#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Tue Apr 22 23:43:52 2025
# Process ID: 23960
# Current directory: F:/MNIST_CNN_FPGA
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent24312 F:\MNIST_CNN_FPGA\MNIST_CNN_FPGA.xpr
# Log file: F:/MNIST_CNN_FPGA/vivado.log
# Journal file: F:/MNIST_CNN_FPGA\vivado.jou
#-----------------------------------------------------------
start_gui
open_project F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.xpr
WARNING: [Board 49-91] Board repository path 'C:/Users/foodbug/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store' does not exist, it will not be used to search board files.
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-3] Board Part Repository Path: Could not find the directory 'C:/Users/foodbug/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 706.699 ; gain = 105.113
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top_cnn' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_cnn_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/new/TDP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xilinx_true_dual_port_no_change_1_clock_ram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/new/Accumulator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Accumulator
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/new/BUF1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BUF1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/new/BUF2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BUF2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/new/Bias_ROM.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Bias_ROM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/new/Comparator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Comparator
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/new/FC_Bias_ROM.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FC_Bias_ROM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/new/FC_Controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FC_Controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/new/FC_Layer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FC_Layer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/new/FIFO.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIFO
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/new/MAC.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAC
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/new/MaxPooling_ReLU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MaxPooling_ReLU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/new/Max_finder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Max_finder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/new/PE.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/new/PE_Array.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_Array
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/new/Sliding_Window.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sliding_Window
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/new/acc.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module acc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/new/glbl_controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl_controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/new/matmul.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matmul
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/new/mul.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/new/single_port_bram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_port_bram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/new/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2458] undeclared symbol Bias_Sel, assumed default net type wire [F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/new/top.sv:177]
INFO: [VRFC 10-2458] undeclared symbol acc_wr_en, assumed default net type wire [F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/new/top.sv:181]
INFO: [VRFC 10-2458] undeclared symbol acc_rd_en, assumed default net type wire [F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/new/top.sv:182]
INFO: [VRFC 10-2458] undeclared symbol Slide_wr_en, assumed default net type wire [F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/new/top.sv:191]
INFO: [VRFC 10-2458] undeclared symbol Slide_rd_en, assumed default net type wire [F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/new/top.sv:192]
INFO: [VRFC 10-2458] undeclared symbol Slide_trigger, assumed default net type wire [F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/new/top.sv:193]
INFO: [VRFC 10-2458] undeclared symbol Slide_clear, assumed default net type wire [F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/new/top.sv:194]
INFO: [VRFC 10-2458] undeclared symbol BUF1_wr_en, assumed default net type wire [F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/new/top.sv:196]
INFO: [VRFC 10-2458] undeclared symbol FC_en, assumed default net type wire [F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/new/top.sv:491]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/new/top_cnn.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_cnn
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sim_1/new/tb_top_cnn.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top_cnn
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.sim/sim_1/behav/xsim'
"xelab -wto 00141a858f8644ca84cc9f42cd653d50 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_cnn_behav xil_defaultlib.tb_top_cnn xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 00141a858f8644ca84cc9f42cd653d50 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_cnn_behav xil_defaultlib.tb_top_cnn xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/new/TDP.v" Line 8. Module xilinx_true_dual_port_no_change_1_clock_ram(RAM_DEPTH=7840,RAM_PERFORMANCE="LOW_LATENCY",INIT_FILE="F:/cnn_verilog/INT8_input_image_hex.txt") doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.glbl_controller
Compiling module xil_defaultlib.MAC
Compiling module xil_defaultlib.matmul_default
Compiling module xil_defaultlib.Max_finder
Compiling module xil_defaultlib.FC_Layer
Compiling module xil_defaultlib.FC_Controller
Compiling module xil_defaultlib.mul
Compiling module xil_defaultlib.acc
Compiling module xil_defaultlib.PE_default
Compiling module xil_defaultlib.Accumulator
Compiling module xil_defaultlib.PE_Array_default
Compiling module xil_defaultlib.Comparator
Compiling module xil_defaultlib.FIFO
Compiling module xil_defaultlib.MaxPooling_ReLU
Compiling module xil_defaultlib.BUF1
Compiling module xil_defaultlib.BUF2
Compiling module xil_defaultlib.single_port_bram(INIT_FILE="F:/c...
Compiling module xil_defaultlib.single_port_bram(INIT_FILE="F:/c...
Compiling module xil_defaultlib.single_port_bram(INIT_FILE="F:/c...
Compiling module xil_defaultlib.single_port_bram(WIDTH=80,DEPTH=...
Compiling module xil_defaultlib.FC_Bias_ROM(FILENAME="F:/cnn_ver...
Compiling module xil_defaultlib.xilinx_true_dual_port_no_change_...
Compiling module xil_defaultlib.Sliding_Window
Compiling module xil_defaultlib.Bias_ROM(FILENAME1="F:/cnn_veril...
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_cnn(RBAW=7)
Compiling module xil_defaultlib.tb_top_cnn
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_cnn_behav

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.sim/sim_1/behav/xsim/xsim.dir/tb_top_cnn_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Tue Apr 22 23:44:56 2025...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 736.402 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_top_cnn_behav -key {Behavioral:sim_1:Functional:tb_top_cnn} -tclbatch {tb_top_cnn.tcl} -view {F:/MNIST_CNN_FPGA/tb_top_behav.wcfg} -view {F:/MNIST_CNN_FPGA/tb_top_cnn_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config F:/MNIST_CNN_FPGA/tb_top_behav.wcfg
WARNING: Simulation object /tb_top/clk was not found in the design.
WARNING: Simulation object /tb_top/rstn was not found in the design.
WARNING: Simulation object /tb_top/start_i was not found in the design.
WARNING: Simulation object /tb_top/result was not found in the design.
WARNING: Simulation object /tb_top/done was not found in the design.
WARNING: Simulation object /tb_top/top_dut/Layer_change was not found in the design.
WARNING: Simulation object /tb_top/top_dut/Weight_en was not found in the design.
WARNING: Simulation object /tb_top/top_dut/Weight_packed_en was not found in the design.
WARNING: Simulation object /tb_top/top_dut/Conv_Layer was not found in the design.
WARNING: Simulation object /tb_top/top_dut/conv_weight_ch1_packed was not found in the design.
WARNING: Simulation object /tb_top/top_dut/conv_weight_ch2_packed was not found in the design.
WARNING: Simulation object /tb_top/top_dut/conv_weight_ch3_packed was not found in the design.
WARNING: Simulation object /tb_top/top_dut/weight_row_counter was not found in the design.
WARNING: Simulation object /tb_top/top_dut/conv_weight_ch1 was not found in the design.
WARNING: Simulation object /tb_top/top_dut/conv_weight_ch2 was not found in the design.
WARNING: Simulation object /tb_top/top_dut/conv_weight_ch3 was not found in the design.
WARNING: Simulation object /tb_top/top_dut/Slide_Image/rstn_i was not found in the design.
WARNING: Simulation object /tb_top/top_dut/Slide_Image/clear_i was not found in the design.
WARNING: Simulation object /tb_top/top_dut/Slide_Image/wr_en_i was not found in the design.
WARNING: Simulation object /tb_top/top_dut/Slide_Image/rd_en_i was not found in the design.
WARNING: Simulation object /tb_top/top_dut/Slide_Image/addr_i was not found in the design.
WARNING: Simulation object /tb_top/top_dut/Slide_Image/slide_trigger was not found in the design.
WARNING: Simulation object /tb_top/top_dut/Slide_Image/din_a was not found in the design.
WARNING: Simulation object /tb_top/top_dut/Slide_Image/din_b was not found in the design.
WARNING: Simulation object /tb_top/top_dut/Slide_Image/data_out was not found in the design.
WARNING: Simulation object /tb_top/top_dut/Slide_Image/BUF_Slide was not found in the design.
WARNING: Simulation object /tb_top/top_dut/Slide_Image/BUF_SHIFT was not found in the design.
WARNING: Simulation object /tb_top/top_dut/Slide_Image/row was not found in the design.
WARNING: Simulation object /tb_top/top_dut/Slide_Image/col was not found in the design.
WARNING: Simulation object /tb_top/top_dut/global_ctrl/clk_i was not found in the design.
WARNING: Simulation object /tb_top/top_dut/global_ctrl/rstn_i was not found in the design.
WARNING: Simulation object /tb_top/top_dut/global_ctrl/start_i was not found in the design.
WARNING: Simulation object /tb_top/top_dut/global_ctrl/FC_done_i was not found in the design.
WARNING: Simulation object /tb_top/top_dut/global_ctrl/current_state was not found in the design.
WARNING: Simulation object /tb_top/top_dut/global_ctrl/next_state was not found in the design.
WARNING: Simulation object /tb_top/top_dut/global_ctrl/cnt was not found in the design.
WARNING: Simulation object /tb_top/top_dut/global_ctrl/PE_clear was not found in the design.
WARNING: Simulation object /tb_top/top_dut/global_ctrl/PE_en was not found in the design.
WARNING: Simulation object /tb_top/top_dut/global_ctrl/PE_valid_i was not found in the design.
WARNING: Simulation object /tb_top/top_dut/global_ctrl/PE_valid_o was not found in the design.
WARNING: Simulation object /tb_top/top_dut/global_ctrl/PE_addr was not found in the design.
WARNING: Simulation object /tb_top/top_dut/global_ctrl/Bias_Sel was not found in the design.
WARNING: Simulation object /tb_top/top_dut/global_ctrl/Layer_change was not found in the design.
WARNING: Simulation object /tb_top/top_dut/global_ctrl/Conv_Layer was not found in the design.
WARNING: Simulation object /tb_top/top_dut/global_ctrl/ACC_wr_en was not found in the design.
WARNING: Simulation object /tb_top/top_dut/global_ctrl/ACC_rd_en was not found in the design.
WARNING: Simulation object /tb_top/top_dut/global_ctrl/ACC_clear was not found in the design.
WARNING: Simulation object /tb_top/top_dut/global_ctrl/Weight_en was not found in the design.
WARNING: Simulation object /tb_top/top_dut/global_ctrl/Weight_addr was not found in the design.
WARNING: Simulation object /tb_top/top_dut/global_ctrl/Image_rom_en was not found in the design.
WARNING: Simulation object /tb_top/top_dut/global_ctrl/Image_addr was not found in the design.
WARNING: Simulation object /tb_top/top_dut/global_ctrl/Image_phase was not found in the design.
WARNING: Simulation object /tb_top/top_dut/global_ctrl/Slide_wr_en was not found in the design.
WARNING: Simulation object /tb_top/top_dut/global_ctrl/Slide_rd_en was not found in the design.
WARNING: Simulation object /tb_top/top_dut/global_ctrl/Slide_clear was not found in the design.
WARNING: Simulation object /tb_top/top_dut/global_ctrl/Slide_trigger was not found in the design.
WARNING: Simulation object /tb_top/top_dut/global_ctrl/BUF1_wr_en was not found in the design.
WARNING: Simulation object /tb_top/top_dut/global_ctrl/BUF1_rd_en was not found in the design.
WARNING: Simulation object /tb_top/top_dut/global_ctrl/FIFO_valid was not found in the design.
WARNING: Simulation object /tb_top/top_dut/global_ctrl/BUF2_wr_en was not found in the design.
WARNING: Simulation object /tb_top/top_dut/global_ctrl/BUF2_rd_en was not found in the design.
WARNING: Simulation object /tb_top/top_dut/global_ctrl/conv_done was not found in the design.
WARNING: Simulation object /tb_top/top_dut/global_ctrl/cnt_en was not found in the design.
WARNING: Simulation object /tb_top/top_dut/global_ctrl/Image_rom_control was not found in the design.
WARNING: Simulation object /tb_top/top_dut/global_ctrl/rImage_rom_en was not found in the design.
WARNING: Simulation object /tb_top/top_dut/global_ctrl/rPE_valid_i was not found in the design.
WARNING: Simulation object /tb_top/top_dut/global_ctrl/rBUF1_rd_en was not found in the design.
WARNING: Simulation object /tb_top/top_dut/global_ctrl/all_clear was not found in the design.
WARNING: Simulation object /tb_top/top_dut/global_ctrl/valid_counter was not found in the design.
WARNING: Simulation object /tb_top/top_dut/global_ctrl/first_delay_done was not found in the design.
WARNING: Simulation object /tb_top/top_dut/global_ctrl/col_index was not found in the design.
WARNING: Simulation object /tb_top/top_dut/global_ctrl/row_base was not found in the design.
WARNING: Simulation object /tb_top/top_dut/global_ctrl/Weight_cnt was not found in the design.
WARNING: Simulation object /tb_top/top_dut/global_ctrl/Weight_base was not found in the design.
WARNING: Simulation object /tb_top/top_dut/global_ctrl/IMG_CNT was not found in the design.
WARNING: Simulation object /tb_top/top_dut/global_ctrl/IMG_BASE was not found in the design.
WARNING: Simulation object /tb_top/top_dut/global_ctrl/IMG_NUM was not found in the design.
WARNING: Simulation object /tb_top/top_dut/global_ctrl/COLS was not found in the design.
WARNING: Simulation object /tb_top/top_dut/PE_Array/rstn_i was not found in the design.
WARNING: Simulation object /tb_top/top_dut/PE_Array/Layer_change_i was not found in the design.
WARNING: Simulation object /tb_top/top_dut/PE_Array/en_i was not found in the design.
WARNING: Simulation object /tb_top/top_dut/PE_Array/valid_i was not found in the design.
WARNING: Simulation object /tb_top/top_dut/PE_Array/valid_o was not found in the design.
WARNING: Simulation object /tb_top/top_dut/PE_Array/clear_i was not found in the design.
WARNING: Simulation object /tb_top/top_dut/PE_Array/acc_wr_en_i was not found in the design.
WARNING: Simulation object /tb_top/top_dut/PE_Array/acc_rd_en_i was not found in the design.
WARNING: Simulation object /tb_top/top_dut/PE_Array/data_in was not found in the design.
WARNING: Simulation object /tb_top/top_dut/PE_Array/conv_weight_ch1 was not found in the design.
WARNING: Simulation object /tb_top/top_dut/PE_Array/conv_weight_ch2 was not found in the design.
WARNING: Simulation object /tb_top/top_dut/PE_Array/conv_weight_ch3 was not found in the design.
WARNING: Simulation object /tb_top/top_dut/PE_Array/bias_in was not found in the design.
WARNING: Simulation object /tb_top/top_dut/PE_Array/valid_o was not found in the design.
WARNING: Simulation object /tb_top/top_dut/PE_Array/conv_out1 was not found in the design.
WARNING: Simulation object /tb_top/top_dut/PE_Array/conv_out1[0] was not found in the design.
WARNING: Simulation object /tb_top/top_dut/PE_Array/conv_out1[1] was not found in the design.
WARNING: Simulation object /tb_top/top_dut/PE_Array/conv_out2 was not found in the design.
WARNING: Simulation object /tb_top/top_dut/PE_Array/conv_out2[0] was not found in the design.
WARNING: Simulation object /tb_top/top_dut/PE_Array/conv_out2[1] was not found in the design.
WARNING: Simulation object /tb_top/top_dut/PE_Array/conv_out3 was not found in the design.
WARNING: Simulation object /tb_top/top_dut/PE_Array/conv_out3[0] was not found in the design.
WARNING: Simulation object /tb_top/top_dut/PE_Array/conv_out3[1] was not found in the design.
WARNING: Simulation object /tb_top/top_dut/PE_Array/pe_out1 was not found in the design.
WARNING: Simulation object /tb_top/top_dut/PE_Array/pe_out2 was not found in the design.
WARNING: Simulation object /tb_top/top_dut/PE_Array/pe_out3 was not found in the design.
WARNING: Simulation object /tb_top/top_dut/PE_Array/conv_sum1 was not found in the design.
WARNING: Simulation object /tb_top/top_dut/PE_Array/conv_sum2 was not found in the design.
WARNING: Simulation object /tb_top/top_dut/PE_Array/conv_sum3 was not found in the design.
WARNING: Simulation object /tb_top/top_dut/PE_Array/PE_Slice1 was not found in the design.
WARNING: Simulation object /tb_top/top_dut/PE_Array/PE_Slice2 was not found in the design.
WARNING: Simulation object /tb_top/top_dut/PE_Array/PE_Slice3 was not found in the design.
WARNING: Simulation object /tb_top/top_dut/PE_Array/\PE_ARRAY2[0].PE_Ch2 /data_in was not found in the design.
WARNING: Simulation object /tb_top/top_dut/PE_Array/\PE_ARRAY2[0].PE_Ch2 /weight_in was not found in the design.
WARNING: Simulation object /tb_top/top_dut/PE_Array/\PE_ARRAY2[0].PE_Ch2 /data_out was not found in the design.
WARNING: Simulation object /tb_top/top_dut/PE_Array/\PE_ARRAY2[1].PE_Ch2 /\PE_MUL[21].MUL /data_i was not found in the design.
WARNING: Simulation object /tb_top/top_dut/PE_Array/\PE_ARRAY2[1].PE_Ch2 /\PE_MUL[21].MUL /weight_i was not found in the design.
WARNING: Simulation object /tb_top/top_dut/PE_Array/\PE_ARRAY2[1].PE_Ch2 /\PE_MUL[21].MUL /result was not found in the design.
WARNING: Simulation object /tb_top/top_dut/PE_Array/ACC_Ch1/rstn_i was not found in the design.
WARNING: Simulation object /tb_top/top_dut/PE_Array/ACC_Ch1/valid_i was not found in the design.
WARNING: Simulation object /tb_top/top_dut/PE_Array/ACC_Ch1/rd_en_i was not found in the design.
WARNING: Simulation object /tb_top/top_dut/PE_Array/ACC_Ch1/bias_i was not found in the design.
WARNING: Simulation object /tb_top/top_dut/PE_Array/ACC_Ch1/conv_in was not found in the design.
WARNING: Simulation object /tb_top/top_dut/PE_Array/ACC_Ch1/conv_sum was not found in the design.
WARNING: Simulation object /tb_top/top_dut/PE_Array/ACC_Ch1/acc was not found in the design.
WARNING: Simulation object /tb_top/top_dut/PE_Array/ACC_Ch1/wr_ptr was not found in the design.
WARNING: Simulation object /tb_top/top_dut/PE_Array/ACC_Ch1/rd_ptr was not found in the design.
WARNING: Simulation object /tb_top/top_dut/PE_Array/ACC_Ch1/cycle_count was not found in the design.
WARNING: Simulation object /tb_top/top_dut/PE_Array/ACC_Ch1/signed_bias was not found in the design.
WARNING: Simulation object /tb_top/top_dut/PE_Array/ACC_Ch2/valid_i was not found in the design.
WARNING: Simulation object /tb_top/top_dut/PE_Array/ACC_Ch2/rd_en_i was not found in the design.
WARNING: Simulation object /tb_top/top_dut/PE_Array/ACC_Ch2/bias_i was not found in the design.
WARNING: Simulation object /tb_top/top_dut/PE_Array/ACC_Ch2/conv_in was not found in the design.
WARNING: Simulation object /tb_top/top_dut/PE_Array/ACC_Ch2/conv_sum was not found in the design.
WARNING: Simulation object /tb_top/top_dut/PE_Array/ACC_Ch2/acc was not found in the design.
WARNING: Simulation object /tb_top/top_dut/PE_Array/ACC_Ch2/wr_ptr was not found in the design.
WARNING: Simulation object /tb_top/top_dut/PE_Array/ACC_Ch2/rd_ptr was not found in the design.
WARNING: Simulation object /tb_top/top_dut/PE_Array/ACC_Ch2/cycle_count was not found in the design.
WARNING: Simulation object /tb_top/top_dut/PE_Array/ACC_Ch2/signed_bias was not found in the design.
WARNING: Simulation object /tb_top/top_dut/PE_Array/ACC_Ch3/valid_i was not found in the design.
WARNING: Simulation object /tb_top/top_dut/PE_Array/ACC_Ch3/rd_en_i was not found in the design.
WARNING: Simulation object /tb_top/top_dut/PE_Array/ACC_Ch3/bias_i was not found in the design.
WARNING: Simulation object /tb_top/top_dut/PE_Array/ACC_Ch3/conv_in was not found in the design.
WARNING: Simulation object /tb_top/top_dut/PE_Array/ACC_Ch3/conv_sum was not found in the design.
WARNING: Simulation object /tb_top/top_dut/PE_Array/ACC_Ch3/acc was not found in the design.
WARNING: Simulation object /tb_top/top_dut/PE_Array/ACC_Ch3/wr_ptr was not found in the design.
WARNING: Simulation object /tb_top/top_dut/PE_Array/ACC_Ch3/rd_ptr was not found in the design.
WARNING: Simulation object /tb_top/top_dut/PE_Array/ACC_Ch3/cycle_count was not found in the design.
WARNING: Simulation object /tb_top/top_dut/PE_Array/ACC_Ch3/signed_bias was not found in the design.
WARNING: Simulation object /tb_top/top_dut/FIFO_ch1/data_in was not found in the design.
WARNING: Simulation object /tb_top/top_dut/FIFO_ch1/valid_i was not found in the design.
WARNING: Simulation object /tb_top/top_dut/FIFO_ch1/data_out was not found in the design.
WARNING: Simulation object /tb_top/top_dut/FIFO_ch1/valid_o was not found in the design.
WARNING: Simulation object /tb_top/top_dut/FIFO_ch1/shift_reg was not found in the design.
WARNING: Simulation object /tb_top/top_dut/FIFO_ch1/shift_counter was not found in the design.
WARNING: Simulation object /tb_top/top_dut/FIFO_ch1/max_value was not found in the design.
WARNING: Simulation object /tb_top/top_dut/FIFO_ch2/data_in was not found in the design.
WARNING: Simulation object /tb_top/top_dut/FIFO_ch2/valid_i was not found in the design.
WARNING: Simulation object /tb_top/top_dut/FIFO_ch2/data_out was not found in the design.
WARNING: Simulation object /tb_top/top_dut/FIFO_ch2/valid_o was not found in the design.
WARNING: Simulation object /tb_top/top_dut/FIFO_ch2/shift_reg was not found in the design.
WARNING: Simulation object /tb_top/top_dut/FIFO_ch2/shift_counter was not found in the design.
WARNING: Simulation object /tb_top/top_dut/FIFO_ch2/max_value was not found in the design.
WARNING: Simulation object /tb_top/top_dut/FIFO_ch3/data_in was not found in the design.
WARNING: Simulation object /tb_top/top_dut/FIFO_ch3/valid_i was not found in the design.
WARNING: Simulation object /tb_top/top_dut/FIFO_ch3/data_out was not found in the design.
WARNING: Simulation object /tb_top/top_dut/FIFO_ch3/valid_o was not found in the design.
WARNING: Simulation object /tb_top/top_dut/FIFO_ch3/shift_reg was not found in the design.
WARNING: Simulation object /tb_top/top_dut/FIFO_ch3/shift_counter was not found in the design.
WARNING: Simulation object /tb_top/top_dut/FIFO_ch3/max_value was not found in the design.
WARNING: Simulation object /tb_top/top_dut/MaxPooling_ch1/valid_i was not found in the design.
WARNING: Simulation object /tb_top/top_dut/MaxPooling_ch1/data_in was not found in the design.
WARNING: Simulation object /tb_top/top_dut/MaxPooling_ch1/data_o was not found in the design.
WARNING: Simulation object /tb_top/top_dut/MaxPooling_ch1/relu_en was not found in the design.
WARNING: Simulation object /tb_top/top_dut/MaxPooling_ch1/valid_o was not found in the design.
WARNING: Simulation object /tb_top/top_dut/MaxPooling_ch1/max_value was not found in the design.
WARNING: Simulation object /tb_top/top_dut/MaxPooling_ch1/data_out was not found in the design.
WARNING: Simulation object /tb_top/top_dut/MaxPooling_ch2/valid_i was not found in the design.
WARNING: Simulation object /tb_top/top_dut/MaxPooling_ch2/data_in was not found in the design.
WARNING: Simulation object /tb_top/top_dut/MaxPooling_ch2/data_o was not found in the design.
WARNING: Simulation object /tb_top/top_dut/MaxPooling_ch2/relu_en was not found in the design.
WARNING: Simulation object /tb_top/top_dut/MaxPooling_ch2/valid_o was not found in the design.
WARNING: Simulation object /tb_top/top_dut/MaxPooling_ch2/max_value was not found in the design.
WARNING: Simulation object /tb_top/top_dut/MaxPooling_ch2/data_out was not found in the design.
WARNING: Simulation object /tb_top/top_dut/MaxPooling_ch3/valid_i was not found in the design.
WARNING: Simulation object /tb_top/top_dut/MaxPooling_ch3/data_in was not found in the design.
WARNING: Simulation object /tb_top/top_dut/MaxPooling_ch3/data_o was not found in the design.
WARNING: Simulation object /tb_top/top_dut/MaxPooling_ch3/relu_en was not found in the design.
WARNING: Simulation object /tb_top/top_dut/MaxPooling_ch3/valid_o was not found in the design.
WARNING: Simulation object /tb_top/top_dut/MaxPooling_ch3/max_value was not found in the design.
WARNING: Simulation object /tb_top/top_dut/MaxPooling_ch3/data_out was not found in the design.
WARNING: Simulation object /tb_top/top_dut/global_ctrl/BUF1_wr_en was not found in the design.
WARNING: Simulation object /tb_top/top_dut/global_ctrl/BUF1_rd_en was not found in the design.
WARNING: Simulation object /tb_top/top_dut/BUF1_ch1/rstn_i was not found in the design.
WARNING: Simulation object /tb_top/top_dut/BUF1_ch1/clear_i was not found in the design.
WARNING: Simulation object /tb_top/top_dut/BUF1_ch1/valid_i was not found in the design.
WARNING: Simulation object /tb_top/top_dut/BUF1_ch1/wr_en was not found in the design.
WARNING: Simulation object /tb_top/top_dut/BUF1_ch1/rd_en was not found in the design.
WARNING: Simulation object /tb_top/top_dut/BUF1_ch1/data_in was not found in the design.
WARNING: Simulation object /tb_top/top_dut/BUF1_ch1/data_out was not found in the design.
WARNING: Simulation object /tb_top/top_dut/BUF1_ch1/row_addr was not found in the design.
WARNING: Simulation object /tb_top/top_dut/BUF1_ch1/col_addr was not found in the design.
WARNING: Simulation object /tb_top/top_dut/BUF1_ch1/offset was not found in the design.
WARNING: Simulation object /tb_top/top_dut/BUF1_ch1/i was not found in the design.
WARNING: Simulation object /tb_top/top_dut/BUF1_ch1/mem was not found in the design.
WARNING: Simulation object /tb_top/top_dut/BUF1_ch2/rstn_i was not found in the design.
WARNING: Simulation object /tb_top/top_dut/BUF1_ch2/clear_i was not found in the design.
WARNING: Simulation object /tb_top/top_dut/BUF1_ch2/valid_i was not found in the design.
WARNING: Simulation object /tb_top/top_dut/BUF1_ch2/wr_en was not found in the design.
WARNING: Simulation object /tb_top/top_dut/BUF1_ch2/data_in was not found in the design.
WARNING: Simulation object /tb_top/top_dut/BUF1_ch2/data_out was not found in the design.
WARNING: Simulation object /tb_top/top_dut/BUF1_ch2/i was not found in the design.
WARNING: Simulation object /tb_top/top_dut/BUF1_ch2/mem was not found in the design.
WARNING: Simulation object /tb_top/top_dut/BUF1_ch3/clear_i was not found in the design.
WARNING: Simulation object /tb_top/top_dut/BUF1_ch3/valid_i was not found in the design.
WARNING: Simulation object /tb_top/top_dut/BUF1_ch3/wr_en was not found in the design.
WARNING: Simulation object /tb_top/top_dut/BUF1_ch3/data_in was not found in the design.
WARNING: Simulation object /tb_top/top_dut/BUF1_ch3/data_out was not found in the design.
WARNING: Simulation object /tb_top/top_dut/BUF1_ch3/i was not found in the design.
WARNING: Simulation object /tb_top/top_dut/BUF1_ch3/mem was not found in the design.
WARNING: Simulation object /tb_top/top_dut/ShiftBuf_ch1/shift_en was not found in the design.
WARNING: Simulation object /tb_top/top_dut/ShiftBuf_ch1/data_i was not found in the design.
WARNING: Simulation object /tb_top/top_dut/ShiftBuf_ch1/data_o was not found in the design.
WARNING: Simulation object /tb_top/top_dut/ShiftBuf_ch1/register was not found in the design.
WARNING: Simulation object /tb_top/top_dut/ShiftBuf_ch2/shift_en was not found in the design.
WARNING: Simulation object /tb_top/top_dut/ShiftBuf_ch2/data_i was not found in the design.
WARNING: Simulation object /tb_top/top_dut/ShiftBuf_ch2/data_o was not found in the design.
WARNING: Simulation object /tb_top/top_dut/ShiftBuf_ch2/register was not found in the design.
WARNING: Simulation object /tb_top/top_dut/ShiftBuf_ch3/shift_en was not found in the design.
WARNING: Simulation object /tb_top/top_dut/ShiftBuf_ch3/data_i was not found in the design.
WARNING: Simulation object /tb_top/top_dut/ShiftBuf_ch3/data_o was not found in the design.
WARNING: Simulation object /tb_top/top_dut/ShiftBuf_ch3/register was not found in the design.
WARNING: Simulation object /tb_top/top_dut/FC_Ctrl/clk_i was not found in the design.
WARNING: Simulation object /tb_top/top_dut/FC_Ctrl/rstn_i was not found in the design.
WARNING: Simulation object /tb_top/top_dut/FC_Ctrl/start_i was not found in the design.
WARNING: Simulation object /tb_top/top_dut/FC_Ctrl/next_i was not found in the design.
WARNING: Simulation object /tb_top/top_dut/FC_Ctrl/data_sel_o was not found in the design.
WARNING: Simulation object /tb_top/top_dut/FC_Ctrl/fc_clear_o was not found in the design.
WARNING: Simulation object /tb_top/top_dut/FC_Ctrl/fc_en_o was not found in the design.
WARNING: Simulation object /tb_top/top_dut/FC_Ctrl/weight_en was not found in the design.
WARNING: Simulation object /tb_top/top_dut/FC_Ctrl/weight_idx was not found in the design.
WARNING: Simulation object /tb_top/top_dut/FC_Ctrl/done was not found in the design.
WARNING: Simulation object /tb_top/top_dut/FC_Ctrl/current_state was not found in the design.
WARNING: Simulation object /tb_top/top_dut/FC_Ctrl/next_state was not found in the design.
WARNING: Simulation object /tb_top/top_dut/FC_Ctrl/weight_idx_en was not found in the design.
WARNING: Simulation object /tb_top/top_dut/FC_Ctrl/weight_idx_clr was not found in the design.
WARNING: Simulation object /tb_top/top_dut/fc_Layer/clk_i was not found in the design.
WARNING: Simulation object /tb_top/top_dut/fc_Layer/rstn_i was not found in the design.
WARNING: Simulation object /tb_top/top_dut/fc_Layer/en_i was not found in the design.
WARNING: Simulation object /tb_top/top_dut/fc_Layer/clear_i was not found in the design.
WARNING: Simulation object /tb_top/top_dut/fc_Layer/data_in was not found in the design.
WARNING: Simulation object /tb_top/top_dut/fc_Layer/weight_in was not found in the design.
WARNING: Simulation object /tb_top/top_dut/fc_Layer/bias_in was not found in the design.
WARNING: Simulation object /tb_top/top_dut/fc_Layer/result_o was not found in the design.
WARNING: Simulation object /tb_top/top_dut/fc_Layer/valid_o was not found in the design.
WARNING: Simulation object /tb_top/top_dut/fc_Layer/done_o was not found in the design.
WARNING: Simulation object /tb_top/top_dut/fc_Layer/matmul_o was not found in the design.
WARNING: Simulation object /tb_top/top_dut/fc_Layer/matmul_inst/rstn_i was not found in the design.
WARNING: Simulation object /tb_top/top_dut/fc_Layer/matmul_inst/clear_i was not found in the design.
WARNING: Simulation object /tb_top/top_dut/fc_Layer/matmul_inst/en_i was not found in the design.
WARNING: Simulation object /tb_top/top_dut/fc_Layer/matmul_inst/data_i was not found in the design.
WARNING: Simulation object /tb_top/top_dut/fc_Layer/matmul_inst/weight_i was not found in the design.
WARNING: Simulation object /tb_top/top_dut/fc_Layer/matmul_inst/bias_i was not found in the design.
WARNING: Simulation object /tb_top/top_dut/fc_Layer/matmul_inst/valid_o was not found in the design.
WARNING: Simulation object /tb_top/top_dut/fc_Layer/matmul_inst/data_o was not found in the design.
WARNING: Simulation object /tb_top/top_dut/fc_Layer/matmul_inst/mac_outputs was not found in the design.
WARNING: Simulation object /tb_top/top_dut/fc_Layer/matmul_inst/final_outputs was not found in the design.
WARNING: Simulation object /tb_top/top_dut/fc_Layer/max_finder_inst/rstn_i was not found in the design.
WARNING: Simulation object /tb_top/top_dut/fc_Layer/max_finder_inst/valid_i was not found in the design.
WARNING: Simulation object /tb_top/top_dut/fc_Layer/max_finder_inst/inputs_i was not found in the design.
WARNING: Simulation object /tb_top/top_dut/fc_Layer/max_finder_inst/result_o was not found in the design.
WARNING: Simulation object /tb_top/top_dut/fc_Layer/max_finder_inst/done_o was not found in the design.
WARNING: Simulation object /tb_top/top_dut/fc_Layer/max_finder_inst/stage1_max was not found in the design.
WARNING: Simulation object /tb_top/top_dut/fc_Layer/max_finder_inst/stage1_idx was not found in the design.
WARNING: Simulation object /tb_top/top_dut/fc_Layer/max_finder_inst/stage2_max was not found in the design.
WARNING: Simulation object /tb_top/top_dut/fc_Layer/max_finder_inst/stage2_idx was not found in the design.
WARNING: Simulation object /tb_top/top_dut/fc_Layer/max_finder_inst/stage3_max was not found in the design.
WARNING: Simulation object /tb_top/top_dut/fc_Layer/max_finder_inst/stage3_idx was not found in the design.
WARNING: Simulation object /tb_top/top_dut/fc_Layer/max_finder_inst/stage1_valid was not found in the design.
WARNING: Simulation object /tb_top/top_dut/fc_Layer/max_finder_inst/stage2_valid was not found in the design.
WARNING: Simulation object /tb_top/top_dut/fc_Layer/max_finder_inst/stage3_valid was not found in the design.
WARNING: Simulation object /tb_top/top_dut/fc_Layer/max_finder_inst/i was not found in the design.
open_wave_config F:/MNIST_CNN_FPGA/tb_top_cnn_behav.wcfg
source tb_top_cnn.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 771.164 ; gain = 34.762
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_top_cnn_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:15 . Memory (MB): peak = 771.164 ; gain = 34.762
run 5 ms
% WRITE addr=0, data=5 at time 7345000 ns
% WRITE addr=1, data=1 at time 14655000 ns
% WRITE addr=2, data=2 at time 21965000 ns
% WRITE addr=3, data=5 at time 29275000 ns
% WRITE addr=4, data=2 at time 36585000 ns
% WRITE addr=5, data=5 at time 43895000 ns
% WRITE addr=6, data=5 at time 51205000 ns
% WRITE addr=7, data=7 at time 58515000 ns
% WRITE addr=8, data=8 at time 65825000 ns
% Simulation: processed all 10 images at time 73125000 ns
% WRITE addr=9, data=2 at time 73135000 ns
$finish called at time : 73155 ns : File "F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sim_1/new/tb_top_cnn.sv" Line 64
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top_cnn' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_cnn_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.sim/sim_1/behav/xsim'
"xelab -wto 00141a858f8644ca84cc9f42cd653d50 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_cnn_behav xil_defaultlib.tb_top_cnn xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 00141a858f8644ca84cc9f42cd653d50 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_cnn_behav xil_defaultlib.tb_top_cnn xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 811.605 ; gain = 0.000
run 5 ms
% WRITE addr=0, data=5 at time 7345000 ns
% WRITE addr=1, data=1 at time 14655000 ns
% WRITE addr=2, data=2 at time 21965000 ns
% WRITE addr=3, data=5 at time 29275000 ns
% WRITE addr=4, data=2 at time 36585000 ns
% WRITE addr=5, data=5 at time 43895000 ns
% WRITE addr=6, data=5 at time 51205000 ns
% WRITE addr=7, data=7 at time 58515000 ns
% WRITE addr=8, data=8 at time 65825000 ns
% Simulation: processed all 10 images at time 73125000 ns
% WRITE addr=9, data=2 at time 73135000 ns
$finish called at time : 73155 ns : File "F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sim_1/new/tb_top_cnn.sv" Line 64
relaunch_sim
boost::filesystem::remove: 다른 프로세스가 파일을 사용 중이기 때문에 프로세스가 액세스 할 수 없습니다: "F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.sim/sim_1/behav/xsim/simulate.log"
INFO: [Common 17-17] undo 'relaunch_sim'
INFO: [Common 17-17] undo 'relaunch_sim'
ERROR: [Common 17-69] Command failed: boost::filesystem::remove: 다른 프로세스가 파일을 사용 중이기 때문에 프로세스가 액세스 할 수 없습니다: "F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.sim/sim_1/behav/xsim/simulate.log"
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top_cnn' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_cnn_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/new/Accumulator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Accumulator
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/new/BUF1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BUF1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/new/BUF2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BUF2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/new/Bias_ROM.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Bias_ROM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/new/Comparator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Comparator
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/new/FC_Bias_ROM.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FC_Bias_ROM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/new/FC_Controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FC_Controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/new/FC_Layer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FC_Layer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/new/FIFO.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIFO
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/new/MAC.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAC
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/new/MaxPooling_ReLU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MaxPooling_ReLU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/new/Max_finder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Max_finder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/new/PE.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/new/PE_Array.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_Array
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/new/Sliding_Window.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sliding_Window
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/new/acc.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module acc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/new/glbl_controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl_controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/new/matmul.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matmul
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/new/mul.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/new/single_port_bram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_port_bram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/new/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2458] undeclared symbol Bias_Sel, assumed default net type wire [F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/new/top.sv:177]
INFO: [VRFC 10-2458] undeclared symbol acc_wr_en, assumed default net type wire [F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/new/top.sv:181]
INFO: [VRFC 10-2458] undeclared symbol acc_rd_en, assumed default net type wire [F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/new/top.sv:182]
INFO: [VRFC 10-2458] undeclared symbol Slide_wr_en, assumed default net type wire [F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/new/top.sv:191]
INFO: [VRFC 10-2458] undeclared symbol Slide_rd_en, assumed default net type wire [F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/new/top.sv:192]
INFO: [VRFC 10-2458] undeclared symbol Slide_trigger, assumed default net type wire [F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/new/top.sv:193]
INFO: [VRFC 10-2458] undeclared symbol Slide_clear, assumed default net type wire [F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/new/top.sv:194]
INFO: [VRFC 10-2458] undeclared symbol BUF1_wr_en, assumed default net type wire [F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/new/top.sv:196]
INFO: [VRFC 10-2458] undeclared symbol FC_en, assumed default net type wire [F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/new/top.sv:491]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/new/top_cnn.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_cnn
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sim_1/new/tb_top_cnn.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top_cnn
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.sim/sim_1/behav/xsim'
"xelab -wto 00141a858f8644ca84cc9f42cd653d50 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_cnn_behav xil_defaultlib.tb_top_cnn xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 00141a858f8644ca84cc9f42cd653d50 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_cnn_behav xil_defaultlib.tb_top_cnn xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/new/TDP.v" Line 8. Module xilinx_true_dual_port_no_change_1_clock_ram(RAM_DEPTH=7840,RAM_PERFORMANCE="LOW_LATENCY",INIT_FILE="F:/cnn_verilog/INT8_input_image_hex.txt") doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.glbl_controller
Compiling module xil_defaultlib.MAC
Compiling module xil_defaultlib.matmul_default
Compiling module xil_defaultlib.Max_finder
Compiling module xil_defaultlib.FC_Layer
Compiling module xil_defaultlib.FC_Controller
Compiling module xil_defaultlib.mul
Compiling module xil_defaultlib.acc
Compiling module xil_defaultlib.PE_default
Compiling module xil_defaultlib.Accumulator
Compiling module xil_defaultlib.PE_Array_default
Compiling module xil_defaultlib.Comparator
Compiling module xil_defaultlib.FIFO
Compiling module xil_defaultlib.MaxPooling_ReLU
Compiling module xil_defaultlib.BUF1
Compiling module xil_defaultlib.BUF2
Compiling module xil_defaultlib.single_port_bram(INIT_FILE="F:/c...
Compiling module xil_defaultlib.single_port_bram(INIT_FILE="F:/c...
Compiling module xil_defaultlib.single_port_bram(INIT_FILE="F:/c...
Compiling module xil_defaultlib.single_port_bram(WIDTH=80,DEPTH=...
Compiling module xil_defaultlib.FC_Bias_ROM(FILENAME="F:/cnn_ver...
Compiling module xil_defaultlib.xilinx_true_dual_port_no_change_...
Compiling module xil_defaultlib.Sliding_Window
Compiling module xil_defaultlib.Bias_ROM(FILENAME1="F:/cnn_veril...
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_cnn(RBAW=7)
Compiling module xil_defaultlib.tb_top_cnn
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_cnn_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 878.293 ; gain = 0.000
run 5 ms
% WRITE addr=0, data=7 at time 7345000 ns
% WRITE addr=1, data=X at time 14655000 ns
% WRITE addr=2, data=X at time 21965000 ns
% WRITE addr=3, data=X at time 29275000 ns
% WRITE addr=4, data=X at time 36585000 ns
% WRITE addr=5, data=X at time 43895000 ns
% WRITE addr=6, data=X at time 51205000 ns
% WRITE addr=7, data=X at time 58515000 ns
% WRITE addr=8, data=X at time 65825000 ns
% Simulation: processed all 10 images at time 73125000 ns
% WRITE addr=9, data=X at time 73135000 ns
$finish called at time : 73155 ns : File "F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sim_1/new/tb_top_cnn.sv" Line 64
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top_cnn' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_cnn_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/new/Accumulator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Accumulator
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/new/BUF1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BUF1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/new/BUF2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BUF2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/new/Bias_ROM.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Bias_ROM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/new/Comparator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Comparator
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/new/FC_Bias_ROM.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FC_Bias_ROM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/new/FC_Controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FC_Controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/new/FC_Layer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FC_Layer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/new/FIFO.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIFO
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/new/MAC.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAC
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/new/MaxPooling_ReLU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MaxPooling_ReLU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/new/Max_finder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Max_finder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/new/PE.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/new/PE_Array.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_Array
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/new/Sliding_Window.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sliding_Window
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/new/acc.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module acc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/new/glbl_controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl_controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/new/matmul.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matmul
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/new/mul.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/new/single_port_bram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_port_bram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/new/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2458] undeclared symbol Bias_Sel, assumed default net type wire [F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/new/top.sv:177]
INFO: [VRFC 10-2458] undeclared symbol acc_wr_en, assumed default net type wire [F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/new/top.sv:181]
INFO: [VRFC 10-2458] undeclared symbol acc_rd_en, assumed default net type wire [F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/new/top.sv:182]
INFO: [VRFC 10-2458] undeclared symbol Slide_wr_en, assumed default net type wire [F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/new/top.sv:191]
INFO: [VRFC 10-2458] undeclared symbol Slide_rd_en, assumed default net type wire [F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/new/top.sv:192]
INFO: [VRFC 10-2458] undeclared symbol Slide_trigger, assumed default net type wire [F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/new/top.sv:193]
INFO: [VRFC 10-2458] undeclared symbol Slide_clear, assumed default net type wire [F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/new/top.sv:194]
INFO: [VRFC 10-2458] undeclared symbol BUF1_wr_en, assumed default net type wire [F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/new/top.sv:196]
INFO: [VRFC 10-2458] undeclared symbol FC_en, assumed default net type wire [F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/new/top.sv:491]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/new/top_cnn.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_cnn
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sim_1/new/tb_top_cnn.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top_cnn
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.sim/sim_1/behav/xsim'
"xelab -wto 00141a858f8644ca84cc9f42cd653d50 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_cnn_behav xil_defaultlib.tb_top_cnn xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 00141a858f8644ca84cc9f42cd653d50 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_cnn_behav xil_defaultlib.tb_top_cnn xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/new/TDP.v" Line 8. Module xilinx_true_dual_port_no_change_1_clock_ram(RAM_DEPTH=7840,RAM_PERFORMANCE="LOW_LATENCY",INIT_FILE="F:/cnn_verilog/INT8_input_image_hex.txt") doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.glbl_controller
Compiling module xil_defaultlib.MAC
Compiling module xil_defaultlib.matmul_default
Compiling module xil_defaultlib.Max_finder
Compiling module xil_defaultlib.FC_Layer
Compiling module xil_defaultlib.FC_Controller
Compiling module xil_defaultlib.mul
Compiling module xil_defaultlib.acc
Compiling module xil_defaultlib.PE_default
Compiling module xil_defaultlib.Accumulator
Compiling module xil_defaultlib.PE_Array_default
Compiling module xil_defaultlib.Comparator
Compiling module xil_defaultlib.FIFO
Compiling module xil_defaultlib.MaxPooling_ReLU
Compiling module xil_defaultlib.BUF1
Compiling module xil_defaultlib.BUF2
Compiling module xil_defaultlib.single_port_bram(INIT_FILE="F:/c...
Compiling module xil_defaultlib.single_port_bram(INIT_FILE="F:/c...
Compiling module xil_defaultlib.single_port_bram(INIT_FILE="F:/c...
Compiling module xil_defaultlib.single_port_bram(WIDTH=80,DEPTH=...
Compiling module xil_defaultlib.FC_Bias_ROM(FILENAME="F:/cnn_ver...
Compiling module xil_defaultlib.xilinx_true_dual_port_no_change_...
Compiling module xil_defaultlib.Sliding_Window
Compiling module xil_defaultlib.Bias_ROM(FILENAME1="F:/cnn_veril...
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_cnn(RBAW=7)
Compiling module xil_defaultlib.tb_top_cnn
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_cnn_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 887.332 ; gain = 0.000
run 5 ms
% WRITE addr=0, data=8 at time 7345000 ns
% WRITE addr=1, data=1 at time 14655000 ns
% WRITE addr=2, data=8 at time 21965000 ns
% WRITE addr=3, data=2 at time 29275000 ns
% WRITE addr=4, data=2 at time 36585000 ns
% WRITE addr=5, data=2 at time 43895000 ns
% WRITE addr=6, data=5 at time 51205000 ns
% WRITE addr=7, data=7 at time 58515000 ns
% WRITE addr=8, data=3 at time 65825000 ns
% Simulation: processed all 10 images at time 73125000 ns
% WRITE addr=9, data=2 at time 73135000 ns
$finish called at time : 73155 ns : File "F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sim_1/new/tb_top_cnn.sv" Line 64
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top_cnn' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_cnn_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/new/Accumulator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Accumulator
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/new/BUF1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BUF1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/new/BUF2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BUF2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/new/Bias_ROM.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Bias_ROM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/new/Comparator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Comparator
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/new/FC_Bias_ROM.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FC_Bias_ROM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/new/FC_Controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FC_Controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/new/FC_Layer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FC_Layer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/new/FIFO.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIFO
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/new/MAC.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAC
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/new/MaxPooling_ReLU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MaxPooling_ReLU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/new/Max_finder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Max_finder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/new/PE.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/new/PE_Array.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_Array
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/new/Sliding_Window.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sliding_Window
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/new/acc.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module acc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/new/glbl_controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl_controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/new/matmul.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matmul
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/new/mul.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/new/single_port_bram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_port_bram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/new/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2458] undeclared symbol Bias_Sel, assumed default net type wire [F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/new/top.sv:177]
INFO: [VRFC 10-2458] undeclared symbol acc_wr_en, assumed default net type wire [F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/new/top.sv:181]
INFO: [VRFC 10-2458] undeclared symbol acc_rd_en, assumed default net type wire [F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/new/top.sv:182]
INFO: [VRFC 10-2458] undeclared symbol Slide_wr_en, assumed default net type wire [F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/new/top.sv:191]
INFO: [VRFC 10-2458] undeclared symbol Slide_rd_en, assumed default net type wire [F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/new/top.sv:192]
INFO: [VRFC 10-2458] undeclared symbol Slide_trigger, assumed default net type wire [F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/new/top.sv:193]
INFO: [VRFC 10-2458] undeclared symbol Slide_clear, assumed default net type wire [F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/new/top.sv:194]
INFO: [VRFC 10-2458] undeclared symbol BUF1_wr_en, assumed default net type wire [F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/new/top.sv:196]
INFO: [VRFC 10-2458] undeclared symbol FC_en, assumed default net type wire [F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/new/top.sv:491]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/new/top_cnn.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_cnn
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sim_1/new/tb_top_cnn.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top_cnn
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.sim/sim_1/behav/xsim'
"xelab -wto 00141a858f8644ca84cc9f42cd653d50 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_cnn_behav xil_defaultlib.tb_top_cnn xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 00141a858f8644ca84cc9f42cd653d50 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_cnn_behav xil_defaultlib.tb_top_cnn xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/new/TDP.v" Line 8. Module xilinx_true_dual_port_no_change_1_clock_ram(RAM_DEPTH=7840,RAM_PERFORMANCE="LOW_LATENCY",INIT_FILE="F:/cnn_verilog/INT8_input_image_hex.txt") doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.glbl_controller
Compiling module xil_defaultlib.MAC
Compiling module xil_defaultlib.matmul_default
Compiling module xil_defaultlib.Max_finder
Compiling module xil_defaultlib.FC_Layer
Compiling module xil_defaultlib.FC_Controller
Compiling module xil_defaultlib.mul
Compiling module xil_defaultlib.acc
Compiling module xil_defaultlib.PE_default
Compiling module xil_defaultlib.Accumulator
Compiling module xil_defaultlib.PE_Array_default
Compiling module xil_defaultlib.Comparator
Compiling module xil_defaultlib.FIFO
Compiling module xil_defaultlib.MaxPooling_ReLU
Compiling module xil_defaultlib.BUF1
Compiling module xil_defaultlib.BUF2
Compiling module xil_defaultlib.single_port_bram(INIT_FILE="F:/c...
Compiling module xil_defaultlib.single_port_bram(INIT_FILE="F:/c...
Compiling module xil_defaultlib.single_port_bram(INIT_FILE="F:/c...
Compiling module xil_defaultlib.single_port_bram(WIDTH=80,DEPTH=...
Compiling module xil_defaultlib.FC_Bias_ROM(FILENAME="F:/cnn_ver...
Compiling module xil_defaultlib.xilinx_true_dual_port_no_change_...
Compiling module xil_defaultlib.Sliding_Window
Compiling module xil_defaultlib.Bias_ROM(FILENAME1="F:/cnn_veril...
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_cnn(RBAW=7)
Compiling module xil_defaultlib.tb_top_cnn
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_cnn_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 895.078 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top_cnn' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_cnn_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/new/Accumulator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Accumulator
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/new/BUF1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BUF1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/new/BUF2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BUF2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/new/Bias_ROM.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Bias_ROM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/new/Comparator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Comparator
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/new/FC_Bias_ROM.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FC_Bias_ROM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/new/FC_Controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FC_Controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/new/FC_Layer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FC_Layer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/new/FIFO.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIFO
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/new/MAC.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAC
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/new/MaxPooling_ReLU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MaxPooling_ReLU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/new/Max_finder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Max_finder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/new/PE.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/new/PE_Array.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_Array
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/new/Sliding_Window.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sliding_Window
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/new/acc.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module acc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/new/glbl_controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl_controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/new/matmul.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matmul
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/new/mul.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/new/single_port_bram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_port_bram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/new/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2458] undeclared symbol Bias_Sel, assumed default net type wire [F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/new/top.sv:177]
INFO: [VRFC 10-2458] undeclared symbol acc_wr_en, assumed default net type wire [F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/new/top.sv:181]
INFO: [VRFC 10-2458] undeclared symbol acc_rd_en, assumed default net type wire [F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/new/top.sv:182]
INFO: [VRFC 10-2458] undeclared symbol Slide_wr_en, assumed default net type wire [F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/new/top.sv:191]
INFO: [VRFC 10-2458] undeclared symbol Slide_rd_en, assumed default net type wire [F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/new/top.sv:192]
INFO: [VRFC 10-2458] undeclared symbol Slide_trigger, assumed default net type wire [F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/new/top.sv:193]
INFO: [VRFC 10-2458] undeclared symbol Slide_clear, assumed default net type wire [F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/new/top.sv:194]
INFO: [VRFC 10-2458] undeclared symbol BUF1_wr_en, assumed default net type wire [F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/new/top.sv:196]
INFO: [VRFC 10-2458] undeclared symbol FC_en, assumed default net type wire [F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/new/top.sv:492]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/new/top_cnn.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_cnn
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sim_1/new/tb_top_cnn.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top_cnn
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.sim/sim_1/behav/xsim'
"xelab -wto 00141a858f8644ca84cc9f42cd653d50 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_cnn_behav xil_defaultlib.tb_top_cnn xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 00141a858f8644ca84cc9f42cd653d50 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_cnn_behav xil_defaultlib.tb_top_cnn xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/new/TDP.v" Line 8. Module xilinx_true_dual_port_no_change_1_clock_ram(RAM_DEPTH=7840,RAM_PERFORMANCE="LOW_LATENCY",INIT_FILE="F:/cnn_verilog/INT8_input_image_hex.txt") doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.glbl_controller
Compiling module xil_defaultlib.MAC
Compiling module xil_defaultlib.matmul_default
Compiling module xil_defaultlib.Max_finder
Compiling module xil_defaultlib.FC_Layer
Compiling module xil_defaultlib.FC_Controller
Compiling module xil_defaultlib.mul
Compiling module xil_defaultlib.acc
Compiling module xil_defaultlib.PE_default
Compiling module xil_defaultlib.Accumulator
Compiling module xil_defaultlib.PE_Array_default
Compiling module xil_defaultlib.Comparator
Compiling module xil_defaultlib.FIFO
Compiling module xil_defaultlib.MaxPooling_ReLU
Compiling module xil_defaultlib.BUF1
Compiling module xil_defaultlib.BUF2
Compiling module xil_defaultlib.single_port_bram(INIT_FILE="F:/c...
Compiling module xil_defaultlib.single_port_bram(INIT_FILE="F:/c...
Compiling module xil_defaultlib.single_port_bram(INIT_FILE="F:/c...
Compiling module xil_defaultlib.single_port_bram(WIDTH=80,DEPTH=...
Compiling module xil_defaultlib.FC_Bias_ROM(FILENAME="F:/cnn_ver...
Compiling module xil_defaultlib.xilinx_true_dual_port_no_change_...
Compiling module xil_defaultlib.Sliding_Window
Compiling module xil_defaultlib.Bias_ROM(FILENAME1="F:/cnn_veril...
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_cnn(RBAW=7)
Compiling module xil_defaultlib.tb_top_cnn
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_cnn_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 895.078 ; gain = 0.000
run 5 ms
% WRITE addr=0, data=5 at time 7345000 ns
% WRITE addr=1, data=1 at time 14655000 ns
% WRITE addr=2, data=2 at time 21965000 ns
% WRITE addr=3, data=5 at time 29275000 ns
% WRITE addr=4, data=2 at time 36585000 ns
% WRITE addr=5, data=5 at time 43895000 ns
% WRITE addr=6, data=5 at time 51205000 ns
% WRITE addr=7, data=7 at time 58515000 ns
% WRITE addr=8, data=8 at time 65825000 ns
% Simulation: processed all 10 images at time 73125000 ns
% WRITE addr=9, data=2 at time 73135000 ns
$finish called at time : 73155 ns : File "F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sim_1/new/tb_top_cnn.sv" Line 64
relaunch_sim
boost::filesystem::remove: 다른 프로세스가 파일을 사용 중이기 때문에 프로세스가 액세스 할 수 없습니다: "F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.sim/sim_1/behav/xsim/simulate.log"
INFO: [Common 17-17] undo 'relaunch_sim'
INFO: [Common 17-17] undo 'relaunch_sim'
ERROR: [Common 17-69] Command failed: boost::filesystem::remove: 다른 프로세스가 파일을 사용 중이기 때문에 프로세스가 액세스 할 수 없습니다: "F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.sim/sim_1/behav/xsim/simulate.log"
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top_cnn' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_cnn_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/new/Accumulator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Accumulator
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/new/BUF1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BUF1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/new/BUF2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BUF2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/new/Bias_ROM.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Bias_ROM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/new/Comparator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Comparator
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/new/FC_Bias_ROM.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FC_Bias_ROM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/new/FC_Controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FC_Controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/new/FC_Layer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FC_Layer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/new/FIFO.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIFO
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/new/MAC.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAC
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/new/MaxPooling_ReLU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MaxPooling_ReLU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/new/Max_finder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Max_finder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/new/PE.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/new/PE_Array.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_Array
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/new/Sliding_Window.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sliding_Window
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/new/acc.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module acc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/new/glbl_controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl_controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/new/matmul.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matmul
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/new/mul.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/new/single_port_bram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_port_bram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/new/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2458] undeclared symbol Bias_Sel, assumed default net type wire [F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/new/top.sv:177]
INFO: [VRFC 10-2458] undeclared symbol acc_wr_en, assumed default net type wire [F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/new/top.sv:181]
INFO: [VRFC 10-2458] undeclared symbol acc_rd_en, assumed default net type wire [F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/new/top.sv:182]
INFO: [VRFC 10-2458] undeclared symbol Slide_wr_en, assumed default net type wire [F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/new/top.sv:191]
INFO: [VRFC 10-2458] undeclared symbol Slide_rd_en, assumed default net type wire [F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/new/top.sv:192]
INFO: [VRFC 10-2458] undeclared symbol Slide_trigger, assumed default net type wire [F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/new/top.sv:193]
INFO: [VRFC 10-2458] undeclared symbol Slide_clear, assumed default net type wire [F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/new/top.sv:194]
INFO: [VRFC 10-2458] undeclared symbol BUF1_wr_en, assumed default net type wire [F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/new/top.sv:196]
INFO: [VRFC 10-2458] undeclared symbol FC_en, assumed default net type wire [F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/new/top.sv:492]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/new/top_cnn.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_cnn
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sim_1/new/tb_top_cnn.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top_cnn
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.sim/sim_1/behav/xsim'
"xelab -wto 00141a858f8644ca84cc9f42cd653d50 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_cnn_behav xil_defaultlib.tb_top_cnn xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 00141a858f8644ca84cc9f42cd653d50 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_cnn_behav xil_defaultlib.tb_top_cnn xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/new/TDP.v" Line 8. Module xilinx_true_dual_port_no_change_1_clock_ram(RAM_DEPTH=7840,RAM_PERFORMANCE="LOW_LATENCY",INIT_FILE="F:/cnn_verilog/INT8_input_image_hex.txt") doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.glbl_controller
Compiling module xil_defaultlib.MAC
Compiling module xil_defaultlib.matmul_default
Compiling module xil_defaultlib.Max_finder
Compiling module xil_defaultlib.FC_Layer
Compiling module xil_defaultlib.FC_Controller
Compiling module xil_defaultlib.mul
Compiling module xil_defaultlib.acc
Compiling module xil_defaultlib.PE_default
Compiling module xil_defaultlib.Accumulator
Compiling module xil_defaultlib.PE_Array_default
Compiling module xil_defaultlib.Comparator
Compiling module xil_defaultlib.FIFO
Compiling module xil_defaultlib.MaxPooling_ReLU
Compiling module xil_defaultlib.BUF1
Compiling module xil_defaultlib.BUF2
Compiling module xil_defaultlib.single_port_bram(INIT_FILE="F:/c...
Compiling module xil_defaultlib.single_port_bram(INIT_FILE="F:/c...
Compiling module xil_defaultlib.single_port_bram(INIT_FILE="F:/c...
Compiling module xil_defaultlib.single_port_bram(WIDTH=80,DEPTH=...
Compiling module xil_defaultlib.FC_Bias_ROM(FILENAME="F:/cnn_ver...
Compiling module xil_defaultlib.xilinx_true_dual_port_no_change_...
Compiling module xil_defaultlib.Sliding_Window
Compiling module xil_defaultlib.Bias_ROM(FILENAME1="F:/cnn_veril...
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_cnn(RBAW=7)
Compiling module xil_defaultlib.tb_top_cnn
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_cnn_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 895.285 ; gain = 0.000
relaunch_sim
boost::filesystem::remove: 다른 프로세스가 파일을 사용 중이기 때문에 프로세스가 액세스 할 수 없습니다: "F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.sim/sim_1/behav/xsim/simulate.log"
INFO: [Common 17-17] undo 'relaunch_sim'
INFO: [Common 17-17] undo 'relaunch_sim'
ERROR: [Common 17-69] Command failed: boost::filesystem::remove: 다른 프로세스가 파일을 사용 중이기 때문에 프로세스가 액세스 할 수 없습니다: "F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.sim/sim_1/behav/xsim/simulate.log"
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top_cnn' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_cnn_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/new/Accumulator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Accumulator
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/new/BUF1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BUF1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/new/BUF2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BUF2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/new/Bias_ROM.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Bias_ROM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/new/Comparator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Comparator
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/new/FC_Bias_ROM.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FC_Bias_ROM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/new/FC_Controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FC_Controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/new/FC_Layer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FC_Layer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/new/FIFO.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIFO
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/new/MAC.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAC
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/new/MaxPooling_ReLU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MaxPooling_ReLU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/new/Max_finder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Max_finder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/new/PE.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/new/PE_Array.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_Array
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/new/Sliding_Window.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sliding_Window
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/new/acc.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module acc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/new/glbl_controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl_controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/new/matmul.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matmul
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/new/mul.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/new/single_port_bram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_port_bram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/new/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2458] undeclared symbol Bias_Sel, assumed default net type wire [F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/new/top.sv:177]
INFO: [VRFC 10-2458] undeclared symbol acc_wr_en, assumed default net type wire [F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/new/top.sv:181]
INFO: [VRFC 10-2458] undeclared symbol acc_rd_en, assumed default net type wire [F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/new/top.sv:182]
INFO: [VRFC 10-2458] undeclared symbol Slide_wr_en, assumed default net type wire [F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/new/top.sv:191]
INFO: [VRFC 10-2458] undeclared symbol Slide_rd_en, assumed default net type wire [F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/new/top.sv:192]
INFO: [VRFC 10-2458] undeclared symbol Slide_trigger, assumed default net type wire [F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/new/top.sv:193]
INFO: [VRFC 10-2458] undeclared symbol Slide_clear, assumed default net type wire [F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/new/top.sv:194]
INFO: [VRFC 10-2458] undeclared symbol BUF1_wr_en, assumed default net type wire [F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/new/top.sv:196]
INFO: [VRFC 10-2458] undeclared symbol FC_en, assumed default net type wire [F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/new/top.sv:492]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/new/top_cnn.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_cnn
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sim_1/new/tb_top_cnn.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top_cnn
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.sim/sim_1/behav/xsim'
"xelab -wto 00141a858f8644ca84cc9f42cd653d50 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_cnn_behav xil_defaultlib.tb_top_cnn xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 00141a858f8644ca84cc9f42cd653d50 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_cnn_behav xil_defaultlib.tb_top_cnn xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/new/TDP.v" Line 8. Module xilinx_true_dual_port_no_change_1_clock_ram(RAM_DEPTH=7840,RAM_PERFORMANCE="LOW_LATENCY",INIT_FILE="F:/cnn_verilog/INT8_input_image_hex.txt") doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.glbl_controller
Compiling module xil_defaultlib.MAC
Compiling module xil_defaultlib.matmul_default
Compiling module xil_defaultlib.Max_finder
Compiling module xil_defaultlib.FC_Layer
Compiling module xil_defaultlib.FC_Controller
Compiling module xil_defaultlib.mul
Compiling module xil_defaultlib.acc
Compiling module xil_defaultlib.PE_default
Compiling module xil_defaultlib.Accumulator
Compiling module xil_defaultlib.PE_Array_default
Compiling module xil_defaultlib.Comparator
Compiling module xil_defaultlib.FIFO
Compiling module xil_defaultlib.MaxPooling_ReLU
Compiling module xil_defaultlib.BUF1
Compiling module xil_defaultlib.BUF2
Compiling module xil_defaultlib.single_port_bram(INIT_FILE="F:/c...
Compiling module xil_defaultlib.single_port_bram(INIT_FILE="F:/c...
Compiling module xil_defaultlib.single_port_bram(INIT_FILE="F:/c...
Compiling module xil_defaultlib.single_port_bram(WIDTH=80,DEPTH=...
Compiling module xil_defaultlib.FC_Bias_ROM(FILENAME="F:/cnn_ver...
Compiling module xil_defaultlib.xilinx_true_dual_port_no_change_...
Compiling module xil_defaultlib.Sliding_Window
Compiling module xil_defaultlib.Bias_ROM(FILENAME1="F:/cnn_veril...
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_cnn(RBAW=7)
Compiling module xil_defaultlib.tb_top_cnn
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_cnn_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 895.285 ; gain = 0.000
run 5 ms
% WRITE addr=0, data=0 at time 7345000 ns
% WRITE addr=1, data=1 at time 14655000 ns
% WRITE addr=2, data=2 at time 21965000 ns
% WRITE addr=3, data=3 at time 29275000 ns
% WRITE addr=4, data=4 at time 36585000 ns
% WRITE addr=5, data=5 at time 43895000 ns
% WRITE addr=6, data=6 at time 51205000 ns
% WRITE addr=7, data=7 at time 58515000 ns
% WRITE addr=8, data=8 at time 65825000 ns
% Simulation: processed all 10 images at time 73125000 ns
% WRITE addr=9, data=9 at time 73135000 ns
$finish called at time : 73155 ns : File "F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sim_1/new/tb_top_cnn.sv" Line 64
save_wave_config {F:/MNIST_CNN_FPGA/tb_top_cnn_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
reset_run synth_1
launch_runs synth_1 -jobs 12
[Wed Apr 23 00:50:48 2025] Launched synth_1...
Run output will be captured here: F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.runs/synth_1/runme.log
launch_runs impl_1 -jobs 12
[Wed Apr 23 00:52:21 2025] Launched impl_1...
Run output will be captured here: F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.runs/impl_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 12
[Wed Apr 23 00:55:01 2025] Launched synth_1...
Run output will be captured here: F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.runs/synth_1/runme.log
launch_runs impl_1 -jobs 12
[Wed Apr 23 00:57:28 2025] Launched impl_1...
Run output will be captured here: F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.runs/impl_1/runme.log
open_run impl_1
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Netlist 29-17] Analyzing 2668 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1969.473 ; gain = 31.660
Restored from archive | CPU: 4.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1969.473 ; gain = 31.660
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1969.473 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:24 ; elapsed = 00:00:20 . Memory (MB): peak = 2088.656 ; gain = 1146.441
open_report: Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 2182.637 ; gain = 77.414
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Wed Apr 23 01:04:53 2025] Launched impl_1...
Run output will be captured here: F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.runs/impl_1/runme.log
create_bd_design "design_1"
Wrote  : <F:\MNIST_CNN_FPGA\MNIST_CNN_FPGA.srcs\sources_1\bd\design_1\design_1.bd> 
create_bd_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 2307.238 ; gain = 66.633
update_compile_order -fileset sources_1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:processing_system7 -config {make_external "FIXED_IO, DDR" apply_board_preset "1" Master "Disable" Slave "Disable" }  [get_bd_cells processing_system7_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.1 axi_bram_ctrl_0
INFO: [xilinx.com:ip:axi_bram_ctrl:4.1-2] design_1_axi_bram_ctrl_0_0: In IP Integrator, please note that memory depth value gets calculated based on the Data Width of the IP and Address range selected in the Address Editor.Incase a validation error occured on the range of this parameter, please check if the selected Data width and the Address Range are valid. For valid Data width and memory depth values, please refer to the AXI BRAM Controller Product Guide.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.1-1] design_1_axi_bram_ctrl_0_0: In IP Integrator, The Maximum address range supported is 2G. Selecting the address range more than 2G in the address editor may resets the value of Memory depth to default value (1024). please refer to the AXI BRAM Controller Product Guide.
endgroup
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_bram_ctrl_0/S_AXI} intc_ip {Auto} master_apm {0}}  [get_bd_intf_pins axi_bram_ctrl_0/S_AXI]
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
Slave segment </axi_bram_ctrl_0/S_AXI/Mem0> is being mapped into address space </processing_system7_0/Data> at <0x4000_0000 [ 8K ]>
apply_bd_automation -rule xilinx.com:bd_rule:bram_cntlr -config {BRAM "Auto" }  [get_bd_intf_pins axi_bram_ctrl_0/BRAM_PORTA]
apply_bd_automation -rule xilinx.com:bd_rule:bram_cntlr -config {BRAM "Auto" }  [get_bd_intf_pins axi_bram_ctrl_0/BRAM_PORTB]
endgroup
create_peripheral xilinx.com user myMNIST_CNN 1.0 -dir F:/MNIST_CNN_FPGA/../ip_repo
add_peripheral_interface S00_AXI -interface_mode slave -axi_type lite [ipx::find_open_core xilinx.com:user:myMNIST_CNN:1.0]
set_property VALUE 12 [ipx::get_bus_parameters WIZ_NUM_REG -of_objects [ipx::get_bus_interfaces S00_AXI -of_objects [ipx::find_open_core xilinx.com:user:myMNIST_CNN:1.0]]]
generate_peripheral -driver -bfm_example_design -debug_hw_example_design [ipx::find_open_core xilinx.com:user:myMNIST_CNN:1.0]
write_peripheral [ipx::find_open_core xilinx.com:user:myMNIST_CNN:1.0]
set_property  ip_repo_paths  F:/MNIST_CNN_FPGA/../ip_repo/myMNIST_CNN_1.0 [current_project]
update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/ip_repo/myMNIST_CNN_1.0'.
ipx::edit_ip_in_project -upgrade true -name edit_myMNIST_CNN_v1_0 -directory F:/MNIST_CNN_FPGA/../ip_repo f:/ip_repo/myMNIST_CNN_1.0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/ip_repo/myMNIST_CNN_1.0'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [f:/ip_repo/myMNIST_CNN_1.0/hdl/myMNIST_CNN_v1_0_S00_AXI.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [f:/ip_repo/myMNIST_CNN_1.0/hdl/myMNIST_CNN_v1_0.v:]
update_compile_order -fileset sources_1
add_files -norecurse -copy_to f:/ip_repo/myMNIST_CNN_1.0/src {F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/new/Comparator.sv F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/new/single_port_bram.sv F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/new/top.sv F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/new/FIFO.sv F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/new/FC_Controller.sv F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/new/Bias_ROM.sv F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/new/TDP.v F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/new/Accumulator.sv F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/new/FC_Bias_ROM.sv F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/new/MaxPooling_ReLU.sv F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/new/matmul.sv F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/new/PE.sv F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/new/mul.sv F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/new/acc.sv F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/new/glbl_controller.sv F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/new/Sliding_Window.sv F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/new/PE_Array.sv F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/new/BUF1.sv F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/new/BUF2.sv F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/new/Max_finder.sv F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/new/top_cnn.sv F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/new/FC_Layer.sv F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/new/MAC.sv}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'f:/ip_repo/myMNIST_CNN_1.0/component.xml' ignored by IP packager.
ipx::merge_project_changes hdl_parameters [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'f:/ip_repo/myMNIST_CNN_1.0/component.xml' ignored by IP packager.
INFO: [IP_Flow 19-5169] Module 'myMNIST_CNN_v1_0' uses SystemVerilog sources with a Verilog top file. These SystemVerilog files will not be analysed by the packager.
INFO: [IP_Flow 19-3166] Bus Interface 'S00_AXI': References existing memory map 'S00_AXI'.
ERROR: [Common 17-39] 'ipx::merge_project_changes' failed due to earlier errors.
WARNING: [IP_Flow 19-3331] Invalid parameters found in dependency constraints of 'PORT_VECTOR_LEFT.Y_BUF_ADDR' 
WARNING: [IP_Flow 19-3331] Invalid parameters found in dependency constraints of 'PORT_VECTOR_LEFT.Y_BUF_ADDR' 
WARNING: [IP_Flow 19-3553] Error found in parameter dependencies in XGUI files. Invalid parameters found in dependency constraints of 'PORT_VECTOR_LEFT.Y_BUF_ADDR' 

ERROR: [IP_Flow 19-3428] Failed to create Customization object myMNIST_CNN_0
CRITICAL WARNING: [IP_Flow 19-973] Failed to create IP instance 'myMNIST_CNN_0'. Error during customization.
ipx::merge_project_changes hdl_parameters [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'f:/ip_repo/myMNIST_CNN_1.0/component.xml' ignored by IP packager.
INFO: [IP_Flow 19-5169] Module 'myMNIST_CNN_v1_0' uses SystemVerilog sources with a Verilog top file. These SystemVerilog files will not be analysed by the packager.
INFO: [IP_Flow 19-3166] Bus Interface 'S00_AXI': References existing memory map 'S00_AXI'.
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property core_revision 2 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path f:/ip_repo/myMNIST_CNN_1.0
INFO: [IP_Flow 19-725] Reloaded user IP repository 'f:/ip_repo/myMNIST_CNN_1.0'
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:myMNIST_CNN:1.0 myMNIST_CNN_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (50 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (50 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/myMNIST_CNN_0/S00_AXI} intc_ip {/axi_smc} master_apm {0}}  [get_bd_intf_pins myMNIST_CNN_0/S00_AXI]
Slave segment </myMNIST_CNN_0/S00_AXI/S00_AXI_reg> is being mapped into address space </processing_system7_0/Data> at <0x43C0_0000 [ 64K ]>
regenerate_bd_layout
validate_bd_design
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.050 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.044 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.035 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.100 . PS DDR interfaces might fail when entering negative DQS skew values. 
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
WARNING: [BD 41-2180] Resetting the memory initialization file of </axi_bram_ctrl_0_bram> to default.
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/myMNIST_CNN_0/clk_i
/myMNIST_CNN_0/rstn_i
/myMNIST_CNN_0/start_i

create_bd_port -dir I clk_i
connect_bd_net [get_bd_ports clk_i] [get_bd_pins myMNIST_CNN_0/clk_i]
create_bd_port -dir I rstn_i
set_property location {-10 502} [get_bd_ports rstn_i]
connect_bd_net [get_bd_ports rstn_i] [get_bd_pins myMNIST_CNN_0/rstn_i]
create_bd_port -dir I start_i
connect_bd_net [get_bd_ports start_i] [get_bd_pins myMNIST_CNN_0/start_i]
WARNING: [IP_Flow 19-465] param 'READ_LATENCY' already exists. Ignoring.
WARNING: [IP_Flow 19-465] param 'RD_CMD_OPTIMIZATION' already exists. Ignoring.
delete_bd_objs [get_bd_nets processing_system7_0_FCLK_CLK0]
connect_bd_net [get_bd_ports clk_i] [get_bd_pins axi_bram_ctrl_0/s_axi_aclk]
delete_bd_objs [get_bd_nets rst_ps7_0_50M_peripheral_aresetn]
connect_bd_net [get_bd_ports rstn_i] [get_bd_pins axi_bram_ctrl_0/s_axi_aresetn]
connect_bd_net [get_bd_ports clk_i] [get_bd_pins processing_system7_0/M_AXI_GP0_ACLK]
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.050 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.044 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.035 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.100 . PS DDR interfaces might fail when entering negative DQS skew values. 
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
startgroup
set_property -dict [list CONFIG.PCW_USE_FABRIC_INTERRUPT {1} CONFIG.PCW_IRQ_F2P_INTR {1}] [get_bd_cells processing_system7_0]
endgroup
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/processing_system7_0/FCLK_CLK0 (50 MHz)" }  [get_bd_pins rst_ps7_0_50M/slowest_sync_clk]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/processing_system7_0/FCLK_CLK0 (50 MHz)" }  [get_bd_pins myMNIST_CNN_0/s00_axi_aclk]
endgroup
connect_bd_net [get_bd_pins processing_system7_0/IRQ_F2P] [get_bd_pins myMNIST_CNN_0/done_intr_o]
WARNING: [BD 41-1731] Type mismatch between connected pins: /processing_system7_0/IRQ_F2P(intr) and /myMNIST_CNN_0/done_intr_o(undef)
regenerate_bd_layout
delete_bd_objs [get_bd_nets processing_system7_0_FCLK_CLK0]
connect_bd_net [get_bd_ports clk_i] [get_bd_pins axi_smc/aclk]
connect_bd_net [get_bd_ports rstn_i] [get_bd_pins axi_smc/aresetn]
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
delete_bd_objs [get_bd_nets processing_system7_0_FCLK_RESET0_N] [get_bd_nets rst_ps7_0_50M_peripheral_aresetn] [get_bd_cells rst_ps7_0_50M]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/processing_system7_0/FCLK_CLK0 (50 MHz)" }  [get_bd_pins myMNIST_CNN_0/s00_axi_aclk]
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
delete_bd_objs [get_bd_nets processing_system7_0_FCLK_RESET0_N] [get_bd_nets rst_ps7_0_50M_peripheral_aresetn] [get_bd_cells rst_ps7_0_50M]
connect_bd_net [get_bd_ports rstn_i] [get_bd_pins myMNIST_CNN_0/s00_axi_aresetn]
WARNING: [IP_Flow 19-465] param 'READ_LATENCY' already exists. Ignoring.
WARNING: [IP_Flow 19-465] param 'RD_CMD_OPTIMIZATION' already exists. Ignoring.
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
connect_bd_net [get_bd_pins myMNIST_CNN_0/y_buf_en] [get_bd_pins axi_bram_ctrl_0_bram/enb]
WARNING: [BD 41-1306] The connection to interface pin /axi_bram_ctrl_0_bram/enb is being overridden by the user. This pin will not be connected as a part of interface connection BRAM_PORTB
connect_bd_net [get_bd_pins myMNIST_CNN_0/y_buf_wr_en] [get_bd_pins axi_bram_ctrl_0_bram/web]
WARNING: [BD 41-1306] The connection to interface pin /axi_bram_ctrl_0_bram/web is being overridden by the user. This pin will not be connected as a part of interface connection BRAM_PORTB
connect_bd_net [get_bd_pins myMNIST_CNN_0/y_buf_data] [get_bd_pins axi_bram_ctrl_0_bram/dinb]
WARNING: [BD 41-1306] The connection to interface pin /axi_bram_ctrl_0_bram/dinb is being overridden by the user. This pin will not be connected as a part of interface connection BRAM_PORTB
connect_bd_net [get_bd_pins myMNIST_CNN_0/y_buf_addr] [get_bd_pins axi_bram_ctrl_0_bram/addrb]
WARNING: [BD 41-1306] The connection to interface pin /axi_bram_ctrl_0_bram/addrb is being overridden by the user. This pin will not be connected as a part of interface connection BRAM_PORTB
regenerate_bd_layout
create_bd_port -dir O done_led_o
connect_bd_net [get_bd_ports done_led_o] [get_bd_pins myMNIST_CNN_0/done_led_o]
regenerate_bd_layout
validate_bd_design
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
WARNING: [BD 41-2180] Resetting the memory initialization file of </axi_bram_ctrl_0_bram> to default.
WARNING: [BD 41-1271] The connection to the pin: /axi_bram_ctrl_0_bram/enb has been overridden by the user. This pin will not be connected as a part of the interface connection: axi_bram_ctrl_0_BRAM_PORTB 
WARNING: [BD 41-1271] The connection to the pin: /axi_bram_ctrl_0_bram/dinb has been overridden by the user. This pin will not be connected as a part of the interface connection: axi_bram_ctrl_0_BRAM_PORTB 
WARNING: [BD 41-1271] The connection to the pin: /axi_bram_ctrl_0_bram/addrb has been overridden by the user. This pin will not be connected as a part of the interface connection: axi_bram_ctrl_0_BRAM_PORTB 
WARNING: [BD 41-1271] The connection to the pin: /axi_bram_ctrl_0_bram/web has been overridden by the user. This pin will not be connected as a part of the interface connection: axi_bram_ctrl_0_BRAM_PORTB 
ipx::edit_ip_in_project -upgrade true -name myMNIST_CNN_v1_0_project -directory F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.tmp/myMNIST_CNN_v1_0_project f:/ip_repo/myMNIST_CNN_1.0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/ip_repo/myMNIST_CNN_1.0'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [f:/ip_repo/myMNIST_CNN_1.0/src/TDP.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [f:/ip_repo/myMNIST_CNN_1.0/hdl/myMNIST_CNN_v1_0_S00_AXI.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [f:/ip_repo/myMNIST_CNN_1.0/src/Accumulator.sv:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [f:/ip_repo/myMNIST_CNN_1.0/src/BUF1.sv:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [f:/ip_repo/myMNIST_CNN_1.0/src/BUF2.sv:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [f:/ip_repo/myMNIST_CNN_1.0/src/Bias_ROM.sv:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [f:/ip_repo/myMNIST_CNN_1.0/src/Comparator.sv:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [f:/ip_repo/myMNIST_CNN_1.0/src/FC_Bias_ROM.sv:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [f:/ip_repo/myMNIST_CNN_1.0/src/FC_Controller.sv:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [f:/ip_repo/myMNIST_CNN_1.0/src/FC_Layer.sv:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [f:/ip_repo/myMNIST_CNN_1.0/src/FIFO.sv:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [f:/ip_repo/myMNIST_CNN_1.0/src/MAC.sv:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [f:/ip_repo/myMNIST_CNN_1.0/src/MaxPooling_ReLU.sv:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [f:/ip_repo/myMNIST_CNN_1.0/src/Max_finder.sv:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [f:/ip_repo/myMNIST_CNN_1.0/src/PE.sv:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [f:/ip_repo/myMNIST_CNN_1.0/src/PE_Array.sv:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [f:/ip_repo/myMNIST_CNN_1.0/src/Sliding_Window.sv:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [f:/ip_repo/myMNIST_CNN_1.0/src/acc.sv:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [f:/ip_repo/myMNIST_CNN_1.0/src/glbl_controller.sv:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [f:/ip_repo/myMNIST_CNN_1.0/src/matmul.sv:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [f:/ip_repo/myMNIST_CNN_1.0/src/mul.sv:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [f:/ip_repo/myMNIST_CNN_1.0/src/single_port_bram.sv:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [f:/ip_repo/myMNIST_CNN_1.0/src/top.sv:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [f:/ip_repo/myMNIST_CNN_1.0/src/top_cnn.sv:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [f:/ip_repo/myMNIST_CNN_1.0/hdl/myMNIST_CNN_v1_0.v:]
update_compile_order -fileset sources_1
ipx::merge_project_changes hdl_parameters [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'f:/ip_repo/myMNIST_CNN_1.0/component.xml' ignored by IP packager.
INFO: [IP_Flow 19-5169] Module 'myMNIST_CNN_v1_0' uses SystemVerilog sources with a Verilog top file. These SystemVerilog files will not be analysed by the packager.
INFO: [IP_Flow 19-3166] Bus Interface 'S00_AXI': References existing memory map 'S00_AXI'.
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property core_revision 3 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path f:/ip_repo/myMNIST_CNN_1.0
INFO: [IP_Flow 19-725] Reloaded user IP repository 'f:/ip_repo/myMNIST_CNN_1.0'
report_ip_status -name ip_status 
upgrade_ip [get_ips  design_1_myMNIST_CNN_0_0] -log ip_upgrade.log
Upgrading 'F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3422] Upgraded design_1_myMNIST_CNN_0_0 (myMNIST_CNN_v1.0 1.0) from revision 2 to revision 3
WARNING: [IP_Flow 19-4706] Upgraded port 'y_buf_data' width 32 differs from original width 4
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'design_1_myMNIST_CNN_0_0'. These changes may impact your design.
WARNING: [BD 41-1731] Type mismatch between connected pins: /processing_system7_0/IRQ_F2P(intr) and /myMNIST_CNN_0_upgraded_ipi/done_intr_o(undef)
CRITICAL WARNING: [Coretcl 2-1279] The upgrade of 'design_1_myMNIST_CNN_0_0' has identified issues that may require user intervention. Please review the upgrade log 'f:/MNIST_CNN_FPGA/ip_upgrade.log', and verify that the upgraded IP is correctly configured.
Wrote  : <F:\MNIST_CNN_FPGA\MNIST_CNN_FPGA.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'F:/MNIST_CNN_FPGA/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_1_myMNIST_CNN_0_0] -no_script -sync -force -quiet
generate_target all [get_files  F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/bd/design_1/design_1.bd]
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
WARNING: [BD 41-2180] Resetting the memory initialization file of </axi_bram_ctrl_0_bram> to default.
WARNING: [BD 41-1271] The connection to the pin: /axi_bram_ctrl_0_bram/enb has been overridden by the user. This pin will not be connected as a part of the interface connection: axi_bram_ctrl_0_BRAM_PORTB 
WARNING: [BD 41-1271] The connection to the pin: /axi_bram_ctrl_0_bram/dinb has been overridden by the user. This pin will not be connected as a part of the interface connection: axi_bram_ctrl_0_BRAM_PORTB 
WARNING: [BD 41-1271] The connection to the pin: /axi_bram_ctrl_0_bram/addrb has been overridden by the user. This pin will not be connected as a part of the interface connection: axi_bram_ctrl_0_BRAM_PORTB 
WARNING: [BD 41-1271] The connection to the pin: /axi_bram_ctrl_0_bram/web has been overridden by the user. This pin will not be connected as a part of the interface connection: axi_bram_ctrl_0_BRAM_PORTB 
Wrote  : <F:\MNIST_CNN_FPGA\MNIST_CNN_FPGA.srcs\sources_1\bd\design_1\design_1.bd> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_bram_ctrl_0_bram/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
VHDL Output written to : F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/bd/design_1/synth/design_1.v
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_bram_ctrl_0_bram/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
VHDL Output written to : F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block myMNIST_CNN_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0 .
Exporting to file f:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hw_handoff/design_1_axi_smc_0.hwh
Generated Block Design Tcl file f:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hw_handoff/design_1_axi_smc_0_bd.tcl
Generated Hardware Definition File f:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/design_1_axi_smc_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0_bram .
Exporting to file F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/bd/design_1/synth/design_1.hwdef
generate_target: Time (s): cpu = 00:00:22 ; elapsed = 00:00:26 . Memory (MB): peak = 2775.285 ; gain = 156.922
catch { config_ip_cache -export [get_ips -all design_1_myMNIST_CNN_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_processing_system7_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_axi_bram_ctrl_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_axi_smc_0] }
catch { config_ip_cache -export [get_ips -all design_1_axi_bram_ctrl_0_bram_0] }
export_ip_user_files -of_objects [get_files F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs -jobs 12 {design_1_myMNIST_CNN_0_0_synth_1 design_1_processing_system7_0_0_synth_1 design_1_axi_bram_ctrl_0_0_synth_1 design_1_axi_smc_0_synth_1 design_1_axi_bram_ctrl_0_bram_0_synth_1}
[Wed Apr 23 02:25:32 2025] Launched design_1_myMNIST_CNN_0_0_synth_1, design_1_processing_system7_0_0_synth_1, design_1_axi_bram_ctrl_0_0_synth_1, design_1_axi_smc_0_synth_1, design_1_axi_bram_ctrl_0_bram_0_synth_1...
Run output will be captured here:
design_1_myMNIST_CNN_0_0_synth_1: F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.runs/design_1_myMNIST_CNN_0_0_synth_1/runme.log
design_1_processing_system7_0_0_synth_1: F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.runs/design_1_processing_system7_0_0_synth_1/runme.log
design_1_axi_bram_ctrl_0_0_synth_1: F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.runs/design_1_axi_bram_ctrl_0_0_synth_1/runme.log
design_1_axi_smc_0_synth_1: F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.runs/design_1_axi_smc_0_synth_1/runme.log
design_1_axi_bram_ctrl_0_bram_0_synth_1: F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.runs/design_1_axi_bram_ctrl_0_bram_0_synth_1/runme.log
export_simulation -of_objects [get_files F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/bd/design_1/design_1.bd] -directory F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.ip_user_files/sim_scripts -ip_user_files_dir F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.ip_user_files -ipstatic_source_dir F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.ip_user_files/ipstatic -lib_map_path [list {modelsim=F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.cache/compile_simlib/modelsim} {questa=F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.cache/compile_simlib/questa} {riviera=F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.cache/compile_simlib/riviera} {activehdl=F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
regenerate_bd_layout
validate_bd_design -force
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
WARNING: [BD 41-2180] Resetting the memory initialization file of </axi_bram_ctrl_0_bram> to default.
WARNING: [BD 41-1271] The connection to the pin: /axi_bram_ctrl_0_bram/enb has been overridden by the user. This pin will not be connected as a part of the interface connection: axi_bram_ctrl_0_BRAM_PORTB 
WARNING: [BD 41-1271] The connection to the pin: /axi_bram_ctrl_0_bram/dinb has been overridden by the user. This pin will not be connected as a part of the interface connection: axi_bram_ctrl_0_BRAM_PORTB 
WARNING: [BD 41-1271] The connection to the pin: /axi_bram_ctrl_0_bram/addrb has been overridden by the user. This pin will not be connected as a part of the interface connection: axi_bram_ctrl_0_BRAM_PORTB 
WARNING: [BD 41-1271] The connection to the pin: /axi_bram_ctrl_0_bram/web has been overridden by the user. This pin will not be connected as a part of the interface connection: axi_bram_ctrl_0_BRAM_PORTB 
validate_bd_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2801.973 ; gain = 10.203
report_ip_status -name ip_status 
reset_run design_1_axi_smc_0_synth_1
save_bd_design
Wrote  : <F:\MNIST_CNN_FPGA\MNIST_CNN_FPGA.srcs\sources_1\bd\design_1\design_1.bd> 
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.runs/synth_1

make_wrapper -files [get_files F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/bd/design_1/design_1.bd] -top
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
WARNING: [BD 41-2180] Resetting the memory initialization file of </axi_bram_ctrl_0_bram> to default.
WARNING: [BD 41-1271] The connection to the pin: /axi_bram_ctrl_0_bram/enb has been overridden by the user. This pin will not be connected as a part of the interface connection: axi_bram_ctrl_0_BRAM_PORTB 
WARNING: [BD 41-1271] The connection to the pin: /axi_bram_ctrl_0_bram/dinb has been overridden by the user. This pin will not be connected as a part of the interface connection: axi_bram_ctrl_0_BRAM_PORTB 
WARNING: [BD 41-1271] The connection to the pin: /axi_bram_ctrl_0_bram/addrb has been overridden by the user. This pin will not be connected as a part of the interface connection: axi_bram_ctrl_0_BRAM_PORTB 
WARNING: [BD 41-1271] The connection to the pin: /axi_bram_ctrl_0_bram/web has been overridden by the user. This pin will not be connected as a part of the interface connection: axi_bram_ctrl_0_BRAM_PORTB 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_bram_ctrl_0_bram/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
VHDL Output written to : F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/bd/design_1/synth/design_1.v
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_bram_ctrl_0_bram/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
VHDL Output written to : F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
add_files -norecurse F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
update_compile_order -fileset sources_1
set_property top design_1_wrapper [current_fileset]
update_compile_order -fileset sources_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
WARNING: [BD 41-2180] Resetting the memory initialization file of </axi_bram_ctrl_0_bram> to default.
WARNING: [BD 41-1271] The connection to the pin: /axi_bram_ctrl_0_bram/enb has been overridden by the user. This pin will not be connected as a part of the interface connection: axi_bram_ctrl_0_BRAM_PORTB 
WARNING: [BD 41-1271] The connection to the pin: /axi_bram_ctrl_0_bram/dinb has been overridden by the user. This pin will not be connected as a part of the interface connection: axi_bram_ctrl_0_BRAM_PORTB 
WARNING: [BD 41-1271] The connection to the pin: /axi_bram_ctrl_0_bram/addrb has been overridden by the user. This pin will not be connected as a part of the interface connection: axi_bram_ctrl_0_BRAM_PORTB 
WARNING: [BD 41-1271] The connection to the pin: /axi_bram_ctrl_0_bram/web has been overridden by the user. This pin will not be connected as a part of the interface connection: axi_bram_ctrl_0_BRAM_PORTB 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_bram_ctrl_0_bram/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
VHDL Output written to : F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/bd/design_1/synth/design_1.v
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_bram_ctrl_0_bram/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
VHDL Output written to : F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block myMNIST_CNN_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0 .
Exporting to file f:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hw_handoff/design_1_axi_smc_0.hwh
Generated Block Design Tcl file f:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hw_handoff/design_1_axi_smc_0_bd.tcl
Generated Hardware Definition File f:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/design_1_axi_smc_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0_bram .
Exporting to file F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/bd/design_1/synth/design_1.hwdef
[Wed Apr 23 02:28:15 2025] Launched design_1_axi_smc_0_synth_1, synth_1...
Run output will be captured here:
design_1_axi_smc_0_synth_1: F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.runs/design_1_axi_smc_0_synth_1/runme.log
synth_1: F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.runs/synth_1/runme.log
[Wed Apr 23 02:28:15 2025] Launched impl_1...
Run output will be captured here: F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 2936.070 ; gain = 107.062
reset_run synth_1
reset_run design_1_axi_smc_0_synth_1
connect_bd_net [get_bd_ports clk_i] [get_bd_pins axi_bram_ctrl_0_bram/clkb]
WARNING: [BD 41-1306] The connection to interface pin /axi_bram_ctrl_0_bram/clkb is being overridden by the user. This pin will not be connected as a part of interface connection BRAM_PORTB
regenerate_bd_layout
validate_bd_design
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
WARNING: [BD 41-2180] Resetting the memory initialization file of </axi_bram_ctrl_0_bram> to default.
WARNING: [BD 41-1271] The connection to the pin: /axi_bram_ctrl_0_bram/enb has been overridden by the user. This pin will not be connected as a part of the interface connection: axi_bram_ctrl_0_BRAM_PORTB 
WARNING: [BD 41-1271] The connection to the pin: /axi_bram_ctrl_0_bram/dinb has been overridden by the user. This pin will not be connected as a part of the interface connection: axi_bram_ctrl_0_BRAM_PORTB 
WARNING: [BD 41-1271] The connection to the pin: /axi_bram_ctrl_0_bram/addrb has been overridden by the user. This pin will not be connected as a part of the interface connection: axi_bram_ctrl_0_BRAM_PORTB 
WARNING: [BD 41-1271] The connection to the pin: /axi_bram_ctrl_0_bram/clkb has been overridden by the user. This pin will not be connected as a part of the interface connection: axi_bram_ctrl_0_BRAM_PORTB 
WARNING: [BD 41-1271] The connection to the pin: /axi_bram_ctrl_0_bram/web has been overridden by the user. This pin will not be connected as a part of the interface connection: axi_bram_ctrl_0_BRAM_PORTB 
save_bd_design
Wrote  : <F:\MNIST_CNN_FPGA\MNIST_CNN_FPGA.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
launch_runs impl_1 -to_step write_bitstream -jobs 12
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
WARNING: [BD 41-2180] Resetting the memory initialization file of </axi_bram_ctrl_0_bram> to default.
WARNING: [BD 41-1271] The connection to the pin: /axi_bram_ctrl_0_bram/enb has been overridden by the user. This pin will not be connected as a part of the interface connection: axi_bram_ctrl_0_BRAM_PORTB 
WARNING: [BD 41-1271] The connection to the pin: /axi_bram_ctrl_0_bram/dinb has been overridden by the user. This pin will not be connected as a part of the interface connection: axi_bram_ctrl_0_BRAM_PORTB 
WARNING: [BD 41-1271] The connection to the pin: /axi_bram_ctrl_0_bram/addrb has been overridden by the user. This pin will not be connected as a part of the interface connection: axi_bram_ctrl_0_BRAM_PORTB 
WARNING: [BD 41-1271] The connection to the pin: /axi_bram_ctrl_0_bram/clkb has been overridden by the user. This pin will not be connected as a part of the interface connection: axi_bram_ctrl_0_BRAM_PORTB 
WARNING: [BD 41-1271] The connection to the pin: /axi_bram_ctrl_0_bram/web has been overridden by the user. This pin will not be connected as a part of the interface connection: axi_bram_ctrl_0_BRAM_PORTB 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_bram_ctrl_0_bram/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
VHDL Output written to : F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/bd/design_1/synth/design_1.v
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_bram_ctrl_0_bram/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
VHDL Output written to : F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block myMNIST_CNN_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0 .
Exporting to file f:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hw_handoff/design_1_axi_smc_0.hwh
Generated Block Design Tcl file f:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hw_handoff/design_1_axi_smc_0_bd.tcl
Generated Hardware Definition File f:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/design_1_axi_smc_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0_bram .
Exporting to file F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/bd/design_1/synth/design_1.hwdef
[Wed Apr 23 02:29:31 2025] Launched design_1_axi_smc_0_synth_1, synth_1...
Run output will be captured here:
design_1_axi_smc_0_synth_1: F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.runs/design_1_axi_smc_0_synth_1/runme.log
synth_1: F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.runs/synth_1/runme.log
[Wed Apr 23 02:29:31 2025] Launched impl_1...
Run output will be captured here: F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 3058.020 ; gain = 100.383
report_ip_status -name ip_status 
reset_run impl_1
regenerate_bd_layout
regenerate_bd_layout
validate_bd_design -force
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
WARNING: [BD 41-2180] Resetting the memory initialization file of </axi_bram_ctrl_0_bram> to default.
WARNING: [BD 41-1271] The connection to the pin: /axi_bram_ctrl_0_bram/enb has been overridden by the user. This pin will not be connected as a part of the interface connection: axi_bram_ctrl_0_BRAM_PORTB 
WARNING: [BD 41-1271] The connection to the pin: /axi_bram_ctrl_0_bram/dinb has been overridden by the user. This pin will not be connected as a part of the interface connection: axi_bram_ctrl_0_BRAM_PORTB 
WARNING: [BD 41-1271] The connection to the pin: /axi_bram_ctrl_0_bram/addrb has been overridden by the user. This pin will not be connected as a part of the interface connection: axi_bram_ctrl_0_BRAM_PORTB 
WARNING: [BD 41-1271] The connection to the pin: /axi_bram_ctrl_0_bram/clkb has been overridden by the user. This pin will not be connected as a part of the interface connection: axi_bram_ctrl_0_BRAM_PORTB 
WARNING: [BD 41-1271] The connection to the pin: /axi_bram_ctrl_0_bram/web has been overridden by the user. This pin will not be connected as a part of the interface connection: axi_bram_ctrl_0_BRAM_PORTB 
report_ip_status -name ip_status 
save_bd_design
Wrote  : <F:\MNIST_CNN_FPGA\MNIST_CNN_FPGA.srcs\sources_1\bd\design_1\design_1.bd> 
reset_run synth_1
launch_runs synth_1 -jobs 12
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
WARNING: [BD 41-2180] Resetting the memory initialization file of </axi_bram_ctrl_0_bram> to default.
WARNING: [BD 41-1271] The connection to the pin: /axi_bram_ctrl_0_bram/enb has been overridden by the user. This pin will not be connected as a part of the interface connection: axi_bram_ctrl_0_BRAM_PORTB 
WARNING: [BD 41-1271] The connection to the pin: /axi_bram_ctrl_0_bram/dinb has been overridden by the user. This pin will not be connected as a part of the interface connection: axi_bram_ctrl_0_BRAM_PORTB 
WARNING: [BD 41-1271] The connection to the pin: /axi_bram_ctrl_0_bram/addrb has been overridden by the user. This pin will not be connected as a part of the interface connection: axi_bram_ctrl_0_BRAM_PORTB 
WARNING: [BD 41-1271] The connection to the pin: /axi_bram_ctrl_0_bram/clkb has been overridden by the user. This pin will not be connected as a part of the interface connection: axi_bram_ctrl_0_BRAM_PORTB 
WARNING: [BD 41-1271] The connection to the pin: /axi_bram_ctrl_0_bram/web has been overridden by the user. This pin will not be connected as a part of the interface connection: axi_bram_ctrl_0_BRAM_PORTB 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_bram_ctrl_0_bram/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
VHDL Output written to : F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/bd/design_1/synth/design_1.v
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_bram_ctrl_0_bram/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
VHDL Output written to : F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block myMNIST_CNN_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0 .
Exporting to file f:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hw_handoff/design_1_axi_smc_0.hwh
Generated Block Design Tcl file f:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hw_handoff/design_1_axi_smc_0_bd.tcl
Generated Hardware Definition File f:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/design_1_axi_smc_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0_bram .
Exporting to file F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/bd/design_1/synth/design_1.hwdef
[Wed Apr 23 02:37:36 2025] Launched synth_1...
Run output will be captured here: F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 3424.758 ; gain = 105.355
launch_runs impl_1 -jobs 12
[Wed Apr 23 02:38:09 2025] Launched impl_1...
Run output will be captured here: F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.runs/impl_1/runme.log
create_ip_run [get_files -of_objects [get_fileset sources_1] F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/bd/design_1/design_1.bd]
refresh_design
INFO: [Netlist 29-17] Analyzing 4082 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3526.828 ; gain = 0.000
Restored from archive | CPU: 3.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3526.828 ; gain = 0.000
Generating merged BMM file for the design top 'design_1_wrapper'...
refresh_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 3566.809 ; gain = 140.391
open_report: Time (s): cpu = 00:00:17 ; elapsed = 00:00:09 . Memory (MB): peak = 3832.258 ; gain = 153.234
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
open_bd_design {F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/bd/design_1/design_1.bd}
delete_bd_objs [get_bd_nets clk_i_1]
delete_bd_objs [get_bd_ports clk_i]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/processing_system7_0/FCLK_CLK0 (50 MHz)" }  [get_bd_pins processing_system7_0/M_AXI_GP0_ACLK]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/processing_system7_0/FCLK_CLK0 (50 MHz)" }  [get_bd_pins axi_bram_ctrl_0/s_axi_aclk]
endgroup
delete_bd_objs [get_bd_nets myMNIST_CNN_0_done_intr_o] [get_bd_intf_nets processing_system7_0_DDR] [get_bd_intf_nets processing_system7_0_FIXED_IO] [get_bd_intf_nets processing_system7_0_M_AXI_GP0] [get_bd_cells processing_system7_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:processing_system7 -config {make_external "FIXED_IO, DDR" apply_board_preset "1" Master "Disable" Slave "Disable" }  [get_bd_cells processing_system7_0]
undo
INFO: [Common 17-17] undo 'apply_bd_automation -rule xilinx.com:bd_rule:processing_system7 -config {make_external "FIXED_IO, DDR" apply_board_preset "1" Master "Disable" Slave "Disable" }  [get_bd_cells processing_system7_0]'
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.050 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.044 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.035 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.100 . PS DDR interfaces might fail when entering negative DQS skew values. 
undo
INFO: [Common 17-17] undo 'endgroup'
INFO: [Common 17-17] undo 'create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_0'
INFO: [Common 17-17] undo 'startgroup'
delete_bd_objs [get_bd_intf_ports DDR]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_0
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:sim_clk_gen:1.0 sim_clk_gen_0
endgroup
delete_bd_objs [get_bd_cells sim_clk_gen_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:proc_sys_reset:5.0 proc_sys_reset_0
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:processing_system7 -config {make_external "FIXED_IO, DDR" apply_board_preset "1" Master "Disable" Slave "Disable" }  [get_bd_cells processing_system7_0]
export_ip_user_files -of_objects  [get_files F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v] -no_script -reset -force -quiet
remove_files  F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/bd/design_1/design_1.bd] -no_script -reset -force -quiet
remove_files  F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/bd/design_1/design_1.bd
create_bd_design "design_1"
Wrote  : <F:\MNIST_CNN_FPGA\MNIST_CNN_FPGA.srcs\sources_1\bd\design_1\design_1.bd> 
update_compile_order -fileset sources_1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:processing_system7 -config {make_external "FIXED_IO, DDR" apply_board_preset "1" Master "Disable" Slave "Disable" }  [get_bd_cells processing_system7_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.1 axi_bram_ctrl_0
INFO: [xilinx.com:ip:axi_bram_ctrl:4.1-2] design_1_axi_bram_ctrl_0_0: In IP Integrator, please note that memory depth value gets calculated based on the Data Width of the IP and Address range selected in the Address Editor.Incase a validation error occured on the range of this parameter, please check if the selected Data width and the Address Range are valid. For valid Data width and memory depth values, please refer to the AXI BRAM Controller Product Guide.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.1-1] design_1_axi_bram_ctrl_0_0: In IP Integrator, The Maximum address range supported is 2G. Selecting the address range more than 2G in the address editor may resets the value of Memory depth to default value (1024). please refer to the AXI BRAM Controller Product Guide.
endgroup
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_bram_ctrl_0/S_AXI} intc_ip {Auto} master_apm {0}}  [get_bd_intf_pins axi_bram_ctrl_0/S_AXI]
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
Slave segment </axi_bram_ctrl_0/S_AXI/Mem0> is being mapped into address space </processing_system7_0/Data> at <0x4000_0000 [ 8K ]>
apply_bd_automation -rule xilinx.com:bd_rule:bram_cntlr -config {BRAM "Auto" }  [get_bd_intf_pins axi_bram_ctrl_0/BRAM_PORTA]
endgroup
undo
INFO: [Common 17-17] undo 'endgroup'
INFO: [Common 17-17] undo 'apply_bd_automation -rule xilinx.com:bd_rule:bram_cntlr -config {BRAM "Auto" }  [get_bd_intf_pins axi_bram_ctrl_0/BRAM_PORTA]'
INFO: [Common 17-17] undo 'apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_bram_ctrl_0/S_AXI} intc_ip {Auto} master_apm {0}}  [get_bd_intf_pins axi_bram_ctrl_0/S_AXI]'
INFO: [Common 17-17] undo 'startgroup'
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_bram_ctrl_0/S_AXI} intc_ip {Auto} master_apm {0}}  [get_bd_intf_pins axi_bram_ctrl_0/S_AXI]
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
Slave segment </axi_bram_ctrl_0/S_AXI/Mem0> is being mapped into address space </processing_system7_0/Data> at <0x4000_0000 [ 8K ]>
apply_bd_automation -rule xilinx.com:bd_rule:bram_cntlr -config {BRAM "Auto" }  [get_bd_intf_pins axi_bram_ctrl_0/BRAM_PORTB]
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:myMNIST_CNN:1.0 myMNIST_CNN_0
endgroup
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:bram_cntlr -config {BRAM "Auto" }  [get_bd_intf_pins axi_bram_ctrl_0/BRAM_PORTA]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (50 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (50 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/myMNIST_CNN_0/S00_AXI} intc_ip {/axi_smc} master_apm {0}}  [get_bd_intf_pins myMNIST_CNN_0/S00_AXI]
Slave segment </myMNIST_CNN_0/S00_AXI/S00_AXI_reg> is being mapped into address space </processing_system7_0/Data> at <0x43C0_0000 [ 64K ]>
endgroup
regenerate_bd_layout
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.050 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.044 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.035 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.100 . PS DDR interfaces might fail when entering negative DQS skew values. 
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
startgroup
set_property -dict [list CONFIG.PCW_USE_FABRIC_INTERRUPT {1} CONFIG.PCW_IRQ_F2P_INTR {1}] [get_bd_cells processing_system7_0]
endgroup
connect_bd_net [get_bd_pins myMNIST_CNN_0/done_intr_o] [get_bd_pins processing_system7_0/IRQ_F2P]
WARNING: [BD 41-1731] Type mismatch between connected pins: /myMNIST_CNN_0/done_intr_o(undef) and /processing_system7_0/IRQ_F2P(intr)
connect_bd_net [get_bd_pins myMNIST_CNN_0/clk_i] [get_bd_pins processing_system7_0/FCLK_CLK0]
WARNING: [BD 41-1731] Type mismatch between connected pins: /processing_system7_0/FCLK_CLK0(clk) and /myMNIST_CNN_0/clk_i(undef)
connect_bd_net [get_bd_pins myMNIST_CNN_0/y_buf_en] [get_bd_pins axi_bram_ctrl_0_bram/enb]
WARNING: [BD 41-1306] The connection to interface pin /axi_bram_ctrl_0_bram/enb is being overridden by the user. This pin will not be connected as a part of interface connection BRAM_PORTB
connect_bd_net [get_bd_pins myMNIST_CNN_0/y_buf_wr_en] [get_bd_pins axi_bram_ctrl_0_bram/web]
WARNING: [BD 41-1306] The connection to interface pin /axi_bram_ctrl_0_bram/web is being overridden by the user. This pin will not be connected as a part of interface connection BRAM_PORTB
connect_bd_net [get_bd_pins myMNIST_CNN_0/y_buf_addr] [get_bd_pins axi_bram_ctrl_0_bram/addrb]
WARNING: [BD 41-1306] The connection to interface pin /axi_bram_ctrl_0_bram/addrb is being overridden by the user. This pin will not be connected as a part of interface connection BRAM_PORTB
connect_bd_net [get_bd_pins myMNIST_CNN_0/y_buf_data] [get_bd_pins axi_bram_ctrl_0_bram/dinb]
WARNING: [BD 41-1306] The connection to interface pin /axi_bram_ctrl_0_bram/dinb is being overridden by the user. This pin will not be connected as a part of interface connection BRAM_PORTB
connect_bd_net [get_bd_pins axi_bram_ctrl_0_bram/clkb] [get_bd_pins processing_system7_0/FCLK_CLK0]
WARNING: [BD 41-1306] The connection to interface pin /axi_bram_ctrl_0_bram/clkb is being overridden by the user. This pin will not be connected as a part of interface connection BRAM_PORTB
create_bd_port -dir I rstn_i
connect_bd_net [get_bd_ports rstn_i] [get_bd_pins myMNIST_CNN_0/rstn_i]
create_bd_port -dir I start_i
connect_bd_net [get_bd_ports start_i] [get_bd_pins myMNIST_CNN_0/start_i]
connect_bd_net [get_bd_ports rstn_i] [get_bd_pins axi_bram_ctrl_0_bram/rstb]
WARNING: [BD 41-1306] The connection to interface pin /axi_bram_ctrl_0_bram/rstb is being overridden by the user. This pin will not be connected as a part of interface connection BRAM_PORTB
regenerate_bd_layout
create_bd_port -dir O done_led_o
connect_bd_net [get_bd_ports done_led_o] [get_bd_pins myMNIST_CNN_0/done_led_o]
regenerate_bd_layout
validate_bd_design
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.050 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.044 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.035 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.100 . PS DDR interfaces might fail when entering negative DQS skew values. 
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
WARNING: [BD 41-2180] Resetting the memory initialization file of </axi_bram_ctrl_0_bram> to default.
WARNING: [BD 41-1271] The connection to the pin: /axi_bram_ctrl_0_bram/enb has been overridden by the user. This pin will not be connected as a part of the interface connection: axi_bram_ctrl_0_BRAM_PORTA 
WARNING: [BD 41-1271] The connection to the pin: /axi_bram_ctrl_0_bram/dinb has been overridden by the user. This pin will not be connected as a part of the interface connection: axi_bram_ctrl_0_BRAM_PORTA 
WARNING: [BD 41-1271] The connection to the pin: /axi_bram_ctrl_0_bram/addrb has been overridden by the user. This pin will not be connected as a part of the interface connection: axi_bram_ctrl_0_BRAM_PORTA 
WARNING: [BD 41-1271] The connection to the pin: /axi_bram_ctrl_0_bram/clkb has been overridden by the user. This pin will not be connected as a part of the interface connection: axi_bram_ctrl_0_BRAM_PORTA 
WARNING: [BD 41-1271] The connection to the pin: /axi_bram_ctrl_0_bram/web has been overridden by the user. This pin will not be connected as a part of the interface connection: axi_bram_ctrl_0_BRAM_PORTA 
WARNING: [BD 41-1271] The connection to the pin: /axi_bram_ctrl_0_bram/rstb has been overridden by the user. This pin will not be connected as a part of the interface connection: axi_bram_ctrl_0_BRAM_PORTA 
validate_bd_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 3961.977 ; gain = 7.527
save_bd_design
Wrote  : <F:\MNIST_CNN_FPGA\MNIST_CNN_FPGA.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
make_wrapper -files [get_files F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/bd/design_1/design_1.bd] -top
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
WARNING: [BD 41-2180] Resetting the memory initialization file of </axi_bram_ctrl_0_bram> to default.
WARNING: [BD 41-1271] The connection to the pin: /axi_bram_ctrl_0_bram/enb has been overridden by the user. This pin will not be connected as a part of the interface connection: axi_bram_ctrl_0_BRAM_PORTA 
WARNING: [BD 41-1271] The connection to the pin: /axi_bram_ctrl_0_bram/dinb has been overridden by the user. This pin will not be connected as a part of the interface connection: axi_bram_ctrl_0_BRAM_PORTA 
WARNING: [BD 41-1271] The connection to the pin: /axi_bram_ctrl_0_bram/addrb has been overridden by the user. This pin will not be connected as a part of the interface connection: axi_bram_ctrl_0_BRAM_PORTA 
WARNING: [BD 41-1271] The connection to the pin: /axi_bram_ctrl_0_bram/clkb has been overridden by the user. This pin will not be connected as a part of the interface connection: axi_bram_ctrl_0_BRAM_PORTA 
WARNING: [BD 41-1271] The connection to the pin: /axi_bram_ctrl_0_bram/web has been overridden by the user. This pin will not be connected as a part of the interface connection: axi_bram_ctrl_0_BRAM_PORTA 
WARNING: [BD 41-1271] The connection to the pin: /axi_bram_ctrl_0_bram/rstb has been overridden by the user. This pin will not be connected as a part of the interface connection: axi_bram_ctrl_0_BRAM_PORTA 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_bram_ctrl_0_bram/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTB_ADDR'(13) - Only lower order bits will be connected.
VHDL Output written to : F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/bd/design_1/synth/design_1.v
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_bram_ctrl_0_bram/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTB_ADDR'(13) - Only lower order bits will be connected.
VHDL Output written to : F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
add_files -norecurse F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
report_ip_status -name ip_status 
update_compile_order -fileset sources_1
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.050 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.044 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.035 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.100 . PS DDR interfaces might fail when entering negative DQS skew values. 
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.050 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.044 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.035 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.100 . PS DDR interfaces might fail when entering negative DQS skew values. 
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.050 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.044 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.035 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-5]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.100 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.050 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.044 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.035 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.100 . PS DDR interfaces might fail when entering negative DQS skew values. 
startgroup
set_property -dict [list CONFIG.PCW_CRYSTAL_PERIPHERAL_FREQMHZ {33.333333}] [get_bd_cells processing_system7_0]
endgroup
set_property top design_1_wrapper [current_fileset]
update_compile_order -fileset sources_1
reset_run synth_1
save_bd_design
Wrote  : <F:\MNIST_CNN_FPGA\MNIST_CNN_FPGA.srcs\sources_1\bd\design_1\design_1.bd> 
launch_runs impl_1 -jobs 12
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
WARNING: [BD 41-2180] Resetting the memory initialization file of </axi_bram_ctrl_0_bram> to default.
WARNING: [BD 41-1271] The connection to the pin: /axi_bram_ctrl_0_bram/enb has been overridden by the user. This pin will not be connected as a part of the interface connection: axi_bram_ctrl_0_BRAM_PORTA 
WARNING: [BD 41-1271] The connection to the pin: /axi_bram_ctrl_0_bram/dinb has been overridden by the user. This pin will not be connected as a part of the interface connection: axi_bram_ctrl_0_BRAM_PORTA 
WARNING: [BD 41-1271] The connection to the pin: /axi_bram_ctrl_0_bram/addrb has been overridden by the user. This pin will not be connected as a part of the interface connection: axi_bram_ctrl_0_BRAM_PORTA 
WARNING: [BD 41-1271] The connection to the pin: /axi_bram_ctrl_0_bram/clkb has been overridden by the user. This pin will not be connected as a part of the interface connection: axi_bram_ctrl_0_BRAM_PORTA 
WARNING: [BD 41-1271] The connection to the pin: /axi_bram_ctrl_0_bram/web has been overridden by the user. This pin will not be connected as a part of the interface connection: axi_bram_ctrl_0_BRAM_PORTA 
WARNING: [BD 41-1271] The connection to the pin: /axi_bram_ctrl_0_bram/rstb has been overridden by the user. This pin will not be connected as a part of the interface connection: axi_bram_ctrl_0_BRAM_PORTA 
Wrote  : <F:\MNIST_CNN_FPGA\MNIST_CNN_FPGA.srcs\sources_1\bd\design_1\design_1.bd> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_bram_ctrl_0_bram/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTB_ADDR'(13) - Only lower order bits will be connected.
VHDL Output written to : F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/bd/design_1/synth/design_1.v
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_bram_ctrl_0_bram/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTB_ADDR'(13) - Only lower order bits will be connected.
VHDL Output written to : F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0 .
Exporting to file f:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/hw_handoff/design_1_axi_smc_1.hwh
Generated Block Design Tcl file f:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/hw_handoff/design_1_axi_smc_1_bd.tcl
Generated Hardware Definition File f:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/synth/design_1_axi_smc_1.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_50M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0_bram .
INFO: [BD 41-1029] Generation completed for the IP Integrator block myMNIST_CNN_0 .
Exporting to file F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/bd/design_1/synth/design_1.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_axi_bram_ctrl_0_0, cache-ID = 499a73e58e5fcaf3; cache size = 48.532 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_axi_bram_ctrl_0_bram_1, cache-ID = 1d3d3c62ec0ceb0f; cache size = 48.532 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_myMNIST_CNN_0_0, cache-ID = 8bc21d5e4003ac79; cache size = 48.532 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_processing_system7_0_0, cache-ID = 7b227bf79a876059; cache size = 48.533 MB.
[Wed Apr 23 03:00:07 2025] Launched design_1_rst_ps7_0_50M_1_synth_1, design_1_axi_smc_1_synth_1, synth_1...
Run output will be captured here:
design_1_rst_ps7_0_50M_1_synth_1: F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.runs/design_1_rst_ps7_0_50M_1_synth_1/runme.log
design_1_axi_smc_1_synth_1: F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.runs/design_1_axi_smc_1_synth_1/runme.log
synth_1: F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.runs/synth_1/runme.log
[Wed Apr 23 03:00:08 2025] Launched impl_1...
Run output will be captured here: F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:24 ; elapsed = 00:00:28 . Memory (MB): peak = 4108.121 ; gain = 116.027
report_ip_status -name ip_status 
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Wed Apr 23 03:07:38 2025] Launched impl_1...
Run output will be captured here: F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.runs/impl_1/runme.log
file mkdir F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.sdk
file copy -force F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.runs/impl_1/design_1_wrapper.sysdef F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.sdk/design_1_wrapper.hdf

launch_sdk -workspace F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.sdk -hwspec F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.sdk -hwspec F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
file copy -force F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.runs/impl_1/design_1_wrapper.sysdef F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.sdk/design_1_wrapper.hdf

CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.050 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.044 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.035 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.100 . PS DDR interfaces might fail when entering negative DQS skew values. 
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
regenerate_bd_layout
delete_bd_objs [get_bd_nets myMNIST_CNN_0_done_intr_o]
connect_bd_net [get_bd_pins myMNIST_CNN_0/done_intr_o] [get_bd_pins processing_system7_0/IRQ_F2P]
WARNING: [BD 41-1731] Type mismatch between connected pins: /myMNIST_CNN_0/done_intr_o(undef) and /processing_system7_0/IRQ_F2P(intr)
regenerate_bd_layout
validate_bd_design
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
WARNING: [BD 41-2180] Resetting the memory initialization file of </axi_bram_ctrl_0_bram> to default.
WARNING: [BD 41-1271] The connection to the pin: /axi_bram_ctrl_0_bram/enb has been overridden by the user. This pin will not be connected as a part of the interface connection: axi_bram_ctrl_0_BRAM_PORTA 
WARNING: [BD 41-1271] The connection to the pin: /axi_bram_ctrl_0_bram/dinb has been overridden by the user. This pin will not be connected as a part of the interface connection: axi_bram_ctrl_0_BRAM_PORTA 
WARNING: [BD 41-1271] The connection to the pin: /axi_bram_ctrl_0_bram/addrb has been overridden by the user. This pin will not be connected as a part of the interface connection: axi_bram_ctrl_0_BRAM_PORTA 
WARNING: [BD 41-1271] The connection to the pin: /axi_bram_ctrl_0_bram/clkb has been overridden by the user. This pin will not be connected as a part of the interface connection: axi_bram_ctrl_0_BRAM_PORTA 
WARNING: [BD 41-1271] The connection to the pin: /axi_bram_ctrl_0_bram/web has been overridden by the user. This pin will not be connected as a part of the interface connection: axi_bram_ctrl_0_BRAM_PORTA 
WARNING: [BD 41-1271] The connection to the pin: /axi_bram_ctrl_0_bram/rstb has been overridden by the user. This pin will not be connected as a part of the interface connection: axi_bram_ctrl_0_BRAM_PORTA 
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.050 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.044 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.035 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.100 . PS DDR interfaces might fail when entering negative DQS skew values. 
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
save_bd_design
Wrote  : <F:\MNIST_CNN_FPGA\MNIST_CNN_FPGA.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
WARNING: [BD 41-2180] Resetting the memory initialization file of </axi_bram_ctrl_0_bram> to default.
WARNING: [BD 41-1271] The connection to the pin: /axi_bram_ctrl_0_bram/enb has been overridden by the user. This pin will not be connected as a part of the interface connection: axi_bram_ctrl_0_BRAM_PORTA 
WARNING: [BD 41-1271] The connection to the pin: /axi_bram_ctrl_0_bram/dinb has been overridden by the user. This pin will not be connected as a part of the interface connection: axi_bram_ctrl_0_BRAM_PORTA 
WARNING: [BD 41-1271] The connection to the pin: /axi_bram_ctrl_0_bram/addrb has been overridden by the user. This pin will not be connected as a part of the interface connection: axi_bram_ctrl_0_BRAM_PORTA 
WARNING: [BD 41-1271] The connection to the pin: /axi_bram_ctrl_0_bram/clkb has been overridden by the user. This pin will not be connected as a part of the interface connection: axi_bram_ctrl_0_BRAM_PORTA 
WARNING: [BD 41-1271] The connection to the pin: /axi_bram_ctrl_0_bram/web has been overridden by the user. This pin will not be connected as a part of the interface connection: axi_bram_ctrl_0_BRAM_PORTA 
WARNING: [BD 41-1271] The connection to the pin: /axi_bram_ctrl_0_bram/rstb has been overridden by the user. This pin will not be connected as a part of the interface connection: axi_bram_ctrl_0_BRAM_PORTA 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_bram_ctrl_0_bram/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTB_ADDR'(13) - Only lower order bits will be connected.
VHDL Output written to : F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/bd/design_1/synth/design_1.v
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_bram_ctrl_0_bram/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTB_ADDR'(13) - Only lower order bits will be connected.
VHDL Output written to : F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0 .
Exporting to file f:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/hw_handoff/design_1_axi_smc_1.hwh
Generated Block Design Tcl file f:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/hw_handoff/design_1_axi_smc_1_bd.tcl
Generated Hardware Definition File f:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/synth/design_1_axi_smc_1.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_50M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0_bram .
INFO: [BD 41-1029] Generation completed for the IP Integrator block myMNIST_CNN_0 .
Exporting to file F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/bd/design_1/synth/design_1.hwdef
[Wed Apr 23 03:30:01 2025] Launched synth_1...
Run output will be captured here: F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.runs/synth_1/runme.log
[Wed Apr 23 03:30:01 2025] Launched impl_1...
Run output will be captured here: F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 4150.828 ; gain = 42.707
file copy -force F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.runs/impl_1/design_1_wrapper.sysdef F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.sdk/design_1_wrapper.hdf

ipx::edit_ip_in_project -upgrade true -name myMNIST_CNN_v1_0_project -directory F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.tmp/myMNIST_CNN_v1_0_project f:/ip_repo/myMNIST_CNN_1.0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/ip_repo/myMNIST_CNN_1.0'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [f:/ip_repo/myMNIST_CNN_1.0/src/TDP.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [f:/ip_repo/myMNIST_CNN_1.0/hdl/myMNIST_CNN_v1_0_S00_AXI.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [f:/ip_repo/myMNIST_CNN_1.0/src/Accumulator.sv:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [f:/ip_repo/myMNIST_CNN_1.0/src/BUF1.sv:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [f:/ip_repo/myMNIST_CNN_1.0/src/BUF2.sv:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [f:/ip_repo/myMNIST_CNN_1.0/src/Bias_ROM.sv:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [f:/ip_repo/myMNIST_CNN_1.0/src/Comparator.sv:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [f:/ip_repo/myMNIST_CNN_1.0/src/FC_Bias_ROM.sv:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [f:/ip_repo/myMNIST_CNN_1.0/src/FC_Controller.sv:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [f:/ip_repo/myMNIST_CNN_1.0/src/FC_Layer.sv:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [f:/ip_repo/myMNIST_CNN_1.0/src/FIFO.sv:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [f:/ip_repo/myMNIST_CNN_1.0/src/MAC.sv:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [f:/ip_repo/myMNIST_CNN_1.0/src/MaxPooling_ReLU.sv:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [f:/ip_repo/myMNIST_CNN_1.0/src/Max_finder.sv:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [f:/ip_repo/myMNIST_CNN_1.0/src/PE.sv:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [f:/ip_repo/myMNIST_CNN_1.0/src/PE_Array.sv:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [f:/ip_repo/myMNIST_CNN_1.0/src/Sliding_Window.sv:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [f:/ip_repo/myMNIST_CNN_1.0/src/acc.sv:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [f:/ip_repo/myMNIST_CNN_1.0/src/glbl_controller.sv:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [f:/ip_repo/myMNIST_CNN_1.0/src/matmul.sv:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [f:/ip_repo/myMNIST_CNN_1.0/src/mul.sv:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [f:/ip_repo/myMNIST_CNN_1.0/src/single_port_bram.sv:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [f:/ip_repo/myMNIST_CNN_1.0/src/top.sv:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [f:/ip_repo/myMNIST_CNN_1.0/src/top_cnn.sv:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [f:/ip_repo/myMNIST_CNN_1.0/hdl/myMNIST_CNN_v1_0.v:]
update_compile_order -fileset sources_1
ipx::infer_bus_interface done_intr_o xilinx.com:signal:interrupt_rtl:1.0 [ipx::current_core]
INFO: [IP_Flow 19-5107] Inferred bus interface 'done_intr_o' of definition 'xilinx.com:signal:interrupt:1.0' (from TCL Argument).
INFO: [IP_Flow 19-4728] Bus Interface 'done_intr_o': Added interface parameter 'SENSITIVITY' with value 'LEVEL_HIGH'.
ipx::merge_project_changes hdl_parameters [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'f:/ip_repo/myMNIST_CNN_1.0/component.xml' ignored by IP packager.
INFO: [IP_Flow 19-5169] Module 'myMNIST_CNN_v1_0' uses SystemVerilog sources with a Verilog top file. These SystemVerilog files will not be analysed by the packager.
INFO: [IP_Flow 19-3166] Bus Interface 'S00_AXI': References existing memory map 'S00_AXI'.
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property core_revision 4 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path f:/ip_repo/myMNIST_CNN_1.0
INFO: [IP_Flow 19-725] Reloaded user IP repository 'f:/ip_repo/myMNIST_CNN_1.0'
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:myMNIST_CNN:1.0 [get_ips  design_1_myMNIST_CNN_0_0] -log ip_upgrade.log
Upgrading 'F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3422] Upgraded design_1_myMNIST_CNN_0_0 (myMNIST_CNN_v1.0 1.0) from revision 3 to revision 4
WARNING: [IP_Flow 19-4697] Upgrade has added interface 'done_intr_o' (xilinx.com:signal:interrupt:1.0)
WARNING: [IP_Flow 19-3670] Detected external interface differences while upgrading 'design_1_myMNIST_CNN_0_0'.
WARNING: [BD 41-1731] Type mismatch between connected pins: /processing_system7_0/FCLK_CLK0(clk) and /myMNIST_CNN_0_upgraded_ipi/clk_i(undef)
CRITICAL WARNING: [Coretcl 2-1279] The upgrade of 'design_1_myMNIST_CNN_0_0' has identified issues that may require user intervention. Please review the upgrade log 'f:/MNIST_CNN_FPGA/ip_upgrade.log', and verify that the upgraded IP is correctly configured.
Wrote  : <F:\MNIST_CNN_FPGA\MNIST_CNN_FPGA.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'F:/MNIST_CNN_FPGA/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_1_myMNIST_CNN_0_0] -no_script -sync -force -quiet
generate_target all [get_files  F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/bd/design_1/design_1.bd]
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
WARNING: [BD 41-2180] Resetting the memory initialization file of </axi_bram_ctrl_0_bram> to default.
WARNING: [BD 41-1271] The connection to the pin: /axi_bram_ctrl_0_bram/enb has been overridden by the user. This pin will not be connected as a part of the interface connection: axi_bram_ctrl_0_BRAM_PORTA 
WARNING: [BD 41-1271] The connection to the pin: /axi_bram_ctrl_0_bram/dinb has been overridden by the user. This pin will not be connected as a part of the interface connection: axi_bram_ctrl_0_BRAM_PORTA 
WARNING: [BD 41-1271] The connection to the pin: /axi_bram_ctrl_0_bram/addrb has been overridden by the user. This pin will not be connected as a part of the interface connection: axi_bram_ctrl_0_BRAM_PORTA 
WARNING: [BD 41-1271] The connection to the pin: /axi_bram_ctrl_0_bram/clkb has been overridden by the user. This pin will not be connected as a part of the interface connection: axi_bram_ctrl_0_BRAM_PORTA 
WARNING: [BD 41-1271] The connection to the pin: /axi_bram_ctrl_0_bram/web has been overridden by the user. This pin will not be connected as a part of the interface connection: axi_bram_ctrl_0_BRAM_PORTA 
WARNING: [BD 41-1271] The connection to the pin: /axi_bram_ctrl_0_bram/rstb has been overridden by the user. This pin will not be connected as a part of the interface connection: axi_bram_ctrl_0_BRAM_PORTA 
Wrote  : <F:\MNIST_CNN_FPGA\MNIST_CNN_FPGA.srcs\sources_1\bd\design_1\design_1.bd> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_bram_ctrl_0_bram/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTB_ADDR'(13) - Only lower order bits will be connected.
VHDL Output written to : F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/bd/design_1/synth/design_1.v
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_bram_ctrl_0_bram/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTB_ADDR'(13) - Only lower order bits will be connected.
VHDL Output written to : F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0 .
Exporting to file f:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/hw_handoff/design_1_axi_smc_1.hwh
Generated Block Design Tcl file f:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/hw_handoff/design_1_axi_smc_1_bd.tcl
Generated Hardware Definition File f:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/synth/design_1_axi_smc_1.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_50M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0_bram .
INFO: [BD 41-1029] Generation completed for the IP Integrator block myMNIST_CNN_0 .
Exporting to file F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/bd/design_1/synth/design_1.hwdef
generate_target: Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 4469.703 ; gain = 67.629
catch { config_ip_cache -export [get_ips -all design_1_myMNIST_CNN_0_0] }
export_ip_user_files -of_objects [get_files F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs -jobs 12 design_1_myMNIST_CNN_0_0_synth_1
[Wed Apr 23 14:05:20 2025] Launched design_1_myMNIST_CNN_0_0_synth_1...
Run output will be captured here: F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.runs/design_1_myMNIST_CNN_0_0_synth_1/runme.log
export_simulation -of_objects [get_files F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/bd/design_1/design_1.bd] -directory F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.ip_user_files/sim_scripts -ip_user_files_dir F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.ip_user_files -ipstatic_source_dir F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.ip_user_files/ipstatic -lib_map_path [list {modelsim=F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.cache/compile_simlib/modelsim} {questa=F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.cache/compile_simlib/questa} {riviera=F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.cache/compile_simlib/riviera} {activehdl=F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/ip_repo/myMNIST_CNN_1.0'.
report_ip_status -name ip_status
upgrade_ip -vlnv xilinx.com:user:myMNIST_CNN:1.0 [get_ips  design_1_myMNIST_CNN_0_0] -log ip_upgrade.log
Upgrading 'F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3420] Updated design_1_myMNIST_CNN_0_0 to use current project options
WARNING: [BD 41-1731] Type mismatch between connected pins: /processing_system7_0/FCLK_CLK0(clk) and /myMNIST_CNN_0_upgraded_ipi/clk_i(undef)
Wrote  : <F:\MNIST_CNN_FPGA\MNIST_CNN_FPGA.srcs\sources_1\bd\design_1\design_1.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'F:/MNIST_CNN_FPGA/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_1_myMNIST_CNN_0_0] -no_script -sync -force -quiet
generate_target all [get_files  F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/bd/design_1/design_1.bd]
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
WARNING: [BD 41-2180] Resetting the memory initialization file of </axi_bram_ctrl_0_bram> to default.
WARNING: [BD 41-1271] The connection to the pin: /axi_bram_ctrl_0_bram/enb has been overridden by the user. This pin will not be connected as a part of the interface connection: axi_bram_ctrl_0_BRAM_PORTA 
WARNING: [BD 41-1271] The connection to the pin: /axi_bram_ctrl_0_bram/dinb has been overridden by the user. This pin will not be connected as a part of the interface connection: axi_bram_ctrl_0_BRAM_PORTA 
WARNING: [BD 41-1271] The connection to the pin: /axi_bram_ctrl_0_bram/addrb has been overridden by the user. This pin will not be connected as a part of the interface connection: axi_bram_ctrl_0_BRAM_PORTA 
WARNING: [BD 41-1271] The connection to the pin: /axi_bram_ctrl_0_bram/clkb has been overridden by the user. This pin will not be connected as a part of the interface connection: axi_bram_ctrl_0_BRAM_PORTA 
WARNING: [BD 41-1271] The connection to the pin: /axi_bram_ctrl_0_bram/web has been overridden by the user. This pin will not be connected as a part of the interface connection: axi_bram_ctrl_0_BRAM_PORTA 
WARNING: [BD 41-1271] The connection to the pin: /axi_bram_ctrl_0_bram/rstb has been overridden by the user. This pin will not be connected as a part of the interface connection: axi_bram_ctrl_0_BRAM_PORTA 
Wrote  : <F:\MNIST_CNN_FPGA\MNIST_CNN_FPGA.srcs\sources_1\bd\design_1\design_1.bd> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_bram_ctrl_0_bram/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTB_ADDR'(13) - Only lower order bits will be connected.
VHDL Output written to : F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/bd/design_1/synth/design_1.v
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_bram_ctrl_0_bram/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTB_ADDR'(13) - Only lower order bits will be connected.
VHDL Output written to : F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0 .
Exporting to file f:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/hw_handoff/design_1_axi_smc_1.hwh
Generated Block Design Tcl file f:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/hw_handoff/design_1_axi_smc_1_bd.tcl
Generated Hardware Definition File f:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/synth/design_1_axi_smc_1.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_50M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0_bram .
INFO: [BD 41-1029] Generation completed for the IP Integrator block myMNIST_CNN_0 .
Exporting to file F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/bd/design_1/synth/design_1.hwdef
generate_target: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 4568.934 ; gain = 95.426
catch { config_ip_cache -export [get_ips -all design_1_myMNIST_CNN_0_0] }
export_ip_user_files -of_objects [get_files F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs -jobs 12 design_1_myMNIST_CNN_0_0_synth_1
[Wed Apr 23 14:06:06 2025] Launched design_1_myMNIST_CNN_0_0_synth_1...
Run output will be captured here: F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.runs/design_1_myMNIST_CNN_0_0_synth_1/runme.log
export_simulation -of_objects [get_files F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/bd/design_1/design_1.bd] -directory F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.ip_user_files/sim_scripts -ip_user_files_dir F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.ip_user_files -ipstatic_source_dir F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.ip_user_files/ipstatic -lib_map_path [list {modelsim=F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.cache/compile_simlib/modelsim} {questa=F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.cache/compile_simlib/questa} {riviera=F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.cache/compile_simlib/riviera} {activehdl=F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
regenerate_bd_layout
validate_bd_design -force
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
WARNING: [BD 41-2180] Resetting the memory initialization file of </axi_bram_ctrl_0_bram> to default.
WARNING: [BD 41-1271] The connection to the pin: /axi_bram_ctrl_0_bram/enb has been overridden by the user. This pin will not be connected as a part of the interface connection: axi_bram_ctrl_0_BRAM_PORTA 
WARNING: [BD 41-1271] The connection to the pin: /axi_bram_ctrl_0_bram/dinb has been overridden by the user. This pin will not be connected as a part of the interface connection: axi_bram_ctrl_0_BRAM_PORTA 
WARNING: [BD 41-1271] The connection to the pin: /axi_bram_ctrl_0_bram/addrb has been overridden by the user. This pin will not be connected as a part of the interface connection: axi_bram_ctrl_0_BRAM_PORTA 
WARNING: [BD 41-1271] The connection to the pin: /axi_bram_ctrl_0_bram/clkb has been overridden by the user. This pin will not be connected as a part of the interface connection: axi_bram_ctrl_0_BRAM_PORTA 
WARNING: [BD 41-1271] The connection to the pin: /axi_bram_ctrl_0_bram/web has been overridden by the user. This pin will not be connected as a part of the interface connection: axi_bram_ctrl_0_BRAM_PORTA 
WARNING: [BD 41-1271] The connection to the pin: /axi_bram_ctrl_0_bram/rstb has been overridden by the user. This pin will not be connected as a part of the interface connection: axi_bram_ctrl_0_BRAM_PORTA 
save_bd_design
Wrote  : <F:\MNIST_CNN_FPGA\MNIST_CNN_FPGA.srcs\sources_1\bd\design_1\design_1.bd> 
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 12
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
WARNING: [BD 41-2180] Resetting the memory initialization file of </axi_bram_ctrl_0_bram> to default.
WARNING: [BD 41-1271] The connection to the pin: /axi_bram_ctrl_0_bram/enb has been overridden by the user. This pin will not be connected as a part of the interface connection: axi_bram_ctrl_0_BRAM_PORTA 
WARNING: [BD 41-1271] The connection to the pin: /axi_bram_ctrl_0_bram/dinb has been overridden by the user. This pin will not be connected as a part of the interface connection: axi_bram_ctrl_0_BRAM_PORTA 
WARNING: [BD 41-1271] The connection to the pin: /axi_bram_ctrl_0_bram/addrb has been overridden by the user. This pin will not be connected as a part of the interface connection: axi_bram_ctrl_0_BRAM_PORTA 
WARNING: [BD 41-1271] The connection to the pin: /axi_bram_ctrl_0_bram/clkb has been overridden by the user. This pin will not be connected as a part of the interface connection: axi_bram_ctrl_0_BRAM_PORTA 
WARNING: [BD 41-1271] The connection to the pin: /axi_bram_ctrl_0_bram/web has been overridden by the user. This pin will not be connected as a part of the interface connection: axi_bram_ctrl_0_BRAM_PORTA 
WARNING: [BD 41-1271] The connection to the pin: /axi_bram_ctrl_0_bram/rstb has been overridden by the user. This pin will not be connected as a part of the interface connection: axi_bram_ctrl_0_BRAM_PORTA 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_bram_ctrl_0_bram/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTB_ADDR'(13) - Only lower order bits will be connected.
VHDL Output written to : F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/bd/design_1/synth/design_1.v
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_bram_ctrl_0_bram/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTB_ADDR'(13) - Only lower order bits will be connected.
VHDL Output written to : F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0 .
Exporting to file f:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/hw_handoff/design_1_axi_smc_1.hwh
Generated Block Design Tcl file f:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/hw_handoff/design_1_axi_smc_1_bd.tcl
Generated Hardware Definition File f:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/synth/design_1_axi_smc_1.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_50M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0_bram .
INFO: [BD 41-1029] Generation completed for the IP Integrator block myMNIST_CNN_0 .
Exporting to file F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.srcs/sources_1/bd/design_1/synth/design_1.hwdef
[Wed Apr 23 14:08:24 2025] Launched synth_1...
Run output will be captured here: F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.runs/synth_1/runme.log
[Wed Apr 23 14:08:24 2025] Launched impl_1...
Run output will be captured here: F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 4695.086 ; gain = 101.922
file copy -force F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.runs/impl_1/design_1_wrapper.sysdef F:/MNIST_CNN_FPGA/MNIST_CNN_FPGA.sdk/design_1_wrapper.hdf

exit
INFO: [Common 17-206] Exiting Vivado at Wed Apr 23 14:21:26 2025...
