INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/CX-203/CX-203-Lab 1/CX-203-Lab 1.srcs/sources_1/new/task2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module half_adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/CX-203/CX-203-Lab 1/CX-203-Lab 1.srcs/sources_1/new/task3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/CX-203/CX-203-Lab 1/CX-203-Lab 1.srcs/sim_1/new/task3_test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module task3_test
