 
****************************************
Report : area
Design : edge_detection_top
Version: K-2015.06-SP5-6
Date   : Wed Dec  9 01:02:58 2020
****************************************

Library(s) Used:

    sclib_tsmc180_ss (File: /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/sclib_tsmc180_ss_nldm.db)

Number of ports:                         1043
Number of nets:                         83153
Number of cells:                        81958
Number of combinational cells:          75922
Number of sequential cells:              6010
Number of macros/black boxes:               0
Number of buf/inv:                       4802
Number of references:                       7

Combinational area:             991493.567133
Buf/Inv area:                    39762.207264
Noncombinational area:          303099.650795
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (No wire load specified)

Total cell area:               1294593.217928
Total area:                 undefined
1
