

================================================================
== Vitis HLS Report for 'BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_249_4'
================================================================
* Date:           Wed Jan 17 08:24:27 2024

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        DynMap
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z035-ffg676-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.953 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_249_4  |        ?|        ?|        14|         14|          1|     ?|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+--------+-----+
|       Name      | BRAM_18K| DSP |   FF   |   LUT  | URAM|
+-----------------+---------+-----+--------+--------+-----+
|DSP              |        -|    -|       -|       -|    -|
|Expression       |        -|    -|       0|      53|    -|
|FIFO             |        -|    -|       -|       -|    -|
|Instance         |        -|    -|     195|     126|    -|
|Memory           |        -|    -|       -|       -|    -|
|Multiplexer      |        -|    -|       -|     119|    -|
|Register         |        -|    -|      83|       -|    -|
+-----------------+---------+-----+--------+--------+-----+
|Total            |        0|    0|     278|     298|    0|
+-----------------+---------+-----+--------+--------+-----+
|Available        |     1000|  900|  343800|  171900|    0|
+-----------------+---------+-----+--------+--------+-----+
|Utilization (%)  |        0|    0|      ~0|      ~0|    0|
+-----------------+---------+-----+--------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+---------------------+---------+----+-----+-----+-----+
    |         Instance         |        Module       | BRAM_18K| DSP|  FF | LUT | URAM|
    +--------------------------+---------------------+---------+----+-----+-----+-----+
    |srem_8ns_8ns_8_12_1_U167  |srem_8ns_8ns_8_12_1  |        0|   0|  195|  126|    0|
    +--------------------------+---------------------+---------+----+-----+-----+-----+
    |Total                     |                     |        0|   0|  195|  126|    0|
    +--------------------------+---------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |add_ln252_fu_231_p2     |         +|   0|  0|  13|          13|          13|
    |add_ln253_fu_251_p2     |         +|   0|  0|  11|          11|          11|
    |add_ln280_fu_289_p2     |         +|   0|  0|   8|           8|           1|
    |formerPC_fu_216_p2      |         +|   0|  0|   7|           5|           2|
    |icmp_ln251_fu_195_p2    |      icmp|   0|  0|   4|           8|           1|
    |icmp_ln282_fu_301_p2    |      icmp|   0|  0|   4|           8|           8|
    |or_ln254_fu_279_p2      |        or|   0|  0|   1|           1|           1|
    |select_ln251_fu_208_p3  |    select|   0|  0|   5|           1|           5|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0|  53|          55|          42|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |IDX_pd_bypass_o                         |   9|          2|    8|         16|
    |ap_NS_fsm                               |  61|         15|    1|         15|
    |ap_done_int                             |   9|          2|    1|          2|
    |ap_phi_mux_UnifiedRetVal_phi_fu_165_p4  |  13|          3|    1|          3|
    |ap_return                               |   9|          2|    1|          2|
    |ap_sig_allocacmp_p_load                 |   9|          2|    8|         16|
    |empty_fu_70                             |   9|          2|    8|         16|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   | 119|         28|   28|         70|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |add_ln252_reg_361        |  13|   0|   13|          0|
    |ap_CS_fsm                |  14|   0|   14|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_return_preg           |   1|   0|    1|          0|
    |empty_fu_70              |   8|   0|    8|          0|
    |formerPC_reg_356         |   5|   0|    5|          0|
    |idxprom174_cast_reg_345  |  13|   0|   13|          0|
    |idxprom20_cast_reg_340   |  11|   0|   11|          0|
    |p_load_reg_350           |   8|   0|    8|          0|
    |trunc_ln253_reg_372      |   9|   0|    9|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  83|   0|   83|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------------------+-----+-----+------------+---------------------------------------------------------+--------------+
|                 RTL Ports                | Dir | Bits|  Protocol  |                      Source Object                      |    C Type    |
+------------------------------------------+-----+-----+------------+---------------------------------------------------------+--------------+
|ap_clk                                    |   in|    1|  ap_ctrl_hs|  BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_249_4|  return value|
|ap_rst                                    |   in|    1|  ap_ctrl_hs|  BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_249_4|  return value|
|ap_start                                  |   in|    1|  ap_ctrl_hs|  BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_249_4|  return value|
|ap_done                                   |  out|    1|  ap_ctrl_hs|  BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_249_4|  return value|
|ap_idle                                   |  out|    1|  ap_ctrl_hs|  BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_249_4|  return value|
|ap_ready                                  |  out|    1|  ap_ctrl_hs|  BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_249_4|  return value|
|ap_return                                 |  out|    1|  ap_ctrl_hs|  BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_249_4|  return value|
|add_ln192                                 |   in|    8|     ap_none|                                                add_ln192|        scalar|
|DynamicPlacement_II_load                  |   in|    8|     ap_none|                                 DynamicPlacement_II_load|        scalar|
|tileId                                    |   in|    4|     ap_none|                                                   tileId|        scalar|
|idxprom174                                |   in|    4|     ap_none|                                               idxprom174|        scalar|
|idxprom20                                 |   in|    5|     ap_none|                                                idxprom20|        scalar|
|sub182                                    |   in|    4|     ap_none|                                                   sub182|        scalar|
|upperLimit                                |   in|    8|     ap_none|                                               upperLimit|        scalar|
|p_out                                     |  out|    8|      ap_vld|                                                    p_out|       pointer|
|p_out_ap_vld                              |  out|    1|      ap_vld|                                                    p_out|       pointer|
|add_ln252_out                             |  out|   13|      ap_vld|                                            add_ln252_out|       pointer|
|add_ln252_out_ap_vld                      |  out|    1|      ap_vld|                                            add_ln252_out|       pointer|
|tmp_71_out                                |  out|   13|      ap_vld|                                               tmp_71_out|       pointer|
|tmp_71_out_ap_vld                         |  out|    1|      ap_vld|                                               tmp_71_out|       pointer|
|placement_dynamic_bypass_occupy_address0  |  out|   13|   ap_memory|                          placement_dynamic_bypass_occupy|         array|
|placement_dynamic_bypass_occupy_ce0       |  out|    1|   ap_memory|                          placement_dynamic_bypass_occupy|         array|
|placement_dynamic_bypass_occupy_q0        |   in|    1|   ap_memory|                          placement_dynamic_bypass_occupy|         array|
|placement_dynamic_bypass_occupy_address1  |  out|   13|   ap_memory|                          placement_dynamic_bypass_occupy|         array|
|placement_dynamic_bypass_occupy_ce1       |  out|    1|   ap_memory|                          placement_dynamic_bypass_occupy|         array|
|placement_dynamic_bypass_occupy_q1        |   in|    1|   ap_memory|                          placement_dynamic_bypass_occupy|         array|
|IDX_pd_bypass_i                           |   in|    8|     ap_ovld|                                            IDX_pd_bypass|       pointer|
|IDX_pd_bypass_o                           |  out|    8|     ap_ovld|                                            IDX_pd_bypass|       pointer|
|IDX_pd_bypass_o_ap_vld                    |  out|    1|     ap_ovld|                                            IDX_pd_bypass|       pointer|
+------------------------------------------+-----+-----+------------+---------------------------------------------------------+--------------+

