--------------------------------------------------------------------------------
Release 14.5 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.5\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3N
-n 3 -fastpaths -xml SPI16bits.twx SPI16bits.ncd -o SPI16bits.twr SPI16bits.pcf
-ucf Nexys3_Master.ucf

Design file:              SPI16bits.ncd
Physical constraint file: SPI16bits.pcf
Device,package,speed:     xc6slx16,csg324,C,-3N (PRODUCTION 1.23 2013-03-26)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 6 paths analyzed, 6 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   2.500ns.
--------------------------------------------------------------------------------

Paths for end point SPIClk (SLICE_X17Y25.B2), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     8.610ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SPIClk (FF)
  Destination:          SPIClk (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.355ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SPIClk to SPIClk
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y25.BMUX    Tshcko                0.518   CLKCounter<1>
                                                       SPIClk
    SLICE_X17Y25.B2      net (fanout=9)        0.573   SPIClk
    SLICE_X17Y25.CLK     Tas                   0.264   CLKCounter<1>
                                                       SPIClk_rstpot
                                                       SPIClk
    -------------------------------------------------  ---------------------------
    Total                                      1.355ns (0.782ns logic, 0.573ns route)
                                                       (57.7% logic, 42.3% route)

--------------------------------------------------------------------------------

Paths for end point CLKCounter_1 (SLICE_X17Y25.B1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     8.638ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CLKCounter_0 (FF)
  Destination:          CLKCounter_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.327ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: CLKCounter_0 to CLKCounter_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y25.AQ      Tcko                  0.430   CLKCounter<1>
                                                       CLKCounter_0
    SLICE_X17Y25.B1      net (fanout=2)        0.524   CLKCounter<0>
    SLICE_X17Y25.CLK     Tas                   0.373   CLKCounter<1>
                                                       Mcount_CLKCounter_xor<1>11
                                                       CLKCounter_1
    -------------------------------------------------  ---------------------------
    Total                                      1.327ns (0.803ns logic, 0.524ns route)
                                                       (60.5% logic, 39.5% route)

--------------------------------------------------------------------------------

Paths for end point SPIClk (SLICE_X17Y25.B1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     8.747ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CLKCounter_0 (FF)
  Destination:          SPIClk (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.218ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: CLKCounter_0 to SPIClk
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y25.AQ      Tcko                  0.430   CLKCounter<1>
                                                       CLKCounter_0
    SLICE_X17Y25.B1      net (fanout=2)        0.524   CLKCounter<0>
    SLICE_X17Y25.CLK     Tas                   0.264   CLKCounter<1>
                                                       SPIClk_rstpot
                                                       SPIClk
    -------------------------------------------------  ---------------------------
    Total                                      1.218ns (0.694ns logic, 0.524ns route)
                                                       (57.0% logic, 43.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point SPIClk (SLICE_X17Y25.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.421ns (requirement - (clock path skew + uncertainty - data path))
  Source:               CLKCounter_1 (FF)
  Destination:          SPIClk (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.421ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 10.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: CLKCounter_1 to SPIClk
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y25.BQ      Tcko                  0.198   CLKCounter<1>
                                                       CLKCounter_1
    SLICE_X17Y25.B5      net (fanout=1)        0.068   CLKCounter<1>
    SLICE_X17Y25.CLK     Tah         (-Th)    -0.155   CLKCounter<1>
                                                       SPIClk_rstpot
                                                       SPIClk
    -------------------------------------------------  ---------------------------
    Total                                      0.421ns (0.353ns logic, 0.068ns route)
                                                       (83.8% logic, 16.2% route)

--------------------------------------------------------------------------------

Paths for end point CLKCounter_0 (SLICE_X17Y25.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.438ns (requirement - (clock path skew + uncertainty - data path))
  Source:               CLKCounter_0 (FF)
  Destination:          CLKCounter_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.438ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 10.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: CLKCounter_0 to CLKCounter_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y25.AQ      Tcko                  0.198   CLKCounter<1>
                                                       CLKCounter_0
    SLICE_X17Y25.A6      net (fanout=2)        0.025   CLKCounter<0>
    SLICE_X17Y25.CLK     Tah         (-Th)    -0.215   CLKCounter<1>
                                                       Mcount_CLKCounter_xor<0>11_INV_0
                                                       CLKCounter_0
    -------------------------------------------------  ---------------------------
    Total                                      0.438ns (0.413ns logic, 0.025ns route)
                                                       (94.3% logic, 5.7% route)

--------------------------------------------------------------------------------

Paths for end point CLKCounter_1 (SLICE_X17Y25.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.481ns (requirement - (clock path skew + uncertainty - data path))
  Source:               CLKCounter_1 (FF)
  Destination:          CLKCounter_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.481ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 10.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: CLKCounter_1 to CLKCounter_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y25.BQ      Tcko                  0.198   CLKCounter<1>
                                                       CLKCounter_1
    SLICE_X17Y25.B5      net (fanout=1)        0.068   CLKCounter<1>
    SLICE_X17Y25.CLK     Tah         (-Th)    -0.215   CLKCounter<1>
                                                       Mcount_CLKCounter_xor<1>11
                                                       CLKCounter_1
    -------------------------------------------------  ---------------------------
    Total                                      0.481ns (0.413ns logic, 0.068ns route)
                                                       (85.9% logic, 14.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 7.500ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.500ns (400.000MHz) (Tbcper_I)
  Physical resource: CLK_BUFGP/BUFG/I0
  Logical resource: CLK_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: CLK_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 9.530ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: CLKCounter<1>/CLK
  Logical resource: CLKCounter_0/CK
  Location pin: SLICE_X17Y25.CLK
  Clock network: CLK_BUFGP
--------------------------------------------------------------------------------
Slack: 9.530ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.235ns (Trpw)
  Physical resource: CLKCounter<1>/SR
  Logical resource: CLKCounter_0/SR
  Location pin: SLICE_X17Y25.SR
  Clock network: RST_IBUF
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    1.390|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 6 paths, 0 nets, and 6 connections

Design statistics:
   Minimum period:   2.500ns{1}   (Maximum frequency: 400.000MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Sep 23 17:21:09 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 221 MB



