# ðŸš€ RISC-V UDB to LLVM TableGen Generator

**Automates RISC-V compiler backend generation from UDB specifications**

[![Python](https://img.shields.io/badge/Python-3.8+-blue.svg)](https://python.org)
[![RISC-V](https://img.shields.io/badge/RISC--V-Compatible-green.svg)](https://riscv.org)
[![LLVM](https://img.shields.io/badge/LLVM-TableGen-orange.svg)](https://llvm.org)

## ðŸŽ¯ Overview

This tool reads RISC-V Unified Database (UDB) YAML specifications and automatically generates production-ready LLVM TableGen definitions for:

- âœ… **Instruction definitions** with proper encoding
- âœ… **Register classes** and allocation rules  
- âœ… **Selection patterns** for code generation
- âœ… **Scheduling models** for pipeline optimization
- âœ… **Complete LLVM backend** structure

**Impact**: Reduces 2-3 weeks of manual TableGen development to minutes of automated generation.

## ðŸš€ Quick Start

```bash
# 1. Create sample UDB file
python3 udb_tablegen_gen.py --create-sample

# 2. Generate TableGen files
python3 udb_tablegen_gen.py -i sample_udb.yaml -o generated/

# 3. View results
ls generated/