INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 02:16:13 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : matrix_power
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.105ns  (required time - arrival time)
  Source:                 init0/dataReg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.410ns period=6.820ns})
  Destination:            buffer47/control/outputValid_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.410ns period=6.820ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.820ns  (clk rise@6.820ns - clk rise@0.000ns)
  Data Path Delay:        6.633ns  (logic 1.467ns (22.118%)  route 5.166ns (77.882%))
  Logic Levels:           20  (CARRY4=3 LUT3=3 LUT5=5 LUT6=9)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 7.303 - 6.820 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1362, unset)         0.508     0.508    init0/clk
    SLICE_X14Y178        FDRE                                         r  init0/dataReg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y178        FDRE (Prop_fdre_C_Q)         0.254     0.762 r  init0/dataReg_reg[0]/Q
                         net (fo=2, routed)           0.299     1.061    init0/control/dataReg
    SLICE_X13Y178        LUT3 (Prop_lut3_I0_O)        0.043     1.104 r  init0/control/transmitValue_i_3__77/O
                         net (fo=87, routed)          0.692     1.796    init0/control/dataReg_reg[0]
    SLICE_X13Y176        LUT6 (Prop_lut6_I0_O)        0.043     1.839 r  init0/control/transmitValue_i_2__5/O
                         net (fo=38, routed)          0.443     2.282    buffer47/control/p_2_in_30
    SLICE_X14Y179        LUT5 (Prop_lut5_I3_O)        0.043     2.325 r  buffer47/control/transmitValue_i_2__35/O
                         net (fo=41, routed)          0.406     2.730    buffer49/control/p_1_in_115
    SLICE_X10Y177        LUT6 (Prop_lut6_I4_O)        0.043     2.773 r  buffer49/control/Memory[1][0]_i_44/O
                         net (fo=1, routed)           0.443     3.216    cmpi3/Memory_reg[1][0]_i_7_5
    SLICE_X16Y180        LUT3 (Prop_lut3_I2_O)        0.043     3.259 r  cmpi3/Memory[1][0]_i_22/O
                         net (fo=1, routed)           0.000     3.259    cmpi3/Memory[1][0]_i_22_n_0
    SLICE_X16Y180        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246     3.505 r  cmpi3/Memory_reg[1][0]_i_7/CO[3]
                         net (fo=1, routed)           0.000     3.505    cmpi3/Memory_reg[1][0]_i_7_n_0
    SLICE_X16Y181        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     3.555 r  cmpi3/Memory_reg[1][0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.555    cmpi3/Memory_reg[1][0]_i_3_n_0
    SLICE_X16Y182        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.107     3.662 r  cmpi3/Memory_reg[1][0]_i_2/CO[2]
                         net (fo=8, routed)           0.340     4.002    buffer96/fifo/result[0]
    SLICE_X17Y185        LUT5 (Prop_lut5_I0_O)        0.122     4.124 r  buffer96/fifo/fullReg_i_5__0/O
                         net (fo=3, routed)           0.181     4.305    buffer96/fifo/buffer96_outs
    SLICE_X17Y187        LUT5 (Prop_lut5_I0_O)        0.043     4.348 f  buffer96/fifo/transmitValue_i_3__43/O
                         net (fo=3, routed)           0.092     4.440    fork27/control/generateBlocks[0].regblock/cond_br43_falseOut_valid
    SLICE_X17Y187        LUT5 (Prop_lut5_I3_O)        0.043     4.483 r  fork27/control/generateBlocks[0].regblock/transmitValue_i_2__102/O
                         net (fo=3, routed)           0.172     4.655    init18/control/transmitValue_reg_59
    SLICE_X16Y186        LUT6 (Prop_lut6_I2_O)        0.043     4.698 f  init18/control/transmitValue_i_4__56/O
                         net (fo=4, routed)           0.103     4.801    fork54/control/generateBlocks[1].regblock/transmitValue_i_9__2
    SLICE_X16Y186        LUT5 (Prop_lut5_I4_O)        0.043     4.844 r  fork54/control/generateBlocks[1].regblock/transmitValue_i_4__51/O
                         net (fo=2, routed)           0.287     5.131    fork54/control/generateBlocks[0].regblock/transmitValue_i_6__7
    SLICE_X8Y186         LUT6 (Prop_lut6_I3_O)        0.043     5.174 r  fork54/control/generateBlocks[0].regblock/transmitValue_i_9__2/O
                         net (fo=2, routed)           0.305     5.479    buffer49/control/outs_reg[5][0]
    SLICE_X8Y185         LUT6 (Prop_lut6_I1_O)        0.043     5.522 r  buffer49/control/transmitValue_i_6__7/O
                         net (fo=1, routed)           0.095     5.617    buffer49/control/transmitValue_i_6__7_n_0
    SLICE_X8Y185         LUT6 (Prop_lut6_I1_O)        0.043     5.660 f  buffer49/control/transmitValue_i_4__16/O
                         net (fo=2, routed)           0.243     5.902    buffer47/control/addi6_result_ready
    SLICE_X9Y183         LUT6 (Prop_lut6_I0_O)        0.043     5.945 r  buffer47/control/transmitValue_i_10__0/O
                         net (fo=2, routed)           0.241     6.186    fork45/control/generateBlocks[2].regblock/transmitValue_reg_2
    SLICE_X10Y184        LUT6 (Prop_lut6_I2_O)        0.043     6.229 r  fork45/control/generateBlocks[2].regblock/transmitValue_i_5__6/O
                         net (fo=3, routed)           0.226     6.455    fork45/control/generateBlocks[8].regblock/transmitValue_reg_5
    SLICE_X10Y184        LUT6 (Prop_lut6_I4_O)        0.043     6.498 f  fork45/control/generateBlocks[8].regblock/transmitValue_i_3__79/O
                         net (fo=15, routed)          0.203     6.701    buffer44/control/outs_reg[0]
    SLICE_X11Y184        LUT3 (Prop_lut3_I2_O)        0.043     6.744 r  buffer44/control/outputValid_i_1__5/O
                         net (fo=1, routed)           0.397     7.141    buffer47/control/outputValid_reg_8
    SLICE_X13Y179        FDRE                                         r  buffer47/control/outputValid_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.820     6.820 r  
                                                      0.000     6.820 r  clk (IN)
                         net (fo=1362, unset)         0.483     7.303    buffer47/control/clk
    SLICE_X13Y179        FDRE                                         r  buffer47/control/outputValid_reg/C
                         clock pessimism              0.000     7.303    
                         clock uncertainty           -0.035     7.267    
    SLICE_X13Y179        FDRE (Setup_fdre_C_D)       -0.022     7.245    buffer47/control/outputValid_reg
  -------------------------------------------------------------------
                         required time                          7.245    
                         arrival time                          -7.141    
  -------------------------------------------------------------------
                         slack                                  0.105    




