$date
	Tue May 20 14:36:25 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb $end
$var wire 1 ! q $end
$var reg 1 " clk $end
$var reg 1 # d $end
$var reg 1 $ en $end
$var reg 1 % reset $end
$scope module uut $end
$var wire 1 " clk $end
$var wire 1 # d $end
$var wire 1 $ en $end
$var wire 1 % reset $end
$var reg 1 ! q $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0%
0$
0#
0"
x!
$end
#2000
0!
1%
#5000
1"
#10000
0"
0%
#15000
1!
1"
1#
1$
#20000
0"
#25000
0!
1"
0#
#30000
0"
#35000
1"
0$
#40000
0"
#45000
1"
1#
#50000
0"
#55000
1!
1"
1$
