Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date              : Fri Jun 27 15:40:47 2025
| Host              : jubu running 64-bit Ubuntu 22.04.5 LTS
| Command           : report_timing_summary -max_paths 10 -report_unconstrained -file kria_bd_wrapper_timing_summary_routed.rpt -pb kria_bd_wrapper_timing_summary_routed.pb -rpx kria_bd_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design            : kria_bd_wrapper
| Device            : xck26-sfvc784
| Speed File        : -2LV  PRODUCTION 1.29 08-03-2020
| Temperature Grade : C
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule      Severity          Description                                         Violations  
--------  ----------------  --------------------------------------------------  ----------  
TIMING-2  Critical Warning  Invalid primary clock source pin                    1           
TIMING-4  Critical Warning  Invalid primary clock redefinition on a clock tree  1           
CLKC-40   Advisory          Substitute PLLE4 for MMCME4 check                   1           
CLKC-56   Advisory          MMCME4 with global clock driver has no LOC          1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (60)
6. checking no_output_delay (60)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (60)
-------------------------------
 There are 60 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (60)
--------------------------------
 There are 60 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.415        0.000                      0                 3300        0.021        0.000                      0                 3300        1.000        0.000                       0                  1725  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                             Waveform(ns)         Period(ns)      Frequency(MHz)
-----                             ------------         ----------      --------------
clk_pl_0                          {0.000 5.000}        10.000          100.000         
clk_pl_1                          {0.000 5.000}        10.000          100.000         
kria_bd_i/clk_wiz_0/inst/clk_in1  {0.000 5.000}        10.000          100.000         
  clk_out2_kria_bd_clk_wiz_0_0    {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
kria_bd_i/clk_wiz_0/inst/clk_in1                                                                                                                                                    2.000        0.000                       0                     1  
  clk_out2_kria_bd_clk_wiz_0_0          1.415        0.000                      0                 3300        0.021        0.000                      0                 3300        1.000        0.000                       0                  1724  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                    From Clock                    To Clock                    
----------                    ----------                    --------                    
(none)                                                      clk_out2_kria_bd_clk_wiz_0_0  


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                    From Clock                    To Clock                    
----------                    ----------                    --------                    
(none)                        clk_out2_kria_bd_clk_wiz_0_0                                


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  kria_bd_i/clk_wiz_0/inst/clk_in1
  To Clock:  kria_bd_i/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         kria_bd_i/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { kria_bd_i/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location   Pin
Min Period        n/a     MMCME4_ADV/CLKIN1  n/a            1.071         10.000      8.929      MMCM_X0Y3  kria_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1
Max Period        n/a     MMCME4_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCM_X0Y3  kria_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME4_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCM_X0Y3  kria_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME4_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCM_X0Y3  kria_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME4_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCM_X0Y3  kria_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME4_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCM_X0Y3  kria_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_kria_bd_clk_wiz_0_0
  To Clock:  clk_out2_kria_bd_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        1.415ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.021ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.415ns  (required time - arrival time)
  Source:                 kria_bd_i/pmod_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_write_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_kria_bd_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            kria_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2WREADY
                            (rising edge-triggered cell PS8 clocked by clk_out2_kria_bd_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_kria_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_kria_bd_clk_wiz_0_0 rise@5.000ns - clk_out2_kria_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.433ns  (logic 0.736ns (30.250%)  route 1.697ns (69.750%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.675ns = ( 9.675 - 5.000 ) 
    Source Clock Delay      (SCD):    4.278ns
    Clock Pessimism Removal (CPR):    -0.536ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.371ns (routing 1.302ns, distribution 1.069ns)
  Clock Net Delay (Destination): 2.127ns (routing 1.197ns, distribution 0.930ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_kria_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  kria_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.611     1.611    kria_bd_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     1.508 r  kria_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.355     1.863    kria_bd_i/clk_wiz_0/inst/clk_out2_kria_bd_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.907 r  kria_bd_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=1722, routed)        2.371     4.278    kria_bd_i/pmod_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X6Y144         FDRE                                         r  kria_bd_i/pmod_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_write_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y144         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.115     4.393 r  kria_bd_i/pmod_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_write_reg/Q
                         net (fo=1, routed)           0.242     4.635    kria_bd_i/pmod_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].cs_out_i_reg[0]_4
    SLICE_X7Y143         LUT6 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.226     4.861 r  kria_bd_i/pmod_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0/O
                         net (fo=8, routed)           0.356     5.217    kria_bd_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_axi_wready[3]
    SLICE_X8Y151         LUT6 (Prop_B6LUT_SLICEM_I5_O)
                                                      0.152     5.369 f  kria_bd_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/s_axi_wready[0]_INST_0_i_2/O
                         net (fo=2, routed)           0.066     5.435    kria_bd_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/m_ready_d_reg[0]_0
    SLICE_X8Y151         LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.186     5.621 f  kria_bd_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_wready[0]_INST_0_i_1/O
                         net (fo=3, routed)           0.227     5.848    kria_bd_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/PS8_i_0
    SLICE_X6Y152         LUT5 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.057     5.905 r  kria_bd_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[0]_INST_0/O
                         net (fo=1, routed)           0.806     6.711    kria_bd_i/zynq_ultra_ps_e_0/inst/maxigp2_wready
    PS8_X0Y0             PS8                                          r  kria_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2WREADY
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_kria_bd_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     5.000 r  kria_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.458     6.458    kria_bd_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     7.197 r  kria_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.312     7.509    kria_bd_i/clk_wiz_0/inst/clk_out2_kria_bd_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     7.548 r  kria_bd_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=1722, routed)        2.127     9.675    kria_bd_i/zynq_ultra_ps_e_0/inst/maxihpm0_lpd_aclk
    PS8_X0Y0             PS8                                          r  kria_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
                         clock pessimism             -0.536     9.139    
                         clock uncertainty           -0.062     9.077    
    PS8_X0Y0             PS8 (Setup_PS8_MAXIGP2ACLK_MAXIGP2WREADY)
                                                     -0.951     8.126    kria_bd_i/zynq_ultra_ps_e_0/inst/PS8_i
  -------------------------------------------------------------------
                         required time                          8.126    
                         arrival time                          -6.711    
  -------------------------------------------------------------------
                         slack                                  1.415    

Slack (MET) :             1.703ns  (required time - arrival time)
  Source:                 kria_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
                            (rising edge-triggered cell PS8 clocked by clk_out2_kria_bd_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            kria_bd_i/rpi_gpio/U0/gpio_core_1/Not_Dual.gpio_OE_reg[26]/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_kria_bd_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_kria_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_kria_bd_clk_wiz_0_0 rise@5.000ns - clk_out2_kria_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.199ns  (logic 0.939ns (29.355%)  route 2.260ns (70.645%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.704ns = ( 9.704 - 5.000 ) 
    Source Clock Delay      (SCD):    4.248ns
    Clock Pessimism Removal (CPR):    -0.536ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.341ns (routing 1.302ns, distribution 1.039ns)
  Clock Net Delay (Destination): 2.156ns (routing 1.197ns, distribution 0.959ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_kria_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  kria_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.611     1.611    kria_bd_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     1.508 r  kria_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.355     1.863    kria_bd_i/clk_wiz_0/inst/clk_out2_kria_bd_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.907 r  kria_bd_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=1722, routed)        2.341     4.248    kria_bd_i/zynq_ultra_ps_e_0/inst/maxihpm0_lpd_aclk
    PS8_X0Y0             PS8                                          r  kria_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_MAXIGP2ACLK_MAXIGP2WDATA[1])
                                                      0.740     4.988 r  kria_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2WDATA[1]
                         net (fo=6, routed)           1.749     6.737    kria_bd_i/rpi_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wdata[1]
    SLICE_X8Y140         LUT4 (Prop_B5LUT_SLICEM_I3_O)
                                                      0.199     6.936 r  kria_bd_i/rpi_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Not_Dual.gpio_Data_Out[26]_i_1/O
                         net (fo=2, routed)           0.511     7.447    kria_bd_i/rpi_gpio/U0/gpio_core_1/D[1]
    SLICE_X8Y131         FDSE                                         r  kria_bd_i/rpi_gpio/U0/gpio_core_1/Not_Dual.gpio_OE_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_kria_bd_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     5.000 r  kria_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.458     6.458    kria_bd_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     7.197 r  kria_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.312     7.509    kria_bd_i/clk_wiz_0/inst/clk_out2_kria_bd_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     7.548 r  kria_bd_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=1722, routed)        2.156     9.704    kria_bd_i/rpi_gpio/U0/gpio_core_1/s_axi_aclk
    SLICE_X8Y131         FDSE                                         r  kria_bd_i/rpi_gpio/U0/gpio_core_1/Not_Dual.gpio_OE_reg[26]/C
                         clock pessimism             -0.536     9.168    
                         clock uncertainty           -0.062     9.106    
    SLICE_X8Y131         FDSE (Setup_AFF_SLICEM_C_D)
                                                      0.044     9.150    kria_bd_i/rpi_gpio/U0/gpio_core_1/Not_Dual.gpio_OE_reg[26]
  -------------------------------------------------------------------
                         required time                          9.150    
                         arrival time                          -7.447    
  -------------------------------------------------------------------
                         slack                                  1.703    

Slack (MET) :             1.785ns  (required time - arrival time)
  Source:                 kria_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
                            (rising edge-triggered cell PS8 clocked by clk_out2_kria_bd_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            kria_bd_i/rpi_gpio/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_kria_bd_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_kria_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_kria_bd_clk_wiz_0_0 rise@5.000ns - clk_out2_kria_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.118ns  (logic 0.939ns (30.117%)  route 2.179ns (69.883%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.704ns = ( 9.704 - 5.000 ) 
    Source Clock Delay      (SCD):    4.248ns
    Clock Pessimism Removal (CPR):    -0.536ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.341ns (routing 1.302ns, distribution 1.039ns)
  Clock Net Delay (Destination): 2.156ns (routing 1.197ns, distribution 0.959ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_kria_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  kria_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.611     1.611    kria_bd_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     1.508 r  kria_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.355     1.863    kria_bd_i/clk_wiz_0/inst/clk_out2_kria_bd_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.907 r  kria_bd_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=1722, routed)        2.341     4.248    kria_bd_i/zynq_ultra_ps_e_0/inst/maxihpm0_lpd_aclk
    PS8_X0Y0             PS8                                          r  kria_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_MAXIGP2ACLK_MAXIGP2WDATA[1])
                                                      0.740     4.988 r  kria_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2WDATA[1]
                         net (fo=6, routed)           1.749     6.737    kria_bd_i/rpi_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wdata[1]
    SLICE_X8Y140         LUT4 (Prop_B5LUT_SLICEM_I3_O)
                                                      0.199     6.936 r  kria_bd_i/rpi_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Not_Dual.gpio_Data_Out[26]_i_1/O
                         net (fo=2, routed)           0.430     7.366    kria_bd_i/rpi_gpio/U0/gpio_core_1/D[1]
    SLICE_X8Y131         FDRE                                         r  kria_bd_i/rpi_gpio/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_kria_bd_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     5.000 r  kria_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.458     6.458    kria_bd_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     7.197 r  kria_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.312     7.509    kria_bd_i/clk_wiz_0/inst/clk_out2_kria_bd_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     7.548 r  kria_bd_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=1722, routed)        2.156     9.704    kria_bd_i/rpi_gpio/U0/gpio_core_1/s_axi_aclk
    SLICE_X8Y131         FDRE                                         r  kria_bd_i/rpi_gpio/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[26]/C
                         clock pessimism             -0.536     9.168    
                         clock uncertainty           -0.062     9.106    
    SLICE_X8Y131         FDRE (Setup_AFF2_SLICEM_C_D)
                                                      0.045     9.151    kria_bd_i/rpi_gpio/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[26]
  -------------------------------------------------------------------
                         required time                          9.151    
                         arrival time                          -7.366    
  -------------------------------------------------------------------
                         slack                                  1.785    

Slack (MET) :             1.788ns  (required time - arrival time)
  Source:                 kria_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
                            (rising edge-triggered cell PS8 clocked by clk_out2_kria_bd_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            kria_bd_i/pmod_2/U0/gpio_core_1/Not_Dual.gpio_OE_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_kria_bd_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_kria_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_kria_bd_clk_wiz_0_0 rise@5.000ns - clk_out2_kria_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.096ns  (logic 0.823ns (26.580%)  route 2.273ns (73.420%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.686ns = ( 9.686 - 5.000 ) 
    Source Clock Delay      (SCD):    4.248ns
    Clock Pessimism Removal (CPR):    -0.536ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.341ns (routing 1.302ns, distribution 1.039ns)
  Clock Net Delay (Destination): 2.138ns (routing 1.197ns, distribution 0.941ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_kria_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  kria_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.611     1.611    kria_bd_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     1.508 r  kria_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.355     1.863    kria_bd_i/clk_wiz_0/inst/clk_out2_kria_bd_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.907 r  kria_bd_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=1722, routed)        2.341     4.248    kria_bd_i/zynq_ultra_ps_e_0/inst/maxihpm0_lpd_aclk
    PS8_X0Y0             PS8                                          r  kria_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_MAXIGP2ACLK_MAXIGP2WDATA[6])
                                                      0.732     4.980 r  kria_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2WDATA[6]
                         net (fo=6, routed)           1.903     6.883    kria_bd_i/pmod_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wdata[6]
    SLICE_X10Y147        LUT4 (Prop_D5LUT_SLICEM_I3_O)
                                                      0.091     6.974 r  kria_bd_i/pmod_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Not_Dual.gpio_Data_Out[1]_i_1/O
                         net (fo=2, routed)           0.370     7.344    kria_bd_i/pmod_2/U0/gpio_core_1/D[6]
    SLICE_X10Y144        FDSE                                         r  kria_bd_i/pmod_2/U0/gpio_core_1/Not_Dual.gpio_OE_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_kria_bd_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     5.000 r  kria_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.458     6.458    kria_bd_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     7.197 r  kria_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.312     7.509    kria_bd_i/clk_wiz_0/inst/clk_out2_kria_bd_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     7.548 r  kria_bd_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=1722, routed)        2.138     9.686    kria_bd_i/pmod_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X10Y144        FDSE                                         r  kria_bd_i/pmod_2/U0/gpio_core_1/Not_Dual.gpio_OE_reg[1]/C
                         clock pessimism             -0.536     9.150    
                         clock uncertainty           -0.062     9.088    
    SLICE_X10Y144        FDSE (Setup_HFF_SLICEM_C_D)
                                                      0.044     9.132    kria_bd_i/pmod_2/U0/gpio_core_1/Not_Dual.gpio_OE_reg[1]
  -------------------------------------------------------------------
                         required time                          9.132    
                         arrival time                          -7.344    
  -------------------------------------------------------------------
                         slack                                  1.788    

Slack (MET) :             1.849ns  (required time - arrival time)
  Source:                 kria_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
                            (rising edge-triggered cell PS8 clocked by clk_out2_kria_bd_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            kria_bd_i/pmod_4/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_kria_bd_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_kria_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_kria_bd_clk_wiz_0_0 rise@5.000ns - clk_out2_kria_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.048ns  (logic 0.900ns (29.530%)  route 2.148ns (70.470%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.698ns = ( 9.698 - 5.000 ) 
    Source Clock Delay      (SCD):    4.248ns
    Clock Pessimism Removal (CPR):    -0.536ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.341ns (routing 1.302ns, distribution 1.039ns)
  Clock Net Delay (Destination): 2.150ns (routing 1.197ns, distribution 0.953ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_kria_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  kria_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.611     1.611    kria_bd_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     1.508 r  kria_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.355     1.863    kria_bd_i/clk_wiz_0/inst/clk_out2_kria_bd_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.907 r  kria_bd_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=1722, routed)        2.341     4.248    kria_bd_i/zynq_ultra_ps_e_0/inst/maxihpm0_lpd_aclk
    PS8_X0Y0             PS8                                          r  kria_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_MAXIGP2ACLK_MAXIGP2WDATA[1])
                                                      0.740     4.988 r  kria_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2WDATA[1]
                         net (fo=6, routed)           1.671     6.659    kria_bd_i/pmod_4/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wdata[1]
    SLICE_X8Y143         LUT4 (Prop_B5LUT_SLICEM_I3_O)
                                                      0.160     6.819 r  kria_bd_i/pmod_4/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Not_Dual.gpio_Data_Out[6]_i_1/O
                         net (fo=2, routed)           0.477     7.296    kria_bd_i/pmod_4/U0/gpio_core_1/D[1]
    SLICE_X8Y139         FDRE                                         r  kria_bd_i/pmod_4/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_kria_bd_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     5.000 r  kria_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.458     6.458    kria_bd_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     7.197 r  kria_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.312     7.509    kria_bd_i/clk_wiz_0/inst/clk_out2_kria_bd_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     7.548 r  kria_bd_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=1722, routed)        2.150     9.698    kria_bd_i/pmod_4/U0/gpio_core_1/s_axi_aclk
    SLICE_X8Y139         FDRE                                         r  kria_bd_i/pmod_4/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[6]/C
                         clock pessimism             -0.536     9.162    
                         clock uncertainty           -0.062     9.100    
    SLICE_X8Y139         FDRE (Setup_FFF2_SLICEM_C_D)
                                                      0.045     9.145    kria_bd_i/pmod_4/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[6]
  -------------------------------------------------------------------
                         required time                          9.145    
                         arrival time                          -7.296    
  -------------------------------------------------------------------
                         slack                                  1.849    

Slack (MET) :             1.850ns  (required time - arrival time)
  Source:                 kria_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
                            (rising edge-triggered cell PS8 clocked by clk_out2_kria_bd_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            kria_bd_i/rpi_gpio/U0/gpio_core_1/Not_Dual.gpio_OE_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_kria_bd_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_kria_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_kria_bd_clk_wiz_0_0 rise@5.000ns - clk_out2_kria_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.050ns  (logic 0.957ns (31.379%)  route 2.093ns (68.621%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.703ns = ( 9.703 - 5.000 ) 
    Source Clock Delay      (SCD):    4.248ns
    Clock Pessimism Removal (CPR):    -0.536ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.341ns (routing 1.302ns, distribution 1.039ns)
  Clock Net Delay (Destination): 2.155ns (routing 1.197ns, distribution 0.958ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_kria_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  kria_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.611     1.611    kria_bd_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     1.508 r  kria_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.355     1.863    kria_bd_i/clk_wiz_0/inst/clk_out2_kria_bd_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.907 r  kria_bd_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=1722, routed)        2.341     4.248    kria_bd_i/zynq_ultra_ps_e_0/inst/maxihpm0_lpd_aclk
    PS8_X0Y0             PS8                                          r  kria_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_MAXIGP2ACLK_MAXIGP2WDATA[28])
                                                      0.731     4.979 r  kria_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2WDATA[28]
                         net (fo=5, routed)           1.640     6.619    kria_bd_i/rpi_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wdata[28]
    SLICE_X8Y139         LUT4 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.226     6.845 r  kria_bd_i/rpi_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Not_Dual.gpio_Data_Out[3]_i_1/O
                         net (fo=2, routed)           0.453     7.298    kria_bd_i/rpi_gpio/U0/gpio_core_1/D[24]
    SLICE_X8Y132         FDSE                                         r  kria_bd_i/rpi_gpio/U0/gpio_core_1/Not_Dual.gpio_OE_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_kria_bd_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     5.000 r  kria_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.458     6.458    kria_bd_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     7.197 r  kria_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.312     7.509    kria_bd_i/clk_wiz_0/inst/clk_out2_kria_bd_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     7.548 r  kria_bd_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=1722, routed)        2.155     9.703    kria_bd_i/rpi_gpio/U0/gpio_core_1/s_axi_aclk
    SLICE_X8Y132         FDSE                                         r  kria_bd_i/rpi_gpio/U0/gpio_core_1/Not_Dual.gpio_OE_reg[3]/C
                         clock pessimism             -0.536     9.167    
                         clock uncertainty           -0.062     9.105    
    SLICE_X8Y132         FDSE (Setup_CFF_SLICEM_C_D)
                                                      0.043     9.148    kria_bd_i/rpi_gpio/U0/gpio_core_1/Not_Dual.gpio_OE_reg[3]
  -------------------------------------------------------------------
                         required time                          9.148    
                         arrival time                          -7.298    
  -------------------------------------------------------------------
                         slack                                  1.850    

Slack (MET) :             1.869ns  (required time - arrival time)
  Source:                 kria_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
                            (rising edge-triggered cell PS8 clocked by clk_out2_kria_bd_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            kria_bd_i/pmod_2/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_kria_bd_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_kria_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_kria_bd_clk_wiz_0_0 rise@5.000ns - clk_out2_kria_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.017ns  (logic 0.823ns (27.276%)  route 2.194ns (72.724%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.686ns = ( 9.686 - 5.000 ) 
    Source Clock Delay      (SCD):    4.248ns
    Clock Pessimism Removal (CPR):    -0.536ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.341ns (routing 1.302ns, distribution 1.039ns)
  Clock Net Delay (Destination): 2.138ns (routing 1.197ns, distribution 0.941ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_kria_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  kria_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.611     1.611    kria_bd_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     1.508 r  kria_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.355     1.863    kria_bd_i/clk_wiz_0/inst/clk_out2_kria_bd_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.907 r  kria_bd_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=1722, routed)        2.341     4.248    kria_bd_i/zynq_ultra_ps_e_0/inst/maxihpm0_lpd_aclk
    PS8_X0Y0             PS8                                          r  kria_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_MAXIGP2ACLK_MAXIGP2WDATA[6])
                                                      0.732     4.980 r  kria_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2WDATA[6]
                         net (fo=6, routed)           1.903     6.883    kria_bd_i/pmod_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wdata[6]
    SLICE_X10Y147        LUT4 (Prop_D5LUT_SLICEM_I3_O)
                                                      0.091     6.974 r  kria_bd_i/pmod_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Not_Dual.gpio_Data_Out[1]_i_1/O
                         net (fo=2, routed)           0.291     7.265    kria_bd_i/pmod_2/U0/gpio_core_1/D[6]
    SLICE_X10Y144        FDRE                                         r  kria_bd_i/pmod_2/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_kria_bd_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     5.000 r  kria_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.458     6.458    kria_bd_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     7.197 r  kria_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.312     7.509    kria_bd_i/clk_wiz_0/inst/clk_out2_kria_bd_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     7.548 r  kria_bd_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=1722, routed)        2.138     9.686    kria_bd_i/pmod_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X10Y144        FDRE                                         r  kria_bd_i/pmod_2/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
                         clock pessimism             -0.536     9.150    
                         clock uncertainty           -0.062     9.088    
    SLICE_X10Y144        FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.046     9.134    kria_bd_i/pmod_2/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]
  -------------------------------------------------------------------
                         required time                          9.134    
                         arrival time                          -7.265    
  -------------------------------------------------------------------
                         slack                                  1.869    

Slack (MET) :             1.871ns  (required time - arrival time)
  Source:                 kria_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
                            (rising edge-triggered cell PS8 clocked by clk_out2_kria_bd_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            kria_bd_i/pmod_4/U0/gpio_core_1/Not_Dual.gpio_OE_reg[6]/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_kria_bd_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_kria_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_kria_bd_clk_wiz_0_0 rise@5.000ns - clk_out2_kria_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.024ns  (logic 0.900ns (29.764%)  route 2.124ns (70.236%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.698ns = ( 9.698 - 5.000 ) 
    Source Clock Delay      (SCD):    4.248ns
    Clock Pessimism Removal (CPR):    -0.536ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.341ns (routing 1.302ns, distribution 1.039ns)
  Clock Net Delay (Destination): 2.150ns (routing 1.197ns, distribution 0.953ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_kria_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  kria_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.611     1.611    kria_bd_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     1.508 r  kria_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.355     1.863    kria_bd_i/clk_wiz_0/inst/clk_out2_kria_bd_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.907 r  kria_bd_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=1722, routed)        2.341     4.248    kria_bd_i/zynq_ultra_ps_e_0/inst/maxihpm0_lpd_aclk
    PS8_X0Y0             PS8                                          r  kria_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_MAXIGP2ACLK_MAXIGP2WDATA[1])
                                                      0.740     4.988 r  kria_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2WDATA[1]
                         net (fo=6, routed)           1.671     6.659    kria_bd_i/pmod_4/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wdata[1]
    SLICE_X8Y143         LUT4 (Prop_B5LUT_SLICEM_I3_O)
                                                      0.160     6.819 r  kria_bd_i/pmod_4/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Not_Dual.gpio_Data_Out[6]_i_1/O
                         net (fo=2, routed)           0.453     7.272    kria_bd_i/pmod_4/U0/gpio_core_1/D[1]
    SLICE_X8Y139         FDSE                                         r  kria_bd_i/pmod_4/U0/gpio_core_1/Not_Dual.gpio_OE_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_kria_bd_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     5.000 r  kria_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.458     6.458    kria_bd_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     7.197 r  kria_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.312     7.509    kria_bd_i/clk_wiz_0/inst/clk_out2_kria_bd_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     7.548 r  kria_bd_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=1722, routed)        2.150     9.698    kria_bd_i/pmod_4/U0/gpio_core_1/s_axi_aclk
    SLICE_X8Y139         FDSE                                         r  kria_bd_i/pmod_4/U0/gpio_core_1/Not_Dual.gpio_OE_reg[6]/C
                         clock pessimism             -0.536     9.162    
                         clock uncertainty           -0.062     9.100    
    SLICE_X8Y139         FDSE (Setup_FFF_SLICEM_C_D)
                                                      0.043     9.143    kria_bd_i/pmod_4/U0/gpio_core_1/Not_Dual.gpio_OE_reg[6]
  -------------------------------------------------------------------
                         required time                          9.143    
                         arrival time                          -7.272    
  -------------------------------------------------------------------
                         slack                                  1.871    

Slack (MET) :             1.876ns  (required time - arrival time)
  Source:                 kria_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
                            (rising edge-triggered cell PS8 clocked by clk_out2_kria_bd_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            kria_bd_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_grant_hot_i_reg[0]_inv/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_kria_bd_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_kria_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_kria_bd_clk_wiz_0_0 rise@5.000ns - clk_out2_kria_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.076ns  (logic 1.087ns (35.342%)  route 1.989ns (64.658%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.719ns = ( 9.719 - 5.000 ) 
    Source Clock Delay      (SCD):    4.248ns
    Clock Pessimism Removal (CPR):    -0.500ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.341ns (routing 1.302ns, distribution 1.039ns)
  Clock Net Delay (Destination): 2.171ns (routing 1.197ns, distribution 0.974ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_kria_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  kria_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.611     1.611    kria_bd_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     1.508 r  kria_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.355     1.863    kria_bd_i/clk_wiz_0/inst/clk_out2_kria_bd_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.907 r  kria_bd_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=1722, routed)        2.341     4.248    kria_bd_i/zynq_ultra_ps_e_0/inst/maxihpm0_lpd_aclk
    PS8_X0Y0             PS8                                          r  kria_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_MAXIGP2ACLK_MAXIGP2WVALID)
                                                      0.669     4.917 r  kria_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2WVALID
                         net (fo=8, routed)           1.048     5.965    kria_bd_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X7Y152         LUT4 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.091     6.056 r  kria_bd_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d[2]_i_3/O
                         net (fo=4, routed)           0.270     6.326    kria_bd_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d_reg[0]_1
    SLICE_X7Y152         LUT5 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.057     6.383 f  kria_bd_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/gen_no_arbiter.m_grant_hot_i[0]_inv_i_3/O
                         net (fo=1, routed)           0.104     6.487    kria_bd_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_valid_i_reg_0
    SLICE_X6Y152         LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.136     6.623 f  kria_bd_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_grant_hot_i[0]_inv_i_2/O
                         net (fo=2, routed)           0.471     7.094    kria_bd_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_grant_hot_i[0]_inv_i_2_n_0
    SLICE_X5Y185         LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.134     7.228 r  kria_bd_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_grant_hot_i[0]_inv_i_1/O
                         net (fo=1, routed)           0.096     7.324    kria_bd_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_grant_hot_i[0]_inv_i_1_n_0
    SLICE_X5Y185         FDRE                                         r  kria_bd_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_grant_hot_i_reg[0]_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_kria_bd_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     5.000 r  kria_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.458     6.458    kria_bd_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     7.197 r  kria_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.312     7.509    kria_bd_i/clk_wiz_0/inst/clk_out2_kria_bd_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     7.548 r  kria_bd_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=1722, routed)        2.171     9.719    kria_bd_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X5Y185         FDRE                                         r  kria_bd_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_grant_hot_i_reg[0]_inv/C
                         clock pessimism             -0.500     9.219    
                         clock uncertainty           -0.062     9.157    
    SLICE_X5Y185         FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.043     9.200    kria_bd_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_grant_hot_i_reg[0]_inv
  -------------------------------------------------------------------
                         required time                          9.200    
                         arrival time                          -7.324    
  -------------------------------------------------------------------
                         slack                                  1.876    

Slack (MET) :             1.915ns  (required time - arrival time)
  Source:                 kria_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
                            (rising edge-triggered cell PS8 clocked by clk_out2_kria_bd_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            kria_bd_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_valid_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_kria_bd_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_kria_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_kria_bd_clk_wiz_0_0 rise@5.000ns - clk_out2_kria_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.945ns  (logic 1.041ns (35.352%)  route 1.904ns (64.648%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.662ns = ( 9.662 - 5.000 ) 
    Source Clock Delay      (SCD):    4.248ns
    Clock Pessimism Removal (CPR):    -0.536ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.341ns (routing 1.302ns, distribution 1.039ns)
  Clock Net Delay (Destination): 2.114ns (routing 1.197ns, distribution 0.917ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_kria_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  kria_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.611     1.611    kria_bd_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     1.508 r  kria_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.355     1.863    kria_bd_i/clk_wiz_0/inst/clk_out2_kria_bd_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.907 r  kria_bd_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=1722, routed)        2.341     4.248    kria_bd_i/zynq_ultra_ps_e_0/inst/maxihpm0_lpd_aclk
    PS8_X0Y0             PS8                                          r  kria_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_MAXIGP2ACLK_MAXIGP2WVALID)
                                                      0.669     4.917 f  kria_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2WVALID
                         net (fo=8, routed)           1.048     5.965    kria_bd_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X7Y152         LUT4 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.091     6.056 f  kria_bd_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d[2]_i_3/O
                         net (fo=4, routed)           0.270     6.326    kria_bd_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d_reg[0]_1
    SLICE_X7Y152         LUT5 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.057     6.383 r  kria_bd_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/gen_no_arbiter.m_grant_hot_i[0]_inv_i_3/O
                         net (fo=1, routed)           0.104     6.487    kria_bd_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_valid_i_reg_0
    SLICE_X6Y152         LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.136     6.623 r  kria_bd_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_grant_hot_i[0]_inv_i_2/O
                         net (fo=2, routed)           0.103     6.726    kria_bd_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_grant_hot_i[0]_inv_i_2_n_0
    SLICE_X6Y154         LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.088     6.814 r  kria_bd_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_valid_i_i_1/O
                         net (fo=1, routed)           0.379     7.193    kria_bd_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_valid_i_i_1_n_0
    SLICE_X6Y154         FDRE                                         r  kria_bd_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_valid_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_kria_bd_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     5.000 r  kria_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.458     6.458    kria_bd_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     7.197 r  kria_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.312     7.509    kria_bd_i/clk_wiz_0/inst/clk_out2_kria_bd_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     7.548 r  kria_bd_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=1722, routed)        2.114     9.662    kria_bd_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X6Y154         FDRE                                         r  kria_bd_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_valid_i_reg/C
                         clock pessimism             -0.536     9.126    
                         clock uncertainty           -0.062     9.064    
    SLICE_X6Y154         FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.044     9.108    kria_bd_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_valid_i_reg
  -------------------------------------------------------------------
                         required time                          9.108    
                         arrival time                          -7.193    
  -------------------------------------------------------------------
                         slack                                  1.915    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 kria_bd_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[73]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_kria_bd_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            kria_bd_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_kria_bd_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_kria_bd_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_kria_bd_clk_wiz_0_0 rise@0.000ns - clk_out2_kria_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.114ns (44.358%)  route 0.143ns (55.642%))
  Logic Levels:           0  
  Clock Path Skew:        0.133ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.345ns
    Source Clock Delay      (SCD):    4.711ns
    Clock Pessimism Removal (CPR):    -0.500ns
  Clock Net Delay (Source):      2.163ns (routing 1.197ns, distribution 0.966ns)
  Clock Net Delay (Destination): 2.438ns (routing 1.302ns, distribution 1.136ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_kria_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  kria_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.458     1.458    kria_bd_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     2.197 r  kria_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.312     2.509    kria_bd_i/clk_wiz_0/inst/clk_out2_kria_bd_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.548 r  kria_bd_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=1722, routed)        2.163     4.711    kria_bd_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X0Y187         FDRE                                         r  kria_bd_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[73]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y187         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.114     4.825 r  kria_bd_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[73]/Q
                         net (fo=1, routed)           0.143     4.968    kria_bd_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[15]_1[33]
    SLICE_X2Y187         FDRE                                         r  kria_bd_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_kria_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  kria_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.611     1.611    kria_bd_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     1.508 r  kria_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.355     1.863    kria_bd_i/clk_wiz_0/inst/clk_out2_kria_bd_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.907 r  kria_bd_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=1722, routed)        2.438     4.345    kria_bd_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/aclk
    SLICE_X2Y187         FDRE                                         r  kria_bd_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[12]/C
                         clock pessimism              0.500     4.845    
    SLICE_X2Y187         FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.103     4.948    kria_bd_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[12]
  -------------------------------------------------------------------
                         required time                         -4.948    
                         arrival time                           4.968    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 kria_bd_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_kria_bd_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            kria_bd_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][2]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out2_kria_bd_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_kria_bd_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_kria_bd_clk_wiz_0_0 rise@0.000ns - clk_out2_kria_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.112ns (39.161%)  route 0.174ns (60.839%))
  Logic Levels:           0  
  Clock Path Skew:        0.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.403ns
    Source Clock Delay      (SCD):    4.719ns
    Clock Pessimism Removal (CPR):    -0.500ns
  Clock Net Delay (Source):      2.171ns (routing 1.197ns, distribution 0.974ns)
  Clock Net Delay (Destination): 2.496ns (routing 1.302ns, distribution 1.194ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_kria_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  kria_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.458     1.458    kria_bd_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     2.197 r  kria_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.312     2.509    kria_bd_i/clk_wiz_0/inst/clk_out2_kria_bd_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.548 r  kria_bd_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=1722, routed)        2.171     4.719    kria_bd_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X1Y189         FDRE                                         r  kria_bd_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y189         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.112     4.831 r  kria_bd_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[1]/Q
                         net (fo=1, routed)           0.174     5.005    kria_bd_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[2]
    SLICE_X2Y185         SRLC32E                                      r  kria_bd_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][2]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_kria_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  kria_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.611     1.611    kria_bd_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     1.508 r  kria_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.355     1.863    kria_bd_i/clk_wiz_0/inst/clk_out2_kria_bd_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.907 r  kria_bd_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=1722, routed)        2.496     4.403    kria_bd_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X2Y185         SRLC32E                                      r  kria_bd_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][2]_srl32/CLK
                         clock pessimism              0.500     4.903    
    SLICE_X2Y185         SRLC32E (Hold_F6LUT_SLICEM_CLK_D)
                                                      0.070     4.973    kria_bd_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][2]_srl32
  -------------------------------------------------------------------
                         required time                         -4.973    
                         arrival time                           5.005    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 kria_bd_i/pmod_2/U0/gpio_core_1/Not_Dual.ALLOUT0_ND.READ_REG_GEN[4].reg2_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_kria_bd_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            kria_bd_i/pmod_2/U0/ip2bus_data_i_D1_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_kria_bd_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_kria_bd_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_kria_bd_clk_wiz_0_0 rise@0.000ns - clk_out2_kria_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.145ns (56.626%)  route 0.111ns (43.374%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.114ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.297ns
    Source Clock Delay      (SCD):    4.685ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Net Delay (Source):      2.137ns (routing 1.197ns, distribution 0.940ns)
  Clock Net Delay (Destination): 2.390ns (routing 1.302ns, distribution 1.088ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_kria_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  kria_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.458     1.458    kria_bd_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     2.197 r  kria_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.312     2.509    kria_bd_i/clk_wiz_0/inst/clk_out2_kria_bd_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.548 r  kria_bd_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=1722, routed)        2.137     4.685    kria_bd_i/pmod_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X10Y145        FDRE                                         r  kria_bd_i/pmod_2/U0/gpio_core_1/Not_Dual.ALLOUT0_ND.READ_REG_GEN[4].reg2_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y145        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.112     4.797 r  kria_bd_i/pmod_2/U0/gpio_core_1/Not_Dual.ALLOUT0_ND.READ_REG_GEN[4].reg2_reg[28]/Q
                         net (fo=2, routed)           0.080     4.877    kria_bd_i/pmod_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/reg2[3]
    SLICE_X9Y145         LUT5 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.033     4.910 r  kria_bd_i/pmod_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ip2bus_data_i_D1[28]_i_1/O
                         net (fo=1, routed)           0.031     4.941    kria_bd_i/pmod_2/U0/ip2bus_data[28]
    SLICE_X9Y145         FDRE                                         r  kria_bd_i/pmod_2/U0/ip2bus_data_i_D1_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_kria_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  kria_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.611     1.611    kria_bd_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     1.508 r  kria_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.355     1.863    kria_bd_i/clk_wiz_0/inst/clk_out2_kria_bd_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.907 r  kria_bd_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=1722, routed)        2.390     4.297    kria_bd_i/pmod_2/U0/s_axi_aclk
    SLICE_X9Y145         FDRE                                         r  kria_bd_i/pmod_2/U0/ip2bus_data_i_D1_reg[28]/C
                         clock pessimism              0.503     4.800    
    SLICE_X9Y145         FDRE (Hold_FFF_SLICEL_C_D)
                                                      0.101     4.901    kria_bd_i/pmod_2/U0/ip2bus_data_i_D1_reg[28]
  -------------------------------------------------------------------
                         required time                         -4.901    
                         arrival time                           4.941    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 kria_bd_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_kria_bd_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            kria_bd_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][10]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out2_kria_bd_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_kria_bd_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_kria_bd_clk_wiz_0_0 rise@0.000ns - clk_out2_kria_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.114ns (40.426%)  route 0.168ns (59.575%))
  Logic Levels:           0  
  Clock Path Skew:        0.135ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.343ns
    Source Clock Delay      (SCD):    4.708ns
    Clock Pessimism Removal (CPR):    -0.500ns
  Clock Net Delay (Source):      2.160ns (routing 1.197ns, distribution 0.963ns)
  Clock Net Delay (Destination): 2.436ns (routing 1.302ns, distribution 1.134ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_kria_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  kria_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.458     1.458    kria_bd_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     2.197 r  kria_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.312     2.509    kria_bd_i/clk_wiz_0/inst/clk_out2_kria_bd_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.548 r  kria_bd_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=1722, routed)        2.160     4.708    kria_bd_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X0Y185         FDRE                                         r  kria_bd_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y185         FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.114     4.822 r  kria_bd_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[9]/Q
                         net (fo=1, routed)           0.168     4.990    kria_bd_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[10]
    SLICE_X1Y184         SRLC32E                                      r  kria_bd_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][10]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_kria_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  kria_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.611     1.611    kria_bd_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     1.508 r  kria_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.355     1.863    kria_bd_i/clk_wiz_0/inst/clk_out2_kria_bd_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.907 r  kria_bd_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=1722, routed)        2.436     4.343    kria_bd_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X1Y184         SRLC32E                                      r  kria_bd_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][10]_srl32/CLK
                         clock pessimism              0.500     4.843    
    SLICE_X1Y184         SRLC32E (Hold_H6LUT_SLICEM_CLK_D)
                                                      0.104     4.947    kria_bd_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][10]_srl32
  -------------------------------------------------------------------
                         required time                         -4.947    
                         arrival time                           4.990    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 kria_bd_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_kria_bd_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            kria_bd_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][17]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_kria_bd_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_kria_bd_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_kria_bd_clk_wiz_0_0 rise@0.000ns - clk_out2_kria_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.165ns  (logic 0.085ns (51.515%)  route 0.080ns (48.485%))
  Logic Levels:           0  
  Clock Path Skew:        0.083ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.603ns
    Source Clock Delay      (SCD):    2.976ns
    Clock Pessimism Removal (CPR):    -0.456ns
  Clock Net Delay (Source):      1.322ns (routing 0.727ns, distribution 0.595ns)
  Clock Net Delay (Destination): 1.484ns (routing 0.790ns, distribution 0.694ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_kria_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  kria_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.883     0.883    kria_bd_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.566     1.449 r  kria_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.182     1.631    kria_bd_i/clk_wiz_0/inst/clk_out2_kria_bd_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.654 r  kria_bd_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=1722, routed)        1.322     2.976    kria_bd_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X0Y199         FDRE                                         r  kria_bd_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y199         FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.085     3.061 r  kria_bd_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[9]/Q
                         net (fo=1, routed)           0.080     3.141    kria_bd_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[17]
    SLICE_X1Y195         SRL16E                                       r  kria_bd_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][17]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_kria_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  kria_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.964     0.964    kria_bd_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.079     0.885 r  kria_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.208     1.093    kria_bd_i/clk_wiz_0/inst/clk_out2_kria_bd_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.119 r  kria_bd_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=1722, routed)        1.484     2.603    kria_bd_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X1Y195         SRL16E                                       r  kria_bd_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][17]_srl4/CLK
                         clock pessimism              0.456     3.059    
    SLICE_X1Y195         SRL16E (Hold_B5LUT_SLICEM_CLK_D)
                                                      0.038     3.097    kria_bd_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][17]_srl4
  -------------------------------------------------------------------
                         required time                         -3.097    
                         arrival time                           3.141    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 kria_bd_i/pmod_2/U0/gpio_core_1/Not_Dual.ALLOUT0_ND.READ_REG_GEN[0].reg2_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_kria_bd_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            kria_bd_i/pmod_2/U0/ip2bus_data_i_D1_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_kria_bd_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_kria_bd_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_kria_bd_clk_wiz_0_0 rise@0.000ns - clk_out2_kria_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.144ns (56.235%)  route 0.112ns (43.765%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.109ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.290ns
    Source Clock Delay      (SCD):    4.683ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Net Delay (Source):      2.135ns (routing 1.197ns, distribution 0.938ns)
  Clock Net Delay (Destination): 2.383ns (routing 1.302ns, distribution 1.081ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_kria_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  kria_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.458     1.458    kria_bd_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     2.197 r  kria_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.312     2.509    kria_bd_i/clk_wiz_0/inst/clk_out2_kria_bd_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.548 r  kria_bd_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=1722, routed)        2.135     4.683    kria_bd_i/pmod_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X10Y146        FDRE                                         r  kria_bd_i/pmod_2/U0/gpio_core_1/Not_Dual.ALLOUT0_ND.READ_REG_GEN[0].reg2_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y146        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.112     4.795 r  kria_bd_i/pmod_2/U0/gpio_core_1/Not_Dual.ALLOUT0_ND.READ_REG_GEN[0].reg2_reg[24]/Q
                         net (fo=2, routed)           0.081     4.876    kria_bd_i/pmod_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/reg2[7]
    SLICE_X9Y146         LUT5 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.032     4.908 r  kria_bd_i/pmod_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ip2bus_data_i_D1[24]_i_1/O
                         net (fo=1, routed)           0.031     4.939    kria_bd_i/pmod_2/U0/ip2bus_data[24]
    SLICE_X9Y146         FDRE                                         r  kria_bd_i/pmod_2/U0/ip2bus_data_i_D1_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_kria_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  kria_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.611     1.611    kria_bd_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     1.508 r  kria_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.355     1.863    kria_bd_i/clk_wiz_0/inst/clk_out2_kria_bd_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.907 r  kria_bd_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=1722, routed)        2.383     4.290    kria_bd_i/pmod_2/U0/s_axi_aclk
    SLICE_X9Y146         FDRE                                         r  kria_bd_i/pmod_2/U0/ip2bus_data_i_D1_reg[24]/C
                         clock pessimism              0.503     4.793    
    SLICE_X9Y146         FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.101     4.894    kria_bd_i/pmod_2/U0/ip2bus_data_i_D1_reg[24]
  -------------------------------------------------------------------
                         required time                         -4.894    
                         arrival time                           4.939    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 kria_bd_i/pmod_1/U0/ip2bus_data_i_D1_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_kria_bd_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            kria_bd_i/pmod_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_kria_bd_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_kria_bd_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_kria_bd_clk_wiz_0_0 rise@0.000ns - clk_out2_kria_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.112ns (42.264%)  route 0.153ns (57.736%))
  Logic Levels:           0  
  Clock Path Skew:        0.116ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.288ns
    Source Clock Delay      (SCD):    4.675ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Net Delay (Source):      2.127ns (routing 1.197ns, distribution 0.930ns)
  Clock Net Delay (Destination): 2.381ns (routing 1.302ns, distribution 1.079ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_kria_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  kria_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.458     1.458    kria_bd_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     2.197 r  kria_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.312     2.509    kria_bd_i/clk_wiz_0/inst/clk_out2_kria_bd_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.548 r  kria_bd_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=1722, routed)        2.127     4.675    kria_bd_i/pmod_1/U0/s_axi_aclk
    SLICE_X10Y154        FDRE                                         r  kria_bd_i/pmod_1/U0/ip2bus_data_i_D1_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y154        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.112     4.787 r  kria_bd_i/pmod_1/U0/ip2bus_data_i_D1_reg[25]/Q
                         net (fo=1, routed)           0.153     4.940    kria_bd_i/pmod_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[31]_0[6]
    SLICE_X9Y152         FDRE                                         r  kria_bd_i/pmod_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_kria_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  kria_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.611     1.611    kria_bd_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     1.508 r  kria_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.355     1.863    kria_bd_i/clk_wiz_0/inst/clk_out2_kria_bd_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.907 r  kria_bd_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=1722, routed)        2.381     4.288    kria_bd_i/pmod_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X9Y152         FDRE                                         r  kria_bd_i/pmod_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[6]/C
                         clock pessimism              0.503     4.791    
    SLICE_X9Y152         FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.103     4.894    kria_bd_i/pmod_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[6]
  -------------------------------------------------------------------
                         required time                         -4.894    
                         arrival time                           4.940    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 kria_bd_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_kria_bd_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            kria_bd_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out2_kria_bd_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_kria_bd_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_kria_bd_clk_wiz_0_0 rise@0.000ns - clk_out2_kria_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.176ns  (logic 0.085ns (48.295%)  route 0.091ns (51.705%))
  Logic Levels:           0  
  Clock Path Skew:        0.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.607ns
    Source Clock Delay      (SCD):    2.981ns
    Clock Pessimism Removal (CPR):    -0.456ns
  Clock Net Delay (Source):      1.327ns (routing 0.727ns, distribution 0.600ns)
  Clock Net Delay (Destination): 1.488ns (routing 0.790ns, distribution 0.698ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_kria_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  kria_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.883     0.883    kria_bd_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.566     1.449 r  kria_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.182     1.631    kria_bd_i/clk_wiz_0/inst/clk_out2_kria_bd_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.654 r  kria_bd_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=1722, routed)        1.327     2.981    kria_bd_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X0Y184         FDRE                                         r  kria_bd_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y184         FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.085     3.066 r  kria_bd_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/Q
                         net (fo=1, routed)           0.091     3.157    kria_bd_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[8]
    SLICE_X1Y184         SRLC32E                                      r  kria_bd_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_kria_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  kria_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.964     0.964    kria_bd_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.079     0.885 r  kria_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.208     1.093    kria_bd_i/clk_wiz_0/inst/clk_out2_kria_bd_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.119 r  kria_bd_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=1722, routed)        1.488     2.607    kria_bd_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X1Y184         SRLC32E                                      r  kria_bd_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/CLK
                         clock pessimism              0.456     3.063    
    SLICE_X1Y184         SRLC32E (Hold_A6LUT_SLICEM_CLK_D)
                                                      0.039     3.102    kria_bd_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32
  -------------------------------------------------------------------
                         required time                         -3.102    
                         arrival time                           3.157    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 kria_bd_i/pmod_2/U0/ip2bus_data_i_D1_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_kria_bd_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            kria_bd_i/pmod_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_kria_bd_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_kria_bd_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_kria_bd_clk_wiz_0_0 rise@0.000ns - clk_out2_kria_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.216ns  (logic 0.112ns (51.852%)  route 0.104ns (48.148%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.296ns
    Source Clock Delay      (SCD):    4.686ns
    Clock Pessimism Removal (CPR):    -0.447ns
  Clock Net Delay (Source):      2.138ns (routing 1.197ns, distribution 0.941ns)
  Clock Net Delay (Destination): 2.389ns (routing 1.302ns, distribution 1.087ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_kria_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  kria_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.458     1.458    kria_bd_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     2.197 r  kria_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.312     2.509    kria_bd_i/clk_wiz_0/inst/clk_out2_kria_bd_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.548 r  kria_bd_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=1722, routed)        2.138     4.686    kria_bd_i/pmod_2/U0/s_axi_aclk
    SLICE_X9Y145         FDRE                                         r  kria_bd_i/pmod_2/U0/ip2bus_data_i_D1_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y145         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.112     4.798 r  kria_bd_i/pmod_2/U0/ip2bus_data_i_D1_reg[28]/Q
                         net (fo=1, routed)           0.104     4.902    kria_bd_i/pmod_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[31]_0[3]
    SLICE_X9Y146         FDRE                                         r  kria_bd_i/pmod_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_kria_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  kria_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.611     1.611    kria_bd_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     1.508 r  kria_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.355     1.863    kria_bd_i/clk_wiz_0/inst/clk_out2_kria_bd_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.907 r  kria_bd_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=1722, routed)        2.389     4.296    kria_bd_i/pmod_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X9Y146         FDRE                                         r  kria_bd_i/pmod_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[3]/C
                         clock pessimism              0.447     4.743    
    SLICE_X9Y146         FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.101     4.844    kria_bd_i/pmod_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[3]
  -------------------------------------------------------------------
                         required time                         -4.844    
                         arrival time                           4.902    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 kria_bd_i/pmod_2/U0/gpio_core_1/Not_Dual.ALLOUT0_ND.READ_REG_GEN[6].reg2_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_kria_bd_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            kria_bd_i/pmod_2/U0/ip2bus_data_i_D1_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_kria_bd_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_kria_bd_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_kria_bd_clk_wiz_0_0 rise@0.000ns - clk_out2_kria_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.165ns (60.647%)  route 0.107ns (39.353%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.109ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.290ns
    Source Clock Delay      (SCD):    4.683ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Net Delay (Source):      2.135ns (routing 1.197ns, distribution 0.938ns)
  Clock Net Delay (Destination): 2.383ns (routing 1.302ns, distribution 1.081ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_kria_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  kria_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.458     1.458    kria_bd_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     2.197 r  kria_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.312     2.509    kria_bd_i/clk_wiz_0/inst/clk_out2_kria_bd_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.548 r  kria_bd_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=1722, routed)        2.135     4.683    kria_bd_i/pmod_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X10Y146        FDRE                                         r  kria_bd_i/pmod_2/U0/gpio_core_1/Not_Dual.ALLOUT0_ND.READ_REG_GEN[6].reg2_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y146        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.112     4.795 r  kria_bd_i/pmod_2/U0/gpio_core_1/Not_Dual.ALLOUT0_ND.READ_REG_GEN[6].reg2_reg[30]/Q
                         net (fo=2, routed)           0.078     4.873    kria_bd_i/pmod_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/reg2[1]
    SLICE_X9Y146         LUT5 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.053     4.926 r  kria_bd_i/pmod_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ip2bus_data_i_D1[30]_i_1/O
                         net (fo=1, routed)           0.029     4.955    kria_bd_i/pmod_2/U0/ip2bus_data[30]
    SLICE_X9Y146         FDRE                                         r  kria_bd_i/pmod_2/U0/ip2bus_data_i_D1_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_kria_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  kria_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.611     1.611    kria_bd_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     1.508 r  kria_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.355     1.863    kria_bd_i/clk_wiz_0/inst/clk_out2_kria_bd_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.907 r  kria_bd_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=1722, routed)        2.383     4.290    kria_bd_i/pmod_2/U0/s_axi_aclk
    SLICE_X9Y146         FDRE                                         r  kria_bd_i/pmod_2/U0/ip2bus_data_i_D1_reg[30]/C
                         clock pessimism              0.503     4.793    
    SLICE_X9Y146         FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.101     4.894    kria_bd_i/pmod_2/U0/ip2bus_data_i_D1_reg[30]
  -------------------------------------------------------------------
                         required time                         -4.894    
                         arrival time                           4.955    
  -------------------------------------------------------------------
                         slack                                  0.062    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_kria_bd_clk_wiz_0_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { kria_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin          Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     PS8/MAXIGP2ACLK  n/a            3.000         5.000       2.000      PS8_X0Y0      kria_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
Min Period        n/a     SRL16E/CLK       n/a            1.524         5.000       3.476      SLICE_X2Y151  kria_bd_i/proc_sys_reset_2/U0/EXT_LPF/POR_SRL_I/CLK
Min Period        n/a     SRLC32E/CLK      n/a            1.524         5.000       3.476      SLICE_X4Y172  kria_bd_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Min Period        n/a     SRLC32E/CLK      n/a            1.524         5.000       3.476      SLICE_X5Y172  kria_bd_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Min Period        n/a     SRLC32E/CLK      n/a            1.524         5.000       3.476      SLICE_X4Y175  kria_bd_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Min Period        n/a     SRLC32E/CLK      n/a            1.524         5.000       3.476      SLICE_X4Y180  kria_bd_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Min Period        n/a     SRLC32E/CLK      n/a            1.524         5.000       3.476      SLICE_X5Y172  kria_bd_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Min Period        n/a     SRLC32E/CLK      n/a            1.524         5.000       3.476      SLICE_X5Y172  kria_bd_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
Min Period        n/a     SRLC32E/CLK      n/a            1.524         5.000       3.476      SLICE_X5Y176  kria_bd_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
Min Period        n/a     SRLC32E/CLK      n/a            1.524         5.000       3.476      SLICE_X5Y176  kria_bd_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
Low Pulse Width   Slow    PS8/MAXIGP2ACLK  n/a            1.500         2.500       1.000      PS8_X0Y0      kria_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
Low Pulse Width   Fast    PS8/MAXIGP2ACLK  n/a            1.500         2.500       1.000      PS8_X0Y0      kria_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
Low Pulse Width   Slow    SRL16E/CLK       n/a            0.762         2.500       1.738      SLICE_X2Y151  kria_bd_i/proc_sys_reset_2/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK       n/a            0.762         2.500       1.738      SLICE_X2Y151  kria_bd_i/proc_sys_reset_2/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    SRLC32E/CLK      n/a            0.762         2.500       1.738      SLICE_X4Y172  kria_bd_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK      n/a            0.762         2.500       1.738      SLICE_X4Y172  kria_bd_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK      n/a            0.762         2.500       1.738      SLICE_X5Y172  kria_bd_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK      n/a            0.762         2.500       1.738      SLICE_X5Y172  kria_bd_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK      n/a            0.762         2.500       1.738      SLICE_X4Y175  kria_bd_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK      n/a            0.762         2.500       1.738      SLICE_X4Y175  kria_bd_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    PS8/MAXIGP2ACLK  n/a            1.500         2.500       1.000      PS8_X0Y0      kria_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
High Pulse Width  Fast    PS8/MAXIGP2ACLK  n/a            1.500         2.500       1.000      PS8_X0Y0      kria_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
High Pulse Width  Slow    SRL16E/CLK       n/a            0.762         2.500       1.738      SLICE_X2Y151  kria_bd_i/proc_sys_reset_2/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK       n/a            0.762         2.500       1.738      SLICE_X2Y151  kria_bd_i/proc_sys_reset_2/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    SRLC32E/CLK      n/a            0.762         2.500       1.738      SLICE_X4Y172  kria_bd_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK      n/a            0.762         2.500       1.738      SLICE_X4Y172  kria_bd_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK      n/a            0.762         2.500       1.738      SLICE_X5Y172  kria_bd_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK      n/a            0.762         2.500       1.738      SLICE_X5Y172  kria_bd_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK      n/a            0.762         2.500       1.738      SLICE_X4Y175  kria_bd_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK      n/a            0.762         2.500       1.738      SLICE_X4Y175  kria_bd_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out2_kria_bd_clk_wiz_0_0

Max Delay            61 Endpoints
Min Delay            61 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pmod3_io[1]
                            (input port)
  Destination:            kria_bd_i/pmod_3/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_kria_bd_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.555ns  (logic 1.252ns (35.212%)  route 2.303ns (64.788%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        4.691ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.691ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Destination): 2.143ns (routing 1.197ns, distribution 0.946ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AF12                                              0.000     0.000 r  pmod3_io[1] (INOUT)
                         net (fo=1, unset)            0.000     0.000    pmod3_io_tri_iobuf_1/IO
    AF12                 INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.252     1.252 r  pmod3_io_tri_iobuf_1/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.252    pmod3_io_tri_iobuf_1/OUT
    AF12                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.252 r  pmod3_io_tri_iobuf_1/IBUFCTRL_INST/O
                         net (fo=1, routed)           2.303     3.555    kria_bd_i/pmod_3/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[1]
    SLICE_X10Y139        FDRE                                         r  kria_bd_i/pmod_3/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_kria_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  kria_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.458     1.458    kria_bd_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     2.197 r  kria_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.312     2.509    kria_bd_i/clk_wiz_0/inst/clk_out2_kria_bd_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.548 r  kria_bd_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=1722, routed)        2.143     4.691    kria_bd_i/pmod_3/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X10Y139        FDRE                                         r  kria_bd_i/pmod_3/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 pmod3_io[3]
                            (input port)
  Destination:            kria_bd_i/pmod_3/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_kria_bd_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.289ns  (logic 1.251ns (38.029%)  route 2.038ns (61.971%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        4.694ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.694ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Destination): 2.146ns (routing 1.197ns, distribution 0.949ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AH10                                              0.000     0.000 r  pmod3_io[3] (INOUT)
                         net (fo=1, unset)            0.000     0.000    pmod3_io_tri_iobuf_3/IO
    AH10                 INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.251     1.251 r  pmod3_io_tri_iobuf_3/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.251    pmod3_io_tri_iobuf_3/OUT
    AH10                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.251 r  pmod3_io_tri_iobuf_3/IBUFCTRL_INST/O
                         net (fo=1, routed)           2.038     3.289    kria_bd_i/pmod_3/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[3]
    SLICE_X10Y135        FDRE                                         r  kria_bd_i/pmod_3/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_kria_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  kria_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.458     1.458    kria_bd_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     2.197 r  kria_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.312     2.509    kria_bd_i/clk_wiz_0/inst/clk_out2_kria_bd_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.548 r  kria_bd_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=1722, routed)        2.146     4.694    kria_bd_i/pmod_3/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X10Y135        FDRE                                         r  kria_bd_i/pmod_3/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 pmod3_io[5]
                            (input port)
  Destination:            kria_bd_i/pmod_3/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_kria_bd_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.281ns  (logic 1.245ns (37.943%)  route 2.036ns (62.057%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        4.692ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.692ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Destination): 2.144ns (routing 1.197ns, distribution 0.947ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AG11                                              0.000     0.000 r  pmod3_io[5] (INOUT)
                         net (fo=1, unset)            0.000     0.000    pmod3_io_tri_iobuf_5/IO
    AG11                 INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.245     1.245 r  pmod3_io_tri_iobuf_5/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.245    pmod3_io_tri_iobuf_5/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.245 r  pmod3_io_tri_iobuf_5/IBUFCTRL_INST/O
                         net (fo=1, routed)           2.036     3.281    kria_bd_i/pmod_3/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[5]
    SLICE_X9Y136         FDRE                                         r  kria_bd_i/pmod_3/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_kria_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  kria_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.458     1.458    kria_bd_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     2.197 r  kria_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.312     2.509    kria_bd_i/clk_wiz_0/inst/clk_out2_kria_bd_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.548 r  kria_bd_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=1722, routed)        2.144     4.692    kria_bd_i/pmod_3/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X9Y136         FDRE                                         r  kria_bd_i/pmod_3/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 pmod3_io[2]
                            (input port)
  Destination:            kria_bd_i/pmod_3/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_kria_bd_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.267ns  (logic 1.247ns (38.168%)  route 2.020ns (61.832%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        4.681ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.681ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Destination): 2.133ns (routing 1.197ns, distribution 0.936ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AG10                                              0.000     0.000 r  pmod3_io[2] (INOUT)
                         net (fo=1, unset)            0.000     0.000    pmod3_io_tri_iobuf_2/IO
    AG10                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.247     1.247 r  pmod3_io_tri_iobuf_2/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.247    pmod3_io_tri_iobuf_2/OUT
    AG10                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.247 r  pmod3_io_tri_iobuf_2/IBUFCTRL_INST/O
                         net (fo=1, routed)           2.020     3.267    kria_bd_i/pmod_3/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[2]
    SLICE_X7Y136         FDRE                                         r  kria_bd_i/pmod_3/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_kria_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  kria_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.458     1.458    kria_bd_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     2.197 r  kria_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.312     2.509    kria_bd_i/clk_wiz_0/inst/clk_out2_kria_bd_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.548 r  kria_bd_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=1722, routed)        2.133     4.681    kria_bd_i/pmod_3/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X7Y136         FDRE                                         r  kria_bd_i/pmod_3/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 pmod4_io[1]
                            (input port)
  Destination:            kria_bd_i/pmod_4/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_kria_bd_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.236ns  (logic 1.243ns (38.413%)  route 1.993ns (61.587%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        4.697ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.697ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Destination): 2.149ns (routing 1.197ns, distribution 0.952ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AD12                                              0.000     0.000 r  pmod4_io[1] (INOUT)
                         net (fo=1, unset)            0.000     0.000    pmod4_io_tri_iobuf_1/IO
    AD12                 INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.243     1.243 r  pmod4_io_tri_iobuf_1/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.243    pmod4_io_tri_iobuf_1/OUT
    AD12                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.243 r  pmod4_io_tri_iobuf_1/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.993     3.236    kria_bd_i/pmod_4/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[1]
    SLICE_X11Y141        FDRE                                         r  kria_bd_i/pmod_4/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_kria_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  kria_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.458     1.458    kria_bd_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     2.197 r  kria_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.312     2.509    kria_bd_i/clk_wiz_0/inst/clk_out2_kria_bd_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.548 r  kria_bd_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=1722, routed)        2.149     4.697    kria_bd_i/pmod_4/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X11Y141        FDRE                                         r  kria_bd_i/pmod_4/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 pmod4_io[2]
                            (input port)
  Destination:            kria_bd_i/pmod_4/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_kria_bd_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.213ns  (logic 1.247ns (38.811%)  route 1.966ns (61.189%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        4.694ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.694ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Destination): 2.146ns (routing 1.197ns, distribution 0.949ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AE10                                              0.000     0.000 r  pmod4_io[2] (INOUT)
                         net (fo=1, unset)            0.000     0.000    pmod4_io_tri_iobuf_2/IO
    AE10                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.247     1.247 r  pmod4_io_tri_iobuf_2/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.247    pmod4_io_tri_iobuf_2/OUT
    AE10                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.247 r  pmod4_io_tri_iobuf_2/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.966     3.213    kria_bd_i/pmod_4/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[2]
    SLICE_X8Y143         FDRE                                         r  kria_bd_i/pmod_4/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_kria_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  kria_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.458     1.458    kria_bd_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     2.197 r  kria_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.312     2.509    kria_bd_i/clk_wiz_0/inst/clk_out2_kria_bd_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.548 r  kria_bd_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=1722, routed)        2.146     4.694    kria_bd_i/pmod_4/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X8Y143         FDRE                                         r  kria_bd_i/pmod_4/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 pmod3_io[4]
                            (input port)
  Destination:            kria_bd_i/pmod_3/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_kria_bd_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.204ns  (logic 1.242ns (38.759%)  route 1.962ns (61.241%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        4.693ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.693ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Destination): 2.145ns (routing 1.197ns, distribution 0.948ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AF11                                              0.000     0.000 r  pmod3_io[4] (INOUT)
                         net (fo=1, unset)            0.000     0.000    pmod3_io_tri_iobuf_4/IO
    AF11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.242     1.242 r  pmod3_io_tri_iobuf_4/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.242    pmod3_io_tri_iobuf_4/OUT
    AF11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.242 r  pmod3_io_tri_iobuf_4/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.962     3.204    kria_bd_i/pmod_3/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[4]
    SLICE_X10Y137        FDRE                                         r  kria_bd_i/pmod_3/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_kria_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  kria_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.458     1.458    kria_bd_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     2.197 r  kria_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.312     2.509    kria_bd_i/clk_wiz_0/inst/clk_out2_kria_bd_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.548 r  kria_bd_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=1722, routed)        2.145     4.693    kria_bd_i/pmod_3/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X10Y137        FDRE                                         r  kria_bd_i/pmod_3/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 pmod3_io[7]
                            (input port)
  Destination:            kria_bd_i/pmod_3/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[7].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_kria_bd_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.198ns  (logic 1.252ns (39.142%)  route 1.946ns (60.858%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        4.692ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.692ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Destination): 2.144ns (routing 1.197ns, distribution 0.947ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AH11                                              0.000     0.000 r  pmod3_io[7] (INOUT)
                         net (fo=1, unset)            0.000     0.000    pmod3_io_tri_iobuf_7/IO
    AH11                 INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.252     1.252 r  pmod3_io_tri_iobuf_7/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.252    pmod3_io_tri_iobuf_7/OUT
    AH11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.252 r  pmod3_io_tri_iobuf_7/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.946     3.198    kria_bd_i/pmod_3/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[7]
    SLICE_X10Y138        FDRE                                         r  kria_bd_i/pmod_3/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[7].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_kria_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  kria_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.458     1.458    kria_bd_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     2.197 r  kria_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.312     2.509    kria_bd_i/clk_wiz_0/inst/clk_out2_kria_bd_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.548 r  kria_bd_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=1722, routed)        2.144     4.692    kria_bd_i/pmod_3/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X10Y138        FDRE                                         r  kria_bd_i/pmod_3/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[7].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 pmod3_io[6]
                            (input port)
  Destination:            kria_bd_i/pmod_3/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_kria_bd_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.193ns  (logic 1.250ns (39.156%)  route 1.943ns (60.844%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        4.700ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.700ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Destination): 2.152ns (routing 1.197ns, distribution 0.955ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AH12                                              0.000     0.000 r  pmod3_io[6] (INOUT)
                         net (fo=1, unset)            0.000     0.000    pmod3_io_tri_iobuf_6/IO
    AH12                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.250     1.250 r  pmod3_io_tri_iobuf_6/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.250    pmod3_io_tri_iobuf_6/OUT
    AH12                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.250 r  pmod3_io_tri_iobuf_6/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.943     3.193    kria_bd_i/pmod_3/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[6]
    SLICE_X8Y137         FDRE                                         r  kria_bd_i/pmod_3/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_kria_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  kria_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.458     1.458    kria_bd_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     2.197 r  kria_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.312     2.509    kria_bd_i/clk_wiz_0/inst/clk_out2_kria_bd_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.548 r  kria_bd_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=1722, routed)        2.152     4.700    kria_bd_i/pmod_3/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X8Y137         FDRE                                         r  kria_bd_i/pmod_3/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 pmod4_io[3]
                            (input port)
  Destination:            kria_bd_i/pmod_4/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_kria_bd_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.133ns  (logic 1.249ns (39.860%)  route 1.884ns (60.140%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        4.666ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.666ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Destination): 2.118ns (routing 1.197ns, distribution 0.921ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AF10                                              0.000     0.000 r  pmod4_io[3] (INOUT)
                         net (fo=1, unset)            0.000     0.000    pmod4_io_tri_iobuf_3/IO
    AF10                 INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.249     1.249 r  pmod4_io_tri_iobuf_3/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.249    pmod4_io_tri_iobuf_3/OUT
    AF10                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.249 r  pmod4_io_tri_iobuf_3/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.884     3.133    kria_bd_i/pmod_4/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[3]
    SLICE_X6Y137         FDRE                                         r  kria_bd_i/pmod_4/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_kria_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  kria_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.458     1.458    kria_bd_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.739     2.197 r  kria_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.312     2.509    kria_bd_i/clk_wiz_0/inst/clk_out2_kria_bd_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.548 r  kria_bd_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=1722, routed)        2.118     4.666    kria_bd_i/pmod_4/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X6Y137         FDRE                                         r  kria_bd_i/pmod_4/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 kria_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                            (internal pin)
  Destination:            kria_bd_i/proc_sys_reset_2/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_kria_bd_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.803ns  (logic 0.021ns (2.617%)  route 0.782ns (97.383%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Destination): 1.411ns (routing 0.790ns, distribution 0.621ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8                          0.000     0.000 f  kria_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                         net (fo=2, routed)           0.666     0.666    kria_bd_i/proc_sys_reset_2/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X2Y151         LUT1 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.021     0.687 r  kria_bd_i/proc_sys_reset_2/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.116     0.803    kria_bd_i/proc_sys_reset_2/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X2Y151         FDRE                                         r  kria_bd_i/proc_sys_reset_2/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_kria_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  kria_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.964     0.964    kria_bd_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.079     0.885 r  kria_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.208     1.093    kria_bd_i/clk_wiz_0/inst/clk_out2_kria_bd_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.119 r  kria_bd_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=1722, routed)        1.411     2.530    kria_bd_i/proc_sys_reset_2/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X2Y151         FDRE                                         r  kria_bd_i/proc_sys_reset_2/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 pmod1_io[1]
                            (input port)
  Destination:            kria_bd_i/pmod_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_kria_bd_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.334ns  (logic 1.079ns (80.879%)  route 0.255ns (19.121%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        2.523ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.523ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.404ns (routing 0.790ns, distribution 0.614ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E10                                               0.000     0.000 r  pmod1_io[1] (INOUT)
                         net (fo=1, unset)            0.000     0.000    pmod1_io_tri_iobuf_1/IO
    E10                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.079     1.079 r  pmod1_io_tri_iobuf_1/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.079    pmod1_io_tri_iobuf_1/OUT
    E10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.079 r  pmod1_io_tri_iobuf_1/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.255     1.334    kria_bd_i/pmod_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[1]
    SLICE_X9Y151         FDRE                                         r  kria_bd_i/pmod_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_kria_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  kria_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.964     0.964    kria_bd_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.079     0.885 r  kria_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.208     1.093    kria_bd_i/clk_wiz_0/inst/clk_out2_kria_bd_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.119 r  kria_bd_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=1722, routed)        1.404     2.523    kria_bd_i/pmod_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X9Y151         FDRE                                         r  kria_bd_i/pmod_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 pmod1_io[5]
                            (input port)
  Destination:            kria_bd_i/pmod_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_kria_bd_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.336ns  (logic 1.059ns (79.262%)  route 0.277ns (20.738%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        2.544ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.544ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.425ns (routing 0.790ns, distribution 0.635ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E12                                               0.000     0.000 r  pmod1_io[5] (INOUT)
                         net (fo=1, unset)            0.000     0.000    pmod1_io_tri_iobuf_5/IO
    E12                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.059     1.059 r  pmod1_io_tri_iobuf_5/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.059    pmod1_io_tri_iobuf_5/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.059 r  pmod1_io_tri_iobuf_5/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.277     1.336    kria_bd_i/pmod_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[5]
    SLICE_X8Y155         FDRE                                         r  kria_bd_i/pmod_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_kria_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  kria_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.964     0.964    kria_bd_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.079     0.885 r  kria_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.208     1.093    kria_bd_i/clk_wiz_0/inst/clk_out2_kria_bd_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.119 r  kria_bd_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=1722, routed)        1.425     2.544    kria_bd_i/pmod_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X8Y155         FDRE                                         r  kria_bd_i/pmod_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 pmod1_io[2]
                            (input port)
  Destination:            kria_bd_i/pmod_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_kria_bd_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.342ns  (logic 1.078ns (80.333%)  route 0.264ns (19.667%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        2.536ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.536ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.417ns (routing 0.790ns, distribution 0.627ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D10                                               0.000     0.000 r  pmod1_io[2] (INOUT)
                         net (fo=1, unset)            0.000     0.000    pmod1_io_tri_iobuf_2/IO
    D10                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.078     1.078 r  pmod1_io_tri_iobuf_2/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.078    pmod1_io_tri_iobuf_2/OUT
    D10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.078 r  pmod1_io_tri_iobuf_2/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.264     1.342    kria_bd_i/pmod_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[2]
    SLICE_X9Y153         FDRE                                         r  kria_bd_i/pmod_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_kria_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  kria_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.964     0.964    kria_bd_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.079     0.885 r  kria_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.208     1.093    kria_bd_i/clk_wiz_0/inst/clk_out2_kria_bd_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.119 r  kria_bd_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=1722, routed)        1.417     2.536    kria_bd_i/pmod_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X9Y153         FDRE                                         r  kria_bd_i/pmod_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 pmod1_io[3]
                            (input port)
  Destination:            kria_bd_i/pmod_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_kria_bd_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.347ns  (logic 1.071ns (79.516%)  route 0.276ns (20.484%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        2.539ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.539ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.420ns (routing 0.790ns, distribution 0.630ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C11                                               0.000     0.000 r  pmod1_io[3] (INOUT)
                         net (fo=1, unset)            0.000     0.000    pmod1_io_tri_iobuf_3/IO
    C11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.071     1.071 r  pmod1_io_tri_iobuf_3/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.071    pmod1_io_tri_iobuf_3/OUT
    C11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.071 r  pmod1_io_tri_iobuf_3/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.276     1.347    kria_bd_i/pmod_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[3]
    SLICE_X10Y159        FDRE                                         r  kria_bd_i/pmod_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_kria_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  kria_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.964     0.964    kria_bd_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.079     0.885 r  kria_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.208     1.093    kria_bd_i/clk_wiz_0/inst/clk_out2_kria_bd_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.119 r  kria_bd_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=1722, routed)        1.420     2.539    kria_bd_i/pmod_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X10Y159        FDRE                                         r  kria_bd_i/pmod_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 pmod2_io[6]
                            (input port)
  Destination:            kria_bd_i/pmod_2/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_kria_bd_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.359ns  (logic 1.063ns (78.213%)  route 0.296ns (21.787%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        2.548ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.548ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.429ns (routing 0.790ns, distribution 0.639ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F12                                               0.000     0.000 r  pmod2_io[6] (INOUT)
                         net (fo=1, unset)            0.000     0.000    pmod2_io_tri_iobuf_6/IO
    F12                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.063     1.063 r  pmod2_io_tri_iobuf_6/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.063    pmod2_io_tri_iobuf_6/OUT
    F12                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.063 r  pmod2_io_tri_iobuf_6/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     1.359    kria_bd_i/pmod_2/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[6]
    SLICE_X11Y144        FDRE                                         r  kria_bd_i/pmod_2/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_kria_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  kria_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.964     0.964    kria_bd_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.079     0.885 r  kria_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.208     1.093    kria_bd_i/clk_wiz_0/inst/clk_out2_kria_bd_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.119 r  kria_bd_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=1722, routed)        1.429     2.548    kria_bd_i/pmod_2/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X11Y144        FDRE                                         r  kria_bd_i/pmod_2/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 pmod2_io[3]
                            (input port)
  Destination:            kria_bd_i/pmod_2/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_kria_bd_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.363ns  (logic 1.054ns (77.331%)  route 0.309ns (22.669%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        2.544ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.544ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.425ns (routing 0.790ns, distribution 0.635ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K12                                               0.000     0.000 r  pmod2_io[3] (INOUT)
                         net (fo=1, unset)            0.000     0.000    pmod2_io_tri_iobuf_3/IO
    K12                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.054     1.054 r  pmod2_io_tri_iobuf_3/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.054    pmod2_io_tri_iobuf_3/OUT
    K12                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.054 r  pmod2_io_tri_iobuf_3/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.309     1.363    kria_bd_i/pmod_2/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[3]
    SLICE_X10Y141        FDRE                                         r  kria_bd_i/pmod_2/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_kria_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  kria_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.964     0.964    kria_bd_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.079     0.885 r  kria_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.208     1.093    kria_bd_i/clk_wiz_0/inst/clk_out2_kria_bd_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.119 r  kria_bd_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=1722, routed)        1.425     2.544    kria_bd_i/pmod_2/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X10Y141        FDRE                                         r  kria_bd_i/pmod_2/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 pmod2_io[7]
                            (input port)
  Destination:            kria_bd_i/pmod_2/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[7].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_kria_bd_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.366ns  (logic 1.063ns (77.820%)  route 0.303ns (22.180%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        2.546ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.546ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.427ns (routing 0.790ns, distribution 0.637ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F11                                               0.000     0.000 r  pmod2_io[7] (INOUT)
                         net (fo=1, unset)            0.000     0.000    pmod2_io_tri_iobuf_7/IO
    F11                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.063     1.063 r  pmod2_io_tri_iobuf_7/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.063    pmod2_io_tri_iobuf_7/OUT
    F11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.063 r  pmod2_io_tri_iobuf_7/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.303     1.366    kria_bd_i/pmod_2/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[7]
    SLICE_X11Y146        FDRE                                         r  kria_bd_i/pmod_2/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[7].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_kria_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  kria_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.964     0.964    kria_bd_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.079     0.885 r  kria_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.208     1.093    kria_bd_i/clk_wiz_0/inst/clk_out2_kria_bd_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.119 r  kria_bd_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=1722, routed)        1.427     2.546    kria_bd_i/pmod_2/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X11Y146        FDRE                                         r  kria_bd_i/pmod_2/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[7].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 pmod1_io[6]
                            (input port)
  Destination:            kria_bd_i/pmod_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_kria_bd_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.367ns  (logic 1.059ns (77.473%)  route 0.308ns (22.527%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        2.529ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.529ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.410ns (routing 0.790ns, distribution 0.620ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D11                                               0.000     0.000 r  pmod1_io[6] (INOUT)
                         net (fo=1, unset)            0.000     0.000    pmod1_io_tri_iobuf_6/IO
    D11                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.059     1.059 r  pmod1_io_tri_iobuf_6/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.059    pmod1_io_tri_iobuf_6/OUT
    D11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.059 r  pmod1_io_tri_iobuf_6/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.308     1.367    kria_bd_i/pmod_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[6]
    SLICE_X6Y160         FDRE                                         r  kria_bd_i/pmod_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_kria_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  kria_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.964     0.964    kria_bd_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.079     0.885 r  kria_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.208     1.093    kria_bd_i/clk_wiz_0/inst/clk_out2_kria_bd_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.119 r  kria_bd_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=1722, routed)        1.410     2.529    kria_bd_i/pmod_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X6Y160         FDRE                                         r  kria_bd_i/pmod_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 rpi_gpio[14]
                            (input port)
  Destination:            kria_bd_i/rpi_gpio/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[14].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_kria_bd_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.385ns  (logic 1.020ns (73.637%)  route 0.365ns (26.363%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        2.558ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.558ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.439ns (routing 0.790ns, distribution 0.649ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  rpi_gpio[14] (INOUT)
                         net (fo=1, unset)            0.000     0.000    rpi_gpio_tri_iobuf_14/IO
    W14                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.020     1.020 r  rpi_gpio_tri_iobuf_14/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.020    rpi_gpio_tri_iobuf_14/OUT
    W14                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.020 r  rpi_gpio_tri_iobuf_14/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.365     1.385    kria_bd_i/rpi_gpio/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[14]
    SLICE_X8Y127         FDRE                                         r  kria_bd_i/rpi_gpio/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[14].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_kria_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  kria_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.964     0.964    kria_bd_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.079     0.885 r  kria_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.208     1.093    kria_bd_i/clk_wiz_0/inst/clk_out2_kria_bd_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.119 r  kria_bd_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=1722, routed)        1.439     2.558    kria_bd_i/rpi_gpio/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X8Y127         FDRE                                         r  kria_bd_i/rpi_gpio/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[14].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out2_kria_bd_clk_wiz_0_0
  To Clock:  

Max Delay            60 Endpoints
Min Delay            60 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 kria_bd_i/pmod_3/U0/gpio_core_1/Not_Dual.gpio_OE_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_kria_bd_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pmod3_io[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.457ns  (logic 6.027ns (71.261%)  route 2.430ns (28.739%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      2.404ns (routing 1.302ns, distribution 1.102ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_kria_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  kria_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.611     1.611    kria_bd_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     1.508 r  kria_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.355     1.863    kria_bd_i/clk_wiz_0/inst/clk_out2_kria_bd_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.907 r  kria_bd_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=1722, routed)        2.404     4.311    kria_bd_i/pmod_3/U0/gpio_core_1/s_axi_aclk
    SLICE_X8Y139         FDSE                                         r  kria_bd_i/pmod_3/U0/gpio_core_1/Not_Dual.gpio_OE_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y139         FDSE (Prop_AFF_SLICEM_C_Q)
                                                      0.113     4.424 r  kria_bd_i/pmod_3/U0/gpio_core_1/Not_Dual.gpio_OE_reg[0]/Q
                         net (fo=4, routed)           2.430     6.854    pmod3_io_tri_iobuf_7/T
    AH11                 OBUFT (TriStatD_OUTBUF_HDIOB_S_T_O)
                                                      5.914    12.768 r  pmod3_io_tri_iobuf_7/OBUFT/O
                         net (fo=1, unset)            0.000    12.768    pmod3_io[7]
    AH11                                                              r  pmod3_io[7] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 kria_bd_i/pmod_3/U0/gpio_core_1/Not_Dual.gpio_OE_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_kria_bd_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pmod3_io[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.360ns  (logic 6.031ns (72.141%)  route 2.329ns (27.859%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      2.404ns (routing 1.302ns, distribution 1.102ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_kria_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  kria_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.611     1.611    kria_bd_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     1.508 r  kria_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.355     1.863    kria_bd_i/clk_wiz_0/inst/clk_out2_kria_bd_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.907 r  kria_bd_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=1722, routed)        2.404     4.311    kria_bd_i/pmod_3/U0/gpio_core_1/s_axi_aclk
    SLICE_X8Y139         FDSE                                         r  kria_bd_i/pmod_3/U0/gpio_core_1/Not_Dual.gpio_OE_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y139         FDSE (Prop_AFF2_SLICEM_C_Q)
                                                      0.118     4.429 r  kria_bd_i/pmod_3/U0/gpio_core_1/Not_Dual.gpio_OE_reg[4]/Q
                         net (fo=4, routed)           2.329     6.758    pmod3_io_tri_iobuf_3/T
    AH10                 OBUFT (TriStatD_OUTBUF_HDIOB_S_T_O)
                                                      5.913    12.670 r  pmod3_io_tri_iobuf_3/OBUFT/O
                         net (fo=1, unset)            0.000    12.670    pmod3_io[3]
    AH10                                                              r  pmod3_io[3] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 kria_bd_i/pmod_3/U0/gpio_core_1/Not_Dual.gpio_OE_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_kria_bd_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pmod3_io[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.283ns  (logic 6.016ns (72.627%)  route 2.267ns (27.373%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      2.405ns (routing 1.302ns, distribution 1.103ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_kria_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  kria_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.611     1.611    kria_bd_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     1.508 r  kria_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.355     1.863    kria_bd_i/clk_wiz_0/inst/clk_out2_kria_bd_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.907 r  kria_bd_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=1722, routed)        2.405     4.312    kria_bd_i/pmod_3/U0/gpio_core_1/s_axi_aclk
    SLICE_X8Y138         FDSE                                         r  kria_bd_i/pmod_3/U0/gpio_core_1/Not_Dual.gpio_OE_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y138         FDSE (Prop_BFF_SLICEM_C_Q)
                                                      0.112     4.424 r  kria_bd_i/pmod_3/U0/gpio_core_1/Not_Dual.gpio_OE_reg[3]/Q
                         net (fo=4, routed)           2.267     6.691    pmod3_io_tri_iobuf_4/T
    AF11                 OBUFT (TriStatD_OUTBUF_HDIOB_M_T_O)
                                                      5.904    12.595 r  pmod3_io_tri_iobuf_4/OBUFT/O
                         net (fo=1, unset)            0.000    12.595    pmod3_io[4]
    AF11                                                              r  pmod3_io[4] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 kria_bd_i/pmod_3/U0/gpio_core_1/Not_Dual.gpio_OE_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_kria_bd_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pmod3_io[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.234ns  (logic 6.026ns (73.190%)  route 2.207ns (26.810%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      2.404ns (routing 1.302ns, distribution 1.102ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_kria_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  kria_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.611     1.611    kria_bd_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     1.508 r  kria_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.355     1.863    kria_bd_i/clk_wiz_0/inst/clk_out2_kria_bd_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.907 r  kria_bd_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=1722, routed)        2.404     4.311    kria_bd_i/pmod_3/U0/gpio_core_1/s_axi_aclk
    SLICE_X8Y139         FDSE                                         r  kria_bd_i/pmod_3/U0/gpio_core_1/Not_Dual.gpio_OE_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y139         FDSE (Prop_BFF_SLICEM_C_Q)
                                                      0.112     4.423 r  kria_bd_i/pmod_3/U0/gpio_core_1/Not_Dual.gpio_OE_reg[7]/Q
                         net (fo=4, routed)           2.207     6.630    pmod3_io_tri_iobuf_0/T
    AE12                 OBUFT (TriStatD_OUTBUF_HDIOB_M_T_O)
                                                      5.914    12.545 r  pmod3_io_tri_iobuf_0/OBUFT/O
                         net (fo=1, unset)            0.000    12.545    pmod3_io[0]
    AE12                                                              r  pmod3_io[0] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 kria_bd_i/pmod_3/U0/gpio_core_1/Not_Dual.gpio_OE_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_kria_bd_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pmod3_io[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.189ns  (logic 6.023ns (73.553%)  route 2.166ns (26.447%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      2.405ns (routing 1.302ns, distribution 1.103ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_kria_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  kria_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.611     1.611    kria_bd_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     1.508 r  kria_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.355     1.863    kria_bd_i/clk_wiz_0/inst/clk_out2_kria_bd_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.907 r  kria_bd_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=1722, routed)        2.405     4.312    kria_bd_i/pmod_3/U0/gpio_core_1/s_axi_aclk
    SLICE_X8Y138         FDSE                                         r  kria_bd_i/pmod_3/U0/gpio_core_1/Not_Dual.gpio_OE_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y138         FDSE (Prop_CFF_SLICEM_C_Q)
                                                      0.116     4.428 r  kria_bd_i/pmod_3/U0/gpio_core_1/Not_Dual.gpio_OE_reg[2]/Q
                         net (fo=4, routed)           2.166     6.593    pmod3_io_tri_iobuf_5/T
    AG11                 OBUFT (TriStatD_OUTBUF_HDIOB_S_T_O)
                                                      5.907    12.500 r  pmod3_io_tri_iobuf_5/OBUFT/O
                         net (fo=1, unset)            0.000    12.500    pmod3_io[5]
    AG11                                                              r  pmod3_io[5] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 kria_bd_i/pmod_4/U0/gpio_core_1/Not_Dual.gpio_OE_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_kria_bd_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pmod4_io[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.188ns  (logic 6.027ns (73.613%)  route 2.160ns (26.387%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      2.404ns (routing 1.302ns, distribution 1.102ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_kria_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  kria_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.611     1.611    kria_bd_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     1.508 r  kria_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.355     1.863    kria_bd_i/clk_wiz_0/inst/clk_out2_kria_bd_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.907 r  kria_bd_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=1722, routed)        2.404     4.311    kria_bd_i/pmod_4/U0/gpio_core_1/s_axi_aclk
    SLICE_X8Y138         FDSE                                         r  kria_bd_i/pmod_4/U0/gpio_core_1/Not_Dual.gpio_OE_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y138         FDSE (Prop_FFF_SLICEM_C_Q)
                                                      0.112     4.423 r  kria_bd_i/pmod_4/U0/gpio_core_1/Not_Dual.gpio_OE_reg[3]/Q
                         net (fo=4, routed)           2.160     6.583    pmod4_io_tri_iobuf_4/T
    AD11                 OBUFT (TriStatD_OUTBUF_HDIOB_M_T_O)
                                                      5.915    12.498 r  pmod4_io_tri_iobuf_4/OBUFT/O
                         net (fo=1, unset)            0.000    12.498    pmod4_io[4]
    AD11                                                              r  pmod4_io[4] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 kria_bd_i/pmod_4/U0/gpio_core_1/Not_Dual.gpio_OE_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_kria_bd_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pmod4_io[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.055ns  (logic 6.027ns (74.820%)  route 2.028ns (25.180%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      2.403ns (routing 1.302ns, distribution 1.101ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_kria_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  kria_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.611     1.611    kria_bd_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     1.508 r  kria_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.355     1.863    kria_bd_i/clk_wiz_0/inst/clk_out2_kria_bd_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.907 r  kria_bd_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=1722, routed)        2.403     4.310    kria_bd_i/pmod_4/U0/gpio_core_1/s_axi_aclk
    SLICE_X8Y139         FDSE                                         r  kria_bd_i/pmod_4/U0/gpio_core_1/Not_Dual.gpio_OE_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y139         FDSE (Prop_GFF_SLICEM_C_Q)
                                                      0.116     4.426 r  kria_bd_i/pmod_4/U0/gpio_core_1/Not_Dual.gpio_OE_reg[4]/Q
                         net (fo=4, routed)           2.028     6.454    pmod4_io_tri_iobuf_3/T
    AF10                 OBUFT (TriStatD_OUTBUF_HDIOB_S_T_O)
                                                      5.911    12.365 r  pmod4_io_tri_iobuf_3/OBUFT/O
                         net (fo=1, unset)            0.000    12.365    pmod4_io[3]
    AF10                                                              r  pmod4_io[3] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 kria_bd_i/pmod_4/U0/gpio_core_1/Not_Dual.gpio_OE_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_kria_bd_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pmod4_io[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.054ns  (logic 6.022ns (74.774%)  route 2.032ns (25.226%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      2.404ns (routing 1.302ns, distribution 1.102ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_kria_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  kria_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.611     1.611    kria_bd_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     1.508 r  kria_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.355     1.863    kria_bd_i/clk_wiz_0/inst/clk_out2_kria_bd_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.907 r  kria_bd_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=1722, routed)        2.404     4.311    kria_bd_i/pmod_4/U0/gpio_core_1/s_axi_aclk
    SLICE_X8Y138         FDSE                                         r  kria_bd_i/pmod_4/U0/gpio_core_1/Not_Dual.gpio_OE_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y138         FDSE (Prop_EFF_SLICEM_C_Q)
                                                      0.113     4.424 r  kria_bd_i/pmod_4/U0/gpio_core_1/Not_Dual.gpio_OE_reg[5]/Q
                         net (fo=4, routed)           2.032     6.455    pmod4_io_tri_iobuf_2/T
    AE10                 OBUFT (TriStatD_OUTBUF_HDIOB_M_T_O)
                                                      5.909    12.364 r  pmod4_io_tri_iobuf_2/OBUFT/O
                         net (fo=1, unset)            0.000    12.364    pmod4_io[2]
    AE10                                                              r  pmod4_io[2] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 kria_bd_i/pmod_4/U0/gpio_core_1/Not_Dual.gpio_OE_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_kria_bd_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pmod4_io[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.037ns  (logic 6.018ns (74.878%)  route 2.019ns (25.122%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      2.403ns (routing 1.302ns, distribution 1.101ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_kria_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  kria_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.611     1.611    kria_bd_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     1.508 r  kria_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.355     1.863    kria_bd_i/clk_wiz_0/inst/clk_out2_kria_bd_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.907 r  kria_bd_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=1722, routed)        2.403     4.310    kria_bd_i/pmod_4/U0/gpio_core_1/s_axi_aclk
    SLICE_X8Y139         FDSE                                         r  kria_bd_i/pmod_4/U0/gpio_core_1/Not_Dual.gpio_OE_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y139         FDSE (Prop_EFF_SLICEM_C_Q)
                                                      0.113     4.423 r  kria_bd_i/pmod_4/U0/gpio_core_1/Not_Dual.gpio_OE_reg[7]/Q
                         net (fo=4, routed)           2.019     6.442    pmod4_io_tri_iobuf_0/T
    AC12                 OBUFT (TriStatD_OUTBUF_HDIOB_M_T_O)
                                                      5.905    12.347 r  pmod4_io_tri_iobuf_0/OBUFT/O
                         net (fo=1, unset)            0.000    12.347    pmod4_io[0]
    AC12                                                              r  pmod4_io[0] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 kria_bd_i/pmod_3/U0/gpio_core_1/Not_Dual.gpio_OE_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_kria_bd_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pmod3_io[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.024ns  (logic 6.022ns (75.050%)  route 2.002ns (24.950%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      2.405ns (routing 1.302ns, distribution 1.103ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_kria_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  kria_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.611     1.611    kria_bd_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.103     1.508 r  kria_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.355     1.863    kria_bd_i/clk_wiz_0/inst/clk_out2_kria_bd_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.907 r  kria_bd_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=1722, routed)        2.405     4.312    kria_bd_i/pmod_3/U0/gpio_core_1/s_axi_aclk
    SLICE_X8Y138         FDSE                                         r  kria_bd_i/pmod_3/U0/gpio_core_1/Not_Dual.gpio_OE_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y138         FDSE (Prop_AFF_SLICEM_C_Q)
                                                      0.113     4.425 r  kria_bd_i/pmod_3/U0/gpio_core_1/Not_Dual.gpio_OE_reg[5]/Q
                         net (fo=4, routed)           2.002     6.427    pmod3_io_tri_iobuf_2/T
    AG10                 OBUFT (TriStatD_OUTBUF_HDIOB_M_T_O)
                                                      5.909    12.335 r  pmod3_io_tri_iobuf_2/OBUFT/O
                         net (fo=1, unset)            0.000    12.335    pmod3_io[2]
    AG10                                                              r  pmod3_io[2] (INOUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 kria_bd_i/pmod_2/U0/gpio_core_1/Not_Dual.gpio_OE_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_kria_bd_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pmod2_io[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.721ns  (logic 1.485ns (86.268%)  route 0.236ns (13.732%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      1.298ns (routing 0.727ns, distribution 0.571ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_kria_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  kria_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.883     0.883    kria_bd_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.566     1.449 r  kria_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.182     1.631    kria_bd_i/clk_wiz_0/inst/clk_out2_kria_bd_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.654 r  kria_bd_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=1722, routed)        1.298     2.952    kria_bd_i/pmod_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X10Y146        FDSE                                         r  kria_bd_i/pmod_2/U0/gpio_core_1/Not_Dual.gpio_OE_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y146        FDSE (Prop_HFF_SLICEM_C_Q)
                                                      0.083     3.035 f  kria_bd_i/pmod_2/U0/gpio_core_1/Not_Dual.gpio_OE_reg[0]/Q
                         net (fo=4, routed)           0.236     3.271    pmod2_io_tri_iobuf_7/T
    F11                  OBUFT (TriStatE_OUTBUF_HDIOB_S_T_O)
                                                      1.402     4.673 r  pmod2_io_tri_iobuf_7/OBUFT/O
                         net (fo=1, unset)            0.000     4.673    pmod2_io[7]
    F11                                                               r  pmod2_io[7] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 kria_bd_i/pmod_2/U0/gpio_core_1/Not_Dual.gpio_OE_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_kria_bd_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pmod2_io[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.779ns  (logic 1.485ns (83.461%)  route 0.294ns (16.539%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      1.299ns (routing 0.727ns, distribution 0.572ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_kria_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  kria_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.883     0.883    kria_bd_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.566     1.449 r  kria_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.182     1.631    kria_bd_i/clk_wiz_0/inst/clk_out2_kria_bd_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.654 r  kria_bd_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=1722, routed)        1.299     2.953    kria_bd_i/pmod_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X10Y144        FDSE                                         r  kria_bd_i/pmod_2/U0/gpio_core_1/Not_Dual.gpio_OE_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y144        FDSE (Prop_HFF_SLICEM_C_Q)
                                                      0.083     3.036 f  kria_bd_i/pmod_2/U0/gpio_core_1/Not_Dual.gpio_OE_reg[1]/Q
                         net (fo=4, routed)           0.294     3.330    pmod2_io_tri_iobuf_6/T
    F12                  OBUFT (TriStatE_OUTBUF_HDIOB_M_T_O)
                                                      1.402     4.731 r  pmod2_io_tri_iobuf_6/OBUFT/O
                         net (fo=1, unset)            0.000     4.731    pmod2_io[6]
    F12                                                               r  pmod2_io[6] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 kria_bd_i/pmod_1/U0/gpio_core_1/Not_Dual.gpio_OE_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_kria_bd_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pmod1_io[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.781ns  (logic 1.482ns (83.194%)  route 0.299ns (16.806%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      1.302ns (routing 0.727ns, distribution 0.575ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_kria_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  kria_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.883     0.883    kria_bd_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.566     1.449 r  kria_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.182     1.631    kria_bd_i/clk_wiz_0/inst/clk_out2_kria_bd_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.654 r  kria_bd_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=1722, routed)        1.302     2.956    kria_bd_i/pmod_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X9Y156         FDSE                                         r  kria_bd_i/pmod_1/U0/gpio_core_1/Not_Dual.gpio_OE_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y156         FDSE (Prop_HFF_SLICEL_C_Q)
                                                      0.084     3.040 f  kria_bd_i/pmod_1/U0/gpio_core_1/Not_Dual.gpio_OE_reg[2]/Q
                         net (fo=4, routed)           0.299     3.339    pmod1_io_tri_iobuf_5/T
    E12                  OBUFT (TriStatE_OUTBUF_HDIOB_M_T_O)
                                                      1.398     4.737 r  pmod1_io_tri_iobuf_5/OBUFT/O
                         net (fo=1, unset)            0.000     4.737    pmod1_io[5]
    E12                                                               r  pmod1_io[5] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 kria_bd_i/pmod_1/U0/gpio_core_1/Not_Dual.gpio_OE_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_kria_bd_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pmod1_io[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.791ns  (logic 1.475ns (82.376%)  route 0.316ns (17.624%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      1.295ns (routing 0.727ns, distribution 0.568ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_kria_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  kria_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.883     0.883    kria_bd_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.566     1.449 r  kria_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.182     1.631    kria_bd_i/clk_wiz_0/inst/clk_out2_kria_bd_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.654 r  kria_bd_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=1722, routed)        1.295     2.949    kria_bd_i/pmod_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X10Y155        FDSE                                         r  kria_bd_i/pmod_1/U0/gpio_core_1/Not_Dual.gpio_OE_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y155        FDSE (Prop_BFF_SLICEM_C_Q)
                                                      0.082     3.031 f  kria_bd_i/pmod_1/U0/gpio_core_1/Not_Dual.gpio_OE_reg[7]/Q
                         net (fo=4, routed)           0.316     3.346    pmod1_io_tri_iobuf_0/T
    H12                  OBUFT (TriStatE_OUTBUF_HDIOB_S_T_O)
                                                      1.393     4.739 r  pmod1_io_tri_iobuf_0/OBUFT/O
                         net (fo=1, unset)            0.000     4.739    pmod1_io[0]
    H12                                                               r  pmod1_io[0] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 kria_bd_i/pmod_2/U0/gpio_core_1/Not_Dual.gpio_OE_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_kria_bd_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pmod2_io[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.791ns  (logic 1.484ns (82.875%)  route 0.307ns (17.125%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      1.298ns (routing 0.727ns, distribution 0.571ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_kria_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  kria_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.883     0.883    kria_bd_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.566     1.449 r  kria_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.182     1.631    kria_bd_i/clk_wiz_0/inst/clk_out2_kria_bd_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.654 r  kria_bd_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=1722, routed)        1.298     2.952    kria_bd_i/pmod_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X10Y146        FDSE                                         r  kria_bd_i/pmod_2/U0/gpio_core_1/Not_Dual.gpio_OE_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y146        FDSE (Prop_GFF_SLICEM_C_Q)
                                                      0.083     3.035 f  kria_bd_i/pmod_2/U0/gpio_core_1/Not_Dual.gpio_OE_reg[2]/Q
                         net (fo=4, routed)           0.307     3.341    pmod2_io_tri_iobuf_5/T
    G10                  OBUFT (TriStatE_OUTBUF_HDIOB_S_T_O)
                                                      1.401     4.742 r  pmod2_io_tri_iobuf_5/OBUFT/O
                         net (fo=1, unset)            0.000     4.742    pmod2_io[5]
    G10                                                               r  pmod2_io[5] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 kria_bd_i/pmod_2/U0/gpio_core_1/Not_Dual.gpio_OE_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_kria_bd_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pmod2_io[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.798ns  (logic 1.480ns (82.308%)  route 0.318ns (17.692%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      1.299ns (routing 0.727ns, distribution 0.572ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_kria_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  kria_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.883     0.883    kria_bd_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.566     1.449 r  kria_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.182     1.631    kria_bd_i/clk_wiz_0/inst/clk_out2_kria_bd_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.654 r  kria_bd_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=1722, routed)        1.299     2.953    kria_bd_i/pmod_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X10Y144        FDSE                                         r  kria_bd_i/pmod_2/U0/gpio_core_1/Not_Dual.gpio_OE_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y144        FDSE (Prop_GFF_SLICEM_C_Q)
                                                      0.083     3.036 f  kria_bd_i/pmod_2/U0/gpio_core_1/Not_Dual.gpio_OE_reg[3]/Q
                         net (fo=4, routed)           0.318     3.354    pmod2_io_tri_iobuf_4/T
    H11                  OBUFT (TriStatE_OUTBUF_HDIOB_M_T_O)
                                                      1.397     4.751 r  pmod2_io_tri_iobuf_4/OBUFT/O
                         net (fo=1, unset)            0.000     4.751    pmod2_io[4]
    H11                                                               r  pmod2_io[4] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 kria_bd_i/pmod_1/U0/gpio_core_1/Not_Dual.gpio_OE_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_kria_bd_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pmod1_io[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.806ns  (logic 1.481ns (82.024%)  route 0.325ns (17.976%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      1.295ns (routing 0.727ns, distribution 0.568ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_kria_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  kria_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.883     0.883    kria_bd_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.566     1.449 r  kria_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.182     1.631    kria_bd_i/clk_wiz_0/inst/clk_out2_kria_bd_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.654 r  kria_bd_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=1722, routed)        1.295     2.949    kria_bd_i/pmod_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X10Y155        FDSE                                         r  kria_bd_i/pmod_1/U0/gpio_core_1/Not_Dual.gpio_OE_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y155        FDSE (Prop_DFF_SLICEM_C_Q)
                                                      0.083     3.032 f  kria_bd_i/pmod_1/U0/gpio_core_1/Not_Dual.gpio_OE_reg[1]/Q
                         net (fo=4, routed)           0.325     3.356    pmod1_io_tri_iobuf_6/T
    D11                  OBUFT (TriStatE_OUTBUF_HDIOB_S_T_O)
                                                      1.398     4.754 r  pmod1_io_tri_iobuf_6/OBUFT/O
                         net (fo=1, unset)            0.000     4.754    pmod1_io[6]
    D11                                                               r  pmod1_io[6] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 kria_bd_i/pmod_1/U0/gpio_core_1/Not_Dual.gpio_OE_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_kria_bd_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pmod1_io[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.811ns  (logic 1.501ns (82.909%)  route 0.309ns (17.091%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      1.294ns (routing 0.727ns, distribution 0.567ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_kria_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  kria_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.883     0.883    kria_bd_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.566     1.449 r  kria_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.182     1.631    kria_bd_i/clk_wiz_0/inst/clk_out2_kria_bd_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.654 r  kria_bd_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=1722, routed)        1.294     2.948    kria_bd_i/pmod_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X9Y157         FDSE                                         r  kria_bd_i/pmod_1/U0/gpio_core_1/Not_Dual.gpio_OE_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y157         FDSE (Prop_HFF_SLICEL_C_Q)
                                                      0.084     3.032 f  kria_bd_i/pmod_1/U0/gpio_core_1/Not_Dual.gpio_OE_reg[5]/Q
                         net (fo=4, routed)           0.309     3.341    pmod1_io_tri_iobuf_2/T
    D10                  OBUFT (TriStatE_OUTBUF_HDIOB_S_T_O)
                                                      1.417     4.758 r  pmod1_io_tri_iobuf_2/OBUFT/O
                         net (fo=1, unset)            0.000     4.758    pmod1_io[2]
    D10                                                               r  pmod1_io[2] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 kria_bd_i/pmod_2/U0/gpio_core_1/Not_Dual.gpio_OE_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_kria_bd_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pmod2_io[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.808ns  (logic 1.477ns (81.710%)  route 0.331ns (18.290%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      1.300ns (routing 0.727ns, distribution 0.573ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_kria_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  kria_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.883     0.883    kria_bd_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.566     1.449 r  kria_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.182     1.631    kria_bd_i/clk_wiz_0/inst/clk_out2_kria_bd_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.654 r  kria_bd_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=1722, routed)        1.300     2.954    kria_bd_i/pmod_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X9Y145         FDSE                                         r  kria_bd_i/pmod_2/U0/gpio_core_1/Not_Dual.gpio_OE_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y145         FDSE (Prop_DFF_SLICEL_C_Q)
                                                      0.084     3.038 f  kria_bd_i/pmod_2/U0/gpio_core_1/Not_Dual.gpio_OE_reg[4]/Q
                         net (fo=4, routed)           0.331     3.368    pmod2_io_tri_iobuf_3/T
    K12                  OBUFT (TriStatE_OUTBUF_HDIOB_S_T_O)
                                                      1.393     4.761 r  pmod2_io_tri_iobuf_3/OBUFT/O
                         net (fo=1, unset)            0.000     4.761    pmod2_io[3]
    K12                                                               r  pmod2_io[3] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 kria_bd_i/pmod_1/U0/gpio_core_1/Not_Dual.gpio_OE_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_kria_bd_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pmod1_io[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.817ns  (logic 1.494ns (82.266%)  route 0.322ns (17.734%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      1.301ns (routing 0.727ns, distribution 0.574ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_kria_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  kria_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.883     0.883    kria_bd_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.566     1.449 r  kria_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.182     1.631    kria_bd_i/clk_wiz_0/inst/clk_out2_kria_bd_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.654 r  kria_bd_i/clk_wiz_0/inst/clkout2_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=1722, routed)        1.301     2.955    kria_bd_i/pmod_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X9Y155         FDSE                                         r  kria_bd_i/pmod_1/U0/gpio_core_1/Not_Dual.gpio_OE_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y155         FDSE (Prop_HFF_SLICEL_C_Q)
                                                      0.084     3.039 f  kria_bd_i/pmod_1/U0/gpio_core_1/Not_Dual.gpio_OE_reg[4]/Q
                         net (fo=4, routed)           0.322     3.361    pmod1_io_tri_iobuf_3/T
    C11                  OBUFT (TriStatE_OUTBUF_HDIOB_M_T_O)
                                                      1.410     4.771 r  pmod1_io_tri_iobuf_3/OBUFT/O
                         net (fo=1, unset)            0.000     4.771    pmod1_io[3]
    C11                                                               r  pmod1_io[3] (INOUT)
  -------------------------------------------------------------------    -------------------





