Release 14.7 Map P.20131013 (nt64)
Xilinx Mapping Report File for Design 'MB_top'

Design Information
------------------
Command Line   : map -intstyle ise -p xc6slx25t-fgg484-3 -w -logic_opt off -ol
high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -detail
-ir off -pr off -u -lc off -power off -o MB_top_map.ncd MB_top.ngd MB_top.pcf 
Target Device  : xc6slx25t
Target Package : fgg484
Target Speed   : -3
Mapper Version : spartan6 -- $Revision: 1.55 $
Mapped Date    : Thu May 11 17:26:00 2017

Design Summary
--------------
Number of errors:      0
Number of warnings:  468
Slice Logic Utilization:
  Number of Slice Registers:                 2,374 out of  30,064    7%
    Number used as Flip Flops:               2,367
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                7
  Number of Slice LUTs:                      2,486 out of  15,032   16%
    Number used as logic:                    2,102 out of  15,032   13%
      Number using O6 output only:           1,536
      Number using O5 output only:             127
      Number using O5 and O6:                  439
      Number used as ROM:                        0
    Number used as Memory:                     143 out of   3,664    3%
      Number used as Dual Port RAM:             64
        Number using O6 output only:             0
        Number using O5 output only:             0
        Number using O5 and O6:                 64
      Number used as Single Port RAM:            0
      Number used as Shift Register:            79
        Number using O6 output only:            24
        Number using O5 output only:             1
        Number using O5 and O6:                 54
    Number used exclusively as route-thrus:    241
      Number with same-slice register load:    231
      Number with same-slice carry load:        10
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                   888 out of   3,758   23%
  Number of MUXCYs used:                       424 out of   7,516    5%
  Number of LUT Flip Flop pairs used:        2,969
    Number with an unused Flip Flop:           957 out of   2,969   32%
    Number with an unused LUT:                 483 out of   2,969   16%
    Number of fully used LUT-FF pairs:       1,529 out of   2,969   51%
    Number of unique control sets:             129
    Number of slice register sites lost
      to control set restrictions:             532 out of  30,064    1%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                        85 out of     250   34%
    Number of LOCed IOBs:                       85 out of      85  100%
    IOB Flip Flops:                             31

Specific Feature Utilization:
  Number of RAMB16BWERs:                        28 out of      52   53%
  Number of RAMB8BWERs:                          0 out of     104    0%
  Number of BUFIO2/BUFIO2_2CLKs:                 2 out of      32    6%
    Number used as BUFIO2s:                      2
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             1 out of      32    3%
    Number used as BUFIO2FBs:                    1
    Number used as BUFIO2FB_2CLKs:               0
  Number of BUFG/BUFGMUXs:                      12 out of      16   75%
    Number used as BUFGs:                        8
    Number used as BUFGMUX:                      4
  Number of DCM/DCM_CLKGENs:                     4 out of       4  100%
    Number used as DCMs:                         3
    Number used as DCM_CLKGENs:                  1
  Number of ILOGIC2/ISERDES2s:                  25 out of     272    9%
    Number used as ILOGIC2s:                    25
    Number used as ISERDES2s:                    0
  Number of IODELAY2/IODRP2/IODRP2_MCBs:         0 out of     272    0%
  Number of OLOGIC2/OSERDES2s:                   6 out of     272    2%
    Number used as OLOGIC2s:                     6
    Number used as OSERDES2s:                    0
  Number of BSCANs:                              1 out of       4   25%
  Number of BUFHs:                               0 out of     160    0%
  Number of BUFPLLs:                             0 out of       8    0%
  Number of BUFPLL_MCBs:                         0 out of       4    0%
  Number of DSP48A1s:                            3 out of      38    7%
  Number of GTPA1_DUALs:                         0 out of       1    0%
  Number of ICAPs:                               0 out of       1    0%
  Number of MCBs:                                0 out of       2    0%
  Number of PCIE_A1s:                            0 out of       1    0%
  Number of PCILOGICSEs:                         0 out of       2    0%
  Number of PLL_ADVs:                            1 out of       2   50%
  Number of PMVs:                                0 out of       1    0%
  Number of STARTUPs:                            0 out of       1    0%
  Number of SUSPEND_SYNCs:                       0 out of       1    0%

Average Fanout of Non-Clock Nets:                3.71

Peak Memory Usage:  652 MB
Total REAL time to MAP completion:  6 mins 14 secs 
Total CPU time to MAP completion:   5 mins 59 secs 

Table of Contents
-----------------
Section 1 - Errors
Section 2 - Warnings
Section 3 - Informational
Section 4 - Removed Logic Summary
Section 5 - Removed Logic
Section 6 - IOB Properties
Section 7 - RPMs
Section 8 - Guide Report
Section 9 - Area Group and Partition Summary
Section 10 - Timing Report
Section 11 - Configuration String Information
Section 12 - Control Set Information
Section 13 - Utilization by Hierarchy

Section 1 - Errors
------------------

Section 2 - Warnings
--------------------
WARNING:Pack:2780 - The register
   "uBlaze_SPI/MB_SPI_i/Generic_SPI/Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MOD
   ULE_I/SPI_TRISTATE_CONTROL_III" has the property IOB=TRUE, but it did not
   join an IO component because it is not connected to any IO element.
WARNING:Pack:2780 - The register
   "uBlaze_SPI/MB_SPI_i/Generic_SPI/Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MOD
   ULE_I/SPI_TRISTATE_CONTROL_II" has the property IOB=TRUE, but it did not join
   an IO component because it is not connected to any IO element.
WARNING:Pack:2780 - The register
   "uBlaze_SPI/MB_SPI_i/Generic_SPI/Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MOD
   ULE_I/SPI_TRISTATE_CONTROL_IV" has the property IOB=TRUE, but it did not join
   an IO component because it is not connected to any IO element.
WARNING:Place:1137 - This design is not guaranteed to be routable! This design
   contains a global buffer instance, <imager_time/BUFGMUX_inst_3>, driving the
   net, <imager_time/W_TPNO_IN>, that is driving the following (first 30)
   non-clock load pins.
   < PIN: imager_time/tpno/norr1/O1.A5; >
   < PIN: imager_time/tpno/norr2/O1.A5; >
   This is not a recommended design practice in Spartan-6 due to limitations in
   the global routing that may cause excessive delay, skew or unroutable
   situations.  It is recommended to only use a BUFG resource to drive clock
   loads. Please pay extra attention to the timing and routing of this path to
   ensure the design goals are met. This is normally an ERROR but the
   CLOCK_DEDICATED_ROUTE constraint was applied on COMP.PIN
   <imager_time/BUFGMUX_inst_3.O> allowing your design to continue. This
   constraint disables all clock placer rules related to the specified COMP.PIN.
WARNING:PhysDesignRules:372 - Gated clock. Clock net W_CLKN_MOD is sourced by a
   combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net W_CLK_MOD is sourced by a
   combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.
   Data_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[0
   ].MUXCY_I/LO> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3816>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.
   Decode_I/Use_MuxCy[11].OF_Piperun_Stage/Using_FPGA.MUXCY_I/LO> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/microblaze_0/LOCKSTEP_MASTER_OUT<1>> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/Generic_SPI/Generic_SPI/AXI_SPI_CORE_INTERFACE_I/MAP_SIG
   NALS_AND_REG_WITH_FIFOS.TRANSMIT_FIFO_I/Addr_Counters[3].MUXCY_L_I/LO> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/Generic_SPI/Generic_SPI/AXI_SPI_CORE_INTERFACE_I/MAP_SIG
   NALS_AND_REG_WITH_FIFOS.RECEIVE_FIFO_I/Addr_Counters[3].MUXCY_L_I/LO> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <adc_sample/DATA_IN_TO_DEVICE1<0>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <adc_sample/DATA_IN_TO_DEVICE1<1>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <adc_sample/DATA_IN_TO_DEVICE1<2>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <adc_sample/DATA_IN_TO_DEVICE1<3>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <adc_sample/DATA_IN_TO_DEVICE1<4>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <adc_sample/DATA_IN_TO_DEVICE2<0>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <adc_sample/DATA_IN_TO_DEVICE1<5>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <adc_sample/DATA_IN_TO_DEVICE2<1>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <adc_sample/DATA_IN_TO_DEVICE1<6>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <adc_sample/DATA_IN_TO_DEVICE2<2>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <adc_sample/DATA_IN_TO_DEVICE1<7>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <adc_sample/DATA_IN_TO_DEVICE2<3>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <adc_sample/DATA_IN_TO_DEVICE2<4>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <adc_sample/DATA_IN_TO_DEVICE3<0>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <adc_sample/DATA_IN_TO_DEVICE2<5>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <adc_sample/DATA_IN_TO_DEVICE3<1>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <adc_sample/DATA_IN_TO_DEVICE2<6>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <adc_sample/DATA_IN_TO_DEVICE3<2>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <adc_sample/DATA_IN_TO_DEVICE2<7>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <adc_sample/DATA_IN_TO_DEVICE3<3>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <adc_sample/DATA_IN_TO_DEVICE3<4>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <adc_sample/DATA_IN_TO_DEVICE3<5>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <adc_sample/DATA_IN_TO_DEVICE3<6>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <adc_sample/DATA_IN_TO_DEVICE3<7>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/debug_module/Ext_JTAG_RESET> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <fifo_inst_4kB/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gc
   x.clkx/gsync_stage[2].wr_stg_inst/Q_reg<0>> is incomplete. The signal does
   not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <fifo_inst_4kB/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gc
   x.clkx/gsync_stage[2].wr_stg_inst/Q_reg<1>> is incomplete. The signal does
   not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3625>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3626>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3627>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3628>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3629>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3630>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3631>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3632>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <fifo_inst_4kB/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl
   0.rd/gr1.rfwft/aempty_fwft_i> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3621>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3622>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3623>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3624>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3617>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3618>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3619>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3620>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <fifo_inst_4kB/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl
   0.rd/gr1.rfwft/empty_fwft_i> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3613>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3614>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3615>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3616>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <fifo_inst_4kB/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl
   0.wr/gwas.wsts/ram_full_i> is incomplete. The signal does not drive any load
   pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3609>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3610>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3611>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3612>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<25>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<26>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<27>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<28>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<21>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<22>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<23>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<24>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3752>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3753>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3754>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3755>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3605>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3606>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3607>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3608>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<29>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<30>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<31>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<32>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3756>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3757>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3758>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3759>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<838>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<839>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<840>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<841>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<830>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<831>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<832>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<833>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3633>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3634>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3635>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3636>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3669>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3670>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3671>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3672>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<919>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<979>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3603>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3604>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3665>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3666>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3667>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3668>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3815>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3817>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.
   Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.
   Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.Using_FPGA_PCMP.carry_equal_b
   yte3/MUXCY_L_Enable_2/LO> is incomplete. The signal does not drive any load
   pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.
   Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[3].ram32m_i_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.
   Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.Using_FPGA_PCMP.carry_equal_b
   yte2/MUXCY_L_Enable_2/LO> is incomplete. The signal does not drive any load
   pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<5>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<6>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<7>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<8>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3711>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3712>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<45>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<41>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<46>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<42>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<47>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<43>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<48>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<44>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<101>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<102>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<103>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<104>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<57>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<58>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<59>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<60>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<886>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<887>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<888>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<889>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.
   Decode_I/PC_Module_I/Using_FPGA.Incr_PC[0].MUXCY_I/LO> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/axi4lite_0_M_ARADDR<11>> is incomplete. The signal does
   not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/axi4lite_0_M_ARADDR<12>> is incomplete. The signal does
   not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/axi4lite_0_M_ARADDR<13>> is incomplete. The signal does
   not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/axi4lite_0_M_ARADDR<14>> is incomplete. The signal does
   not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<850>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<851>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<852>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<853>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<846>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<53>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<847>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<54>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<848>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<55>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<849>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<56>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<842>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<105>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<843>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<106>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<844>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<824>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<845>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<825>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.
   Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.Using_FPGA_PCMP.carry_equal_b
   yte4/MUXCY_L_Enable_2/LO> is incomplete. The signal does not drive any load
   pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.
   Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3740>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<9>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3741>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<10>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3742>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<11>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3743>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<12>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/axi4lite_0_M_ARADDR<0>> is incomplete. The signal does
   not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/axi4lite_0_M_ARADDR<39>> is incomplete. The signal does
   not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/axi4lite_0_M_ARADDR<1>> is incomplete. The signal does
   not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/axi4lite_0_M_ARADDR<40>> is incomplete. The signal does
   not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/axi4lite_0_M_ARADDR<41>> is incomplete. The signal does
   not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/axi4lite_0_M_ARADDR<10>> is incomplete. The signal does
   not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3764>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3760>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3765>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3761>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3766>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3762>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3767>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3763>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<81>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<13>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<82>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<14>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<83>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<15>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<84>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<16>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3780>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3772>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3781>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3773>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3782>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3774>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3783>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3775>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<854>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<855>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<865>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<881>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<61>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<902>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<62>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<903>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<63>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<904>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<64>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<905>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<73>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<17>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<74>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<18>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<75>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<19>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<76>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<20>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3744>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<834>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3745>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<835>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3746>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<836>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3747>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<837>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/proc_sys_reset_0/proc_sys_reset_0/Peripheral_aresetn_0>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/proc_sys_reset_0/proc_sys_reset_0/RstcPPCresetchip_0> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.
   Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.
   Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[14].ram32m_i_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.
   Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3736>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3732>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3737>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3733>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3738>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3734>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3739>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3735>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/proc_sys_reset_0/proc_sys_reset_0/Peripheral_Reset_0> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/proc_sys_reset_0/proc_sys_reset_0/RstcPPCresetsys_0> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<93>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<94>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<95>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<96>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<89>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3788>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<90>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3789>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<91>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3790>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<92>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3791>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<894>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<895>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<896>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<897>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<65>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<66>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<67>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<68>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3776>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3777>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3778>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3779>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<33>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<882>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<34>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<883>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<35>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<884>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<36>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<885>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<826>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<77>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<827>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<78>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<828>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<79>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<829>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<80>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/axi4lite_0/DEBUG_AR_TARGET<1>> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/axi4lite_0/DEBUG_AW_TARGET<1>> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.
   Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[8].ram32m_i_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.
   Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.
   Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[4].ram32m_i_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.
   Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.Using_FPGA_PCMP.carry_equal_b
   yte1/MUXCY_L_Enable_2/LO> is incomplete. The signal does not drive any load
   pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/proc_sys_reset_0/proc_sys_reset_0/RstcPPCresetcore_0> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/proc_sys_reset_0/proc_sys_reset_0/RstcPPCresetcore_1> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3784>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<898>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3785>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<899>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3786>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<900>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3787>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<901>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<85>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<86>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<87>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<88>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3718>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3719>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3726>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3727>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3722>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3723>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3697>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3698>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3709>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3710>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/microblaze_0/LOCKSTEP_MASTER_OUT<7>> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3637>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3638>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3639>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3640>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<906>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<907>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<908>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<909>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<97>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3768>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<98>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3769>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/axi4lite_0/DEBUG_MC_MP_RDATACONTROL<1>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<99>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3770>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<100>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3771>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3653>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<69>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3654>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<70>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3655>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<71>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3656>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<72>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<0>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<2>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<4>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3804>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3800>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3805>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3801>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3806>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3802>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3807>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3803>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/axi4lite_0_M_ARADDR<15>> is incomplete. The signal does
   not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3716>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3717>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3724>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3725>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3714>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3715>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3728>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3731>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3729>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3713>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3707>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3708>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3705>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3706>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3703>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3704>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3641>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<37>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3642>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<38>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3643>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<39>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3644>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<40>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3657>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<49>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3658>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<50>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3659>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<51>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3660>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<52>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.
   Use_Debug_Logic.Master_Core.Debug_Perf/dbg_wakeup_i> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.
   Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[7].ram32m_i_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.
   Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <uBlaze_SPI/MB_SPI_i/Generic_SPI/SCK_T>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/axi4lite_0_S_RRESP<0>> is incomplete. The signal does
   not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3701>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3702>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/Generic_SPI/MOSI_T> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/Generic_SPI/IP2INTC_Irpt> is incomplete. The signal does
   not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<910>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3796>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<911>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3797>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<912>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3798>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<913>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3799>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/axi4lite_0/DEBUG_AR_TARGET<0>> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/axi4lite_0/DEBUG_AW_TARGET<0>> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3748>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3661>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3749>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3662>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3750>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3663>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3751>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3664>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <uBlaze_SPI/MB_SPI_i/Generic_SPI/SS_T>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<914>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<915>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<916>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<917>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/axi4lite_0/DEBUG_MC_MP_RDATACONTROL<0>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3720>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3721>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3699>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3700>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<890>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<891>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<892>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<893>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[1]
   .clock_conv_inst/interconnect_aresetn_resync<2>> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[0]
   .clock_conv_inst/interconnect_aresetn_resync<2>> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3792>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3793>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3794>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3795>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.
   Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[9].ram32m_i_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.
   Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.
   Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[12].ram32m_i_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.
   Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[2].ram32m_i_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.
   Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/axi4lite_0_S_RRESP<1>> is incomplete. The signal does
   not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3649>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3650>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3651>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3652>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/debug_module/Ext_JTAG_SEL> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/axi4lite_0_S_BRESP<0>> is incomplete. The signal does
   not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/axi4lite_0/DEBUG_SF_CB_RDATACONTROL<2>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/axi4lite_0/DEBUG_MC_MP_WDATACONTROL<0>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/debug_module/Interrupt> is incomplete. The signal does
   not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3673>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3685>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3686>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3687>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3645>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3646>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3647>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3648>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/axi4lite_0/axi4lite_0/si_register_slice_bank/gen_reg_slo
   t[0].register_slice_inst/reset> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uBlaze_SPI/MB_SPI_i/axi4lite_0_S_BRESP<1>> is incomplete. The signal does
   not drive any load pins in the design.
WARNING:PhysDesignRules:774 - Unexpected DCM configuration. CLKOUT_PHASE_SHIFT
   is not configured VARIABLE for comp imager_time/DCM_phaseselect. The PSEN pin
   is connected to an active signal. The PSEN pin should be connected to GND to
   guarantee the expected operation.

Section 3 - Informational
-------------------------
INFO:LIT:243 - Logical network adc_sample/DATA_IN_TO_DEVICE1<0> has no load.
INFO:LIT:243 - Logical network adc_sample/DATA_IN_TO_DEVICE2<0> has no load.
INFO:LIT:243 - Logical network adc_sample/DATA_IN_TO_DEVICE3<0> has no load.
INFO:LIT:243 - Logical network adc_sample/DATA_IN_TO_DEVICE1<1> has no load.
INFO:LIT:243 - Logical network adc_sample/DATA_IN_TO_DEVICE2<1> has no load.
INFO:LIT:243 - Logical network adc_sample/DATA_IN_TO_DEVICE3<1> has no load.
INFO:LIT:243 - Logical network adc_sample/DATA_IN_TO_DEVICE1<2> has no load.
INFO:LIT:243 - Logical network adc_sample/DATA_IN_TO_DEVICE2<2> has no load.
INFO:LIT:243 - Logical network adc_sample/DATA_IN_TO_DEVICE3<2> has no load.
INFO:LIT:243 - Logical network adc_sample/DATA_IN_TO_DEVICE1<3> has no load.
INFO:LIT:243 - Logical network adc_sample/DATA_IN_TO_DEVICE2<3> has no load.
INFO:LIT:243 - Logical network adc_sample/DATA_IN_TO_DEVICE3<3> has no load.
INFO:LIT:243 - Logical network adc_sample/DATA_IN_TO_DEVICE1<4> has no load.
INFO:LIT:243 - Logical network adc_sample/DATA_IN_TO_DEVICE2<4> has no load.
INFO:LIT:243 - Logical network adc_sample/DATA_IN_TO_DEVICE3<4> has no load.
INFO:LIT:243 - Logical network adc_sample/DATA_IN_TO_DEVICE1<5> has no load.
INFO:LIT:243 - Logical network adc_sample/DATA_IN_TO_DEVICE2<5> has no load.
INFO:LIT:243 - Logical network adc_sample/DATA_IN_TO_DEVICE3<5> has no load.
INFO:LIT:243 - Logical network adc_sample/DATA_IN_TO_DEVICE1<6> has no load.
INFO:LIT:243 - Logical network adc_sample/DATA_IN_TO_DEVICE2<6> has no load.
INFO:LIT:243 - Logical network adc_sample/DATA_IN_TO_DEVICE3<6> has no load.
INFO:LIT:243 - Logical network adc_sample/DATA_IN_TO_DEVICE1<7> has no load.
INFO:LIT:243 - Logical network adc_sample/DATA_IN_TO_DEVICE2<7> has no load.
INFO:LIT:243 - Logical network adc_sample/DATA_IN_TO_DEVICE3<7> has no load.
INFO:LIT:243 - Logical network uBlaze_SPI/MB_SPI_i/axi4lite_0_M_ARADDR<15> has
   no load.
INFO:LIT:243 - Logical network uBlaze_SPI/MB_SPI_i/axi4lite_0_M_ARADDR<14> has
   no load.
INFO:LIT:243 - Logical network uBlaze_SPI/MB_SPI_i/axi4lite_0_M_ARADDR<13> has
   no load.
INFO:LIT:243 - Logical network uBlaze_SPI/MB_SPI_i/axi4lite_0_M_ARADDR<12> has
   no load.
INFO:LIT:243 - Logical network uBlaze_SPI/MB_SPI_i/axi4lite_0_M_ARADDR<11> has
   no load.
INFO:LIT:243 - Logical network uBlaze_SPI/MB_SPI_i/axi4lite_0_M_ARADDR<10> has
   no load.
INFO:LIT:243 - Logical network uBlaze_SPI/MB_SPI_i/axi4lite_0_M_ARADDR<41> has
   no load.
INFO:LIT:243 - Logical network uBlaze_SPI/MB_SPI_i/axi4lite_0_M_ARADDR<40> has
   no load.
INFO:LIT:243 - Logical network uBlaze_SPI/MB_SPI_i/axi4lite_0_M_ARADDR<39> has
   no load.
INFO:LIT:243 - Logical network uBlaze_SPI/MB_SPI_i/axi4lite_0_M_ARADDR<1> has no
   load.
INFO:LIT:243 - Logical network uBlaze_SPI/MB_SPI_i/axi4lite_0_M_ARADDR<0> has no
   load.
INFO:LIT:243 - Logical network uBlaze_SPI/MB_SPI_i/axi4lite_0_S_BRESP<1> has no
   load.
INFO:LIT:243 - Logical network uBlaze_SPI/MB_SPI_i/axi4lite_0_S_BRESP<0> has no
   load.
INFO:LIT:243 - Logical network uBlaze_SPI/MB_SPI_i/axi4lite_0_S_RRESP<1> has no
   load.
INFO:LIT:243 - Logical network uBlaze_SPI/MB_SPI_i/axi4lite_0_S_RRESP<0> has no
   load.
INFO:LIT:243 - Logical network
   uBlaze_SPI/MB_SPI_i/proc_sys_reset_0/proc_sys_reset_0/Peripheral_Reset_0 has
   no load.
INFO:LIT:243 - Logical network
   uBlaze_SPI/MB_SPI_i/proc_sys_reset_0/proc_sys_reset_0/Peripheral_aresetn_0
   has no load.
INFO:LIT:243 - Logical network
   uBlaze_SPI/MB_SPI_i/proc_sys_reset_0/proc_sys_reset_0/RstcPPCresetcore_0 has
   no load.
INFO:LIT:243 - Logical network
   uBlaze_SPI/MB_SPI_i/proc_sys_reset_0/proc_sys_reset_0/RstcPPCresetchip_0 has
   no load.
INFO:LIT:243 - Logical network
   uBlaze_SPI/MB_SPI_i/proc_sys_reset_0/proc_sys_reset_0/RstcPPCresetsys_0 has
   no load.
INFO:LIT:243 - Logical network
   uBlaze_SPI/MB_SPI_i/proc_sys_reset_0/proc_sys_reset_0/RstcPPCresetcore_1 has
   no load.
INFO:LIT:243 - Logical network uBlaze_SPI/MB_SPI_i/Generic_SPI/SCK_T has no
   load.
INFO:LIT:243 - Logical network uBlaze_SPI/MB_SPI_i/Generic_SPI/MISO_T has no
   load.
INFO:LIT:243 - Logical network uBlaze_SPI/MB_SPI_i/Generic_SPI/MOSI_T has no
   load.
INFO:LIT:243 - Logical network uBlaze_SPI/MB_SPI_i/Generic_SPI/SS_T has no load.
INFO:LIT:243 - Logical network uBlaze_SPI/MB_SPI_i/Generic_SPI/IP2INTC_Irpt has
   no load.
INFO:LIT:243 - Logical network
   uBlaze_SPI/MB_SPI_i/Generic_SPI/Generic_SPI/AXI_SPI_CORE_INTERFACE_I/MAP_SIGN
   ALS_AND_REG_WITH_FIFOS.TRANSMIT_FIFO_I/Addr_Counters[3].MUXCY_L_I/LO has no
   load.
INFO:LIT:243 - Logical network
   uBlaze_SPI/MB_SPI_i/Generic_SPI/Generic_SPI/AXI_SPI_CORE_INTERFACE_I/MAP_SIGN
   ALS_AND_REG_WITH_FIFOS.RECEIVE_FIFO_I/Addr_Counters[3].MUXCY_L_I/LO has no
   load.
INFO:LIT:243 - Logical network
   uBlaze_SPI/MB_SPI_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sas
   d_0/gen_crossbar.addr_arbiter_inst/m_amesg_i<48> has no load.
INFO:LIT:243 - Logical network
   uBlaze_SPI/MB_SPI_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sas
   d_0/gen_crossbar.addr_arbiter_inst/m_amesg_i<47> has no load.
INFO:LIT:243 - Logical network
   uBlaze_SPI/MB_SPI_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sas
   d_0/gen_crossbar.addr_arbiter_inst/m_amesg_i<46> has no load.
INFO:LIT:243 - Logical network uBlaze_SPI/MB_SPI_i/axi4lite_0/DEBUG_AW_TARGET<1>
   has no load.
INFO:LIT:243 - Logical network uBlaze_SPI/MB_SPI_i/axi4lite_0/DEBUG_AW_TARGET<0>
   has no load.
INFO:LIT:243 - Logical network uBlaze_SPI/MB_SPI_i/axi4lite_0/DEBUG_AR_TARGET<1>
   has no load.
INFO:LIT:243 - Logical network uBlaze_SPI/MB_SPI_i/axi4lite_0/DEBUG_AR_TARGET<0>
   has no load.
INFO:LIT:243 - Logical network
   uBlaze_SPI/MB_SPI_i/axi4lite_0/DEBUG_SF_CB_RDATACONTROL<2> has no load.
INFO:LIT:243 - Logical network
   uBlaze_SPI/MB_SPI_i/axi4lite_0/DEBUG_MC_MP_RDATACONTROL<1> has no load.
INFO:LIT:243 - Logical network
   uBlaze_SPI/MB_SPI_i/axi4lite_0/DEBUG_MC_MP_RDATACONTROL<0> has no load.
INFO:LIT:243 - Logical network
   uBlaze_SPI/MB_SPI_i/axi4lite_0/DEBUG_MC_MP_WDATACONTROL<0> has no load.
INFO:LIT:243 - Logical network
   uBlaze_SPI/MB_SPI_i/axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[0].
   clock_conv_inst/s_async_conv_reset has no load.
INFO:LIT:243 - Logical network
   uBlaze_SPI/MB_SPI_i/axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[0].
   clock_conv_inst/m_async_conv_reset has no load.
INFO:LIT:243 - Logical network
   uBlaze_SPI/MB_SPI_i/axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[0].
   clock_conv_inst/interconnect_aresetn_resync<2> has no load.
INFO:LIT:243 - Logical network
   uBlaze_SPI/MB_SPI_i/axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[1].
   clock_conv_inst/s_async_conv_reset has no load.
INFO:LIT:243 - Logical network
   uBlaze_SPI/MB_SPI_i/axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[1].
   clock_conv_inst/m_async_conv_reset has no load.
INFO:LIT:243 - Logical network
   uBlaze_SPI/MB_SPI_i/axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[1].
   clock_conv_inst/interconnect_aresetn_resync<2> has no load.
INFO:LIT:243 - Logical network
   uBlaze_SPI/MB_SPI_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].
   clock_conv_inst/s_async_conv_reset has no load.
INFO:LIT:243 - Logical network
   uBlaze_SPI/MB_SPI_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].
   clock_conv_inst/m_async_conv_reset has no load.
INFO:LIT:243 - Logical network
   uBlaze_SPI/MB_SPI_i/axi4lite_0/axi4lite_0/si_register_slice_bank/gen_reg_slot
   [0].register_slice_inst/reset has no load.
INFO:LIT:243 - Logical network
   uBlaze_SPI/MB_SPI_i/microblaze_0/LOCKSTEP_MASTER_OUT<1> has no load.
INFO:LIT:243 - Logical network
   uBlaze_SPI/MB_SPI_i/microblaze_0/LOCKSTEP_MASTER_OUT<7> has no load.
INFO:LIT:243 - Logical network
   uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.U
   se_Debug_Logic.Master_Core.Debug_Perf/dbg_wakeup_i has no load.
INFO:LIT:243 - Logical network
   uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<0> has no load.
INFO:LIT:243 - Logical network
   uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<2> has no load.
INFO:LIT:243 - Logical network
   uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3> has no load.
INFO:LIT:243 - Logical network
   uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<4> has no load.
INFO:LIT:243 - Logical network
   uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<5> has no load.
INFO:LIT:243 - Logical network
   uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<6> has no load.
INFO:LIT:243 - Logical network
   uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<7> has no load.
INFO:LIT:243 - Logical network
   uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<8> has no load.
INFO:LIT:243 - Logical network
   uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<9> has no load.
INFO:LIT:243 - Logical network
   uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<10> has no load.
INFO:LIT:243 - Logical network
   uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<11> has no load.
INFO:LIT:243 - Logical network
   uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<12> has no load.
INFO:LIT:243 - Logical network
   uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<13> has no load.
INFO:LIT:243 - Logical network
   uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<14> has no load.
INFO:LIT:243 - Logical network
   uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<15> has no load.
INFO:LIT:243 - Logical network
   uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<16> has no load.
INFO:LIT:243 - Logical network
   uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<17> has no load.
INFO:LIT:243 - Logical network
   uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<18> has no load.
INFO:LIT:243 - Logical network
   uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<19> has no load.
INFO:LIT:243 - Logical network
   uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<20> has no load.
INFO:LIT:243 - Logical network
   uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<21> has no load.
INFO:LIT:243 - Logical network
   uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<22> has no load.
INFO:LIT:243 - Logical network
   uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<23> has no load.
INFO:LIT:243 - Logical network
   uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<24> has no load.
INFO:LIT:243 - Logical network
   uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<25> has no load.
INFO:LIT:243 - Logical network
   uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<26> has no load.
INFO:LIT:243 - Logical network
   uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<27> has no load.
INFO:LIT:243 - Logical network
   uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<28> has no load.
INFO:LIT:243 - Logical network
   uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<29> has no load.
INFO:LIT:243 - Logical network
   uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<30> has no load.
INFO:LIT:243 - Logical network
   uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<31> has no load.
INFO:LIT:243 - Logical network
   uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<32> has no load.
INFO:LIT:243 - Logical network
   uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<33> has no load.
INFO:LIT:243 - Logical network
   uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<34> has no load.
INFO:LIT:243 - Logical network
   uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<35> has no load.
INFO:LIT:243 - Logical network
   uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<36> has no load.
INFO:LIT:243 - Logical network
   uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<37> has no load.
INFO:LIT:243 - Logical network
   uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<38> has no load.
INFO:LIT:243 - Logical network
   uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<39> has no load.
INFO:LIT:243 - Logical network
   uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<40> has no load.
INFO:LIT:243 - Logical network
   uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<41> has no load.
INFO:LIT:243 - Logical network
   uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<42> has no load.
INFO:LIT:243 - Logical network
   uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<43> has no load.
INFO:LIT:243 - Logical network
   uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<44> has no load.
INFO:LIT:243 - Logical network
   uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<45> has no load.
INFO:LIT:243 - Logical network
   uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<46> has no load.
INFO:LIT:243 - Logical network
   uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<47> has no load.
INFO:LIT:243 - Logical network
   uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<48> has no load.
INFO:LIT:243 - Logical network
   uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<49> has no load.
INFO:LIT:243 - Logical network
   uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<50> has no load.
INFO:LIT:243 - Logical network
   uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<51> has no load.
INFO:LIT:243 - Logical network
   uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<52> has no load.
INFO:LIT:243 - Logical network
   uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<53> has no load.
INFO:LIT:243 - Logical network
   uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<54> has no load.
INFO:LIT:243 - Logical network
   uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<55> has no load.
INFO:LIT:243 - Logical network
   uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<56> has no load.
INFO:LIT:243 - Logical network
   uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<57> has no load.
INFO:LIT:243 - Logical network
   uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<58> has no load.
INFO:LIT:243 - Logical network
   uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<59> has no load.
INFO:LIT:243 - Logical network
   uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<60> has no load.
INFO:LIT:243 - Logical network
   uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<61> has no load.
INFO:LIT:243 - Logical network
   uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<62> has no load.
INFO:LIT:243 - Logical network
   uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<63> has no load.
INFO:LIT:243 - Logical network
   uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<64> has no load.
INFO:LIT:243 - Logical network
   uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<65> has no load.
INFO:LIT:243 - Logical network
   uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<66> has no load.
INFO:LIT:243 - Logical network
   uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<67> has no load.
INFO:LIT:243 - Logical network
   uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<68> has no load.
INFO:LIT:243 - Logical network
   uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<69> has no load.
INFO:LIT:243 - Logical network
   uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<70> has no load.
INFO:LIT:243 - Logical network
   uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<71> has no load.
INFO:LIT:243 - Logical network
   uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<72> has no load.
INFO:LIT:243 - Logical network
   uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<73> has no load.
INFO:LIT:243 - Logical network
   uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<74> has no load.
INFO:LIT:243 - Logical network
   uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<75> has no load.
INFO:LIT:243 - Logical network
   uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<76> has no load.
INFO:LIT:243 - Logical network
   uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<77> has no load.
INFO:LIT:243 - Logical network
   uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<78> has no load.
INFO:LIT:243 - Logical network
   uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<79> has no load.
INFO:LIT:243 - Logical network
   uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<80> has no load.
INFO:LIT:243 - Logical network
   uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<81> has no load.
INFO:LIT:243 - Logical network
   uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<82> has no load.
INFO:LIT:243 - Logical network
   uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<83> has no load.
INFO:LIT:243 - Logical network
   uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<84> has no load.
INFO:LIT:243 - Logical network
   uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<85> has no load.
INFO:LIT:243 - Logical network
   uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<86> has no load.
INFO:LIT:243 - Logical network
   uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<87> has no load.
INFO:LIT:243 - Logical network
   uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<88> has no load.
INFO:LIT:243 - Logical network
   uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<89> has no load.
INFO:LIT:243 - Logical network
   uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<90> has no load.
INFO:LIT:243 - Logical network
   uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<91> has no load.
INFO:LIT:243 - Logical network
   uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<92> has no load.
INFO:LIT:243 - Logical network
   uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<93> has no load.
INFO:LIT:243 - Logical network
   uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<94> has no load.
INFO:LIT:243 - Logical network
   uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<95> has no load.
INFO:LIT:243 - Logical network
   uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<96> has no load.
INFO:LIT:243 - Logical network
   uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<97> has no load.
INFO:LIT:243 - Logical network
   uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<98> has no load.
INFO:LIT:243 - Logical network
   uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<99> has no load.
INFO:LIT:243 - Logical network
   uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<100> has no load.
INFO:LIT:243 - Logical network
   uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<101> has no load.
INFO:LIT:243 - Logical network
   uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<102> has no load.
INFO:LIT:243 - Logical network
   uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<103> has no load.
INFO:LIT:243 - Logical network
   uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<104> has no load.
INFO:LIT:243 - Logical network
   uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<105> has no load.
INFO:LIT:243 - Logical network
   uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<106> has no load.
INFO:LIT:243 - Logical network
   uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<824> has no load.
INFO:LIT:243 - Logical network
   uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<825> has no load.
INFO:LIT:243 - Logical network
   uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<826> has no load.
INFO:LIT:243 - Logical network
   uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<827> has no load.
INFO:LIT:243 - Logical network
   uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<828> has no load.
INFO:LIT:243 - Logical network
   uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<829> has no load.
INFO:LIT:243 - Logical network
   uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<830> has no load.
INFO:LIT:243 - Logical network
   uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<831> has no load.
INFO:LIT:243 - Logical network
   uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<832> has no load.
INFO:LIT:243 - Logical network
   uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<833> has no load.
INFO:LIT:243 - Logical network
   uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<834> has no load.
INFO:LIT:243 - Logical network
   uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<835> has no load.
INFO:LIT:243 - Logical network
   uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<836> has no load.
INFO:LIT:243 - Logical network
   uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<837> has no load.
INFO:LIT:243 - Logical network
   uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<838> has no load.
INFO:LIT:243 - Logical network
   uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<839> has no load.
INFO:LIT:243 - Logical network
   uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<840> has no load.
INFO:LIT:243 - Logical network
   uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<841> has no load.
INFO:LIT:243 - Logical network
   uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<842> has no load.
INFO:LIT:243 - Logical network
   uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<843> has no load.
INFO:LIT:243 - Logical network
   uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<844> has no load.
INFO:LIT:243 - Logical network
   uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<845> has no load.
INFO:LIT:243 - Logical network
   uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<846> has no load.
INFO:LIT:243 - Logical network
   uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<847> has no load.
INFO:LIT:243 - Logical network
   uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<848> has no load.
INFO:LIT:243 - Logical network
   uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<849> has no load.
INFO:LIT:243 - Logical network
   uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<850> has no load.
INFO:LIT:243 - Logical network
   uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<851> has no load.
INFO:LIT:243 - Logical network
   uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<852> has no load.
INFO:LIT:243 - Logical network
   uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<853> has no load.
INFO:LIT:243 - Logical network
   uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<854> has no load.
INFO:LIT:243 - Logical network
   uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<855> has no load.
INFO:LIT:243 - Logical network
   uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<865> has no load.
INFO:LIT:243 - Logical network
   uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<881> has no load.
INFO:LIT:243 - Logical network
   uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<882> has no load.
INFO:LIT:243 - Logical network
   uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<883> has no load.
INFO:LIT:243 - Logical network
   uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<884> has no load.
INFO:LIT:243 - Logical network
   uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<885> has no load.
INFO:LIT:243 - Logical network
   uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<886> has no load.
INFO:LIT:243 - Logical network
   uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<887> has no load.
INFO:LIT:243 - Logical network
   uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<888> has no load.
INFO:LIT:243 - Logical network
   uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<889> has no load.
INFO:LIT:243 - Logical network
   uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<890> has no load.
INFO:LIT:243 - Logical network
   uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<891> has no load.
INFO:LIT:243 - Logical network
   uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<892> has no load.
INFO:LIT:243 - Logical network
   uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<893> has no load.
INFO:LIT:243 - Logical network
   uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<894> has no load.
INFO:LIT:243 - Logical network
   uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<895> has no load.
INFO:LIT:243 - Logical network
   uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<896> has no load.
INFO:LIT:243 - Logical network
   uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<897> has no load.
INFO:LIT:243 - Logical network
   uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<898> has no load.
INFO:LIT:243 - Logical network
   uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<899> has no load.
INFO:LIT:243 - Logical network
   uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<900> has no load.
INFO:LIT:243 - Logical network
   uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<901> has no load.
INFO:LIT:243 - Logical network
   uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<902> has no load.
INFO:LIT:243 - Logical network
   uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<903> has no load.
INFO:LIT:243 - Logical network
   uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<904> has no load.
INFO:LIT:243 - Logical network
   uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<905> has no load.
INFO:LIT:243 - Logical network
   uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<906> has no load.
INFO:LIT:243 - Logical network
   uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<907> has no load.
INFO:LIT:243 - Logical network
   uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<908> has no load.
INFO:LIT:243 - Logical network
   uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<909> has no load.
INFO:LIT:243 - Logical network
   uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<910> has no load.
INFO:LIT:243 - Logical network
   uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<911> has no load.
INFO:LIT:243 - Logical network
   uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<912> has no load.
INFO:LIT:243 - Logical network
   uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<913> has no load.
INFO:LIT:243 - Logical network
   uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<914> has no load.
INFO:LIT:243 - Logical network
   uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<915> has no load.
INFO:LIT:243 - Logical network
   uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<916> has no load.
INFO:LIT:243 - Logical network
   uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<917> has no load.
INFO:LIT:243 - Logical network
   uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<919> has no load.
INFO:LIT:243 - Logical network
   uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<979> has no load.
INFO:LIT:243 - Logical network
   uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3603> has no load.
INFO:LIT:243 - Logical network
   uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3604> has no load.
INFO:LIT:243 - Logical network
   uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3605> has no load.
INFO:LIT:243 - Logical network
   uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3606> has no load.
INFO:LIT:243 - Logical network
   uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3607> has no load.
INFO:LIT:243 - Logical network
   uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3608> has no load.
INFO:LIT:243 - Logical network
   uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3609> has no load.
INFO:LIT:243 - Logical network
   uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3610> has no load.
INFO:LIT:243 - Logical network
   uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3611> has no load.
INFO:LIT:243 - Logical network
   uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3612> has no load.
INFO:LIT:243 - Logical network
   uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3613> has no load.
INFO:LIT:243 - Logical network
   uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3614> has no load.
INFO:LIT:243 - Logical network
   uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3615> has no load.
INFO:LIT:243 - Logical network
   uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3616> has no load.
INFO:LIT:243 - Logical network
   uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3617> has no load.
INFO:LIT:243 - Logical network
   uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3618> has no load.
INFO:LIT:243 - Logical network
   uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3619> has no load.
INFO:LIT:243 - Logical network
   uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3620> has no load.
INFO:LIT:243 - Logical network
   uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3621> has no load.
INFO:LIT:243 - Logical network
   uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3622> has no load.
INFO:LIT:243 - Logical network
   uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3623> has no load.
INFO:LIT:243 - Logical network
   uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3624> has no load.
INFO:LIT:243 - Logical network
   uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3625> has no load.
INFO:LIT:243 - Logical network
   uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3626> has no load.
INFO:LIT:243 - Logical network
   uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3627> has no load.
INFO:LIT:243 - Logical network
   uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3628> has no load.
INFO:LIT:243 - Logical network
   uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3629> has no load.
INFO:LIT:243 - Logical network
   uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3630> has no load.
INFO:LIT:243 - Logical network
   uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3631> has no load.
INFO:LIT:243 - Logical network
   uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3632> has no load.
INFO:LIT:243 - Logical network
   uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3633> has no load.
INFO:LIT:243 - Logical network
   uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3634> has no load.
INFO:LIT:243 - Logical network
   uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3635> has no load.
INFO:LIT:243 - Logical network
   uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3636> has no load.
INFO:LIT:243 - Logical network
   uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3637> has no load.
INFO:LIT:243 - Logical network
   uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3638> has no load.
INFO:LIT:243 - Logical network
   uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3639> has no load.
INFO:LIT:243 - Logical network
   uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3640> has no load.
INFO:LIT:243 - Logical network
   uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3641> has no load.
INFO:LIT:243 - Logical network
   uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3642> has no load.
INFO:LIT:243 - Logical network
   uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3643> has no load.
INFO:LIT:243 - Logical network
   uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3644> has no load.
INFO:LIT:243 - Logical network
   uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3645> has no load.
INFO:LIT:243 - Logical network
   uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3646> has no load.
INFO:LIT:243 - Logical network
   uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3647> has no load.
INFO:LIT:243 - Logical network
   uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3648> has no load.
INFO:LIT:243 - Logical network
   uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3649> has no load.
INFO:LIT:243 - Logical network
   uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3650> has no load.
INFO:LIT:243 - Logical network
   uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3651> has no load.
INFO:LIT:243 - Logical network
   uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3652> has no load.
INFO:LIT:243 - Logical network
   uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3653> has no load.
INFO:LIT:243 - Logical network
   uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3654> has no load.
INFO:LIT:243 - Logical network
   uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3655> has no load.
INFO:LIT:243 - Logical network
   uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3656> has no load.
INFO:LIT:243 - Logical network
   uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3657> has no load.
INFO:LIT:243 - Logical network
   uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3658> has no load.
INFO:LIT:243 - Logical network
   uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3659> has no load.
INFO:LIT:243 - Logical network
   uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3660> has no load.
INFO:LIT:243 - Logical network
   uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3661> has no load.
INFO:LIT:243 - Logical network
   uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3662> has no load.
INFO:LIT:243 - Logical network
   uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3663> has no load.
INFO:LIT:243 - Logical network
   uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3664> has no load.
INFO:LIT:243 - Logical network
   uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3665> has no load.
INFO:LIT:243 - Logical network
   uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3666> has no load.
INFO:LIT:243 - Logical network
   uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3667> has no load.
INFO:LIT:243 - Logical network
   uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3668> has no load.
INFO:LIT:243 - Logical network
   uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3669> has no load.
INFO:LIT:243 - Logical network
   uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3670> has no load.
INFO:LIT:243 - Logical network
   uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3671> has no load.
INFO:LIT:243 - Logical network
   uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3672> has no load.
INFO:LIT:243 - Logical network
   uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3673> has no load.
INFO:LIT:243 - Logical network
   uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3685> has no load.
INFO:LIT:243 - Logical network
   uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3686> has no load.
INFO:LIT:243 - Logical network
   uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3687> has no load.
INFO:LIT:243 - Logical network
   uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3697> has no load.
INFO:LIT:243 - Logical network
   uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3698> has no load.
INFO:LIT:243 - Logical network
   uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3699> has no load.
INFO:LIT:243 - Logical network
   uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3700> has no load.
INFO:LIT:243 - Logical network
   uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3701> has no load.
INFO:LIT:243 - Logical network
   uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3702> has no load.
INFO:LIT:243 - Logical network
   uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3703> has no load.
INFO:LIT:243 - Logical network
   uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3704> has no load.
INFO:LIT:243 - Logical network
   uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3705> has no load.
INFO:LIT:243 - Logical network
   uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3706> has no load.
INFO:LIT:243 - Logical network
   uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3707> has no load.
INFO:LIT:243 - Logical network
   uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3708> has no load.
INFO:LIT:243 - Logical network
   uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3709> has no load.
INFO:LIT:243 - Logical network
   uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3710> has no load.
INFO:LIT:243 - Logical network
   uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3711> has no load.
INFO:LIT:243 - Logical network
   uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3712> has no load.
INFO:LIT:243 - Logical network
   uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3713> has no load.
INFO:LIT:243 - Logical network
   uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3714> has no load.
INFO:LIT:243 - Logical network
   uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3715> has no load.
INFO:LIT:243 - Logical network
   uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3716> has no load.
INFO:LIT:243 - Logical network
   uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3717> has no load.
INFO:LIT:243 - Logical network
   uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3718> has no load.
INFO:LIT:243 - Logical network
   uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3719> has no load.
INFO:LIT:243 - Logical network
   uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3720> has no load.
INFO:LIT:243 - Logical network
   uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3721> has no load.
INFO:LIT:243 - Logical network
   uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3722> has no load.
INFO:LIT:243 - Logical network
   uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3723> has no load.
INFO:LIT:243 - Logical network
   uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3724> has no load.
INFO:LIT:243 - Logical network
   uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3725> has no load.
INFO:LIT:243 - Logical network
   uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3726> has no load.
INFO:LIT:243 - Logical network
   uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3727> has no load.
INFO:LIT:243 - Logical network
   uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3728> has no load.
INFO:LIT:243 - Logical network
   uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3729> has no load.
INFO:LIT:243 - Logical network
   uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3731> has no load.
INFO:LIT:243 - Logical network
   uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3732> has no load.
INFO:LIT:243 - Logical network
   uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3733> has no load.
INFO:LIT:243 - Logical network
   uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3734> has no load.
INFO:LIT:243 - Logical network
   uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3735> has no load.
INFO:LIT:243 - Logical network
   uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3736> has no load.
INFO:LIT:243 - Logical network
   uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3737> has no load.
INFO:LIT:243 - Logical network
   uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3738> has no load.
INFO:LIT:243 - Logical network
   uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3739> has no load.
INFO:LIT:243 - Logical network
   uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3740> has no load.
INFO:LIT:243 - Logical network
   uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3741> has no load.
INFO:LIT:243 - Logical network
   uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3742> has no load.
INFO:LIT:243 - Logical network
   uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3743> has no load.
INFO:LIT:243 - Logical network
   uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3744> has no load.
INFO:LIT:243 - Logical network
   uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3745> has no load.
INFO:LIT:243 - Logical network
   uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3746> has no load.
INFO:LIT:243 - Logical network
   uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3747> has no load.
INFO:LIT:243 - Logical network
   uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3748> has no load.
INFO:LIT:243 - Logical network
   uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3749> has no load.
INFO:LIT:243 - Logical network
   uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3750> has no load.
INFO:LIT:243 - Logical network
   uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3751> has no load.
INFO:LIT:243 - Logical network
   uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3752> has no load.
INFO:LIT:243 - Logical network
   uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3753> has no load.
INFO:LIT:243 - Logical network
   uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3754> has no load.
INFO:LIT:243 - Logical network
   uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3755> has no load.
INFO:LIT:243 - Logical network
   uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3756> has no load.
INFO:LIT:243 - Logical network
   uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3757> has no load.
INFO:LIT:243 - Logical network
   uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3758> has no load.
INFO:LIT:243 - Logical network
   uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3759> has no load.
INFO:LIT:243 - Logical network
   uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3760> has no load.
INFO:LIT:243 - Logical network
   uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3761> has no load.
INFO:LIT:243 - Logical network
   uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3762> has no load.
INFO:LIT:243 - Logical network
   uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3763> has no load.
INFO:LIT:243 - Logical network
   uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3764> has no load.
INFO:LIT:243 - Logical network
   uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3765> has no load.
INFO:LIT:243 - Logical network
   uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3766> has no load.
INFO:LIT:243 - Logical network
   uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3767> has no load.
INFO:LIT:243 - Logical network
   uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3768> has no load.
INFO:LIT:243 - Logical network
   uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3769> has no load.
INFO:LIT:243 - Logical network
   uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3770> has no load.
INFO:LIT:243 - Logical network
   uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3771> has no load.
INFO:LIT:243 - Logical network
   uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3772> has no load.
INFO:LIT:243 - Logical network
   uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3773> has no load.
INFO:LIT:243 - Logical network
   uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3774> has no load.
INFO:LIT:243 - Logical network
   uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3775> has no load.
INFO:LIT:243 - Logical network
   uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3776> has no load.
INFO:LIT:243 - Logical network
   uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3777> has no load.
INFO:LIT:243 - Logical network
   uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3778> has no load.
INFO:LIT:243 - Logical network
   uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3779> has no load.
INFO:LIT:243 - Logical network
   uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3780> has no load.
INFO:LIT:243 - Logical network
   uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3781> has no load.
INFO:LIT:243 - Logical network
   uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3782> has no load.
INFO:LIT:243 - Logical network
   uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3783> has no load.
INFO:LIT:243 - Logical network
   uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3784> has no load.
INFO:LIT:243 - Logical network
   uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3785> has no load.
INFO:LIT:243 - Logical network
   uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3786> has no load.
INFO:LIT:243 - Logical network
   uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3787> has no load.
INFO:LIT:243 - Logical network
   uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3788> has no load.
INFO:LIT:243 - Logical network
   uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3789> has no load.
INFO:LIT:243 - Logical network
   uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3790> has no load.
INFO:LIT:243 - Logical network
   uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3791> has no load.
INFO:LIT:243 - Logical network
   uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3792> has no load.
INFO:LIT:243 - Logical network
   uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3793> has no load.
INFO:LIT:243 - Logical network
   uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3794> has no load.
INFO:LIT:243 - Logical network
   uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3795> has no load.
INFO:LIT:243 - Logical network
   uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3796> has no load.
INFO:LIT:243 - Logical network
   uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3797> has no load.
INFO:LIT:243 - Logical network
   uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3798> has no load.
INFO:LIT:243 - Logical network
   uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3799> has no load.
INFO:LIT:243 - Logical network
   uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3800> has no load.
INFO:LIT:243 - Logical network
   uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3801> has no load.
INFO:LIT:243 - Logical network
   uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3802> has no load.
INFO:LIT:243 - Logical network
   uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3803> has no load.
INFO:LIT:243 - Logical network
   uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3804> has no load.
INFO:LIT:243 - Logical network
   uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3805> has no load.
INFO:LIT:243 - Logical network
   uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3806> has no load.
INFO:LIT:243 - Logical network
   uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3807> has no load.
INFO:LIT:243 - Logical network
   uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3815> has no load.
INFO:LIT:243 - Logical network
   uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3816> has no load.
INFO:LIT:243 - Logical network
   uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/LOCKSTEP_Out<3817> has no load.
INFO:LIT:243 - Logical network
   uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.D
   ecode_I/Use_MuxCy[11].OF_Piperun_Stage/Using_FPGA.MUXCY_I/LO has no load.
INFO:LIT:243 - Logical network
   uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.D
   ecode_I/PC_Module_I/Using_FPGA.Incr_PC[0].MUXCY_I/LO has no load.
INFO:LIT:243 - Logical network
   uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.D
   ata_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.Using_FPGA_PCMP.carry_equal_by
   te4/MUXCY_L_Enable_2/LO has no load.
INFO:LIT:243 - Logical network
   uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.D
   ata_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.Using_FPGA_PCMP.carry_equal_by
   te3/MUXCY_L_Enable_2/LO has no load.
INFO:LIT:243 - Logical network
   uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.D
   ata_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.Using_FPGA_PCMP.carry_equal_by
   te2/MUXCY_L_Enable_2/LO has no load.
INFO:LIT:243 - Logical network
   uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.D
   ata_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.Using_FPGA_PCMP.carry_equal_by
   te1/MUXCY_L_Enable_2/LO has no load.
INFO:LIT:243 - Logical network
   uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.D
   ata_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[0]
   .MUXCY_I/LO has no load.
INFO:LIT:243 - Logical network uBlaze_SPI/MB_SPI_i/debug_module/Interrupt has no
   load.
INFO:LIT:243 - Logical network uBlaze_SPI/MB_SPI_i/debug_module/Ext_JTAG_RESET
   has no load.
INFO:LIT:243 - Logical network uBlaze_SPI/MB_SPI_i/debug_module/Ext_JTAG_SEL has
   no load.
INFO:LIT:243 - Logical network
   fifo_inst_4kB/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0
   .wr/gwas.wsts/ram_full_i has no load.
INFO:LIT:243 - Logical network
   fifo_inst_4kB/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0
   .rd/gr1.rfwft/empty_fwft_i has no load.
INFO:LIT:243 - Logical network
   fifo_inst_4kB/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0
   .rd/gr1.rfwft/aempty_fwft_i has no load.
INFO:LIT:243 - Logical network
   fifo_inst_4kB/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx
   .clkx/gsync_stage[2].wr_stg_inst/Q_reg<1> has no load.
INFO:LIT:243 - Logical network
   fifo_inst_4kB/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx
   .clkx/gsync_stage[2].wr_stg_inst/Q_reg<0> has no load.
INFO:MapLib:562 - No environment variables are currently set.
INFO:MapLib:841 - Changing COMPENSATION attribute from SYSTEM_SYNCHRONOUS to
   INTERNAL for PLL_ADV
   uBlaze_SPI/MB_SPI_i/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_A
   DV.PLL_ADV_inst.
INFO:LIT:244 - All of the single ended outputs in this design are using slew
   rate limited output drivers. The delay on speed critical single ended outputs
   can be dramatically reduced by designating them as fast outputs.
INFO:Pack:1716 - Initializing temperature to 85.000 Celsius. (default - Range:
   0.000 to 85.000 Celsius)
INFO:Pack:1720 - Initializing voltage to 1.140 Volts. (default - Range: 1.140 to
   1.260 Volts)
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
INFO:Pack:1650 - Map created a placed design.

Section 4 - Removed Logic Summary
---------------------------------
 187 block(s) removed
 136 block(s) optimized away
 245 signal(s) removed
 368 Block(s) redundant

Section 5 - Removed Logic
-------------------------

The trimmed logic report below shows the logic removed from your design due to
sourceless or loadless signals, and VCC or ground connections.  If the removal
of a signal or symbol results in the subsequent removal of an additional signal
or symbol, the message explaining that second removal will be indented.  This
indentation will be repeated as a chain of related logic is removed.

To quickly locate the original cause for the removal of a chain of logic, look
above the place where that logic is listed in the trimming report, then locate
the lines that are least indented (begin at the leftmost edge).

Loadless block "BUFG_DDRCLK" (CKBUF) removed.
 The signal "ADC_CLK90_INV_13_o" is loadless and has been removed.
  Loadless block "ADC_CLK90_INV_13_o1_INV_0" (BUF) removed.
Loadless block
"fifo_inst_4kB/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.r
d/gras.rsts/gae.c2/gmux.gm[7].gms.ms" (MUX) removed.
 The signal
"fifo_inst_4kB/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.r
d/gras.rsts/gae.c2/gmux.carrynet<6>" is loadless and has been removed.
  Loadless block
"fifo_inst_4kB/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.r
d/gras.rsts/gae.c2/gmux.gm[6].gms.ms" (MUX) removed.
   The signal
"fifo_inst_4kB/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.r
d/gras.rsts/gae.c2/gmux.carrynet<5>" is loadless and has been removed.
    Loadless block
"fifo_inst_4kB/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.r
d/gras.rsts/gae.c2/gmux.gm[5].gms.ms" (MUX) removed.
     The signal
"fifo_inst_4kB/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.r
d/gras.rsts/gae.c2/gmux.carrynet<4>" is loadless and has been removed.
      Loadless block
"fifo_inst_4kB/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.r
d/gras.rsts/gae.c2/gmux.gm[4].gms.ms" (MUX) removed.
       The signal
"fifo_inst_4kB/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.r
d/gras.rsts/gae.c2/gmux.carrynet<3>" is loadless and has been removed.
        Loadless block
"fifo_inst_4kB/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.r
d/gras.rsts/gae.c2/gmux.gm[3].gms.ms" (MUX) removed.
         The signal
"fifo_inst_4kB/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.r
d/gras.rsts/gae.c2/gmux.carrynet<2>" is loadless and has been removed.
          Loadless block
"fifo_inst_4kB/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.r
d/gras.rsts/gae.c2/gmux.gm[2].gms.ms" (MUX) removed.
           The signal
"fifo_inst_4kB/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.r
d/gras.rsts/gae.c2/gmux.carrynet<1>" is loadless and has been removed.
            Loadless block
"fifo_inst_4kB/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.r
d/gras.rsts/gae.c2/gmux.gm[1].gms.ms" (MUX) removed.
             The signal
"fifo_inst_4kB/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.r
d/gras.rsts/gae.c2/gmux.carrynet<0>" is loadless and has been removed.
              Loadless block
"fifo_inst_4kB/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.r
d/gras.rsts/gae.c2/gmux.gm[0].gm1.m1" (MUX) removed.
               The signal
"fifo_inst_4kB/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.r
d/gras.rsts/gae.c2/v1<0>" is loadless and has been removed.
                Loadless block
"fifo_inst_4kB/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.r
d/gras.rsts/gae.c2/v1<0>1" (ROM) removed.
             The signal
"fifo_inst_4kB/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.r
d/gras.rsts/gae.c2/v1<1>" is loadless and has been removed.
              Loadless block
"fifo_inst_4kB/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.r
d/gras.rsts/gae.c2/v1<1>1" (ROM) removed.
           The signal
"fifo_inst_4kB/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.r
d/gras.rsts/gae.c2/v1<2>" is loadless and has been removed.
            Loadless block
"fifo_inst_4kB/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.r
d/gras.rsts/gae.c2/v1<2>1" (ROM) removed.
         The signal
"fifo_inst_4kB/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.r
d/gras.rsts/gae.c2/v1<3>" is loadless and has been removed.
          Loadless block
"fifo_inst_4kB/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.r
d/gras.rsts/gae.c2/v1<3>1" (ROM) removed.
       The signal
"fifo_inst_4kB/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.r
d/gras.rsts/gae.c2/v1<4>" is loadless and has been removed.
        Loadless block
"fifo_inst_4kB/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.r
d/gras.rsts/gae.c2/v1<4>1" (ROM) removed.
     The signal
"fifo_inst_4kB/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.r
d/gras.rsts/gae.c2/v1<5>" is loadless and has been removed.
      Loadless block
"fifo_inst_4kB/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.r
d/gras.rsts/gae.c2/v1<5>1" (ROM) removed.
   The signal
"fifo_inst_4kB/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.r
d/gras.rsts/gae.c2/v1<6>" is loadless and has been removed.
    Loadless block
"fifo_inst_4kB/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.r
d/gras.rsts/gae.c2/v1<6>1" (ROM) removed.
 The signal
"fifo_inst_4kB/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.r
d/gras.rsts/gae.c2/v1<7>" is loadless and has been removed.
  Loadless block
"fifo_inst_4kB/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.r
d/gras.rsts/gae.c2/v1<7>1" (ROM) removed.
Loadless block
"uBlaze_SPI/MB_SPI_i/clock_generator_0/clock_generator_0/PLL0_CLKFBOUT_BUFG_INST
" (CKBUF) removed.
Loadless block "uBlaze_SPI/MB_SPI_i/debug_module/debug_module/BUFG_DRCK1"
(CKBUF) removed.
Loadless block
"uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Dat
a_Flow_I/exception_registers_I1/Use_LUT6.Mux_Inxt/Use_LUT6.Mux_Loop[0].I_MUX_LUT
6" (LUT6_2) removed.
 The signal
"uBlaze_SPI/MB_SPI_i/microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Add
r<0>" is loadless and has been removed.
 The signal
"uBlaze_SPI/MB_SPI_i/microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Add
r<16>" is loadless and has been removed.
Loadless block
"uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Dat
a_Flow_I/exception_registers_I1/Use_LUT6.Mux_Inxt/Use_LUT6.Mux_Loop[10].I_MUX_LU
T6" (LUT6_2) removed.
 The signal
"uBlaze_SPI/MB_SPI_i/microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Add
r<10>" is loadless and has been removed.
Loadless block
"uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Dat
a_Flow_I/exception_registers_I1/Use_LUT6.Mux_Inxt/Use_LUT6.Mux_Loop[11].I_MUX_LU
T6" (LUT6_2) removed.
 The signal
"uBlaze_SPI/MB_SPI_i/microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Add
r<11>" is loadless and has been removed.
Loadless block
"uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Dat
a_Flow_I/exception_registers_I1/Use_LUT6.Mux_Inxt/Use_LUT6.Mux_Loop[12].I_MUX_LU
T6" (LUT6_2) removed.
 The signal
"uBlaze_SPI/MB_SPI_i/microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Add
r<12>" is loadless and has been removed.
Loadless block
"uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Dat
a_Flow_I/exception_registers_I1/Use_LUT6.Mux_Inxt/Use_LUT6.Mux_Loop[13].I_MUX_LU
T6" (LUT6_2) removed.
 The signal
"uBlaze_SPI/MB_SPI_i/microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Add
r<13>" is loadless and has been removed.
Loadless block
"uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Dat
a_Flow_I/exception_registers_I1/Use_LUT6.Mux_Inxt/Use_LUT6.Mux_Loop[14].I_MUX_LU
T6" (LUT6_2) removed.
 The signal
"uBlaze_SPI/MB_SPI_i/microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Add
r<14>" is loadless and has been removed.
Loadless block
"uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Dat
a_Flow_I/exception_registers_I1/Use_LUT6.Mux_Inxt/Use_LUT6.Mux_Loop[15].I_MUX_LU
T6" (LUT6_2) removed.
 The signal
"uBlaze_SPI/MB_SPI_i/microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Add
r<15>" is loadless and has been removed.
Loadless block
"uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Dat
a_Flow_I/exception_registers_I1/Use_LUT6.Mux_Inxt/Use_LUT6.Mux_Loop[1].I_MUX_LUT
6" (LUT6_2) removed.
 The signal
"uBlaze_SPI/MB_SPI_i/microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Add
r<1>" is loadless and has been removed.
Loadless block
"uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Dat
a_Flow_I/exception_registers_I1/Use_LUT6.Mux_Inxt/Use_LUT6.Mux_Loop[2].I_MUX_LUT
6" (LUT6_2) removed.
 The signal
"uBlaze_SPI/MB_SPI_i/microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Add
r<2>" is loadless and has been removed.
Loadless block
"uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Dat
a_Flow_I/exception_registers_I1/Use_LUT6.Mux_Inxt/Use_LUT6.Mux_Loop[3].I_MUX_LUT
6" (LUT6_2) removed.
 The signal
"uBlaze_SPI/MB_SPI_i/microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Add
r<3>" is loadless and has been removed.
Loadless block
"uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Dat
a_Flow_I/exception_registers_I1/Use_LUT6.Mux_Inxt/Use_LUT6.Mux_Loop[4].I_MUX_LUT
6" (LUT6_2) removed.
 The signal
"uBlaze_SPI/MB_SPI_i/microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Add
r<4>" is loadless and has been removed.
Loadless block
"uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Dat
a_Flow_I/exception_registers_I1/Use_LUT6.Mux_Inxt/Use_LUT6.Mux_Loop[5].I_MUX_LUT
6" (LUT6_2) removed.
 The signal
"uBlaze_SPI/MB_SPI_i/microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Add
r<5>" is loadless and has been removed.
Loadless block
"uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Dat
a_Flow_I/exception_registers_I1/Use_LUT6.Mux_Inxt/Use_LUT6.Mux_Loop[6].I_MUX_LUT
6" (LUT6_2) removed.
 The signal
"uBlaze_SPI/MB_SPI_i/microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Add
r<6>" is loadless and has been removed.
Loadless block
"uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Dat
a_Flow_I/exception_registers_I1/Use_LUT6.Mux_Inxt/Use_LUT6.Mux_Loop[7].I_MUX_LUT
6" (LUT6_2) removed.
 The signal
"uBlaze_SPI/MB_SPI_i/microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Add
r<7>" is loadless and has been removed.
Loadless block
"uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Dat
a_Flow_I/exception_registers_I1/Use_LUT6.Mux_Inxt/Use_LUT6.Mux_Loop[8].I_MUX_LUT
6" (LUT6_2) removed.
 The signal
"uBlaze_SPI/MB_SPI_i/microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Add
r<8>" is loadless and has been removed.
Loadless block
"uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Dat
a_Flow_I/exception_registers_I1/Use_LUT6.Mux_Inxt/Use_LUT6.Mux_Loop[9].I_MUX_LUT
6" (LUT6_2) removed.
 The signal
"uBlaze_SPI/MB_SPI_i/microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Add
r<9>" is loadless and has been removed.
Loadless block
"uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Dec
ode_I/Using_FPGA.Gen_Bits[27].MEM_EX_Result_Inst" (SFF) removed.

The trimmed logic reported below is either:
   1. part of a cycle
   2. part of disabled logic
   3. a side-effect of other trimmed logic

The signal "uBlaze_SPI/MB_SPI_i/net_vcc0" is unused and has been removed.
The signal
"uBlaze_SPI/MB_SPI_i/microblaze_0_i_bram_ctrl_2_microblaze_0_bram_block_BRAM_Add
r<0>" is unused and has been removed.
The signal
"uBlaze_SPI/MB_SPI_i/microblaze_0_i_bram_ctrl_2_microblaze_0_bram_block_BRAM_Add
r<1>" is unused and has been removed.
The signal
"uBlaze_SPI/MB_SPI_i/microblaze_0_i_bram_ctrl_2_microblaze_0_bram_block_BRAM_Add
r<2>" is unused and has been removed.
The signal
"uBlaze_SPI/MB_SPI_i/microblaze_0_i_bram_ctrl_2_microblaze_0_bram_block_BRAM_Add
r<3>" is unused and has been removed.
The signal
"uBlaze_SPI/MB_SPI_i/microblaze_0_i_bram_ctrl_2_microblaze_0_bram_block_BRAM_Add
r<4>" is unused and has been removed.
The signal
"uBlaze_SPI/MB_SPI_i/microblaze_0_i_bram_ctrl_2_microblaze_0_bram_block_BRAM_Add
r<5>" is unused and has been removed.
The signal
"uBlaze_SPI/MB_SPI_i/microblaze_0_i_bram_ctrl_2_microblaze_0_bram_block_BRAM_Add
r<6>" is unused and has been removed.
The signal
"uBlaze_SPI/MB_SPI_i/microblaze_0_i_bram_ctrl_2_microblaze_0_bram_block_BRAM_Add
r<7>" is unused and has been removed.
The signal
"uBlaze_SPI/MB_SPI_i/microblaze_0_i_bram_ctrl_2_microblaze_0_bram_block_BRAM_Add
r<8>" is unused and has been removed.
The signal
"uBlaze_SPI/MB_SPI_i/microblaze_0_i_bram_ctrl_2_microblaze_0_bram_block_BRAM_Add
r<9>" is unused and has been removed.
The signal
"uBlaze_SPI/MB_SPI_i/microblaze_0_i_bram_ctrl_2_microblaze_0_bram_block_BRAM_Add
r<10>" is unused and has been removed.
The signal
"uBlaze_SPI/MB_SPI_i/microblaze_0_i_bram_ctrl_2_microblaze_0_bram_block_BRAM_Add
r<11>" is unused and has been removed.
The signal
"uBlaze_SPI/MB_SPI_i/microblaze_0_i_bram_ctrl_2_microblaze_0_bram_block_BRAM_Add
r<12>" is unused and has been removed.
The signal
"uBlaze_SPI/MB_SPI_i/microblaze_0_i_bram_ctrl_2_microblaze_0_bram_block_BRAM_Add
r<13>" is unused and has been removed.
The signal
"uBlaze_SPI/MB_SPI_i/microblaze_0_i_bram_ctrl_2_microblaze_0_bram_block_BRAM_Add
r<14>" is unused and has been removed.
The signal
"uBlaze_SPI/MB_SPI_i/microblaze_0_i_bram_ctrl_2_microblaze_0_bram_block_BRAM_Add
r<15>" is unused and has been removed.
The signal
"uBlaze_SPI/MB_SPI_i/microblaze_0_i_bram_ctrl_2_microblaze_0_bram_block_BRAM_Add
r<16>" is unused and has been removed.
The signal
"uBlaze_SPI/MB_SPI_i/microblaze_0_i_bram_ctrl_2_microblaze_0_bram_block_BRAM_Add
r<30>" is unused and has been removed.
The signal
"uBlaze_SPI/MB_SPI_i/microblaze_0_i_bram_ctrl_2_microblaze_0_bram_block_BRAM_Add
r<31>" is unused and has been removed.
The signal
"uBlaze_SPI/MB_SPI_i/microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Add
r<30>" is unused and has been removed.
The signal
"uBlaze_SPI/MB_SPI_i/microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Add
r<31>" is unused and has been removed.
The signal "uBlaze_SPI/MB_SPI_i/axi4lite_0_S_RDATA<30>" is unused and has been
removed.
The signal "uBlaze_SPI/MB_SPI_i/axi4lite_0_S_RDATA<29>" is unused and has been
removed.
The signal "uBlaze_SPI/MB_SPI_i/axi4lite_0_S_RDATA<28>" is unused and has been
removed.
The signal "uBlaze_SPI/MB_SPI_i/axi4lite_0_S_RDATA<27>" is unused and has been
removed.
The signal "uBlaze_SPI/MB_SPI_i/axi4lite_0_S_RDATA<26>" is unused and has been
removed.
The signal "uBlaze_SPI/MB_SPI_i/axi4lite_0_S_RDATA<25>" is unused and has been
removed.
The signal "uBlaze_SPI/MB_SPI_i/axi4lite_0_S_RDATA<24>" is unused and has been
removed.
The signal "uBlaze_SPI/MB_SPI_i/axi4lite_0_S_RDATA<23>" is unused and has been
removed.
The signal "uBlaze_SPI/MB_SPI_i/axi4lite_0_S_RDATA<22>" is unused and has been
removed.
The signal "uBlaze_SPI/MB_SPI_i/axi4lite_0_S_RDATA<21>" is unused and has been
removed.
The signal "uBlaze_SPI/MB_SPI_i/axi4lite_0_S_RDATA<20>" is unused and has been
removed.
The signal "uBlaze_SPI/MB_SPI_i/axi4lite_0_S_RDATA<19>" is unused and has been
removed.
The signal "uBlaze_SPI/MB_SPI_i/axi4lite_0_S_RDATA<18>" is unused and has been
removed.
The signal "uBlaze_SPI/MB_SPI_i/axi4lite_0_S_RDATA<17>" is unused and has been
removed.
The signal "uBlaze_SPI/MB_SPI_i/axi4lite_0_S_RDATA<16>" is unused and has been
removed.
The signal "uBlaze_SPI/MB_SPI_i/axi4lite_0_S_RDATA<15>" is unused and has been
removed.
The signal "uBlaze_SPI/MB_SPI_i/axi4lite_0_S_RDATA<14>" is unused and has been
removed.
The signal "uBlaze_SPI/MB_SPI_i/axi4lite_0_S_RDATA<13>" is unused and has been
removed.
The signal "uBlaze_SPI/MB_SPI_i/axi4lite_0_S_RDATA<12>" is unused and has been
removed.
The signal "uBlaze_SPI/MB_SPI_i/axi4lite_0_S_RDATA<11>" is unused and has been
removed.
The signal "uBlaze_SPI/MB_SPI_i/axi4lite_0_S_RDATA<10>" is unused and has been
removed.
The signal
"uBlaze_SPI/MB_SPI_i/proc_sys_reset_0/proc_sys_reset_0/SEQ/system_Reset_Req_d1"
is unused and has been removed.
The signal
"uBlaze_SPI/MB_SPI_i/proc_sys_reset_0/proc_sys_reset_0/SEQ/chip_Reset_Req_d1" is
unused and has been removed.
The signal
"uBlaze_SPI/MB_SPI_i/proc_sys_reset_0/proc_sys_reset_0/SEQ/chip_Reset_Req_d3_sys
tem_Reset_Req_d3_OR_31_o" is unused and has been removed.
The signal
"uBlaze_SPI/MB_SPI_i/proc_sys_reset_0/proc_sys_reset_0/SEQ/system_Reset_Req_d3_s
ystem_Reset_Req_d2_AND_49_o" is unused and has been removed.
The signal
"uBlaze_SPI/MB_SPI_i/proc_sys_reset_0/proc_sys_reset_0/Chip_Reset_Req" is unused
and has been removed.
The signal
"uBlaze_SPI/MB_SPI_i/proc_sys_reset_0/proc_sys_reset_0/System_Reset_Req" is
unused and has been removed.
The signal "uBlaze_SPI/MB_SPI_i/clock_generator_0/N1" is unused and has been
removed.
The signal
"uBlaze_SPI/MB_SPI_i/Generic_SPI/Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE
_I/slave_tri_state_en_control" is unused and has been removed.
The signal
"uBlaze_SPI/MB_SPI_i/Generic_SPI/Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE
_I/_n0395_inv" is unused and has been removed.
The signal
"uBlaze_SPI/MB_SPI_i/Generic_SPI/Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE
_I/Mst_N_Slv_Allow_Slave_MODF_Strobe_AND_201_o" is unused and has been removed.
The signal
"uBlaze_SPI/MB_SPI_i/Generic_SPI/Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE
_I/_n03321" is unused and has been removed.
The signal
"uBlaze_SPI/MB_SPI_i/Generic_SPI/Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE
_I/Allow_MODF_Strobe" is unused and has been removed.
 Unused block
"uBlaze_SPI/MB_SPI_i/Generic_SPI/Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE
_I/Allow_MODF_Strobe" (FF) removed.
  The signal
"uBlaze_SPI/MB_SPI_i/Generic_SPI/Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE
_I/Allow_MODF_Strobe_rstpot" is unused and has been removed.
   Unused block
"uBlaze_SPI/MB_SPI_i/Generic_SPI/Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE
_I/Allow_MODF_Strobe_rstpot" (ROM) removed.
The signal
"uBlaze_SPI/MB_SPI_i/Generic_SPI/Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE
_I/Allow_Slave_MODF_Strobe" is unused and has been removed.
 Unused block
"uBlaze_SPI/MB_SPI_i/Generic_SPI/Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE
_I/Allow_Slave_MODF_Strobe" (FF) removed.
  The signal
"uBlaze_SPI/MB_SPI_i/Generic_SPI/Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE
_I/Allow_Slave_MODF_Strobe_rstpot" is unused and has been removed.
   Unused block
"uBlaze_SPI/MB_SPI_i/Generic_SPI/Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE
_I/Allow_Slave_MODF_Strobe_rstpot" (ROM) removed.
The signal
"uBlaze_SPI/MB_SPI_i/Generic_SPI/Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE
_I/DTR_underrun_rstpot" is unused and has been removed.
The signal
"uBlaze_SPI/MB_SPI_i/Generic_SPI/Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE
_I/_n0439_inv3" is unused and has been removed.
 Unused block
"uBlaze_SPI/MB_SPI_i/Generic_SPI/Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE
_I/_n0439_inv3" (ROM) removed.
The signal
"uBlaze_SPI/MB_SPI_i/Generic_SPI/Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE
_I/sck_i_d1_rstpot" is unused and has been removed.
The signal
"uBlaze_SPI/MB_SPI_i/Generic_SPI/Generic_SPI/AXI_SPI_CORE_INTERFACE_I/MAP_SIGNAL
S_AND_REG_WITH_FIFOS.FIFO_IF_MODULE_I/dtr_underrun_d1_rstpot" is unused and has
been removed.
The signal
"uBlaze_SPI/MB_SPI_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_
0/gen_crossbar.addr_arbiter_inst/s_amesg<48>" is unused and has been removed.
The signal
"uBlaze_SPI/MB_SPI_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_
0/gen_crossbar.addr_arbiter_inst/s_amesg<47>" is unused and has been removed.
The signal
"uBlaze_SPI/MB_SPI_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_
0/gen_crossbar.addr_arbiter_inst/s_amesg<46>" is unused and has been removed.
The signal
"uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Dec
ode_I/of_set_MSR_EE_hold_of_set_MSR_EE_OR_268_o" is unused and has been removed.
 Unused block
"uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Dec
ode_I/of_set_MSR_EE_hold_of_set_MSR_EE_OR_268_o1" (ROM) removed.
  The signal
"uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Dec
ode_I/of_set_MSR_EE_hold" is unused and has been removed.
   Unused block
"uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Dec
ode_I/of_set_MSR_EE_hold" (SFF) removed.
    The signal
"uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Dec
ode_I/of_set_MSR_EE_hold_glue_set" is unused and has been removed.
     Unused block
"uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Dec
ode_I/of_set_MSR_EE_hold_glue_set" (ROM) removed.
The signal
"uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Dec
ode_I/ex_set_MSR_EE_instr" is unused and has been removed.
 Unused block
"uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Dec
ode_I/ex_set_MSR_EE_instr" (SFF) removed.
The signal
"uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Dat
a_Flow_I/Using_DAXI_ALU_Carry.Using_FPGA.muxcy_di" is unused and has been
removed.
The signal
"uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Dat
a_Flow_I/msr_reg_i/of_MSR_cmb_i<31>" is unused and has been removed.
 Unused block
"uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Dat
a_Flow_I/msr_reg_i/Mmux_Using_FPGA_1.mem_msr_cmb_i1351" (ROM) removed.
  The signal
"uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Dat
a_Flow_I/msr_reg_i/of_MSR_i<31>" is unused and has been removed.
   Unused block
"uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Dat
a_Flow_I/msr_reg_i/Using_FPGA_2.MSR_Bits[31].Using_FDR.MSR_of_I" (SFF) removed.
  The signal
"uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Dat
a_Flow_I/msr_reg_i/mem_MSR_i<31>" is unused and has been removed.
   Unused block
"uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Dat
a_Flow_I/msr_reg_i/Using_FPGA_1.MSR_Bits[31].Using_FDR.MSR_I" (SFF) removed.
    The signal
"uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Dat
a_Flow_I/msr_reg_i/Using_FPGA_1.mem_msr_cmb_i<31>" is unused and has been
removed.
     Unused block
"uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Dat
a_Flow_I/msr_reg_i/Mmux_Using_FPGA_1.mem_msr_cmb_i151" (ROM) removed.
      The signal
"uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Dat
a_Flow_I/msr_reg_i/ex_MSR_i<31>" is unused and has been removed.
       Unused block
"uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Dat
a_Flow_I/msr_reg_i/Using_FPGA_2.MSR_Bits[31].Using_FDR.MSR_ex_I" (SFF) removed.
        The signal
"uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Dat
a_Flow_I/msr_reg_i/ex_MSR_cmb_i<31>" is unused and has been removed.
         Unused block
"uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Dat
a_Flow_I/msr_reg_i/Mmux_Using_FPGA_1.mem_msr_cmb_i1201" (ROM) removed.
          The signal
"uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Dat
a_Flow_I/msr_reg_i/EX_MTS_MSR_mmx_out9" is unused and has been removed.
           Unused block
"uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Dat
a_Flow_I/msr_reg_i/EX_MTS_MSR91" (ROM) removed.
The signal
"uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Dat
a_Flow_I/msr_reg_i/of_MSR_cmb_i<30>" is unused and has been removed.
 Unused block
"uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Dat
a_Flow_I/msr_reg_i/Mmux_Using_FPGA_1.mem_msr_cmb_i1341" (ROM) removed.
  The signal
"uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.of_
MSR<30>" is unused and has been removed.
   Unused block
"uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Dat
a_Flow_I/msr_reg_i/Using_FPGA_2.MSR_Bits[30].Using_FDR.MSR_of_I" (SFF) removed.
The signal
"uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Dat
a_Flow_I/msr_reg_i/of_MSR_cmb_i<29>" is unused and has been removed.
 Unused block
"uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Dat
a_Flow_I/msr_reg_i/Mmux_Using_FPGA_1.mem_msr_cmb_i1331" (ROM) removed.
  The signal
"uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.of_
MSR<29>" is unused and has been removed.
   Unused block
"uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Dat
a_Flow_I/msr_reg_i/Using_FPGA_2.MSR_Bits[29].Using_FDR.MSR_of_I" (SFF) removed.
The signal
"uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Dat
a_Flow_I/msr_reg_i/of_MSR_cmb_i<27>" is unused and has been removed.
 Unused block
"uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Dat
a_Flow_I/msr_reg_i/Mmux_Using_FPGA_1.mem_msr_cmb_i1311" (ROM) removed.
  The signal
"uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Dat
a_Flow_I/msr_reg_i/of_MSR_i<27>" is unused and has been removed.
   Unused block
"uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Dat
a_Flow_I/msr_reg_i/Using_FPGA_2.MSR_Bits[27].Using_FDR.MSR_of_I" (SFF) removed.
  The signal
"uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Dat
a_Flow_I/msr_reg_i/mem_MSR_i<27>" is unused and has been removed.
   Unused block
"uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Dat
a_Flow_I/msr_reg_i/Using_FPGA_1.MSR_Bits[27].Using_FDR.MSR_I" (SFF) removed.
    The signal
"uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Dat
a_Flow_I/msr_reg_i/Using_FPGA_1.mem_msr_cmb_i<27>" is unused and has been
removed.
     Unused block
"uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Dat
a_Flow_I/msr_reg_i/Mmux_Using_FPGA_1.mem_msr_cmb_i111" (ROM) removed.
      The signal
"uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Dat
a_Flow_I/msr_reg_i/ex_MSR_i<27>" is unused and has been removed.
       Unused block
"uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Dat
a_Flow_I/msr_reg_i/Using_FPGA_2.MSR_Bits[27].Using_FDR.MSR_ex_I" (SFF) removed.
        The signal
"uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Dat
a_Flow_I/msr_reg_i/ex_MSR_cmb_i<27>" is unused and has been removed.
         Unused block
"uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Dat
a_Flow_I/msr_reg_i/Mmux_Using_FPGA_1.mem_msr_cmb_i1161" (ROM) removed.
          The signal
"uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Dat
a_Flow_I/msr_reg_i/EX_MTS_MSR_mmx_out" is unused and has been removed.
           Unused block
"uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Dat
a_Flow_I/msr_reg_i/EX_MTS_MSR10" (ROM) removed.
The signal
"uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Dat
a_Flow_I/msr_reg_i/of_MSR_cmb_i<26>" is unused and has been removed.
 Unused block
"uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Dat
a_Flow_I/msr_reg_i/Mmux_Using_FPGA_1.mem_msr_cmb_i1301" (ROM) removed.
  The signal
"uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Dat
a_Flow_I/msr_reg_i/of_MSR_i<26>" is unused and has been removed.
   Unused block
"uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Dat
a_Flow_I/msr_reg_i/Using_FPGA_2.MSR_Bits[26].Using_FDR.MSR_of_I" (SFF) removed.
  The signal
"uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Dat
a_Flow_I/msr_reg_i/mem_MSR_i<26>" is unused and has been removed.
   Unused block
"uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Dat
a_Flow_I/msr_reg_i/Using_FPGA_1.MSR_Bits[26].Using_FDR.MSR_I" (SFF) removed.
    The signal
"uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Dat
a_Flow_I/msr_reg_i/Using_FPGA_1.mem_msr_cmb_i<26>" is unused and has been
removed.
     Unused block
"uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Dat
a_Flow_I/msr_reg_i/Mmux_Using_FPGA_1.mem_msr_cmb_i101" (ROM) removed.
      The signal
"uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Dat
a_Flow_I/msr_reg_i/ex_MSR_i<26>" is unused and has been removed.
       Unused block
"uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Dat
a_Flow_I/msr_reg_i/Using_FPGA_2.MSR_Bits[26].Using_FDR.MSR_ex_I" (SFF) removed.
        The signal
"uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Dat
a_Flow_I/msr_reg_i/ex_MSR_cmb_i<26>" is unused and has been removed.
         Unused block
"uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Dat
a_Flow_I/msr_reg_i/Mmux_Using_FPGA_1.mem_msr_cmb_i1151" (ROM) removed.
          The signal
"uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Dat
a_Flow_I/msr_reg_i/EX_MTS_MSR_mmx_out1" is unused and has been removed.
           Unused block
"uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Dat
a_Flow_I/msr_reg_i/EX_MTS_MSR11" (ROM) removed.
The signal
"uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Dat
a_Flow_I/msr_reg_i/of_MSR_cmb_i<25>" is unused and has been removed.
 Unused block
"uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Dat
a_Flow_I/msr_reg_i/Mmux_Using_FPGA_1.mem_msr_cmb_i1291" (ROM) removed.
  The signal
"uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Dat
a_Flow_I/msr_reg_i/of_MSR_i<25>" is unused and has been removed.
   Unused block
"uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Dat
a_Flow_I/msr_reg_i/Using_FPGA_2.MSR_Bits[25].Using_FDR.MSR_of_I" (SFF) removed.
  The signal
"uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Dat
a_Flow_I/msr_reg_i/mem_MSR_i<25>" is unused and has been removed.
   Unused block
"uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Dat
a_Flow_I/msr_reg_i/Using_FPGA_1.MSR_Bits[25].Using_FDR.MSR_I" (SFF) removed.
    The signal
"uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Dat
a_Flow_I/msr_reg_i/Using_FPGA_1.mem_msr_cmb_i<25>" is unused and has been
removed.
     Unused block
"uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Dat
a_Flow_I/msr_reg_i/Mmux_Using_FPGA_1.mem_msr_cmb_i91" (ROM) removed.
      The signal
"uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Dat
a_Flow_I/msr_reg_i/mem_MSR_cmb<25>" is unused and has been removed.
       Unused block
"uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Dat
a_Flow_I/msr_reg_i/Using_FPGA_2.MSR_Bits[25].Using_FDR.MSR_ex_I" (SFF) removed.
        The signal
"uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Dat
a_Flow_I/msr_reg_i/ex_MSR_cmb_i<25>" is unused and has been removed.
         Unused block
"uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Dat
a_Flow_I/msr_reg_i/Mmux_Using_FPGA_1.mem_msr_cmb_i1141" (ROM) removed.
          The signal
"uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Dat
a_Flow_I/msr_reg_i/EX_MTS_MSR_mmx_out2" is unused and has been removed.
           Unused block
"uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Dat
a_Flow_I/msr_reg_i/EX_MTS_MSR21" (ROM) removed.
The signal
"uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Dat
a_Flow_I/msr_reg_i/of_MSR_cmb_i<24>" is unused and has been removed.
 Unused block
"uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Dat
a_Flow_I/msr_reg_i/Mmux_Using_FPGA_1.mem_msr_cmb_i1281" (ROM) removed.
  The signal
"uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Dat
a_Flow_I/msr_reg_i/of_MSR_i<24>" is unused and has been removed.
   Unused block
"uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Dat
a_Flow_I/msr_reg_i/Using_FPGA_2.MSR_Bits[24].Using_FDR.MSR_of_I" (SFF) removed.
  The signal
"uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Dat
a_Flow_I/msr_reg_i/mem_MSR_i<24>" is unused and has been removed.
   Unused block
"uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Dat
a_Flow_I/msr_reg_i/Using_FPGA_1.MSR_Bits[24].Using_FDR.MSR_I" (SFF) removed.
    The signal
"uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Dat
a_Flow_I/msr_reg_i/Using_FPGA_1.mem_msr_cmb_i<24>" is unused and has been
removed.
     Unused block
"uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Dat
a_Flow_I/msr_reg_i/Mmux_Using_FPGA_1.mem_msr_cmb_i81" (ROM) removed.
      The signal
"uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Dat
a_Flow_I/msr_reg_i/ex_MSR_i<24>" is unused and has been removed.
       Unused block
"uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Dat
a_Flow_I/msr_reg_i/Using_FPGA_2.MSR_Bits[24].Using_FDR.MSR_ex_I" (SFF) removed.
        The signal
"uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Dat
a_Flow_I/msr_reg_i/ex_MSR_cmb_i<24>" is unused and has been removed.
         Unused block
"uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Dat
a_Flow_I/msr_reg_i/Mmux_Using_FPGA_1.mem_msr_cmb_i1131" (ROM) removed.
          The signal
"uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Dat
a_Flow_I/msr_reg_i/EX_MTS_MSR_mmx_out3" is unused and has been removed.
           Unused block
"uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Dat
a_Flow_I/msr_reg_i/EX_MTS_MSR31" (ROM) removed.
The signal
"uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Dat
a_Flow_I/msr_reg_i/of_MSR_cmb_i<23>" is unused and has been removed.
 Unused block
"uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Dat
a_Flow_I/msr_reg_i/Mmux_Using_FPGA_1.mem_msr_cmb_i1271" (ROM) removed.
  The signal
"uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Dat
a_Flow_I/msr_reg_i/of_MSR_i<23>" is unused and has been removed.
   Unused block
"uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Dat
a_Flow_I/msr_reg_i/Using_FPGA_2.MSR_Bits[23].Using_FDR.MSR_of_I" (SFF) removed.
  The signal
"uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Dat
a_Flow_I/msr_reg_i/mem_MSR_i<23>" is unused and has been removed.
   Unused block
"uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Dat
a_Flow_I/msr_reg_i/Using_FPGA_1.MSR_Bits[23].Using_FDR.MSR_I" (SFF) removed.
    The signal
"uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Dat
a_Flow_I/msr_reg_i/Using_FPGA_1.mem_msr_cmb_i<23>" is unused and has been
removed.
     Unused block
"uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Dat
a_Flow_I/msr_reg_i/Mmux_Using_FPGA_1.mem_msr_cmb_i71" (ROM) removed.
      The signal
"uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Dat
a_Flow_I/msr_reg_i/ex_MSR_i<23>" is unused and has been removed.
       Unused block
"uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Dat
a_Flow_I/msr_reg_i/Using_FPGA_2.MSR_Bits[23].Using_FDR.MSR_ex_I" (SFF) removed.
        The signal
"uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Dat
a_Flow_I/msr_reg_i/ex_MSR_cmb_i<23>" is unused and has been removed.
         Unused block
"uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Dat
a_Flow_I/msr_reg_i/Mmux_Using_FPGA_1.mem_msr_cmb_i1121" (ROM) removed.
          The signal
"uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Dat
a_Flow_I/msr_reg_i/EX_MSR_Set_EE_mmx_out" is unused and has been removed.
           Unused block
"uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Dat
a_Flow_I/msr_reg_i/EX_MSR_Set_EE12" (ROM) removed.
            The signal
"uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.ex_
MSR_Clear_EIP" is unused and has been removed.
             Unused block
"uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Dec
ode_I/ex_MSR_Set_EE_i1" (ROM) removed.
            The signal
"uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Dat
a_Flow_I/msr_reg_i/EX_MSR_Set_EE1" is unused and has been removed.
             Unused block
"uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Dat
a_Flow_I/msr_reg_i/EX_MSR_Set_EE11" (ROM) removed.
The signal
"uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Dat
a_Flow_I/msr_reg_i/of_MSR_cmb_i<22>" is unused and has been removed.
 Unused block
"uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Dat
a_Flow_I/msr_reg_i/Mmux_Using_FPGA_1.mem_msr_cmb_i1261" (ROM) removed.
  The signal
"uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Dat
a_Flow_I/msr_reg_i/of_MSR_i<22>" is unused and has been removed.
   Unused block
"uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Dat
a_Flow_I/msr_reg_i/Using_FPGA_2.MSR_Bits[22].Using_FDR.MSR_of_I" (SFF) removed.
  The signal
"uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Dat
a_Flow_I/msr_reg_i/mem_MSR_i<22>" is unused and has been removed.
   Unused block
"uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Dat
a_Flow_I/msr_reg_i/Using_FPGA_1.MSR_Bits[22].Using_FDR.MSR_I" (SFF) removed.
    The signal
"uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Dat
a_Flow_I/msr_reg_i/Using_FPGA_1.mem_msr_cmb_i<22>" is unused and has been
removed.
     Unused block
"uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Dat
a_Flow_I/msr_reg_i/Mmux_Using_FPGA_1.mem_msr_cmb_i61" (ROM) removed.
      The signal
"uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Dat
a_Flow_I/msr_reg_i/ex_MSR_i<22>" is unused and has been removed.
       Unused block
"uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Dat
a_Flow_I/msr_reg_i/Using_FPGA_2.MSR_Bits[22].Using_FDR.MSR_ex_I" (SFF) removed.
        The signal
"uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Dat
a_Flow_I/msr_reg_i/ex_MSR_cmb_i<22>" is unused and has been removed.
         Unused block
"uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Dat
a_Flow_I/msr_reg_i/Mmux_Using_FPGA_1.mem_msr_cmb_i1111" (ROM) removed.
          The signal
"uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Dat
a_Flow_I/msr_reg_i/EX_MSR_Clear_EIP_mmx_out" is unused and has been removed.
           Unused block
"uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Dat
a_Flow_I/msr_reg_i/EX_MSR_Clear_EIP12" (ROM) removed.
            The signal
"uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Dat
a_Flow_I/msr_reg_i/EX_MSR_Clear_EIP1" is unused and has been removed.
             Unused block
"uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Dat
a_Flow_I/msr_reg_i/EX_MSR_Clear_EIP11" (ROM) removed.
The signal
"uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Dat
a_Flow_I/msr_reg_i/of_MSR_cmb_i<21>" is unused and has been removed.
 Unused block
"uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Dat
a_Flow_I/msr_reg_i/Mmux_Using_FPGA_1.mem_msr_cmb_i1251" (ROM) removed.
  The signal
"uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Dat
a_Flow_I/msr_reg_i/of_MSR_i<21>" is unused and has been removed.
   Unused block
"uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Dat
a_Flow_I/msr_reg_i/Using_FPGA_2.MSR_Bits[21].Using_FDR.MSR_of_I" (SFF) removed.
  The signal
"uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Dat
a_Flow_I/msr_reg_i/mem_MSR_i<21>" is unused and has been removed.
   Unused block
"uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Dat
a_Flow_I/msr_reg_i/Using_FPGA_1.MSR_Bits[21].Using_FDR.MSR_I" (SFF) removed.
    The signal
"uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Dat
a_Flow_I/msr_reg_i/Using_FPGA_1.mem_msr_cmb_i<21>" is unused and has been
removed.
     Unused block
"uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Dat
a_Flow_I/msr_reg_i/Mmux_Using_FPGA_1.mem_msr_cmb_i51" (ROM) removed.
      The signal
"uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Dat
a_Flow_I/msr_reg_i/ex_MSR_i<21>" is unused and has been removed.
       Unused block
"uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Dat
a_Flow_I/msr_reg_i/Using_FPGA_2.MSR_Bits[21].Using_FDR.MSR_ex_I" (SFF) removed.
        The signal
"uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Dat
a_Flow_I/msr_reg_i/ex_MSR_cmb_i<21>" is unused and has been removed.
         Unused block
"uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Dat
a_Flow_I/msr_reg_i/Mmux_Using_FPGA_1.mem_msr_cmb_i1101" (ROM) removed.
          The signal
"uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Dat
a_Flow_I/msr_reg_i/EX_MTS_MSR_mmx_out4" is unused and has been removed.
           Unused block
"uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Dat
a_Flow_I/msr_reg_i/EX_MTS_MSR41" (ROM) removed.
The signal
"uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Dat
a_Flow_I/msr_reg_i/of_MSR_cmb_i<20>" is unused and has been removed.
 Unused block
"uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Dat
a_Flow_I/msr_reg_i/Mmux_Using_FPGA_1.mem_msr_cmb_i1241" (ROM) removed.
  The signal
"uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Dat
a_Flow_I/msr_reg_i/of_MSR_i<20>" is unused and has been removed.
   Unused block
"uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Dat
a_Flow_I/msr_reg_i/Using_FPGA_2.MSR_Bits[20].Using_FDR.MSR_of_I" (SFF) removed.
  The signal
"uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Dat
a_Flow_I/msr_reg_i/mem_MSR_i<20>" is unused and has been removed.
   Unused block
"uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Dat
a_Flow_I/msr_reg_i/Using_FPGA_1.MSR_Bits[20].Using_FDR.MSR_I" (SFF) removed.
    The signal
"uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Dat
a_Flow_I/msr_reg_i/Using_FPGA_1.mem_msr_cmb_i<20>" is unused and has been
removed.
     Unused block
"uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Dat
a_Flow_I/msr_reg_i/Mmux_Using_FPGA_1.mem_msr_cmb_i41" (ROM) removed.
      The signal
"uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Dat
a_Flow_I/msr_reg_i/ex_MSR_i<20>" is unused and has been removed.
       Unused block
"uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Dat
a_Flow_I/msr_reg_i/Using_FPGA_2.MSR_Bits[20].Using_FDR.MSR_ex_I" (SFF) removed.
        The signal
"uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Dat
a_Flow_I/msr_reg_i/ex_MSR_cmb_i<20>" is unused and has been removed.
         Unused block
"uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Dat
a_Flow_I/msr_reg_i/Mmux_Using_FPGA_1.mem_msr_cmb_i191" (ROM) removed.
          The signal
"uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Dat
a_Flow_I/msr_reg_i/EX_MTS_MSR_mmx_out5" is unused and has been removed.
           Unused block
"uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Dat
a_Flow_I/msr_reg_i/EX_MTS_MSR51" (ROM) removed.
The signal
"uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Dat
a_Flow_I/msr_reg_i/of_MSR_cmb_i<19>" is unused and has been removed.
 Unused block
"uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Dat
a_Flow_I/msr_reg_i/Mmux_Using_FPGA_1.mem_msr_cmb_i1231" (ROM) removed.
  The signal
"uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Dat
a_Flow_I/msr_reg_i/of_MSR_i<19>" is unused and has been removed.
   Unused block
"uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Dat
a_Flow_I/msr_reg_i/Using_FPGA_2.MSR_Bits[19].Using_FDR.MSR_of_I" (SFF) removed.
  The signal
"uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Dat
a_Flow_I/msr_reg_i/mem_MSR_i<19>" is unused and has been removed.
   Unused block
"uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Dat
a_Flow_I/msr_reg_i/Using_FPGA_1.MSR_Bits[19].Using_FDR.MSR_I" (SFF) removed.
    The signal
"uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Dat
a_Flow_I/msr_reg_i/Using_FPGA_1.mem_msr_cmb_i<19>" is unused and has been
removed.
     Unused block
"uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Dat
a_Flow_I/msr_reg_i/Mmux_Using_FPGA_1.mem_msr_cmb_i31" (ROM) removed.
      The signal
"uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Dat
a_Flow_I/msr_reg_i/ex_MSR_i<19>" is unused and has been removed.
       Unused block
"uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Dat
a_Flow_I/msr_reg_i/Using_FPGA_2.MSR_Bits[19].Using_FDR.MSR_ex_I" (SFF) removed.
        The signal
"uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Dat
a_Flow_I/msr_reg_i/ex_MSR_cmb_i<19>" is unused and has been removed.
         Unused block
"uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Dat
a_Flow_I/msr_reg_i/Mmux_Using_FPGA_1.mem_msr_cmb_i181" (ROM) removed.
          The signal
"uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Dat
a_Flow_I/msr_reg_i/EX_MTS_MSR_mmx_out6" is unused and has been removed.
           Unused block
"uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Dat
a_Flow_I/msr_reg_i/EX_MTS_MSR61" (ROM) removed.
The signal
"uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Dat
a_Flow_I/msr_reg_i/of_MSR_cmb_i<18>" is unused and has been removed.
 Unused block
"uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Dat
a_Flow_I/msr_reg_i/Mmux_Using_FPGA_1.mem_msr_cmb_i1221" (ROM) removed.
  The signal
"uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Dat
a_Flow_I/msr_reg_i/of_MSR_i<18>" is unused and has been removed.
   Unused block
"uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Dat
a_Flow_I/msr_reg_i/Using_FPGA_2.MSR_Bits[18].Using_FDR.MSR_of_I" (SFF) removed.
  The signal
"uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Dat
a_Flow_I/msr_reg_i/mem_MSR_i<18>" is unused and has been removed.
   Unused block
"uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Dat
a_Flow_I/msr_reg_i/Using_FPGA_1.MSR_Bits[18].Using_FDR.MSR_I" (SFF) removed.
    The signal
"uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Dat
a_Flow_I/msr_reg_i/Using_FPGA_1.mem_msr_cmb_i<18>" is unused and has been
removed.
     Unused block
"uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Dat
a_Flow_I/msr_reg_i/Mmux_Using_FPGA_1.mem_msr_cmb_i21" (ROM) removed.
      The signal
"uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Dat
a_Flow_I/msr_reg_i/ex_MSR_i<18>" is unused and has been removed.
       Unused block
"uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Dat
a_Flow_I/msr_reg_i/Using_FPGA_2.MSR_Bits[18].Using_FDR.MSR_ex_I" (SFF) removed.
        The signal
"uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Dat
a_Flow_I/msr_reg_i/ex_MSR_cmb_i<18>" is unused and has been removed.
         Unused block
"uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Dat
a_Flow_I/msr_reg_i/Mmux_Using_FPGA_1.mem_msr_cmb_i171" (ROM) removed.
          The signal
"uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Dat
a_Flow_I/msr_reg_i/EX_MTS_MSR_mmx_out7" is unused and has been removed.
           Unused block
"uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Dat
a_Flow_I/msr_reg_i/EX_MTS_MSR71" (ROM) removed.
The signal
"uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Dat
a_Flow_I/msr_reg_i/of_MSR_cmb_i<17>" is unused and has been removed.
 Unused block
"uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Dat
a_Flow_I/msr_reg_i/Mmux_Using_FPGA_1.mem_msr_cmb_i1211" (ROM) removed.
  The signal
"uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Dat
a_Flow_I/msr_reg_i/of_MSR_i<17>" is unused and has been removed.
   Unused block
"uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Dat
a_Flow_I/msr_reg_i/Using_FPGA_2.MSR_Bits[17].Using_FDR.MSR_of_I" (SFF) removed.
  The signal
"uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Dat
a_Flow_I/msr_reg_i/mem_MSR_i<17>" is unused and has been removed.
   Unused block
"uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Dat
a_Flow_I/msr_reg_i/Using_FPGA_1.MSR_Bits[17].Using_FDR.MSR_I" (SFF) removed.
    The signal
"uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Dat
a_Flow_I/msr_reg_i/Using_FPGA_1.mem_msr_cmb_i<17>" is unused and has been
removed.
     Unused block
"uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Dat
a_Flow_I/msr_reg_i/Mmux_Using_FPGA_1.mem_msr_cmb_i12" (ROM) removed.
      The signal
"uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Dat
a_Flow_I/msr_reg_i/ex_MSR_i<17>" is unused and has been removed.
       Unused block
"uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Dat
a_Flow_I/msr_reg_i/Using_FPGA_2.MSR_Bits[17].Using_FDR.MSR_ex_I" (SFF) removed.
        The signal
"uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Dat
a_Flow_I/msr_reg_i/ex_MSR_cmb_i<17>" is unused and has been removed.
         Unused block
"uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Dat
a_Flow_I/msr_reg_i/Mmux_Using_FPGA_1.mem_msr_cmb_i161" (ROM) removed.
          The signal
"uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Dat
a_Flow_I/msr_reg_i/EX_MTS_MSR_mmx_out8" is unused and has been removed.
           Unused block
"uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Dat
a_Flow_I/msr_reg_i/EX_MTS_MSR81" (ROM) removed.
The signal
"uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Dec
ode_I/active_wakeup_rstpot" is unused and has been removed.
The signal
"fifo_inst_4kB/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.w
r/gwas.gpf.wrpf/prog_full_i" is unused and has been removed.
 Unused block
"fifo_inst_4kB/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.w
r/gwas.gpf.wrpf/prog_full_i" (FF) removed.
  The signal
"fifo_inst_4kB/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.w
r/gwas.gpf.wrpf/prog_full_i_rstpot" is unused and has been removed.
   Unused block
"fifo_inst_4kB/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.w
r/gwas.gpf.wrpf/prog_full_i_rstpot" (ROM) removed.
    The signal
"fifo_inst_4kB/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.w
r/gwas.gpf.wrpf/Mmux_prog_full_i_GND_297_o_MUX_63_o1" is unused and has been
removed.
     Unused block
"fifo_inst_4kB/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.w
r/gwas.gpf.wrpf/Mmux_prog_full_i_GND_297_o_MUX_63_o11" (ROM) removed.
      The signal
"fifo_inst_4kB/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.w
r/gwas.gpf.wrpf/diff_pntr_pad<13>" is unused and has been removed.
       Unused block
"fifo_inst_4kB/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.w
r/gwas.gpf.wrpf/diff_pntr_pad_13" (FF) removed.
        The signal
"fifo_inst_4kB/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.w
r/gwas.gpf.wrpf/wr_pntr_plus1_pad[13]_adjusted_rd_pntr_wr_inv_pad[13]_add_3_OUT<
13>" is unused and has been removed.
         Unused block
"fifo_inst_4kB/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.w
r/gwas.gpf.wrpf/Madd_wr_pntr_plus1_pad[13]_adjusted_rd_pntr_wr_inv_pad[13]_add_3
_OUT_xor<13>" (XOR) removed.
          The signal
"fifo_inst_4kB/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.w
r/gwas.gpf.wrpf/Madd_wr_pntr_plus1_pad[13]_adjusted_rd_pntr_wr_inv_pad[13]_add_3
_OUT_cy<12>" is unused and has been removed.
           Unused block
"fifo_inst_4kB/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.w
r/gwas.gpf.wrpf/Madd_wr_pntr_plus1_pad[13]_adjusted_rd_pntr_wr_inv_pad[13]_add_3
_OUT_cy<12>" (MUX) removed.
            The signal
"fifo_inst_4kB/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.w
r/gwas.gpf.wrpf/Madd_wr_pntr_plus1_pad[13]_adjusted_rd_pntr_wr_inv_pad[13]_add_3
_OUT_cy<11>" is unused and has been removed.
             Unused block
"fifo_inst_4kB/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.w
r/gwas.gpf.wrpf/Madd_wr_pntr_plus1_pad[13]_adjusted_rd_pntr_wr_inv_pad[13]_add_3
_OUT_cy<11>" (MUX) removed.
              The signal
"fifo_inst_4kB/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.w
r/gwas.gpf.wrpf/Madd_wr_pntr_plus1_pad[13]_adjusted_rd_pntr_wr_inv_pad[13]_add_3
_OUT_cy<10>" is unused and has been removed.
               Unused block
"fifo_inst_4kB/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.w
r/gwas.gpf.wrpf/Madd_wr_pntr_plus1_pad[13]_adjusted_rd_pntr_wr_inv_pad[13]_add_3
_OUT_cy<10>" (MUX) removed.
                The signal
"fifo_inst_4kB/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.w
r/gwas.gpf.wrpf/Madd_wr_pntr_plus1_pad[13]_adjusted_rd_pntr_wr_inv_pad[13]_add_3
_OUT_cy<9>" is unused and has been removed.
                 Unused block
"fifo_inst_4kB/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.w
r/gwas.gpf.wrpf/Madd_wr_pntr_plus1_pad[13]_adjusted_rd_pntr_wr_inv_pad[13]_add_3
_OUT_cy<9>" (MUX) removed.
                  The signal
"fifo_inst_4kB/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.w
r/gwas.gpf.wrpf/Madd_wr_pntr_plus1_pad[13]_adjusted_rd_pntr_wr_inv_pad[13]_add_3
_OUT_cy<8>" is unused and has been removed.
                   Unused block
"fifo_inst_4kB/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.w
r/gwas.gpf.wrpf/Madd_wr_pntr_plus1_pad[13]_adjusted_rd_pntr_wr_inv_pad[13]_add_3
_OUT_cy<8>" (MUX) removed.
                    The signal
"fifo_inst_4kB/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.w
r/gwas.gpf.wrpf/Madd_wr_pntr_plus1_pad[13]_adjusted_rd_pntr_wr_inv_pad[13]_add_3
_OUT_cy<7>" is unused and has been removed.
                     Unused block
"fifo_inst_4kB/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.w
r/gwas.gpf.wrpf/Madd_wr_pntr_plus1_pad[13]_adjusted_rd_pntr_wr_inv_pad[13]_add_3
_OUT_cy<7>" (MUX) removed.
                      The signal
"fifo_inst_4kB/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.w
r/gwas.gpf.wrpf/Madd_wr_pntr_plus1_pad[13]_adjusted_rd_pntr_wr_inv_pad[13]_add_3
_OUT_cy<6>" is unused and has been removed.
                       Unused block
"fifo_inst_4kB/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.w
r/gwas.gpf.wrpf/Madd_wr_pntr_plus1_pad[13]_adjusted_rd_pntr_wr_inv_pad[13]_add_3
_OUT_cy<6>" (MUX) removed.
                        The signal
"fifo_inst_4kB/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.w
r/gwas.gpf.wrpf/Madd_wr_pntr_plus1_pad[13]_adjusted_rd_pntr_wr_inv_pad[13]_add_3
_OUT_cy<5>" is unused and has been removed.
                         Unused block
"fifo_inst_4kB/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.w
r/gwas.gpf.wrpf/Madd_wr_pntr_plus1_pad[13]_adjusted_rd_pntr_wr_inv_pad[13]_add_3
_OUT_cy<5>" (MUX) removed.
                          The signal
"fifo_inst_4kB/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.w
r/gwas.gpf.wrpf/Madd_wr_pntr_plus1_pad[13]_adjusted_rd_pntr_wr_inv_pad[13]_add_3
_OUT_cy<4>" is unused and has been removed.
                           Unused block
"fifo_inst_4kB/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.w
r/gwas.gpf.wrpf/Madd_wr_pntr_plus1_pad[13]_adjusted_rd_pntr_wr_inv_pad[13]_add_3
_OUT_cy<4>" (MUX) removed.
                            The signal
"fifo_inst_4kB/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.w
r/gwas.gpf.wrpf/Madd_wr_pntr_plus1_pad[13]_adjusted_rd_pntr_wr_inv_pad[13]_add_3
_OUT_cy<3>" is unused and has been removed.
                             Unused block
"fifo_inst_4kB/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.w
r/gwas.gpf.wrpf/Madd_wr_pntr_plus1_pad[13]_adjusted_rd_pntr_wr_inv_pad[13]_add_3
_OUT_cy<3>" (MUX) removed.
                              The signal
"fifo_inst_4kB/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.w
r/gwas.gpf.wrpf/Madd_wr_pntr_plus1_pad[13]_adjusted_rd_pntr_wr_inv_pad[13]_add_3
_OUT_cy<2>" is unused and has been removed.
                               Unused block
"fifo_inst_4kB/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.w
r/gwas.gpf.wrpf/Madd_wr_pntr_plus1_pad[13]_adjusted_rd_pntr_wr_inv_pad[13]_add_3
_OUT_cy<2>" (MUX) removed.
                                The signal
"fifo_inst_4kB/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.w
r/gwas.gpf.wrpf/Madd_wr_pntr_plus1_pad[13]_adjusted_rd_pntr_wr_inv_pad[13]_add_3
_OUT_cy<1>" is unused and has been removed.
                                 Unused block
"fifo_inst_4kB/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.w
r/gwas.gpf.wrpf/Madd_wr_pntr_plus1_pad[13]_adjusted_rd_pntr_wr_inv_pad[13]_add_3
_OUT_cy<1>" (MUX) removed.
                                  The signal
"fifo_inst_4kB/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.w
r/gwas.gpf.wrpf/Madd_wr_pntr_plus1_pad[13]_adjusted_rd_pntr_wr_inv_pad[13]_add_3
_OUT_cy<0>" is unused and has been removed.
                                   Unused block
"fifo_inst_4kB/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.w
r/gwas.gpf.wrpf/Madd_wr_pntr_plus1_pad[13]_adjusted_rd_pntr_wr_inv_pad[13]_add_3
_OUT_cy<0>" (MUX) removed.
                                  The signal
"fifo_inst_4kB/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.w
r/gwas.gpf.wrpf/Madd_wr_pntr_plus1_pad[13]_adjusted_rd_pntr_wr_inv_pad[13]_add_3
_OUT_lut<1>" is unused and has been removed.
                                   Unused block
"fifo_inst_4kB/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.w
r/gwas.gpf.wrpf/Madd_wr_pntr_plus1_pad[13]_adjusted_rd_pntr_wr_inv_pad[13]_add_3
_OUT_lut<1>" (ROM) removed.
                                The signal
"fifo_inst_4kB/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.w
r/gwas.gpf.wrpf/Madd_wr_pntr_plus1_pad[13]_adjusted_rd_pntr_wr_inv_pad[13]_add_3
_OUT_lut<2>" is unused and has been removed.
                                 Unused block
"fifo_inst_4kB/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.w
r/gwas.gpf.wrpf/Madd_wr_pntr_plus1_pad[13]_adjusted_rd_pntr_wr_inv_pad[13]_add_3
_OUT_lut<2>" (ROM) removed.
                              The signal
"fifo_inst_4kB/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.w
r/gwas.gpf.wrpf/Madd_wr_pntr_plus1_pad[13]_adjusted_rd_pntr_wr_inv_pad[13]_add_3
_OUT_lut<3>" is unused and has been removed.
                               Unused block
"fifo_inst_4kB/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.w
r/gwas.gpf.wrpf/Madd_wr_pntr_plus1_pad[13]_adjusted_rd_pntr_wr_inv_pad[13]_add_3
_OUT_lut<3>" (ROM) removed.
                            The signal
"fifo_inst_4kB/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.w
r/gwas.gpf.wrpf/Madd_wr_pntr_plus1_pad[13]_adjusted_rd_pntr_wr_inv_pad[13]_add_3
_OUT_lut<4>" is unused and has been removed.
                             Unused block
"fifo_inst_4kB/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.w
r/gwas.gpf.wrpf/Madd_wr_pntr_plus1_pad[13]_adjusted_rd_pntr_wr_inv_pad[13]_add_3
_OUT_lut<4>" (ROM) removed.
                          The signal
"fifo_inst_4kB/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.w
r/gwas.gpf.wrpf/Madd_wr_pntr_plus1_pad[13]_adjusted_rd_pntr_wr_inv_pad[13]_add_3
_OUT_lut<5>" is unused and has been removed.
                           Unused block
"fifo_inst_4kB/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.w
r/gwas.gpf.wrpf/Madd_wr_pntr_plus1_pad[13]_adjusted_rd_pntr_wr_inv_pad[13]_add_3
_OUT_lut<5>" (ROM) removed.
                        The signal
"fifo_inst_4kB/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.w
r/gwas.gpf.wrpf/Madd_wr_pntr_plus1_pad[13]_adjusted_rd_pntr_wr_inv_pad[13]_add_3
_OUT_lut<6>" is unused and has been removed.
                         Unused block
"fifo_inst_4kB/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.w
r/gwas.gpf.wrpf/Madd_wr_pntr_plus1_pad[13]_adjusted_rd_pntr_wr_inv_pad[13]_add_3
_OUT_lut<6>" (ROM) removed.
                      The signal
"fifo_inst_4kB/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.w
r/gwas.gpf.wrpf/Madd_wr_pntr_plus1_pad[13]_adjusted_rd_pntr_wr_inv_pad[13]_add_3
_OUT_lut<7>" is unused and has been removed.
                       Unused block
"fifo_inst_4kB/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.w
r/gwas.gpf.wrpf/Madd_wr_pntr_plus1_pad[13]_adjusted_rd_pntr_wr_inv_pad[13]_add_3
_OUT_lut<7>" (ROM) removed.
                    The signal
"fifo_inst_4kB/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.w
r/gwas.gpf.wrpf/Madd_wr_pntr_plus1_pad[13]_adjusted_rd_pntr_wr_inv_pad[13]_add_3
_OUT_lut<8>" is unused and has been removed.
                     Unused block
"fifo_inst_4kB/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.w
r/gwas.gpf.wrpf/Madd_wr_pntr_plus1_pad[13]_adjusted_rd_pntr_wr_inv_pad[13]_add_3
_OUT_lut<8>" (ROM) removed.
                  The signal
"fifo_inst_4kB/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.w
r/gwas.gpf.wrpf/Madd_wr_pntr_plus1_pad[13]_adjusted_rd_pntr_wr_inv_pad[13]_add_3
_OUT_lut<9>" is unused and has been removed.
                   Unused block
"fifo_inst_4kB/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.w
r/gwas.gpf.wrpf/Madd_wr_pntr_plus1_pad[13]_adjusted_rd_pntr_wr_inv_pad[13]_add_3
_OUT_lut<9>" (ROM) removed.
                The signal
"fifo_inst_4kB/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.w
r/gwas.gpf.wrpf/Madd_wr_pntr_plus1_pad[13]_adjusted_rd_pntr_wr_inv_pad[13]_add_3
_OUT_lut<10>" is unused and has been removed.
                 Unused block
"fifo_inst_4kB/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.w
r/gwas.gpf.wrpf/Madd_wr_pntr_plus1_pad[13]_adjusted_rd_pntr_wr_inv_pad[13]_add_3
_OUT_lut<10>" (ROM) removed.
              The signal
"fifo_inst_4kB/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.w
r/gwas.gpf.wrpf/Madd_wr_pntr_plus1_pad[13]_adjusted_rd_pntr_wr_inv_pad[13]_add_3
_OUT_lut<11>" is unused and has been removed.
               Unused block
"fifo_inst_4kB/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.w
r/gwas.gpf.wrpf/Madd_wr_pntr_plus1_pad[13]_adjusted_rd_pntr_wr_inv_pad[13]_add_3
_OUT_lut<11>" (ROM) removed.
            The signal
"fifo_inst_4kB/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.w
r/gwas.gpf.wrpf/Madd_wr_pntr_plus1_pad[13]_adjusted_rd_pntr_wr_inv_pad[13]_add_3
_OUT_lut<12>" is unused and has been removed.
             Unused block
"fifo_inst_4kB/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.w
r/gwas.gpf.wrpf/Madd_wr_pntr_plus1_pad[13]_adjusted_rd_pntr_wr_inv_pad[13]_add_3
_OUT_lut<12>" (ROM) removed.
          The signal
"fifo_inst_4kB/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.w
r/gwas.gpf.wrpf/Madd_wr_pntr_plus1_pad[13]_adjusted_rd_pntr_wr_inv_pad[13]_add_3
_OUT_lut<13>" is unused and has been removed.
           Unused block
"fifo_inst_4kB/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.w
r/gwas.gpf.wrpf/Madd_wr_pntr_plus1_pad[13]_adjusted_rd_pntr_wr_inv_pad[13]_add_3
_OUT_lut<13>" (ROM) removed.
      The signal
"fifo_inst_4kB/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.w
r/gwas.gpf.wrpf/diff_pntr_pad<9>" is unused and has been removed.
       Unused block
"fifo_inst_4kB/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.w
r/gwas.gpf.wrpf/diff_pntr_pad_9" (FF) removed.
        The signal
"fifo_inst_4kB/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.w
r/gwas.gpf.wrpf/wr_pntr_plus1_pad[13]_adjusted_rd_pntr_wr_inv_pad[13]_add_3_OUT<
9>" is unused and has been removed.
         Unused block
"fifo_inst_4kB/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.w
r/gwas.gpf.wrpf/Madd_wr_pntr_plus1_pad[13]_adjusted_rd_pntr_wr_inv_pad[13]_add_3
_OUT_xor<9>" (XOR) removed.
      The signal
"fifo_inst_4kB/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.w
r/gwas.gpf.wrpf/diff_pntr_pad<10>" is unused and has been removed.
       Unused block
"fifo_inst_4kB/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.w
r/gwas.gpf.wrpf/diff_pntr_pad_10" (FF) removed.
        The signal
"fifo_inst_4kB/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.w
r/gwas.gpf.wrpf/wr_pntr_plus1_pad[13]_adjusted_rd_pntr_wr_inv_pad[13]_add_3_OUT<
10>" is unused and has been removed.
         Unused block
"fifo_inst_4kB/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.w
r/gwas.gpf.wrpf/Madd_wr_pntr_plus1_pad[13]_adjusted_rd_pntr_wr_inv_pad[13]_add_3
_OUT_xor<10>" (XOR) removed.
      The signal
"fifo_inst_4kB/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.w
r/gwas.gpf.wrpf/diff_pntr_pad<11>" is unused and has been removed.
       Unused block
"fifo_inst_4kB/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.w
r/gwas.gpf.wrpf/diff_pntr_pad_11" (FF) removed.
        The signal
"fifo_inst_4kB/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.w
r/gwas.gpf.wrpf/wr_pntr_plus1_pad[13]_adjusted_rd_pntr_wr_inv_pad[13]_add_3_OUT<
11>" is unused and has been removed.
         Unused block
"fifo_inst_4kB/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.w
r/gwas.gpf.wrpf/Madd_wr_pntr_plus1_pad[13]_adjusted_rd_pntr_wr_inv_pad[13]_add_3
_OUT_xor<11>" (XOR) removed.
      The signal
"fifo_inst_4kB/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.w
r/gwas.gpf.wrpf/diff_pntr_pad<12>" is unused and has been removed.
       Unused block
"fifo_inst_4kB/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.w
r/gwas.gpf.wrpf/diff_pntr_pad_12" (FF) removed.
        The signal
"fifo_inst_4kB/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.w
r/gwas.gpf.wrpf/wr_pntr_plus1_pad[13]_adjusted_rd_pntr_wr_inv_pad[13]_add_3_OUT<
12>" is unused and has been removed.
         Unused block
"fifo_inst_4kB/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.w
r/gwas.gpf.wrpf/Madd_wr_pntr_plus1_pad[13]_adjusted_rd_pntr_wr_inv_pad[13]_add_3
_OUT_xor<12>" (XOR) removed.
    The signal
"fifo_inst_4kB/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.w
r/gwas.gpf.wrpf/diff_pntr_pad<8>" is unused and has been removed.
     Unused block
"fifo_inst_4kB/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.w
r/gwas.gpf.wrpf/diff_pntr_pad_8" (FF) removed.
      The signal
"fifo_inst_4kB/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.w
r/gwas.gpf.wrpf/wr_pntr_plus1_pad[13]_adjusted_rd_pntr_wr_inv_pad[13]_add_3_OUT<
8>" is unused and has been removed.
       Unused block
"fifo_inst_4kB/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.w
r/gwas.gpf.wrpf/Madd_wr_pntr_plus1_pad[13]_adjusted_rd_pntr_wr_inv_pad[13]_add_3
_OUT_xor<8>" (XOR) removed.
    The signal "fifo_inst_4kB/N20" is unused and has been removed.
     Unused block
"fifo_inst_4kB/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.w
r/gwas.gpf.wrpf/prog_full_i_rstpot_SW0" (ROM) removed.
      The signal
"fifo_inst_4kB/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.w
r/gwas.gpf.wrpf/diff_pntr_pad<4>" is unused and has been removed.
       Unused block
"fifo_inst_4kB/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.w
r/gwas.gpf.wrpf/diff_pntr_pad_4" (FF) removed.
        The signal
"fifo_inst_4kB/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.w
r/gwas.gpf.wrpf/wr_pntr_plus1_pad[13]_adjusted_rd_pntr_wr_inv_pad[13]_add_3_OUT<
4>" is unused and has been removed.
         Unused block
"fifo_inst_4kB/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.w
r/gwas.gpf.wrpf/Madd_wr_pntr_plus1_pad[13]_adjusted_rd_pntr_wr_inv_pad[13]_add_3
_OUT_xor<4>" (XOR) removed.
      The signal
"fifo_inst_4kB/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.w
r/gwas.gpf.wrpf/diff_pntr_pad<5>" is unused and has been removed.
       Unused block
"fifo_inst_4kB/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.w
r/gwas.gpf.wrpf/diff_pntr_pad_5" (FF) removed.
        The signal
"fifo_inst_4kB/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.w
r/gwas.gpf.wrpf/wr_pntr_plus1_pad[13]_adjusted_rd_pntr_wr_inv_pad[13]_add_3_OUT<
5>" is unused and has been removed.
         Unused block
"fifo_inst_4kB/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.w
r/gwas.gpf.wrpf/Madd_wr_pntr_plus1_pad[13]_adjusted_rd_pntr_wr_inv_pad[13]_add_3
_OUT_xor<5>" (XOR) removed.
      The signal
"fifo_inst_4kB/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.w
r/gwas.gpf.wrpf/diff_pntr_pad<6>" is unused and has been removed.
       Unused block
"fifo_inst_4kB/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.w
r/gwas.gpf.wrpf/diff_pntr_pad_6" (FF) removed.
        The signal
"fifo_inst_4kB/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.w
r/gwas.gpf.wrpf/wr_pntr_plus1_pad[13]_adjusted_rd_pntr_wr_inv_pad[13]_add_3_OUT<
6>" is unused and has been removed.
         Unused block
"fifo_inst_4kB/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.w
r/gwas.gpf.wrpf/Madd_wr_pntr_plus1_pad[13]_adjusted_rd_pntr_wr_inv_pad[13]_add_3
_OUT_xor<6>" (XOR) removed.
      The signal
"fifo_inst_4kB/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.w
r/gwas.gpf.wrpf/diff_pntr_pad<7>" is unused and has been removed.
       Unused block
"fifo_inst_4kB/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.w
r/gwas.gpf.wrpf/diff_pntr_pad_7" (FF) removed.
        The signal
"fifo_inst_4kB/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.w
r/gwas.gpf.wrpf/wr_pntr_plus1_pad[13]_adjusted_rd_pntr_wr_inv_pad[13]_add_3_OUT<
7>" is unused and has been removed.
         Unused block
"fifo_inst_4kB/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.w
r/gwas.gpf.wrpf/Madd_wr_pntr_plus1_pad[13]_adjusted_rd_pntr_wr_inv_pad[13]_add_3
_OUT_xor<7>" (XOR) removed.

Optimized Block(s):
TYPE 		BLOCK
GND 		MBI_regs/XST_GND
VCC 		MBI_regs/XST_VCC
GND 		XST_GND
VCC 		XST_VCC
GND 		adc_sample/XST_GND
GND 		clk_gen/XST_GND
VCC 		clk_gen/XST_VCC
GND
		fifo_inst_4kB/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/
gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/XST_GND
GND 		fifo_inst_4kB/XST_GND
VCC 		fifo_inst_4kB/XST_VCC
GND 		imager_time/XST_GND
VCC 		imager_time/XST_VCC
FD
		uBlaze_SPI/MB_SPI_i/Generic_SPI/Generic_SPI/AXI_SPI_CORE_INTERFACE_I/MAP_SIGNA
LS_AND_REG_WITH_FIFOS.FIFO_IF_MODULE_I/dtr_underrun_d1
   optimized to 0
LUT3
		uBlaze_SPI/MB_SPI_i/Generic_SPI/Generic_SPI/AXI_SPI_CORE_INTERFACE_I/MAP_SIGNA
LS_AND_REG_WITH_FIFOS.FIFO_IF_MODULE_I/dtr_underrun_d1_rstpot
   optimized to 0
FD
		uBlaze_SPI/MB_SPI_i/Generic_SPI/Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODUL
E_I/DTR_underrun
   optimized to 0
LUT6
		uBlaze_SPI/MB_SPI_i/Generic_SPI/Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODUL
E_I/DTR_underrun_rstpot
   optimized to 0
FDR
		uBlaze_SPI/MB_SPI_i/Generic_SPI/Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODUL
E_I/MODF_strobe
   optimized to 0
LUT4
		uBlaze_SPI/MB_SPI_i/Generic_SPI/Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODUL
E_I/Mmux_Shift_Reg[0]_GND_49_o_mux_52_OUT211
   optimized to 0
LUT4
		uBlaze_SPI/MB_SPI_i/Generic_SPI/Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODUL
E_I/Mst_N_Slv_Allow_Slave_MODF_Strobe_AND_201_o1
   optimized to 0
FD
		uBlaze_SPI/MB_SPI_i/Generic_SPI/Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODUL
E_I/OTHER_RATIO_GENERATE.MOSI_I_REG
   optimized to 0
LUT4
		uBlaze_SPI/MB_SPI_i/Generic_SPI/Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODUL
E_I/Reset_Mst_N_Slv_OR_104_o1
   optimized to 1
LUT3
		uBlaze_SPI/MB_SPI_i/Generic_SPI/Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODUL
E_I/Reset_SPISEL_sync_OR_129_o1
   optimized to 1
FD
		uBlaze_SPI/MB_SPI_i/Generic_SPI/Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODUL
E_I/SCK_I_REG
   optimized to 0
FD
		uBlaze_SPI/MB_SPI_i/Generic_SPI/Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODUL
E_I/SPISEL_REG
   optimized to 1
FD
		uBlaze_SPI/MB_SPI_i/Generic_SPI/Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODUL
E_I/SPI_TRISTATE_CONTROL_V
   optimized to 1
FDR
		uBlaze_SPI/MB_SPI_i/Generic_SPI/Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODUL
E_I/Slave_MODF_strobe
   optimized to 0
LUT3
		uBlaze_SPI/MB_SPI_i/Generic_SPI/Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODUL
E_I/_n0332111
   optimized to 0
LUT4
		uBlaze_SPI/MB_SPI_i/Generic_SPI/Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODUL
E_I/_n0372_inv31
   optimized to 0
LUT5
		uBlaze_SPI/MB_SPI_i/Generic_SPI/Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODUL
E_I/_n0395_inv1
   optimized to 0
FDE
		uBlaze_SPI/MB_SPI_i/Generic_SPI/Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODUL
E_I/rx_shft_reg_s_0
   optimized to 0
FDE
		uBlaze_SPI/MB_SPI_i/Generic_SPI/Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODUL
E_I/rx_shft_reg_s_1
   optimized to 0
FDE
		uBlaze_SPI/MB_SPI_i/Generic_SPI/Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODUL
E_I/rx_shft_reg_s_2
   optimized to 0
FDE
		uBlaze_SPI/MB_SPI_i/Generic_SPI/Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODUL
E_I/rx_shft_reg_s_3
   optimized to 0
FDE
		uBlaze_SPI/MB_SPI_i/Generic_SPI/Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODUL
E_I/rx_shft_reg_s_4
   optimized to 0
FDE
		uBlaze_SPI/MB_SPI_i/Generic_SPI/Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODUL
E_I/rx_shft_reg_s_5
   optimized to 0
FDE
		uBlaze_SPI/MB_SPI_i/Generic_SPI/Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODUL
E_I/rx_shft_reg_s_6
   optimized to 0
FDE
		uBlaze_SPI/MB_SPI_i/Generic_SPI/Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODUL
E_I/rx_shft_reg_s_7
   optimized to 0
FD
		uBlaze_SPI/MB_SPI_i/Generic_SPI/Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODUL
E_I/sck_i_d1
   optimized to 0
LUT3
		uBlaze_SPI/MB_SPI_i/Generic_SPI/Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODUL
E_I/sck_i_d1_rstpot
   optimized to 0
LUT3
		uBlaze_SPI/MB_SPI_i/Generic_SPI/Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODUL
E_I/slave_tri_state_en_control1
   optimized to 1
LUT3
		uBlaze_SPI/MB_SPI_i/Generic_SPI/Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODUL
E_I/spisel_d1_rstpot
   optimized to 1
GND 		uBlaze_SPI/MB_SPI_i/Generic_SPI/XST_GND
VCC 		uBlaze_SPI/MB_SPI_i/Generic_SPI/XST_VCC
GND 		uBlaze_SPI/MB_SPI_i/XST_GND
VCC 		uBlaze_SPI/MB_SPI_i/XST_VCC
GND 		uBlaze_SPI/MB_SPI_i/axi4lite_0/XST_GND
VCC 		uBlaze_SPI/MB_SPI_i/axi4lite_0/XST_VCC
LUT4
		uBlaze_SPI/MB_SPI_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd
_0/gen_crossbar.addr_arbiter_inst/Mmux_s_amesg401
   optimized to 0
LUT4
		uBlaze_SPI/MB_SPI_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd
_0/gen_crossbar.addr_arbiter_inst/Mmux_s_amesg411
   optimized to 0
LUT4
		uBlaze_SPI/MB_SPI_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd
_0/gen_crossbar.addr_arbiter_inst/Mmux_s_amesg421
   optimized to 0
FDE
		uBlaze_SPI/MB_SPI_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd
_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_46
   optimized to 0
FDE
		uBlaze_SPI/MB_SPI_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd
_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_47
   optimized to 0
FDE
		uBlaze_SPI/MB_SPI_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd
_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_48
   optimized to 0
LUT4
		uBlaze_SPI/MB_SPI_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd
_0/gen_crossbar.mi_rmesg_mux_inst/O<13>1
   optimized to 0
LUT4
		uBlaze_SPI/MB_SPI_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd
_0/gen_crossbar.mi_rmesg_mux_inst/O<14>1
   optimized to 0
LUT4
		uBlaze_SPI/MB_SPI_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd
_0/gen_crossbar.mi_rmesg_mux_inst/O<15>1
   optimized to 0
LUT4
		uBlaze_SPI/MB_SPI_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd
_0/gen_crossbar.mi_rmesg_mux_inst/O<16>1
   optimized to 0
LUT4
		uBlaze_SPI/MB_SPI_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd
_0/gen_crossbar.mi_rmesg_mux_inst/O<17>1
   optimized to 0
LUT4
		uBlaze_SPI/MB_SPI_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd
_0/gen_crossbar.mi_rmesg_mux_inst/O<18>1
   optimized to 0
LUT4
		uBlaze_SPI/MB_SPI_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd
_0/gen_crossbar.mi_rmesg_mux_inst/O<19>1
   optimized to 0
LUT4
		uBlaze_SPI/MB_SPI_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd
_0/gen_crossbar.mi_rmesg_mux_inst/O<20>1
   optimized to 0
LUT4
		uBlaze_SPI/MB_SPI_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd
_0/gen_crossbar.mi_rmesg_mux_inst/O<21>1
   optimized to 0
LUT4
		uBlaze_SPI/MB_SPI_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd
_0/gen_crossbar.mi_rmesg_mux_inst/O<22>1
   optimized to 0
LUT4
		uBlaze_SPI/MB_SPI_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd
_0/gen_crossbar.mi_rmesg_mux_inst/O<23>1
   optimized to 0
LUT4
		uBlaze_SPI/MB_SPI_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd
_0/gen_crossbar.mi_rmesg_mux_inst/O<24>1
   optimized to 0
LUT4
		uBlaze_SPI/MB_SPI_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd
_0/gen_crossbar.mi_rmesg_mux_inst/O<25>1
   optimized to 0
LUT4
		uBlaze_SPI/MB_SPI_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd
_0/gen_crossbar.mi_rmesg_mux_inst/O<26>1
   optimized to 0
LUT4
		uBlaze_SPI/MB_SPI_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd
_0/gen_crossbar.mi_rmesg_mux_inst/O<27>1
   optimized to 0
LUT4
		uBlaze_SPI/MB_SPI_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd
_0/gen_crossbar.mi_rmesg_mux_inst/O<28>1
   optimized to 0
LUT4
		uBlaze_SPI/MB_SPI_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd
_0/gen_crossbar.mi_rmesg_mux_inst/O<29>1
   optimized to 0
LUT4
		uBlaze_SPI/MB_SPI_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd
_0/gen_crossbar.mi_rmesg_mux_inst/O<30>1
   optimized to 0
LUT4
		uBlaze_SPI/MB_SPI_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd
_0/gen_crossbar.mi_rmesg_mux_inst/O<31>1
   optimized to 0
LUT4
		uBlaze_SPI/MB_SPI_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd
_0/gen_crossbar.mi_rmesg_mux_inst/O<32>1
   optimized to 0
LUT4
		uBlaze_SPI/MB_SPI_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd
_0/gen_crossbar.mi_rmesg_mux_inst/O<33>1
   optimized to 0
FD
		uBlaze_SPI/MB_SPI_i/axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[0].c
lock_conv_inst/m_async_conv_reset
   optimized to 0
FD
		uBlaze_SPI/MB_SPI_i/axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[0].c
lock_conv_inst/s_async_conv_reset
   optimized to 0
FD
		uBlaze_SPI/MB_SPI_i/axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[1].c
lock_conv_inst/m_async_conv_reset
   optimized to 0
FD
		uBlaze_SPI/MB_SPI_i/axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[1].c
lock_conv_inst/s_async_conv_reset
   optimized to 0
FD
		uBlaze_SPI/MB_SPI_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].c
lock_conv_inst/m_async_conv_reset
   optimized to 0
FD
		uBlaze_SPI/MB_SPI_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].c
lock_conv_inst/s_async_conv_reset
   optimized to 0
GND 		uBlaze_SPI/MB_SPI_i/clock_generator_0/XST_GND
VCC 		uBlaze_SPI/MB_SPI_i/clock_generator_0/XST_VCC
GND 		uBlaze_SPI/MB_SPI_i/debug_module/XST_GND
VCC 		uBlaze_SPI/MB_SPI_i/debug_module/XST_VCC
GND 		uBlaze_SPI/MB_SPI_i/microblaze_0/XST_GND
VCC 		uBlaze_SPI/MB_SPI_i/microblaze_0/XST_VCC
LUT3
		uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Da
ta_Flow_I/exception_registers_I1/FPGA_Target.exception_carry_select_LUT
   optimized to 0
FD
		uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.De
code_I/active_wakeup
   optimized to 0
LUT4
		uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.De
code_I/active_wakeup_rstpot
   optimized to 0
FDRE
		uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Us
e_DBUS.Using_D_AXI.DAXI_Interface_I1/WB_DAXI_Read_Data_1
   optimized to 0
FDRE
		uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Us
e_DBUS.Using_D_AXI.DAXI_Interface_I1/WB_DAXI_Read_Data_10
   optimized to 0
FDRE
		uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Us
e_DBUS.Using_D_AXI.DAXI_Interface_I1/WB_DAXI_Read_Data_11
   optimized to 0
FDRE
		uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Us
e_DBUS.Using_D_AXI.DAXI_Interface_I1/WB_DAXI_Read_Data_12
   optimized to 0
FDRE
		uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Us
e_DBUS.Using_D_AXI.DAXI_Interface_I1/WB_DAXI_Read_Data_13
   optimized to 0
FDRE
		uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Us
e_DBUS.Using_D_AXI.DAXI_Interface_I1/WB_DAXI_Read_Data_14
   optimized to 0
FDRE
		uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Us
e_DBUS.Using_D_AXI.DAXI_Interface_I1/WB_DAXI_Read_Data_15
   optimized to 0
FDRE
		uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Us
e_DBUS.Using_D_AXI.DAXI_Interface_I1/WB_DAXI_Read_Data_16
   optimized to 0
FDRE
		uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Us
e_DBUS.Using_D_AXI.DAXI_Interface_I1/WB_DAXI_Read_Data_17
   optimized to 0
FDRE
		uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Us
e_DBUS.Using_D_AXI.DAXI_Interface_I1/WB_DAXI_Read_Data_18
   optimized to 0
FDRE
		uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Us
e_DBUS.Using_D_AXI.DAXI_Interface_I1/WB_DAXI_Read_Data_19
   optimized to 0
FDRE
		uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Us
e_DBUS.Using_D_AXI.DAXI_Interface_I1/WB_DAXI_Read_Data_2
   optimized to 0
FDRE
		uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Us
e_DBUS.Using_D_AXI.DAXI_Interface_I1/WB_DAXI_Read_Data_20
   optimized to 0
FDRE
		uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Us
e_DBUS.Using_D_AXI.DAXI_Interface_I1/WB_DAXI_Read_Data_21
   optimized to 0
FDRE
		uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Us
e_DBUS.Using_D_AXI.DAXI_Interface_I1/WB_DAXI_Read_Data_3
   optimized to 0
FDRE
		uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Us
e_DBUS.Using_D_AXI.DAXI_Interface_I1/WB_DAXI_Read_Data_4
   optimized to 0
FDRE
		uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Us
e_DBUS.Using_D_AXI.DAXI_Interface_I1/WB_DAXI_Read_Data_5
   optimized to 0
FDRE
		uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Us
e_DBUS.Using_D_AXI.DAXI_Interface_I1/WB_DAXI_Read_Data_6
   optimized to 0
FDRE
		uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Us
e_DBUS.Using_D_AXI.DAXI_Interface_I1/WB_DAXI_Read_Data_7
   optimized to 0
FDRE
		uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Us
e_DBUS.Using_D_AXI.DAXI_Interface_I1/WB_DAXI_Read_Data_8
   optimized to 0
FDRE
		uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Us
e_DBUS.Using_D_AXI.DAXI_Interface_I1/WB_DAXI_Read_Data_9
   optimized to 0
FDR
		uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Us
e_Debug_Logic.Master_Core.Debug_Perf/Performace_Debug_Control.External_Dbg_Stop_
Handle.dbg_stop_1
   optimized to 0
GND 		uBlaze_SPI/MB_SPI_i/microblaze_0_d_bram_ctrl/XST_GND
GND 		uBlaze_SPI/MB_SPI_i/microblaze_0_dlmb/XST_GND
GND 		uBlaze_SPI/MB_SPI_i/microblaze_0_i_bram_ctrl/XST_GND
LUT3
		uBlaze_SPI/MB_SPI_i/microblaze_0_i_bram_ctrl/microblaze_0_i_bram_ctrl/lmb_we<0
><0>1
   optimized to 0
LUT3
		uBlaze_SPI/MB_SPI_i/microblaze_0_i_bram_ctrl/microblaze_0_i_bram_ctrl/lmb_we<1
><1>1
   optimized to 0
LUT3
		uBlaze_SPI/MB_SPI_i/microblaze_0_i_bram_ctrl/microblaze_0_i_bram_ctrl/lmb_we<2
><2>1
   optimized to 0
LUT3
		uBlaze_SPI/MB_SPI_i/microblaze_0_i_bram_ctrl/microblaze_0_i_bram_ctrl/lmb_we<3
><3>1
   optimized to 0
GND 		uBlaze_SPI/MB_SPI_i/microblaze_0_ilmb/XST_GND
GND 		uBlaze_SPI/MB_SPI_i/proc_sys_reset_0/XST_GND
VCC 		uBlaze_SPI/MB_SPI_i/proc_sys_reset_0/XST_VCC
LUT2 		uBlaze_SPI/MB_SPI_i/proc_sys_reset_0/proc_sys_reset_0/Chip_Reset_Req1
   optimized to 0
FD 		uBlaze_SPI/MB_SPI_i/proc_sys_reset_0/proc_sys_reset_0/SEQ/chip_Reset_Req_d1
   optimized to 0
FD 		uBlaze_SPI/MB_SPI_i/proc_sys_reset_0/proc_sys_reset_0/SEQ/chip_Reset_Req_d2
   optimized to 0
FD 		uBlaze_SPI/MB_SPI_i/proc_sys_reset_0/proc_sys_reset_0/SEQ/chip_Reset_Req_d3
   optimized to 0
LUT4
		uBlaze_SPI/MB_SPI_i/proc_sys_reset_0/proc_sys_reset_0/SEQ/chip_Reset_Req_d3_sy
stem_Reset_Req_d3_OR_31_o1
   optimized to 0
FD 		uBlaze_SPI/MB_SPI_i/proc_sys_reset_0/proc_sys_reset_0/SEQ/ris_edge
   optimized to 0
FD 		uBlaze_SPI/MB_SPI_i/proc_sys_reset_0/proc_sys_reset_0/SEQ/sys_edge
   optimized to 0
FD
		uBlaze_SPI/MB_SPI_i/proc_sys_reset_0/proc_sys_reset_0/SEQ/system_Reset_Req_d1
   optimized to 0
FD
		uBlaze_SPI/MB_SPI_i/proc_sys_reset_0/proc_sys_reset_0/SEQ/system_Reset_Req_d2
   optimized to 0
FD
		uBlaze_SPI/MB_SPI_i/proc_sys_reset_0/proc_sys_reset_0/SEQ/system_Reset_Req_d3
   optimized to 0
LUT2
		uBlaze_SPI/MB_SPI_i/proc_sys_reset_0/proc_sys_reset_0/SEQ/system_Reset_Req_d3_
system_Reset_Req_d2_AND_49_o1
   optimized to 0
LUT2 		uBlaze_SPI/MB_SPI_i/proc_sys_reset_0/proc_sys_reset_0/System_Reset_Req1
   optimized to 0
LUT6_2
		uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Da
ta_Flow_I/Using_DAXI_ALU_Carry.Using_FPGA.Using_6LUT.direct_lut_INST
GND
		uBlaze_SPI/MB_SPI_i/microblaze_0_bram_block/microblaze_0_bram_block/XST_GND

Redundant Block(s):
TYPE 		BLOCK
LOCALBUF
		uBlaze_SPI/MB_SPI_i/Generic_SPI/Generic_SPI/AXI_SPI_CORE_INTERFACE_I/MAP_SIGNA
LS_AND_REG_WITH_FIFOS.RECEIVE_FIFO_I/Addr_Counters[0].MUXCY_L_I/MUXCY_L_BUF
LOCALBUF
		uBlaze_SPI/MB_SPI_i/Generic_SPI/Generic_SPI/AXI_SPI_CORE_INTERFACE_I/MAP_SIGNA
LS_AND_REG_WITH_FIFOS.RECEIVE_FIFO_I/Addr_Counters[1].MUXCY_L_I/MUXCY_L_BUF
LOCALBUF
		uBlaze_SPI/MB_SPI_i/Generic_SPI/Generic_SPI/AXI_SPI_CORE_INTERFACE_I/MAP_SIGNA
LS_AND_REG_WITH_FIFOS.RECEIVE_FIFO_I/Addr_Counters[2].MUXCY_L_I/MUXCY_L_BUF
LOCALBUF
		uBlaze_SPI/MB_SPI_i/Generic_SPI/Generic_SPI/AXI_SPI_CORE_INTERFACE_I/MAP_SIGNA
LS_AND_REG_WITH_FIFOS.TRANSMIT_FIFO_I/Addr_Counters[0].MUXCY_L_I/MUXCY_L_BUF
LOCALBUF
		uBlaze_SPI/MB_SPI_i/Generic_SPI/Generic_SPI/AXI_SPI_CORE_INTERFACE_I/MAP_SIGNA
LS_AND_REG_WITH_FIFOS.TRANSMIT_FIFO_I/Addr_Counters[1].MUXCY_L_I/MUXCY_L_BUF
LOCALBUF
		uBlaze_SPI/MB_SPI_i/Generic_SPI/Generic_SPI/AXI_SPI_CORE_INTERFACE_I/MAP_SIGNA
LS_AND_REG_WITH_FIFOS.TRANSMIT_FIFO_I/Addr_Counters[2].MUXCY_L_I/MUXCY_L_BUF
LOCALBUF
		uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Da
ta_Flow_I/Zero_Detect_I/FPGA_Target.Part_Of_Zero_Carry_Start/MUXCY_L_BUF
LOCALBUF
		uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Da
ta_Flow_I/Zero_Detect_I/FPGA_Target.Zero_Detecting[0].I_Part_Of_Zero_Detect/MUXC
Y_L_BUF
LOCALBUF
		uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Da
ta_Flow_I/Zero_Detect_I/FPGA_Target.Zero_Detecting[1].I_Part_Of_Zero_Detect/MUXC
Y_L_BUF
LOCALBUF
		uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Da
ta_Flow_I/Zero_Detect_I/FPGA_Target.Zero_Detecting[2].I_Part_Of_Zero_Detect/MUXC
Y_L_BUF
LOCALBUF
		uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Da
ta_Flow_I/Zero_Detect_I/FPGA_Target.Zero_Detecting[3].I_Part_Of_Zero_Detect/MUXC
Y_L_BUF
LOCALBUF
		uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Da
ta_Flow_I/Zero_Detect_I/FPGA_Target.Zero_Detecting[4].I_Part_Of_Zero_Detect/MUXC
Y_L_BUF
LOCALBUF
		uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Da
ta_Flow_I/Zero_Detect_I/FPGA_Target.Zero_Detecting[5].I_Part_Of_Zero_Detect/MUXC
Y_L_BUF
LOCALBUF
		uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Da
ta_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[31].MU
XCY_I/MUXCY_L_BUF
LOCALBUF
		uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Da
ta_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[30].MU
XCY_I/MUXCY_L_BUF
LOCALBUF
		uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Da
ta_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[29].MU
XCY_I/MUXCY_L_BUF
LOCALBUF
		uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Da
ta_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[28].MU
XCY_I/MUXCY_L_BUF
LOCALBUF
		uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Da
ta_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[27].MU
XCY_I/MUXCY_L_BUF
LOCALBUF
		uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Da
ta_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[26].MU
XCY_I/MUXCY_L_BUF
LOCALBUF
		uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Da
ta_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[25].MU
XCY_I/MUXCY_L_BUF
LOCALBUF
		uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Da
ta_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[24].MU
XCY_I/MUXCY_L_BUF
LOCALBUF
		uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Da
ta_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[23].MU
XCY_I/MUXCY_L_BUF
LOCALBUF
		uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Da
ta_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[22].MU
XCY_I/MUXCY_L_BUF
LOCALBUF
		uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Da
ta_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[21].MU
XCY_I/MUXCY_L_BUF
LOCALBUF
		uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Da
ta_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[20].MU
XCY_I/MUXCY_L_BUF
LOCALBUF
		uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Da
ta_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[19].MU
XCY_I/MUXCY_L_BUF
LOCALBUF
		uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Da
ta_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[18].MU
XCY_I/MUXCY_L_BUF
LOCALBUF
		uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Da
ta_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[17].MU
XCY_I/MUXCY_L_BUF
LOCALBUF
		uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Da
ta_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[16].MU
XCY_I/MUXCY_L_BUF
LOCALBUF
		uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Da
ta_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[15].MU
XCY_I/MUXCY_L_BUF
LOCALBUF
		uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Da
ta_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[14].MU
XCY_I/MUXCY_L_BUF
LOCALBUF
		uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Da
ta_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[13].MU
XCY_I/MUXCY_L_BUF
LOCALBUF
		uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Da
ta_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[12].MU
XCY_I/MUXCY_L_BUF
LOCALBUF
		uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Da
ta_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[11].MU
XCY_I/MUXCY_L_BUF
LOCALBUF
		uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Da
ta_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[10].MU
XCY_I/MUXCY_L_BUF
LOCALBUF
		uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Da
ta_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[9].MUX
CY_I/MUXCY_L_BUF
LOCALBUF
		uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Da
ta_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[8].MUX
CY_I/MUXCY_L_BUF
LOCALBUF
		uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Da
ta_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[7].MUX
CY_I/MUXCY_L_BUF
LOCALBUF
		uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Da
ta_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[6].MUX
CY_I/MUXCY_L_BUF
LOCALBUF
		uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Da
ta_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[5].MUX
CY_I/MUXCY_L_BUF
LOCALBUF
		uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Da
ta_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[4].MUX
CY_I/MUXCY_L_BUF
LOCALBUF
		uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Da
ta_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[3].MUX
CY_I/MUXCY_L_BUF
LOCALBUF
		uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Da
ta_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[2].MUX
CY_I/MUXCY_L_BUF
LOCALBUF
		uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Da
ta_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[1].MUX
CY_I/MUXCY_L_BUF
LOCALBUF
		uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Da
ta_Flow_I/exception_registers_I1/FPGA_Target.CarryIn_MUXCY/MUXCY_L_BUF
LOCALBUF
		uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Da
ta_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.Using_FPGA_PCMP.carry_equal_byte1/
MUXCY_L_Enable/MUXCY_L_BUF
LOCALBUF
		uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Da
ta_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.Using_FPGA_PCMP.carry_equal_byte1/
The_Compare[2].MUXCY_L_I1/MUXCY_L_BUF
LOCALBUF
		uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Da
ta_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.Using_FPGA_PCMP.carry_equal_byte1/
The_Compare[1].MUXCY_L_I1/MUXCY_L_BUF
LOCALBUF
		uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Da
ta_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.Using_FPGA_PCMP.carry_equal_byte1/
The_Compare[0].MUXCY_L_I1/MUXCY_L_BUF
LOCALBUF
		uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Da
ta_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.Using_FPGA_PCMP.carry_equal_byte2/
MUXCY_L_Enable/MUXCY_L_BUF
LOCALBUF
		uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Da
ta_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.Using_FPGA_PCMP.carry_equal_byte2/
The_Compare[2].MUXCY_L_I1/MUXCY_L_BUF
LOCALBUF
		uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Da
ta_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.Using_FPGA_PCMP.carry_equal_byte2/
The_Compare[1].MUXCY_L_I1/MUXCY_L_BUF
LOCALBUF
		uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Da
ta_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.Using_FPGA_PCMP.carry_equal_byte2/
The_Compare[0].MUXCY_L_I1/MUXCY_L_BUF
LOCALBUF
		uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Da
ta_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.Using_FPGA_PCMP.carry_equal_byte3/
MUXCY_L_Enable/MUXCY_L_BUF
LOCALBUF
		uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Da
ta_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.Using_FPGA_PCMP.carry_equal_byte3/
The_Compare[2].MUXCY_L_I1/MUXCY_L_BUF
LOCALBUF
		uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Da
ta_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.Using_FPGA_PCMP.carry_equal_byte3/
The_Compare[1].MUXCY_L_I1/MUXCY_L_BUF
LOCALBUF
		uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Da
ta_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.Using_FPGA_PCMP.carry_equal_byte3/
The_Compare[0].MUXCY_L_I1/MUXCY_L_BUF
LOCALBUF
		uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Da
ta_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.Using_FPGA_PCMP.carry_equal_byte4/
MUXCY_L_Enable/MUXCY_L_BUF
LOCALBUF
		uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Da
ta_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.Using_FPGA_PCMP.carry_equal_byte4/
The_Compare[2].MUXCY_L_I1/MUXCY_L_BUF
LOCALBUF
		uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Da
ta_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.Using_FPGA_PCMP.carry_equal_byte4/
The_Compare[1].MUXCY_L_I1/MUXCY_L_BUF
LOCALBUF
		uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Da
ta_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.Using_FPGA_PCMP.carry_equal_byte4/
The_Compare[0].MUXCY_L_I1/MUXCY_L_BUF
LOCALBUF
		uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Da
ta_Flow_I/ALU_I/FPGA_Target.ALL_Bits[0].ALU_Bit_I1/Using_FPGA_LUT6.Last_Bit.Pre_
MUXCY_I/MUXCY_L_BUF
LOCALBUF
		uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Da
ta_Flow_I/ALU_I/FPGA_Target.ALL_Bits[0].ALU_Bit_I1/Using_FPGA_LUT6.Last_Bit.MUXC
Y_I/MUXCY_L_BUF
LOCALBUF
		uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Da
ta_Flow_I/ALU_I/FPGA_Target.Use_Carry_Decoding.CarryIn_MUXCY/MUXCY_L_BUF
LOCALBUF
		uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Da
ta_Flow_I/ALU_I/FPGA_Target.ALL_Bits[1].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.
MUXCY_I/MUXCY_L_BUF
LOCALBUF
		uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Da
ta_Flow_I/ALU_I/FPGA_Target.ALL_Bits[2].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.
MUXCY_I/MUXCY_L_BUF
LOCALBUF
		uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Da
ta_Flow_I/ALU_I/FPGA_Target.ALL_Bits[3].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.
MUXCY_I/MUXCY_L_BUF
LOCALBUF
		uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Da
ta_Flow_I/ALU_I/FPGA_Target.ALL_Bits[4].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.
MUXCY_I/MUXCY_L_BUF
LOCALBUF
		uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Da
ta_Flow_I/ALU_I/FPGA_Target.ALL_Bits[5].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.
MUXCY_I/MUXCY_L_BUF
LOCALBUF
		uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Da
ta_Flow_I/ALU_I/FPGA_Target.ALL_Bits[6].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.
MUXCY_I/MUXCY_L_BUF
LOCALBUF
		uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Da
ta_Flow_I/ALU_I/FPGA_Target.ALL_Bits[7].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.
MUXCY_I/MUXCY_L_BUF
LOCALBUF
		uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Da
ta_Flow_I/ALU_I/FPGA_Target.ALL_Bits[8].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.
MUXCY_I/MUXCY_L_BUF
LOCALBUF
		uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Da
ta_Flow_I/ALU_I/FPGA_Target.ALL_Bits[9].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.
MUXCY_I/MUXCY_L_BUF
LOCALBUF
		uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Da
ta_Flow_I/ALU_I/FPGA_Target.ALL_Bits[10].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit
.MUXCY_I/MUXCY_L_BUF
LOCALBUF
		uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Da
ta_Flow_I/ALU_I/FPGA_Target.ALL_Bits[11].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit
.MUXCY_I/MUXCY_L_BUF
LOCALBUF
		uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Da
ta_Flow_I/ALU_I/FPGA_Target.ALL_Bits[12].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit
.MUXCY_I/MUXCY_L_BUF
LOCALBUF
		uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Da
ta_Flow_I/ALU_I/FPGA_Target.ALL_Bits[13].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit
.MUXCY_I/MUXCY_L_BUF
LOCALBUF
		uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Da
ta_Flow_I/ALU_I/FPGA_Target.ALL_Bits[14].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit
.MUXCY_I/MUXCY_L_BUF
LOCALBUF
		uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Da
ta_Flow_I/ALU_I/FPGA_Target.ALL_Bits[15].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit
.MUXCY_I/MUXCY_L_BUF
LOCALBUF
		uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Da
ta_Flow_I/ALU_I/FPGA_Target.ALL_Bits[16].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit
.MUXCY_I/MUXCY_L_BUF
LOCALBUF
		uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Da
ta_Flow_I/ALU_I/FPGA_Target.ALL_Bits[17].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit
.MUXCY_I/MUXCY_L_BUF
LOCALBUF
		uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Da
ta_Flow_I/ALU_I/FPGA_Target.ALL_Bits[18].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit
.MUXCY_I/MUXCY_L_BUF
LOCALBUF
		uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Da
ta_Flow_I/ALU_I/FPGA_Target.ALL_Bits[19].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit
.MUXCY_I/MUXCY_L_BUF
LOCALBUF
		uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Da
ta_Flow_I/ALU_I/FPGA_Target.ALL_Bits[20].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit
.MUXCY_I/MUXCY_L_BUF
LOCALBUF
		uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Da
ta_Flow_I/ALU_I/FPGA_Target.ALL_Bits[21].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit
.MUXCY_I/MUXCY_L_BUF
LOCALBUF
		uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Da
ta_Flow_I/ALU_I/FPGA_Target.ALL_Bits[22].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit
.MUXCY_I/MUXCY_L_BUF
LOCALBUF
		uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Da
ta_Flow_I/ALU_I/FPGA_Target.ALL_Bits[23].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit
.MUXCY_I/MUXCY_L_BUF
LOCALBUF
		uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Da
ta_Flow_I/ALU_I/FPGA_Target.ALL_Bits[24].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit
.MUXCY_I/MUXCY_L_BUF
LOCALBUF
		uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Da
ta_Flow_I/ALU_I/FPGA_Target.ALL_Bits[25].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit
.MUXCY_I/MUXCY_L_BUF
LOCALBUF
		uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Da
ta_Flow_I/ALU_I/FPGA_Target.ALL_Bits[26].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit
.MUXCY_I/MUXCY_L_BUF
LOCALBUF
		uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Da
ta_Flow_I/ALU_I/FPGA_Target.ALL_Bits[27].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit
.MUXCY_I/MUXCY_L_BUF
LOCALBUF
		uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Da
ta_Flow_I/ALU_I/FPGA_Target.ALL_Bits[28].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit
.MUXCY_I/MUXCY_L_BUF
LOCALBUF
		uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Da
ta_Flow_I/ALU_I/FPGA_Target.ALL_Bits[29].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit
.MUXCY_I/MUXCY_L_BUF
LOCALBUF
		uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Da
ta_Flow_I/ALU_I/FPGA_Target.ALL_Bits[30].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit
.MUXCY_I/MUXCY_L_BUF
LOCALBUF
		uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Da
ta_Flow_I/ALU_I/FPGA_Target.ALL_Bits[31].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit
.MUXCY_I/MUXCY_L_BUF
LOCALBUF
		uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Da
ta_Flow_I/Using_DAXI_ALU_Carry.Using_FPGA.Post_MUXCY_I/MUXCY_L_BUF
LOCALBUF
		uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Da
ta_Flow_I/Using_DAXI_ALU_Carry.Using_FPGA.Direct_MUXCY_I/MUXCY_L_BUF
LOCALBUF
		uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.De
code_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY/MUXCY_L_BUF
LOCALBUF
		uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.De
code_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY2/MUXCY_L_BUF
LOCALBUF
		uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.De
code_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY3/MUXCY_L_BUF
LOCALBUF
		uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.De
code_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY6/MUXCY_L_BUF
LOCALBUF
		uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.De
code_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY5/MUXCY_L_BUF
LOCALBUF
		uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.De
code_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY4/MUXCY_L_BUF
LOCALBUF
		uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.De
code_I/PC_Module_I/Using_FPGA.Incr_PC[29].MUXCY_I/MUXCY_L_BUF
LOCALBUF
		uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.De
code_I/PC_Module_I/Using_FPGA.Incr_PC[28].MUXCY_I/MUXCY_L_BUF
LOCALBUF
		uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.De
code_I/PC_Module_I/Using_FPGA.Incr_PC[27].MUXCY_I/MUXCY_L_BUF
LOCALBUF
		uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.De
code_I/PC_Module_I/Using_FPGA.Incr_PC[26].MUXCY_I/MUXCY_L_BUF
LOCALBUF
		uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.De
code_I/PC_Module_I/Using_FPGA.Incr_PC[25].MUXCY_I/MUXCY_L_BUF
LOCALBUF
		uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.De
code_I/PC_Module_I/Using_FPGA.Incr_PC[24].MUXCY_I/MUXCY_L_BUF
LOCALBUF
		uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.De
code_I/PC_Module_I/Using_FPGA.Incr_PC[23].MUXCY_I/MUXCY_L_BUF
LOCALBUF
		uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.De
code_I/PC_Module_I/Using_FPGA.Incr_PC[22].MUXCY_I/MUXCY_L_BUF
LOCALBUF
		uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.De
code_I/PC_Module_I/Using_FPGA.Incr_PC[21].MUXCY_I/MUXCY_L_BUF
LOCALBUF
		uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.De
code_I/PC_Module_I/Using_FPGA.Incr_PC[20].MUXCY_I/MUXCY_L_BUF
LOCALBUF
		uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.De
code_I/PC_Module_I/Using_FPGA.Incr_PC[19].MUXCY_I/MUXCY_L_BUF
LOCALBUF
		uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.De
code_I/PC_Module_I/Using_FPGA.Incr_PC[18].MUXCY_I/MUXCY_L_BUF
LOCALBUF
		uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.De
code_I/PC_Module_I/Using_FPGA.Incr_PC[17].MUXCY_I/MUXCY_L_BUF
LOCALBUF
		uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.De
code_I/PC_Module_I/Using_FPGA.Incr_PC[16].MUXCY_I/MUXCY_L_BUF
LOCALBUF
		uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.De
code_I/PC_Module_I/Using_FPGA.Incr_PC[15].MUXCY_I/MUXCY_L_BUF
LOCALBUF
		uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.De
code_I/PC_Module_I/Using_FPGA.Incr_PC[14].MUXCY_I/MUXCY_L_BUF
LOCALBUF
		uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.De
code_I/PC_Module_I/Using_FPGA.Incr_PC[13].MUXCY_I/MUXCY_L_BUF
LOCALBUF
		uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.De
code_I/PC_Module_I/Using_FPGA.Incr_PC[12].MUXCY_I/MUXCY_L_BUF
LOCALBUF
		uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.De
code_I/PC_Module_I/Using_FPGA.Incr_PC[11].MUXCY_I/MUXCY_L_BUF
LOCALBUF
		uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.De
code_I/PC_Module_I/Using_FPGA.Incr_PC[10].MUXCY_I/MUXCY_L_BUF
LOCALBUF
		uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.De
code_I/PC_Module_I/Using_FPGA.Incr_PC[9].MUXCY_I/MUXCY_L_BUF
LOCALBUF
		uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.De
code_I/PC_Module_I/Using_FPGA.Incr_PC[8].MUXCY_I/MUXCY_L_BUF
LOCALBUF
		uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.De
code_I/PC_Module_I/Using_FPGA.Incr_PC[7].MUXCY_I/MUXCY_L_BUF
LOCALBUF
		uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.De
code_I/PC_Module_I/Using_FPGA.Incr_PC[6].MUXCY_I/MUXCY_L_BUF
LOCALBUF
		uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.De
code_I/PC_Module_I/Using_FPGA.Incr_PC[5].MUXCY_I/MUXCY_L_BUF
LOCALBUF
		uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.De
code_I/PC_Module_I/Using_FPGA.Incr_PC[4].MUXCY_I/MUXCY_L_BUF
LOCALBUF
		uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.De
code_I/PC_Module_I/Using_FPGA.Incr_PC[3].MUXCY_I/MUXCY_L_BUF
LOCALBUF
		uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.De
code_I/PC_Module_I/Using_FPGA.Incr_PC[2].MUXCY_I/MUXCY_L_BUF
LOCALBUF
		uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.De
code_I/PC_Module_I/Using_FPGA.Incr_PC[1].MUXCY_I/MUXCY_L_BUF
LOCALBUF
		uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.De
code_I/mem_wait_on_ready_N_carry_or/Using_FPGA.MUXCY_I/MUXCY_L_BUF
LOCALBUF
		uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.De
code_I/Use_MuxCy[10].OF_Piperun_Stage/Using_FPGA.MUXCY_I/MUXCY_L_BUF
LOCALBUF
		uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.De
code_I/Use_MuxCy[6].OF_Piperun_Stage/Using_FPGA.MUXCY_I/MUXCY_L_BUF
LOCALBUF
		uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.De
code_I/Use_MuxCy[8].OF_Piperun_Stage/Using_FPGA.MUXCY_I/MUXCY_L_BUF
LOCALBUF
		uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.De
code_I/Use_MuxCy[9].OF_Piperun_Stage/Using_FPGA.MUXCY_I/MUXCY_L_BUF
LOCALBUF
		uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.De
code_I/Use_MuxCy[7].OF_Piperun_Stage/Using_FPGA.MUXCY_I/MUXCY_L_BUF
LOCALBUF
		uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.De
code_I/Use_MuxCy[3].OF_Piperun_Stage/Using_FPGA.MUXCY_I/MUXCY_L_BUF
LOCALBUF
		uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.De
code_I/Use_MuxCy[5].OF_Piperun_Stage/Using_FPGA.MUXCY_I/MUXCY_L_BUF
LOCALBUF
		uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.De
code_I/if_pc_incr_carry_and_0/Using_FPGA.MUXCY_I/MUXCY_L_BUF
LOCALBUF
		uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.De
code_I/Using_PC_Incr_Dbg_or_Prot.if_pc_incr_carry_and_1/Using_FPGA.MUXCY_I/MUXCY
_L_BUF
LOCALBUF
		uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.De
code_I/Use_MuxCy[2].OF_Piperun_Stage/Using_FPGA.MUXCY_I/MUXCY_L_BUF
LOCALBUF
		uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.De
code_I/if_pc_incr_carry_and_3/Using_FPGA.MUXCY_I/MUXCY_L_BUF
LOCALBUF
		uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.De
code_I/Use_MuxCy[4].OF_Piperun_Stage/Using_FPGA.MUXCY_I/MUXCY_L_BUF
LOCALBUF
		uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.De
code_I/Use_MuxCy[1].OF_Piperun_Stage/Using_FPGA.MUXCY_I/MUXCY_L_BUF
LOCALBUF
		uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.De
code_I/mem_PipeRun_carry_and/Using_FPGA.MUXCY_I/MUXCY_L_BUF
LOCALBUF
		uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.me
m_databus_ready_sel_carry_or/Using_FPGA.MUXCY_I/MUXCY_L_BUF
LOCALBUF
		uBlaze_SPI/MB_SPI_i/debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Use_U
ART.TX_FIFO_I/Addr_Counters[0].Used_MuxCY.MUXCY_L_I/MUXCY_L_BUF
LOCALBUF
		uBlaze_SPI/MB_SPI_i/debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Use_U
ART.TX_FIFO_I/Addr_Counters[1].Used_MuxCY.MUXCY_L_I/MUXCY_L_BUF
LOCALBUF
		uBlaze_SPI/MB_SPI_i/debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Use_U
ART.TX_FIFO_I/Addr_Counters[2].Used_MuxCY.MUXCY_L_I/MUXCY_L_BUF
LOCALBUF
		uBlaze_SPI/MB_SPI_i/debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Use_U
ART.RX_FIFO_I/Addr_Counters[0].Used_MuxCY.MUXCY_L_I/MUXCY_L_BUF
LOCALBUF
		uBlaze_SPI/MB_SPI_i/debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Use_U
ART.RX_FIFO_I/Addr_Counters[1].Used_MuxCY.MUXCY_L_I/MUXCY_L_BUF
LOCALBUF
		uBlaze_SPI/MB_SPI_i/debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Use_U
ART.RX_FIFO_I/Addr_Counters[2].Used_MuxCY.MUXCY_L_I/MUXCY_L_BUF
INV 		EXT_RESET1_INV_0
INV
		uBlaze_SPI/MB_SPI_i/clock_generator_0/clock_generator_0/PLL0_INST/rsti1_INV_0
INV 		ISPI_REGCLK_int_INV_19_o1_INV_0
INV 		ADC_READ_ACLK_int_INV_18_o1_INV_0
INV 		CLKFIFO_INV_17_o1_INV_0
INV 		W_CLK_MOD_INV_20_o1_INV_0
INV 		W_CLKN_MOD_INV_21_o1_INV_0
INV 		ADC_PIXCLK_INV_16_o1_INV_0
INV 		adc_sample/clk_in_inv1_INV_0
LOCALBUF
		uBlaze_SPI/MB_SPI_i/Generic_SPI/Generic_SPI/AXI_SPI_CORE_INTERFACE_I/MAP_SIGNA
LS_AND_REG_WITH_FIFOS.RECEIVE_FIFO_I/Addr_Counters[3].MUXCY_L_I/MUXCY_L_BUF
LOCALBUF
		uBlaze_SPI/MB_SPI_i/Generic_SPI/Generic_SPI/AXI_SPI_CORE_INTERFACE_I/MAP_SIGNA
LS_AND_REG_WITH_FIFOS.TRANSMIT_FIFO_I/Addr_Counters[3].MUXCY_L_I/MUXCY_L_BUF
LUT3
		uBlaze_SPI/MB_SPI_i/Generic_SPI/Generic_SPI/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT
/Mmux_bus2ip_addr_i71
LUT3
		uBlaze_SPI/MB_SPI_i/Generic_SPI/Generic_SPI/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT
/Mmux_bus2ip_addr_i61
LUT3
		uBlaze_SPI/MB_SPI_i/Generic_SPI/Generic_SPI/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT
/Mmux_bus2ip_addr_i51
LUT3
		uBlaze_SPI/MB_SPI_i/Generic_SPI/Generic_SPI/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT
/Mmux_bus2ip_addr_i41
LUT3
		uBlaze_SPI/MB_SPI_i/Generic_SPI/Generic_SPI/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT
/Mmux_bus2ip_addr_i31
INV
		uBlaze_SPI/MB_SPI_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd
_0/gen_crossbar.gen_decerr.decerr_slave_inst/write_cs__n01391_INV_0
INV
		uBlaze_SPI/MB_SPI_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd
_0/gen_crossbar.gen_decerr.decerr_slave_inst/write_cs_write_cs[1]_s_axi_bvalid_i
_Mux_7_o1_INV_0
INV
		uBlaze_SPI/MB_SPI_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd
_0/gen_crossbar.gen_decerr.decerr_slave_inst/Mmux_s_axi_rlast_i_s_axi_rlast_i_MU
X_166_o11_INV_0
LUT4
		uBlaze_SPI/MB_SPI_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd
_0/gen_crossbar.addr_arbiter_inst/Mmux_s_amesg591
LUT4
		uBlaze_SPI/MB_SPI_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd
_0/gen_crossbar.addr_arbiter_inst/Mmux_s_amesg581
LUT4
		uBlaze_SPI/MB_SPI_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd
_0/gen_crossbar.addr_arbiter_inst/Mmux_s_amesg571
LUT4
		uBlaze_SPI/MB_SPI_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd
_0/gen_crossbar.addr_arbiter_inst/Mmux_s_amesg561
LUT4
		uBlaze_SPI/MB_SPI_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd
_0/gen_crossbar.addr_arbiter_inst/Mmux_s_amesg551
LUT4
		uBlaze_SPI/MB_SPI_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd
_0/gen_crossbar.addr_arbiter_inst/Mmux_s_amesg441
LUT4
		uBlaze_SPI/MB_SPI_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd
_0/gen_crossbar.addr_arbiter_inst/Mmux_s_amesg331
LUT4
		uBlaze_SPI/MB_SPI_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd
_0/gen_crossbar.addr_arbiter_inst/Mmux_s_amesg251
LUT4
		uBlaze_SPI/MB_SPI_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd
_0/gen_crossbar.addr_arbiter_inst/Mmux_s_amesg241
LUT4
		uBlaze_SPI/MB_SPI_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd
_0/gen_crossbar.addr_arbiter_inst/Mmux_s_amesg231
LUT4
		uBlaze_SPI/MB_SPI_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd
_0/gen_crossbar.addr_arbiter_inst/Mmux_s_amesg221
LUT4
		uBlaze_SPI/MB_SPI_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd
_0/gen_crossbar.addr_arbiter_inst/Mmux_s_amesg211
LUT4
		uBlaze_SPI/MB_SPI_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd
_0/gen_crossbar.addr_arbiter_inst/Mmux_s_amesg201
LUT4
		uBlaze_SPI/MB_SPI_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd
_0/gen_crossbar.addr_arbiter_inst/Mmux_s_amesg191
LUT4
		uBlaze_SPI/MB_SPI_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd
_0/gen_crossbar.addr_arbiter_inst/Mmux_s_amesg181
LUT4
		uBlaze_SPI/MB_SPI_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd
_0/gen_crossbar.addr_arbiter_inst/Mmux_s_amesg171
LUT4
		uBlaze_SPI/MB_SPI_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd
_0/gen_crossbar.addr_arbiter_inst/Mmux_s_amesg161
LUT4
		uBlaze_SPI/MB_SPI_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd
_0/gen_crossbar.addr_arbiter_inst/Mmux_s_amesg151
LUT4
		uBlaze_SPI/MB_SPI_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd
_0/gen_crossbar.addr_arbiter_inst/Mmux_s_amesg141
LUT4
		uBlaze_SPI/MB_SPI_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd
_0/gen_crossbar.addr_arbiter_inst/Mmux_s_amesg131
LUT4
		uBlaze_SPI/MB_SPI_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd
_0/gen_crossbar.addr_arbiter_inst/Mmux_s_amesg121
LUT4
		uBlaze_SPI/MB_SPI_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd
_0/gen_crossbar.addr_arbiter_inst/Mmux_s_amesg111
LUT4
		uBlaze_SPI/MB_SPI_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd
_0/gen_crossbar.addr_arbiter_inst/Mmux_s_amesg101
LUT4
		uBlaze_SPI/MB_SPI_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd
_0/gen_crossbar.addr_arbiter_inst/Mmux_s_amesg91
LUT4
		uBlaze_SPI/MB_SPI_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd
_0/gen_crossbar.addr_arbiter_inst/Mmux_s_amesg81
LUT4
		uBlaze_SPI/MB_SPI_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd
_0/gen_crossbar.addr_arbiter_inst/Mmux_s_amesg71
LUT4
		uBlaze_SPI/MB_SPI_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd
_0/gen_crossbar.addr_arbiter_inst/Mmux_s_amesg61
LUT4
		uBlaze_SPI/MB_SPI_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd
_0/gen_crossbar.addr_arbiter_inst/Mmux_s_amesg51
LUT4
		uBlaze_SPI/MB_SPI_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd
_0/gen_crossbar.addr_arbiter_inst/Mmux_s_amesg43
LUT4
		uBlaze_SPI/MB_SPI_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd
_0/gen_crossbar.addr_arbiter_inst/Mmux_s_amesg31
LUT4
		uBlaze_SPI/MB_SPI_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd
_0/gen_crossbar.addr_arbiter_inst/Mmux_s_amesg26
LUT4
		uBlaze_SPI/MB_SPI_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd
_0/gen_crossbar.addr_arbiter_inst/Mmux_s_amesg110
LOCALBUF
		uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Da
ta_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[0].MUX
CY_I/MUXCY_L_BUF
LOCALBUF
		uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Da
ta_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.Using_FPGA_PCMP.carry_equal_byte1/
MUXCY_L_Enable_2/MUXCY_L_BUF
LOCALBUF
		uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Da
ta_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.Using_FPGA_PCMP.carry_equal_byte2/
MUXCY_L_Enable_2/MUXCY_L_BUF
LOCALBUF
		uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Da
ta_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.Using_FPGA_PCMP.carry_equal_byte3/
MUXCY_L_Enable_2/MUXCY_L_BUF
LOCALBUF
		uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Da
ta_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.Using_FPGA_PCMP.carry_equal_byte4/
MUXCY_L_Enable_2/MUXCY_L_BUF
LOCALBUF
		uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.De
code_I/PC_Module_I/Using_FPGA.Incr_PC[0].MUXCY_I/MUXCY_L_BUF
LOCALBUF
		uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.De
code_I/Use_MuxCy[11].OF_Piperun_Stage/Using_FPGA.MUXCY_I/MUXCY_L_BUF
LUT1
		uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Da
ta_Flow_I/Zero_Detect_I/FPGA_Target.Part_Of_Zero_Carry_Start_rt
LUT1
		uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Da
ta_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.Using_FPGA_PCMP.carry_equal_byte1/
MUXCY_L_Enable_rt
LUT1
		uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Da
ta_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.Using_FPGA_PCMP.carry_equal_byte2/
MUXCY_L_Enable_rt
LUT1
		uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Da
ta_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.Using_FPGA_PCMP.carry_equal_byte3/
MUXCY_L_Enable_rt
LUT1
		uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Da
ta_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.Using_FPGA_PCMP.carry_equal_byte4/
MUXCY_L_Enable_rt
LUT1
		uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.De
code_I/PC_Module_I/Using_FPGA.Incr_PC[29].MUXCY_I_rt
LUT1
		uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.De
code_I/PC_Module_I/Using_FPGA.Incr_PC[28].MUXCY_I_rt
LUT1
		uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.De
code_I/PC_Module_I/Using_FPGA.Incr_PC[27].MUXCY_I_rt
LUT1
		uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.De
code_I/PC_Module_I/Using_FPGA.Incr_PC[26].MUXCY_I_rt
LUT1
		uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.De
code_I/PC_Module_I/Using_FPGA.Incr_PC[25].MUXCY_I_rt
LUT1
		uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.De
code_I/PC_Module_I/Using_FPGA.Incr_PC[24].MUXCY_I_rt
LUT1
		uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.De
code_I/PC_Module_I/Using_FPGA.Incr_PC[23].MUXCY_I_rt
LUT1
		uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.De
code_I/PC_Module_I/Using_FPGA.Incr_PC[22].MUXCY_I_rt
LUT1
		uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.De
code_I/PC_Module_I/Using_FPGA.Incr_PC[21].MUXCY_I_rt
LUT1
		uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.De
code_I/PC_Module_I/Using_FPGA.Incr_PC[20].MUXCY_I_rt
LUT1
		uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.De
code_I/PC_Module_I/Using_FPGA.Incr_PC[19].MUXCY_I_rt
LUT1
		uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.De
code_I/PC_Module_I/Using_FPGA.Incr_PC[18].MUXCY_I_rt
LUT1
		uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.De
code_I/PC_Module_I/Using_FPGA.Incr_PC[17].MUXCY_I_rt
LUT1
		uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.De
code_I/PC_Module_I/Using_FPGA.Incr_PC[16].MUXCY_I_rt
LUT1
		uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.De
code_I/PC_Module_I/Using_FPGA.Incr_PC[15].MUXCY_I_rt
LUT1
		uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.De
code_I/PC_Module_I/Using_FPGA.Incr_PC[14].MUXCY_I_rt
LUT1
		uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.De
code_I/PC_Module_I/Using_FPGA.Incr_PC[13].MUXCY_I_rt
LUT1
		uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.De
code_I/PC_Module_I/Using_FPGA.Incr_PC[12].MUXCY_I_rt
LUT1
		uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.De
code_I/PC_Module_I/Using_FPGA.Incr_PC[11].MUXCY_I_rt
LUT1
		uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.De
code_I/PC_Module_I/Using_FPGA.Incr_PC[10].MUXCY_I_rt
LUT1
		uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.De
code_I/PC_Module_I/Using_FPGA.Incr_PC[9].MUXCY_I_rt
LUT1
		uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.De
code_I/PC_Module_I/Using_FPGA.Incr_PC[8].MUXCY_I_rt
LUT1
		uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.De
code_I/PC_Module_I/Using_FPGA.Incr_PC[7].MUXCY_I_rt
LUT1
		uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.De
code_I/PC_Module_I/Using_FPGA.Incr_PC[6].MUXCY_I_rt
LUT1
		uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.De
code_I/PC_Module_I/Using_FPGA.Incr_PC[5].MUXCY_I_rt
LUT1
		uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.De
code_I/PC_Module_I/Using_FPGA.Incr_PC[4].MUXCY_I_rt
LUT1
		uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.De
code_I/PC_Module_I/Using_FPGA.Incr_PC[3].MUXCY_I_rt
LUT1
		uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.De
code_I/PC_Module_I/Using_FPGA.Incr_PC[2].MUXCY_I_rt
LUT1
		uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.De
code_I/PC_Module_I/Using_FPGA.Incr_PC[1].MUXCY_I_rt
LUT1
		uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.De
code_I/PC_Module_I/Using_FPGA.Incr_PC[0].MUXCY_I_rt
MULT_AND
		uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Da
ta_Flow_I/exception_registers_I1/FPGA_Target.MULT_AND_I
INV 		MBI_regs/RESETN_spi_inv1_INV_0
LUT1 		MBI_regs/Mcount_count_xor<12>_rt
LUT1 		MBI_regs/Mcount_count_cy<11>_rt
LUT1 		MBI_regs/Mcount_count_cy<10>_rt
LUT1 		MBI_regs/Mcount_count_cy<9>_rt
LUT1 		MBI_regs/Mcount_count_cy<8>_rt
LUT1 		MBI_regs/Mcount_count_cy<7>_rt
LUT1 		MBI_regs/Mcount_count_cy<6>_rt
LUT1 		MBI_regs/Mcount_count_cy<5>_rt
LUT1 		MBI_regs/Mcount_count_cy<4>_rt
LUT1 		MBI_regs/Mcount_count_cy<3>_rt
LUT1 		MBI_regs/Mcount_count_cy<2>_rt
LUT1 		MBI_regs/Mcount_count_cy<1>_rt
INV 		clk_gen/CLOCK_IN_inv1_INV_0
LUT1 		clk_gen/Mcount_counter_xor<15>_rt
LUT1 		clk_gen/Mcount_counter_cy<14>_rt
LUT1 		clk_gen/Mcount_counter_cy<13>_rt
LUT1 		clk_gen/Mcount_counter_cy<12>_rt
LUT1 		clk_gen/Mcount_counter_cy<11>_rt
LUT1 		clk_gen/Mcount_counter_cy<10>_rt
LUT1 		clk_gen/Mcount_counter_cy<9>_rt
LUT1 		clk_gen/Mcount_counter_cy<8>_rt
LUT1 		clk_gen/Mcount_counter_cy<7>_rt
LUT1 		clk_gen/Mcount_counter_cy<6>_rt
LUT1 		clk_gen/Mcount_counter_cy<5>_rt
LUT1 		clk_gen/Mcount_counter_cy<4>_rt
LUT1 		clk_gen/Mcount_counter_cy<3>_rt
LUT1 		clk_gen/Mcount_counter_cy<2>_rt
LUT1 		clk_gen/Mcount_counter_cy<1>_rt
LUT1 		imager_time/Madd_rowadd[31]_GND_4_o_add_9_OUT_xor<31>_rt
LUT1 		imager_time/Madd_countpix[31]_GND_4_o_add_15_OUT_xor<5>_rt
LUT1 		imager_time/Madd_rowadd[31]_GND_4_o_add_9_OUT_cy<30>_rt
LUT1 		imager_time/Madd_rowadd[31]_GND_4_o_add_9_OUT_cy<29>_rt
LUT1 		imager_time/Madd_rowadd[31]_GND_4_o_add_9_OUT_cy<28>_rt
LUT1 		imager_time/Madd_rowadd[31]_GND_4_o_add_9_OUT_cy<27>_rt
LUT1 		imager_time/Madd_rowadd[31]_GND_4_o_add_9_OUT_cy<26>_rt
LUT1 		imager_time/Madd_rowadd[31]_GND_4_o_add_9_OUT_cy<25>_rt
LUT1 		imager_time/Madd_rowadd[31]_GND_4_o_add_9_OUT_cy<24>_rt
LUT1 		imager_time/Madd_rowadd[31]_GND_4_o_add_9_OUT_cy<23>_rt
LUT1 		imager_time/Madd_rowadd[31]_GND_4_o_add_9_OUT_cy<22>_rt
LUT1 		imager_time/Madd_rowadd[31]_GND_4_o_add_9_OUT_cy<21>_rt
LUT1 		imager_time/Madd_rowadd[31]_GND_4_o_add_9_OUT_cy<20>_rt
LUT1 		imager_time/Madd_rowadd[31]_GND_4_o_add_9_OUT_cy<19>_rt
LUT1 		imager_time/Madd_rowadd[31]_GND_4_o_add_9_OUT_cy<18>_rt
LUT1 		imager_time/Madd_rowadd[31]_GND_4_o_add_9_OUT_cy<17>_rt
LUT1 		imager_time/Madd_rowadd[31]_GND_4_o_add_9_OUT_cy<16>_rt
LUT1 		imager_time/Madd_rowadd[31]_GND_4_o_add_9_OUT_cy<15>_rt
LUT1 		imager_time/Madd_rowadd[31]_GND_4_o_add_9_OUT_cy<14>_rt
LUT1 		imager_time/Madd_rowadd[31]_GND_4_o_add_9_OUT_cy<13>_rt
LUT1 		imager_time/Madd_rowadd[31]_GND_4_o_add_9_OUT_cy<12>_rt
LUT1 		imager_time/Madd_rowadd[31]_GND_4_o_add_9_OUT_cy<11>_rt
LUT1 		imager_time/Madd_rowadd[31]_GND_4_o_add_9_OUT_cy<10>_rt
LUT1 		imager_time/Madd_rowadd[31]_GND_4_o_add_9_OUT_cy<9>_rt
LUT1 		imager_time/Madd_rowadd[31]_GND_4_o_add_9_OUT_cy<8>_rt
LUT1 		imager_time/Madd_rowadd[31]_GND_4_o_add_9_OUT_cy<7>_rt
LUT1 		imager_time/Madd_rowadd[31]_GND_4_o_add_9_OUT_cy<6>_rt
LUT1 		imager_time/Madd_rowadd[31]_GND_4_o_add_9_OUT_cy<5>_rt
LUT1 		imager_time/Madd_rowadd[31]_GND_4_o_add_9_OUT_cy<4>_rt
LUT1 		imager_time/Madd_rowadd[31]_GND_4_o_add_9_OUT_cy<3>_rt
LUT1 		imager_time/Madd_rowadd[31]_GND_4_o_add_9_OUT_cy<2>_rt
LUT1 		imager_time/Madd_rowadd[31]_GND_4_o_add_9_OUT_cy<1>_rt
LUT1 		imager_time/Madd_countpix[31]_GND_4_o_add_15_OUT_cy<4>_rt
LUT1 		imager_time/Madd_countpix[31]_GND_4_o_add_15_OUT_cy<3>_rt
LUT1 		imager_time/Madd_countpix[31]_GND_4_o_add_15_OUT_cy<2>_rt
LUT1 		imager_time/Madd_countpix[31]_GND_4_o_add_15_OUT_cy<1>_rt
INV 		imager_time/tpno/PHI21_INV_0
INV 		imager_time/tpno/PHI11_INV_0
INV 		imager_time/tpno/CLK_IN_INV_8_o1_INV_0
INV
		fifo_inst_4kB/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.
wr/ram_wr_en_i1_cepot_INV_0
LUT1
		fifo_inst_4kB/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.
wr/wpntr/Madd_gic0.gc0.count[12]_GND_285_o_add_0_OUT_cy<0>_rt
LUT1
		fifo_inst_4kB/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.
wr/wpntr/Madd_gic0.gc0.count[12]_GND_285_o_add_0_OUT_xor<12>_rt
LUT1
		fifo_inst_4kB/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.
rd/rpntr/Madd_gc1.count[14]_GND_268_o_add_0_OUT_xor<14>_rt
LUT1
		fifo_inst_4kB/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.
wr/wpntr/Madd_gic0.gc0.count[12]_GND_285_o_add_0_OUT_cy<1>_rt
LUT1
		fifo_inst_4kB/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.
wr/wpntr/Madd_gic0.gc0.count[12]_GND_285_o_add_0_OUT_cy<2>_rt
LUT1
		fifo_inst_4kB/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.
wr/wpntr/Madd_gic0.gc0.count[12]_GND_285_o_add_0_OUT_cy<3>_rt
LUT1
		fifo_inst_4kB/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.
wr/wpntr/Madd_gic0.gc0.count[12]_GND_285_o_add_0_OUT_cy<4>_rt
LUT1
		fifo_inst_4kB/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.
wr/wpntr/Madd_gic0.gc0.count[12]_GND_285_o_add_0_OUT_cy<5>_rt
LUT1
		fifo_inst_4kB/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.
wr/wpntr/Madd_gic0.gc0.count[12]_GND_285_o_add_0_OUT_cy<6>_rt
LUT1
		fifo_inst_4kB/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.
wr/wpntr/Madd_gic0.gc0.count[12]_GND_285_o_add_0_OUT_cy<7>_rt
LUT1
		fifo_inst_4kB/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.
wr/wpntr/Madd_gic0.gc0.count[12]_GND_285_o_add_0_OUT_cy<8>_rt
LUT1
		fifo_inst_4kB/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.
wr/wpntr/Madd_gic0.gc0.count[12]_GND_285_o_add_0_OUT_cy<9>_rt
LUT1
		fifo_inst_4kB/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.
wr/wpntr/Madd_gic0.gc0.count[12]_GND_285_o_add_0_OUT_cy<10>_rt
LUT1
		fifo_inst_4kB/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.
wr/wpntr/Madd_gic0.gc0.count[12]_GND_285_o_add_0_OUT_cy<11>_rt
LUT1
		fifo_inst_4kB/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.
rd/rpntr/Madd_gc1.count[14]_GND_268_o_add_0_OUT_cy<2>_rt
LUT1
		fifo_inst_4kB/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.
rd/rpntr/Madd_gc1.count[14]_GND_268_o_add_0_OUT_cy<3>_rt
LUT1
		fifo_inst_4kB/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.
rd/rpntr/Madd_gc1.count[14]_GND_268_o_add_0_OUT_cy<4>_rt
LUT1
		fifo_inst_4kB/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.
rd/rpntr/Madd_gc1.count[14]_GND_268_o_add_0_OUT_cy<5>_rt
LUT1
		fifo_inst_4kB/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.
rd/rpntr/Madd_gc1.count[14]_GND_268_o_add_0_OUT_cy<6>_rt
LUT1
		fifo_inst_4kB/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.
rd/rpntr/Madd_gc1.count[14]_GND_268_o_add_0_OUT_cy<7>_rt
LUT1
		fifo_inst_4kB/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.
rd/rpntr/Madd_gc1.count[14]_GND_268_o_add_0_OUT_cy<8>_rt
LUT1
		fifo_inst_4kB/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.
rd/rpntr/Madd_gc1.count[14]_GND_268_o_add_0_OUT_cy<9>_rt
LUT1
		fifo_inst_4kB/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.
rd/rpntr/Madd_gc1.count[14]_GND_268_o_add_0_OUT_cy<10>_rt
LUT1
		fifo_inst_4kB/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.
rd/rpntr/Madd_gc1.count[14]_GND_268_o_add_0_OUT_cy<11>_rt
LUT1
		fifo_inst_4kB/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.
rd/rpntr/Madd_gc1.count[14]_GND_268_o_add_0_OUT_cy<12>_rt
LUT1
		fifo_inst_4kB/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.
rd/rpntr/Madd_gc1.count[14]_GND_268_o_add_0_OUT_cy<13>_rt
LUT3
		fifo_inst_4kB/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.
rd/gr1.rfwft/curr_fwft_state_FSM_FFd2-In1
LUT3
		fifo_inst_4kB/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.
rd/gr1.rfwft/RAM_REGOUT_EN1
LUT2
		uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.me
m_databus_drop_request1
LUT4
		uBlaze_SPI/MB_SPI_i/debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Inser
t_Delays[0].LUT_Delay
LUT3
		uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.re
ad_data_mux_I/WB_DataBus_Read_Data<10>1
LUT3
		uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.re
ad_data_mux_I/WB_DataBus_Read_Data<11>1
LUT3
		uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.re
ad_data_mux_I/WB_DataBus_Read_Data<12>1
LUT3
		uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.re
ad_data_mux_I/WB_DataBus_Read_Data<13>1
LUT3
		uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.re
ad_data_mux_I/WB_DataBus_Read_Data<14>1
LUT3
		uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.re
ad_data_mux_I/WB_DataBus_Read_Data<15>1
LUT3
		uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.re
ad_data_mux_I/WB_DataBus_Read_Data<16>1
LUT3
		uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.re
ad_data_mux_I/WB_DataBus_Read_Data<17>1
LUT3
		uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.re
ad_data_mux_I/WB_DataBus_Read_Data<18>1
LUT3
		uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.re
ad_data_mux_I/WB_DataBus_Read_Data<19>1
LUT3
		uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.re
ad_data_mux_I/WB_DataBus_Read_Data<20>1
LUT3
		uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.re
ad_data_mux_I/WB_DataBus_Read_Data<21>1
LUT3
		uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.re
ad_data_mux_I/WB_DataBus_Read_Data<22>1
LUT3
		uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.re
ad_data_mux_I/WB_DataBus_Read_Data<23>1
LUT3
		uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.re
ad_data_mux_I/WB_DataBus_Read_Data<24>1
LUT3
		uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.re
ad_data_mux_I/WB_DataBus_Read_Data<25>1
LUT3
		uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.re
ad_data_mux_I/WB_DataBus_Read_Data<26>1
LUT3
		uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.re
ad_data_mux_I/WB_DataBus_Read_Data<27>1
LUT3
		uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.re
ad_data_mux_I/WB_DataBus_Read_Data<28>1
LUT3
		uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.re
ad_data_mux_I/WB_DataBus_Read_Data<29>1
LUT3
		uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.re
ad_data_mux_I/WB_DataBus_Read_Data<30>1

Section 6 - IOB Properties
--------------------------

+---------------------------------------------------------------------------------------------------------------------------------------------------------+
| IOB Name                           | Type             | Direction | IO Standard          | Diff  | Drive    | Slew | Reg (s)      | Resistor | IOB      |
|                                    |                  |           |                      | Term  | Strength | Rate |              |          | Delay    |
+---------------------------------------------------------------------------------------------------------------------------------------------------------+
| ADC_DATA1<0>                       | IOB              | INPUT     | LVCMOS33             |       |          |      | IDDR         |          |          |
| ADC_DATA1<1>                       | IOB              | INPUT     | LVCMOS33             |       |          |      | IDDR         |          |          |
| ADC_DATA1<2>                       | IOB              | INPUT     | LVCMOS33             |       |          |      | IDDR         |          |          |
| ADC_DATA1<3>                       | IOB              | INPUT     | LVCMOS33             |       |          |      | IDDR         |          |          |
| ADC_DATA1<4>                       | IOB              | INPUT     | LVCMOS33             |       |          |      | IDDR         |          |          |
| ADC_DATA1<5>                       | IOB              | INPUT     | LVCMOS33             |       |          |      | IDDR         |          |          |
| ADC_DATA1<6>                       | IOB              | INPUT     | LVCMOS33             |       |          |      | IDDR         |          |          |
| ADC_DATA1<7>                       | IOB              | INPUT     | LVCMOS33             |       |          |      | IDDR         |          |          |
| ADC_DATA2<0>                       | IOB              | INPUT     | LVCMOS33             |       |          |      | IDDR         |          |          |
| ADC_DATA2<1>                       | IOB              | INPUT     | LVCMOS33             |       |          |      | IDDR         |          |          |
| ADC_DATA2<2>                       | IOB              | INPUT     | LVCMOS33             |       |          |      | IDDR         |          |          |
| ADC_DATA2<3>                       | IOB              | INPUT     | LVCMOS33             |       |          |      | IDDR         |          |          |
| ADC_DATA2<4>                       | IOB              | INPUT     | LVCMOS33             |       |          |      | IDDR         |          |          |
| ADC_DATA2<5>                       | IOB              | INPUT     | LVCMOS33             |       |          |      | IDDR         |          |          |
| ADC_DATA2<6>                       | IOB              | INPUT     | LVCMOS33             |       |          |      | IDDR         |          |          |
| ADC_DATA2<7>                       | IOB              | INPUT     | LVCMOS33             |       |          |      | IDDR         |          |          |
| ADC_DATA3<0>                       | IOB              | INPUT     | LVCMOS33             |       |          |      | IDDR         |          |          |
| ADC_DATA3<1>                       | IOB              | INPUT     | LVCMOS33             |       |          |      | IDDR         |          |          |
| ADC_DATA3<2>                       | IOB              | INPUT     | LVCMOS33             |       |          |      | IDDR         |          |          |
| ADC_DATA3<3>                       | IOB              | INPUT     | LVCMOS33             |       |          |      | IDDR         |          |          |
| ADC_DATA3<4>                       | IOB              | INPUT     | LVCMOS33             |       |          |      | IDDR         |          |          |
| ADC_DATA3<5>                       | IOB              | INPUT     | LVCMOS33             |       |          |      | IDDR         |          |          |
| ADC_DATA3<6>                       | IOB              | INPUT     | LVCMOS33             |       |          |      | IDDR         |          |          |
| ADC_DATA3<7>                       | IOB              | INPUT     | LVCMOS33             |       |          |      | IDDR         |          |          |
| ADC_INCLK                          | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW | ODDR         |          |          |
| ADC_READ_ACLK                      | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW | ODDR         |          |          |
| EXT_RESET_N                        | IOB              | INPUT     | LVCMOS33             |       |          |      |              | PULLUP   |          |
| EXT_RESET_N_Glob                   | IOB              | INPUT     | LVCMOS33             |       |          |      |              | PULLUP   |          |
| EXT_RESET_N_spi                    | IOB              | INPUT     | LVCMOS33             |       |          |      |              | PULLUP   |          |
| FSMIND0                            | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| FSMIND1                            | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| FSMIND0ACK                         | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| FSMIND1ACK                         | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| ISPI_DATA                          | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| ISPI_REGCLK                        | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW | ODDR         |          |          |
| ISPI_UPLOAD                        | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| MBI_CLKN_MOD                       | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW | ODDR         |          |          |
| MBI_CLK_CDS                        | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| MBI_CLK_MOD                        | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW | ODDR         |          |          |
| MBI_DRAIN_B                        | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| MBI_MUX_ADD<0>                     | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| MBI_MUX_ADD<1>                     | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| MBI_MUX_ADD<2>                     | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| MBI_MUX_ADD<3>                     | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| MBI_MUX_ADD<4>                     | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| MBI_MUX_ADD<5>                     | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| MBI_PIXRES                         | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| MBI_PIXRES_GLOB                    | IOB              | OUTPUT    | LVCMOS33             |       | 24       | SLOW |              |          |          |
| MBI_PRECHN_AMP                     | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| MBI_PRECH_COL                      | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| MBI_RESETN_GLOB                    | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| MBI_ROW_ADD<0>                     | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| MBI_ROW_ADD<1>                     | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| MBI_ROW_ADD<2>                     | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| MBI_ROW_ADD<3>                     | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| MBI_ROW_ADD<4>                     | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| MBI_ROW_ADD<5>                     | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| MBI_ROW_ADD<6>                     | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| MBI_ROW_ADD<7>                     | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| OK_DRAIN_B                         | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| OK_PIXRES_GLOB                     | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| RS_POT                             | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| SPI_5V_EN                          | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| SPI_FLASH_MISO                     | IOB              | INPUT     | LVCMOS33             |       |          |      | IFF          |          |          |
| SPI_FLASH_MOSI                     | IOB              | OUTPUT    | LVCMOS33             |       | 24       | SLOW |              |          |          |
| SPI_FLASH_SCLK                     | IOB              | OUTPUT    | LVCMOS33             |       | 24       | SLOW |              |          |          |
| SPI_FLASH_SS<0>                    | IOB              | OUTPUT    | LVCMOS33             |       | 24       | SLOW |              |          |          |
| SPI_FLASH_SS<1>                    | IOB              | OUTPUT    | LVCMOS33             |       | 24       | SLOW |              |          |          |
| SPI_FLASH_SS<2>                    | IOB              | OUTPUT    | LVCMOS33             |       | 24       | SLOW |              |          |          |
| SPI_FLASH_SS<3>                    | IOB              | OUTPUT    | LVCMOS33             |       | 24       | SLOW |              |          |          |
| SPI_FLASH_SS<4>                    | IOB              | OUTPUT    | LVCMOS33             |       | 24       | SLOW |              |          |          |
| SPI_FLASH_SS<5>                    | IOB              | OUTPUT    | LVCMOS33             |       | 24       | SLOW |              |          |          |
| SPI_FLASH_SS<6>                    | IOB              | OUTPUT    | LVCMOS33             |       | 24       | SLOW |              |          |          |
| SPI_FLASH_SS<7>                    | IOB              | OUTPUT    | LVCMOS33             |       | 24       | SLOW |              |          |          |
| SPI_FLASH_SS<8>                    | IOB              | OUTPUT    | LVCMOS33             |       | 24       | SLOW |              |          |          |
| SPI_FLASH_SS<9>                    | IOB              | OUTPUT    | LVCMOS33             |       | 24       | SLOW |              |          |          |
| USER_CLOCK                         | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| dout<0>                            | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| dout<1>                            | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| dout<2>                            | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| dout<3>                            | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| dout<4>                            | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| dout<5>                            | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| fifo_clk                           | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW | ODDR         |          |          |
| fifo_dout_valid                    | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
+---------------------------------------------------------------------------------------------------------------------------------------------------------+

Section 7 - RPMs
----------------

Section 8 - Guide Report
------------------------
Guide not run on this design.

Section 9 - Area Group and Partition Summary
--------------------------------------------

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Area Group Information
----------------------

  No area groups were found in this design.

----------------------

Section 10 - Timing Report
--------------------------
A logic-level (pre-route) timing report can be generated by using Xilinx static
timing analysis tools, Timing Analyzer (GUI) or TRCE (command line), with the
mapped NCD and PCF files. Please note that this timing report will be generated
using estimated delay information. For accurate numbers, please generate a
timing report with the post Place and Route NCD file.

For more information about the Timing Analyzer, consult the Xilinx Timing
Analyzer Reference Manual; for more information about TRCE, consult the Xilinx
Command Line Tools User Guide "TRACE" chapter.

Section 11 - Configuration String Details
-----------------------------------------
DCM "DCM_SP_inst":
CLKDV_DIVIDE:3.0
CLKIN_DIVIDE_BY_2:FALSE
CLKOUT_PHASE_SHIFT:NONE
CLK_FEEDBACK:1X
DESKEW_ADJUST:5
DFS_FREQUENCY_MODE:LOW
DLL_FREQUENCY_MODE:LOW
DSS_MODE:NONE
DUTY_CYCLE_CORRECTION:TRUE
STARTUP_WAIT:FALSE
VERY_HIGH_FREQUENCY:FALSE
CLKFX_DIVIDE = 4
CLKFX_MULTIPLY = 2
CLKIN_PERIOD = 10.000000
PHASE_SHIFT = 0


DCM "DCM_SP_inst_1":
CLKDV_DIVIDE:4.0
CLKIN_DIVIDE_BY_2:FALSE
CLKOUT_PHASE_SHIFT:NONE
CLK_FEEDBACK:1X
DESKEW_ADJUST:5
DFS_FREQUENCY_MODE:LOW
DLL_FREQUENCY_MODE:LOW
DSS_MODE:NONE
DUTY_CYCLE_CORRECTION:TRUE
STARTUP_WAIT:FALSE
VERY_HIGH_FREQUENCY:FALSE
CLKFX_DIVIDE = 10
CLKFX_MULTIPLY = 5
CLKIN_PERIOD = 10.000000
PHASE_SHIFT = 0


DCM "imager_time/DCM_phaseselect":
CLKDV_DIVIDE:2.0
CLKIN_DIVIDE_BY_2:FALSE
CLKOUT_PHASE_SHIFT:NONE
CLK_FEEDBACK:1X
DESKEW_ADJUST:5
DFS_FREQUENCY_MODE:LOW
DLL_FREQUENCY_MODE:LOW
DSS_MODE:NONE
DUTY_CYCLE_CORRECTION:TRUE
STARTUP_WAIT:FALSE
VERY_HIGH_FREQUENCY:FALSE
CLKFX_DIVIDE = 1
CLKFX_MULTIPLY = 4
CLKIN_PERIOD = 10.000000
PHASE_SHIFT = 0


PLL_ADV
"uBlaze_SPI/MB_SPI_i/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV
.PLL_ADV_inst":
BANDWIDTH:OPTIMIZED
CLK_FEEDBACK:CLKFBOUT
COMPENSATION:INTERNAL
PLL_ADD_LEAKAGE:2
PLL_AVDD_COMP_SET:2
PLL_CLAMP_BYPASS:FALSE
PLL_CLAMP_REF_SEL:1
PLL_CLK0MX:0
PLL_CLK1MX:0
PLL_CLK2MX:0
PLL_CLK3MX:0
PLL_CLK4MX:0
PLL_CLK5MX:0
PLL_CLKBURST_CNT:0
PLL_CLKBURST_ENABLE:TRUE
PLL_CLKCNTRL:0
PLL_CLKFBMX:0
PLL_CLKFBOUT2_EDGE:TRUE
PLL_CLKFBOUT2_NOCOUNT:TRUE
PLL_CLKFBOUT_EDGE:TRUE
PLL_CLKFBOUT_EN:FALSE
PLL_CLKFBOUT_NOCOUNT:TRUE
PLL_CLKOUT0_EDGE:TRUE
PLL_CLKOUT0_EN:FALSE
PLL_CLKOUT0_NOCOUNT:TRUE
PLL_CLKOUT1_EDGE:TRUE
PLL_CLKOUT1_EN:FALSE
PLL_CLKOUT1_NOCOUNT:TRUE
PLL_CLKOUT2_EDGE:TRUE
PLL_CLKOUT2_EN:FALSE
PLL_CLKOUT2_NOCOUNT:TRUE
PLL_CLKOUT3_EDGE:TRUE
PLL_CLKOUT3_EN:FALSE
PLL_CLKOUT3_NOCOUNT:TRUE
PLL_CLKOUT4_EDGE:TRUE
PLL_CLKOUT4_EN:FALSE
PLL_CLKOUT4_NOCOUNT:TRUE
PLL_CLKOUT5_EDGE:TRUE
PLL_CLKOUT5_EN:FALSE
PLL_CLKOUT5_NOCOUNT:TRUE
PLL_CLK_LOST_DETECT:FALSE
PLL_CP:1
PLL_CP_BIAS_TRIP_SHIFT:TRUE
PLL_CP_REPL:1
PLL_CP_RES:0
PLL_DIRECT_PATH_CNTRL:TRUE
PLL_DIVCLK_EDGE:TRUE
PLL_DIVCLK_NOCOUNT:TRUE
PLL_DVDD_COMP_SET:2
PLL_EN:FALSE
PLL_EN_DLY:TRUE
PLL_EN_LEAKAGE:2
PLL_EN_TCLK0:TRUE
PLL_EN_TCLK1:TRUE
PLL_EN_TCLK2:TRUE
PLL_EN_TCLK3:TRUE
PLL_EN_VCO0:FALSE
PLL_EN_VCO1:FALSE
PLL_EN_VCO2:FALSE
PLL_EN_VCO3:FALSE
PLL_EN_VCO4:FALSE
PLL_EN_VCO5:FALSE
PLL_EN_VCO6:FALSE
PLL_EN_VCO7:FALSE
PLL_EN_VCO_DIV1:FALSE
PLL_EN_VCO_DIV6:TRUE
PLL_INTFB:0
PLL_IO_CLKSRC:0
PLL_LFHF:3
PLL_LOCK_FB_DLY:3
PLL_LOCK_REF_DLY:5
PLL_MAN_LF_EN:TRUE
PLL_NBTI_EN:TRUE
PLL_PFD_CNTRL:8
PLL_PFD_DLY:1
PLL_PWRD_CFG:FALSE
PLL_REG_INPUT:TRUE
PLL_RES:1
PLL_SEL_SLIPD:FALSE
PLL_SKEW_CNTRL:0
PLL_TEST_IN_WINDOW:FALSE
PLL_VDD_SEL:0
PLL_VLFHIGH_DIS:TRUE
CLKFBOUT_MULT = 10
CLKFBOUT_PHASE = 0.0
CLKIN1_PERIOD = 10
CLKIN2_PERIOD = 10
CLKOUT0_DIVIDE = 10
CLKOUT0_DUTY_CYCLE = 0.5
CLKOUT0_PHASE = 0.0
CLKOUT1_DIVIDE = 1
CLKOUT1_DUTY_CYCLE = 0.5
CLKOUT1_PHASE = 0.0
CLKOUT2_DIVIDE = 1
CLKOUT2_DUTY_CYCLE = 0.5
CLKOUT2_PHASE = 0.0
CLKOUT3_DIVIDE = 1
CLKOUT3_DUTY_CYCLE = 0.5
CLKOUT3_PHASE = 0.0
CLKOUT4_DIVIDE = 1
CLKOUT4_DUTY_CYCLE = 0.5
CLKOUT4_PHASE = 0.0
CLKOUT5_DIVIDE = 1
CLKOUT5_DUTY_CYCLE = 0.5
CLKOUT5_PHASE = 0.0
DIVCLK_DIVIDE = 1
REF_JITTER = 0.1



Section 12 - Control Set Information
------------------------------------
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Clock Signal                                       | Reset Signal                                                                                                                                                            | Set Signal | Enable Signal                                                                                                                             | Slice Load Count | Bel Load Count |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| ADC_CLK_BUFG                                       |                                                                                                                                                                         |            |                                                                                                                                           | 1                | 2              |
| ADC_CLK_BUFG                                       | EXT_RESET                                                                                                                                                               |            |                                                                                                                                           | 8                | 29             |
| ADC_CLK_BUFG                                       | fifo_inst_4kB/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2                                                                                  |            |                                                                                                                                           | 3                | 4              |
| ADC_CLK_BUFG                                       | fifo_inst_4kB/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg<0>                                                                              |            |                                                                                                                                           | 13               | 56             |
| ADC_CLK_BUFG                                       | fifo_inst_4kB/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg<1>                                                                              |            |                                                                                                                                           | 5                | 25             |
| ADC_CLK_BUFG                                       | fifo_inst_4kB/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg<1>                                                                              |            | fifo_inst_4kB/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i11                                            | 2                | 11             |
| ADC_CLK_BUFG                                       | fifo_inst_4kB/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb                                                                                              |            |                                                                                                                                           | 1                | 2              |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| ADC_PIXCLK_BUFG                                    |                                                                                                                                                                         |            |                                                                                                                                           | 2                | 2              |
| ADC_PIXCLK_BUFG                                    | EXT_RESET                                                                                                                                                               |            |                                                                                                                                           | 20               | 48             |
| ADC_PIXCLK_BUFG                                    | EXT_RESET                                                                                                                                                               |            | imager_time/STATADC_FSM_FFd3                                                                                                              | 4                | 6              |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| ADC_READ_ACLK_int                                  |                                                                                                                                                                         |            |                                                                                                                                           | 3                | 4              |
| ADC_READ_ACLK_int                                  |                                                                                                                                                                         |            | GLOBAL_LOGIC1                                                                                                                             | 1                | 3              |
| ADC_READ_ACLK_int                                  | MBI_regs/RESETN_spi_inv                                                                                                                                                 |            | MBI_regs/_n0075_inv                                                                                                                       | 4                | 13             |
| ADC_READ_ACLK_int                                  | MBI_regs/clk_en_inv                                                                                                                                                     |            |                                                                                                                                           | 6                | 34             |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| CLKFIFO_BUFG                                       |                                                                                                                                                                         |            |                                                                                                                                           | 1                | 2              |
| CLKFIFO_BUFG                                       |                                                                                                                                                                         |            | fifo_inst_4kB/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en                                               | 1                | 1              |
| CLKFIFO_BUFG                                       | EXT_RESET                                                                                                                                                               |            |                                                                                                                                           | 1                | 1              |
| CLKFIFO_BUFG                                       | fifo_inst_4kB/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<0>                                                                              |            | fifo_inst_4kB/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1                       | 2                | 6              |
| CLKFIFO_BUFG                                       | fifo_inst_4kB/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<1>                                                                              |            |                                                                                                                                           | 10               | 54             |
| CLKFIFO_BUFG                                       | fifo_inst_4kB/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<2>                                                                              |            |                                                                                                                                           | 5                | 8              |
| CLKFIFO_BUFG                                       | fifo_inst_4kB/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<2>                                                                              |            | fifo_inst_4kB/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_rd_en                                                                         | 8                | 42             |
| CLKFIFO_BUFG                                       | fifo_inst_4kB/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb                                                                                              |            |                                                                                                                                           | 1                | 3              |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| uBlaze_SPI/MB_SPI_i/clk_100_0000MHz                |                                                                                                                                                                         |            |                                                                                                                                           | 115              | 260            |
| uBlaze_SPI/MB_SPI_i/clk_100_0000MHz                |                                                                                                                                                                         |            | GLOBAL_LOGIC1                                                                                                                             | 2                | 4              |
| uBlaze_SPI/MB_SPI_i/clk_100_0000MHz                |                                                                                                                                                                         |            | uBlaze_SPI/MB_SPI_i/Generic_SPI/Generic_SPI/AXI_SPI_CORE_INTERFACE_I/MAP_SIGNALS_AND_REG_WITH_FIFOS.RECEIVE_FIFO_I/valid_Write            | 1                | 8              |
| uBlaze_SPI/MB_SPI_i/clk_100_0000MHz                |                                                                                                                                                                         |            | uBlaze_SPI/MB_SPI_i/Generic_SPI/Generic_SPI/AXI_SPI_CORE_INTERFACE_I/MAP_SIGNALS_AND_REG_WITH_FIFOS.TRANSMIT_FIFO_I/valid_Write           | 1                | 8              |
| uBlaze_SPI/MB_SPI_i/clk_100_0000MHz                |                                                                                                                                                                         |            | uBlaze_SPI/MB_SPI_i/Generic_SPI/Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/SPIXfer_done_int_pulse_d1                               | 4                | 8              |
| uBlaze_SPI/MB_SPI_i/clk_100_0000MHz                |                                                                                                                                                                         |            | uBlaze_SPI/MB_SPI_i/Generic_SPI/Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/_n0372_inv                                              | 3                | 8              |
| uBlaze_SPI/MB_SPI_i/clk_100_0000MHz                |                                                                                                                                                                         |            | uBlaze_SPI/MB_SPI_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_inv         | 6                | 32             |
| uBlaze_SPI/MB_SPI_i/clk_100_0000MHz                |                                                                                                                                                                         |            | uBlaze_SPI/MB_SPI_i/debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/valid_Write                                   | 1                | 8              |
| uBlaze_SPI/MB_SPI_i/clk_100_0000MHz                |                                                                                                                                                                         |            | uBlaze_SPI/MB_SPI_i/debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/valid_Write                                   | 1                | 8              |
| uBlaze_SPI/MB_SPI_i/clk_100_0000MHz                |                                                                                                                                                                         |            | uBlaze_SPI/MB_SPI_i/microblaze_0/Trace_Reg_Write                                                                                          | 16               | 128            |
| uBlaze_SPI/MB_SPI_i/clk_100_0000MHz                |                                                                                                                                                                         |            | uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[10].OF_Piperun_Stage/Using_FPGA.MUXCY_I/O  | 7                | 32             |
| uBlaze_SPI/MB_SPI_i/clk_100_0000MHz                |                                                                                                                                                                         |            | uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[3].OF_Piperun_Stage/Using_FPGA.MUXCY_I/O   | 7                | 32             |
| uBlaze_SPI/MB_SPI_i/clk_100_0000MHz                |                                                                                                                                                                         |            | uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/if_ready                                             | 9                | 65             |
| uBlaze_SPI/MB_SPI_i/clk_100_0000MHz                |                                                                                                                                                                         |            | uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/mem_PipeRun_carry_and/Using_FPGA.MUXCY_I/O           | 30               | 135            |
| uBlaze_SPI/MB_SPI_i/clk_100_0000MHz                | uBlaze_SPI/MB_SPI_i/Generic_SPI/Generic_SPI/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/GND_14_o_PWR_14_o_OR_20_o                                                                |            |                                                                                                                                           | 1                | 4              |
| uBlaze_SPI/MB_SPI_i/clk_100_0000MHz                | uBlaze_SPI/MB_SPI_i/Generic_SPI/Generic_SPI/AXI_SPI_CORE_INTERFACE_I/CONTROL_REG_I/control_bits34_Reset                                                                 |            | uBlaze_SPI/MB_SPI_i/Generic_SPI/Generic_SPI/AXI_SPI_CORE_INTERFACE_I/CONTROL_REG_I/Wr_ce_reduce_ack_gen_Bus2IP_Control_Reg_WrCE_AND_111_o | 1                | 2              |
| uBlaze_SPI/MB_SPI_i/clk_100_0000MHz                | uBlaze_SPI/MB_SPI_i/Generic_SPI/Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/Reset_transfer_start_OR_116_o                                                         |            |                                                                                                                                           | 3                | 6              |
| uBlaze_SPI/MB_SPI_i/clk_100_0000MHz                | uBlaze_SPI/MB_SPI_i/Generic_SPI/Generic_SPI/AXI_SPI_CORE_INTERFACE_I/reset2ip_reset_int                                                                                 |            |                                                                                                                                           | 1                | 1              |
| uBlaze_SPI/MB_SPI_i/clk_100_0000MHz                | uBlaze_SPI/MB_SPI_i/Generic_SPI/Generic_SPI/AXI_SPI_CORE_INTERFACE_I/reset2ip_reset_int                                                                                 |            | uBlaze_SPI/MB_SPI_i/Generic_SPI/Generic_SPI/bus2ip_wrce_int<7>                                                                            | 1                | 2              |
| uBlaze_SPI/MB_SPI_i/clk_100_0000MHz                | uBlaze_SPI/MB_SPI_i/Generic_SPI/Generic_SPI/AXI_SPI_CORE_INTERFACE_I/reset_RcFIFO_ptr_int                                                                               |            |                                                                                                                                           | 1                | 1              |
| uBlaze_SPI/MB_SPI_i/clk_100_0000MHz                | uBlaze_SPI/MB_SPI_i/Generic_SPI/Generic_SPI/AXI_SPI_CORE_INTERFACE_I/reset_RcFIFO_ptr_int                                                                               |            | uBlaze_SPI/MB_SPI_i/Generic_SPI/Generic_SPI/AXI_SPI_CORE_INTERFACE_I/data_Exists_RcFIFO_int                                               | 1                | 4              |
| uBlaze_SPI/MB_SPI_i/clk_100_0000MHz                | uBlaze_SPI/MB_SPI_i/Generic_SPI/Generic_SPI/AXI_SPI_CORE_INTERFACE_I/reset_TxFIFO_ptr_int                                                                               |            |                                                                                                                                           | 1                | 1              |
| uBlaze_SPI/MB_SPI_i/clk_100_0000MHz                | uBlaze_SPI/MB_SPI_i/Generic_SPI/Generic_SPI/AXI_SPI_CORE_INTERFACE_I/reset_TxFIFO_ptr_int                                                                               |            | uBlaze_SPI/MB_SPI_i/Generic_SPI/Generic_SPI/AXI_SPI_CORE_INTERFACE_I/data_Exists_TxFIFO_int                                               | 1                | 4              |
| uBlaze_SPI/MB_SPI_i/clk_100_0000MHz                | uBlaze_SPI/MB_SPI_i/Generic_SPI/Generic_SPI/bus2ip_reset_int_core                                                                                                       |            |                                                                                                                                           | 7                | 14             |
| uBlaze_SPI/MB_SPI_i/clk_100_0000MHz                | uBlaze_SPI/MB_SPI_i/Generic_SPI/Generic_SPI/bus2ip_reset_int_core                                                                                                       |            | uBlaze_SPI/MB_SPI_i/Generic_SPI/Generic_SPI/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/GND_14_o_state[1]_equal_14_o                               | 6                | 12             |
| uBlaze_SPI/MB_SPI_i/clk_100_0000MHz                | uBlaze_SPI/MB_SPI_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/aa_grant_any_0                                                                         |            |                                                                                                                                           | 2                | 3              |
| uBlaze_SPI/MB_SPI_i/clk_100_0000MHz                | uBlaze_SPI/MB_SPI_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/Reset_OR_DriverANDClockEnable                           |            | uBlaze_SPI/MB_SPI_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/_n0076_inv                | 2                | 3              |
| uBlaze_SPI/MB_SPI_i/clk_100_0000MHz                | uBlaze_SPI/MB_SPI_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/s_ready_i_0                                             |            |                                                                                                                                           | 1                | 2              |
| uBlaze_SPI/MB_SPI_i/clk_100_0000MHz                | uBlaze_SPI/MB_SPI_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/reset                                                                                  |            |                                                                                                                                           | 8                | 11             |
| uBlaze_SPI/MB_SPI_i/clk_100_0000MHz                | uBlaze_SPI/MB_SPI_i/axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/INTERCONNECT_ARESETN_inv                                                   |            |                                                                                                                                           | 2                | 9              |
| uBlaze_SPI/MB_SPI_i/clk_100_0000MHz                | uBlaze_SPI/MB_SPI_i/axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/ARESETN_inv |            |                                                                                                                                           | 3                | 3              |
| uBlaze_SPI/MB_SPI_i/clk_100_0000MHz                | uBlaze_SPI/MB_SPI_i/axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[1].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/ARESETN_inv |            |                                                                                                                                           | 2                | 3              |
| uBlaze_SPI/MB_SPI_i/clk_100_0000MHz                | uBlaze_SPI/MB_SPI_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv                                         |            |                                                                                                                                           | 1                | 3              |
| uBlaze_SPI/MB_SPI_i/clk_100_0000MHz                | uBlaze_SPI/MB_SPI_i/debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_2_Use_UART.execute_1_AND_17_o_inv                                             |            |                                                                                                                                           | 2                | 2              |
| uBlaze_SPI/MB_SPI_i/clk_100_0000MHz                | uBlaze_SPI/MB_SPI_i/debug_module/debug_module/MDM_Core_I1/_n0224                                                                                                        |            |                                                                                                                                           | 1                | 2              |
| uBlaze_SPI/MB_SPI_i/clk_100_0000MHz                | uBlaze_SPI/MB_SPI_i/debug_module/debug_module/MDM_Core_I1/clear_Ext_BRK                                                                                                 |            |                                                                                                                                           | 1                | 1              |
| uBlaze_SPI/MB_SPI_i/clk_100_0000MHz                | uBlaze_SPI/MB_SPI_i/debug_module/debug_module/MDM_Core_I1/reset_RX_FIFO                                                                                                 |            |                                                                                                                                           | 1                | 1              |
| uBlaze_SPI/MB_SPI_i/clk_100_0000MHz                | uBlaze_SPI/MB_SPI_i/debug_module/debug_module/MDM_Core_I1/reset_RX_FIFO                                                                                                 |            | uBlaze_SPI/MB_SPI_i/debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/data_Exists_I                                 | 1                | 4              |
| uBlaze_SPI/MB_SPI_i/clk_100_0000MHz                | uBlaze_SPI/MB_SPI_i/debug_module/debug_module/MDM_Core_I1/reset_TX_FIFO                                                                                                 |            |                                                                                                                                           | 1                | 1              |
| uBlaze_SPI/MB_SPI_i/clk_100_0000MHz                | uBlaze_SPI/MB_SPI_i/debug_module/debug_module/MDM_Core_I1/reset_TX_FIFO                                                                                                 |            | uBlaze_SPI/MB_SPI_i/debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/data_Exists_I                                 | 1                | 4              |
| uBlaze_SPI/MB_SPI_i/clk_100_0000MHz                | uBlaze_SPI/MB_SPI_i/debug_module/debug_module/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/GND_43_o_PWR_19_o_OR_47_o                                                 |            |                                                                                                                                           | 1                | 3              |
| uBlaze_SPI/MB_SPI_i/clk_100_0000MHz                | uBlaze_SPI/MB_SPI_i/debug_module/debug_module/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                       |            | uBlaze_SPI/MB_SPI_i/debug_module/debug_module/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start                                       | 2                | 4              |
| uBlaze_SPI/MB_SPI_i/clk_100_0000MHz                | uBlaze_SPI/MB_SPI_i/debug_module/debug_module/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                       |            |                                                                                                                                           | 3                | 5              |
| uBlaze_SPI/MB_SPI_i/clk_100_0000MHz                | uBlaze_SPI/MB_SPI_i/debug_module/debug_module/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                       |            | uBlaze_SPI/MB_SPI_i/debug_module/debug_module/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/GND_43_o_state[1]_equal_14_o                | 3                | 9              |
| uBlaze_SPI/MB_SPI_i/clk_100_0000MHz                | uBlaze_SPI/MB_SPI_i/debug_module/debug_module/bus2ip_wrce<2>                                                                                                            |            |                                                                                                                                           | 1                | 1              |
| uBlaze_SPI/MB_SPI_i/clk_100_0000MHz                | uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/DReady_sync_reset_OR_560_o                                                                              |            |                                                                                                                                           | 7                | 32             |
| uBlaze_SPI/MB_SPI_i/clk_100_0000MHz                | uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Barrel_Shifter_I/Reset_EX_Is_BS_Instr_OR_397_o                                  |            | uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[3].OF_Piperun_Stage/Using_FPGA.MUXCY_I/O   | 15               | 36             |
| uBlaze_SPI/MB_SPI_i/clk_100_0000MHz                | uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/MEM_Not_Mul_Op                                                |            | uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/mem_PipeRun_carry_and/Using_FPGA.MUXCY_I/O           | 4                | 17             |
| uBlaze_SPI/MB_SPI_i/clk_100_0000MHz                | uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/Reset_MEM_Sel_MEM_Res_OR_532_o                                |            | uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/mem_PipeRun_carry_and/Using_FPGA.MUXCY_I/O           | 15               | 32             |
| uBlaze_SPI/MB_SPI_i/clk_100_0000MHz                | uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/Using_FPGA.Rst                                                |            | uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[3].OF_Piperun_Stage/Using_FPGA.MUXCY_I/O   | 15               | 32             |
| uBlaze_SPI/MB_SPI_i/clk_100_0000MHz                | uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Reset_OR_DriverANDClockEnable                                                      |            | uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/mem_PipeRun_carry_and/Using_FPGA.MUXCY_I/O           | 3                | 11             |
| uBlaze_SPI/MB_SPI_i/clk_100_0000MHz                | uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Reset_OR_DriverANDClockEnable15                                                    |            | uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[10].OF_Piperun_Stage/Using_FPGA.MUXCY_I/O  | 1                | 2              |
| uBlaze_SPI/MB_SPI_i/clk_100_0000MHz                | uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Reset_OR_DriverANDClockEnable21                                                    |            | uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[10].OF_Piperun_Stage/Using_FPGA.MUXCY_I/O  | 1                | 2              |
| uBlaze_SPI/MB_SPI_i/clk_100_0000MHz                | uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Reset_OR_DriverANDClockEnable28                                                    |            | uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/of_PipeRun_carry<10>13                               | 2                | 2              |
| uBlaze_SPI/MB_SPI_i/clk_100_0000MHz                | uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Reset_OR_DriverANDClockEnable29                                                    |            | uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/of_PipeRun_carry<10>13                               | 1                | 2              |
| uBlaze_SPI/MB_SPI_i/clk_100_0000MHz                | uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[3].OF_Piperun_Stage/Using_FPGA.MUXCY_I/O                                 |            |                                                                                                                                           | 1                | 2              |
| uBlaze_SPI/MB_SPI_i/clk_100_0000MHz                | uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/flush_pipe                                                                         |            |                                                                                                                                           | 2                | 2              |
| uBlaze_SPI/MB_SPI_i/clk_100_0000MHz                | uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/flush_pipe                                                                         |            | uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[3].OF_Piperun_Stage/Using_FPGA.MUXCY_I/O   | 2                | 2              |
| uBlaze_SPI/MB_SPI_i/clk_100_0000MHz                | uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/Reset_OR_DriverANDClockEnable                                        |            | uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[10].OF_Piperun_Stage/Using_FPGA.MUXCY_I/O  | 2                | 4              |
| uBlaze_SPI/MB_SPI_i/clk_100_0000MHz                | uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/reset_bool_Dbg_Stop_Instr_Fetch_OR_166_o                                           |            |                                                                                                                                           | 3                | 3              |
| uBlaze_SPI/MB_SPI_i/clk_100_0000MHz                | uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/continue_from_brk                                    |            |                                                                                                                                           | 3                | 3              |
| uBlaze_SPI/MB_SPI_i/clk_100_0000MHz                | uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/sync_reset                                                                                              |            |                                                                                                                                           | 93               | 132            |
| uBlaze_SPI/MB_SPI_i/clk_100_0000MHz                | uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/sync_reset                                                                                              |            | uBlaze_SPI/MB_SPI_i/axi4lite_0_S_RVALID                                                                                                   | 3                | 11             |
| uBlaze_SPI/MB_SPI_i/clk_100_0000MHz                | uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/sync_reset                                                                                              |            | uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[10].OF_Piperun_Stage/Using_FPGA.MUXCY_I/O  | 73               | 207            |
| uBlaze_SPI/MB_SPI_i/clk_100_0000MHz                | uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/sync_reset                                                                                              |            | uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[3].OF_Piperun_Stage/Using_FPGA.MUXCY_I/O   | 28               | 126            |
| uBlaze_SPI/MB_SPI_i/clk_100_0000MHz                | uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/sync_reset                                                                                              |            | uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/if_pc_write                                          | 6                | 32             |
| uBlaze_SPI/MB_SPI_i/clk_100_0000MHz                | uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/sync_reset                                                                                              |            | uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/mem_PipeRun_carry_and/Using_FPGA.MUXCY_I/O           | 8                | 18             |
| uBlaze_SPI/MB_SPI_i/clk_100_0000MHz                | uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/sync_reset                                                                                              |            | uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_PipeRun_i                                         | 1                | 3              |
| uBlaze_SPI/MB_SPI_i/clk_100_0000MHz                | uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/sync_reset                                                                                              |            | uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/_n0409_inv             | 9                | 33             |
| uBlaze_SPI/MB_SPI_i/clk_100_0000MHz                | uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/sync_reset                                                                                              |            | uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/_n0416_inv             | 1                | 2              |
| uBlaze_SPI/MB_SPI_i/clk_100_0000MHz                | uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/sync_reset                                                                                              |            | uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.of_write_imm_reg                                              | 3                | 16             |
| uBlaze_SPI/MB_SPI_i/clk_100_0000MHz                | uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/sync_reset                                                                                              |            | uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.wb_Halted                                                     | 2                | 5              |
| uBlaze_SPI/MB_SPI_i/clk_100_0000MHz                | uBlaze_SPI/MB_SPI_i/microblaze_0_debug_Dbg_Update                                                                                                                       |            |                                                                                                                                           | 1                | 1              |
| uBlaze_SPI/MB_SPI_i/clk_100_0000MHz                | uBlaze_SPI/MB_SPI_i/microblaze_0_dlmb_LMB_Rst                                                                                                                           |            |                                                                                                                                           | 2                | 2              |
| uBlaze_SPI/MB_SPI_i/clk_100_0000MHz                | uBlaze_SPI/MB_SPI_i/microblaze_0_ilmb_LMB_Rst                                                                                                                           |            |                                                                                                                                           | 2                | 2              |
| uBlaze_SPI/MB_SPI_i/clk_100_0000MHz                | uBlaze_SPI/MB_SPI_i/proc_sys_reset_0_BUS_STRUCT_RESET                                                                                                                   |            |                                                                                                                                           | 2                | 2              |
| uBlaze_SPI/MB_SPI_i/clk_100_0000MHz                | uBlaze_SPI/MB_SPI_i/proc_sys_reset_0_MB_Reset                                                                                                                           |            |                                                                                                                                           | 78               | 365            |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| uBlaze_SPI/MB_SPI_i/microblaze_0_debug_Dbg_Clk     |                                                                                                                                                                         |            |                                                                                                                                           | 15               | 47             |
| uBlaze_SPI/MB_SPI_i/microblaze_0_debug_Dbg_Clk     |                                                                                                                                                                         |            | GLOBAL_LOGIC0                                                                                                                             | 3                | 18             |
| uBlaze_SPI/MB_SPI_i/microblaze_0_debug_Dbg_Clk     |                                                                                                                                                                         |            | GLOBAL_LOGIC1                                                                                                                             | 1                | 3              |
| uBlaze_SPI/MB_SPI_i/microblaze_0_debug_Dbg_Clk     |                                                                                                                                                                         |            | uBlaze_SPI/MB_SPI_i/debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/SEL_SHIFT_AND_6_o                                                | 2                | 8              |
| uBlaze_SPI/MB_SPI_i/microblaze_0_debug_Dbg_Clk     |                                                                                                                                                                         |            | uBlaze_SPI/MB_SPI_i/debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/_n0139_inv                                                       | 3                | 8              |
| uBlaze_SPI/MB_SPI_i/microblaze_0_debug_Dbg_Clk     |                                                                                                                                                                         |            | uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/New_Dbg_Instr_TCK      | 7                | 32             |
| uBlaze_SPI/MB_SPI_i/microblaze_0_debug_Dbg_Clk     |                                                                                                                                                                         |            | uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/which_pc               | 7                | 8              |
| uBlaze_SPI/MB_SPI_i/microblaze_0_debug_Dbg_Clk     |                                                                                                                                                                         |            | uBlaze_SPI/MB_SPI_i/microblaze_0_debug_Dbg_Capture                                                                                        | 9                | 44             |
| uBlaze_SPI/MB_SPI_i/microblaze_0_debug_Dbg_Clk     |                                                                                                                                                                         |            | uBlaze_SPI/MB_SPI_i/microblaze_0_debug_Dbg_Shift                                                                                          | 1                | 8              |
| uBlaze_SPI/MB_SPI_i/microblaze_0_debug_Dbg_Clk     | uBlaze_SPI/MB_SPI_i/debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/SHIFT_inv                                                                                      |            |                                                                                                                                           | 6                | 28             |
| uBlaze_SPI/MB_SPI_i/microblaze_0_debug_Dbg_Clk     | uBlaze_SPI/MB_SPI_i/debug_module/debug_module/MDM_Core_I1/SEL_inv                                                                                                       |            | uBlaze_SPI/MB_SPI_i/debug_module/debug_module/MDM_Core_I1/MDM_SEL_SHIFT_AND_1_o                                                           | 1                | 4              |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| uBlaze_SPI/MB_SPI_i/microblaze_0_debug_Dbg_Update  |                                                                                                                                                                         |            | uBlaze_SPI/MB_SPI_i/debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/GND_13_o_data_cmd_AND_11_o                                       | 3                | 4              |
| uBlaze_SPI/MB_SPI_i/microblaze_0_debug_Dbg_Update  |                                                                                                                                                                         |            | uBlaze_SPI/MB_SPI_i/debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/GND_13_o_data_cmd_AND_16_o                                       | 1                | 1              |
| uBlaze_SPI/MB_SPI_i/microblaze_0_debug_Dbg_Update  |                                                                                                                                                                         |            | uBlaze_SPI/MB_SPI_i/debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/SEL_data_cmd_AND_7_o                                             | 2                | 8              |
| uBlaze_SPI/MB_SPI_i/microblaze_0_debug_Dbg_Update  |                                                                                                                                                                         |            | uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En         | 1                | 5              |
| uBlaze_SPI/MB_SPI_i/microblaze_0_debug_Dbg_Update  | uBlaze_SPI/MB_SPI_i/debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/data_cmd_inv                                                                                   |            |                                                                                                                                           | 1                | 1              |
| uBlaze_SPI/MB_SPI_i/microblaze_0_debug_Dbg_Update  | uBlaze_SPI/MB_SPI_i/debug_module/debug_module/MDM_Core_I1/SEL_inv                                                                                                       |            | uBlaze_SPI/MB_SPI_i/debug_module/debug_module/MDM_Core_I1/MDM_SEL                                                                         | 1                | 4              |
| uBlaze_SPI/MB_SPI_i/microblaze_0_debug_Dbg_Update  | uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear                                    |            | uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En         | 1                | 2              |
| uBlaze_SPI/MB_SPI_i/microblaze_0_debug_Dbg_Update  | uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/continue_from_brk                                    |            | uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En         | 1                | 1              |
| uBlaze_SPI/MB_SPI_i/microblaze_0_debug_Dbg_Update  | uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/force_stop_cmd_i                                     |            | uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En         | 1                | 1              |
| uBlaze_SPI/MB_SPI_i/microblaze_0_debug_Dbg_Update  | uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/no_sleeping                                          |            | uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En         | 1                | 1              |
| uBlaze_SPI/MB_SPI_i/microblaze_0_debug_Dbg_Update  | uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/normal_stop_cmd_i                                    |            | uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En         | 1                | 1              |
| uBlaze_SPI/MB_SPI_i/microblaze_0_debug_Dbg_Update  | uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/start_single_step                                    |            | uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En         | 1                | 1              |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| ~ADC_CLK_BUFG                                      |                                                                                                                                                                         |            |                                                                                                                                           | 1                | 1              |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| ~USER_CLOCK_IBUFG                                  |                                                                                                                                                                         |            | clk_gen/GND_9_o_counter[15]_LessThan_2_o                                                                                                  | 1                | 1              |
| ~USER_CLOCK_IBUFG                                  | clk_gen/GND_9_o_counter[15]_LessThan_2_o                                                                                                                                |            |                                                                                                                                           | 4                | 16             |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| ~uBlaze_SPI/MB_SPI_i/microblaze_0_debug_Dbg_Clk    | uBlaze_SPI/MB_SPI_i/debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/data_cmd_inv                                                                                   |            | uBlaze_SPI/MB_SPI_i/debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/sync_detected                                                    | 1                | 1              |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| ~uBlaze_SPI/MB_SPI_i/microblaze_0_debug_Dbg_Update |                                                                                                                                                                         |            | uBlaze_SPI/MB_SPI_i/debug_module/debug_module/MDM_Core_I1/Old_MDM_SEL                                                                     | 2                | 8              |
| ~uBlaze_SPI/MB_SPI_i/microblaze_0_debug_Dbg_Update | uBlaze_SPI/MB_SPI_i/debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Insert_Delays[4].local_sel_n                                                                   |            |                                                                                                                                           | 1                | 1              |
| ~uBlaze_SPI/MB_SPI_i/microblaze_0_debug_Dbg_Update | uBlaze_SPI/MB_SPI_i/debug_module/debug_module/MDM_Core_I1/SEL_inv                                                                                                       |            |                                                                                                                                           | 1                | 4              |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

Section 13 - Utilization by Hierarchy
-------------------------------------
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Module                                                                                          | Partition | Slices*       | Slice Reg     | LUTs          | LUTRAM        | BRAM/FIFO | DSP48A1 | BUFG  | BUFIO | BUFR  | DCM   | PLL_ADV   | Full Hierarchical Name                                                                                                                                                                                                                                     |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| MB_top/                                                                                         |           | 2/1565        | 0/2367        | 2/2486        | 0/143         | 0/28      | 0/3     | 6/8   | 0/0   | 0/0   | 2/3   | 0/1       | MB_top                                                                                                                                                                                                                                                     |
| +MBI_regs                                                                                       |           | 24/24         | 51/51         | 62/62         | 3/3           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | MB_top/MBI_regs                                                                                                                                                                                                                                            |
| +MB_top                                                                                         |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | MB_top/MB_top                                                                                                                                                                                                                                              |
| +adc_sample                                                                                     |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | MB_top/adc_sample                                                                                                                                                                                                                                          |
| +clk_gen                                                                                        |           | 7/7           | 17/17         | 20/20         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | MB_top/clk_gen                                                                                                                                                                                                                                             |
| +fifo_inst_4kB                                                                                  |           | 0/86          | 0/222         | 0/165         | 0/0           | 0/12      | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | MB_top/fifo_inst_4kB                                                                                                                                                                                                                                       |
| ++U0                                                                                            |           | 0/86          | 0/222         | 0/165         | 0/0           | 0/12      | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | MB_top/fifo_inst_4kB/U0                                                                                                                                                                                                                                    |
| +++xst_fifo_generator                                                                           |           | 0/86          | 0/222         | 0/165         | 0/0           | 0/12      | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | MB_top/fifo_inst_4kB/U0/xst_fifo_generator                                                                                                                                                                                                                 |
| ++++gconvfifo.rf                                                                                |           | 0/86          | 0/222         | 0/165         | 0/0           | 0/12      | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | MB_top/fifo_inst_4kB/U0/xst_fifo_generator/gconvfifo.rf                                                                                                                                                                                                    |
| +++++grf.rf                                                                                     |           | 1/86          | 0/222         | 1/165         | 0/0           | 0/12      | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | MB_top/fifo_inst_4kB/U0/xst_fifo_generator/gconvfifo.rf/grf.rf                                                                                                                                                                                             |
| ++++++gntv_or_sync_fifo.gcx.clkx                                                                |           | 15/29         | 54/110        | 44/60         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | MB_top/fifo_inst_4kB/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx                                                                                                                                                                  |
| +++++++gsync_stage[1].rd_stg_inst                                                               |           | 3/3           | 13/13         | 4/4           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | MB_top/fifo_inst_4kB/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst                                                                                                                                       |
| +++++++gsync_stage[1].wr_stg_inst                                                               |           | 4/4           | 15/15         | 4/4           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | MB_top/fifo_inst_4kB/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst                                                                                                                                       |
| +++++++gsync_stage[2].rd_stg_inst                                                               |           | 3/3           | 13/13         | 8/8           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | MB_top/fifo_inst_4kB/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst                                                                                                                                       |
| +++++++gsync_stage[2].wr_stg_inst                                                               |           | 4/4           | 15/15         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | MB_top/fifo_inst_4kB/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst                                                                                                                                       |
| ++++++gntv_or_sync_fifo.gl0.rd                                                                  |           | 0/18          | 0/50          | 0/45          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | MB_top/fifo_inst_4kB/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd                                                                                                                                                                    |
| +++++++gr1.rfwft                                                                                |           | 5/5           | 7/7           | 4/4           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | MB_top/fifo_inst_4kB/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft                                                                                                                                                          |
| +++++++gras.rsts                                                                                |           | 1/5           | 1/1           | 1/17          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | MB_top/fifo_inst_4kB/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts                                                                                                                                                          |
| ++++++++c0                                                                                      |           | 2/2           | 0/0           | 8/8           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | MB_top/fifo_inst_4kB/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c0                                                                                                                                                       |
| ++++++++c1                                                                                      |           | 2/2           | 0/0           | 8/8           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | MB_top/fifo_inst_4kB/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c1                                                                                                                                                       |
| +++++++rpntr                                                                                    |           | 8/8           | 42/42         | 24/24         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | MB_top/fifo_inst_4kB/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr                                                                                                                                                              |
| ++++++gntv_or_sync_fifo.gl0.wr                                                                  |           | 4/22          | 0/40          | 3/49          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | MB_top/fifo_inst_4kB/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr                                                                                                                                                                    |
| +++++++gwas.wsts                                                                                |           | 4/8           | 4/4           | 1/15          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | MB_top/fifo_inst_4kB/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts                                                                                                                                                          |
| ++++++++c1                                                                                      |           | 2/2           | 0/0           | 7/7           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | MB_top/fifo_inst_4kB/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1                                                                                                                                                       |
| ++++++++c2                                                                                      |           | 2/2           | 0/0           | 7/7           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | MB_top/fifo_inst_4kB/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2                                                                                                                                                       |
| +++++++wpntr                                                                                    |           | 10/10         | 36/36         | 31/31         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | MB_top/fifo_inst_4kB/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr                                                                                                                                                              |
| ++++++gntv_or_sync_fifo.mem                                                                     |           | 3/9           | 6/7           | 1/7           | 0/0           | 0/12      | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | MB_top/fifo_inst_4kB/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem                                                                                                                                                                       |
| +++++++gbm.gbmg.gbmga.ngecc.bmg                                                                 |           | 0/6           | 0/1           | 0/6           | 0/0           | 0/12      | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | MB_top/fifo_inst_4kB/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg                                                                                                                                              |
| ++++++++gnativebmg.native_blk_mem_gen                                                           |           | 0/6           | 0/1           | 0/6           | 0/0           | 0/12      | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | MB_top/fifo_inst_4kB/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen                                                                                                                |
| +++++++++valid.cstr                                                                             |           | 3/6           | 0/1           | 3/6           | 0/0           | 0/12      | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | MB_top/fifo_inst_4kB/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr                                                                                                     |
| ++++++++++has_mux_b.B                                                                           |           | 3/3           | 1/1           | 3/3           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | MB_top/fifo_inst_4kB/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B                                                                                         |
| ++++++++++ramloop[0].ram.r                                                                      |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | MB_top/fifo_inst_4kB/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r                                                                                    |
| +++++++++++s6_noinit.ram                                                                        |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | MB_top/fifo_inst_4kB/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram                                                                      |
| ++++++++++ramloop[10].ram.r                                                                     |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | MB_top/fifo_inst_4kB/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r                                                                                   |
| +++++++++++s6_noinit.ram                                                                        |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | MB_top/fifo_inst_4kB/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_noinit.ram                                                                     |
| ++++++++++ramloop[11].ram.r                                                                     |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | MB_top/fifo_inst_4kB/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r                                                                                   |
| +++++++++++s6_noinit.ram                                                                        |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | MB_top/fifo_inst_4kB/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_noinit.ram                                                                     |
| ++++++++++ramloop[1].ram.r                                                                      |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | MB_top/fifo_inst_4kB/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r                                                                                    |
| +++++++++++s6_noinit.ram                                                                        |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | MB_top/fifo_inst_4kB/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram                                                                      |
| ++++++++++ramloop[2].ram.r                                                                      |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | MB_top/fifo_inst_4kB/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r                                                                                    |
| +++++++++++s6_noinit.ram                                                                        |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | MB_top/fifo_inst_4kB/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram                                                                      |
| ++++++++++ramloop[3].ram.r                                                                      |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | MB_top/fifo_inst_4kB/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r                                                                                    |
| +++++++++++s6_noinit.ram                                                                        |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | MB_top/fifo_inst_4kB/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram                                                                      |
| ++++++++++ramloop[4].ram.r                                                                      |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | MB_top/fifo_inst_4kB/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r                                                                                    |
| +++++++++++s6_noinit.ram                                                                        |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | MB_top/fifo_inst_4kB/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram                                                                      |
| ++++++++++ramloop[5].ram.r                                                                      |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | MB_top/fifo_inst_4kB/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r                                                                                    |
| +++++++++++s6_noinit.ram                                                                        |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | MB_top/fifo_inst_4kB/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram                                                                      |
| ++++++++++ramloop[6].ram.r                                                                      |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | MB_top/fifo_inst_4kB/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r                                                                                    |
| +++++++++++s6_noinit.ram                                                                        |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | MB_top/fifo_inst_4kB/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram                                                                      |
| ++++++++++ramloop[7].ram.r                                                                      |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | MB_top/fifo_inst_4kB/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r                                                                                    |
| +++++++++++s6_noinit.ram                                                                        |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | MB_top/fifo_inst_4kB/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_noinit.ram                                                                      |
| ++++++++++ramloop[8].ram.r                                                                      |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | MB_top/fifo_inst_4kB/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r                                                                                    |
| +++++++++++s6_noinit.ram                                                                        |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | MB_top/fifo_inst_4kB/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram                                                                      |
| ++++++++++ramloop[9].ram.r                                                                      |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | MB_top/fifo_inst_4kB/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r                                                                                    |
| +++++++++++s6_noinit.ram                                                                        |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | MB_top/fifo_inst_4kB/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_noinit.ram                                                                      |
| ++++++rstblk                                                                                    |           | 7/7           | 15/15         | 3/3           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | MB_top/fifo_inst_4kB/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk                                                                                                                                                                                      |
| +imager_time                                                                                    |           | 59/61         | 81/81         | 133/135       | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 1/1   | 0/0       | MB_top/imager_time                                                                                                                                                                                                                                         |
| ++tpno                                                                                          |           | 0/2           | 0/0           | 0/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | MB_top/imager_time/tpno                                                                                                                                                                                                                                    |
| +++norr1                                                                                        |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | MB_top/imager_time/tpno/norr1                                                                                                                                                                                                                              |
| +++norr2                                                                                        |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | MB_top/imager_time/tpno/norr2                                                                                                                                                                                                                              |
| +uBlaze_SPI                                                                                     |           | 0/1385        | 0/1996        | 0/2102        | 0/140         | 0/16      | 0/3     | 0/2   | 0/0   | 0/0   | 0/0   | 0/1       | MB_top/uBlaze_SPI                                                                                                                                                                                                                                          |
| ++MB_SPI_i                                                                                      |           | 0/1385        | 0/1996        | 0/2102        | 0/140         | 0/16      | 0/3     | 0/2   | 0/0   | 0/0   | 0/0   | 0/1       | MB_top/uBlaze_SPI/MB_SPI_i                                                                                                                                                                                                                                 |
| +++Generic_SPI                                                                                  |           | 0/204         | 0/205         | 0/330         | 0/8           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | MB_top/uBlaze_SPI/MB_SPI_i/Generic_SPI                                                                                                                                                                                                                     |
| ++++Generic_SPI                                                                                 |           | 3/204         | 3/205         | 1/330         | 0/8           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | MB_top/uBlaze_SPI/MB_SPI_i/Generic_SPI/Generic_SPI                                                                                                                                                                                                         |
| +++++AXI_LITE_IPIF_I                                                                            |           | 0/64          | 0/48          | 0/72          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | MB_top/uBlaze_SPI/MB_SPI_i/Generic_SPI/Generic_SPI/AXI_LITE_IPIF_I                                                                                                                                                                                         |
| ++++++I_SLAVE_ATTACHMENT                                                                        |           | 16/64         | 21/48         | 14/72         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | MB_top/uBlaze_SPI/MB_SPI_i/Generic_SPI/Generic_SPI/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT                                                                                                                                                                      |
| +++++++I_DECODER                                                                                |           | 23/48         | 27/27         | 33/58         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | MB_top/uBlaze_SPI/MB_SPI_i/Generic_SPI/Generic_SPI/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER                                                                                                                                                            |
| ++++++++MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I                           |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | MB_top/uBlaze_SPI/MB_SPI_i/Generic_SPI/Generic_SPI/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I                                                                                              |
| ++++++++MEM_DECODE_GEN[0].PER_CE_GEN[10].MULTIPLE_CES_THIS_CS_GEN.CE_I                          |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | MB_top/uBlaze_SPI/MB_SPI_i/Generic_SPI/Generic_SPI/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].PER_CE_GEN[10].MULTIPLE_CES_THIS_CS_GEN.CE_I                                                                                             |
| ++++++++MEM_DECODE_GEN[0].PER_CE_GEN[11].MULTIPLE_CES_THIS_CS_GEN.CE_I                          |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | MB_top/uBlaze_SPI/MB_SPI_i/Generic_SPI/Generic_SPI/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].PER_CE_GEN[11].MULTIPLE_CES_THIS_CS_GEN.CE_I                                                                                             |
| ++++++++MEM_DECODE_GEN[0].PER_CE_GEN[12].MULTIPLE_CES_THIS_CS_GEN.CE_I                          |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | MB_top/uBlaze_SPI/MB_SPI_i/Generic_SPI/Generic_SPI/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].PER_CE_GEN[12].MULTIPLE_CES_THIS_CS_GEN.CE_I                                                                                             |
| ++++++++MEM_DECODE_GEN[0].PER_CE_GEN[13].MULTIPLE_CES_THIS_CS_GEN.CE_I                          |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | MB_top/uBlaze_SPI/MB_SPI_i/Generic_SPI/Generic_SPI/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].PER_CE_GEN[13].MULTIPLE_CES_THIS_CS_GEN.CE_I                                                                                             |
| ++++++++MEM_DECODE_GEN[0].PER_CE_GEN[14].MULTIPLE_CES_THIS_CS_GEN.CE_I                          |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | MB_top/uBlaze_SPI/MB_SPI_i/Generic_SPI/Generic_SPI/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].PER_CE_GEN[14].MULTIPLE_CES_THIS_CS_GEN.CE_I                                                                                             |
| ++++++++MEM_DECODE_GEN[0].PER_CE_GEN[15].MULTIPLE_CES_THIS_CS_GEN.CE_I                          |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | MB_top/uBlaze_SPI/MB_SPI_i/Generic_SPI/Generic_SPI/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].PER_CE_GEN[15].MULTIPLE_CES_THIS_CS_GEN.CE_I                                                                                             |
| ++++++++MEM_DECODE_GEN[0].PER_CE_GEN[1].MULTIPLE_CES_THIS_CS_GEN.CE_I                           |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | MB_top/uBlaze_SPI/MB_SPI_i/Generic_SPI/Generic_SPI/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].PER_CE_GEN[1].MULTIPLE_CES_THIS_CS_GEN.CE_I                                                                                              |
| ++++++++MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I                           |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | MB_top/uBlaze_SPI/MB_SPI_i/Generic_SPI/Generic_SPI/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I                                                                                              |
| ++++++++MEM_DECODE_GEN[0].PER_CE_GEN[3].MULTIPLE_CES_THIS_CS_GEN.CE_I                           |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | MB_top/uBlaze_SPI/MB_SPI_i/Generic_SPI/Generic_SPI/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].PER_CE_GEN[3].MULTIPLE_CES_THIS_CS_GEN.CE_I                                                                                              |
| ++++++++MEM_DECODE_GEN[0].PER_CE_GEN[4].MULTIPLE_CES_THIS_CS_GEN.CE_I                           |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | MB_top/uBlaze_SPI/MB_SPI_i/Generic_SPI/Generic_SPI/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].PER_CE_GEN[4].MULTIPLE_CES_THIS_CS_GEN.CE_I                                                                                              |
| ++++++++MEM_DECODE_GEN[0].PER_CE_GEN[5].MULTIPLE_CES_THIS_CS_GEN.CE_I                           |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | MB_top/uBlaze_SPI/MB_SPI_i/Generic_SPI/Generic_SPI/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].PER_CE_GEN[5].MULTIPLE_CES_THIS_CS_GEN.CE_I                                                                                              |
| ++++++++MEM_DECODE_GEN[0].PER_CE_GEN[6].MULTIPLE_CES_THIS_CS_GEN.CE_I                           |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | MB_top/uBlaze_SPI/MB_SPI_i/Generic_SPI/Generic_SPI/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].PER_CE_GEN[6].MULTIPLE_CES_THIS_CS_GEN.CE_I                                                                                              |
| ++++++++MEM_DECODE_GEN[0].PER_CE_GEN[7].MULTIPLE_CES_THIS_CS_GEN.CE_I                           |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | MB_top/uBlaze_SPI/MB_SPI_i/Generic_SPI/Generic_SPI/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].PER_CE_GEN[7].MULTIPLE_CES_THIS_CS_GEN.CE_I                                                                                              |
| ++++++++MEM_DECODE_GEN[0].PER_CE_GEN[8].MULTIPLE_CES_THIS_CS_GEN.CE_I                           |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | MB_top/uBlaze_SPI/MB_SPI_i/Generic_SPI/Generic_SPI/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].PER_CE_GEN[8].MULTIPLE_CES_THIS_CS_GEN.CE_I                                                                                              |
| ++++++++MEM_DECODE_GEN[0].PER_CE_GEN[9].MULTIPLE_CES_THIS_CS_GEN.CE_I                           |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | MB_top/uBlaze_SPI/MB_SPI_i/Generic_SPI/Generic_SPI/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].PER_CE_GEN[9].MULTIPLE_CES_THIS_CS_GEN.CE_I                                                                                              |
| ++++++++MEM_DECODE_GEN[1].GEN_FOR_MULTI_CS.MEM_SELECT_I                                         |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | MB_top/uBlaze_SPI/MB_SPI_i/Generic_SPI/Generic_SPI/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[1].GEN_FOR_MULTI_CS.MEM_SELECT_I                                                                                                            |
| ++++++++MEM_DECODE_GEN[2].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I                           |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | MB_top/uBlaze_SPI/MB_SPI_i/Generic_SPI/Generic_SPI/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[2].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I                                                                                              |
| ++++++++MEM_DECODE_GEN[2].PER_CE_GEN[1].MULTIPLE_CES_THIS_CS_GEN.CE_I                           |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | MB_top/uBlaze_SPI/MB_SPI_i/Generic_SPI/Generic_SPI/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[2].PER_CE_GEN[1].MULTIPLE_CES_THIS_CS_GEN.CE_I                                                                                              |
| ++++++++MEM_DECODE_GEN[2].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I                           |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | MB_top/uBlaze_SPI/MB_SPI_i/Generic_SPI/Generic_SPI/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[2].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I                                                                                              |
| ++++++++MEM_DECODE_GEN[2].PER_CE_GEN[3].MULTIPLE_CES_THIS_CS_GEN.CE_I                           |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | MB_top/uBlaze_SPI/MB_SPI_i/Generic_SPI/Generic_SPI/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[2].PER_CE_GEN[3].MULTIPLE_CES_THIS_CS_GEN.CE_I                                                                                              |
| ++++++++MEM_DECODE_GEN[2].PER_CE_GEN[4].MULTIPLE_CES_THIS_CS_GEN.CE_I                           |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | MB_top/uBlaze_SPI/MB_SPI_i/Generic_SPI/Generic_SPI/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[2].PER_CE_GEN[4].MULTIPLE_CES_THIS_CS_GEN.CE_I                                                                                              |
| ++++++++MEM_DECODE_GEN[2].PER_CE_GEN[5].MULTIPLE_CES_THIS_CS_GEN.CE_I                           |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | MB_top/uBlaze_SPI/MB_SPI_i/Generic_SPI/Generic_SPI/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[2].PER_CE_GEN[5].MULTIPLE_CES_THIS_CS_GEN.CE_I                                                                                              |
| ++++++++MEM_DECODE_GEN[2].PER_CE_GEN[6].MULTIPLE_CES_THIS_CS_GEN.CE_I                           |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | MB_top/uBlaze_SPI/MB_SPI_i/Generic_SPI/Generic_SPI/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[2].PER_CE_GEN[6].MULTIPLE_CES_THIS_CS_GEN.CE_I                                                                                              |
| ++++++++MEM_DECODE_GEN[2].PER_CE_GEN[7].MULTIPLE_CES_THIS_CS_GEN.CE_I                           |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | MB_top/uBlaze_SPI/MB_SPI_i/Generic_SPI/Generic_SPI/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[2].PER_CE_GEN[7].MULTIPLE_CES_THIS_CS_GEN.CE_I                                                                                              |
| +++++AXI_SPI_CORE_INTERFACE_I                                                                   |           | 33/137        | 9/154         | 54/257        | 0/8           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | MB_top/uBlaze_SPI/MB_SPI_i/Generic_SPI/Generic_SPI/AXI_SPI_CORE_INTERFACE_I                                                                                                                                                                                |
| ++++++CONTROL_REG_I                                                                             |           | 7/7           | 13/13         | 10/10         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | MB_top/uBlaze_SPI/MB_SPI_i/Generic_SPI/Generic_SPI/AXI_SPI_CORE_INTERFACE_I/CONTROL_REG_I                                                                                                                                                                  |
| ++++++INTERRUPT_CONTROL_I                                                                       |           | 18/18         | 23/23         | 37/37         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | MB_top/uBlaze_SPI/MB_SPI_i/Generic_SPI/Generic_SPI/AXI_SPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I                                                                                                                                                            |
| ++++++MAP_SIGNALS_AND_REG_WITH_FIFOS.FIFO_IF_MODULE_I                                           |           | 5/5           | 6/6           | 5/5           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | MB_top/uBlaze_SPI/MB_SPI_i/Generic_SPI/Generic_SPI/AXI_SPI_CORE_INTERFACE_I/MAP_SIGNALS_AND_REG_WITH_FIFOS.FIFO_IF_MODULE_I                                                                                                                                |
| ++++++MAP_SIGNALS_AND_REG_WITH_FIFOS.RECEIVE_FIFO_I                                             |           | 6/6           | 5/5           | 13/13         | 4/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | MB_top/uBlaze_SPI/MB_SPI_i/Generic_SPI/Generic_SPI/AXI_SPI_CORE_INTERFACE_I/MAP_SIGNALS_AND_REG_WITH_FIFOS.RECEIVE_FIFO_I                                                                                                                                  |
| ++++++MAP_SIGNALS_AND_REG_WITH_FIFOS.TRANSMIT_FIFO_I                                            |           | 6/6           | 5/5           | 14/14         | 4/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | MB_top/uBlaze_SPI/MB_SPI_i/Generic_SPI/Generic_SPI/AXI_SPI_CORE_INTERFACE_I/MAP_SIGNALS_AND_REG_WITH_FIFOS.TRANSMIT_FIFO_I                                                                                                                                 |
| ++++++SOFT_RESET_I                                                                              |           | 6/6           | 11/11         | 9/9           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | MB_top/uBlaze_SPI/MB_SPI_i/Generic_SPI/Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SOFT_RESET_I                                                                                                                                                                   |
| ++++++SPI_MODULE_I                                                                              |           | 52/52         | 71/71         | 104/104       | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | MB_top/uBlaze_SPI/MB_SPI_i/Generic_SPI/Generic_SPI/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I                                                                                                                                                                   |
| ++++++STATUS_REG_I                                                                              |           | 4/4           | 11/11         | 11/11         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | MB_top/uBlaze_SPI/MB_SPI_i/Generic_SPI/Generic_SPI/AXI_SPI_CORE_INTERFACE_I/STATUS_REG_I                                                                                                                                                                   |
| +++axi4lite_0                                                                                   |           | 0/107         | 0/87          | 0/127         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | MB_top/uBlaze_SPI/MB_SPI_i/axi4lite_0                                                                                                                                                                                                                      |
| ++++axi4lite_0                                                                                  |           | 0/107         | 0/87          | 0/127         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | MB_top/uBlaze_SPI/MB_SPI_i/axi4lite_0/axi4lite_0                                                                                                                                                                                                           |
| +++++crossbar_samd                                                                              |           | 0/72          | 0/61          | 0/92          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | MB_top/uBlaze_SPI/MB_SPI_i/axi4lite_0/axi4lite_0/crossbar_samd                                                                                                                                                                                             |
| ++++++gen_sasd.crossbar_sasd_0                                                                  |           | 22/72         | 7/61          | 22/92         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | MB_top/uBlaze_SPI/MB_SPI_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0                                                                                                                                                                    |
| +++++++gen_crossbar.addr_arbiter_inst                                                           |           | 17/17         | 42/42         | 19/19         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | MB_top/uBlaze_SPI/MB_SPI_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst                                                                                                                                     |
| +++++++gen_crossbar.gen_addr_decoder.addr_decoder_inst                                          |           | 0/5           | 0/0           | 0/8           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | MB_top/uBlaze_SPI/MB_SPI_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_addr_decoder.addr_decoder_inst                                                                                                                    |
| ++++++++gen_target[0].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator |           | 2/3           | 0/0           | 7/7           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | MB_top/uBlaze_SPI/MB_SPI_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_addr_decoder.addr_decoder_inst/gen_target[0].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator                            |
| +++++++++LUT_LEVEL[3].compare_inst                                                              |           | 1/1           | 0/0           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | MB_top/uBlaze_SPI/MB_SPI_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_addr_decoder.addr_decoder_inst/gen_target[0].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator/LUT_LEVEL[3].compare_inst  |
| ++++++++gen_target[1].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator |           | 1/2           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | MB_top/uBlaze_SPI/MB_SPI_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_addr_decoder.addr_decoder_inst/gen_target[1].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator                            |
| +++++++++LUT_LEVEL[3].compare_inst                                                              |           | 1/1           | 0/0           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | MB_top/uBlaze_SPI/MB_SPI_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_addr_decoder.addr_decoder_inst/gen_target[1].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator/LUT_LEVEL[3].compare_inst  |
| +++++++gen_crossbar.gen_decerr.decerr_slave_inst                                                |           | 6/6           | 7/7           | 9/9           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | MB_top/uBlaze_SPI/MB_SPI_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_decerr.decerr_slave_inst                                                                                                                          |
| +++++++gen_crossbar.mi_arready_mux_inst                                                         |           | 2/2           | 0/0           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | MB_top/uBlaze_SPI/MB_SPI_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_arready_mux_inst                                                                                                                                   |
| +++++++gen_crossbar.mi_awready_mux_inst                                                         |           | 1/1           | 0/0           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | MB_top/uBlaze_SPI/MB_SPI_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_awready_mux_inst                                                                                                                                   |
| +++++++gen_crossbar.mi_bmesg_mux_inst                                                           |           | 2/2           | 0/0           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | MB_top/uBlaze_SPI/MB_SPI_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_bmesg_mux_inst                                                                                                                                     |
| +++++++gen_crossbar.mi_bvalid_mux_inst                                                          |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | MB_top/uBlaze_SPI/MB_SPI_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_bvalid_mux_inst                                                                                                                                    |
| +++++++gen_crossbar.mi_rmesg_mux_inst                                                           |           | 5/5           | 0/0           | 13/13         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | MB_top/uBlaze_SPI/MB_SPI_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_rmesg_mux_inst                                                                                                                                     |
| +++++++gen_crossbar.mi_wready_mux_inst                                                          |           | 2/2           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | MB_top/uBlaze_SPI/MB_SPI_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst                                                                                                                                    |
| +++++++gen_crossbar.splitter_ar                                                                 |           | 4/4           | 2/2           | 5/5           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | MB_top/uBlaze_SPI/MB_SPI_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar                                                                                                                                           |
| +++++++gen_crossbar.splitter_aw                                                                 |           | 5/5           | 3/3           | 8/8           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | MB_top/uBlaze_SPI/MB_SPI_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw                                                                                                                                           |
| +++++mi_converter_bank                                                                          |           | 0/5           | 0/8           | 0/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | MB_top/uBlaze_SPI/MB_SPI_i/axi4lite_0/axi4lite_0/mi_converter_bank                                                                                                                                                                                         |
| ++++++gen_conv_slot[0].clock_conv_inst                                                          |           | 3/3           | 4/4           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | MB_top/uBlaze_SPI/MB_SPI_i/axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst                                                                                                                                                        |
| ++++++gen_conv_slot[1].clock_conv_inst                                                          |           | 2/2           | 4/4           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | MB_top/uBlaze_SPI/MB_SPI_i/axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[1].clock_conv_inst                                                                                                                                                        |
| +++++mi_protocol_conv_bank                                                                      |           | 0/23          | 0/8           | 0/29          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | MB_top/uBlaze_SPI/MB_SPI_i/axi4lite_0/axi4lite_0/mi_protocol_conv_bank                                                                                                                                                                                     |
| ++++++gen_protocol_slot[0].gen_prot_conv.conv_inst                                              |           | 0/12          | 0/4           | 0/16          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | MB_top/uBlaze_SPI/MB_SPI_i/axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst                                                                                                                                        |
| +++++++gen_axilite.gen_axilite_conv.axilite_conv_inst                                           |           | 12/12         | 4/4           | 16/16         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | MB_top/uBlaze_SPI/MB_SPI_i/axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst                                                                                         |
| ++++++gen_protocol_slot[1].gen_prot_conv.conv_inst                                              |           | 0/11          | 0/4           | 0/13          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | MB_top/uBlaze_SPI/MB_SPI_i/axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[1].gen_prot_conv.conv_inst                                                                                                                                        |
| +++++++gen_axilite.gen_axilite_conv.axilite_conv_inst                                           |           | 11/11         | 4/4           | 13/13         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | MB_top/uBlaze_SPI/MB_SPI_i/axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[1].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst                                                                                         |
| +++++mi_register_slice_bank                                                                     |           | 0/2           | 0/2           | 0/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | MB_top/uBlaze_SPI/MB_SPI_i/axi4lite_0/axi4lite_0/mi_register_slice_bank                                                                                                                                                                                    |
| ++++++gen_reg_slot[0].register_slice_inst                                                       |           | 1/1           | 1/1           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | MB_top/uBlaze_SPI/MB_SPI_i/axi4lite_0/axi4lite_0/mi_register_slice_bank/gen_reg_slot[0].register_slice_inst                                                                                                                                                |
| ++++++gen_reg_slot[1].register_slice_inst                                                       |           | 1/1           | 1/1           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | MB_top/uBlaze_SPI/MB_SPI_i/axi4lite_0/axi4lite_0/mi_register_slice_bank/gen_reg_slot[1].register_slice_inst                                                                                                                                                |
| +++++si_converter_bank                                                                          |           | 0/4           | 0/7           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | MB_top/uBlaze_SPI/MB_SPI_i/axi4lite_0/axi4lite_0/si_converter_bank                                                                                                                                                                                         |
| ++++++gen_conv_slot[0].clock_conv_inst                                                          |           | 4/4           | 7/7           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | MB_top/uBlaze_SPI/MB_SPI_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst                                                                                                                                                        |
| +++++si_register_slice_bank                                                                     |           | 0/1           | 0/1           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | MB_top/uBlaze_SPI/MB_SPI_i/axi4lite_0/axi4lite_0/si_register_slice_bank                                                                                                                                                                                    |
| ++++++gen_reg_slot[0].register_slice_inst                                                       |           | 1/1           | 1/1           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | MB_top/uBlaze_SPI/MB_SPI_i/axi4lite_0/axi4lite_0/si_register_slice_bank/gen_reg_slot[0].register_slice_inst                                                                                                                                                |
| +++clock_generator_0                                                                            |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/0     | 0/1   | 0/0   | 0/0   | 0/0   | 0/1       | MB_top/uBlaze_SPI/MB_SPI_i/clock_generator_0                                                                                                                                                                                                               |
| ++++clock_generator_0                                                                           |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/0     | 1/1   | 0/0   | 0/0   | 0/0   | 0/1       | MB_top/uBlaze_SPI/MB_SPI_i/clock_generator_0/clock_generator_0                                                                                                                                                                                             |
| +++++PLL0_INST                                                                                  |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 1/1       | MB_top/uBlaze_SPI/MB_SPI_i/clock_generator_0/clock_generator_0/PLL0_INST                                                                                                                                                                                   |
| +++debug_module                                                                                 |           | 0/86          | 0/131         | 0/121         | 0/15          | 0/0       | 0/0     | 0/1   | 0/0   | 0/0   | 0/0   | 0/0       | MB_top/uBlaze_SPI/MB_SPI_i/debug_module                                                                                                                                                                                                                    |
| ++++debug_module                                                                                |           | 0/86          | 0/131         | 0/121         | 0/15          | 0/0       | 0/0     | 1/1   | 0/0   | 0/0   | 0/0   | 0/0       | MB_top/uBlaze_SPI/MB_SPI_i/debug_module/debug_module                                                                                                                                                                                                       |
| +++++MDM_Core_I1                                                                                |           | 20/67         | 26/108        | 31/102        | 3/15          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | MB_top/uBlaze_SPI/MB_SPI_i/debug_module/debug_module/MDM_Core_I1                                                                                                                                                                                           |
| ++++++JTAG_CONTROL_I                                                                            |           | 35/47         | 72/82         | 47/71         | 4/12          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | MB_top/uBlaze_SPI/MB_SPI_i/debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I                                                                                                                                                                            |
| +++++++Use_UART.RX_FIFO_I                                                                       |           | 6/6           | 5/5           | 12/12         | 4/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | MB_top/uBlaze_SPI/MB_SPI_i/debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I                                                                                                                                                         |
| +++++++Use_UART.TX_FIFO_I                                                                       |           | 6/6           | 5/5           | 12/12         | 4/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | MB_top/uBlaze_SPI/MB_SPI_i/debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I                                                                                                                                                         |
| +++++Use_AXI_IPIF.AXI_LITE_IPIF_I                                                               |           | 0/19          | 0/23          | 0/19          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | MB_top/uBlaze_SPI/MB_SPI_i/debug_module/debug_module/Use_AXI_IPIF.AXI_LITE_IPIF_I                                                                                                                                                                          |
| ++++++I_SLAVE_ATTACHMENT                                                                        |           | 9/19          | 18/23         | 13/19         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | MB_top/uBlaze_SPI/MB_SPI_i/debug_module/debug_module/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT                                                                                                                                                       |
| +++++++I_DECODER                                                                                |           | 6/10          | 5/5           | 2/6           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | MB_top/uBlaze_SPI/MB_SPI_i/debug_module/debug_module/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER                                                                                                                                             |
| ++++++++MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I                           |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | MB_top/uBlaze_SPI/MB_SPI_i/debug_module/debug_module/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I                                                                               |
| ++++++++MEM_DECODE_GEN[0].PER_CE_GEN[1].MULTIPLE_CES_THIS_CS_GEN.CE_I                           |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | MB_top/uBlaze_SPI/MB_SPI_i/debug_module/debug_module/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].PER_CE_GEN[1].MULTIPLE_CES_THIS_CS_GEN.CE_I                                                                               |
| ++++++++MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I                           |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | MB_top/uBlaze_SPI/MB_SPI_i/debug_module/debug_module/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I                                                                               |
| ++++++++MEM_DECODE_GEN[0].PER_CE_GEN[3].MULTIPLE_CES_THIS_CS_GEN.CE_I                           |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | MB_top/uBlaze_SPI/MB_SPI_i/debug_module/debug_module/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].PER_CE_GEN[3].MULTIPLE_CES_THIS_CS_GEN.CE_I                                                                               |
| +++microblaze_0                                                                                 |           | 0/947         | 0/1506        | 0/1478        | 0/113         | 0/0       | 0/3     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | MB_top/uBlaze_SPI/MB_SPI_i/microblaze_0                                                                                                                                                                                                                    |
| ++++microblaze_0                                                                                |           | 78/947        | 365/1506      | 90/1478       | 0/113         | 0/0       | 0/3     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | MB_top/uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0                                                                                                                                                                                                       |
| +++++MicroBlaze_Core_I                                                                          |           | 27/869        | 105/1141      | 23/1388       | 0/113         | 0/0       | 0/3     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | MB_top/uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I                                                                                                                                                                                     |
| ++++++Performance.Data_Flow_I                                                                   |           | 41/390        | 0/347         | 75/705        | 0/64          | 0/0       | 0/3     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | MB_top/uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I                                                                                                                                                             |
| +++++++ALU_I                                                                                    |           | 1/34          | 0/0           | 3/37          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | MB_top/uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I                                                                                                                                                       |
| ++++++++FPGA_Target.ALL_Bits[0].ALU_Bit_I1                                                      |           | 2/2           | 0/0           | 3/3           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | MB_top/uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[0].ALU_Bit_I1                                                                                                                    |
| ++++++++FPGA_Target.ALL_Bits[10].ALU_Bit_I1                                                     |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | MB_top/uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[10].ALU_Bit_I1                                                                                                                   |
| ++++++++FPGA_Target.ALL_Bits[11].ALU_Bit_I1                                                     |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | MB_top/uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[11].ALU_Bit_I1                                                                                                                   |
| ++++++++FPGA_Target.ALL_Bits[12].ALU_Bit_I1                                                     |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | MB_top/uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[12].ALU_Bit_I1                                                                                                                   |
| ++++++++FPGA_Target.ALL_Bits[13].ALU_Bit_I1                                                     |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | MB_top/uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[13].ALU_Bit_I1                                                                                                                   |
| ++++++++FPGA_Target.ALL_Bits[14].ALU_Bit_I1                                                     |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | MB_top/uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[14].ALU_Bit_I1                                                                                                                   |
| ++++++++FPGA_Target.ALL_Bits[15].ALU_Bit_I1                                                     |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | MB_top/uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[15].ALU_Bit_I1                                                                                                                   |
| ++++++++FPGA_Target.ALL_Bits[16].ALU_Bit_I1                                                     |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | MB_top/uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[16].ALU_Bit_I1                                                                                                                   |
| ++++++++FPGA_Target.ALL_Bits[17].ALU_Bit_I1                                                     |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | MB_top/uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[17].ALU_Bit_I1                                                                                                                   |
| ++++++++FPGA_Target.ALL_Bits[18].ALU_Bit_I1                                                     |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | MB_top/uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[18].ALU_Bit_I1                                                                                                                   |
| ++++++++FPGA_Target.ALL_Bits[19].ALU_Bit_I1                                                     |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | MB_top/uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[19].ALU_Bit_I1                                                                                                                   |
| ++++++++FPGA_Target.ALL_Bits[1].ALU_Bit_I1                                                      |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | MB_top/uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[1].ALU_Bit_I1                                                                                                                    |
| ++++++++FPGA_Target.ALL_Bits[20].ALU_Bit_I1                                                     |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | MB_top/uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[20].ALU_Bit_I1                                                                                                                   |
| ++++++++FPGA_Target.ALL_Bits[21].ALU_Bit_I1                                                     |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | MB_top/uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[21].ALU_Bit_I1                                                                                                                   |
| ++++++++FPGA_Target.ALL_Bits[22].ALU_Bit_I1                                                     |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | MB_top/uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[22].ALU_Bit_I1                                                                                                                   |
| ++++++++FPGA_Target.ALL_Bits[23].ALU_Bit_I1                                                     |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | MB_top/uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[23].ALU_Bit_I1                                                                                                                   |
| ++++++++FPGA_Target.ALL_Bits[24].ALU_Bit_I1                                                     |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | MB_top/uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[24].ALU_Bit_I1                                                                                                                   |
| ++++++++FPGA_Target.ALL_Bits[25].ALU_Bit_I1                                                     |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | MB_top/uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[25].ALU_Bit_I1                                                                                                                   |
| ++++++++FPGA_Target.ALL_Bits[26].ALU_Bit_I1                                                     |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | MB_top/uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[26].ALU_Bit_I1                                                                                                                   |
| ++++++++FPGA_Target.ALL_Bits[27].ALU_Bit_I1                                                     |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | MB_top/uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[27].ALU_Bit_I1                                                                                                                   |
| ++++++++FPGA_Target.ALL_Bits[28].ALU_Bit_I1                                                     |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | MB_top/uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[28].ALU_Bit_I1                                                                                                                   |
| ++++++++FPGA_Target.ALL_Bits[29].ALU_Bit_I1                                                     |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | MB_top/uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[29].ALU_Bit_I1                                                                                                                   |
| ++++++++FPGA_Target.ALL_Bits[2].ALU_Bit_I1                                                      |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | MB_top/uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[2].ALU_Bit_I1                                                                                                                    |
| ++++++++FPGA_Target.ALL_Bits[30].ALU_Bit_I1                                                     |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | MB_top/uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[30].ALU_Bit_I1                                                                                                                   |
| ++++++++FPGA_Target.ALL_Bits[31].ALU_Bit_I1                                                     |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | MB_top/uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[31].ALU_Bit_I1                                                                                                                   |
| ++++++++FPGA_Target.ALL_Bits[3].ALU_Bit_I1                                                      |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | MB_top/uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[3].ALU_Bit_I1                                                                                                                    |
| ++++++++FPGA_Target.ALL_Bits[4].ALU_Bit_I1                                                      |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | MB_top/uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[4].ALU_Bit_I1                                                                                                                    |
| ++++++++FPGA_Target.ALL_Bits[5].ALU_Bit_I1                                                      |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | MB_top/uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[5].ALU_Bit_I1                                                                                                                    |
| ++++++++FPGA_Target.ALL_Bits[6].ALU_Bit_I1                                                      |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | MB_top/uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[6].ALU_Bit_I1                                                                                                                    |
| ++++++++FPGA_Target.ALL_Bits[7].ALU_Bit_I1                                                      |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | MB_top/uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[7].ALU_Bit_I1                                                                                                                    |
| ++++++++FPGA_Target.ALL_Bits[8].ALU_Bit_I1                                                      |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | MB_top/uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[8].ALU_Bit_I1                                                                                                                    |
| ++++++++FPGA_Target.ALL_Bits[9].ALU_Bit_I1                                                      |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | MB_top/uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[9].ALU_Bit_I1                                                                                                                    |
| +++++++Barrel_Shifter_I                                                                         |           | 40/40         | 36/36         | 85/85         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | MB_top/uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Barrel_Shifter_I                                                                                                                                            |
| +++++++Byte_Doublet_Handle_gti_I                                                                |           | 58/58         | 43/43         | 97/97         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | MB_top/uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Byte_Doublet_Handle_gti_I                                                                                                                                   |
| +++++++Data_Flow_Logic_I                                                                        |           | 33/33         | 65/65         | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | MB_top/uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I                                                                                                                                           |
| +++++++MUL_Unit_I                                                                               |           | 4/4           | 17/17         | 6/6           | 0/0           | 0/0       | 0/3     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | MB_top/uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/MUL_Unit_I                                                                                                                                                  |
| ++++++++Use_HW_MUL.Using_DSP48_Architectures.No_MUL64.dsp_module_I2                             |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 1/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | MB_top/uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.No_MUL64.dsp_module_I2                                                                                      |
| ++++++++Use_HW_MUL.Using_DSP48_Architectures.No_MUL64.dsp_module_I3                             |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 1/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | MB_top/uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.No_MUL64.dsp_module_I3                                                                                      |
| ++++++++Use_HW_MUL.Using_DSP48_Architectures.dsp_module_I1                                      |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 1/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | MB_top/uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.dsp_module_I1                                                                                               |
| +++++++Operand_Select_I                                                                         |           | 60/60         | 144/144       | 165/165       | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | MB_top/uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I                                                                                                                                            |
| +++++++Register_File_I                                                                          |           | 16/16         | 0/0           | 64/64         | 64/64         | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | MB_top/uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I                                                                                                                                             |
| +++++++Shift_Logic_Module_I                                                                     |           | 41/52         | 0/0           | 70/89         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | MB_top/uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I                                                                                                                                        |
| ++++++++Use_PCMP_instr.Using_FPGA_PCMP.carry_equal_byte1                                        |           | 2/2           | 0/0           | 4/4           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | MB_top/uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.Using_FPGA_PCMP.carry_equal_byte1                                                                                       |
| ++++++++Use_PCMP_instr.Using_FPGA_PCMP.carry_equal_byte2                                        |           | 2/2           | 0/0           | 4/4           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | MB_top/uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.Using_FPGA_PCMP.carry_equal_byte2                                                                                       |
| ++++++++Use_PCMP_instr.Using_FPGA_PCMP.carry_equal_byte3                                        |           | 2/2           | 0/0           | 4/4           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | MB_top/uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.Using_FPGA_PCMP.carry_equal_byte3                                                                                       |
| ++++++++Use_PCMP_instr.Using_FPGA_PCMP.carry_equal_byte4                                        |           | 2/2           | 0/0           | 4/4           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | MB_top/uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.Using_FPGA_PCMP.carry_equal_byte4                                                                                       |
| ++++++++Use_PCMP_instr.count_leading_zeros_I                                                    |           | 3/3           | 0/0           | 3/3           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | MB_top/uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.count_leading_zeros_I                                                                                                   |
| +++++++WB_Mux_I                                                                                 |           | 0/32          | 0/0           | 0/32          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | MB_top/uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/WB_Mux_I                                                                                                                                                    |
| ++++++++FPGA_Target.ALL_Bits[0].Wb_Mux_I1                                                       |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | MB_top/uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/WB_Mux_I/FPGA_Target.ALL_Bits[0].Wb_Mux_I1                                                                                                                  |
| ++++++++FPGA_Target.ALL_Bits[10].Wb_Mux_I1                                                      |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | MB_top/uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/WB_Mux_I/FPGA_Target.ALL_Bits[10].Wb_Mux_I1                                                                                                                 |
| ++++++++FPGA_Target.ALL_Bits[11].Wb_Mux_I1                                                      |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | MB_top/uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/WB_Mux_I/FPGA_Target.ALL_Bits[11].Wb_Mux_I1                                                                                                                 |
| ++++++++FPGA_Target.ALL_Bits[12].Wb_Mux_I1                                                      |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | MB_top/uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/WB_Mux_I/FPGA_Target.ALL_Bits[12].Wb_Mux_I1                                                                                                                 |
| ++++++++FPGA_Target.ALL_Bits[13].Wb_Mux_I1                                                      |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | MB_top/uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/WB_Mux_I/FPGA_Target.ALL_Bits[13].Wb_Mux_I1                                                                                                                 |
| ++++++++FPGA_Target.ALL_Bits[14].Wb_Mux_I1                                                      |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | MB_top/uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/WB_Mux_I/FPGA_Target.ALL_Bits[14].Wb_Mux_I1                                                                                                                 |
| ++++++++FPGA_Target.ALL_Bits[15].Wb_Mux_I1                                                      |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | MB_top/uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/WB_Mux_I/FPGA_Target.ALL_Bits[15].Wb_Mux_I1                                                                                                                 |
| ++++++++FPGA_Target.ALL_Bits[16].Wb_Mux_I1                                                      |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | MB_top/uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/WB_Mux_I/FPGA_Target.ALL_Bits[16].Wb_Mux_I1                                                                                                                 |
| ++++++++FPGA_Target.ALL_Bits[17].Wb_Mux_I1                                                      |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | MB_top/uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/WB_Mux_I/FPGA_Target.ALL_Bits[17].Wb_Mux_I1                                                                                                                 |
| ++++++++FPGA_Target.ALL_Bits[18].Wb_Mux_I1                                                      |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | MB_top/uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/WB_Mux_I/FPGA_Target.ALL_Bits[18].Wb_Mux_I1                                                                                                                 |
| ++++++++FPGA_Target.ALL_Bits[19].Wb_Mux_I1                                                      |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | MB_top/uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/WB_Mux_I/FPGA_Target.ALL_Bits[19].Wb_Mux_I1                                                                                                                 |
| ++++++++FPGA_Target.ALL_Bits[1].Wb_Mux_I1                                                       |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | MB_top/uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/WB_Mux_I/FPGA_Target.ALL_Bits[1].Wb_Mux_I1                                                                                                                  |
| ++++++++FPGA_Target.ALL_Bits[20].Wb_Mux_I1                                                      |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | MB_top/uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/WB_Mux_I/FPGA_Target.ALL_Bits[20].Wb_Mux_I1                                                                                                                 |
| ++++++++FPGA_Target.ALL_Bits[21].Wb_Mux_I1                                                      |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | MB_top/uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/WB_Mux_I/FPGA_Target.ALL_Bits[21].Wb_Mux_I1                                                                                                                 |
| ++++++++FPGA_Target.ALL_Bits[22].Wb_Mux_I1                                                      |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | MB_top/uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/WB_Mux_I/FPGA_Target.ALL_Bits[22].Wb_Mux_I1                                                                                                                 |
| ++++++++FPGA_Target.ALL_Bits[23].Wb_Mux_I1                                                      |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | MB_top/uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/WB_Mux_I/FPGA_Target.ALL_Bits[23].Wb_Mux_I1                                                                                                                 |
| ++++++++FPGA_Target.ALL_Bits[24].Wb_Mux_I1                                                      |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | MB_top/uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/WB_Mux_I/FPGA_Target.ALL_Bits[24].Wb_Mux_I1                                                                                                                 |
| ++++++++FPGA_Target.ALL_Bits[25].Wb_Mux_I1                                                      |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | MB_top/uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/WB_Mux_I/FPGA_Target.ALL_Bits[25].Wb_Mux_I1                                                                                                                 |
| ++++++++FPGA_Target.ALL_Bits[26].Wb_Mux_I1                                                      |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | MB_top/uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/WB_Mux_I/FPGA_Target.ALL_Bits[26].Wb_Mux_I1                                                                                                                 |
| ++++++++FPGA_Target.ALL_Bits[27].Wb_Mux_I1                                                      |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | MB_top/uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/WB_Mux_I/FPGA_Target.ALL_Bits[27].Wb_Mux_I1                                                                                                                 |
| ++++++++FPGA_Target.ALL_Bits[28].Wb_Mux_I1                                                      |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | MB_top/uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/WB_Mux_I/FPGA_Target.ALL_Bits[28].Wb_Mux_I1                                                                                                                 |
| ++++++++FPGA_Target.ALL_Bits[29].Wb_Mux_I1                                                      |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | MB_top/uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/WB_Mux_I/FPGA_Target.ALL_Bits[29].Wb_Mux_I1                                                                                                                 |
| ++++++++FPGA_Target.ALL_Bits[2].Wb_Mux_I1                                                       |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | MB_top/uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/WB_Mux_I/FPGA_Target.ALL_Bits[2].Wb_Mux_I1                                                                                                                  |
| ++++++++FPGA_Target.ALL_Bits[30].Wb_Mux_I1                                                      |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | MB_top/uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/WB_Mux_I/FPGA_Target.ALL_Bits[30].Wb_Mux_I1                                                                                                                 |
| ++++++++FPGA_Target.ALL_Bits[31].Wb_Mux_I1                                                      |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | MB_top/uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/WB_Mux_I/FPGA_Target.ALL_Bits[31].Wb_Mux_I1                                                                                                                 |
| ++++++++FPGA_Target.ALL_Bits[3].Wb_Mux_I1                                                       |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | MB_top/uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/WB_Mux_I/FPGA_Target.ALL_Bits[3].Wb_Mux_I1                                                                                                                  |
| ++++++++FPGA_Target.ALL_Bits[4].Wb_Mux_I1                                                       |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | MB_top/uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/WB_Mux_I/FPGA_Target.ALL_Bits[4].Wb_Mux_I1                                                                                                                  |
| ++++++++FPGA_Target.ALL_Bits[5].Wb_Mux_I1                                                       |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | MB_top/uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/WB_Mux_I/FPGA_Target.ALL_Bits[5].Wb_Mux_I1                                                                                                                  |
| ++++++++FPGA_Target.ALL_Bits[6].Wb_Mux_I1                                                       |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | MB_top/uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/WB_Mux_I/FPGA_Target.ALL_Bits[6].Wb_Mux_I1                                                                                                                  |
| ++++++++FPGA_Target.ALL_Bits[7].Wb_Mux_I1                                                       |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | MB_top/uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/WB_Mux_I/FPGA_Target.ALL_Bits[7].Wb_Mux_I1                                                                                                                  |
| ++++++++FPGA_Target.ALL_Bits[8].Wb_Mux_I1                                                       |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | MB_top/uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/WB_Mux_I/FPGA_Target.ALL_Bits[8].Wb_Mux_I1                                                                                                                  |
| ++++++++FPGA_Target.ALL_Bits[9].Wb_Mux_I1                                                       |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | MB_top/uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/WB_Mux_I/FPGA_Target.ALL_Bits[9].Wb_Mux_I1                                                                                                                  |
| +++++++Zero_Detect_I                                                                            |           | 2/2           | 0/0           | 6/6           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | MB_top/uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Zero_Detect_I                                                                                                                                               |
| +++++++exception_registers_I1                                                                   |           | 10/10         | 32/32         | 34/34         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | MB_top/uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1                                                                                                                                      |
| +++++++msr_reg_i                                                                                |           | 8/8           | 10/10         | 14/14         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | MB_top/uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/msr_reg_i                                                                                                                                                   |
| ++++++Performance.Decode_I                                                                      |           | 158/303       | 265/452       | 213/461       | 0/33          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | MB_top/uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I                                                                                                                                                                |
| +++++++PC_Module_I                                                                              |           | 74/74         | 128/128       | 121/121       | 16/16         | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | MB_top/uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I                                                                                                                                                    |
| +++++++PreFetch_Buffer_I1                                                                       |           | 57/57         | 50/50         | 115/115       | 17/17         | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | MB_top/uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1                                                                                                                                             |
| +++++++Use_MuxCy[11].OF_Piperun_Stage                                                           |           | 1/1           | 0/0           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | MB_top/uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[11].OF_Piperun_Stage                                                                                                                                 |
| +++++++Use_MuxCy[1].OF_Piperun_Stage                                                            |           | 1/1           | 0/0           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | MB_top/uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[1].OF_Piperun_Stage                                                                                                                                  |
| +++++++Use_MuxCy[5].OF_Piperun_Stage                                                            |           | 1/1           | 0/0           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | MB_top/uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[5].OF_Piperun_Stage                                                                                                                                  |
| +++++++Use_MuxCy[9].OF_Piperun_Stage                                                            |           | 1/1           | 0/0           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | MB_top/uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[9].OF_Piperun_Stage                                                                                                                                  |
| +++++++jump_logic_I1                                                                            |           | 9/9           | 9/9           | 11/11         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | MB_top/uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1                                                                                                                                                  |
| +++++++mem_wait_on_ready_N_carry_or                                                             |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | MB_top/uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/mem_wait_on_ready_N_carry_or                                                                                                                                   |
| ++++++Performance.Use_DBUS.Using_D_AXI.DAXI_Interface_I1                                        |           | 11/11         | 18/18         | 5/5           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | MB_top/uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_DBUS.Using_D_AXI.DAXI_Interface_I1                                                                                                                                  |
| ++++++Performance.Use_Debug_Logic.Master_Core.Debug_Perf                                        |           | 87/112        | 219/219       | 144/164       | 0/16          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | MB_top/uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf                                                                                                                                  |
| +++++++Use_SRL16.SRL16E_1                                                                       |           | 1/1           | 0/0           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | MB_top/uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Use_SRL16.SRL16E_1                                                                                                               |
| +++++++Use_SRL16.SRL16E_2                                                                       |           | 1/1           | 0/0           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | MB_top/uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Use_SRL16.SRL16E_2                                                                                                               |
| +++++++Use_SRL16.SRL16E_3                                                                       |           | 1/1           | 0/0           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | MB_top/uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Use_SRL16.SRL16E_3                                                                                                               |
| +++++++Use_SRL16.SRL16E_4                                                                       |           | 1/1           | 0/0           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | MB_top/uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Use_SRL16.SRL16E_4                                                                                                               |
| +++++++Use_SRL16.SRL16E_7                                                                       |           | 1/1           | 0/0           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | MB_top/uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Use_SRL16.SRL16E_7                                                                                                               |
| +++++++Use_SRL16.SRL16E_8                                                                       |           | 1/1           | 0/0           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | MB_top/uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Use_SRL16.SRL16E_8                                                                                                               |
| +++++++Use_SRL16.The_Cache_Addresses[1].SRL16E_Cache_I                                          |           | 1/1           | 0/0           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | MB_top/uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Use_SRL16.The_Cache_Addresses[1].SRL16E_Cache_I                                                                                  |
| +++++++Use_SRL16.The_Cache_Addresses[2].SRL16E_Cache_I                                          |           | 1/1           | 0/0           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | MB_top/uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Use_SRL16.The_Cache_Addresses[2].SRL16E_Cache_I                                                                                  |
| +++++++Use_SRL16.The_Cache_Addresses[3].SRL16E_Cache_I                                          |           | 1/1           | 0/0           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | MB_top/uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Use_SRL16.The_Cache_Addresses[3].SRL16E_Cache_I                                                                                  |
| +++++++Use_SRL16.The_Cache_Addresses[4].SRL16E_Cache_I                                          |           | 1/1           | 0/0           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | MB_top/uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Use_SRL16.The_Cache_Addresses[4].SRL16E_Cache_I                                                                                  |
| +++++++Use_SRL16.The_Cache_Addresses[5].SRL16E_Cache_I                                          |           | 1/1           | 0/0           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | MB_top/uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Use_SRL16.The_Cache_Addresses[5].SRL16E_Cache_I                                                                                  |
| +++++++Use_SRL16.The_Cache_Addresses[6].SRL16E_Cache_I                                          |           | 1/1           | 0/0           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | MB_top/uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Use_SRL16.The_Cache_Addresses[6].SRL16E_Cache_I                                                                                  |
| +++++++Use_SRL16.The_Cache_Addresses[7].SRL16E_Cache_I                                          |           | 1/1           | 0/0           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | MB_top/uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Use_SRL16.The_Cache_Addresses[7].SRL16E_Cache_I                                                                                  |
| +++++++Use_SRL16.The_Cache_Addresses[8].SRL16E_Cache_I                                          |           | 1/1           | 0/0           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | MB_top/uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Use_SRL16.The_Cache_Addresses[8].SRL16E_Cache_I                                                                                  |
| +++++++Using_PC_Breakpoints.All_PC_Brks[0].address_hit_I                                        |           | 3/11          | 0/0           | 1/12          | 0/8           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | MB_top/uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].address_hit_I                                                                                |
| ++++++++Using_FPGA.Compare[0].SRLC16E_I                                                         |           | 1/1           | 0/0           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | MB_top/uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].address_hit_I/Using_FPGA.Compare[0].SRLC16E_I                                                |
| ++++++++Using_FPGA.Compare[1].SRLC16E_I                                                         |           | 1/1           | 0/0           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | MB_top/uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].address_hit_I/Using_FPGA.Compare[1].SRLC16E_I                                                |
| ++++++++Using_FPGA.Compare[2].SRLC16E_I                                                         |           | 1/1           | 0/0           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | MB_top/uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].address_hit_I/Using_FPGA.Compare[2].SRLC16E_I                                                |
| ++++++++Using_FPGA.Compare[3].SRLC16E_I                                                         |           | 1/1           | 0/0           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | MB_top/uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].address_hit_I/Using_FPGA.Compare[3].SRLC16E_I                                                |
| ++++++++Using_FPGA.Compare[4].SRLC16E_I                                                         |           | 1/1           | 0/0           | 4/4           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | MB_top/uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].address_hit_I/Using_FPGA.Compare[4].SRLC16E_I                                                |
| ++++++++Using_FPGA.Compare[5].SRLC16E_I                                                         |           | 1/1           | 0/0           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | MB_top/uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].address_hit_I/Using_FPGA.Compare[5].SRLC16E_I                                                |
| ++++++++Using_FPGA.Compare[6].SRLC16E_I                                                         |           | 1/1           | 0/0           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | MB_top/uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].address_hit_I/Using_FPGA.Compare[6].SRLC16E_I                                                |
| ++++++++Using_FPGA.Compare[7].SRLC16E_I                                                         |           | 1/1           | 0/0           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | MB_top/uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].address_hit_I/Using_FPGA.Compare[7].SRLC16E_I                                                |
| ++++++Performance.instr_mux_I                                                                   |           | 0/16          | 0/0           | 0/16          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | MB_top/uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.instr_mux_I                                                                                                                                                             |
| +++++++Use_LUT6.Mux_LD.LD_inst                                                                  |           | 16/16         | 0/0           | 16/16         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | MB_top/uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.instr_mux_I/Use_LUT6.Mux_LD.LD_inst                                                                                                                                     |
| ++++++Performance.mem_databus_ready_sel_carry_or                                                |           | 1/1           | 0/0           | 3/3           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | MB_top/uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.mem_databus_ready_sel_carry_or                                                                                                                                          |
| ++++++Performance.read_data_mux_I                                                               |           | 9/9           | 0/0           | 11/11         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | MB_top/uBlaze_SPI/MB_SPI_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.read_data_mux_I                                                                                                                                                         |
| +++microblaze_0_bram_block                                                                      |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/16      | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | MB_top/uBlaze_SPI/MB_SPI_i/microblaze_0_bram_block                                                                                                                                                                                                         |
| ++++microblaze_0_bram_block                                                                     |           | 0/0           | 0/0           | 0/0           | 0/0           | 16/16     | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | MB_top/uBlaze_SPI/MB_SPI_i/microblaze_0_bram_block/microblaze_0_bram_block                                                                                                                                                                                 |
| +++microblaze_0_d_bram_ctrl                                                                     |           | 0/6           | 0/2           | 0/4           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | MB_top/uBlaze_SPI/MB_SPI_i/microblaze_0_d_bram_ctrl                                                                                                                                                                                                        |
| ++++microblaze_0_d_bram_ctrl                                                                    |           | 5/6           | 2/2           | 3/4           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | MB_top/uBlaze_SPI/MB_SPI_i/microblaze_0_d_bram_ctrl/microblaze_0_d_bram_ctrl                                                                                                                                                                               |
| +++++lmb_mux_I                                                                                  |           | 0/1           | 0/0           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | MB_top/uBlaze_SPI/MB_SPI_i/microblaze_0_d_bram_ctrl/microblaze_0_d_bram_ctrl/lmb_mux_I                                                                                                                                                                     |
| ++++++one_lmb.pselect_mask_lmb                                                                  |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | MB_top/uBlaze_SPI/MB_SPI_i/microblaze_0_d_bram_ctrl/microblaze_0_d_bram_ctrl/lmb_mux_I/one_lmb.pselect_mask_lmb                                                                                                                                            |
| +++microblaze_0_dlmb                                                                            |           | 0/1           | 0/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | MB_top/uBlaze_SPI/MB_SPI_i/microblaze_0_dlmb                                                                                                                                                                                                               |
| ++++microblaze_0_dlmb                                                                           |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | MB_top/uBlaze_SPI/MB_SPI_i/microblaze_0_dlmb/microblaze_0_dlmb                                                                                                                                                                                             |
| +++microblaze_0_i_bram_ctrl                                                                     |           | 0/4           | 0/2           | 0/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | MB_top/uBlaze_SPI/MB_SPI_i/microblaze_0_i_bram_ctrl                                                                                                                                                                                                        |
| ++++microblaze_0_i_bram_ctrl                                                                    |           | 3/4           | 2/2           | 1/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | MB_top/uBlaze_SPI/MB_SPI_i/microblaze_0_i_bram_ctrl/microblaze_0_i_bram_ctrl                                                                                                                                                                               |
| +++++lmb_mux_I                                                                                  |           | 0/1           | 0/0           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | MB_top/uBlaze_SPI/MB_SPI_i/microblaze_0_i_bram_ctrl/microblaze_0_i_bram_ctrl/lmb_mux_I                                                                                                                                                                     |
| ++++++one_lmb.pselect_mask_lmb                                                                  |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | MB_top/uBlaze_SPI/MB_SPI_i/microblaze_0_i_bram_ctrl/microblaze_0_i_bram_ctrl/lmb_mux_I/one_lmb.pselect_mask_lmb                                                                                                                                            |
| +++microblaze_0_ilmb                                                                            |           | 0/1           | 0/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | MB_top/uBlaze_SPI/MB_SPI_i/microblaze_0_ilmb                                                                                                                                                                                                               |
| ++++microblaze_0_ilmb                                                                           |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | MB_top/uBlaze_SPI/MB_SPI_i/microblaze_0_ilmb/microblaze_0_ilmb                                                                                                                                                                                             |
| +++proc_sys_reset_0                                                                             |           | 0/29          | 0/61          | 0/40          | 0/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | MB_top/uBlaze_SPI/MB_SPI_i/proc_sys_reset_0                                                                                                                                                                                                                |
| ++++proc_sys_reset_0                                                                            |           | 9/29          | 17/61         | 10/40         | 2/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | MB_top/uBlaze_SPI/MB_SPI_i/proc_sys_reset_0/proc_sys_reset_0                                                                                                                                                                                               |
| +++++CORE_RESET_0                                                                               |           | 1/1           | 4/4           | 3/3           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | MB_top/uBlaze_SPI/MB_SPI_i/proc_sys_reset_0/proc_sys_reset_0/CORE_RESET_0                                                                                                                                                                                  |
| +++++CORE_RESET_1                                                                               |           | 1/1           | 4/4           | 3/3           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | MB_top/uBlaze_SPI/MB_SPI_i/proc_sys_reset_0/proc_sys_reset_0/CORE_RESET_1                                                                                                                                                                                  |
| +++++EXT_LPF                                                                                    |           | 8/8           | 12/12         | 5/5           | 2/2           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | MB_top/uBlaze_SPI/MB_SPI_i/proc_sys_reset_0/proc_sys_reset_0/EXT_LPF                                                                                                                                                                                       |
| +++++SEQ                                                                                        |           | 8/10          | 18/24         | 15/19         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | MB_top/uBlaze_SPI/MB_SPI_i/proc_sys_reset_0/proc_sys_reset_0/SEQ                                                                                                                                                                                           |
| ++++++SEQ_COUNTER                                                                               |           | 2/2           | 6/6           | 4/4           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | MB_top/uBlaze_SPI/MB_SPI_i/proc_sys_reset_0/proc_sys_reset_0/SEQ/SEQ_COUNTER                                                                                                                                                                               |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

* Slices can be packed with basic elements from multiple hierarchies.
  Therefore, a slice will be counted in every hierarchical module
  that each of its packed basic elements belong to.
** For each column, there are two numbers reported <A>/<B>.
   <A> is the number of elements that belong to that specific hierarchical module.
   <B> is the total number of elements from that hierarchical module and any lower level
   hierarchical modules below.
*** The LUTRAM column counts all LUTs used as memory including RAM, ROM, and shift registers.
