

================================================================
== Vitis HLS Report for 'Context_layer_Pipeline_l_gemm_i18_l_j18'
================================================================
* Date:           Sun Sep  3 07:04:09 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        out.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.471 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      777|      777|  7.770 us|  7.770 us|  777|  777|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- l_gemm_i18_l_j18  |      775|      775|         9|          1|          1|   768|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 9


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 1
  Pipeline-0 : II = 1, D = 9, States = { 1 2 3 4 5 6 7 8 9 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.93>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%j18 = alloca i32 1"   --->   Operation 12 'alloca' 'j18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%i18 = alloca i32 1"   --->   Operation 13 'alloca' 'i18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%indvar_flatten18 = alloca i32 1"   --->   Operation 14 'alloca' 'indvar_flatten18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (1.58ns)   --->   "%store_ln0 = store i10 0, i10 %indvar_flatten18"   --->   Operation 15 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 16 [1/1] (1.58ns)   --->   "%store_ln0 = store i4 0, i4 %i18"   --->   Operation 16 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 17 [1/1] (1.58ns)   --->   "%store_ln0 = store i7 0, i7 %j18"   --->   Operation 17 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln0 = br void %l_S_k_4_k2"   --->   Operation 18 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%indvar_flatten18_load = load i10 %indvar_flatten18" [kernel.cpp:379]   --->   Operation 19 'load' 'indvar_flatten18_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 20 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (1.77ns)   --->   "%icmp_ln379 = icmp_eq  i10 %indvar_flatten18_load, i10 768" [kernel.cpp:379]   --->   Operation 21 'icmp' 'icmp_ln379' <Predicate = true> <Delay = 1.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (1.73ns)   --->   "%add_ln379_1 = add i10 %indvar_flatten18_load, i10 1" [kernel.cpp:379]   --->   Operation 22 'add' 'add_ln379_1' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln379 = br i1 %icmp_ln379, void %for.inc251, void %l_j19.preheader.exitStub" [kernel.cpp:379]   --->   Operation 23 'br' 'br_ln379' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%j18_load = load i7 %j18" [kernel.cpp:380]   --->   Operation 24 'load' 'j18_load' <Predicate = (!icmp_ln379)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%i18_load = load i4 %i18" [kernel.cpp:379]   --->   Operation 25 'load' 'i18_load' <Predicate = (!icmp_ln379)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (1.73ns)   --->   "%add_ln379 = add i4 %i18_load, i4 1" [kernel.cpp:379]   --->   Operation 26 'add' 'add_ln379' <Predicate = (!icmp_ln379)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (1.48ns)   --->   "%icmp_ln380 = icmp_eq  i7 %j18_load, i7 64" [kernel.cpp:380]   --->   Operation 27 'icmp' 'icmp_ln380' <Predicate = (!icmp_ln379)> <Delay = 1.48> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.99ns)   --->   "%select_ln379 = select i1 %icmp_ln380, i7 0, i7 %j18_load" [kernel.cpp:379]   --->   Operation 28 'select' 'select_ln379' <Predicate = (!icmp_ln379)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (1.02ns)   --->   "%select_ln379_1 = select i1 %icmp_ln380, i4 %add_ln379, i4 %i18_load" [kernel.cpp:379]   --->   Operation 29 'select' 'select_ln379_1' <Predicate = (!icmp_ln379)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln379 = zext i4 %select_ln379_1" [kernel.cpp:379]   --->   Operation 30 'zext' 'zext_ln379' <Predicate = (!icmp_ln379)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%q_Attn_V_6_addr = getelementptr i12 %q_Attn_V_6, i64 0, i64 %zext_ln379" [kernel.cpp:382]   --->   Operation 31 'getelementptr' 'q_Attn_V_6_addr' <Predicate = (!icmp_ln379)> <Delay = 0.00>
ST_1 : Operation 32 [2/2] (2.32ns)   --->   "%q_Attn_V_6_load = load i4 %q_Attn_V_6_addr" [kernel.cpp:379]   --->   Operation 32 'load' 'q_Attn_V_6_load' <Predicate = (!icmp_ln379)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 12> <RAM>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%j18_cast = zext i7 %select_ln379" [kernel.cpp:379]   --->   Operation 33 'zext' 'j18_cast' <Predicate = (!icmp_ln379)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%q_V_h_V_6_addr = getelementptr i12 %q_V_h_V_6, i64 0, i64 %j18_cast" [kernel.cpp:383]   --->   Operation 34 'getelementptr' 'q_V_h_V_6_addr' <Predicate = (!icmp_ln379)> <Delay = 0.00>
ST_1 : Operation 35 [2/2] (2.32ns)   --->   "%q_V_h_V_6_load = load i6 %q_V_h_V_6_addr" [kernel.cpp:383]   --->   Operation 35 'load' 'q_V_h_V_6_load' <Predicate = (!icmp_ln379)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 64> <RAM>
ST_1 : Operation 36 [1/1] (1.87ns)   --->   "%add_ln380 = add i7 %select_ln379, i7 1" [kernel.cpp:380]   --->   Operation 36 'add' 'add_ln380' <Predicate = (!icmp_ln379)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (1.58ns)   --->   "%store_ln380 = store i10 %add_ln379_1, i10 %indvar_flatten18" [kernel.cpp:380]   --->   Operation 37 'store' 'store_ln380' <Predicate = (!icmp_ln379)> <Delay = 1.58>
ST_1 : Operation 38 [1/1] (1.58ns)   --->   "%store_ln380 = store i4 %select_ln379_1, i4 %i18" [kernel.cpp:380]   --->   Operation 38 'store' 'store_ln380' <Predicate = (!icmp_ln379)> <Delay = 1.58>
ST_1 : Operation 39 [1/1] (1.58ns)   --->   "%store_ln380 = store i7 %add_ln380, i7 %j18" [kernel.cpp:380]   --->   Operation 39 'store' 'store_ln380' <Predicate = (!icmp_ln379)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 4.98>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i4.i6, i4 %select_ln379_1, i6 0" [kernel.cpp:379]   --->   Operation 40 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%q_Attn_V_0_addr = getelementptr i12 %q_Attn_V_0, i64 0, i64 %zext_ln379" [kernel.cpp:382]   --->   Operation 41 'getelementptr' 'q_Attn_V_0_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [2/2] (2.32ns)   --->   "%q_Attn_V_0_load = load i4 %q_Attn_V_0_addr" [kernel.cpp:379]   --->   Operation 42 'load' 'q_Attn_V_0_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 12> <RAM>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%q_Attn_V_3_addr = getelementptr i12 %q_Attn_V_3, i64 0, i64 %zext_ln379" [kernel.cpp:382]   --->   Operation 43 'getelementptr' 'q_Attn_V_3_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [2/2] (2.32ns)   --->   "%q_Attn_V_3_load = load i4 %q_Attn_V_3_addr" [kernel.cpp:379]   --->   Operation 44 'load' 'q_Attn_V_3_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 12> <RAM>
ST_2 : Operation 45 [1/2] (2.32ns)   --->   "%q_Attn_V_6_load = load i4 %q_Attn_V_6_addr" [kernel.cpp:379]   --->   Operation 45 'load' 'q_Attn_V_6_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 12> <RAM>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%sext_ln379_6 = sext i12 %q_Attn_V_6_load" [kernel.cpp:379]   --->   Operation 46 'sext' 'sext_ln379_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%q_Attn_V_7_addr = getelementptr i12 %q_Attn_V_7, i64 0, i64 %zext_ln379" [kernel.cpp:382]   --->   Operation 47 'getelementptr' 'q_Attn_V_7_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [2/2] (2.32ns)   --->   "%q_Attn_V_7_load = load i4 %q_Attn_V_7_addr" [kernel.cpp:379]   --->   Operation 48 'load' 'q_Attn_V_7_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 12> <RAM>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%q_Attn_V_8_addr = getelementptr i12 %q_Attn_V_8, i64 0, i64 %zext_ln379" [kernel.cpp:382]   --->   Operation 49 'getelementptr' 'q_Attn_V_8_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [2/2] (2.32ns)   --->   "%q_Attn_V_8_load = load i4 %q_Attn_V_8_addr" [kernel.cpp:379]   --->   Operation 50 'load' 'q_Attn_V_8_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 12> <RAM>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%q_Attn_V_10_addr = getelementptr i12 %q_Attn_V_10, i64 0, i64 %zext_ln379" [kernel.cpp:382]   --->   Operation 51 'getelementptr' 'q_Attn_V_10_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [2/2] (2.32ns)   --->   "%q_Attn_V_10_load = load i4 %q_Attn_V_10_addr" [kernel.cpp:379]   --->   Operation 52 'load' 'q_Attn_V_10_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 12> <RAM>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%select_ln379_cast = zext i7 %select_ln379" [kernel.cpp:379]   --->   Operation 53 'zext' 'select_ln379_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (1.73ns)   --->   "%empty_432 = add i10 %tmp_s, i10 %select_ln379_cast" [kernel.cpp:379]   --->   Operation 54 'add' 'empty_432' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%p_cast = zext i10 %empty_432" [kernel.cpp:379]   --->   Operation 55 'zext' 'p_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%q_outp2_addr_1 = getelementptr i32 %q_outp2, i64 0, i64 %p_cast" [kernel.cpp:379]   --->   Operation 56 'getelementptr' 'q_outp2_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [2/2] (3.25ns)   --->   "%q_outp2_load = load i10 %q_outp2_addr_1" [kernel.cpp:387]   --->   Operation 57 'load' 'q_outp2_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%q_V_h_V_0_addr = getelementptr i12 %q_V_h_V_0, i64 0, i64 %j18_cast" [kernel.cpp:383]   --->   Operation 58 'getelementptr' 'q_V_h_V_0_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [2/2] (2.32ns)   --->   "%q_V_h_V_0_load = load i6 %q_V_h_V_0_addr" [kernel.cpp:383]   --->   Operation 59 'load' 'q_V_h_V_0_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 64> <RAM>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%q_V_h_V_3_addr = getelementptr i12 %q_V_h_V_3, i64 0, i64 %j18_cast" [kernel.cpp:383]   --->   Operation 60 'getelementptr' 'q_V_h_V_3_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [2/2] (2.32ns)   --->   "%q_V_h_V_3_load = load i6 %q_V_h_V_3_addr" [kernel.cpp:383]   --->   Operation 61 'load' 'q_V_h_V_3_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 64> <RAM>
ST_2 : Operation 62 [1/2] (2.32ns)   --->   "%q_V_h_V_6_load = load i6 %q_V_h_V_6_addr" [kernel.cpp:383]   --->   Operation 62 'load' 'q_V_h_V_6_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 64> <RAM>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%sext_ln75_8 = sext i12 %q_V_h_V_6_load"   --->   Operation 63 'sext' 'sext_ln75_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 64 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln75_6 = mul i24 %sext_ln75_8, i24 %sext_ln379_6"   --->   Operation 64 'mul' 'mul_ln75_6' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%q_V_h_V_7_addr = getelementptr i12 %q_V_h_V_7, i64 0, i64 %j18_cast" [kernel.cpp:383]   --->   Operation 65 'getelementptr' 'q_V_h_V_7_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 66 [2/2] (2.32ns)   --->   "%q_V_h_V_7_load = load i6 %q_V_h_V_7_addr" [kernel.cpp:383]   --->   Operation 66 'load' 'q_V_h_V_7_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 64> <RAM>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%q_V_h_V_8_addr = getelementptr i12 %q_V_h_V_8, i64 0, i64 %j18_cast" [kernel.cpp:383]   --->   Operation 67 'getelementptr' 'q_V_h_V_8_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 68 [2/2] (2.32ns)   --->   "%q_V_h_V_8_load = load i6 %q_V_h_V_8_addr" [kernel.cpp:383]   --->   Operation 68 'load' 'q_V_h_V_8_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 64> <RAM>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%q_V_h_V_10_addr = getelementptr i12 %q_V_h_V_10, i64 0, i64 %j18_cast" [kernel.cpp:383]   --->   Operation 69 'getelementptr' 'q_V_h_V_10_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 70 [2/2] (2.32ns)   --->   "%q_V_h_V_10_load = load i6 %q_V_h_V_10_addr" [kernel.cpp:383]   --->   Operation 70 'load' 'q_V_h_V_10_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 64> <RAM>

State 3 <SV = 2> <Delay = 4.47>
ST_3 : Operation 71 [1/2] (2.32ns)   --->   "%q_Attn_V_0_load = load i4 %q_Attn_V_0_addr" [kernel.cpp:379]   --->   Operation 71 'load' 'q_Attn_V_0_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 12> <RAM>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%sext_ln379 = sext i12 %q_Attn_V_0_load" [kernel.cpp:379]   --->   Operation 72 'sext' 'sext_ln379' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%q_Attn_V_1_addr = getelementptr i12 %q_Attn_V_1, i64 0, i64 %zext_ln379" [kernel.cpp:382]   --->   Operation 73 'getelementptr' 'q_Attn_V_1_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 74 [2/2] (2.32ns)   --->   "%q_Attn_V_1_load = load i4 %q_Attn_V_1_addr" [kernel.cpp:379]   --->   Operation 74 'load' 'q_Attn_V_1_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 12> <RAM>
ST_3 : Operation 75 [1/2] (2.32ns)   --->   "%q_Attn_V_3_load = load i4 %q_Attn_V_3_addr" [kernel.cpp:379]   --->   Operation 75 'load' 'q_Attn_V_3_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 12> <RAM>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%sext_ln379_3 = sext i12 %q_Attn_V_3_load" [kernel.cpp:379]   --->   Operation 76 'sext' 'sext_ln379_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%q_Attn_V_4_addr = getelementptr i12 %q_Attn_V_4, i64 0, i64 %zext_ln379" [kernel.cpp:382]   --->   Operation 77 'getelementptr' 'q_Attn_V_4_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 78 [2/2] (2.32ns)   --->   "%q_Attn_V_4_load = load i4 %q_Attn_V_4_addr" [kernel.cpp:379]   --->   Operation 78 'load' 'q_Attn_V_4_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 12> <RAM>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%q_Attn_V_5_addr = getelementptr i12 %q_Attn_V_5, i64 0, i64 %zext_ln379" [kernel.cpp:382]   --->   Operation 79 'getelementptr' 'q_Attn_V_5_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 80 [2/2] (2.32ns)   --->   "%q_Attn_V_5_load = load i4 %q_Attn_V_5_addr" [kernel.cpp:379]   --->   Operation 80 'load' 'q_Attn_V_5_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 12> <RAM>
ST_3 : Operation 81 [1/2] (2.32ns)   --->   "%q_Attn_V_7_load = load i4 %q_Attn_V_7_addr" [kernel.cpp:379]   --->   Operation 81 'load' 'q_Attn_V_7_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 12> <RAM>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "%sext_ln379_7 = sext i12 %q_Attn_V_7_load" [kernel.cpp:379]   --->   Operation 82 'sext' 'sext_ln379_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 83 [1/2] (2.32ns)   --->   "%q_Attn_V_8_load = load i4 %q_Attn_V_8_addr" [kernel.cpp:379]   --->   Operation 83 'load' 'q_Attn_V_8_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 12> <RAM>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%sext_ln379_8 = sext i12 %q_Attn_V_8_load" [kernel.cpp:379]   --->   Operation 84 'sext' 'sext_ln379_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "%q_Attn_V_9_addr = getelementptr i12 %q_Attn_V_9, i64 0, i64 %zext_ln379" [kernel.cpp:382]   --->   Operation 85 'getelementptr' 'q_Attn_V_9_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 86 [2/2] (2.32ns)   --->   "%q_Attn_V_9_load = load i4 %q_Attn_V_9_addr" [kernel.cpp:379]   --->   Operation 86 'load' 'q_Attn_V_9_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 12> <RAM>
ST_3 : Operation 87 [1/2] (2.32ns)   --->   "%q_Attn_V_10_load = load i4 %q_Attn_V_10_addr" [kernel.cpp:379]   --->   Operation 87 'load' 'q_Attn_V_10_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 12> <RAM>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "%sext_ln379_10 = sext i12 %q_Attn_V_10_load" [kernel.cpp:379]   --->   Operation 88 'sext' 'sext_ln379_10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "%q_Attn_V_11_addr = getelementptr i12 %q_Attn_V_11, i64 0, i64 %zext_ln379" [kernel.cpp:382]   --->   Operation 89 'getelementptr' 'q_Attn_V_11_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 90 [2/2] (2.32ns)   --->   "%q_Attn_V_11_load = load i4 %q_Attn_V_11_addr" [kernel.cpp:379]   --->   Operation 90 'load' 'q_Attn_V_11_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 12> <RAM>
ST_3 : Operation 91 [1/2] (3.25ns)   --->   "%q_outp2_load = load i10 %q_outp2_addr_1" [kernel.cpp:387]   --->   Operation 91 'load' 'q_outp2_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 768> <RAM>
ST_3 : Operation 92 [1/2] (2.32ns)   --->   "%q_V_h_V_0_load = load i6 %q_V_h_V_0_addr" [kernel.cpp:383]   --->   Operation 92 'load' 'q_V_h_V_0_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 64> <RAM>
ST_3 : Operation 93 [1/1] (0.00ns)   --->   "%sext_ln75_1 = sext i12 %q_V_h_V_0_load"   --->   Operation 93 'sext' 'sext_ln75_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 94 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln75 = mul i24 %sext_ln75_1, i24 %sext_ln379"   --->   Operation 94 'mul' 'mul_ln75' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 95 [1/1] (0.00ns)   --->   "%q_V_h_V_1_addr = getelementptr i12 %q_V_h_V_1, i64 0, i64 %j18_cast" [kernel.cpp:383]   --->   Operation 95 'getelementptr' 'q_V_h_V_1_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 96 [2/2] (2.32ns)   --->   "%q_V_h_V_1_load = load i6 %q_V_h_V_1_addr" [kernel.cpp:383]   --->   Operation 96 'load' 'q_V_h_V_1_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 64> <RAM>
ST_3 : Operation 97 [1/2] (2.32ns)   --->   "%q_V_h_V_3_load = load i6 %q_V_h_V_3_addr" [kernel.cpp:383]   --->   Operation 97 'load' 'q_V_h_V_3_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 64> <RAM>
ST_3 : Operation 98 [1/1] (0.00ns)   --->   "%sext_ln75_5 = sext i12 %q_V_h_V_3_load"   --->   Operation 98 'sext' 'sext_ln75_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 99 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln75_3 = mul i24 %sext_ln75_5, i24 %sext_ln379_3"   --->   Operation 99 'mul' 'mul_ln75_3' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 100 [1/1] (0.00ns)   --->   "%q_V_h_V_4_addr = getelementptr i12 %q_V_h_V_4, i64 0, i64 %j18_cast" [kernel.cpp:383]   --->   Operation 100 'getelementptr' 'q_V_h_V_4_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 101 [2/2] (2.32ns)   --->   "%q_V_h_V_4_load = load i6 %q_V_h_V_4_addr" [kernel.cpp:383]   --->   Operation 101 'load' 'q_V_h_V_4_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 64> <RAM>
ST_3 : Operation 102 [1/1] (0.00ns)   --->   "%q_V_h_V_5_addr = getelementptr i12 %q_V_h_V_5, i64 0, i64 %j18_cast" [kernel.cpp:383]   --->   Operation 102 'getelementptr' 'q_V_h_V_5_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 103 [2/2] (2.32ns)   --->   "%q_V_h_V_5_load = load i6 %q_V_h_V_5_addr" [kernel.cpp:383]   --->   Operation 103 'load' 'q_V_h_V_5_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 64> <RAM>
ST_3 : Operation 104 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln75_6 = mul i24 %sext_ln75_8, i24 %sext_ln379_6"   --->   Operation 104 'mul' 'mul_ln75_6' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 105 [1/2] (2.32ns)   --->   "%q_V_h_V_7_load = load i6 %q_V_h_V_7_addr" [kernel.cpp:383]   --->   Operation 105 'load' 'q_V_h_V_7_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 64> <RAM>
ST_3 : Operation 106 [1/1] (0.00ns)   --->   "%sext_ln75_9 = sext i12 %q_V_h_V_7_load"   --->   Operation 106 'sext' 'sext_ln75_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 107 [3/3] (1.05ns) (grouped into DSP with root node add_ln389_5)   --->   "%mul_ln75_7 = mul i24 %sext_ln75_9, i24 %sext_ln379_7"   --->   Operation 107 'mul' 'mul_ln75_7' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 108 [1/2] (2.32ns)   --->   "%q_V_h_V_8_load = load i6 %q_V_h_V_8_addr" [kernel.cpp:383]   --->   Operation 108 'load' 'q_V_h_V_8_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 64> <RAM>
ST_3 : Operation 109 [1/1] (0.00ns)   --->   "%sext_ln75_10 = sext i12 %q_V_h_V_8_load"   --->   Operation 109 'sext' 'sext_ln75_10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 110 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln75_8 = mul i24 %sext_ln75_10, i24 %sext_ln379_8"   --->   Operation 110 'mul' 'mul_ln75_8' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 111 [1/1] (0.00ns)   --->   "%q_V_h_V_9_addr = getelementptr i12 %q_V_h_V_9, i64 0, i64 %j18_cast" [kernel.cpp:383]   --->   Operation 111 'getelementptr' 'q_V_h_V_9_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 112 [2/2] (2.32ns)   --->   "%q_V_h_V_9_load = load i6 %q_V_h_V_9_addr" [kernel.cpp:383]   --->   Operation 112 'load' 'q_V_h_V_9_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 64> <RAM>
ST_3 : Operation 113 [1/2] (2.32ns)   --->   "%q_V_h_V_10_load = load i6 %q_V_h_V_10_addr" [kernel.cpp:383]   --->   Operation 113 'load' 'q_V_h_V_10_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 64> <RAM>
ST_3 : Operation 114 [1/1] (0.00ns)   --->   "%sext_ln75_12 = sext i12 %q_V_h_V_10_load"   --->   Operation 114 'sext' 'sext_ln75_12' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 115 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln75_10 = mul i24 %sext_ln75_12, i24 %sext_ln379_10"   --->   Operation 115 'mul' 'mul_ln75_10' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 116 [1/1] (0.00ns)   --->   "%q_V_h_V_11_addr = getelementptr i12 %q_V_h_V_11, i64 0, i64 %j18_cast" [kernel.cpp:383]   --->   Operation 116 'getelementptr' 'q_V_h_V_11_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 117 [2/2] (2.32ns)   --->   "%q_V_h_V_11_load = load i6 %q_V_h_V_11_addr" [kernel.cpp:383]   --->   Operation 117 'load' 'q_V_h_V_11_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 64> <RAM>

State 4 <SV = 3> <Delay = 3.37>
ST_4 : Operation 118 [1/2] (2.32ns)   --->   "%q_Attn_V_1_load = load i4 %q_Attn_V_1_addr" [kernel.cpp:379]   --->   Operation 118 'load' 'q_Attn_V_1_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 12> <RAM>
ST_4 : Operation 119 [1/1] (0.00ns)   --->   "%sext_ln379_1 = sext i12 %q_Attn_V_1_load" [kernel.cpp:379]   --->   Operation 119 'sext' 'sext_ln379_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 120 [1/1] (0.00ns)   --->   "%q_Attn_V_2_addr = getelementptr i12 %q_Attn_V_2, i64 0, i64 %zext_ln379" [kernel.cpp:382]   --->   Operation 120 'getelementptr' 'q_Attn_V_2_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 121 [2/2] (2.32ns)   --->   "%q_Attn_V_2_load = load i4 %q_Attn_V_2_addr" [kernel.cpp:379]   --->   Operation 121 'load' 'q_Attn_V_2_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 12> <RAM>
ST_4 : Operation 122 [1/2] (2.32ns)   --->   "%q_Attn_V_4_load = load i4 %q_Attn_V_4_addr" [kernel.cpp:379]   --->   Operation 122 'load' 'q_Attn_V_4_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 12> <RAM>
ST_4 : Operation 123 [1/1] (0.00ns)   --->   "%sext_ln379_4 = sext i12 %q_Attn_V_4_load" [kernel.cpp:379]   --->   Operation 123 'sext' 'sext_ln379_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 124 [1/2] (2.32ns)   --->   "%q_Attn_V_5_load = load i4 %q_Attn_V_5_addr" [kernel.cpp:379]   --->   Operation 124 'load' 'q_Attn_V_5_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 12> <RAM>
ST_4 : Operation 125 [1/1] (0.00ns)   --->   "%sext_ln379_5 = sext i12 %q_Attn_V_5_load" [kernel.cpp:379]   --->   Operation 125 'sext' 'sext_ln379_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 126 [1/2] (2.32ns)   --->   "%q_Attn_V_9_load = load i4 %q_Attn_V_9_addr" [kernel.cpp:379]   --->   Operation 126 'load' 'q_Attn_V_9_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 12> <RAM>
ST_4 : Operation 127 [1/1] (0.00ns)   --->   "%sext_ln379_9 = sext i12 %q_Attn_V_9_load" [kernel.cpp:379]   --->   Operation 127 'sext' 'sext_ln379_9' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 128 [1/2] (2.32ns)   --->   "%q_Attn_V_11_load = load i4 %q_Attn_V_11_addr" [kernel.cpp:379]   --->   Operation 128 'load' 'q_Attn_V_11_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 12> <RAM>
ST_4 : Operation 129 [1/1] (0.00ns)   --->   "%sext_ln379_11 = sext i12 %q_Attn_V_11_load" [kernel.cpp:379]   --->   Operation 129 'sext' 'sext_ln379_11' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 130 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln75 = mul i24 %sext_ln75_1, i24 %sext_ln379"   --->   Operation 130 'mul' 'mul_ln75' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 131 [1/2] (2.32ns)   --->   "%q_V_h_V_1_load = load i6 %q_V_h_V_1_addr" [kernel.cpp:383]   --->   Operation 131 'load' 'q_V_h_V_1_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 64> <RAM>
ST_4 : Operation 132 [1/1] (0.00ns)   --->   "%sext_ln75_3 = sext i12 %q_V_h_V_1_load"   --->   Operation 132 'sext' 'sext_ln75_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 133 [3/3] (1.05ns) (grouped into DSP with root node add_ln389)   --->   "%mul_ln75_1 = mul i24 %sext_ln75_3, i24 %sext_ln379_1"   --->   Operation 133 'mul' 'mul_ln75_1' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 134 [1/1] (0.00ns)   --->   "%q_V_h_V_2_addr = getelementptr i12 %q_V_h_V_2, i64 0, i64 %j18_cast" [kernel.cpp:383]   --->   Operation 134 'getelementptr' 'q_V_h_V_2_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 135 [2/2] (2.32ns)   --->   "%q_V_h_V_2_load = load i6 %q_V_h_V_2_addr" [kernel.cpp:383]   --->   Operation 135 'load' 'q_V_h_V_2_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 64> <RAM>
ST_4 : Operation 136 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln75_3 = mul i24 %sext_ln75_5, i24 %sext_ln379_3"   --->   Operation 136 'mul' 'mul_ln75_3' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 137 [1/2] (2.32ns)   --->   "%q_V_h_V_4_load = load i6 %q_V_h_V_4_addr" [kernel.cpp:383]   --->   Operation 137 'load' 'q_V_h_V_4_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 64> <RAM>
ST_4 : Operation 138 [1/1] (0.00ns)   --->   "%sext_ln75_6 = sext i12 %q_V_h_V_4_load"   --->   Operation 138 'sext' 'sext_ln75_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 139 [3/3] (1.05ns) (grouped into DSP with root node add_ln389_2)   --->   "%mul_ln75_4 = mul i24 %sext_ln75_6, i24 %sext_ln379_4"   --->   Operation 139 'mul' 'mul_ln75_4' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 140 [1/2] (2.32ns)   --->   "%q_V_h_V_5_load = load i6 %q_V_h_V_5_addr" [kernel.cpp:383]   --->   Operation 140 'load' 'q_V_h_V_5_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 64> <RAM>
ST_4 : Operation 141 [1/1] (0.00ns)   --->   "%sext_ln75_7 = sext i12 %q_V_h_V_5_load"   --->   Operation 141 'sext' 'sext_ln75_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 142 [3/3] (1.05ns) (grouped into DSP with root node add_ln389_6)   --->   "%mul_ln75_5 = mul i24 %sext_ln75_7, i24 %sext_ln379_5"   --->   Operation 142 'mul' 'mul_ln75_5' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 143 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln75_6 = mul i24 %sext_ln75_8, i24 %sext_ln379_6"   --->   Operation 143 'mul' 'mul_ln75_6' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 144 [2/3] (1.05ns) (grouped into DSP with root node add_ln389_5)   --->   "%mul_ln75_7 = mul i24 %sext_ln75_9, i24 %sext_ln379_7"   --->   Operation 144 'mul' 'mul_ln75_7' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 145 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln75_8 = mul i24 %sext_ln75_10, i24 %sext_ln379_8"   --->   Operation 145 'mul' 'mul_ln75_8' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 146 [1/2] (2.32ns)   --->   "%q_V_h_V_9_load = load i6 %q_V_h_V_9_addr" [kernel.cpp:383]   --->   Operation 146 'load' 'q_V_h_V_9_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 64> <RAM>
ST_4 : Operation 147 [1/1] (0.00ns)   --->   "%sext_ln75_11 = sext i12 %q_V_h_V_9_load"   --->   Operation 147 'sext' 'sext_ln75_11' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 148 [3/3] (1.05ns) (grouped into DSP with root node add_ln389_7)   --->   "%mul_ln75_9 = mul i24 %sext_ln75_11, i24 %sext_ln379_9"   --->   Operation 148 'mul' 'mul_ln75_9' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 149 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln75_10 = mul i24 %sext_ln75_12, i24 %sext_ln379_10"   --->   Operation 149 'mul' 'mul_ln75_10' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 150 [1/2] (2.32ns)   --->   "%q_V_h_V_11_load = load i6 %q_V_h_V_11_addr" [kernel.cpp:383]   --->   Operation 150 'load' 'q_V_h_V_11_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 64> <RAM>
ST_4 : Operation 151 [1/1] (0.00ns)   --->   "%sext_ln75_13 = sext i12 %q_V_h_V_11_load"   --->   Operation 151 'sext' 'sext_ln75_13' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 152 [3/3] (1.05ns) (grouped into DSP with root node add_ln389_8)   --->   "%mul_ln75_11 = mul i24 %sext_ln75_13, i24 %sext_ln379_11"   --->   Operation 152 'mul' 'mul_ln75_11' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 3.37>
ST_5 : Operation 153 [1/2] (2.32ns)   --->   "%q_Attn_V_2_load = load i4 %q_Attn_V_2_addr" [kernel.cpp:379]   --->   Operation 153 'load' 'q_Attn_V_2_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 12> <RAM>
ST_5 : Operation 154 [1/1] (0.00ns)   --->   "%sext_ln379_2 = sext i12 %q_Attn_V_2_load" [kernel.cpp:379]   --->   Operation 154 'sext' 'sext_ln379_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 155 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln75 = mul i24 %sext_ln75_1, i24 %sext_ln379"   --->   Operation 155 'mul' 'mul_ln75' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 156 [2/3] (1.05ns) (grouped into DSP with root node add_ln389)   --->   "%mul_ln75_1 = mul i24 %sext_ln75_3, i24 %sext_ln379_1"   --->   Operation 156 'mul' 'mul_ln75_1' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 157 [1/2] (2.32ns)   --->   "%q_V_h_V_2_load = load i6 %q_V_h_V_2_addr" [kernel.cpp:383]   --->   Operation 157 'load' 'q_V_h_V_2_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 64> <RAM>
ST_5 : Operation 158 [1/1] (0.00ns)   --->   "%sext_ln75 = sext i12 %q_V_h_V_2_load"   --->   Operation 158 'sext' 'sext_ln75' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 159 [3/3] (1.05ns) (grouped into DSP with root node add_ln389_3)   --->   "%mul_ln75_2 = mul i24 %sext_ln75, i24 %sext_ln379_2"   --->   Operation 159 'mul' 'mul_ln75_2' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 160 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln75_3 = mul i24 %sext_ln75_5, i24 %sext_ln379_3"   --->   Operation 160 'mul' 'mul_ln75_3' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 161 [2/3] (1.05ns) (grouped into DSP with root node add_ln389_2)   --->   "%mul_ln75_4 = mul i24 %sext_ln75_6, i24 %sext_ln379_4"   --->   Operation 161 'mul' 'mul_ln75_4' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 162 [2/3] (1.05ns) (grouped into DSP with root node add_ln389_6)   --->   "%mul_ln75_5 = mul i24 %sext_ln75_7, i24 %sext_ln379_5"   --->   Operation 162 'mul' 'mul_ln75_5' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 163 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln75_6 = mul i24 %sext_ln75_8, i24 %sext_ln379_6"   --->   Operation 163 'mul' 'mul_ln75_6' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 164 [1/1] (0.00ns)   --->   "%sext_ln383_6 = sext i24 %mul_ln75_6" [kernel.cpp:383]   --->   Operation 164 'sext' 'sext_ln383_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 165 [1/3] (0.00ns) (grouped into DSP with root node add_ln389_5)   --->   "%mul_ln75_7 = mul i24 %sext_ln75_9, i24 %sext_ln379_7"   --->   Operation 165 'mul' 'mul_ln75_7' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 166 [1/1] (0.00ns) (grouped into DSP with root node add_ln389_5)   --->   "%sext_ln383_7 = sext i24 %mul_ln75_7" [kernel.cpp:383]   --->   Operation 166 'sext' 'sext_ln383_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 167 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln75_8 = mul i24 %sext_ln75_10, i24 %sext_ln379_8"   --->   Operation 167 'mul' 'mul_ln75_8' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 168 [2/3] (1.05ns) (grouped into DSP with root node add_ln389_7)   --->   "%mul_ln75_9 = mul i24 %sext_ln75_11, i24 %sext_ln379_9"   --->   Operation 168 'mul' 'mul_ln75_9' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 169 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln75_10 = mul i24 %sext_ln75_12, i24 %sext_ln379_10"   --->   Operation 169 'mul' 'mul_ln75_10' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 170 [2/3] (1.05ns) (grouped into DSP with root node add_ln389_8)   --->   "%mul_ln75_11 = mul i24 %sext_ln75_13, i24 %sext_ln379_11"   --->   Operation 170 'mul' 'mul_ln75_11' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 171 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln389_5 = add i25 %sext_ln383_6, i25 %sext_ln383_7" [kernel.cpp:389]   --->   Operation 171 'add' 'add_ln389_5' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 6 <SV = 5> <Delay = 4.20>
ST_6 : Operation 172 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln75 = mul i24 %sext_ln75_1, i24 %sext_ln379"   --->   Operation 172 'mul' 'mul_ln75' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 173 [1/1] (0.00ns)   --->   "%sext_ln383 = sext i24 %mul_ln75" [kernel.cpp:383]   --->   Operation 173 'sext' 'sext_ln383' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 174 [1/3] (0.00ns) (grouped into DSP with root node add_ln389)   --->   "%mul_ln75_1 = mul i24 %sext_ln75_3, i24 %sext_ln379_1"   --->   Operation 174 'mul' 'mul_ln75_1' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 175 [1/1] (0.00ns) (grouped into DSP with root node add_ln389)   --->   "%sext_ln383_1 = sext i24 %mul_ln75_1" [kernel.cpp:383]   --->   Operation 175 'sext' 'sext_ln383_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 176 [2/3] (1.05ns) (grouped into DSP with root node add_ln389_3)   --->   "%mul_ln75_2 = mul i24 %sext_ln75, i24 %sext_ln379_2"   --->   Operation 176 'mul' 'mul_ln75_2' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 177 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln75_3 = mul i24 %sext_ln75_5, i24 %sext_ln379_3"   --->   Operation 177 'mul' 'mul_ln75_3' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 178 [1/1] (0.00ns)   --->   "%sext_ln383_3 = sext i24 %mul_ln75_3" [kernel.cpp:383]   --->   Operation 178 'sext' 'sext_ln383_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 179 [1/3] (0.00ns) (grouped into DSP with root node add_ln389_2)   --->   "%mul_ln75_4 = mul i24 %sext_ln75_6, i24 %sext_ln379_4"   --->   Operation 179 'mul' 'mul_ln75_4' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 180 [1/1] (0.00ns) (grouped into DSP with root node add_ln389_2)   --->   "%sext_ln383_4 = sext i24 %mul_ln75_4" [kernel.cpp:383]   --->   Operation 180 'sext' 'sext_ln383_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 181 [1/3] (0.00ns) (grouped into DSP with root node add_ln389_6)   --->   "%mul_ln75_5 = mul i24 %sext_ln75_7, i24 %sext_ln379_5"   --->   Operation 181 'mul' 'mul_ln75_5' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 182 [1/1] (0.00ns) (grouped into DSP with root node add_ln389_6)   --->   "%sext_ln383_5 = sext i24 %mul_ln75_5" [kernel.cpp:383]   --->   Operation 182 'sext' 'sext_ln383_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 183 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln75_8 = mul i24 %sext_ln75_10, i24 %sext_ln379_8"   --->   Operation 183 'mul' 'mul_ln75_8' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 184 [1/1] (0.00ns)   --->   "%sext_ln383_8 = sext i24 %mul_ln75_8" [kernel.cpp:383]   --->   Operation 184 'sext' 'sext_ln383_8' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 185 [1/3] (0.00ns) (grouped into DSP with root node add_ln389_7)   --->   "%mul_ln75_9 = mul i24 %sext_ln75_11, i24 %sext_ln379_9"   --->   Operation 185 'mul' 'mul_ln75_9' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 186 [1/1] (0.00ns) (grouped into DSP with root node add_ln389_7)   --->   "%sext_ln383_9 = sext i24 %mul_ln75_9" [kernel.cpp:383]   --->   Operation 186 'sext' 'sext_ln383_9' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 187 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln75_10 = mul i24 %sext_ln75_12, i24 %sext_ln379_10"   --->   Operation 187 'mul' 'mul_ln75_10' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 188 [1/1] (0.00ns)   --->   "%sext_ln383_10 = sext i24 %mul_ln75_10" [kernel.cpp:383]   --->   Operation 188 'sext' 'sext_ln383_10' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 189 [1/3] (0.00ns) (grouped into DSP with root node add_ln389_8)   --->   "%mul_ln75_11 = mul i24 %sext_ln75_13, i24 %sext_ln379_11"   --->   Operation 189 'mul' 'mul_ln75_11' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 190 [1/1] (0.00ns) (grouped into DSP with root node add_ln389_8)   --->   "%sext_ln389 = sext i24 %mul_ln75_11" [kernel.cpp:389]   --->   Operation 190 'sext' 'sext_ln389' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 191 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln389 = add i25 %sext_ln383, i25 %sext_ln383_1" [kernel.cpp:389]   --->   Operation 191 'add' 'add_ln389' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 192 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln389_2 = add i25 %sext_ln383_3, i25 %sext_ln383_4" [kernel.cpp:389]   --->   Operation 192 'add' 'add_ln389_2' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 193 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln389_5 = add i25 %sext_ln383_6, i25 %sext_ln383_7" [kernel.cpp:389]   --->   Operation 193 'add' 'add_ln389_5' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 194 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln389_6 = add i25 %add_ln389_5, i25 %sext_ln383_5" [kernel.cpp:389]   --->   Operation 194 'add' 'add_ln389_6' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 195 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln389_7 = add i25 %sext_ln383_8, i25 %sext_ln383_9" [kernel.cpp:389]   --->   Operation 195 'add' 'add_ln389_7' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 196 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln389_8 = add i25 %sext_ln383_10, i25 %sext_ln389" [kernel.cpp:389]   --->   Operation 196 'add' 'add_ln389_8' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 7 <SV = 6> <Delay = 6.29>
ST_7 : Operation 197 [1/3] (0.00ns) (grouped into DSP with root node add_ln389_3)   --->   "%mul_ln75_2 = mul i24 %sext_ln75, i24 %sext_ln379_2"   --->   Operation 197 'mul' 'mul_ln75_2' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 198 [1/1] (0.00ns) (grouped into DSP with root node add_ln389_3)   --->   "%sext_ln383_2 = sext i24 %mul_ln75_2" [kernel.cpp:383]   --->   Operation 198 'sext' 'sext_ln383_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 199 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln389 = add i25 %sext_ln383, i25 %sext_ln383_1" [kernel.cpp:389]   --->   Operation 199 'add' 'add_ln389' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 200 [1/1] (0.00ns)   --->   "%sext_ln389_1 = sext i25 %add_ln389" [kernel.cpp:389]   --->   Operation 200 'sext' 'sext_ln389_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 201 [1/1] (2.55ns)   --->   "%add_ln389_1 = add i32 %sext_ln389_1, i32 %q_outp2_load" [kernel.cpp:389]   --->   Operation 201 'add' 'add_ln389_1' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 202 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln389_2 = add i25 %sext_ln383_3, i25 %sext_ln383_4" [kernel.cpp:389]   --->   Operation 202 'add' 'add_ln389_2' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 203 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln389_3 = add i25 %add_ln389_2, i25 %sext_ln383_2" [kernel.cpp:389]   --->   Operation 203 'add' 'add_ln389_3' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 204 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln389_6 = add i25 %add_ln389_5, i25 %sext_ln383_5" [kernel.cpp:389]   --->   Operation 204 'add' 'add_ln389_6' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 205 [1/1] (0.00ns)   --->   "%sext_ln389_3 = sext i25 %add_ln389_6" [kernel.cpp:389]   --->   Operation 205 'sext' 'sext_ln389_3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 206 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln389_7 = add i25 %sext_ln383_8, i25 %sext_ln383_9" [kernel.cpp:389]   --->   Operation 206 'add' 'add_ln389_7' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 207 [1/1] (0.00ns)   --->   "%sext_ln389_4 = sext i25 %add_ln389_7" [kernel.cpp:389]   --->   Operation 207 'sext' 'sext_ln389_4' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 208 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln389_8 = add i25 %sext_ln383_10, i25 %sext_ln389" [kernel.cpp:389]   --->   Operation 208 'add' 'add_ln389_8' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 209 [1/1] (0.00ns)   --->   "%sext_ln389_5 = sext i25 %add_ln389_8" [kernel.cpp:389]   --->   Operation 209 'sext' 'sext_ln389_5' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 210 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln389_9 = add i26 %sext_ln389_5, i26 %sext_ln389_4" [kernel.cpp:389]   --->   Operation 210 'add' 'add_ln389_9' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 211 [1/1] (4.19ns) (root node of TernaryAdder)   --->   "%add_ln389_10 = add i26 %add_ln389_9, i26 %sext_ln389_3" [kernel.cpp:389]   --->   Operation 211 'add' 'add_ln389_10' <Predicate = true> <Delay = 4.19> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 8 <SV = 7> <Delay = 6.47>
ST_8 : Operation 212 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln389_3 = add i25 %add_ln389_2, i25 %sext_ln383_2" [kernel.cpp:389]   --->   Operation 212 'add' 'add_ln389_3' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 213 [1/1] (0.00ns)   --->   "%sext_ln389_2 = sext i25 %add_ln389_3" [kernel.cpp:389]   --->   Operation 213 'sext' 'sext_ln389_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 214 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln389_4 = add i32 %sext_ln389_2, i32 %add_ln389_1" [kernel.cpp:389]   --->   Operation 214 'add' 'add_ln389_4' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 215 [1/1] (0.00ns)   --->   "%sext_ln389_6 = sext i26 %add_ln389_10" [kernel.cpp:389]   --->   Operation 215 'sext' 'sext_ln389_6' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 216 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln389_11 = add i32 %sext_ln389_6, i32 %add_ln389_4" [kernel.cpp:389]   --->   Operation 216 'add' 'add_ln389_11' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 223 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 223 'ret' 'ret_ln0' <Predicate = (icmp_ln379)> <Delay = 0.00>

State 9 <SV = 8> <Delay = 3.25>
ST_9 : Operation 217 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @l_gemm_i18_l_j18_str"   --->   Operation 217 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 218 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 768, i64 768, i64 768"   --->   Operation 218 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 219 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 219 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 220 [1/1] (0.00ns)   --->   "%specloopname_ln380 = specloopname void @_ssdm_op_SpecLoopName, void @empty_77" [kernel.cpp:380]   --->   Operation 220 'specloopname' 'specloopname_ln380' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 221 [1/1] (3.25ns)   --->   "%store_ln387 = store i32 %add_ln389_11, i10 %q_outp2_addr_1" [kernel.cpp:387]   --->   Operation 221 'store' 'store_ln387' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 768> <RAM>
ST_9 : Operation 222 [1/1] (0.00ns)   --->   "%br_ln380 = br void %l_S_k_4_k2" [kernel.cpp:380]   --->   Operation 222 'br' 'br_ln380' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 5.94ns
The critical path consists of the following:
	'alloca' operation ('j18') [26]  (0 ns)
	'load' operation ('j18_load', kernel.cpp:380) on local variable 'j18' [40]  (0 ns)
	'icmp' operation ('icmp_ln380', kernel.cpp:380) [45]  (1.49 ns)
	'select' operation ('select_ln379', kernel.cpp:379) [46]  (0.993 ns)
	'add' operation ('add_ln380', kernel.cpp:380) [173]  (1.87 ns)
	'store' operation ('store_ln380', kernel.cpp:380) of variable 'add_ln380', kernel.cpp:380 on local variable 'j18' [176]  (1.59 ns)

 <State 2>: 4.98ns
The critical path consists of the following:
	'add' operation ('empty_432', kernel.cpp:379) [89]  (1.73 ns)
	'getelementptr' operation ('q_outp2_addr_1', kernel.cpp:379) [91]  (0 ns)
	'load' operation ('q_outp2_load', kernel.cpp:387) on array 'q_outp2' [93]  (3.25 ns)

 <State 3>: 4.47ns
The critical path consists of the following:
	'load' operation ('q_Attn_V_0_load', kernel.cpp:379) on array 'q_Attn_V_0' [51]  (2.32 ns)
	'mul' operation of DSP[97] ('mul_ln75') [97]  (2.15 ns)

 <State 4>: 3.37ns
The critical path consists of the following:
	'load' operation ('q_Attn_V_1_load', kernel.cpp:379) on array 'q_Attn_V_1' [54]  (2.32 ns)
	'mul' operation of DSP[154] ('mul_ln75_1') [102]  (1.05 ns)

 <State 5>: 3.37ns
The critical path consists of the following:
	'load' operation ('q_Attn_V_2_load', kernel.cpp:379) on array 'q_Attn_V_2' [57]  (2.32 ns)
	'mul' operation of DSP[158] ('mul_ln75_2') [107]  (1.05 ns)

 <State 6>: 4.2ns
The critical path consists of the following:
	'add' operation of DSP[161] ('add_ln389_5', kernel.cpp:389) [161]  (2.1 ns)
	'add' operation of DSP[162] ('add_ln389_6', kernel.cpp:389) [162]  (2.1 ns)

 <State 7>: 6.3ns
The critical path consists of the following:
	'add' operation of DSP[162] ('add_ln389_6', kernel.cpp:389) [162]  (2.1 ns)
	'add' operation ('add_ln389_10', kernel.cpp:389) [169]  (4.2 ns)

 <State 8>: 6.47ns
The critical path consists of the following:
	'add' operation of DSP[158] ('add_ln389_3', kernel.cpp:389) [158]  (2.1 ns)
	'add' operation ('add_ln389_4', kernel.cpp:389) [160]  (0 ns)
	'add' operation ('add_ln389_11', kernel.cpp:389) [171]  (4.37 ns)

 <State 9>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln387', kernel.cpp:387) of variable 'add_ln389_11', kernel.cpp:389 on array 'q_outp2' [172]  (3.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
