<?xml version="1.0" encoding="UTF-8"?>

 <peripheral constructor="constructor"
    httpvis="F"
    imagefile="pse.pse"
    library="peripheral"
    name="HelioDynamicBridge"
    releasestatus="4"
    saveRestore="F"
    vendor="defaultVendor"
    version="0.69"
    visibility="0">
    <netport name="enable"
        type="input"
        updatefunction="updateEnable"
        updatefunctionargument="0"/>
    <formalattribute name="portSize"
        type="integer"/>
    <formalattribute name="enableBridge"
        type="bool"/>
    <busslaveport addresswidth="32"
        mustbeconnected="T"
        name="readSecurePort"
        size="0x8">
        <addressblock name="regs"
            size="0x8"
            width="16">
            <memorymappedregister access="rw"
                isvolatile="T"
                name="ns_interrupt_ack"
                offset="0x0"
                readfunction="interruptRead"
                width="16"
                writefunction="interruptWrite"/>
            <localmemory name="ns_data_header"
                offset="0x1"
                readfunction="dataHeaderRead"
                size="0x2"/>
            <localmemory name="ns_data"
                offset="0x3"
                readfunction="dataRead"
                size="0x1"/>
        </addressblock>
    </busslaveport>
    <netport name="interruptRequest"
        type="output"
        updatefunctionargument="0"/>
    <busslaveport addresswidth="32"
        name="txNonSecurePort"
        size="0xc">
        <addressblock name="txRegs"
            size="0xc"
            width="8">
            <memorymappedregister access="w"
                isvolatile="T"
                name="tx_req"
                width="8"
                writefunction="writeTxReq"/>
            <memorymappedregister access="r"
                isvolatile="T"
                name="tx_ack"
                offset="0x1"
                readfunction="readTxAck"
                width="8"/>
            <memorymappedregister access="w"
                isvolatile="T"
                name="dataTxLocalHeader"
                offset="0x2"
                width="2"
                writefunction="txWriteHeader"/>
            <memorymappedregister access="w"
                isvolatile="T"
                name="dataTxLocal"
                offset="0x4"
                width="8"
                writefunction="txWrite"/>
        </addressblock>
    </busslaveport>
    <busslaveport addresswidth="32"
        name="txNonSecurePort2"
        size="0xc">
        <addressblock name="txRegs"
            size="0xc"
            width="8">
            <memorymappedregister access="w"
                isvolatile="T"
                name="tx_req"
                width="8"
                writefunction="writeTxReqRNS2"/>
            <memorymappedregister access="r"
                isvolatile="T"
                name="tx_ack"
                offset="0x1"
                readfunction="readTxAckRNS2"
                width="8"/>
            <memorymappedregister access="w"
                isvolatile="T"
                name="dataTxLocalHeader"
                offset="0x2"
                width="2"
                writefunction="txWriteHeader"/>
            <memorymappedregister access="w"
                isvolatile="T"
                name="dataTxLocal"
                offset="0x4"
                width="8"
                writefunction="txWrite"/>
        </addressblock>
    </busslaveport>
    <fileversion major="1"
        minor="0"
        name="_version_0"/>
 </peripheral>
