

Implementation tool: Xilinx Vivado v.2025.1
Project:             soma_arrays_50
Solution:            hls
Device target:       xc7s50-csga324-1
Report date:         Fri Jul 18 16:52:27 -0300 2025

#=== Post-Implementation Resource usage ===
SLICE:           55
LUT:            143
FF:             136
DSP:              3
BRAM:             5
URAM:             0
LATCH:            0
SRL:              5
CLB:              0

#=== Final timing ===
CP required:                     10.000
CP achieved post-synthesis:      5.745
CP achieved post-implementation: 5.692
Timing met
