//! Formal verification for TØR-G boolean circuits.
//!
//! This crate provides SAT/BDD solver integration for verifying
//! properties of TØR-G graphs.

#![allow(unused)]

pub use torg_core;

// TODO: Implement SAT solver integration
// TODO: Implement BDD representation
// TODO: Implement equivalence checking
