$date
	Sat Aug 01 15:54:45 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module TABLA3_POS $end
$var wire 1 ! a0 $end
$var wire 1 " a1 $end
$var wire 1 # a2 $end
$var wire 1 $ a3 $end
$var wire 1 % b1 $end
$var wire 1 & b2 $end
$var wire 1 ' b3 $end
$var wire 1 ( b4 $end
$var wire 1 ) b5 $end
$var wire 1 * b6 $end
$var wire 1 + b7 $end
$var wire 1 , b8 $end
$var wire 1 - b9 $end
$var wire 1 . out $end
$var reg 1 / A $end
$var reg 1 0 B $end
$var reg 1 1 C $end
$var reg 1 2 D $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
02
01
00
0/
1.
1-
1,
1+
1*
1)
1(
1'
1&
1%
1$
1#
1"
1!
$end
#1
0!
12
#2
1!
0$
02
11
#3
0!
12
#4
0.
1!
1&
0%
1$
0#
02
01
10
#5
0&
1%
0!
12
#6
0'
1!
1&
0$
02
11
#7
0(
1'
0!
12
#8
1.
1!
1$
1*
1)
1#
1(
0"
02
01
00
1/
#9
0.
0)
0!
12
#10
1.
1!
1)
0$
02
11
#11
0.
0*
0!
12
#12
1!
1,
0+
1$
1*
0#
02
01
10
#13
0,
1+
0!
12
#14
1.
1!
1,
0$
02
11
#15
0.
0-
0!
12
#16
