

================================================================
== Synthesis Summary Report of 'matrixmul'
================================================================
+ General Information: 
    * Date:           Sun Mar 12 16:17:09 2023
    * Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
    * Project:        matrixmul
    * Solution:       solution2 (Vivado IP Flow Target)
    * Product family: virtexuplus
    * Target device:  xcu50-fsvh2104-2-e
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +---------------------------------+------+------+---------+-----------+----------+---------+------+----------+------+---------+-----------+-----------+-----+
    |             Modules             | Issue|      | Latency |  Latency  | Iteration|         | Trip |          |      |         |           |           |     |
    |             & Loops             | Type | Slack| (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined| BRAM |   DSP   |     FF    |    LUT    | URAM|
    +---------------------------------+------+------+---------+-----------+----------+---------+------+----------+------+---------+-----------+-----------+-----+
    |+ matrixmul                      |     -|  8.01|      106|  1.413e+03|         -|      107|     -|        no|     -|  1 (~0%)|  114 (~0%)|  238 (~0%)|    -|
    | o Row                           |     -|  9.73|      105|  1.400e+03|        35|        -|     3|        no|     -|        -|          -|          -|    -|
    |  o Col                          |     -|  9.73|       33|    439.890|        11|        -|     3|        no|     -|        -|          -|          -|    -|
    |   + matrixmul_Pipeline_Product  |     -|  8.07|        8|    106.640|         -|        8|     -|        no|     -|  1 (~0%)|   92 (~0%)|  131 (~0%)|    -|
    |    o Product                    |     -|  9.73|        6|     79.980|         5|        1|     3|       yes|     -|        -|          -|          -|    -|
    +---------------------------------+------+------+---------+-----------+----------+---------+------+----------+------+---------+-----------+-----------+-----+


================================================================
== HW Interfaces
================================================================
* AP_MEMORY
+--------------+----------+
| Interface    | Bitwidth |
+--------------+----------+
| a_address0   | 4        |
| a_q0         | 8        |
| b_address0   | 4        |
| b_q0         | 8        |
| res_address0 | 4        |
| res_d0       | 16       |
+--------------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst    | reset      | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+----------+
| Argument | Direction | Datatype |
+----------+-----------+----------+
| a        | in        | char*    |
| b        | in        | char*    |
| res      | out       | short*   |
+----------+-----------+----------+

* SW-to-HW Mapping
+----------+--------------+---------+----------+
| Argument | HW Interface | HW Type | HW Usage |
+----------+--------------+---------+----------+
| a        | a_address0   | port    | offset   |
| a        | a_ce0        | port    |          |
| a        | a_q0         | port    |          |
| b        | b_address0   | port    | offset   |
| b        | b_ce0        | port    |          |
| b        | b_q0         | port    |          |
| res      | res_address0 | port    | offset   |
| res      | res_ce0      | port    |          |
| res      | res_we0      | port    |          |
| res      | res_d0       | port    |          |
+----------+--------------+---------+----------+


================================================================
== Bind Op Report
================================================================
+------------------------------------+-----+--------+------------+-----+--------+---------+
| Name                               | DSP | Pragma | Variable   | Op  | Impl   | Latency |
+------------------------------------+-----+--------+------------+-----+--------+---------+
| + matrixmul                        | 1   |        |            |     |        |         |
|   sub_ln60_fu_112_p2               | -   |        | sub_ln60   | sub | fabric | 0       |
|   add_ln54_fu_124_p2               | -   |        | add_ln54   | add | fabric | 0       |
|   add_ln57_fu_134_p2               | -   |        | add_ln57   | add | fabric | 0       |
|   add_ln56_fu_150_p2               | -   |        | add_ln56   | add | fabric | 0       |
|  + matrixmul_Pipeline_Product      | 1   |        |            |     |        |         |
|    add_ln59_fu_126_p2              | -   |        | add_ln59   | add | fabric | 0       |
|    add_ln60_1_fu_136_p2            | -   |        | add_ln60_1 | add | fabric | 0       |
|    mac_muladd_8s_8s_16ns_16_4_1_U1 | 1   |        | mul_ln60   | mul | dsp48  | 3       |
|    mac_muladd_8s_8s_16ns_16_4_1_U1 | 1   |        | add_ln60   | add | dsp48  | 3       |
+------------------------------------+-----+--------+------------+-----+--------+---------+


================================================================
== Bind Storage Report
================================================================
  No bind storage info in design

================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+--------------+---------+---------------------------------------------------+
| Type         | Options | Location                                          |
+--------------+---------+---------------------------------------------------+
| loop_flatten | off     | matrixmul/solution2/directives.tcl:8 in matrixmul |
| pipeline     |         | matrixmul/solution2/directives.tcl:7 in matrixmul |
+--------------+---------+---------------------------------------------------+


