{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1637386062306 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Web Edition " "Version 12.1 Build 177 11/07/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1637386062306 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 19 23:27:42 2021 " "Processing started: Fri Nov 19 23:27:42 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1637386062306 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1637386062306 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off U_Control -c U_Control " "Command: quartus_map --read_settings_files=on --write_settings_files=off U_Control -c U_Control" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1637386062306 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1 1637386062815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd_7seg.vhd 2 0 " "Found 2 design units, including 0 entities, in source file bcd_7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bcd_7seg " "Found design unit 1: bcd_7seg" {  } { { "bcd_7seg.vhd" "" { Text "C:/Users/hugoa/Desktop/Arqui2/PilaArquitecturaRISC_Practica2/bcd_7seg.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1637386063541 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 bcd_7seg-body " "Found design unit 2: bcd_7seg-body" {  } { { "bcd_7seg.vhd" "" { Text "C:/Users/hugoa/Desktop/Arqui2/PilaArquitecturaRISC_Practica2/bcd_7seg.vhd" 47 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1637386063541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1637386063541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "u_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file u_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 U_Control-control " "Found design unit 1: U_Control-control" {  } { { "U_Control.vhd" "" { Text "C:/Users/hugoa/Desktop/Arqui2/PilaArquitecturaRISC_Practica2/U_Control.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1637386063547 ""} { "Info" "ISGN_ENTITY_NAME" "1 U_Control " "Found entity 1: U_Control" {  } { { "U_Control.vhd" "" { Text "C:/Users/hugoa/Desktop/Arqui2/PilaArquitecturaRISC_Practica2/U_Control.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1637386063547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1637386063547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_uc.vhd 2 0 " "Found 2 design units, including 0 entities, in source file alu_uc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU_UC " "Found design unit 1: ALU_UC" {  } { { "ALU_UC.vhd" "" { Text "C:/Users/hugoa/Desktop/Arqui2/PilaArquitecturaRISC_Practica2/ALU_UC.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1637386063553 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 ALU_UC-body " "Found design unit 2: ALU_UC-body" {  } { { "ALU_UC.vhd" "" { Text "C:/Users/hugoa/Desktop/Arqui2/PilaArquitecturaRISC_Practica2/ALU_UC.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1637386063553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1637386063553 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "U_Control " "Elaborating entity \"U_Control\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1637386063610 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "bus_dir U_Control.vhd(25) " "VHDL Signal Declaration warning at U_Control.vhd(25): used implicit default value for signal \"bus_dir\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "U_Control.vhd" "" { Text "C:/Users/hugoa/Desktop/Arqui2/PilaArquitecturaRISC_Practica2/U_Control.vhd" 25 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1 1637386063645 "|U_Control"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "bus_ctrl U_Control.vhd(26) " "VHDL Signal Declaration warning at U_Control.vhd(26): used implicit default value for signal \"bus_ctrl\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "U_Control.vhd" "" { Text "C:/Users/hugoa/Desktop/Arqui2/PilaArquitecturaRISC_Practica2/U_Control.vhd" 26 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1 1637386063645 "|U_Control"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "vaciado U_Control.vhd(70) " "Verilog HDL or VHDL warning at U_Control.vhd(70): object \"vaciado\" assigned a value but never read" {  } { { "U_Control.vhd" "" { Text "C:/Users/hugoa/Desktop/Arqui2/PilaArquitecturaRISC_Practica2/U_Control.vhd" 70 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1637386063645 "|U_Control"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "llenado U_Control.vhd(71) " "Verilog HDL or VHDL warning at U_Control.vhd(71): object \"llenado\" assigned a value but never read" {  } { { "U_Control.vhd" "" { Text "C:/Users/hugoa/Desktop/Arqui2/PilaArquitecturaRISC_Practica2/U_Control.vhd" 71 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1637386063645 "|U_Control"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "hex0 U_Control.vhd(75) " "Verilog HDL or VHDL warning at U_Control.vhd(75): object \"hex0\" assigned a value but never read" {  } { { "U_Control.vhd" "" { Text "C:/Users/hugoa/Desktop/Arqui2/PilaArquitecturaRISC_Practica2/U_Control.vhd" 75 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1637386063645 "|U_Control"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "hex1 U_Control.vhd(76) " "Verilog HDL or VHDL warning at U_Control.vhd(76): object \"hex1\" assigned a value but never read" {  } { { "U_Control.vhd" "" { Text "C:/Users/hugoa/Desktop/Arqui2/PilaArquitecturaRISC_Practica2/U_Control.vhd" 76 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1637386063645 "|U_Control"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "hex2 U_Control.vhd(77) " "Verilog HDL or VHDL warning at U_Control.vhd(77): object \"hex2\" assigned a value but never read" {  } { { "U_Control.vhd" "" { Text "C:/Users/hugoa/Desktop/Arqui2/PilaArquitecturaRISC_Practica2/U_Control.vhd" 77 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1637386063645 "|U_Control"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "hex3 U_Control.vhd(78) " "Verilog HDL or VHDL warning at U_Control.vhd(78): object \"hex3\" assigned a value but never read" {  } { { "U_Control.vhd" "" { Text "C:/Users/hugoa/Desktop/Arqui2/PilaArquitecturaRISC_Practica2/U_Control.vhd" 78 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1637386063645 "|U_Control"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "hex4 U_Control.vhd(79) " "Verilog HDL or VHDL warning at U_Control.vhd(79): object \"hex4\" assigned a value but never read" {  } { { "U_Control.vhd" "" { Text "C:/Users/hugoa/Desktop/Arqui2/PilaArquitecturaRISC_Practica2/U_Control.vhd" 79 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1637386063645 "|U_Control"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "hex5 U_Control.vhd(80) " "Verilog HDL or VHDL warning at U_Control.vhd(80): object \"hex5\" assigned a value but never read" {  } { { "U_Control.vhd" "" { Text "C:/Users/hugoa/Desktop/Arqui2/PilaArquitecturaRISC_Practica2/U_Control.vhd" 80 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1637386063645 "|U_Control"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "entrada U_Control.vhd(83) " "VHDL Signal Declaration warning at U_Control.vhd(83): used implicit default value for signal \"entrada\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "U_Control.vhd" "" { Text "C:/Users/hugoa/Desktop/Arqui2/PilaArquitecturaRISC_Practica2/U_Control.vhd" 83 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1 1637386063645 "|U_Control"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "salida U_Control.vhd(84) " "VHDL Signal Declaration warning at U_Control.vhd(84): used implicit default value for signal \"salida\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "U_Control.vhd" "" { Text "C:/Users/hugoa/Desktop/Arqui2/PilaArquitecturaRISC_Practica2/U_Control.vhd" 84 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1 1637386063648 "|U_Control"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "datos U_Control.vhd(85) " "VHDL Signal Declaration warning at U_Control.vhd(85): used implicit default value for signal \"datos\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "U_Control.vhd" "" { Text "C:/Users/hugoa/Desktop/Arqui2/PilaArquitecturaRISC_Practica2/U_Control.vhd" 85 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1 1637386063648 "|U_Control"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "AX U_Control.vhd(107) " "VHDL Process Statement warning at U_Control.vhd(107): inferring latch(es) for signal or variable \"AX\", which holds its previous value in one or more paths through the process" {  } { { "U_Control.vhd" "" { Text "C:/Users/hugoa/Desktop/Arqui2/PilaArquitecturaRISC_Practica2/U_Control.vhd" 107 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1 1637386063648 "|U_Control"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "IX U_Control.vhd(107) " "VHDL Process Statement warning at U_Control.vhd(107): inferring latch(es) for signal or variable \"IX\", which holds its previous value in one or more paths through the process" {  } { { "U_Control.vhd" "" { Text "C:/Users/hugoa/Desktop/Arqui2/PilaArquitecturaRISC_Practica2/U_Control.vhd" 107 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1 1637386063648 "|U_Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IX\[0\] U_Control.vhd(107) " "Inferred latch for \"IX\[0\]\" at U_Control.vhd(107)" {  } { { "U_Control.vhd" "" { Text "C:/Users/hugoa/Desktop/Arqui2/PilaArquitecturaRISC_Practica2/U_Control.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1637386063648 "|U_Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IX\[1\] U_Control.vhd(107) " "Inferred latch for \"IX\[1\]\" at U_Control.vhd(107)" {  } { { "U_Control.vhd" "" { Text "C:/Users/hugoa/Desktop/Arqui2/PilaArquitecturaRISC_Practica2/U_Control.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1637386063648 "|U_Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IX\[2\] U_Control.vhd(107) " "Inferred latch for \"IX\[2\]\" at U_Control.vhd(107)" {  } { { "U_Control.vhd" "" { Text "C:/Users/hugoa/Desktop/Arqui2/PilaArquitecturaRISC_Practica2/U_Control.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1637386063648 "|U_Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IX\[3\] U_Control.vhd(107) " "Inferred latch for \"IX\[3\]\" at U_Control.vhd(107)" {  } { { "U_Control.vhd" "" { Text "C:/Users/hugoa/Desktop/Arqui2/PilaArquitecturaRISC_Practica2/U_Control.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1637386063648 "|U_Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IX\[4\] U_Control.vhd(107) " "Inferred latch for \"IX\[4\]\" at U_Control.vhd(107)" {  } { { "U_Control.vhd" "" { Text "C:/Users/hugoa/Desktop/Arqui2/PilaArquitecturaRISC_Practica2/U_Control.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1637386063648 "|U_Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IX\[5\] U_Control.vhd(107) " "Inferred latch for \"IX\[5\]\" at U_Control.vhd(107)" {  } { { "U_Control.vhd" "" { Text "C:/Users/hugoa/Desktop/Arqui2/PilaArquitecturaRISC_Practica2/U_Control.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1637386063648 "|U_Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IX\[6\] U_Control.vhd(107) " "Inferred latch for \"IX\[6\]\" at U_Control.vhd(107)" {  } { { "U_Control.vhd" "" { Text "C:/Users/hugoa/Desktop/Arqui2/PilaArquitecturaRISC_Practica2/U_Control.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1637386063648 "|U_Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IX\[7\] U_Control.vhd(107) " "Inferred latch for \"IX\[7\]\" at U_Control.vhd(107)" {  } { { "U_Control.vhd" "" { Text "C:/Users/hugoa/Desktop/Arqui2/PilaArquitecturaRISC_Practica2/U_Control.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1637386063648 "|U_Control"}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidir pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "bus_datos\[0\] " "Bidir \"bus_datos\[0\]\" has no driver" {  } { { "U_Control.vhd" "" { Text "C:/Users/hugoa/Desktop/Arqui2/PilaArquitecturaRISC_Practica2/U_Control.vhd" 23 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1637386064500 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "bus_datos\[1\] " "Bidir \"bus_datos\[1\]\" has no driver" {  } { { "U_Control.vhd" "" { Text "C:/Users/hugoa/Desktop/Arqui2/PilaArquitecturaRISC_Practica2/U_Control.vhd" 23 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1637386064500 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "bus_datos\[2\] " "Bidir \"bus_datos\[2\]\" has no driver" {  } { { "U_Control.vhd" "" { Text "C:/Users/hugoa/Desktop/Arqui2/PilaArquitecturaRISC_Practica2/U_Control.vhd" 23 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1637386064500 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "bus_datos\[3\] " "Bidir \"bus_datos\[3\]\" has no driver" {  } { { "U_Control.vhd" "" { Text "C:/Users/hugoa/Desktop/Arqui2/PilaArquitecturaRISC_Practica2/U_Control.vhd" 23 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1637386064500 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "bus_datos\[4\] " "Bidir \"bus_datos\[4\]\" has no driver" {  } { { "U_Control.vhd" "" { Text "C:/Users/hugoa/Desktop/Arqui2/PilaArquitecturaRISC_Practica2/U_Control.vhd" 23 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1637386064500 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "bus_datos\[5\] " "Bidir \"bus_datos\[5\]\" has no driver" {  } { { "U_Control.vhd" "" { Text "C:/Users/hugoa/Desktop/Arqui2/PilaArquitecturaRISC_Practica2/U_Control.vhd" 23 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1637386064500 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "bus_datos\[6\] " "Bidir \"bus_datos\[6\]\" has no driver" {  } { { "U_Control.vhd" "" { Text "C:/Users/hugoa/Desktop/Arqui2/PilaArquitecturaRISC_Practica2/U_Control.vhd" 23 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1637386064500 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "bus_datos\[7\] " "Bidir \"bus_datos\[7\]\" has no driver" {  } { { "U_Control.vhd" "" { Text "C:/Users/hugoa/Desktop/Arqui2/PilaArquitecturaRISC_Practica2/U_Control.vhd" 23 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1637386064500 ""}  } {  } 0 13039 "The following bidir pins have no drivers" 0 0 "" 0 -1 1637386064500 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "bus_dir\[0\] GND " "Pin \"bus_dir\[0\]\" is stuck at GND" {  } { { "U_Control.vhd" "" { Text "C:/Users/hugoa/Desktop/Arqui2/PilaArquitecturaRISC_Practica2/U_Control.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1637386064554 "|U_Control|bus_dir[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "bus_dir\[1\] GND " "Pin \"bus_dir\[1\]\" is stuck at GND" {  } { { "U_Control.vhd" "" { Text "C:/Users/hugoa/Desktop/Arqui2/PilaArquitecturaRISC_Practica2/U_Control.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1637386064554 "|U_Control|bus_dir[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "bus_dir\[2\] GND " "Pin \"bus_dir\[2\]\" is stuck at GND" {  } { { "U_Control.vhd" "" { Text "C:/Users/hugoa/Desktop/Arqui2/PilaArquitecturaRISC_Practica2/U_Control.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1637386064554 "|U_Control|bus_dir[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "bus_dir\[3\] GND " "Pin \"bus_dir\[3\]\" is stuck at GND" {  } { { "U_Control.vhd" "" { Text "C:/Users/hugoa/Desktop/Arqui2/PilaArquitecturaRISC_Practica2/U_Control.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1637386064554 "|U_Control|bus_dir[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "bus_dir\[4\] GND " "Pin \"bus_dir\[4\]\" is stuck at GND" {  } { { "U_Control.vhd" "" { Text "C:/Users/hugoa/Desktop/Arqui2/PilaArquitecturaRISC_Practica2/U_Control.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1637386064554 "|U_Control|bus_dir[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "bus_dir\[5\] GND " "Pin \"bus_dir\[5\]\" is stuck at GND" {  } { { "U_Control.vhd" "" { Text "C:/Users/hugoa/Desktop/Arqui2/PilaArquitecturaRISC_Practica2/U_Control.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1637386064554 "|U_Control|bus_dir[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "bus_dir\[6\] GND " "Pin \"bus_dir\[6\]\" is stuck at GND" {  } { { "U_Control.vhd" "" { Text "C:/Users/hugoa/Desktop/Arqui2/PilaArquitecturaRISC_Practica2/U_Control.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1637386064554 "|U_Control|bus_dir[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "bus_dir\[7\] GND " "Pin \"bus_dir\[7\]\" is stuck at GND" {  } { { "U_Control.vhd" "" { Text "C:/Users/hugoa/Desktop/Arqui2/PilaArquitecturaRISC_Practica2/U_Control.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1637386064554 "|U_Control|bus_dir[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "bus_dir\[8\] GND " "Pin \"bus_dir\[8\]\" is stuck at GND" {  } { { "U_Control.vhd" "" { Text "C:/Users/hugoa/Desktop/Arqui2/PilaArquitecturaRISC_Practica2/U_Control.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1637386064554 "|U_Control|bus_dir[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "bus_dir\[9\] GND " "Pin \"bus_dir\[9\]\" is stuck at GND" {  } { { "U_Control.vhd" "" { Text "C:/Users/hugoa/Desktop/Arqui2/PilaArquitecturaRISC_Practica2/U_Control.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1637386064554 "|U_Control|bus_dir[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "bus_dir\[10\] GND " "Pin \"bus_dir\[10\]\" is stuck at GND" {  } { { "U_Control.vhd" "" { Text "C:/Users/hugoa/Desktop/Arqui2/PilaArquitecturaRISC_Practica2/U_Control.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1637386064554 "|U_Control|bus_dir[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "bus_dir\[11\] GND " "Pin \"bus_dir\[11\]\" is stuck at GND" {  } { { "U_Control.vhd" "" { Text "C:/Users/hugoa/Desktop/Arqui2/PilaArquitecturaRISC_Practica2/U_Control.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1637386064554 "|U_Control|bus_dir[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "bus_dir\[12\] GND " "Pin \"bus_dir\[12\]\" is stuck at GND" {  } { { "U_Control.vhd" "" { Text "C:/Users/hugoa/Desktop/Arqui2/PilaArquitecturaRISC_Practica2/U_Control.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1637386064554 "|U_Control|bus_dir[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "bus_dir\[13\] GND " "Pin \"bus_dir\[13\]\" is stuck at GND" {  } { { "U_Control.vhd" "" { Text "C:/Users/hugoa/Desktop/Arqui2/PilaArquitecturaRISC_Practica2/U_Control.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1637386064554 "|U_Control|bus_dir[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "bus_dir\[14\] GND " "Pin \"bus_dir\[14\]\" is stuck at GND" {  } { { "U_Control.vhd" "" { Text "C:/Users/hugoa/Desktop/Arqui2/PilaArquitecturaRISC_Practica2/U_Control.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1637386064554 "|U_Control|bus_dir[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "bus_dir\[15\] GND " "Pin \"bus_dir\[15\]\" is stuck at GND" {  } { { "U_Control.vhd" "" { Text "C:/Users/hugoa/Desktop/Arqui2/PilaArquitecturaRISC_Practica2/U_Control.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1637386064554 "|U_Control|bus_dir[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "bus_dir\[16\] GND " "Pin \"bus_dir\[16\]\" is stuck at GND" {  } { { "U_Control.vhd" "" { Text "C:/Users/hugoa/Desktop/Arqui2/PilaArquitecturaRISC_Practica2/U_Control.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1637386064554 "|U_Control|bus_dir[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "bus_dir\[17\] GND " "Pin \"bus_dir\[17\]\" is stuck at GND" {  } { { "U_Control.vhd" "" { Text "C:/Users/hugoa/Desktop/Arqui2/PilaArquitecturaRISC_Practica2/U_Control.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1637386064554 "|U_Control|bus_dir[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "bus_dir\[18\] GND " "Pin \"bus_dir\[18\]\" is stuck at GND" {  } { { "U_Control.vhd" "" { Text "C:/Users/hugoa/Desktop/Arqui2/PilaArquitecturaRISC_Practica2/U_Control.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1637386064554 "|U_Control|bus_dir[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "bus_dir\[19\] GND " "Pin \"bus_dir\[19\]\" is stuck at GND" {  } { { "U_Control.vhd" "" { Text "C:/Users/hugoa/Desktop/Arqui2/PilaArquitecturaRISC_Practica2/U_Control.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1637386064554 "|U_Control|bus_dir[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "bus_ctrl\[0\] GND " "Pin \"bus_ctrl\[0\]\" is stuck at GND" {  } { { "U_Control.vhd" "" { Text "C:/Users/hugoa/Desktop/Arqui2/PilaArquitecturaRISC_Practica2/U_Control.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1637386064554 "|U_Control|bus_ctrl[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "bus_ctrl\[1\] GND " "Pin \"bus_ctrl\[1\]\" is stuck at GND" {  } { { "U_Control.vhd" "" { Text "C:/Users/hugoa/Desktop/Arqui2/PilaArquitecturaRISC_Practica2/U_Control.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1637386064554 "|U_Control|bus_ctrl[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "bus_ctrl\[2\] GND " "Pin \"bus_ctrl\[2\]\" is stuck at GND" {  } { { "U_Control.vhd" "" { Text "C:/Users/hugoa/Desktop/Arqui2/PilaArquitecturaRISC_Practica2/U_Control.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1637386064554 "|U_Control|bus_ctrl[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "bus_ctrl\[3\] GND " "Pin \"bus_ctrl\[3\]\" is stuck at GND" {  } { { "U_Control.vhd" "" { Text "C:/Users/hugoa/Desktop/Arqui2/PilaArquitecturaRISC_Practica2/U_Control.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1637386064554 "|U_Control|bus_ctrl[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "bus_ctrl\[4\] GND " "Pin \"bus_ctrl\[4\]\" is stuck at GND" {  } { { "U_Control.vhd" "" { Text "C:/Users/hugoa/Desktop/Arqui2/PilaArquitecturaRISC_Practica2/U_Control.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1637386064554 "|U_Control|bus_ctrl[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Disp_7sg\[14\] GND " "Pin \"Disp_7sg\[14\]\" is stuck at GND" {  } { { "U_Control.vhd" "" { Text "C:/Users/hugoa/Desktop/Arqui2/PilaArquitecturaRISC_Practica2/U_Control.vhd" 111 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1637386064554 "|U_Control|Disp_7sg[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Disp_7sg\[15\] GND " "Pin \"Disp_7sg\[15\]\" is stuck at GND" {  } { { "U_Control.vhd" "" { Text "C:/Users/hugoa/Desktop/Arqui2/PilaArquitecturaRISC_Practica2/U_Control.vhd" 111 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1637386064554 "|U_Control|Disp_7sg[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Disp_7sg\[16\] GND " "Pin \"Disp_7sg\[16\]\" is stuck at GND" {  } { { "U_Control.vhd" "" { Text "C:/Users/hugoa/Desktop/Arqui2/PilaArquitecturaRISC_Practica2/U_Control.vhd" 111 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1637386064554 "|U_Control|Disp_7sg[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Disp_7sg\[17\] GND " "Pin \"Disp_7sg\[17\]\" is stuck at GND" {  } { { "U_Control.vhd" "" { Text "C:/Users/hugoa/Desktop/Arqui2/PilaArquitecturaRISC_Practica2/U_Control.vhd" 111 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1637386064554 "|U_Control|Disp_7sg[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Disp_7sg\[18\] GND " "Pin \"Disp_7sg\[18\]\" is stuck at GND" {  } { { "U_Control.vhd" "" { Text "C:/Users/hugoa/Desktop/Arqui2/PilaArquitecturaRISC_Practica2/U_Control.vhd" 111 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1637386064554 "|U_Control|Disp_7sg[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Disp_7sg\[19\] GND " "Pin \"Disp_7sg\[19\]\" is stuck at GND" {  } { { "U_Control.vhd" "" { Text "C:/Users/hugoa/Desktop/Arqui2/PilaArquitecturaRISC_Practica2/U_Control.vhd" 111 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1637386064554 "|U_Control|Disp_7sg[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Disp_7sg\[20\] VCC " "Pin \"Disp_7sg\[20\]\" is stuck at VCC" {  } { { "U_Control.vhd" "" { Text "C:/Users/hugoa/Desktop/Arqui2/PilaArquitecturaRISC_Practica2/U_Control.vhd" 111 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1637386064554 "|U_Control|Disp_7sg[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Disp_7sg\[21\] GND " "Pin \"Disp_7sg\[21\]\" is stuck at GND" {  } { { "U_Control.vhd" "" { Text "C:/Users/hugoa/Desktop/Arqui2/PilaArquitecturaRISC_Practica2/U_Control.vhd" 111 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1637386064554 "|U_Control|Disp_7sg[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Disp_7sg\[22\] GND " "Pin \"Disp_7sg\[22\]\" is stuck at GND" {  } { { "U_Control.vhd" "" { Text "C:/Users/hugoa/Desktop/Arqui2/PilaArquitecturaRISC_Practica2/U_Control.vhd" 111 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1637386064554 "|U_Control|Disp_7sg[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Disp_7sg\[23\] GND " "Pin \"Disp_7sg\[23\]\" is stuck at GND" {  } { { "U_Control.vhd" "" { Text "C:/Users/hugoa/Desktop/Arqui2/PilaArquitecturaRISC_Practica2/U_Control.vhd" 111 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1637386064554 "|U_Control|Disp_7sg[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Disp_7sg\[24\] GND " "Pin \"Disp_7sg\[24\]\" is stuck at GND" {  } { { "U_Control.vhd" "" { Text "C:/Users/hugoa/Desktop/Arqui2/PilaArquitecturaRISC_Practica2/U_Control.vhd" 111 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1637386064554 "|U_Control|Disp_7sg[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Disp_7sg\[25\] GND " "Pin \"Disp_7sg\[25\]\" is stuck at GND" {  } { { "U_Control.vhd" "" { Text "C:/Users/hugoa/Desktop/Arqui2/PilaArquitecturaRISC_Practica2/U_Control.vhd" 111 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1637386064554 "|U_Control|Disp_7sg[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Disp_7sg\[26\] GND " "Pin \"Disp_7sg\[26\]\" is stuck at GND" {  } { { "U_Control.vhd" "" { Text "C:/Users/hugoa/Desktop/Arqui2/PilaArquitecturaRISC_Practica2/U_Control.vhd" 111 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1637386064554 "|U_Control|Disp_7sg[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Disp_7sg\[27\] VCC " "Pin \"Disp_7sg\[27\]\" is stuck at VCC" {  } { { "U_Control.vhd" "" { Text "C:/Users/hugoa/Desktop/Arqui2/PilaArquitecturaRISC_Practica2/U_Control.vhd" 111 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1637386064554 "|U_Control|Disp_7sg[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Disp_7sg\[28\] GND " "Pin \"Disp_7sg\[28\]\" is stuck at GND" {  } { { "U_Control.vhd" "" { Text "C:/Users/hugoa/Desktop/Arqui2/PilaArquitecturaRISC_Practica2/U_Control.vhd" 111 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1637386064554 "|U_Control|Disp_7sg[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Disp_7sg\[29\] GND " "Pin \"Disp_7sg\[29\]\" is stuck at GND" {  } { { "U_Control.vhd" "" { Text "C:/Users/hugoa/Desktop/Arqui2/PilaArquitecturaRISC_Practica2/U_Control.vhd" 111 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1637386064554 "|U_Control|Disp_7sg[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Disp_7sg\[30\] GND " "Pin \"Disp_7sg\[30\]\" is stuck at GND" {  } { { "U_Control.vhd" "" { Text "C:/Users/hugoa/Desktop/Arqui2/PilaArquitecturaRISC_Practica2/U_Control.vhd" 111 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1637386064554 "|U_Control|Disp_7sg[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Disp_7sg\[31\] GND " "Pin \"Disp_7sg\[31\]\" is stuck at GND" {  } { { "U_Control.vhd" "" { Text "C:/Users/hugoa/Desktop/Arqui2/PilaArquitecturaRISC_Practica2/U_Control.vhd" 111 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1637386064554 "|U_Control|Disp_7sg[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Disp_7sg\[32\] GND " "Pin \"Disp_7sg\[32\]\" is stuck at GND" {  } { { "U_Control.vhd" "" { Text "C:/Users/hugoa/Desktop/Arqui2/PilaArquitecturaRISC_Practica2/U_Control.vhd" 111 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1637386064554 "|U_Control|Disp_7sg[32]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Disp_7sg\[33\] GND " "Pin \"Disp_7sg\[33\]\" is stuck at GND" {  } { { "U_Control.vhd" "" { Text "C:/Users/hugoa/Desktop/Arqui2/PilaArquitecturaRISC_Practica2/U_Control.vhd" 111 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1637386064554 "|U_Control|Disp_7sg[33]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Disp_7sg\[34\] VCC " "Pin \"Disp_7sg\[34\]\" is stuck at VCC" {  } { { "U_Control.vhd" "" { Text "C:/Users/hugoa/Desktop/Arqui2/PilaArquitecturaRISC_Practica2/U_Control.vhd" 111 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1637386064554 "|U_Control|Disp_7sg[34]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Disp_7sg\[35\] GND " "Pin \"Disp_7sg\[35\]\" is stuck at GND" {  } { { "U_Control.vhd" "" { Text "C:/Users/hugoa/Desktop/Arqui2/PilaArquitecturaRISC_Practica2/U_Control.vhd" 111 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1637386064554 "|U_Control|Disp_7sg[35]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Disp_7sg\[36\] GND " "Pin \"Disp_7sg\[36\]\" is stuck at GND" {  } { { "U_Control.vhd" "" { Text "C:/Users/hugoa/Desktop/Arqui2/PilaArquitecturaRISC_Practica2/U_Control.vhd" 111 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1637386064554 "|U_Control|Disp_7sg[36]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Disp_7sg\[37\] GND " "Pin \"Disp_7sg\[37\]\" is stuck at GND" {  } { { "U_Control.vhd" "" { Text "C:/Users/hugoa/Desktop/Arqui2/PilaArquitecturaRISC_Practica2/U_Control.vhd" 111 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1637386064554 "|U_Control|Disp_7sg[37]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Disp_7sg\[38\] GND " "Pin \"Disp_7sg\[38\]\" is stuck at GND" {  } { { "U_Control.vhd" "" { Text "C:/Users/hugoa/Desktop/Arqui2/PilaArquitecturaRISC_Practica2/U_Control.vhd" 111 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1637386064554 "|U_Control|Disp_7sg[38]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Disp_7sg\[39\] GND " "Pin \"Disp_7sg\[39\]\" is stuck at GND" {  } { { "U_Control.vhd" "" { Text "C:/Users/hugoa/Desktop/Arqui2/PilaArquitecturaRISC_Practica2/U_Control.vhd" 111 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1637386064554 "|U_Control|Disp_7sg[39]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Disp_7sg\[40\] GND " "Pin \"Disp_7sg\[40\]\" is stuck at GND" {  } { { "U_Control.vhd" "" { Text "C:/Users/hugoa/Desktop/Arqui2/PilaArquitecturaRISC_Practica2/U_Control.vhd" 111 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1637386064554 "|U_Control|Disp_7sg[40]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Disp_7sg\[41\] VCC " "Pin \"Disp_7sg\[41\]\" is stuck at VCC" {  } { { "U_Control.vhd" "" { Text "C:/Users/hugoa/Desktop/Arqui2/PilaArquitecturaRISC_Practica2/U_Control.vhd" 111 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1637386064554 "|U_Control|Disp_7sg[41]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1 1637386064554 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "" 0 -1 1637386064704 ""}
{ "Critical Warning" "WAMERGE_GLOBAL_NO_SOURCE_CONNECTED_TO_GND" "work.ALU_UC.aux_10_ " "Net \"work.ALU_UC.aux_10_\" has a missing source. The net will be connected to GND and its default value will be ignored." {  } {  } 1 35046 "Net \"%1!s!\" has a missing source. The net will be connected to GND and its default value will be ignored." 0 0 "" 0 -1 1637386065092 ""}
{ "Critical Warning" "WAMERGE_GLOBAL_NO_SOURCE_CONNECTED_TO_GND" "work.ALU_UC.aux_11_ " "Net \"work.ALU_UC.aux_11_\" has a missing source. The net will be connected to GND and its default value will be ignored." {  } {  } 1 35046 "Net \"%1!s!\" has a missing source. The net will be connected to GND and its default value will be ignored." 0 0 "" 0 -1 1637386065092 ""}
{ "Critical Warning" "WAMERGE_GLOBAL_NO_SOURCE_CONNECTED_TO_GND" "work.ALU_UC.aux_12_ " "Net \"work.ALU_UC.aux_12_\" has a missing source. The net will be connected to GND and its default value will be ignored." {  } {  } 1 35046 "Net \"%1!s!\" has a missing source. The net will be connected to GND and its default value will be ignored." 0 0 "" 0 -1 1637386065092 ""}
{ "Critical Warning" "WAMERGE_GLOBAL_NO_SOURCE_CONNECTED_TO_GND" "work.ALU_UC.aux_13_ " "Net \"work.ALU_UC.aux_13_\" has a missing source. The net will be connected to GND and its default value will be ignored." {  } {  } 1 35046 "Net \"%1!s!\" has a missing source. The net will be connected to GND and its default value will be ignored." 0 0 "" 0 -1 1637386065092 ""}
{ "Critical Warning" "WAMERGE_GLOBAL_NO_SOURCE_CONNECTED_TO_GND" "work.ALU_UC.aux_14_ " "Net \"work.ALU_UC.aux_14_\" has a missing source. The net will be connected to GND and its default value will be ignored." {  } {  } 1 35046 "Net \"%1!s!\" has a missing source. The net will be connected to GND and its default value will be ignored." 0 0 "" 0 -1 1637386065092 ""}
{ "Critical Warning" "WAMERGE_GLOBAL_NO_SOURCE_CONNECTED_TO_GND" "work.ALU_UC.aux_15_ " "Net \"work.ALU_UC.aux_15_\" has a missing source. The net will be connected to GND and its default value will be ignored." {  } {  } 1 35046 "Net \"%1!s!\" has a missing source. The net will be connected to GND and its default value will be ignored." 0 0 "" 0 -1 1637386065092 ""}
{ "Critical Warning" "WAMERGE_GLOBAL_NO_SOURCE_CONNECTED_TO_GND" "work.ALU_UC.aux_8_ " "Net \"work.ALU_UC.aux_8_\" has a missing source. The net will be connected to GND and its default value will be ignored." {  } {  } 1 35046 "Net \"%1!s!\" has a missing source. The net will be connected to GND and its default value will be ignored." 0 0 "" 0 -1 1637386065092 ""}
{ "Critical Warning" "WAMERGE_GLOBAL_NO_SOURCE_CONNECTED_TO_GND" "work.ALU_UC.aux_9_ " "Net \"work.ALU_UC.aux_9_\" has a missing source. The net will be connected to GND and its default value will be ignored." {  } {  } 1 35046 "Net \"%1!s!\" has a missing source. The net will be connected to GND and its default value will be ignored." 0 0 "" 0 -1 1637386065092 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "" 0 -1 1637386065101 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1 1637386065101 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "196 " "Implemented 196 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1637386065206 ""} { "Info" "ICUT_CUT_TM_OPINS" "84 " "Implemented 84 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1637386065206 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "8 " "Implemented 8 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "" 0 -1 1637386065206 ""} { "Info" "ICUT_CUT_TM_LCELLS" "89 " "Implemented 89 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1 1637386065206 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1637386065206 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 87 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 87 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4627 " "Peak virtual memory: 4627 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1637386065254 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 19 23:27:45 2021 " "Processing ended: Fri Nov 19 23:27:45 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1637386065254 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1637386065254 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1637386065254 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1637386065254 ""}
