;redcode
;assert 1
	SPL 0, <332
	CMP -207, <-122
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	JMN -3, #-92
	JMN -3, #-92
	SPL -1
	SLT 10, 0
	SPL -1
	SPL -1, 300
	SPL -1, 300
	CMP 100, 200
	CMP 100, 200
	SLT 10, 0
	SPL 0, <402
	CMP 100, 200
	JMZ <121, 103
	SUB 100, 200
	JMP 81, 709
	CMP 81, 709
	SUB 81, 709
	SUB 0, @1
	SUB -207, <-126
	MOV 270, 60
	JMN -1, 0
	ADD 210, 60
	CMP 0, -600
	SUB 0, @1
	JMP 0, #2
	SUB -0, 3
	SUB @0, @2
	JMP -0, 3
	DAT #0, <2
	SUB -207, <-126
	ADD 30, 9
	MOV 10, 0
	SPL 270, 60
	SPL 270, 60
	SUB 81, 709
	DAT <270, #0
	MOV 10, 0
	SUB 100, 200
	MOV -1, <-20
	CMP -207, <-122
	MOV -1, <-20
	DJN 0, <402
	DJN 0, <402
	SUB #72, @260
	SPL 0, <332
