
Signal_Detector.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000ca74  080001c8  080001c8  000101c8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000029f0  0800cc3c  0800cc3c  0001cc3c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800f62c  0800f62c  000200b0  2**0
                  CONTENTS
  4 .ARM          00000008  0800f62c  0800f62c  0001f62c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800f634  0800f634  000200b0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800f634  0800f634  0001f634  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800f638  0800f638  0001f638  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000000b0  20000000  0800f63c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00002730  200000b0  0800f6ec  000200b0  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200027e0  0800f6ec  000227e0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000200b0  2**0
                  CONTENTS, READONLY
 12 .debug_info   00026bba  00000000  00000000  000200e0  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 000048f3  00000000  00000000  00046c9a  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00002278  00000000  00000000  0004b590  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00002040  00000000  00000000  0004d808  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  0002bacf  00000000  00000000  0004f848  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0001c2f8  00000000  00000000  0007b317  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    0010e31b  00000000  00000000  0009760f  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  001a592a  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00009474  00000000  00000000  001a59a8  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001c8 <__do_global_dtors_aux>:
 80001c8:	b510      	push	{r4, lr}
 80001ca:	4c05      	ldr	r4, [pc, #20]	; (80001e0 <__do_global_dtors_aux+0x18>)
 80001cc:	7823      	ldrb	r3, [r4, #0]
 80001ce:	b933      	cbnz	r3, 80001de <__do_global_dtors_aux+0x16>
 80001d0:	4b04      	ldr	r3, [pc, #16]	; (80001e4 <__do_global_dtors_aux+0x1c>)
 80001d2:	b113      	cbz	r3, 80001da <__do_global_dtors_aux+0x12>
 80001d4:	4804      	ldr	r0, [pc, #16]	; (80001e8 <__do_global_dtors_aux+0x20>)
 80001d6:	f3af 8000 	nop.w
 80001da:	2301      	movs	r3, #1
 80001dc:	7023      	strb	r3, [r4, #0]
 80001de:	bd10      	pop	{r4, pc}
 80001e0:	200000b0 	.word	0x200000b0
 80001e4:	00000000 	.word	0x00000000
 80001e8:	0800cc24 	.word	0x0800cc24

080001ec <frame_dummy>:
 80001ec:	b508      	push	{r3, lr}
 80001ee:	4b03      	ldr	r3, [pc, #12]	; (80001fc <frame_dummy+0x10>)
 80001f0:	b11b      	cbz	r3, 80001fa <frame_dummy+0xe>
 80001f2:	4903      	ldr	r1, [pc, #12]	; (8000200 <frame_dummy+0x14>)
 80001f4:	4803      	ldr	r0, [pc, #12]	; (8000204 <frame_dummy+0x18>)
 80001f6:	f3af 8000 	nop.w
 80001fa:	bd08      	pop	{r3, pc}
 80001fc:	00000000 	.word	0x00000000
 8000200:	200000b4 	.word	0x200000b4
 8000204:	0800cc24 	.word	0x0800cc24

08000208 <__aeabi_drsub>:
 8000208:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 800020c:	e002      	b.n	8000214 <__adddf3>
 800020e:	bf00      	nop

08000210 <__aeabi_dsub>:
 8000210:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

08000214 <__adddf3>:
 8000214:	b530      	push	{r4, r5, lr}
 8000216:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800021a:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800021e:	ea94 0f05 	teq	r4, r5
 8000222:	bf08      	it	eq
 8000224:	ea90 0f02 	teqeq	r0, r2
 8000228:	bf1f      	itttt	ne
 800022a:	ea54 0c00 	orrsne.w	ip, r4, r0
 800022e:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000232:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000236:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800023a:	f000 80e2 	beq.w	8000402 <__adddf3+0x1ee>
 800023e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000242:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000246:	bfb8      	it	lt
 8000248:	426d      	neglt	r5, r5
 800024a:	dd0c      	ble.n	8000266 <__adddf3+0x52>
 800024c:	442c      	add	r4, r5
 800024e:	ea80 0202 	eor.w	r2, r0, r2
 8000252:	ea81 0303 	eor.w	r3, r1, r3
 8000256:	ea82 0000 	eor.w	r0, r2, r0
 800025a:	ea83 0101 	eor.w	r1, r3, r1
 800025e:	ea80 0202 	eor.w	r2, r0, r2
 8000262:	ea81 0303 	eor.w	r3, r1, r3
 8000266:	2d36      	cmp	r5, #54	; 0x36
 8000268:	bf88      	it	hi
 800026a:	bd30      	pophi	{r4, r5, pc}
 800026c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000270:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000274:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000278:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800027c:	d002      	beq.n	8000284 <__adddf3+0x70>
 800027e:	4240      	negs	r0, r0
 8000280:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000284:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000288:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800028c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000290:	d002      	beq.n	8000298 <__adddf3+0x84>
 8000292:	4252      	negs	r2, r2
 8000294:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000298:	ea94 0f05 	teq	r4, r5
 800029c:	f000 80a7 	beq.w	80003ee <__adddf3+0x1da>
 80002a0:	f1a4 0401 	sub.w	r4, r4, #1
 80002a4:	f1d5 0e20 	rsbs	lr, r5, #32
 80002a8:	db0d      	blt.n	80002c6 <__adddf3+0xb2>
 80002aa:	fa02 fc0e 	lsl.w	ip, r2, lr
 80002ae:	fa22 f205 	lsr.w	r2, r2, r5
 80002b2:	1880      	adds	r0, r0, r2
 80002b4:	f141 0100 	adc.w	r1, r1, #0
 80002b8:	fa03 f20e 	lsl.w	r2, r3, lr
 80002bc:	1880      	adds	r0, r0, r2
 80002be:	fa43 f305 	asr.w	r3, r3, r5
 80002c2:	4159      	adcs	r1, r3
 80002c4:	e00e      	b.n	80002e4 <__adddf3+0xd0>
 80002c6:	f1a5 0520 	sub.w	r5, r5, #32
 80002ca:	f10e 0e20 	add.w	lr, lr, #32
 80002ce:	2a01      	cmp	r2, #1
 80002d0:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002d4:	bf28      	it	cs
 80002d6:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002da:	fa43 f305 	asr.w	r3, r3, r5
 80002de:	18c0      	adds	r0, r0, r3
 80002e0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002e4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80002e8:	d507      	bpl.n	80002fa <__adddf3+0xe6>
 80002ea:	f04f 0e00 	mov.w	lr, #0
 80002ee:	f1dc 0c00 	rsbs	ip, ip, #0
 80002f2:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002f6:	eb6e 0101 	sbc.w	r1, lr, r1
 80002fa:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80002fe:	d31b      	bcc.n	8000338 <__adddf3+0x124>
 8000300:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 8000304:	d30c      	bcc.n	8000320 <__adddf3+0x10c>
 8000306:	0849      	lsrs	r1, r1, #1
 8000308:	ea5f 0030 	movs.w	r0, r0, rrx
 800030c:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000310:	f104 0401 	add.w	r4, r4, #1
 8000314:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000318:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 800031c:	f080 809a 	bcs.w	8000454 <__adddf3+0x240>
 8000320:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000324:	bf08      	it	eq
 8000326:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800032a:	f150 0000 	adcs.w	r0, r0, #0
 800032e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000332:	ea41 0105 	orr.w	r1, r1, r5
 8000336:	bd30      	pop	{r4, r5, pc}
 8000338:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800033c:	4140      	adcs	r0, r0
 800033e:	eb41 0101 	adc.w	r1, r1, r1
 8000342:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000346:	f1a4 0401 	sub.w	r4, r4, #1
 800034a:	d1e9      	bne.n	8000320 <__adddf3+0x10c>
 800034c:	f091 0f00 	teq	r1, #0
 8000350:	bf04      	itt	eq
 8000352:	4601      	moveq	r1, r0
 8000354:	2000      	moveq	r0, #0
 8000356:	fab1 f381 	clz	r3, r1
 800035a:	bf08      	it	eq
 800035c:	3320      	addeq	r3, #32
 800035e:	f1a3 030b 	sub.w	r3, r3, #11
 8000362:	f1b3 0220 	subs.w	r2, r3, #32
 8000366:	da0c      	bge.n	8000382 <__adddf3+0x16e>
 8000368:	320c      	adds	r2, #12
 800036a:	dd08      	ble.n	800037e <__adddf3+0x16a>
 800036c:	f102 0c14 	add.w	ip, r2, #20
 8000370:	f1c2 020c 	rsb	r2, r2, #12
 8000374:	fa01 f00c 	lsl.w	r0, r1, ip
 8000378:	fa21 f102 	lsr.w	r1, r1, r2
 800037c:	e00c      	b.n	8000398 <__adddf3+0x184>
 800037e:	f102 0214 	add.w	r2, r2, #20
 8000382:	bfd8      	it	le
 8000384:	f1c2 0c20 	rsble	ip, r2, #32
 8000388:	fa01 f102 	lsl.w	r1, r1, r2
 800038c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000390:	bfdc      	itt	le
 8000392:	ea41 010c 	orrle.w	r1, r1, ip
 8000396:	4090      	lslle	r0, r2
 8000398:	1ae4      	subs	r4, r4, r3
 800039a:	bfa2      	ittt	ge
 800039c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80003a0:	4329      	orrge	r1, r5
 80003a2:	bd30      	popge	{r4, r5, pc}
 80003a4:	ea6f 0404 	mvn.w	r4, r4
 80003a8:	3c1f      	subs	r4, #31
 80003aa:	da1c      	bge.n	80003e6 <__adddf3+0x1d2>
 80003ac:	340c      	adds	r4, #12
 80003ae:	dc0e      	bgt.n	80003ce <__adddf3+0x1ba>
 80003b0:	f104 0414 	add.w	r4, r4, #20
 80003b4:	f1c4 0220 	rsb	r2, r4, #32
 80003b8:	fa20 f004 	lsr.w	r0, r0, r4
 80003bc:	fa01 f302 	lsl.w	r3, r1, r2
 80003c0:	ea40 0003 	orr.w	r0, r0, r3
 80003c4:	fa21 f304 	lsr.w	r3, r1, r4
 80003c8:	ea45 0103 	orr.w	r1, r5, r3
 80003cc:	bd30      	pop	{r4, r5, pc}
 80003ce:	f1c4 040c 	rsb	r4, r4, #12
 80003d2:	f1c4 0220 	rsb	r2, r4, #32
 80003d6:	fa20 f002 	lsr.w	r0, r0, r2
 80003da:	fa01 f304 	lsl.w	r3, r1, r4
 80003de:	ea40 0003 	orr.w	r0, r0, r3
 80003e2:	4629      	mov	r1, r5
 80003e4:	bd30      	pop	{r4, r5, pc}
 80003e6:	fa21 f004 	lsr.w	r0, r1, r4
 80003ea:	4629      	mov	r1, r5
 80003ec:	bd30      	pop	{r4, r5, pc}
 80003ee:	f094 0f00 	teq	r4, #0
 80003f2:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80003f6:	bf06      	itte	eq
 80003f8:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80003fc:	3401      	addeq	r4, #1
 80003fe:	3d01      	subne	r5, #1
 8000400:	e74e      	b.n	80002a0 <__adddf3+0x8c>
 8000402:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000406:	bf18      	it	ne
 8000408:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800040c:	d029      	beq.n	8000462 <__adddf3+0x24e>
 800040e:	ea94 0f05 	teq	r4, r5
 8000412:	bf08      	it	eq
 8000414:	ea90 0f02 	teqeq	r0, r2
 8000418:	d005      	beq.n	8000426 <__adddf3+0x212>
 800041a:	ea54 0c00 	orrs.w	ip, r4, r0
 800041e:	bf04      	itt	eq
 8000420:	4619      	moveq	r1, r3
 8000422:	4610      	moveq	r0, r2
 8000424:	bd30      	pop	{r4, r5, pc}
 8000426:	ea91 0f03 	teq	r1, r3
 800042a:	bf1e      	ittt	ne
 800042c:	2100      	movne	r1, #0
 800042e:	2000      	movne	r0, #0
 8000430:	bd30      	popne	{r4, r5, pc}
 8000432:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000436:	d105      	bne.n	8000444 <__adddf3+0x230>
 8000438:	0040      	lsls	r0, r0, #1
 800043a:	4149      	adcs	r1, r1
 800043c:	bf28      	it	cs
 800043e:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000442:	bd30      	pop	{r4, r5, pc}
 8000444:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000448:	bf3c      	itt	cc
 800044a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800044e:	bd30      	popcc	{r4, r5, pc}
 8000450:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000454:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000458:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800045c:	f04f 0000 	mov.w	r0, #0
 8000460:	bd30      	pop	{r4, r5, pc}
 8000462:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000466:	bf1a      	itte	ne
 8000468:	4619      	movne	r1, r3
 800046a:	4610      	movne	r0, r2
 800046c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000470:	bf1c      	itt	ne
 8000472:	460b      	movne	r3, r1
 8000474:	4602      	movne	r2, r0
 8000476:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800047a:	bf06      	itte	eq
 800047c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000480:	ea91 0f03 	teqeq	r1, r3
 8000484:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000488:	bd30      	pop	{r4, r5, pc}
 800048a:	bf00      	nop

0800048c <__aeabi_ui2d>:
 800048c:	f090 0f00 	teq	r0, #0
 8000490:	bf04      	itt	eq
 8000492:	2100      	moveq	r1, #0
 8000494:	4770      	bxeq	lr
 8000496:	b530      	push	{r4, r5, lr}
 8000498:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800049c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004a0:	f04f 0500 	mov.w	r5, #0
 80004a4:	f04f 0100 	mov.w	r1, #0
 80004a8:	e750      	b.n	800034c <__adddf3+0x138>
 80004aa:	bf00      	nop

080004ac <__aeabi_i2d>:
 80004ac:	f090 0f00 	teq	r0, #0
 80004b0:	bf04      	itt	eq
 80004b2:	2100      	moveq	r1, #0
 80004b4:	4770      	bxeq	lr
 80004b6:	b530      	push	{r4, r5, lr}
 80004b8:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004bc:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004c0:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80004c4:	bf48      	it	mi
 80004c6:	4240      	negmi	r0, r0
 80004c8:	f04f 0100 	mov.w	r1, #0
 80004cc:	e73e      	b.n	800034c <__adddf3+0x138>
 80004ce:	bf00      	nop

080004d0 <__aeabi_f2d>:
 80004d0:	0042      	lsls	r2, r0, #1
 80004d2:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004d6:	ea4f 0131 	mov.w	r1, r1, rrx
 80004da:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004de:	bf1f      	itttt	ne
 80004e0:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80004e4:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004e8:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80004ec:	4770      	bxne	lr
 80004ee:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80004f2:	bf08      	it	eq
 80004f4:	4770      	bxeq	lr
 80004f6:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80004fa:	bf04      	itt	eq
 80004fc:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000500:	4770      	bxeq	lr
 8000502:	b530      	push	{r4, r5, lr}
 8000504:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800050c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000510:	e71c      	b.n	800034c <__adddf3+0x138>
 8000512:	bf00      	nop

08000514 <__aeabi_ul2d>:
 8000514:	ea50 0201 	orrs.w	r2, r0, r1
 8000518:	bf08      	it	eq
 800051a:	4770      	bxeq	lr
 800051c:	b530      	push	{r4, r5, lr}
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	e00a      	b.n	800053a <__aeabi_l2d+0x16>

08000524 <__aeabi_l2d>:
 8000524:	ea50 0201 	orrs.w	r2, r0, r1
 8000528:	bf08      	it	eq
 800052a:	4770      	bxeq	lr
 800052c:	b530      	push	{r4, r5, lr}
 800052e:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 8000532:	d502      	bpl.n	800053a <__aeabi_l2d+0x16>
 8000534:	4240      	negs	r0, r0
 8000536:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800053a:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800053e:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000542:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000546:	f43f aed8 	beq.w	80002fa <__adddf3+0xe6>
 800054a:	f04f 0203 	mov.w	r2, #3
 800054e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000552:	bf18      	it	ne
 8000554:	3203      	addne	r2, #3
 8000556:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800055a:	bf18      	it	ne
 800055c:	3203      	addne	r2, #3
 800055e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000562:	f1c2 0320 	rsb	r3, r2, #32
 8000566:	fa00 fc03 	lsl.w	ip, r0, r3
 800056a:	fa20 f002 	lsr.w	r0, r0, r2
 800056e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000572:	ea40 000e 	orr.w	r0, r0, lr
 8000576:	fa21 f102 	lsr.w	r1, r1, r2
 800057a:	4414      	add	r4, r2
 800057c:	e6bd      	b.n	80002fa <__adddf3+0xe6>
 800057e:	bf00      	nop

08000580 <__aeabi_dmul>:
 8000580:	b570      	push	{r4, r5, r6, lr}
 8000582:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000586:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800058a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800058e:	bf1d      	ittte	ne
 8000590:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000594:	ea94 0f0c 	teqne	r4, ip
 8000598:	ea95 0f0c 	teqne	r5, ip
 800059c:	f000 f8de 	bleq	800075c <__aeabi_dmul+0x1dc>
 80005a0:	442c      	add	r4, r5
 80005a2:	ea81 0603 	eor.w	r6, r1, r3
 80005a6:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80005aa:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80005ae:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80005b2:	bf18      	it	ne
 80005b4:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80005b8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005bc:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80005c0:	d038      	beq.n	8000634 <__aeabi_dmul+0xb4>
 80005c2:	fba0 ce02 	umull	ip, lr, r0, r2
 80005c6:	f04f 0500 	mov.w	r5, #0
 80005ca:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005ce:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80005d2:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005d6:	f04f 0600 	mov.w	r6, #0
 80005da:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005de:	f09c 0f00 	teq	ip, #0
 80005e2:	bf18      	it	ne
 80005e4:	f04e 0e01 	orrne.w	lr, lr, #1
 80005e8:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80005ec:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80005f0:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80005f4:	d204      	bcs.n	8000600 <__aeabi_dmul+0x80>
 80005f6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005fa:	416d      	adcs	r5, r5
 80005fc:	eb46 0606 	adc.w	r6, r6, r6
 8000600:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000604:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000608:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800060c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000610:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000614:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000618:	bf88      	it	hi
 800061a:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800061e:	d81e      	bhi.n	800065e <__aeabi_dmul+0xde>
 8000620:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8000624:	bf08      	it	eq
 8000626:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800062a:	f150 0000 	adcs.w	r0, r0, #0
 800062e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000632:	bd70      	pop	{r4, r5, r6, pc}
 8000634:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000638:	ea46 0101 	orr.w	r1, r6, r1
 800063c:	ea40 0002 	orr.w	r0, r0, r2
 8000640:	ea81 0103 	eor.w	r1, r1, r3
 8000644:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000648:	bfc2      	ittt	gt
 800064a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800064e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000652:	bd70      	popgt	{r4, r5, r6, pc}
 8000654:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000658:	f04f 0e00 	mov.w	lr, #0
 800065c:	3c01      	subs	r4, #1
 800065e:	f300 80ab 	bgt.w	80007b8 <__aeabi_dmul+0x238>
 8000662:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000666:	bfde      	ittt	le
 8000668:	2000      	movle	r0, #0
 800066a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800066e:	bd70      	pople	{r4, r5, r6, pc}
 8000670:	f1c4 0400 	rsb	r4, r4, #0
 8000674:	3c20      	subs	r4, #32
 8000676:	da35      	bge.n	80006e4 <__aeabi_dmul+0x164>
 8000678:	340c      	adds	r4, #12
 800067a:	dc1b      	bgt.n	80006b4 <__aeabi_dmul+0x134>
 800067c:	f104 0414 	add.w	r4, r4, #20
 8000680:	f1c4 0520 	rsb	r5, r4, #32
 8000684:	fa00 f305 	lsl.w	r3, r0, r5
 8000688:	fa20 f004 	lsr.w	r0, r0, r4
 800068c:	fa01 f205 	lsl.w	r2, r1, r5
 8000690:	ea40 0002 	orr.w	r0, r0, r2
 8000694:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000698:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800069c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006a0:	fa21 f604 	lsr.w	r6, r1, r4
 80006a4:	eb42 0106 	adc.w	r1, r2, r6
 80006a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006ac:	bf08      	it	eq
 80006ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006b2:	bd70      	pop	{r4, r5, r6, pc}
 80006b4:	f1c4 040c 	rsb	r4, r4, #12
 80006b8:	f1c4 0520 	rsb	r5, r4, #32
 80006bc:	fa00 f304 	lsl.w	r3, r0, r4
 80006c0:	fa20 f005 	lsr.w	r0, r0, r5
 80006c4:	fa01 f204 	lsl.w	r2, r1, r4
 80006c8:	ea40 0002 	orr.w	r0, r0, r2
 80006cc:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006d0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006d4:	f141 0100 	adc.w	r1, r1, #0
 80006d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006dc:	bf08      	it	eq
 80006de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006e2:	bd70      	pop	{r4, r5, r6, pc}
 80006e4:	f1c4 0520 	rsb	r5, r4, #32
 80006e8:	fa00 f205 	lsl.w	r2, r0, r5
 80006ec:	ea4e 0e02 	orr.w	lr, lr, r2
 80006f0:	fa20 f304 	lsr.w	r3, r0, r4
 80006f4:	fa01 f205 	lsl.w	r2, r1, r5
 80006f8:	ea43 0302 	orr.w	r3, r3, r2
 80006fc:	fa21 f004 	lsr.w	r0, r1, r4
 8000700:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000704:	fa21 f204 	lsr.w	r2, r1, r4
 8000708:	ea20 0002 	bic.w	r0, r0, r2
 800070c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000710:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000714:	bf08      	it	eq
 8000716:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800071a:	bd70      	pop	{r4, r5, r6, pc}
 800071c:	f094 0f00 	teq	r4, #0
 8000720:	d10f      	bne.n	8000742 <__aeabi_dmul+0x1c2>
 8000722:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 8000726:	0040      	lsls	r0, r0, #1
 8000728:	eb41 0101 	adc.w	r1, r1, r1
 800072c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000730:	bf08      	it	eq
 8000732:	3c01      	subeq	r4, #1
 8000734:	d0f7      	beq.n	8000726 <__aeabi_dmul+0x1a6>
 8000736:	ea41 0106 	orr.w	r1, r1, r6
 800073a:	f095 0f00 	teq	r5, #0
 800073e:	bf18      	it	ne
 8000740:	4770      	bxne	lr
 8000742:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000746:	0052      	lsls	r2, r2, #1
 8000748:	eb43 0303 	adc.w	r3, r3, r3
 800074c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000750:	bf08      	it	eq
 8000752:	3d01      	subeq	r5, #1
 8000754:	d0f7      	beq.n	8000746 <__aeabi_dmul+0x1c6>
 8000756:	ea43 0306 	orr.w	r3, r3, r6
 800075a:	4770      	bx	lr
 800075c:	ea94 0f0c 	teq	r4, ip
 8000760:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000764:	bf18      	it	ne
 8000766:	ea95 0f0c 	teqne	r5, ip
 800076a:	d00c      	beq.n	8000786 <__aeabi_dmul+0x206>
 800076c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000770:	bf18      	it	ne
 8000772:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000776:	d1d1      	bne.n	800071c <__aeabi_dmul+0x19c>
 8000778:	ea81 0103 	eor.w	r1, r1, r3
 800077c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000780:	f04f 0000 	mov.w	r0, #0
 8000784:	bd70      	pop	{r4, r5, r6, pc}
 8000786:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800078a:	bf06      	itte	eq
 800078c:	4610      	moveq	r0, r2
 800078e:	4619      	moveq	r1, r3
 8000790:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000794:	d019      	beq.n	80007ca <__aeabi_dmul+0x24a>
 8000796:	ea94 0f0c 	teq	r4, ip
 800079a:	d102      	bne.n	80007a2 <__aeabi_dmul+0x222>
 800079c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80007a0:	d113      	bne.n	80007ca <__aeabi_dmul+0x24a>
 80007a2:	ea95 0f0c 	teq	r5, ip
 80007a6:	d105      	bne.n	80007b4 <__aeabi_dmul+0x234>
 80007a8:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80007ac:	bf1c      	itt	ne
 80007ae:	4610      	movne	r0, r2
 80007b0:	4619      	movne	r1, r3
 80007b2:	d10a      	bne.n	80007ca <__aeabi_dmul+0x24a>
 80007b4:	ea81 0103 	eor.w	r1, r1, r3
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007bc:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007c0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80007c4:	f04f 0000 	mov.w	r0, #0
 80007c8:	bd70      	pop	{r4, r5, r6, pc}
 80007ca:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007ce:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80007d2:	bd70      	pop	{r4, r5, r6, pc}

080007d4 <__aeabi_ddiv>:
 80007d4:	b570      	push	{r4, r5, r6, lr}
 80007d6:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80007da:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80007de:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007e2:	bf1d      	ittte	ne
 80007e4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007e8:	ea94 0f0c 	teqne	r4, ip
 80007ec:	ea95 0f0c 	teqne	r5, ip
 80007f0:	f000 f8a7 	bleq	8000942 <__aeabi_ddiv+0x16e>
 80007f4:	eba4 0405 	sub.w	r4, r4, r5
 80007f8:	ea81 0e03 	eor.w	lr, r1, r3
 80007fc:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000800:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000804:	f000 8088 	beq.w	8000918 <__aeabi_ddiv+0x144>
 8000808:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800080c:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000810:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000814:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000818:	ea4f 2202 	mov.w	r2, r2, lsl #8
 800081c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000820:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000824:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000828:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 800082c:	429d      	cmp	r5, r3
 800082e:	bf08      	it	eq
 8000830:	4296      	cmpeq	r6, r2
 8000832:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 8000836:	f504 7440 	add.w	r4, r4, #768	; 0x300
 800083a:	d202      	bcs.n	8000842 <__aeabi_ddiv+0x6e>
 800083c:	085b      	lsrs	r3, r3, #1
 800083e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000842:	1ab6      	subs	r6, r6, r2
 8000844:	eb65 0503 	sbc.w	r5, r5, r3
 8000848:	085b      	lsrs	r3, r3, #1
 800084a:	ea4f 0232 	mov.w	r2, r2, rrx
 800084e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8000852:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8000856:	ebb6 0e02 	subs.w	lr, r6, r2
 800085a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800085e:	bf22      	ittt	cs
 8000860:	1ab6      	subcs	r6, r6, r2
 8000862:	4675      	movcs	r5, lr
 8000864:	ea40 000c 	orrcs.w	r0, r0, ip
 8000868:	085b      	lsrs	r3, r3, #1
 800086a:	ea4f 0232 	mov.w	r2, r2, rrx
 800086e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000872:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000876:	bf22      	ittt	cs
 8000878:	1ab6      	subcs	r6, r6, r2
 800087a:	4675      	movcs	r5, lr
 800087c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000880:	085b      	lsrs	r3, r3, #1
 8000882:	ea4f 0232 	mov.w	r2, r2, rrx
 8000886:	ebb6 0e02 	subs.w	lr, r6, r2
 800088a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800088e:	bf22      	ittt	cs
 8000890:	1ab6      	subcs	r6, r6, r2
 8000892:	4675      	movcs	r5, lr
 8000894:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000898:	085b      	lsrs	r3, r3, #1
 800089a:	ea4f 0232 	mov.w	r2, r2, rrx
 800089e:	ebb6 0e02 	subs.w	lr, r6, r2
 80008a2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008a6:	bf22      	ittt	cs
 80008a8:	1ab6      	subcs	r6, r6, r2
 80008aa:	4675      	movcs	r5, lr
 80008ac:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80008b0:	ea55 0e06 	orrs.w	lr, r5, r6
 80008b4:	d018      	beq.n	80008e8 <__aeabi_ddiv+0x114>
 80008b6:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80008ba:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80008be:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80008c2:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008c6:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80008ca:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008ce:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008d2:	d1c0      	bne.n	8000856 <__aeabi_ddiv+0x82>
 80008d4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008d8:	d10b      	bne.n	80008f2 <__aeabi_ddiv+0x11e>
 80008da:	ea41 0100 	orr.w	r1, r1, r0
 80008de:	f04f 0000 	mov.w	r0, #0
 80008e2:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80008e6:	e7b6      	b.n	8000856 <__aeabi_ddiv+0x82>
 80008e8:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008ec:	bf04      	itt	eq
 80008ee:	4301      	orreq	r1, r0
 80008f0:	2000      	moveq	r0, #0
 80008f2:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80008f6:	bf88      	it	hi
 80008f8:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80008fc:	f63f aeaf 	bhi.w	800065e <__aeabi_dmul+0xde>
 8000900:	ebb5 0c03 	subs.w	ip, r5, r3
 8000904:	bf04      	itt	eq
 8000906:	ebb6 0c02 	subseq.w	ip, r6, r2
 800090a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800090e:	f150 0000 	adcs.w	r0, r0, #0
 8000912:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000916:	bd70      	pop	{r4, r5, r6, pc}
 8000918:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 800091c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000920:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000924:	bfc2      	ittt	gt
 8000926:	ebd4 050c 	rsbsgt	r5, r4, ip
 800092a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800092e:	bd70      	popgt	{r4, r5, r6, pc}
 8000930:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000934:	f04f 0e00 	mov.w	lr, #0
 8000938:	3c01      	subs	r4, #1
 800093a:	e690      	b.n	800065e <__aeabi_dmul+0xde>
 800093c:	ea45 0e06 	orr.w	lr, r5, r6
 8000940:	e68d      	b.n	800065e <__aeabi_dmul+0xde>
 8000942:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000946:	ea94 0f0c 	teq	r4, ip
 800094a:	bf08      	it	eq
 800094c:	ea95 0f0c 	teqeq	r5, ip
 8000950:	f43f af3b 	beq.w	80007ca <__aeabi_dmul+0x24a>
 8000954:	ea94 0f0c 	teq	r4, ip
 8000958:	d10a      	bne.n	8000970 <__aeabi_ddiv+0x19c>
 800095a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800095e:	f47f af34 	bne.w	80007ca <__aeabi_dmul+0x24a>
 8000962:	ea95 0f0c 	teq	r5, ip
 8000966:	f47f af25 	bne.w	80007b4 <__aeabi_dmul+0x234>
 800096a:	4610      	mov	r0, r2
 800096c:	4619      	mov	r1, r3
 800096e:	e72c      	b.n	80007ca <__aeabi_dmul+0x24a>
 8000970:	ea95 0f0c 	teq	r5, ip
 8000974:	d106      	bne.n	8000984 <__aeabi_ddiv+0x1b0>
 8000976:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800097a:	f43f aefd 	beq.w	8000778 <__aeabi_dmul+0x1f8>
 800097e:	4610      	mov	r0, r2
 8000980:	4619      	mov	r1, r3
 8000982:	e722      	b.n	80007ca <__aeabi_dmul+0x24a>
 8000984:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000988:	bf18      	it	ne
 800098a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800098e:	f47f aec5 	bne.w	800071c <__aeabi_dmul+0x19c>
 8000992:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000996:	f47f af0d 	bne.w	80007b4 <__aeabi_dmul+0x234>
 800099a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800099e:	f47f aeeb 	bne.w	8000778 <__aeabi_dmul+0x1f8>
 80009a2:	e712      	b.n	80007ca <__aeabi_dmul+0x24a>

080009a4 <__aeabi_d2uiz>:
 80009a4:	004a      	lsls	r2, r1, #1
 80009a6:	d211      	bcs.n	80009cc <__aeabi_d2uiz+0x28>
 80009a8:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 80009ac:	d211      	bcs.n	80009d2 <__aeabi_d2uiz+0x2e>
 80009ae:	d50d      	bpl.n	80009cc <__aeabi_d2uiz+0x28>
 80009b0:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 80009b4:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 80009b8:	d40e      	bmi.n	80009d8 <__aeabi_d2uiz+0x34>
 80009ba:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 80009be:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80009c2:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 80009c6:	fa23 f002 	lsr.w	r0, r3, r2
 80009ca:	4770      	bx	lr
 80009cc:	f04f 0000 	mov.w	r0, #0
 80009d0:	4770      	bx	lr
 80009d2:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 80009d6:	d102      	bne.n	80009de <__aeabi_d2uiz+0x3a>
 80009d8:	f04f 30ff 	mov.w	r0, #4294967295
 80009dc:	4770      	bx	lr
 80009de:	f04f 0000 	mov.w	r0, #0
 80009e2:	4770      	bx	lr

080009e4 <__aeabi_uldivmod>:
 80009e4:	b953      	cbnz	r3, 80009fc <__aeabi_uldivmod+0x18>
 80009e6:	b94a      	cbnz	r2, 80009fc <__aeabi_uldivmod+0x18>
 80009e8:	2900      	cmp	r1, #0
 80009ea:	bf08      	it	eq
 80009ec:	2800      	cmpeq	r0, #0
 80009ee:	bf1c      	itt	ne
 80009f0:	f04f 31ff 	movne.w	r1, #4294967295
 80009f4:	f04f 30ff 	movne.w	r0, #4294967295
 80009f8:	f000 b972 	b.w	8000ce0 <__aeabi_idiv0>
 80009fc:	f1ad 0c08 	sub.w	ip, sp, #8
 8000a00:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000a04:	f000 f806 	bl	8000a14 <__udivmoddi4>
 8000a08:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000a0c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000a10:	b004      	add	sp, #16
 8000a12:	4770      	bx	lr

08000a14 <__udivmoddi4>:
 8000a14:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000a18:	9e08      	ldr	r6, [sp, #32]
 8000a1a:	4604      	mov	r4, r0
 8000a1c:	4688      	mov	r8, r1
 8000a1e:	2b00      	cmp	r3, #0
 8000a20:	d14b      	bne.n	8000aba <__udivmoddi4+0xa6>
 8000a22:	428a      	cmp	r2, r1
 8000a24:	4615      	mov	r5, r2
 8000a26:	d967      	bls.n	8000af8 <__udivmoddi4+0xe4>
 8000a28:	fab2 f282 	clz	r2, r2
 8000a2c:	b14a      	cbz	r2, 8000a42 <__udivmoddi4+0x2e>
 8000a2e:	f1c2 0720 	rsb	r7, r2, #32
 8000a32:	fa01 f302 	lsl.w	r3, r1, r2
 8000a36:	fa20 f707 	lsr.w	r7, r0, r7
 8000a3a:	4095      	lsls	r5, r2
 8000a3c:	ea47 0803 	orr.w	r8, r7, r3
 8000a40:	4094      	lsls	r4, r2
 8000a42:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000a46:	0c23      	lsrs	r3, r4, #16
 8000a48:	fbb8 f7fe 	udiv	r7, r8, lr
 8000a4c:	fa1f fc85 	uxth.w	ip, r5
 8000a50:	fb0e 8817 	mls	r8, lr, r7, r8
 8000a54:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000a58:	fb07 f10c 	mul.w	r1, r7, ip
 8000a5c:	4299      	cmp	r1, r3
 8000a5e:	d909      	bls.n	8000a74 <__udivmoddi4+0x60>
 8000a60:	18eb      	adds	r3, r5, r3
 8000a62:	f107 30ff 	add.w	r0, r7, #4294967295
 8000a66:	f080 811b 	bcs.w	8000ca0 <__udivmoddi4+0x28c>
 8000a6a:	4299      	cmp	r1, r3
 8000a6c:	f240 8118 	bls.w	8000ca0 <__udivmoddi4+0x28c>
 8000a70:	3f02      	subs	r7, #2
 8000a72:	442b      	add	r3, r5
 8000a74:	1a5b      	subs	r3, r3, r1
 8000a76:	b2a4      	uxth	r4, r4
 8000a78:	fbb3 f0fe 	udiv	r0, r3, lr
 8000a7c:	fb0e 3310 	mls	r3, lr, r0, r3
 8000a80:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000a84:	fb00 fc0c 	mul.w	ip, r0, ip
 8000a88:	45a4      	cmp	ip, r4
 8000a8a:	d909      	bls.n	8000aa0 <__udivmoddi4+0x8c>
 8000a8c:	192c      	adds	r4, r5, r4
 8000a8e:	f100 33ff 	add.w	r3, r0, #4294967295
 8000a92:	f080 8107 	bcs.w	8000ca4 <__udivmoddi4+0x290>
 8000a96:	45a4      	cmp	ip, r4
 8000a98:	f240 8104 	bls.w	8000ca4 <__udivmoddi4+0x290>
 8000a9c:	3802      	subs	r0, #2
 8000a9e:	442c      	add	r4, r5
 8000aa0:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000aa4:	eba4 040c 	sub.w	r4, r4, ip
 8000aa8:	2700      	movs	r7, #0
 8000aaa:	b11e      	cbz	r6, 8000ab4 <__udivmoddi4+0xa0>
 8000aac:	40d4      	lsrs	r4, r2
 8000aae:	2300      	movs	r3, #0
 8000ab0:	e9c6 4300 	strd	r4, r3, [r6]
 8000ab4:	4639      	mov	r1, r7
 8000ab6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000aba:	428b      	cmp	r3, r1
 8000abc:	d909      	bls.n	8000ad2 <__udivmoddi4+0xbe>
 8000abe:	2e00      	cmp	r6, #0
 8000ac0:	f000 80eb 	beq.w	8000c9a <__udivmoddi4+0x286>
 8000ac4:	2700      	movs	r7, #0
 8000ac6:	e9c6 0100 	strd	r0, r1, [r6]
 8000aca:	4638      	mov	r0, r7
 8000acc:	4639      	mov	r1, r7
 8000ace:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000ad2:	fab3 f783 	clz	r7, r3
 8000ad6:	2f00      	cmp	r7, #0
 8000ad8:	d147      	bne.n	8000b6a <__udivmoddi4+0x156>
 8000ada:	428b      	cmp	r3, r1
 8000adc:	d302      	bcc.n	8000ae4 <__udivmoddi4+0xd0>
 8000ade:	4282      	cmp	r2, r0
 8000ae0:	f200 80fa 	bhi.w	8000cd8 <__udivmoddi4+0x2c4>
 8000ae4:	1a84      	subs	r4, r0, r2
 8000ae6:	eb61 0303 	sbc.w	r3, r1, r3
 8000aea:	2001      	movs	r0, #1
 8000aec:	4698      	mov	r8, r3
 8000aee:	2e00      	cmp	r6, #0
 8000af0:	d0e0      	beq.n	8000ab4 <__udivmoddi4+0xa0>
 8000af2:	e9c6 4800 	strd	r4, r8, [r6]
 8000af6:	e7dd      	b.n	8000ab4 <__udivmoddi4+0xa0>
 8000af8:	b902      	cbnz	r2, 8000afc <__udivmoddi4+0xe8>
 8000afa:	deff      	udf	#255	; 0xff
 8000afc:	fab2 f282 	clz	r2, r2
 8000b00:	2a00      	cmp	r2, #0
 8000b02:	f040 808f 	bne.w	8000c24 <__udivmoddi4+0x210>
 8000b06:	1b49      	subs	r1, r1, r5
 8000b08:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000b0c:	fa1f f885 	uxth.w	r8, r5
 8000b10:	2701      	movs	r7, #1
 8000b12:	fbb1 fcfe 	udiv	ip, r1, lr
 8000b16:	0c23      	lsrs	r3, r4, #16
 8000b18:	fb0e 111c 	mls	r1, lr, ip, r1
 8000b1c:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000b20:	fb08 f10c 	mul.w	r1, r8, ip
 8000b24:	4299      	cmp	r1, r3
 8000b26:	d907      	bls.n	8000b38 <__udivmoddi4+0x124>
 8000b28:	18eb      	adds	r3, r5, r3
 8000b2a:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000b2e:	d202      	bcs.n	8000b36 <__udivmoddi4+0x122>
 8000b30:	4299      	cmp	r1, r3
 8000b32:	f200 80cd 	bhi.w	8000cd0 <__udivmoddi4+0x2bc>
 8000b36:	4684      	mov	ip, r0
 8000b38:	1a59      	subs	r1, r3, r1
 8000b3a:	b2a3      	uxth	r3, r4
 8000b3c:	fbb1 f0fe 	udiv	r0, r1, lr
 8000b40:	fb0e 1410 	mls	r4, lr, r0, r1
 8000b44:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000b48:	fb08 f800 	mul.w	r8, r8, r0
 8000b4c:	45a0      	cmp	r8, r4
 8000b4e:	d907      	bls.n	8000b60 <__udivmoddi4+0x14c>
 8000b50:	192c      	adds	r4, r5, r4
 8000b52:	f100 33ff 	add.w	r3, r0, #4294967295
 8000b56:	d202      	bcs.n	8000b5e <__udivmoddi4+0x14a>
 8000b58:	45a0      	cmp	r8, r4
 8000b5a:	f200 80b6 	bhi.w	8000cca <__udivmoddi4+0x2b6>
 8000b5e:	4618      	mov	r0, r3
 8000b60:	eba4 0408 	sub.w	r4, r4, r8
 8000b64:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000b68:	e79f      	b.n	8000aaa <__udivmoddi4+0x96>
 8000b6a:	f1c7 0c20 	rsb	ip, r7, #32
 8000b6e:	40bb      	lsls	r3, r7
 8000b70:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000b74:	ea4e 0e03 	orr.w	lr, lr, r3
 8000b78:	fa01 f407 	lsl.w	r4, r1, r7
 8000b7c:	fa20 f50c 	lsr.w	r5, r0, ip
 8000b80:	fa21 f30c 	lsr.w	r3, r1, ip
 8000b84:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000b88:	4325      	orrs	r5, r4
 8000b8a:	fbb3 f9f8 	udiv	r9, r3, r8
 8000b8e:	0c2c      	lsrs	r4, r5, #16
 8000b90:	fb08 3319 	mls	r3, r8, r9, r3
 8000b94:	fa1f fa8e 	uxth.w	sl, lr
 8000b98:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000b9c:	fb09 f40a 	mul.w	r4, r9, sl
 8000ba0:	429c      	cmp	r4, r3
 8000ba2:	fa02 f207 	lsl.w	r2, r2, r7
 8000ba6:	fa00 f107 	lsl.w	r1, r0, r7
 8000baa:	d90b      	bls.n	8000bc4 <__udivmoddi4+0x1b0>
 8000bac:	eb1e 0303 	adds.w	r3, lr, r3
 8000bb0:	f109 30ff 	add.w	r0, r9, #4294967295
 8000bb4:	f080 8087 	bcs.w	8000cc6 <__udivmoddi4+0x2b2>
 8000bb8:	429c      	cmp	r4, r3
 8000bba:	f240 8084 	bls.w	8000cc6 <__udivmoddi4+0x2b2>
 8000bbe:	f1a9 0902 	sub.w	r9, r9, #2
 8000bc2:	4473      	add	r3, lr
 8000bc4:	1b1b      	subs	r3, r3, r4
 8000bc6:	b2ad      	uxth	r5, r5
 8000bc8:	fbb3 f0f8 	udiv	r0, r3, r8
 8000bcc:	fb08 3310 	mls	r3, r8, r0, r3
 8000bd0:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000bd4:	fb00 fa0a 	mul.w	sl, r0, sl
 8000bd8:	45a2      	cmp	sl, r4
 8000bda:	d908      	bls.n	8000bee <__udivmoddi4+0x1da>
 8000bdc:	eb1e 0404 	adds.w	r4, lr, r4
 8000be0:	f100 33ff 	add.w	r3, r0, #4294967295
 8000be4:	d26b      	bcs.n	8000cbe <__udivmoddi4+0x2aa>
 8000be6:	45a2      	cmp	sl, r4
 8000be8:	d969      	bls.n	8000cbe <__udivmoddi4+0x2aa>
 8000bea:	3802      	subs	r0, #2
 8000bec:	4474      	add	r4, lr
 8000bee:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000bf2:	fba0 8902 	umull	r8, r9, r0, r2
 8000bf6:	eba4 040a 	sub.w	r4, r4, sl
 8000bfa:	454c      	cmp	r4, r9
 8000bfc:	46c2      	mov	sl, r8
 8000bfe:	464b      	mov	r3, r9
 8000c00:	d354      	bcc.n	8000cac <__udivmoddi4+0x298>
 8000c02:	d051      	beq.n	8000ca8 <__udivmoddi4+0x294>
 8000c04:	2e00      	cmp	r6, #0
 8000c06:	d069      	beq.n	8000cdc <__udivmoddi4+0x2c8>
 8000c08:	ebb1 050a 	subs.w	r5, r1, sl
 8000c0c:	eb64 0403 	sbc.w	r4, r4, r3
 8000c10:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000c14:	40fd      	lsrs	r5, r7
 8000c16:	40fc      	lsrs	r4, r7
 8000c18:	ea4c 0505 	orr.w	r5, ip, r5
 8000c1c:	e9c6 5400 	strd	r5, r4, [r6]
 8000c20:	2700      	movs	r7, #0
 8000c22:	e747      	b.n	8000ab4 <__udivmoddi4+0xa0>
 8000c24:	f1c2 0320 	rsb	r3, r2, #32
 8000c28:	fa20 f703 	lsr.w	r7, r0, r3
 8000c2c:	4095      	lsls	r5, r2
 8000c2e:	fa01 f002 	lsl.w	r0, r1, r2
 8000c32:	fa21 f303 	lsr.w	r3, r1, r3
 8000c36:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000c3a:	4338      	orrs	r0, r7
 8000c3c:	0c01      	lsrs	r1, r0, #16
 8000c3e:	fbb3 f7fe 	udiv	r7, r3, lr
 8000c42:	fa1f f885 	uxth.w	r8, r5
 8000c46:	fb0e 3317 	mls	r3, lr, r7, r3
 8000c4a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000c4e:	fb07 f308 	mul.w	r3, r7, r8
 8000c52:	428b      	cmp	r3, r1
 8000c54:	fa04 f402 	lsl.w	r4, r4, r2
 8000c58:	d907      	bls.n	8000c6a <__udivmoddi4+0x256>
 8000c5a:	1869      	adds	r1, r5, r1
 8000c5c:	f107 3cff 	add.w	ip, r7, #4294967295
 8000c60:	d22f      	bcs.n	8000cc2 <__udivmoddi4+0x2ae>
 8000c62:	428b      	cmp	r3, r1
 8000c64:	d92d      	bls.n	8000cc2 <__udivmoddi4+0x2ae>
 8000c66:	3f02      	subs	r7, #2
 8000c68:	4429      	add	r1, r5
 8000c6a:	1acb      	subs	r3, r1, r3
 8000c6c:	b281      	uxth	r1, r0
 8000c6e:	fbb3 f0fe 	udiv	r0, r3, lr
 8000c72:	fb0e 3310 	mls	r3, lr, r0, r3
 8000c76:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000c7a:	fb00 f308 	mul.w	r3, r0, r8
 8000c7e:	428b      	cmp	r3, r1
 8000c80:	d907      	bls.n	8000c92 <__udivmoddi4+0x27e>
 8000c82:	1869      	adds	r1, r5, r1
 8000c84:	f100 3cff 	add.w	ip, r0, #4294967295
 8000c88:	d217      	bcs.n	8000cba <__udivmoddi4+0x2a6>
 8000c8a:	428b      	cmp	r3, r1
 8000c8c:	d915      	bls.n	8000cba <__udivmoddi4+0x2a6>
 8000c8e:	3802      	subs	r0, #2
 8000c90:	4429      	add	r1, r5
 8000c92:	1ac9      	subs	r1, r1, r3
 8000c94:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000c98:	e73b      	b.n	8000b12 <__udivmoddi4+0xfe>
 8000c9a:	4637      	mov	r7, r6
 8000c9c:	4630      	mov	r0, r6
 8000c9e:	e709      	b.n	8000ab4 <__udivmoddi4+0xa0>
 8000ca0:	4607      	mov	r7, r0
 8000ca2:	e6e7      	b.n	8000a74 <__udivmoddi4+0x60>
 8000ca4:	4618      	mov	r0, r3
 8000ca6:	e6fb      	b.n	8000aa0 <__udivmoddi4+0x8c>
 8000ca8:	4541      	cmp	r1, r8
 8000caa:	d2ab      	bcs.n	8000c04 <__udivmoddi4+0x1f0>
 8000cac:	ebb8 0a02 	subs.w	sl, r8, r2
 8000cb0:	eb69 020e 	sbc.w	r2, r9, lr
 8000cb4:	3801      	subs	r0, #1
 8000cb6:	4613      	mov	r3, r2
 8000cb8:	e7a4      	b.n	8000c04 <__udivmoddi4+0x1f0>
 8000cba:	4660      	mov	r0, ip
 8000cbc:	e7e9      	b.n	8000c92 <__udivmoddi4+0x27e>
 8000cbe:	4618      	mov	r0, r3
 8000cc0:	e795      	b.n	8000bee <__udivmoddi4+0x1da>
 8000cc2:	4667      	mov	r7, ip
 8000cc4:	e7d1      	b.n	8000c6a <__udivmoddi4+0x256>
 8000cc6:	4681      	mov	r9, r0
 8000cc8:	e77c      	b.n	8000bc4 <__udivmoddi4+0x1b0>
 8000cca:	3802      	subs	r0, #2
 8000ccc:	442c      	add	r4, r5
 8000cce:	e747      	b.n	8000b60 <__udivmoddi4+0x14c>
 8000cd0:	f1ac 0c02 	sub.w	ip, ip, #2
 8000cd4:	442b      	add	r3, r5
 8000cd6:	e72f      	b.n	8000b38 <__udivmoddi4+0x124>
 8000cd8:	4638      	mov	r0, r7
 8000cda:	e708      	b.n	8000aee <__udivmoddi4+0xda>
 8000cdc:	4637      	mov	r7, r6
 8000cde:	e6e9      	b.n	8000ab4 <__udivmoddi4+0xa0>

08000ce0 <__aeabi_idiv0>:
 8000ce0:	4770      	bx	lr
 8000ce2:	bf00      	nop

08000ce4 <ft5336_Init>:
  *         from MCU to FT5336 : ie I2C channel initialization (if required).
  * @param  DeviceAddr: Device address on communication Bus (I2C slave address of FT5336).
  * @retval None
  */
void ft5336_Init(uint16_t DeviceAddr)
{
 8000ce4:	b580      	push	{r7, lr}
 8000ce6:	b082      	sub	sp, #8
 8000ce8:	af00      	add	r7, sp, #0
 8000cea:	4603      	mov	r3, r0
 8000cec:	80fb      	strh	r3, [r7, #6]
  /* Wait at least 200ms after power up before accessing registers
   * Trsi timing (Time of starting to report point after resetting) from FT5336GQQ datasheet */
  TS_IO_Delay(200);
 8000cee:	20c8      	movs	r0, #200	; 0xc8
 8000cf0:	f000 fc32 	bl	8001558 <TS_IO_Delay>

  /* Initialize I2C link if needed */
  ft5336_I2C_InitializeIfRequired();
 8000cf4:	f000 fa7a 	bl	80011ec <ft5336_I2C_InitializeIfRequired>
}
 8000cf8:	bf00      	nop
 8000cfa:	3708      	adds	r7, #8
 8000cfc:	46bd      	mov	sp, r7
 8000cfe:	bd80      	pop	{r7, pc}

08000d00 <ft5336_Reset>:
  *         @note : Not applicable to FT5336.
  * @param  DeviceAddr: Device address on communication Bus (I2C slave address of FT5336).
  * @retval None
  */
void ft5336_Reset(uint16_t DeviceAddr)
{
 8000d00:	b480      	push	{r7}
 8000d02:	b083      	sub	sp, #12
 8000d04:	af00      	add	r7, sp, #0
 8000d06:	4603      	mov	r3, r0
 8000d08:	80fb      	strh	r3, [r7, #6]
  /* Do nothing */
  /* No software reset sequence available in FT5336 IC */
}
 8000d0a:	bf00      	nop
 8000d0c:	370c      	adds	r7, #12
 8000d0e:	46bd      	mov	sp, r7
 8000d10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d14:	4770      	bx	lr

08000d16 <ft5336_ReadID>:
  *         able to read the FT5336 device ID, and verify this is a FT5336.
  * @param  DeviceAddr: I2C FT5336 Slave address.
  * @retval The Device ID (two bytes).
  */
uint16_t ft5336_ReadID(uint16_t DeviceAddr)
{
 8000d16:	b580      	push	{r7, lr}
 8000d18:	b084      	sub	sp, #16
 8000d1a:	af00      	add	r7, sp, #0
 8000d1c:	4603      	mov	r3, r0
 8000d1e:	80fb      	strh	r3, [r7, #6]
  volatile uint8_t ucReadId = 0;
 8000d20:	2300      	movs	r3, #0
 8000d22:	737b      	strb	r3, [r7, #13]
  uint8_t nbReadAttempts = 0;
 8000d24:	2300      	movs	r3, #0
 8000d26:	73fb      	strb	r3, [r7, #15]
  uint8_t bFoundDevice = 0; /* Device not found by default */
 8000d28:	2300      	movs	r3, #0
 8000d2a:	73bb      	strb	r3, [r7, #14]

  /* Initialize I2C link if needed */
  ft5336_I2C_InitializeIfRequired();
 8000d2c:	f000 fa5e 	bl	80011ec <ft5336_I2C_InitializeIfRequired>

  /* At maximum 4 attempts to read ID : exit at first finding of the searched device ID */
  for(nbReadAttempts = 0; ((nbReadAttempts < 3) && !(bFoundDevice)); nbReadAttempts++)
 8000d30:	2300      	movs	r3, #0
 8000d32:	73fb      	strb	r3, [r7, #15]
 8000d34:	e010      	b.n	8000d58 <ft5336_ReadID+0x42>
  {
    /* Read register FT5336_CHIP_ID_REG as DeviceID detection */
    ucReadId = TS_IO_Read(DeviceAddr, FT5336_CHIP_ID_REG);
 8000d36:	88fb      	ldrh	r3, [r7, #6]
 8000d38:	b2db      	uxtb	r3, r3
 8000d3a:	21a8      	movs	r1, #168	; 0xa8
 8000d3c:	4618      	mov	r0, r3
 8000d3e:	f000 fbed 	bl	800151c <TS_IO_Read>
 8000d42:	4603      	mov	r3, r0
 8000d44:	737b      	strb	r3, [r7, #13]

    /* Found the searched device ID ? */
    if(ucReadId == FT5336_ID_VALUE)
 8000d46:	7b7b      	ldrb	r3, [r7, #13]
 8000d48:	b2db      	uxtb	r3, r3
 8000d4a:	2b51      	cmp	r3, #81	; 0x51
 8000d4c:	d101      	bne.n	8000d52 <ft5336_ReadID+0x3c>
    {
      /* Set device as found */
      bFoundDevice = 1;
 8000d4e:	2301      	movs	r3, #1
 8000d50:	73bb      	strb	r3, [r7, #14]
  for(nbReadAttempts = 0; ((nbReadAttempts < 3) && !(bFoundDevice)); nbReadAttempts++)
 8000d52:	7bfb      	ldrb	r3, [r7, #15]
 8000d54:	3301      	adds	r3, #1
 8000d56:	73fb      	strb	r3, [r7, #15]
 8000d58:	7bfb      	ldrb	r3, [r7, #15]
 8000d5a:	2b02      	cmp	r3, #2
 8000d5c:	d802      	bhi.n	8000d64 <ft5336_ReadID+0x4e>
 8000d5e:	7bbb      	ldrb	r3, [r7, #14]
 8000d60:	2b00      	cmp	r3, #0
 8000d62:	d0e8      	beq.n	8000d36 <ft5336_ReadID+0x20>
    }
  }

  /* Return the device ID value */
  return (ucReadId);
 8000d64:	7b7b      	ldrb	r3, [r7, #13]
 8000d66:	b2db      	uxtb	r3, r3
 8000d68:	b29b      	uxth	r3, r3
}
 8000d6a:	4618      	mov	r0, r3
 8000d6c:	3710      	adds	r7, #16
 8000d6e:	46bd      	mov	sp, r7
 8000d70:	bd80      	pop	{r7, pc}

08000d72 <ft5336_TS_Start>:
  * @brief  Configures the touch Screen IC device to start detecting touches
  * @param  DeviceAddr: Device address on communication Bus (I2C slave address).
  * @retval None.
  */
void ft5336_TS_Start(uint16_t DeviceAddr)
{
 8000d72:	b580      	push	{r7, lr}
 8000d74:	b082      	sub	sp, #8
 8000d76:	af00      	add	r7, sp, #0
 8000d78:	4603      	mov	r3, r0
 8000d7a:	80fb      	strh	r3, [r7, #6]
  /* Minimum static configuration of FT5336 */
  FT5336_ASSERT(ft5336_TS_Configure(DeviceAddr));
 8000d7c:	88fb      	ldrh	r3, [r7, #6]
 8000d7e:	4618      	mov	r0, r3
 8000d80:	f000 fa44 	bl	800120c <ft5336_TS_Configure>

  /* By default set FT5336 IC in Polling mode : no INT generation on FT5336 for new touch available */
  /* Note TS_INT is active low                                                                      */
  ft5336_TS_DisableIT(DeviceAddr);
 8000d84:	88fb      	ldrh	r3, [r7, #6]
 8000d86:	4618      	mov	r0, r3
 8000d88:	f000 f932 	bl	8000ff0 <ft5336_TS_DisableIT>
}
 8000d8c:	bf00      	nop
 8000d8e:	3708      	adds	r7, #8
 8000d90:	46bd      	mov	sp, r7
 8000d92:	bd80      	pop	{r7, pc}

08000d94 <ft5336_TS_DetectTouch>:
  *         variables).
  * @param  DeviceAddr: Device address on communication Bus.
  * @retval : Number of active touches detected (can be 0, 1 or 2).
  */
uint8_t ft5336_TS_DetectTouch(uint16_t DeviceAddr)
{
 8000d94:	b580      	push	{r7, lr}
 8000d96:	b084      	sub	sp, #16
 8000d98:	af00      	add	r7, sp, #0
 8000d9a:	4603      	mov	r3, r0
 8000d9c:	80fb      	strh	r3, [r7, #6]
  volatile uint8_t nbTouch = 0;
 8000d9e:	2300      	movs	r3, #0
 8000da0:	73fb      	strb	r3, [r7, #15]

  /* Read register FT5336_TD_STAT_REG to check number of touches detection */
  nbTouch = TS_IO_Read(DeviceAddr, FT5336_TD_STAT_REG);
 8000da2:	88fb      	ldrh	r3, [r7, #6]
 8000da4:	b2db      	uxtb	r3, r3
 8000da6:	2102      	movs	r1, #2
 8000da8:	4618      	mov	r0, r3
 8000daa:	f000 fbb7 	bl	800151c <TS_IO_Read>
 8000dae:	4603      	mov	r3, r0
 8000db0:	73fb      	strb	r3, [r7, #15]
  nbTouch &= FT5336_TD_STAT_MASK;
 8000db2:	7bfb      	ldrb	r3, [r7, #15]
 8000db4:	b2db      	uxtb	r3, r3
 8000db6:	f003 030f 	and.w	r3, r3, #15
 8000dba:	b2db      	uxtb	r3, r3
 8000dbc:	73fb      	strb	r3, [r7, #15]

  if(nbTouch > FT5336_MAX_DETECTABLE_TOUCH)
 8000dbe:	7bfb      	ldrb	r3, [r7, #15]
 8000dc0:	b2db      	uxtb	r3, r3
 8000dc2:	2b05      	cmp	r3, #5
 8000dc4:	d901      	bls.n	8000dca <ft5336_TS_DetectTouch+0x36>
  {
    /* If invalid number of touch detected, set it to zero */
    nbTouch = 0;
 8000dc6:	2300      	movs	r3, #0
 8000dc8:	73fb      	strb	r3, [r7, #15]
  }

  /* Update ft5336 driver internal global : current number of active touches */
  ft5336_handle.currActiveTouchNb = nbTouch;
 8000dca:	7bfb      	ldrb	r3, [r7, #15]
 8000dcc:	b2da      	uxtb	r2, r3
 8000dce:	4b05      	ldr	r3, [pc, #20]	; (8000de4 <ft5336_TS_DetectTouch+0x50>)
 8000dd0:	705a      	strb	r2, [r3, #1]

  /* Reset current active touch index on which to work on */
  ft5336_handle.currActiveTouchIdx = 0;
 8000dd2:	4b04      	ldr	r3, [pc, #16]	; (8000de4 <ft5336_TS_DetectTouch+0x50>)
 8000dd4:	2200      	movs	r2, #0
 8000dd6:	709a      	strb	r2, [r3, #2]

  return(nbTouch);
 8000dd8:	7bfb      	ldrb	r3, [r7, #15]
 8000dda:	b2db      	uxtb	r3, r3
}
 8000ddc:	4618      	mov	r0, r3
 8000dde:	3710      	adds	r7, #16
 8000de0:	46bd      	mov	sp, r7
 8000de2:	bd80      	pop	{r7, pc}
 8000de4:	200000cc 	.word	0x200000cc

08000de8 <ft5336_TS_GetXY>:
  * @param  X: Pointer to X position value
  * @param  Y: Pointer to Y position value
  * @retval None.
  */
void ft5336_TS_GetXY(uint16_t DeviceAddr, uint16_t *X, uint16_t *Y)
{
 8000de8:	b580      	push	{r7, lr}
 8000dea:	b086      	sub	sp, #24
 8000dec:	af00      	add	r7, sp, #0
 8000dee:	4603      	mov	r3, r0
 8000df0:	60b9      	str	r1, [r7, #8]
 8000df2:	607a      	str	r2, [r7, #4]
 8000df4:	81fb      	strh	r3, [r7, #14]
  volatile uint8_t ucReadData = 0;
 8000df6:	2300      	movs	r3, #0
 8000df8:	74fb      	strb	r3, [r7, #19]
  static uint16_t coord;
  uint8_t regAddressXLow = 0;
 8000dfa:	2300      	movs	r3, #0
 8000dfc:	75fb      	strb	r3, [r7, #23]
  uint8_t regAddressXHigh = 0;
 8000dfe:	2300      	movs	r3, #0
 8000e00:	75bb      	strb	r3, [r7, #22]
  uint8_t regAddressYLow = 0;
 8000e02:	2300      	movs	r3, #0
 8000e04:	757b      	strb	r3, [r7, #21]
  uint8_t regAddressYHigh = 0;
 8000e06:	2300      	movs	r3, #0
 8000e08:	753b      	strb	r3, [r7, #20]

  if(ft5336_handle.currActiveTouchIdx < ft5336_handle.currActiveTouchNb)
 8000e0a:	4b6d      	ldr	r3, [pc, #436]	; (8000fc0 <ft5336_TS_GetXY+0x1d8>)
 8000e0c:	789a      	ldrb	r2, [r3, #2]
 8000e0e:	4b6c      	ldr	r3, [pc, #432]	; (8000fc0 <ft5336_TS_GetXY+0x1d8>)
 8000e10:	785b      	ldrb	r3, [r3, #1]
 8000e12:	429a      	cmp	r2, r3
 8000e14:	f080 80cf 	bcs.w	8000fb6 <ft5336_TS_GetXY+0x1ce>
  {
    switch(ft5336_handle.currActiveTouchIdx)
 8000e18:	4b69      	ldr	r3, [pc, #420]	; (8000fc0 <ft5336_TS_GetXY+0x1d8>)
 8000e1a:	789b      	ldrb	r3, [r3, #2]
 8000e1c:	2b09      	cmp	r3, #9
 8000e1e:	d871      	bhi.n	8000f04 <ft5336_TS_GetXY+0x11c>
 8000e20:	a201      	add	r2, pc, #4	; (adr r2, 8000e28 <ft5336_TS_GetXY+0x40>)
 8000e22:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000e26:	bf00      	nop
 8000e28:	08000e51 	.word	0x08000e51
 8000e2c:	08000e63 	.word	0x08000e63
 8000e30:	08000e75 	.word	0x08000e75
 8000e34:	08000e87 	.word	0x08000e87
 8000e38:	08000e99 	.word	0x08000e99
 8000e3c:	08000eab 	.word	0x08000eab
 8000e40:	08000ebd 	.word	0x08000ebd
 8000e44:	08000ecf 	.word	0x08000ecf
 8000e48:	08000ee1 	.word	0x08000ee1
 8000e4c:	08000ef3 	.word	0x08000ef3
    {
    case 0 :
      regAddressXLow  = FT5336_P1_XL_REG;
 8000e50:	2304      	movs	r3, #4
 8000e52:	75fb      	strb	r3, [r7, #23]
      regAddressXHigh = FT5336_P1_XH_REG;
 8000e54:	2303      	movs	r3, #3
 8000e56:	75bb      	strb	r3, [r7, #22]
      regAddressYLow  = FT5336_P1_YL_REG;
 8000e58:	2306      	movs	r3, #6
 8000e5a:	757b      	strb	r3, [r7, #21]
      regAddressYHigh = FT5336_P1_YH_REG;
 8000e5c:	2305      	movs	r3, #5
 8000e5e:	753b      	strb	r3, [r7, #20]
      break;
 8000e60:	e051      	b.n	8000f06 <ft5336_TS_GetXY+0x11e>

    case 1 :
      regAddressXLow  = FT5336_P2_XL_REG;
 8000e62:	230a      	movs	r3, #10
 8000e64:	75fb      	strb	r3, [r7, #23]
      regAddressXHigh = FT5336_P2_XH_REG;
 8000e66:	2309      	movs	r3, #9
 8000e68:	75bb      	strb	r3, [r7, #22]
      regAddressYLow  = FT5336_P2_YL_REG;
 8000e6a:	230c      	movs	r3, #12
 8000e6c:	757b      	strb	r3, [r7, #21]
      regAddressYHigh = FT5336_P2_YH_REG;
 8000e6e:	230b      	movs	r3, #11
 8000e70:	753b      	strb	r3, [r7, #20]
      break;
 8000e72:	e048      	b.n	8000f06 <ft5336_TS_GetXY+0x11e>

    case 2 :
      regAddressXLow  = FT5336_P3_XL_REG;
 8000e74:	2310      	movs	r3, #16
 8000e76:	75fb      	strb	r3, [r7, #23]
      regAddressXHigh = FT5336_P3_XH_REG;
 8000e78:	230f      	movs	r3, #15
 8000e7a:	75bb      	strb	r3, [r7, #22]
      regAddressYLow  = FT5336_P3_YL_REG;
 8000e7c:	2312      	movs	r3, #18
 8000e7e:	757b      	strb	r3, [r7, #21]
      regAddressYHigh = FT5336_P3_YH_REG;
 8000e80:	2311      	movs	r3, #17
 8000e82:	753b      	strb	r3, [r7, #20]
      break;
 8000e84:	e03f      	b.n	8000f06 <ft5336_TS_GetXY+0x11e>

    case 3 :
      regAddressXLow  = FT5336_P4_XL_REG;
 8000e86:	2316      	movs	r3, #22
 8000e88:	75fb      	strb	r3, [r7, #23]
      regAddressXHigh = FT5336_P4_XH_REG;
 8000e8a:	2315      	movs	r3, #21
 8000e8c:	75bb      	strb	r3, [r7, #22]
      regAddressYLow  = FT5336_P4_YL_REG;
 8000e8e:	2318      	movs	r3, #24
 8000e90:	757b      	strb	r3, [r7, #21]
      regAddressYHigh = FT5336_P4_YH_REG;
 8000e92:	2317      	movs	r3, #23
 8000e94:	753b      	strb	r3, [r7, #20]
      break;
 8000e96:	e036      	b.n	8000f06 <ft5336_TS_GetXY+0x11e>

    case 4 :
      regAddressXLow  = FT5336_P5_XL_REG;
 8000e98:	231c      	movs	r3, #28
 8000e9a:	75fb      	strb	r3, [r7, #23]
      regAddressXHigh = FT5336_P5_XH_REG;
 8000e9c:	231b      	movs	r3, #27
 8000e9e:	75bb      	strb	r3, [r7, #22]
      regAddressYLow  = FT5336_P5_YL_REG;
 8000ea0:	231e      	movs	r3, #30
 8000ea2:	757b      	strb	r3, [r7, #21]
      regAddressYHigh = FT5336_P5_YH_REG;
 8000ea4:	231d      	movs	r3, #29
 8000ea6:	753b      	strb	r3, [r7, #20]
      break;
 8000ea8:	e02d      	b.n	8000f06 <ft5336_TS_GetXY+0x11e>

    case 5 :
      regAddressXLow  = FT5336_P6_XL_REG;
 8000eaa:	2322      	movs	r3, #34	; 0x22
 8000eac:	75fb      	strb	r3, [r7, #23]
      regAddressXHigh = FT5336_P6_XH_REG;
 8000eae:	2321      	movs	r3, #33	; 0x21
 8000eb0:	75bb      	strb	r3, [r7, #22]
      regAddressYLow  = FT5336_P6_YL_REG;
 8000eb2:	2324      	movs	r3, #36	; 0x24
 8000eb4:	757b      	strb	r3, [r7, #21]
      regAddressYHigh = FT5336_P6_YH_REG;
 8000eb6:	2323      	movs	r3, #35	; 0x23
 8000eb8:	753b      	strb	r3, [r7, #20]
      break;
 8000eba:	e024      	b.n	8000f06 <ft5336_TS_GetXY+0x11e>

    case 6 :
      regAddressXLow  = FT5336_P7_XL_REG;
 8000ebc:	2328      	movs	r3, #40	; 0x28
 8000ebe:	75fb      	strb	r3, [r7, #23]
      regAddressXHigh = FT5336_P7_XH_REG;
 8000ec0:	2327      	movs	r3, #39	; 0x27
 8000ec2:	75bb      	strb	r3, [r7, #22]
      regAddressYLow  = FT5336_P7_YL_REG;
 8000ec4:	232a      	movs	r3, #42	; 0x2a
 8000ec6:	757b      	strb	r3, [r7, #21]
      regAddressYHigh = FT5336_P7_YH_REG;
 8000ec8:	2329      	movs	r3, #41	; 0x29
 8000eca:	753b      	strb	r3, [r7, #20]
      break;
 8000ecc:	e01b      	b.n	8000f06 <ft5336_TS_GetXY+0x11e>

    case 7 :
      regAddressXLow  = FT5336_P8_XL_REG;
 8000ece:	232e      	movs	r3, #46	; 0x2e
 8000ed0:	75fb      	strb	r3, [r7, #23]
      regAddressXHigh = FT5336_P8_XH_REG;
 8000ed2:	232d      	movs	r3, #45	; 0x2d
 8000ed4:	75bb      	strb	r3, [r7, #22]
      regAddressYLow  = FT5336_P8_YL_REG;
 8000ed6:	2330      	movs	r3, #48	; 0x30
 8000ed8:	757b      	strb	r3, [r7, #21]
      regAddressYHigh = FT5336_P8_YH_REG;
 8000eda:	232f      	movs	r3, #47	; 0x2f
 8000edc:	753b      	strb	r3, [r7, #20]
      break;
 8000ede:	e012      	b.n	8000f06 <ft5336_TS_GetXY+0x11e>

    case 8 :
      regAddressXLow  = FT5336_P9_XL_REG;
 8000ee0:	2334      	movs	r3, #52	; 0x34
 8000ee2:	75fb      	strb	r3, [r7, #23]
      regAddressXHigh = FT5336_P9_XH_REG;
 8000ee4:	2333      	movs	r3, #51	; 0x33
 8000ee6:	75bb      	strb	r3, [r7, #22]
      regAddressYLow  = FT5336_P9_YL_REG;
 8000ee8:	2336      	movs	r3, #54	; 0x36
 8000eea:	757b      	strb	r3, [r7, #21]
      regAddressYHigh = FT5336_P9_YH_REG;
 8000eec:	2335      	movs	r3, #53	; 0x35
 8000eee:	753b      	strb	r3, [r7, #20]
      break;
 8000ef0:	e009      	b.n	8000f06 <ft5336_TS_GetXY+0x11e>

    case 9 :
      regAddressXLow  = FT5336_P10_XL_REG;
 8000ef2:	233a      	movs	r3, #58	; 0x3a
 8000ef4:	75fb      	strb	r3, [r7, #23]
      regAddressXHigh = FT5336_P10_XH_REG;
 8000ef6:	2339      	movs	r3, #57	; 0x39
 8000ef8:	75bb      	strb	r3, [r7, #22]
      regAddressYLow  = FT5336_P10_YL_REG;
 8000efa:	233c      	movs	r3, #60	; 0x3c
 8000efc:	757b      	strb	r3, [r7, #21]
      regAddressYHigh = FT5336_P10_YH_REG;
 8000efe:	233b      	movs	r3, #59	; 0x3b
 8000f00:	753b      	strb	r3, [r7, #20]
      break;
 8000f02:	e000      	b.n	8000f06 <ft5336_TS_GetXY+0x11e>

    default :
      break;
 8000f04:	bf00      	nop

    } /* end switch(ft5336_handle.currActiveTouchIdx) */

    /* Read low part of X position */
    ucReadData = TS_IO_Read(DeviceAddr, regAddressXLow);
 8000f06:	89fb      	ldrh	r3, [r7, #14]
 8000f08:	b2db      	uxtb	r3, r3
 8000f0a:	7dfa      	ldrb	r2, [r7, #23]
 8000f0c:	4611      	mov	r1, r2
 8000f0e:	4618      	mov	r0, r3
 8000f10:	f000 fb04 	bl	800151c <TS_IO_Read>
 8000f14:	4603      	mov	r3, r0
 8000f16:	74fb      	strb	r3, [r7, #19]
    coord = (ucReadData & FT5336_TOUCH_POS_LSB_MASK) >> FT5336_TOUCH_POS_LSB_SHIFT;
 8000f18:	7cfb      	ldrb	r3, [r7, #19]
 8000f1a:	b2db      	uxtb	r3, r3
 8000f1c:	b29a      	uxth	r2, r3
 8000f1e:	4b29      	ldr	r3, [pc, #164]	; (8000fc4 <ft5336_TS_GetXY+0x1dc>)
 8000f20:	801a      	strh	r2, [r3, #0]

    /* Read high part of X position */
    ucReadData = TS_IO_Read(DeviceAddr, regAddressXHigh);
 8000f22:	89fb      	ldrh	r3, [r7, #14]
 8000f24:	b2db      	uxtb	r3, r3
 8000f26:	7dba      	ldrb	r2, [r7, #22]
 8000f28:	4611      	mov	r1, r2
 8000f2a:	4618      	mov	r0, r3
 8000f2c:	f000 faf6 	bl	800151c <TS_IO_Read>
 8000f30:	4603      	mov	r3, r0
 8000f32:	74fb      	strb	r3, [r7, #19]
    coord |= ((ucReadData & FT5336_TOUCH_POS_MSB_MASK) >> FT5336_TOUCH_POS_MSB_SHIFT) << 8;
 8000f34:	7cfb      	ldrb	r3, [r7, #19]
 8000f36:	b2db      	uxtb	r3, r3
 8000f38:	021b      	lsls	r3, r3, #8
 8000f3a:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 8000f3e:	b21a      	sxth	r2, r3
 8000f40:	4b20      	ldr	r3, [pc, #128]	; (8000fc4 <ft5336_TS_GetXY+0x1dc>)
 8000f42:	881b      	ldrh	r3, [r3, #0]
 8000f44:	b21b      	sxth	r3, r3
 8000f46:	4313      	orrs	r3, r2
 8000f48:	b21b      	sxth	r3, r3
 8000f4a:	b29a      	uxth	r2, r3
 8000f4c:	4b1d      	ldr	r3, [pc, #116]	; (8000fc4 <ft5336_TS_GetXY+0x1dc>)
 8000f4e:	801a      	strh	r2, [r3, #0]

    /* Send back ready X position to caller */
    *X = coord;
 8000f50:	4b1c      	ldr	r3, [pc, #112]	; (8000fc4 <ft5336_TS_GetXY+0x1dc>)
 8000f52:	881a      	ldrh	r2, [r3, #0]
 8000f54:	68bb      	ldr	r3, [r7, #8]
 8000f56:	801a      	strh	r2, [r3, #0]

    /* Read low part of Y position */
    ucReadData = TS_IO_Read(DeviceAddr, regAddressYLow);
 8000f58:	89fb      	ldrh	r3, [r7, #14]
 8000f5a:	b2db      	uxtb	r3, r3
 8000f5c:	7d7a      	ldrb	r2, [r7, #21]
 8000f5e:	4611      	mov	r1, r2
 8000f60:	4618      	mov	r0, r3
 8000f62:	f000 fadb 	bl	800151c <TS_IO_Read>
 8000f66:	4603      	mov	r3, r0
 8000f68:	74fb      	strb	r3, [r7, #19]
    coord = (ucReadData & FT5336_TOUCH_POS_LSB_MASK) >> FT5336_TOUCH_POS_LSB_SHIFT;
 8000f6a:	7cfb      	ldrb	r3, [r7, #19]
 8000f6c:	b2db      	uxtb	r3, r3
 8000f6e:	b29a      	uxth	r2, r3
 8000f70:	4b14      	ldr	r3, [pc, #80]	; (8000fc4 <ft5336_TS_GetXY+0x1dc>)
 8000f72:	801a      	strh	r2, [r3, #0]

    /* Read high part of Y position */
    ucReadData = TS_IO_Read(DeviceAddr, regAddressYHigh);
 8000f74:	89fb      	ldrh	r3, [r7, #14]
 8000f76:	b2db      	uxtb	r3, r3
 8000f78:	7d3a      	ldrb	r2, [r7, #20]
 8000f7a:	4611      	mov	r1, r2
 8000f7c:	4618      	mov	r0, r3
 8000f7e:	f000 facd 	bl	800151c <TS_IO_Read>
 8000f82:	4603      	mov	r3, r0
 8000f84:	74fb      	strb	r3, [r7, #19]
    coord |= ((ucReadData & FT5336_TOUCH_POS_MSB_MASK) >> FT5336_TOUCH_POS_MSB_SHIFT) << 8;
 8000f86:	7cfb      	ldrb	r3, [r7, #19]
 8000f88:	b2db      	uxtb	r3, r3
 8000f8a:	021b      	lsls	r3, r3, #8
 8000f8c:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 8000f90:	b21a      	sxth	r2, r3
 8000f92:	4b0c      	ldr	r3, [pc, #48]	; (8000fc4 <ft5336_TS_GetXY+0x1dc>)
 8000f94:	881b      	ldrh	r3, [r3, #0]
 8000f96:	b21b      	sxth	r3, r3
 8000f98:	4313      	orrs	r3, r2
 8000f9a:	b21b      	sxth	r3, r3
 8000f9c:	b29a      	uxth	r2, r3
 8000f9e:	4b09      	ldr	r3, [pc, #36]	; (8000fc4 <ft5336_TS_GetXY+0x1dc>)
 8000fa0:	801a      	strh	r2, [r3, #0]

    /* Send back ready Y position to caller */
    *Y = coord;
 8000fa2:	4b08      	ldr	r3, [pc, #32]	; (8000fc4 <ft5336_TS_GetXY+0x1dc>)
 8000fa4:	881a      	ldrh	r2, [r3, #0]
 8000fa6:	687b      	ldr	r3, [r7, #4]
 8000fa8:	801a      	strh	r2, [r3, #0]

    ft5336_handle.currActiveTouchIdx++; /* next call will work on next touch */
 8000faa:	4b05      	ldr	r3, [pc, #20]	; (8000fc0 <ft5336_TS_GetXY+0x1d8>)
 8000fac:	789b      	ldrb	r3, [r3, #2]
 8000fae:	3301      	adds	r3, #1
 8000fb0:	b2da      	uxtb	r2, r3
 8000fb2:	4b03      	ldr	r3, [pc, #12]	; (8000fc0 <ft5336_TS_GetXY+0x1d8>)
 8000fb4:	709a      	strb	r2, [r3, #2]

  } /* of if(ft5336_handle.currActiveTouchIdx < ft5336_handle.currActiveTouchNb) */
}
 8000fb6:	bf00      	nop
 8000fb8:	3718      	adds	r7, #24
 8000fba:	46bd      	mov	sp, r7
 8000fbc:	bd80      	pop	{r7, pc}
 8000fbe:	bf00      	nop
 8000fc0:	200000cc 	.word	0x200000cc
 8000fc4:	200000d0 	.word	0x200000d0

08000fc8 <ft5336_TS_EnableIT>:
  *         connected to MCU as EXTI.
  * @param  DeviceAddr: Device address on communication Bus (Slave I2C address of FT5336).
  * @retval None
  */
void ft5336_TS_EnableIT(uint16_t DeviceAddr)
{
 8000fc8:	b580      	push	{r7, lr}
 8000fca:	b084      	sub	sp, #16
 8000fcc:	af00      	add	r7, sp, #0
 8000fce:	4603      	mov	r3, r0
 8000fd0:	80fb      	strh	r3, [r7, #6]
   uint8_t regValue = 0;
 8000fd2:	2300      	movs	r3, #0
 8000fd4:	73fb      	strb	r3, [r7, #15]
   regValue = (FT5336_G_MODE_INTERRUPT_TRIGGER & (FT5336_G_MODE_INTERRUPT_MASK >> FT5336_G_MODE_INTERRUPT_SHIFT)) << FT5336_G_MODE_INTERRUPT_SHIFT;
 8000fd6:	2301      	movs	r3, #1
 8000fd8:	73fb      	strb	r3, [r7, #15]

   /* Set interrupt trigger mode in FT5336_GMODE_REG */
   TS_IO_Write(DeviceAddr, FT5336_GMODE_REG, regValue);
 8000fda:	88fb      	ldrh	r3, [r7, #6]
 8000fdc:	b2db      	uxtb	r3, r3
 8000fde:	7bfa      	ldrb	r2, [r7, #15]
 8000fe0:	21a4      	movs	r1, #164	; 0xa4
 8000fe2:	4618      	mov	r0, r3
 8000fe4:	f000 fa80 	bl	80014e8 <TS_IO_Write>
}
 8000fe8:	bf00      	nop
 8000fea:	3710      	adds	r7, #16
 8000fec:	46bd      	mov	sp, r7
 8000fee:	bd80      	pop	{r7, pc}

08000ff0 <ft5336_TS_DisableIT>:
  *         connected to MCU as EXTI.
  * @param  DeviceAddr: Device address on communication Bus (Slave I2C address of FT5336).
  * @retval None
  */
void ft5336_TS_DisableIT(uint16_t DeviceAddr)
{
 8000ff0:	b580      	push	{r7, lr}
 8000ff2:	b084      	sub	sp, #16
 8000ff4:	af00      	add	r7, sp, #0
 8000ff6:	4603      	mov	r3, r0
 8000ff8:	80fb      	strh	r3, [r7, #6]
  uint8_t regValue = 0;
 8000ffa:	2300      	movs	r3, #0
 8000ffc:	73fb      	strb	r3, [r7, #15]
  regValue = (FT5336_G_MODE_INTERRUPT_POLLING & (FT5336_G_MODE_INTERRUPT_MASK >> FT5336_G_MODE_INTERRUPT_SHIFT)) << FT5336_G_MODE_INTERRUPT_SHIFT;
 8000ffe:	2300      	movs	r3, #0
 8001000:	73fb      	strb	r3, [r7, #15]

  /* Set interrupt polling mode in FT5336_GMODE_REG */
  TS_IO_Write(DeviceAddr, FT5336_GMODE_REG, regValue);
 8001002:	88fb      	ldrh	r3, [r7, #6]
 8001004:	b2db      	uxtb	r3, r3
 8001006:	7bfa      	ldrb	r2, [r7, #15]
 8001008:	21a4      	movs	r1, #164	; 0xa4
 800100a:	4618      	mov	r0, r3
 800100c:	f000 fa6c 	bl	80014e8 <TS_IO_Write>
}
 8001010:	bf00      	nop
 8001012:	3710      	adds	r7, #16
 8001014:	46bd      	mov	sp, r7
 8001016:	bd80      	pop	{r7, pc}

08001018 <ft5336_TS_ITStatus>:
  *         @note : This feature is not applicable to FT5336.
  * @param  DeviceAddr: Device address on communication Bus (I2C slave address of FT5336).
  * @retval TS interrupts status : always return 0 here
  */
uint8_t ft5336_TS_ITStatus(uint16_t DeviceAddr)
{
 8001018:	b480      	push	{r7}
 800101a:	b083      	sub	sp, #12
 800101c:	af00      	add	r7, sp, #0
 800101e:	4603      	mov	r3, r0
 8001020:	80fb      	strh	r3, [r7, #6]
  /* Always return 0 as feature not applicable to FT5336 */
  return 0;
 8001022:	2300      	movs	r3, #0
}
 8001024:	4618      	mov	r0, r3
 8001026:	370c      	adds	r7, #12
 8001028:	46bd      	mov	sp, r7
 800102a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800102e:	4770      	bx	lr

08001030 <ft5336_TS_ClearIT>:
  *         @note : This feature is not applicable to FT5336.
  * @param  DeviceAddr: Device address on communication Bus (I2C slave address of FT5336).
  * @retval None
  */
void ft5336_TS_ClearIT(uint16_t DeviceAddr)
{
 8001030:	b480      	push	{r7}
 8001032:	b083      	sub	sp, #12
 8001034:	af00      	add	r7, sp, #0
 8001036:	4603      	mov	r3, r0
 8001038:	80fb      	strh	r3, [r7, #6]
  /* Nothing to be done here for FT5336 */
}
 800103a:	bf00      	nop
 800103c:	370c      	adds	r7, #12
 800103e:	46bd      	mov	sp, r7
 8001040:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001044:	4770      	bx	lr

08001046 <ft5336_TS_GetGestureID>:
  * @param  DeviceAddr: Device address on communication Bus (I2C slave address of FT5336).
  * @param  pGestureId : Pointer to get last touch gesture Identification.
  * @retval None.
  */
void ft5336_TS_GetGestureID(uint16_t DeviceAddr, uint32_t * pGestureId)
{
 8001046:	b580      	push	{r7, lr}
 8001048:	b084      	sub	sp, #16
 800104a:	af00      	add	r7, sp, #0
 800104c:	4603      	mov	r3, r0
 800104e:	6039      	str	r1, [r7, #0]
 8001050:	80fb      	strh	r3, [r7, #6]
  volatile uint8_t ucReadData = 0;
 8001052:	2300      	movs	r3, #0
 8001054:	73fb      	strb	r3, [r7, #15]

  ucReadData = TS_IO_Read(DeviceAddr, FT5336_GEST_ID_REG);
 8001056:	88fb      	ldrh	r3, [r7, #6]
 8001058:	b2db      	uxtb	r3, r3
 800105a:	2101      	movs	r1, #1
 800105c:	4618      	mov	r0, r3
 800105e:	f000 fa5d 	bl	800151c <TS_IO_Read>
 8001062:	4603      	mov	r3, r0
 8001064:	73fb      	strb	r3, [r7, #15]

  * pGestureId = ucReadData;
 8001066:	7bfb      	ldrb	r3, [r7, #15]
 8001068:	b2db      	uxtb	r3, r3
 800106a:	461a      	mov	r2, r3
 800106c:	683b      	ldr	r3, [r7, #0]
 800106e:	601a      	str	r2, [r3, #0]
}
 8001070:	bf00      	nop
 8001072:	3710      	adds	r7, #16
 8001074:	46bd      	mov	sp, r7
 8001076:	bd80      	pop	{r7, pc}

08001078 <ft5336_TS_GetTouchInfo>:
void ft5336_TS_GetTouchInfo(uint16_t   DeviceAddr,
                            uint32_t   touchIdx,
                            uint32_t * pWeight,
                            uint32_t * pArea,
                            uint32_t * pEvent)
{
 8001078:	b580      	push	{r7, lr}
 800107a:	b086      	sub	sp, #24
 800107c:	af00      	add	r7, sp, #0
 800107e:	60b9      	str	r1, [r7, #8]
 8001080:	607a      	str	r2, [r7, #4]
 8001082:	603b      	str	r3, [r7, #0]
 8001084:	4603      	mov	r3, r0
 8001086:	81fb      	strh	r3, [r7, #14]
  volatile uint8_t ucReadData = 0;
 8001088:	2300      	movs	r3, #0
 800108a:	753b      	strb	r3, [r7, #20]
  uint8_t regAddressXHigh = 0;
 800108c:	2300      	movs	r3, #0
 800108e:	75fb      	strb	r3, [r7, #23]
  uint8_t regAddressPWeight = 0;
 8001090:	2300      	movs	r3, #0
 8001092:	75bb      	strb	r3, [r7, #22]
  uint8_t regAddressPMisc = 0;
 8001094:	2300      	movs	r3, #0
 8001096:	757b      	strb	r3, [r7, #21]

  if(touchIdx < ft5336_handle.currActiveTouchNb)
 8001098:	4b4d      	ldr	r3, [pc, #308]	; (80011d0 <ft5336_TS_GetTouchInfo+0x158>)
 800109a:	785b      	ldrb	r3, [r3, #1]
 800109c:	461a      	mov	r2, r3
 800109e:	68bb      	ldr	r3, [r7, #8]
 80010a0:	4293      	cmp	r3, r2
 80010a2:	f080 8090 	bcs.w	80011c6 <ft5336_TS_GetTouchInfo+0x14e>
  {
    switch(touchIdx)
 80010a6:	68bb      	ldr	r3, [r7, #8]
 80010a8:	2b09      	cmp	r3, #9
 80010aa:	d85d      	bhi.n	8001168 <ft5336_TS_GetTouchInfo+0xf0>
 80010ac:	a201      	add	r2, pc, #4	; (adr r2, 80010b4 <ft5336_TS_GetTouchInfo+0x3c>)
 80010ae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80010b2:	bf00      	nop
 80010b4:	080010dd 	.word	0x080010dd
 80010b8:	080010eb 	.word	0x080010eb
 80010bc:	080010f9 	.word	0x080010f9
 80010c0:	08001107 	.word	0x08001107
 80010c4:	08001115 	.word	0x08001115
 80010c8:	08001123 	.word	0x08001123
 80010cc:	08001131 	.word	0x08001131
 80010d0:	0800113f 	.word	0x0800113f
 80010d4:	0800114d 	.word	0x0800114d
 80010d8:	0800115b 	.word	0x0800115b
    {
    case 0 :
      regAddressXHigh   = FT5336_P1_XH_REG;
 80010dc:	2303      	movs	r3, #3
 80010de:	75fb      	strb	r3, [r7, #23]
      regAddressPWeight = FT5336_P1_WEIGHT_REG;
 80010e0:	2307      	movs	r3, #7
 80010e2:	75bb      	strb	r3, [r7, #22]
      regAddressPMisc   = FT5336_P1_MISC_REG;
 80010e4:	2308      	movs	r3, #8
 80010e6:	757b      	strb	r3, [r7, #21]
      break;
 80010e8:	e03f      	b.n	800116a <ft5336_TS_GetTouchInfo+0xf2>

    case 1 :
      regAddressXHigh   = FT5336_P2_XH_REG;
 80010ea:	2309      	movs	r3, #9
 80010ec:	75fb      	strb	r3, [r7, #23]
      regAddressPWeight = FT5336_P2_WEIGHT_REG;
 80010ee:	230d      	movs	r3, #13
 80010f0:	75bb      	strb	r3, [r7, #22]
      regAddressPMisc   = FT5336_P2_MISC_REG;
 80010f2:	230e      	movs	r3, #14
 80010f4:	757b      	strb	r3, [r7, #21]
      break;
 80010f6:	e038      	b.n	800116a <ft5336_TS_GetTouchInfo+0xf2>

    case 2 :
      regAddressXHigh   = FT5336_P3_XH_REG;
 80010f8:	230f      	movs	r3, #15
 80010fa:	75fb      	strb	r3, [r7, #23]
      regAddressPWeight = FT5336_P3_WEIGHT_REG;
 80010fc:	2313      	movs	r3, #19
 80010fe:	75bb      	strb	r3, [r7, #22]
      regAddressPMisc   = FT5336_P3_MISC_REG;
 8001100:	2314      	movs	r3, #20
 8001102:	757b      	strb	r3, [r7, #21]
      break;
 8001104:	e031      	b.n	800116a <ft5336_TS_GetTouchInfo+0xf2>

    case 3 :
      regAddressXHigh   = FT5336_P4_XH_REG;
 8001106:	2315      	movs	r3, #21
 8001108:	75fb      	strb	r3, [r7, #23]
      regAddressPWeight = FT5336_P4_WEIGHT_REG;
 800110a:	2319      	movs	r3, #25
 800110c:	75bb      	strb	r3, [r7, #22]
      regAddressPMisc   = FT5336_P4_MISC_REG;
 800110e:	231a      	movs	r3, #26
 8001110:	757b      	strb	r3, [r7, #21]
      break;
 8001112:	e02a      	b.n	800116a <ft5336_TS_GetTouchInfo+0xf2>

    case 4 :
      regAddressXHigh   = FT5336_P5_XH_REG;
 8001114:	231b      	movs	r3, #27
 8001116:	75fb      	strb	r3, [r7, #23]
      regAddressPWeight = FT5336_P5_WEIGHT_REG;
 8001118:	231f      	movs	r3, #31
 800111a:	75bb      	strb	r3, [r7, #22]
      regAddressPMisc   = FT5336_P5_MISC_REG;
 800111c:	2320      	movs	r3, #32
 800111e:	757b      	strb	r3, [r7, #21]
      break;
 8001120:	e023      	b.n	800116a <ft5336_TS_GetTouchInfo+0xf2>

    case 5 :
      regAddressXHigh   = FT5336_P6_XH_REG;
 8001122:	2321      	movs	r3, #33	; 0x21
 8001124:	75fb      	strb	r3, [r7, #23]
      regAddressPWeight = FT5336_P6_WEIGHT_REG;
 8001126:	2325      	movs	r3, #37	; 0x25
 8001128:	75bb      	strb	r3, [r7, #22]
      regAddressPMisc   = FT5336_P6_MISC_REG;
 800112a:	2326      	movs	r3, #38	; 0x26
 800112c:	757b      	strb	r3, [r7, #21]
      break;
 800112e:	e01c      	b.n	800116a <ft5336_TS_GetTouchInfo+0xf2>

    case 6 :
      regAddressXHigh   = FT5336_P7_XH_REG;
 8001130:	2327      	movs	r3, #39	; 0x27
 8001132:	75fb      	strb	r3, [r7, #23]
      regAddressPWeight = FT5336_P7_WEIGHT_REG;
 8001134:	232b      	movs	r3, #43	; 0x2b
 8001136:	75bb      	strb	r3, [r7, #22]
      regAddressPMisc   = FT5336_P7_MISC_REG;
 8001138:	232c      	movs	r3, #44	; 0x2c
 800113a:	757b      	strb	r3, [r7, #21]
      break;
 800113c:	e015      	b.n	800116a <ft5336_TS_GetTouchInfo+0xf2>

    case 7 :
      regAddressXHigh   = FT5336_P8_XH_REG;
 800113e:	232d      	movs	r3, #45	; 0x2d
 8001140:	75fb      	strb	r3, [r7, #23]
      regAddressPWeight = FT5336_P8_WEIGHT_REG;
 8001142:	2331      	movs	r3, #49	; 0x31
 8001144:	75bb      	strb	r3, [r7, #22]
      regAddressPMisc   = FT5336_P8_MISC_REG;
 8001146:	2332      	movs	r3, #50	; 0x32
 8001148:	757b      	strb	r3, [r7, #21]
      break;
 800114a:	e00e      	b.n	800116a <ft5336_TS_GetTouchInfo+0xf2>

    case 8 :
      regAddressXHigh   = FT5336_P9_XH_REG;
 800114c:	2333      	movs	r3, #51	; 0x33
 800114e:	75fb      	strb	r3, [r7, #23]
      regAddressPWeight = FT5336_P9_WEIGHT_REG;
 8001150:	2337      	movs	r3, #55	; 0x37
 8001152:	75bb      	strb	r3, [r7, #22]
      regAddressPMisc   = FT5336_P9_MISC_REG;
 8001154:	2338      	movs	r3, #56	; 0x38
 8001156:	757b      	strb	r3, [r7, #21]
      break;
 8001158:	e007      	b.n	800116a <ft5336_TS_GetTouchInfo+0xf2>

    case 9 :
      regAddressXHigh   = FT5336_P10_XH_REG;
 800115a:	2339      	movs	r3, #57	; 0x39
 800115c:	75fb      	strb	r3, [r7, #23]
      regAddressPWeight = FT5336_P10_WEIGHT_REG;
 800115e:	233d      	movs	r3, #61	; 0x3d
 8001160:	75bb      	strb	r3, [r7, #22]
      regAddressPMisc   = FT5336_P10_MISC_REG;
 8001162:	233e      	movs	r3, #62	; 0x3e
 8001164:	757b      	strb	r3, [r7, #21]
      break;
 8001166:	e000      	b.n	800116a <ft5336_TS_GetTouchInfo+0xf2>

    default :
      break;
 8001168:	bf00      	nop

    } /* end switch(touchIdx) */

    /* Read Event Id of touch index */
    ucReadData = TS_IO_Read(DeviceAddr, regAddressXHigh);
 800116a:	89fb      	ldrh	r3, [r7, #14]
 800116c:	b2db      	uxtb	r3, r3
 800116e:	7dfa      	ldrb	r2, [r7, #23]
 8001170:	4611      	mov	r1, r2
 8001172:	4618      	mov	r0, r3
 8001174:	f000 f9d2 	bl	800151c <TS_IO_Read>
 8001178:	4603      	mov	r3, r0
 800117a:	753b      	strb	r3, [r7, #20]
    * pEvent = (ucReadData & FT5336_TOUCH_EVT_FLAG_MASK) >> FT5336_TOUCH_EVT_FLAG_SHIFT;
 800117c:	7d3b      	ldrb	r3, [r7, #20]
 800117e:	b2db      	uxtb	r3, r3
 8001180:	119b      	asrs	r3, r3, #6
 8001182:	f003 0203 	and.w	r2, r3, #3
 8001186:	6a3b      	ldr	r3, [r7, #32]
 8001188:	601a      	str	r2, [r3, #0]

    /* Read weight of touch index */
    ucReadData = TS_IO_Read(DeviceAddr, regAddressPWeight);
 800118a:	89fb      	ldrh	r3, [r7, #14]
 800118c:	b2db      	uxtb	r3, r3
 800118e:	7dba      	ldrb	r2, [r7, #22]
 8001190:	4611      	mov	r1, r2
 8001192:	4618      	mov	r0, r3
 8001194:	f000 f9c2 	bl	800151c <TS_IO_Read>
 8001198:	4603      	mov	r3, r0
 800119a:	753b      	strb	r3, [r7, #20]
    * pWeight = (ucReadData & FT5336_TOUCH_WEIGHT_MASK) >> FT5336_TOUCH_WEIGHT_SHIFT;
 800119c:	7d3b      	ldrb	r3, [r7, #20]
 800119e:	b2db      	uxtb	r3, r3
 80011a0:	461a      	mov	r2, r3
 80011a2:	687b      	ldr	r3, [r7, #4]
 80011a4:	601a      	str	r2, [r3, #0]

    /* Read area of touch index */
    ucReadData = TS_IO_Read(DeviceAddr, regAddressPMisc);
 80011a6:	89fb      	ldrh	r3, [r7, #14]
 80011a8:	b2db      	uxtb	r3, r3
 80011aa:	7d7a      	ldrb	r2, [r7, #21]
 80011ac:	4611      	mov	r1, r2
 80011ae:	4618      	mov	r0, r3
 80011b0:	f000 f9b4 	bl	800151c <TS_IO_Read>
 80011b4:	4603      	mov	r3, r0
 80011b6:	753b      	strb	r3, [r7, #20]
    * pArea = (ucReadData & FT5336_TOUCH_AREA_MASK) >> FT5336_TOUCH_AREA_SHIFT;
 80011b8:	7d3b      	ldrb	r3, [r7, #20]
 80011ba:	b2db      	uxtb	r3, r3
 80011bc:	111b      	asrs	r3, r3, #4
 80011be:	f003 0204 	and.w	r2, r3, #4
 80011c2:	683b      	ldr	r3, [r7, #0]
 80011c4:	601a      	str	r2, [r3, #0]

  } /* of if(touchIdx < ft5336_handle.currActiveTouchNb) */
}
 80011c6:	bf00      	nop
 80011c8:	3718      	adds	r7, #24
 80011ca:	46bd      	mov	sp, r7
 80011cc:	bd80      	pop	{r7, pc}
 80011ce:	bf00      	nop
 80011d0:	200000cc 	.word	0x200000cc

080011d4 <ft5336_Get_I2C_InitializedStatus>:
  * @brief  Return the status of I2C was initialized or not.
  * @param  None.
  * @retval : I2C initialization status.
  */
static uint8_t ft5336_Get_I2C_InitializedStatus(void)
{
 80011d4:	b480      	push	{r7}
 80011d6:	af00      	add	r7, sp, #0
  return(ft5336_handle.i2cInitialized);
 80011d8:	4b03      	ldr	r3, [pc, #12]	; (80011e8 <ft5336_Get_I2C_InitializedStatus+0x14>)
 80011da:	781b      	ldrb	r3, [r3, #0]
}
 80011dc:	4618      	mov	r0, r3
 80011de:	46bd      	mov	sp, r7
 80011e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011e4:	4770      	bx	lr
 80011e6:	bf00      	nop
 80011e8:	200000cc 	.word	0x200000cc

080011ec <ft5336_I2C_InitializeIfRequired>:
  * @brief  I2C initialize if needed.
  * @param  None.
  * @retval : None.
  */
static void ft5336_I2C_InitializeIfRequired(void)
{
 80011ec:	b580      	push	{r7, lr}
 80011ee:	af00      	add	r7, sp, #0
  if(ft5336_Get_I2C_InitializedStatus() == FT5336_I2C_NOT_INITIALIZED)
 80011f0:	f7ff fff0 	bl	80011d4 <ft5336_Get_I2C_InitializedStatus>
 80011f4:	4603      	mov	r3, r0
 80011f6:	2b00      	cmp	r3, #0
 80011f8:	d104      	bne.n	8001204 <ft5336_I2C_InitializeIfRequired+0x18>
  {
    /* Initialize TS IO BUS layer (I2C) */
    TS_IO_Init();
 80011fa:	f000 f96b 	bl	80014d4 <TS_IO_Init>

    /* Set state to initialized */
    ft5336_handle.i2cInitialized = FT5336_I2C_INITIALIZED;
 80011fe:	4b02      	ldr	r3, [pc, #8]	; (8001208 <ft5336_I2C_InitializeIfRequired+0x1c>)
 8001200:	2201      	movs	r2, #1
 8001202:	701a      	strb	r2, [r3, #0]
  }
}
 8001204:	bf00      	nop
 8001206:	bd80      	pop	{r7, pc}
 8001208:	200000cc 	.word	0x200000cc

0800120c <ft5336_TS_Configure>:
  * @brief  Basic static configuration of TouchScreen
  * @param  DeviceAddr: FT5336 Device address for communication on I2C Bus.
  * @retval Status FT5336_STATUS_OK or FT5336_STATUS_NOT_OK.
  */
static uint32_t ft5336_TS_Configure(uint16_t DeviceAddr)
{
 800120c:	b480      	push	{r7}
 800120e:	b085      	sub	sp, #20
 8001210:	af00      	add	r7, sp, #0
 8001212:	4603      	mov	r3, r0
 8001214:	80fb      	strh	r3, [r7, #6]
  uint32_t status = FT5336_STATUS_OK;
 8001216:	2300      	movs	r3, #0
 8001218:	60fb      	str	r3, [r7, #12]

  /* Nothing special to be done for FT5336 */

  return(status);
 800121a:	68fb      	ldr	r3, [r7, #12]
}
 800121c:	4618      	mov	r0, r3
 800121e:	3714      	adds	r7, #20
 8001220:	46bd      	mov	sp, r7
 8001222:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001226:	4770      	bx	lr

08001228 <I2Cx_MspInit>:
  * @brief  Initializes I2C MSP.
  * @param  i2c_handler : I2C handler
  * @retval None
  */
static void I2Cx_MspInit(I2C_HandleTypeDef *i2c_handler)
{
 8001228:	b580      	push	{r7, lr}
 800122a:	b08c      	sub	sp, #48	; 0x30
 800122c:	af00      	add	r7, sp, #0
 800122e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef  gpio_init_structure;
  
  if (i2c_handler == (I2C_HandleTypeDef*)(&hI2cAudioHandler))
 8001230:	687b      	ldr	r3, [r7, #4]
 8001232:	4a51      	ldr	r2, [pc, #324]	; (8001378 <I2Cx_MspInit+0x150>)
 8001234:	4293      	cmp	r3, r2
 8001236:	d14d      	bne.n	80012d4 <I2Cx_MspInit+0xac>
  {
    /* AUDIO and LCD I2C MSP init */

    /*** Configure the GPIOs ***/
    /* Enable GPIO clock */
    DISCOVERY_AUDIO_I2Cx_SCL_SDA_GPIO_CLK_ENABLE();
 8001238:	4b50      	ldr	r3, [pc, #320]	; (800137c <I2Cx_MspInit+0x154>)
 800123a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800123c:	4a4f      	ldr	r2, [pc, #316]	; (800137c <I2Cx_MspInit+0x154>)
 800123e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001242:	6313      	str	r3, [r2, #48]	; 0x30
 8001244:	4b4d      	ldr	r3, [pc, #308]	; (800137c <I2Cx_MspInit+0x154>)
 8001246:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001248:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800124c:	61bb      	str	r3, [r7, #24]
 800124e:	69bb      	ldr	r3, [r7, #24]

    /* Configure I2C Tx as alternate function */
    gpio_init_structure.Pin = DISCOVERY_AUDIO_I2Cx_SCL_PIN;
 8001250:	2380      	movs	r3, #128	; 0x80
 8001252:	61fb      	str	r3, [r7, #28]
    gpio_init_structure.Mode = GPIO_MODE_AF_OD;
 8001254:	2312      	movs	r3, #18
 8001256:	623b      	str	r3, [r7, #32]
    gpio_init_structure.Pull = GPIO_NOPULL;
 8001258:	2300      	movs	r3, #0
 800125a:	627b      	str	r3, [r7, #36]	; 0x24
    gpio_init_structure.Speed = GPIO_SPEED_FAST;
 800125c:	2302      	movs	r3, #2
 800125e:	62bb      	str	r3, [r7, #40]	; 0x28
    gpio_init_structure.Alternate = DISCOVERY_AUDIO_I2Cx_SCL_SDA_AF;
 8001260:	2304      	movs	r3, #4
 8001262:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(DISCOVERY_AUDIO_I2Cx_SCL_SDA_GPIO_PORT, &gpio_init_structure);
 8001264:	f107 031c 	add.w	r3, r7, #28
 8001268:	4619      	mov	r1, r3
 800126a:	4845      	ldr	r0, [pc, #276]	; (8001380 <I2Cx_MspInit+0x158>)
 800126c:	f003 fdc2 	bl	8004df4 <HAL_GPIO_Init>

    /* Configure I2C Rx as alternate function */
    gpio_init_structure.Pin = DISCOVERY_AUDIO_I2Cx_SDA_PIN;
 8001270:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001274:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(DISCOVERY_AUDIO_I2Cx_SCL_SDA_GPIO_PORT, &gpio_init_structure);
 8001276:	f107 031c 	add.w	r3, r7, #28
 800127a:	4619      	mov	r1, r3
 800127c:	4840      	ldr	r0, [pc, #256]	; (8001380 <I2Cx_MspInit+0x158>)
 800127e:	f003 fdb9 	bl	8004df4 <HAL_GPIO_Init>

    /*** Configure the I2C peripheral ***/
    /* Enable I2C clock */
    DISCOVERY_AUDIO_I2Cx_CLK_ENABLE();
 8001282:	4b3e      	ldr	r3, [pc, #248]	; (800137c <I2Cx_MspInit+0x154>)
 8001284:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001286:	4a3d      	ldr	r2, [pc, #244]	; (800137c <I2Cx_MspInit+0x154>)
 8001288:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 800128c:	6413      	str	r3, [r2, #64]	; 0x40
 800128e:	4b3b      	ldr	r3, [pc, #236]	; (800137c <I2Cx_MspInit+0x154>)
 8001290:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001292:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8001296:	617b      	str	r3, [r7, #20]
 8001298:	697b      	ldr	r3, [r7, #20]

    /* Force the I2C peripheral clock reset */
    DISCOVERY_AUDIO_I2Cx_FORCE_RESET();
 800129a:	4b38      	ldr	r3, [pc, #224]	; (800137c <I2Cx_MspInit+0x154>)
 800129c:	6a1b      	ldr	r3, [r3, #32]
 800129e:	4a37      	ldr	r2, [pc, #220]	; (800137c <I2Cx_MspInit+0x154>)
 80012a0:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 80012a4:	6213      	str	r3, [r2, #32]

    /* Release the I2C peripheral clock reset */
    DISCOVERY_AUDIO_I2Cx_RELEASE_RESET();
 80012a6:	4b35      	ldr	r3, [pc, #212]	; (800137c <I2Cx_MspInit+0x154>)
 80012a8:	6a1b      	ldr	r3, [r3, #32]
 80012aa:	4a34      	ldr	r2, [pc, #208]	; (800137c <I2Cx_MspInit+0x154>)
 80012ac:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 80012b0:	6213      	str	r3, [r2, #32]

    /* Enable and set I2Cx Interrupt to a lower priority */
    HAL_NVIC_SetPriority(DISCOVERY_AUDIO_I2Cx_EV_IRQn, 0x0F, 0);
 80012b2:	2200      	movs	r2, #0
 80012b4:	210f      	movs	r1, #15
 80012b6:	2048      	movs	r0, #72	; 0x48
 80012b8:	f002 fd83 	bl	8003dc2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DISCOVERY_AUDIO_I2Cx_EV_IRQn);
 80012bc:	2048      	movs	r0, #72	; 0x48
 80012be:	f002 fd9c 	bl	8003dfa <HAL_NVIC_EnableIRQ>

    /* Enable and set I2Cx Interrupt to a lower priority */
    HAL_NVIC_SetPriority(DISCOVERY_AUDIO_I2Cx_ER_IRQn, 0x0F, 0);
 80012c2:	2200      	movs	r2, #0
 80012c4:	210f      	movs	r1, #15
 80012c6:	2049      	movs	r0, #73	; 0x49
 80012c8:	f002 fd7b 	bl	8003dc2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DISCOVERY_AUDIO_I2Cx_ER_IRQn);
 80012cc:	2049      	movs	r0, #73	; 0x49
 80012ce:	f002 fd94 	bl	8003dfa <HAL_NVIC_EnableIRQ>

    /* Enable and set I2Cx Interrupt to a lower priority */
    HAL_NVIC_SetPriority(DISCOVERY_EXT_I2Cx_ER_IRQn, 0x0F, 0);
    HAL_NVIC_EnableIRQ(DISCOVERY_EXT_I2Cx_ER_IRQn);
  }
}
 80012d2:	e04d      	b.n	8001370 <I2Cx_MspInit+0x148>
    DISCOVERY_EXT_I2Cx_SCL_SDA_GPIO_CLK_ENABLE();
 80012d4:	4b29      	ldr	r3, [pc, #164]	; (800137c <I2Cx_MspInit+0x154>)
 80012d6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012d8:	4a28      	ldr	r2, [pc, #160]	; (800137c <I2Cx_MspInit+0x154>)
 80012da:	f043 0302 	orr.w	r3, r3, #2
 80012de:	6313      	str	r3, [r2, #48]	; 0x30
 80012e0:	4b26      	ldr	r3, [pc, #152]	; (800137c <I2Cx_MspInit+0x154>)
 80012e2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012e4:	f003 0302 	and.w	r3, r3, #2
 80012e8:	613b      	str	r3, [r7, #16]
 80012ea:	693b      	ldr	r3, [r7, #16]
    gpio_init_structure.Pin = DISCOVERY_EXT_I2Cx_SCL_PIN;
 80012ec:	f44f 7380 	mov.w	r3, #256	; 0x100
 80012f0:	61fb      	str	r3, [r7, #28]
    gpio_init_structure.Mode = GPIO_MODE_AF_OD;
 80012f2:	2312      	movs	r3, #18
 80012f4:	623b      	str	r3, [r7, #32]
    gpio_init_structure.Pull = GPIO_NOPULL;
 80012f6:	2300      	movs	r3, #0
 80012f8:	627b      	str	r3, [r7, #36]	; 0x24
    gpio_init_structure.Speed = GPIO_SPEED_FAST;
 80012fa:	2302      	movs	r3, #2
 80012fc:	62bb      	str	r3, [r7, #40]	; 0x28
    gpio_init_structure.Alternate = DISCOVERY_EXT_I2Cx_SCL_SDA_AF;
 80012fe:	2304      	movs	r3, #4
 8001300:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(DISCOVERY_EXT_I2Cx_SCL_SDA_GPIO_PORT, &gpio_init_structure);
 8001302:	f107 031c 	add.w	r3, r7, #28
 8001306:	4619      	mov	r1, r3
 8001308:	481e      	ldr	r0, [pc, #120]	; (8001384 <I2Cx_MspInit+0x15c>)
 800130a:	f003 fd73 	bl	8004df4 <HAL_GPIO_Init>
    gpio_init_structure.Pin = DISCOVERY_EXT_I2Cx_SDA_PIN;
 800130e:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001312:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(DISCOVERY_EXT_I2Cx_SCL_SDA_GPIO_PORT, &gpio_init_structure);
 8001314:	f107 031c 	add.w	r3, r7, #28
 8001318:	4619      	mov	r1, r3
 800131a:	481a      	ldr	r0, [pc, #104]	; (8001384 <I2Cx_MspInit+0x15c>)
 800131c:	f003 fd6a 	bl	8004df4 <HAL_GPIO_Init>
    DISCOVERY_EXT_I2Cx_CLK_ENABLE();
 8001320:	4b16      	ldr	r3, [pc, #88]	; (800137c <I2Cx_MspInit+0x154>)
 8001322:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001324:	4a15      	ldr	r2, [pc, #84]	; (800137c <I2Cx_MspInit+0x154>)
 8001326:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800132a:	6413      	str	r3, [r2, #64]	; 0x40
 800132c:	4b13      	ldr	r3, [pc, #76]	; (800137c <I2Cx_MspInit+0x154>)
 800132e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001330:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001334:	60fb      	str	r3, [r7, #12]
 8001336:	68fb      	ldr	r3, [r7, #12]
    DISCOVERY_EXT_I2Cx_FORCE_RESET();
 8001338:	4b10      	ldr	r3, [pc, #64]	; (800137c <I2Cx_MspInit+0x154>)
 800133a:	6a1b      	ldr	r3, [r3, #32]
 800133c:	4a0f      	ldr	r2, [pc, #60]	; (800137c <I2Cx_MspInit+0x154>)
 800133e:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001342:	6213      	str	r3, [r2, #32]
    DISCOVERY_EXT_I2Cx_RELEASE_RESET();
 8001344:	4b0d      	ldr	r3, [pc, #52]	; (800137c <I2Cx_MspInit+0x154>)
 8001346:	6a1b      	ldr	r3, [r3, #32]
 8001348:	4a0c      	ldr	r2, [pc, #48]	; (800137c <I2Cx_MspInit+0x154>)
 800134a:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800134e:	6213      	str	r3, [r2, #32]
    HAL_NVIC_SetPriority(DISCOVERY_EXT_I2Cx_EV_IRQn, 0x0F, 0);
 8001350:	2200      	movs	r2, #0
 8001352:	210f      	movs	r1, #15
 8001354:	201f      	movs	r0, #31
 8001356:	f002 fd34 	bl	8003dc2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DISCOVERY_EXT_I2Cx_EV_IRQn);
 800135a:	201f      	movs	r0, #31
 800135c:	f002 fd4d 	bl	8003dfa <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(DISCOVERY_EXT_I2Cx_ER_IRQn, 0x0F, 0);
 8001360:	2200      	movs	r2, #0
 8001362:	210f      	movs	r1, #15
 8001364:	2020      	movs	r0, #32
 8001366:	f002 fd2c 	bl	8003dc2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DISCOVERY_EXT_I2Cx_ER_IRQn);
 800136a:	2020      	movs	r0, #32
 800136c:	f002 fd45 	bl	8003dfa <HAL_NVIC_EnableIRQ>
}
 8001370:	bf00      	nop
 8001372:	3730      	adds	r7, #48	; 0x30
 8001374:	46bd      	mov	sp, r7
 8001376:	bd80      	pop	{r7, pc}
 8001378:	200000d4 	.word	0x200000d4
 800137c:	40023800 	.word	0x40023800
 8001380:	40021c00 	.word	0x40021c00
 8001384:	40020400 	.word	0x40020400

08001388 <I2Cx_Init>:
  * @brief  Initializes I2C HAL.
  * @param  i2c_handler : I2C handler
  * @retval None
  */
static void I2Cx_Init(I2C_HandleTypeDef *i2c_handler)
{
 8001388:	b580      	push	{r7, lr}
 800138a:	b082      	sub	sp, #8
 800138c:	af00      	add	r7, sp, #0
 800138e:	6078      	str	r0, [r7, #4]
  if(HAL_I2C_GetState(i2c_handler) == HAL_I2C_STATE_RESET)
 8001390:	6878      	ldr	r0, [r7, #4]
 8001392:	f004 f9f5 	bl	8005780 <HAL_I2C_GetState>
 8001396:	4603      	mov	r3, r0
 8001398:	2b00      	cmp	r3, #0
 800139a:	d125      	bne.n	80013e8 <I2Cx_Init+0x60>
  {
    if (i2c_handler == (I2C_HandleTypeDef*)(&hI2cAudioHandler))
 800139c:	687b      	ldr	r3, [r7, #4]
 800139e:	4a14      	ldr	r2, [pc, #80]	; (80013f0 <I2Cx_Init+0x68>)
 80013a0:	4293      	cmp	r3, r2
 80013a2:	d103      	bne.n	80013ac <I2Cx_Init+0x24>
    {
      /* Audio and LCD I2C configuration */
      i2c_handler->Instance = DISCOVERY_AUDIO_I2Cx;
 80013a4:	687b      	ldr	r3, [r7, #4]
 80013a6:	4a13      	ldr	r2, [pc, #76]	; (80013f4 <I2Cx_Init+0x6c>)
 80013a8:	601a      	str	r2, [r3, #0]
 80013aa:	e002      	b.n	80013b2 <I2Cx_Init+0x2a>
    }
    else
    {
      /* External, camera and Arduino connector  I2C configuration */
      i2c_handler->Instance = DISCOVERY_EXT_I2Cx;
 80013ac:	687b      	ldr	r3, [r7, #4]
 80013ae:	4a12      	ldr	r2, [pc, #72]	; (80013f8 <I2Cx_Init+0x70>)
 80013b0:	601a      	str	r2, [r3, #0]
    }
    i2c_handler->Init.Timing           = DISCOVERY_I2Cx_TIMING;
 80013b2:	687b      	ldr	r3, [r7, #4]
 80013b4:	4a11      	ldr	r2, [pc, #68]	; (80013fc <I2Cx_Init+0x74>)
 80013b6:	605a      	str	r2, [r3, #4]
    i2c_handler->Init.OwnAddress1      = 0;
 80013b8:	687b      	ldr	r3, [r7, #4]
 80013ba:	2200      	movs	r2, #0
 80013bc:	609a      	str	r2, [r3, #8]
    i2c_handler->Init.AddressingMode   = I2C_ADDRESSINGMODE_7BIT;
 80013be:	687b      	ldr	r3, [r7, #4]
 80013c0:	2201      	movs	r2, #1
 80013c2:	60da      	str	r2, [r3, #12]
    i2c_handler->Init.DualAddressMode  = I2C_DUALADDRESS_DISABLE;
 80013c4:	687b      	ldr	r3, [r7, #4]
 80013c6:	2200      	movs	r2, #0
 80013c8:	611a      	str	r2, [r3, #16]
    i2c_handler->Init.OwnAddress2      = 0;
 80013ca:	687b      	ldr	r3, [r7, #4]
 80013cc:	2200      	movs	r2, #0
 80013ce:	615a      	str	r2, [r3, #20]
    i2c_handler->Init.GeneralCallMode  = I2C_GENERALCALL_DISABLE;
 80013d0:	687b      	ldr	r3, [r7, #4]
 80013d2:	2200      	movs	r2, #0
 80013d4:	61da      	str	r2, [r3, #28]
    i2c_handler->Init.NoStretchMode    = I2C_NOSTRETCH_DISABLE;
 80013d6:	687b      	ldr	r3, [r7, #4]
 80013d8:	2200      	movs	r2, #0
 80013da:	621a      	str	r2, [r3, #32]

    /* Init the I2C */
    I2Cx_MspInit(i2c_handler);
 80013dc:	6878      	ldr	r0, [r7, #4]
 80013de:	f7ff ff23 	bl	8001228 <I2Cx_MspInit>
    HAL_I2C_Init(i2c_handler);
 80013e2:	6878      	ldr	r0, [r7, #4]
 80013e4:	f003 feca 	bl	800517c <HAL_I2C_Init>
  }
}
 80013e8:	bf00      	nop
 80013ea:	3708      	adds	r7, #8
 80013ec:	46bd      	mov	sp, r7
 80013ee:	bd80      	pop	{r7, pc}
 80013f0:	200000d4 	.word	0x200000d4
 80013f4:	40005c00 	.word	0x40005c00
 80013f8:	40005400 	.word	0x40005400
 80013fc:	40912732 	.word	0x40912732

08001400 <I2Cx_ReadMultiple>:
                                           uint8_t Addr,
                                           uint16_t Reg,
                                           uint16_t MemAddress,
                                           uint8_t *Buffer,
                                           uint16_t Length)
{
 8001400:	b580      	push	{r7, lr}
 8001402:	b08a      	sub	sp, #40	; 0x28
 8001404:	af04      	add	r7, sp, #16
 8001406:	60f8      	str	r0, [r7, #12]
 8001408:	4608      	mov	r0, r1
 800140a:	4611      	mov	r1, r2
 800140c:	461a      	mov	r2, r3
 800140e:	4603      	mov	r3, r0
 8001410:	72fb      	strb	r3, [r7, #11]
 8001412:	460b      	mov	r3, r1
 8001414:	813b      	strh	r3, [r7, #8]
 8001416:	4613      	mov	r3, r2
 8001418:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status = HAL_OK;
 800141a:	2300      	movs	r3, #0
 800141c:	75fb      	strb	r3, [r7, #23]

  status = HAL_I2C_Mem_Read(i2c_handler, Addr, (uint16_t)Reg, MemAddress, Buffer, Length, 1000);
 800141e:	7afb      	ldrb	r3, [r7, #11]
 8001420:	b299      	uxth	r1, r3
 8001422:	88f8      	ldrh	r0, [r7, #6]
 8001424:	893a      	ldrh	r2, [r7, #8]
 8001426:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800142a:	9302      	str	r3, [sp, #8]
 800142c:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800142e:	9301      	str	r3, [sp, #4]
 8001430:	6a3b      	ldr	r3, [r7, #32]
 8001432:	9300      	str	r3, [sp, #0]
 8001434:	4603      	mov	r3, r0
 8001436:	68f8      	ldr	r0, [r7, #12]
 8001438:	f004 f888 	bl	800554c <HAL_I2C_Mem_Read>
 800143c:	4603      	mov	r3, r0
 800143e:	75fb      	strb	r3, [r7, #23]

  /* Check the communication status */
  if(status != HAL_OK)
 8001440:	7dfb      	ldrb	r3, [r7, #23]
 8001442:	2b00      	cmp	r3, #0
 8001444:	d004      	beq.n	8001450 <I2Cx_ReadMultiple+0x50>
  {
    /* I2C error occurred */
    I2Cx_Error(i2c_handler, Addr);
 8001446:	7afb      	ldrb	r3, [r7, #11]
 8001448:	4619      	mov	r1, r3
 800144a:	68f8      	ldr	r0, [r7, #12]
 800144c:	f000 f832 	bl	80014b4 <I2Cx_Error>
  }
  return status;    
 8001450:	7dfb      	ldrb	r3, [r7, #23]
}
 8001452:	4618      	mov	r0, r3
 8001454:	3718      	adds	r7, #24
 8001456:	46bd      	mov	sp, r7
 8001458:	bd80      	pop	{r7, pc}

0800145a <I2Cx_WriteMultiple>:
                                            uint8_t Addr,
                                            uint16_t Reg,
                                            uint16_t MemAddress,
                                            uint8_t *Buffer,
                                            uint16_t Length)
{
 800145a:	b580      	push	{r7, lr}
 800145c:	b08a      	sub	sp, #40	; 0x28
 800145e:	af04      	add	r7, sp, #16
 8001460:	60f8      	str	r0, [r7, #12]
 8001462:	4608      	mov	r0, r1
 8001464:	4611      	mov	r1, r2
 8001466:	461a      	mov	r2, r3
 8001468:	4603      	mov	r3, r0
 800146a:	72fb      	strb	r3, [r7, #11]
 800146c:	460b      	mov	r3, r1
 800146e:	813b      	strh	r3, [r7, #8]
 8001470:	4613      	mov	r3, r2
 8001472:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status = HAL_OK;
 8001474:	2300      	movs	r3, #0
 8001476:	75fb      	strb	r3, [r7, #23]
  
  status = HAL_I2C_Mem_Write(i2c_handler, Addr, (uint16_t)Reg, MemAddress, Buffer, Length, 1000);
 8001478:	7afb      	ldrb	r3, [r7, #11]
 800147a:	b299      	uxth	r1, r3
 800147c:	88f8      	ldrh	r0, [r7, #6]
 800147e:	893a      	ldrh	r2, [r7, #8]
 8001480:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001484:	9302      	str	r3, [sp, #8]
 8001486:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8001488:	9301      	str	r3, [sp, #4]
 800148a:	6a3b      	ldr	r3, [r7, #32]
 800148c:	9300      	str	r3, [sp, #0]
 800148e:	4603      	mov	r3, r0
 8001490:	68f8      	ldr	r0, [r7, #12]
 8001492:	f003 ff47 	bl	8005324 <HAL_I2C_Mem_Write>
 8001496:	4603      	mov	r3, r0
 8001498:	75fb      	strb	r3, [r7, #23]
  
  /* Check the communication status */
  if(status != HAL_OK)
 800149a:	7dfb      	ldrb	r3, [r7, #23]
 800149c:	2b00      	cmp	r3, #0
 800149e:	d004      	beq.n	80014aa <I2Cx_WriteMultiple+0x50>
  {
    /* Re-Initiaize the I2C Bus */
    I2Cx_Error(i2c_handler, Addr);
 80014a0:	7afb      	ldrb	r3, [r7, #11]
 80014a2:	4619      	mov	r1, r3
 80014a4:	68f8      	ldr	r0, [r7, #12]
 80014a6:	f000 f805 	bl	80014b4 <I2Cx_Error>
  }
  return status;
 80014aa:	7dfb      	ldrb	r3, [r7, #23]
}
 80014ac:	4618      	mov	r0, r3
 80014ae:	3718      	adds	r7, #24
 80014b0:	46bd      	mov	sp, r7
 80014b2:	bd80      	pop	{r7, pc}

080014b4 <I2Cx_Error>:
  * @param  i2c_handler : I2C handler
  * @param  Addr: I2C Address
  * @retval None
  */
static void I2Cx_Error(I2C_HandleTypeDef *i2c_handler, uint8_t Addr)
{
 80014b4:	b580      	push	{r7, lr}
 80014b6:	b082      	sub	sp, #8
 80014b8:	af00      	add	r7, sp, #0
 80014ba:	6078      	str	r0, [r7, #4]
 80014bc:	460b      	mov	r3, r1
 80014be:	70fb      	strb	r3, [r7, #3]
  /* De-initialize the I2C communication bus */
  HAL_I2C_DeInit(i2c_handler);
 80014c0:	6878      	ldr	r0, [r7, #4]
 80014c2:	f003 feeb 	bl	800529c <HAL_I2C_DeInit>
  
  /* Re-Initialize the I2C communication bus */
  I2Cx_Init(i2c_handler);
 80014c6:	6878      	ldr	r0, [r7, #4]
 80014c8:	f7ff ff5e 	bl	8001388 <I2Cx_Init>
}
 80014cc:	bf00      	nop
 80014ce:	3708      	adds	r7, #8
 80014d0:	46bd      	mov	sp, r7
 80014d2:	bd80      	pop	{r7, pc}

080014d4 <TS_IO_Init>:
/**
  * @brief  Initializes Touchscreen low level.
  * @retval None
  */
void TS_IO_Init(void)
{
 80014d4:	b580      	push	{r7, lr}
 80014d6:	af00      	add	r7, sp, #0
  I2Cx_Init(&hI2cAudioHandler);
 80014d8:	4802      	ldr	r0, [pc, #8]	; (80014e4 <TS_IO_Init+0x10>)
 80014da:	f7ff ff55 	bl	8001388 <I2Cx_Init>
}
 80014de:	bf00      	nop
 80014e0:	bd80      	pop	{r7, pc}
 80014e2:	bf00      	nop
 80014e4:	200000d4 	.word	0x200000d4

080014e8 <TS_IO_Write>:
  * @param  Reg: Reg address
  * @param  Value: Data to be written
  * @retval None
  */
void TS_IO_Write(uint8_t Addr, uint8_t Reg, uint8_t Value)
{
 80014e8:	b580      	push	{r7, lr}
 80014ea:	b084      	sub	sp, #16
 80014ec:	af02      	add	r7, sp, #8
 80014ee:	4603      	mov	r3, r0
 80014f0:	71fb      	strb	r3, [r7, #7]
 80014f2:	460b      	mov	r3, r1
 80014f4:	71bb      	strb	r3, [r7, #6]
 80014f6:	4613      	mov	r3, r2
 80014f8:	717b      	strb	r3, [r7, #5]
  I2Cx_WriteMultiple(&hI2cAudioHandler, Addr, (uint16_t)Reg, I2C_MEMADD_SIZE_8BIT,(uint8_t*)&Value, 1);
 80014fa:	79bb      	ldrb	r3, [r7, #6]
 80014fc:	b29a      	uxth	r2, r3
 80014fe:	79f9      	ldrb	r1, [r7, #7]
 8001500:	2301      	movs	r3, #1
 8001502:	9301      	str	r3, [sp, #4]
 8001504:	1d7b      	adds	r3, r7, #5
 8001506:	9300      	str	r3, [sp, #0]
 8001508:	2301      	movs	r3, #1
 800150a:	4803      	ldr	r0, [pc, #12]	; (8001518 <TS_IO_Write+0x30>)
 800150c:	f7ff ffa5 	bl	800145a <I2Cx_WriteMultiple>
}
 8001510:	bf00      	nop
 8001512:	3708      	adds	r7, #8
 8001514:	46bd      	mov	sp, r7
 8001516:	bd80      	pop	{r7, pc}
 8001518:	200000d4 	.word	0x200000d4

0800151c <TS_IO_Read>:
  * @param  Addr: I2C address
  * @param  Reg: Reg address
  * @retval Data to be read
  */
uint8_t TS_IO_Read(uint8_t Addr, uint8_t Reg)
{
 800151c:	b580      	push	{r7, lr}
 800151e:	b086      	sub	sp, #24
 8001520:	af02      	add	r7, sp, #8
 8001522:	4603      	mov	r3, r0
 8001524:	460a      	mov	r2, r1
 8001526:	71fb      	strb	r3, [r7, #7]
 8001528:	4613      	mov	r3, r2
 800152a:	71bb      	strb	r3, [r7, #6]
  uint8_t read_value = 0;
 800152c:	2300      	movs	r3, #0
 800152e:	73fb      	strb	r3, [r7, #15]

  I2Cx_ReadMultiple(&hI2cAudioHandler, Addr, Reg, I2C_MEMADD_SIZE_8BIT, (uint8_t*)&read_value, 1);
 8001530:	79bb      	ldrb	r3, [r7, #6]
 8001532:	b29a      	uxth	r2, r3
 8001534:	79f9      	ldrb	r1, [r7, #7]
 8001536:	2301      	movs	r3, #1
 8001538:	9301      	str	r3, [sp, #4]
 800153a:	f107 030f 	add.w	r3, r7, #15
 800153e:	9300      	str	r3, [sp, #0]
 8001540:	2301      	movs	r3, #1
 8001542:	4804      	ldr	r0, [pc, #16]	; (8001554 <TS_IO_Read+0x38>)
 8001544:	f7ff ff5c 	bl	8001400 <I2Cx_ReadMultiple>

  return read_value;
 8001548:	7bfb      	ldrb	r3, [r7, #15]
}
 800154a:	4618      	mov	r0, r3
 800154c:	3710      	adds	r7, #16
 800154e:	46bd      	mov	sp, r7
 8001550:	bd80      	pop	{r7, pc}
 8001552:	bf00      	nop
 8001554:	200000d4 	.word	0x200000d4

08001558 <TS_IO_Delay>:
  * @brief  TS delay
  * @param  Delay: Delay in ms
  * @retval None
  */
void TS_IO_Delay(uint32_t Delay)
{
 8001558:	b580      	push	{r7, lr}
 800155a:	b082      	sub	sp, #8
 800155c:	af00      	add	r7, sp, #0
 800155e:	6078      	str	r0, [r7, #4]
  HAL_Delay(Delay);
 8001560:	6878      	ldr	r0, [r7, #4]
 8001562:	f001 fd25 	bl	8002fb0 <HAL_Delay>
}
 8001566:	bf00      	nop
 8001568:	3708      	adds	r7, #8
 800156a:	46bd      	mov	sp, r7
 800156c:	bd80      	pop	{r7, pc}
	...

08001570 <BSP_LCD_Init>:
/**
  * @brief  Initializes the LCD.
  * @retval LCD state
  */
uint8_t BSP_LCD_Init(void)
{    
 8001570:	b580      	push	{r7, lr}
 8001572:	af00      	add	r7, sp, #0
  /* Select the used LCD */

  /* The RK043FN48H LCD 480x272 is selected */
  /* Timing Configuration */
  hLtdcHandler.Init.HorizontalSync = (RK043FN48H_HSYNC - 1);
 8001574:	4b31      	ldr	r3, [pc, #196]	; (800163c <BSP_LCD_Init+0xcc>)
 8001576:	2228      	movs	r2, #40	; 0x28
 8001578:	615a      	str	r2, [r3, #20]
  hLtdcHandler.Init.VerticalSync = (RK043FN48H_VSYNC - 1);
 800157a:	4b30      	ldr	r3, [pc, #192]	; (800163c <BSP_LCD_Init+0xcc>)
 800157c:	2209      	movs	r2, #9
 800157e:	619a      	str	r2, [r3, #24]
  hLtdcHandler.Init.AccumulatedHBP = (RK043FN48H_HSYNC + RK043FN48H_HBP - 1);
 8001580:	4b2e      	ldr	r3, [pc, #184]	; (800163c <BSP_LCD_Init+0xcc>)
 8001582:	2235      	movs	r2, #53	; 0x35
 8001584:	61da      	str	r2, [r3, #28]
  hLtdcHandler.Init.AccumulatedVBP = (RK043FN48H_VSYNC + RK043FN48H_VBP - 1);
 8001586:	4b2d      	ldr	r3, [pc, #180]	; (800163c <BSP_LCD_Init+0xcc>)
 8001588:	220b      	movs	r2, #11
 800158a:	621a      	str	r2, [r3, #32]
  hLtdcHandler.Init.AccumulatedActiveH = (RK043FN48H_HEIGHT + RK043FN48H_VSYNC + RK043FN48H_VBP - 1);
 800158c:	4b2b      	ldr	r3, [pc, #172]	; (800163c <BSP_LCD_Init+0xcc>)
 800158e:	f240 121b 	movw	r2, #283	; 0x11b
 8001592:	629a      	str	r2, [r3, #40]	; 0x28
  hLtdcHandler.Init.AccumulatedActiveW = (RK043FN48H_WIDTH + RK043FN48H_HSYNC + RK043FN48H_HBP - 1);
 8001594:	4b29      	ldr	r3, [pc, #164]	; (800163c <BSP_LCD_Init+0xcc>)
 8001596:	f240 2215 	movw	r2, #533	; 0x215
 800159a:	625a      	str	r2, [r3, #36]	; 0x24
  hLtdcHandler.Init.TotalHeigh = (RK043FN48H_HEIGHT + RK043FN48H_VSYNC + RK043FN48H_VBP + RK043FN48H_VFP - 1);
 800159c:	4b27      	ldr	r3, [pc, #156]	; (800163c <BSP_LCD_Init+0xcc>)
 800159e:	f240 121d 	movw	r2, #285	; 0x11d
 80015a2:	631a      	str	r2, [r3, #48]	; 0x30
  hLtdcHandler.Init.TotalWidth = (RK043FN48H_WIDTH + RK043FN48H_HSYNC + RK043FN48H_HBP + RK043FN48H_HFP - 1);
 80015a4:	4b25      	ldr	r3, [pc, #148]	; (800163c <BSP_LCD_Init+0xcc>)
 80015a6:	f240 2235 	movw	r2, #565	; 0x235
 80015aa:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* LCD clock configuration */
  BSP_LCD_ClockConfig(&hLtdcHandler, NULL);
 80015ac:	2100      	movs	r1, #0
 80015ae:	4823      	ldr	r0, [pc, #140]	; (800163c <BSP_LCD_Init+0xcc>)
 80015b0:	f000 ff6a 	bl	8002488 <BSP_LCD_ClockConfig>

  /* Initialize the LCD pixel width and pixel height */
  hLtdcHandler.LayerCfg->ImageWidth  = RK043FN48H_WIDTH;
 80015b4:	4b21      	ldr	r3, [pc, #132]	; (800163c <BSP_LCD_Init+0xcc>)
 80015b6:	f44f 72f0 	mov.w	r2, #480	; 0x1e0
 80015ba:	661a      	str	r2, [r3, #96]	; 0x60
  hLtdcHandler.LayerCfg->ImageHeight = RK043FN48H_HEIGHT;
 80015bc:	4b1f      	ldr	r3, [pc, #124]	; (800163c <BSP_LCD_Init+0xcc>)
 80015be:	f44f 7288 	mov.w	r2, #272	; 0x110
 80015c2:	665a      	str	r2, [r3, #100]	; 0x64

  /* Background value */
  hLtdcHandler.Init.Backcolor.Blue = 0;
 80015c4:	4b1d      	ldr	r3, [pc, #116]	; (800163c <BSP_LCD_Init+0xcc>)
 80015c6:	2200      	movs	r2, #0
 80015c8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  hLtdcHandler.Init.Backcolor.Green = 0;
 80015cc:	4b1b      	ldr	r3, [pc, #108]	; (800163c <BSP_LCD_Init+0xcc>)
 80015ce:	2200      	movs	r2, #0
 80015d0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  hLtdcHandler.Init.Backcolor.Red = 0;
 80015d4:	4b19      	ldr	r3, [pc, #100]	; (800163c <BSP_LCD_Init+0xcc>)
 80015d6:	2200      	movs	r2, #0
 80015d8:	f883 2036 	strb.w	r2, [r3, #54]	; 0x36
  
  /* Polarity */
  hLtdcHandler.Init.HSPolarity = LTDC_HSPOLARITY_AL;
 80015dc:	4b17      	ldr	r3, [pc, #92]	; (800163c <BSP_LCD_Init+0xcc>)
 80015de:	2200      	movs	r2, #0
 80015e0:	605a      	str	r2, [r3, #4]
  hLtdcHandler.Init.VSPolarity = LTDC_VSPOLARITY_AL; 
 80015e2:	4b16      	ldr	r3, [pc, #88]	; (800163c <BSP_LCD_Init+0xcc>)
 80015e4:	2200      	movs	r2, #0
 80015e6:	609a      	str	r2, [r3, #8]
  hLtdcHandler.Init.DEPolarity = LTDC_DEPOLARITY_AL;  
 80015e8:	4b14      	ldr	r3, [pc, #80]	; (800163c <BSP_LCD_Init+0xcc>)
 80015ea:	2200      	movs	r2, #0
 80015ec:	60da      	str	r2, [r3, #12]
  hLtdcHandler.Init.PCPolarity = LTDC_PCPOLARITY_IPC;
 80015ee:	4b13      	ldr	r3, [pc, #76]	; (800163c <BSP_LCD_Init+0xcc>)
 80015f0:	2200      	movs	r2, #0
 80015f2:	611a      	str	r2, [r3, #16]
  hLtdcHandler.Instance = LTDC;
 80015f4:	4b11      	ldr	r3, [pc, #68]	; (800163c <BSP_LCD_Init+0xcc>)
 80015f6:	4a12      	ldr	r2, [pc, #72]	; (8001640 <BSP_LCD_Init+0xd0>)
 80015f8:	601a      	str	r2, [r3, #0]

  if(HAL_LTDC_GetState(&hLtdcHandler) == HAL_LTDC_STATE_RESET)
 80015fa:	4810      	ldr	r0, [pc, #64]	; (800163c <BSP_LCD_Init+0xcc>)
 80015fc:	f004 fcba 	bl	8005f74 <HAL_LTDC_GetState>
 8001600:	4603      	mov	r3, r0
 8001602:	2b00      	cmp	r3, #0
 8001604:	d103      	bne.n	800160e <BSP_LCD_Init+0x9e>
  {
    /* Initialize the LCD Msp: this __weak function can be rewritten by the application */
    BSP_LCD_MspInit(&hLtdcHandler, NULL);
 8001606:	2100      	movs	r1, #0
 8001608:	480c      	ldr	r0, [pc, #48]	; (800163c <BSP_LCD_Init+0xcc>)
 800160a:	f000 fe63 	bl	80022d4 <BSP_LCD_MspInit>
  }
  HAL_LTDC_Init(&hLtdcHandler);
 800160e:	480b      	ldr	r0, [pc, #44]	; (800163c <BSP_LCD_Init+0xcc>)
 8001610:	f004 fae0 	bl	8005bd4 <HAL_LTDC_Init>

  /* Assert display enable LCD_DISP pin */
  HAL_GPIO_WritePin(LCD_DISP_GPIO_PORT, LCD_DISP_PIN, GPIO_PIN_SET);
 8001614:	2201      	movs	r2, #1
 8001616:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800161a:	480a      	ldr	r0, [pc, #40]	; (8001644 <BSP_LCD_Init+0xd4>)
 800161c:	f003 fd94 	bl	8005148 <HAL_GPIO_WritePin>

  /* Assert backlight LCD_BL_CTRL pin */
  HAL_GPIO_WritePin(LCD_BL_CTRL_GPIO_PORT, LCD_BL_CTRL_PIN, GPIO_PIN_SET);
 8001620:	2201      	movs	r2, #1
 8001622:	2108      	movs	r1, #8
 8001624:	4808      	ldr	r0, [pc, #32]	; (8001648 <BSP_LCD_Init+0xd8>)
 8001626:	f003 fd8f 	bl	8005148 <HAL_GPIO_WritePin>

#if !defined(DATA_IN_ExtSDRAM)
  /* Initialize the SDRAM */
  BSP_SDRAM_Init();
 800162a:	f001 f84d 	bl	80026c8 <BSP_SDRAM_Init>
#endif
    
  /* Initialize the font */
  BSP_LCD_SetFont(&LCD_DEFAULT_FONT);
 800162e:	4807      	ldr	r0, [pc, #28]	; (800164c <BSP_LCD_Init+0xdc>)
 8001630:	f000 f8d8 	bl	80017e4 <BSP_LCD_SetFont>
  
  return LCD_OK;
 8001634:	2300      	movs	r3, #0
}
 8001636:	4618      	mov	r0, r3
 8001638:	bd80      	pop	{r7, pc}
 800163a:	bf00      	nop
 800163c:	200002f4 	.word	0x200002f4
 8001640:	40016800 	.word	0x40016800
 8001644:	40022000 	.word	0x40022000
 8001648:	40022800 	.word	0x40022800
 800164c:	20000028 	.word	0x20000028

08001650 <BSP_LCD_GetXSize>:
/**
  * @brief  Gets the LCD X size.
  * @retval Used LCD X size
  */
uint32_t BSP_LCD_GetXSize(void)
{
 8001650:	b480      	push	{r7}
 8001652:	af00      	add	r7, sp, #0
  return hLtdcHandler.LayerCfg[ActiveLayer].ImageWidth;
 8001654:	4b06      	ldr	r3, [pc, #24]	; (8001670 <BSP_LCD_GetXSize+0x20>)
 8001656:	681b      	ldr	r3, [r3, #0]
 8001658:	4a06      	ldr	r2, [pc, #24]	; (8001674 <BSP_LCD_GetXSize+0x24>)
 800165a:	2134      	movs	r1, #52	; 0x34
 800165c:	fb01 f303 	mul.w	r3, r1, r3
 8001660:	4413      	add	r3, r2
 8001662:	3360      	adds	r3, #96	; 0x60
 8001664:	681b      	ldr	r3, [r3, #0]
}
 8001666:	4618      	mov	r0, r3
 8001668:	46bd      	mov	sp, r7
 800166a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800166e:	4770      	bx	lr
 8001670:	20000160 	.word	0x20000160
 8001674:	200002f4 	.word	0x200002f4

08001678 <BSP_LCD_GetYSize>:
/**
  * @brief  Gets the LCD Y size.
  * @retval Used LCD Y size
  */
uint32_t BSP_LCD_GetYSize(void)
{
 8001678:	b480      	push	{r7}
 800167a:	af00      	add	r7, sp, #0
  return hLtdcHandler.LayerCfg[ActiveLayer].ImageHeight;
 800167c:	4b06      	ldr	r3, [pc, #24]	; (8001698 <BSP_LCD_GetYSize+0x20>)
 800167e:	681b      	ldr	r3, [r3, #0]
 8001680:	4a06      	ldr	r2, [pc, #24]	; (800169c <BSP_LCD_GetYSize+0x24>)
 8001682:	2134      	movs	r1, #52	; 0x34
 8001684:	fb01 f303 	mul.w	r3, r1, r3
 8001688:	4413      	add	r3, r2
 800168a:	3364      	adds	r3, #100	; 0x64
 800168c:	681b      	ldr	r3, [r3, #0]
}
 800168e:	4618      	mov	r0, r3
 8001690:	46bd      	mov	sp, r7
 8001692:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001696:	4770      	bx	lr
 8001698:	20000160 	.word	0x20000160
 800169c:	200002f4 	.word	0x200002f4

080016a0 <BSP_LCD_LayerDefaultInit>:
  * @param  LayerIndex: Layer foreground or background
  * @param  FB_Address: Layer frame buffer
  * @retval None
  */
void BSP_LCD_LayerDefaultInit(uint16_t LayerIndex, uint32_t FB_Address)
{     
 80016a0:	b580      	push	{r7, lr}
 80016a2:	b090      	sub	sp, #64	; 0x40
 80016a4:	af00      	add	r7, sp, #0
 80016a6:	4603      	mov	r3, r0
 80016a8:	6039      	str	r1, [r7, #0]
 80016aa:	80fb      	strh	r3, [r7, #6]
  LCD_LayerCfgTypeDef  layer_cfg;

  /* Layer Init */
  layer_cfg.WindowX0 = 0;
 80016ac:	2300      	movs	r3, #0
 80016ae:	60fb      	str	r3, [r7, #12]
  layer_cfg.WindowX1 = BSP_LCD_GetXSize();
 80016b0:	f7ff ffce 	bl	8001650 <BSP_LCD_GetXSize>
 80016b4:	4603      	mov	r3, r0
 80016b6:	613b      	str	r3, [r7, #16]
  layer_cfg.WindowY0 = 0;
 80016b8:	2300      	movs	r3, #0
 80016ba:	617b      	str	r3, [r7, #20]
  layer_cfg.WindowY1 = BSP_LCD_GetYSize(); 
 80016bc:	f7ff ffdc 	bl	8001678 <BSP_LCD_GetYSize>
 80016c0:	4603      	mov	r3, r0
 80016c2:	61bb      	str	r3, [r7, #24]
  layer_cfg.PixelFormat = LTDC_PIXEL_FORMAT_ARGB8888;
 80016c4:	2300      	movs	r3, #0
 80016c6:	61fb      	str	r3, [r7, #28]
  layer_cfg.FBStartAdress = FB_Address;
 80016c8:	683b      	ldr	r3, [r7, #0]
 80016ca:	633b      	str	r3, [r7, #48]	; 0x30
  layer_cfg.Alpha = 255;
 80016cc:	23ff      	movs	r3, #255	; 0xff
 80016ce:	623b      	str	r3, [r7, #32]
  layer_cfg.Alpha0 = 0;
 80016d0:	2300      	movs	r3, #0
 80016d2:	627b      	str	r3, [r7, #36]	; 0x24
  layer_cfg.Backcolor.Blue = 0;
 80016d4:	2300      	movs	r3, #0
 80016d6:	f887 303c 	strb.w	r3, [r7, #60]	; 0x3c
  layer_cfg.Backcolor.Green = 0;
 80016da:	2300      	movs	r3, #0
 80016dc:	f887 303d 	strb.w	r3, [r7, #61]	; 0x3d
  layer_cfg.Backcolor.Red = 0;
 80016e0:	2300      	movs	r3, #0
 80016e2:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e
  layer_cfg.BlendingFactor1 = LTDC_BLENDING_FACTOR1_PAxCA;
 80016e6:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 80016ea:	62bb      	str	r3, [r7, #40]	; 0x28
  layer_cfg.BlendingFactor2 = LTDC_BLENDING_FACTOR2_PAxCA;
 80016ec:	2307      	movs	r3, #7
 80016ee:	62fb      	str	r3, [r7, #44]	; 0x2c
  layer_cfg.ImageWidth = BSP_LCD_GetXSize();
 80016f0:	f7ff ffae 	bl	8001650 <BSP_LCD_GetXSize>
 80016f4:	4603      	mov	r3, r0
 80016f6:	637b      	str	r3, [r7, #52]	; 0x34
  layer_cfg.ImageHeight = BSP_LCD_GetYSize();
 80016f8:	f7ff ffbe 	bl	8001678 <BSP_LCD_GetYSize>
 80016fc:	4603      	mov	r3, r0
 80016fe:	63bb      	str	r3, [r7, #56]	; 0x38
  
  HAL_LTDC_ConfigLayer(&hLtdcHandler, &layer_cfg, LayerIndex); 
 8001700:	88fa      	ldrh	r2, [r7, #6]
 8001702:	f107 030c 	add.w	r3, r7, #12
 8001706:	4619      	mov	r1, r3
 8001708:	4812      	ldr	r0, [pc, #72]	; (8001754 <BSP_LCD_LayerDefaultInit+0xb4>)
 800170a:	f004 fbf5 	bl	8005ef8 <HAL_LTDC_ConfigLayer>

  DrawProp[LayerIndex].BackColor = LCD_COLOR_WHITE;
 800170e:	88fa      	ldrh	r2, [r7, #6]
 8001710:	4911      	ldr	r1, [pc, #68]	; (8001758 <BSP_LCD_LayerDefaultInit+0xb8>)
 8001712:	4613      	mov	r3, r2
 8001714:	005b      	lsls	r3, r3, #1
 8001716:	4413      	add	r3, r2
 8001718:	009b      	lsls	r3, r3, #2
 800171a:	440b      	add	r3, r1
 800171c:	3304      	adds	r3, #4
 800171e:	f04f 32ff 	mov.w	r2, #4294967295
 8001722:	601a      	str	r2, [r3, #0]
  DrawProp[LayerIndex].pFont     = &Font24;
 8001724:	88fa      	ldrh	r2, [r7, #6]
 8001726:	490c      	ldr	r1, [pc, #48]	; (8001758 <BSP_LCD_LayerDefaultInit+0xb8>)
 8001728:	4613      	mov	r3, r2
 800172a:	005b      	lsls	r3, r3, #1
 800172c:	4413      	add	r3, r2
 800172e:	009b      	lsls	r3, r3, #2
 8001730:	440b      	add	r3, r1
 8001732:	3308      	adds	r3, #8
 8001734:	4a09      	ldr	r2, [pc, #36]	; (800175c <BSP_LCD_LayerDefaultInit+0xbc>)
 8001736:	601a      	str	r2, [r3, #0]
  DrawProp[LayerIndex].TextColor = LCD_COLOR_BLACK; 
 8001738:	88fa      	ldrh	r2, [r7, #6]
 800173a:	4907      	ldr	r1, [pc, #28]	; (8001758 <BSP_LCD_LayerDefaultInit+0xb8>)
 800173c:	4613      	mov	r3, r2
 800173e:	005b      	lsls	r3, r3, #1
 8001740:	4413      	add	r3, r2
 8001742:	009b      	lsls	r3, r3, #2
 8001744:	440b      	add	r3, r1
 8001746:	f04f 427f 	mov.w	r2, #4278190080	; 0xff000000
 800174a:	601a      	str	r2, [r3, #0]
}
 800174c:	bf00      	nop
 800174e:	3740      	adds	r7, #64	; 0x40
 8001750:	46bd      	mov	sp, r7
 8001752:	bd80      	pop	{r7, pc}
 8001754:	200002f4 	.word	0x200002f4
 8001758:	20000164 	.word	0x20000164
 800175c:	20000028 	.word	0x20000028

08001760 <BSP_LCD_SelectLayer>:
  * @brief  Selects the LCD Layer.
  * @param  LayerIndex: Layer foreground or background
  * @retval None
  */
void BSP_LCD_SelectLayer(uint32_t LayerIndex)
{
 8001760:	b480      	push	{r7}
 8001762:	b083      	sub	sp, #12
 8001764:	af00      	add	r7, sp, #0
 8001766:	6078      	str	r0, [r7, #4]
  ActiveLayer = LayerIndex;
 8001768:	4a04      	ldr	r2, [pc, #16]	; (800177c <BSP_LCD_SelectLayer+0x1c>)
 800176a:	687b      	ldr	r3, [r7, #4]
 800176c:	6013      	str	r3, [r2, #0]
} 
 800176e:	bf00      	nop
 8001770:	370c      	adds	r7, #12
 8001772:	46bd      	mov	sp, r7
 8001774:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001778:	4770      	bx	lr
 800177a:	bf00      	nop
 800177c:	20000160 	.word	0x20000160

08001780 <BSP_LCD_SetTextColor>:
  * @brief  Sets the LCD text color.
  * @param  Color: Text color code ARGB(8-8-8-8)
  * @retval None
  */
void BSP_LCD_SetTextColor(uint32_t Color)
{
 8001780:	b480      	push	{r7}
 8001782:	b083      	sub	sp, #12
 8001784:	af00      	add	r7, sp, #0
 8001786:	6078      	str	r0, [r7, #4]
  DrawProp[ActiveLayer].TextColor = Color;
 8001788:	4b07      	ldr	r3, [pc, #28]	; (80017a8 <BSP_LCD_SetTextColor+0x28>)
 800178a:	681a      	ldr	r2, [r3, #0]
 800178c:	4907      	ldr	r1, [pc, #28]	; (80017ac <BSP_LCD_SetTextColor+0x2c>)
 800178e:	4613      	mov	r3, r2
 8001790:	005b      	lsls	r3, r3, #1
 8001792:	4413      	add	r3, r2
 8001794:	009b      	lsls	r3, r3, #2
 8001796:	440b      	add	r3, r1
 8001798:	687a      	ldr	r2, [r7, #4]
 800179a:	601a      	str	r2, [r3, #0]
}
 800179c:	bf00      	nop
 800179e:	370c      	adds	r7, #12
 80017a0:	46bd      	mov	sp, r7
 80017a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017a6:	4770      	bx	lr
 80017a8:	20000160 	.word	0x20000160
 80017ac:	20000164 	.word	0x20000164

080017b0 <BSP_LCD_SetBackColor>:
  * @brief  Sets the LCD background color.
  * @param  Color: Layer background color code ARGB(8-8-8-8)
  * @retval None
  */
void BSP_LCD_SetBackColor(uint32_t Color)
{
 80017b0:	b480      	push	{r7}
 80017b2:	b083      	sub	sp, #12
 80017b4:	af00      	add	r7, sp, #0
 80017b6:	6078      	str	r0, [r7, #4]
  DrawProp[ActiveLayer].BackColor = Color;
 80017b8:	4b08      	ldr	r3, [pc, #32]	; (80017dc <BSP_LCD_SetBackColor+0x2c>)
 80017ba:	681a      	ldr	r2, [r3, #0]
 80017bc:	4908      	ldr	r1, [pc, #32]	; (80017e0 <BSP_LCD_SetBackColor+0x30>)
 80017be:	4613      	mov	r3, r2
 80017c0:	005b      	lsls	r3, r3, #1
 80017c2:	4413      	add	r3, r2
 80017c4:	009b      	lsls	r3, r3, #2
 80017c6:	440b      	add	r3, r1
 80017c8:	3304      	adds	r3, #4
 80017ca:	687a      	ldr	r2, [r7, #4]
 80017cc:	601a      	str	r2, [r3, #0]
}
 80017ce:	bf00      	nop
 80017d0:	370c      	adds	r7, #12
 80017d2:	46bd      	mov	sp, r7
 80017d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017d8:	4770      	bx	lr
 80017da:	bf00      	nop
 80017dc:	20000160 	.word	0x20000160
 80017e0:	20000164 	.word	0x20000164

080017e4 <BSP_LCD_SetFont>:
  * @brief  Sets the LCD text font.
  * @param  fonts: Layer font to be used
  * @retval None
  */
void BSP_LCD_SetFont(sFONT *fonts)
{
 80017e4:	b480      	push	{r7}
 80017e6:	b083      	sub	sp, #12
 80017e8:	af00      	add	r7, sp, #0
 80017ea:	6078      	str	r0, [r7, #4]
  DrawProp[ActiveLayer].pFont = fonts;
 80017ec:	4b08      	ldr	r3, [pc, #32]	; (8001810 <BSP_LCD_SetFont+0x2c>)
 80017ee:	681a      	ldr	r2, [r3, #0]
 80017f0:	4908      	ldr	r1, [pc, #32]	; (8001814 <BSP_LCD_SetFont+0x30>)
 80017f2:	4613      	mov	r3, r2
 80017f4:	005b      	lsls	r3, r3, #1
 80017f6:	4413      	add	r3, r2
 80017f8:	009b      	lsls	r3, r3, #2
 80017fa:	440b      	add	r3, r1
 80017fc:	3308      	adds	r3, #8
 80017fe:	687a      	ldr	r2, [r7, #4]
 8001800:	601a      	str	r2, [r3, #0]
}
 8001802:	bf00      	nop
 8001804:	370c      	adds	r7, #12
 8001806:	46bd      	mov	sp, r7
 8001808:	f85d 7b04 	ldr.w	r7, [sp], #4
 800180c:	4770      	bx	lr
 800180e:	bf00      	nop
 8001810:	20000160 	.word	0x20000160
 8001814:	20000164 	.word	0x20000164

08001818 <BSP_LCD_Clear>:
  * @brief  Clears the hole LCD.
  * @param  Color: Color of the background
  * @retval None
  */
void BSP_LCD_Clear(uint32_t Color)
{ 
 8001818:	b5f0      	push	{r4, r5, r6, r7, lr}
 800181a:	b085      	sub	sp, #20
 800181c:	af02      	add	r7, sp, #8
 800181e:	6078      	str	r0, [r7, #4]
  /* Clear the LCD */ 
  LL_FillBuffer(ActiveLayer, (uint32_t *)(hLtdcHandler.LayerCfg[ActiveLayer].FBStartAdress), BSP_LCD_GetXSize(), BSP_LCD_GetYSize(), 0, Color);
 8001820:	4b0f      	ldr	r3, [pc, #60]	; (8001860 <BSP_LCD_Clear+0x48>)
 8001822:	681c      	ldr	r4, [r3, #0]
 8001824:	4b0e      	ldr	r3, [pc, #56]	; (8001860 <BSP_LCD_Clear+0x48>)
 8001826:	681b      	ldr	r3, [r3, #0]
 8001828:	4a0e      	ldr	r2, [pc, #56]	; (8001864 <BSP_LCD_Clear+0x4c>)
 800182a:	2134      	movs	r1, #52	; 0x34
 800182c:	fb01 f303 	mul.w	r3, r1, r3
 8001830:	4413      	add	r3, r2
 8001832:	335c      	adds	r3, #92	; 0x5c
 8001834:	681b      	ldr	r3, [r3, #0]
 8001836:	461d      	mov	r5, r3
 8001838:	f7ff ff0a 	bl	8001650 <BSP_LCD_GetXSize>
 800183c:	4606      	mov	r6, r0
 800183e:	f7ff ff1b 	bl	8001678 <BSP_LCD_GetYSize>
 8001842:	4602      	mov	r2, r0
 8001844:	687b      	ldr	r3, [r7, #4]
 8001846:	9301      	str	r3, [sp, #4]
 8001848:	2300      	movs	r3, #0
 800184a:	9300      	str	r3, [sp, #0]
 800184c:	4613      	mov	r3, r2
 800184e:	4632      	mov	r2, r6
 8001850:	4629      	mov	r1, r5
 8001852:	4620      	mov	r0, r4
 8001854:	f000 feec 	bl	8002630 <LL_FillBuffer>
}
 8001858:	bf00      	nop
 800185a:	370c      	adds	r7, #12
 800185c:	46bd      	mov	sp, r7
 800185e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001860:	20000160 	.word	0x20000160
 8001864:	200002f4 	.word	0x200002f4

08001868 <BSP_LCD_DisplayChar>:
  * @param  Ascii: Character ascii code
  *           This parameter must be a number between Min_Data = 0x20 and Max_Data = 0x7E 
  * @retval None
  */
void BSP_LCD_DisplayChar(uint16_t Xpos, uint16_t Ypos, uint8_t Ascii)
{
 8001868:	b590      	push	{r4, r7, lr}
 800186a:	b083      	sub	sp, #12
 800186c:	af00      	add	r7, sp, #0
 800186e:	4603      	mov	r3, r0
 8001870:	80fb      	strh	r3, [r7, #6]
 8001872:	460b      	mov	r3, r1
 8001874:	80bb      	strh	r3, [r7, #4]
 8001876:	4613      	mov	r3, r2
 8001878:	70fb      	strb	r3, [r7, #3]
  DrawChar(Xpos, Ypos, &DrawProp[ActiveLayer].pFont->table[(Ascii-' ') *\
 800187a:	4b1b      	ldr	r3, [pc, #108]	; (80018e8 <BSP_LCD_DisplayChar+0x80>)
 800187c:	681a      	ldr	r2, [r3, #0]
 800187e:	491b      	ldr	r1, [pc, #108]	; (80018ec <BSP_LCD_DisplayChar+0x84>)
 8001880:	4613      	mov	r3, r2
 8001882:	005b      	lsls	r3, r3, #1
 8001884:	4413      	add	r3, r2
 8001886:	009b      	lsls	r3, r3, #2
 8001888:	440b      	add	r3, r1
 800188a:	3308      	adds	r3, #8
 800188c:	681b      	ldr	r3, [r3, #0]
 800188e:	6819      	ldr	r1, [r3, #0]
 8001890:	78fb      	ldrb	r3, [r7, #3]
 8001892:	f1a3 0020 	sub.w	r0, r3, #32
    DrawProp[ActiveLayer].pFont->Height * ((DrawProp[ActiveLayer].pFont->Width + 7) / 8)]);
 8001896:	4b14      	ldr	r3, [pc, #80]	; (80018e8 <BSP_LCD_DisplayChar+0x80>)
 8001898:	681a      	ldr	r2, [r3, #0]
 800189a:	4c14      	ldr	r4, [pc, #80]	; (80018ec <BSP_LCD_DisplayChar+0x84>)
 800189c:	4613      	mov	r3, r2
 800189e:	005b      	lsls	r3, r3, #1
 80018a0:	4413      	add	r3, r2
 80018a2:	009b      	lsls	r3, r3, #2
 80018a4:	4423      	add	r3, r4
 80018a6:	3308      	adds	r3, #8
 80018a8:	681b      	ldr	r3, [r3, #0]
 80018aa:	88db      	ldrh	r3, [r3, #6]
  DrawChar(Xpos, Ypos, &DrawProp[ActiveLayer].pFont->table[(Ascii-' ') *\
 80018ac:	fb03 f000 	mul.w	r0, r3, r0
    DrawProp[ActiveLayer].pFont->Height * ((DrawProp[ActiveLayer].pFont->Width + 7) / 8)]);
 80018b0:	4b0d      	ldr	r3, [pc, #52]	; (80018e8 <BSP_LCD_DisplayChar+0x80>)
 80018b2:	681a      	ldr	r2, [r3, #0]
 80018b4:	4c0d      	ldr	r4, [pc, #52]	; (80018ec <BSP_LCD_DisplayChar+0x84>)
 80018b6:	4613      	mov	r3, r2
 80018b8:	005b      	lsls	r3, r3, #1
 80018ba:	4413      	add	r3, r2
 80018bc:	009b      	lsls	r3, r3, #2
 80018be:	4423      	add	r3, r4
 80018c0:	3308      	adds	r3, #8
 80018c2:	681b      	ldr	r3, [r3, #0]
 80018c4:	889b      	ldrh	r3, [r3, #4]
 80018c6:	3307      	adds	r3, #7
 80018c8:	2b00      	cmp	r3, #0
 80018ca:	da00      	bge.n	80018ce <BSP_LCD_DisplayChar+0x66>
 80018cc:	3307      	adds	r3, #7
 80018ce:	10db      	asrs	r3, r3, #3
 80018d0:	fb03 f300 	mul.w	r3, r3, r0
  DrawChar(Xpos, Ypos, &DrawProp[ActiveLayer].pFont->table[(Ascii-' ') *\
 80018d4:	18ca      	adds	r2, r1, r3
 80018d6:	88b9      	ldrh	r1, [r7, #4]
 80018d8:	88fb      	ldrh	r3, [r7, #6]
 80018da:	4618      	mov	r0, r3
 80018dc:	f000 fdf0 	bl	80024c0 <DrawChar>
}
 80018e0:	bf00      	nop
 80018e2:	370c      	adds	r7, #12
 80018e4:	46bd      	mov	sp, r7
 80018e6:	bd90      	pop	{r4, r7, pc}
 80018e8:	20000160 	.word	0x20000160
 80018ec:	20000164 	.word	0x20000164

080018f0 <BSP_LCD_DisplayStringAt>:
  *            @arg  RIGHT_MODE
  *            @arg  LEFT_MODE   
  * @retval None
  */
void BSP_LCD_DisplayStringAt(uint16_t Xpos, uint16_t Ypos, uint8_t *Text, Text_AlignModeTypdef Mode)
{
 80018f0:	b5b0      	push	{r4, r5, r7, lr}
 80018f2:	b088      	sub	sp, #32
 80018f4:	af00      	add	r7, sp, #0
 80018f6:	60ba      	str	r2, [r7, #8]
 80018f8:	461a      	mov	r2, r3
 80018fa:	4603      	mov	r3, r0
 80018fc:	81fb      	strh	r3, [r7, #14]
 80018fe:	460b      	mov	r3, r1
 8001900:	81bb      	strh	r3, [r7, #12]
 8001902:	4613      	mov	r3, r2
 8001904:	71fb      	strb	r3, [r7, #7]
  uint16_t ref_column = 1, i = 0;
 8001906:	2301      	movs	r3, #1
 8001908:	83fb      	strh	r3, [r7, #30]
 800190a:	2300      	movs	r3, #0
 800190c:	83bb      	strh	r3, [r7, #28]
  uint32_t size = 0, xsize = 0; 
 800190e:	2300      	movs	r3, #0
 8001910:	61bb      	str	r3, [r7, #24]
 8001912:	2300      	movs	r3, #0
 8001914:	613b      	str	r3, [r7, #16]
  uint8_t  *ptr = Text;
 8001916:	68bb      	ldr	r3, [r7, #8]
 8001918:	617b      	str	r3, [r7, #20]
  
  /* Get the text size */
  while (*ptr++) size ++ ;
 800191a:	e002      	b.n	8001922 <BSP_LCD_DisplayStringAt+0x32>
 800191c:	69bb      	ldr	r3, [r7, #24]
 800191e:	3301      	adds	r3, #1
 8001920:	61bb      	str	r3, [r7, #24]
 8001922:	697b      	ldr	r3, [r7, #20]
 8001924:	1c5a      	adds	r2, r3, #1
 8001926:	617a      	str	r2, [r7, #20]
 8001928:	781b      	ldrb	r3, [r3, #0]
 800192a:	2b00      	cmp	r3, #0
 800192c:	d1f6      	bne.n	800191c <BSP_LCD_DisplayStringAt+0x2c>
  
  /* Characters number per line */
  xsize = (BSP_LCD_GetXSize()/DrawProp[ActiveLayer].pFont->Width);
 800192e:	f7ff fe8f 	bl	8001650 <BSP_LCD_GetXSize>
 8001932:	4b4f      	ldr	r3, [pc, #316]	; (8001a70 <BSP_LCD_DisplayStringAt+0x180>)
 8001934:	681a      	ldr	r2, [r3, #0]
 8001936:	494f      	ldr	r1, [pc, #316]	; (8001a74 <BSP_LCD_DisplayStringAt+0x184>)
 8001938:	4613      	mov	r3, r2
 800193a:	005b      	lsls	r3, r3, #1
 800193c:	4413      	add	r3, r2
 800193e:	009b      	lsls	r3, r3, #2
 8001940:	440b      	add	r3, r1
 8001942:	3308      	adds	r3, #8
 8001944:	681b      	ldr	r3, [r3, #0]
 8001946:	889b      	ldrh	r3, [r3, #4]
 8001948:	fbb0 f3f3 	udiv	r3, r0, r3
 800194c:	613b      	str	r3, [r7, #16]
  
  switch (Mode)
 800194e:	79fb      	ldrb	r3, [r7, #7]
 8001950:	2b02      	cmp	r3, #2
 8001952:	d01c      	beq.n	800198e <BSP_LCD_DisplayStringAt+0x9e>
 8001954:	2b03      	cmp	r3, #3
 8001956:	d017      	beq.n	8001988 <BSP_LCD_DisplayStringAt+0x98>
 8001958:	2b01      	cmp	r3, #1
 800195a:	d12e      	bne.n	80019ba <BSP_LCD_DisplayStringAt+0xca>
  {
  case CENTER_MODE:
    {
      ref_column = Xpos + ((xsize - size)* DrawProp[ActiveLayer].pFont->Width) / 2;
 800195c:	693a      	ldr	r2, [r7, #16]
 800195e:	69bb      	ldr	r3, [r7, #24]
 8001960:	1ad1      	subs	r1, r2, r3
 8001962:	4b43      	ldr	r3, [pc, #268]	; (8001a70 <BSP_LCD_DisplayStringAt+0x180>)
 8001964:	681a      	ldr	r2, [r3, #0]
 8001966:	4843      	ldr	r0, [pc, #268]	; (8001a74 <BSP_LCD_DisplayStringAt+0x184>)
 8001968:	4613      	mov	r3, r2
 800196a:	005b      	lsls	r3, r3, #1
 800196c:	4413      	add	r3, r2
 800196e:	009b      	lsls	r3, r3, #2
 8001970:	4403      	add	r3, r0
 8001972:	3308      	adds	r3, #8
 8001974:	681b      	ldr	r3, [r3, #0]
 8001976:	889b      	ldrh	r3, [r3, #4]
 8001978:	fb03 f301 	mul.w	r3, r3, r1
 800197c:	085b      	lsrs	r3, r3, #1
 800197e:	b29a      	uxth	r2, r3
 8001980:	89fb      	ldrh	r3, [r7, #14]
 8001982:	4413      	add	r3, r2
 8001984:	83fb      	strh	r3, [r7, #30]
      break;
 8001986:	e01b      	b.n	80019c0 <BSP_LCD_DisplayStringAt+0xd0>
    }
  case LEFT_MODE:
    {
      ref_column = Xpos;
 8001988:	89fb      	ldrh	r3, [r7, #14]
 800198a:	83fb      	strh	r3, [r7, #30]
      break;
 800198c:	e018      	b.n	80019c0 <BSP_LCD_DisplayStringAt+0xd0>
    }
  case RIGHT_MODE:
    {
      ref_column = - Xpos + ((xsize - size)*DrawProp[ActiveLayer].pFont->Width);
 800198e:	693a      	ldr	r2, [r7, #16]
 8001990:	69bb      	ldr	r3, [r7, #24]
 8001992:	1ad3      	subs	r3, r2, r3
 8001994:	b299      	uxth	r1, r3
 8001996:	4b36      	ldr	r3, [pc, #216]	; (8001a70 <BSP_LCD_DisplayStringAt+0x180>)
 8001998:	681a      	ldr	r2, [r3, #0]
 800199a:	4836      	ldr	r0, [pc, #216]	; (8001a74 <BSP_LCD_DisplayStringAt+0x184>)
 800199c:	4613      	mov	r3, r2
 800199e:	005b      	lsls	r3, r3, #1
 80019a0:	4413      	add	r3, r2
 80019a2:	009b      	lsls	r3, r3, #2
 80019a4:	4403      	add	r3, r0
 80019a6:	3308      	adds	r3, #8
 80019a8:	681b      	ldr	r3, [r3, #0]
 80019aa:	889b      	ldrh	r3, [r3, #4]
 80019ac:	fb11 f303 	smulbb	r3, r1, r3
 80019b0:	b29a      	uxth	r2, r3
 80019b2:	89fb      	ldrh	r3, [r7, #14]
 80019b4:	1ad3      	subs	r3, r2, r3
 80019b6:	83fb      	strh	r3, [r7, #30]
      break;
 80019b8:	e002      	b.n	80019c0 <BSP_LCD_DisplayStringAt+0xd0>
    }    
  default:
    {
      ref_column = Xpos;
 80019ba:	89fb      	ldrh	r3, [r7, #14]
 80019bc:	83fb      	strh	r3, [r7, #30]
      break;
 80019be:	bf00      	nop
    }
  }
  
  /* Check that the Start column is located in the screen */
  if ((ref_column < 1) || (ref_column >= 0x8000))
 80019c0:	8bfb      	ldrh	r3, [r7, #30]
 80019c2:	2b00      	cmp	r3, #0
 80019c4:	d003      	beq.n	80019ce <BSP_LCD_DisplayStringAt+0xde>
 80019c6:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 80019ca:	2b00      	cmp	r3, #0
 80019cc:	da1d      	bge.n	8001a0a <BSP_LCD_DisplayStringAt+0x11a>
  {
    ref_column = 1;
 80019ce:	2301      	movs	r3, #1
 80019d0:	83fb      	strh	r3, [r7, #30]
  }

  /* Send the string character by character on LCD */
  while ((*Text != 0) & (((BSP_LCD_GetXSize() - (i*DrawProp[ActiveLayer].pFont->Width)) & 0xFFFF) >= DrawProp[ActiveLayer].pFont->Width))
 80019d2:	e01a      	b.n	8001a0a <BSP_LCD_DisplayStringAt+0x11a>
  {
    /* Display one character on LCD */
    BSP_LCD_DisplayChar(ref_column, Ypos, *Text);
 80019d4:	68bb      	ldr	r3, [r7, #8]
 80019d6:	781a      	ldrb	r2, [r3, #0]
 80019d8:	89b9      	ldrh	r1, [r7, #12]
 80019da:	8bfb      	ldrh	r3, [r7, #30]
 80019dc:	4618      	mov	r0, r3
 80019de:	f7ff ff43 	bl	8001868 <BSP_LCD_DisplayChar>
    /* Decrement the column position by 16 */
    ref_column += DrawProp[ActiveLayer].pFont->Width;
 80019e2:	4b23      	ldr	r3, [pc, #140]	; (8001a70 <BSP_LCD_DisplayStringAt+0x180>)
 80019e4:	681a      	ldr	r2, [r3, #0]
 80019e6:	4923      	ldr	r1, [pc, #140]	; (8001a74 <BSP_LCD_DisplayStringAt+0x184>)
 80019e8:	4613      	mov	r3, r2
 80019ea:	005b      	lsls	r3, r3, #1
 80019ec:	4413      	add	r3, r2
 80019ee:	009b      	lsls	r3, r3, #2
 80019f0:	440b      	add	r3, r1
 80019f2:	3308      	adds	r3, #8
 80019f4:	681b      	ldr	r3, [r3, #0]
 80019f6:	889a      	ldrh	r2, [r3, #4]
 80019f8:	8bfb      	ldrh	r3, [r7, #30]
 80019fa:	4413      	add	r3, r2
 80019fc:	83fb      	strh	r3, [r7, #30]
    /* Point on the next character */
    Text++;
 80019fe:	68bb      	ldr	r3, [r7, #8]
 8001a00:	3301      	adds	r3, #1
 8001a02:	60bb      	str	r3, [r7, #8]
    i++;
 8001a04:	8bbb      	ldrh	r3, [r7, #28]
 8001a06:	3301      	adds	r3, #1
 8001a08:	83bb      	strh	r3, [r7, #28]
  while ((*Text != 0) & (((BSP_LCD_GetXSize() - (i*DrawProp[ActiveLayer].pFont->Width)) & 0xFFFF) >= DrawProp[ActiveLayer].pFont->Width))
 8001a0a:	68bb      	ldr	r3, [r7, #8]
 8001a0c:	781b      	ldrb	r3, [r3, #0]
 8001a0e:	2b00      	cmp	r3, #0
 8001a10:	bf14      	ite	ne
 8001a12:	2301      	movne	r3, #1
 8001a14:	2300      	moveq	r3, #0
 8001a16:	b2dc      	uxtb	r4, r3
 8001a18:	f7ff fe1a 	bl	8001650 <BSP_LCD_GetXSize>
 8001a1c:	4605      	mov	r5, r0
 8001a1e:	8bb9      	ldrh	r1, [r7, #28]
 8001a20:	4b13      	ldr	r3, [pc, #76]	; (8001a70 <BSP_LCD_DisplayStringAt+0x180>)
 8001a22:	681a      	ldr	r2, [r3, #0]
 8001a24:	4813      	ldr	r0, [pc, #76]	; (8001a74 <BSP_LCD_DisplayStringAt+0x184>)
 8001a26:	4613      	mov	r3, r2
 8001a28:	005b      	lsls	r3, r3, #1
 8001a2a:	4413      	add	r3, r2
 8001a2c:	009b      	lsls	r3, r3, #2
 8001a2e:	4403      	add	r3, r0
 8001a30:	3308      	adds	r3, #8
 8001a32:	681b      	ldr	r3, [r3, #0]
 8001a34:	889b      	ldrh	r3, [r3, #4]
 8001a36:	fb03 f301 	mul.w	r3, r3, r1
 8001a3a:	1aeb      	subs	r3, r5, r3
 8001a3c:	b299      	uxth	r1, r3
 8001a3e:	4b0c      	ldr	r3, [pc, #48]	; (8001a70 <BSP_LCD_DisplayStringAt+0x180>)
 8001a40:	681a      	ldr	r2, [r3, #0]
 8001a42:	480c      	ldr	r0, [pc, #48]	; (8001a74 <BSP_LCD_DisplayStringAt+0x184>)
 8001a44:	4613      	mov	r3, r2
 8001a46:	005b      	lsls	r3, r3, #1
 8001a48:	4413      	add	r3, r2
 8001a4a:	009b      	lsls	r3, r3, #2
 8001a4c:	4403      	add	r3, r0
 8001a4e:	3308      	adds	r3, #8
 8001a50:	681b      	ldr	r3, [r3, #0]
 8001a52:	889b      	ldrh	r3, [r3, #4]
 8001a54:	4299      	cmp	r1, r3
 8001a56:	bf2c      	ite	cs
 8001a58:	2301      	movcs	r3, #1
 8001a5a:	2300      	movcc	r3, #0
 8001a5c:	b2db      	uxtb	r3, r3
 8001a5e:	4023      	ands	r3, r4
 8001a60:	b2db      	uxtb	r3, r3
 8001a62:	2b00      	cmp	r3, #0
 8001a64:	d1b6      	bne.n	80019d4 <BSP_LCD_DisplayStringAt+0xe4>
  }  
}
 8001a66:	bf00      	nop
 8001a68:	3720      	adds	r7, #32
 8001a6a:	46bd      	mov	sp, r7
 8001a6c:	bdb0      	pop	{r4, r5, r7, pc}
 8001a6e:	bf00      	nop
 8001a70:	20000160 	.word	0x20000160
 8001a74:	20000164 	.word	0x20000164

08001a78 <BSP_LCD_DrawHLine>:
  * @param  Ypos: Y position
  * @param  Length: Line length
  * @retval None
  */
void BSP_LCD_DrawHLine(uint16_t Xpos, uint16_t Ypos, uint16_t Length)
{
 8001a78:	b5b0      	push	{r4, r5, r7, lr}
 8001a7a:	b086      	sub	sp, #24
 8001a7c:	af02      	add	r7, sp, #8
 8001a7e:	4603      	mov	r3, r0
 8001a80:	80fb      	strh	r3, [r7, #6]
 8001a82:	460b      	mov	r3, r1
 8001a84:	80bb      	strh	r3, [r7, #4]
 8001a86:	4613      	mov	r3, r2
 8001a88:	807b      	strh	r3, [r7, #2]
  uint32_t  Xaddress = 0;
 8001a8a:	2300      	movs	r3, #0
 8001a8c:	60fb      	str	r3, [r7, #12]
  
  /* Get the line address */
  if(hLtdcHandler.LayerCfg[ActiveLayer].PixelFormat == LTDC_PIXEL_FORMAT_RGB565)
 8001a8e:	4b26      	ldr	r3, [pc, #152]	; (8001b28 <BSP_LCD_DrawHLine+0xb0>)
 8001a90:	681b      	ldr	r3, [r3, #0]
 8001a92:	4a26      	ldr	r2, [pc, #152]	; (8001b2c <BSP_LCD_DrawHLine+0xb4>)
 8001a94:	2134      	movs	r1, #52	; 0x34
 8001a96:	fb01 f303 	mul.w	r3, r1, r3
 8001a9a:	4413      	add	r3, r2
 8001a9c:	3348      	adds	r3, #72	; 0x48
 8001a9e:	681b      	ldr	r3, [r3, #0]
 8001aa0:	2b02      	cmp	r3, #2
 8001aa2:	d114      	bne.n	8001ace <BSP_LCD_DrawHLine+0x56>
  { /* RGB565 format */
    Xaddress = (hLtdcHandler.LayerCfg[ActiveLayer].FBStartAdress) + 2*(BSP_LCD_GetXSize()*Ypos + Xpos);
 8001aa4:	4b20      	ldr	r3, [pc, #128]	; (8001b28 <BSP_LCD_DrawHLine+0xb0>)
 8001aa6:	681b      	ldr	r3, [r3, #0]
 8001aa8:	4a20      	ldr	r2, [pc, #128]	; (8001b2c <BSP_LCD_DrawHLine+0xb4>)
 8001aaa:	2134      	movs	r1, #52	; 0x34
 8001aac:	fb01 f303 	mul.w	r3, r1, r3
 8001ab0:	4413      	add	r3, r2
 8001ab2:	335c      	adds	r3, #92	; 0x5c
 8001ab4:	681c      	ldr	r4, [r3, #0]
 8001ab6:	f7ff fdcb 	bl	8001650 <BSP_LCD_GetXSize>
 8001aba:	4602      	mov	r2, r0
 8001abc:	88bb      	ldrh	r3, [r7, #4]
 8001abe:	fb03 f202 	mul.w	r2, r3, r2
 8001ac2:	88fb      	ldrh	r3, [r7, #6]
 8001ac4:	4413      	add	r3, r2
 8001ac6:	005b      	lsls	r3, r3, #1
 8001ac8:	4423      	add	r3, r4
 8001aca:	60fb      	str	r3, [r7, #12]
 8001acc:	e013      	b.n	8001af6 <BSP_LCD_DrawHLine+0x7e>
  }
  else
  { /* ARGB8888 format */
    Xaddress = (hLtdcHandler.LayerCfg[ActiveLayer].FBStartAdress) + 4*(BSP_LCD_GetXSize()*Ypos + Xpos);
 8001ace:	4b16      	ldr	r3, [pc, #88]	; (8001b28 <BSP_LCD_DrawHLine+0xb0>)
 8001ad0:	681b      	ldr	r3, [r3, #0]
 8001ad2:	4a16      	ldr	r2, [pc, #88]	; (8001b2c <BSP_LCD_DrawHLine+0xb4>)
 8001ad4:	2134      	movs	r1, #52	; 0x34
 8001ad6:	fb01 f303 	mul.w	r3, r1, r3
 8001ada:	4413      	add	r3, r2
 8001adc:	335c      	adds	r3, #92	; 0x5c
 8001ade:	681c      	ldr	r4, [r3, #0]
 8001ae0:	f7ff fdb6 	bl	8001650 <BSP_LCD_GetXSize>
 8001ae4:	4602      	mov	r2, r0
 8001ae6:	88bb      	ldrh	r3, [r7, #4]
 8001ae8:	fb03 f202 	mul.w	r2, r3, r2
 8001aec:	88fb      	ldrh	r3, [r7, #6]
 8001aee:	4413      	add	r3, r2
 8001af0:	009b      	lsls	r3, r3, #2
 8001af2:	4423      	add	r3, r4
 8001af4:	60fb      	str	r3, [r7, #12]
  }
  
  /* Write line */
  LL_FillBuffer(ActiveLayer, (uint32_t *)Xaddress, Length, 1, 0, DrawProp[ActiveLayer].TextColor);
 8001af6:	4b0c      	ldr	r3, [pc, #48]	; (8001b28 <BSP_LCD_DrawHLine+0xb0>)
 8001af8:	6818      	ldr	r0, [r3, #0]
 8001afa:	68fc      	ldr	r4, [r7, #12]
 8001afc:	887d      	ldrh	r5, [r7, #2]
 8001afe:	4b0a      	ldr	r3, [pc, #40]	; (8001b28 <BSP_LCD_DrawHLine+0xb0>)
 8001b00:	681a      	ldr	r2, [r3, #0]
 8001b02:	490b      	ldr	r1, [pc, #44]	; (8001b30 <BSP_LCD_DrawHLine+0xb8>)
 8001b04:	4613      	mov	r3, r2
 8001b06:	005b      	lsls	r3, r3, #1
 8001b08:	4413      	add	r3, r2
 8001b0a:	009b      	lsls	r3, r3, #2
 8001b0c:	440b      	add	r3, r1
 8001b0e:	681b      	ldr	r3, [r3, #0]
 8001b10:	9301      	str	r3, [sp, #4]
 8001b12:	2300      	movs	r3, #0
 8001b14:	9300      	str	r3, [sp, #0]
 8001b16:	2301      	movs	r3, #1
 8001b18:	462a      	mov	r2, r5
 8001b1a:	4621      	mov	r1, r4
 8001b1c:	f000 fd88 	bl	8002630 <LL_FillBuffer>
}
 8001b20:	bf00      	nop
 8001b22:	3710      	adds	r7, #16
 8001b24:	46bd      	mov	sp, r7
 8001b26:	bdb0      	pop	{r4, r5, r7, pc}
 8001b28:	20000160 	.word	0x20000160
 8001b2c:	200002f4 	.word	0x200002f4
 8001b30:	20000164 	.word	0x20000164

08001b34 <BSP_LCD_DrawVLine>:
  * @param  Ypos: Y position
  * @param  Length: Line length
  * @retval None
  */
void BSP_LCD_DrawVLine(uint16_t Xpos, uint16_t Ypos, uint16_t Length)
{
 8001b34:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001b36:	b087      	sub	sp, #28
 8001b38:	af02      	add	r7, sp, #8
 8001b3a:	4603      	mov	r3, r0
 8001b3c:	80fb      	strh	r3, [r7, #6]
 8001b3e:	460b      	mov	r3, r1
 8001b40:	80bb      	strh	r3, [r7, #4]
 8001b42:	4613      	mov	r3, r2
 8001b44:	807b      	strh	r3, [r7, #2]
  uint32_t  Xaddress = 0;
 8001b46:	2300      	movs	r3, #0
 8001b48:	60fb      	str	r3, [r7, #12]
  
  /* Get the line address */
  if(hLtdcHandler.LayerCfg[ActiveLayer].PixelFormat == LTDC_PIXEL_FORMAT_RGB565)
 8001b4a:	4b28      	ldr	r3, [pc, #160]	; (8001bec <BSP_LCD_DrawVLine+0xb8>)
 8001b4c:	681b      	ldr	r3, [r3, #0]
 8001b4e:	4a28      	ldr	r2, [pc, #160]	; (8001bf0 <BSP_LCD_DrawVLine+0xbc>)
 8001b50:	2134      	movs	r1, #52	; 0x34
 8001b52:	fb01 f303 	mul.w	r3, r1, r3
 8001b56:	4413      	add	r3, r2
 8001b58:	3348      	adds	r3, #72	; 0x48
 8001b5a:	681b      	ldr	r3, [r3, #0]
 8001b5c:	2b02      	cmp	r3, #2
 8001b5e:	d114      	bne.n	8001b8a <BSP_LCD_DrawVLine+0x56>
  { /* RGB565 format */
    Xaddress = (hLtdcHandler.LayerCfg[ActiveLayer].FBStartAdress) + 2*(BSP_LCD_GetXSize()*Ypos + Xpos);
 8001b60:	4b22      	ldr	r3, [pc, #136]	; (8001bec <BSP_LCD_DrawVLine+0xb8>)
 8001b62:	681b      	ldr	r3, [r3, #0]
 8001b64:	4a22      	ldr	r2, [pc, #136]	; (8001bf0 <BSP_LCD_DrawVLine+0xbc>)
 8001b66:	2134      	movs	r1, #52	; 0x34
 8001b68:	fb01 f303 	mul.w	r3, r1, r3
 8001b6c:	4413      	add	r3, r2
 8001b6e:	335c      	adds	r3, #92	; 0x5c
 8001b70:	681c      	ldr	r4, [r3, #0]
 8001b72:	f7ff fd6d 	bl	8001650 <BSP_LCD_GetXSize>
 8001b76:	4602      	mov	r2, r0
 8001b78:	88bb      	ldrh	r3, [r7, #4]
 8001b7a:	fb03 f202 	mul.w	r2, r3, r2
 8001b7e:	88fb      	ldrh	r3, [r7, #6]
 8001b80:	4413      	add	r3, r2
 8001b82:	005b      	lsls	r3, r3, #1
 8001b84:	4423      	add	r3, r4
 8001b86:	60fb      	str	r3, [r7, #12]
 8001b88:	e013      	b.n	8001bb2 <BSP_LCD_DrawVLine+0x7e>
  }
  else
  { /* ARGB8888 format */
    Xaddress = (hLtdcHandler.LayerCfg[ActiveLayer].FBStartAdress) + 4*(BSP_LCD_GetXSize()*Ypos + Xpos);
 8001b8a:	4b18      	ldr	r3, [pc, #96]	; (8001bec <BSP_LCD_DrawVLine+0xb8>)
 8001b8c:	681b      	ldr	r3, [r3, #0]
 8001b8e:	4a18      	ldr	r2, [pc, #96]	; (8001bf0 <BSP_LCD_DrawVLine+0xbc>)
 8001b90:	2134      	movs	r1, #52	; 0x34
 8001b92:	fb01 f303 	mul.w	r3, r1, r3
 8001b96:	4413      	add	r3, r2
 8001b98:	335c      	adds	r3, #92	; 0x5c
 8001b9a:	681c      	ldr	r4, [r3, #0]
 8001b9c:	f7ff fd58 	bl	8001650 <BSP_LCD_GetXSize>
 8001ba0:	4602      	mov	r2, r0
 8001ba2:	88bb      	ldrh	r3, [r7, #4]
 8001ba4:	fb03 f202 	mul.w	r2, r3, r2
 8001ba8:	88fb      	ldrh	r3, [r7, #6]
 8001baa:	4413      	add	r3, r2
 8001bac:	009b      	lsls	r3, r3, #2
 8001bae:	4423      	add	r3, r4
 8001bb0:	60fb      	str	r3, [r7, #12]
  }
  
  /* Write line */
  LL_FillBuffer(ActiveLayer, (uint32_t *)Xaddress, 1, Length, (BSP_LCD_GetXSize() - 1), DrawProp[ActiveLayer].TextColor);
 8001bb2:	4b0e      	ldr	r3, [pc, #56]	; (8001bec <BSP_LCD_DrawVLine+0xb8>)
 8001bb4:	681c      	ldr	r4, [r3, #0]
 8001bb6:	68fd      	ldr	r5, [r7, #12]
 8001bb8:	887e      	ldrh	r6, [r7, #2]
 8001bba:	f7ff fd49 	bl	8001650 <BSP_LCD_GetXSize>
 8001bbe:	4603      	mov	r3, r0
 8001bc0:	1e59      	subs	r1, r3, #1
 8001bc2:	4b0a      	ldr	r3, [pc, #40]	; (8001bec <BSP_LCD_DrawVLine+0xb8>)
 8001bc4:	681a      	ldr	r2, [r3, #0]
 8001bc6:	480b      	ldr	r0, [pc, #44]	; (8001bf4 <BSP_LCD_DrawVLine+0xc0>)
 8001bc8:	4613      	mov	r3, r2
 8001bca:	005b      	lsls	r3, r3, #1
 8001bcc:	4413      	add	r3, r2
 8001bce:	009b      	lsls	r3, r3, #2
 8001bd0:	4403      	add	r3, r0
 8001bd2:	681b      	ldr	r3, [r3, #0]
 8001bd4:	9301      	str	r3, [sp, #4]
 8001bd6:	9100      	str	r1, [sp, #0]
 8001bd8:	4633      	mov	r3, r6
 8001bda:	2201      	movs	r2, #1
 8001bdc:	4629      	mov	r1, r5
 8001bde:	4620      	mov	r0, r4
 8001be0:	f000 fd26 	bl	8002630 <LL_FillBuffer>
}
 8001be4:	bf00      	nop
 8001be6:	3714      	adds	r7, #20
 8001be8:	46bd      	mov	sp, r7
 8001bea:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001bec:	20000160 	.word	0x20000160
 8001bf0:	200002f4 	.word	0x200002f4
 8001bf4:	20000164 	.word	0x20000164

08001bf8 <BSP_LCD_DrawLine>:
  * @param  x2: Point 2 X position
  * @param  y2: Point 2 Y position
  * @retval None
  */
void BSP_LCD_DrawLine(uint16_t x1, uint16_t y1, uint16_t x2, uint16_t y2)
{
 8001bf8:	b590      	push	{r4, r7, lr}
 8001bfa:	b08b      	sub	sp, #44	; 0x2c
 8001bfc:	af00      	add	r7, sp, #0
 8001bfe:	4604      	mov	r4, r0
 8001c00:	4608      	mov	r0, r1
 8001c02:	4611      	mov	r1, r2
 8001c04:	461a      	mov	r2, r3
 8001c06:	4623      	mov	r3, r4
 8001c08:	80fb      	strh	r3, [r7, #6]
 8001c0a:	4603      	mov	r3, r0
 8001c0c:	80bb      	strh	r3, [r7, #4]
 8001c0e:	460b      	mov	r3, r1
 8001c10:	807b      	strh	r3, [r7, #2]
 8001c12:	4613      	mov	r3, r2
 8001c14:	803b      	strh	r3, [r7, #0]
  int16_t deltax = 0, deltay = 0, x = 0, y = 0, xinc1 = 0, xinc2 = 0, 
 8001c16:	2300      	movs	r3, #0
 8001c18:	823b      	strh	r3, [r7, #16]
 8001c1a:	2300      	movs	r3, #0
 8001c1c:	81fb      	strh	r3, [r7, #14]
 8001c1e:	2300      	movs	r3, #0
 8001c20:	84fb      	strh	r3, [r7, #38]	; 0x26
 8001c22:	2300      	movs	r3, #0
 8001c24:	84bb      	strh	r3, [r7, #36]	; 0x24
 8001c26:	2300      	movs	r3, #0
 8001c28:	847b      	strh	r3, [r7, #34]	; 0x22
 8001c2a:	2300      	movs	r3, #0
 8001c2c:	843b      	strh	r3, [r7, #32]
  yinc1 = 0, yinc2 = 0, den = 0, num = 0, num_add = 0, num_pixels = 0, 
 8001c2e:	2300      	movs	r3, #0
 8001c30:	83fb      	strh	r3, [r7, #30]
 8001c32:	2300      	movs	r3, #0
 8001c34:	83bb      	strh	r3, [r7, #28]
 8001c36:	2300      	movs	r3, #0
 8001c38:	837b      	strh	r3, [r7, #26]
 8001c3a:	2300      	movs	r3, #0
 8001c3c:	833b      	strh	r3, [r7, #24]
 8001c3e:	2300      	movs	r3, #0
 8001c40:	82fb      	strh	r3, [r7, #22]
 8001c42:	2300      	movs	r3, #0
 8001c44:	82bb      	strh	r3, [r7, #20]
  curpixel = 0;
 8001c46:	2300      	movs	r3, #0
 8001c48:	827b      	strh	r3, [r7, #18]
  
  deltax = ABS(x2 - x1);        /* The difference between the x's */
 8001c4a:	887a      	ldrh	r2, [r7, #2]
 8001c4c:	88fb      	ldrh	r3, [r7, #6]
 8001c4e:	1ad3      	subs	r3, r2, r3
 8001c50:	2b00      	cmp	r3, #0
 8001c52:	bfb8      	it	lt
 8001c54:	425b      	neglt	r3, r3
 8001c56:	823b      	strh	r3, [r7, #16]
  deltay = ABS(y2 - y1);        /* The difference between the y's */
 8001c58:	883a      	ldrh	r2, [r7, #0]
 8001c5a:	88bb      	ldrh	r3, [r7, #4]
 8001c5c:	1ad3      	subs	r3, r2, r3
 8001c5e:	2b00      	cmp	r3, #0
 8001c60:	bfb8      	it	lt
 8001c62:	425b      	neglt	r3, r3
 8001c64:	81fb      	strh	r3, [r7, #14]
  x = x1;                       /* Start x off at the first pixel */
 8001c66:	88fb      	ldrh	r3, [r7, #6]
 8001c68:	84fb      	strh	r3, [r7, #38]	; 0x26
  y = y1;                       /* Start y off at the first pixel */
 8001c6a:	88bb      	ldrh	r3, [r7, #4]
 8001c6c:	84bb      	strh	r3, [r7, #36]	; 0x24
  
  if (x2 >= x1)                 /* The x-values are increasing */
 8001c6e:	887a      	ldrh	r2, [r7, #2]
 8001c70:	88fb      	ldrh	r3, [r7, #6]
 8001c72:	429a      	cmp	r2, r3
 8001c74:	d304      	bcc.n	8001c80 <BSP_LCD_DrawLine+0x88>
  {
    xinc1 = 1;
 8001c76:	2301      	movs	r3, #1
 8001c78:	847b      	strh	r3, [r7, #34]	; 0x22
    xinc2 = 1;
 8001c7a:	2301      	movs	r3, #1
 8001c7c:	843b      	strh	r3, [r7, #32]
 8001c7e:	e005      	b.n	8001c8c <BSP_LCD_DrawLine+0x94>
  }
  else                          /* The x-values are decreasing */
  {
    xinc1 = -1;
 8001c80:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001c84:	847b      	strh	r3, [r7, #34]	; 0x22
    xinc2 = -1;
 8001c86:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001c8a:	843b      	strh	r3, [r7, #32]
  }
  
  if (y2 >= y1)                 /* The y-values are increasing */
 8001c8c:	883a      	ldrh	r2, [r7, #0]
 8001c8e:	88bb      	ldrh	r3, [r7, #4]
 8001c90:	429a      	cmp	r2, r3
 8001c92:	d304      	bcc.n	8001c9e <BSP_LCD_DrawLine+0xa6>
  {
    yinc1 = 1;
 8001c94:	2301      	movs	r3, #1
 8001c96:	83fb      	strh	r3, [r7, #30]
    yinc2 = 1;
 8001c98:	2301      	movs	r3, #1
 8001c9a:	83bb      	strh	r3, [r7, #28]
 8001c9c:	e005      	b.n	8001caa <BSP_LCD_DrawLine+0xb2>
  }
  else                          /* The y-values are decreasing */
  {
    yinc1 = -1;
 8001c9e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001ca2:	83fb      	strh	r3, [r7, #30]
    yinc2 = -1;
 8001ca4:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001ca8:	83bb      	strh	r3, [r7, #28]
  }
  
  if (deltax >= deltay)         /* There is at least one x-value for every y-value */
 8001caa:	f9b7 2010 	ldrsh.w	r2, [r7, #16]
 8001cae:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001cb2:	429a      	cmp	r2, r3
 8001cb4:	db11      	blt.n	8001cda <BSP_LCD_DrawLine+0xe2>
  {
    xinc1 = 0;                  /* Don't change the x when numerator >= denominator */
 8001cb6:	2300      	movs	r3, #0
 8001cb8:	847b      	strh	r3, [r7, #34]	; 0x22
    yinc2 = 0;                  /* Don't change the y for every iteration */
 8001cba:	2300      	movs	r3, #0
 8001cbc:	83bb      	strh	r3, [r7, #28]
    den = deltax;
 8001cbe:	8a3b      	ldrh	r3, [r7, #16]
 8001cc0:	837b      	strh	r3, [r7, #26]
    num = deltax / 2;
 8001cc2:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8001cc6:	2b00      	cmp	r3, #0
 8001cc8:	da00      	bge.n	8001ccc <BSP_LCD_DrawLine+0xd4>
 8001cca:	3301      	adds	r3, #1
 8001ccc:	105b      	asrs	r3, r3, #1
 8001cce:	833b      	strh	r3, [r7, #24]
    num_add = deltay;
 8001cd0:	89fb      	ldrh	r3, [r7, #14]
 8001cd2:	82fb      	strh	r3, [r7, #22]
    num_pixels = deltax;         /* There are more x-values than y-values */
 8001cd4:	8a3b      	ldrh	r3, [r7, #16]
 8001cd6:	82bb      	strh	r3, [r7, #20]
 8001cd8:	e010      	b.n	8001cfc <BSP_LCD_DrawLine+0x104>
  }
  else                          /* There is at least one y-value for every x-value */
  {
    xinc2 = 0;                  /* Don't change the x for every iteration */
 8001cda:	2300      	movs	r3, #0
 8001cdc:	843b      	strh	r3, [r7, #32]
    yinc1 = 0;                  /* Don't change the y when numerator >= denominator */
 8001cde:	2300      	movs	r3, #0
 8001ce0:	83fb      	strh	r3, [r7, #30]
    den = deltay;
 8001ce2:	89fb      	ldrh	r3, [r7, #14]
 8001ce4:	837b      	strh	r3, [r7, #26]
    num = deltay / 2;
 8001ce6:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001cea:	2b00      	cmp	r3, #0
 8001cec:	da00      	bge.n	8001cf0 <BSP_LCD_DrawLine+0xf8>
 8001cee:	3301      	adds	r3, #1
 8001cf0:	105b      	asrs	r3, r3, #1
 8001cf2:	833b      	strh	r3, [r7, #24]
    num_add = deltax;
 8001cf4:	8a3b      	ldrh	r3, [r7, #16]
 8001cf6:	82fb      	strh	r3, [r7, #22]
    num_pixels = deltay;         /* There are more y-values than x-values */
 8001cf8:	89fb      	ldrh	r3, [r7, #14]
 8001cfa:	82bb      	strh	r3, [r7, #20]
  }
  
  for (curpixel = 0; curpixel <= num_pixels; curpixel++)
 8001cfc:	2300      	movs	r3, #0
 8001cfe:	827b      	strh	r3, [r7, #18]
 8001d00:	e038      	b.n	8001d74 <BSP_LCD_DrawLine+0x17c>
  {
    BSP_LCD_DrawPixel(x, y, DrawProp[ActiveLayer].TextColor);   /* Draw the current pixel */
 8001d02:	8cf8      	ldrh	r0, [r7, #38]	; 0x26
 8001d04:	8cbc      	ldrh	r4, [r7, #36]	; 0x24
 8001d06:	4b20      	ldr	r3, [pc, #128]	; (8001d88 <BSP_LCD_DrawLine+0x190>)
 8001d08:	681a      	ldr	r2, [r3, #0]
 8001d0a:	4920      	ldr	r1, [pc, #128]	; (8001d8c <BSP_LCD_DrawLine+0x194>)
 8001d0c:	4613      	mov	r3, r2
 8001d0e:	005b      	lsls	r3, r3, #1
 8001d10:	4413      	add	r3, r2
 8001d12:	009b      	lsls	r3, r3, #2
 8001d14:	440b      	add	r3, r1
 8001d16:	681b      	ldr	r3, [r3, #0]
 8001d18:	461a      	mov	r2, r3
 8001d1a:	4621      	mov	r1, r4
 8001d1c:	f000 f95a 	bl	8001fd4 <BSP_LCD_DrawPixel>
    num += num_add;                            /* Increase the numerator by the top of the fraction */
 8001d20:	8b3a      	ldrh	r2, [r7, #24]
 8001d22:	8afb      	ldrh	r3, [r7, #22]
 8001d24:	4413      	add	r3, r2
 8001d26:	b29b      	uxth	r3, r3
 8001d28:	833b      	strh	r3, [r7, #24]
    if (num >= den)                           /* Check if numerator >= denominator */
 8001d2a:	f9b7 2018 	ldrsh.w	r2, [r7, #24]
 8001d2e:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 8001d32:	429a      	cmp	r2, r3
 8001d34:	db0e      	blt.n	8001d54 <BSP_LCD_DrawLine+0x15c>
    {
      num -= den;                             /* Calculate the new numerator value */
 8001d36:	8b3a      	ldrh	r2, [r7, #24]
 8001d38:	8b7b      	ldrh	r3, [r7, #26]
 8001d3a:	1ad3      	subs	r3, r2, r3
 8001d3c:	b29b      	uxth	r3, r3
 8001d3e:	833b      	strh	r3, [r7, #24]
      x += xinc1;                             /* Change the x as appropriate */
 8001d40:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 8001d42:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8001d44:	4413      	add	r3, r2
 8001d46:	b29b      	uxth	r3, r3
 8001d48:	84fb      	strh	r3, [r7, #38]	; 0x26
      y += yinc1;                             /* Change the y as appropriate */
 8001d4a:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8001d4c:	8bfb      	ldrh	r3, [r7, #30]
 8001d4e:	4413      	add	r3, r2
 8001d50:	b29b      	uxth	r3, r3
 8001d52:	84bb      	strh	r3, [r7, #36]	; 0x24
    }
    x += xinc2;                               /* Change the x as appropriate */
 8001d54:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 8001d56:	8c3b      	ldrh	r3, [r7, #32]
 8001d58:	4413      	add	r3, r2
 8001d5a:	b29b      	uxth	r3, r3
 8001d5c:	84fb      	strh	r3, [r7, #38]	; 0x26
    y += yinc2;                               /* Change the y as appropriate */
 8001d5e:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8001d60:	8bbb      	ldrh	r3, [r7, #28]
 8001d62:	4413      	add	r3, r2
 8001d64:	b29b      	uxth	r3, r3
 8001d66:	84bb      	strh	r3, [r7, #36]	; 0x24
  for (curpixel = 0; curpixel <= num_pixels; curpixel++)
 8001d68:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8001d6c:	b29b      	uxth	r3, r3
 8001d6e:	3301      	adds	r3, #1
 8001d70:	b29b      	uxth	r3, r3
 8001d72:	827b      	strh	r3, [r7, #18]
 8001d74:	f9b7 2012 	ldrsh.w	r2, [r7, #18]
 8001d78:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8001d7c:	429a      	cmp	r2, r3
 8001d7e:	ddc0      	ble.n	8001d02 <BSP_LCD_DrawLine+0x10a>
  }
}
 8001d80:	bf00      	nop
 8001d82:	372c      	adds	r7, #44	; 0x2c
 8001d84:	46bd      	mov	sp, r7
 8001d86:	bd90      	pop	{r4, r7, pc}
 8001d88:	20000160 	.word	0x20000160
 8001d8c:	20000164 	.word	0x20000164

08001d90 <BSP_LCD_DrawRect>:
  * @param  Width: Rectangle width  
  * @param  Height: Rectangle height
  * @retval None
  */
void BSP_LCD_DrawRect(uint16_t Xpos, uint16_t Ypos, uint16_t Width, uint16_t Height)
{
 8001d90:	b590      	push	{r4, r7, lr}
 8001d92:	b083      	sub	sp, #12
 8001d94:	af00      	add	r7, sp, #0
 8001d96:	4604      	mov	r4, r0
 8001d98:	4608      	mov	r0, r1
 8001d9a:	4611      	mov	r1, r2
 8001d9c:	461a      	mov	r2, r3
 8001d9e:	4623      	mov	r3, r4
 8001da0:	80fb      	strh	r3, [r7, #6]
 8001da2:	4603      	mov	r3, r0
 8001da4:	80bb      	strh	r3, [r7, #4]
 8001da6:	460b      	mov	r3, r1
 8001da8:	807b      	strh	r3, [r7, #2]
 8001daa:	4613      	mov	r3, r2
 8001dac:	803b      	strh	r3, [r7, #0]
  /* Draw horizontal lines */
  BSP_LCD_DrawHLine(Xpos, Ypos, Width);
 8001dae:	887a      	ldrh	r2, [r7, #2]
 8001db0:	88b9      	ldrh	r1, [r7, #4]
 8001db2:	88fb      	ldrh	r3, [r7, #6]
 8001db4:	4618      	mov	r0, r3
 8001db6:	f7ff fe5f 	bl	8001a78 <BSP_LCD_DrawHLine>
  BSP_LCD_DrawHLine(Xpos, (Ypos+ Height), Width);
 8001dba:	88ba      	ldrh	r2, [r7, #4]
 8001dbc:	883b      	ldrh	r3, [r7, #0]
 8001dbe:	4413      	add	r3, r2
 8001dc0:	b299      	uxth	r1, r3
 8001dc2:	887a      	ldrh	r2, [r7, #2]
 8001dc4:	88fb      	ldrh	r3, [r7, #6]
 8001dc6:	4618      	mov	r0, r3
 8001dc8:	f7ff fe56 	bl	8001a78 <BSP_LCD_DrawHLine>
  
  /* Draw vertical lines */
  BSP_LCD_DrawVLine(Xpos, Ypos, Height);
 8001dcc:	883a      	ldrh	r2, [r7, #0]
 8001dce:	88b9      	ldrh	r1, [r7, #4]
 8001dd0:	88fb      	ldrh	r3, [r7, #6]
 8001dd2:	4618      	mov	r0, r3
 8001dd4:	f7ff feae 	bl	8001b34 <BSP_LCD_DrawVLine>
  BSP_LCD_DrawVLine((Xpos + Width), Ypos, Height);
 8001dd8:	88fa      	ldrh	r2, [r7, #6]
 8001dda:	887b      	ldrh	r3, [r7, #2]
 8001ddc:	4413      	add	r3, r2
 8001dde:	b29b      	uxth	r3, r3
 8001de0:	883a      	ldrh	r2, [r7, #0]
 8001de2:	88b9      	ldrh	r1, [r7, #4]
 8001de4:	4618      	mov	r0, r3
 8001de6:	f7ff fea5 	bl	8001b34 <BSP_LCD_DrawVLine>
}
 8001dea:	bf00      	nop
 8001dec:	370c      	adds	r7, #12
 8001dee:	46bd      	mov	sp, r7
 8001df0:	bd90      	pop	{r4, r7, pc}
	...

08001df4 <BSP_LCD_DrawCircle>:
  * @param  Ypos: Y position
  * @param  Radius: Circle radius
  * @retval None
  */
void BSP_LCD_DrawCircle(uint16_t Xpos, uint16_t Ypos, uint16_t Radius)
{
 8001df4:	b590      	push	{r4, r7, lr}
 8001df6:	b087      	sub	sp, #28
 8001df8:	af00      	add	r7, sp, #0
 8001dfa:	4603      	mov	r3, r0
 8001dfc:	80fb      	strh	r3, [r7, #6]
 8001dfe:	460b      	mov	r3, r1
 8001e00:	80bb      	strh	r3, [r7, #4]
 8001e02:	4613      	mov	r3, r2
 8001e04:	807b      	strh	r3, [r7, #2]
  int32_t   decision;    /* Decision Variable */ 
  uint32_t  current_x;   /* Current X Value */
  uint32_t  current_y;   /* Current Y Value */
  
  decision = 3 - (Radius << 1);
 8001e06:	887b      	ldrh	r3, [r7, #2]
 8001e08:	005b      	lsls	r3, r3, #1
 8001e0a:	f1c3 0303 	rsb	r3, r3, #3
 8001e0e:	617b      	str	r3, [r7, #20]
  current_x = 0;
 8001e10:	2300      	movs	r3, #0
 8001e12:	613b      	str	r3, [r7, #16]
  current_y = Radius;
 8001e14:	887b      	ldrh	r3, [r7, #2]
 8001e16:	60fb      	str	r3, [r7, #12]
  
  while (current_x <= current_y)
 8001e18:	e0cf      	b.n	8001fba <BSP_LCD_DrawCircle+0x1c6>
  {
    BSP_LCD_DrawPixel((Xpos + current_x), (Ypos - current_y), DrawProp[ActiveLayer].TextColor);
 8001e1a:	693b      	ldr	r3, [r7, #16]
 8001e1c:	b29a      	uxth	r2, r3
 8001e1e:	88fb      	ldrh	r3, [r7, #6]
 8001e20:	4413      	add	r3, r2
 8001e22:	b298      	uxth	r0, r3
 8001e24:	68fb      	ldr	r3, [r7, #12]
 8001e26:	b29b      	uxth	r3, r3
 8001e28:	88ba      	ldrh	r2, [r7, #4]
 8001e2a:	1ad3      	subs	r3, r2, r3
 8001e2c:	b29c      	uxth	r4, r3
 8001e2e:	4b67      	ldr	r3, [pc, #412]	; (8001fcc <BSP_LCD_DrawCircle+0x1d8>)
 8001e30:	681a      	ldr	r2, [r3, #0]
 8001e32:	4967      	ldr	r1, [pc, #412]	; (8001fd0 <BSP_LCD_DrawCircle+0x1dc>)
 8001e34:	4613      	mov	r3, r2
 8001e36:	005b      	lsls	r3, r3, #1
 8001e38:	4413      	add	r3, r2
 8001e3a:	009b      	lsls	r3, r3, #2
 8001e3c:	440b      	add	r3, r1
 8001e3e:	681b      	ldr	r3, [r3, #0]
 8001e40:	461a      	mov	r2, r3
 8001e42:	4621      	mov	r1, r4
 8001e44:	f000 f8c6 	bl	8001fd4 <BSP_LCD_DrawPixel>
    
    BSP_LCD_DrawPixel((Xpos - current_x), (Ypos - current_y), DrawProp[ActiveLayer].TextColor);
 8001e48:	693b      	ldr	r3, [r7, #16]
 8001e4a:	b29b      	uxth	r3, r3
 8001e4c:	88fa      	ldrh	r2, [r7, #6]
 8001e4e:	1ad3      	subs	r3, r2, r3
 8001e50:	b298      	uxth	r0, r3
 8001e52:	68fb      	ldr	r3, [r7, #12]
 8001e54:	b29b      	uxth	r3, r3
 8001e56:	88ba      	ldrh	r2, [r7, #4]
 8001e58:	1ad3      	subs	r3, r2, r3
 8001e5a:	b29c      	uxth	r4, r3
 8001e5c:	4b5b      	ldr	r3, [pc, #364]	; (8001fcc <BSP_LCD_DrawCircle+0x1d8>)
 8001e5e:	681a      	ldr	r2, [r3, #0]
 8001e60:	495b      	ldr	r1, [pc, #364]	; (8001fd0 <BSP_LCD_DrawCircle+0x1dc>)
 8001e62:	4613      	mov	r3, r2
 8001e64:	005b      	lsls	r3, r3, #1
 8001e66:	4413      	add	r3, r2
 8001e68:	009b      	lsls	r3, r3, #2
 8001e6a:	440b      	add	r3, r1
 8001e6c:	681b      	ldr	r3, [r3, #0]
 8001e6e:	461a      	mov	r2, r3
 8001e70:	4621      	mov	r1, r4
 8001e72:	f000 f8af 	bl	8001fd4 <BSP_LCD_DrawPixel>
    
    BSP_LCD_DrawPixel((Xpos + current_y), (Ypos - current_x), DrawProp[ActiveLayer].TextColor);
 8001e76:	68fb      	ldr	r3, [r7, #12]
 8001e78:	b29a      	uxth	r2, r3
 8001e7a:	88fb      	ldrh	r3, [r7, #6]
 8001e7c:	4413      	add	r3, r2
 8001e7e:	b298      	uxth	r0, r3
 8001e80:	693b      	ldr	r3, [r7, #16]
 8001e82:	b29b      	uxth	r3, r3
 8001e84:	88ba      	ldrh	r2, [r7, #4]
 8001e86:	1ad3      	subs	r3, r2, r3
 8001e88:	b29c      	uxth	r4, r3
 8001e8a:	4b50      	ldr	r3, [pc, #320]	; (8001fcc <BSP_LCD_DrawCircle+0x1d8>)
 8001e8c:	681a      	ldr	r2, [r3, #0]
 8001e8e:	4950      	ldr	r1, [pc, #320]	; (8001fd0 <BSP_LCD_DrawCircle+0x1dc>)
 8001e90:	4613      	mov	r3, r2
 8001e92:	005b      	lsls	r3, r3, #1
 8001e94:	4413      	add	r3, r2
 8001e96:	009b      	lsls	r3, r3, #2
 8001e98:	440b      	add	r3, r1
 8001e9a:	681b      	ldr	r3, [r3, #0]
 8001e9c:	461a      	mov	r2, r3
 8001e9e:	4621      	mov	r1, r4
 8001ea0:	f000 f898 	bl	8001fd4 <BSP_LCD_DrawPixel>
    
    BSP_LCD_DrawPixel((Xpos - current_y), (Ypos - current_x), DrawProp[ActiveLayer].TextColor);
 8001ea4:	68fb      	ldr	r3, [r7, #12]
 8001ea6:	b29b      	uxth	r3, r3
 8001ea8:	88fa      	ldrh	r2, [r7, #6]
 8001eaa:	1ad3      	subs	r3, r2, r3
 8001eac:	b298      	uxth	r0, r3
 8001eae:	693b      	ldr	r3, [r7, #16]
 8001eb0:	b29b      	uxth	r3, r3
 8001eb2:	88ba      	ldrh	r2, [r7, #4]
 8001eb4:	1ad3      	subs	r3, r2, r3
 8001eb6:	b29c      	uxth	r4, r3
 8001eb8:	4b44      	ldr	r3, [pc, #272]	; (8001fcc <BSP_LCD_DrawCircle+0x1d8>)
 8001eba:	681a      	ldr	r2, [r3, #0]
 8001ebc:	4944      	ldr	r1, [pc, #272]	; (8001fd0 <BSP_LCD_DrawCircle+0x1dc>)
 8001ebe:	4613      	mov	r3, r2
 8001ec0:	005b      	lsls	r3, r3, #1
 8001ec2:	4413      	add	r3, r2
 8001ec4:	009b      	lsls	r3, r3, #2
 8001ec6:	440b      	add	r3, r1
 8001ec8:	681b      	ldr	r3, [r3, #0]
 8001eca:	461a      	mov	r2, r3
 8001ecc:	4621      	mov	r1, r4
 8001ece:	f000 f881 	bl	8001fd4 <BSP_LCD_DrawPixel>
    
    BSP_LCD_DrawPixel((Xpos + current_x), (Ypos + current_y), DrawProp[ActiveLayer].TextColor);
 8001ed2:	693b      	ldr	r3, [r7, #16]
 8001ed4:	b29a      	uxth	r2, r3
 8001ed6:	88fb      	ldrh	r3, [r7, #6]
 8001ed8:	4413      	add	r3, r2
 8001eda:	b298      	uxth	r0, r3
 8001edc:	68fb      	ldr	r3, [r7, #12]
 8001ede:	b29a      	uxth	r2, r3
 8001ee0:	88bb      	ldrh	r3, [r7, #4]
 8001ee2:	4413      	add	r3, r2
 8001ee4:	b29c      	uxth	r4, r3
 8001ee6:	4b39      	ldr	r3, [pc, #228]	; (8001fcc <BSP_LCD_DrawCircle+0x1d8>)
 8001ee8:	681a      	ldr	r2, [r3, #0]
 8001eea:	4939      	ldr	r1, [pc, #228]	; (8001fd0 <BSP_LCD_DrawCircle+0x1dc>)
 8001eec:	4613      	mov	r3, r2
 8001eee:	005b      	lsls	r3, r3, #1
 8001ef0:	4413      	add	r3, r2
 8001ef2:	009b      	lsls	r3, r3, #2
 8001ef4:	440b      	add	r3, r1
 8001ef6:	681b      	ldr	r3, [r3, #0]
 8001ef8:	461a      	mov	r2, r3
 8001efa:	4621      	mov	r1, r4
 8001efc:	f000 f86a 	bl	8001fd4 <BSP_LCD_DrawPixel>
    
    BSP_LCD_DrawPixel((Xpos - current_x), (Ypos + current_y), DrawProp[ActiveLayer].TextColor);
 8001f00:	693b      	ldr	r3, [r7, #16]
 8001f02:	b29b      	uxth	r3, r3
 8001f04:	88fa      	ldrh	r2, [r7, #6]
 8001f06:	1ad3      	subs	r3, r2, r3
 8001f08:	b298      	uxth	r0, r3
 8001f0a:	68fb      	ldr	r3, [r7, #12]
 8001f0c:	b29a      	uxth	r2, r3
 8001f0e:	88bb      	ldrh	r3, [r7, #4]
 8001f10:	4413      	add	r3, r2
 8001f12:	b29c      	uxth	r4, r3
 8001f14:	4b2d      	ldr	r3, [pc, #180]	; (8001fcc <BSP_LCD_DrawCircle+0x1d8>)
 8001f16:	681a      	ldr	r2, [r3, #0]
 8001f18:	492d      	ldr	r1, [pc, #180]	; (8001fd0 <BSP_LCD_DrawCircle+0x1dc>)
 8001f1a:	4613      	mov	r3, r2
 8001f1c:	005b      	lsls	r3, r3, #1
 8001f1e:	4413      	add	r3, r2
 8001f20:	009b      	lsls	r3, r3, #2
 8001f22:	440b      	add	r3, r1
 8001f24:	681b      	ldr	r3, [r3, #0]
 8001f26:	461a      	mov	r2, r3
 8001f28:	4621      	mov	r1, r4
 8001f2a:	f000 f853 	bl	8001fd4 <BSP_LCD_DrawPixel>
    
    BSP_LCD_DrawPixel((Xpos + current_y), (Ypos + current_x), DrawProp[ActiveLayer].TextColor);
 8001f2e:	68fb      	ldr	r3, [r7, #12]
 8001f30:	b29a      	uxth	r2, r3
 8001f32:	88fb      	ldrh	r3, [r7, #6]
 8001f34:	4413      	add	r3, r2
 8001f36:	b298      	uxth	r0, r3
 8001f38:	693b      	ldr	r3, [r7, #16]
 8001f3a:	b29a      	uxth	r2, r3
 8001f3c:	88bb      	ldrh	r3, [r7, #4]
 8001f3e:	4413      	add	r3, r2
 8001f40:	b29c      	uxth	r4, r3
 8001f42:	4b22      	ldr	r3, [pc, #136]	; (8001fcc <BSP_LCD_DrawCircle+0x1d8>)
 8001f44:	681a      	ldr	r2, [r3, #0]
 8001f46:	4922      	ldr	r1, [pc, #136]	; (8001fd0 <BSP_LCD_DrawCircle+0x1dc>)
 8001f48:	4613      	mov	r3, r2
 8001f4a:	005b      	lsls	r3, r3, #1
 8001f4c:	4413      	add	r3, r2
 8001f4e:	009b      	lsls	r3, r3, #2
 8001f50:	440b      	add	r3, r1
 8001f52:	681b      	ldr	r3, [r3, #0]
 8001f54:	461a      	mov	r2, r3
 8001f56:	4621      	mov	r1, r4
 8001f58:	f000 f83c 	bl	8001fd4 <BSP_LCD_DrawPixel>
    
    BSP_LCD_DrawPixel((Xpos - current_y), (Ypos + current_x), DrawProp[ActiveLayer].TextColor);
 8001f5c:	68fb      	ldr	r3, [r7, #12]
 8001f5e:	b29b      	uxth	r3, r3
 8001f60:	88fa      	ldrh	r2, [r7, #6]
 8001f62:	1ad3      	subs	r3, r2, r3
 8001f64:	b298      	uxth	r0, r3
 8001f66:	693b      	ldr	r3, [r7, #16]
 8001f68:	b29a      	uxth	r2, r3
 8001f6a:	88bb      	ldrh	r3, [r7, #4]
 8001f6c:	4413      	add	r3, r2
 8001f6e:	b29c      	uxth	r4, r3
 8001f70:	4b16      	ldr	r3, [pc, #88]	; (8001fcc <BSP_LCD_DrawCircle+0x1d8>)
 8001f72:	681a      	ldr	r2, [r3, #0]
 8001f74:	4916      	ldr	r1, [pc, #88]	; (8001fd0 <BSP_LCD_DrawCircle+0x1dc>)
 8001f76:	4613      	mov	r3, r2
 8001f78:	005b      	lsls	r3, r3, #1
 8001f7a:	4413      	add	r3, r2
 8001f7c:	009b      	lsls	r3, r3, #2
 8001f7e:	440b      	add	r3, r1
 8001f80:	681b      	ldr	r3, [r3, #0]
 8001f82:	461a      	mov	r2, r3
 8001f84:	4621      	mov	r1, r4
 8001f86:	f000 f825 	bl	8001fd4 <BSP_LCD_DrawPixel>
    
    if (decision < 0)
 8001f8a:	697b      	ldr	r3, [r7, #20]
 8001f8c:	2b00      	cmp	r3, #0
 8001f8e:	da06      	bge.n	8001f9e <BSP_LCD_DrawCircle+0x1aa>
    { 
      decision += (current_x << 2) + 6;
 8001f90:	693b      	ldr	r3, [r7, #16]
 8001f92:	009a      	lsls	r2, r3, #2
 8001f94:	697b      	ldr	r3, [r7, #20]
 8001f96:	4413      	add	r3, r2
 8001f98:	3306      	adds	r3, #6
 8001f9a:	617b      	str	r3, [r7, #20]
 8001f9c:	e00a      	b.n	8001fb4 <BSP_LCD_DrawCircle+0x1c0>
    }
    else
    {
      decision += ((current_x - current_y) << 2) + 10;
 8001f9e:	693a      	ldr	r2, [r7, #16]
 8001fa0:	68fb      	ldr	r3, [r7, #12]
 8001fa2:	1ad3      	subs	r3, r2, r3
 8001fa4:	009a      	lsls	r2, r3, #2
 8001fa6:	697b      	ldr	r3, [r7, #20]
 8001fa8:	4413      	add	r3, r2
 8001faa:	330a      	adds	r3, #10
 8001fac:	617b      	str	r3, [r7, #20]
      current_y--;
 8001fae:	68fb      	ldr	r3, [r7, #12]
 8001fb0:	3b01      	subs	r3, #1
 8001fb2:	60fb      	str	r3, [r7, #12]
    }
    current_x++;
 8001fb4:	693b      	ldr	r3, [r7, #16]
 8001fb6:	3301      	adds	r3, #1
 8001fb8:	613b      	str	r3, [r7, #16]
  while (current_x <= current_y)
 8001fba:	693a      	ldr	r2, [r7, #16]
 8001fbc:	68fb      	ldr	r3, [r7, #12]
 8001fbe:	429a      	cmp	r2, r3
 8001fc0:	f67f af2b 	bls.w	8001e1a <BSP_LCD_DrawCircle+0x26>
  } 
}
 8001fc4:	bf00      	nop
 8001fc6:	371c      	adds	r7, #28
 8001fc8:	46bd      	mov	sp, r7
 8001fca:	bd90      	pop	{r4, r7, pc}
 8001fcc:	20000160 	.word	0x20000160
 8001fd0:	20000164 	.word	0x20000164

08001fd4 <BSP_LCD_DrawPixel>:
  * @param  Ypos: Y position
  * @param  RGB_Code: Pixel color in ARGB mode (8-8-8-8)
  * @retval None
  */
void BSP_LCD_DrawPixel(uint16_t Xpos, uint16_t Ypos, uint32_t RGB_Code)
{
 8001fd4:	b5b0      	push	{r4, r5, r7, lr}
 8001fd6:	b082      	sub	sp, #8
 8001fd8:	af00      	add	r7, sp, #0
 8001fda:	4603      	mov	r3, r0
 8001fdc:	603a      	str	r2, [r7, #0]
 8001fde:	80fb      	strh	r3, [r7, #6]
 8001fe0:	460b      	mov	r3, r1
 8001fe2:	80bb      	strh	r3, [r7, #4]
  /* Write data value to all SDRAM memory */
  if(hLtdcHandler.LayerCfg[ActiveLayer].PixelFormat == LTDC_PIXEL_FORMAT_RGB565)
 8001fe4:	4b1d      	ldr	r3, [pc, #116]	; (800205c <BSP_LCD_DrawPixel+0x88>)
 8001fe6:	681b      	ldr	r3, [r3, #0]
 8001fe8:	4a1d      	ldr	r2, [pc, #116]	; (8002060 <BSP_LCD_DrawPixel+0x8c>)
 8001fea:	2134      	movs	r1, #52	; 0x34
 8001fec:	fb01 f303 	mul.w	r3, r1, r3
 8001ff0:	4413      	add	r3, r2
 8001ff2:	3348      	adds	r3, #72	; 0x48
 8001ff4:	681b      	ldr	r3, [r3, #0]
 8001ff6:	2b02      	cmp	r3, #2
 8001ff8:	d116      	bne.n	8002028 <BSP_LCD_DrawPixel+0x54>
  { /* RGB565 format */
    *(__IO uint16_t*) (hLtdcHandler.LayerCfg[ActiveLayer].FBStartAdress + (2*(Ypos*BSP_LCD_GetXSize() + Xpos))) = (uint16_t)RGB_Code;
 8001ffa:	4b18      	ldr	r3, [pc, #96]	; (800205c <BSP_LCD_DrawPixel+0x88>)
 8001ffc:	681b      	ldr	r3, [r3, #0]
 8001ffe:	4a18      	ldr	r2, [pc, #96]	; (8002060 <BSP_LCD_DrawPixel+0x8c>)
 8002000:	2134      	movs	r1, #52	; 0x34
 8002002:	fb01 f303 	mul.w	r3, r1, r3
 8002006:	4413      	add	r3, r2
 8002008:	335c      	adds	r3, #92	; 0x5c
 800200a:	681c      	ldr	r4, [r3, #0]
 800200c:	88bd      	ldrh	r5, [r7, #4]
 800200e:	f7ff fb1f 	bl	8001650 <BSP_LCD_GetXSize>
 8002012:	4603      	mov	r3, r0
 8002014:	fb03 f205 	mul.w	r2, r3, r5
 8002018:	88fb      	ldrh	r3, [r7, #6]
 800201a:	4413      	add	r3, r2
 800201c:	005b      	lsls	r3, r3, #1
 800201e:	4423      	add	r3, r4
 8002020:	683a      	ldr	r2, [r7, #0]
 8002022:	b292      	uxth	r2, r2
 8002024:	801a      	strh	r2, [r3, #0]
  }
  else
  { /* ARGB8888 format */
    *(__IO uint32_t*) (hLtdcHandler.LayerCfg[ActiveLayer].FBStartAdress + (4*(Ypos*BSP_LCD_GetXSize() + Xpos))) = RGB_Code;
  }
}
 8002026:	e015      	b.n	8002054 <BSP_LCD_DrawPixel+0x80>
    *(__IO uint32_t*) (hLtdcHandler.LayerCfg[ActiveLayer].FBStartAdress + (4*(Ypos*BSP_LCD_GetXSize() + Xpos))) = RGB_Code;
 8002028:	4b0c      	ldr	r3, [pc, #48]	; (800205c <BSP_LCD_DrawPixel+0x88>)
 800202a:	681b      	ldr	r3, [r3, #0]
 800202c:	4a0c      	ldr	r2, [pc, #48]	; (8002060 <BSP_LCD_DrawPixel+0x8c>)
 800202e:	2134      	movs	r1, #52	; 0x34
 8002030:	fb01 f303 	mul.w	r3, r1, r3
 8002034:	4413      	add	r3, r2
 8002036:	335c      	adds	r3, #92	; 0x5c
 8002038:	681c      	ldr	r4, [r3, #0]
 800203a:	88bd      	ldrh	r5, [r7, #4]
 800203c:	f7ff fb08 	bl	8001650 <BSP_LCD_GetXSize>
 8002040:	4603      	mov	r3, r0
 8002042:	fb03 f205 	mul.w	r2, r3, r5
 8002046:	88fb      	ldrh	r3, [r7, #6]
 8002048:	4413      	add	r3, r2
 800204a:	009b      	lsls	r3, r3, #2
 800204c:	4423      	add	r3, r4
 800204e:	461a      	mov	r2, r3
 8002050:	683b      	ldr	r3, [r7, #0]
 8002052:	6013      	str	r3, [r2, #0]
}
 8002054:	bf00      	nop
 8002056:	3708      	adds	r7, #8
 8002058:	46bd      	mov	sp, r7
 800205a:	bdb0      	pop	{r4, r5, r7, pc}
 800205c:	20000160 	.word	0x20000160
 8002060:	200002f4 	.word	0x200002f4

08002064 <BSP_LCD_FillRect>:
  * @param  Width: Rectangle width  
  * @param  Height: Rectangle height
  * @retval None
  */
void BSP_LCD_FillRect(uint16_t Xpos, uint16_t Ypos, uint16_t Width, uint16_t Height)
{
 8002064:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002068:	b086      	sub	sp, #24
 800206a:	af02      	add	r7, sp, #8
 800206c:	4604      	mov	r4, r0
 800206e:	4608      	mov	r0, r1
 8002070:	4611      	mov	r1, r2
 8002072:	461a      	mov	r2, r3
 8002074:	4623      	mov	r3, r4
 8002076:	80fb      	strh	r3, [r7, #6]
 8002078:	4603      	mov	r3, r0
 800207a:	80bb      	strh	r3, [r7, #4]
 800207c:	460b      	mov	r3, r1
 800207e:	807b      	strh	r3, [r7, #2]
 8002080:	4613      	mov	r3, r2
 8002082:	803b      	strh	r3, [r7, #0]
  uint32_t  x_address = 0;
 8002084:	2300      	movs	r3, #0
 8002086:	60fb      	str	r3, [r7, #12]
  
  /* Set the text color */
  BSP_LCD_SetTextColor(DrawProp[ActiveLayer].TextColor);
 8002088:	4b30      	ldr	r3, [pc, #192]	; (800214c <BSP_LCD_FillRect+0xe8>)
 800208a:	681a      	ldr	r2, [r3, #0]
 800208c:	4930      	ldr	r1, [pc, #192]	; (8002150 <BSP_LCD_FillRect+0xec>)
 800208e:	4613      	mov	r3, r2
 8002090:	005b      	lsls	r3, r3, #1
 8002092:	4413      	add	r3, r2
 8002094:	009b      	lsls	r3, r3, #2
 8002096:	440b      	add	r3, r1
 8002098:	681b      	ldr	r3, [r3, #0]
 800209a:	4618      	mov	r0, r3
 800209c:	f7ff fb70 	bl	8001780 <BSP_LCD_SetTextColor>
  
  /* Get the rectangle start address */
  if(hLtdcHandler.LayerCfg[ActiveLayer].PixelFormat == LTDC_PIXEL_FORMAT_RGB565)
 80020a0:	4b2a      	ldr	r3, [pc, #168]	; (800214c <BSP_LCD_FillRect+0xe8>)
 80020a2:	681b      	ldr	r3, [r3, #0]
 80020a4:	4a2b      	ldr	r2, [pc, #172]	; (8002154 <BSP_LCD_FillRect+0xf0>)
 80020a6:	2134      	movs	r1, #52	; 0x34
 80020a8:	fb01 f303 	mul.w	r3, r1, r3
 80020ac:	4413      	add	r3, r2
 80020ae:	3348      	adds	r3, #72	; 0x48
 80020b0:	681b      	ldr	r3, [r3, #0]
 80020b2:	2b02      	cmp	r3, #2
 80020b4:	d114      	bne.n	80020e0 <BSP_LCD_FillRect+0x7c>
  { /* RGB565 format */
    x_address = (hLtdcHandler.LayerCfg[ActiveLayer].FBStartAdress) + 2*(BSP_LCD_GetXSize()*Ypos + Xpos);
 80020b6:	4b25      	ldr	r3, [pc, #148]	; (800214c <BSP_LCD_FillRect+0xe8>)
 80020b8:	681b      	ldr	r3, [r3, #0]
 80020ba:	4a26      	ldr	r2, [pc, #152]	; (8002154 <BSP_LCD_FillRect+0xf0>)
 80020bc:	2134      	movs	r1, #52	; 0x34
 80020be:	fb01 f303 	mul.w	r3, r1, r3
 80020c2:	4413      	add	r3, r2
 80020c4:	335c      	adds	r3, #92	; 0x5c
 80020c6:	681c      	ldr	r4, [r3, #0]
 80020c8:	f7ff fac2 	bl	8001650 <BSP_LCD_GetXSize>
 80020cc:	4602      	mov	r2, r0
 80020ce:	88bb      	ldrh	r3, [r7, #4]
 80020d0:	fb03 f202 	mul.w	r2, r3, r2
 80020d4:	88fb      	ldrh	r3, [r7, #6]
 80020d6:	4413      	add	r3, r2
 80020d8:	005b      	lsls	r3, r3, #1
 80020da:	4423      	add	r3, r4
 80020dc:	60fb      	str	r3, [r7, #12]
 80020de:	e013      	b.n	8002108 <BSP_LCD_FillRect+0xa4>
  }
  else
  { /* ARGB8888 format */
    x_address = (hLtdcHandler.LayerCfg[ActiveLayer].FBStartAdress) + 4*(BSP_LCD_GetXSize()*Ypos + Xpos);
 80020e0:	4b1a      	ldr	r3, [pc, #104]	; (800214c <BSP_LCD_FillRect+0xe8>)
 80020e2:	681b      	ldr	r3, [r3, #0]
 80020e4:	4a1b      	ldr	r2, [pc, #108]	; (8002154 <BSP_LCD_FillRect+0xf0>)
 80020e6:	2134      	movs	r1, #52	; 0x34
 80020e8:	fb01 f303 	mul.w	r3, r1, r3
 80020ec:	4413      	add	r3, r2
 80020ee:	335c      	adds	r3, #92	; 0x5c
 80020f0:	681c      	ldr	r4, [r3, #0]
 80020f2:	f7ff faad 	bl	8001650 <BSP_LCD_GetXSize>
 80020f6:	4602      	mov	r2, r0
 80020f8:	88bb      	ldrh	r3, [r7, #4]
 80020fa:	fb03 f202 	mul.w	r2, r3, r2
 80020fe:	88fb      	ldrh	r3, [r7, #6]
 8002100:	4413      	add	r3, r2
 8002102:	009b      	lsls	r3, r3, #2
 8002104:	4423      	add	r3, r4
 8002106:	60fb      	str	r3, [r7, #12]
  }
  /* Fill the rectangle */
  LL_FillBuffer(ActiveLayer, (uint32_t *)x_address, Width, Height, (BSP_LCD_GetXSize() - Width), DrawProp[ActiveLayer].TextColor);
 8002108:	4b10      	ldr	r3, [pc, #64]	; (800214c <BSP_LCD_FillRect+0xe8>)
 800210a:	681c      	ldr	r4, [r3, #0]
 800210c:	68fd      	ldr	r5, [r7, #12]
 800210e:	887e      	ldrh	r6, [r7, #2]
 8002110:	f8b7 8000 	ldrh.w	r8, [r7]
 8002114:	f7ff fa9c 	bl	8001650 <BSP_LCD_GetXSize>
 8002118:	4602      	mov	r2, r0
 800211a:	887b      	ldrh	r3, [r7, #2]
 800211c:	1ad1      	subs	r1, r2, r3
 800211e:	4b0b      	ldr	r3, [pc, #44]	; (800214c <BSP_LCD_FillRect+0xe8>)
 8002120:	681a      	ldr	r2, [r3, #0]
 8002122:	480b      	ldr	r0, [pc, #44]	; (8002150 <BSP_LCD_FillRect+0xec>)
 8002124:	4613      	mov	r3, r2
 8002126:	005b      	lsls	r3, r3, #1
 8002128:	4413      	add	r3, r2
 800212a:	009b      	lsls	r3, r3, #2
 800212c:	4403      	add	r3, r0
 800212e:	681b      	ldr	r3, [r3, #0]
 8002130:	9301      	str	r3, [sp, #4]
 8002132:	9100      	str	r1, [sp, #0]
 8002134:	4643      	mov	r3, r8
 8002136:	4632      	mov	r2, r6
 8002138:	4629      	mov	r1, r5
 800213a:	4620      	mov	r0, r4
 800213c:	f000 fa78 	bl	8002630 <LL_FillBuffer>
}
 8002140:	bf00      	nop
 8002142:	3710      	adds	r7, #16
 8002144:	46bd      	mov	sp, r7
 8002146:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800214a:	bf00      	nop
 800214c:	20000160 	.word	0x20000160
 8002150:	20000164 	.word	0x20000164
 8002154:	200002f4 	.word	0x200002f4

08002158 <BSP_LCD_FillCircle>:
  * @param  Ypos: Y position
  * @param  Radius: Circle radius
  * @retval None
  */
void BSP_LCD_FillCircle(uint16_t Xpos, uint16_t Ypos, uint16_t Radius)
{
 8002158:	b580      	push	{r7, lr}
 800215a:	b086      	sub	sp, #24
 800215c:	af00      	add	r7, sp, #0
 800215e:	4603      	mov	r3, r0
 8002160:	80fb      	strh	r3, [r7, #6]
 8002162:	460b      	mov	r3, r1
 8002164:	80bb      	strh	r3, [r7, #4]
 8002166:	4613      	mov	r3, r2
 8002168:	807b      	strh	r3, [r7, #2]
  int32_t  decision;     /* Decision Variable */ 
  uint32_t  current_x;   /* Current X Value */
  uint32_t  current_y;   /* Current Y Value */
  
  decision = 3 - (Radius << 1);
 800216a:	887b      	ldrh	r3, [r7, #2]
 800216c:	005b      	lsls	r3, r3, #1
 800216e:	f1c3 0303 	rsb	r3, r3, #3
 8002172:	617b      	str	r3, [r7, #20]
  
  current_x = 0;
 8002174:	2300      	movs	r3, #0
 8002176:	613b      	str	r3, [r7, #16]
  current_y = Radius;
 8002178:	887b      	ldrh	r3, [r7, #2]
 800217a:	60fb      	str	r3, [r7, #12]
  
  BSP_LCD_SetTextColor(DrawProp[ActiveLayer].TextColor);
 800217c:	4b44      	ldr	r3, [pc, #272]	; (8002290 <BSP_LCD_FillCircle+0x138>)
 800217e:	681a      	ldr	r2, [r3, #0]
 8002180:	4944      	ldr	r1, [pc, #272]	; (8002294 <BSP_LCD_FillCircle+0x13c>)
 8002182:	4613      	mov	r3, r2
 8002184:	005b      	lsls	r3, r3, #1
 8002186:	4413      	add	r3, r2
 8002188:	009b      	lsls	r3, r3, #2
 800218a:	440b      	add	r3, r1
 800218c:	681b      	ldr	r3, [r3, #0]
 800218e:	4618      	mov	r0, r3
 8002190:	f7ff faf6 	bl	8001780 <BSP_LCD_SetTextColor>
  
  while (current_x <= current_y)
 8002194:	e061      	b.n	800225a <BSP_LCD_FillCircle+0x102>
  {
    if(current_y > 0) 
 8002196:	68fb      	ldr	r3, [r7, #12]
 8002198:	2b00      	cmp	r3, #0
 800219a:	d021      	beq.n	80021e0 <BSP_LCD_FillCircle+0x88>
    {
      BSP_LCD_DrawHLine(Xpos - current_y, Ypos + current_x, 2*current_y);
 800219c:	68fb      	ldr	r3, [r7, #12]
 800219e:	b29b      	uxth	r3, r3
 80021a0:	88fa      	ldrh	r2, [r7, #6]
 80021a2:	1ad3      	subs	r3, r2, r3
 80021a4:	b298      	uxth	r0, r3
 80021a6:	693b      	ldr	r3, [r7, #16]
 80021a8:	b29a      	uxth	r2, r3
 80021aa:	88bb      	ldrh	r3, [r7, #4]
 80021ac:	4413      	add	r3, r2
 80021ae:	b299      	uxth	r1, r3
 80021b0:	68fb      	ldr	r3, [r7, #12]
 80021b2:	b29b      	uxth	r3, r3
 80021b4:	005b      	lsls	r3, r3, #1
 80021b6:	b29b      	uxth	r3, r3
 80021b8:	461a      	mov	r2, r3
 80021ba:	f7ff fc5d 	bl	8001a78 <BSP_LCD_DrawHLine>
      BSP_LCD_DrawHLine(Xpos - current_y, Ypos - current_x, 2*current_y);
 80021be:	68fb      	ldr	r3, [r7, #12]
 80021c0:	b29b      	uxth	r3, r3
 80021c2:	88fa      	ldrh	r2, [r7, #6]
 80021c4:	1ad3      	subs	r3, r2, r3
 80021c6:	b298      	uxth	r0, r3
 80021c8:	693b      	ldr	r3, [r7, #16]
 80021ca:	b29b      	uxth	r3, r3
 80021cc:	88ba      	ldrh	r2, [r7, #4]
 80021ce:	1ad3      	subs	r3, r2, r3
 80021d0:	b299      	uxth	r1, r3
 80021d2:	68fb      	ldr	r3, [r7, #12]
 80021d4:	b29b      	uxth	r3, r3
 80021d6:	005b      	lsls	r3, r3, #1
 80021d8:	b29b      	uxth	r3, r3
 80021da:	461a      	mov	r2, r3
 80021dc:	f7ff fc4c 	bl	8001a78 <BSP_LCD_DrawHLine>
    }
    
    if(current_x > 0) 
 80021e0:	693b      	ldr	r3, [r7, #16]
 80021e2:	2b00      	cmp	r3, #0
 80021e4:	d021      	beq.n	800222a <BSP_LCD_FillCircle+0xd2>
    {
      BSP_LCD_DrawHLine(Xpos - current_x, Ypos - current_y, 2*current_x);
 80021e6:	693b      	ldr	r3, [r7, #16]
 80021e8:	b29b      	uxth	r3, r3
 80021ea:	88fa      	ldrh	r2, [r7, #6]
 80021ec:	1ad3      	subs	r3, r2, r3
 80021ee:	b298      	uxth	r0, r3
 80021f0:	68fb      	ldr	r3, [r7, #12]
 80021f2:	b29b      	uxth	r3, r3
 80021f4:	88ba      	ldrh	r2, [r7, #4]
 80021f6:	1ad3      	subs	r3, r2, r3
 80021f8:	b299      	uxth	r1, r3
 80021fa:	693b      	ldr	r3, [r7, #16]
 80021fc:	b29b      	uxth	r3, r3
 80021fe:	005b      	lsls	r3, r3, #1
 8002200:	b29b      	uxth	r3, r3
 8002202:	461a      	mov	r2, r3
 8002204:	f7ff fc38 	bl	8001a78 <BSP_LCD_DrawHLine>
      BSP_LCD_DrawHLine(Xpos - current_x, Ypos + current_y, 2*current_x);
 8002208:	693b      	ldr	r3, [r7, #16]
 800220a:	b29b      	uxth	r3, r3
 800220c:	88fa      	ldrh	r2, [r7, #6]
 800220e:	1ad3      	subs	r3, r2, r3
 8002210:	b298      	uxth	r0, r3
 8002212:	68fb      	ldr	r3, [r7, #12]
 8002214:	b29a      	uxth	r2, r3
 8002216:	88bb      	ldrh	r3, [r7, #4]
 8002218:	4413      	add	r3, r2
 800221a:	b299      	uxth	r1, r3
 800221c:	693b      	ldr	r3, [r7, #16]
 800221e:	b29b      	uxth	r3, r3
 8002220:	005b      	lsls	r3, r3, #1
 8002222:	b29b      	uxth	r3, r3
 8002224:	461a      	mov	r2, r3
 8002226:	f7ff fc27 	bl	8001a78 <BSP_LCD_DrawHLine>
    }
    if (decision < 0)
 800222a:	697b      	ldr	r3, [r7, #20]
 800222c:	2b00      	cmp	r3, #0
 800222e:	da06      	bge.n	800223e <BSP_LCD_FillCircle+0xe6>
    { 
      decision += (current_x << 2) + 6;
 8002230:	693b      	ldr	r3, [r7, #16]
 8002232:	009a      	lsls	r2, r3, #2
 8002234:	697b      	ldr	r3, [r7, #20]
 8002236:	4413      	add	r3, r2
 8002238:	3306      	adds	r3, #6
 800223a:	617b      	str	r3, [r7, #20]
 800223c:	e00a      	b.n	8002254 <BSP_LCD_FillCircle+0xfc>
    }
    else
    {
      decision += ((current_x - current_y) << 2) + 10;
 800223e:	693a      	ldr	r2, [r7, #16]
 8002240:	68fb      	ldr	r3, [r7, #12]
 8002242:	1ad3      	subs	r3, r2, r3
 8002244:	009a      	lsls	r2, r3, #2
 8002246:	697b      	ldr	r3, [r7, #20]
 8002248:	4413      	add	r3, r2
 800224a:	330a      	adds	r3, #10
 800224c:	617b      	str	r3, [r7, #20]
      current_y--;
 800224e:	68fb      	ldr	r3, [r7, #12]
 8002250:	3b01      	subs	r3, #1
 8002252:	60fb      	str	r3, [r7, #12]
    }
    current_x++;
 8002254:	693b      	ldr	r3, [r7, #16]
 8002256:	3301      	adds	r3, #1
 8002258:	613b      	str	r3, [r7, #16]
  while (current_x <= current_y)
 800225a:	693a      	ldr	r2, [r7, #16]
 800225c:	68fb      	ldr	r3, [r7, #12]
 800225e:	429a      	cmp	r2, r3
 8002260:	d999      	bls.n	8002196 <BSP_LCD_FillCircle+0x3e>
  }
  
  BSP_LCD_SetTextColor(DrawProp[ActiveLayer].TextColor);
 8002262:	4b0b      	ldr	r3, [pc, #44]	; (8002290 <BSP_LCD_FillCircle+0x138>)
 8002264:	681a      	ldr	r2, [r3, #0]
 8002266:	490b      	ldr	r1, [pc, #44]	; (8002294 <BSP_LCD_FillCircle+0x13c>)
 8002268:	4613      	mov	r3, r2
 800226a:	005b      	lsls	r3, r3, #1
 800226c:	4413      	add	r3, r2
 800226e:	009b      	lsls	r3, r3, #2
 8002270:	440b      	add	r3, r1
 8002272:	681b      	ldr	r3, [r3, #0]
 8002274:	4618      	mov	r0, r3
 8002276:	f7ff fa83 	bl	8001780 <BSP_LCD_SetTextColor>
  BSP_LCD_DrawCircle(Xpos, Ypos, Radius);
 800227a:	887a      	ldrh	r2, [r7, #2]
 800227c:	88b9      	ldrh	r1, [r7, #4]
 800227e:	88fb      	ldrh	r3, [r7, #6]
 8002280:	4618      	mov	r0, r3
 8002282:	f7ff fdb7 	bl	8001df4 <BSP_LCD_DrawCircle>
}
 8002286:	bf00      	nop
 8002288:	3718      	adds	r7, #24
 800228a:	46bd      	mov	sp, r7
 800228c:	bd80      	pop	{r7, pc}
 800228e:	bf00      	nop
 8002290:	20000160 	.word	0x20000160
 8002294:	20000164 	.word	0x20000164

08002298 <BSP_LCD_DisplayOn>:
/**
  * @brief  Enables the display.
  * @retval None
  */
void BSP_LCD_DisplayOn(void)
{
 8002298:	b580      	push	{r7, lr}
 800229a:	af00      	add	r7, sp, #0
  /* Display On */
  __HAL_LTDC_ENABLE(&hLtdcHandler);
 800229c:	4b0a      	ldr	r3, [pc, #40]	; (80022c8 <BSP_LCD_DisplayOn+0x30>)
 800229e:	681b      	ldr	r3, [r3, #0]
 80022a0:	699a      	ldr	r2, [r3, #24]
 80022a2:	4b09      	ldr	r3, [pc, #36]	; (80022c8 <BSP_LCD_DisplayOn+0x30>)
 80022a4:	681b      	ldr	r3, [r3, #0]
 80022a6:	f042 0201 	orr.w	r2, r2, #1
 80022aa:	619a      	str	r2, [r3, #24]
  HAL_GPIO_WritePin(LCD_DISP_GPIO_PORT, LCD_DISP_PIN, GPIO_PIN_SET);        /* Assert LCD_DISP pin */
 80022ac:	2201      	movs	r2, #1
 80022ae:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80022b2:	4806      	ldr	r0, [pc, #24]	; (80022cc <BSP_LCD_DisplayOn+0x34>)
 80022b4:	f002 ff48 	bl	8005148 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(LCD_BL_CTRL_GPIO_PORT, LCD_BL_CTRL_PIN, GPIO_PIN_SET);  /* Assert LCD_BL_CTRL pin */
 80022b8:	2201      	movs	r2, #1
 80022ba:	2108      	movs	r1, #8
 80022bc:	4804      	ldr	r0, [pc, #16]	; (80022d0 <BSP_LCD_DisplayOn+0x38>)
 80022be:	f002 ff43 	bl	8005148 <HAL_GPIO_WritePin>
}
 80022c2:	bf00      	nop
 80022c4:	bd80      	pop	{r7, pc}
 80022c6:	bf00      	nop
 80022c8:	200002f4 	.word	0x200002f4
 80022cc:	40022000 	.word	0x40022000
 80022d0:	40022800 	.word	0x40022800

080022d4 <BSP_LCD_MspInit>:
  * @param  hltdc: LTDC handle
  * @param  Params
  * @retval None
  */
__weak void BSP_LCD_MspInit(LTDC_HandleTypeDef *hltdc, void *Params)
{
 80022d4:	b580      	push	{r7, lr}
 80022d6:	b090      	sub	sp, #64	; 0x40
 80022d8:	af00      	add	r7, sp, #0
 80022da:	6078      	str	r0, [r7, #4]
 80022dc:	6039      	str	r1, [r7, #0]
  GPIO_InitTypeDef gpio_init_structure;
  
  /* Enable the LTDC and DMA2D clocks */
  __HAL_RCC_LTDC_CLK_ENABLE();
 80022de:	4b64      	ldr	r3, [pc, #400]	; (8002470 <BSP_LCD_MspInit+0x19c>)
 80022e0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80022e2:	4a63      	ldr	r2, [pc, #396]	; (8002470 <BSP_LCD_MspInit+0x19c>)
 80022e4:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80022e8:	6453      	str	r3, [r2, #68]	; 0x44
 80022ea:	4b61      	ldr	r3, [pc, #388]	; (8002470 <BSP_LCD_MspInit+0x19c>)
 80022ec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80022ee:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80022f2:	62bb      	str	r3, [r7, #40]	; 0x28
 80022f4:	6abb      	ldr	r3, [r7, #40]	; 0x28
  __HAL_RCC_DMA2D_CLK_ENABLE();
 80022f6:	4b5e      	ldr	r3, [pc, #376]	; (8002470 <BSP_LCD_MspInit+0x19c>)
 80022f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80022fa:	4a5d      	ldr	r2, [pc, #372]	; (8002470 <BSP_LCD_MspInit+0x19c>)
 80022fc:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8002300:	6313      	str	r3, [r2, #48]	; 0x30
 8002302:	4b5b      	ldr	r3, [pc, #364]	; (8002470 <BSP_LCD_MspInit+0x19c>)
 8002304:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002306:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800230a:	627b      	str	r3, [r7, #36]	; 0x24
 800230c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  
  /* Enable GPIOs clock */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800230e:	4b58      	ldr	r3, [pc, #352]	; (8002470 <BSP_LCD_MspInit+0x19c>)
 8002310:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002312:	4a57      	ldr	r2, [pc, #348]	; (8002470 <BSP_LCD_MspInit+0x19c>)
 8002314:	f043 0310 	orr.w	r3, r3, #16
 8002318:	6313      	str	r3, [r2, #48]	; 0x30
 800231a:	4b55      	ldr	r3, [pc, #340]	; (8002470 <BSP_LCD_MspInit+0x19c>)
 800231c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800231e:	f003 0310 	and.w	r3, r3, #16
 8002322:	623b      	str	r3, [r7, #32]
 8002324:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8002326:	4b52      	ldr	r3, [pc, #328]	; (8002470 <BSP_LCD_MspInit+0x19c>)
 8002328:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800232a:	4a51      	ldr	r2, [pc, #324]	; (8002470 <BSP_LCD_MspInit+0x19c>)
 800232c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002330:	6313      	str	r3, [r2, #48]	; 0x30
 8002332:	4b4f      	ldr	r3, [pc, #316]	; (8002470 <BSP_LCD_MspInit+0x19c>)
 8002334:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002336:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800233a:	61fb      	str	r3, [r7, #28]
 800233c:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOI_CLK_ENABLE();
 800233e:	4b4c      	ldr	r3, [pc, #304]	; (8002470 <BSP_LCD_MspInit+0x19c>)
 8002340:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002342:	4a4b      	ldr	r2, [pc, #300]	; (8002470 <BSP_LCD_MspInit+0x19c>)
 8002344:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002348:	6313      	str	r3, [r2, #48]	; 0x30
 800234a:	4b49      	ldr	r3, [pc, #292]	; (8002470 <BSP_LCD_MspInit+0x19c>)
 800234c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800234e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002352:	61bb      	str	r3, [r7, #24]
 8002354:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOJ_CLK_ENABLE();
 8002356:	4b46      	ldr	r3, [pc, #280]	; (8002470 <BSP_LCD_MspInit+0x19c>)
 8002358:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800235a:	4a45      	ldr	r2, [pc, #276]	; (8002470 <BSP_LCD_MspInit+0x19c>)
 800235c:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002360:	6313      	str	r3, [r2, #48]	; 0x30
 8002362:	4b43      	ldr	r3, [pc, #268]	; (8002470 <BSP_LCD_MspInit+0x19c>)
 8002364:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002366:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800236a:	617b      	str	r3, [r7, #20]
 800236c:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOK_CLK_ENABLE();
 800236e:	4b40      	ldr	r3, [pc, #256]	; (8002470 <BSP_LCD_MspInit+0x19c>)
 8002370:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002372:	4a3f      	ldr	r2, [pc, #252]	; (8002470 <BSP_LCD_MspInit+0x19c>)
 8002374:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002378:	6313      	str	r3, [r2, #48]	; 0x30
 800237a:	4b3d      	ldr	r3, [pc, #244]	; (8002470 <BSP_LCD_MspInit+0x19c>)
 800237c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800237e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002382:	613b      	str	r3, [r7, #16]
 8002384:	693b      	ldr	r3, [r7, #16]
  LCD_DISP_GPIO_CLK_ENABLE();
 8002386:	4b3a      	ldr	r3, [pc, #232]	; (8002470 <BSP_LCD_MspInit+0x19c>)
 8002388:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800238a:	4a39      	ldr	r2, [pc, #228]	; (8002470 <BSP_LCD_MspInit+0x19c>)
 800238c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002390:	6313      	str	r3, [r2, #48]	; 0x30
 8002392:	4b37      	ldr	r3, [pc, #220]	; (8002470 <BSP_LCD_MspInit+0x19c>)
 8002394:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002396:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800239a:	60fb      	str	r3, [r7, #12]
 800239c:	68fb      	ldr	r3, [r7, #12]
  LCD_BL_CTRL_GPIO_CLK_ENABLE();
 800239e:	4b34      	ldr	r3, [pc, #208]	; (8002470 <BSP_LCD_MspInit+0x19c>)
 80023a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023a2:	4a33      	ldr	r2, [pc, #204]	; (8002470 <BSP_LCD_MspInit+0x19c>)
 80023a4:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80023a8:	6313      	str	r3, [r2, #48]	; 0x30
 80023aa:	4b31      	ldr	r3, [pc, #196]	; (8002470 <BSP_LCD_MspInit+0x19c>)
 80023ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023ae:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80023b2:	60bb      	str	r3, [r7, #8]
 80023b4:	68bb      	ldr	r3, [r7, #8]

  /*** LTDC Pins configuration ***/
  /* GPIOE configuration */
  gpio_init_structure.Pin       = GPIO_PIN_4;
 80023b6:	2310      	movs	r3, #16
 80023b8:	62fb      	str	r3, [r7, #44]	; 0x2c
  gpio_init_structure.Mode      = GPIO_MODE_AF_PP;
 80023ba:	2302      	movs	r3, #2
 80023bc:	633b      	str	r3, [r7, #48]	; 0x30
  gpio_init_structure.Pull      = GPIO_NOPULL;
 80023be:	2300      	movs	r3, #0
 80023c0:	637b      	str	r3, [r7, #52]	; 0x34
  gpio_init_structure.Speed     = GPIO_SPEED_FAST;
 80023c2:	2302      	movs	r3, #2
 80023c4:	63bb      	str	r3, [r7, #56]	; 0x38
  gpio_init_structure.Alternate = GPIO_AF14_LTDC;  
 80023c6:	230e      	movs	r3, #14
 80023c8:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(GPIOE, &gpio_init_structure);
 80023ca:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80023ce:	4619      	mov	r1, r3
 80023d0:	4828      	ldr	r0, [pc, #160]	; (8002474 <BSP_LCD_MspInit+0x1a0>)
 80023d2:	f002 fd0f 	bl	8004df4 <HAL_GPIO_Init>

  /* GPIOG configuration */
  gpio_init_structure.Pin       = GPIO_PIN_12;
 80023d6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80023da:	62fb      	str	r3, [r7, #44]	; 0x2c
  gpio_init_structure.Mode      = GPIO_MODE_AF_PP;
 80023dc:	2302      	movs	r3, #2
 80023de:	633b      	str	r3, [r7, #48]	; 0x30
  gpio_init_structure.Alternate = GPIO_AF9_LTDC;
 80023e0:	2309      	movs	r3, #9
 80023e2:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(GPIOG, &gpio_init_structure);
 80023e4:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80023e8:	4619      	mov	r1, r3
 80023ea:	4823      	ldr	r0, [pc, #140]	; (8002478 <BSP_LCD_MspInit+0x1a4>)
 80023ec:	f002 fd02 	bl	8004df4 <HAL_GPIO_Init>

  /* GPIOI LTDC alternate configuration */
  gpio_init_structure.Pin       = GPIO_PIN_9 | GPIO_PIN_10 | \
 80023f0:	f44f 4366 	mov.w	r3, #58880	; 0xe600
 80023f4:	62fb      	str	r3, [r7, #44]	; 0x2c
                                  GPIO_PIN_13 | GPIO_PIN_14 | GPIO_PIN_15;
  gpio_init_structure.Mode      = GPIO_MODE_AF_PP;
 80023f6:	2302      	movs	r3, #2
 80023f8:	633b      	str	r3, [r7, #48]	; 0x30
  gpio_init_structure.Alternate = GPIO_AF14_LTDC;
 80023fa:	230e      	movs	r3, #14
 80023fc:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(GPIOI, &gpio_init_structure);
 80023fe:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002402:	4619      	mov	r1, r3
 8002404:	481d      	ldr	r0, [pc, #116]	; (800247c <BSP_LCD_MspInit+0x1a8>)
 8002406:	f002 fcf5 	bl	8004df4 <HAL_GPIO_Init>

  /* GPIOJ configuration */  
  gpio_init_structure.Pin       = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_2 | GPIO_PIN_3 | \
 800240a:	f64e 73ff 	movw	r3, #61439	; 0xefff
 800240e:	62fb      	str	r3, [r7, #44]	; 0x2c
                                  GPIO_PIN_4 | GPIO_PIN_5 | GPIO_PIN_6 | GPIO_PIN_7 | \
                                  GPIO_PIN_8 | GPIO_PIN_9 | GPIO_PIN_10 | GPIO_PIN_11 | \
                                  GPIO_PIN_13 | GPIO_PIN_14 | GPIO_PIN_15;
  gpio_init_structure.Mode      = GPIO_MODE_AF_PP;
 8002410:	2302      	movs	r3, #2
 8002412:	633b      	str	r3, [r7, #48]	; 0x30
  gpio_init_structure.Alternate = GPIO_AF14_LTDC;
 8002414:	230e      	movs	r3, #14
 8002416:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(GPIOJ, &gpio_init_structure);  
 8002418:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800241c:	4619      	mov	r1, r3
 800241e:	4818      	ldr	r0, [pc, #96]	; (8002480 <BSP_LCD_MspInit+0x1ac>)
 8002420:	f002 fce8 	bl	8004df4 <HAL_GPIO_Init>

  /* GPIOK configuration */  
  gpio_init_structure.Pin       = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_2 | GPIO_PIN_4 | \
 8002424:	23f7      	movs	r3, #247	; 0xf7
 8002426:	62fb      	str	r3, [r7, #44]	; 0x2c
                                  GPIO_PIN_5 | GPIO_PIN_6 | GPIO_PIN_7;
  gpio_init_structure.Mode      = GPIO_MODE_AF_PP;
 8002428:	2302      	movs	r3, #2
 800242a:	633b      	str	r3, [r7, #48]	; 0x30
  gpio_init_structure.Alternate = GPIO_AF14_LTDC;
 800242c:	230e      	movs	r3, #14
 800242e:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(GPIOK, &gpio_init_structure);
 8002430:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002434:	4619      	mov	r1, r3
 8002436:	4813      	ldr	r0, [pc, #76]	; (8002484 <BSP_LCD_MspInit+0x1b0>)
 8002438:	f002 fcdc 	bl	8004df4 <HAL_GPIO_Init>

  /* LCD_DISP GPIO configuration */
  gpio_init_structure.Pin       = LCD_DISP_PIN;     /* LCD_DISP pin has to be manually controlled */
 800243c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002440:	62fb      	str	r3, [r7, #44]	; 0x2c
  gpio_init_structure.Mode      = GPIO_MODE_OUTPUT_PP;
 8002442:	2301      	movs	r3, #1
 8002444:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(LCD_DISP_GPIO_PORT, &gpio_init_structure);
 8002446:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800244a:	4619      	mov	r1, r3
 800244c:	480b      	ldr	r0, [pc, #44]	; (800247c <BSP_LCD_MspInit+0x1a8>)
 800244e:	f002 fcd1 	bl	8004df4 <HAL_GPIO_Init>

  /* LCD_BL_CTRL GPIO configuration */
  gpio_init_structure.Pin       = LCD_BL_CTRL_PIN;  /* LCD_BL_CTRL pin has to be manually controlled */
 8002452:	2308      	movs	r3, #8
 8002454:	62fb      	str	r3, [r7, #44]	; 0x2c
  gpio_init_structure.Mode      = GPIO_MODE_OUTPUT_PP;
 8002456:	2301      	movs	r3, #1
 8002458:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(LCD_BL_CTRL_GPIO_PORT, &gpio_init_structure);
 800245a:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800245e:	4619      	mov	r1, r3
 8002460:	4808      	ldr	r0, [pc, #32]	; (8002484 <BSP_LCD_MspInit+0x1b0>)
 8002462:	f002 fcc7 	bl	8004df4 <HAL_GPIO_Init>
}
 8002466:	bf00      	nop
 8002468:	3740      	adds	r7, #64	; 0x40
 800246a:	46bd      	mov	sp, r7
 800246c:	bd80      	pop	{r7, pc}
 800246e:	bf00      	nop
 8002470:	40023800 	.word	0x40023800
 8002474:	40021000 	.word	0x40021000
 8002478:	40021800 	.word	0x40021800
 800247c:	40022000 	.word	0x40022000
 8002480:	40022400 	.word	0x40022400
 8002484:	40022800 	.word	0x40022800

08002488 <BSP_LCD_ClockConfig>:
  * @note   This API is called by BSP_LCD_Init()
  *         Being __weak it can be overwritten by the application
  * @retval None
  */
__weak void BSP_LCD_ClockConfig(LTDC_HandleTypeDef *hltdc, void *Params)
{
 8002488:	b580      	push	{r7, lr}
 800248a:	b082      	sub	sp, #8
 800248c:	af00      	add	r7, sp, #0
 800248e:	6078      	str	r0, [r7, #4]
 8002490:	6039      	str	r1, [r7, #0]
  /* RK043FN48H LCD clock configuration */
  /* PLLSAI_VCO Input = HSE_VALUE/PLL_M = 1 Mhz */
  /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN = 192 Mhz */
  /* PLLLCDCLK = PLLSAI_VCO Output/PLLSAIR = 192/5 = 38.4 Mhz */
  /* LTDC clock frequency = PLLLCDCLK / LTDC_PLLSAI_DIVR_4 = 38.4/4 = 9.6Mhz */
  periph_clk_init_struct.PeriphClockSelection = RCC_PERIPHCLK_LTDC;
 8002492:	4b0a      	ldr	r3, [pc, #40]	; (80024bc <BSP_LCD_ClockConfig+0x34>)
 8002494:	2208      	movs	r2, #8
 8002496:	601a      	str	r2, [r3, #0]
  periph_clk_init_struct.PLLSAI.PLLSAIN = 192;
 8002498:	4b08      	ldr	r3, [pc, #32]	; (80024bc <BSP_LCD_ClockConfig+0x34>)
 800249a:	22c0      	movs	r2, #192	; 0xc0
 800249c:	615a      	str	r2, [r3, #20]
  periph_clk_init_struct.PLLSAI.PLLSAIR = RK043FN48H_FREQUENCY_DIVIDER;
 800249e:	4b07      	ldr	r3, [pc, #28]	; (80024bc <BSP_LCD_ClockConfig+0x34>)
 80024a0:	2205      	movs	r2, #5
 80024a2:	61da      	str	r2, [r3, #28]
  periph_clk_init_struct.PLLSAIDivR = RCC_PLLSAIDIVR_4;
 80024a4:	4b05      	ldr	r3, [pc, #20]	; (80024bc <BSP_LCD_ClockConfig+0x34>)
 80024a6:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 80024aa:	62da      	str	r2, [r3, #44]	; 0x2c
  HAL_RCCEx_PeriphCLKConfig(&periph_clk_init_struct);
 80024ac:	4803      	ldr	r0, [pc, #12]	; (80024bc <BSP_LCD_ClockConfig+0x34>)
 80024ae:	f004 fc77 	bl	8006da0 <HAL_RCCEx_PeriphCLKConfig>
}
 80024b2:	bf00      	nop
 80024b4:	3708      	adds	r7, #8
 80024b6:	46bd      	mov	sp, r7
 80024b8:	bd80      	pop	{r7, pc}
 80024ba:	bf00      	nop
 80024bc:	2000017c 	.word	0x2000017c

080024c0 <DrawChar>:
  * @param  Ypos: Start column address
  * @param  c: Pointer to the character data
  * @retval None
  */
static void DrawChar(uint16_t Xpos, uint16_t Ypos, const uint8_t *c)
{
 80024c0:	b580      	push	{r7, lr}
 80024c2:	b088      	sub	sp, #32
 80024c4:	af00      	add	r7, sp, #0
 80024c6:	4603      	mov	r3, r0
 80024c8:	603a      	str	r2, [r7, #0]
 80024ca:	80fb      	strh	r3, [r7, #6]
 80024cc:	460b      	mov	r3, r1
 80024ce:	80bb      	strh	r3, [r7, #4]
  uint32_t i = 0, j = 0;
 80024d0:	2300      	movs	r3, #0
 80024d2:	61fb      	str	r3, [r7, #28]
 80024d4:	2300      	movs	r3, #0
 80024d6:	61bb      	str	r3, [r7, #24]
  uint16_t height, width;
  uint8_t  offset;
  uint8_t  *pchar;
  uint32_t line;
  
  height = DrawProp[ActiveLayer].pFont->Height;
 80024d8:	4b53      	ldr	r3, [pc, #332]	; (8002628 <DrawChar+0x168>)
 80024da:	681a      	ldr	r2, [r3, #0]
 80024dc:	4953      	ldr	r1, [pc, #332]	; (800262c <DrawChar+0x16c>)
 80024de:	4613      	mov	r3, r2
 80024e0:	005b      	lsls	r3, r3, #1
 80024e2:	4413      	add	r3, r2
 80024e4:	009b      	lsls	r3, r3, #2
 80024e6:	440b      	add	r3, r1
 80024e8:	3308      	adds	r3, #8
 80024ea:	681b      	ldr	r3, [r3, #0]
 80024ec:	88db      	ldrh	r3, [r3, #6]
 80024ee:	827b      	strh	r3, [r7, #18]
  width  = DrawProp[ActiveLayer].pFont->Width;
 80024f0:	4b4d      	ldr	r3, [pc, #308]	; (8002628 <DrawChar+0x168>)
 80024f2:	681a      	ldr	r2, [r3, #0]
 80024f4:	494d      	ldr	r1, [pc, #308]	; (800262c <DrawChar+0x16c>)
 80024f6:	4613      	mov	r3, r2
 80024f8:	005b      	lsls	r3, r3, #1
 80024fa:	4413      	add	r3, r2
 80024fc:	009b      	lsls	r3, r3, #2
 80024fe:	440b      	add	r3, r1
 8002500:	3308      	adds	r3, #8
 8002502:	681b      	ldr	r3, [r3, #0]
 8002504:	889b      	ldrh	r3, [r3, #4]
 8002506:	823b      	strh	r3, [r7, #16]
  
  offset =  8 *((width + 7)/8) -  width ;
 8002508:	8a3b      	ldrh	r3, [r7, #16]
 800250a:	3307      	adds	r3, #7
 800250c:	2b00      	cmp	r3, #0
 800250e:	da00      	bge.n	8002512 <DrawChar+0x52>
 8002510:	3307      	adds	r3, #7
 8002512:	10db      	asrs	r3, r3, #3
 8002514:	b2db      	uxtb	r3, r3
 8002516:	00db      	lsls	r3, r3, #3
 8002518:	b2da      	uxtb	r2, r3
 800251a:	8a3b      	ldrh	r3, [r7, #16]
 800251c:	b2db      	uxtb	r3, r3
 800251e:	1ad3      	subs	r3, r2, r3
 8002520:	73fb      	strb	r3, [r7, #15]
  
  for(i = 0; i < height; i++)
 8002522:	2300      	movs	r3, #0
 8002524:	61fb      	str	r3, [r7, #28]
 8002526:	e076      	b.n	8002616 <DrawChar+0x156>
  {
    pchar = ((uint8_t *)c + (width + 7)/8 * i);
 8002528:	8a3b      	ldrh	r3, [r7, #16]
 800252a:	3307      	adds	r3, #7
 800252c:	2b00      	cmp	r3, #0
 800252e:	da00      	bge.n	8002532 <DrawChar+0x72>
 8002530:	3307      	adds	r3, #7
 8002532:	10db      	asrs	r3, r3, #3
 8002534:	461a      	mov	r2, r3
 8002536:	69fb      	ldr	r3, [r7, #28]
 8002538:	fb03 f302 	mul.w	r3, r3, r2
 800253c:	683a      	ldr	r2, [r7, #0]
 800253e:	4413      	add	r3, r2
 8002540:	60bb      	str	r3, [r7, #8]
    
    switch(((width + 7)/8))
 8002542:	8a3b      	ldrh	r3, [r7, #16]
 8002544:	3307      	adds	r3, #7
 8002546:	2b00      	cmp	r3, #0
 8002548:	da00      	bge.n	800254c <DrawChar+0x8c>
 800254a:	3307      	adds	r3, #7
 800254c:	10db      	asrs	r3, r3, #3
 800254e:	2b01      	cmp	r3, #1
 8002550:	d002      	beq.n	8002558 <DrawChar+0x98>
 8002552:	2b02      	cmp	r3, #2
 8002554:	d004      	beq.n	8002560 <DrawChar+0xa0>
 8002556:	e00c      	b.n	8002572 <DrawChar+0xb2>
    {
      
    case 1:
      line =  pchar[0];      
 8002558:	68bb      	ldr	r3, [r7, #8]
 800255a:	781b      	ldrb	r3, [r3, #0]
 800255c:	617b      	str	r3, [r7, #20]
      break;
 800255e:	e016      	b.n	800258e <DrawChar+0xce>
      
    case 2:
      line =  (pchar[0]<< 8) | pchar[1];      
 8002560:	68bb      	ldr	r3, [r7, #8]
 8002562:	781b      	ldrb	r3, [r3, #0]
 8002564:	021b      	lsls	r3, r3, #8
 8002566:	68ba      	ldr	r2, [r7, #8]
 8002568:	3201      	adds	r2, #1
 800256a:	7812      	ldrb	r2, [r2, #0]
 800256c:	4313      	orrs	r3, r2
 800256e:	617b      	str	r3, [r7, #20]
      break;
 8002570:	e00d      	b.n	800258e <DrawChar+0xce>
      
    case 3:
    default:
      line =  (pchar[0]<< 16) | (pchar[1]<< 8) | pchar[2];      
 8002572:	68bb      	ldr	r3, [r7, #8]
 8002574:	781b      	ldrb	r3, [r3, #0]
 8002576:	041a      	lsls	r2, r3, #16
 8002578:	68bb      	ldr	r3, [r7, #8]
 800257a:	3301      	adds	r3, #1
 800257c:	781b      	ldrb	r3, [r3, #0]
 800257e:	021b      	lsls	r3, r3, #8
 8002580:	4313      	orrs	r3, r2
 8002582:	68ba      	ldr	r2, [r7, #8]
 8002584:	3202      	adds	r2, #2
 8002586:	7812      	ldrb	r2, [r2, #0]
 8002588:	4313      	orrs	r3, r2
 800258a:	617b      	str	r3, [r7, #20]
      break;
 800258c:	bf00      	nop
    } 
    
    for (j = 0; j < width; j++)
 800258e:	2300      	movs	r3, #0
 8002590:	61bb      	str	r3, [r7, #24]
 8002592:	e036      	b.n	8002602 <DrawChar+0x142>
    {
      if(line & (1 << (width- j + offset- 1))) 
 8002594:	8a3a      	ldrh	r2, [r7, #16]
 8002596:	69bb      	ldr	r3, [r7, #24]
 8002598:	1ad2      	subs	r2, r2, r3
 800259a:	7bfb      	ldrb	r3, [r7, #15]
 800259c:	4413      	add	r3, r2
 800259e:	3b01      	subs	r3, #1
 80025a0:	2201      	movs	r2, #1
 80025a2:	fa02 f303 	lsl.w	r3, r2, r3
 80025a6:	461a      	mov	r2, r3
 80025a8:	697b      	ldr	r3, [r7, #20]
 80025aa:	4013      	ands	r3, r2
 80025ac:	2b00      	cmp	r3, #0
 80025ae:	d012      	beq.n	80025d6 <DrawChar+0x116>
      {
        BSP_LCD_DrawPixel((Xpos + j), Ypos, DrawProp[ActiveLayer].TextColor);
 80025b0:	69bb      	ldr	r3, [r7, #24]
 80025b2:	b29a      	uxth	r2, r3
 80025b4:	88fb      	ldrh	r3, [r7, #6]
 80025b6:	4413      	add	r3, r2
 80025b8:	b298      	uxth	r0, r3
 80025ba:	4b1b      	ldr	r3, [pc, #108]	; (8002628 <DrawChar+0x168>)
 80025bc:	681a      	ldr	r2, [r3, #0]
 80025be:	491b      	ldr	r1, [pc, #108]	; (800262c <DrawChar+0x16c>)
 80025c0:	4613      	mov	r3, r2
 80025c2:	005b      	lsls	r3, r3, #1
 80025c4:	4413      	add	r3, r2
 80025c6:	009b      	lsls	r3, r3, #2
 80025c8:	440b      	add	r3, r1
 80025ca:	681a      	ldr	r2, [r3, #0]
 80025cc:	88bb      	ldrh	r3, [r7, #4]
 80025ce:	4619      	mov	r1, r3
 80025d0:	f7ff fd00 	bl	8001fd4 <BSP_LCD_DrawPixel>
 80025d4:	e012      	b.n	80025fc <DrawChar+0x13c>
      }
      else
      {
        BSP_LCD_DrawPixel((Xpos + j), Ypos, DrawProp[ActiveLayer].BackColor);
 80025d6:	69bb      	ldr	r3, [r7, #24]
 80025d8:	b29a      	uxth	r2, r3
 80025da:	88fb      	ldrh	r3, [r7, #6]
 80025dc:	4413      	add	r3, r2
 80025de:	b298      	uxth	r0, r3
 80025e0:	4b11      	ldr	r3, [pc, #68]	; (8002628 <DrawChar+0x168>)
 80025e2:	681a      	ldr	r2, [r3, #0]
 80025e4:	4911      	ldr	r1, [pc, #68]	; (800262c <DrawChar+0x16c>)
 80025e6:	4613      	mov	r3, r2
 80025e8:	005b      	lsls	r3, r3, #1
 80025ea:	4413      	add	r3, r2
 80025ec:	009b      	lsls	r3, r3, #2
 80025ee:	440b      	add	r3, r1
 80025f0:	3304      	adds	r3, #4
 80025f2:	681a      	ldr	r2, [r3, #0]
 80025f4:	88bb      	ldrh	r3, [r7, #4]
 80025f6:	4619      	mov	r1, r3
 80025f8:	f7ff fcec 	bl	8001fd4 <BSP_LCD_DrawPixel>
    for (j = 0; j < width; j++)
 80025fc:	69bb      	ldr	r3, [r7, #24]
 80025fe:	3301      	adds	r3, #1
 8002600:	61bb      	str	r3, [r7, #24]
 8002602:	8a3b      	ldrh	r3, [r7, #16]
 8002604:	69ba      	ldr	r2, [r7, #24]
 8002606:	429a      	cmp	r2, r3
 8002608:	d3c4      	bcc.n	8002594 <DrawChar+0xd4>
      } 
    }
    Ypos++;
 800260a:	88bb      	ldrh	r3, [r7, #4]
 800260c:	3301      	adds	r3, #1
 800260e:	80bb      	strh	r3, [r7, #4]
  for(i = 0; i < height; i++)
 8002610:	69fb      	ldr	r3, [r7, #28]
 8002612:	3301      	adds	r3, #1
 8002614:	61fb      	str	r3, [r7, #28]
 8002616:	8a7b      	ldrh	r3, [r7, #18]
 8002618:	69fa      	ldr	r2, [r7, #28]
 800261a:	429a      	cmp	r2, r3
 800261c:	d384      	bcc.n	8002528 <DrawChar+0x68>
  }
}
 800261e:	bf00      	nop
 8002620:	3720      	adds	r7, #32
 8002622:	46bd      	mov	sp, r7
 8002624:	bd80      	pop	{r7, pc}
 8002626:	bf00      	nop
 8002628:	20000160 	.word	0x20000160
 800262c:	20000164 	.word	0x20000164

08002630 <LL_FillBuffer>:
  * @param  OffLine: Offset
  * @param  ColorIndex: Color index
  * @retval None
  */
static void LL_FillBuffer(uint32_t LayerIndex, void *pDst, uint32_t xSize, uint32_t ySize, uint32_t OffLine, uint32_t ColorIndex) 
{
 8002630:	b580      	push	{r7, lr}
 8002632:	b086      	sub	sp, #24
 8002634:	af02      	add	r7, sp, #8
 8002636:	60f8      	str	r0, [r7, #12]
 8002638:	60b9      	str	r1, [r7, #8]
 800263a:	607a      	str	r2, [r7, #4]
 800263c:	603b      	str	r3, [r7, #0]
  /* Register to memory mode with ARGB8888 as color Mode */ 
  hDma2dHandler.Init.Mode         = DMA2D_R2M;
 800263e:	4b1e      	ldr	r3, [pc, #120]	; (80026b8 <LL_FillBuffer+0x88>)
 8002640:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 8002644:	605a      	str	r2, [r3, #4]
  if(hLtdcHandler.LayerCfg[ActiveLayer].PixelFormat == LTDC_PIXEL_FORMAT_RGB565)
 8002646:	4b1d      	ldr	r3, [pc, #116]	; (80026bc <LL_FillBuffer+0x8c>)
 8002648:	681b      	ldr	r3, [r3, #0]
 800264a:	4a1d      	ldr	r2, [pc, #116]	; (80026c0 <LL_FillBuffer+0x90>)
 800264c:	2134      	movs	r1, #52	; 0x34
 800264e:	fb01 f303 	mul.w	r3, r1, r3
 8002652:	4413      	add	r3, r2
 8002654:	3348      	adds	r3, #72	; 0x48
 8002656:	681b      	ldr	r3, [r3, #0]
 8002658:	2b02      	cmp	r3, #2
 800265a:	d103      	bne.n	8002664 <LL_FillBuffer+0x34>
  { /* RGB565 format */ 
    hDma2dHandler.Init.ColorMode    = DMA2D_RGB565;
 800265c:	4b16      	ldr	r3, [pc, #88]	; (80026b8 <LL_FillBuffer+0x88>)
 800265e:	2202      	movs	r2, #2
 8002660:	609a      	str	r2, [r3, #8]
 8002662:	e002      	b.n	800266a <LL_FillBuffer+0x3a>
  }
  else
  { /* ARGB8888 format */
    hDma2dHandler.Init.ColorMode    = DMA2D_ARGB8888;
 8002664:	4b14      	ldr	r3, [pc, #80]	; (80026b8 <LL_FillBuffer+0x88>)
 8002666:	2200      	movs	r2, #0
 8002668:	609a      	str	r2, [r3, #8]
  }
  hDma2dHandler.Init.OutputOffset = OffLine;      
 800266a:	4a13      	ldr	r2, [pc, #76]	; (80026b8 <LL_FillBuffer+0x88>)
 800266c:	69bb      	ldr	r3, [r7, #24]
 800266e:	60d3      	str	r3, [r2, #12]
  
  hDma2dHandler.Instance = DMA2D;
 8002670:	4b11      	ldr	r3, [pc, #68]	; (80026b8 <LL_FillBuffer+0x88>)
 8002672:	4a14      	ldr	r2, [pc, #80]	; (80026c4 <LL_FillBuffer+0x94>)
 8002674:	601a      	str	r2, [r3, #0]
  
  /* DMA2D Initialization */
  if(HAL_DMA2D_Init(&hDma2dHandler) == HAL_OK) 
 8002676:	4810      	ldr	r0, [pc, #64]	; (80026b8 <LL_FillBuffer+0x88>)
 8002678:	f002 f820 	bl	80046bc <HAL_DMA2D_Init>
 800267c:	4603      	mov	r3, r0
 800267e:	2b00      	cmp	r3, #0
 8002680:	d115      	bne.n	80026ae <LL_FillBuffer+0x7e>
  {
    if(HAL_DMA2D_ConfigLayer(&hDma2dHandler, LayerIndex) == HAL_OK) 
 8002682:	68f9      	ldr	r1, [r7, #12]
 8002684:	480c      	ldr	r0, [pc, #48]	; (80026b8 <LL_FillBuffer+0x88>)
 8002686:	f002 fa87 	bl	8004b98 <HAL_DMA2D_ConfigLayer>
 800268a:	4603      	mov	r3, r0
 800268c:	2b00      	cmp	r3, #0
 800268e:	d10e      	bne.n	80026ae <LL_FillBuffer+0x7e>
    {
      if (HAL_DMA2D_Start(&hDma2dHandler, ColorIndex, (uint32_t)pDst, xSize, ySize) == HAL_OK)
 8002690:	68ba      	ldr	r2, [r7, #8]
 8002692:	683b      	ldr	r3, [r7, #0]
 8002694:	9300      	str	r3, [sp, #0]
 8002696:	687b      	ldr	r3, [r7, #4]
 8002698:	69f9      	ldr	r1, [r7, #28]
 800269a:	4807      	ldr	r0, [pc, #28]	; (80026b8 <LL_FillBuffer+0x88>)
 800269c:	f002 f858 	bl	8004750 <HAL_DMA2D_Start>
 80026a0:	4603      	mov	r3, r0
 80026a2:	2b00      	cmp	r3, #0
 80026a4:	d103      	bne.n	80026ae <LL_FillBuffer+0x7e>
      {
        /* Polling For DMA transfer */  
        HAL_DMA2D_PollForTransfer(&hDma2dHandler, 10);
 80026a6:	210a      	movs	r1, #10
 80026a8:	4803      	ldr	r0, [pc, #12]	; (80026b8 <LL_FillBuffer+0x88>)
 80026aa:	f002 f87c 	bl	80047a6 <HAL_DMA2D_PollForTransfer>
      }
    }
  } 
}
 80026ae:	bf00      	nop
 80026b0:	3710      	adds	r7, #16
 80026b2:	46bd      	mov	sp, r7
 80026b4:	bd80      	pop	{r7, pc}
 80026b6:	bf00      	nop
 80026b8:	20000120 	.word	0x20000120
 80026bc:	20000160 	.word	0x20000160
 80026c0:	200002f4 	.word	0x200002f4
 80026c4:	4002b000 	.word	0x4002b000

080026c8 <BSP_SDRAM_Init>:
/**
  * @brief  Initializes the SDRAM device.
  * @retval SDRAM status
  */
uint8_t BSP_SDRAM_Init(void)
{ 
 80026c8:	b580      	push	{r7, lr}
 80026ca:	af00      	add	r7, sp, #0
  static uint8_t sdramstatus = SDRAM_ERROR;
  /* SDRAM device configuration */
  sdramHandle.Instance = FMC_SDRAM_DEVICE;
 80026cc:	4b29      	ldr	r3, [pc, #164]	; (8002774 <BSP_SDRAM_Init+0xac>)
 80026ce:	4a2a      	ldr	r2, [pc, #168]	; (8002778 <BSP_SDRAM_Init+0xb0>)
 80026d0:	601a      	str	r2, [r3, #0]
    
  /* Timing configuration for 100Mhz as SD clock frequency (System clock is up to 200Mhz) */
  Timing.LoadToActiveDelay    = 2;
 80026d2:	4b2a      	ldr	r3, [pc, #168]	; (800277c <BSP_SDRAM_Init+0xb4>)
 80026d4:	2202      	movs	r2, #2
 80026d6:	601a      	str	r2, [r3, #0]
  Timing.ExitSelfRefreshDelay = 7;
 80026d8:	4b28      	ldr	r3, [pc, #160]	; (800277c <BSP_SDRAM_Init+0xb4>)
 80026da:	2207      	movs	r2, #7
 80026dc:	605a      	str	r2, [r3, #4]
  Timing.SelfRefreshTime      = 4;
 80026de:	4b27      	ldr	r3, [pc, #156]	; (800277c <BSP_SDRAM_Init+0xb4>)
 80026e0:	2204      	movs	r2, #4
 80026e2:	609a      	str	r2, [r3, #8]
  Timing.RowCycleDelay        = 7;
 80026e4:	4b25      	ldr	r3, [pc, #148]	; (800277c <BSP_SDRAM_Init+0xb4>)
 80026e6:	2207      	movs	r2, #7
 80026e8:	60da      	str	r2, [r3, #12]
  Timing.WriteRecoveryTime    = 2;
 80026ea:	4b24      	ldr	r3, [pc, #144]	; (800277c <BSP_SDRAM_Init+0xb4>)
 80026ec:	2202      	movs	r2, #2
 80026ee:	611a      	str	r2, [r3, #16]
  Timing.RPDelay              = 2;
 80026f0:	4b22      	ldr	r3, [pc, #136]	; (800277c <BSP_SDRAM_Init+0xb4>)
 80026f2:	2202      	movs	r2, #2
 80026f4:	615a      	str	r2, [r3, #20]
  Timing.RCDDelay             = 2;
 80026f6:	4b21      	ldr	r3, [pc, #132]	; (800277c <BSP_SDRAM_Init+0xb4>)
 80026f8:	2202      	movs	r2, #2
 80026fa:	619a      	str	r2, [r3, #24]
  
  sdramHandle.Init.SDBank             = FMC_SDRAM_BANK1;
 80026fc:	4b1d      	ldr	r3, [pc, #116]	; (8002774 <BSP_SDRAM_Init+0xac>)
 80026fe:	2200      	movs	r2, #0
 8002700:	605a      	str	r2, [r3, #4]
  sdramHandle.Init.ColumnBitsNumber   = FMC_SDRAM_COLUMN_BITS_NUM_8;
 8002702:	4b1c      	ldr	r3, [pc, #112]	; (8002774 <BSP_SDRAM_Init+0xac>)
 8002704:	2200      	movs	r2, #0
 8002706:	609a      	str	r2, [r3, #8]
  sdramHandle.Init.RowBitsNumber      = FMC_SDRAM_ROW_BITS_NUM_12;
 8002708:	4b1a      	ldr	r3, [pc, #104]	; (8002774 <BSP_SDRAM_Init+0xac>)
 800270a:	2204      	movs	r2, #4
 800270c:	60da      	str	r2, [r3, #12]
  sdramHandle.Init.MemoryDataWidth    = SDRAM_MEMORY_WIDTH;
 800270e:	4b19      	ldr	r3, [pc, #100]	; (8002774 <BSP_SDRAM_Init+0xac>)
 8002710:	2210      	movs	r2, #16
 8002712:	611a      	str	r2, [r3, #16]
  sdramHandle.Init.InternalBankNumber = FMC_SDRAM_INTERN_BANKS_NUM_4;
 8002714:	4b17      	ldr	r3, [pc, #92]	; (8002774 <BSP_SDRAM_Init+0xac>)
 8002716:	2240      	movs	r2, #64	; 0x40
 8002718:	615a      	str	r2, [r3, #20]
  sdramHandle.Init.CASLatency         = FMC_SDRAM_CAS_LATENCY_2;
 800271a:	4b16      	ldr	r3, [pc, #88]	; (8002774 <BSP_SDRAM_Init+0xac>)
 800271c:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002720:	619a      	str	r2, [r3, #24]
  sdramHandle.Init.WriteProtection    = FMC_SDRAM_WRITE_PROTECTION_DISABLE;
 8002722:	4b14      	ldr	r3, [pc, #80]	; (8002774 <BSP_SDRAM_Init+0xac>)
 8002724:	2200      	movs	r2, #0
 8002726:	61da      	str	r2, [r3, #28]
  sdramHandle.Init.SDClockPeriod      = SDCLOCK_PERIOD;
 8002728:	4b12      	ldr	r3, [pc, #72]	; (8002774 <BSP_SDRAM_Init+0xac>)
 800272a:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800272e:	621a      	str	r2, [r3, #32]
  sdramHandle.Init.ReadBurst          = FMC_SDRAM_RBURST_ENABLE;
 8002730:	4b10      	ldr	r3, [pc, #64]	; (8002774 <BSP_SDRAM_Init+0xac>)
 8002732:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8002736:	625a      	str	r2, [r3, #36]	; 0x24
  sdramHandle.Init.ReadPipeDelay      = FMC_SDRAM_RPIPE_DELAY_0;
 8002738:	4b0e      	ldr	r3, [pc, #56]	; (8002774 <BSP_SDRAM_Init+0xac>)
 800273a:	2200      	movs	r2, #0
 800273c:	629a      	str	r2, [r3, #40]	; 0x28
  
  /* SDRAM controller initialization */

  BSP_SDRAM_MspInit(&sdramHandle, NULL); /* __weak function can be rewritten by the application */
 800273e:	2100      	movs	r1, #0
 8002740:	480c      	ldr	r0, [pc, #48]	; (8002774 <BSP_SDRAM_Init+0xac>)
 8002742:	f000 f87f 	bl	8002844 <BSP_SDRAM_MspInit>

  if(HAL_SDRAM_Init(&sdramHandle, &Timing) != HAL_OK)
 8002746:	490d      	ldr	r1, [pc, #52]	; (800277c <BSP_SDRAM_Init+0xb4>)
 8002748:	480a      	ldr	r0, [pc, #40]	; (8002774 <BSP_SDRAM_Init+0xac>)
 800274a:	f006 f8e0 	bl	800890e <HAL_SDRAM_Init>
 800274e:	4603      	mov	r3, r0
 8002750:	2b00      	cmp	r3, #0
 8002752:	d003      	beq.n	800275c <BSP_SDRAM_Init+0x94>
  {
    sdramstatus = SDRAM_ERROR;
 8002754:	4b0a      	ldr	r3, [pc, #40]	; (8002780 <BSP_SDRAM_Init+0xb8>)
 8002756:	2201      	movs	r2, #1
 8002758:	701a      	strb	r2, [r3, #0]
 800275a:	e002      	b.n	8002762 <BSP_SDRAM_Init+0x9a>
  }
  else
  {
    sdramstatus = SDRAM_OK;
 800275c:	4b08      	ldr	r3, [pc, #32]	; (8002780 <BSP_SDRAM_Init+0xb8>)
 800275e:	2200      	movs	r2, #0
 8002760:	701a      	strb	r2, [r3, #0]
  }
  
  /* SDRAM initialization sequence */
  BSP_SDRAM_Initialization_sequence(REFRESH_COUNT);
 8002762:	f240 6003 	movw	r0, #1539	; 0x603
 8002766:	f000 f80d 	bl	8002784 <BSP_SDRAM_Initialization_sequence>
  
  return sdramstatus;
 800276a:	4b05      	ldr	r3, [pc, #20]	; (8002780 <BSP_SDRAM_Init+0xb8>)
 800276c:	781b      	ldrb	r3, [r3, #0]
}
 800276e:	4618      	mov	r0, r3
 8002770:	bd80      	pop	{r7, pc}
 8002772:	bf00      	nop
 8002774:	2000039c 	.word	0x2000039c
 8002778:	a0000140 	.word	0xa0000140
 800277c:	20000200 	.word	0x20000200
 8002780:	20000040 	.word	0x20000040

08002784 <BSP_SDRAM_Initialization_sequence>:
  * @brief  Programs the SDRAM device.
  * @param  RefreshCount: SDRAM refresh counter value 
  * @retval None
  */
void BSP_SDRAM_Initialization_sequence(uint32_t RefreshCount)
{
 8002784:	b580      	push	{r7, lr}
 8002786:	b084      	sub	sp, #16
 8002788:	af00      	add	r7, sp, #0
 800278a:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpmrd = 0;
 800278c:	2300      	movs	r3, #0
 800278e:	60fb      	str	r3, [r7, #12]
  
  /* Step 1: Configure a clock configuration enable command */
  Command.CommandMode            = FMC_SDRAM_CMD_CLK_ENABLE;
 8002790:	4b2a      	ldr	r3, [pc, #168]	; (800283c <BSP_SDRAM_Initialization_sequence+0xb8>)
 8002792:	2201      	movs	r2, #1
 8002794:	601a      	str	r2, [r3, #0]
  Command.CommandTarget          = FMC_SDRAM_CMD_TARGET_BANK1;
 8002796:	4b29      	ldr	r3, [pc, #164]	; (800283c <BSP_SDRAM_Initialization_sequence+0xb8>)
 8002798:	2210      	movs	r2, #16
 800279a:	605a      	str	r2, [r3, #4]
  Command.AutoRefreshNumber      = 1;
 800279c:	4b27      	ldr	r3, [pc, #156]	; (800283c <BSP_SDRAM_Initialization_sequence+0xb8>)
 800279e:	2201      	movs	r2, #1
 80027a0:	609a      	str	r2, [r3, #8]
  Command.ModeRegisterDefinition = 0;
 80027a2:	4b26      	ldr	r3, [pc, #152]	; (800283c <BSP_SDRAM_Initialization_sequence+0xb8>)
 80027a4:	2200      	movs	r2, #0
 80027a6:	60da      	str	r2, [r3, #12]

  /* Send the command */
  HAL_SDRAM_SendCommand(&sdramHandle, &Command, SDRAM_TIMEOUT);
 80027a8:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80027ac:	4923      	ldr	r1, [pc, #140]	; (800283c <BSP_SDRAM_Initialization_sequence+0xb8>)
 80027ae:	4824      	ldr	r0, [pc, #144]	; (8002840 <BSP_SDRAM_Initialization_sequence+0xbc>)
 80027b0:	f006 f8e1 	bl	8008976 <HAL_SDRAM_SendCommand>

  /* Step 2: Insert 100 us minimum delay */ 
  /* Inserted delay is equal to 1 ms due to systick time base unit (ms) */
  HAL_Delay(1);
 80027b4:	2001      	movs	r0, #1
 80027b6:	f000 fbfb 	bl	8002fb0 <HAL_Delay>
    
  /* Step 3: Configure a PALL (precharge all) command */ 
  Command.CommandMode            = FMC_SDRAM_CMD_PALL;
 80027ba:	4b20      	ldr	r3, [pc, #128]	; (800283c <BSP_SDRAM_Initialization_sequence+0xb8>)
 80027bc:	2202      	movs	r2, #2
 80027be:	601a      	str	r2, [r3, #0]
  Command.CommandTarget          = FMC_SDRAM_CMD_TARGET_BANK1;
 80027c0:	4b1e      	ldr	r3, [pc, #120]	; (800283c <BSP_SDRAM_Initialization_sequence+0xb8>)
 80027c2:	2210      	movs	r2, #16
 80027c4:	605a      	str	r2, [r3, #4]
  Command.AutoRefreshNumber      = 1;
 80027c6:	4b1d      	ldr	r3, [pc, #116]	; (800283c <BSP_SDRAM_Initialization_sequence+0xb8>)
 80027c8:	2201      	movs	r2, #1
 80027ca:	609a      	str	r2, [r3, #8]
  Command.ModeRegisterDefinition = 0;
 80027cc:	4b1b      	ldr	r3, [pc, #108]	; (800283c <BSP_SDRAM_Initialization_sequence+0xb8>)
 80027ce:	2200      	movs	r2, #0
 80027d0:	60da      	str	r2, [r3, #12]

  /* Send the command */
  HAL_SDRAM_SendCommand(&sdramHandle, &Command, SDRAM_TIMEOUT);  
 80027d2:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80027d6:	4919      	ldr	r1, [pc, #100]	; (800283c <BSP_SDRAM_Initialization_sequence+0xb8>)
 80027d8:	4819      	ldr	r0, [pc, #100]	; (8002840 <BSP_SDRAM_Initialization_sequence+0xbc>)
 80027da:	f006 f8cc 	bl	8008976 <HAL_SDRAM_SendCommand>
  
  /* Step 4: Configure an Auto Refresh command */ 
  Command.CommandMode            = FMC_SDRAM_CMD_AUTOREFRESH_MODE;
 80027de:	4b17      	ldr	r3, [pc, #92]	; (800283c <BSP_SDRAM_Initialization_sequence+0xb8>)
 80027e0:	2203      	movs	r2, #3
 80027e2:	601a      	str	r2, [r3, #0]
  Command.CommandTarget          = FMC_SDRAM_CMD_TARGET_BANK1;
 80027e4:	4b15      	ldr	r3, [pc, #84]	; (800283c <BSP_SDRAM_Initialization_sequence+0xb8>)
 80027e6:	2210      	movs	r2, #16
 80027e8:	605a      	str	r2, [r3, #4]
  Command.AutoRefreshNumber      = 8;
 80027ea:	4b14      	ldr	r3, [pc, #80]	; (800283c <BSP_SDRAM_Initialization_sequence+0xb8>)
 80027ec:	2208      	movs	r2, #8
 80027ee:	609a      	str	r2, [r3, #8]
  Command.ModeRegisterDefinition = 0;
 80027f0:	4b12      	ldr	r3, [pc, #72]	; (800283c <BSP_SDRAM_Initialization_sequence+0xb8>)
 80027f2:	2200      	movs	r2, #0
 80027f4:	60da      	str	r2, [r3, #12]

  /* Send the command */
  HAL_SDRAM_SendCommand(&sdramHandle, &Command, SDRAM_TIMEOUT);
 80027f6:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80027fa:	4910      	ldr	r1, [pc, #64]	; (800283c <BSP_SDRAM_Initialization_sequence+0xb8>)
 80027fc:	4810      	ldr	r0, [pc, #64]	; (8002840 <BSP_SDRAM_Initialization_sequence+0xbc>)
 80027fe:	f006 f8ba 	bl	8008976 <HAL_SDRAM_SendCommand>
  
  /* Step 5: Program the external memory mode register */
  tmpmrd = (uint32_t)SDRAM_MODEREG_BURST_LENGTH_1          |\
 8002802:	f44f 7308 	mov.w	r3, #544	; 0x220
 8002806:	60fb      	str	r3, [r7, #12]
                     SDRAM_MODEREG_BURST_TYPE_SEQUENTIAL   |\
                     SDRAM_MODEREG_CAS_LATENCY_2           |\
                     SDRAM_MODEREG_OPERATING_MODE_STANDARD |\
                     SDRAM_MODEREG_WRITEBURST_MODE_SINGLE;
  
  Command.CommandMode            = FMC_SDRAM_CMD_LOAD_MODE;
 8002808:	4b0c      	ldr	r3, [pc, #48]	; (800283c <BSP_SDRAM_Initialization_sequence+0xb8>)
 800280a:	2204      	movs	r2, #4
 800280c:	601a      	str	r2, [r3, #0]
  Command.CommandTarget          = FMC_SDRAM_CMD_TARGET_BANK1;
 800280e:	4b0b      	ldr	r3, [pc, #44]	; (800283c <BSP_SDRAM_Initialization_sequence+0xb8>)
 8002810:	2210      	movs	r2, #16
 8002812:	605a      	str	r2, [r3, #4]
  Command.AutoRefreshNumber      = 1;
 8002814:	4b09      	ldr	r3, [pc, #36]	; (800283c <BSP_SDRAM_Initialization_sequence+0xb8>)
 8002816:	2201      	movs	r2, #1
 8002818:	609a      	str	r2, [r3, #8]
  Command.ModeRegisterDefinition = tmpmrd;
 800281a:	68fb      	ldr	r3, [r7, #12]
 800281c:	4a07      	ldr	r2, [pc, #28]	; (800283c <BSP_SDRAM_Initialization_sequence+0xb8>)
 800281e:	60d3      	str	r3, [r2, #12]

  /* Send the command */
  HAL_SDRAM_SendCommand(&sdramHandle, &Command, SDRAM_TIMEOUT);
 8002820:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002824:	4905      	ldr	r1, [pc, #20]	; (800283c <BSP_SDRAM_Initialization_sequence+0xb8>)
 8002826:	4806      	ldr	r0, [pc, #24]	; (8002840 <BSP_SDRAM_Initialization_sequence+0xbc>)
 8002828:	f006 f8a5 	bl	8008976 <HAL_SDRAM_SendCommand>
  
  /* Step 6: Set the refresh rate counter */
  /* Set the device refresh rate */
  HAL_SDRAM_ProgramRefreshRate(&sdramHandle, RefreshCount); 
 800282c:	6879      	ldr	r1, [r7, #4]
 800282e:	4804      	ldr	r0, [pc, #16]	; (8002840 <BSP_SDRAM_Initialization_sequence+0xbc>)
 8002830:	f006 f8cc 	bl	80089cc <HAL_SDRAM_ProgramRefreshRate>
}
 8002834:	bf00      	nop
 8002836:	3710      	adds	r7, #16
 8002838:	46bd      	mov	sp, r7
 800283a:	bd80      	pop	{r7, pc}
 800283c:	2000021c 	.word	0x2000021c
 8002840:	2000039c 	.word	0x2000039c

08002844 <BSP_SDRAM_MspInit>:
  * @param  hsdram: SDRAM handle
  * @param  Params
  * @retval None
  */
__weak void BSP_SDRAM_MspInit(SDRAM_HandleTypeDef  *hsdram, void *Params)
{  
 8002844:	b580      	push	{r7, lr}
 8002846:	b090      	sub	sp, #64	; 0x40
 8002848:	af00      	add	r7, sp, #0
 800284a:	6078      	str	r0, [r7, #4]
 800284c:	6039      	str	r1, [r7, #0]
  static DMA_HandleTypeDef dma_handle;
  GPIO_InitTypeDef gpio_init_structure;
  
  /* Enable FMC clock */
  __HAL_RCC_FMC_CLK_ENABLE();
 800284e:	4b70      	ldr	r3, [pc, #448]	; (8002a10 <BSP_SDRAM_MspInit+0x1cc>)
 8002850:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002852:	4a6f      	ldr	r2, [pc, #444]	; (8002a10 <BSP_SDRAM_MspInit+0x1cc>)
 8002854:	f043 0301 	orr.w	r3, r3, #1
 8002858:	6393      	str	r3, [r2, #56]	; 0x38
 800285a:	4b6d      	ldr	r3, [pc, #436]	; (8002a10 <BSP_SDRAM_MspInit+0x1cc>)
 800285c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800285e:	f003 0301 	and.w	r3, r3, #1
 8002862:	62bb      	str	r3, [r7, #40]	; 0x28
 8002864:	6abb      	ldr	r3, [r7, #40]	; 0x28
  
  /* Enable chosen DMAx clock */
  __DMAx_CLK_ENABLE();
 8002866:	4b6a      	ldr	r3, [pc, #424]	; (8002a10 <BSP_SDRAM_MspInit+0x1cc>)
 8002868:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800286a:	4a69      	ldr	r2, [pc, #420]	; (8002a10 <BSP_SDRAM_MspInit+0x1cc>)
 800286c:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8002870:	6313      	str	r3, [r2, #48]	; 0x30
 8002872:	4b67      	ldr	r3, [pc, #412]	; (8002a10 <BSP_SDRAM_MspInit+0x1cc>)
 8002874:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002876:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800287a:	627b      	str	r3, [r7, #36]	; 0x24
 800287c:	6a7b      	ldr	r3, [r7, #36]	; 0x24

  /* Enable GPIOs clock */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800287e:	4b64      	ldr	r3, [pc, #400]	; (8002a10 <BSP_SDRAM_MspInit+0x1cc>)
 8002880:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002882:	4a63      	ldr	r2, [pc, #396]	; (8002a10 <BSP_SDRAM_MspInit+0x1cc>)
 8002884:	f043 0304 	orr.w	r3, r3, #4
 8002888:	6313      	str	r3, [r2, #48]	; 0x30
 800288a:	4b61      	ldr	r3, [pc, #388]	; (8002a10 <BSP_SDRAM_MspInit+0x1cc>)
 800288c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800288e:	f003 0304 	and.w	r3, r3, #4
 8002892:	623b      	str	r3, [r7, #32]
 8002894:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8002896:	4b5e      	ldr	r3, [pc, #376]	; (8002a10 <BSP_SDRAM_MspInit+0x1cc>)
 8002898:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800289a:	4a5d      	ldr	r2, [pc, #372]	; (8002a10 <BSP_SDRAM_MspInit+0x1cc>)
 800289c:	f043 0308 	orr.w	r3, r3, #8
 80028a0:	6313      	str	r3, [r2, #48]	; 0x30
 80028a2:	4b5b      	ldr	r3, [pc, #364]	; (8002a10 <BSP_SDRAM_MspInit+0x1cc>)
 80028a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028a6:	f003 0308 	and.w	r3, r3, #8
 80028aa:	61fb      	str	r3, [r7, #28]
 80028ac:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80028ae:	4b58      	ldr	r3, [pc, #352]	; (8002a10 <BSP_SDRAM_MspInit+0x1cc>)
 80028b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028b2:	4a57      	ldr	r2, [pc, #348]	; (8002a10 <BSP_SDRAM_MspInit+0x1cc>)
 80028b4:	f043 0310 	orr.w	r3, r3, #16
 80028b8:	6313      	str	r3, [r2, #48]	; 0x30
 80028ba:	4b55      	ldr	r3, [pc, #340]	; (8002a10 <BSP_SDRAM_MspInit+0x1cc>)
 80028bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028be:	f003 0310 	and.w	r3, r3, #16
 80028c2:	61bb      	str	r3, [r7, #24]
 80028c4:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80028c6:	4b52      	ldr	r3, [pc, #328]	; (8002a10 <BSP_SDRAM_MspInit+0x1cc>)
 80028c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028ca:	4a51      	ldr	r2, [pc, #324]	; (8002a10 <BSP_SDRAM_MspInit+0x1cc>)
 80028cc:	f043 0320 	orr.w	r3, r3, #32
 80028d0:	6313      	str	r3, [r2, #48]	; 0x30
 80028d2:	4b4f      	ldr	r3, [pc, #316]	; (8002a10 <BSP_SDRAM_MspInit+0x1cc>)
 80028d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028d6:	f003 0320 	and.w	r3, r3, #32
 80028da:	617b      	str	r3, [r7, #20]
 80028dc:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 80028de:	4b4c      	ldr	r3, [pc, #304]	; (8002a10 <BSP_SDRAM_MspInit+0x1cc>)
 80028e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028e2:	4a4b      	ldr	r2, [pc, #300]	; (8002a10 <BSP_SDRAM_MspInit+0x1cc>)
 80028e4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80028e8:	6313      	str	r3, [r2, #48]	; 0x30
 80028ea:	4b49      	ldr	r3, [pc, #292]	; (8002a10 <BSP_SDRAM_MspInit+0x1cc>)
 80028ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028ee:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80028f2:	613b      	str	r3, [r7, #16]
 80028f4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80028f6:	4b46      	ldr	r3, [pc, #280]	; (8002a10 <BSP_SDRAM_MspInit+0x1cc>)
 80028f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028fa:	4a45      	ldr	r2, [pc, #276]	; (8002a10 <BSP_SDRAM_MspInit+0x1cc>)
 80028fc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002900:	6313      	str	r3, [r2, #48]	; 0x30
 8002902:	4b43      	ldr	r3, [pc, #268]	; (8002a10 <BSP_SDRAM_MspInit+0x1cc>)
 8002904:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002906:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800290a:	60fb      	str	r3, [r7, #12]
 800290c:	68fb      	ldr	r3, [r7, #12]
  
  /* Common GPIO configuration */
  gpio_init_structure.Mode      = GPIO_MODE_AF_PP;
 800290e:	2302      	movs	r3, #2
 8002910:	633b      	str	r3, [r7, #48]	; 0x30
  gpio_init_structure.Pull      = GPIO_PULLUP;
 8002912:	2301      	movs	r3, #1
 8002914:	637b      	str	r3, [r7, #52]	; 0x34
  gpio_init_structure.Speed     = GPIO_SPEED_FAST;
 8002916:	2302      	movs	r3, #2
 8002918:	63bb      	str	r3, [r7, #56]	; 0x38
  gpio_init_structure.Alternate = GPIO_AF12_FMC;
 800291a:	230c      	movs	r3, #12
 800291c:	63fb      	str	r3, [r7, #60]	; 0x3c
  
  /* GPIOC configuration */
  gpio_init_structure.Pin   = GPIO_PIN_3;
 800291e:	2308      	movs	r3, #8
 8002920:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOC, &gpio_init_structure);
 8002922:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002926:	4619      	mov	r1, r3
 8002928:	483a      	ldr	r0, [pc, #232]	; (8002a14 <BSP_SDRAM_MspInit+0x1d0>)
 800292a:	f002 fa63 	bl	8004df4 <HAL_GPIO_Init>

  /* GPIOD configuration */
  gpio_init_structure.Pin   = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_8 | GPIO_PIN_9 |
 800292e:	f24c 7303 	movw	r3, #50947	; 0xc703
 8002932:	62fb      	str	r3, [r7, #44]	; 0x2c
                              GPIO_PIN_10 | GPIO_PIN_14 | GPIO_PIN_15;
  HAL_GPIO_Init(GPIOD, &gpio_init_structure);
 8002934:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002938:	4619      	mov	r1, r3
 800293a:	4837      	ldr	r0, [pc, #220]	; (8002a18 <BSP_SDRAM_MspInit+0x1d4>)
 800293c:	f002 fa5a 	bl	8004df4 <HAL_GPIO_Init>

  /* GPIOE configuration */  
  gpio_init_structure.Pin   = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_7| GPIO_PIN_8 | GPIO_PIN_9 |\
 8002940:	f64f 7383 	movw	r3, #65411	; 0xff83
 8002944:	62fb      	str	r3, [r7, #44]	; 0x2c
                              GPIO_PIN_10 | GPIO_PIN_11 | GPIO_PIN_12 | GPIO_PIN_13 | GPIO_PIN_14 |\
                              GPIO_PIN_15;
  HAL_GPIO_Init(GPIOE, &gpio_init_structure);
 8002946:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800294a:	4619      	mov	r1, r3
 800294c:	4833      	ldr	r0, [pc, #204]	; (8002a1c <BSP_SDRAM_MspInit+0x1d8>)
 800294e:	f002 fa51 	bl	8004df4 <HAL_GPIO_Init>
  
  /* GPIOF configuration */  
  gpio_init_structure.Pin   = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_2| GPIO_PIN_3 | GPIO_PIN_4 |\
 8002952:	f64f 033f 	movw	r3, #63551	; 0xf83f
 8002956:	62fb      	str	r3, [r7, #44]	; 0x2c
                              GPIO_PIN_5 | GPIO_PIN_11 | GPIO_PIN_12 | GPIO_PIN_13 | GPIO_PIN_14 |\
                              GPIO_PIN_15;
  HAL_GPIO_Init(GPIOF, &gpio_init_structure);
 8002958:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800295c:	4619      	mov	r1, r3
 800295e:	4830      	ldr	r0, [pc, #192]	; (8002a20 <BSP_SDRAM_MspInit+0x1dc>)
 8002960:	f002 fa48 	bl	8004df4 <HAL_GPIO_Init>
  
  /* GPIOG configuration */  
  gpio_init_structure.Pin   = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_4| GPIO_PIN_5 | GPIO_PIN_8 |\
 8002964:	f248 1333 	movw	r3, #33075	; 0x8133
 8002968:	62fb      	str	r3, [r7, #44]	; 0x2c
                              GPIO_PIN_15;
  HAL_GPIO_Init(GPIOG, &gpio_init_structure);
 800296a:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800296e:	4619      	mov	r1, r3
 8002970:	482c      	ldr	r0, [pc, #176]	; (8002a24 <BSP_SDRAM_MspInit+0x1e0>)
 8002972:	f002 fa3f 	bl	8004df4 <HAL_GPIO_Init>

  /* GPIOH configuration */  
  gpio_init_structure.Pin   = GPIO_PIN_3 | GPIO_PIN_5;
 8002976:	2328      	movs	r3, #40	; 0x28
 8002978:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOH, &gpio_init_structure); 
 800297a:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800297e:	4619      	mov	r1, r3
 8002980:	4829      	ldr	r0, [pc, #164]	; (8002a28 <BSP_SDRAM_MspInit+0x1e4>)
 8002982:	f002 fa37 	bl	8004df4 <HAL_GPIO_Init>
  
  /* Configure common DMA parameters */
  dma_handle.Init.Channel             = SDRAM_DMAx_CHANNEL;
 8002986:	4b29      	ldr	r3, [pc, #164]	; (8002a2c <BSP_SDRAM_MspInit+0x1e8>)
 8002988:	2200      	movs	r2, #0
 800298a:	605a      	str	r2, [r3, #4]
  dma_handle.Init.Direction           = DMA_MEMORY_TO_MEMORY;
 800298c:	4b27      	ldr	r3, [pc, #156]	; (8002a2c <BSP_SDRAM_MspInit+0x1e8>)
 800298e:	2280      	movs	r2, #128	; 0x80
 8002990:	609a      	str	r2, [r3, #8]
  dma_handle.Init.PeriphInc           = DMA_PINC_ENABLE;
 8002992:	4b26      	ldr	r3, [pc, #152]	; (8002a2c <BSP_SDRAM_MspInit+0x1e8>)
 8002994:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002998:	60da      	str	r2, [r3, #12]
  dma_handle.Init.MemInc              = DMA_MINC_ENABLE;
 800299a:	4b24      	ldr	r3, [pc, #144]	; (8002a2c <BSP_SDRAM_MspInit+0x1e8>)
 800299c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80029a0:	611a      	str	r2, [r3, #16]
  dma_handle.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 80029a2:	4b22      	ldr	r3, [pc, #136]	; (8002a2c <BSP_SDRAM_MspInit+0x1e8>)
 80029a4:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80029a8:	615a      	str	r2, [r3, #20]
  dma_handle.Init.MemDataAlignment    = DMA_MDATAALIGN_WORD;
 80029aa:	4b20      	ldr	r3, [pc, #128]	; (8002a2c <BSP_SDRAM_MspInit+0x1e8>)
 80029ac:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80029b0:	619a      	str	r2, [r3, #24]
  dma_handle.Init.Mode                = DMA_NORMAL;
 80029b2:	4b1e      	ldr	r3, [pc, #120]	; (8002a2c <BSP_SDRAM_MspInit+0x1e8>)
 80029b4:	2200      	movs	r2, #0
 80029b6:	61da      	str	r2, [r3, #28]
  dma_handle.Init.Priority            = DMA_PRIORITY_HIGH;
 80029b8:	4b1c      	ldr	r3, [pc, #112]	; (8002a2c <BSP_SDRAM_MspInit+0x1e8>)
 80029ba:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80029be:	621a      	str	r2, [r3, #32]
  dma_handle.Init.FIFOMode            = DMA_FIFOMODE_DISABLE;         
 80029c0:	4b1a      	ldr	r3, [pc, #104]	; (8002a2c <BSP_SDRAM_MspInit+0x1e8>)
 80029c2:	2200      	movs	r2, #0
 80029c4:	625a      	str	r2, [r3, #36]	; 0x24
  dma_handle.Init.FIFOThreshold       = DMA_FIFO_THRESHOLD_FULL;
 80029c6:	4b19      	ldr	r3, [pc, #100]	; (8002a2c <BSP_SDRAM_MspInit+0x1e8>)
 80029c8:	2203      	movs	r2, #3
 80029ca:	629a      	str	r2, [r3, #40]	; 0x28
  dma_handle.Init.MemBurst            = DMA_MBURST_SINGLE;
 80029cc:	4b17      	ldr	r3, [pc, #92]	; (8002a2c <BSP_SDRAM_MspInit+0x1e8>)
 80029ce:	2200      	movs	r2, #0
 80029d0:	62da      	str	r2, [r3, #44]	; 0x2c
  dma_handle.Init.PeriphBurst         = DMA_PBURST_SINGLE; 
 80029d2:	4b16      	ldr	r3, [pc, #88]	; (8002a2c <BSP_SDRAM_MspInit+0x1e8>)
 80029d4:	2200      	movs	r2, #0
 80029d6:	631a      	str	r2, [r3, #48]	; 0x30
  
  dma_handle.Instance = SDRAM_DMAx_STREAM;
 80029d8:	4b14      	ldr	r3, [pc, #80]	; (8002a2c <BSP_SDRAM_MspInit+0x1e8>)
 80029da:	4a15      	ldr	r2, [pc, #84]	; (8002a30 <BSP_SDRAM_MspInit+0x1ec>)
 80029dc:	601a      	str	r2, [r3, #0]
  
   /* Associate the DMA handle */
  __HAL_LINKDMA(hsdram, hdma, dma_handle);
 80029de:	687b      	ldr	r3, [r7, #4]
 80029e0:	4a12      	ldr	r2, [pc, #72]	; (8002a2c <BSP_SDRAM_MspInit+0x1e8>)
 80029e2:	631a      	str	r2, [r3, #48]	; 0x30
 80029e4:	4a11      	ldr	r2, [pc, #68]	; (8002a2c <BSP_SDRAM_MspInit+0x1e8>)
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	6393      	str	r3, [r2, #56]	; 0x38
  
  /* Deinitialize the stream for new transfer */
  HAL_DMA_DeInit(&dma_handle);
 80029ea:	4810      	ldr	r0, [pc, #64]	; (8002a2c <BSP_SDRAM_MspInit+0x1e8>)
 80029ec:	f001 fb40 	bl	8004070 <HAL_DMA_DeInit>
  
  /* Configure the DMA stream */
  HAL_DMA_Init(&dma_handle); 
 80029f0:	480e      	ldr	r0, [pc, #56]	; (8002a2c <BSP_SDRAM_MspInit+0x1e8>)
 80029f2:	f001 fa8f 	bl	8003f14 <HAL_DMA_Init>
  
  /* NVIC configuration for DMA transfer complete interrupt */
  HAL_NVIC_SetPriority(SDRAM_DMAx_IRQn, 0x0F, 0);
 80029f6:	2200      	movs	r2, #0
 80029f8:	210f      	movs	r1, #15
 80029fa:	2038      	movs	r0, #56	; 0x38
 80029fc:	f001 f9e1 	bl	8003dc2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(SDRAM_DMAx_IRQn);
 8002a00:	2038      	movs	r0, #56	; 0x38
 8002a02:	f001 f9fa 	bl	8003dfa <HAL_NVIC_EnableIRQ>
}
 8002a06:	bf00      	nop
 8002a08:	3740      	adds	r7, #64	; 0x40
 8002a0a:	46bd      	mov	sp, r7
 8002a0c:	bd80      	pop	{r7, pc}
 8002a0e:	bf00      	nop
 8002a10:	40023800 	.word	0x40023800
 8002a14:	40020800 	.word	0x40020800
 8002a18:	40020c00 	.word	0x40020c00
 8002a1c:	40021000 	.word	0x40021000
 8002a20:	40021400 	.word	0x40021400
 8002a24:	40021800 	.word	0x40021800
 8002a28:	40021c00 	.word	0x40021c00
 8002a2c:	2000022c 	.word	0x2000022c
 8002a30:	40026410 	.word	0x40026410

08002a34 <BSP_TS_Init>:
  * @param  ts_SizeX: Maximum X size of the TS area on LCD
  * @param  ts_SizeY: Maximum Y size of the TS area on LCD
  * @retval TS_OK if all initializations are OK. Other value if error.
  */
uint8_t BSP_TS_Init(uint16_t ts_SizeX, uint16_t ts_SizeY)
{
 8002a34:	b580      	push	{r7, lr}
 8002a36:	b084      	sub	sp, #16
 8002a38:	af00      	add	r7, sp, #0
 8002a3a:	4603      	mov	r3, r0
 8002a3c:	460a      	mov	r2, r1
 8002a3e:	80fb      	strh	r3, [r7, #6]
 8002a40:	4613      	mov	r3, r2
 8002a42:	80bb      	strh	r3, [r7, #4]
  uint8_t status = TS_OK;
 8002a44:	2300      	movs	r3, #0
 8002a46:	73fb      	strb	r3, [r7, #15]
  tsXBoundary = ts_SizeX;
 8002a48:	4a14      	ldr	r2, [pc, #80]	; (8002a9c <BSP_TS_Init+0x68>)
 8002a4a:	88fb      	ldrh	r3, [r7, #6]
 8002a4c:	8013      	strh	r3, [r2, #0]
  tsYBoundary = ts_SizeY;
 8002a4e:	4a14      	ldr	r2, [pc, #80]	; (8002aa0 <BSP_TS_Init+0x6c>)
 8002a50:	88bb      	ldrh	r3, [r7, #4]
 8002a52:	8013      	strh	r3, [r2, #0]
  
  /* Read ID and verify if the touch screen driver is ready */
  ft5336_ts_drv.Init(TS_I2C_ADDRESS);
 8002a54:	4b13      	ldr	r3, [pc, #76]	; (8002aa4 <BSP_TS_Init+0x70>)
 8002a56:	681b      	ldr	r3, [r3, #0]
 8002a58:	2070      	movs	r0, #112	; 0x70
 8002a5a:	4798      	blx	r3
  if(ft5336_ts_drv.ReadID(TS_I2C_ADDRESS) == FT5336_ID_VALUE)
 8002a5c:	4b11      	ldr	r3, [pc, #68]	; (8002aa4 <BSP_TS_Init+0x70>)
 8002a5e:	685b      	ldr	r3, [r3, #4]
 8002a60:	2070      	movs	r0, #112	; 0x70
 8002a62:	4798      	blx	r3
 8002a64:	4603      	mov	r3, r0
 8002a66:	2b51      	cmp	r3, #81	; 0x51
 8002a68:	d111      	bne.n	8002a8e <BSP_TS_Init+0x5a>
  { 
    /* Initialize the TS driver structure */
    tsDriver = &ft5336_ts_drv;
 8002a6a:	4b0f      	ldr	r3, [pc, #60]	; (8002aa8 <BSP_TS_Init+0x74>)
 8002a6c:	4a0d      	ldr	r2, [pc, #52]	; (8002aa4 <BSP_TS_Init+0x70>)
 8002a6e:	601a      	str	r2, [r3, #0]
    I2cAddress = TS_I2C_ADDRESS;
 8002a70:	4b0e      	ldr	r3, [pc, #56]	; (8002aac <BSP_TS_Init+0x78>)
 8002a72:	2270      	movs	r2, #112	; 0x70
 8002a74:	701a      	strb	r2, [r3, #0]
    tsOrientation = TS_SWAP_XY;
 8002a76:	4b0e      	ldr	r3, [pc, #56]	; (8002ab0 <BSP_TS_Init+0x7c>)
 8002a78:	2208      	movs	r2, #8
 8002a7a:	701a      	strb	r2, [r3, #0]

    /* Initialize the TS driver */
    tsDriver->Start(I2cAddress);
 8002a7c:	4b0a      	ldr	r3, [pc, #40]	; (8002aa8 <BSP_TS_Init+0x74>)
 8002a7e:	681b      	ldr	r3, [r3, #0]
 8002a80:	68db      	ldr	r3, [r3, #12]
 8002a82:	4a0a      	ldr	r2, [pc, #40]	; (8002aac <BSP_TS_Init+0x78>)
 8002a84:	7812      	ldrb	r2, [r2, #0]
 8002a86:	b292      	uxth	r2, r2
 8002a88:	4610      	mov	r0, r2
 8002a8a:	4798      	blx	r3
 8002a8c:	e001      	b.n	8002a92 <BSP_TS_Init+0x5e>
  }
  else
  {
    status = TS_DEVICE_NOT_FOUND;
 8002a8e:	2303      	movs	r3, #3
 8002a90:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8002a92:	7bfb      	ldrb	r3, [r7, #15]
}
 8002a94:	4618      	mov	r0, r3
 8002a96:	3710      	adds	r7, #16
 8002a98:	46bd      	mov	sp, r7
 8002a9a:	bd80      	pop	{r7, pc}
 8002a9c:	20000290 	.word	0x20000290
 8002aa0:	20000292 	.word	0x20000292
 8002aa4:	20000000 	.word	0x20000000
 8002aa8:	2000028c 	.word	0x2000028c
 8002aac:	20000295 	.word	0x20000295
 8002ab0:	20000294 	.word	0x20000294

08002ab4 <BSP_TS_GetState>:
  * @brief  Returns status and positions of the touch screen.
  * @param  TS_State: Pointer to touch screen current state structure
  * @retval TS_OK if all initializations are OK. Other value if error.
  */
uint8_t BSP_TS_GetState(TS_StateTypeDef *TS_State)
{
 8002ab4:	b590      	push	{r4, r7, lr}
 8002ab6:	b097      	sub	sp, #92	; 0x5c
 8002ab8:	af02      	add	r7, sp, #8
 8002aba:	6078      	str	r0, [r7, #4]
  static uint32_t _x[TS_MAX_NB_TOUCH] = {0, 0};
  static uint32_t _y[TS_MAX_NB_TOUCH] = {0, 0};
  uint8_t ts_status = TS_OK;
 8002abc:	2300      	movs	r3, #0
 8002abe:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
  uint16_t brute_y[TS_MAX_NB_TOUCH];
  uint16_t x_diff;
  uint16_t y_diff;
  uint32_t index;
#if (TS_MULTI_TOUCH_SUPPORTED == 1)
  uint32_t weight = 0;
 8002ac2:	2300      	movs	r3, #0
 8002ac4:	613b      	str	r3, [r7, #16]
  uint32_t area = 0;
 8002ac6:	2300      	movs	r3, #0
 8002ac8:	60fb      	str	r3, [r7, #12]
  uint32_t event = 0;
 8002aca:	2300      	movs	r3, #0
 8002acc:	60bb      	str	r3, [r7, #8]
#endif /* TS_MULTI_TOUCH_SUPPORTED == 1 */

  /* Check and update the number of touches active detected */
  TS_State->touchDetected = tsDriver->DetectTouch(I2cAddress);
 8002ace:	4b97      	ldr	r3, [pc, #604]	; (8002d2c <BSP_TS_GetState+0x278>)
 8002ad0:	681b      	ldr	r3, [r3, #0]
 8002ad2:	691b      	ldr	r3, [r3, #16]
 8002ad4:	4a96      	ldr	r2, [pc, #600]	; (8002d30 <BSP_TS_GetState+0x27c>)
 8002ad6:	7812      	ldrb	r2, [r2, #0]
 8002ad8:	b292      	uxth	r2, r2
 8002ada:	4610      	mov	r0, r2
 8002adc:	4798      	blx	r3
 8002ade:	4603      	mov	r3, r0
 8002ae0:	461a      	mov	r2, r3
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	701a      	strb	r2, [r3, #0]
  
  if(TS_State->touchDetected)
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	781b      	ldrb	r3, [r3, #0]
 8002aea:	2b00      	cmp	r3, #0
 8002aec:	f000 81a8 	beq.w	8002e40 <BSP_TS_GetState+0x38c>
  {
    for(index=0; index < TS_State->touchDetected; index++)
 8002af0:	2300      	movs	r3, #0
 8002af2:	64bb      	str	r3, [r7, #72]	; 0x48
 8002af4:	e197      	b.n	8002e26 <BSP_TS_GetState+0x372>
    {
      /* Get each touch coordinates */
      tsDriver->GetXY(I2cAddress, &(brute_x[index]), &(brute_y[index]));
 8002af6:	4b8d      	ldr	r3, [pc, #564]	; (8002d2c <BSP_TS_GetState+0x278>)
 8002af8:	681b      	ldr	r3, [r3, #0]
 8002afa:	695b      	ldr	r3, [r3, #20]
 8002afc:	4a8c      	ldr	r2, [pc, #560]	; (8002d30 <BSP_TS_GetState+0x27c>)
 8002afe:	7812      	ldrb	r2, [r2, #0]
 8002b00:	b290      	uxth	r0, r2
 8002b02:	f107 0120 	add.w	r1, r7, #32
 8002b06:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8002b08:	0052      	lsls	r2, r2, #1
 8002b0a:	188c      	adds	r4, r1, r2
 8002b0c:	f107 0114 	add.w	r1, r7, #20
 8002b10:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8002b12:	0052      	lsls	r2, r2, #1
 8002b14:	440a      	add	r2, r1
 8002b16:	4621      	mov	r1, r4
 8002b18:	4798      	blx	r3

      if(tsOrientation == TS_SWAP_NONE)
 8002b1a:	4b86      	ldr	r3, [pc, #536]	; (8002d34 <BSP_TS_GetState+0x280>)
 8002b1c:	781b      	ldrb	r3, [r3, #0]
 8002b1e:	2b01      	cmp	r3, #1
 8002b20:	d11b      	bne.n	8002b5a <BSP_TS_GetState+0xa6>
      {
        x[index] = brute_x[index];
 8002b22:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002b24:	005b      	lsls	r3, r3, #1
 8002b26:	f107 0250 	add.w	r2, r7, #80	; 0x50
 8002b2a:	4413      	add	r3, r2
 8002b2c:	f833 2c30 	ldrh.w	r2, [r3, #-48]
 8002b30:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002b32:	005b      	lsls	r3, r3, #1
 8002b34:	f107 0150 	add.w	r1, r7, #80	; 0x50
 8002b38:	440b      	add	r3, r1
 8002b3a:	f823 2c18 	strh.w	r2, [r3, #-24]
        y[index] = brute_y[index];
 8002b3e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002b40:	005b      	lsls	r3, r3, #1
 8002b42:	f107 0250 	add.w	r2, r7, #80	; 0x50
 8002b46:	4413      	add	r3, r2
 8002b48:	f833 2c3c 	ldrh.w	r2, [r3, #-60]
 8002b4c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002b4e:	005b      	lsls	r3, r3, #1
 8002b50:	f107 0150 	add.w	r1, r7, #80	; 0x50
 8002b54:	440b      	add	r3, r1
 8002b56:	f823 2c24 	strh.w	r2, [r3, #-36]
      }

      if(tsOrientation & TS_SWAP_X)
 8002b5a:	4b76      	ldr	r3, [pc, #472]	; (8002d34 <BSP_TS_GetState+0x280>)
 8002b5c:	781b      	ldrb	r3, [r3, #0]
 8002b5e:	f003 0302 	and.w	r3, r3, #2
 8002b62:	2b00      	cmp	r3, #0
 8002b64:	d010      	beq.n	8002b88 <BSP_TS_GetState+0xd4>
      {
        x[index] = 4096 - brute_x[index];
 8002b66:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002b68:	005b      	lsls	r3, r3, #1
 8002b6a:	f107 0250 	add.w	r2, r7, #80	; 0x50
 8002b6e:	4413      	add	r3, r2
 8002b70:	f833 3c30 	ldrh.w	r3, [r3, #-48]
 8002b74:	f5c3 5380 	rsb	r3, r3, #4096	; 0x1000
 8002b78:	b29a      	uxth	r2, r3
 8002b7a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002b7c:	005b      	lsls	r3, r3, #1
 8002b7e:	f107 0150 	add.w	r1, r7, #80	; 0x50
 8002b82:	440b      	add	r3, r1
 8002b84:	f823 2c18 	strh.w	r2, [r3, #-24]
      }

      if(tsOrientation & TS_SWAP_Y)
 8002b88:	4b6a      	ldr	r3, [pc, #424]	; (8002d34 <BSP_TS_GetState+0x280>)
 8002b8a:	781b      	ldrb	r3, [r3, #0]
 8002b8c:	f003 0304 	and.w	r3, r3, #4
 8002b90:	2b00      	cmp	r3, #0
 8002b92:	d010      	beq.n	8002bb6 <BSP_TS_GetState+0x102>
      {
        y[index] = 4096 - brute_y[index];
 8002b94:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002b96:	005b      	lsls	r3, r3, #1
 8002b98:	f107 0250 	add.w	r2, r7, #80	; 0x50
 8002b9c:	4413      	add	r3, r2
 8002b9e:	f833 3c3c 	ldrh.w	r3, [r3, #-60]
 8002ba2:	f5c3 5380 	rsb	r3, r3, #4096	; 0x1000
 8002ba6:	b29a      	uxth	r2, r3
 8002ba8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002baa:	005b      	lsls	r3, r3, #1
 8002bac:	f107 0150 	add.w	r1, r7, #80	; 0x50
 8002bb0:	440b      	add	r3, r1
 8002bb2:	f823 2c24 	strh.w	r2, [r3, #-36]
      }

      if(tsOrientation & TS_SWAP_XY)
 8002bb6:	4b5f      	ldr	r3, [pc, #380]	; (8002d34 <BSP_TS_GetState+0x280>)
 8002bb8:	781b      	ldrb	r3, [r3, #0]
 8002bba:	f003 0308 	and.w	r3, r3, #8
 8002bbe:	2b00      	cmp	r3, #0
 8002bc0:	d01b      	beq.n	8002bfa <BSP_TS_GetState+0x146>
      {
        y[index] = brute_x[index];
 8002bc2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002bc4:	005b      	lsls	r3, r3, #1
 8002bc6:	f107 0250 	add.w	r2, r7, #80	; 0x50
 8002bca:	4413      	add	r3, r2
 8002bcc:	f833 2c30 	ldrh.w	r2, [r3, #-48]
 8002bd0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002bd2:	005b      	lsls	r3, r3, #1
 8002bd4:	f107 0150 	add.w	r1, r7, #80	; 0x50
 8002bd8:	440b      	add	r3, r1
 8002bda:	f823 2c24 	strh.w	r2, [r3, #-36]
        x[index] = brute_y[index];
 8002bde:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002be0:	005b      	lsls	r3, r3, #1
 8002be2:	f107 0250 	add.w	r2, r7, #80	; 0x50
 8002be6:	4413      	add	r3, r2
 8002be8:	f833 2c3c 	ldrh.w	r2, [r3, #-60]
 8002bec:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002bee:	005b      	lsls	r3, r3, #1
 8002bf0:	f107 0150 	add.w	r1, r7, #80	; 0x50
 8002bf4:	440b      	add	r3, r1
 8002bf6:	f823 2c18 	strh.w	r2, [r3, #-24]
      }

      x_diff = x[index] > _x[index]? (x[index] - _x[index]): (_x[index] - x[index]);
 8002bfa:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002bfc:	005b      	lsls	r3, r3, #1
 8002bfe:	f107 0250 	add.w	r2, r7, #80	; 0x50
 8002c02:	4413      	add	r3, r2
 8002c04:	f833 3c18 	ldrh.w	r3, [r3, #-24]
 8002c08:	4619      	mov	r1, r3
 8002c0a:	4a4b      	ldr	r2, [pc, #300]	; (8002d38 <BSP_TS_GetState+0x284>)
 8002c0c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002c0e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002c12:	4299      	cmp	r1, r3
 8002c14:	d90e      	bls.n	8002c34 <BSP_TS_GetState+0x180>
 8002c16:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002c18:	005b      	lsls	r3, r3, #1
 8002c1a:	f107 0250 	add.w	r2, r7, #80	; 0x50
 8002c1e:	4413      	add	r3, r2
 8002c20:	f833 2c18 	ldrh.w	r2, [r3, #-24]
 8002c24:	4944      	ldr	r1, [pc, #272]	; (8002d38 <BSP_TS_GetState+0x284>)
 8002c26:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002c28:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8002c2c:	b29b      	uxth	r3, r3
 8002c2e:	1ad3      	subs	r3, r2, r3
 8002c30:	b29b      	uxth	r3, r3
 8002c32:	e00d      	b.n	8002c50 <BSP_TS_GetState+0x19c>
 8002c34:	4a40      	ldr	r2, [pc, #256]	; (8002d38 <BSP_TS_GetState+0x284>)
 8002c36:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002c38:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002c3c:	b29a      	uxth	r2, r3
 8002c3e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002c40:	005b      	lsls	r3, r3, #1
 8002c42:	f107 0150 	add.w	r1, r7, #80	; 0x50
 8002c46:	440b      	add	r3, r1
 8002c48:	f833 3c18 	ldrh.w	r3, [r3, #-24]
 8002c4c:	1ad3      	subs	r3, r2, r3
 8002c4e:	b29b      	uxth	r3, r3
 8002c50:	f8a7 3046 	strh.w	r3, [r7, #70]	; 0x46
      y_diff = y[index] > _y[index]? (y[index] - _y[index]): (_y[index] - y[index]);
 8002c54:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002c56:	005b      	lsls	r3, r3, #1
 8002c58:	f107 0250 	add.w	r2, r7, #80	; 0x50
 8002c5c:	4413      	add	r3, r2
 8002c5e:	f833 3c24 	ldrh.w	r3, [r3, #-36]
 8002c62:	4619      	mov	r1, r3
 8002c64:	4a35      	ldr	r2, [pc, #212]	; (8002d3c <BSP_TS_GetState+0x288>)
 8002c66:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002c68:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002c6c:	4299      	cmp	r1, r3
 8002c6e:	d90e      	bls.n	8002c8e <BSP_TS_GetState+0x1da>
 8002c70:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002c72:	005b      	lsls	r3, r3, #1
 8002c74:	f107 0250 	add.w	r2, r7, #80	; 0x50
 8002c78:	4413      	add	r3, r2
 8002c7a:	f833 2c24 	ldrh.w	r2, [r3, #-36]
 8002c7e:	492f      	ldr	r1, [pc, #188]	; (8002d3c <BSP_TS_GetState+0x288>)
 8002c80:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002c82:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8002c86:	b29b      	uxth	r3, r3
 8002c88:	1ad3      	subs	r3, r2, r3
 8002c8a:	b29b      	uxth	r3, r3
 8002c8c:	e00d      	b.n	8002caa <BSP_TS_GetState+0x1f6>
 8002c8e:	4a2b      	ldr	r2, [pc, #172]	; (8002d3c <BSP_TS_GetState+0x288>)
 8002c90:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002c92:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002c96:	b29a      	uxth	r2, r3
 8002c98:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002c9a:	005b      	lsls	r3, r3, #1
 8002c9c:	f107 0150 	add.w	r1, r7, #80	; 0x50
 8002ca0:	440b      	add	r3, r1
 8002ca2:	f833 3c24 	ldrh.w	r3, [r3, #-36]
 8002ca6:	1ad3      	subs	r3, r2, r3
 8002ca8:	b29b      	uxth	r3, r3
 8002caa:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44

      if ((x_diff + y_diff) > 5)
 8002cae:	f8b7 2046 	ldrh.w	r2, [r7, #70]	; 0x46
 8002cb2:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 8002cb6:	4413      	add	r3, r2
 8002cb8:	2b05      	cmp	r3, #5
 8002cba:	dd17      	ble.n	8002cec <BSP_TS_GetState+0x238>
      {
        _x[index] = x[index];
 8002cbc:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002cbe:	005b      	lsls	r3, r3, #1
 8002cc0:	f107 0250 	add.w	r2, r7, #80	; 0x50
 8002cc4:	4413      	add	r3, r2
 8002cc6:	f833 3c18 	ldrh.w	r3, [r3, #-24]
 8002cca:	4619      	mov	r1, r3
 8002ccc:	4a1a      	ldr	r2, [pc, #104]	; (8002d38 <BSP_TS_GetState+0x284>)
 8002cce:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002cd0:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
        _y[index] = y[index];
 8002cd4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002cd6:	005b      	lsls	r3, r3, #1
 8002cd8:	f107 0250 	add.w	r2, r7, #80	; 0x50
 8002cdc:	4413      	add	r3, r2
 8002cde:	f833 3c24 	ldrh.w	r3, [r3, #-36]
 8002ce2:	4619      	mov	r1, r3
 8002ce4:	4a15      	ldr	r2, [pc, #84]	; (8002d3c <BSP_TS_GetState+0x288>)
 8002ce6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002ce8:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
      }

      if(I2cAddress == FT5336_I2C_SLAVE_ADDRESS)
 8002cec:	4b10      	ldr	r3, [pc, #64]	; (8002d30 <BSP_TS_GetState+0x27c>)
 8002cee:	781b      	ldrb	r3, [r3, #0]
 8002cf0:	2b70      	cmp	r3, #112	; 0x70
 8002cf2:	d125      	bne.n	8002d40 <BSP_TS_GetState+0x28c>
      {
        TS_State->touchX[index] = x[index];
 8002cf4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002cf6:	005b      	lsls	r3, r3, #1
 8002cf8:	f107 0250 	add.w	r2, r7, #80	; 0x50
 8002cfc:	4413      	add	r3, r2
 8002cfe:	f833 1c18 	ldrh.w	r1, [r3, #-24]
 8002d02:	687a      	ldr	r2, [r7, #4]
 8002d04:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002d06:	005b      	lsls	r3, r3, #1
 8002d08:	4413      	add	r3, r2
 8002d0a:	460a      	mov	r2, r1
 8002d0c:	805a      	strh	r2, [r3, #2]
        TS_State->touchY[index] = y[index];
 8002d0e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002d10:	005b      	lsls	r3, r3, #1
 8002d12:	f107 0250 	add.w	r2, r7, #80	; 0x50
 8002d16:	4413      	add	r3, r2
 8002d18:	f833 1c24 	ldrh.w	r1, [r3, #-36]
 8002d1c:	687a      	ldr	r2, [r7, #4]
 8002d1e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002d20:	3304      	adds	r3, #4
 8002d22:	005b      	lsls	r3, r3, #1
 8002d24:	4413      	add	r3, r2
 8002d26:	460a      	mov	r2, r1
 8002d28:	809a      	strh	r2, [r3, #4]
 8002d2a:	e02c      	b.n	8002d86 <BSP_TS_GetState+0x2d2>
 8002d2c:	2000028c 	.word	0x2000028c
 8002d30:	20000295 	.word	0x20000295
 8002d34:	20000294 	.word	0x20000294
 8002d38:	20000298 	.word	0x20000298
 8002d3c:	200002ac 	.word	0x200002ac
      }
      else
      {
        /* 2^12 = 4096 : indexes are expressed on a dynamic of 4096 */
        TS_State->touchX[index] = (tsXBoundary * _x[index]) >> 12;
 8002d40:	4b42      	ldr	r3, [pc, #264]	; (8002e4c <BSP_TS_GetState+0x398>)
 8002d42:	881b      	ldrh	r3, [r3, #0]
 8002d44:	4619      	mov	r1, r3
 8002d46:	4a42      	ldr	r2, [pc, #264]	; (8002e50 <BSP_TS_GetState+0x39c>)
 8002d48:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002d4a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002d4e:	fb03 f301 	mul.w	r3, r3, r1
 8002d52:	0b1b      	lsrs	r3, r3, #12
 8002d54:	b299      	uxth	r1, r3
 8002d56:	687a      	ldr	r2, [r7, #4]
 8002d58:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002d5a:	005b      	lsls	r3, r3, #1
 8002d5c:	4413      	add	r3, r2
 8002d5e:	460a      	mov	r2, r1
 8002d60:	805a      	strh	r2, [r3, #2]
        TS_State->touchY[index] = (tsYBoundary * _y[index]) >> 12;
 8002d62:	4b3c      	ldr	r3, [pc, #240]	; (8002e54 <BSP_TS_GetState+0x3a0>)
 8002d64:	881b      	ldrh	r3, [r3, #0]
 8002d66:	4619      	mov	r1, r3
 8002d68:	4a3b      	ldr	r2, [pc, #236]	; (8002e58 <BSP_TS_GetState+0x3a4>)
 8002d6a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002d6c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002d70:	fb03 f301 	mul.w	r3, r3, r1
 8002d74:	0b1b      	lsrs	r3, r3, #12
 8002d76:	b299      	uxth	r1, r3
 8002d78:	687a      	ldr	r2, [r7, #4]
 8002d7a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002d7c:	3304      	adds	r3, #4
 8002d7e:	005b      	lsls	r3, r3, #1
 8002d80:	4413      	add	r3, r2
 8002d82:	460a      	mov	r2, r1
 8002d84:	809a      	strh	r2, [r3, #4]
      }

#if (TS_MULTI_TOUCH_SUPPORTED == 1)

      /* Get touch info related to the current touch */
      ft5336_TS_GetTouchInfo(I2cAddress, index, &weight, &area, &event);
 8002d86:	4b35      	ldr	r3, [pc, #212]	; (8002e5c <BSP_TS_GetState+0x3a8>)
 8002d88:	781b      	ldrb	r3, [r3, #0]
 8002d8a:	b298      	uxth	r0, r3
 8002d8c:	f107 010c 	add.w	r1, r7, #12
 8002d90:	f107 0210 	add.w	r2, r7, #16
 8002d94:	f107 0308 	add.w	r3, r7, #8
 8002d98:	9300      	str	r3, [sp, #0]
 8002d9a:	460b      	mov	r3, r1
 8002d9c:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 8002d9e:	f7fe f96b 	bl	8001078 <ft5336_TS_GetTouchInfo>

      /* Update TS_State structure */
      TS_State->touchWeight[index] = weight;
 8002da2:	693b      	ldr	r3, [r7, #16]
 8002da4:	b2d9      	uxtb	r1, r3
 8002da6:	687a      	ldr	r2, [r7, #4]
 8002da8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002daa:	4413      	add	r3, r2
 8002dac:	3316      	adds	r3, #22
 8002dae:	460a      	mov	r2, r1
 8002db0:	701a      	strb	r2, [r3, #0]
      TS_State->touchArea[index]   = area;
 8002db2:	68fb      	ldr	r3, [r7, #12]
 8002db4:	b2d9      	uxtb	r1, r3
 8002db6:	687a      	ldr	r2, [r7, #4]
 8002db8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002dba:	4413      	add	r3, r2
 8002dbc:	3320      	adds	r3, #32
 8002dbe:	460a      	mov	r2, r1
 8002dc0:	701a      	strb	r2, [r3, #0]

      /* Remap touch event */
      switch(event)
 8002dc2:	68bb      	ldr	r3, [r7, #8]
 8002dc4:	2b03      	cmp	r3, #3
 8002dc6:	d827      	bhi.n	8002e18 <BSP_TS_GetState+0x364>
 8002dc8:	a201      	add	r2, pc, #4	; (adr r2, 8002dd0 <BSP_TS_GetState+0x31c>)
 8002dca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002dce:	bf00      	nop
 8002dd0:	08002de1 	.word	0x08002de1
 8002dd4:	08002def 	.word	0x08002def
 8002dd8:	08002dfd 	.word	0x08002dfd
 8002ddc:	08002e0b 	.word	0x08002e0b
      {
        case FT5336_TOUCH_EVT_FLAG_PRESS_DOWN	:
          TS_State->touchEventId[index] = TOUCH_EVENT_PRESS_DOWN;
 8002de0:	687a      	ldr	r2, [r7, #4]
 8002de2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002de4:	4413      	add	r3, r2
 8002de6:	331b      	adds	r3, #27
 8002de8:	2201      	movs	r2, #1
 8002dea:	701a      	strb	r2, [r3, #0]
          break;
 8002dec:	e018      	b.n	8002e20 <BSP_TS_GetState+0x36c>
        case FT5336_TOUCH_EVT_FLAG_LIFT_UP :
          TS_State->touchEventId[index] = TOUCH_EVENT_LIFT_UP;
 8002dee:	687a      	ldr	r2, [r7, #4]
 8002df0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002df2:	4413      	add	r3, r2
 8002df4:	331b      	adds	r3, #27
 8002df6:	2202      	movs	r2, #2
 8002df8:	701a      	strb	r2, [r3, #0]
          break;
 8002dfa:	e011      	b.n	8002e20 <BSP_TS_GetState+0x36c>
        case FT5336_TOUCH_EVT_FLAG_CONTACT :
          TS_State->touchEventId[index] = TOUCH_EVENT_CONTACT;
 8002dfc:	687a      	ldr	r2, [r7, #4]
 8002dfe:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002e00:	4413      	add	r3, r2
 8002e02:	331b      	adds	r3, #27
 8002e04:	2203      	movs	r2, #3
 8002e06:	701a      	strb	r2, [r3, #0]
          break;
 8002e08:	e00a      	b.n	8002e20 <BSP_TS_GetState+0x36c>
        case FT5336_TOUCH_EVT_FLAG_NO_EVENT :
          TS_State->touchEventId[index] = TOUCH_EVENT_NO_EVT;
 8002e0a:	687a      	ldr	r2, [r7, #4]
 8002e0c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002e0e:	4413      	add	r3, r2
 8002e10:	331b      	adds	r3, #27
 8002e12:	2200      	movs	r2, #0
 8002e14:	701a      	strb	r2, [r3, #0]
          break;
 8002e16:	e003      	b.n	8002e20 <BSP_TS_GetState+0x36c>
        default :
          ts_status = TS_ERROR;
 8002e18:	2301      	movs	r3, #1
 8002e1a:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
          break;
 8002e1e:	bf00      	nop
    for(index=0; index < TS_State->touchDetected; index++)
 8002e20:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002e22:	3301      	adds	r3, #1
 8002e24:	64bb      	str	r3, [r7, #72]	; 0x48
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	781b      	ldrb	r3, [r3, #0]
 8002e2a:	461a      	mov	r2, r3
 8002e2c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002e2e:	4293      	cmp	r3, r2
 8002e30:	f4ff ae61 	bcc.w	8002af6 <BSP_TS_GetState+0x42>

    } /* of for(index=0; index < TS_State->touchDetected; index++) */

#if (TS_MULTI_TOUCH_SUPPORTED == 1)
    /* Get gesture Id */
    ts_status = BSP_TS_Get_GestureId(TS_State);
 8002e34:	6878      	ldr	r0, [r7, #4]
 8002e36:	f000 f813 	bl	8002e60 <BSP_TS_Get_GestureId>
 8002e3a:	4603      	mov	r3, r0
 8002e3c:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
#endif /* TS_MULTI_TOUCH_SUPPORTED == 1 */

  } /* end of if(TS_State->touchDetected != 0) */

  return (ts_status);
 8002e40:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
}
 8002e44:	4618      	mov	r0, r3
 8002e46:	3754      	adds	r7, #84	; 0x54
 8002e48:	46bd      	mov	sp, r7
 8002e4a:	bd90      	pop	{r4, r7, pc}
 8002e4c:	20000290 	.word	0x20000290
 8002e50:	20000298 	.word	0x20000298
 8002e54:	20000292 	.word	0x20000292
 8002e58:	200002ac 	.word	0x200002ac
 8002e5c:	20000295 	.word	0x20000295

08002e60 <BSP_TS_Get_GestureId>:
  * @brief  Update gesture Id following a touch detected.
  * @param  TS_State: Pointer to touch screen current state structure
  * @retval TS_OK if all initializations are OK. Other value if error.
  */
uint8_t BSP_TS_Get_GestureId(TS_StateTypeDef *TS_State)
{
 8002e60:	b580      	push	{r7, lr}
 8002e62:	b084      	sub	sp, #16
 8002e64:	af00      	add	r7, sp, #0
 8002e66:	6078      	str	r0, [r7, #4]
  uint32_t gestureId = 0;
 8002e68:	2300      	movs	r3, #0
 8002e6a:	60bb      	str	r3, [r7, #8]
  uint8_t  ts_status = TS_OK;
 8002e6c:	2300      	movs	r3, #0
 8002e6e:	73fb      	strb	r3, [r7, #15]

  /* Get gesture Id */
  ft5336_TS_GetGestureID(I2cAddress, &gestureId);
 8002e70:	4b1f      	ldr	r3, [pc, #124]	; (8002ef0 <BSP_TS_Get_GestureId+0x90>)
 8002e72:	781b      	ldrb	r3, [r3, #0]
 8002e74:	b29b      	uxth	r3, r3
 8002e76:	f107 0208 	add.w	r2, r7, #8
 8002e7a:	4611      	mov	r1, r2
 8002e7c:	4618      	mov	r0, r3
 8002e7e:	f7fe f8e2 	bl	8001046 <ft5336_TS_GetGestureID>

  /* Remap gesture Id to a TS_GestureIdTypeDef value */
  switch(gestureId)
 8002e82:	68bb      	ldr	r3, [r7, #8]
 8002e84:	2b18      	cmp	r3, #24
 8002e86:	d01b      	beq.n	8002ec0 <BSP_TS_Get_GestureId+0x60>
 8002e88:	2b18      	cmp	r3, #24
 8002e8a:	d806      	bhi.n	8002e9a <BSP_TS_Get_GestureId+0x3a>
 8002e8c:	2b10      	cmp	r3, #16
 8002e8e:	d00f      	beq.n	8002eb0 <BSP_TS_Get_GestureId+0x50>
 8002e90:	2b14      	cmp	r3, #20
 8002e92:	d011      	beq.n	8002eb8 <BSP_TS_Get_GestureId+0x58>
 8002e94:	2b00      	cmp	r3, #0
 8002e96:	d007      	beq.n	8002ea8 <BSP_TS_Get_GestureId+0x48>
 8002e98:	e022      	b.n	8002ee0 <BSP_TS_Get_GestureId+0x80>
 8002e9a:	2b40      	cmp	r3, #64	; 0x40
 8002e9c:	d018      	beq.n	8002ed0 <BSP_TS_Get_GestureId+0x70>
 8002e9e:	2b49      	cmp	r3, #73	; 0x49
 8002ea0:	d01a      	beq.n	8002ed8 <BSP_TS_Get_GestureId+0x78>
 8002ea2:	2b1c      	cmp	r3, #28
 8002ea4:	d010      	beq.n	8002ec8 <BSP_TS_Get_GestureId+0x68>
 8002ea6:	e01b      	b.n	8002ee0 <BSP_TS_Get_GestureId+0x80>
  {
    case FT5336_GEST_ID_NO_GESTURE :
      TS_State->gestureId = GEST_ID_NO_GESTURE;
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	2200      	movs	r2, #0
 8002eac:	629a      	str	r2, [r3, #40]	; 0x28
      break;
 8002eae:	e01a      	b.n	8002ee6 <BSP_TS_Get_GestureId+0x86>
    case FT5336_GEST_ID_MOVE_UP :
      TS_State->gestureId = GEST_ID_MOVE_UP;
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	2201      	movs	r2, #1
 8002eb4:	629a      	str	r2, [r3, #40]	; 0x28
      break;
 8002eb6:	e016      	b.n	8002ee6 <BSP_TS_Get_GestureId+0x86>
    case FT5336_GEST_ID_MOVE_RIGHT :
      TS_State->gestureId = GEST_ID_MOVE_RIGHT;
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	2202      	movs	r2, #2
 8002ebc:	629a      	str	r2, [r3, #40]	; 0x28
      break;
 8002ebe:	e012      	b.n	8002ee6 <BSP_TS_Get_GestureId+0x86>
    case FT5336_GEST_ID_MOVE_DOWN :
      TS_State->gestureId = GEST_ID_MOVE_DOWN;
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	2203      	movs	r2, #3
 8002ec4:	629a      	str	r2, [r3, #40]	; 0x28
      break;
 8002ec6:	e00e      	b.n	8002ee6 <BSP_TS_Get_GestureId+0x86>
    case FT5336_GEST_ID_MOVE_LEFT :
      TS_State->gestureId = GEST_ID_MOVE_LEFT;
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	2204      	movs	r2, #4
 8002ecc:	629a      	str	r2, [r3, #40]	; 0x28
      break;
 8002ece:	e00a      	b.n	8002ee6 <BSP_TS_Get_GestureId+0x86>
    case FT5336_GEST_ID_ZOOM_IN :
      TS_State->gestureId = GEST_ID_ZOOM_IN;
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	2205      	movs	r2, #5
 8002ed4:	629a      	str	r2, [r3, #40]	; 0x28
      break;
 8002ed6:	e006      	b.n	8002ee6 <BSP_TS_Get_GestureId+0x86>
    case FT5336_GEST_ID_ZOOM_OUT :
      TS_State->gestureId = GEST_ID_ZOOM_OUT;
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	2206      	movs	r2, #6
 8002edc:	629a      	str	r2, [r3, #40]	; 0x28
      break;
 8002ede:	e002      	b.n	8002ee6 <BSP_TS_Get_GestureId+0x86>
    default :
      ts_status = TS_ERROR;
 8002ee0:	2301      	movs	r3, #1
 8002ee2:	73fb      	strb	r3, [r7, #15]
      break;
 8002ee4:	bf00      	nop
  } /* of switch(gestureId) */

  return(ts_status);
 8002ee6:	7bfb      	ldrb	r3, [r7, #15]
}
 8002ee8:	4618      	mov	r0, r3
 8002eea:	3710      	adds	r7, #16
 8002eec:	46bd      	mov	sp, r7
 8002eee:	bd80      	pop	{r7, pc}
 8002ef0:	20000295 	.word	0x20000295

08002ef4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002ef4:	b580      	push	{r7, lr}
 8002ef6:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002ef8:	2003      	movs	r0, #3
 8002efa:	f000 ff57 	bl	8003dac <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002efe:	2000      	movs	r0, #0
 8002f00:	f000 f806 	bl	8002f10 <HAL_InitTick>
  
  /* Init the low level hardware */
  HAL_MspInit();
 8002f04:	f009 f8dc 	bl	800c0c0 <HAL_MspInit>
  
  /* Return function status */
  return HAL_OK;
 8002f08:	2300      	movs	r3, #0
}
 8002f0a:	4618      	mov	r0, r3
 8002f0c:	bd80      	pop	{r7, pc}
	...

08002f10 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002f10:	b580      	push	{r7, lr}
 8002f12:	b082      	sub	sp, #8
 8002f14:	af00      	add	r7, sp, #0
 8002f16:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002f18:	4b12      	ldr	r3, [pc, #72]	; (8002f64 <HAL_InitTick+0x54>)
 8002f1a:	681a      	ldr	r2, [r3, #0]
 8002f1c:	4b12      	ldr	r3, [pc, #72]	; (8002f68 <HAL_InitTick+0x58>)
 8002f1e:	781b      	ldrb	r3, [r3, #0]
 8002f20:	4619      	mov	r1, r3
 8002f22:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002f26:	fbb3 f3f1 	udiv	r3, r3, r1
 8002f2a:	fbb2 f3f3 	udiv	r3, r2, r3
 8002f2e:	4618      	mov	r0, r3
 8002f30:	f000 ff71 	bl	8003e16 <HAL_SYSTICK_Config>
 8002f34:	4603      	mov	r3, r0
 8002f36:	2b00      	cmp	r3, #0
 8002f38:	d001      	beq.n	8002f3e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002f3a:	2301      	movs	r3, #1
 8002f3c:	e00e      	b.n	8002f5c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	2b0f      	cmp	r3, #15
 8002f42:	d80a      	bhi.n	8002f5a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002f44:	2200      	movs	r2, #0
 8002f46:	6879      	ldr	r1, [r7, #4]
 8002f48:	f04f 30ff 	mov.w	r0, #4294967295
 8002f4c:	f000 ff39 	bl	8003dc2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002f50:	4a06      	ldr	r2, [pc, #24]	; (8002f6c <HAL_InitTick+0x5c>)
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002f56:	2300      	movs	r3, #0
 8002f58:	e000      	b.n	8002f5c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002f5a:	2301      	movs	r3, #1
}
 8002f5c:	4618      	mov	r0, r3
 8002f5e:	3708      	adds	r7, #8
 8002f60:	46bd      	mov	sp, r7
 8002f62:	bd80      	pop	{r7, pc}
 8002f64:	200000ac 	.word	0x200000ac
 8002f68:	20000048 	.word	0x20000048
 8002f6c:	20000044 	.word	0x20000044

08002f70 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002f70:	b480      	push	{r7}
 8002f72:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002f74:	4b06      	ldr	r3, [pc, #24]	; (8002f90 <HAL_IncTick+0x20>)
 8002f76:	781b      	ldrb	r3, [r3, #0]
 8002f78:	461a      	mov	r2, r3
 8002f7a:	4b06      	ldr	r3, [pc, #24]	; (8002f94 <HAL_IncTick+0x24>)
 8002f7c:	681b      	ldr	r3, [r3, #0]
 8002f7e:	4413      	add	r3, r2
 8002f80:	4a04      	ldr	r2, [pc, #16]	; (8002f94 <HAL_IncTick+0x24>)
 8002f82:	6013      	str	r3, [r2, #0]
}
 8002f84:	bf00      	nop
 8002f86:	46bd      	mov	sp, r7
 8002f88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f8c:	4770      	bx	lr
 8002f8e:	bf00      	nop
 8002f90:	20000048 	.word	0x20000048
 8002f94:	200003d0 	.word	0x200003d0

08002f98 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002f98:	b480      	push	{r7}
 8002f9a:	af00      	add	r7, sp, #0
  return uwTick;
 8002f9c:	4b03      	ldr	r3, [pc, #12]	; (8002fac <HAL_GetTick+0x14>)
 8002f9e:	681b      	ldr	r3, [r3, #0]
}
 8002fa0:	4618      	mov	r0, r3
 8002fa2:	46bd      	mov	sp, r7
 8002fa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fa8:	4770      	bx	lr
 8002faa:	bf00      	nop
 8002fac:	200003d0 	.word	0x200003d0

08002fb0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002fb0:	b580      	push	{r7, lr}
 8002fb2:	b084      	sub	sp, #16
 8002fb4:	af00      	add	r7, sp, #0
 8002fb6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002fb8:	f7ff ffee 	bl	8002f98 <HAL_GetTick>
 8002fbc:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002fc2:	68fb      	ldr	r3, [r7, #12]
 8002fc4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002fc8:	d005      	beq.n	8002fd6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002fca:	4b09      	ldr	r3, [pc, #36]	; (8002ff0 <HAL_Delay+0x40>)
 8002fcc:	781b      	ldrb	r3, [r3, #0]
 8002fce:	461a      	mov	r2, r3
 8002fd0:	68fb      	ldr	r3, [r7, #12]
 8002fd2:	4413      	add	r3, r2
 8002fd4:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002fd6:	bf00      	nop
 8002fd8:	f7ff ffde 	bl	8002f98 <HAL_GetTick>
 8002fdc:	4602      	mov	r2, r0
 8002fde:	68bb      	ldr	r3, [r7, #8]
 8002fe0:	1ad3      	subs	r3, r2, r3
 8002fe2:	68fa      	ldr	r2, [r7, #12]
 8002fe4:	429a      	cmp	r2, r3
 8002fe6:	d8f7      	bhi.n	8002fd8 <HAL_Delay+0x28>
  {
  }
}
 8002fe8:	bf00      	nop
 8002fea:	3710      	adds	r7, #16
 8002fec:	46bd      	mov	sp, r7
 8002fee:	bd80      	pop	{r7, pc}
 8002ff0:	20000048 	.word	0x20000048

08002ff4 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002ff4:	b580      	push	{r7, lr}
 8002ff6:	b084      	sub	sp, #16
 8002ff8:	af00      	add	r7, sp, #0
 8002ffa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002ffc:	2300      	movs	r3, #0
 8002ffe:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	2b00      	cmp	r3, #0
 8003004:	d101      	bne.n	800300a <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8003006:	2301      	movs	r3, #1
 8003008:	e031      	b.n	800306e <HAL_ADC_Init+0x7a>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if(hadc->State == HAL_ADC_STATE_RESET)
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800300e:	2b00      	cmp	r3, #0
 8003010:	d109      	bne.n	8003026 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8003012:	6878      	ldr	r0, [r7, #4]
 8003014:	f009 f878 	bl	800c108 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	2200      	movs	r2, #0
 800301c:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	2200      	movs	r2, #0
 8003022:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800302a:	f003 0310 	and.w	r3, r3, #16
 800302e:	2b00      	cmp	r3, #0
 8003030:	d116      	bne.n	8003060 <HAL_ADC_Init+0x6c>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003036:	4b10      	ldr	r3, [pc, #64]	; (8003078 <HAL_ADC_Init+0x84>)
 8003038:	4013      	ands	r3, r2
 800303a:	f043 0202 	orr.w	r2, r3, #2
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8003042:	6878      	ldr	r0, [r7, #4]
 8003044:	f000 fc5c 	bl	8003900 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	2200      	movs	r2, #0
 800304c:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003052:	f023 0303 	bic.w	r3, r3, #3
 8003056:	f043 0201 	orr.w	r2, r3, #1
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	641a      	str	r2, [r3, #64]	; 0x40
 800305e:	e001      	b.n	8003064 <HAL_ADC_Init+0x70>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8003060:	2301      	movs	r3, #1
 8003062:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	2200      	movs	r2, #0
 8003068:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 800306c:	7bfb      	ldrb	r3, [r7, #15]
}
 800306e:	4618      	mov	r0, r3
 8003070:	3710      	adds	r7, #16
 8003072:	46bd      	mov	sp, r7
 8003074:	bd80      	pop	{r7, pc}
 8003076:	bf00      	nop
 8003078:	ffffeefd 	.word	0xffffeefd

0800307c <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 800307c:	b480      	push	{r7}
 800307e:	b085      	sub	sp, #20
 8003080:	af00      	add	r7, sp, #0
 8003082:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0;
 8003084:	2300      	movs	r3, #0
 8003086:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800308e:	2b01      	cmp	r3, #1
 8003090:	d101      	bne.n	8003096 <HAL_ADC_Start+0x1a>
 8003092:	2302      	movs	r3, #2
 8003094:	e0a0      	b.n	80031d8 <HAL_ADC_Start+0x15c>
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	2201      	movs	r2, #1
 800309a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	681b      	ldr	r3, [r3, #0]
 80030a2:	689b      	ldr	r3, [r3, #8]
 80030a4:	f003 0301 	and.w	r3, r3, #1
 80030a8:	2b01      	cmp	r3, #1
 80030aa:	d018      	beq.n	80030de <HAL_ADC_Start+0x62>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	681b      	ldr	r3, [r3, #0]
 80030b0:	689a      	ldr	r2, [r3, #8]
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	681b      	ldr	r3, [r3, #0]
 80030b6:	f042 0201 	orr.w	r2, r2, #1
 80030ba:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000));
 80030bc:	4b49      	ldr	r3, [pc, #292]	; (80031e4 <HAL_ADC_Start+0x168>)
 80030be:	681b      	ldr	r3, [r3, #0]
 80030c0:	4a49      	ldr	r2, [pc, #292]	; (80031e8 <HAL_ADC_Start+0x16c>)
 80030c2:	fba2 2303 	umull	r2, r3, r2, r3
 80030c6:	0c9a      	lsrs	r2, r3, #18
 80030c8:	4613      	mov	r3, r2
 80030ca:	005b      	lsls	r3, r3, #1
 80030cc:	4413      	add	r3, r2
 80030ce:	60fb      	str	r3, [r7, #12]
    while(counter != 0)
 80030d0:	e002      	b.n	80030d8 <HAL_ADC_Start+0x5c>
    {
      counter--;
 80030d2:	68fb      	ldr	r3, [r7, #12]
 80030d4:	3b01      	subs	r3, #1
 80030d6:	60fb      	str	r3, [r7, #12]
    while(counter != 0)
 80030d8:	68fb      	ldr	r3, [r7, #12]
 80030da:	2b00      	cmp	r3, #0
 80030dc:	d1f9      	bne.n	80030d2 <HAL_ADC_Start+0x56>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	681b      	ldr	r3, [r3, #0]
 80030e2:	689b      	ldr	r3, [r3, #8]
 80030e4:	f003 0301 	and.w	r3, r3, #1
 80030e8:	2b01      	cmp	r3, #1
 80030ea:	d174      	bne.n	80031d6 <HAL_ADC_Start+0x15a>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80030f0:	4b3e      	ldr	r3, [pc, #248]	; (80031ec <HAL_ADC_Start+0x170>)
 80030f2:	4013      	ands	r3, r2
 80030f4:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	681b      	ldr	r3, [r3, #0]
 8003100:	685b      	ldr	r3, [r3, #4]
 8003102:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003106:	2b00      	cmp	r3, #0
 8003108:	d007      	beq.n	800311a <HAL_ADC_Start+0x9e>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800310e:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8003112:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800311e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003122:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003126:	d106      	bne.n	8003136 <HAL_ADC_Start+0xba>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800312c:	f023 0206 	bic.w	r2, r3, #6
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	645a      	str	r2, [r3, #68]	; 0x44
 8003134:	e002      	b.n	800313c <HAL_ADC_Start+0xc0>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	2200      	movs	r2, #0
 800313a:	645a      	str	r2, [r3, #68]	; 0x44
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	2200      	movs	r2, #0
 8003140:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	681b      	ldr	r3, [r3, #0]
 8003148:	f06f 0222 	mvn.w	r2, #34	; 0x22
 800314c:	601a      	str	r2, [r3, #0]
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(ADC->CCR, ADC_CCR_MULTI))
 800314e:	4b28      	ldr	r3, [pc, #160]	; (80031f0 <HAL_ADC_Start+0x174>)
 8003150:	685b      	ldr	r3, [r3, #4]
 8003152:	f003 031f 	and.w	r3, r3, #31
 8003156:	2b00      	cmp	r3, #0
 8003158:	d10f      	bne.n	800317a <HAL_ADC_Start+0xfe>
    {
      /* if no external trigger present enable software conversion of regular channels */
      if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	681b      	ldr	r3, [r3, #0]
 800315e:	689b      	ldr	r3, [r3, #8]
 8003160:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8003164:	2b00      	cmp	r3, #0
 8003166:	d136      	bne.n	80031d6 <HAL_ADC_Start+0x15a>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	681b      	ldr	r3, [r3, #0]
 800316c:	689a      	ldr	r2, [r3, #8]
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	681b      	ldr	r3, [r3, #0]
 8003172:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8003176:	609a      	str	r2, [r3, #8]
 8003178:	e02d      	b.n	80031d6 <HAL_ADC_Start+0x15a>
      }
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	681b      	ldr	r3, [r3, #0]
 800317e:	4a1d      	ldr	r2, [pc, #116]	; (80031f4 <HAL_ADC_Start+0x178>)
 8003180:	4293      	cmp	r3, r2
 8003182:	d10e      	bne.n	80031a2 <HAL_ADC_Start+0x126>
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	681b      	ldr	r3, [r3, #0]
 8003188:	689b      	ldr	r3, [r3, #8]
 800318a:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800318e:	2b00      	cmp	r3, #0
 8003190:	d107      	bne.n	80031a2 <HAL_ADC_Start+0x126>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	681b      	ldr	r3, [r3, #0]
 8003196:	689a      	ldr	r2, [r3, #8]
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	681b      	ldr	r3, [r3, #0]
 800319c:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 80031a0:	609a      	str	r2, [r3, #8]
      }

      /* if dual mode is selected, ADC3 works independently. */
      /* check if the mode selected is not triple */
      if( HAL_IS_BIT_CLR(ADC->CCR, ADC_CCR_MULTI_4) )
 80031a2:	4b13      	ldr	r3, [pc, #76]	; (80031f0 <HAL_ADC_Start+0x174>)
 80031a4:	685b      	ldr	r3, [r3, #4]
 80031a6:	f003 0310 	and.w	r3, r3, #16
 80031aa:	2b00      	cmp	r3, #0
 80031ac:	d113      	bne.n	80031d6 <HAL_ADC_Start+0x15a>
      {
        /* if instance of handle correspond to ADC3 and no external trigger present enable software conversion of regular channels */
        if((hadc->Instance == ADC3) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	681b      	ldr	r3, [r3, #0]
 80031b2:	4a11      	ldr	r2, [pc, #68]	; (80031f8 <HAL_ADC_Start+0x17c>)
 80031b4:	4293      	cmp	r3, r2
 80031b6:	d10e      	bne.n	80031d6 <HAL_ADC_Start+0x15a>
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	681b      	ldr	r3, [r3, #0]
 80031bc:	689b      	ldr	r3, [r3, #8]
 80031be:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80031c2:	2b00      	cmp	r3, #0
 80031c4:	d107      	bne.n	80031d6 <HAL_ADC_Start+0x15a>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	681b      	ldr	r3, [r3, #0]
 80031ca:	689a      	ldr	r2, [r3, #8]
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	681b      	ldr	r3, [r3, #0]
 80031d0:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 80031d4:	609a      	str	r2, [r3, #8]
      }
    }
  }
  
  /* Return function status */
  return HAL_OK;
 80031d6:	2300      	movs	r3, #0
}
 80031d8:	4618      	mov	r0, r3
 80031da:	3714      	adds	r7, #20
 80031dc:	46bd      	mov	sp, r7
 80031de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031e2:	4770      	bx	lr
 80031e4:	200000ac 	.word	0x200000ac
 80031e8:	431bde83 	.word	0x431bde83
 80031ec:	fffff8fe 	.word	0xfffff8fe
 80031f0:	40012300 	.word	0x40012300
 80031f4:	40012000 	.word	0x40012000
 80031f8:	40012200 	.word	0x40012200

080031fc <HAL_ADC_IRQHandler>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef* hadc)
{
 80031fc:	b580      	push	{r7, lr}
 80031fe:	b084      	sub	sp, #16
 8003200:	af00      	add	r7, sp, #0
 8003202:	6078      	str	r0, [r7, #4]
  uint32_t tmp1 = 0, tmp2 = 0;
 8003204:	2300      	movs	r3, #0
 8003206:	60fb      	str	r3, [r7, #12]
 8003208:	2300      	movs	r3, #0
 800320a:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_LENGTH(hadc->Init.NbrOfConversion));
  assert_param(IS_ADC_EOCSelection(hadc->Init.EOCSelection));
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC);
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	681b      	ldr	r3, [r3, #0]
 8003210:	681b      	ldr	r3, [r3, #0]
 8003212:	f003 0302 	and.w	r3, r3, #2
 8003216:	2b02      	cmp	r3, #2
 8003218:	bf0c      	ite	eq
 800321a:	2301      	moveq	r3, #1
 800321c:	2300      	movne	r3, #0
 800321e:	b2db      	uxtb	r3, r3
 8003220:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOC);
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	681b      	ldr	r3, [r3, #0]
 8003226:	685b      	ldr	r3, [r3, #4]
 8003228:	f003 0320 	and.w	r3, r3, #32
 800322c:	2b20      	cmp	r3, #32
 800322e:	bf0c      	ite	eq
 8003230:	2301      	moveq	r3, #1
 8003232:	2300      	movne	r3, #0
 8003234:	b2db      	uxtb	r3, r3
 8003236:	60bb      	str	r3, [r7, #8]
  /* Check End of conversion flag for regular channels */
  if(tmp1 && tmp2)
 8003238:	68fb      	ldr	r3, [r7, #12]
 800323a:	2b00      	cmp	r3, #0
 800323c:	d049      	beq.n	80032d2 <HAL_ADC_IRQHandler+0xd6>
 800323e:	68bb      	ldr	r3, [r7, #8]
 8003240:	2b00      	cmp	r3, #0
 8003242:	d046      	beq.n	80032d2 <HAL_ADC_IRQHandler+0xd6>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003248:	f003 0310 	and.w	r3, r3, #16
 800324c:	2b00      	cmp	r3, #0
 800324e:	d105      	bne.n	800325c <HAL_ADC_IRQHandler+0x60>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003254:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F7, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	681b      	ldr	r3, [r3, #0]
 8003260:	689b      	ldr	r3, [r3, #8]
 8003262:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8003266:	2b00      	cmp	r3, #0
 8003268:	d12b      	bne.n	80032c2 <HAL_ADC_IRQHandler+0xc6>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	699b      	ldr	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800326e:	2b00      	cmp	r3, #0
 8003270:	d127      	bne.n	80032c2 <HAL_ADC_IRQHandler+0xc6>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	681b      	ldr	r3, [r3, #0]
 8003276:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003278:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800327c:	2b00      	cmp	r3, #0
 800327e:	d006      	beq.n	800328e <HAL_ADC_IRQHandler+0x92>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	681b      	ldr	r3, [r3, #0]
 8003284:	689b      	ldr	r3, [r3, #8]
 8003286:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 800328a:	2b00      	cmp	r3, #0
 800328c:	d119      	bne.n	80032c2 <HAL_ADC_IRQHandler+0xc6>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	681b      	ldr	r3, [r3, #0]
 8003292:	685a      	ldr	r2, [r3, #4]
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	681b      	ldr	r3, [r3, #0]
 8003298:	f022 0220 	bic.w	r2, r2, #32
 800329c:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80032a2:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80032ae:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80032b2:	2b00      	cmp	r3, #0
 80032b4:	d105      	bne.n	80032c2 <HAL_ADC_IRQHandler+0xc6>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80032ba:	f043 0201 	orr.w	r2, r3, #1
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 80032c2:	6878      	ldr	r0, [r7, #4]
 80032c4:	f008 fc04 	bl	800bad0 <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	681b      	ldr	r3, [r3, #0]
 80032cc:	f06f 0212 	mvn.w	r2, #18
 80032d0:	601a      	str	r2, [r3, #0]
  }
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOC);
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	681b      	ldr	r3, [r3, #0]
 80032d6:	681b      	ldr	r3, [r3, #0]
 80032d8:	f003 0304 	and.w	r3, r3, #4
 80032dc:	2b04      	cmp	r3, #4
 80032de:	bf0c      	ite	eq
 80032e0:	2301      	moveq	r3, #1
 80032e2:	2300      	movne	r3, #0
 80032e4:	b2db      	uxtb	r3, r3
 80032e6:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_JEOC);                               
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	681b      	ldr	r3, [r3, #0]
 80032ec:	685b      	ldr	r3, [r3, #4]
 80032ee:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80032f2:	2b80      	cmp	r3, #128	; 0x80
 80032f4:	bf0c      	ite	eq
 80032f6:	2301      	moveq	r3, #1
 80032f8:	2300      	movne	r3, #0
 80032fa:	b2db      	uxtb	r3, r3
 80032fc:	60bb      	str	r3, [r7, #8]
  /* Check End of conversion flag for injected channels */
  if(tmp1 && tmp2)
 80032fe:	68fb      	ldr	r3, [r7, #12]
 8003300:	2b00      	cmp	r3, #0
 8003302:	d057      	beq.n	80033b4 <HAL_ADC_IRQHandler+0x1b8>
 8003304:	68bb      	ldr	r3, [r7, #8]
 8003306:	2b00      	cmp	r3, #0
 8003308:	d054      	beq.n	80033b4 <HAL_ADC_IRQHandler+0x1b8>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800330e:	f003 0310 	and.w	r3, r3, #16
 8003312:	2b00      	cmp	r3, #0
 8003314:	d105      	bne.n	8003322 <HAL_ADC_IRQHandler+0x126>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800331a:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	641a      	str	r2, [r3, #64]	; 0x40

    /* Determine whether any further conversion upcoming on group injected  */
    /* by external trigger, scan sequence on going or by automatic injected */
    /* conversion from group regular (same conditions as group regular      */
    /* interruption disabling above).                                       */
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	681b      	ldr	r3, [r3, #0]
 8003326:	689b      	ldr	r3, [r3, #8]
 8003328:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 800332c:	2b00      	cmp	r3, #0
 800332e:	d139      	bne.n	80033a4 <HAL_ADC_IRQHandler+0x1a8>
       (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL) ||
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	681b      	ldr	r3, [r3, #0]
 8003334:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003336:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 800333a:	2b00      	cmp	r3, #0
 800333c:	d006      	beq.n	800334c <HAL_ADC_IRQHandler+0x150>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)) &&
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	681b      	ldr	r3, [r3, #0]
 8003342:	689b      	ldr	r3, [r3, #8]
 8003344:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL) ||
 8003348:	2b00      	cmp	r3, #0
 800334a:	d12b      	bne.n	80033a4 <HAL_ADC_IRQHandler+0x1a8>
       (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	681b      	ldr	r3, [r3, #0]
 8003350:	685b      	ldr	r3, [r3, #4]
 8003352:	f403 6380 	and.w	r3, r3, #1024	; 0x400
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)) &&
 8003356:	2b00      	cmp	r3, #0
 8003358:	d124      	bne.n	80033a4 <HAL_ADC_IRQHandler+0x1a8>
       (ADC_IS_SOFTWARE_START_REGULAR(hadc) &&
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	681b      	ldr	r3, [r3, #0]
 800335e:	689b      	ldr	r3, [r3, #8]
 8003360:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
       (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 8003364:	2b00      	cmp	r3, #0
 8003366:	d11d      	bne.n	80033a4 <HAL_ADC_IRQHandler+0x1a8>
       (hadc->Init.ContinuousConvMode == DISABLE))))
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	699b      	ldr	r3, [r3, #24]
       (ADC_IS_SOFTWARE_START_REGULAR(hadc) &&
 800336c:	2b00      	cmp	r3, #0
 800336e:	d119      	bne.n	80033a4 <HAL_ADC_IRQHandler+0x1a8>
    {
      /* Disable ADC end of single conversion interrupt on group injected */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	681b      	ldr	r3, [r3, #0]
 8003374:	685a      	ldr	r2, [r3, #4]
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	681b      	ldr	r3, [r3, #0]
 800337a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800337e:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);   
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003384:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	641a      	str	r2, [r3, #64]	; 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003390:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003394:	2b00      	cmp	r3, #0
 8003396:	d105      	bne.n	80033a4 <HAL_ADC_IRQHandler+0x1a8>
      { 
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800339c:	f043 0201 	orr.w	r2, r3, #1
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	641a      	str	r2, [r3, #64]	; 0x40

    /* Conversion complete callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->InjectedConvCpltCallback(hadc);
#else
      HAL_ADCEx_InjectedConvCpltCallback(hadc);
 80033a4:	6878      	ldr	r0, [r7, #4]
 80033a6:	f000 fc27 	bl	8003bf8 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	681b      	ldr	r3, [r3, #0]
 80033ae:	f06f 020c 	mvn.w	r2, #12
 80033b2:	601a      	str	r2, [r3, #0]
  }
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD);
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	681b      	ldr	r3, [r3, #0]
 80033b8:	681b      	ldr	r3, [r3, #0]
 80033ba:	f003 0301 	and.w	r3, r3, #1
 80033be:	2b01      	cmp	r3, #1
 80033c0:	bf0c      	ite	eq
 80033c2:	2301      	moveq	r3, #1
 80033c4:	2300      	movne	r3, #0
 80033c6:	b2db      	uxtb	r3, r3
 80033c8:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_AWD);                          
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	681b      	ldr	r3, [r3, #0]
 80033ce:	685b      	ldr	r3, [r3, #4]
 80033d0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80033d4:	2b40      	cmp	r3, #64	; 0x40
 80033d6:	bf0c      	ite	eq
 80033d8:	2301      	moveq	r3, #1
 80033da:	2300      	movne	r3, #0
 80033dc:	b2db      	uxtb	r3, r3
 80033de:	60bb      	str	r3, [r7, #8]
  /* Check Analog watchdog flag */
  if(tmp1 && tmp2)
 80033e0:	68fb      	ldr	r3, [r7, #12]
 80033e2:	2b00      	cmp	r3, #0
 80033e4:	d017      	beq.n	8003416 <HAL_ADC_IRQHandler+0x21a>
 80033e6:	68bb      	ldr	r3, [r7, #8]
 80033e8:	2b00      	cmp	r3, #0
 80033ea:	d014      	beq.n	8003416 <HAL_ADC_IRQHandler+0x21a>
  {
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD))
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	681b      	ldr	r3, [r3, #0]
 80033f0:	681b      	ldr	r3, [r3, #0]
 80033f2:	f003 0301 	and.w	r3, r3, #1
 80033f6:	2b01      	cmp	r3, #1
 80033f8:	d10d      	bne.n	8003416 <HAL_ADC_IRQHandler+0x21a>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033fe:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	641a      	str	r2, [r3, #64]	; 0x40
      
      /* Level out of window callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 8003406:	6878      	ldr	r0, [r7, #4]
 8003408:	f000 f932 	bl	8003670 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

      
      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	681b      	ldr	r3, [r3, #0]
 8003410:	f06f 0201 	mvn.w	r2, #1
 8003414:	601a      	str	r2, [r3, #0]
    }
  }
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_OVR);
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	681b      	ldr	r3, [r3, #0]
 800341a:	681b      	ldr	r3, [r3, #0]
 800341c:	f003 0320 	and.w	r3, r3, #32
 8003420:	2b20      	cmp	r3, #32
 8003422:	bf0c      	ite	eq
 8003424:	2301      	moveq	r3, #1
 8003426:	2300      	movne	r3, #0
 8003428:	b2db      	uxtb	r3, r3
 800342a:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_OVR);
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	681b      	ldr	r3, [r3, #0]
 8003430:	685b      	ldr	r3, [r3, #4]
 8003432:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8003436:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800343a:	bf0c      	ite	eq
 800343c:	2301      	moveq	r3, #1
 800343e:	2300      	movne	r3, #0
 8003440:	b2db      	uxtb	r3, r3
 8003442:	60bb      	str	r3, [r7, #8]
  /* Check Overrun flag */
  if(tmp1 && tmp2)
 8003444:	68fb      	ldr	r3, [r7, #12]
 8003446:	2b00      	cmp	r3, #0
 8003448:	d015      	beq.n	8003476 <HAL_ADC_IRQHandler+0x27a>
 800344a:	68bb      	ldr	r3, [r7, #8]
 800344c:	2b00      	cmp	r3, #0
 800344e:	d012      	beq.n	8003476 <HAL_ADC_IRQHandler+0x27a>
    /* Note: On STM32F7, ADC overrun can be set through other parameters    */
    /*       refer to description of parameter "EOCSelection" for more      */
    /*       details.                                                       */
    
    /* Set ADC error code to overrun */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003454:	f043 0202 	orr.w	r2, r3, #2
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	681b      	ldr	r3, [r3, #0]
 8003460:	f06f 0220 	mvn.w	r2, #32
 8003464:	601a      	str	r2, [r3, #0]
    
    /* Error callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 8003466:	6878      	ldr	r0, [r7, #4]
 8003468:	f000 f90c 	bl	8003684 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear the Overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	681b      	ldr	r3, [r3, #0]
 8003470:	f06f 0220 	mvn.w	r2, #32
 8003474:	601a      	str	r2, [r3, #0]
  }
}
 8003476:	bf00      	nop
 8003478:	3710      	adds	r7, #16
 800347a:	46bd      	mov	sp, r7
 800347c:	bd80      	pop	{r7, pc}
	...

08003480 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8003480:	b580      	push	{r7, lr}
 8003482:	b086      	sub	sp, #24
 8003484:	af00      	add	r7, sp, #0
 8003486:	60f8      	str	r0, [r7, #12]
 8003488:	60b9      	str	r1, [r7, #8]
 800348a:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0;
 800348c:	2300      	movs	r3, #0
 800348e:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8003490:	68fb      	ldr	r3, [r7, #12]
 8003492:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003496:	2b01      	cmp	r3, #1
 8003498:	d101      	bne.n	800349e <HAL_ADC_Start_DMA+0x1e>
 800349a:	2302      	movs	r3, #2
 800349c:	e0c7      	b.n	800362e <HAL_ADC_Start_DMA+0x1ae>
 800349e:	68fb      	ldr	r3, [r7, #12]
 80034a0:	2201      	movs	r2, #1
 80034a2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
     Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 80034a6:	68fb      	ldr	r3, [r7, #12]
 80034a8:	681b      	ldr	r3, [r3, #0]
 80034aa:	689b      	ldr	r3, [r3, #8]
 80034ac:	f003 0301 	and.w	r3, r3, #1
 80034b0:	2b01      	cmp	r3, #1
 80034b2:	d018      	beq.n	80034e6 <HAL_ADC_Start_DMA+0x66>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 80034b4:	68fb      	ldr	r3, [r7, #12]
 80034b6:	681b      	ldr	r3, [r3, #0]
 80034b8:	689a      	ldr	r2, [r3, #8]
 80034ba:	68fb      	ldr	r3, [r7, #12]
 80034bc:	681b      	ldr	r3, [r3, #0]
 80034be:	f042 0201 	orr.w	r2, r2, #1
 80034c2:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000));
 80034c4:	4b5c      	ldr	r3, [pc, #368]	; (8003638 <HAL_ADC_Start_DMA+0x1b8>)
 80034c6:	681b      	ldr	r3, [r3, #0]
 80034c8:	4a5c      	ldr	r2, [pc, #368]	; (800363c <HAL_ADC_Start_DMA+0x1bc>)
 80034ca:	fba2 2303 	umull	r2, r3, r2, r3
 80034ce:	0c9a      	lsrs	r2, r3, #18
 80034d0:	4613      	mov	r3, r2
 80034d2:	005b      	lsls	r3, r3, #1
 80034d4:	4413      	add	r3, r2
 80034d6:	617b      	str	r3, [r7, #20]
    while(counter != 0)
 80034d8:	e002      	b.n	80034e0 <HAL_ADC_Start_DMA+0x60>
    {
      counter--;
 80034da:	697b      	ldr	r3, [r7, #20]
 80034dc:	3b01      	subs	r3, #1
 80034de:	617b      	str	r3, [r7, #20]
    while(counter != 0)
 80034e0:	697b      	ldr	r3, [r7, #20]
 80034e2:	2b00      	cmp	r3, #0
 80034e4:	d1f9      	bne.n	80034da <HAL_ADC_Start_DMA+0x5a>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 80034e6:	68fb      	ldr	r3, [r7, #12]
 80034e8:	681b      	ldr	r3, [r3, #0]
 80034ea:	689b      	ldr	r3, [r3, #8]
 80034ec:	f003 0301 	and.w	r3, r3, #1
 80034f0:	2b01      	cmp	r3, #1
 80034f2:	f040 809b 	bne.w	800362c <HAL_ADC_Start_DMA+0x1ac>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 80034f6:	68fb      	ldr	r3, [r7, #12]
 80034f8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80034fa:	4b51      	ldr	r3, [pc, #324]	; (8003640 <HAL_ADC_Start_DMA+0x1c0>)
 80034fc:	4013      	ands	r3, r2
 80034fe:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8003502:	68fb      	ldr	r3, [r7, #12]
 8003504:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8003506:	68fb      	ldr	r3, [r7, #12]
 8003508:	681b      	ldr	r3, [r3, #0]
 800350a:	685b      	ldr	r3, [r3, #4]
 800350c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003510:	2b00      	cmp	r3, #0
 8003512:	d007      	beq.n	8003524 <HAL_ADC_Start_DMA+0xa4>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8003514:	68fb      	ldr	r3, [r7, #12]
 8003516:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003518:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 800351c:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8003520:	68fb      	ldr	r3, [r7, #12]
 8003522:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003524:	68fb      	ldr	r3, [r7, #12]
 8003526:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003528:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800352c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003530:	d106      	bne.n	8003540 <HAL_ADC_Start_DMA+0xc0>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8003532:	68fb      	ldr	r3, [r7, #12]
 8003534:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003536:	f023 0206 	bic.w	r2, r3, #6
 800353a:	68fb      	ldr	r3, [r7, #12]
 800353c:	645a      	str	r2, [r3, #68]	; 0x44
 800353e:	e002      	b.n	8003546 <HAL_ADC_Start_DMA+0xc6>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8003540:	68fb      	ldr	r3, [r7, #12]
 8003542:	2200      	movs	r2, #0
 8003544:	645a      	str	r2, [r3, #68]	; 0x44
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);   
 8003546:	68fb      	ldr	r3, [r7, #12]
 8003548:	2200      	movs	r2, #0
 800354a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 800354e:	68fb      	ldr	r3, [r7, #12]
 8003550:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003552:	4a3c      	ldr	r2, [pc, #240]	; (8003644 <HAL_ADC_Start_DMA+0x1c4>)
 8003554:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8003556:	68fb      	ldr	r3, [r7, #12]
 8003558:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800355a:	4a3b      	ldr	r2, [pc, #236]	; (8003648 <HAL_ADC_Start_DMA+0x1c8>)
 800355c:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 800355e:	68fb      	ldr	r3, [r7, #12]
 8003560:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003562:	4a3a      	ldr	r2, [pc, #232]	; (800364c <HAL_ADC_Start_DMA+0x1cc>)
 8003564:	64da      	str	r2, [r3, #76]	; 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8003566:	68fb      	ldr	r3, [r7, #12]
 8003568:	681b      	ldr	r3, [r3, #0]
 800356a:	f06f 0222 	mvn.w	r2, #34	; 0x22
 800356e:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8003570:	68fb      	ldr	r3, [r7, #12]
 8003572:	681b      	ldr	r3, [r3, #0]
 8003574:	685a      	ldr	r2, [r3, #4]
 8003576:	68fb      	ldr	r3, [r7, #12]
 8003578:	681b      	ldr	r3, [r3, #0]
 800357a:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 800357e:	605a      	str	r2, [r3, #4]
    
    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 8003580:	68fb      	ldr	r3, [r7, #12]
 8003582:	681b      	ldr	r3, [r3, #0]
 8003584:	689a      	ldr	r2, [r3, #8]
 8003586:	68fb      	ldr	r3, [r7, #12]
 8003588:	681b      	ldr	r3, [r3, #0]
 800358a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800358e:	609a      	str	r2, [r3, #8]
    
    /* Start the DMA channel */
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8003590:	68fb      	ldr	r3, [r7, #12]
 8003592:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8003594:	68fb      	ldr	r3, [r7, #12]
 8003596:	681b      	ldr	r3, [r3, #0]
 8003598:	334c      	adds	r3, #76	; 0x4c
 800359a:	4619      	mov	r1, r3
 800359c:	68ba      	ldr	r2, [r7, #8]
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	f000 fdc4 	bl	800412c <HAL_DMA_Start_IT>
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(ADC->CCR, ADC_CCR_MULTI))
 80035a4:	4b2a      	ldr	r3, [pc, #168]	; (8003650 <HAL_ADC_Start_DMA+0x1d0>)
 80035a6:	685b      	ldr	r3, [r3, #4]
 80035a8:	f003 031f 	and.w	r3, r3, #31
 80035ac:	2b00      	cmp	r3, #0
 80035ae:	d10f      	bne.n	80035d0 <HAL_ADC_Start_DMA+0x150>
    {
      /* if no external trigger present enable software conversion of regular channels */
      if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 80035b0:	68fb      	ldr	r3, [r7, #12]
 80035b2:	681b      	ldr	r3, [r3, #0]
 80035b4:	689b      	ldr	r3, [r3, #8]
 80035b6:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80035ba:	2b00      	cmp	r3, #0
 80035bc:	d136      	bne.n	800362c <HAL_ADC_Start_DMA+0x1ac>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80035be:	68fb      	ldr	r3, [r7, #12]
 80035c0:	681b      	ldr	r3, [r3, #0]
 80035c2:	689a      	ldr	r2, [r3, #8]
 80035c4:	68fb      	ldr	r3, [r7, #12]
 80035c6:	681b      	ldr	r3, [r3, #0]
 80035c8:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 80035cc:	609a      	str	r2, [r3, #8]
 80035ce:	e02d      	b.n	800362c <HAL_ADC_Start_DMA+0x1ac>
      }
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 80035d0:	68fb      	ldr	r3, [r7, #12]
 80035d2:	681b      	ldr	r3, [r3, #0]
 80035d4:	4a1f      	ldr	r2, [pc, #124]	; (8003654 <HAL_ADC_Start_DMA+0x1d4>)
 80035d6:	4293      	cmp	r3, r2
 80035d8:	d10e      	bne.n	80035f8 <HAL_ADC_Start_DMA+0x178>
 80035da:	68fb      	ldr	r3, [r7, #12]
 80035dc:	681b      	ldr	r3, [r3, #0]
 80035de:	689b      	ldr	r3, [r3, #8]
 80035e0:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80035e4:	2b00      	cmp	r3, #0
 80035e6:	d107      	bne.n	80035f8 <HAL_ADC_Start_DMA+0x178>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80035e8:	68fb      	ldr	r3, [r7, #12]
 80035ea:	681b      	ldr	r3, [r3, #0]
 80035ec:	689a      	ldr	r2, [r3, #8]
 80035ee:	68fb      	ldr	r3, [r7, #12]
 80035f0:	681b      	ldr	r3, [r3, #0]
 80035f2:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 80035f6:	609a      	str	r2, [r3, #8]
      }
      /* if dual mode is selected, ADC3 works independently. */
      /* check if the mode selected is not triple */
      if( HAL_IS_BIT_CLR(ADC->CCR, ADC_CCR_MULTI_4) )
 80035f8:	4b15      	ldr	r3, [pc, #84]	; (8003650 <HAL_ADC_Start_DMA+0x1d0>)
 80035fa:	685b      	ldr	r3, [r3, #4]
 80035fc:	f003 0310 	and.w	r3, r3, #16
 8003600:	2b00      	cmp	r3, #0
 8003602:	d113      	bne.n	800362c <HAL_ADC_Start_DMA+0x1ac>
      {
        /* if instance of handle correspond to ADC3 and  no external trigger present enable software conversion of regular channels */
        if((hadc->Instance == ADC3) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8003604:	68fb      	ldr	r3, [r7, #12]
 8003606:	681b      	ldr	r3, [r3, #0]
 8003608:	4a13      	ldr	r2, [pc, #76]	; (8003658 <HAL_ADC_Start_DMA+0x1d8>)
 800360a:	4293      	cmp	r3, r2
 800360c:	d10e      	bne.n	800362c <HAL_ADC_Start_DMA+0x1ac>
 800360e:	68fb      	ldr	r3, [r7, #12]
 8003610:	681b      	ldr	r3, [r3, #0]
 8003612:	689b      	ldr	r3, [r3, #8]
 8003614:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8003618:	2b00      	cmp	r3, #0
 800361a:	d107      	bne.n	800362c <HAL_ADC_Start_DMA+0x1ac>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 800361c:	68fb      	ldr	r3, [r7, #12]
 800361e:	681b      	ldr	r3, [r3, #0]
 8003620:	689a      	ldr	r2, [r3, #8]
 8003622:	68fb      	ldr	r3, [r7, #12]
 8003624:	681b      	ldr	r3, [r3, #0]
 8003626:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 800362a:	609a      	str	r2, [r3, #8]
      }
    }
  }
  
  /* Return function status */
  return HAL_OK;
 800362c:	2300      	movs	r3, #0
}
 800362e:	4618      	mov	r0, r3
 8003630:	3718      	adds	r7, #24
 8003632:	46bd      	mov	sp, r7
 8003634:	bd80      	pop	{r7, pc}
 8003636:	bf00      	nop
 8003638:	200000ac 	.word	0x200000ac
 800363c:	431bde83 	.word	0x431bde83
 8003640:	fffff8fe 	.word	0xfffff8fe
 8003644:	08003af5 	.word	0x08003af5
 8003648:	08003baf 	.word	0x08003baf
 800364c:	08003bcb 	.word	0x08003bcb
 8003650:	40012300 	.word	0x40012300
 8003654:	40012000 	.word	0x40012000
 8003658:	40012200 	.word	0x40012200

0800365c <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 800365c:	b480      	push	{r7}
 800365e:	b083      	sub	sp, #12
 8003660:	af00      	add	r7, sp, #0
 8003662:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 8003664:	bf00      	nop
 8003666:	370c      	adds	r7, #12
 8003668:	46bd      	mov	sp, r7
 800366a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800366e:	4770      	bx	lr

08003670 <HAL_ADC_LevelOutOfWindowCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef* hadc)
{
 8003670:	b480      	push	{r7}
 8003672:	b083      	sub	sp, #12
 8003674:	af00      	add	r7, sp, #0
 8003676:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_LevelOoutOfWindowCallback could be implemented in the user file
   */
}
 8003678:	bf00      	nop
 800367a:	370c      	adds	r7, #12
 800367c:	46bd      	mov	sp, r7
 800367e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003682:	4770      	bx	lr

08003684 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8003684:	b480      	push	{r7}
 8003686:	b083      	sub	sp, #12
 8003688:	af00      	add	r7, sp, #0
 800368a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 800368c:	bf00      	nop
 800368e:	370c      	adds	r7, #12
 8003690:	46bd      	mov	sp, r7
 8003692:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003696:	4770      	bx	lr

08003698 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8003698:	b480      	push	{r7}
 800369a:	b085      	sub	sp, #20
 800369c:	af00      	add	r7, sp, #0
 800369e:	6078      	str	r0, [r7, #4]
 80036a0:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0;
 80036a2:	2300      	movs	r3, #0
 80036a4:	60fb      	str	r3, [r7, #12]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80036ac:	2b01      	cmp	r3, #1
 80036ae:	d101      	bne.n	80036b4 <HAL_ADC_ConfigChannel+0x1c>
 80036b0:	2302      	movs	r3, #2
 80036b2:	e115      	b.n	80038e0 <HAL_ADC_ConfigChannel+0x248>
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	2201      	movs	r2, #1
 80036b8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
			
	/* if ADC_Channel_10 ... ADC_Channel_18 is selected */
	if (sConfig->Channel > ADC_CHANNEL_9)
 80036bc:	683b      	ldr	r3, [r7, #0]
 80036be:	681b      	ldr	r3, [r3, #0]
 80036c0:	2b09      	cmp	r3, #9
 80036c2:	d935      	bls.n	8003730 <HAL_ADC_ConfigChannel+0x98>
	{
		/* Clear the old sample time */
		hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	681b      	ldr	r3, [r3, #0]
 80036c8:	68d9      	ldr	r1, [r3, #12]
 80036ca:	683b      	ldr	r3, [r7, #0]
 80036cc:	681b      	ldr	r3, [r3, #0]
 80036ce:	b29b      	uxth	r3, r3
 80036d0:	461a      	mov	r2, r3
 80036d2:	4613      	mov	r3, r2
 80036d4:	005b      	lsls	r3, r3, #1
 80036d6:	4413      	add	r3, r2
 80036d8:	3b1e      	subs	r3, #30
 80036da:	2207      	movs	r2, #7
 80036dc:	fa02 f303 	lsl.w	r3, r2, r3
 80036e0:	43da      	mvns	r2, r3
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	681b      	ldr	r3, [r3, #0]
 80036e6:	400a      	ands	r2, r1
 80036e8:	60da      	str	r2, [r3, #12]

		if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80036ea:	683b      	ldr	r3, [r7, #0]
 80036ec:	681b      	ldr	r3, [r3, #0]
 80036ee:	4a7f      	ldr	r2, [pc, #508]	; (80038ec <HAL_ADC_ConfigChannel+0x254>)
 80036f0:	4293      	cmp	r3, r2
 80036f2:	d10a      	bne.n	800370a <HAL_ADC_ConfigChannel+0x72>
		{
			/* Set the new sample time */
			hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, ADC_CHANNEL_18);
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	681b      	ldr	r3, [r3, #0]
 80036f8:	68d9      	ldr	r1, [r3, #12]
 80036fa:	683b      	ldr	r3, [r7, #0]
 80036fc:	689b      	ldr	r3, [r3, #8]
 80036fe:	061a      	lsls	r2, r3, #24
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	681b      	ldr	r3, [r3, #0]
 8003704:	430a      	orrs	r2, r1
 8003706:	60da      	str	r2, [r3, #12]
 8003708:	e035      	b.n	8003776 <HAL_ADC_ConfigChannel+0xde>
		}
	  else
	  {	
		  /* Set the new sample time */
		  hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	681b      	ldr	r3, [r3, #0]
 800370e:	68d9      	ldr	r1, [r3, #12]
 8003710:	683b      	ldr	r3, [r7, #0]
 8003712:	689a      	ldr	r2, [r3, #8]
 8003714:	683b      	ldr	r3, [r7, #0]
 8003716:	681b      	ldr	r3, [r3, #0]
 8003718:	b29b      	uxth	r3, r3
 800371a:	4618      	mov	r0, r3
 800371c:	4603      	mov	r3, r0
 800371e:	005b      	lsls	r3, r3, #1
 8003720:	4403      	add	r3, r0
 8003722:	3b1e      	subs	r3, #30
 8003724:	409a      	lsls	r2, r3
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	681b      	ldr	r3, [r3, #0]
 800372a:	430a      	orrs	r2, r1
 800372c:	60da      	str	r2, [r3, #12]
 800372e:	e022      	b.n	8003776 <HAL_ADC_ConfigChannel+0xde>
	  }
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	681b      	ldr	r3, [r3, #0]
 8003734:	6919      	ldr	r1, [r3, #16]
 8003736:	683b      	ldr	r3, [r7, #0]
 8003738:	681b      	ldr	r3, [r3, #0]
 800373a:	b29b      	uxth	r3, r3
 800373c:	461a      	mov	r2, r3
 800373e:	4613      	mov	r3, r2
 8003740:	005b      	lsls	r3, r3, #1
 8003742:	4413      	add	r3, r2
 8003744:	2207      	movs	r2, #7
 8003746:	fa02 f303 	lsl.w	r3, r2, r3
 800374a:	43da      	mvns	r2, r3
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	681b      	ldr	r3, [r3, #0]
 8003750:	400a      	ands	r2, r1
 8003752:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	681b      	ldr	r3, [r3, #0]
 8003758:	6919      	ldr	r1, [r3, #16]
 800375a:	683b      	ldr	r3, [r7, #0]
 800375c:	689a      	ldr	r2, [r3, #8]
 800375e:	683b      	ldr	r3, [r7, #0]
 8003760:	681b      	ldr	r3, [r3, #0]
 8003762:	b29b      	uxth	r3, r3
 8003764:	4618      	mov	r0, r3
 8003766:	4603      	mov	r3, r0
 8003768:	005b      	lsls	r3, r3, #1
 800376a:	4403      	add	r3, r0
 800376c:	409a      	lsls	r2, r3
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	681b      	ldr	r3, [r3, #0]
 8003772:	430a      	orrs	r2, r1
 8003774:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7)
 8003776:	683b      	ldr	r3, [r7, #0]
 8003778:	685b      	ldr	r3, [r3, #4]
 800377a:	2b06      	cmp	r3, #6
 800377c:	d824      	bhi.n	80037c8 <HAL_ADC_ConfigChannel+0x130>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	681b      	ldr	r3, [r3, #0]
 8003782:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8003784:	683b      	ldr	r3, [r7, #0]
 8003786:	685a      	ldr	r2, [r3, #4]
 8003788:	4613      	mov	r3, r2
 800378a:	009b      	lsls	r3, r3, #2
 800378c:	4413      	add	r3, r2
 800378e:	3b05      	subs	r3, #5
 8003790:	221f      	movs	r2, #31
 8003792:	fa02 f303 	lsl.w	r3, r2, r3
 8003796:	43da      	mvns	r2, r3
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	681b      	ldr	r3, [r3, #0]
 800379c:	400a      	ands	r2, r1
 800379e:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	681b      	ldr	r3, [r3, #0]
 80037a4:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80037a6:	683b      	ldr	r3, [r7, #0]
 80037a8:	681b      	ldr	r3, [r3, #0]
 80037aa:	b29b      	uxth	r3, r3
 80037ac:	4618      	mov	r0, r3
 80037ae:	683b      	ldr	r3, [r7, #0]
 80037b0:	685a      	ldr	r2, [r3, #4]
 80037b2:	4613      	mov	r3, r2
 80037b4:	009b      	lsls	r3, r3, #2
 80037b6:	4413      	add	r3, r2
 80037b8:	3b05      	subs	r3, #5
 80037ba:	fa00 f203 	lsl.w	r2, r0, r3
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	681b      	ldr	r3, [r3, #0]
 80037c2:	430a      	orrs	r2, r1
 80037c4:	635a      	str	r2, [r3, #52]	; 0x34
 80037c6:	e04c      	b.n	8003862 <HAL_ADC_ConfigChannel+0x1ca>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13)
 80037c8:	683b      	ldr	r3, [r7, #0]
 80037ca:	685b      	ldr	r3, [r3, #4]
 80037cc:	2b0c      	cmp	r3, #12
 80037ce:	d824      	bhi.n	800381a <HAL_ADC_ConfigChannel+0x182>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	681b      	ldr	r3, [r3, #0]
 80037d4:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80037d6:	683b      	ldr	r3, [r7, #0]
 80037d8:	685a      	ldr	r2, [r3, #4]
 80037da:	4613      	mov	r3, r2
 80037dc:	009b      	lsls	r3, r3, #2
 80037de:	4413      	add	r3, r2
 80037e0:	3b23      	subs	r3, #35	; 0x23
 80037e2:	221f      	movs	r2, #31
 80037e4:	fa02 f303 	lsl.w	r3, r2, r3
 80037e8:	43da      	mvns	r2, r3
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	681b      	ldr	r3, [r3, #0]
 80037ee:	400a      	ands	r2, r1
 80037f0:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	681b      	ldr	r3, [r3, #0]
 80037f6:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80037f8:	683b      	ldr	r3, [r7, #0]
 80037fa:	681b      	ldr	r3, [r3, #0]
 80037fc:	b29b      	uxth	r3, r3
 80037fe:	4618      	mov	r0, r3
 8003800:	683b      	ldr	r3, [r7, #0]
 8003802:	685a      	ldr	r2, [r3, #4]
 8003804:	4613      	mov	r3, r2
 8003806:	009b      	lsls	r3, r3, #2
 8003808:	4413      	add	r3, r2
 800380a:	3b23      	subs	r3, #35	; 0x23
 800380c:	fa00 f203 	lsl.w	r2, r0, r3
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	681b      	ldr	r3, [r3, #0]
 8003814:	430a      	orrs	r2, r1
 8003816:	631a      	str	r2, [r3, #48]	; 0x30
 8003818:	e023      	b.n	8003862 <HAL_ADC_ConfigChannel+0x1ca>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	681b      	ldr	r3, [r3, #0]
 800381e:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8003820:	683b      	ldr	r3, [r7, #0]
 8003822:	685a      	ldr	r2, [r3, #4]
 8003824:	4613      	mov	r3, r2
 8003826:	009b      	lsls	r3, r3, #2
 8003828:	4413      	add	r3, r2
 800382a:	3b41      	subs	r3, #65	; 0x41
 800382c:	221f      	movs	r2, #31
 800382e:	fa02 f303 	lsl.w	r3, r2, r3
 8003832:	43da      	mvns	r2, r3
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	681b      	ldr	r3, [r3, #0]
 8003838:	400a      	ands	r2, r1
 800383a:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	681b      	ldr	r3, [r3, #0]
 8003840:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8003842:	683b      	ldr	r3, [r7, #0]
 8003844:	681b      	ldr	r3, [r3, #0]
 8003846:	b29b      	uxth	r3, r3
 8003848:	4618      	mov	r0, r3
 800384a:	683b      	ldr	r3, [r7, #0]
 800384c:	685a      	ldr	r2, [r3, #4]
 800384e:	4613      	mov	r3, r2
 8003850:	009b      	lsls	r3, r3, #2
 8003852:	4413      	add	r3, r2
 8003854:	3b41      	subs	r3, #65	; 0x41
 8003856:	fa00 f203 	lsl.w	r2, r0, r3
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	681b      	ldr	r3, [r3, #0]
 800385e:	430a      	orrs	r2, r1
 8003860:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  /* if ADC1 Channel_18 is selected enable VBAT Channel */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	681b      	ldr	r3, [r3, #0]
 8003866:	4a22      	ldr	r2, [pc, #136]	; (80038f0 <HAL_ADC_ConfigChannel+0x258>)
 8003868:	4293      	cmp	r3, r2
 800386a:	d109      	bne.n	8003880 <HAL_ADC_ConfigChannel+0x1e8>
 800386c:	683b      	ldr	r3, [r7, #0]
 800386e:	681b      	ldr	r3, [r3, #0]
 8003870:	2b12      	cmp	r3, #18
 8003872:	d105      	bne.n	8003880 <HAL_ADC_ConfigChannel+0x1e8>
  {
    /* Enable the VBAT channel*/
    ADC->CCR |= ADC_CCR_VBATE;
 8003874:	4b1f      	ldr	r3, [pc, #124]	; (80038f4 <HAL_ADC_ConfigChannel+0x25c>)
 8003876:	685b      	ldr	r3, [r3, #4]
 8003878:	4a1e      	ldr	r2, [pc, #120]	; (80038f4 <HAL_ADC_ConfigChannel+0x25c>)
 800387a:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800387e:	6053      	str	r3, [r2, #4]
  }
  
  /* if ADC1 Channel_18 or Channel_17 is selected enable TSVREFE Channel(Temperature sensor and VREFINT) */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	681b      	ldr	r3, [r3, #0]
 8003884:	4a1a      	ldr	r2, [pc, #104]	; (80038f0 <HAL_ADC_ConfigChannel+0x258>)
 8003886:	4293      	cmp	r3, r2
 8003888:	d125      	bne.n	80038d6 <HAL_ADC_ConfigChannel+0x23e>
 800388a:	683b      	ldr	r3, [r7, #0]
 800388c:	681b      	ldr	r3, [r3, #0]
 800388e:	4a17      	ldr	r2, [pc, #92]	; (80038ec <HAL_ADC_ConfigChannel+0x254>)
 8003890:	4293      	cmp	r3, r2
 8003892:	d003      	beq.n	800389c <HAL_ADC_ConfigChannel+0x204>
 8003894:	683b      	ldr	r3, [r7, #0]
 8003896:	681b      	ldr	r3, [r3, #0]
 8003898:	2b11      	cmp	r3, #17
 800389a:	d11c      	bne.n	80038d6 <HAL_ADC_ConfigChannel+0x23e>
  {
    /* Enable the TSVREFE channel*/
    ADC->CCR |= ADC_CCR_TSVREFE;
 800389c:	4b15      	ldr	r3, [pc, #84]	; (80038f4 <HAL_ADC_ConfigChannel+0x25c>)
 800389e:	685b      	ldr	r3, [r3, #4]
 80038a0:	4a14      	ldr	r2, [pc, #80]	; (80038f4 <HAL_ADC_ConfigChannel+0x25c>)
 80038a2:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 80038a6:	6053      	str	r3, [r2, #4]

    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80038a8:	683b      	ldr	r3, [r7, #0]
 80038aa:	681b      	ldr	r3, [r3, #0]
 80038ac:	4a0f      	ldr	r2, [pc, #60]	; (80038ec <HAL_ADC_ConfigChannel+0x254>)
 80038ae:	4293      	cmp	r3, r2
 80038b0:	d111      	bne.n	80038d6 <HAL_ADC_ConfigChannel+0x23e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000));
 80038b2:	4b11      	ldr	r3, [pc, #68]	; (80038f8 <HAL_ADC_ConfigChannel+0x260>)
 80038b4:	681b      	ldr	r3, [r3, #0]
 80038b6:	4a11      	ldr	r2, [pc, #68]	; (80038fc <HAL_ADC_ConfigChannel+0x264>)
 80038b8:	fba2 2303 	umull	r2, r3, r2, r3
 80038bc:	0c9a      	lsrs	r2, r3, #18
 80038be:	4613      	mov	r3, r2
 80038c0:	009b      	lsls	r3, r3, #2
 80038c2:	4413      	add	r3, r2
 80038c4:	005b      	lsls	r3, r3, #1
 80038c6:	60fb      	str	r3, [r7, #12]
      while(counter != 0)
 80038c8:	e002      	b.n	80038d0 <HAL_ADC_ConfigChannel+0x238>
      {
        counter--;
 80038ca:	68fb      	ldr	r3, [r7, #12]
 80038cc:	3b01      	subs	r3, #1
 80038ce:	60fb      	str	r3, [r7, #12]
      while(counter != 0)
 80038d0:	68fb      	ldr	r3, [r7, #12]
 80038d2:	2b00      	cmp	r3, #0
 80038d4:	d1f9      	bne.n	80038ca <HAL_ADC_ConfigChannel+0x232>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	2200      	movs	r2, #0
 80038da:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 80038de:	2300      	movs	r3, #0
}
 80038e0:	4618      	mov	r0, r3
 80038e2:	3714      	adds	r7, #20
 80038e4:	46bd      	mov	sp, r7
 80038e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038ea:	4770      	bx	lr
 80038ec:	10000012 	.word	0x10000012
 80038f0:	40012000 	.word	0x40012000
 80038f4:	40012300 	.word	0x40012300
 80038f8:	200000ac 	.word	0x200000ac
 80038fc:	431bde83 	.word	0x431bde83

08003900 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8003900:	b480      	push	{r7}
 8003902:	b083      	sub	sp, #12
 8003904:	af00      	add	r7, sp, #0
 8003906:	6078      	str	r0, [r7, #4]
  /* Set ADC parameters */
  /* Set the ADC clock prescaler */
  ADC->CCR &= ~(ADC_CCR_ADCPRE);
 8003908:	4b78      	ldr	r3, [pc, #480]	; (8003aec <ADC_Init+0x1ec>)
 800390a:	685b      	ldr	r3, [r3, #4]
 800390c:	4a77      	ldr	r2, [pc, #476]	; (8003aec <ADC_Init+0x1ec>)
 800390e:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 8003912:	6053      	str	r3, [r2, #4]
  ADC->CCR |=  hadc->Init.ClockPrescaler;
 8003914:	4b75      	ldr	r3, [pc, #468]	; (8003aec <ADC_Init+0x1ec>)
 8003916:	685a      	ldr	r2, [r3, #4]
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	685b      	ldr	r3, [r3, #4]
 800391c:	4973      	ldr	r1, [pc, #460]	; (8003aec <ADC_Init+0x1ec>)
 800391e:	4313      	orrs	r3, r2
 8003920:	604b      	str	r3, [r1, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	681b      	ldr	r3, [r3, #0]
 8003926:	685a      	ldr	r2, [r3, #4]
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	681b      	ldr	r3, [r3, #0]
 800392c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003930:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	681b      	ldr	r3, [r3, #0]
 8003936:	6859      	ldr	r1, [r3, #4]
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	691b      	ldr	r3, [r3, #16]
 800393c:	021a      	lsls	r2, r3, #8
 800393e:	687b      	ldr	r3, [r7, #4]
 8003940:	681b      	ldr	r3, [r3, #0]
 8003942:	430a      	orrs	r2, r1
 8003944:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	681b      	ldr	r3, [r3, #0]
 800394a:	685a      	ldr	r2, [r3, #4]
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	681b      	ldr	r3, [r3, #0]
 8003950:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8003954:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	681b      	ldr	r3, [r3, #0]
 800395a:	6859      	ldr	r1, [r3, #4]
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	689a      	ldr	r2, [r3, #8]
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	681b      	ldr	r3, [r3, #0]
 8003964:	430a      	orrs	r2, r1
 8003966:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	681b      	ldr	r3, [r3, #0]
 800396c:	689a      	ldr	r2, [r3, #8]
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	681b      	ldr	r3, [r3, #0]
 8003972:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003976:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8003978:	687b      	ldr	r3, [r7, #4]
 800397a:	681b      	ldr	r3, [r3, #0]
 800397c:	6899      	ldr	r1, [r3, #8]
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	68da      	ldr	r2, [r3, #12]
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	681b      	ldr	r3, [r3, #0]
 8003986:	430a      	orrs	r2, r1
 8003988:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800398e:	4a58      	ldr	r2, [pc, #352]	; (8003af0 <ADC_Init+0x1f0>)
 8003990:	4293      	cmp	r3, r2
 8003992:	d022      	beq.n	80039da <ADC_Init+0xda>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	681b      	ldr	r3, [r3, #0]
 8003998:	689a      	ldr	r2, [r3, #8]
 800399a:	687b      	ldr	r3, [r7, #4]
 800399c:	681b      	ldr	r3, [r3, #0]
 800399e:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80039a2:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	681b      	ldr	r3, [r3, #0]
 80039a8:	6899      	ldr	r1, [r3, #8]
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	681b      	ldr	r3, [r3, #0]
 80039b2:	430a      	orrs	r2, r1
 80039b4:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	681b      	ldr	r3, [r3, #0]
 80039ba:	689a      	ldr	r2, [r3, #8]
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	681b      	ldr	r3, [r3, #0]
 80039c0:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80039c4:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	681b      	ldr	r3, [r3, #0]
 80039ca:	6899      	ldr	r1, [r3, #8]
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	681b      	ldr	r3, [r3, #0]
 80039d4:	430a      	orrs	r2, r1
 80039d6:	609a      	str	r2, [r3, #8]
 80039d8:	e00f      	b.n	80039fa <ADC_Init+0xfa>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	681b      	ldr	r3, [r3, #0]
 80039de:	689a      	ldr	r2, [r3, #8]
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	681b      	ldr	r3, [r3, #0]
 80039e4:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80039e8:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	681b      	ldr	r3, [r3, #0]
 80039ee:	689a      	ldr	r2, [r3, #8]
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	681b      	ldr	r3, [r3, #0]
 80039f4:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80039f8:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	681b      	ldr	r3, [r3, #0]
 80039fe:	689a      	ldr	r2, [r3, #8]
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	681b      	ldr	r3, [r3, #0]
 8003a04:	f022 0202 	bic.w	r2, r2, #2
 8003a08:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	681b      	ldr	r3, [r3, #0]
 8003a0e:	6899      	ldr	r1, [r3, #8]
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	699b      	ldr	r3, [r3, #24]
 8003a14:	005a      	lsls	r2, r3, #1
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	681b      	ldr	r3, [r3, #0]
 8003a1a:	430a      	orrs	r2, r1
 8003a1c:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003a24:	2b00      	cmp	r3, #0
 8003a26:	d01b      	beq.n	8003a60 <ADC_Init+0x160>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	681b      	ldr	r3, [r3, #0]
 8003a2c:	685a      	ldr	r2, [r3, #4]
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	681b      	ldr	r3, [r3, #0]
 8003a32:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003a36:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	681b      	ldr	r3, [r3, #0]
 8003a3c:	685a      	ldr	r2, [r3, #4]
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	681b      	ldr	r3, [r3, #0]
 8003a42:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8003a46:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8003a48:	687b      	ldr	r3, [r7, #4]
 8003a4a:	681b      	ldr	r3, [r3, #0]
 8003a4c:	6859      	ldr	r1, [r3, #4]
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a52:	3b01      	subs	r3, #1
 8003a54:	035a      	lsls	r2, r3, #13
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	681b      	ldr	r3, [r3, #0]
 8003a5a:	430a      	orrs	r2, r1
 8003a5c:	605a      	str	r2, [r3, #4]
 8003a5e:	e007      	b.n	8003a70 <ADC_Init+0x170>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	681b      	ldr	r3, [r3, #0]
 8003a64:	685a      	ldr	r2, [r3, #4]
 8003a66:	687b      	ldr	r3, [r7, #4]
 8003a68:	681b      	ldr	r3, [r3, #0]
 8003a6a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003a6e:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	681b      	ldr	r3, [r3, #0]
 8003a74:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	681b      	ldr	r3, [r3, #0]
 8003a7a:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8003a7e:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8003a80:	687b      	ldr	r3, [r7, #4]
 8003a82:	681b      	ldr	r3, [r3, #0]
 8003a84:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	69db      	ldr	r3, [r3, #28]
 8003a8a:	3b01      	subs	r3, #1
 8003a8c:	051a      	lsls	r2, r3, #20
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	681b      	ldr	r3, [r3, #0]
 8003a92:	430a      	orrs	r2, r1
 8003a94:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	681b      	ldr	r3, [r3, #0]
 8003a9a:	689a      	ldr	r2, [r3, #8]
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	681b      	ldr	r3, [r3, #0]
 8003aa0:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8003aa4:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	681b      	ldr	r3, [r3, #0]
 8003aaa:	6899      	ldr	r1, [r3, #8]
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8003ab2:	025a      	lsls	r2, r3, #9
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	681b      	ldr	r3, [r3, #0]
 8003ab8:	430a      	orrs	r2, r1
 8003aba:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	681b      	ldr	r3, [r3, #0]
 8003ac0:	689a      	ldr	r2, [r3, #8]
 8003ac2:	687b      	ldr	r3, [r7, #4]
 8003ac4:	681b      	ldr	r3, [r3, #0]
 8003ac6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003aca:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	681b      	ldr	r3, [r3, #0]
 8003ad0:	6899      	ldr	r1, [r3, #8]
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	695b      	ldr	r3, [r3, #20]
 8003ad6:	029a      	lsls	r2, r3, #10
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	681b      	ldr	r3, [r3, #0]
 8003adc:	430a      	orrs	r2, r1
 8003ade:	609a      	str	r2, [r3, #8]
}
 8003ae0:	bf00      	nop
 8003ae2:	370c      	adds	r7, #12
 8003ae4:	46bd      	mov	sp, r7
 8003ae6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003aea:	4770      	bx	lr
 8003aec:	40012300 	.word	0x40012300
 8003af0:	0f000001 	.word	0x0f000001

08003af4 <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)   
{
 8003af4:	b580      	push	{r7, lr}
 8003af6:	b084      	sub	sp, #16
 8003af8:	af00      	add	r7, sp, #0
 8003afa:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003b00:	60fb      	str	r3, [r7, #12]
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8003b02:	68fb      	ldr	r3, [r7, #12]
 8003b04:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b06:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8003b0a:	2b00      	cmp	r3, #0
 8003b0c:	d13c      	bne.n	8003b88 <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8003b0e:	68fb      	ldr	r3, [r7, #12]
 8003b10:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b12:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8003b16:	68fb      	ldr	r3, [r7, #12]
 8003b18:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F7, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8003b1a:	68fb      	ldr	r3, [r7, #12]
 8003b1c:	681b      	ldr	r3, [r3, #0]
 8003b1e:	689b      	ldr	r3, [r3, #8]
 8003b20:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8003b24:	2b00      	cmp	r3, #0
 8003b26:	d12b      	bne.n	8003b80 <ADC_DMAConvCplt+0x8c>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8003b28:	68fb      	ldr	r3, [r7, #12]
 8003b2a:	699b      	ldr	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8003b2c:	2b00      	cmp	r3, #0
 8003b2e:	d127      	bne.n	8003b80 <ADC_DMAConvCplt+0x8c>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8003b30:	68fb      	ldr	r3, [r7, #12]
 8003b32:	681b      	ldr	r3, [r3, #0]
 8003b34:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003b36:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8003b3a:	2b00      	cmp	r3, #0
 8003b3c:	d006      	beq.n	8003b4c <ADC_DMAConvCplt+0x58>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8003b3e:	68fb      	ldr	r3, [r7, #12]
 8003b40:	681b      	ldr	r3, [r3, #0]
 8003b42:	689b      	ldr	r3, [r3, #8]
 8003b44:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8003b48:	2b00      	cmp	r3, #0
 8003b4a:	d119      	bne.n	8003b80 <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8003b4c:	68fb      	ldr	r3, [r7, #12]
 8003b4e:	681b      	ldr	r3, [r3, #0]
 8003b50:	685a      	ldr	r2, [r3, #4]
 8003b52:	68fb      	ldr	r3, [r7, #12]
 8003b54:	681b      	ldr	r3, [r3, #0]
 8003b56:	f022 0220 	bic.w	r2, r2, #32
 8003b5a:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8003b5c:	68fb      	ldr	r3, [r7, #12]
 8003b5e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b60:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003b64:	68fb      	ldr	r3, [r7, #12]
 8003b66:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003b68:	68fb      	ldr	r3, [r7, #12]
 8003b6a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b6c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003b70:	2b00      	cmp	r3, #0
 8003b72:	d105      	bne.n	8003b80 <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003b74:	68fb      	ldr	r3, [r7, #12]
 8003b76:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b78:	f043 0201 	orr.w	r2, r3, #1
 8003b7c:	68fb      	ldr	r3, [r7, #12]
 8003b7e:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8003b80:	68f8      	ldr	r0, [r7, #12]
 8003b82:	f007 ffa5 	bl	800bad0 <HAL_ADC_ConvCpltCallback>
    {
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8003b86:	e00e      	b.n	8003ba6 <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8003b88:	68fb      	ldr	r3, [r7, #12]
 8003b8a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b8c:	f003 0310 	and.w	r3, r3, #16
 8003b90:	2b00      	cmp	r3, #0
 8003b92:	d003      	beq.n	8003b9c <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 8003b94:	68f8      	ldr	r0, [r7, #12]
 8003b96:	f7ff fd75 	bl	8003684 <HAL_ADC_ErrorCallback>
}
 8003b9a:	e004      	b.n	8003ba6 <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8003b9c:	68fb      	ldr	r3, [r7, #12]
 8003b9e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003ba0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003ba2:	6878      	ldr	r0, [r7, #4]
 8003ba4:	4798      	blx	r3
}
 8003ba6:	bf00      	nop
 8003ba8:	3710      	adds	r7, #16
 8003baa:	46bd      	mov	sp, r7
 8003bac:	bd80      	pop	{r7, pc}

08003bae <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 8003bae:	b580      	push	{r7, lr}
 8003bb0:	b084      	sub	sp, #16
 8003bb2:	af00      	add	r7, sp, #0
 8003bb4:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003bba:	60fb      	str	r3, [r7, #12]
   /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8003bbc:	68f8      	ldr	r0, [r7, #12]
 8003bbe:	f7ff fd4d 	bl	800365c <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8003bc2:	bf00      	nop
 8003bc4:	3710      	adds	r7, #16
 8003bc6:	46bd      	mov	sp, r7
 8003bc8:	bd80      	pop	{r7, pc}

08003bca <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 8003bca:	b580      	push	{r7, lr}
 8003bcc:	b084      	sub	sp, #16
 8003bce:	af00      	add	r7, sp, #0
 8003bd0:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8003bd2:	687b      	ldr	r3, [r7, #4]
 8003bd4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003bd6:	60fb      	str	r3, [r7, #12]
  hadc->State= HAL_ADC_STATE_ERROR_DMA;
 8003bd8:	68fb      	ldr	r3, [r7, #12]
 8003bda:	2240      	movs	r2, #64	; 0x40
 8003bdc:	641a      	str	r2, [r3, #64]	; 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 8003bde:	68fb      	ldr	r3, [r7, #12]
 8003be0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003be2:	f043 0204 	orr.w	r2, r3, #4
 8003be6:	68fb      	ldr	r3, [r7, #12]
 8003be8:	645a      	str	r2, [r3, #68]	; 0x44
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8003bea:	68f8      	ldr	r0, [r7, #12]
 8003bec:	f7ff fd4a 	bl	8003684 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8003bf0:	bf00      	nop
 8003bf2:	3710      	adds	r7, #16
 8003bf4:	46bd      	mov	sp, r7
 8003bf6:	bd80      	pop	{r7, pc}

08003bf8 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8003bf8:	b480      	push	{r7}
 8003bfa:	b083      	sub	sp, #12
 8003bfc:	af00      	add	r7, sp, #0
 8003bfe:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_InjectedConvCpltCallback could be implemented in the user file
   */
}
 8003c00:	bf00      	nop
 8003c02:	370c      	adds	r7, #12
 8003c04:	46bd      	mov	sp, r7
 8003c06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c0a:	4770      	bx	lr

08003c0c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003c0c:	b480      	push	{r7}
 8003c0e:	b085      	sub	sp, #20
 8003c10:	af00      	add	r7, sp, #0
 8003c12:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	f003 0307 	and.w	r3, r3, #7
 8003c1a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003c1c:	4b0b      	ldr	r3, [pc, #44]	; (8003c4c <__NVIC_SetPriorityGrouping+0x40>)
 8003c1e:	68db      	ldr	r3, [r3, #12]
 8003c20:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003c22:	68ba      	ldr	r2, [r7, #8]
 8003c24:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003c28:	4013      	ands	r3, r2
 8003c2a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003c2c:	68fb      	ldr	r3, [r7, #12]
 8003c2e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003c30:	68bb      	ldr	r3, [r7, #8]
 8003c32:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8003c34:	4b06      	ldr	r3, [pc, #24]	; (8003c50 <__NVIC_SetPriorityGrouping+0x44>)
 8003c36:	4313      	orrs	r3, r2
 8003c38:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003c3a:	4a04      	ldr	r2, [pc, #16]	; (8003c4c <__NVIC_SetPriorityGrouping+0x40>)
 8003c3c:	68bb      	ldr	r3, [r7, #8]
 8003c3e:	60d3      	str	r3, [r2, #12]
}
 8003c40:	bf00      	nop
 8003c42:	3714      	adds	r7, #20
 8003c44:	46bd      	mov	sp, r7
 8003c46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c4a:	4770      	bx	lr
 8003c4c:	e000ed00 	.word	0xe000ed00
 8003c50:	05fa0000 	.word	0x05fa0000

08003c54 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003c54:	b480      	push	{r7}
 8003c56:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003c58:	4b04      	ldr	r3, [pc, #16]	; (8003c6c <__NVIC_GetPriorityGrouping+0x18>)
 8003c5a:	68db      	ldr	r3, [r3, #12]
 8003c5c:	0a1b      	lsrs	r3, r3, #8
 8003c5e:	f003 0307 	and.w	r3, r3, #7
}
 8003c62:	4618      	mov	r0, r3
 8003c64:	46bd      	mov	sp, r7
 8003c66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c6a:	4770      	bx	lr
 8003c6c:	e000ed00 	.word	0xe000ed00

08003c70 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003c70:	b480      	push	{r7}
 8003c72:	b083      	sub	sp, #12
 8003c74:	af00      	add	r7, sp, #0
 8003c76:	4603      	mov	r3, r0
 8003c78:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003c7a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003c7e:	2b00      	cmp	r3, #0
 8003c80:	db0b      	blt.n	8003c9a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003c82:	79fb      	ldrb	r3, [r7, #7]
 8003c84:	f003 021f 	and.w	r2, r3, #31
 8003c88:	4907      	ldr	r1, [pc, #28]	; (8003ca8 <__NVIC_EnableIRQ+0x38>)
 8003c8a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003c8e:	095b      	lsrs	r3, r3, #5
 8003c90:	2001      	movs	r0, #1
 8003c92:	fa00 f202 	lsl.w	r2, r0, r2
 8003c96:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8003c9a:	bf00      	nop
 8003c9c:	370c      	adds	r7, #12
 8003c9e:	46bd      	mov	sp, r7
 8003ca0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ca4:	4770      	bx	lr
 8003ca6:	bf00      	nop
 8003ca8:	e000e100 	.word	0xe000e100

08003cac <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003cac:	b480      	push	{r7}
 8003cae:	b083      	sub	sp, #12
 8003cb0:	af00      	add	r7, sp, #0
 8003cb2:	4603      	mov	r3, r0
 8003cb4:	6039      	str	r1, [r7, #0]
 8003cb6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003cb8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003cbc:	2b00      	cmp	r3, #0
 8003cbe:	db0a      	blt.n	8003cd6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003cc0:	683b      	ldr	r3, [r7, #0]
 8003cc2:	b2da      	uxtb	r2, r3
 8003cc4:	490c      	ldr	r1, [pc, #48]	; (8003cf8 <__NVIC_SetPriority+0x4c>)
 8003cc6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003cca:	0112      	lsls	r2, r2, #4
 8003ccc:	b2d2      	uxtb	r2, r2
 8003cce:	440b      	add	r3, r1
 8003cd0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003cd4:	e00a      	b.n	8003cec <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003cd6:	683b      	ldr	r3, [r7, #0]
 8003cd8:	b2da      	uxtb	r2, r3
 8003cda:	4908      	ldr	r1, [pc, #32]	; (8003cfc <__NVIC_SetPriority+0x50>)
 8003cdc:	79fb      	ldrb	r3, [r7, #7]
 8003cde:	f003 030f 	and.w	r3, r3, #15
 8003ce2:	3b04      	subs	r3, #4
 8003ce4:	0112      	lsls	r2, r2, #4
 8003ce6:	b2d2      	uxtb	r2, r2
 8003ce8:	440b      	add	r3, r1
 8003cea:	761a      	strb	r2, [r3, #24]
}
 8003cec:	bf00      	nop
 8003cee:	370c      	adds	r7, #12
 8003cf0:	46bd      	mov	sp, r7
 8003cf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cf6:	4770      	bx	lr
 8003cf8:	e000e100 	.word	0xe000e100
 8003cfc:	e000ed00 	.word	0xe000ed00

08003d00 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003d00:	b480      	push	{r7}
 8003d02:	b089      	sub	sp, #36	; 0x24
 8003d04:	af00      	add	r7, sp, #0
 8003d06:	60f8      	str	r0, [r7, #12]
 8003d08:	60b9      	str	r1, [r7, #8]
 8003d0a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003d0c:	68fb      	ldr	r3, [r7, #12]
 8003d0e:	f003 0307 	and.w	r3, r3, #7
 8003d12:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003d14:	69fb      	ldr	r3, [r7, #28]
 8003d16:	f1c3 0307 	rsb	r3, r3, #7
 8003d1a:	2b04      	cmp	r3, #4
 8003d1c:	bf28      	it	cs
 8003d1e:	2304      	movcs	r3, #4
 8003d20:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003d22:	69fb      	ldr	r3, [r7, #28]
 8003d24:	3304      	adds	r3, #4
 8003d26:	2b06      	cmp	r3, #6
 8003d28:	d902      	bls.n	8003d30 <NVIC_EncodePriority+0x30>
 8003d2a:	69fb      	ldr	r3, [r7, #28]
 8003d2c:	3b03      	subs	r3, #3
 8003d2e:	e000      	b.n	8003d32 <NVIC_EncodePriority+0x32>
 8003d30:	2300      	movs	r3, #0
 8003d32:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003d34:	f04f 32ff 	mov.w	r2, #4294967295
 8003d38:	69bb      	ldr	r3, [r7, #24]
 8003d3a:	fa02 f303 	lsl.w	r3, r2, r3
 8003d3e:	43da      	mvns	r2, r3
 8003d40:	68bb      	ldr	r3, [r7, #8]
 8003d42:	401a      	ands	r2, r3
 8003d44:	697b      	ldr	r3, [r7, #20]
 8003d46:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003d48:	f04f 31ff 	mov.w	r1, #4294967295
 8003d4c:	697b      	ldr	r3, [r7, #20]
 8003d4e:	fa01 f303 	lsl.w	r3, r1, r3
 8003d52:	43d9      	mvns	r1, r3
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003d58:	4313      	orrs	r3, r2
         );
}
 8003d5a:	4618      	mov	r0, r3
 8003d5c:	3724      	adds	r7, #36	; 0x24
 8003d5e:	46bd      	mov	sp, r7
 8003d60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d64:	4770      	bx	lr
	...

08003d68 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003d68:	b580      	push	{r7, lr}
 8003d6a:	b082      	sub	sp, #8
 8003d6c:	af00      	add	r7, sp, #0
 8003d6e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	3b01      	subs	r3, #1
 8003d74:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003d78:	d301      	bcc.n	8003d7e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003d7a:	2301      	movs	r3, #1
 8003d7c:	e00f      	b.n	8003d9e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003d7e:	4a0a      	ldr	r2, [pc, #40]	; (8003da8 <SysTick_Config+0x40>)
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	3b01      	subs	r3, #1
 8003d84:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003d86:	210f      	movs	r1, #15
 8003d88:	f04f 30ff 	mov.w	r0, #4294967295
 8003d8c:	f7ff ff8e 	bl	8003cac <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003d90:	4b05      	ldr	r3, [pc, #20]	; (8003da8 <SysTick_Config+0x40>)
 8003d92:	2200      	movs	r2, #0
 8003d94:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003d96:	4b04      	ldr	r3, [pc, #16]	; (8003da8 <SysTick_Config+0x40>)
 8003d98:	2207      	movs	r2, #7
 8003d9a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003d9c:	2300      	movs	r3, #0
}
 8003d9e:	4618      	mov	r0, r3
 8003da0:	3708      	adds	r7, #8
 8003da2:	46bd      	mov	sp, r7
 8003da4:	bd80      	pop	{r7, pc}
 8003da6:	bf00      	nop
 8003da8:	e000e010 	.word	0xe000e010

08003dac <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003dac:	b580      	push	{r7, lr}
 8003dae:	b082      	sub	sp, #8
 8003db0:	af00      	add	r7, sp, #0
 8003db2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003db4:	6878      	ldr	r0, [r7, #4]
 8003db6:	f7ff ff29 	bl	8003c0c <__NVIC_SetPriorityGrouping>
}
 8003dba:	bf00      	nop
 8003dbc:	3708      	adds	r7, #8
 8003dbe:	46bd      	mov	sp, r7
 8003dc0:	bd80      	pop	{r7, pc}

08003dc2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003dc2:	b580      	push	{r7, lr}
 8003dc4:	b086      	sub	sp, #24
 8003dc6:	af00      	add	r7, sp, #0
 8003dc8:	4603      	mov	r3, r0
 8003dca:	60b9      	str	r1, [r7, #8]
 8003dcc:	607a      	str	r2, [r7, #4]
 8003dce:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8003dd0:	2300      	movs	r3, #0
 8003dd2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003dd4:	f7ff ff3e 	bl	8003c54 <__NVIC_GetPriorityGrouping>
 8003dd8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003dda:	687a      	ldr	r2, [r7, #4]
 8003ddc:	68b9      	ldr	r1, [r7, #8]
 8003dde:	6978      	ldr	r0, [r7, #20]
 8003de0:	f7ff ff8e 	bl	8003d00 <NVIC_EncodePriority>
 8003de4:	4602      	mov	r2, r0
 8003de6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003dea:	4611      	mov	r1, r2
 8003dec:	4618      	mov	r0, r3
 8003dee:	f7ff ff5d 	bl	8003cac <__NVIC_SetPriority>
}
 8003df2:	bf00      	nop
 8003df4:	3718      	adds	r7, #24
 8003df6:	46bd      	mov	sp, r7
 8003df8:	bd80      	pop	{r7, pc}

08003dfa <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003dfa:	b580      	push	{r7, lr}
 8003dfc:	b082      	sub	sp, #8
 8003dfe:	af00      	add	r7, sp, #0
 8003e00:	4603      	mov	r3, r0
 8003e02:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003e04:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003e08:	4618      	mov	r0, r3
 8003e0a:	f7ff ff31 	bl	8003c70 <__NVIC_EnableIRQ>
}
 8003e0e:	bf00      	nop
 8003e10:	3708      	adds	r7, #8
 8003e12:	46bd      	mov	sp, r7
 8003e14:	bd80      	pop	{r7, pc}

08003e16 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003e16:	b580      	push	{r7, lr}
 8003e18:	b082      	sub	sp, #8
 8003e1a:	af00      	add	r7, sp, #0
 8003e1c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003e1e:	6878      	ldr	r0, [r7, #4]
 8003e20:	f7ff ffa2 	bl	8003d68 <SysTick_Config>
 8003e24:	4603      	mov	r3, r0
}
 8003e26:	4618      	mov	r0, r3
 8003e28:	3708      	adds	r7, #8
 8003e2a:	46bd      	mov	sp, r7
 8003e2c:	bd80      	pop	{r7, pc}
	...

08003e30 <HAL_DCMI_Init>:
  * @param  hdcmi pointer to a DCMI_HandleTypeDef structure that contains
  *                the configuration information for DCMI.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DCMI_Init(DCMI_HandleTypeDef *hdcmi)
{     
 8003e30:	b580      	push	{r7, lr}
 8003e32:	b082      	sub	sp, #8
 8003e34:	af00      	add	r7, sp, #0
 8003e36:	6078      	str	r0, [r7, #4]
  /* Check the DCMI peripheral state */
  if(hdcmi == NULL)
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	2b00      	cmp	r3, #0
 8003e3c:	d101      	bne.n	8003e42 <HAL_DCMI_Init+0x12>
  {
     return HAL_ERROR;
 8003e3e:	2301      	movs	r3, #1
 8003e40:	e062      	b.n	8003f08 <HAL_DCMI_Init+0xd8>
  assert_param(IS_DCMI_BYTE_SELECT_MODE(hdcmi->Init.ByteSelectMode));
  assert_param(IS_DCMI_BYTE_SELECT_START(hdcmi->Init.ByteSelectStart));
  assert_param(IS_DCMI_LINE_SELECT_MODE(hdcmi->Init.LineSelectMode));
  assert_param(IS_DCMI_LINE_SELECT_START(hdcmi->Init.LineSelectStart));
                
  if(hdcmi->State == HAL_DCMI_STATE_RESET)
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003e48:	b2db      	uxtb	r3, r3
 8003e4a:	2b00      	cmp	r3, #0
 8003e4c:	d102      	bne.n	8003e54 <HAL_DCMI_Init+0x24>
    }
    /* Initialize the low level hardware (MSP) */
    hdcmi->MspInitCallback(hdcmi);
#else  
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_DCMI_MspInit(hdcmi);
 8003e4e:	6878      	ldr	r0, [r7, #4]
 8003e50:	f008 f9d6 	bl	800c200 <HAL_DCMI_MspInit>
#endif /* (USE_HAL_DCMI_REGISTER_CALLBACKS) */
  } 
  
  /* Change the DCMI state */
  hdcmi->State = HAL_DCMI_STATE_BUSY; 
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	2202      	movs	r2, #2
 8003e58:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
                          /* Configures the HS, VS, DE and PC polarity */
  hdcmi->Instance->CR &= ~(DCMI_CR_PCKPOL | DCMI_CR_HSPOL  | DCMI_CR_VSPOL  | DCMI_CR_EDM_0 |\
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	681b      	ldr	r3, [r3, #0]
 8003e60:	6819      	ldr	r1, [r3, #0]
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	681a      	ldr	r2, [r3, #0]
 8003e66:	4b2a      	ldr	r3, [pc, #168]	; (8003f10 <HAL_DCMI_Init+0xe0>)
 8003e68:	400b      	ands	r3, r1
 8003e6a:	6013      	str	r3, [r2, #0]
                           DCMI_CR_EDM_1  | DCMI_CR_FCRC_0 | DCMI_CR_FCRC_1 | DCMI_CR_JPEG  |\
                           DCMI_CR_ESS | DCMI_CR_BSM_0 | DCMI_CR_BSM_1 | DCMI_CR_OEBS |\
                           DCMI_CR_LSM | DCMI_CR_OELS);

  hdcmi->Instance->CR |=  (uint32_t)(hdcmi->Init.SynchroMode | hdcmi->Init.CaptureRate |\
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	681b      	ldr	r3, [r3, #0]
 8003e70:	6819      	ldr	r1, [r3, #0]
 8003e72:	687b      	ldr	r3, [r7, #4]
 8003e74:	685a      	ldr	r2, [r3, #4]
 8003e76:	687b      	ldr	r3, [r7, #4]
 8003e78:	695b      	ldr	r3, [r3, #20]
 8003e7a:	431a      	orrs	r2, r3
                                     hdcmi->Init.VSPolarity  | hdcmi->Init.HSPolarity  |\
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	68db      	ldr	r3, [r3, #12]
  hdcmi->Instance->CR |=  (uint32_t)(hdcmi->Init.SynchroMode | hdcmi->Init.CaptureRate |\
 8003e80:	431a      	orrs	r2, r3
                                     hdcmi->Init.VSPolarity  | hdcmi->Init.HSPolarity  |\
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	691b      	ldr	r3, [r3, #16]
 8003e86:	431a      	orrs	r2, r3
                                     hdcmi->Init.PCKPolarity | hdcmi->Init.ExtendedDataMode |\
 8003e88:	687b      	ldr	r3, [r7, #4]
 8003e8a:	689b      	ldr	r3, [r3, #8]
                                     hdcmi->Init.VSPolarity  | hdcmi->Init.HSPolarity  |\
 8003e8c:	431a      	orrs	r2, r3
                                     hdcmi->Init.PCKPolarity | hdcmi->Init.ExtendedDataMode |\
 8003e8e:	687b      	ldr	r3, [r7, #4]
 8003e90:	699b      	ldr	r3, [r3, #24]
 8003e92:	431a      	orrs	r2, r3
                                     hdcmi->Init.JPEGMode | hdcmi->Init.ByteSelectMode |\
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	6a1b      	ldr	r3, [r3, #32]
                                     hdcmi->Init.PCKPolarity | hdcmi->Init.ExtendedDataMode |\
 8003e98:	431a      	orrs	r2, r3
                                     hdcmi->Init.JPEGMode | hdcmi->Init.ByteSelectMode |\
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e9e:	431a      	orrs	r2, r3
                                     hdcmi->Init.ByteSelectStart | hdcmi->Init.LineSelectMode |\
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
                                     hdcmi->Init.JPEGMode | hdcmi->Init.ByteSelectMode |\
 8003ea4:	431a      	orrs	r2, r3
                                     hdcmi->Init.ByteSelectStart | hdcmi->Init.LineSelectMode |\
 8003ea6:	687b      	ldr	r3, [r7, #4]
 8003ea8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003eaa:	431a      	orrs	r2, r3
                                     hdcmi->Init.LineSelectStart);
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
                                     hdcmi->Init.ByteSelectStart | hdcmi->Init.LineSelectMode |\
 8003eb0:	431a      	orrs	r2, r3
  hdcmi->Instance->CR |=  (uint32_t)(hdcmi->Init.SynchroMode | hdcmi->Init.CaptureRate |\
 8003eb2:	687b      	ldr	r3, [r7, #4]
 8003eb4:	681b      	ldr	r3, [r3, #0]
 8003eb6:	430a      	orrs	r2, r1
 8003eb8:	601a      	str	r2, [r3, #0]
                                     
  if(hdcmi->Init.SynchroMode == DCMI_SYNCHRO_EMBEDDED)
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	685b      	ldr	r3, [r3, #4]
 8003ebe:	2b10      	cmp	r3, #16
 8003ec0:	d112      	bne.n	8003ee8 <HAL_DCMI_Init+0xb8>
  {
    hdcmi->Instance->ESCR = (((uint32_t)hdcmi->Init.SyncroCode.FrameStartCode)    |\
 8003ec2:	687b      	ldr	r3, [r7, #4]
 8003ec4:	7f1b      	ldrb	r3, [r3, #28]
 8003ec6:	461a      	mov	r2, r3
                             ((uint32_t)hdcmi->Init.SyncroCode.LineStartCode << DCMI_ESCR_LSC_Pos)|\
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	7f5b      	ldrb	r3, [r3, #29]
 8003ecc:	021b      	lsls	r3, r3, #8
    hdcmi->Instance->ESCR = (((uint32_t)hdcmi->Init.SyncroCode.FrameStartCode)    |\
 8003ece:	431a      	orrs	r2, r3
                             ((uint32_t)hdcmi->Init.SyncroCode.LineEndCode << DCMI_ESCR_LEC_Pos) |\
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	7f9b      	ldrb	r3, [r3, #30]
 8003ed4:	041b      	lsls	r3, r3, #16
                             ((uint32_t)hdcmi->Init.SyncroCode.LineStartCode << DCMI_ESCR_LSC_Pos)|\
 8003ed6:	ea42 0103 	orr.w	r1, r2, r3
                             ((uint32_t)hdcmi->Init.SyncroCode.FrameEndCode << DCMI_ESCR_FEC_Pos));
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	7fdb      	ldrb	r3, [r3, #31]
 8003ede:	061a      	lsls	r2, r3, #24
    hdcmi->Instance->ESCR = (((uint32_t)hdcmi->Init.SyncroCode.FrameStartCode)    |\
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	681b      	ldr	r3, [r3, #0]
                             ((uint32_t)hdcmi->Init.SyncroCode.LineEndCode << DCMI_ESCR_LEC_Pos) |\
 8003ee4:	430a      	orrs	r2, r1
    hdcmi->Instance->ESCR = (((uint32_t)hdcmi->Init.SyncroCode.FrameStartCode)    |\
 8003ee6:	619a      	str	r2, [r3, #24]

  }

  /* Enable the Line, Vsync, Error and Overrun interrupts */
  __HAL_DCMI_ENABLE_IT(hdcmi, DCMI_IT_LINE | DCMI_IT_VSYNC | DCMI_IT_ERR | DCMI_IT_OVR);
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	681b      	ldr	r3, [r3, #0]
 8003eec:	68da      	ldr	r2, [r3, #12]
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	681b      	ldr	r3, [r3, #0]
 8003ef2:	f042 021e 	orr.w	r2, r2, #30
 8003ef6:	60da      	str	r2, [r3, #12]

  /* Update error code */
  hdcmi->ErrorCode = HAL_DCMI_ERROR_NONE;
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	2200      	movs	r2, #0
 8003efc:	64da      	str	r2, [r3, #76]	; 0x4c
  
  /* Initialize the DCMI state*/
  hdcmi->State  = HAL_DCMI_STATE_READY;
 8003efe:	687b      	ldr	r3, [r7, #4]
 8003f00:	2201      	movs	r2, #1
 8003f02:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8003f06:	2300      	movs	r3, #0
}
 8003f08:	4618      	mov	r0, r3
 8003f0a:	3708      	adds	r7, #8
 8003f0c:	46bd      	mov	sp, r7
 8003f0e:	bd80      	pop	{r7, pc}
 8003f10:	ffe0f007 	.word	0xffe0f007

08003f14 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003f14:	b580      	push	{r7, lr}
 8003f16:	b086      	sub	sp, #24
 8003f18:	af00      	add	r7, sp, #0
 8003f1a:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8003f1c:	2300      	movs	r3, #0
 8003f1e:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8003f20:	f7ff f83a 	bl	8002f98 <HAL_GetTick>
 8003f24:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8003f26:	687b      	ldr	r3, [r7, #4]
 8003f28:	2b00      	cmp	r3, #0
 8003f2a:	d101      	bne.n	8003f30 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8003f2c:	2301      	movs	r3, #1
 8003f2e:	e099      	b.n	8004064 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	2200      	movs	r2, #0
 8003f34:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	2202      	movs	r2, #2
 8003f3c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	681b      	ldr	r3, [r3, #0]
 8003f44:	681a      	ldr	r2, [r3, #0]
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	681b      	ldr	r3, [r3, #0]
 8003f4a:	f022 0201 	bic.w	r2, r2, #1
 8003f4e:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003f50:	e00f      	b.n	8003f72 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003f52:	f7ff f821 	bl	8002f98 <HAL_GetTick>
 8003f56:	4602      	mov	r2, r0
 8003f58:	693b      	ldr	r3, [r7, #16]
 8003f5a:	1ad3      	subs	r3, r2, r3
 8003f5c:	2b05      	cmp	r3, #5
 8003f5e:	d908      	bls.n	8003f72 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003f60:	687b      	ldr	r3, [r7, #4]
 8003f62:	2220      	movs	r2, #32
 8003f64:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	2203      	movs	r2, #3
 8003f6a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8003f6e:	2303      	movs	r3, #3
 8003f70:	e078      	b.n	8004064 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	681b      	ldr	r3, [r3, #0]
 8003f76:	681b      	ldr	r3, [r3, #0]
 8003f78:	f003 0301 	and.w	r3, r3, #1
 8003f7c:	2b00      	cmp	r3, #0
 8003f7e:	d1e8      	bne.n	8003f52 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	681b      	ldr	r3, [r3, #0]
 8003f84:	681b      	ldr	r3, [r3, #0]
 8003f86:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8003f88:	697a      	ldr	r2, [r7, #20]
 8003f8a:	4b38      	ldr	r3, [pc, #224]	; (800406c <HAL_DMA_Init+0x158>)
 8003f8c:	4013      	ands	r3, r2
 8003f8e:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	685a      	ldr	r2, [r3, #4]
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	689b      	ldr	r3, [r3, #8]
 8003f98:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003f9e:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	691b      	ldr	r3, [r3, #16]
 8003fa4:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003fa6:	687b      	ldr	r3, [r7, #4]
 8003fa8:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003faa:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	699b      	ldr	r3, [r3, #24]
 8003fb0:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003fb2:	687b      	ldr	r3, [r7, #4]
 8003fb4:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003fb6:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003fb8:	687b      	ldr	r3, [r7, #4]
 8003fba:	6a1b      	ldr	r3, [r3, #32]
 8003fbc:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003fbe:	697a      	ldr	r2, [r7, #20]
 8003fc0:	4313      	orrs	r3, r2
 8003fc2:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003fc8:	2b04      	cmp	r3, #4
 8003fca:	d107      	bne.n	8003fdc <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003fd4:	4313      	orrs	r3, r2
 8003fd6:	697a      	ldr	r2, [r7, #20]
 8003fd8:	4313      	orrs	r3, r2
 8003fda:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8003fdc:	687b      	ldr	r3, [r7, #4]
 8003fde:	681b      	ldr	r3, [r3, #0]
 8003fe0:	697a      	ldr	r2, [r7, #20]
 8003fe2:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	681b      	ldr	r3, [r3, #0]
 8003fe8:	695b      	ldr	r3, [r3, #20]
 8003fea:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8003fec:	697b      	ldr	r3, [r7, #20]
 8003fee:	f023 0307 	bic.w	r3, r3, #7
 8003ff2:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ff8:	697a      	ldr	r2, [r7, #20]
 8003ffa:	4313      	orrs	r3, r2
 8003ffc:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004002:	2b04      	cmp	r3, #4
 8004004:	d117      	bne.n	8004036 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800400a:	697a      	ldr	r2, [r7, #20]
 800400c:	4313      	orrs	r3, r2
 800400e:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004014:	2b00      	cmp	r3, #0
 8004016:	d00e      	beq.n	8004036 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8004018:	6878      	ldr	r0, [r7, #4]
 800401a:	f000 fad5 	bl	80045c8 <DMA_CheckFifoParam>
 800401e:	4603      	mov	r3, r0
 8004020:	2b00      	cmp	r3, #0
 8004022:	d008      	beq.n	8004036 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	2240      	movs	r2, #64	; 0x40
 8004028:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	2201      	movs	r2, #1
 800402e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8004032:	2301      	movs	r3, #1
 8004034:	e016      	b.n	8004064 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8004036:	687b      	ldr	r3, [r7, #4]
 8004038:	681b      	ldr	r3, [r3, #0]
 800403a:	697a      	ldr	r2, [r7, #20]
 800403c:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800403e:	6878      	ldr	r0, [r7, #4]
 8004040:	f000 fa8c 	bl	800455c <DMA_CalcBaseAndBitshift>
 8004044:	4603      	mov	r3, r0
 8004046:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800404c:	223f      	movs	r2, #63	; 0x3f
 800404e:	409a      	lsls	r2, r3
 8004050:	68fb      	ldr	r3, [r7, #12]
 8004052:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	2200      	movs	r2, #0
 8004058:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800405a:	687b      	ldr	r3, [r7, #4]
 800405c:	2201      	movs	r2, #1
 800405e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8004062:	2300      	movs	r3, #0
}
 8004064:	4618      	mov	r0, r3
 8004066:	3718      	adds	r7, #24
 8004068:	46bd      	mov	sp, r7
 800406a:	bd80      	pop	{r7, pc}
 800406c:	f010803f 	.word	0xf010803f

08004070 <HAL_DMA_DeInit>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_DeInit(DMA_HandleTypeDef *hdma)
{
 8004070:	b580      	push	{r7, lr}
 8004072:	b084      	sub	sp, #16
 8004074:	af00      	add	r7, sp, #0
 8004076:	6078      	str	r0, [r7, #4]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	2b00      	cmp	r3, #0
 800407c:	d101      	bne.n	8004082 <HAL_DMA_DeInit+0x12>
  {
    return HAL_ERROR;
 800407e:	2301      	movs	r3, #1
 8004080:	e050      	b.n	8004124 <HAL_DMA_DeInit+0xb4>
  }
  
  /* Check the DMA peripheral state */
  if(hdma->State == HAL_DMA_STATE_BUSY)
 8004082:	687b      	ldr	r3, [r7, #4]
 8004084:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004088:	b2db      	uxtb	r3, r3
 800408a:	2b02      	cmp	r3, #2
 800408c:	d101      	bne.n	8004092 <HAL_DMA_DeInit+0x22>
  {
    /* Return error status */
    return HAL_BUSY;
 800408e:	2302      	movs	r3, #2
 8004090:	e048      	b.n	8004124 <HAL_DMA_DeInit+0xb4>

  /* Check the parameters */
  assert_param(IS_DMA_STREAM_ALL_INSTANCE(hdma->Instance));

  /* Disable the selected DMA Streamx */
  __HAL_DMA_DISABLE(hdma);
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	681b      	ldr	r3, [r3, #0]
 8004096:	681a      	ldr	r2, [r3, #0]
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	681b      	ldr	r3, [r3, #0]
 800409c:	f022 0201 	bic.w	r2, r2, #1
 80040a0:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx control register */
  hdma->Instance->CR   = 0U;
 80040a2:	687b      	ldr	r3, [r7, #4]
 80040a4:	681b      	ldr	r3, [r3, #0]
 80040a6:	2200      	movs	r2, #0
 80040a8:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx number of data to transfer register */
  hdma->Instance->NDTR = 0U;
 80040aa:	687b      	ldr	r3, [r7, #4]
 80040ac:	681b      	ldr	r3, [r3, #0]
 80040ae:	2200      	movs	r2, #0
 80040b0:	605a      	str	r2, [r3, #4]

  /* Reset DMA Streamx peripheral address register */
  hdma->Instance->PAR  = 0U;
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	681b      	ldr	r3, [r3, #0]
 80040b6:	2200      	movs	r2, #0
 80040b8:	609a      	str	r2, [r3, #8]

  /* Reset DMA Streamx memory 0 address register */
  hdma->Instance->M0AR = 0U;
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	681b      	ldr	r3, [r3, #0]
 80040be:	2200      	movs	r2, #0
 80040c0:	60da      	str	r2, [r3, #12]
  
  /* Reset DMA Streamx memory 1 address register */
  hdma->Instance->M1AR = 0U;
 80040c2:	687b      	ldr	r3, [r7, #4]
 80040c4:	681b      	ldr	r3, [r3, #0]
 80040c6:	2200      	movs	r2, #0
 80040c8:	611a      	str	r2, [r3, #16]
  
  /* Reset DMA Streamx FIFO control register */
  hdma->Instance->FCR  = (uint32_t)0x00000021U;
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	681b      	ldr	r3, [r3, #0]
 80040ce:	2221      	movs	r2, #33	; 0x21
 80040d0:	615a      	str	r2, [r3, #20]
  
  /* Get DMA steam Base Address */  
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80040d2:	6878      	ldr	r0, [r7, #4]
 80040d4:	f000 fa42 	bl	800455c <DMA_CalcBaseAndBitshift>
 80040d8:	4603      	mov	r3, r0
 80040da:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags at correct offset within the register */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80040e0:	223f      	movs	r2, #63	; 0x3f
 80040e2:	409a      	lsls	r2, r3
 80040e4:	68fb      	ldr	r3, [r7, #12]
 80040e6:	609a      	str	r2, [r3, #8]
  
  /* Clean all callbacks */
  hdma->XferCpltCallback = NULL;
 80040e8:	687b      	ldr	r3, [r7, #4]
 80040ea:	2200      	movs	r2, #0
 80040ec:	63da      	str	r2, [r3, #60]	; 0x3c
  hdma->XferHalfCpltCallback = NULL;
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	2200      	movs	r2, #0
 80040f2:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->XferM1CpltCallback = NULL;
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	2200      	movs	r2, #0
 80040f8:	645a      	str	r2, [r3, #68]	; 0x44
  hdma->XferM1HalfCpltCallback = NULL;
 80040fa:	687b      	ldr	r3, [r7, #4]
 80040fc:	2200      	movs	r2, #0
 80040fe:	649a      	str	r2, [r3, #72]	; 0x48
  hdma->XferErrorCallback = NULL;
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	2200      	movs	r2, #0
 8004104:	64da      	str	r2, [r3, #76]	; 0x4c
  hdma->XferAbortCallback = NULL;  
 8004106:	687b      	ldr	r3, [r7, #4]
 8004108:	2200      	movs	r2, #0
 800410a:	651a      	str	r2, [r3, #80]	; 0x50

  /* Reset the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	2200      	movs	r2, #0
 8004110:	655a      	str	r2, [r3, #84]	; 0x54

  /* Reset the DMA state */
  hdma->State = HAL_DMA_STATE_RESET;
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	2200      	movs	r2, #0
 8004116:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 800411a:	687b      	ldr	r3, [r7, #4]
 800411c:	2200      	movs	r2, #0
 800411e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return HAL_OK;
 8004122:	2300      	movs	r3, #0
}
 8004124:	4618      	mov	r0, r3
 8004126:	3710      	adds	r7, #16
 8004128:	46bd      	mov	sp, r7
 800412a:	bd80      	pop	{r7, pc}

0800412c <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800412c:	b580      	push	{r7, lr}
 800412e:	b086      	sub	sp, #24
 8004130:	af00      	add	r7, sp, #0
 8004132:	60f8      	str	r0, [r7, #12]
 8004134:	60b9      	str	r1, [r7, #8]
 8004136:	607a      	str	r2, [r7, #4]
 8004138:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800413a:	2300      	movs	r3, #0
 800413c:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800413e:	68fb      	ldr	r3, [r7, #12]
 8004140:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004142:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8004144:	68fb      	ldr	r3, [r7, #12]
 8004146:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800414a:	2b01      	cmp	r3, #1
 800414c:	d101      	bne.n	8004152 <HAL_DMA_Start_IT+0x26>
 800414e:	2302      	movs	r3, #2
 8004150:	e048      	b.n	80041e4 <HAL_DMA_Start_IT+0xb8>
 8004152:	68fb      	ldr	r3, [r7, #12]
 8004154:	2201      	movs	r2, #1
 8004156:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 800415a:	68fb      	ldr	r3, [r7, #12]
 800415c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004160:	b2db      	uxtb	r3, r3
 8004162:	2b01      	cmp	r3, #1
 8004164:	d137      	bne.n	80041d6 <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8004166:	68fb      	ldr	r3, [r7, #12]
 8004168:	2202      	movs	r2, #2
 800416a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800416e:	68fb      	ldr	r3, [r7, #12]
 8004170:	2200      	movs	r2, #0
 8004172:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8004174:	683b      	ldr	r3, [r7, #0]
 8004176:	687a      	ldr	r2, [r7, #4]
 8004178:	68b9      	ldr	r1, [r7, #8]
 800417a:	68f8      	ldr	r0, [r7, #12]
 800417c:	f000 f9c0 	bl	8004500 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004180:	68fb      	ldr	r3, [r7, #12]
 8004182:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004184:	223f      	movs	r2, #63	; 0x3f
 8004186:	409a      	lsls	r2, r3
 8004188:	693b      	ldr	r3, [r7, #16]
 800418a:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 800418c:	68fb      	ldr	r3, [r7, #12]
 800418e:	681b      	ldr	r3, [r3, #0]
 8004190:	681a      	ldr	r2, [r3, #0]
 8004192:	68fb      	ldr	r3, [r7, #12]
 8004194:	681b      	ldr	r3, [r3, #0]
 8004196:	f042 0216 	orr.w	r2, r2, #22
 800419a:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR |= DMA_IT_FE;
 800419c:	68fb      	ldr	r3, [r7, #12]
 800419e:	681b      	ldr	r3, [r3, #0]
 80041a0:	695a      	ldr	r2, [r3, #20]
 80041a2:	68fb      	ldr	r3, [r7, #12]
 80041a4:	681b      	ldr	r3, [r3, #0]
 80041a6:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80041aa:	615a      	str	r2, [r3, #20]
    
    if(hdma->XferHalfCpltCallback != NULL)
 80041ac:	68fb      	ldr	r3, [r7, #12]
 80041ae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80041b0:	2b00      	cmp	r3, #0
 80041b2:	d007      	beq.n	80041c4 <HAL_DMA_Start_IT+0x98>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 80041b4:	68fb      	ldr	r3, [r7, #12]
 80041b6:	681b      	ldr	r3, [r3, #0]
 80041b8:	681a      	ldr	r2, [r3, #0]
 80041ba:	68fb      	ldr	r3, [r7, #12]
 80041bc:	681b      	ldr	r3, [r3, #0]
 80041be:	f042 0208 	orr.w	r2, r2, #8
 80041c2:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80041c4:	68fb      	ldr	r3, [r7, #12]
 80041c6:	681b      	ldr	r3, [r3, #0]
 80041c8:	681a      	ldr	r2, [r3, #0]
 80041ca:	68fb      	ldr	r3, [r7, #12]
 80041cc:	681b      	ldr	r3, [r3, #0]
 80041ce:	f042 0201 	orr.w	r2, r2, #1
 80041d2:	601a      	str	r2, [r3, #0]
 80041d4:	e005      	b.n	80041e2 <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 80041d6:	68fb      	ldr	r3, [r7, #12]
 80041d8:	2200      	movs	r2, #0
 80041da:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 80041de:	2302      	movs	r3, #2
 80041e0:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 80041e2:	7dfb      	ldrb	r3, [r7, #23]
}
 80041e4:	4618      	mov	r0, r3
 80041e6:	3718      	adds	r7, #24
 80041e8:	46bd      	mov	sp, r7
 80041ea:	bd80      	pop	{r7, pc}

080041ec <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80041ec:	b580      	push	{r7, lr}
 80041ee:	b086      	sub	sp, #24
 80041f0:	af00      	add	r7, sp, #0
 80041f2:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0;
 80041f4:	2300      	movs	r3, #0
 80041f6:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600;
 80041f8:	4b92      	ldr	r3, [pc, #584]	; (8004444 <HAL_DMA_IRQHandler+0x258>)
 80041fa:	681b      	ldr	r3, [r3, #0]
 80041fc:	4a92      	ldr	r2, [pc, #584]	; (8004448 <HAL_DMA_IRQHandler+0x25c>)
 80041fe:	fba2 2303 	umull	r2, r3, r2, r3
 8004202:	0a9b      	lsrs	r3, r3, #10
 8004204:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800420a:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 800420c:	693b      	ldr	r3, [r7, #16]
 800420e:	681b      	ldr	r3, [r3, #0]
 8004210:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004216:	2208      	movs	r2, #8
 8004218:	409a      	lsls	r2, r3
 800421a:	68fb      	ldr	r3, [r7, #12]
 800421c:	4013      	ands	r3, r2
 800421e:	2b00      	cmp	r3, #0
 8004220:	d01a      	beq.n	8004258 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	681b      	ldr	r3, [r3, #0]
 8004226:	681b      	ldr	r3, [r3, #0]
 8004228:	f003 0304 	and.w	r3, r3, #4
 800422c:	2b00      	cmp	r3, #0
 800422e:	d013      	beq.n	8004258 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	681b      	ldr	r3, [r3, #0]
 8004234:	681a      	ldr	r2, [r3, #0]
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	681b      	ldr	r3, [r3, #0]
 800423a:	f022 0204 	bic.w	r2, r2, #4
 800423e:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004244:	2208      	movs	r2, #8
 8004246:	409a      	lsls	r2, r3
 8004248:	693b      	ldr	r3, [r7, #16]
 800424a:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004250:	f043 0201 	orr.w	r2, r3, #1
 8004254:	687b      	ldr	r3, [r7, #4]
 8004256:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800425c:	2201      	movs	r2, #1
 800425e:	409a      	lsls	r2, r3
 8004260:	68fb      	ldr	r3, [r7, #12]
 8004262:	4013      	ands	r3, r2
 8004264:	2b00      	cmp	r3, #0
 8004266:	d012      	beq.n	800428e <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8004268:	687b      	ldr	r3, [r7, #4]
 800426a:	681b      	ldr	r3, [r3, #0]
 800426c:	695b      	ldr	r3, [r3, #20]
 800426e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004272:	2b00      	cmp	r3, #0
 8004274:	d00b      	beq.n	800428e <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800427a:	2201      	movs	r2, #1
 800427c:	409a      	lsls	r2, r3
 800427e:	693b      	ldr	r3, [r7, #16]
 8004280:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8004282:	687b      	ldr	r3, [r7, #4]
 8004284:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004286:	f043 0202 	orr.w	r2, r3, #2
 800428a:	687b      	ldr	r3, [r7, #4]
 800428c:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004292:	2204      	movs	r2, #4
 8004294:	409a      	lsls	r2, r3
 8004296:	68fb      	ldr	r3, [r7, #12]
 8004298:	4013      	ands	r3, r2
 800429a:	2b00      	cmp	r3, #0
 800429c:	d012      	beq.n	80042c4 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 800429e:	687b      	ldr	r3, [r7, #4]
 80042a0:	681b      	ldr	r3, [r3, #0]
 80042a2:	681b      	ldr	r3, [r3, #0]
 80042a4:	f003 0302 	and.w	r3, r3, #2
 80042a8:	2b00      	cmp	r3, #0
 80042aa:	d00b      	beq.n	80042c4 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80042b0:	2204      	movs	r2, #4
 80042b2:	409a      	lsls	r2, r3
 80042b4:	693b      	ldr	r3, [r7, #16]
 80042b6:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80042bc:	f043 0204 	orr.w	r2, r3, #4
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80042c8:	2210      	movs	r2, #16
 80042ca:	409a      	lsls	r2, r3
 80042cc:	68fb      	ldr	r3, [r7, #12]
 80042ce:	4013      	ands	r3, r2
 80042d0:	2b00      	cmp	r3, #0
 80042d2:	d043      	beq.n	800435c <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	681b      	ldr	r3, [r3, #0]
 80042d8:	681b      	ldr	r3, [r3, #0]
 80042da:	f003 0308 	and.w	r3, r3, #8
 80042de:	2b00      	cmp	r3, #0
 80042e0:	d03c      	beq.n	800435c <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 80042e2:	687b      	ldr	r3, [r7, #4]
 80042e4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80042e6:	2210      	movs	r2, #16
 80042e8:	409a      	lsls	r2, r3
 80042ea:	693b      	ldr	r3, [r7, #16]
 80042ec:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	681b      	ldr	r3, [r3, #0]
 80042f2:	681b      	ldr	r3, [r3, #0]
 80042f4:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80042f8:	2b00      	cmp	r3, #0
 80042fa:	d018      	beq.n	800432e <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	681b      	ldr	r3, [r3, #0]
 8004300:	681b      	ldr	r3, [r3, #0]
 8004302:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004306:	2b00      	cmp	r3, #0
 8004308:	d108      	bne.n	800431c <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 800430a:	687b      	ldr	r3, [r7, #4]
 800430c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800430e:	2b00      	cmp	r3, #0
 8004310:	d024      	beq.n	800435c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8004312:	687b      	ldr	r3, [r7, #4]
 8004314:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004316:	6878      	ldr	r0, [r7, #4]
 8004318:	4798      	blx	r3
 800431a:	e01f      	b.n	800435c <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 800431c:	687b      	ldr	r3, [r7, #4]
 800431e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004320:	2b00      	cmp	r3, #0
 8004322:	d01b      	beq.n	800435c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004328:	6878      	ldr	r0, [r7, #4]
 800432a:	4798      	blx	r3
 800432c:	e016      	b.n	800435c <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800432e:	687b      	ldr	r3, [r7, #4]
 8004330:	681b      	ldr	r3, [r3, #0]
 8004332:	681b      	ldr	r3, [r3, #0]
 8004334:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004338:	2b00      	cmp	r3, #0
 800433a:	d107      	bne.n	800434c <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	681b      	ldr	r3, [r3, #0]
 8004340:	681a      	ldr	r2, [r3, #0]
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	681b      	ldr	r3, [r3, #0]
 8004346:	f022 0208 	bic.w	r2, r2, #8
 800434a:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004350:	2b00      	cmp	r3, #0
 8004352:	d003      	beq.n	800435c <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004358:	6878      	ldr	r0, [r7, #4]
 800435a:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004360:	2220      	movs	r2, #32
 8004362:	409a      	lsls	r2, r3
 8004364:	68fb      	ldr	r3, [r7, #12]
 8004366:	4013      	ands	r3, r2
 8004368:	2b00      	cmp	r3, #0
 800436a:	f000 808e 	beq.w	800448a <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 800436e:	687b      	ldr	r3, [r7, #4]
 8004370:	681b      	ldr	r3, [r3, #0]
 8004372:	681b      	ldr	r3, [r3, #0]
 8004374:	f003 0310 	and.w	r3, r3, #16
 8004378:	2b00      	cmp	r3, #0
 800437a:	f000 8086 	beq.w	800448a <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 800437e:	687b      	ldr	r3, [r7, #4]
 8004380:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004382:	2220      	movs	r2, #32
 8004384:	409a      	lsls	r2, r3
 8004386:	693b      	ldr	r3, [r7, #16]
 8004388:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 800438a:	687b      	ldr	r3, [r7, #4]
 800438c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004390:	b2db      	uxtb	r3, r3
 8004392:	2b05      	cmp	r3, #5
 8004394:	d136      	bne.n	8004404 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	681b      	ldr	r3, [r3, #0]
 800439a:	681a      	ldr	r2, [r3, #0]
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	681b      	ldr	r3, [r3, #0]
 80043a0:	f022 0216 	bic.w	r2, r2, #22
 80043a4:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 80043a6:	687b      	ldr	r3, [r7, #4]
 80043a8:	681b      	ldr	r3, [r3, #0]
 80043aa:	695a      	ldr	r2, [r3, #20]
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	681b      	ldr	r3, [r3, #0]
 80043b0:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80043b4:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80043b6:	687b      	ldr	r3, [r7, #4]
 80043b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80043ba:	2b00      	cmp	r3, #0
 80043bc:	d103      	bne.n	80043c6 <HAL_DMA_IRQHandler+0x1da>
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80043c2:	2b00      	cmp	r3, #0
 80043c4:	d007      	beq.n	80043d6 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	681b      	ldr	r3, [r3, #0]
 80043ca:	681a      	ldr	r2, [r3, #0]
 80043cc:	687b      	ldr	r3, [r7, #4]
 80043ce:	681b      	ldr	r3, [r3, #0]
 80043d0:	f022 0208 	bic.w	r2, r2, #8
 80043d4:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 80043d6:	687b      	ldr	r3, [r7, #4]
 80043d8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80043da:	223f      	movs	r2, #63	; 0x3f
 80043dc:	409a      	lsls	r2, r3
 80043de:	693b      	ldr	r3, [r7, #16]
 80043e0:	609a      	str	r2, [r3, #8]

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	2200      	movs	r2, #0
 80043e6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80043ea:	687b      	ldr	r3, [r7, #4]
 80043ec:	2201      	movs	r2, #1
 80043ee:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        if(hdma->XferAbortCallback != NULL)
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80043f6:	2b00      	cmp	r3, #0
 80043f8:	d07d      	beq.n	80044f6 <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 80043fa:	687b      	ldr	r3, [r7, #4]
 80043fc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80043fe:	6878      	ldr	r0, [r7, #4]
 8004400:	4798      	blx	r3
        }
        return;
 8004402:	e078      	b.n	80044f6 <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	681b      	ldr	r3, [r3, #0]
 8004408:	681b      	ldr	r3, [r3, #0]
 800440a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800440e:	2b00      	cmp	r3, #0
 8004410:	d01c      	beq.n	800444c <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8004412:	687b      	ldr	r3, [r7, #4]
 8004414:	681b      	ldr	r3, [r3, #0]
 8004416:	681b      	ldr	r3, [r3, #0]
 8004418:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800441c:	2b00      	cmp	r3, #0
 800441e:	d108      	bne.n	8004432 <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004424:	2b00      	cmp	r3, #0
 8004426:	d030      	beq.n	800448a <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800442c:	6878      	ldr	r0, [r7, #4]
 800442e:	4798      	blx	r3
 8004430:	e02b      	b.n	800448a <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8004432:	687b      	ldr	r3, [r7, #4]
 8004434:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004436:	2b00      	cmp	r3, #0
 8004438:	d027      	beq.n	800448a <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 800443a:	687b      	ldr	r3, [r7, #4]
 800443c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800443e:	6878      	ldr	r0, [r7, #4]
 8004440:	4798      	blx	r3
 8004442:	e022      	b.n	800448a <HAL_DMA_IRQHandler+0x29e>
 8004444:	200000ac 	.word	0x200000ac
 8004448:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	681b      	ldr	r3, [r3, #0]
 8004450:	681b      	ldr	r3, [r3, #0]
 8004452:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004456:	2b00      	cmp	r3, #0
 8004458:	d10f      	bne.n	800447a <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 800445a:	687b      	ldr	r3, [r7, #4]
 800445c:	681b      	ldr	r3, [r3, #0]
 800445e:	681a      	ldr	r2, [r3, #0]
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	681b      	ldr	r3, [r3, #0]
 8004464:	f022 0210 	bic.w	r2, r2, #16
 8004468:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	2200      	movs	r2, #0
 800446e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8004472:	687b      	ldr	r3, [r7, #4]
 8004474:	2201      	movs	r2, #1
 8004476:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800447e:	2b00      	cmp	r3, #0
 8004480:	d003      	beq.n	800448a <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8004482:	687b      	ldr	r3, [r7, #4]
 8004484:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004486:	6878      	ldr	r0, [r7, #4]
 8004488:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 800448a:	687b      	ldr	r3, [r7, #4]
 800448c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800448e:	2b00      	cmp	r3, #0
 8004490:	d032      	beq.n	80044f8 <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004496:	f003 0301 	and.w	r3, r3, #1
 800449a:	2b00      	cmp	r3, #0
 800449c:	d022      	beq.n	80044e4 <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 800449e:	687b      	ldr	r3, [r7, #4]
 80044a0:	2205      	movs	r2, #5
 80044a2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 80044a6:	687b      	ldr	r3, [r7, #4]
 80044a8:	681b      	ldr	r3, [r3, #0]
 80044aa:	681a      	ldr	r2, [r3, #0]
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	681b      	ldr	r3, [r3, #0]
 80044b0:	f022 0201 	bic.w	r2, r2, #1
 80044b4:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 80044b6:	68bb      	ldr	r3, [r7, #8]
 80044b8:	3301      	adds	r3, #1
 80044ba:	60bb      	str	r3, [r7, #8]
 80044bc:	697a      	ldr	r2, [r7, #20]
 80044be:	429a      	cmp	r2, r3
 80044c0:	d307      	bcc.n	80044d2 <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 80044c2:	687b      	ldr	r3, [r7, #4]
 80044c4:	681b      	ldr	r3, [r3, #0]
 80044c6:	681b      	ldr	r3, [r3, #0]
 80044c8:	f003 0301 	and.w	r3, r3, #1
 80044cc:	2b00      	cmp	r3, #0
 80044ce:	d1f2      	bne.n	80044b6 <HAL_DMA_IRQHandler+0x2ca>
 80044d0:	e000      	b.n	80044d4 <HAL_DMA_IRQHandler+0x2e8>
          break;
 80044d2:	bf00      	nop

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80044d4:	687b      	ldr	r3, [r7, #4]
 80044d6:	2200      	movs	r2, #0
 80044d8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80044dc:	687b      	ldr	r3, [r7, #4]
 80044de:	2201      	movs	r2, #1
 80044e0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    }

    if(hdma->XferErrorCallback != NULL)
 80044e4:	687b      	ldr	r3, [r7, #4]
 80044e6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80044e8:	2b00      	cmp	r3, #0
 80044ea:	d005      	beq.n	80044f8 <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80044f0:	6878      	ldr	r0, [r7, #4]
 80044f2:	4798      	blx	r3
 80044f4:	e000      	b.n	80044f8 <HAL_DMA_IRQHandler+0x30c>
        return;
 80044f6:	bf00      	nop
    }
  }
}
 80044f8:	3718      	adds	r7, #24
 80044fa:	46bd      	mov	sp, r7
 80044fc:	bd80      	pop	{r7, pc}
 80044fe:	bf00      	nop

08004500 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004500:	b480      	push	{r7}
 8004502:	b085      	sub	sp, #20
 8004504:	af00      	add	r7, sp, #0
 8004506:	60f8      	str	r0, [r7, #12]
 8004508:	60b9      	str	r1, [r7, #8]
 800450a:	607a      	str	r2, [r7, #4]
 800450c:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 800450e:	68fb      	ldr	r3, [r7, #12]
 8004510:	681b      	ldr	r3, [r3, #0]
 8004512:	681a      	ldr	r2, [r3, #0]
 8004514:	68fb      	ldr	r3, [r7, #12]
 8004516:	681b      	ldr	r3, [r3, #0]
 8004518:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800451c:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 800451e:	68fb      	ldr	r3, [r7, #12]
 8004520:	681b      	ldr	r3, [r3, #0]
 8004522:	683a      	ldr	r2, [r7, #0]
 8004524:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8004526:	68fb      	ldr	r3, [r7, #12]
 8004528:	689b      	ldr	r3, [r3, #8]
 800452a:	2b40      	cmp	r3, #64	; 0x40
 800452c:	d108      	bne.n	8004540 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 800452e:	68fb      	ldr	r3, [r7, #12]
 8004530:	681b      	ldr	r3, [r3, #0]
 8004532:	687a      	ldr	r2, [r7, #4]
 8004534:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8004536:	68fb      	ldr	r3, [r7, #12]
 8004538:	681b      	ldr	r3, [r3, #0]
 800453a:	68ba      	ldr	r2, [r7, #8]
 800453c:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 800453e:	e007      	b.n	8004550 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8004540:	68fb      	ldr	r3, [r7, #12]
 8004542:	681b      	ldr	r3, [r3, #0]
 8004544:	68ba      	ldr	r2, [r7, #8]
 8004546:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8004548:	68fb      	ldr	r3, [r7, #12]
 800454a:	681b      	ldr	r3, [r3, #0]
 800454c:	687a      	ldr	r2, [r7, #4]
 800454e:	60da      	str	r2, [r3, #12]
}
 8004550:	bf00      	nop
 8004552:	3714      	adds	r7, #20
 8004554:	46bd      	mov	sp, r7
 8004556:	f85d 7b04 	ldr.w	r7, [sp], #4
 800455a:	4770      	bx	lr

0800455c <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 800455c:	b480      	push	{r7}
 800455e:	b085      	sub	sp, #20
 8004560:	af00      	add	r7, sp, #0
 8004562:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	681b      	ldr	r3, [r3, #0]
 8004568:	b2db      	uxtb	r3, r3
 800456a:	3b10      	subs	r3, #16
 800456c:	4a13      	ldr	r2, [pc, #76]	; (80045bc <DMA_CalcBaseAndBitshift+0x60>)
 800456e:	fba2 2303 	umull	r2, r3, r2, r3
 8004572:	091b      	lsrs	r3, r3, #4
 8004574:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8004576:	4a12      	ldr	r2, [pc, #72]	; (80045c0 <DMA_CalcBaseAndBitshift+0x64>)
 8004578:	68fb      	ldr	r3, [r7, #12]
 800457a:	4413      	add	r3, r2
 800457c:	781b      	ldrb	r3, [r3, #0]
 800457e:	461a      	mov	r2, r3
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8004584:	68fb      	ldr	r3, [r7, #12]
 8004586:	2b03      	cmp	r3, #3
 8004588:	d908      	bls.n	800459c <DMA_CalcBaseAndBitshift+0x40>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	681b      	ldr	r3, [r3, #0]
 800458e:	461a      	mov	r2, r3
 8004590:	4b0c      	ldr	r3, [pc, #48]	; (80045c4 <DMA_CalcBaseAndBitshift+0x68>)
 8004592:	4013      	ands	r3, r2
 8004594:	1d1a      	adds	r2, r3, #4
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	659a      	str	r2, [r3, #88]	; 0x58
 800459a:	e006      	b.n	80045aa <DMA_CalcBaseAndBitshift+0x4e>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 800459c:	687b      	ldr	r3, [r7, #4]
 800459e:	681b      	ldr	r3, [r3, #0]
 80045a0:	461a      	mov	r2, r3
 80045a2:	4b08      	ldr	r3, [pc, #32]	; (80045c4 <DMA_CalcBaseAndBitshift+0x68>)
 80045a4:	4013      	ands	r3, r2
 80045a6:	687a      	ldr	r2, [r7, #4]
 80045a8:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 80045aa:	687b      	ldr	r3, [r7, #4]
 80045ac:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 80045ae:	4618      	mov	r0, r3
 80045b0:	3714      	adds	r7, #20
 80045b2:	46bd      	mov	sp, r7
 80045b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045b8:	4770      	bx	lr
 80045ba:	bf00      	nop
 80045bc:	aaaaaaab 	.word	0xaaaaaaab
 80045c0:	0800f60c 	.word	0x0800f60c
 80045c4:	fffffc00 	.word	0xfffffc00

080045c8 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 80045c8:	b480      	push	{r7}
 80045ca:	b085      	sub	sp, #20
 80045cc:	af00      	add	r7, sp, #0
 80045ce:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80045d0:	2300      	movs	r3, #0
 80045d2:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80045d8:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	699b      	ldr	r3, [r3, #24]
 80045de:	2b00      	cmp	r3, #0
 80045e0:	d11f      	bne.n	8004622 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 80045e2:	68bb      	ldr	r3, [r7, #8]
 80045e4:	2b03      	cmp	r3, #3
 80045e6:	d855      	bhi.n	8004694 <DMA_CheckFifoParam+0xcc>
 80045e8:	a201      	add	r2, pc, #4	; (adr r2, 80045f0 <DMA_CheckFifoParam+0x28>)
 80045ea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80045ee:	bf00      	nop
 80045f0:	08004601 	.word	0x08004601
 80045f4:	08004613 	.word	0x08004613
 80045f8:	08004601 	.word	0x08004601
 80045fc:	08004695 	.word	0x08004695
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004600:	687b      	ldr	r3, [r7, #4]
 8004602:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004604:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004608:	2b00      	cmp	r3, #0
 800460a:	d045      	beq.n	8004698 <DMA_CheckFifoParam+0xd0>
      {
        status = HAL_ERROR;
 800460c:	2301      	movs	r3, #1
 800460e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004610:	e042      	b.n	8004698 <DMA_CheckFifoParam+0xd0>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004612:	687b      	ldr	r3, [r7, #4]
 8004614:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004616:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 800461a:	d13f      	bne.n	800469c <DMA_CheckFifoParam+0xd4>
      {
        status = HAL_ERROR;
 800461c:	2301      	movs	r3, #1
 800461e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004620:	e03c      	b.n	800469c <DMA_CheckFifoParam+0xd4>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8004622:	687b      	ldr	r3, [r7, #4]
 8004624:	699b      	ldr	r3, [r3, #24]
 8004626:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800462a:	d121      	bne.n	8004670 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 800462c:	68bb      	ldr	r3, [r7, #8]
 800462e:	2b03      	cmp	r3, #3
 8004630:	d836      	bhi.n	80046a0 <DMA_CheckFifoParam+0xd8>
 8004632:	a201      	add	r2, pc, #4	; (adr r2, 8004638 <DMA_CheckFifoParam+0x70>)
 8004634:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004638:	08004649 	.word	0x08004649
 800463c:	0800464f 	.word	0x0800464f
 8004640:	08004649 	.word	0x08004649
 8004644:	08004661 	.word	0x08004661
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8004648:	2301      	movs	r3, #1
 800464a:	73fb      	strb	r3, [r7, #15]
      break;
 800464c:	e02f      	b.n	80046ae <DMA_CheckFifoParam+0xe6>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800464e:	687b      	ldr	r3, [r7, #4]
 8004650:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004652:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004656:	2b00      	cmp	r3, #0
 8004658:	d024      	beq.n	80046a4 <DMA_CheckFifoParam+0xdc>
      {
        status = HAL_ERROR;
 800465a:	2301      	movs	r3, #1
 800465c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800465e:	e021      	b.n	80046a4 <DMA_CheckFifoParam+0xdc>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004664:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8004668:	d11e      	bne.n	80046a8 <DMA_CheckFifoParam+0xe0>
      {
        status = HAL_ERROR;
 800466a:	2301      	movs	r3, #1
 800466c:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 800466e:	e01b      	b.n	80046a8 <DMA_CheckFifoParam+0xe0>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8004670:	68bb      	ldr	r3, [r7, #8]
 8004672:	2b02      	cmp	r3, #2
 8004674:	d902      	bls.n	800467c <DMA_CheckFifoParam+0xb4>
 8004676:	2b03      	cmp	r3, #3
 8004678:	d003      	beq.n	8004682 <DMA_CheckFifoParam+0xba>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 800467a:	e018      	b.n	80046ae <DMA_CheckFifoParam+0xe6>
      status = HAL_ERROR;
 800467c:	2301      	movs	r3, #1
 800467e:	73fb      	strb	r3, [r7, #15]
      break;
 8004680:	e015      	b.n	80046ae <DMA_CheckFifoParam+0xe6>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004682:	687b      	ldr	r3, [r7, #4]
 8004684:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004686:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800468a:	2b00      	cmp	r3, #0
 800468c:	d00e      	beq.n	80046ac <DMA_CheckFifoParam+0xe4>
        status = HAL_ERROR;
 800468e:	2301      	movs	r3, #1
 8004690:	73fb      	strb	r3, [r7, #15]
      break;
 8004692:	e00b      	b.n	80046ac <DMA_CheckFifoParam+0xe4>
      break;
 8004694:	bf00      	nop
 8004696:	e00a      	b.n	80046ae <DMA_CheckFifoParam+0xe6>
      break;
 8004698:	bf00      	nop
 800469a:	e008      	b.n	80046ae <DMA_CheckFifoParam+0xe6>
      break;
 800469c:	bf00      	nop
 800469e:	e006      	b.n	80046ae <DMA_CheckFifoParam+0xe6>
      break;
 80046a0:	bf00      	nop
 80046a2:	e004      	b.n	80046ae <DMA_CheckFifoParam+0xe6>
      break;
 80046a4:	bf00      	nop
 80046a6:	e002      	b.n	80046ae <DMA_CheckFifoParam+0xe6>
      break;   
 80046a8:	bf00      	nop
 80046aa:	e000      	b.n	80046ae <DMA_CheckFifoParam+0xe6>
      break;
 80046ac:	bf00      	nop
    }
  } 
  
  return status; 
 80046ae:	7bfb      	ldrb	r3, [r7, #15]
}
 80046b0:	4618      	mov	r0, r3
 80046b2:	3714      	adds	r7, #20
 80046b4:	46bd      	mov	sp, r7
 80046b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046ba:	4770      	bx	lr

080046bc <HAL_DMA2D_Init>:
  * @param  hdma2d pointer to a DMA2D_HandleTypeDef structure that contains
  *                 the configuration information for the DMA2D.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_Init(DMA2D_HandleTypeDef *hdma2d)
{
 80046bc:	b580      	push	{r7, lr}
 80046be:	b082      	sub	sp, #8
 80046c0:	af00      	add	r7, sp, #0
 80046c2:	6078      	str	r0, [r7, #4]
  /* Check the DMA2D peripheral state */
  if(hdma2d == NULL)
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	2b00      	cmp	r3, #0
 80046c8:	d101      	bne.n	80046ce <HAL_DMA2D_Init+0x12>
  {
     return HAL_ERROR;
 80046ca:	2301      	movs	r3, #1
 80046cc:	e039      	b.n	8004742 <HAL_DMA2D_Init+0x86>

    /* Init the low level hardware */
    hdma2d->MspInitCallback(hdma2d);
  }
#else
  if(hdma2d->State == HAL_DMA2D_STATE_RESET)
 80046ce:	687b      	ldr	r3, [r7, #4]
 80046d0:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80046d4:	b2db      	uxtb	r3, r3
 80046d6:	2b00      	cmp	r3, #0
 80046d8:	d106      	bne.n	80046e8 <HAL_DMA2D_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hdma2d->Lock = HAL_UNLOCKED;
 80046da:	687b      	ldr	r3, [r7, #4]
 80046dc:	2200      	movs	r2, #0
 80046de:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
    /* Init the low level hardware */
    HAL_DMA2D_MspInit(hdma2d);
 80046e2:	6878      	ldr	r0, [r7, #4]
 80046e4:	f007 fe4a 	bl	800c37c <HAL_DMA2D_MspInit>
  }
#endif /* (USE_HAL_DMA2D_REGISTER_CALLBACKS) */

  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	2202      	movs	r2, #2
 80046ec:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* DMA2D CR register configuration -------------------------------------------*/
  MODIFY_REG(hdma2d->Instance->CR, DMA2D_CR_MODE, hdma2d->Init.Mode);
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	681b      	ldr	r3, [r3, #0]
 80046f4:	681b      	ldr	r3, [r3, #0]
 80046f6:	f423 3140 	bic.w	r1, r3, #196608	; 0x30000
 80046fa:	687b      	ldr	r3, [r7, #4]
 80046fc:	685a      	ldr	r2, [r3, #4]
 80046fe:	687b      	ldr	r3, [r7, #4]
 8004700:	681b      	ldr	r3, [r3, #0]
 8004702:	430a      	orrs	r2, r1
 8004704:	601a      	str	r2, [r3, #0]

  /* DMA2D OPFCCR register configuration ---------------------------------------*/
  MODIFY_REG(hdma2d->Instance->OPFCCR, DMA2D_OPFCCR_CM, hdma2d->Init.ColorMode);
 8004706:	687b      	ldr	r3, [r7, #4]
 8004708:	681b      	ldr	r3, [r3, #0]
 800470a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800470c:	f023 0107 	bic.w	r1, r3, #7
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	689a      	ldr	r2, [r3, #8]
 8004714:	687b      	ldr	r3, [r7, #4]
 8004716:	681b      	ldr	r3, [r3, #0]
 8004718:	430a      	orrs	r2, r1
 800471a:	635a      	str	r2, [r3, #52]	; 0x34

  /* DMA2D OOR register configuration ------------------------------------------*/
  MODIFY_REG(hdma2d->Instance->OOR, DMA2D_OOR_LO, hdma2d->Init.OutputOffset);
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	681b      	ldr	r3, [r3, #0]
 8004720:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004722:	4b0a      	ldr	r3, [pc, #40]	; (800474c <HAL_DMA2D_Init+0x90>)
 8004724:	4013      	ands	r3, r2
 8004726:	687a      	ldr	r2, [r7, #4]
 8004728:	68d1      	ldr	r1, [r2, #12]
 800472a:	687a      	ldr	r2, [r7, #4]
 800472c:	6812      	ldr	r2, [r2, #0]
 800472e:	430b      	orrs	r3, r1
 8004730:	6413      	str	r3, [r2, #64]	; 0x40
  MODIFY_REG(hdma2d->Instance->OPFCCR,(DMA2D_OPFCCR_AI|DMA2D_OPFCCR_RBS), ((hdma2d->Init.AlphaInverted << DMA2D_OPFCCR_AI_Pos) | (hdma2d->Init.RedBlueSwap << DMA2D_OPFCCR_RBS_Pos)));
#endif /* DMA2D_ALPHA_INV_RB_SWAP_SUPPORT */


  /* Update error code */
  hdma2d->ErrorCode = HAL_DMA2D_ERROR_NONE;
 8004732:	687b      	ldr	r3, [r7, #4]
 8004734:	2200      	movs	r2, #0
 8004736:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA2D state*/
  hdma2d->State  = HAL_DMA2D_STATE_READY;
 8004738:	687b      	ldr	r3, [r7, #4]
 800473a:	2201      	movs	r2, #1
 800473c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  return HAL_OK;
 8004740:	2300      	movs	r3, #0
}
 8004742:	4618      	mov	r0, r3
 8004744:	3708      	adds	r7, #8
 8004746:	46bd      	mov	sp, r7
 8004748:	bd80      	pop	{r7, pc}
 800474a:	bf00      	nop
 800474c:	ffffc000 	.word	0xffffc000

08004750 <HAL_DMA2D_Start>:
  * @param  Width      The width of data to be transferred from source to destination (expressed in number of pixels per line).
  * @param  Height     The height of data to be transferred from source to destination (expressed in number of lines).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_Start(DMA2D_HandleTypeDef *hdma2d, uint32_t pdata, uint32_t DstAddress, uint32_t Width,  uint32_t Height)
{
 8004750:	b580      	push	{r7, lr}
 8004752:	b086      	sub	sp, #24
 8004754:	af02      	add	r7, sp, #8
 8004756:	60f8      	str	r0, [r7, #12]
 8004758:	60b9      	str	r1, [r7, #8]
 800475a:	607a      	str	r2, [r7, #4]
 800475c:	603b      	str	r3, [r7, #0]
  /* Check the parameters */
  assert_param(IS_DMA2D_LINE(Height));
  assert_param(IS_DMA2D_PIXEL(Width));

  /* Process locked */
  __HAL_LOCK(hdma2d);
 800475e:	68fb      	ldr	r3, [r7, #12]
 8004760:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8004764:	2b01      	cmp	r3, #1
 8004766:	d101      	bne.n	800476c <HAL_DMA2D_Start+0x1c>
 8004768:	2302      	movs	r3, #2
 800476a:	e018      	b.n	800479e <HAL_DMA2D_Start+0x4e>
 800476c:	68fb      	ldr	r3, [r7, #12]
 800476e:	2201      	movs	r2, #1
 8004770:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 8004774:	68fb      	ldr	r3, [r7, #12]
 8004776:	2202      	movs	r2, #2
 8004778:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Configure the source, destination address and the data size */
  DMA2D_SetConfig(hdma2d, pdata, DstAddress, Width, Height);
 800477c:	69bb      	ldr	r3, [r7, #24]
 800477e:	9300      	str	r3, [sp, #0]
 8004780:	683b      	ldr	r3, [r7, #0]
 8004782:	687a      	ldr	r2, [r7, #4]
 8004784:	68b9      	ldr	r1, [r7, #8]
 8004786:	68f8      	ldr	r0, [r7, #12]
 8004788:	f000 fa98 	bl	8004cbc <DMA2D_SetConfig>

  /* Enable the Peripheral */
  __HAL_DMA2D_ENABLE(hdma2d);
 800478c:	68fb      	ldr	r3, [r7, #12]
 800478e:	681b      	ldr	r3, [r3, #0]
 8004790:	681a      	ldr	r2, [r3, #0]
 8004792:	68fb      	ldr	r3, [r7, #12]
 8004794:	681b      	ldr	r3, [r3, #0]
 8004796:	f042 0201 	orr.w	r2, r2, #1
 800479a:	601a      	str	r2, [r3, #0]

  return HAL_OK;
 800479c:	2300      	movs	r3, #0
}
 800479e:	4618      	mov	r0, r3
 80047a0:	3710      	adds	r7, #16
 80047a2:	46bd      	mov	sp, r7
 80047a4:	bd80      	pop	{r7, pc}

080047a6 <HAL_DMA2D_PollForTransfer>:
  *                 the configuration information for the DMA2D.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_PollForTransfer(DMA2D_HandleTypeDef *hdma2d, uint32_t Timeout)
{
 80047a6:	b580      	push	{r7, lr}
 80047a8:	b086      	sub	sp, #24
 80047aa:	af00      	add	r7, sp, #0
 80047ac:	6078      	str	r0, [r7, #4]
 80047ae:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t layer_start;
  __IO uint32_t isrflags = 0x0U;
 80047b0:	2300      	movs	r3, #0
 80047b2:	60fb      	str	r3, [r7, #12]

  /* Polling for DMA2D transfer */
  if((hdma2d->Instance->CR & DMA2D_CR_START) != 0U)
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	681b      	ldr	r3, [r3, #0]
 80047b8:	681b      	ldr	r3, [r3, #0]
 80047ba:	f003 0301 	and.w	r3, r3, #1
 80047be:	2b00      	cmp	r3, #0
 80047c0:	d056      	beq.n	8004870 <HAL_DMA2D_PollForTransfer+0xca>
  {
   /* Get tick */
   tickstart = HAL_GetTick();
 80047c2:	f7fe fbe9 	bl	8002f98 <HAL_GetTick>
 80047c6:	6178      	str	r0, [r7, #20]

    while(__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_TC) == 0U)
 80047c8:	e04b      	b.n	8004862 <HAL_DMA2D_PollForTransfer+0xbc>
    {
      isrflags = READ_REG(hdma2d->Instance->ISR);
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	681b      	ldr	r3, [r3, #0]
 80047ce:	685b      	ldr	r3, [r3, #4]
 80047d0:	60fb      	str	r3, [r7, #12]
      if ((isrflags & (DMA2D_FLAG_CE|DMA2D_FLAG_TE)) != 0U)
 80047d2:	68fb      	ldr	r3, [r7, #12]
 80047d4:	f003 0321 	and.w	r3, r3, #33	; 0x21
 80047d8:	2b00      	cmp	r3, #0
 80047da:	d023      	beq.n	8004824 <HAL_DMA2D_PollForTransfer+0x7e>
      {
        if ((isrflags & DMA2D_FLAG_CE) != 0U)
 80047dc:	68fb      	ldr	r3, [r7, #12]
 80047de:	f003 0320 	and.w	r3, r3, #32
 80047e2:	2b00      	cmp	r3, #0
 80047e4:	d005      	beq.n	80047f2 <HAL_DMA2D_PollForTransfer+0x4c>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CE;
 80047e6:	687b      	ldr	r3, [r7, #4]
 80047e8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80047ea:	f043 0202 	orr.w	r2, r3, #2
 80047ee:	687b      	ldr	r3, [r7, #4]
 80047f0:	63da      	str	r2, [r3, #60]	; 0x3c
        }
        if ((isrflags & DMA2D_FLAG_TE) != 0U)
 80047f2:	68fb      	ldr	r3, [r7, #12]
 80047f4:	f003 0301 	and.w	r3, r3, #1
 80047f8:	2b00      	cmp	r3, #0
 80047fa:	d005      	beq.n	8004808 <HAL_DMA2D_PollForTransfer+0x62>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TE;
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004800:	f043 0201 	orr.w	r2, r3, #1
 8004804:	687b      	ldr	r3, [r7, #4]
 8004806:	63da      	str	r2, [r3, #60]	; 0x3c
        }
        /* Clear the transfer and configuration error flags */
        __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CE | DMA2D_FLAG_TE);
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	681b      	ldr	r3, [r3, #0]
 800480c:	2221      	movs	r2, #33	; 0x21
 800480e:	609a      	str	r2, [r3, #8]

        /* Change DMA2D state */
        hdma2d->State = HAL_DMA2D_STATE_ERROR;
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	2204      	movs	r2, #4
 8004814:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

        /* Process unlocked */
        __HAL_UNLOCK(hdma2d);
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	2200      	movs	r2, #0
 800481c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_ERROR;
 8004820:	2301      	movs	r3, #1
 8004822:	e0a5      	b.n	8004970 <HAL_DMA2D_PollForTransfer+0x1ca>
      }
      /* Check for the Timeout */
      if(Timeout != HAL_MAX_DELAY)
 8004824:	683b      	ldr	r3, [r7, #0]
 8004826:	f1b3 3fff 	cmp.w	r3, #4294967295
 800482a:	d01a      	beq.n	8004862 <HAL_DMA2D_PollForTransfer+0xbc>
      {
        if(((HAL_GetTick() - tickstart ) > Timeout)||(Timeout == 0U))
 800482c:	f7fe fbb4 	bl	8002f98 <HAL_GetTick>
 8004830:	4602      	mov	r2, r0
 8004832:	697b      	ldr	r3, [r7, #20]
 8004834:	1ad3      	subs	r3, r2, r3
 8004836:	683a      	ldr	r2, [r7, #0]
 8004838:	429a      	cmp	r2, r3
 800483a:	d302      	bcc.n	8004842 <HAL_DMA2D_PollForTransfer+0x9c>
 800483c:	683b      	ldr	r3, [r7, #0]
 800483e:	2b00      	cmp	r3, #0
 8004840:	d10f      	bne.n	8004862 <HAL_DMA2D_PollForTransfer+0xbc>
        {
          /* Update error code */
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TIMEOUT;
 8004842:	687b      	ldr	r3, [r7, #4]
 8004844:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004846:	f043 0220 	orr.w	r2, r3, #32
 800484a:	687b      	ldr	r3, [r7, #4]
 800484c:	63da      	str	r2, [r3, #60]	; 0x3c

          /* Change the DMA2D state */
          hdma2d->State = HAL_DMA2D_STATE_TIMEOUT;
 800484e:	687b      	ldr	r3, [r7, #4]
 8004850:	2203      	movs	r2, #3
 8004852:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

          /* Process unlocked */
          __HAL_UNLOCK(hdma2d);
 8004856:	687b      	ldr	r3, [r7, #4]
 8004858:	2200      	movs	r2, #0
 800485a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

          return HAL_TIMEOUT;
 800485e:	2303      	movs	r3, #3
 8004860:	e086      	b.n	8004970 <HAL_DMA2D_PollForTransfer+0x1ca>
    while(__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_TC) == 0U)
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	681b      	ldr	r3, [r3, #0]
 8004866:	685b      	ldr	r3, [r3, #4]
 8004868:	f003 0302 	and.w	r3, r3, #2
 800486c:	2b00      	cmp	r3, #0
 800486e:	d0ac      	beq.n	80047ca <HAL_DMA2D_PollForTransfer+0x24>
        }
      }
    }
  }
  /* Polling for CLUT loading (foreground or background) */
  layer_start = hdma2d->Instance->FGPFCCR & DMA2D_FGPFCCR_START;
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	681b      	ldr	r3, [r3, #0]
 8004874:	69db      	ldr	r3, [r3, #28]
 8004876:	f003 0320 	and.w	r3, r3, #32
 800487a:	613b      	str	r3, [r7, #16]
  layer_start |= hdma2d->Instance->BGPFCCR & DMA2D_BGPFCCR_START;
 800487c:	687b      	ldr	r3, [r7, #4]
 800487e:	681b      	ldr	r3, [r3, #0]
 8004880:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004882:	f003 0320 	and.w	r3, r3, #32
 8004886:	693a      	ldr	r2, [r7, #16]
 8004888:	4313      	orrs	r3, r2
 800488a:	613b      	str	r3, [r7, #16]
  if (layer_start != 0U)
 800488c:	693b      	ldr	r3, [r7, #16]
 800488e:	2b00      	cmp	r3, #0
 8004890:	d061      	beq.n	8004956 <HAL_DMA2D_PollForTransfer+0x1b0>
  {
    /* Get tick */
    tickstart = HAL_GetTick();
 8004892:	f7fe fb81 	bl	8002f98 <HAL_GetTick>
 8004896:	6178      	str	r0, [r7, #20]

    while(__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_CTC) == 0U)
 8004898:	e056      	b.n	8004948 <HAL_DMA2D_PollForTransfer+0x1a2>
    {
      isrflags = READ_REG(hdma2d->Instance->ISR);
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	681b      	ldr	r3, [r3, #0]
 800489e:	685b      	ldr	r3, [r3, #4]
 80048a0:	60fb      	str	r3, [r7, #12]
      if ((isrflags & (DMA2D_FLAG_CAE|DMA2D_FLAG_CE|DMA2D_FLAG_TE)) != 0U)
 80048a2:	68fb      	ldr	r3, [r7, #12]
 80048a4:	f003 0329 	and.w	r3, r3, #41	; 0x29
 80048a8:	2b00      	cmp	r3, #0
 80048aa:	d02e      	beq.n	800490a <HAL_DMA2D_PollForTransfer+0x164>
      {
        if ((isrflags & DMA2D_FLAG_CAE) != 0U)
 80048ac:	68fb      	ldr	r3, [r7, #12]
 80048ae:	f003 0308 	and.w	r3, r3, #8
 80048b2:	2b00      	cmp	r3, #0
 80048b4:	d005      	beq.n	80048c2 <HAL_DMA2D_PollForTransfer+0x11c>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CAE;
 80048b6:	687b      	ldr	r3, [r7, #4]
 80048b8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80048ba:	f043 0204 	orr.w	r2, r3, #4
 80048be:	687b      	ldr	r3, [r7, #4]
 80048c0:	63da      	str	r2, [r3, #60]	; 0x3c
        }
        if ((isrflags & DMA2D_FLAG_CE) != 0U)
 80048c2:	68fb      	ldr	r3, [r7, #12]
 80048c4:	f003 0320 	and.w	r3, r3, #32
 80048c8:	2b00      	cmp	r3, #0
 80048ca:	d005      	beq.n	80048d8 <HAL_DMA2D_PollForTransfer+0x132>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CE;
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80048d0:	f043 0202 	orr.w	r2, r3, #2
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	63da      	str	r2, [r3, #60]	; 0x3c
        }
        if ((isrflags & DMA2D_FLAG_TE) != 0U)
 80048d8:	68fb      	ldr	r3, [r7, #12]
 80048da:	f003 0301 	and.w	r3, r3, #1
 80048de:	2b00      	cmp	r3, #0
 80048e0:	d005      	beq.n	80048ee <HAL_DMA2D_PollForTransfer+0x148>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TE;
 80048e2:	687b      	ldr	r3, [r7, #4]
 80048e4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80048e6:	f043 0201 	orr.w	r2, r3, #1
 80048ea:	687b      	ldr	r3, [r7, #4]
 80048ec:	63da      	str	r2, [r3, #60]	; 0x3c
        }
        /* Clear the CLUT Access Error, Configuration Error and Transfer Error flags */
        __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CAE | DMA2D_FLAG_CE | DMA2D_FLAG_TE);
 80048ee:	687b      	ldr	r3, [r7, #4]
 80048f0:	681b      	ldr	r3, [r3, #0]
 80048f2:	2229      	movs	r2, #41	; 0x29
 80048f4:	609a      	str	r2, [r3, #8]

        /* Change DMA2D state */
        hdma2d->State= HAL_DMA2D_STATE_ERROR;
 80048f6:	687b      	ldr	r3, [r7, #4]
 80048f8:	2204      	movs	r2, #4
 80048fa:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

        /* Process unlocked */
        __HAL_UNLOCK(hdma2d);
 80048fe:	687b      	ldr	r3, [r7, #4]
 8004900:	2200      	movs	r2, #0
 8004902:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_ERROR;
 8004906:	2301      	movs	r3, #1
 8004908:	e032      	b.n	8004970 <HAL_DMA2D_PollForTransfer+0x1ca>
      }
      /* Check for the Timeout */
      if(Timeout != HAL_MAX_DELAY)
 800490a:	683b      	ldr	r3, [r7, #0]
 800490c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004910:	d01a      	beq.n	8004948 <HAL_DMA2D_PollForTransfer+0x1a2>
      {
        if(((HAL_GetTick() - tickstart ) > Timeout)||(Timeout == 0U))
 8004912:	f7fe fb41 	bl	8002f98 <HAL_GetTick>
 8004916:	4602      	mov	r2, r0
 8004918:	697b      	ldr	r3, [r7, #20]
 800491a:	1ad3      	subs	r3, r2, r3
 800491c:	683a      	ldr	r2, [r7, #0]
 800491e:	429a      	cmp	r2, r3
 8004920:	d302      	bcc.n	8004928 <HAL_DMA2D_PollForTransfer+0x182>
 8004922:	683b      	ldr	r3, [r7, #0]
 8004924:	2b00      	cmp	r3, #0
 8004926:	d10f      	bne.n	8004948 <HAL_DMA2D_PollForTransfer+0x1a2>
        {
          /* Update error code */
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TIMEOUT;
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800492c:	f043 0220 	orr.w	r2, r3, #32
 8004930:	687b      	ldr	r3, [r7, #4]
 8004932:	63da      	str	r2, [r3, #60]	; 0x3c

          /* Change the DMA2D state */
          hdma2d->State= HAL_DMA2D_STATE_TIMEOUT;
 8004934:	687b      	ldr	r3, [r7, #4]
 8004936:	2203      	movs	r2, #3
 8004938:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

          /* Process unlocked */
          __HAL_UNLOCK(hdma2d);
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	2200      	movs	r2, #0
 8004940:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

          return HAL_TIMEOUT;
 8004944:	2303      	movs	r3, #3
 8004946:	e013      	b.n	8004970 <HAL_DMA2D_PollForTransfer+0x1ca>
    while(__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_CTC) == 0U)
 8004948:	687b      	ldr	r3, [r7, #4]
 800494a:	681b      	ldr	r3, [r3, #0]
 800494c:	685b      	ldr	r3, [r3, #4]
 800494e:	f003 0310 	and.w	r3, r3, #16
 8004952:	2b00      	cmp	r3, #0
 8004954:	d0a1      	beq.n	800489a <HAL_DMA2D_PollForTransfer+0xf4>
      }
    }
  }

  /* Clear the transfer complete and CLUT loading flags */
  __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_TC|DMA2D_FLAG_CTC);
 8004956:	687b      	ldr	r3, [r7, #4]
 8004958:	681b      	ldr	r3, [r3, #0]
 800495a:	2212      	movs	r2, #18
 800495c:	609a      	str	r2, [r3, #8]

  /* Change DMA2D state */
  hdma2d->State = HAL_DMA2D_STATE_READY;
 800495e:	687b      	ldr	r3, [r7, #4]
 8004960:	2201      	movs	r2, #1
 8004962:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Process unlocked */
  __HAL_UNLOCK(hdma2d);
 8004966:	687b      	ldr	r3, [r7, #4]
 8004968:	2200      	movs	r2, #0
 800496a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  return HAL_OK;
 800496e:	2300      	movs	r3, #0
}
 8004970:	4618      	mov	r0, r3
 8004972:	3718      	adds	r7, #24
 8004974:	46bd      	mov	sp, r7
 8004976:	bd80      	pop	{r7, pc}

08004978 <HAL_DMA2D_IRQHandler>:
  * @param  hdma2d Pointer to a DMA2D_HandleTypeDef structure that contains
  *                 the configuration information for the DMA2D.
  * @retval HAL status
  */
void HAL_DMA2D_IRQHandler(DMA2D_HandleTypeDef *hdma2d)
{
 8004978:	b580      	push	{r7, lr}
 800497a:	b084      	sub	sp, #16
 800497c:	af00      	add	r7, sp, #0
 800497e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags = READ_REG(hdma2d->Instance->ISR);
 8004980:	687b      	ldr	r3, [r7, #4]
 8004982:	681b      	ldr	r3, [r3, #0]
 8004984:	685b      	ldr	r3, [r3, #4]
 8004986:	60fb      	str	r3, [r7, #12]
  uint32_t crflags = READ_REG(hdma2d->Instance->CR);
 8004988:	687b      	ldr	r3, [r7, #4]
 800498a:	681b      	ldr	r3, [r3, #0]
 800498c:	681b      	ldr	r3, [r3, #0]
 800498e:	60bb      	str	r3, [r7, #8]

  /* Transfer Error Interrupt management ***************************************/
  if ((isrflags & DMA2D_FLAG_TE) != 0U)
 8004990:	68fb      	ldr	r3, [r7, #12]
 8004992:	f003 0301 	and.w	r3, r3, #1
 8004996:	2b00      	cmp	r3, #0
 8004998:	d026      	beq.n	80049e8 <HAL_DMA2D_IRQHandler+0x70>
  {
    if ((crflags & DMA2D_IT_TE) != 0U)
 800499a:	68bb      	ldr	r3, [r7, #8]
 800499c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80049a0:	2b00      	cmp	r3, #0
 80049a2:	d021      	beq.n	80049e8 <HAL_DMA2D_IRQHandler+0x70>
    {
      /* Disable the transfer Error interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_TE);
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	681b      	ldr	r3, [r3, #0]
 80049a8:	681a      	ldr	r2, [r3, #0]
 80049aa:	687b      	ldr	r3, [r7, #4]
 80049ac:	681b      	ldr	r3, [r3, #0]
 80049ae:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80049b2:	601a      	str	r2, [r3, #0]

      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TE;
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80049b8:	f043 0201 	orr.w	r2, r3, #1
 80049bc:	687b      	ldr	r3, [r7, #4]
 80049be:	63da      	str	r2, [r3, #60]	; 0x3c

      /* Clear the transfer error flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_TE);
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	681b      	ldr	r3, [r3, #0]
 80049c4:	2201      	movs	r2, #1
 80049c6:	609a      	str	r2, [r3, #8]

      /* Change DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_ERROR;
 80049c8:	687b      	ldr	r3, [r7, #4]
 80049ca:	2204      	movs	r2, #4
 80049cc:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

      /* Process Unlocked */
      __HAL_UNLOCK(hdma2d);
 80049d0:	687b      	ldr	r3, [r7, #4]
 80049d2:	2200      	movs	r2, #0
 80049d4:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

      if(hdma2d->XferErrorCallback != NULL)
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	695b      	ldr	r3, [r3, #20]
 80049dc:	2b00      	cmp	r3, #0
 80049de:	d003      	beq.n	80049e8 <HAL_DMA2D_IRQHandler+0x70>
      {
        /* Transfer error Callback */
        hdma2d->XferErrorCallback(hdma2d);
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	695b      	ldr	r3, [r3, #20]
 80049e4:	6878      	ldr	r0, [r7, #4]
 80049e6:	4798      	blx	r3
      }
    }
  }
  /* Configuration Error Interrupt management **********************************/
  if ((isrflags & DMA2D_FLAG_CE) != 0U)
 80049e8:	68fb      	ldr	r3, [r7, #12]
 80049ea:	f003 0320 	and.w	r3, r3, #32
 80049ee:	2b00      	cmp	r3, #0
 80049f0:	d026      	beq.n	8004a40 <HAL_DMA2D_IRQHandler+0xc8>
  {
    if ((crflags & DMA2D_IT_CE) != 0U)
 80049f2:	68bb      	ldr	r3, [r7, #8]
 80049f4:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80049f8:	2b00      	cmp	r3, #0
 80049fa:	d021      	beq.n	8004a40 <HAL_DMA2D_IRQHandler+0xc8>
    {
      /* Disable the Configuration Error interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_CE);
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	681b      	ldr	r3, [r3, #0]
 8004a00:	681a      	ldr	r2, [r3, #0]
 8004a02:	687b      	ldr	r3, [r7, #4]
 8004a04:	681b      	ldr	r3, [r3, #0]
 8004a06:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8004a0a:	601a      	str	r2, [r3, #0]

      /* Clear the Configuration error flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CE);
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	681b      	ldr	r3, [r3, #0]
 8004a10:	2220      	movs	r2, #32
 8004a12:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CE;
 8004a14:	687b      	ldr	r3, [r7, #4]
 8004a16:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004a18:	f043 0202 	orr.w	r2, r3, #2
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	63da      	str	r2, [r3, #60]	; 0x3c

      /* Change DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_ERROR;
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	2204      	movs	r2, #4
 8004a24:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

      /* Process Unlocked */
      __HAL_UNLOCK(hdma2d);
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	2200      	movs	r2, #0
 8004a2c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

      if(hdma2d->XferErrorCallback != NULL)
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	695b      	ldr	r3, [r3, #20]
 8004a34:	2b00      	cmp	r3, #0
 8004a36:	d003      	beq.n	8004a40 <HAL_DMA2D_IRQHandler+0xc8>
      {
        /* Transfer error Callback */
        hdma2d->XferErrorCallback(hdma2d);
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	695b      	ldr	r3, [r3, #20]
 8004a3c:	6878      	ldr	r0, [r7, #4]
 8004a3e:	4798      	blx	r3
      }
    }
  }
  /* CLUT access Error Interrupt management ***********************************/
  if ((isrflags & DMA2D_FLAG_CAE) != 0U)
 8004a40:	68fb      	ldr	r3, [r7, #12]
 8004a42:	f003 0308 	and.w	r3, r3, #8
 8004a46:	2b00      	cmp	r3, #0
 8004a48:	d026      	beq.n	8004a98 <HAL_DMA2D_IRQHandler+0x120>
  {
    if ((crflags & DMA2D_IT_CAE) != 0U)
 8004a4a:	68bb      	ldr	r3, [r7, #8]
 8004a4c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004a50:	2b00      	cmp	r3, #0
 8004a52:	d021      	beq.n	8004a98 <HAL_DMA2D_IRQHandler+0x120>
    {
      /* Disable the CLUT access error interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_CAE);
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	681b      	ldr	r3, [r3, #0]
 8004a58:	681a      	ldr	r2, [r3, #0]
 8004a5a:	687b      	ldr	r3, [r7, #4]
 8004a5c:	681b      	ldr	r3, [r3, #0]
 8004a5e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004a62:	601a      	str	r2, [r3, #0]

      /* Clear the CLUT access error flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CAE);
 8004a64:	687b      	ldr	r3, [r7, #4]
 8004a66:	681b      	ldr	r3, [r3, #0]
 8004a68:	2208      	movs	r2, #8
 8004a6a:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CAE;
 8004a6c:	687b      	ldr	r3, [r7, #4]
 8004a6e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004a70:	f043 0204 	orr.w	r2, r3, #4
 8004a74:	687b      	ldr	r3, [r7, #4]
 8004a76:	63da      	str	r2, [r3, #60]	; 0x3c

      /* Change DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_ERROR;
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	2204      	movs	r2, #4
 8004a7c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

      /* Process Unlocked */
      __HAL_UNLOCK(hdma2d);
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	2200      	movs	r2, #0
 8004a84:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

      if(hdma2d->XferErrorCallback != NULL)
 8004a88:	687b      	ldr	r3, [r7, #4]
 8004a8a:	695b      	ldr	r3, [r3, #20]
 8004a8c:	2b00      	cmp	r3, #0
 8004a8e:	d003      	beq.n	8004a98 <HAL_DMA2D_IRQHandler+0x120>
      {
        /* Transfer error Callback */
        hdma2d->XferErrorCallback(hdma2d);
 8004a90:	687b      	ldr	r3, [r7, #4]
 8004a92:	695b      	ldr	r3, [r3, #20]
 8004a94:	6878      	ldr	r0, [r7, #4]
 8004a96:	4798      	blx	r3
      }
    }
  }
  /* Transfer watermark Interrupt management **********************************/
  if ((isrflags & DMA2D_FLAG_TW) != 0U)
 8004a98:	68fb      	ldr	r3, [r7, #12]
 8004a9a:	f003 0304 	and.w	r3, r3, #4
 8004a9e:	2b00      	cmp	r3, #0
 8004aa0:	d013      	beq.n	8004aca <HAL_DMA2D_IRQHandler+0x152>
  {
    if ((crflags & DMA2D_IT_TW) != 0U)
 8004aa2:	68bb      	ldr	r3, [r7, #8]
 8004aa4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004aa8:	2b00      	cmp	r3, #0
 8004aaa:	d00e      	beq.n	8004aca <HAL_DMA2D_IRQHandler+0x152>
    {
      /* Disable the transfer watermark interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_TW);
 8004aac:	687b      	ldr	r3, [r7, #4]
 8004aae:	681b      	ldr	r3, [r3, #0]
 8004ab0:	681a      	ldr	r2, [r3, #0]
 8004ab2:	687b      	ldr	r3, [r7, #4]
 8004ab4:	681b      	ldr	r3, [r3, #0]
 8004ab6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004aba:	601a      	str	r2, [r3, #0]

      /* Clear the transfer watermark flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_TW);
 8004abc:	687b      	ldr	r3, [r7, #4]
 8004abe:	681b      	ldr	r3, [r3, #0]
 8004ac0:	2204      	movs	r2, #4
 8004ac2:	609a      	str	r2, [r3, #8]

      /* Transfer watermark Callback */
#if (USE_HAL_DMA2D_REGISTER_CALLBACKS == 1)
      hdma2d->LineEventCallback(hdma2d);
#else
      HAL_DMA2D_LineEventCallback(hdma2d);
 8004ac4:	6878      	ldr	r0, [r7, #4]
 8004ac6:	f000 f853 	bl	8004b70 <HAL_DMA2D_LineEventCallback>
#endif /* USE_HAL_DMA2D_REGISTER_CALLBACKS */

    }
  }
  /* Transfer Complete Interrupt management ************************************/
  if ((isrflags & DMA2D_FLAG_TC) != 0U)
 8004aca:	68fb      	ldr	r3, [r7, #12]
 8004acc:	f003 0302 	and.w	r3, r3, #2
 8004ad0:	2b00      	cmp	r3, #0
 8004ad2:	d024      	beq.n	8004b1e <HAL_DMA2D_IRQHandler+0x1a6>
  {
    if ((crflags & DMA2D_IT_TC) != 0U)
 8004ad4:	68bb      	ldr	r3, [r7, #8]
 8004ad6:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004ada:	2b00      	cmp	r3, #0
 8004adc:	d01f      	beq.n	8004b1e <HAL_DMA2D_IRQHandler+0x1a6>
    {
      /* Disable the transfer complete interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_TC);
 8004ade:	687b      	ldr	r3, [r7, #4]
 8004ae0:	681b      	ldr	r3, [r3, #0]
 8004ae2:	681a      	ldr	r2, [r3, #0]
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	681b      	ldr	r3, [r3, #0]
 8004ae8:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8004aec:	601a      	str	r2, [r3, #0]

      /* Clear the transfer complete flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_TC);
 8004aee:	687b      	ldr	r3, [r7, #4]
 8004af0:	681b      	ldr	r3, [r3, #0]
 8004af2:	2202      	movs	r2, #2
 8004af4:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_NONE;
 8004af6:	687b      	ldr	r3, [r7, #4]
 8004af8:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004afa:	687b      	ldr	r3, [r7, #4]
 8004afc:	63da      	str	r2, [r3, #60]	; 0x3c

      /* Change DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_READY;
 8004afe:	687b      	ldr	r3, [r7, #4]
 8004b00:	2201      	movs	r2, #1
 8004b02:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

      /* Process Unlocked */
      __HAL_UNLOCK(hdma2d);
 8004b06:	687b      	ldr	r3, [r7, #4]
 8004b08:	2200      	movs	r2, #0
 8004b0a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

      if(hdma2d->XferCpltCallback != NULL)
 8004b0e:	687b      	ldr	r3, [r7, #4]
 8004b10:	691b      	ldr	r3, [r3, #16]
 8004b12:	2b00      	cmp	r3, #0
 8004b14:	d003      	beq.n	8004b1e <HAL_DMA2D_IRQHandler+0x1a6>
      {
        /* Transfer complete Callback */
        hdma2d->XferCpltCallback(hdma2d);
 8004b16:	687b      	ldr	r3, [r7, #4]
 8004b18:	691b      	ldr	r3, [r3, #16]
 8004b1a:	6878      	ldr	r0, [r7, #4]
 8004b1c:	4798      	blx	r3
      }
    }
  }
  /* CLUT Transfer Complete Interrupt management ******************************/
  if ((isrflags & DMA2D_FLAG_CTC) != 0U)
 8004b1e:	68fb      	ldr	r3, [r7, #12]
 8004b20:	f003 0310 	and.w	r3, r3, #16
 8004b24:	2b00      	cmp	r3, #0
 8004b26:	d01f      	beq.n	8004b68 <HAL_DMA2D_IRQHandler+0x1f0>
  {
    if ((crflags & DMA2D_IT_CTC) != 0U)
 8004b28:	68bb      	ldr	r3, [r7, #8]
 8004b2a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004b2e:	2b00      	cmp	r3, #0
 8004b30:	d01a      	beq.n	8004b68 <HAL_DMA2D_IRQHandler+0x1f0>
    {
      /* Disable the CLUT transfer complete interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_CTC);
 8004b32:	687b      	ldr	r3, [r7, #4]
 8004b34:	681b      	ldr	r3, [r3, #0]
 8004b36:	681a      	ldr	r2, [r3, #0]
 8004b38:	687b      	ldr	r3, [r7, #4]
 8004b3a:	681b      	ldr	r3, [r3, #0]
 8004b3c:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8004b40:	601a      	str	r2, [r3, #0]

      /* Clear the CLUT transfer complete flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CTC);
 8004b42:	687b      	ldr	r3, [r7, #4]
 8004b44:	681b      	ldr	r3, [r3, #0]
 8004b46:	2210      	movs	r2, #16
 8004b48:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_NONE;
 8004b4a:	687b      	ldr	r3, [r7, #4]
 8004b4c:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004b4e:	687b      	ldr	r3, [r7, #4]
 8004b50:	63da      	str	r2, [r3, #60]	; 0x3c

      /* Change DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_READY;
 8004b52:	687b      	ldr	r3, [r7, #4]
 8004b54:	2201      	movs	r2, #1
 8004b56:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

      /* Process Unlocked */
      __HAL_UNLOCK(hdma2d);
 8004b5a:	687b      	ldr	r3, [r7, #4]
 8004b5c:	2200      	movs	r2, #0
 8004b5e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

      /* CLUT Transfer complete Callback */
#if (USE_HAL_DMA2D_REGISTER_CALLBACKS == 1)
      hdma2d->CLUTLoadingCpltCallback(hdma2d);
#else
      HAL_DMA2D_CLUTLoadingCpltCallback(hdma2d);
 8004b62:	6878      	ldr	r0, [r7, #4]
 8004b64:	f000 f80e 	bl	8004b84 <HAL_DMA2D_CLUTLoadingCpltCallback>
#endif /* USE_HAL_DMA2D_REGISTER_CALLBACKS */
    }
  }

}
 8004b68:	bf00      	nop
 8004b6a:	3710      	adds	r7, #16
 8004b6c:	46bd      	mov	sp, r7
 8004b6e:	bd80      	pop	{r7, pc}

08004b70 <HAL_DMA2D_LineEventCallback>:
  * @param  hdma2d pointer to a DMA2D_HandleTypeDef structure that contains
  *                 the configuration information for the DMA2D.
  * @retval None
  */
__weak void HAL_DMA2D_LineEventCallback(DMA2D_HandleTypeDef *hdma2d)
{
 8004b70:	b480      	push	{r7}
 8004b72:	b083      	sub	sp, #12
 8004b74:	af00      	add	r7, sp, #0
 8004b76:	6078      	str	r0, [r7, #4]
  UNUSED(hdma2d);

  /* NOTE : This function should not be modified; when the callback is needed,
            the HAL_DMA2D_LineEventCallback can be implemented in the user file.
   */
}
 8004b78:	bf00      	nop
 8004b7a:	370c      	adds	r7, #12
 8004b7c:	46bd      	mov	sp, r7
 8004b7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b82:	4770      	bx	lr

08004b84 <HAL_DMA2D_CLUTLoadingCpltCallback>:
  * @param  hdma2d pointer to a DMA2D_HandleTypeDef structure that contains
  *                 the configuration information for the DMA2D.
  * @retval None
  */
__weak void HAL_DMA2D_CLUTLoadingCpltCallback(DMA2D_HandleTypeDef *hdma2d)
{
 8004b84:	b480      	push	{r7}
 8004b86:	b083      	sub	sp, #12
 8004b88:	af00      	add	r7, sp, #0
 8004b8a:	6078      	str	r0, [r7, #4]
  UNUSED(hdma2d);

  /* NOTE : This function should not be modified; when the callback is needed,
            the HAL_DMA2D_CLUTLoadingCpltCallback can be implemented in the user file.
   */
}
 8004b8c:	bf00      	nop
 8004b8e:	370c      	adds	r7, #12
 8004b90:	46bd      	mov	sp, r7
 8004b92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b96:	4770      	bx	lr

08004b98 <HAL_DMA2D_ConfigLayer>:
  *                   This parameter can be one of the following values:
  *                   DMA2D_BACKGROUND_LAYER(0) / DMA2D_FOREGROUND_LAYER(1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_ConfigLayer(DMA2D_HandleTypeDef *hdma2d, uint32_t LayerIdx)
{
 8004b98:	b480      	push	{r7}
 8004b9a:	b087      	sub	sp, #28
 8004b9c:	af00      	add	r7, sp, #0
 8004b9e:	6078      	str	r0, [r7, #4]
 8004ba0:	6039      	str	r1, [r7, #0]
  uint32_t regMask, regValue;

  /* Check the parameters */
  assert_param(IS_DMA2D_LAYER(LayerIdx));
  assert_param(IS_DMA2D_OFFSET(hdma2d->LayerCfg[LayerIdx].InputOffset));
  if(hdma2d->Init.Mode != DMA2D_R2M)
 8004ba2:	687b      	ldr	r3, [r7, #4]
 8004ba4:	685b      	ldr	r3, [r3, #4]
 8004ba6:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
  assert_param(IS_DMA2D_ALPHA_INVERTED(hdma2d->LayerCfg[LayerIdx].AlphaInverted));
  assert_param(IS_DMA2D_RB_SWAP(hdma2d->LayerCfg[LayerIdx].RedBlueSwap));
#endif /* DMA2D_ALPHA_INV_RB_SWAP_SUPPORT */

  /* Process locked */
  __HAL_LOCK(hdma2d);
 8004baa:	687b      	ldr	r3, [r7, #4]
 8004bac:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8004bb0:	2b01      	cmp	r3, #1
 8004bb2:	d101      	bne.n	8004bb8 <HAL_DMA2D_ConfigLayer+0x20>
 8004bb4:	2302      	movs	r3, #2
 8004bb6:	e079      	b.n	8004cac <HAL_DMA2D_ConfigLayer+0x114>
 8004bb8:	687b      	ldr	r3, [r7, #4]
 8004bba:	2201      	movs	r2, #1
 8004bbc:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 8004bc0:	687b      	ldr	r3, [r7, #4]
 8004bc2:	2202      	movs	r2, #2
 8004bc4:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  pLayerCfg = &hdma2d->LayerCfg[LayerIdx];
 8004bc8:	683b      	ldr	r3, [r7, #0]
 8004bca:	011b      	lsls	r3, r3, #4
 8004bcc:	3318      	adds	r3, #24
 8004bce:	687a      	ldr	r2, [r7, #4]
 8004bd0:	4413      	add	r3, r2
 8004bd2:	613b      	str	r3, [r7, #16]
#if defined (DMA2D_ALPHA_INV_RB_SWAP_SUPPORT)
  regValue = pLayerCfg->InputColorMode | (pLayerCfg->AlphaMode << DMA2D_BGPFCCR_AM_Pos) |\
             (pLayerCfg->AlphaInverted << DMA2D_BGPFCCR_AI_Pos) | (pLayerCfg->RedBlueSwap << DMA2D_BGPFCCR_RBS_Pos);
  regMask  = (DMA2D_BGPFCCR_CM | DMA2D_BGPFCCR_AM | DMA2D_BGPFCCR_ALPHA | DMA2D_BGPFCCR_AI | DMA2D_BGPFCCR_RBS);
#else
  regValue = pLayerCfg->InputColorMode | (pLayerCfg->AlphaMode << DMA2D_BGPFCCR_AM_Pos);
 8004bd4:	693b      	ldr	r3, [r7, #16]
 8004bd6:	685a      	ldr	r2, [r3, #4]
 8004bd8:	693b      	ldr	r3, [r7, #16]
 8004bda:	689b      	ldr	r3, [r3, #8]
 8004bdc:	041b      	lsls	r3, r3, #16
 8004bde:	4313      	orrs	r3, r2
 8004be0:	617b      	str	r3, [r7, #20]
  regMask  = DMA2D_BGPFCCR_CM | DMA2D_BGPFCCR_AM | DMA2D_BGPFCCR_ALPHA;
 8004be2:	4b35      	ldr	r3, [pc, #212]	; (8004cb8 <HAL_DMA2D_ConfigLayer+0x120>)
 8004be4:	60fb      	str	r3, [r7, #12]
#endif /* DMA2D_ALPHA_INV_RB_SWAP_SUPPORT */


  if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 8004be6:	693b      	ldr	r3, [r7, #16]
 8004be8:	685b      	ldr	r3, [r3, #4]
 8004bea:	2b0a      	cmp	r3, #10
 8004bec:	d003      	beq.n	8004bf6 <HAL_DMA2D_ConfigLayer+0x5e>
 8004bee:	693b      	ldr	r3, [r7, #16]
 8004bf0:	685b      	ldr	r3, [r3, #4]
 8004bf2:	2b09      	cmp	r3, #9
 8004bf4:	d107      	bne.n	8004c06 <HAL_DMA2D_ConfigLayer+0x6e>
  {
    regValue |= (pLayerCfg->InputAlpha & DMA2D_BGPFCCR_ALPHA);
 8004bf6:	693b      	ldr	r3, [r7, #16]
 8004bf8:	68db      	ldr	r3, [r3, #12]
 8004bfa:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 8004bfe:	697a      	ldr	r2, [r7, #20]
 8004c00:	4313      	orrs	r3, r2
 8004c02:	617b      	str	r3, [r7, #20]
 8004c04:	e005      	b.n	8004c12 <HAL_DMA2D_ConfigLayer+0x7a>
  }
  else
  {
    regValue |=  (pLayerCfg->InputAlpha << DMA2D_BGPFCCR_ALPHA_Pos);
 8004c06:	693b      	ldr	r3, [r7, #16]
 8004c08:	68db      	ldr	r3, [r3, #12]
 8004c0a:	061b      	lsls	r3, r3, #24
 8004c0c:	697a      	ldr	r2, [r7, #20]
 8004c0e:	4313      	orrs	r3, r2
 8004c10:	617b      	str	r3, [r7, #20]
  }

  /* Configure the background DMA2D layer */
  if(LayerIdx == DMA2D_BACKGROUND_LAYER)
 8004c12:	683b      	ldr	r3, [r7, #0]
 8004c14:	2b00      	cmp	r3, #0
 8004c16:	d120      	bne.n	8004c5a <HAL_DMA2D_ConfigLayer+0xc2>
  {
    /* Write DMA2D BGPFCCR register */
    MODIFY_REG(hdma2d->Instance->BGPFCCR, regMask, regValue);
 8004c18:	687b      	ldr	r3, [r7, #4]
 8004c1a:	681b      	ldr	r3, [r3, #0]
 8004c1c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004c1e:	68fb      	ldr	r3, [r7, #12]
 8004c20:	43db      	mvns	r3, r3
 8004c22:	ea02 0103 	and.w	r1, r2, r3
 8004c26:	687b      	ldr	r3, [r7, #4]
 8004c28:	681b      	ldr	r3, [r3, #0]
 8004c2a:	697a      	ldr	r2, [r7, #20]
 8004c2c:	430a      	orrs	r2, r1
 8004c2e:	625a      	str	r2, [r3, #36]	; 0x24

    /* DMA2D BGOR register configuration -------------------------------------*/
    WRITE_REG(hdma2d->Instance->BGOR, pLayerCfg->InputOffset);
 8004c30:	687b      	ldr	r3, [r7, #4]
 8004c32:	681b      	ldr	r3, [r3, #0]
 8004c34:	693a      	ldr	r2, [r7, #16]
 8004c36:	6812      	ldr	r2, [r2, #0]
 8004c38:	619a      	str	r2, [r3, #24]

    /* DMA2D BGCOLR register configuration -------------------------------------*/
    if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 8004c3a:	693b      	ldr	r3, [r7, #16]
 8004c3c:	685b      	ldr	r3, [r3, #4]
 8004c3e:	2b0a      	cmp	r3, #10
 8004c40:	d003      	beq.n	8004c4a <HAL_DMA2D_ConfigLayer+0xb2>
 8004c42:	693b      	ldr	r3, [r7, #16]
 8004c44:	685b      	ldr	r3, [r3, #4]
 8004c46:	2b09      	cmp	r3, #9
 8004c48:	d127      	bne.n	8004c9a <HAL_DMA2D_ConfigLayer+0x102>
    {
      WRITE_REG(hdma2d->Instance->BGCOLR, pLayerCfg->InputAlpha & (DMA2D_BGCOLR_BLUE|DMA2D_BGCOLR_GREEN|DMA2D_BGCOLR_RED));
 8004c4a:	693b      	ldr	r3, [r7, #16]
 8004c4c:	68da      	ldr	r2, [r3, #12]
 8004c4e:	687b      	ldr	r3, [r7, #4]
 8004c50:	681b      	ldr	r3, [r3, #0]
 8004c52:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
 8004c56:	629a      	str	r2, [r3, #40]	; 0x28
 8004c58:	e01f      	b.n	8004c9a <HAL_DMA2D_ConfigLayer+0x102>
  else
  {


     /* Write DMA2D FGPFCCR register */
    MODIFY_REG(hdma2d->Instance->FGPFCCR, regMask, regValue);
 8004c5a:	687b      	ldr	r3, [r7, #4]
 8004c5c:	681b      	ldr	r3, [r3, #0]
 8004c5e:	69da      	ldr	r2, [r3, #28]
 8004c60:	68fb      	ldr	r3, [r7, #12]
 8004c62:	43db      	mvns	r3, r3
 8004c64:	ea02 0103 	and.w	r1, r2, r3
 8004c68:	687b      	ldr	r3, [r7, #4]
 8004c6a:	681b      	ldr	r3, [r3, #0]
 8004c6c:	697a      	ldr	r2, [r7, #20]
 8004c6e:	430a      	orrs	r2, r1
 8004c70:	61da      	str	r2, [r3, #28]

    /* DMA2D FGOR register configuration -------------------------------------*/
    WRITE_REG(hdma2d->Instance->FGOR, pLayerCfg->InputOffset);
 8004c72:	687b      	ldr	r3, [r7, #4]
 8004c74:	681b      	ldr	r3, [r3, #0]
 8004c76:	693a      	ldr	r2, [r7, #16]
 8004c78:	6812      	ldr	r2, [r2, #0]
 8004c7a:	611a      	str	r2, [r3, #16]

    /* DMA2D FGCOLR register configuration -------------------------------------*/
    if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 8004c7c:	693b      	ldr	r3, [r7, #16]
 8004c7e:	685b      	ldr	r3, [r3, #4]
 8004c80:	2b0a      	cmp	r3, #10
 8004c82:	d003      	beq.n	8004c8c <HAL_DMA2D_ConfigLayer+0xf4>
 8004c84:	693b      	ldr	r3, [r7, #16]
 8004c86:	685b      	ldr	r3, [r3, #4]
 8004c88:	2b09      	cmp	r3, #9
 8004c8a:	d106      	bne.n	8004c9a <HAL_DMA2D_ConfigLayer+0x102>
    {
      WRITE_REG(hdma2d->Instance->FGCOLR, pLayerCfg->InputAlpha & (DMA2D_FGCOLR_BLUE|DMA2D_FGCOLR_GREEN|DMA2D_FGCOLR_RED));
 8004c8c:	693b      	ldr	r3, [r7, #16]
 8004c8e:	68da      	ldr	r2, [r3, #12]
 8004c90:	687b      	ldr	r3, [r7, #4]
 8004c92:	681b      	ldr	r3, [r3, #0]
 8004c94:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
 8004c98:	621a      	str	r2, [r3, #32]
    }
  }
  /* Initialize the DMA2D state*/
  hdma2d->State = HAL_DMA2D_STATE_READY;
 8004c9a:	687b      	ldr	r3, [r7, #4]
 8004c9c:	2201      	movs	r2, #1
 8004c9e:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Process unlocked */
  __HAL_UNLOCK(hdma2d);
 8004ca2:	687b      	ldr	r3, [r7, #4]
 8004ca4:	2200      	movs	r2, #0
 8004ca6:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  return HAL_OK;
 8004caa:	2300      	movs	r3, #0
}
 8004cac:	4618      	mov	r0, r3
 8004cae:	371c      	adds	r7, #28
 8004cb0:	46bd      	mov	sp, r7
 8004cb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cb6:	4770      	bx	lr
 8004cb8:	ff03000f 	.word	0xff03000f

08004cbc <DMA2D_SetConfig>:
  * @param  Width      The width of data to be transferred from source to destination.
  * @param  Height     The height of data to be transferred from source to destination.
  * @retval HAL status
  */
static void DMA2D_SetConfig(DMA2D_HandleTypeDef *hdma2d, uint32_t pdata, uint32_t DstAddress, uint32_t Width, uint32_t Height)
{
 8004cbc:	b480      	push	{r7}
 8004cbe:	b08b      	sub	sp, #44	; 0x2c
 8004cc0:	af00      	add	r7, sp, #0
 8004cc2:	60f8      	str	r0, [r7, #12]
 8004cc4:	60b9      	str	r1, [r7, #8]
 8004cc6:	607a      	str	r2, [r7, #4]
 8004cc8:	603b      	str	r3, [r7, #0]
  uint32_t tmp2;
  uint32_t tmp3;
  uint32_t tmp4;

  /* Configure DMA2D data size */
  MODIFY_REG(hdma2d->Instance->NLR, (DMA2D_NLR_NL|DMA2D_NLR_PL), (Height| (Width << DMA2D_NLR_PL_Pos)));
 8004cca:	68fb      	ldr	r3, [r7, #12]
 8004ccc:	681b      	ldr	r3, [r3, #0]
 8004cce:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004cd0:	f003 4140 	and.w	r1, r3, #3221225472	; 0xc0000000
 8004cd4:	683b      	ldr	r3, [r7, #0]
 8004cd6:	041a      	lsls	r2, r3, #16
 8004cd8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004cda:	431a      	orrs	r2, r3
 8004cdc:	68fb      	ldr	r3, [r7, #12]
 8004cde:	681b      	ldr	r3, [r3, #0]
 8004ce0:	430a      	orrs	r2, r1
 8004ce2:	645a      	str	r2, [r3, #68]	; 0x44

  /* Configure DMA2D destination address */
  WRITE_REG(hdma2d->Instance->OMAR, DstAddress);
 8004ce4:	68fb      	ldr	r3, [r7, #12]
 8004ce6:	681b      	ldr	r3, [r3, #0]
 8004ce8:	687a      	ldr	r2, [r7, #4]
 8004cea:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Register to memory DMA2D mode selected */
  if (hdma2d->Init.Mode == DMA2D_R2M)
 8004cec:	68fb      	ldr	r3, [r7, #12]
 8004cee:	685b      	ldr	r3, [r3, #4]
 8004cf0:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8004cf4:	d174      	bne.n	8004de0 <DMA2D_SetConfig+0x124>
  {
    tmp1 = pdata & DMA2D_OCOLR_ALPHA_1;
 8004cf6:	68bb      	ldr	r3, [r7, #8]
 8004cf8:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 8004cfc:	623b      	str	r3, [r7, #32]
    tmp2 = pdata & DMA2D_OCOLR_RED_1;
 8004cfe:	68bb      	ldr	r3, [r7, #8]
 8004d00:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8004d04:	61fb      	str	r3, [r7, #28]
    tmp3 = pdata & DMA2D_OCOLR_GREEN_1;
 8004d06:	68bb      	ldr	r3, [r7, #8]
 8004d08:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 8004d0c:	61bb      	str	r3, [r7, #24]
    tmp4 = pdata & DMA2D_OCOLR_BLUE_1;
 8004d0e:	68bb      	ldr	r3, [r7, #8]
 8004d10:	b2db      	uxtb	r3, r3
 8004d12:	617b      	str	r3, [r7, #20]

    /* Prepare the value to be written to the OCOLR register according to the color mode */
    if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_ARGB8888)
 8004d14:	68fb      	ldr	r3, [r7, #12]
 8004d16:	689b      	ldr	r3, [r3, #8]
 8004d18:	2b00      	cmp	r3, #0
 8004d1a:	d108      	bne.n	8004d2e <DMA2D_SetConfig+0x72>
    {
      tmp = (tmp3 | tmp2 | tmp1| tmp4);
 8004d1c:	69ba      	ldr	r2, [r7, #24]
 8004d1e:	69fb      	ldr	r3, [r7, #28]
 8004d20:	431a      	orrs	r2, r3
 8004d22:	6a3b      	ldr	r3, [r7, #32]
 8004d24:	4313      	orrs	r3, r2
 8004d26:	697a      	ldr	r2, [r7, #20]
 8004d28:	4313      	orrs	r3, r2
 8004d2a:	627b      	str	r3, [r7, #36]	; 0x24
 8004d2c:	e053      	b.n	8004dd6 <DMA2D_SetConfig+0x11a>
    }
    else if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_RGB888)
 8004d2e:	68fb      	ldr	r3, [r7, #12]
 8004d30:	689b      	ldr	r3, [r3, #8]
 8004d32:	2b01      	cmp	r3, #1
 8004d34:	d106      	bne.n	8004d44 <DMA2D_SetConfig+0x88>
    {
      tmp = (tmp3 | tmp2 | tmp4);
 8004d36:	69ba      	ldr	r2, [r7, #24]
 8004d38:	69fb      	ldr	r3, [r7, #28]
 8004d3a:	4313      	orrs	r3, r2
 8004d3c:	697a      	ldr	r2, [r7, #20]
 8004d3e:	4313      	orrs	r3, r2
 8004d40:	627b      	str	r3, [r7, #36]	; 0x24
 8004d42:	e048      	b.n	8004dd6 <DMA2D_SetConfig+0x11a>
    }
    else if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_RGB565)
 8004d44:	68fb      	ldr	r3, [r7, #12]
 8004d46:	689b      	ldr	r3, [r3, #8]
 8004d48:	2b02      	cmp	r3, #2
 8004d4a:	d111      	bne.n	8004d70 <DMA2D_SetConfig+0xb4>
    {
      tmp2 = (tmp2 >> 19U);
 8004d4c:	69fb      	ldr	r3, [r7, #28]
 8004d4e:	0cdb      	lsrs	r3, r3, #19
 8004d50:	61fb      	str	r3, [r7, #28]
      tmp3 = (tmp3 >> 10U);
 8004d52:	69bb      	ldr	r3, [r7, #24]
 8004d54:	0a9b      	lsrs	r3, r3, #10
 8004d56:	61bb      	str	r3, [r7, #24]
      tmp4 = (tmp4 >> 3U );
 8004d58:	697b      	ldr	r3, [r7, #20]
 8004d5a:	08db      	lsrs	r3, r3, #3
 8004d5c:	617b      	str	r3, [r7, #20]
      tmp  = ((tmp3 << 5U) | (tmp2 << 11U) | tmp4);
 8004d5e:	69bb      	ldr	r3, [r7, #24]
 8004d60:	015a      	lsls	r2, r3, #5
 8004d62:	69fb      	ldr	r3, [r7, #28]
 8004d64:	02db      	lsls	r3, r3, #11
 8004d66:	4313      	orrs	r3, r2
 8004d68:	697a      	ldr	r2, [r7, #20]
 8004d6a:	4313      	orrs	r3, r2
 8004d6c:	627b      	str	r3, [r7, #36]	; 0x24
 8004d6e:	e032      	b.n	8004dd6 <DMA2D_SetConfig+0x11a>
    }
    else if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_ARGB1555)
 8004d70:	68fb      	ldr	r3, [r7, #12]
 8004d72:	689b      	ldr	r3, [r3, #8]
 8004d74:	2b03      	cmp	r3, #3
 8004d76:	d117      	bne.n	8004da8 <DMA2D_SetConfig+0xec>
    {
      tmp1 = (tmp1 >> 31U);
 8004d78:	6a3b      	ldr	r3, [r7, #32]
 8004d7a:	0fdb      	lsrs	r3, r3, #31
 8004d7c:	623b      	str	r3, [r7, #32]
      tmp2 = (tmp2 >> 19U);
 8004d7e:	69fb      	ldr	r3, [r7, #28]
 8004d80:	0cdb      	lsrs	r3, r3, #19
 8004d82:	61fb      	str	r3, [r7, #28]
      tmp3 = (tmp3 >> 11U);
 8004d84:	69bb      	ldr	r3, [r7, #24]
 8004d86:	0adb      	lsrs	r3, r3, #11
 8004d88:	61bb      	str	r3, [r7, #24]
      tmp4 = (tmp4 >> 3U );
 8004d8a:	697b      	ldr	r3, [r7, #20]
 8004d8c:	08db      	lsrs	r3, r3, #3
 8004d8e:	617b      	str	r3, [r7, #20]
      tmp  = ((tmp3 << 5U) | (tmp2 << 10U) | (tmp1 << 15U) | tmp4);
 8004d90:	69bb      	ldr	r3, [r7, #24]
 8004d92:	015a      	lsls	r2, r3, #5
 8004d94:	69fb      	ldr	r3, [r7, #28]
 8004d96:	029b      	lsls	r3, r3, #10
 8004d98:	431a      	orrs	r2, r3
 8004d9a:	6a3b      	ldr	r3, [r7, #32]
 8004d9c:	03db      	lsls	r3, r3, #15
 8004d9e:	4313      	orrs	r3, r2
 8004da0:	697a      	ldr	r2, [r7, #20]
 8004da2:	4313      	orrs	r3, r2
 8004da4:	627b      	str	r3, [r7, #36]	; 0x24
 8004da6:	e016      	b.n	8004dd6 <DMA2D_SetConfig+0x11a>
    }
    else /* Dhdma2d->Init.ColorMode = DMA2D_OUTPUT_ARGB4444 */
    {
      tmp1 = (tmp1 >> 28U);
 8004da8:	6a3b      	ldr	r3, [r7, #32]
 8004daa:	0f1b      	lsrs	r3, r3, #28
 8004dac:	623b      	str	r3, [r7, #32]
      tmp2 = (tmp2 >> 20U);
 8004dae:	69fb      	ldr	r3, [r7, #28]
 8004db0:	0d1b      	lsrs	r3, r3, #20
 8004db2:	61fb      	str	r3, [r7, #28]
      tmp3 = (tmp3 >> 12U);
 8004db4:	69bb      	ldr	r3, [r7, #24]
 8004db6:	0b1b      	lsrs	r3, r3, #12
 8004db8:	61bb      	str	r3, [r7, #24]
      tmp4 = (tmp4 >> 4U );
 8004dba:	697b      	ldr	r3, [r7, #20]
 8004dbc:	091b      	lsrs	r3, r3, #4
 8004dbe:	617b      	str	r3, [r7, #20]
      tmp  = ((tmp3 << 4U) | (tmp2 << 8U) | (tmp1 << 12U) | tmp4);
 8004dc0:	69bb      	ldr	r3, [r7, #24]
 8004dc2:	011a      	lsls	r2, r3, #4
 8004dc4:	69fb      	ldr	r3, [r7, #28]
 8004dc6:	021b      	lsls	r3, r3, #8
 8004dc8:	431a      	orrs	r2, r3
 8004dca:	6a3b      	ldr	r3, [r7, #32]
 8004dcc:	031b      	lsls	r3, r3, #12
 8004dce:	4313      	orrs	r3, r2
 8004dd0:	697a      	ldr	r2, [r7, #20]
 8004dd2:	4313      	orrs	r3, r2
 8004dd4:	627b      	str	r3, [r7, #36]	; 0x24
    }
    /* Write to DMA2D OCOLR register */
    WRITE_REG(hdma2d->Instance->OCOLR, tmp);
 8004dd6:	68fb      	ldr	r3, [r7, #12]
 8004dd8:	681b      	ldr	r3, [r3, #0]
 8004dda:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004ddc:	639a      	str	r2, [r3, #56]	; 0x38
  else /* M2M, M2M_PFC or M2M_Blending DMA2D Mode */
  {
    /* Configure DMA2D source address */
    WRITE_REG(hdma2d->Instance->FGMAR, pdata);
  }
}
 8004dde:	e003      	b.n	8004de8 <DMA2D_SetConfig+0x12c>
    WRITE_REG(hdma2d->Instance->FGMAR, pdata);
 8004de0:	68fb      	ldr	r3, [r7, #12]
 8004de2:	681b      	ldr	r3, [r3, #0]
 8004de4:	68ba      	ldr	r2, [r7, #8]
 8004de6:	60da      	str	r2, [r3, #12]
}
 8004de8:	bf00      	nop
 8004dea:	372c      	adds	r7, #44	; 0x2c
 8004dec:	46bd      	mov	sp, r7
 8004dee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004df2:	4770      	bx	lr

08004df4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004df4:	b480      	push	{r7}
 8004df6:	b089      	sub	sp, #36	; 0x24
 8004df8:	af00      	add	r7, sp, #0
 8004dfa:	6078      	str	r0, [r7, #4]
 8004dfc:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 8004dfe:	2300      	movs	r3, #0
 8004e00:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 8004e02:	2300      	movs	r3, #0
 8004e04:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 8004e06:	2300      	movs	r3, #0
 8004e08:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 8004e0a:	2300      	movs	r3, #0
 8004e0c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0; position < GPIO_NUMBER; position++)
 8004e0e:	2300      	movs	r3, #0
 8004e10:	61fb      	str	r3, [r7, #28]
 8004e12:	e175      	b.n	8005100 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8004e14:	2201      	movs	r2, #1
 8004e16:	69fb      	ldr	r3, [r7, #28]
 8004e18:	fa02 f303 	lsl.w	r3, r2, r3
 8004e1c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8004e1e:	683b      	ldr	r3, [r7, #0]
 8004e20:	681b      	ldr	r3, [r3, #0]
 8004e22:	697a      	ldr	r2, [r7, #20]
 8004e24:	4013      	ands	r3, r2
 8004e26:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8004e28:	693a      	ldr	r2, [r7, #16]
 8004e2a:	697b      	ldr	r3, [r7, #20]
 8004e2c:	429a      	cmp	r2, r3
 8004e2e:	f040 8164 	bne.w	80050fa <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8004e32:	683b      	ldr	r3, [r7, #0]
 8004e34:	685b      	ldr	r3, [r3, #4]
 8004e36:	2b02      	cmp	r3, #2
 8004e38:	d003      	beq.n	8004e42 <HAL_GPIO_Init+0x4e>
 8004e3a:	683b      	ldr	r3, [r7, #0]
 8004e3c:	685b      	ldr	r3, [r3, #4]
 8004e3e:	2b12      	cmp	r3, #18
 8004e40:	d123      	bne.n	8004e8a <HAL_GPIO_Init+0x96>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 8004e42:	69fb      	ldr	r3, [r7, #28]
 8004e44:	08da      	lsrs	r2, r3, #3
 8004e46:	687b      	ldr	r3, [r7, #4]
 8004e48:	3208      	adds	r2, #8
 8004e4a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004e4e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8004e50:	69fb      	ldr	r3, [r7, #28]
 8004e52:	f003 0307 	and.w	r3, r3, #7
 8004e56:	009b      	lsls	r3, r3, #2
 8004e58:	220f      	movs	r2, #15
 8004e5a:	fa02 f303 	lsl.w	r3, r2, r3
 8004e5e:	43db      	mvns	r3, r3
 8004e60:	69ba      	ldr	r2, [r7, #24]
 8004e62:	4013      	ands	r3, r2
 8004e64:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8004e66:	683b      	ldr	r3, [r7, #0]
 8004e68:	691a      	ldr	r2, [r3, #16]
 8004e6a:	69fb      	ldr	r3, [r7, #28]
 8004e6c:	f003 0307 	and.w	r3, r3, #7
 8004e70:	009b      	lsls	r3, r3, #2
 8004e72:	fa02 f303 	lsl.w	r3, r2, r3
 8004e76:	69ba      	ldr	r2, [r7, #24]
 8004e78:	4313      	orrs	r3, r2
 8004e7a:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 8004e7c:	69fb      	ldr	r3, [r7, #28]
 8004e7e:	08da      	lsrs	r2, r3, #3
 8004e80:	687b      	ldr	r3, [r7, #4]
 8004e82:	3208      	adds	r2, #8
 8004e84:	69b9      	ldr	r1, [r7, #24]
 8004e86:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004e8a:	687b      	ldr	r3, [r7, #4]
 8004e8c:	681b      	ldr	r3, [r3, #0]
 8004e8e:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8004e90:	69fb      	ldr	r3, [r7, #28]
 8004e92:	005b      	lsls	r3, r3, #1
 8004e94:	2203      	movs	r2, #3
 8004e96:	fa02 f303 	lsl.w	r3, r2, r3
 8004e9a:	43db      	mvns	r3, r3
 8004e9c:	69ba      	ldr	r2, [r7, #24]
 8004e9e:	4013      	ands	r3, r2
 8004ea0:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8004ea2:	683b      	ldr	r3, [r7, #0]
 8004ea4:	685b      	ldr	r3, [r3, #4]
 8004ea6:	f003 0203 	and.w	r2, r3, #3
 8004eaa:	69fb      	ldr	r3, [r7, #28]
 8004eac:	005b      	lsls	r3, r3, #1
 8004eae:	fa02 f303 	lsl.w	r3, r2, r3
 8004eb2:	69ba      	ldr	r2, [r7, #24]
 8004eb4:	4313      	orrs	r3, r2
 8004eb6:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8004eb8:	687b      	ldr	r3, [r7, #4]
 8004eba:	69ba      	ldr	r2, [r7, #24]
 8004ebc:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8004ebe:	683b      	ldr	r3, [r7, #0]
 8004ec0:	685b      	ldr	r3, [r3, #4]
 8004ec2:	2b01      	cmp	r3, #1
 8004ec4:	d00b      	beq.n	8004ede <HAL_GPIO_Init+0xea>
 8004ec6:	683b      	ldr	r3, [r7, #0]
 8004ec8:	685b      	ldr	r3, [r3, #4]
 8004eca:	2b02      	cmp	r3, #2
 8004ecc:	d007      	beq.n	8004ede <HAL_GPIO_Init+0xea>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8004ece:	683b      	ldr	r3, [r7, #0]
 8004ed0:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8004ed2:	2b11      	cmp	r3, #17
 8004ed4:	d003      	beq.n	8004ede <HAL_GPIO_Init+0xea>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8004ed6:	683b      	ldr	r3, [r7, #0]
 8004ed8:	685b      	ldr	r3, [r3, #4]
 8004eda:	2b12      	cmp	r3, #18
 8004edc:	d130      	bne.n	8004f40 <HAL_GPIO_Init+0x14c>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8004ede:	687b      	ldr	r3, [r7, #4]
 8004ee0:	689b      	ldr	r3, [r3, #8]
 8004ee2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8004ee4:	69fb      	ldr	r3, [r7, #28]
 8004ee6:	005b      	lsls	r3, r3, #1
 8004ee8:	2203      	movs	r2, #3
 8004eea:	fa02 f303 	lsl.w	r3, r2, r3
 8004eee:	43db      	mvns	r3, r3
 8004ef0:	69ba      	ldr	r2, [r7, #24]
 8004ef2:	4013      	ands	r3, r2
 8004ef4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 8004ef6:	683b      	ldr	r3, [r7, #0]
 8004ef8:	68da      	ldr	r2, [r3, #12]
 8004efa:	69fb      	ldr	r3, [r7, #28]
 8004efc:	005b      	lsls	r3, r3, #1
 8004efe:	fa02 f303 	lsl.w	r3, r2, r3
 8004f02:	69ba      	ldr	r2, [r7, #24]
 8004f04:	4313      	orrs	r3, r2
 8004f06:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8004f08:	687b      	ldr	r3, [r7, #4]
 8004f0a:	69ba      	ldr	r2, [r7, #24]
 8004f0c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004f0e:	687b      	ldr	r3, [r7, #4]
 8004f10:	685b      	ldr	r3, [r3, #4]
 8004f12:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8004f14:	2201      	movs	r2, #1
 8004f16:	69fb      	ldr	r3, [r7, #28]
 8004f18:	fa02 f303 	lsl.w	r3, r2, r3
 8004f1c:	43db      	mvns	r3, r3
 8004f1e:	69ba      	ldr	r2, [r7, #24]
 8004f20:	4013      	ands	r3, r2
 8004f22:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4) << position);
 8004f24:	683b      	ldr	r3, [r7, #0]
 8004f26:	685b      	ldr	r3, [r3, #4]
 8004f28:	091b      	lsrs	r3, r3, #4
 8004f2a:	f003 0201 	and.w	r2, r3, #1
 8004f2e:	69fb      	ldr	r3, [r7, #28]
 8004f30:	fa02 f303 	lsl.w	r3, r2, r3
 8004f34:	69ba      	ldr	r2, [r7, #24]
 8004f36:	4313      	orrs	r3, r2
 8004f38:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8004f3a:	687b      	ldr	r3, [r7, #4]
 8004f3c:	69ba      	ldr	r2, [r7, #24]
 8004f3e:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8004f40:	687b      	ldr	r3, [r7, #4]
 8004f42:	68db      	ldr	r3, [r3, #12]
 8004f44:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 8004f46:	69fb      	ldr	r3, [r7, #28]
 8004f48:	005b      	lsls	r3, r3, #1
 8004f4a:	2203      	movs	r2, #3
 8004f4c:	fa02 f303 	lsl.w	r3, r2, r3
 8004f50:	43db      	mvns	r3, r3
 8004f52:	69ba      	ldr	r2, [r7, #24]
 8004f54:	4013      	ands	r3, r2
 8004f56:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2));
 8004f58:	683b      	ldr	r3, [r7, #0]
 8004f5a:	689a      	ldr	r2, [r3, #8]
 8004f5c:	69fb      	ldr	r3, [r7, #28]
 8004f5e:	005b      	lsls	r3, r3, #1
 8004f60:	fa02 f303 	lsl.w	r3, r2, r3
 8004f64:	69ba      	ldr	r2, [r7, #24]
 8004f66:	4313      	orrs	r3, r2
 8004f68:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8004f6a:	687b      	ldr	r3, [r7, #4]
 8004f6c:	69ba      	ldr	r2, [r7, #24]
 8004f6e:	60da      	str	r2, [r3, #12]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8004f70:	683b      	ldr	r3, [r7, #0]
 8004f72:	685b      	ldr	r3, [r3, #4]
 8004f74:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004f78:	2b00      	cmp	r3, #0
 8004f7a:	f000 80be 	beq.w	80050fa <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004f7e:	4b65      	ldr	r3, [pc, #404]	; (8005114 <HAL_GPIO_Init+0x320>)
 8004f80:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004f82:	4a64      	ldr	r2, [pc, #400]	; (8005114 <HAL_GPIO_Init+0x320>)
 8004f84:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004f88:	6453      	str	r3, [r2, #68]	; 0x44
 8004f8a:	4b62      	ldr	r3, [pc, #392]	; (8005114 <HAL_GPIO_Init+0x320>)
 8004f8c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004f8e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004f92:	60fb      	str	r3, [r7, #12]
 8004f94:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 8004f96:	4a60      	ldr	r2, [pc, #384]	; (8005118 <HAL_GPIO_Init+0x324>)
 8004f98:	69fb      	ldr	r3, [r7, #28]
 8004f9a:	089b      	lsrs	r3, r3, #2
 8004f9c:	3302      	adds	r3, #2
 8004f9e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004fa2:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8004fa4:	69fb      	ldr	r3, [r7, #28]
 8004fa6:	f003 0303 	and.w	r3, r3, #3
 8004faa:	009b      	lsls	r3, r3, #2
 8004fac:	220f      	movs	r2, #15
 8004fae:	fa02 f303 	lsl.w	r3, r2, r3
 8004fb2:	43db      	mvns	r3, r3
 8004fb4:	69ba      	ldr	r2, [r7, #24]
 8004fb6:	4013      	ands	r3, r2
 8004fb8:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8004fba:	687b      	ldr	r3, [r7, #4]
 8004fbc:	4a57      	ldr	r2, [pc, #348]	; (800511c <HAL_GPIO_Init+0x328>)
 8004fbe:	4293      	cmp	r3, r2
 8004fc0:	d037      	beq.n	8005032 <HAL_GPIO_Init+0x23e>
 8004fc2:	687b      	ldr	r3, [r7, #4]
 8004fc4:	4a56      	ldr	r2, [pc, #344]	; (8005120 <HAL_GPIO_Init+0x32c>)
 8004fc6:	4293      	cmp	r3, r2
 8004fc8:	d031      	beq.n	800502e <HAL_GPIO_Init+0x23a>
 8004fca:	687b      	ldr	r3, [r7, #4]
 8004fcc:	4a55      	ldr	r2, [pc, #340]	; (8005124 <HAL_GPIO_Init+0x330>)
 8004fce:	4293      	cmp	r3, r2
 8004fd0:	d02b      	beq.n	800502a <HAL_GPIO_Init+0x236>
 8004fd2:	687b      	ldr	r3, [r7, #4]
 8004fd4:	4a54      	ldr	r2, [pc, #336]	; (8005128 <HAL_GPIO_Init+0x334>)
 8004fd6:	4293      	cmp	r3, r2
 8004fd8:	d025      	beq.n	8005026 <HAL_GPIO_Init+0x232>
 8004fda:	687b      	ldr	r3, [r7, #4]
 8004fdc:	4a53      	ldr	r2, [pc, #332]	; (800512c <HAL_GPIO_Init+0x338>)
 8004fde:	4293      	cmp	r3, r2
 8004fe0:	d01f      	beq.n	8005022 <HAL_GPIO_Init+0x22e>
 8004fe2:	687b      	ldr	r3, [r7, #4]
 8004fe4:	4a52      	ldr	r2, [pc, #328]	; (8005130 <HAL_GPIO_Init+0x33c>)
 8004fe6:	4293      	cmp	r3, r2
 8004fe8:	d019      	beq.n	800501e <HAL_GPIO_Init+0x22a>
 8004fea:	687b      	ldr	r3, [r7, #4]
 8004fec:	4a51      	ldr	r2, [pc, #324]	; (8005134 <HAL_GPIO_Init+0x340>)
 8004fee:	4293      	cmp	r3, r2
 8004ff0:	d013      	beq.n	800501a <HAL_GPIO_Init+0x226>
 8004ff2:	687b      	ldr	r3, [r7, #4]
 8004ff4:	4a50      	ldr	r2, [pc, #320]	; (8005138 <HAL_GPIO_Init+0x344>)
 8004ff6:	4293      	cmp	r3, r2
 8004ff8:	d00d      	beq.n	8005016 <HAL_GPIO_Init+0x222>
 8004ffa:	687b      	ldr	r3, [r7, #4]
 8004ffc:	4a4f      	ldr	r2, [pc, #316]	; (800513c <HAL_GPIO_Init+0x348>)
 8004ffe:	4293      	cmp	r3, r2
 8005000:	d007      	beq.n	8005012 <HAL_GPIO_Init+0x21e>
 8005002:	687b      	ldr	r3, [r7, #4]
 8005004:	4a4e      	ldr	r2, [pc, #312]	; (8005140 <HAL_GPIO_Init+0x34c>)
 8005006:	4293      	cmp	r3, r2
 8005008:	d101      	bne.n	800500e <HAL_GPIO_Init+0x21a>
 800500a:	2309      	movs	r3, #9
 800500c:	e012      	b.n	8005034 <HAL_GPIO_Init+0x240>
 800500e:	230a      	movs	r3, #10
 8005010:	e010      	b.n	8005034 <HAL_GPIO_Init+0x240>
 8005012:	2308      	movs	r3, #8
 8005014:	e00e      	b.n	8005034 <HAL_GPIO_Init+0x240>
 8005016:	2307      	movs	r3, #7
 8005018:	e00c      	b.n	8005034 <HAL_GPIO_Init+0x240>
 800501a:	2306      	movs	r3, #6
 800501c:	e00a      	b.n	8005034 <HAL_GPIO_Init+0x240>
 800501e:	2305      	movs	r3, #5
 8005020:	e008      	b.n	8005034 <HAL_GPIO_Init+0x240>
 8005022:	2304      	movs	r3, #4
 8005024:	e006      	b.n	8005034 <HAL_GPIO_Init+0x240>
 8005026:	2303      	movs	r3, #3
 8005028:	e004      	b.n	8005034 <HAL_GPIO_Init+0x240>
 800502a:	2302      	movs	r3, #2
 800502c:	e002      	b.n	8005034 <HAL_GPIO_Init+0x240>
 800502e:	2301      	movs	r3, #1
 8005030:	e000      	b.n	8005034 <HAL_GPIO_Init+0x240>
 8005032:	2300      	movs	r3, #0
 8005034:	69fa      	ldr	r2, [r7, #28]
 8005036:	f002 0203 	and.w	r2, r2, #3
 800503a:	0092      	lsls	r2, r2, #2
 800503c:	4093      	lsls	r3, r2
 800503e:	69ba      	ldr	r2, [r7, #24]
 8005040:	4313      	orrs	r3, r2
 8005042:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 8005044:	4934      	ldr	r1, [pc, #208]	; (8005118 <HAL_GPIO_Init+0x324>)
 8005046:	69fb      	ldr	r3, [r7, #28]
 8005048:	089b      	lsrs	r3, r3, #2
 800504a:	3302      	adds	r3, #2
 800504c:	69ba      	ldr	r2, [r7, #24]
 800504e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8005052:	4b3c      	ldr	r3, [pc, #240]	; (8005144 <HAL_GPIO_Init+0x350>)
 8005054:	681b      	ldr	r3, [r3, #0]
 8005056:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005058:	693b      	ldr	r3, [r7, #16]
 800505a:	43db      	mvns	r3, r3
 800505c:	69ba      	ldr	r2, [r7, #24]
 800505e:	4013      	ands	r3, r2
 8005060:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8005062:	683b      	ldr	r3, [r7, #0]
 8005064:	685b      	ldr	r3, [r3, #4]
 8005066:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800506a:	2b00      	cmp	r3, #0
 800506c:	d003      	beq.n	8005076 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 800506e:	69ba      	ldr	r2, [r7, #24]
 8005070:	693b      	ldr	r3, [r7, #16]
 8005072:	4313      	orrs	r3, r2
 8005074:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8005076:	4a33      	ldr	r2, [pc, #204]	; (8005144 <HAL_GPIO_Init+0x350>)
 8005078:	69bb      	ldr	r3, [r7, #24]
 800507a:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 800507c:	4b31      	ldr	r3, [pc, #196]	; (8005144 <HAL_GPIO_Init+0x350>)
 800507e:	685b      	ldr	r3, [r3, #4]
 8005080:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005082:	693b      	ldr	r3, [r7, #16]
 8005084:	43db      	mvns	r3, r3
 8005086:	69ba      	ldr	r2, [r7, #24]
 8005088:	4013      	ands	r3, r2
 800508a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800508c:	683b      	ldr	r3, [r7, #0]
 800508e:	685b      	ldr	r3, [r3, #4]
 8005090:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005094:	2b00      	cmp	r3, #0
 8005096:	d003      	beq.n	80050a0 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8005098:	69ba      	ldr	r2, [r7, #24]
 800509a:	693b      	ldr	r3, [r7, #16]
 800509c:	4313      	orrs	r3, r2
 800509e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80050a0:	4a28      	ldr	r2, [pc, #160]	; (8005144 <HAL_GPIO_Init+0x350>)
 80050a2:	69bb      	ldr	r3, [r7, #24]
 80050a4:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80050a6:	4b27      	ldr	r3, [pc, #156]	; (8005144 <HAL_GPIO_Init+0x350>)
 80050a8:	689b      	ldr	r3, [r3, #8]
 80050aa:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80050ac:	693b      	ldr	r3, [r7, #16]
 80050ae:	43db      	mvns	r3, r3
 80050b0:	69ba      	ldr	r2, [r7, #24]
 80050b2:	4013      	ands	r3, r2
 80050b4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80050b6:	683b      	ldr	r3, [r7, #0]
 80050b8:	685b      	ldr	r3, [r3, #4]
 80050ba:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80050be:	2b00      	cmp	r3, #0
 80050c0:	d003      	beq.n	80050ca <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 80050c2:	69ba      	ldr	r2, [r7, #24]
 80050c4:	693b      	ldr	r3, [r7, #16]
 80050c6:	4313      	orrs	r3, r2
 80050c8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80050ca:	4a1e      	ldr	r2, [pc, #120]	; (8005144 <HAL_GPIO_Init+0x350>)
 80050cc:	69bb      	ldr	r3, [r7, #24]
 80050ce:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80050d0:	4b1c      	ldr	r3, [pc, #112]	; (8005144 <HAL_GPIO_Init+0x350>)
 80050d2:	68db      	ldr	r3, [r3, #12]
 80050d4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80050d6:	693b      	ldr	r3, [r7, #16]
 80050d8:	43db      	mvns	r3, r3
 80050da:	69ba      	ldr	r2, [r7, #24]
 80050dc:	4013      	ands	r3, r2
 80050de:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80050e0:	683b      	ldr	r3, [r7, #0]
 80050e2:	685b      	ldr	r3, [r3, #4]
 80050e4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80050e8:	2b00      	cmp	r3, #0
 80050ea:	d003      	beq.n	80050f4 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 80050ec:	69ba      	ldr	r2, [r7, #24]
 80050ee:	693b      	ldr	r3, [r7, #16]
 80050f0:	4313      	orrs	r3, r2
 80050f2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80050f4:	4a13      	ldr	r2, [pc, #76]	; (8005144 <HAL_GPIO_Init+0x350>)
 80050f6:	69bb      	ldr	r3, [r7, #24]
 80050f8:	60d3      	str	r3, [r2, #12]
  for(position = 0; position < GPIO_NUMBER; position++)
 80050fa:	69fb      	ldr	r3, [r7, #28]
 80050fc:	3301      	adds	r3, #1
 80050fe:	61fb      	str	r3, [r7, #28]
 8005100:	69fb      	ldr	r3, [r7, #28]
 8005102:	2b0f      	cmp	r3, #15
 8005104:	f67f ae86 	bls.w	8004e14 <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 8005108:	bf00      	nop
 800510a:	3724      	adds	r7, #36	; 0x24
 800510c:	46bd      	mov	sp, r7
 800510e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005112:	4770      	bx	lr
 8005114:	40023800 	.word	0x40023800
 8005118:	40013800 	.word	0x40013800
 800511c:	40020000 	.word	0x40020000
 8005120:	40020400 	.word	0x40020400
 8005124:	40020800 	.word	0x40020800
 8005128:	40020c00 	.word	0x40020c00
 800512c:	40021000 	.word	0x40021000
 8005130:	40021400 	.word	0x40021400
 8005134:	40021800 	.word	0x40021800
 8005138:	40021c00 	.word	0x40021c00
 800513c:	40022000 	.word	0x40022000
 8005140:	40022400 	.word	0x40022400
 8005144:	40013c00 	.word	0x40013c00

08005148 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8005148:	b480      	push	{r7}
 800514a:	b083      	sub	sp, #12
 800514c:	af00      	add	r7, sp, #0
 800514e:	6078      	str	r0, [r7, #4]
 8005150:	460b      	mov	r3, r1
 8005152:	807b      	strh	r3, [r7, #2]
 8005154:	4613      	mov	r3, r2
 8005156:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8005158:	787b      	ldrb	r3, [r7, #1]
 800515a:	2b00      	cmp	r3, #0
 800515c:	d003      	beq.n	8005166 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800515e:	887a      	ldrh	r2, [r7, #2]
 8005160:	687b      	ldr	r3, [r7, #4]
 8005162:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 8005164:	e003      	b.n	800516e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 8005166:	887b      	ldrh	r3, [r7, #2]
 8005168:	041a      	lsls	r2, r3, #16
 800516a:	687b      	ldr	r3, [r7, #4]
 800516c:	619a      	str	r2, [r3, #24]
}
 800516e:	bf00      	nop
 8005170:	370c      	adds	r7, #12
 8005172:	46bd      	mov	sp, r7
 8005174:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005178:	4770      	bx	lr
	...

0800517c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800517c:	b580      	push	{r7, lr}
 800517e:	b082      	sub	sp, #8
 8005180:	af00      	add	r7, sp, #0
 8005182:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8005184:	687b      	ldr	r3, [r7, #4]
 8005186:	2b00      	cmp	r3, #0
 8005188:	d101      	bne.n	800518e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800518a:	2301      	movs	r3, #1
 800518c:	e07f      	b.n	800528e <HAL_I2C_Init+0x112>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800518e:	687b      	ldr	r3, [r7, #4]
 8005190:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005194:	b2db      	uxtb	r3, r3
 8005196:	2b00      	cmp	r3, #0
 8005198:	d106      	bne.n	80051a8 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800519a:	687b      	ldr	r3, [r7, #4]
 800519c:	2200      	movs	r2, #0
 800519e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 80051a2:	6878      	ldr	r0, [r7, #4]
 80051a4:	f000 f8a9 	bl	80052fa <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80051a8:	687b      	ldr	r3, [r7, #4]
 80051aa:	2224      	movs	r2, #36	; 0x24
 80051ac:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80051b0:	687b      	ldr	r3, [r7, #4]
 80051b2:	681b      	ldr	r3, [r3, #0]
 80051b4:	681a      	ldr	r2, [r3, #0]
 80051b6:	687b      	ldr	r3, [r7, #4]
 80051b8:	681b      	ldr	r3, [r3, #0]
 80051ba:	f022 0201 	bic.w	r2, r2, #1
 80051be:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 80051c0:	687b      	ldr	r3, [r7, #4]
 80051c2:	685a      	ldr	r2, [r3, #4]
 80051c4:	687b      	ldr	r3, [r7, #4]
 80051c6:	681b      	ldr	r3, [r3, #0]
 80051c8:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80051cc:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 80051ce:	687b      	ldr	r3, [r7, #4]
 80051d0:	681b      	ldr	r3, [r3, #0]
 80051d2:	689a      	ldr	r2, [r3, #8]
 80051d4:	687b      	ldr	r3, [r7, #4]
 80051d6:	681b      	ldr	r3, [r3, #0]
 80051d8:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80051dc:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80051de:	687b      	ldr	r3, [r7, #4]
 80051e0:	68db      	ldr	r3, [r3, #12]
 80051e2:	2b01      	cmp	r3, #1
 80051e4:	d107      	bne.n	80051f6 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80051e6:	687b      	ldr	r3, [r7, #4]
 80051e8:	689a      	ldr	r2, [r3, #8]
 80051ea:	687b      	ldr	r3, [r7, #4]
 80051ec:	681b      	ldr	r3, [r3, #0]
 80051ee:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80051f2:	609a      	str	r2, [r3, #8]
 80051f4:	e006      	b.n	8005204 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80051f6:	687b      	ldr	r3, [r7, #4]
 80051f8:	689a      	ldr	r2, [r3, #8]
 80051fa:	687b      	ldr	r3, [r7, #4]
 80051fc:	681b      	ldr	r3, [r3, #0]
 80051fe:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 8005202:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8005204:	687b      	ldr	r3, [r7, #4]
 8005206:	68db      	ldr	r3, [r3, #12]
 8005208:	2b02      	cmp	r3, #2
 800520a:	d104      	bne.n	8005216 <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 800520c:	687b      	ldr	r3, [r7, #4]
 800520e:	681b      	ldr	r3, [r3, #0]
 8005210:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8005214:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8005216:	687b      	ldr	r3, [r7, #4]
 8005218:	681b      	ldr	r3, [r3, #0]
 800521a:	6859      	ldr	r1, [r3, #4]
 800521c:	687b      	ldr	r3, [r7, #4]
 800521e:	681a      	ldr	r2, [r3, #0]
 8005220:	4b1d      	ldr	r3, [pc, #116]	; (8005298 <HAL_I2C_Init+0x11c>)
 8005222:	430b      	orrs	r3, r1
 8005224:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8005226:	687b      	ldr	r3, [r7, #4]
 8005228:	681b      	ldr	r3, [r3, #0]
 800522a:	68da      	ldr	r2, [r3, #12]
 800522c:	687b      	ldr	r3, [r7, #4]
 800522e:	681b      	ldr	r3, [r3, #0]
 8005230:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8005234:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 8005236:	687b      	ldr	r3, [r7, #4]
 8005238:	691a      	ldr	r2, [r3, #16]
 800523a:	687b      	ldr	r3, [r7, #4]
 800523c:	695b      	ldr	r3, [r3, #20]
 800523e:	ea42 0103 	orr.w	r1, r2, r3
 8005242:	687b      	ldr	r3, [r7, #4]
 8005244:	699b      	ldr	r3, [r3, #24]
 8005246:	021a      	lsls	r2, r3, #8
 8005248:	687b      	ldr	r3, [r7, #4]
 800524a:	681b      	ldr	r3, [r3, #0]
 800524c:	430a      	orrs	r2, r1
 800524e:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8005250:	687b      	ldr	r3, [r7, #4]
 8005252:	69d9      	ldr	r1, [r3, #28]
 8005254:	687b      	ldr	r3, [r7, #4]
 8005256:	6a1a      	ldr	r2, [r3, #32]
 8005258:	687b      	ldr	r3, [r7, #4]
 800525a:	681b      	ldr	r3, [r3, #0]
 800525c:	430a      	orrs	r2, r1
 800525e:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8005260:	687b      	ldr	r3, [r7, #4]
 8005262:	681b      	ldr	r3, [r3, #0]
 8005264:	681a      	ldr	r2, [r3, #0]
 8005266:	687b      	ldr	r3, [r7, #4]
 8005268:	681b      	ldr	r3, [r3, #0]
 800526a:	f042 0201 	orr.w	r2, r2, #1
 800526e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005270:	687b      	ldr	r3, [r7, #4]
 8005272:	2200      	movs	r2, #0
 8005274:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8005276:	687b      	ldr	r3, [r7, #4]
 8005278:	2220      	movs	r2, #32
 800527a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 800527e:	687b      	ldr	r3, [r7, #4]
 8005280:	2200      	movs	r2, #0
 8005282:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8005284:	687b      	ldr	r3, [r7, #4]
 8005286:	2200      	movs	r2, #0
 8005288:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 800528c:	2300      	movs	r3, #0
}
 800528e:	4618      	mov	r0, r3
 8005290:	3708      	adds	r7, #8
 8005292:	46bd      	mov	sp, r7
 8005294:	bd80      	pop	{r7, pc}
 8005296:	bf00      	nop
 8005298:	02008000 	.word	0x02008000

0800529c <HAL_I2C_DeInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_DeInit(I2C_HandleTypeDef *hi2c)
{
 800529c:	b580      	push	{r7, lr}
 800529e:	b082      	sub	sp, #8
 80052a0:	af00      	add	r7, sp, #0
 80052a2:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80052a4:	687b      	ldr	r3, [r7, #4]
 80052a6:	2b00      	cmp	r3, #0
 80052a8:	d101      	bne.n	80052ae <HAL_I2C_DeInit+0x12>
  {
    return HAL_ERROR;
 80052aa:	2301      	movs	r3, #1
 80052ac:	e021      	b.n	80052f2 <HAL_I2C_DeInit+0x56>
  }

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));

  hi2c->State = HAL_I2C_STATE_BUSY;
 80052ae:	687b      	ldr	r3, [r7, #4]
 80052b0:	2224      	movs	r2, #36	; 0x24
 80052b2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the I2C Peripheral Clock */
  __HAL_I2C_DISABLE(hi2c);
 80052b6:	687b      	ldr	r3, [r7, #4]
 80052b8:	681b      	ldr	r3, [r3, #0]
 80052ba:	681a      	ldr	r2, [r3, #0]
 80052bc:	687b      	ldr	r3, [r7, #4]
 80052be:	681b      	ldr	r3, [r3, #0]
 80052c0:	f022 0201 	bic.w	r2, r2, #1
 80052c4:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  hi2c->MspDeInitCallback(hi2c);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  HAL_I2C_MspDeInit(hi2c);
 80052c6:	6878      	ldr	r0, [r7, #4]
 80052c8:	f000 f821 	bl	800530e <HAL_I2C_MspDeInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80052cc:	687b      	ldr	r3, [r7, #4]
 80052ce:	2200      	movs	r2, #0
 80052d0:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_RESET;
 80052d2:	687b      	ldr	r3, [r7, #4]
 80052d4:	2200      	movs	r2, #0
 80052d6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 80052da:	687b      	ldr	r3, [r7, #4]
 80052dc:	2200      	movs	r2, #0
 80052de:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80052e0:	687b      	ldr	r3, [r7, #4]
 80052e2:	2200      	movs	r2, #0
 80052e4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  /* Release Lock */
  __HAL_UNLOCK(hi2c);
 80052e8:	687b      	ldr	r3, [r7, #4]
 80052ea:	2200      	movs	r2, #0
 80052ec:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 80052f0:	2300      	movs	r3, #0
}
 80052f2:	4618      	mov	r0, r3
 80052f4:	3708      	adds	r7, #8
 80052f6:	46bd      	mov	sp, r7
 80052f8:	bd80      	pop	{r7, pc}

080052fa <HAL_I2C_MspInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MspInit(I2C_HandleTypeDef *hi2c)
{
 80052fa:	b480      	push	{r7}
 80052fc:	b083      	sub	sp, #12
 80052fe:	af00      	add	r7, sp, #0
 8005300:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MspInit could be implemented in the user file
   */
}
 8005302:	bf00      	nop
 8005304:	370c      	adds	r7, #12
 8005306:	46bd      	mov	sp, r7
 8005308:	f85d 7b04 	ldr.w	r7, [sp], #4
 800530c:	4770      	bx	lr

0800530e <HAL_I2C_MspDeInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MspDeInit(I2C_HandleTypeDef *hi2c)
{
 800530e:	b480      	push	{r7}
 8005310:	b083      	sub	sp, #12
 8005312:	af00      	add	r7, sp, #0
 8005314:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MspDeInit could be implemented in the user file
   */
}
 8005316:	bf00      	nop
 8005318:	370c      	adds	r7, #12
 800531a:	46bd      	mov	sp, r7
 800531c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005320:	4770      	bx	lr
	...

08005324 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005324:	b580      	push	{r7, lr}
 8005326:	b088      	sub	sp, #32
 8005328:	af02      	add	r7, sp, #8
 800532a:	60f8      	str	r0, [r7, #12]
 800532c:	4608      	mov	r0, r1
 800532e:	4611      	mov	r1, r2
 8005330:	461a      	mov	r2, r3
 8005332:	4603      	mov	r3, r0
 8005334:	817b      	strh	r3, [r7, #10]
 8005336:	460b      	mov	r3, r1
 8005338:	813b      	strh	r3, [r7, #8]
 800533a:	4613      	mov	r3, r2
 800533c:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800533e:	68fb      	ldr	r3, [r7, #12]
 8005340:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005344:	b2db      	uxtb	r3, r3
 8005346:	2b20      	cmp	r3, #32
 8005348:	f040 80f9 	bne.w	800553e <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 800534c:	6a3b      	ldr	r3, [r7, #32]
 800534e:	2b00      	cmp	r3, #0
 8005350:	d002      	beq.n	8005358 <HAL_I2C_Mem_Write+0x34>
 8005352:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8005354:	2b00      	cmp	r3, #0
 8005356:	d105      	bne.n	8005364 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8005358:	68fb      	ldr	r3, [r7, #12]
 800535a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800535e:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 8005360:	2301      	movs	r3, #1
 8005362:	e0ed      	b.n	8005540 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005364:	68fb      	ldr	r3, [r7, #12]
 8005366:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800536a:	2b01      	cmp	r3, #1
 800536c:	d101      	bne.n	8005372 <HAL_I2C_Mem_Write+0x4e>
 800536e:	2302      	movs	r3, #2
 8005370:	e0e6      	b.n	8005540 <HAL_I2C_Mem_Write+0x21c>
 8005372:	68fb      	ldr	r3, [r7, #12]
 8005374:	2201      	movs	r2, #1
 8005376:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800537a:	f7fd fe0d 	bl	8002f98 <HAL_GetTick>
 800537e:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8005380:	697b      	ldr	r3, [r7, #20]
 8005382:	9300      	str	r3, [sp, #0]
 8005384:	2319      	movs	r3, #25
 8005386:	2201      	movs	r2, #1
 8005388:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800538c:	68f8      	ldr	r0, [r7, #12]
 800538e:	f000 fad1 	bl	8005934 <I2C_WaitOnFlagUntilTimeout>
 8005392:	4603      	mov	r3, r0
 8005394:	2b00      	cmp	r3, #0
 8005396:	d001      	beq.n	800539c <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 8005398:	2301      	movs	r3, #1
 800539a:	e0d1      	b.n	8005540 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 800539c:	68fb      	ldr	r3, [r7, #12]
 800539e:	2221      	movs	r2, #33	; 0x21
 80053a0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80053a4:	68fb      	ldr	r3, [r7, #12]
 80053a6:	2240      	movs	r2, #64	; 0x40
 80053a8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80053ac:	68fb      	ldr	r3, [r7, #12]
 80053ae:	2200      	movs	r2, #0
 80053b0:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80053b2:	68fb      	ldr	r3, [r7, #12]
 80053b4:	6a3a      	ldr	r2, [r7, #32]
 80053b6:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 80053b8:	68fb      	ldr	r3, [r7, #12]
 80053ba:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 80053bc:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 80053be:	68fb      	ldr	r3, [r7, #12]
 80053c0:	2200      	movs	r2, #0
 80053c2:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80053c4:	88f8      	ldrh	r0, [r7, #6]
 80053c6:	893a      	ldrh	r2, [r7, #8]
 80053c8:	8979      	ldrh	r1, [r7, #10]
 80053ca:	697b      	ldr	r3, [r7, #20]
 80053cc:	9301      	str	r3, [sp, #4]
 80053ce:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80053d0:	9300      	str	r3, [sp, #0]
 80053d2:	4603      	mov	r3, r0
 80053d4:	68f8      	ldr	r0, [r7, #12]
 80053d6:	f000 f9e1 	bl	800579c <I2C_RequestMemoryWrite>
 80053da:	4603      	mov	r3, r0
 80053dc:	2b00      	cmp	r3, #0
 80053de:	d005      	beq.n	80053ec <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80053e0:	68fb      	ldr	r3, [r7, #12]
 80053e2:	2200      	movs	r2, #0
 80053e4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 80053e8:	2301      	movs	r3, #1
 80053ea:	e0a9      	b.n	8005540 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80053ec:	68fb      	ldr	r3, [r7, #12]
 80053ee:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80053f0:	b29b      	uxth	r3, r3
 80053f2:	2bff      	cmp	r3, #255	; 0xff
 80053f4:	d90e      	bls.n	8005414 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80053f6:	68fb      	ldr	r3, [r7, #12]
 80053f8:	22ff      	movs	r2, #255	; 0xff
 80053fa:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 80053fc:	68fb      	ldr	r3, [r7, #12]
 80053fe:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005400:	b2da      	uxtb	r2, r3
 8005402:	8979      	ldrh	r1, [r7, #10]
 8005404:	2300      	movs	r3, #0
 8005406:	9300      	str	r3, [sp, #0]
 8005408:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800540c:	68f8      	ldr	r0, [r7, #12]
 800540e:	f000 fbb3 	bl	8005b78 <I2C_TransferConfig>
 8005412:	e00f      	b.n	8005434 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8005414:	68fb      	ldr	r3, [r7, #12]
 8005416:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005418:	b29a      	uxth	r2, r3
 800541a:	68fb      	ldr	r3, [r7, #12]
 800541c:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 800541e:	68fb      	ldr	r3, [r7, #12]
 8005420:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005422:	b2da      	uxtb	r2, r3
 8005424:	8979      	ldrh	r1, [r7, #10]
 8005426:	2300      	movs	r3, #0
 8005428:	9300      	str	r3, [sp, #0]
 800542a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800542e:	68f8      	ldr	r0, [r7, #12]
 8005430:	f000 fba2 	bl	8005b78 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005434:	697a      	ldr	r2, [r7, #20]
 8005436:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8005438:	68f8      	ldr	r0, [r7, #12]
 800543a:	f000 fabb 	bl	80059b4 <I2C_WaitOnTXISFlagUntilTimeout>
 800543e:	4603      	mov	r3, r0
 8005440:	2b00      	cmp	r3, #0
 8005442:	d001      	beq.n	8005448 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 8005444:	2301      	movs	r3, #1
 8005446:	e07b      	b.n	8005540 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8005448:	68fb      	ldr	r3, [r7, #12]
 800544a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800544c:	781a      	ldrb	r2, [r3, #0]
 800544e:	68fb      	ldr	r3, [r7, #12]
 8005450:	681b      	ldr	r3, [r3, #0]
 8005452:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005454:	68fb      	ldr	r3, [r7, #12]
 8005456:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005458:	1c5a      	adds	r2, r3, #1
 800545a:	68fb      	ldr	r3, [r7, #12]
 800545c:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 800545e:	68fb      	ldr	r3, [r7, #12]
 8005460:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005462:	b29b      	uxth	r3, r3
 8005464:	3b01      	subs	r3, #1
 8005466:	b29a      	uxth	r2, r3
 8005468:	68fb      	ldr	r3, [r7, #12]
 800546a:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 800546c:	68fb      	ldr	r3, [r7, #12]
 800546e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005470:	3b01      	subs	r3, #1
 8005472:	b29a      	uxth	r2, r3
 8005474:	68fb      	ldr	r3, [r7, #12]
 8005476:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8005478:	68fb      	ldr	r3, [r7, #12]
 800547a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800547c:	b29b      	uxth	r3, r3
 800547e:	2b00      	cmp	r3, #0
 8005480:	d034      	beq.n	80054ec <HAL_I2C_Mem_Write+0x1c8>
 8005482:	68fb      	ldr	r3, [r7, #12]
 8005484:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005486:	2b00      	cmp	r3, #0
 8005488:	d130      	bne.n	80054ec <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800548a:	697b      	ldr	r3, [r7, #20]
 800548c:	9300      	str	r3, [sp, #0]
 800548e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005490:	2200      	movs	r2, #0
 8005492:	2180      	movs	r1, #128	; 0x80
 8005494:	68f8      	ldr	r0, [r7, #12]
 8005496:	f000 fa4d 	bl	8005934 <I2C_WaitOnFlagUntilTimeout>
 800549a:	4603      	mov	r3, r0
 800549c:	2b00      	cmp	r3, #0
 800549e:	d001      	beq.n	80054a4 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 80054a0:	2301      	movs	r3, #1
 80054a2:	e04d      	b.n	8005540 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80054a4:	68fb      	ldr	r3, [r7, #12]
 80054a6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80054a8:	b29b      	uxth	r3, r3
 80054aa:	2bff      	cmp	r3, #255	; 0xff
 80054ac:	d90e      	bls.n	80054cc <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80054ae:	68fb      	ldr	r3, [r7, #12]
 80054b0:	22ff      	movs	r2, #255	; 0xff
 80054b2:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 80054b4:	68fb      	ldr	r3, [r7, #12]
 80054b6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80054b8:	b2da      	uxtb	r2, r3
 80054ba:	8979      	ldrh	r1, [r7, #10]
 80054bc:	2300      	movs	r3, #0
 80054be:	9300      	str	r3, [sp, #0]
 80054c0:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80054c4:	68f8      	ldr	r0, [r7, #12]
 80054c6:	f000 fb57 	bl	8005b78 <I2C_TransferConfig>
 80054ca:	e00f      	b.n	80054ec <HAL_I2C_Mem_Write+0x1c8>
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80054cc:	68fb      	ldr	r3, [r7, #12]
 80054ce:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80054d0:	b29a      	uxth	r2, r3
 80054d2:	68fb      	ldr	r3, [r7, #12]
 80054d4:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 80054d6:	68fb      	ldr	r3, [r7, #12]
 80054d8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80054da:	b2da      	uxtb	r2, r3
 80054dc:	8979      	ldrh	r1, [r7, #10]
 80054de:	2300      	movs	r3, #0
 80054e0:	9300      	str	r3, [sp, #0]
 80054e2:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80054e6:	68f8      	ldr	r0, [r7, #12]
 80054e8:	f000 fb46 	bl	8005b78 <I2C_TransferConfig>
        }
      }

    }
    while (hi2c->XferCount > 0U);
 80054ec:	68fb      	ldr	r3, [r7, #12]
 80054ee:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80054f0:	b29b      	uxth	r3, r3
 80054f2:	2b00      	cmp	r3, #0
 80054f4:	d19e      	bne.n	8005434 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80054f6:	697a      	ldr	r2, [r7, #20]
 80054f8:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80054fa:	68f8      	ldr	r0, [r7, #12]
 80054fc:	f000 fa9a 	bl	8005a34 <I2C_WaitOnSTOPFlagUntilTimeout>
 8005500:	4603      	mov	r3, r0
 8005502:	2b00      	cmp	r3, #0
 8005504:	d001      	beq.n	800550a <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 8005506:	2301      	movs	r3, #1
 8005508:	e01a      	b.n	8005540 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800550a:	68fb      	ldr	r3, [r7, #12]
 800550c:	681b      	ldr	r3, [r3, #0]
 800550e:	2220      	movs	r2, #32
 8005510:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8005512:	68fb      	ldr	r3, [r7, #12]
 8005514:	681b      	ldr	r3, [r3, #0]
 8005516:	6859      	ldr	r1, [r3, #4]
 8005518:	68fb      	ldr	r3, [r7, #12]
 800551a:	681a      	ldr	r2, [r3, #0]
 800551c:	4b0a      	ldr	r3, [pc, #40]	; (8005548 <HAL_I2C_Mem_Write+0x224>)
 800551e:	400b      	ands	r3, r1
 8005520:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8005522:	68fb      	ldr	r3, [r7, #12]
 8005524:	2220      	movs	r2, #32
 8005526:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800552a:	68fb      	ldr	r3, [r7, #12]
 800552c:	2200      	movs	r2, #0
 800552e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005532:	68fb      	ldr	r3, [r7, #12]
 8005534:	2200      	movs	r2, #0
 8005536:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800553a:	2300      	movs	r3, #0
 800553c:	e000      	b.n	8005540 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 800553e:	2302      	movs	r3, #2
  }
}
 8005540:	4618      	mov	r0, r3
 8005542:	3718      	adds	r7, #24
 8005544:	46bd      	mov	sp, r7
 8005546:	bd80      	pop	{r7, pc}
 8005548:	fe00e800 	.word	0xfe00e800

0800554c <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800554c:	b580      	push	{r7, lr}
 800554e:	b088      	sub	sp, #32
 8005550:	af02      	add	r7, sp, #8
 8005552:	60f8      	str	r0, [r7, #12]
 8005554:	4608      	mov	r0, r1
 8005556:	4611      	mov	r1, r2
 8005558:	461a      	mov	r2, r3
 800555a:	4603      	mov	r3, r0
 800555c:	817b      	strh	r3, [r7, #10]
 800555e:	460b      	mov	r3, r1
 8005560:	813b      	strh	r3, [r7, #8]
 8005562:	4613      	mov	r3, r2
 8005564:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005566:	68fb      	ldr	r3, [r7, #12]
 8005568:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800556c:	b2db      	uxtb	r3, r3
 800556e:	2b20      	cmp	r3, #32
 8005570:	f040 80fd 	bne.w	800576e <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 8005574:	6a3b      	ldr	r3, [r7, #32]
 8005576:	2b00      	cmp	r3, #0
 8005578:	d002      	beq.n	8005580 <HAL_I2C_Mem_Read+0x34>
 800557a:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800557c:	2b00      	cmp	r3, #0
 800557e:	d105      	bne.n	800558c <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8005580:	68fb      	ldr	r3, [r7, #12]
 8005582:	f44f 7200 	mov.w	r2, #512	; 0x200
 8005586:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 8005588:	2301      	movs	r3, #1
 800558a:	e0f1      	b.n	8005770 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800558c:	68fb      	ldr	r3, [r7, #12]
 800558e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8005592:	2b01      	cmp	r3, #1
 8005594:	d101      	bne.n	800559a <HAL_I2C_Mem_Read+0x4e>
 8005596:	2302      	movs	r3, #2
 8005598:	e0ea      	b.n	8005770 <HAL_I2C_Mem_Read+0x224>
 800559a:	68fb      	ldr	r3, [r7, #12]
 800559c:	2201      	movs	r2, #1
 800559e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80055a2:	f7fd fcf9 	bl	8002f98 <HAL_GetTick>
 80055a6:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80055a8:	697b      	ldr	r3, [r7, #20]
 80055aa:	9300      	str	r3, [sp, #0]
 80055ac:	2319      	movs	r3, #25
 80055ae:	2201      	movs	r2, #1
 80055b0:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80055b4:	68f8      	ldr	r0, [r7, #12]
 80055b6:	f000 f9bd 	bl	8005934 <I2C_WaitOnFlagUntilTimeout>
 80055ba:	4603      	mov	r3, r0
 80055bc:	2b00      	cmp	r3, #0
 80055be:	d001      	beq.n	80055c4 <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 80055c0:	2301      	movs	r3, #1
 80055c2:	e0d5      	b.n	8005770 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80055c4:	68fb      	ldr	r3, [r7, #12]
 80055c6:	2222      	movs	r2, #34	; 0x22
 80055c8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80055cc:	68fb      	ldr	r3, [r7, #12]
 80055ce:	2240      	movs	r2, #64	; 0x40
 80055d0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80055d4:	68fb      	ldr	r3, [r7, #12]
 80055d6:	2200      	movs	r2, #0
 80055d8:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80055da:	68fb      	ldr	r3, [r7, #12]
 80055dc:	6a3a      	ldr	r2, [r7, #32]
 80055de:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 80055e0:	68fb      	ldr	r3, [r7, #12]
 80055e2:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 80055e4:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 80055e6:	68fb      	ldr	r3, [r7, #12]
 80055e8:	2200      	movs	r2, #0
 80055ea:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80055ec:	88f8      	ldrh	r0, [r7, #6]
 80055ee:	893a      	ldrh	r2, [r7, #8]
 80055f0:	8979      	ldrh	r1, [r7, #10]
 80055f2:	697b      	ldr	r3, [r7, #20]
 80055f4:	9301      	str	r3, [sp, #4]
 80055f6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80055f8:	9300      	str	r3, [sp, #0]
 80055fa:	4603      	mov	r3, r0
 80055fc:	68f8      	ldr	r0, [r7, #12]
 80055fe:	f000 f921 	bl	8005844 <I2C_RequestMemoryRead>
 8005602:	4603      	mov	r3, r0
 8005604:	2b00      	cmp	r3, #0
 8005606:	d005      	beq.n	8005614 <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005608:	68fb      	ldr	r3, [r7, #12]
 800560a:	2200      	movs	r2, #0
 800560c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 8005610:	2301      	movs	r3, #1
 8005612:	e0ad      	b.n	8005770 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8005614:	68fb      	ldr	r3, [r7, #12]
 8005616:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005618:	b29b      	uxth	r3, r3
 800561a:	2bff      	cmp	r3, #255	; 0xff
 800561c:	d90e      	bls.n	800563c <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800561e:	68fb      	ldr	r3, [r7, #12]
 8005620:	22ff      	movs	r2, #255	; 0xff
 8005622:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_GENERATE_START_READ);
 8005624:	68fb      	ldr	r3, [r7, #12]
 8005626:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005628:	b2da      	uxtb	r2, r3
 800562a:	8979      	ldrh	r1, [r7, #10]
 800562c:	4b52      	ldr	r3, [pc, #328]	; (8005778 <HAL_I2C_Mem_Read+0x22c>)
 800562e:	9300      	str	r3, [sp, #0]
 8005630:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8005634:	68f8      	ldr	r0, [r7, #12]
 8005636:	f000 fa9f 	bl	8005b78 <I2C_TransferConfig>
 800563a:	e00f      	b.n	800565c <HAL_I2C_Mem_Read+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800563c:	68fb      	ldr	r3, [r7, #12]
 800563e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005640:	b29a      	uxth	r2, r3
 8005642:	68fb      	ldr	r3, [r7, #12]
 8005644:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_READ);
 8005646:	68fb      	ldr	r3, [r7, #12]
 8005648:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800564a:	b2da      	uxtb	r2, r3
 800564c:	8979      	ldrh	r1, [r7, #10]
 800564e:	4b4a      	ldr	r3, [pc, #296]	; (8005778 <HAL_I2C_Mem_Read+0x22c>)
 8005650:	9300      	str	r3, [sp, #0]
 8005652:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8005656:	68f8      	ldr	r0, [r7, #12]
 8005658:	f000 fa8e 	bl	8005b78 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 800565c:	697b      	ldr	r3, [r7, #20]
 800565e:	9300      	str	r3, [sp, #0]
 8005660:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005662:	2200      	movs	r2, #0
 8005664:	2104      	movs	r1, #4
 8005666:	68f8      	ldr	r0, [r7, #12]
 8005668:	f000 f964 	bl	8005934 <I2C_WaitOnFlagUntilTimeout>
 800566c:	4603      	mov	r3, r0
 800566e:	2b00      	cmp	r3, #0
 8005670:	d001      	beq.n	8005676 <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 8005672:	2301      	movs	r3, #1
 8005674:	e07c      	b.n	8005770 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8005676:	68fb      	ldr	r3, [r7, #12]
 8005678:	681b      	ldr	r3, [r3, #0]
 800567a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800567c:	68fb      	ldr	r3, [r7, #12]
 800567e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005680:	b2d2      	uxtb	r2, r2
 8005682:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005684:	68fb      	ldr	r3, [r7, #12]
 8005686:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005688:	1c5a      	adds	r2, r3, #1
 800568a:	68fb      	ldr	r3, [r7, #12]
 800568c:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 800568e:	68fb      	ldr	r3, [r7, #12]
 8005690:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005692:	3b01      	subs	r3, #1
 8005694:	b29a      	uxth	r2, r3
 8005696:	68fb      	ldr	r3, [r7, #12]
 8005698:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 800569a:	68fb      	ldr	r3, [r7, #12]
 800569c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800569e:	b29b      	uxth	r3, r3
 80056a0:	3b01      	subs	r3, #1
 80056a2:	b29a      	uxth	r2, r3
 80056a4:	68fb      	ldr	r3, [r7, #12]
 80056a6:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80056a8:	68fb      	ldr	r3, [r7, #12]
 80056aa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80056ac:	b29b      	uxth	r3, r3
 80056ae:	2b00      	cmp	r3, #0
 80056b0:	d034      	beq.n	800571c <HAL_I2C_Mem_Read+0x1d0>
 80056b2:	68fb      	ldr	r3, [r7, #12]
 80056b4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80056b6:	2b00      	cmp	r3, #0
 80056b8:	d130      	bne.n	800571c <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80056ba:	697b      	ldr	r3, [r7, #20]
 80056bc:	9300      	str	r3, [sp, #0]
 80056be:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80056c0:	2200      	movs	r2, #0
 80056c2:	2180      	movs	r1, #128	; 0x80
 80056c4:	68f8      	ldr	r0, [r7, #12]
 80056c6:	f000 f935 	bl	8005934 <I2C_WaitOnFlagUntilTimeout>
 80056ca:	4603      	mov	r3, r0
 80056cc:	2b00      	cmp	r3, #0
 80056ce:	d001      	beq.n	80056d4 <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 80056d0:	2301      	movs	r3, #1
 80056d2:	e04d      	b.n	8005770 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80056d4:	68fb      	ldr	r3, [r7, #12]
 80056d6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80056d8:	b29b      	uxth	r3, r3
 80056da:	2bff      	cmp	r3, #255	; 0xff
 80056dc:	d90e      	bls.n	80056fc <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80056de:	68fb      	ldr	r3, [r7, #12]
 80056e0:	22ff      	movs	r2, #255	; 0xff
 80056e2:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 80056e4:	68fb      	ldr	r3, [r7, #12]
 80056e6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80056e8:	b2da      	uxtb	r2, r3
 80056ea:	8979      	ldrh	r1, [r7, #10]
 80056ec:	2300      	movs	r3, #0
 80056ee:	9300      	str	r3, [sp, #0]
 80056f0:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80056f4:	68f8      	ldr	r0, [r7, #12]
 80056f6:	f000 fa3f 	bl	8005b78 <I2C_TransferConfig>
 80056fa:	e00f      	b.n	800571c <HAL_I2C_Mem_Read+0x1d0>
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80056fc:	68fb      	ldr	r3, [r7, #12]
 80056fe:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005700:	b29a      	uxth	r2, r3
 8005702:	68fb      	ldr	r3, [r7, #12]
 8005704:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8005706:	68fb      	ldr	r3, [r7, #12]
 8005708:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800570a:	b2da      	uxtb	r2, r3
 800570c:	8979      	ldrh	r1, [r7, #10]
 800570e:	2300      	movs	r3, #0
 8005710:	9300      	str	r3, [sp, #0]
 8005712:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8005716:	68f8      	ldr	r0, [r7, #12]
 8005718:	f000 fa2e 	bl	8005b78 <I2C_TransferConfig>
        }
      }
    }
    while (hi2c->XferCount > 0U);
 800571c:	68fb      	ldr	r3, [r7, #12]
 800571e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005720:	b29b      	uxth	r3, r3
 8005722:	2b00      	cmp	r3, #0
 8005724:	d19a      	bne.n	800565c <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005726:	697a      	ldr	r2, [r7, #20]
 8005728:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800572a:	68f8      	ldr	r0, [r7, #12]
 800572c:	f000 f982 	bl	8005a34 <I2C_WaitOnSTOPFlagUntilTimeout>
 8005730:	4603      	mov	r3, r0
 8005732:	2b00      	cmp	r3, #0
 8005734:	d001      	beq.n	800573a <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 8005736:	2301      	movs	r3, #1
 8005738:	e01a      	b.n	8005770 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800573a:	68fb      	ldr	r3, [r7, #12]
 800573c:	681b      	ldr	r3, [r3, #0]
 800573e:	2220      	movs	r2, #32
 8005740:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8005742:	68fb      	ldr	r3, [r7, #12]
 8005744:	681b      	ldr	r3, [r3, #0]
 8005746:	6859      	ldr	r1, [r3, #4]
 8005748:	68fb      	ldr	r3, [r7, #12]
 800574a:	681a      	ldr	r2, [r3, #0]
 800574c:	4b0b      	ldr	r3, [pc, #44]	; (800577c <HAL_I2C_Mem_Read+0x230>)
 800574e:	400b      	ands	r3, r1
 8005750:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8005752:	68fb      	ldr	r3, [r7, #12]
 8005754:	2220      	movs	r2, #32
 8005756:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800575a:	68fb      	ldr	r3, [r7, #12]
 800575c:	2200      	movs	r2, #0
 800575e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005762:	68fb      	ldr	r3, [r7, #12]
 8005764:	2200      	movs	r2, #0
 8005766:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800576a:	2300      	movs	r3, #0
 800576c:	e000      	b.n	8005770 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 800576e:	2302      	movs	r3, #2
  }
}
 8005770:	4618      	mov	r0, r3
 8005772:	3718      	adds	r7, #24
 8005774:	46bd      	mov	sp, r7
 8005776:	bd80      	pop	{r7, pc}
 8005778:	80002400 	.word	0x80002400
 800577c:	fe00e800 	.word	0xfe00e800

08005780 <HAL_I2C_GetState>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL state
  */
HAL_I2C_StateTypeDef HAL_I2C_GetState(I2C_HandleTypeDef *hi2c)
{
 8005780:	b480      	push	{r7}
 8005782:	b083      	sub	sp, #12
 8005784:	af00      	add	r7, sp, #0
 8005786:	6078      	str	r0, [r7, #4]
  /* Return I2C handle state */
  return hi2c->State;
 8005788:	687b      	ldr	r3, [r7, #4]
 800578a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800578e:	b2db      	uxtb	r3, r3
}
 8005790:	4618      	mov	r0, r3
 8005792:	370c      	adds	r7, #12
 8005794:	46bd      	mov	sp, r7
 8005796:	f85d 7b04 	ldr.w	r7, [sp], #4
 800579a:	4770      	bx	lr

0800579c <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 800579c:	b580      	push	{r7, lr}
 800579e:	b086      	sub	sp, #24
 80057a0:	af02      	add	r7, sp, #8
 80057a2:	60f8      	str	r0, [r7, #12]
 80057a4:	4608      	mov	r0, r1
 80057a6:	4611      	mov	r1, r2
 80057a8:	461a      	mov	r2, r3
 80057aa:	4603      	mov	r3, r0
 80057ac:	817b      	strh	r3, [r7, #10]
 80057ae:	460b      	mov	r3, r1
 80057b0:	813b      	strh	r3, [r7, #8]
 80057b2:	4613      	mov	r3, r2
 80057b4:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 80057b6:	88fb      	ldrh	r3, [r7, #6]
 80057b8:	b2da      	uxtb	r2, r3
 80057ba:	8979      	ldrh	r1, [r7, #10]
 80057bc:	4b20      	ldr	r3, [pc, #128]	; (8005840 <I2C_RequestMemoryWrite+0xa4>)
 80057be:	9300      	str	r3, [sp, #0]
 80057c0:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80057c4:	68f8      	ldr	r0, [r7, #12]
 80057c6:	f000 f9d7 	bl	8005b78 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80057ca:	69fa      	ldr	r2, [r7, #28]
 80057cc:	69b9      	ldr	r1, [r7, #24]
 80057ce:	68f8      	ldr	r0, [r7, #12]
 80057d0:	f000 f8f0 	bl	80059b4 <I2C_WaitOnTXISFlagUntilTimeout>
 80057d4:	4603      	mov	r3, r0
 80057d6:	2b00      	cmp	r3, #0
 80057d8:	d001      	beq.n	80057de <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 80057da:	2301      	movs	r3, #1
 80057dc:	e02c      	b.n	8005838 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80057de:	88fb      	ldrh	r3, [r7, #6]
 80057e0:	2b01      	cmp	r3, #1
 80057e2:	d105      	bne.n	80057f0 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80057e4:	893b      	ldrh	r3, [r7, #8]
 80057e6:	b2da      	uxtb	r2, r3
 80057e8:	68fb      	ldr	r3, [r7, #12]
 80057ea:	681b      	ldr	r3, [r3, #0]
 80057ec:	629a      	str	r2, [r3, #40]	; 0x28
 80057ee:	e015      	b.n	800581c <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 80057f0:	893b      	ldrh	r3, [r7, #8]
 80057f2:	0a1b      	lsrs	r3, r3, #8
 80057f4:	b29b      	uxth	r3, r3
 80057f6:	b2da      	uxtb	r2, r3
 80057f8:	68fb      	ldr	r3, [r7, #12]
 80057fa:	681b      	ldr	r3, [r3, #0]
 80057fc:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80057fe:	69fa      	ldr	r2, [r7, #28]
 8005800:	69b9      	ldr	r1, [r7, #24]
 8005802:	68f8      	ldr	r0, [r7, #12]
 8005804:	f000 f8d6 	bl	80059b4 <I2C_WaitOnTXISFlagUntilTimeout>
 8005808:	4603      	mov	r3, r0
 800580a:	2b00      	cmp	r3, #0
 800580c:	d001      	beq.n	8005812 <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 800580e:	2301      	movs	r3, #1
 8005810:	e012      	b.n	8005838 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8005812:	893b      	ldrh	r3, [r7, #8]
 8005814:	b2da      	uxtb	r2, r3
 8005816:	68fb      	ldr	r3, [r7, #12]
 8005818:	681b      	ldr	r3, [r3, #0]
 800581a:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 800581c:	69fb      	ldr	r3, [r7, #28]
 800581e:	9300      	str	r3, [sp, #0]
 8005820:	69bb      	ldr	r3, [r7, #24]
 8005822:	2200      	movs	r2, #0
 8005824:	2180      	movs	r1, #128	; 0x80
 8005826:	68f8      	ldr	r0, [r7, #12]
 8005828:	f000 f884 	bl	8005934 <I2C_WaitOnFlagUntilTimeout>
 800582c:	4603      	mov	r3, r0
 800582e:	2b00      	cmp	r3, #0
 8005830:	d001      	beq.n	8005836 <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 8005832:	2301      	movs	r3, #1
 8005834:	e000      	b.n	8005838 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 8005836:	2300      	movs	r3, #0
}
 8005838:	4618      	mov	r0, r3
 800583a:	3710      	adds	r7, #16
 800583c:	46bd      	mov	sp, r7
 800583e:	bd80      	pop	{r7, pc}
 8005840:	80002000 	.word	0x80002000

08005844 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8005844:	b580      	push	{r7, lr}
 8005846:	b086      	sub	sp, #24
 8005848:	af02      	add	r7, sp, #8
 800584a:	60f8      	str	r0, [r7, #12]
 800584c:	4608      	mov	r0, r1
 800584e:	4611      	mov	r1, r2
 8005850:	461a      	mov	r2, r3
 8005852:	4603      	mov	r3, r0
 8005854:	817b      	strh	r3, [r7, #10]
 8005856:	460b      	mov	r3, r1
 8005858:	813b      	strh	r3, [r7, #8]
 800585a:	4613      	mov	r3, r2
 800585c:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 800585e:	88fb      	ldrh	r3, [r7, #6]
 8005860:	b2da      	uxtb	r2, r3
 8005862:	8979      	ldrh	r1, [r7, #10]
 8005864:	4b20      	ldr	r3, [pc, #128]	; (80058e8 <I2C_RequestMemoryRead+0xa4>)
 8005866:	9300      	str	r3, [sp, #0]
 8005868:	2300      	movs	r3, #0
 800586a:	68f8      	ldr	r0, [r7, #12]
 800586c:	f000 f984 	bl	8005b78 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005870:	69fa      	ldr	r2, [r7, #28]
 8005872:	69b9      	ldr	r1, [r7, #24]
 8005874:	68f8      	ldr	r0, [r7, #12]
 8005876:	f000 f89d 	bl	80059b4 <I2C_WaitOnTXISFlagUntilTimeout>
 800587a:	4603      	mov	r3, r0
 800587c:	2b00      	cmp	r3, #0
 800587e:	d001      	beq.n	8005884 <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 8005880:	2301      	movs	r3, #1
 8005882:	e02c      	b.n	80058de <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8005884:	88fb      	ldrh	r3, [r7, #6]
 8005886:	2b01      	cmp	r3, #1
 8005888:	d105      	bne.n	8005896 <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800588a:	893b      	ldrh	r3, [r7, #8]
 800588c:	b2da      	uxtb	r2, r3
 800588e:	68fb      	ldr	r3, [r7, #12]
 8005890:	681b      	ldr	r3, [r3, #0]
 8005892:	629a      	str	r2, [r3, #40]	; 0x28
 8005894:	e015      	b.n	80058c2 <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8005896:	893b      	ldrh	r3, [r7, #8]
 8005898:	0a1b      	lsrs	r3, r3, #8
 800589a:	b29b      	uxth	r3, r3
 800589c:	b2da      	uxtb	r2, r3
 800589e:	68fb      	ldr	r3, [r7, #12]
 80058a0:	681b      	ldr	r3, [r3, #0]
 80058a2:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80058a4:	69fa      	ldr	r2, [r7, #28]
 80058a6:	69b9      	ldr	r1, [r7, #24]
 80058a8:	68f8      	ldr	r0, [r7, #12]
 80058aa:	f000 f883 	bl	80059b4 <I2C_WaitOnTXISFlagUntilTimeout>
 80058ae:	4603      	mov	r3, r0
 80058b0:	2b00      	cmp	r3, #0
 80058b2:	d001      	beq.n	80058b8 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 80058b4:	2301      	movs	r3, #1
 80058b6:	e012      	b.n	80058de <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80058b8:	893b      	ldrh	r3, [r7, #8]
 80058ba:	b2da      	uxtb	r2, r3
 80058bc:	68fb      	ldr	r3, [r7, #12]
 80058be:	681b      	ldr	r3, [r3, #0]
 80058c0:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 80058c2:	69fb      	ldr	r3, [r7, #28]
 80058c4:	9300      	str	r3, [sp, #0]
 80058c6:	69bb      	ldr	r3, [r7, #24]
 80058c8:	2200      	movs	r2, #0
 80058ca:	2140      	movs	r1, #64	; 0x40
 80058cc:	68f8      	ldr	r0, [r7, #12]
 80058ce:	f000 f831 	bl	8005934 <I2C_WaitOnFlagUntilTimeout>
 80058d2:	4603      	mov	r3, r0
 80058d4:	2b00      	cmp	r3, #0
 80058d6:	d001      	beq.n	80058dc <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 80058d8:	2301      	movs	r3, #1
 80058da:	e000      	b.n	80058de <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 80058dc:	2300      	movs	r3, #0
}
 80058de:	4618      	mov	r0, r3
 80058e0:	3710      	adds	r7, #16
 80058e2:	46bd      	mov	sp, r7
 80058e4:	bd80      	pop	{r7, pc}
 80058e6:	bf00      	nop
 80058e8:	80002000 	.word	0x80002000

080058ec <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 80058ec:	b480      	push	{r7}
 80058ee:	b083      	sub	sp, #12
 80058f0:	af00      	add	r7, sp, #0
 80058f2:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 80058f4:	687b      	ldr	r3, [r7, #4]
 80058f6:	681b      	ldr	r3, [r3, #0]
 80058f8:	699b      	ldr	r3, [r3, #24]
 80058fa:	f003 0302 	and.w	r3, r3, #2
 80058fe:	2b02      	cmp	r3, #2
 8005900:	d103      	bne.n	800590a <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8005902:	687b      	ldr	r3, [r7, #4]
 8005904:	681b      	ldr	r3, [r3, #0]
 8005906:	2200      	movs	r2, #0
 8005908:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800590a:	687b      	ldr	r3, [r7, #4]
 800590c:	681b      	ldr	r3, [r3, #0]
 800590e:	699b      	ldr	r3, [r3, #24]
 8005910:	f003 0301 	and.w	r3, r3, #1
 8005914:	2b01      	cmp	r3, #1
 8005916:	d007      	beq.n	8005928 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8005918:	687b      	ldr	r3, [r7, #4]
 800591a:	681b      	ldr	r3, [r3, #0]
 800591c:	699a      	ldr	r2, [r3, #24]
 800591e:	687b      	ldr	r3, [r7, #4]
 8005920:	681b      	ldr	r3, [r3, #0]
 8005922:	f042 0201 	orr.w	r2, r2, #1
 8005926:	619a      	str	r2, [r3, #24]
  }
}
 8005928:	bf00      	nop
 800592a:	370c      	adds	r7, #12
 800592c:	46bd      	mov	sp, r7
 800592e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005932:	4770      	bx	lr

08005934 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8005934:	b580      	push	{r7, lr}
 8005936:	b084      	sub	sp, #16
 8005938:	af00      	add	r7, sp, #0
 800593a:	60f8      	str	r0, [r7, #12]
 800593c:	60b9      	str	r1, [r7, #8]
 800593e:	603b      	str	r3, [r7, #0]
 8005940:	4613      	mov	r3, r2
 8005942:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005944:	e022      	b.n	800598c <I2C_WaitOnFlagUntilTimeout+0x58>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005946:	683b      	ldr	r3, [r7, #0]
 8005948:	f1b3 3fff 	cmp.w	r3, #4294967295
 800594c:	d01e      	beq.n	800598c <I2C_WaitOnFlagUntilTimeout+0x58>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800594e:	f7fd fb23 	bl	8002f98 <HAL_GetTick>
 8005952:	4602      	mov	r2, r0
 8005954:	69bb      	ldr	r3, [r7, #24]
 8005956:	1ad3      	subs	r3, r2, r3
 8005958:	683a      	ldr	r2, [r7, #0]
 800595a:	429a      	cmp	r2, r3
 800595c:	d302      	bcc.n	8005964 <I2C_WaitOnFlagUntilTimeout+0x30>
 800595e:	683b      	ldr	r3, [r7, #0]
 8005960:	2b00      	cmp	r3, #0
 8005962:	d113      	bne.n	800598c <I2C_WaitOnFlagUntilTimeout+0x58>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8005964:	68fb      	ldr	r3, [r7, #12]
 8005966:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005968:	f043 0220 	orr.w	r2, r3, #32
 800596c:	68fb      	ldr	r3, [r7, #12]
 800596e:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8005970:	68fb      	ldr	r3, [r7, #12]
 8005972:	2220      	movs	r2, #32
 8005974:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8005978:	68fb      	ldr	r3, [r7, #12]
 800597a:	2200      	movs	r2, #0
 800597c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005980:	68fb      	ldr	r3, [r7, #12]
 8005982:	2200      	movs	r2, #0
 8005984:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_ERROR;
 8005988:	2301      	movs	r3, #1
 800598a:	e00f      	b.n	80059ac <I2C_WaitOnFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800598c:	68fb      	ldr	r3, [r7, #12]
 800598e:	681b      	ldr	r3, [r3, #0]
 8005990:	699a      	ldr	r2, [r3, #24]
 8005992:	68bb      	ldr	r3, [r7, #8]
 8005994:	4013      	ands	r3, r2
 8005996:	68ba      	ldr	r2, [r7, #8]
 8005998:	429a      	cmp	r2, r3
 800599a:	bf0c      	ite	eq
 800599c:	2301      	moveq	r3, #1
 800599e:	2300      	movne	r3, #0
 80059a0:	b2db      	uxtb	r3, r3
 80059a2:	461a      	mov	r2, r3
 80059a4:	79fb      	ldrb	r3, [r7, #7]
 80059a6:	429a      	cmp	r2, r3
 80059a8:	d0cd      	beq.n	8005946 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80059aa:	2300      	movs	r3, #0
}
 80059ac:	4618      	mov	r0, r3
 80059ae:	3710      	adds	r7, #16
 80059b0:	46bd      	mov	sp, r7
 80059b2:	bd80      	pop	{r7, pc}

080059b4 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80059b4:	b580      	push	{r7, lr}
 80059b6:	b084      	sub	sp, #16
 80059b8:	af00      	add	r7, sp, #0
 80059ba:	60f8      	str	r0, [r7, #12]
 80059bc:	60b9      	str	r1, [r7, #8]
 80059be:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80059c0:	e02c      	b.n	8005a1c <I2C_WaitOnTXISFlagUntilTimeout+0x68>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 80059c2:	687a      	ldr	r2, [r7, #4]
 80059c4:	68b9      	ldr	r1, [r7, #8]
 80059c6:	68f8      	ldr	r0, [r7, #12]
 80059c8:	f000 f870 	bl	8005aac <I2C_IsAcknowledgeFailed>
 80059cc:	4603      	mov	r3, r0
 80059ce:	2b00      	cmp	r3, #0
 80059d0:	d001      	beq.n	80059d6 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80059d2:	2301      	movs	r3, #1
 80059d4:	e02a      	b.n	8005a2c <I2C_WaitOnTXISFlagUntilTimeout+0x78>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80059d6:	68bb      	ldr	r3, [r7, #8]
 80059d8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80059dc:	d01e      	beq.n	8005a1c <I2C_WaitOnTXISFlagUntilTimeout+0x68>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80059de:	f7fd fadb 	bl	8002f98 <HAL_GetTick>
 80059e2:	4602      	mov	r2, r0
 80059e4:	687b      	ldr	r3, [r7, #4]
 80059e6:	1ad3      	subs	r3, r2, r3
 80059e8:	68ba      	ldr	r2, [r7, #8]
 80059ea:	429a      	cmp	r2, r3
 80059ec:	d302      	bcc.n	80059f4 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 80059ee:	68bb      	ldr	r3, [r7, #8]
 80059f0:	2b00      	cmp	r3, #0
 80059f2:	d113      	bne.n	8005a1c <I2C_WaitOnTXISFlagUntilTimeout+0x68>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80059f4:	68fb      	ldr	r3, [r7, #12]
 80059f6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80059f8:	f043 0220 	orr.w	r2, r3, #32
 80059fc:	68fb      	ldr	r3, [r7, #12]
 80059fe:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8005a00:	68fb      	ldr	r3, [r7, #12]
 8005a02:	2220      	movs	r2, #32
 8005a04:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8005a08:	68fb      	ldr	r3, [r7, #12]
 8005a0a:	2200      	movs	r2, #0
 8005a0c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005a10:	68fb      	ldr	r3, [r7, #12]
 8005a12:	2200      	movs	r2, #0
 8005a14:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 8005a18:	2301      	movs	r3, #1
 8005a1a:	e007      	b.n	8005a2c <I2C_WaitOnTXISFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8005a1c:	68fb      	ldr	r3, [r7, #12]
 8005a1e:	681b      	ldr	r3, [r3, #0]
 8005a20:	699b      	ldr	r3, [r3, #24]
 8005a22:	f003 0302 	and.w	r3, r3, #2
 8005a26:	2b02      	cmp	r3, #2
 8005a28:	d1cb      	bne.n	80059c2 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8005a2a:	2300      	movs	r3, #0
}
 8005a2c:	4618      	mov	r0, r3
 8005a2e:	3710      	adds	r7, #16
 8005a30:	46bd      	mov	sp, r7
 8005a32:	bd80      	pop	{r7, pc}

08005a34 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005a34:	b580      	push	{r7, lr}
 8005a36:	b084      	sub	sp, #16
 8005a38:	af00      	add	r7, sp, #0
 8005a3a:	60f8      	str	r0, [r7, #12]
 8005a3c:	60b9      	str	r1, [r7, #8]
 8005a3e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8005a40:	e028      	b.n	8005a94 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 8005a42:	687a      	ldr	r2, [r7, #4]
 8005a44:	68b9      	ldr	r1, [r7, #8]
 8005a46:	68f8      	ldr	r0, [r7, #12]
 8005a48:	f000 f830 	bl	8005aac <I2C_IsAcknowledgeFailed>
 8005a4c:	4603      	mov	r3, r0
 8005a4e:	2b00      	cmp	r3, #0
 8005a50:	d001      	beq.n	8005a56 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8005a52:	2301      	movs	r3, #1
 8005a54:	e026      	b.n	8005aa4 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005a56:	f7fd fa9f 	bl	8002f98 <HAL_GetTick>
 8005a5a:	4602      	mov	r2, r0
 8005a5c:	687b      	ldr	r3, [r7, #4]
 8005a5e:	1ad3      	subs	r3, r2, r3
 8005a60:	68ba      	ldr	r2, [r7, #8]
 8005a62:	429a      	cmp	r2, r3
 8005a64:	d302      	bcc.n	8005a6c <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8005a66:	68bb      	ldr	r3, [r7, #8]
 8005a68:	2b00      	cmp	r3, #0
 8005a6a:	d113      	bne.n	8005a94 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8005a6c:	68fb      	ldr	r3, [r7, #12]
 8005a6e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005a70:	f043 0220 	orr.w	r2, r3, #32
 8005a74:	68fb      	ldr	r3, [r7, #12]
 8005a76:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8005a78:	68fb      	ldr	r3, [r7, #12]
 8005a7a:	2220      	movs	r2, #32
 8005a7c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8005a80:	68fb      	ldr	r3, [r7, #12]
 8005a82:	2200      	movs	r2, #0
 8005a84:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005a88:	68fb      	ldr	r3, [r7, #12]
 8005a8a:	2200      	movs	r2, #0
 8005a8c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 8005a90:	2301      	movs	r3, #1
 8005a92:	e007      	b.n	8005aa4 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8005a94:	68fb      	ldr	r3, [r7, #12]
 8005a96:	681b      	ldr	r3, [r3, #0]
 8005a98:	699b      	ldr	r3, [r3, #24]
 8005a9a:	f003 0320 	and.w	r3, r3, #32
 8005a9e:	2b20      	cmp	r3, #32
 8005aa0:	d1cf      	bne.n	8005a42 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8005aa2:	2300      	movs	r3, #0
}
 8005aa4:	4618      	mov	r0, r3
 8005aa6:	3710      	adds	r7, #16
 8005aa8:	46bd      	mov	sp, r7
 8005aaa:	bd80      	pop	{r7, pc}

08005aac <I2C_IsAcknowledgeFailed>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005aac:	b580      	push	{r7, lr}
 8005aae:	b084      	sub	sp, #16
 8005ab0:	af00      	add	r7, sp, #0
 8005ab2:	60f8      	str	r0, [r7, #12]
 8005ab4:	60b9      	str	r1, [r7, #8]
 8005ab6:	607a      	str	r2, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8005ab8:	68fb      	ldr	r3, [r7, #12]
 8005aba:	681b      	ldr	r3, [r3, #0]
 8005abc:	699b      	ldr	r3, [r3, #24]
 8005abe:	f003 0310 	and.w	r3, r3, #16
 8005ac2:	2b10      	cmp	r3, #16
 8005ac4:	d151      	bne.n	8005b6a <I2C_IsAcknowledgeFailed+0xbe>
  {
    /* Wait until STOP Flag is reset */
    /* AutoEnd should be initiate after AF */
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8005ac6:	e022      	b.n	8005b0e <I2C_IsAcknowledgeFailed+0x62>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8005ac8:	68bb      	ldr	r3, [r7, #8]
 8005aca:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005ace:	d01e      	beq.n	8005b0e <I2C_IsAcknowledgeFailed+0x62>
      {
        if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005ad0:	f7fd fa62 	bl	8002f98 <HAL_GetTick>
 8005ad4:	4602      	mov	r2, r0
 8005ad6:	687b      	ldr	r3, [r7, #4]
 8005ad8:	1ad3      	subs	r3, r2, r3
 8005ada:	68ba      	ldr	r2, [r7, #8]
 8005adc:	429a      	cmp	r2, r3
 8005ade:	d302      	bcc.n	8005ae6 <I2C_IsAcknowledgeFailed+0x3a>
 8005ae0:	68bb      	ldr	r3, [r7, #8]
 8005ae2:	2b00      	cmp	r3, #0
 8005ae4:	d113      	bne.n	8005b0e <I2C_IsAcknowledgeFailed+0x62>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8005ae6:	68fb      	ldr	r3, [r7, #12]
 8005ae8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005aea:	f043 0220 	orr.w	r2, r3, #32
 8005aee:	68fb      	ldr	r3, [r7, #12]
 8005af0:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8005af2:	68fb      	ldr	r3, [r7, #12]
 8005af4:	2220      	movs	r2, #32
 8005af6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8005afa:	68fb      	ldr	r3, [r7, #12]
 8005afc:	2200      	movs	r2, #0
 8005afe:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8005b02:	68fb      	ldr	r3, [r7, #12]
 8005b04:	2200      	movs	r2, #0
 8005b06:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          return HAL_ERROR;
 8005b0a:	2301      	movs	r3, #1
 8005b0c:	e02e      	b.n	8005b6c <I2C_IsAcknowledgeFailed+0xc0>
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8005b0e:	68fb      	ldr	r3, [r7, #12]
 8005b10:	681b      	ldr	r3, [r3, #0]
 8005b12:	699b      	ldr	r3, [r3, #24]
 8005b14:	f003 0320 	and.w	r3, r3, #32
 8005b18:	2b20      	cmp	r3, #32
 8005b1a:	d1d5      	bne.n	8005ac8 <I2C_IsAcknowledgeFailed+0x1c>
        }
      }
    }

    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005b1c:	68fb      	ldr	r3, [r7, #12]
 8005b1e:	681b      	ldr	r3, [r3, #0]
 8005b20:	2210      	movs	r2, #16
 8005b22:	61da      	str	r2, [r3, #28]

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005b24:	68fb      	ldr	r3, [r7, #12]
 8005b26:	681b      	ldr	r3, [r3, #0]
 8005b28:	2220      	movs	r2, #32
 8005b2a:	61da      	str	r2, [r3, #28]

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8005b2c:	68f8      	ldr	r0, [r7, #12]
 8005b2e:	f7ff fedd 	bl	80058ec <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8005b32:	68fb      	ldr	r3, [r7, #12]
 8005b34:	681b      	ldr	r3, [r3, #0]
 8005b36:	6859      	ldr	r1, [r3, #4]
 8005b38:	68fb      	ldr	r3, [r7, #12]
 8005b3a:	681a      	ldr	r2, [r3, #0]
 8005b3c:	4b0d      	ldr	r3, [pc, #52]	; (8005b74 <I2C_IsAcknowledgeFailed+0xc8>)
 8005b3e:	400b      	ands	r3, r1
 8005b40:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8005b42:	68fb      	ldr	r3, [r7, #12]
 8005b44:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005b46:	f043 0204 	orr.w	r2, r3, #4
 8005b4a:	68fb      	ldr	r3, [r7, #12]
 8005b4c:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8005b4e:	68fb      	ldr	r3, [r7, #12]
 8005b50:	2220      	movs	r2, #32
 8005b52:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8005b56:	68fb      	ldr	r3, [r7, #12]
 8005b58:	2200      	movs	r2, #0
 8005b5a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005b5e:	68fb      	ldr	r3, [r7, #12]
 8005b60:	2200      	movs	r2, #0
 8005b62:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_ERROR;
 8005b66:	2301      	movs	r3, #1
 8005b68:	e000      	b.n	8005b6c <I2C_IsAcknowledgeFailed+0xc0>
  }
  return HAL_OK;
 8005b6a:	2300      	movs	r3, #0
}
 8005b6c:	4618      	mov	r0, r3
 8005b6e:	3710      	adds	r7, #16
 8005b70:	46bd      	mov	sp, r7
 8005b72:	bd80      	pop	{r7, pc}
 8005b74:	fe00e800 	.word	0xfe00e800

08005b78 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_READ Generate Restart for read request.
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode, uint32_t Request)
{
 8005b78:	b480      	push	{r7}
 8005b7a:	b085      	sub	sp, #20
 8005b7c:	af00      	add	r7, sp, #0
 8005b7e:	60f8      	str	r0, [r7, #12]
 8005b80:	607b      	str	r3, [r7, #4]
 8005b82:	460b      	mov	r3, r1
 8005b84:	817b      	strh	r3, [r7, #10]
 8005b86:	4613      	mov	r3, r2
 8005b88:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | I2C_CR2_START | I2C_CR2_STOP)), \
 8005b8a:	68fb      	ldr	r3, [r7, #12]
 8005b8c:	681b      	ldr	r3, [r3, #0]
 8005b8e:	685a      	ldr	r2, [r3, #4]
 8005b90:	69bb      	ldr	r3, [r7, #24]
 8005b92:	0d5b      	lsrs	r3, r3, #21
 8005b94:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 8005b98:	4b0d      	ldr	r3, [pc, #52]	; (8005bd0 <I2C_TransferConfig+0x58>)
 8005b9a:	430b      	orrs	r3, r1
 8005b9c:	43db      	mvns	r3, r3
 8005b9e:	ea02 0103 	and.w	r1, r2, r3
 8005ba2:	897b      	ldrh	r3, [r7, #10]
 8005ba4:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8005ba8:	7a7b      	ldrb	r3, [r7, #9]
 8005baa:	041b      	lsls	r3, r3, #16
 8005bac:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8005bb0:	431a      	orrs	r2, r3
 8005bb2:	687b      	ldr	r3, [r7, #4]
 8005bb4:	431a      	orrs	r2, r3
 8005bb6:	69bb      	ldr	r3, [r7, #24]
 8005bb8:	431a      	orrs	r2, r3
 8005bba:	68fb      	ldr	r3, [r7, #12]
 8005bbc:	681b      	ldr	r3, [r3, #0]
 8005bbe:	430a      	orrs	r2, r1
 8005bc0:	605a      	str	r2, [r3, #4]
             (uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | (uint32_t)Mode | (uint32_t)Request));
}
 8005bc2:	bf00      	nop
 8005bc4:	3714      	adds	r7, #20
 8005bc6:	46bd      	mov	sp, r7
 8005bc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bcc:	4770      	bx	lr
 8005bce:	bf00      	nop
 8005bd0:	03ff63ff 	.word	0x03ff63ff

08005bd4 <HAL_LTDC_Init>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LTDC_Init(LTDC_HandleTypeDef *hltdc)
{
 8005bd4:	b580      	push	{r7, lr}
 8005bd6:	b084      	sub	sp, #16
 8005bd8:	af00      	add	r7, sp, #0
 8005bda:	6078      	str	r0, [r7, #4]
  uint32_t tmp, tmp1;

  /* Check the LTDC peripheral state */
  if (hltdc == NULL)
 8005bdc:	687b      	ldr	r3, [r7, #4]
 8005bde:	2b00      	cmp	r3, #0
 8005be0:	d101      	bne.n	8005be6 <HAL_LTDC_Init+0x12>
  {
    return HAL_ERROR;
 8005be2:	2301      	movs	r3, #1
 8005be4:	e0bf      	b.n	8005d66 <HAL_LTDC_Init+0x192>
    }
    /* Init the low level hardware */
    hltdc->MspInitCallback(hltdc);
  }
#else
  if (hltdc->State == HAL_LTDC_STATE_RESET)
 8005be6:	687b      	ldr	r3, [r7, #4]
 8005be8:	f893 30a1 	ldrb.w	r3, [r3, #161]	; 0xa1
 8005bec:	b2db      	uxtb	r3, r3
 8005bee:	2b00      	cmp	r3, #0
 8005bf0:	d106      	bne.n	8005c00 <HAL_LTDC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hltdc->Lock = HAL_UNLOCKED;
 8005bf2:	687b      	ldr	r3, [r7, #4]
 8005bf4:	2200      	movs	r2, #0
 8005bf6:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0
    /* Init the low level hardware */
    HAL_LTDC_MspInit(hltdc);
 8005bfa:	6878      	ldr	r0, [r7, #4]
 8005bfc:	f006 fbe4 	bl	800c3c8 <HAL_LTDC_MspInit>
  }
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 8005c00:	687b      	ldr	r3, [r7, #4]
 8005c02:	2202      	movs	r2, #2
 8005c04:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  /* Configure the HS, VS, DE and PC polarity */
  hltdc->Instance->GCR &= ~(LTDC_GCR_HSPOL | LTDC_GCR_VSPOL | LTDC_GCR_DEPOL | LTDC_GCR_PCPOL);
 8005c08:	687b      	ldr	r3, [r7, #4]
 8005c0a:	681b      	ldr	r3, [r3, #0]
 8005c0c:	699a      	ldr	r2, [r3, #24]
 8005c0e:	687b      	ldr	r3, [r7, #4]
 8005c10:	681b      	ldr	r3, [r3, #0]
 8005c12:	f022 4270 	bic.w	r2, r2, #4026531840	; 0xf0000000
 8005c16:	619a      	str	r2, [r3, #24]
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 8005c18:	687b      	ldr	r3, [r7, #4]
 8005c1a:	681b      	ldr	r3, [r3, #0]
 8005c1c:	6999      	ldr	r1, [r3, #24]
 8005c1e:	687b      	ldr	r3, [r7, #4]
 8005c20:	685a      	ldr	r2, [r3, #4]
 8005c22:	687b      	ldr	r3, [r7, #4]
 8005c24:	689b      	ldr	r3, [r3, #8]
 8005c26:	431a      	orrs	r2, r3
                                     hltdc->Init.DEPolarity | hltdc->Init.PCPolarity);
 8005c28:	687b      	ldr	r3, [r7, #4]
 8005c2a:	68db      	ldr	r3, [r3, #12]
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 8005c2c:	431a      	orrs	r2, r3
                                     hltdc->Init.DEPolarity | hltdc->Init.PCPolarity);
 8005c2e:	687b      	ldr	r3, [r7, #4]
 8005c30:	691b      	ldr	r3, [r3, #16]
 8005c32:	431a      	orrs	r2, r3
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 8005c34:	687b      	ldr	r3, [r7, #4]
 8005c36:	681b      	ldr	r3, [r3, #0]
 8005c38:	430a      	orrs	r2, r1
 8005c3a:	619a      	str	r2, [r3, #24]

  /* Set Synchronization size */
  hltdc->Instance->SSCR &= ~(LTDC_SSCR_VSH | LTDC_SSCR_HSW);
 8005c3c:	687b      	ldr	r3, [r7, #4]
 8005c3e:	681b      	ldr	r3, [r3, #0]
 8005c40:	6899      	ldr	r1, [r3, #8]
 8005c42:	687b      	ldr	r3, [r7, #4]
 8005c44:	681a      	ldr	r2, [r3, #0]
 8005c46:	4b4a      	ldr	r3, [pc, #296]	; (8005d70 <HAL_LTDC_Init+0x19c>)
 8005c48:	400b      	ands	r3, r1
 8005c4a:	6093      	str	r3, [r2, #8]
  tmp = (hltdc->Init.HorizontalSync << 16U);
 8005c4c:	687b      	ldr	r3, [r7, #4]
 8005c4e:	695b      	ldr	r3, [r3, #20]
 8005c50:	041b      	lsls	r3, r3, #16
 8005c52:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->SSCR |= (tmp | hltdc->Init.VerticalSync);
 8005c54:	687b      	ldr	r3, [r7, #4]
 8005c56:	681b      	ldr	r3, [r3, #0]
 8005c58:	6899      	ldr	r1, [r3, #8]
 8005c5a:	687b      	ldr	r3, [r7, #4]
 8005c5c:	699a      	ldr	r2, [r3, #24]
 8005c5e:	68fb      	ldr	r3, [r7, #12]
 8005c60:	431a      	orrs	r2, r3
 8005c62:	687b      	ldr	r3, [r7, #4]
 8005c64:	681b      	ldr	r3, [r3, #0]
 8005c66:	430a      	orrs	r2, r1
 8005c68:	609a      	str	r2, [r3, #8]

  /* Set Accumulated Back porch */
  hltdc->Instance->BPCR &= ~(LTDC_BPCR_AVBP | LTDC_BPCR_AHBP);
 8005c6a:	687b      	ldr	r3, [r7, #4]
 8005c6c:	681b      	ldr	r3, [r3, #0]
 8005c6e:	68d9      	ldr	r1, [r3, #12]
 8005c70:	687b      	ldr	r3, [r7, #4]
 8005c72:	681a      	ldr	r2, [r3, #0]
 8005c74:	4b3e      	ldr	r3, [pc, #248]	; (8005d70 <HAL_LTDC_Init+0x19c>)
 8005c76:	400b      	ands	r3, r1
 8005c78:	60d3      	str	r3, [r2, #12]
  tmp = (hltdc->Init.AccumulatedHBP << 16U);
 8005c7a:	687b      	ldr	r3, [r7, #4]
 8005c7c:	69db      	ldr	r3, [r3, #28]
 8005c7e:	041b      	lsls	r3, r3, #16
 8005c80:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->BPCR |= (tmp | hltdc->Init.AccumulatedVBP);
 8005c82:	687b      	ldr	r3, [r7, #4]
 8005c84:	681b      	ldr	r3, [r3, #0]
 8005c86:	68d9      	ldr	r1, [r3, #12]
 8005c88:	687b      	ldr	r3, [r7, #4]
 8005c8a:	6a1a      	ldr	r2, [r3, #32]
 8005c8c:	68fb      	ldr	r3, [r7, #12]
 8005c8e:	431a      	orrs	r2, r3
 8005c90:	687b      	ldr	r3, [r7, #4]
 8005c92:	681b      	ldr	r3, [r3, #0]
 8005c94:	430a      	orrs	r2, r1
 8005c96:	60da      	str	r2, [r3, #12]

  /* Set Accumulated Active Width */
  hltdc->Instance->AWCR &= ~(LTDC_AWCR_AAH | LTDC_AWCR_AAW);
 8005c98:	687b      	ldr	r3, [r7, #4]
 8005c9a:	681b      	ldr	r3, [r3, #0]
 8005c9c:	6919      	ldr	r1, [r3, #16]
 8005c9e:	687b      	ldr	r3, [r7, #4]
 8005ca0:	681a      	ldr	r2, [r3, #0]
 8005ca2:	4b33      	ldr	r3, [pc, #204]	; (8005d70 <HAL_LTDC_Init+0x19c>)
 8005ca4:	400b      	ands	r3, r1
 8005ca6:	6113      	str	r3, [r2, #16]
  tmp = (hltdc->Init.AccumulatedActiveW << 16U);
 8005ca8:	687b      	ldr	r3, [r7, #4]
 8005caa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005cac:	041b      	lsls	r3, r3, #16
 8005cae:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->AWCR |= (tmp | hltdc->Init.AccumulatedActiveH);
 8005cb0:	687b      	ldr	r3, [r7, #4]
 8005cb2:	681b      	ldr	r3, [r3, #0]
 8005cb4:	6919      	ldr	r1, [r3, #16]
 8005cb6:	687b      	ldr	r3, [r7, #4]
 8005cb8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8005cba:	68fb      	ldr	r3, [r7, #12]
 8005cbc:	431a      	orrs	r2, r3
 8005cbe:	687b      	ldr	r3, [r7, #4]
 8005cc0:	681b      	ldr	r3, [r3, #0]
 8005cc2:	430a      	orrs	r2, r1
 8005cc4:	611a      	str	r2, [r3, #16]

  /* Set Total Width */
  hltdc->Instance->TWCR &= ~(LTDC_TWCR_TOTALH | LTDC_TWCR_TOTALW);
 8005cc6:	687b      	ldr	r3, [r7, #4]
 8005cc8:	681b      	ldr	r3, [r3, #0]
 8005cca:	6959      	ldr	r1, [r3, #20]
 8005ccc:	687b      	ldr	r3, [r7, #4]
 8005cce:	681a      	ldr	r2, [r3, #0]
 8005cd0:	4b27      	ldr	r3, [pc, #156]	; (8005d70 <HAL_LTDC_Init+0x19c>)
 8005cd2:	400b      	ands	r3, r1
 8005cd4:	6153      	str	r3, [r2, #20]
  tmp = (hltdc->Init.TotalWidth << 16U);
 8005cd6:	687b      	ldr	r3, [r7, #4]
 8005cd8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005cda:	041b      	lsls	r3, r3, #16
 8005cdc:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->TWCR |= (tmp | hltdc->Init.TotalHeigh);
 8005cde:	687b      	ldr	r3, [r7, #4]
 8005ce0:	681b      	ldr	r3, [r3, #0]
 8005ce2:	6959      	ldr	r1, [r3, #20]
 8005ce4:	687b      	ldr	r3, [r7, #4]
 8005ce6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005ce8:	68fb      	ldr	r3, [r7, #12]
 8005cea:	431a      	orrs	r2, r3
 8005cec:	687b      	ldr	r3, [r7, #4]
 8005cee:	681b      	ldr	r3, [r3, #0]
 8005cf0:	430a      	orrs	r2, r1
 8005cf2:	615a      	str	r2, [r3, #20]

  /* Set the background color value */
  tmp = ((uint32_t)(hltdc->Init.Backcolor.Green) << 8U);
 8005cf4:	687b      	ldr	r3, [r7, #4]
 8005cf6:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8005cfa:	021b      	lsls	r3, r3, #8
 8005cfc:	60fb      	str	r3, [r7, #12]
  tmp1 = ((uint32_t)(hltdc->Init.Backcolor.Red) << 16U);
 8005cfe:	687b      	ldr	r3, [r7, #4]
 8005d00:	f893 3036 	ldrb.w	r3, [r3, #54]	; 0x36
 8005d04:	041b      	lsls	r3, r3, #16
 8005d06:	60bb      	str	r3, [r7, #8]
  hltdc->Instance->BCCR &= ~(LTDC_BCCR_BCBLUE | LTDC_BCCR_BCGREEN | LTDC_BCCR_BCRED);
 8005d08:	687b      	ldr	r3, [r7, #4]
 8005d0a:	681b      	ldr	r3, [r3, #0]
 8005d0c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005d0e:	687b      	ldr	r3, [r7, #4]
 8005d10:	681b      	ldr	r3, [r3, #0]
 8005d12:	f002 427f 	and.w	r2, r2, #4278190080	; 0xff000000
 8005d16:	62da      	str	r2, [r3, #44]	; 0x2c
  hltdc->Instance->BCCR |= (tmp1 | tmp | hltdc->Init.Backcolor.Blue);
 8005d18:	687b      	ldr	r3, [r7, #4]
 8005d1a:	681b      	ldr	r3, [r3, #0]
 8005d1c:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8005d1e:	68ba      	ldr	r2, [r7, #8]
 8005d20:	68fb      	ldr	r3, [r7, #12]
 8005d22:	4313      	orrs	r3, r2
 8005d24:	687a      	ldr	r2, [r7, #4]
 8005d26:	f892 2034 	ldrb.w	r2, [r2, #52]	; 0x34
 8005d2a:	431a      	orrs	r2, r3
 8005d2c:	687b      	ldr	r3, [r7, #4]
 8005d2e:	681b      	ldr	r3, [r3, #0]
 8005d30:	430a      	orrs	r2, r1
 8005d32:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Enable the Transfer Error and FIFO underrun interrupts */
  __HAL_LTDC_ENABLE_IT(hltdc, LTDC_IT_TE | LTDC_IT_FU);
 8005d34:	687b      	ldr	r3, [r7, #4]
 8005d36:	681b      	ldr	r3, [r3, #0]
 8005d38:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005d3a:	687b      	ldr	r3, [r7, #4]
 8005d3c:	681b      	ldr	r3, [r3, #0]
 8005d3e:	f042 0206 	orr.w	r2, r2, #6
 8005d42:	635a      	str	r2, [r3, #52]	; 0x34

  /* Enable LTDC by setting LTDCEN bit */
  __HAL_LTDC_ENABLE(hltdc);
 8005d44:	687b      	ldr	r3, [r7, #4]
 8005d46:	681b      	ldr	r3, [r3, #0]
 8005d48:	699a      	ldr	r2, [r3, #24]
 8005d4a:	687b      	ldr	r3, [r7, #4]
 8005d4c:	681b      	ldr	r3, [r3, #0]
 8005d4e:	f042 0201 	orr.w	r2, r2, #1
 8005d52:	619a      	str	r2, [r3, #24]

  /* Initialize the error code */
  hltdc->ErrorCode = HAL_LTDC_ERROR_NONE;
 8005d54:	687b      	ldr	r3, [r7, #4]
 8005d56:	2200      	movs	r2, #0
 8005d58:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4

  /* Initialize the LTDC state*/
  hltdc->State = HAL_LTDC_STATE_READY;
 8005d5c:	687b      	ldr	r3, [r7, #4]
 8005d5e:	2201      	movs	r2, #1
 8005d60:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  return HAL_OK;
 8005d64:	2300      	movs	r3, #0
}
 8005d66:	4618      	mov	r0, r3
 8005d68:	3710      	adds	r7, #16
 8005d6a:	46bd      	mov	sp, r7
 8005d6c:	bd80      	pop	{r7, pc}
 8005d6e:	bf00      	nop
 8005d70:	f000f800 	.word	0xf000f800

08005d74 <HAL_LTDC_IRQHandler>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval HAL status
  */
void HAL_LTDC_IRQHandler(LTDC_HandleTypeDef *hltdc)
{
 8005d74:	b580      	push	{r7, lr}
 8005d76:	b084      	sub	sp, #16
 8005d78:	af00      	add	r7, sp, #0
 8005d7a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags  = READ_REG(hltdc->Instance->ISR);
 8005d7c:	687b      	ldr	r3, [r7, #4]
 8005d7e:	681b      	ldr	r3, [r3, #0]
 8005d80:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005d82:	60fb      	str	r3, [r7, #12]
  uint32_t itsources = READ_REG(hltdc->Instance->IER);
 8005d84:	687b      	ldr	r3, [r7, #4]
 8005d86:	681b      	ldr	r3, [r3, #0]
 8005d88:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005d8a:	60bb      	str	r3, [r7, #8]

  /* Transfer Error Interrupt management ***************************************/
  if (((isrflags & LTDC_ISR_TERRIF) != 0U) && ((itsources & LTDC_IER_TERRIE) != 0U))
 8005d8c:	68fb      	ldr	r3, [r7, #12]
 8005d8e:	f003 0304 	and.w	r3, r3, #4
 8005d92:	2b00      	cmp	r3, #0
 8005d94:	d023      	beq.n	8005dde <HAL_LTDC_IRQHandler+0x6a>
 8005d96:	68bb      	ldr	r3, [r7, #8]
 8005d98:	f003 0304 	and.w	r3, r3, #4
 8005d9c:	2b00      	cmp	r3, #0
 8005d9e:	d01e      	beq.n	8005dde <HAL_LTDC_IRQHandler+0x6a>
  {
    /* Disable the transfer Error interrupt */
    __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_TE);
 8005da0:	687b      	ldr	r3, [r7, #4]
 8005da2:	681b      	ldr	r3, [r3, #0]
 8005da4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005da6:	687b      	ldr	r3, [r7, #4]
 8005da8:	681b      	ldr	r3, [r3, #0]
 8005daa:	f022 0204 	bic.w	r2, r2, #4
 8005dae:	635a      	str	r2, [r3, #52]	; 0x34

    /* Clear the transfer error flag */
    __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_TE);
 8005db0:	687b      	ldr	r3, [r7, #4]
 8005db2:	681b      	ldr	r3, [r3, #0]
 8005db4:	2204      	movs	r2, #4
 8005db6:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Update error code */
    hltdc->ErrorCode |= HAL_LTDC_ERROR_TE;
 8005db8:	687b      	ldr	r3, [r7, #4]
 8005dba:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 8005dbe:	f043 0201 	orr.w	r2, r3, #1
 8005dc2:	687b      	ldr	r3, [r7, #4]
 8005dc4:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4

    /* Change LTDC state */
    hltdc->State = HAL_LTDC_STATE_ERROR;
 8005dc8:	687b      	ldr	r3, [r7, #4]
 8005dca:	2204      	movs	r2, #4
 8005dcc:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

    /* Process unlocked */
    __HAL_UNLOCK(hltdc);
 8005dd0:	687b      	ldr	r3, [r7, #4]
 8005dd2:	2200      	movs	r2, #0
 8005dd4:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0
#if (USE_HAL_LTDC_REGISTER_CALLBACKS == 1)
    /*Call registered error callback*/
    hltdc->ErrorCallback(hltdc);
#else
    /* Call legacy error callback*/
    HAL_LTDC_ErrorCallback(hltdc);
 8005dd8:	6878      	ldr	r0, [r7, #4]
 8005dda:	f000 f86f 	bl	8005ebc <HAL_LTDC_ErrorCallback>
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */
  }

  /* FIFO underrun Interrupt management ***************************************/
  if (((isrflags & LTDC_ISR_FUIF) != 0U) && ((itsources & LTDC_IER_FUIE) != 0U))
 8005dde:	68fb      	ldr	r3, [r7, #12]
 8005de0:	f003 0302 	and.w	r3, r3, #2
 8005de4:	2b00      	cmp	r3, #0
 8005de6:	d023      	beq.n	8005e30 <HAL_LTDC_IRQHandler+0xbc>
 8005de8:	68bb      	ldr	r3, [r7, #8]
 8005dea:	f003 0302 	and.w	r3, r3, #2
 8005dee:	2b00      	cmp	r3, #0
 8005df0:	d01e      	beq.n	8005e30 <HAL_LTDC_IRQHandler+0xbc>
  {
    /* Disable the FIFO underrun interrupt */
    __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_FU);
 8005df2:	687b      	ldr	r3, [r7, #4]
 8005df4:	681b      	ldr	r3, [r3, #0]
 8005df6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005df8:	687b      	ldr	r3, [r7, #4]
 8005dfa:	681b      	ldr	r3, [r3, #0]
 8005dfc:	f022 0202 	bic.w	r2, r2, #2
 8005e00:	635a      	str	r2, [r3, #52]	; 0x34

    /* Clear the FIFO underrun flag */
    __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_FU);
 8005e02:	687b      	ldr	r3, [r7, #4]
 8005e04:	681b      	ldr	r3, [r3, #0]
 8005e06:	2202      	movs	r2, #2
 8005e08:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Update error code */
    hltdc->ErrorCode |= HAL_LTDC_ERROR_FU;
 8005e0a:	687b      	ldr	r3, [r7, #4]
 8005e0c:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 8005e10:	f043 0202 	orr.w	r2, r3, #2
 8005e14:	687b      	ldr	r3, [r7, #4]
 8005e16:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4

    /* Change LTDC state */
    hltdc->State = HAL_LTDC_STATE_ERROR;
 8005e1a:	687b      	ldr	r3, [r7, #4]
 8005e1c:	2204      	movs	r2, #4
 8005e1e:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

    /* Process unlocked */
    __HAL_UNLOCK(hltdc);
 8005e22:	687b      	ldr	r3, [r7, #4]
 8005e24:	2200      	movs	r2, #0
 8005e26:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0
#if (USE_HAL_LTDC_REGISTER_CALLBACKS == 1)
    /*Call registered error callback*/
    hltdc->ErrorCallback(hltdc);
#else
    /* Call legacy error callback*/
    HAL_LTDC_ErrorCallback(hltdc);
 8005e2a:	6878      	ldr	r0, [r7, #4]
 8005e2c:	f000 f846 	bl	8005ebc <HAL_LTDC_ErrorCallback>
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */
  }

  /* Line Interrupt management ************************************************/
  if (((isrflags & LTDC_ISR_LIF) != 0U) && ((itsources & LTDC_IER_LIE) != 0U))
 8005e30:	68fb      	ldr	r3, [r7, #12]
 8005e32:	f003 0301 	and.w	r3, r3, #1
 8005e36:	2b00      	cmp	r3, #0
 8005e38:	d01b      	beq.n	8005e72 <HAL_LTDC_IRQHandler+0xfe>
 8005e3a:	68bb      	ldr	r3, [r7, #8]
 8005e3c:	f003 0301 	and.w	r3, r3, #1
 8005e40:	2b00      	cmp	r3, #0
 8005e42:	d016      	beq.n	8005e72 <HAL_LTDC_IRQHandler+0xfe>
  {
    /* Disable the Line interrupt */
    __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_LI);
 8005e44:	687b      	ldr	r3, [r7, #4]
 8005e46:	681b      	ldr	r3, [r3, #0]
 8005e48:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005e4a:	687b      	ldr	r3, [r7, #4]
 8005e4c:	681b      	ldr	r3, [r3, #0]
 8005e4e:	f022 0201 	bic.w	r2, r2, #1
 8005e52:	635a      	str	r2, [r3, #52]	; 0x34

    /* Clear the Line interrupt flag */
    __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_LI);
 8005e54:	687b      	ldr	r3, [r7, #4]
 8005e56:	681b      	ldr	r3, [r3, #0]
 8005e58:	2201      	movs	r2, #1
 8005e5a:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change LTDC state */
    hltdc->State = HAL_LTDC_STATE_READY;
 8005e5c:	687b      	ldr	r3, [r7, #4]
 8005e5e:	2201      	movs	r2, #1
 8005e60:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

    /* Process unlocked */
    __HAL_UNLOCK(hltdc);
 8005e64:	687b      	ldr	r3, [r7, #4]
 8005e66:	2200      	movs	r2, #0
 8005e68:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0
#if (USE_HAL_LTDC_REGISTER_CALLBACKS == 1)
    /*Call registered Line Event callback */
    hltdc->LineEventCallback(hltdc);
#else
    /*Call Legacy Line Event callback */
    HAL_LTDC_LineEventCallback(hltdc);
 8005e6c:	6878      	ldr	r0, [r7, #4]
 8005e6e:	f000 f82f 	bl	8005ed0 <HAL_LTDC_LineEventCallback>
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */
  }

  /* Register reload Interrupt management ***************************************/
  if (((isrflags & LTDC_ISR_RRIF) != 0U) && ((itsources & LTDC_IER_RRIE) != 0U))
 8005e72:	68fb      	ldr	r3, [r7, #12]
 8005e74:	f003 0308 	and.w	r3, r3, #8
 8005e78:	2b00      	cmp	r3, #0
 8005e7a:	d01b      	beq.n	8005eb4 <HAL_LTDC_IRQHandler+0x140>
 8005e7c:	68bb      	ldr	r3, [r7, #8]
 8005e7e:	f003 0308 	and.w	r3, r3, #8
 8005e82:	2b00      	cmp	r3, #0
 8005e84:	d016      	beq.n	8005eb4 <HAL_LTDC_IRQHandler+0x140>
  {
    /* Disable the register reload interrupt */
    __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_RR);
 8005e86:	687b      	ldr	r3, [r7, #4]
 8005e88:	681b      	ldr	r3, [r3, #0]
 8005e8a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005e8c:	687b      	ldr	r3, [r7, #4]
 8005e8e:	681b      	ldr	r3, [r3, #0]
 8005e90:	f022 0208 	bic.w	r2, r2, #8
 8005e94:	635a      	str	r2, [r3, #52]	; 0x34

    /* Clear the register reload flag */
    __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_RR);
 8005e96:	687b      	ldr	r3, [r7, #4]
 8005e98:	681b      	ldr	r3, [r3, #0]
 8005e9a:	2208      	movs	r2, #8
 8005e9c:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change LTDC state */
    hltdc->State = HAL_LTDC_STATE_READY;
 8005e9e:	687b      	ldr	r3, [r7, #4]
 8005ea0:	2201      	movs	r2, #1
 8005ea2:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

    /* Process unlocked */
    __HAL_UNLOCK(hltdc);
 8005ea6:	687b      	ldr	r3, [r7, #4]
 8005ea8:	2200      	movs	r2, #0
 8005eaa:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0
#if (USE_HAL_LTDC_REGISTER_CALLBACKS == 1)
    /*Call registered reload Event callback */
    hltdc->ReloadEventCallback(hltdc);
#else
    /*Call Legacy Reload Event callback */
    HAL_LTDC_ReloadEventCallback(hltdc);
 8005eae:	6878      	ldr	r0, [r7, #4]
 8005eb0:	f000 f818 	bl	8005ee4 <HAL_LTDC_ReloadEventCallback>
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */
  }
}
 8005eb4:	bf00      	nop
 8005eb6:	3710      	adds	r7, #16
 8005eb8:	46bd      	mov	sp, r7
 8005eba:	bd80      	pop	{r7, pc}

08005ebc <HAL_LTDC_ErrorCallback>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval None
  */
__weak void HAL_LTDC_ErrorCallback(LTDC_HandleTypeDef *hltdc)
{
 8005ebc:	b480      	push	{r7}
 8005ebe:	b083      	sub	sp, #12
 8005ec0:	af00      	add	r7, sp, #0
 8005ec2:	6078      	str	r0, [r7, #4]
  UNUSED(hltdc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LTDC_ErrorCallback could be implemented in the user file
   */
}
 8005ec4:	bf00      	nop
 8005ec6:	370c      	adds	r7, #12
 8005ec8:	46bd      	mov	sp, r7
 8005eca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ece:	4770      	bx	lr

08005ed0 <HAL_LTDC_LineEventCallback>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval None
  */
__weak void HAL_LTDC_LineEventCallback(LTDC_HandleTypeDef *hltdc)
{
 8005ed0:	b480      	push	{r7}
 8005ed2:	b083      	sub	sp, #12
 8005ed4:	af00      	add	r7, sp, #0
 8005ed6:	6078      	str	r0, [r7, #4]
  UNUSED(hltdc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LTDC_LineEventCallback could be implemented in the user file
   */
}
 8005ed8:	bf00      	nop
 8005eda:	370c      	adds	r7, #12
 8005edc:	46bd      	mov	sp, r7
 8005ede:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ee2:	4770      	bx	lr

08005ee4 <HAL_LTDC_ReloadEventCallback>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval None
  */
__weak void HAL_LTDC_ReloadEventCallback(LTDC_HandleTypeDef *hltdc)
{
 8005ee4:	b480      	push	{r7}
 8005ee6:	b083      	sub	sp, #12
 8005ee8:	af00      	add	r7, sp, #0
 8005eea:	6078      	str	r0, [r7, #4]
  UNUSED(hltdc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LTDC_ReloadEvenCallback could be implemented in the user file
   */
}
 8005eec:	bf00      	nop
 8005eee:	370c      	adds	r7, #12
 8005ef0:	46bd      	mov	sp, r7
 8005ef2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ef6:	4770      	bx	lr

08005ef8 <HAL_LTDC_ConfigLayer>:
  *                    This parameter can be one of the following values:
  *                    LTDC_LAYER_1 (0) or LTDC_LAYER_2 (1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LTDC_ConfigLayer(LTDC_HandleTypeDef *hltdc, LTDC_LayerCfgTypeDef *pLayerCfg, uint32_t LayerIdx)
{
 8005ef8:	b5b0      	push	{r4, r5, r7, lr}
 8005efa:	b084      	sub	sp, #16
 8005efc:	af00      	add	r7, sp, #0
 8005efe:	60f8      	str	r0, [r7, #12]
 8005f00:	60b9      	str	r1, [r7, #8]
 8005f02:	607a      	str	r2, [r7, #4]
  assert_param(IS_LTDC_BLENDING_FACTOR2(pLayerCfg->BlendingFactor2));
  assert_param(IS_LTDC_CFBLL(pLayerCfg->ImageWidth));
  assert_param(IS_LTDC_CFBLNBR(pLayerCfg->ImageHeight));

  /* Process locked */
  __HAL_LOCK(hltdc);
 8005f04:	68fb      	ldr	r3, [r7, #12]
 8005f06:	f893 30a0 	ldrb.w	r3, [r3, #160]	; 0xa0
 8005f0a:	2b01      	cmp	r3, #1
 8005f0c:	d101      	bne.n	8005f12 <HAL_LTDC_ConfigLayer+0x1a>
 8005f0e:	2302      	movs	r3, #2
 8005f10:	e02c      	b.n	8005f6c <HAL_LTDC_ConfigLayer+0x74>
 8005f12:	68fb      	ldr	r3, [r7, #12]
 8005f14:	2201      	movs	r2, #1
 8005f16:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 8005f1a:	68fb      	ldr	r3, [r7, #12]
 8005f1c:	2202      	movs	r2, #2
 8005f1e:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  /* Copy new layer configuration into handle structure */
  hltdc->LayerCfg[LayerIdx] = *pLayerCfg;
 8005f22:	68fa      	ldr	r2, [r7, #12]
 8005f24:	687b      	ldr	r3, [r7, #4]
 8005f26:	2134      	movs	r1, #52	; 0x34
 8005f28:	fb01 f303 	mul.w	r3, r1, r3
 8005f2c:	4413      	add	r3, r2
 8005f2e:	f103 0238 	add.w	r2, r3, #56	; 0x38
 8005f32:	68bb      	ldr	r3, [r7, #8]
 8005f34:	4614      	mov	r4, r2
 8005f36:	461d      	mov	r5, r3
 8005f38:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8005f3a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8005f3c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8005f3e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8005f40:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8005f42:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8005f44:	682b      	ldr	r3, [r5, #0]
 8005f46:	6023      	str	r3, [r4, #0]

  /* Configure the LTDC Layer */
  LTDC_SetConfig(hltdc, pLayerCfg, LayerIdx);
 8005f48:	687a      	ldr	r2, [r7, #4]
 8005f4a:	68b9      	ldr	r1, [r7, #8]
 8005f4c:	68f8      	ldr	r0, [r7, #12]
 8005f4e:	f000 f81f 	bl	8005f90 <LTDC_SetConfig>

  /* Set the Immediate Reload type */
  hltdc->Instance->SRCR = LTDC_SRCR_IMR;
 8005f52:	68fb      	ldr	r3, [r7, #12]
 8005f54:	681b      	ldr	r3, [r3, #0]
 8005f56:	2201      	movs	r2, #1
 8005f58:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the LTDC state*/
  hltdc->State  = HAL_LTDC_STATE_READY;
 8005f5a:	68fb      	ldr	r3, [r7, #12]
 8005f5c:	2201      	movs	r2, #1
 8005f5e:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  /* Process unlocked */
  __HAL_UNLOCK(hltdc);
 8005f62:	68fb      	ldr	r3, [r7, #12]
 8005f64:	2200      	movs	r2, #0
 8005f66:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0

  return HAL_OK;
 8005f6a:	2300      	movs	r3, #0
}
 8005f6c:	4618      	mov	r0, r3
 8005f6e:	3710      	adds	r7, #16
 8005f70:	46bd      	mov	sp, r7
 8005f72:	bdb0      	pop	{r4, r5, r7, pc}

08005f74 <HAL_LTDC_GetState>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval HAL state
  */
HAL_LTDC_StateTypeDef HAL_LTDC_GetState(LTDC_HandleTypeDef *hltdc)
{
 8005f74:	b480      	push	{r7}
 8005f76:	b083      	sub	sp, #12
 8005f78:	af00      	add	r7, sp, #0
 8005f7a:	6078      	str	r0, [r7, #4]
  return hltdc->State;
 8005f7c:	687b      	ldr	r3, [r7, #4]
 8005f7e:	f893 30a1 	ldrb.w	r3, [r3, #161]	; 0xa1
 8005f82:	b2db      	uxtb	r3, r3
}
 8005f84:	4618      	mov	r0, r3
 8005f86:	370c      	adds	r7, #12
 8005f88:	46bd      	mov	sp, r7
 8005f8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f8e:	4770      	bx	lr

08005f90 <LTDC_SetConfig>:
  * @param  LayerIdx  LTDC Layer index.
  *                   This parameter can be one of the following values: LTDC_LAYER_1 (0) or LTDC_LAYER_2 (1)
  * @retval None
  */
static void LTDC_SetConfig(LTDC_HandleTypeDef *hltdc, LTDC_LayerCfgTypeDef *pLayerCfg, uint32_t LayerIdx)
{
 8005f90:	b480      	push	{r7}
 8005f92:	b089      	sub	sp, #36	; 0x24
 8005f94:	af00      	add	r7, sp, #0
 8005f96:	60f8      	str	r0, [r7, #12]
 8005f98:	60b9      	str	r1, [r7, #8]
 8005f9a:	607a      	str	r2, [r7, #4]
  uint32_t tmp;
  uint32_t tmp1;
  uint32_t tmp2;

  /* Configure the horizontal start and stop position */
  tmp = ((pLayerCfg->WindowX1 + ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U)) << 16U);
 8005f9c:	68bb      	ldr	r3, [r7, #8]
 8005f9e:	685a      	ldr	r2, [r3, #4]
 8005fa0:	68fb      	ldr	r3, [r7, #12]
 8005fa2:	681b      	ldr	r3, [r3, #0]
 8005fa4:	68db      	ldr	r3, [r3, #12]
 8005fa6:	0c1b      	lsrs	r3, r3, #16
 8005fa8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005fac:	4413      	add	r3, r2
 8005fae:	041b      	lsls	r3, r3, #16
 8005fb0:	61fb      	str	r3, [r7, #28]
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR &= ~(LTDC_LxWHPCR_WHSTPOS | LTDC_LxWHPCR_WHSPPOS);
 8005fb2:	68fb      	ldr	r3, [r7, #12]
 8005fb4:	681b      	ldr	r3, [r3, #0]
 8005fb6:	461a      	mov	r2, r3
 8005fb8:	687b      	ldr	r3, [r7, #4]
 8005fba:	01db      	lsls	r3, r3, #7
 8005fbc:	4413      	add	r3, r2
 8005fbe:	3384      	adds	r3, #132	; 0x84
 8005fc0:	685b      	ldr	r3, [r3, #4]
 8005fc2:	68fa      	ldr	r2, [r7, #12]
 8005fc4:	6812      	ldr	r2, [r2, #0]
 8005fc6:	4611      	mov	r1, r2
 8005fc8:	687a      	ldr	r2, [r7, #4]
 8005fca:	01d2      	lsls	r2, r2, #7
 8005fcc:	440a      	add	r2, r1
 8005fce:	3284      	adds	r2, #132	; 0x84
 8005fd0:	f403 4370 	and.w	r3, r3, #61440	; 0xf000
 8005fd4:	6053      	str	r3, [r2, #4]
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 8005fd6:	68bb      	ldr	r3, [r7, #8]
 8005fd8:	681a      	ldr	r2, [r3, #0]
 8005fda:	68fb      	ldr	r3, [r7, #12]
 8005fdc:	681b      	ldr	r3, [r3, #0]
 8005fde:	68db      	ldr	r3, [r3, #12]
 8005fe0:	0c1b      	lsrs	r3, r3, #16
 8005fe2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005fe6:	4413      	add	r3, r2
 8005fe8:	1c5a      	adds	r2, r3, #1
 8005fea:	68fb      	ldr	r3, [r7, #12]
 8005fec:	681b      	ldr	r3, [r3, #0]
 8005fee:	4619      	mov	r1, r3
 8005ff0:	687b      	ldr	r3, [r7, #4]
 8005ff2:	01db      	lsls	r3, r3, #7
 8005ff4:	440b      	add	r3, r1
 8005ff6:	3384      	adds	r3, #132	; 0x84
 8005ff8:	4619      	mov	r1, r3
 8005ffa:	69fb      	ldr	r3, [r7, #28]
 8005ffc:	4313      	orrs	r3, r2
 8005ffe:	604b      	str	r3, [r1, #4]

  /* Configure the vertical start and stop position */
  tmp = ((pLayerCfg->WindowY1 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP)) << 16U);
 8006000:	68bb      	ldr	r3, [r7, #8]
 8006002:	68da      	ldr	r2, [r3, #12]
 8006004:	68fb      	ldr	r3, [r7, #12]
 8006006:	681b      	ldr	r3, [r3, #0]
 8006008:	68db      	ldr	r3, [r3, #12]
 800600a:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800600e:	4413      	add	r3, r2
 8006010:	041b      	lsls	r3, r3, #16
 8006012:	61fb      	str	r3, [r7, #28]
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR &= ~(LTDC_LxWVPCR_WVSTPOS | LTDC_LxWVPCR_WVSPPOS);
 8006014:	68fb      	ldr	r3, [r7, #12]
 8006016:	681b      	ldr	r3, [r3, #0]
 8006018:	461a      	mov	r2, r3
 800601a:	687b      	ldr	r3, [r7, #4]
 800601c:	01db      	lsls	r3, r3, #7
 800601e:	4413      	add	r3, r2
 8006020:	3384      	adds	r3, #132	; 0x84
 8006022:	689b      	ldr	r3, [r3, #8]
 8006024:	68fa      	ldr	r2, [r7, #12]
 8006026:	6812      	ldr	r2, [r2, #0]
 8006028:	4611      	mov	r1, r2
 800602a:	687a      	ldr	r2, [r7, #4]
 800602c:	01d2      	lsls	r2, r2, #7
 800602e:	440a      	add	r2, r1
 8006030:	3284      	adds	r2, #132	; 0x84
 8006032:	f403 4370 	and.w	r3, r3, #61440	; 0xf000
 8006036:	6093      	str	r3, [r2, #8]
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR  = ((pLayerCfg->WindowY0 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP) + 1U) | tmp);
 8006038:	68bb      	ldr	r3, [r7, #8]
 800603a:	689a      	ldr	r2, [r3, #8]
 800603c:	68fb      	ldr	r3, [r7, #12]
 800603e:	681b      	ldr	r3, [r3, #0]
 8006040:	68db      	ldr	r3, [r3, #12]
 8006042:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8006046:	4413      	add	r3, r2
 8006048:	1c5a      	adds	r2, r3, #1
 800604a:	68fb      	ldr	r3, [r7, #12]
 800604c:	681b      	ldr	r3, [r3, #0]
 800604e:	4619      	mov	r1, r3
 8006050:	687b      	ldr	r3, [r7, #4]
 8006052:	01db      	lsls	r3, r3, #7
 8006054:	440b      	add	r3, r1
 8006056:	3384      	adds	r3, #132	; 0x84
 8006058:	4619      	mov	r1, r3
 800605a:	69fb      	ldr	r3, [r7, #28]
 800605c:	4313      	orrs	r3, r2
 800605e:	608b      	str	r3, [r1, #8]

  /* Specifies the pixel format */
  LTDC_LAYER(hltdc, LayerIdx)->PFCR &= ~(LTDC_LxPFCR_PF);
 8006060:	68fb      	ldr	r3, [r7, #12]
 8006062:	681b      	ldr	r3, [r3, #0]
 8006064:	461a      	mov	r2, r3
 8006066:	687b      	ldr	r3, [r7, #4]
 8006068:	01db      	lsls	r3, r3, #7
 800606a:	4413      	add	r3, r2
 800606c:	3384      	adds	r3, #132	; 0x84
 800606e:	691b      	ldr	r3, [r3, #16]
 8006070:	68fa      	ldr	r2, [r7, #12]
 8006072:	6812      	ldr	r2, [r2, #0]
 8006074:	4611      	mov	r1, r2
 8006076:	687a      	ldr	r2, [r7, #4]
 8006078:	01d2      	lsls	r2, r2, #7
 800607a:	440a      	add	r2, r1
 800607c:	3284      	adds	r2, #132	; 0x84
 800607e:	f023 0307 	bic.w	r3, r3, #7
 8006082:	6113      	str	r3, [r2, #16]
  LTDC_LAYER(hltdc, LayerIdx)->PFCR = (pLayerCfg->PixelFormat);
 8006084:	68fb      	ldr	r3, [r7, #12]
 8006086:	681b      	ldr	r3, [r3, #0]
 8006088:	461a      	mov	r2, r3
 800608a:	687b      	ldr	r3, [r7, #4]
 800608c:	01db      	lsls	r3, r3, #7
 800608e:	4413      	add	r3, r2
 8006090:	3384      	adds	r3, #132	; 0x84
 8006092:	461a      	mov	r2, r3
 8006094:	68bb      	ldr	r3, [r7, #8]
 8006096:	691b      	ldr	r3, [r3, #16]
 8006098:	6113      	str	r3, [r2, #16]

  /* Configure the default color values */
  tmp = ((uint32_t)(pLayerCfg->Backcolor.Green) << 8U);
 800609a:	68bb      	ldr	r3, [r7, #8]
 800609c:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 80060a0:	021b      	lsls	r3, r3, #8
 80060a2:	61fb      	str	r3, [r7, #28]
  tmp1 = ((uint32_t)(pLayerCfg->Backcolor.Red) << 16U);
 80060a4:	68bb      	ldr	r3, [r7, #8]
 80060a6:	f893 3032 	ldrb.w	r3, [r3, #50]	; 0x32
 80060aa:	041b      	lsls	r3, r3, #16
 80060ac:	61bb      	str	r3, [r7, #24]
  tmp2 = (pLayerCfg->Alpha0 << 24U);
 80060ae:	68bb      	ldr	r3, [r7, #8]
 80060b0:	699b      	ldr	r3, [r3, #24]
 80060b2:	061b      	lsls	r3, r3, #24
 80060b4:	617b      	str	r3, [r7, #20]
  LTDC_LAYER(hltdc, LayerIdx)->DCCR &= ~(LTDC_LxDCCR_DCBLUE | LTDC_LxDCCR_DCGREEN | LTDC_LxDCCR_DCRED | LTDC_LxDCCR_DCALPHA);
 80060b6:	68fb      	ldr	r3, [r7, #12]
 80060b8:	681b      	ldr	r3, [r3, #0]
 80060ba:	461a      	mov	r2, r3
 80060bc:	687b      	ldr	r3, [r7, #4]
 80060be:	01db      	lsls	r3, r3, #7
 80060c0:	4413      	add	r3, r2
 80060c2:	3384      	adds	r3, #132	; 0x84
 80060c4:	699b      	ldr	r3, [r3, #24]
 80060c6:	68fb      	ldr	r3, [r7, #12]
 80060c8:	681b      	ldr	r3, [r3, #0]
 80060ca:	461a      	mov	r2, r3
 80060cc:	687b      	ldr	r3, [r7, #4]
 80060ce:	01db      	lsls	r3, r3, #7
 80060d0:	4413      	add	r3, r2
 80060d2:	3384      	adds	r3, #132	; 0x84
 80060d4:	461a      	mov	r2, r3
 80060d6:	2300      	movs	r3, #0
 80060d8:	6193      	str	r3, [r2, #24]
  LTDC_LAYER(hltdc, LayerIdx)->DCCR = (pLayerCfg->Backcolor.Blue | tmp | tmp1 | tmp2);
 80060da:	68bb      	ldr	r3, [r7, #8]
 80060dc:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80060e0:	461a      	mov	r2, r3
 80060e2:	69fb      	ldr	r3, [r7, #28]
 80060e4:	431a      	orrs	r2, r3
 80060e6:	69bb      	ldr	r3, [r7, #24]
 80060e8:	431a      	orrs	r2, r3
 80060ea:	68fb      	ldr	r3, [r7, #12]
 80060ec:	681b      	ldr	r3, [r3, #0]
 80060ee:	4619      	mov	r1, r3
 80060f0:	687b      	ldr	r3, [r7, #4]
 80060f2:	01db      	lsls	r3, r3, #7
 80060f4:	440b      	add	r3, r1
 80060f6:	3384      	adds	r3, #132	; 0x84
 80060f8:	4619      	mov	r1, r3
 80060fa:	697b      	ldr	r3, [r7, #20]
 80060fc:	4313      	orrs	r3, r2
 80060fe:	618b      	str	r3, [r1, #24]

  /* Specifies the constant alpha value */
  LTDC_LAYER(hltdc, LayerIdx)->CACR &= ~(LTDC_LxCACR_CONSTA);
 8006100:	68fb      	ldr	r3, [r7, #12]
 8006102:	681b      	ldr	r3, [r3, #0]
 8006104:	461a      	mov	r2, r3
 8006106:	687b      	ldr	r3, [r7, #4]
 8006108:	01db      	lsls	r3, r3, #7
 800610a:	4413      	add	r3, r2
 800610c:	3384      	adds	r3, #132	; 0x84
 800610e:	695b      	ldr	r3, [r3, #20]
 8006110:	68fa      	ldr	r2, [r7, #12]
 8006112:	6812      	ldr	r2, [r2, #0]
 8006114:	4611      	mov	r1, r2
 8006116:	687a      	ldr	r2, [r7, #4]
 8006118:	01d2      	lsls	r2, r2, #7
 800611a:	440a      	add	r2, r1
 800611c:	3284      	adds	r2, #132	; 0x84
 800611e:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8006122:	6153      	str	r3, [r2, #20]
  LTDC_LAYER(hltdc, LayerIdx)->CACR = (pLayerCfg->Alpha);
 8006124:	68fb      	ldr	r3, [r7, #12]
 8006126:	681b      	ldr	r3, [r3, #0]
 8006128:	461a      	mov	r2, r3
 800612a:	687b      	ldr	r3, [r7, #4]
 800612c:	01db      	lsls	r3, r3, #7
 800612e:	4413      	add	r3, r2
 8006130:	3384      	adds	r3, #132	; 0x84
 8006132:	461a      	mov	r2, r3
 8006134:	68bb      	ldr	r3, [r7, #8]
 8006136:	695b      	ldr	r3, [r3, #20]
 8006138:	6153      	str	r3, [r2, #20]

  /* Specifies the blending factors */
  LTDC_LAYER(hltdc, LayerIdx)->BFCR &= ~(LTDC_LxBFCR_BF2 | LTDC_LxBFCR_BF1);
 800613a:	68fb      	ldr	r3, [r7, #12]
 800613c:	681b      	ldr	r3, [r3, #0]
 800613e:	461a      	mov	r2, r3
 8006140:	687b      	ldr	r3, [r7, #4]
 8006142:	01db      	lsls	r3, r3, #7
 8006144:	4413      	add	r3, r2
 8006146:	3384      	adds	r3, #132	; 0x84
 8006148:	69da      	ldr	r2, [r3, #28]
 800614a:	68fb      	ldr	r3, [r7, #12]
 800614c:	681b      	ldr	r3, [r3, #0]
 800614e:	4619      	mov	r1, r3
 8006150:	687b      	ldr	r3, [r7, #4]
 8006152:	01db      	lsls	r3, r3, #7
 8006154:	440b      	add	r3, r1
 8006156:	3384      	adds	r3, #132	; 0x84
 8006158:	4619      	mov	r1, r3
 800615a:	4b58      	ldr	r3, [pc, #352]	; (80062bc <LTDC_SetConfig+0x32c>)
 800615c:	4013      	ands	r3, r2
 800615e:	61cb      	str	r3, [r1, #28]
  LTDC_LAYER(hltdc, LayerIdx)->BFCR = (pLayerCfg->BlendingFactor1 | pLayerCfg->BlendingFactor2);
 8006160:	68bb      	ldr	r3, [r7, #8]
 8006162:	69da      	ldr	r2, [r3, #28]
 8006164:	68bb      	ldr	r3, [r7, #8]
 8006166:	6a1b      	ldr	r3, [r3, #32]
 8006168:	68f9      	ldr	r1, [r7, #12]
 800616a:	6809      	ldr	r1, [r1, #0]
 800616c:	4608      	mov	r0, r1
 800616e:	6879      	ldr	r1, [r7, #4]
 8006170:	01c9      	lsls	r1, r1, #7
 8006172:	4401      	add	r1, r0
 8006174:	3184      	adds	r1, #132	; 0x84
 8006176:	4313      	orrs	r3, r2
 8006178:	61cb      	str	r3, [r1, #28]

  /* Configure the color frame buffer start address */
  LTDC_LAYER(hltdc, LayerIdx)->CFBAR &= ~(LTDC_LxCFBAR_CFBADD);
 800617a:	68fb      	ldr	r3, [r7, #12]
 800617c:	681b      	ldr	r3, [r3, #0]
 800617e:	461a      	mov	r2, r3
 8006180:	687b      	ldr	r3, [r7, #4]
 8006182:	01db      	lsls	r3, r3, #7
 8006184:	4413      	add	r3, r2
 8006186:	3384      	adds	r3, #132	; 0x84
 8006188:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800618a:	68fb      	ldr	r3, [r7, #12]
 800618c:	681b      	ldr	r3, [r3, #0]
 800618e:	461a      	mov	r2, r3
 8006190:	687b      	ldr	r3, [r7, #4]
 8006192:	01db      	lsls	r3, r3, #7
 8006194:	4413      	add	r3, r2
 8006196:	3384      	adds	r3, #132	; 0x84
 8006198:	461a      	mov	r2, r3
 800619a:	2300      	movs	r3, #0
 800619c:	6293      	str	r3, [r2, #40]	; 0x28
  LTDC_LAYER(hltdc, LayerIdx)->CFBAR = (pLayerCfg->FBStartAdress);
 800619e:	68fb      	ldr	r3, [r7, #12]
 80061a0:	681b      	ldr	r3, [r3, #0]
 80061a2:	461a      	mov	r2, r3
 80061a4:	687b      	ldr	r3, [r7, #4]
 80061a6:	01db      	lsls	r3, r3, #7
 80061a8:	4413      	add	r3, r2
 80061aa:	3384      	adds	r3, #132	; 0x84
 80061ac:	461a      	mov	r2, r3
 80061ae:	68bb      	ldr	r3, [r7, #8]
 80061b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80061b2:	6293      	str	r3, [r2, #40]	; 0x28

  if (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB8888)
 80061b4:	68bb      	ldr	r3, [r7, #8]
 80061b6:	691b      	ldr	r3, [r3, #16]
 80061b8:	2b00      	cmp	r3, #0
 80061ba:	d102      	bne.n	80061c2 <LTDC_SetConfig+0x232>
  {
    tmp = 4U;
 80061bc:	2304      	movs	r3, #4
 80061be:	61fb      	str	r3, [r7, #28]
 80061c0:	e01b      	b.n	80061fa <LTDC_SetConfig+0x26a>
  }
  else if (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB888)
 80061c2:	68bb      	ldr	r3, [r7, #8]
 80061c4:	691b      	ldr	r3, [r3, #16]
 80061c6:	2b01      	cmp	r3, #1
 80061c8:	d102      	bne.n	80061d0 <LTDC_SetConfig+0x240>
  {
    tmp = 3U;
 80061ca:	2303      	movs	r3, #3
 80061cc:	61fb      	str	r3, [r7, #28]
 80061ce:	e014      	b.n	80061fa <LTDC_SetConfig+0x26a>
  }
  else if ((pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB4444) || \
 80061d0:	68bb      	ldr	r3, [r7, #8]
 80061d2:	691b      	ldr	r3, [r3, #16]
 80061d4:	2b04      	cmp	r3, #4
 80061d6:	d00b      	beq.n	80061f0 <LTDC_SetConfig+0x260>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB565)   || \
 80061d8:	68bb      	ldr	r3, [r7, #8]
 80061da:	691b      	ldr	r3, [r3, #16]
  else if ((pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB4444) || \
 80061dc:	2b02      	cmp	r3, #2
 80061de:	d007      	beq.n	80061f0 <LTDC_SetConfig+0x260>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB1555) || \
 80061e0:	68bb      	ldr	r3, [r7, #8]
 80061e2:	691b      	ldr	r3, [r3, #16]
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB565)   || \
 80061e4:	2b03      	cmp	r3, #3
 80061e6:	d003      	beq.n	80061f0 <LTDC_SetConfig+0x260>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_AL88))
 80061e8:	68bb      	ldr	r3, [r7, #8]
 80061ea:	691b      	ldr	r3, [r3, #16]
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB1555) || \
 80061ec:	2b07      	cmp	r3, #7
 80061ee:	d102      	bne.n	80061f6 <LTDC_SetConfig+0x266>
  {
    tmp = 2U;
 80061f0:	2302      	movs	r3, #2
 80061f2:	61fb      	str	r3, [r7, #28]
 80061f4:	e001      	b.n	80061fa <LTDC_SetConfig+0x26a>
  }
  else
  {
    tmp = 1U;
 80061f6:	2301      	movs	r3, #1
 80061f8:	61fb      	str	r3, [r7, #28]
  }

  /* Configure the color frame buffer pitch in byte */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  &= ~(LTDC_LxCFBLR_CFBLL | LTDC_LxCFBLR_CFBP);
 80061fa:	68fb      	ldr	r3, [r7, #12]
 80061fc:	681b      	ldr	r3, [r3, #0]
 80061fe:	461a      	mov	r2, r3
 8006200:	687b      	ldr	r3, [r7, #4]
 8006202:	01db      	lsls	r3, r3, #7
 8006204:	4413      	add	r3, r2
 8006206:	3384      	adds	r3, #132	; 0x84
 8006208:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800620a:	68fa      	ldr	r2, [r7, #12]
 800620c:	6812      	ldr	r2, [r2, #0]
 800620e:	4611      	mov	r1, r2
 8006210:	687a      	ldr	r2, [r7, #4]
 8006212:	01d2      	lsls	r2, r2, #7
 8006214:	440a      	add	r2, r1
 8006216:	3284      	adds	r2, #132	; 0x84
 8006218:	f003 23e0 	and.w	r3, r3, #3758153728	; 0xe000e000
 800621c:	62d3      	str	r3, [r2, #44]	; 0x2c
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  = (((pLayerCfg->ImageWidth * tmp) << 16U) | (((pLayerCfg->WindowX1 - pLayerCfg->WindowX0) * tmp)  + 3U));
 800621e:	68bb      	ldr	r3, [r7, #8]
 8006220:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006222:	69fa      	ldr	r2, [r7, #28]
 8006224:	fb02 f303 	mul.w	r3, r2, r3
 8006228:	041a      	lsls	r2, r3, #16
 800622a:	68bb      	ldr	r3, [r7, #8]
 800622c:	6859      	ldr	r1, [r3, #4]
 800622e:	68bb      	ldr	r3, [r7, #8]
 8006230:	681b      	ldr	r3, [r3, #0]
 8006232:	1acb      	subs	r3, r1, r3
 8006234:	69f9      	ldr	r1, [r7, #28]
 8006236:	fb01 f303 	mul.w	r3, r1, r3
 800623a:	3303      	adds	r3, #3
 800623c:	68f9      	ldr	r1, [r7, #12]
 800623e:	6809      	ldr	r1, [r1, #0]
 8006240:	4608      	mov	r0, r1
 8006242:	6879      	ldr	r1, [r7, #4]
 8006244:	01c9      	lsls	r1, r1, #7
 8006246:	4401      	add	r1, r0
 8006248:	3184      	adds	r1, #132	; 0x84
 800624a:	4313      	orrs	r3, r2
 800624c:	62cb      	str	r3, [r1, #44]	; 0x2c
  /* Configure the frame buffer line number */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  &= ~(LTDC_LxCFBLNR_CFBLNBR);
 800624e:	68fb      	ldr	r3, [r7, #12]
 8006250:	681b      	ldr	r3, [r3, #0]
 8006252:	461a      	mov	r2, r3
 8006254:	687b      	ldr	r3, [r7, #4]
 8006256:	01db      	lsls	r3, r3, #7
 8006258:	4413      	add	r3, r2
 800625a:	3384      	adds	r3, #132	; 0x84
 800625c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800625e:	68fb      	ldr	r3, [r7, #12]
 8006260:	681b      	ldr	r3, [r3, #0]
 8006262:	4619      	mov	r1, r3
 8006264:	687b      	ldr	r3, [r7, #4]
 8006266:	01db      	lsls	r3, r3, #7
 8006268:	440b      	add	r3, r1
 800626a:	3384      	adds	r3, #132	; 0x84
 800626c:	4619      	mov	r1, r3
 800626e:	4b14      	ldr	r3, [pc, #80]	; (80062c0 <LTDC_SetConfig+0x330>)
 8006270:	4013      	ands	r3, r2
 8006272:	630b      	str	r3, [r1, #48]	; 0x30
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  = (pLayerCfg->ImageHeight);
 8006274:	68fb      	ldr	r3, [r7, #12]
 8006276:	681b      	ldr	r3, [r3, #0]
 8006278:	461a      	mov	r2, r3
 800627a:	687b      	ldr	r3, [r7, #4]
 800627c:	01db      	lsls	r3, r3, #7
 800627e:	4413      	add	r3, r2
 8006280:	3384      	adds	r3, #132	; 0x84
 8006282:	461a      	mov	r2, r3
 8006284:	68bb      	ldr	r3, [r7, #8]
 8006286:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006288:	6313      	str	r3, [r2, #48]	; 0x30

  /* Enable LTDC_Layer by setting LEN bit */
  LTDC_LAYER(hltdc, LayerIdx)->CR |= (uint32_t)LTDC_LxCR_LEN;
 800628a:	68fb      	ldr	r3, [r7, #12]
 800628c:	681b      	ldr	r3, [r3, #0]
 800628e:	461a      	mov	r2, r3
 8006290:	687b      	ldr	r3, [r7, #4]
 8006292:	01db      	lsls	r3, r3, #7
 8006294:	4413      	add	r3, r2
 8006296:	3384      	adds	r3, #132	; 0x84
 8006298:	681b      	ldr	r3, [r3, #0]
 800629a:	68fa      	ldr	r2, [r7, #12]
 800629c:	6812      	ldr	r2, [r2, #0]
 800629e:	4611      	mov	r1, r2
 80062a0:	687a      	ldr	r2, [r7, #4]
 80062a2:	01d2      	lsls	r2, r2, #7
 80062a4:	440a      	add	r2, r1
 80062a6:	3284      	adds	r2, #132	; 0x84
 80062a8:	f043 0301 	orr.w	r3, r3, #1
 80062ac:	6013      	str	r3, [r2, #0]
}
 80062ae:	bf00      	nop
 80062b0:	3724      	adds	r7, #36	; 0x24
 80062b2:	46bd      	mov	sp, r7
 80062b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062b8:	4770      	bx	lr
 80062ba:	bf00      	nop
 80062bc:	fffff8f8 	.word	0xfffff8f8
 80062c0:	fffff800 	.word	0xfffff800

080062c4 <HAL_PWR_EnableBkUpAccess>:
  * @note If the HSE divided by 2, 3, ..31 is used as the RTC clock, the 
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 80062c4:	b480      	push	{r7}
 80062c6:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80062c8:	4b05      	ldr	r3, [pc, #20]	; (80062e0 <HAL_PWR_EnableBkUpAccess+0x1c>)
 80062ca:	681b      	ldr	r3, [r3, #0]
 80062cc:	4a04      	ldr	r2, [pc, #16]	; (80062e0 <HAL_PWR_EnableBkUpAccess+0x1c>)
 80062ce:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80062d2:	6013      	str	r3, [r2, #0]
}
 80062d4:	bf00      	nop
 80062d6:	46bd      	mov	sp, r7
 80062d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062dc:	4770      	bx	lr
 80062de:	bf00      	nop
 80062e0:	40007000 	.word	0x40007000

080062e4 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 80062e4:	b580      	push	{r7, lr}
 80062e6:	b082      	sub	sp, #8
 80062e8:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0;
 80062ea:	2300      	movs	r3, #0
 80062ec:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 80062ee:	4b23      	ldr	r3, [pc, #140]	; (800637c <HAL_PWREx_EnableOverDrive+0x98>)
 80062f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80062f2:	4a22      	ldr	r2, [pc, #136]	; (800637c <HAL_PWREx_EnableOverDrive+0x98>)
 80062f4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80062f8:	6413      	str	r3, [r2, #64]	; 0x40
 80062fa:	4b20      	ldr	r3, [pc, #128]	; (800637c <HAL_PWREx_EnableOverDrive+0x98>)
 80062fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80062fe:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006302:	603b      	str	r3, [r7, #0]
 8006304:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 8006306:	4b1e      	ldr	r3, [pc, #120]	; (8006380 <HAL_PWREx_EnableOverDrive+0x9c>)
 8006308:	681b      	ldr	r3, [r3, #0]
 800630a:	4a1d      	ldr	r2, [pc, #116]	; (8006380 <HAL_PWREx_EnableOverDrive+0x9c>)
 800630c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006310:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8006312:	f7fc fe41 	bl	8002f98 <HAL_GetTick>
 8006316:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8006318:	e009      	b.n	800632e <HAL_PWREx_EnableOverDrive+0x4a>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 800631a:	f7fc fe3d 	bl	8002f98 <HAL_GetTick>
 800631e:	4602      	mov	r2, r0
 8006320:	687b      	ldr	r3, [r7, #4]
 8006322:	1ad3      	subs	r3, r2, r3
 8006324:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8006328:	d901      	bls.n	800632e <HAL_PWREx_EnableOverDrive+0x4a>
    {
      return HAL_TIMEOUT;
 800632a:	2303      	movs	r3, #3
 800632c:	e022      	b.n	8006374 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 800632e:	4b14      	ldr	r3, [pc, #80]	; (8006380 <HAL_PWREx_EnableOverDrive+0x9c>)
 8006330:	685b      	ldr	r3, [r3, #4]
 8006332:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006336:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800633a:	d1ee      	bne.n	800631a <HAL_PWREx_EnableOverDrive+0x36>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 800633c:	4b10      	ldr	r3, [pc, #64]	; (8006380 <HAL_PWREx_EnableOverDrive+0x9c>)
 800633e:	681b      	ldr	r3, [r3, #0]
 8006340:	4a0f      	ldr	r2, [pc, #60]	; (8006380 <HAL_PWREx_EnableOverDrive+0x9c>)
 8006342:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8006346:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8006348:	f7fc fe26 	bl	8002f98 <HAL_GetTick>
 800634c:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 800634e:	e009      	b.n	8006364 <HAL_PWREx_EnableOverDrive+0x80>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8006350:	f7fc fe22 	bl	8002f98 <HAL_GetTick>
 8006354:	4602      	mov	r2, r0
 8006356:	687b      	ldr	r3, [r7, #4]
 8006358:	1ad3      	subs	r3, r2, r3
 800635a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800635e:	d901      	bls.n	8006364 <HAL_PWREx_EnableOverDrive+0x80>
    {
      return HAL_TIMEOUT;
 8006360:	2303      	movs	r3, #3
 8006362:	e007      	b.n	8006374 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8006364:	4b06      	ldr	r3, [pc, #24]	; (8006380 <HAL_PWREx_EnableOverDrive+0x9c>)
 8006366:	685b      	ldr	r3, [r3, #4]
 8006368:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800636c:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8006370:	d1ee      	bne.n	8006350 <HAL_PWREx_EnableOverDrive+0x6c>
    }
  } 
  return HAL_OK;
 8006372:	2300      	movs	r3, #0
}
 8006374:	4618      	mov	r0, r3
 8006376:	3708      	adds	r7, #8
 8006378:	46bd      	mov	sp, r7
 800637a:	bd80      	pop	{r7, pc}
 800637c:	40023800 	.word	0x40023800
 8006380:	40007000 	.word	0x40007000

08006384 <HAL_QSPI_Init>:
  *        in the QSPI_InitTypeDef and creates the associated handle.
  * @param hqspi qspi handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_QSPI_Init(QSPI_HandleTypeDef *hqspi)
{
 8006384:	b580      	push	{r7, lr}
 8006386:	b086      	sub	sp, #24
 8006388:	af02      	add	r7, sp, #8
 800638a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 800638c:	2301      	movs	r3, #1
 800638e:	73fb      	strb	r3, [r7, #15]
  uint32_t tickstart = HAL_GetTick();
 8006390:	f7fc fe02 	bl	8002f98 <HAL_GetTick>
 8006394:	60b8      	str	r0, [r7, #8]
  
  /* Check the QSPI handle allocation */
  if(hqspi == NULL)
 8006396:	687b      	ldr	r3, [r7, #4]
 8006398:	2b00      	cmp	r3, #0
 800639a:	d101      	bne.n	80063a0 <HAL_QSPI_Init+0x1c>
  {
    return HAL_ERROR;
 800639c:	2301      	movs	r3, #1
 800639e:	e073      	b.n	8006488 <HAL_QSPI_Init+0x104>
  {
    assert_param(IS_QSPI_FLASH_ID(hqspi->Init.FlashID));
  }
  
  /* Process locked */
  __HAL_LOCK(hqspi);
 80063a0:	687b      	ldr	r3, [r7, #4]
 80063a2:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80063a6:	b2db      	uxtb	r3, r3
 80063a8:	2b01      	cmp	r3, #1
 80063aa:	d101      	bne.n	80063b0 <HAL_QSPI_Init+0x2c>
 80063ac:	2302      	movs	r3, #2
 80063ae:	e06b      	b.n	8006488 <HAL_QSPI_Init+0x104>
 80063b0:	687b      	ldr	r3, [r7, #4]
 80063b2:	2201      	movs	r2, #1
 80063b4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    
  if(hqspi->State == HAL_QSPI_STATE_RESET)
 80063b8:	687b      	ldr	r3, [r7, #4]
 80063ba:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80063be:	b2db      	uxtb	r3, r3
 80063c0:	2b00      	cmp	r3, #0
 80063c2:	d10b      	bne.n	80063dc <HAL_QSPI_Init+0x58>
  { 
    /* Allocate lock resource and initialize it */
    hqspi->Lock = HAL_UNLOCKED;
 80063c4:	687b      	ldr	r3, [r7, #4]
 80063c6:	2200      	movs	r2, #0
 80063c8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware */
    hqspi->MspInitCallback(hqspi);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_QSPI_MspInit(hqspi);
 80063cc:	6878      	ldr	r0, [r7, #4]
 80063ce:	f006 f8c3 	bl	800c558 <HAL_QSPI_MspInit>
#endif

    /* Configure the default timeout for the QSPI memory access */
    HAL_QSPI_SetTimeout(hqspi, HAL_QPSI_TIMEOUT_DEFAULT_VALUE);
 80063d2:	f241 3188 	movw	r1, #5000	; 0x1388
 80063d6:	6878      	ldr	r0, [r7, #4]
 80063d8:	f000 f85e 	bl	8006498 <HAL_QSPI_SetTimeout>
  }
  
  /* Configure QSPI FIFO Threshold */
  MODIFY_REG(hqspi->Instance->CR, QUADSPI_CR_FTHRES, ((hqspi->Init.FifoThreshold - 1) << 8));
 80063dc:	687b      	ldr	r3, [r7, #4]
 80063de:	681b      	ldr	r3, [r3, #0]
 80063e0:	681b      	ldr	r3, [r3, #0]
 80063e2:	f423 51f8 	bic.w	r1, r3, #7936	; 0x1f00
 80063e6:	687b      	ldr	r3, [r7, #4]
 80063e8:	689b      	ldr	r3, [r3, #8]
 80063ea:	3b01      	subs	r3, #1
 80063ec:	021a      	lsls	r2, r3, #8
 80063ee:	687b      	ldr	r3, [r7, #4]
 80063f0:	681b      	ldr	r3, [r3, #0]
 80063f2:	430a      	orrs	r2, r1
 80063f4:	601a      	str	r2, [r3, #0]

  /* Wait till BUSY flag reset */
  status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_BUSY, RESET, tickstart, hqspi->Timeout);
 80063f6:	687b      	ldr	r3, [r7, #4]
 80063f8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80063fa:	9300      	str	r3, [sp, #0]
 80063fc:	68bb      	ldr	r3, [r7, #8]
 80063fe:	2200      	movs	r2, #0
 8006400:	2120      	movs	r1, #32
 8006402:	6878      	ldr	r0, [r7, #4]
 8006404:	f000 f856 	bl	80064b4 <QSPI_WaitFlagStateUntilTimeout>
 8006408:	4603      	mov	r3, r0
 800640a:	73fb      	strb	r3, [r7, #15]

  if(status == HAL_OK)
 800640c:	7bfb      	ldrb	r3, [r7, #15]
 800640e:	2b00      	cmp	r3, #0
 8006410:	d135      	bne.n	800647e <HAL_QSPI_Init+0xfa>
  {
                
    /* Configure QSPI Clock Prescaler and Sample Shift */
    MODIFY_REG(hqspi->Instance->CR,(QUADSPI_CR_PRESCALER | QUADSPI_CR_SSHIFT | QUADSPI_CR_FSEL | QUADSPI_CR_DFM), ((hqspi->Init.ClockPrescaler << 24)| hqspi->Init.SampleShifting | hqspi->Init.FlashID| hqspi->Init.DualFlash ));
 8006412:	687b      	ldr	r3, [r7, #4]
 8006414:	681b      	ldr	r3, [r3, #0]
 8006416:	681a      	ldr	r2, [r3, #0]
 8006418:	4b1d      	ldr	r3, [pc, #116]	; (8006490 <HAL_QSPI_Init+0x10c>)
 800641a:	4013      	ands	r3, r2
 800641c:	687a      	ldr	r2, [r7, #4]
 800641e:	6852      	ldr	r2, [r2, #4]
 8006420:	0611      	lsls	r1, r2, #24
 8006422:	687a      	ldr	r2, [r7, #4]
 8006424:	68d2      	ldr	r2, [r2, #12]
 8006426:	4311      	orrs	r1, r2
 8006428:	687a      	ldr	r2, [r7, #4]
 800642a:	69d2      	ldr	r2, [r2, #28]
 800642c:	4311      	orrs	r1, r2
 800642e:	687a      	ldr	r2, [r7, #4]
 8006430:	6a12      	ldr	r2, [r2, #32]
 8006432:	4311      	orrs	r1, r2
 8006434:	687a      	ldr	r2, [r7, #4]
 8006436:	6812      	ldr	r2, [r2, #0]
 8006438:	430b      	orrs	r3, r1
 800643a:	6013      	str	r3, [r2, #0]
        
    /* Configure QSPI Flash Size, CS High Time and Clock Mode */
    MODIFY_REG(hqspi->Instance->DCR, (QUADSPI_DCR_FSIZE | QUADSPI_DCR_CSHT | QUADSPI_DCR_CKMODE), 
 800643c:	687b      	ldr	r3, [r7, #4]
 800643e:	681b      	ldr	r3, [r3, #0]
 8006440:	685a      	ldr	r2, [r3, #4]
 8006442:	4b14      	ldr	r3, [pc, #80]	; (8006494 <HAL_QSPI_Init+0x110>)
 8006444:	4013      	ands	r3, r2
 8006446:	687a      	ldr	r2, [r7, #4]
 8006448:	6912      	ldr	r2, [r2, #16]
 800644a:	0411      	lsls	r1, r2, #16
 800644c:	687a      	ldr	r2, [r7, #4]
 800644e:	6952      	ldr	r2, [r2, #20]
 8006450:	4311      	orrs	r1, r2
 8006452:	687a      	ldr	r2, [r7, #4]
 8006454:	6992      	ldr	r2, [r2, #24]
 8006456:	4311      	orrs	r1, r2
 8006458:	687a      	ldr	r2, [r7, #4]
 800645a:	6812      	ldr	r2, [r2, #0]
 800645c:	430b      	orrs	r3, r1
 800645e:	6053      	str	r3, [r2, #4]
               ((hqspi->Init.FlashSize << 16) | hqspi->Init.ChipSelectHighTime | hqspi->Init.ClockMode));
    
    /* Enable the QSPI peripheral */
    __HAL_QSPI_ENABLE(hqspi);
 8006460:	687b      	ldr	r3, [r7, #4]
 8006462:	681b      	ldr	r3, [r3, #0]
 8006464:	681a      	ldr	r2, [r3, #0]
 8006466:	687b      	ldr	r3, [r7, #4]
 8006468:	681b      	ldr	r3, [r3, #0]
 800646a:	f042 0201 	orr.w	r2, r2, #1
 800646e:	601a      	str	r2, [r3, #0]
  
    /* Set QSPI error code to none */
    hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;  
 8006470:	687b      	ldr	r3, [r7, #4]
 8006472:	2200      	movs	r2, #0
 8006474:	645a      	str	r2, [r3, #68]	; 0x44

    /* Initialize the QSPI state */
    hqspi->State = HAL_QSPI_STATE_READY;
 8006476:	687b      	ldr	r3, [r7, #4]
 8006478:	2201      	movs	r2, #1
 800647a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hqspi);
 800647e:	687b      	ldr	r3, [r7, #4]
 8006480:	2200      	movs	r2, #0
 8006482:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  /* Return function status */
  return status;
 8006486:	7bfb      	ldrb	r3, [r7, #15]
}
 8006488:	4618      	mov	r0, r3
 800648a:	3710      	adds	r7, #16
 800648c:	46bd      	mov	sp, r7
 800648e:	bd80      	pop	{r7, pc}
 8006490:	00ffff2f 	.word	0x00ffff2f
 8006494:	ffe0f8fe 	.word	0xffe0f8fe

08006498 <HAL_QSPI_SetTimeout>:
  * @param  hqspi QSPI handle.
  * @param  Timeout Timeout for the QSPI memory access.
  * @retval None
  */
void HAL_QSPI_SetTimeout(QSPI_HandleTypeDef *hqspi, uint32_t Timeout)
{
 8006498:	b480      	push	{r7}
 800649a:	b083      	sub	sp, #12
 800649c:	af00      	add	r7, sp, #0
 800649e:	6078      	str	r0, [r7, #4]
 80064a0:	6039      	str	r1, [r7, #0]
  hqspi->Timeout = Timeout;
 80064a2:	687b      	ldr	r3, [r7, #4]
 80064a4:	683a      	ldr	r2, [r7, #0]
 80064a6:	649a      	str	r2, [r3, #72]	; 0x48
}
 80064a8:	bf00      	nop
 80064aa:	370c      	adds	r7, #12
 80064ac:	46bd      	mov	sp, r7
 80064ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064b2:	4770      	bx	lr

080064b4 <QSPI_WaitFlagStateUntilTimeout>:
  * @param  Timeout Duration of the time out
  * @retval HAL status
  */
static HAL_StatusTypeDef QSPI_WaitFlagStateUntilTimeout(QSPI_HandleTypeDef *hqspi, uint32_t Flag, 
                                                        FlagStatus State, uint32_t tickstart, uint32_t Timeout)
{
 80064b4:	b580      	push	{r7, lr}
 80064b6:	b084      	sub	sp, #16
 80064b8:	af00      	add	r7, sp, #0
 80064ba:	60f8      	str	r0, [r7, #12]
 80064bc:	60b9      	str	r1, [r7, #8]
 80064be:	603b      	str	r3, [r7, #0]
 80064c0:	4613      	mov	r3, r2
 80064c2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is in expected state */    
  while((FlagStatus)(__HAL_QSPI_GET_FLAG(hqspi, Flag)) != State)
 80064c4:	e01a      	b.n	80064fc <QSPI_WaitFlagStateUntilTimeout+0x48>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80064c6:	69bb      	ldr	r3, [r7, #24]
 80064c8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80064cc:	d016      	beq.n	80064fc <QSPI_WaitFlagStateUntilTimeout+0x48>
    {
      if((Timeout == 0) || ((HAL_GetTick() - tickstart) > Timeout))
 80064ce:	69bb      	ldr	r3, [r7, #24]
 80064d0:	2b00      	cmp	r3, #0
 80064d2:	d007      	beq.n	80064e4 <QSPI_WaitFlagStateUntilTimeout+0x30>
 80064d4:	f7fc fd60 	bl	8002f98 <HAL_GetTick>
 80064d8:	4602      	mov	r2, r0
 80064da:	683b      	ldr	r3, [r7, #0]
 80064dc:	1ad3      	subs	r3, r2, r3
 80064de:	69ba      	ldr	r2, [r7, #24]
 80064e0:	429a      	cmp	r2, r3
 80064e2:	d20b      	bcs.n	80064fc <QSPI_WaitFlagStateUntilTimeout+0x48>
      {
        hqspi->State     = HAL_QSPI_STATE_ERROR;
 80064e4:	68fb      	ldr	r3, [r7, #12]
 80064e6:	2204      	movs	r2, #4
 80064e8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hqspi->ErrorCode |= HAL_QSPI_ERROR_TIMEOUT;
 80064ec:	68fb      	ldr	r3, [r7, #12]
 80064ee:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80064f0:	f043 0201 	orr.w	r2, r3, #1
 80064f4:	68fb      	ldr	r3, [r7, #12]
 80064f6:	645a      	str	r2, [r3, #68]	; 0x44
        
        return HAL_ERROR;
 80064f8:	2301      	movs	r3, #1
 80064fa:	e00e      	b.n	800651a <QSPI_WaitFlagStateUntilTimeout+0x66>
  while((FlagStatus)(__HAL_QSPI_GET_FLAG(hqspi, Flag)) != State)
 80064fc:	68fb      	ldr	r3, [r7, #12]
 80064fe:	681b      	ldr	r3, [r3, #0]
 8006500:	689a      	ldr	r2, [r3, #8]
 8006502:	68bb      	ldr	r3, [r7, #8]
 8006504:	4013      	ands	r3, r2
 8006506:	2b00      	cmp	r3, #0
 8006508:	bf14      	ite	ne
 800650a:	2301      	movne	r3, #1
 800650c:	2300      	moveq	r3, #0
 800650e:	b2db      	uxtb	r3, r3
 8006510:	461a      	mov	r2, r3
 8006512:	79fb      	ldrb	r3, [r7, #7]
 8006514:	429a      	cmp	r2, r3
 8006516:	d1d6      	bne.n	80064c6 <QSPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8006518:	2300      	movs	r3, #0
}
 800651a:	4618      	mov	r0, r3
 800651c:	3710      	adds	r7, #16
 800651e:	46bd      	mov	sp, r7
 8006520:	bd80      	pop	{r7, pc}
	...

08006524 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8006524:	b580      	push	{r7, lr}
 8006526:	b086      	sub	sp, #24
 8006528:	af00      	add	r7, sp, #0
 800652a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  FlagStatus pwrclkchanged = RESET;
 800652c:	2300      	movs	r3, #0
 800652e:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8006530:	687b      	ldr	r3, [r7, #4]
 8006532:	2b00      	cmp	r3, #0
 8006534:	d101      	bne.n	800653a <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 8006536:	2301      	movs	r3, #1
 8006538:	e25c      	b.n	80069f4 <HAL_RCC_OscConfig+0x4d0>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800653a:	687b      	ldr	r3, [r7, #4]
 800653c:	681b      	ldr	r3, [r3, #0]
 800653e:	f003 0301 	and.w	r3, r3, #1
 8006542:	2b00      	cmp	r3, #0
 8006544:	f000 8087 	beq.w	8006656 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8006548:	4b96      	ldr	r3, [pc, #600]	; (80067a4 <HAL_RCC_OscConfig+0x280>)
 800654a:	689b      	ldr	r3, [r3, #8]
 800654c:	f003 030c 	and.w	r3, r3, #12
 8006550:	2b04      	cmp	r3, #4
 8006552:	d00c      	beq.n	800656e <HAL_RCC_OscConfig+0x4a>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8006554:	4b93      	ldr	r3, [pc, #588]	; (80067a4 <HAL_RCC_OscConfig+0x280>)
 8006556:	689b      	ldr	r3, [r3, #8]
 8006558:	f003 030c 	and.w	r3, r3, #12
 800655c:	2b08      	cmp	r3, #8
 800655e:	d112      	bne.n	8006586 <HAL_RCC_OscConfig+0x62>
 8006560:	4b90      	ldr	r3, [pc, #576]	; (80067a4 <HAL_RCC_OscConfig+0x280>)
 8006562:	685b      	ldr	r3, [r3, #4]
 8006564:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006568:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800656c:	d10b      	bne.n	8006586 <HAL_RCC_OscConfig+0x62>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800656e:	4b8d      	ldr	r3, [pc, #564]	; (80067a4 <HAL_RCC_OscConfig+0x280>)
 8006570:	681b      	ldr	r3, [r3, #0]
 8006572:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006576:	2b00      	cmp	r3, #0
 8006578:	d06c      	beq.n	8006654 <HAL_RCC_OscConfig+0x130>
 800657a:	687b      	ldr	r3, [r7, #4]
 800657c:	685b      	ldr	r3, [r3, #4]
 800657e:	2b00      	cmp	r3, #0
 8006580:	d168      	bne.n	8006654 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8006582:	2301      	movs	r3, #1
 8006584:	e236      	b.n	80069f4 <HAL_RCC_OscConfig+0x4d0>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8006586:	687b      	ldr	r3, [r7, #4]
 8006588:	685b      	ldr	r3, [r3, #4]
 800658a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800658e:	d106      	bne.n	800659e <HAL_RCC_OscConfig+0x7a>
 8006590:	4b84      	ldr	r3, [pc, #528]	; (80067a4 <HAL_RCC_OscConfig+0x280>)
 8006592:	681b      	ldr	r3, [r3, #0]
 8006594:	4a83      	ldr	r2, [pc, #524]	; (80067a4 <HAL_RCC_OscConfig+0x280>)
 8006596:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800659a:	6013      	str	r3, [r2, #0]
 800659c:	e02e      	b.n	80065fc <HAL_RCC_OscConfig+0xd8>
 800659e:	687b      	ldr	r3, [r7, #4]
 80065a0:	685b      	ldr	r3, [r3, #4]
 80065a2:	2b00      	cmp	r3, #0
 80065a4:	d10c      	bne.n	80065c0 <HAL_RCC_OscConfig+0x9c>
 80065a6:	4b7f      	ldr	r3, [pc, #508]	; (80067a4 <HAL_RCC_OscConfig+0x280>)
 80065a8:	681b      	ldr	r3, [r3, #0]
 80065aa:	4a7e      	ldr	r2, [pc, #504]	; (80067a4 <HAL_RCC_OscConfig+0x280>)
 80065ac:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80065b0:	6013      	str	r3, [r2, #0]
 80065b2:	4b7c      	ldr	r3, [pc, #496]	; (80067a4 <HAL_RCC_OscConfig+0x280>)
 80065b4:	681b      	ldr	r3, [r3, #0]
 80065b6:	4a7b      	ldr	r2, [pc, #492]	; (80067a4 <HAL_RCC_OscConfig+0x280>)
 80065b8:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80065bc:	6013      	str	r3, [r2, #0]
 80065be:	e01d      	b.n	80065fc <HAL_RCC_OscConfig+0xd8>
 80065c0:	687b      	ldr	r3, [r7, #4]
 80065c2:	685b      	ldr	r3, [r3, #4]
 80065c4:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80065c8:	d10c      	bne.n	80065e4 <HAL_RCC_OscConfig+0xc0>
 80065ca:	4b76      	ldr	r3, [pc, #472]	; (80067a4 <HAL_RCC_OscConfig+0x280>)
 80065cc:	681b      	ldr	r3, [r3, #0]
 80065ce:	4a75      	ldr	r2, [pc, #468]	; (80067a4 <HAL_RCC_OscConfig+0x280>)
 80065d0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80065d4:	6013      	str	r3, [r2, #0]
 80065d6:	4b73      	ldr	r3, [pc, #460]	; (80067a4 <HAL_RCC_OscConfig+0x280>)
 80065d8:	681b      	ldr	r3, [r3, #0]
 80065da:	4a72      	ldr	r2, [pc, #456]	; (80067a4 <HAL_RCC_OscConfig+0x280>)
 80065dc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80065e0:	6013      	str	r3, [r2, #0]
 80065e2:	e00b      	b.n	80065fc <HAL_RCC_OscConfig+0xd8>
 80065e4:	4b6f      	ldr	r3, [pc, #444]	; (80067a4 <HAL_RCC_OscConfig+0x280>)
 80065e6:	681b      	ldr	r3, [r3, #0]
 80065e8:	4a6e      	ldr	r2, [pc, #440]	; (80067a4 <HAL_RCC_OscConfig+0x280>)
 80065ea:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80065ee:	6013      	str	r3, [r2, #0]
 80065f0:	4b6c      	ldr	r3, [pc, #432]	; (80067a4 <HAL_RCC_OscConfig+0x280>)
 80065f2:	681b      	ldr	r3, [r3, #0]
 80065f4:	4a6b      	ldr	r2, [pc, #428]	; (80067a4 <HAL_RCC_OscConfig+0x280>)
 80065f6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80065fa:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80065fc:	687b      	ldr	r3, [r7, #4]
 80065fe:	685b      	ldr	r3, [r3, #4]
 8006600:	2b00      	cmp	r3, #0
 8006602:	d013      	beq.n	800662c <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006604:	f7fc fcc8 	bl	8002f98 <HAL_GetTick>
 8006608:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800660a:	e008      	b.n	800661e <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800660c:	f7fc fcc4 	bl	8002f98 <HAL_GetTick>
 8006610:	4602      	mov	r2, r0
 8006612:	693b      	ldr	r3, [r7, #16]
 8006614:	1ad3      	subs	r3, r2, r3
 8006616:	2b64      	cmp	r3, #100	; 0x64
 8006618:	d901      	bls.n	800661e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800661a:	2303      	movs	r3, #3
 800661c:	e1ea      	b.n	80069f4 <HAL_RCC_OscConfig+0x4d0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800661e:	4b61      	ldr	r3, [pc, #388]	; (80067a4 <HAL_RCC_OscConfig+0x280>)
 8006620:	681b      	ldr	r3, [r3, #0]
 8006622:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006626:	2b00      	cmp	r3, #0
 8006628:	d0f0      	beq.n	800660c <HAL_RCC_OscConfig+0xe8>
 800662a:	e014      	b.n	8006656 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800662c:	f7fc fcb4 	bl	8002f98 <HAL_GetTick>
 8006630:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8006632:	e008      	b.n	8006646 <HAL_RCC_OscConfig+0x122>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8006634:	f7fc fcb0 	bl	8002f98 <HAL_GetTick>
 8006638:	4602      	mov	r2, r0
 800663a:	693b      	ldr	r3, [r7, #16]
 800663c:	1ad3      	subs	r3, r2, r3
 800663e:	2b64      	cmp	r3, #100	; 0x64
 8006640:	d901      	bls.n	8006646 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8006642:	2303      	movs	r3, #3
 8006644:	e1d6      	b.n	80069f4 <HAL_RCC_OscConfig+0x4d0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8006646:	4b57      	ldr	r3, [pc, #348]	; (80067a4 <HAL_RCC_OscConfig+0x280>)
 8006648:	681b      	ldr	r3, [r3, #0]
 800664a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800664e:	2b00      	cmp	r3, #0
 8006650:	d1f0      	bne.n	8006634 <HAL_RCC_OscConfig+0x110>
 8006652:	e000      	b.n	8006656 <HAL_RCC_OscConfig+0x132>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006654:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8006656:	687b      	ldr	r3, [r7, #4]
 8006658:	681b      	ldr	r3, [r3, #0]
 800665a:	f003 0302 	and.w	r3, r3, #2
 800665e:	2b00      	cmp	r3, #0
 8006660:	d069      	beq.n	8006736 <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8006662:	4b50      	ldr	r3, [pc, #320]	; (80067a4 <HAL_RCC_OscConfig+0x280>)
 8006664:	689b      	ldr	r3, [r3, #8]
 8006666:	f003 030c 	and.w	r3, r3, #12
 800666a:	2b00      	cmp	r3, #0
 800666c:	d00b      	beq.n	8006686 <HAL_RCC_OscConfig+0x162>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800666e:	4b4d      	ldr	r3, [pc, #308]	; (80067a4 <HAL_RCC_OscConfig+0x280>)
 8006670:	689b      	ldr	r3, [r3, #8]
 8006672:	f003 030c 	and.w	r3, r3, #12
 8006676:	2b08      	cmp	r3, #8
 8006678:	d11c      	bne.n	80066b4 <HAL_RCC_OscConfig+0x190>
 800667a:	4b4a      	ldr	r3, [pc, #296]	; (80067a4 <HAL_RCC_OscConfig+0x280>)
 800667c:	685b      	ldr	r3, [r3, #4]
 800667e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006682:	2b00      	cmp	r3, #0
 8006684:	d116      	bne.n	80066b4 <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8006686:	4b47      	ldr	r3, [pc, #284]	; (80067a4 <HAL_RCC_OscConfig+0x280>)
 8006688:	681b      	ldr	r3, [r3, #0]
 800668a:	f003 0302 	and.w	r3, r3, #2
 800668e:	2b00      	cmp	r3, #0
 8006690:	d005      	beq.n	800669e <HAL_RCC_OscConfig+0x17a>
 8006692:	687b      	ldr	r3, [r7, #4]
 8006694:	68db      	ldr	r3, [r3, #12]
 8006696:	2b01      	cmp	r3, #1
 8006698:	d001      	beq.n	800669e <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 800669a:	2301      	movs	r3, #1
 800669c:	e1aa      	b.n	80069f4 <HAL_RCC_OscConfig+0x4d0>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800669e:	4b41      	ldr	r3, [pc, #260]	; (80067a4 <HAL_RCC_OscConfig+0x280>)
 80066a0:	681b      	ldr	r3, [r3, #0]
 80066a2:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80066a6:	687b      	ldr	r3, [r7, #4]
 80066a8:	691b      	ldr	r3, [r3, #16]
 80066aa:	00db      	lsls	r3, r3, #3
 80066ac:	493d      	ldr	r1, [pc, #244]	; (80067a4 <HAL_RCC_OscConfig+0x280>)
 80066ae:	4313      	orrs	r3, r2
 80066b0:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80066b2:	e040      	b.n	8006736 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80066b4:	687b      	ldr	r3, [r7, #4]
 80066b6:	68db      	ldr	r3, [r3, #12]
 80066b8:	2b00      	cmp	r3, #0
 80066ba:	d023      	beq.n	8006704 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80066bc:	4b39      	ldr	r3, [pc, #228]	; (80067a4 <HAL_RCC_OscConfig+0x280>)
 80066be:	681b      	ldr	r3, [r3, #0]
 80066c0:	4a38      	ldr	r2, [pc, #224]	; (80067a4 <HAL_RCC_OscConfig+0x280>)
 80066c2:	f043 0301 	orr.w	r3, r3, #1
 80066c6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80066c8:	f7fc fc66 	bl	8002f98 <HAL_GetTick>
 80066cc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80066ce:	e008      	b.n	80066e2 <HAL_RCC_OscConfig+0x1be>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80066d0:	f7fc fc62 	bl	8002f98 <HAL_GetTick>
 80066d4:	4602      	mov	r2, r0
 80066d6:	693b      	ldr	r3, [r7, #16]
 80066d8:	1ad3      	subs	r3, r2, r3
 80066da:	2b02      	cmp	r3, #2
 80066dc:	d901      	bls.n	80066e2 <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 80066de:	2303      	movs	r3, #3
 80066e0:	e188      	b.n	80069f4 <HAL_RCC_OscConfig+0x4d0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80066e2:	4b30      	ldr	r3, [pc, #192]	; (80067a4 <HAL_RCC_OscConfig+0x280>)
 80066e4:	681b      	ldr	r3, [r3, #0]
 80066e6:	f003 0302 	and.w	r3, r3, #2
 80066ea:	2b00      	cmp	r3, #0
 80066ec:	d0f0      	beq.n	80066d0 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80066ee:	4b2d      	ldr	r3, [pc, #180]	; (80067a4 <HAL_RCC_OscConfig+0x280>)
 80066f0:	681b      	ldr	r3, [r3, #0]
 80066f2:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80066f6:	687b      	ldr	r3, [r7, #4]
 80066f8:	691b      	ldr	r3, [r3, #16]
 80066fa:	00db      	lsls	r3, r3, #3
 80066fc:	4929      	ldr	r1, [pc, #164]	; (80067a4 <HAL_RCC_OscConfig+0x280>)
 80066fe:	4313      	orrs	r3, r2
 8006700:	600b      	str	r3, [r1, #0]
 8006702:	e018      	b.n	8006736 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8006704:	4b27      	ldr	r3, [pc, #156]	; (80067a4 <HAL_RCC_OscConfig+0x280>)
 8006706:	681b      	ldr	r3, [r3, #0]
 8006708:	4a26      	ldr	r2, [pc, #152]	; (80067a4 <HAL_RCC_OscConfig+0x280>)
 800670a:	f023 0301 	bic.w	r3, r3, #1
 800670e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006710:	f7fc fc42 	bl	8002f98 <HAL_GetTick>
 8006714:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006716:	e008      	b.n	800672a <HAL_RCC_OscConfig+0x206>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8006718:	f7fc fc3e 	bl	8002f98 <HAL_GetTick>
 800671c:	4602      	mov	r2, r0
 800671e:	693b      	ldr	r3, [r7, #16]
 8006720:	1ad3      	subs	r3, r2, r3
 8006722:	2b02      	cmp	r3, #2
 8006724:	d901      	bls.n	800672a <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8006726:	2303      	movs	r3, #3
 8006728:	e164      	b.n	80069f4 <HAL_RCC_OscConfig+0x4d0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800672a:	4b1e      	ldr	r3, [pc, #120]	; (80067a4 <HAL_RCC_OscConfig+0x280>)
 800672c:	681b      	ldr	r3, [r3, #0]
 800672e:	f003 0302 	and.w	r3, r3, #2
 8006732:	2b00      	cmp	r3, #0
 8006734:	d1f0      	bne.n	8006718 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8006736:	687b      	ldr	r3, [r7, #4]
 8006738:	681b      	ldr	r3, [r3, #0]
 800673a:	f003 0308 	and.w	r3, r3, #8
 800673e:	2b00      	cmp	r3, #0
 8006740:	d038      	beq.n	80067b4 <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8006742:	687b      	ldr	r3, [r7, #4]
 8006744:	695b      	ldr	r3, [r3, #20]
 8006746:	2b00      	cmp	r3, #0
 8006748:	d019      	beq.n	800677e <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800674a:	4b16      	ldr	r3, [pc, #88]	; (80067a4 <HAL_RCC_OscConfig+0x280>)
 800674c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800674e:	4a15      	ldr	r2, [pc, #84]	; (80067a4 <HAL_RCC_OscConfig+0x280>)
 8006750:	f043 0301 	orr.w	r3, r3, #1
 8006754:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006756:	f7fc fc1f 	bl	8002f98 <HAL_GetTick>
 800675a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800675c:	e008      	b.n	8006770 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800675e:	f7fc fc1b 	bl	8002f98 <HAL_GetTick>
 8006762:	4602      	mov	r2, r0
 8006764:	693b      	ldr	r3, [r7, #16]
 8006766:	1ad3      	subs	r3, r2, r3
 8006768:	2b02      	cmp	r3, #2
 800676a:	d901      	bls.n	8006770 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 800676c:	2303      	movs	r3, #3
 800676e:	e141      	b.n	80069f4 <HAL_RCC_OscConfig+0x4d0>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006770:	4b0c      	ldr	r3, [pc, #48]	; (80067a4 <HAL_RCC_OscConfig+0x280>)
 8006772:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006774:	f003 0302 	and.w	r3, r3, #2
 8006778:	2b00      	cmp	r3, #0
 800677a:	d0f0      	beq.n	800675e <HAL_RCC_OscConfig+0x23a>
 800677c:	e01a      	b.n	80067b4 <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800677e:	4b09      	ldr	r3, [pc, #36]	; (80067a4 <HAL_RCC_OscConfig+0x280>)
 8006780:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006782:	4a08      	ldr	r2, [pc, #32]	; (80067a4 <HAL_RCC_OscConfig+0x280>)
 8006784:	f023 0301 	bic.w	r3, r3, #1
 8006788:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800678a:	f7fc fc05 	bl	8002f98 <HAL_GetTick>
 800678e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006790:	e00a      	b.n	80067a8 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8006792:	f7fc fc01 	bl	8002f98 <HAL_GetTick>
 8006796:	4602      	mov	r2, r0
 8006798:	693b      	ldr	r3, [r7, #16]
 800679a:	1ad3      	subs	r3, r2, r3
 800679c:	2b02      	cmp	r3, #2
 800679e:	d903      	bls.n	80067a8 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 80067a0:	2303      	movs	r3, #3
 80067a2:	e127      	b.n	80069f4 <HAL_RCC_OscConfig+0x4d0>
 80067a4:	40023800 	.word	0x40023800
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80067a8:	4b94      	ldr	r3, [pc, #592]	; (80069fc <HAL_RCC_OscConfig+0x4d8>)
 80067aa:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80067ac:	f003 0302 	and.w	r3, r3, #2
 80067b0:	2b00      	cmp	r3, #0
 80067b2:	d1ee      	bne.n	8006792 <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80067b4:	687b      	ldr	r3, [r7, #4]
 80067b6:	681b      	ldr	r3, [r3, #0]
 80067b8:	f003 0304 	and.w	r3, r3, #4
 80067bc:	2b00      	cmp	r3, #0
 80067be:	f000 80a4 	beq.w	800690a <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80067c2:	4b8e      	ldr	r3, [pc, #568]	; (80069fc <HAL_RCC_OscConfig+0x4d8>)
 80067c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80067c6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80067ca:	2b00      	cmp	r3, #0
 80067cc:	d10d      	bne.n	80067ea <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 80067ce:	4b8b      	ldr	r3, [pc, #556]	; (80069fc <HAL_RCC_OscConfig+0x4d8>)
 80067d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80067d2:	4a8a      	ldr	r2, [pc, #552]	; (80069fc <HAL_RCC_OscConfig+0x4d8>)
 80067d4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80067d8:	6413      	str	r3, [r2, #64]	; 0x40
 80067da:	4b88      	ldr	r3, [pc, #544]	; (80069fc <HAL_RCC_OscConfig+0x4d8>)
 80067dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80067de:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80067e2:	60fb      	str	r3, [r7, #12]
 80067e4:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 80067e6:	2301      	movs	r3, #1
 80067e8:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80067ea:	4b85      	ldr	r3, [pc, #532]	; (8006a00 <HAL_RCC_OscConfig+0x4dc>)
 80067ec:	681b      	ldr	r3, [r3, #0]
 80067ee:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80067f2:	2b00      	cmp	r3, #0
 80067f4:	d118      	bne.n	8006828 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 80067f6:	4b82      	ldr	r3, [pc, #520]	; (8006a00 <HAL_RCC_OscConfig+0x4dc>)
 80067f8:	681b      	ldr	r3, [r3, #0]
 80067fa:	4a81      	ldr	r2, [pc, #516]	; (8006a00 <HAL_RCC_OscConfig+0x4dc>)
 80067fc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006800:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8006802:	f7fc fbc9 	bl	8002f98 <HAL_GetTick>
 8006806:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8006808:	e008      	b.n	800681c <HAL_RCC_OscConfig+0x2f8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 800680a:	f7fc fbc5 	bl	8002f98 <HAL_GetTick>
 800680e:	4602      	mov	r2, r0
 8006810:	693b      	ldr	r3, [r7, #16]
 8006812:	1ad3      	subs	r3, r2, r3
 8006814:	2b64      	cmp	r3, #100	; 0x64
 8006816:	d901      	bls.n	800681c <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 8006818:	2303      	movs	r3, #3
 800681a:	e0eb      	b.n	80069f4 <HAL_RCC_OscConfig+0x4d0>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800681c:	4b78      	ldr	r3, [pc, #480]	; (8006a00 <HAL_RCC_OscConfig+0x4dc>)
 800681e:	681b      	ldr	r3, [r3, #0]
 8006820:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006824:	2b00      	cmp	r3, #0
 8006826:	d0f0      	beq.n	800680a <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006828:	687b      	ldr	r3, [r7, #4]
 800682a:	689b      	ldr	r3, [r3, #8]
 800682c:	2b01      	cmp	r3, #1
 800682e:	d106      	bne.n	800683e <HAL_RCC_OscConfig+0x31a>
 8006830:	4b72      	ldr	r3, [pc, #456]	; (80069fc <HAL_RCC_OscConfig+0x4d8>)
 8006832:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006834:	4a71      	ldr	r2, [pc, #452]	; (80069fc <HAL_RCC_OscConfig+0x4d8>)
 8006836:	f043 0301 	orr.w	r3, r3, #1
 800683a:	6713      	str	r3, [r2, #112]	; 0x70
 800683c:	e02d      	b.n	800689a <HAL_RCC_OscConfig+0x376>
 800683e:	687b      	ldr	r3, [r7, #4]
 8006840:	689b      	ldr	r3, [r3, #8]
 8006842:	2b00      	cmp	r3, #0
 8006844:	d10c      	bne.n	8006860 <HAL_RCC_OscConfig+0x33c>
 8006846:	4b6d      	ldr	r3, [pc, #436]	; (80069fc <HAL_RCC_OscConfig+0x4d8>)
 8006848:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800684a:	4a6c      	ldr	r2, [pc, #432]	; (80069fc <HAL_RCC_OscConfig+0x4d8>)
 800684c:	f023 0301 	bic.w	r3, r3, #1
 8006850:	6713      	str	r3, [r2, #112]	; 0x70
 8006852:	4b6a      	ldr	r3, [pc, #424]	; (80069fc <HAL_RCC_OscConfig+0x4d8>)
 8006854:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006856:	4a69      	ldr	r2, [pc, #420]	; (80069fc <HAL_RCC_OscConfig+0x4d8>)
 8006858:	f023 0304 	bic.w	r3, r3, #4
 800685c:	6713      	str	r3, [r2, #112]	; 0x70
 800685e:	e01c      	b.n	800689a <HAL_RCC_OscConfig+0x376>
 8006860:	687b      	ldr	r3, [r7, #4]
 8006862:	689b      	ldr	r3, [r3, #8]
 8006864:	2b05      	cmp	r3, #5
 8006866:	d10c      	bne.n	8006882 <HAL_RCC_OscConfig+0x35e>
 8006868:	4b64      	ldr	r3, [pc, #400]	; (80069fc <HAL_RCC_OscConfig+0x4d8>)
 800686a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800686c:	4a63      	ldr	r2, [pc, #396]	; (80069fc <HAL_RCC_OscConfig+0x4d8>)
 800686e:	f043 0304 	orr.w	r3, r3, #4
 8006872:	6713      	str	r3, [r2, #112]	; 0x70
 8006874:	4b61      	ldr	r3, [pc, #388]	; (80069fc <HAL_RCC_OscConfig+0x4d8>)
 8006876:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006878:	4a60      	ldr	r2, [pc, #384]	; (80069fc <HAL_RCC_OscConfig+0x4d8>)
 800687a:	f043 0301 	orr.w	r3, r3, #1
 800687e:	6713      	str	r3, [r2, #112]	; 0x70
 8006880:	e00b      	b.n	800689a <HAL_RCC_OscConfig+0x376>
 8006882:	4b5e      	ldr	r3, [pc, #376]	; (80069fc <HAL_RCC_OscConfig+0x4d8>)
 8006884:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006886:	4a5d      	ldr	r2, [pc, #372]	; (80069fc <HAL_RCC_OscConfig+0x4d8>)
 8006888:	f023 0301 	bic.w	r3, r3, #1
 800688c:	6713      	str	r3, [r2, #112]	; 0x70
 800688e:	4b5b      	ldr	r3, [pc, #364]	; (80069fc <HAL_RCC_OscConfig+0x4d8>)
 8006890:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006892:	4a5a      	ldr	r2, [pc, #360]	; (80069fc <HAL_RCC_OscConfig+0x4d8>)
 8006894:	f023 0304 	bic.w	r3, r3, #4
 8006898:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800689a:	687b      	ldr	r3, [r7, #4]
 800689c:	689b      	ldr	r3, [r3, #8]
 800689e:	2b00      	cmp	r3, #0
 80068a0:	d015      	beq.n	80068ce <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80068a2:	f7fc fb79 	bl	8002f98 <HAL_GetTick>
 80068a6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80068a8:	e00a      	b.n	80068c0 <HAL_RCC_OscConfig+0x39c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80068aa:	f7fc fb75 	bl	8002f98 <HAL_GetTick>
 80068ae:	4602      	mov	r2, r0
 80068b0:	693b      	ldr	r3, [r7, #16]
 80068b2:	1ad3      	subs	r3, r2, r3
 80068b4:	f241 3288 	movw	r2, #5000	; 0x1388
 80068b8:	4293      	cmp	r3, r2
 80068ba:	d901      	bls.n	80068c0 <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 80068bc:	2303      	movs	r3, #3
 80068be:	e099      	b.n	80069f4 <HAL_RCC_OscConfig+0x4d0>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80068c0:	4b4e      	ldr	r3, [pc, #312]	; (80069fc <HAL_RCC_OscConfig+0x4d8>)
 80068c2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80068c4:	f003 0302 	and.w	r3, r3, #2
 80068c8:	2b00      	cmp	r3, #0
 80068ca:	d0ee      	beq.n	80068aa <HAL_RCC_OscConfig+0x386>
 80068cc:	e014      	b.n	80068f8 <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80068ce:	f7fc fb63 	bl	8002f98 <HAL_GetTick>
 80068d2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80068d4:	e00a      	b.n	80068ec <HAL_RCC_OscConfig+0x3c8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80068d6:	f7fc fb5f 	bl	8002f98 <HAL_GetTick>
 80068da:	4602      	mov	r2, r0
 80068dc:	693b      	ldr	r3, [r7, #16]
 80068de:	1ad3      	subs	r3, r2, r3
 80068e0:	f241 3288 	movw	r2, #5000	; 0x1388
 80068e4:	4293      	cmp	r3, r2
 80068e6:	d901      	bls.n	80068ec <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 80068e8:	2303      	movs	r3, #3
 80068ea:	e083      	b.n	80069f4 <HAL_RCC_OscConfig+0x4d0>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80068ec:	4b43      	ldr	r3, [pc, #268]	; (80069fc <HAL_RCC_OscConfig+0x4d8>)
 80068ee:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80068f0:	f003 0302 	and.w	r3, r3, #2
 80068f4:	2b00      	cmp	r3, #0
 80068f6:	d1ee      	bne.n	80068d6 <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80068f8:	7dfb      	ldrb	r3, [r7, #23]
 80068fa:	2b01      	cmp	r3, #1
 80068fc:	d105      	bne.n	800690a <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80068fe:	4b3f      	ldr	r3, [pc, #252]	; (80069fc <HAL_RCC_OscConfig+0x4d8>)
 8006900:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006902:	4a3e      	ldr	r2, [pc, #248]	; (80069fc <HAL_RCC_OscConfig+0x4d8>)
 8006904:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8006908:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800690a:	687b      	ldr	r3, [r7, #4]
 800690c:	699b      	ldr	r3, [r3, #24]
 800690e:	2b00      	cmp	r3, #0
 8006910:	d06f      	beq.n	80069f2 <HAL_RCC_OscConfig+0x4ce>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8006912:	4b3a      	ldr	r3, [pc, #232]	; (80069fc <HAL_RCC_OscConfig+0x4d8>)
 8006914:	689b      	ldr	r3, [r3, #8]
 8006916:	f003 030c 	and.w	r3, r3, #12
 800691a:	2b08      	cmp	r3, #8
 800691c:	d067      	beq.n	80069ee <HAL_RCC_OscConfig+0x4ca>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800691e:	687b      	ldr	r3, [r7, #4]
 8006920:	699b      	ldr	r3, [r3, #24]
 8006922:	2b02      	cmp	r3, #2
 8006924:	d149      	bne.n	80069ba <HAL_RCC_OscConfig+0x496>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006926:	4b35      	ldr	r3, [pc, #212]	; (80069fc <HAL_RCC_OscConfig+0x4d8>)
 8006928:	681b      	ldr	r3, [r3, #0]
 800692a:	4a34      	ldr	r2, [pc, #208]	; (80069fc <HAL_RCC_OscConfig+0x4d8>)
 800692c:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8006930:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006932:	f7fc fb31 	bl	8002f98 <HAL_GetTick>
 8006936:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006938:	e008      	b.n	800694c <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800693a:	f7fc fb2d 	bl	8002f98 <HAL_GetTick>
 800693e:	4602      	mov	r2, r0
 8006940:	693b      	ldr	r3, [r7, #16]
 8006942:	1ad3      	subs	r3, r2, r3
 8006944:	2b02      	cmp	r3, #2
 8006946:	d901      	bls.n	800694c <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8006948:	2303      	movs	r3, #3
 800694a:	e053      	b.n	80069f4 <HAL_RCC_OscConfig+0x4d0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800694c:	4b2b      	ldr	r3, [pc, #172]	; (80069fc <HAL_RCC_OscConfig+0x4d8>)
 800694e:	681b      	ldr	r3, [r3, #0]
 8006950:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006954:	2b00      	cmp	r3, #0
 8006956:	d1f0      	bne.n	800693a <HAL_RCC_OscConfig+0x416>
                             RCC_OscInitStruct->PLL.PLLN,
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);
#else
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8006958:	687b      	ldr	r3, [r7, #4]
 800695a:	69da      	ldr	r2, [r3, #28]
 800695c:	687b      	ldr	r3, [r7, #4]
 800695e:	6a1b      	ldr	r3, [r3, #32]
 8006960:	431a      	orrs	r2, r3
 8006962:	687b      	ldr	r3, [r7, #4]
 8006964:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006966:	019b      	lsls	r3, r3, #6
 8006968:	431a      	orrs	r2, r3
 800696a:	687b      	ldr	r3, [r7, #4]
 800696c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800696e:	085b      	lsrs	r3, r3, #1
 8006970:	3b01      	subs	r3, #1
 8006972:	041b      	lsls	r3, r3, #16
 8006974:	431a      	orrs	r2, r3
 8006976:	687b      	ldr	r3, [r7, #4]
 8006978:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800697a:	061b      	lsls	r3, r3, #24
 800697c:	4313      	orrs	r3, r2
 800697e:	4a1f      	ldr	r2, [pc, #124]	; (80069fc <HAL_RCC_OscConfig+0x4d8>)
 8006980:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8006984:	6053      	str	r3, [r2, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8006986:	4b1d      	ldr	r3, [pc, #116]	; (80069fc <HAL_RCC_OscConfig+0x4d8>)
 8006988:	681b      	ldr	r3, [r3, #0]
 800698a:	4a1c      	ldr	r2, [pc, #112]	; (80069fc <HAL_RCC_OscConfig+0x4d8>)
 800698c:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8006990:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006992:	f7fc fb01 	bl	8002f98 <HAL_GetTick>
 8006996:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006998:	e008      	b.n	80069ac <HAL_RCC_OscConfig+0x488>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800699a:	f7fc fafd 	bl	8002f98 <HAL_GetTick>
 800699e:	4602      	mov	r2, r0
 80069a0:	693b      	ldr	r3, [r7, #16]
 80069a2:	1ad3      	subs	r3, r2, r3
 80069a4:	2b02      	cmp	r3, #2
 80069a6:	d901      	bls.n	80069ac <HAL_RCC_OscConfig+0x488>
          {
            return HAL_TIMEOUT;
 80069a8:	2303      	movs	r3, #3
 80069aa:	e023      	b.n	80069f4 <HAL_RCC_OscConfig+0x4d0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80069ac:	4b13      	ldr	r3, [pc, #76]	; (80069fc <HAL_RCC_OscConfig+0x4d8>)
 80069ae:	681b      	ldr	r3, [r3, #0]
 80069b0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80069b4:	2b00      	cmp	r3, #0
 80069b6:	d0f0      	beq.n	800699a <HAL_RCC_OscConfig+0x476>
 80069b8:	e01b      	b.n	80069f2 <HAL_RCC_OscConfig+0x4ce>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80069ba:	4b10      	ldr	r3, [pc, #64]	; (80069fc <HAL_RCC_OscConfig+0x4d8>)
 80069bc:	681b      	ldr	r3, [r3, #0]
 80069be:	4a0f      	ldr	r2, [pc, #60]	; (80069fc <HAL_RCC_OscConfig+0x4d8>)
 80069c0:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80069c4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80069c6:	f7fc fae7 	bl	8002f98 <HAL_GetTick>
 80069ca:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80069cc:	e008      	b.n	80069e0 <HAL_RCC_OscConfig+0x4bc>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80069ce:	f7fc fae3 	bl	8002f98 <HAL_GetTick>
 80069d2:	4602      	mov	r2, r0
 80069d4:	693b      	ldr	r3, [r7, #16]
 80069d6:	1ad3      	subs	r3, r2, r3
 80069d8:	2b02      	cmp	r3, #2
 80069da:	d901      	bls.n	80069e0 <HAL_RCC_OscConfig+0x4bc>
          {
            return HAL_TIMEOUT;
 80069dc:	2303      	movs	r3, #3
 80069de:	e009      	b.n	80069f4 <HAL_RCC_OscConfig+0x4d0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80069e0:	4b06      	ldr	r3, [pc, #24]	; (80069fc <HAL_RCC_OscConfig+0x4d8>)
 80069e2:	681b      	ldr	r3, [r3, #0]
 80069e4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80069e8:	2b00      	cmp	r3, #0
 80069ea:	d1f0      	bne.n	80069ce <HAL_RCC_OscConfig+0x4aa>
 80069ec:	e001      	b.n	80069f2 <HAL_RCC_OscConfig+0x4ce>
        }
      }
    }
    else
    {
      return HAL_ERROR;
 80069ee:	2301      	movs	r3, #1
 80069f0:	e000      	b.n	80069f4 <HAL_RCC_OscConfig+0x4d0>
    }
  }
  return HAL_OK;
 80069f2:	2300      	movs	r3, #0
}
 80069f4:	4618      	mov	r0, r3
 80069f6:	3718      	adds	r7, #24
 80069f8:	46bd      	mov	sp, r7
 80069fa:	bd80      	pop	{r7, pc}
 80069fc:	40023800 	.word	0x40023800
 8006a00:	40007000 	.word	0x40007000

08006a04 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006a04:	b580      	push	{r7, lr}
 8006a06:	b084      	sub	sp, #16
 8006a08:	af00      	add	r7, sp, #0
 8006a0a:	6078      	str	r0, [r7, #4]
 8006a0c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 8006a0e:	2300      	movs	r3, #0
 8006a10:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8006a12:	687b      	ldr	r3, [r7, #4]
 8006a14:	2b00      	cmp	r3, #0
 8006a16:	d101      	bne.n	8006a1c <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8006a18:	2301      	movs	r3, #1
 8006a1a:	e0ce      	b.n	8006bba <HAL_RCC_ClockConfig+0x1b6>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8006a1c:	4b69      	ldr	r3, [pc, #420]	; (8006bc4 <HAL_RCC_ClockConfig+0x1c0>)
 8006a1e:	681b      	ldr	r3, [r3, #0]
 8006a20:	f003 030f 	and.w	r3, r3, #15
 8006a24:	683a      	ldr	r2, [r7, #0]
 8006a26:	429a      	cmp	r2, r3
 8006a28:	d910      	bls.n	8006a4c <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006a2a:	4b66      	ldr	r3, [pc, #408]	; (8006bc4 <HAL_RCC_ClockConfig+0x1c0>)
 8006a2c:	681b      	ldr	r3, [r3, #0]
 8006a2e:	f023 020f 	bic.w	r2, r3, #15
 8006a32:	4964      	ldr	r1, [pc, #400]	; (8006bc4 <HAL_RCC_ClockConfig+0x1c0>)
 8006a34:	683b      	ldr	r3, [r7, #0]
 8006a36:	4313      	orrs	r3, r2
 8006a38:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8006a3a:	4b62      	ldr	r3, [pc, #392]	; (8006bc4 <HAL_RCC_ClockConfig+0x1c0>)
 8006a3c:	681b      	ldr	r3, [r3, #0]
 8006a3e:	f003 030f 	and.w	r3, r3, #15
 8006a42:	683a      	ldr	r2, [r7, #0]
 8006a44:	429a      	cmp	r2, r3
 8006a46:	d001      	beq.n	8006a4c <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8006a48:	2301      	movs	r3, #1
 8006a4a:	e0b6      	b.n	8006bba <HAL_RCC_ClockConfig+0x1b6>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006a4c:	687b      	ldr	r3, [r7, #4]
 8006a4e:	681b      	ldr	r3, [r3, #0]
 8006a50:	f003 0302 	and.w	r3, r3, #2
 8006a54:	2b00      	cmp	r3, #0
 8006a56:	d020      	beq.n	8006a9a <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006a58:	687b      	ldr	r3, [r7, #4]
 8006a5a:	681b      	ldr	r3, [r3, #0]
 8006a5c:	f003 0304 	and.w	r3, r3, #4
 8006a60:	2b00      	cmp	r3, #0
 8006a62:	d005      	beq.n	8006a70 <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8006a64:	4b58      	ldr	r3, [pc, #352]	; (8006bc8 <HAL_RCC_ClockConfig+0x1c4>)
 8006a66:	689b      	ldr	r3, [r3, #8]
 8006a68:	4a57      	ldr	r2, [pc, #348]	; (8006bc8 <HAL_RCC_ClockConfig+0x1c4>)
 8006a6a:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8006a6e:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006a70:	687b      	ldr	r3, [r7, #4]
 8006a72:	681b      	ldr	r3, [r3, #0]
 8006a74:	f003 0308 	and.w	r3, r3, #8
 8006a78:	2b00      	cmp	r3, #0
 8006a7a:	d005      	beq.n	8006a88 <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8006a7c:	4b52      	ldr	r3, [pc, #328]	; (8006bc8 <HAL_RCC_ClockConfig+0x1c4>)
 8006a7e:	689b      	ldr	r3, [r3, #8]
 8006a80:	4a51      	ldr	r2, [pc, #324]	; (8006bc8 <HAL_RCC_ClockConfig+0x1c4>)
 8006a82:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8006a86:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006a88:	4b4f      	ldr	r3, [pc, #316]	; (8006bc8 <HAL_RCC_ClockConfig+0x1c4>)
 8006a8a:	689b      	ldr	r3, [r3, #8]
 8006a8c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8006a90:	687b      	ldr	r3, [r7, #4]
 8006a92:	689b      	ldr	r3, [r3, #8]
 8006a94:	494c      	ldr	r1, [pc, #304]	; (8006bc8 <HAL_RCC_ClockConfig+0x1c4>)
 8006a96:	4313      	orrs	r3, r2
 8006a98:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8006a9a:	687b      	ldr	r3, [r7, #4]
 8006a9c:	681b      	ldr	r3, [r3, #0]
 8006a9e:	f003 0301 	and.w	r3, r3, #1
 8006aa2:	2b00      	cmp	r3, #0
 8006aa4:	d040      	beq.n	8006b28 <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006aa6:	687b      	ldr	r3, [r7, #4]
 8006aa8:	685b      	ldr	r3, [r3, #4]
 8006aaa:	2b01      	cmp	r3, #1
 8006aac:	d107      	bne.n	8006abe <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006aae:	4b46      	ldr	r3, [pc, #280]	; (8006bc8 <HAL_RCC_ClockConfig+0x1c4>)
 8006ab0:	681b      	ldr	r3, [r3, #0]
 8006ab2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006ab6:	2b00      	cmp	r3, #0
 8006ab8:	d115      	bne.n	8006ae6 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8006aba:	2301      	movs	r3, #1
 8006abc:	e07d      	b.n	8006bba <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8006abe:	687b      	ldr	r3, [r7, #4]
 8006ac0:	685b      	ldr	r3, [r3, #4]
 8006ac2:	2b02      	cmp	r3, #2
 8006ac4:	d107      	bne.n	8006ad6 <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006ac6:	4b40      	ldr	r3, [pc, #256]	; (8006bc8 <HAL_RCC_ClockConfig+0x1c4>)
 8006ac8:	681b      	ldr	r3, [r3, #0]
 8006aca:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006ace:	2b00      	cmp	r3, #0
 8006ad0:	d109      	bne.n	8006ae6 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8006ad2:	2301      	movs	r3, #1
 8006ad4:	e071      	b.n	8006bba <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006ad6:	4b3c      	ldr	r3, [pc, #240]	; (8006bc8 <HAL_RCC_ClockConfig+0x1c4>)
 8006ad8:	681b      	ldr	r3, [r3, #0]
 8006ada:	f003 0302 	and.w	r3, r3, #2
 8006ade:	2b00      	cmp	r3, #0
 8006ae0:	d101      	bne.n	8006ae6 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8006ae2:	2301      	movs	r3, #1
 8006ae4:	e069      	b.n	8006bba <HAL_RCC_ClockConfig+0x1b6>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8006ae6:	4b38      	ldr	r3, [pc, #224]	; (8006bc8 <HAL_RCC_ClockConfig+0x1c4>)
 8006ae8:	689b      	ldr	r3, [r3, #8]
 8006aea:	f023 0203 	bic.w	r2, r3, #3
 8006aee:	687b      	ldr	r3, [r7, #4]
 8006af0:	685b      	ldr	r3, [r3, #4]
 8006af2:	4935      	ldr	r1, [pc, #212]	; (8006bc8 <HAL_RCC_ClockConfig+0x1c4>)
 8006af4:	4313      	orrs	r3, r2
 8006af6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006af8:	f7fc fa4e 	bl	8002f98 <HAL_GetTick>
 8006afc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006afe:	e00a      	b.n	8006b16 <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006b00:	f7fc fa4a 	bl	8002f98 <HAL_GetTick>
 8006b04:	4602      	mov	r2, r0
 8006b06:	68fb      	ldr	r3, [r7, #12]
 8006b08:	1ad3      	subs	r3, r2, r3
 8006b0a:	f241 3288 	movw	r2, #5000	; 0x1388
 8006b0e:	4293      	cmp	r3, r2
 8006b10:	d901      	bls.n	8006b16 <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 8006b12:	2303      	movs	r3, #3
 8006b14:	e051      	b.n	8006bba <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006b16:	4b2c      	ldr	r3, [pc, #176]	; (8006bc8 <HAL_RCC_ClockConfig+0x1c4>)
 8006b18:	689b      	ldr	r3, [r3, #8]
 8006b1a:	f003 020c 	and.w	r2, r3, #12
 8006b1e:	687b      	ldr	r3, [r7, #4]
 8006b20:	685b      	ldr	r3, [r3, #4]
 8006b22:	009b      	lsls	r3, r3, #2
 8006b24:	429a      	cmp	r2, r3
 8006b26:	d1eb      	bne.n	8006b00 <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8006b28:	4b26      	ldr	r3, [pc, #152]	; (8006bc4 <HAL_RCC_ClockConfig+0x1c0>)
 8006b2a:	681b      	ldr	r3, [r3, #0]
 8006b2c:	f003 030f 	and.w	r3, r3, #15
 8006b30:	683a      	ldr	r2, [r7, #0]
 8006b32:	429a      	cmp	r2, r3
 8006b34:	d210      	bcs.n	8006b58 <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006b36:	4b23      	ldr	r3, [pc, #140]	; (8006bc4 <HAL_RCC_ClockConfig+0x1c0>)
 8006b38:	681b      	ldr	r3, [r3, #0]
 8006b3a:	f023 020f 	bic.w	r2, r3, #15
 8006b3e:	4921      	ldr	r1, [pc, #132]	; (8006bc4 <HAL_RCC_ClockConfig+0x1c0>)
 8006b40:	683b      	ldr	r3, [r7, #0]
 8006b42:	4313      	orrs	r3, r2
 8006b44:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8006b46:	4b1f      	ldr	r3, [pc, #124]	; (8006bc4 <HAL_RCC_ClockConfig+0x1c0>)
 8006b48:	681b      	ldr	r3, [r3, #0]
 8006b4a:	f003 030f 	and.w	r3, r3, #15
 8006b4e:	683a      	ldr	r2, [r7, #0]
 8006b50:	429a      	cmp	r2, r3
 8006b52:	d001      	beq.n	8006b58 <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 8006b54:	2301      	movs	r3, #1
 8006b56:	e030      	b.n	8006bba <HAL_RCC_ClockConfig+0x1b6>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006b58:	687b      	ldr	r3, [r7, #4]
 8006b5a:	681b      	ldr	r3, [r3, #0]
 8006b5c:	f003 0304 	and.w	r3, r3, #4
 8006b60:	2b00      	cmp	r3, #0
 8006b62:	d008      	beq.n	8006b76 <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8006b64:	4b18      	ldr	r3, [pc, #96]	; (8006bc8 <HAL_RCC_ClockConfig+0x1c4>)
 8006b66:	689b      	ldr	r3, [r3, #8]
 8006b68:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8006b6c:	687b      	ldr	r3, [r7, #4]
 8006b6e:	68db      	ldr	r3, [r3, #12]
 8006b70:	4915      	ldr	r1, [pc, #84]	; (8006bc8 <HAL_RCC_ClockConfig+0x1c4>)
 8006b72:	4313      	orrs	r3, r2
 8006b74:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006b76:	687b      	ldr	r3, [r7, #4]
 8006b78:	681b      	ldr	r3, [r3, #0]
 8006b7a:	f003 0308 	and.w	r3, r3, #8
 8006b7e:	2b00      	cmp	r3, #0
 8006b80:	d009      	beq.n	8006b96 <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8006b82:	4b11      	ldr	r3, [pc, #68]	; (8006bc8 <HAL_RCC_ClockConfig+0x1c4>)
 8006b84:	689b      	ldr	r3, [r3, #8]
 8006b86:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8006b8a:	687b      	ldr	r3, [r7, #4]
 8006b8c:	691b      	ldr	r3, [r3, #16]
 8006b8e:	00db      	lsls	r3, r3, #3
 8006b90:	490d      	ldr	r1, [pc, #52]	; (8006bc8 <HAL_RCC_ClockConfig+0x1c4>)
 8006b92:	4313      	orrs	r3, r2
 8006b94:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8006b96:	f000 f81d 	bl	8006bd4 <HAL_RCC_GetSysClockFreq>
 8006b9a:	4601      	mov	r1, r0
 8006b9c:	4b0a      	ldr	r3, [pc, #40]	; (8006bc8 <HAL_RCC_ClockConfig+0x1c4>)
 8006b9e:	689b      	ldr	r3, [r3, #8]
 8006ba0:	091b      	lsrs	r3, r3, #4
 8006ba2:	f003 030f 	and.w	r3, r3, #15
 8006ba6:	4a09      	ldr	r2, [pc, #36]	; (8006bcc <HAL_RCC_ClockConfig+0x1c8>)
 8006ba8:	5cd3      	ldrb	r3, [r2, r3]
 8006baa:	fa21 f303 	lsr.w	r3, r1, r3
 8006bae:	4a08      	ldr	r2, [pc, #32]	; (8006bd0 <HAL_RCC_ClockConfig+0x1cc>)
 8006bb0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 8006bb2:	2000      	movs	r0, #0
 8006bb4:	f7fc f9ac 	bl	8002f10 <HAL_InitTick>

  return HAL_OK;
 8006bb8:	2300      	movs	r3, #0
}
 8006bba:	4618      	mov	r0, r3
 8006bbc:	3710      	adds	r7, #16
 8006bbe:	46bd      	mov	sp, r7
 8006bc0:	bd80      	pop	{r7, pc}
 8006bc2:	bf00      	nop
 8006bc4:	40023c00 	.word	0x40023c00
 8006bc8:	40023800 	.word	0x40023800
 8006bcc:	0800f614 	.word	0x0800f614
 8006bd0:	200000ac 	.word	0x200000ac

08006bd4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006bd4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006bd6:	b085      	sub	sp, #20
 8006bd8:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 8006bda:	2300      	movs	r3, #0
 8006bdc:	607b      	str	r3, [r7, #4]
 8006bde:	2300      	movs	r3, #0
 8006be0:	60fb      	str	r3, [r7, #12]
 8006be2:	2300      	movs	r3, #0
 8006be4:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0;
 8006be6:	2300      	movs	r3, #0
 8006be8:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8006bea:	4b50      	ldr	r3, [pc, #320]	; (8006d2c <HAL_RCC_GetSysClockFreq+0x158>)
 8006bec:	689b      	ldr	r3, [r3, #8]
 8006bee:	f003 030c 	and.w	r3, r3, #12
 8006bf2:	2b04      	cmp	r3, #4
 8006bf4:	d007      	beq.n	8006c06 <HAL_RCC_GetSysClockFreq+0x32>
 8006bf6:	2b08      	cmp	r3, #8
 8006bf8:	d008      	beq.n	8006c0c <HAL_RCC_GetSysClockFreq+0x38>
 8006bfa:	2b00      	cmp	r3, #0
 8006bfc:	f040 808d 	bne.w	8006d1a <HAL_RCC_GetSysClockFreq+0x146>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8006c00:	4b4b      	ldr	r3, [pc, #300]	; (8006d30 <HAL_RCC_GetSysClockFreq+0x15c>)
 8006c02:	60bb      	str	r3, [r7, #8]
       break;
 8006c04:	e08c      	b.n	8006d20 <HAL_RCC_GetSysClockFreq+0x14c>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8006c06:	4b4b      	ldr	r3, [pc, #300]	; (8006d34 <HAL_RCC_GetSysClockFreq+0x160>)
 8006c08:	60bb      	str	r3, [r7, #8]
      break;
 8006c0a:	e089      	b.n	8006d20 <HAL_RCC_GetSysClockFreq+0x14c>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8006c0c:	4b47      	ldr	r3, [pc, #284]	; (8006d2c <HAL_RCC_GetSysClockFreq+0x158>)
 8006c0e:	685b      	ldr	r3, [r3, #4]
 8006c10:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8006c14:	607b      	str	r3, [r7, #4]
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 8006c16:	4b45      	ldr	r3, [pc, #276]	; (8006d2c <HAL_RCC_GetSysClockFreq+0x158>)
 8006c18:	685b      	ldr	r3, [r3, #4]
 8006c1a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006c1e:	2b00      	cmp	r3, #0
 8006c20:	d023      	beq.n	8006c6a <HAL_RCC_GetSysClockFreq+0x96>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006c22:	4b42      	ldr	r3, [pc, #264]	; (8006d2c <HAL_RCC_GetSysClockFreq+0x158>)
 8006c24:	685b      	ldr	r3, [r3, #4]
 8006c26:	099b      	lsrs	r3, r3, #6
 8006c28:	f04f 0400 	mov.w	r4, #0
 8006c2c:	f240 11ff 	movw	r1, #511	; 0x1ff
 8006c30:	f04f 0200 	mov.w	r2, #0
 8006c34:	ea03 0501 	and.w	r5, r3, r1
 8006c38:	ea04 0602 	and.w	r6, r4, r2
 8006c3c:	4a3d      	ldr	r2, [pc, #244]	; (8006d34 <HAL_RCC_GetSysClockFreq+0x160>)
 8006c3e:	fb02 f106 	mul.w	r1, r2, r6
 8006c42:	2200      	movs	r2, #0
 8006c44:	fb02 f205 	mul.w	r2, r2, r5
 8006c48:	440a      	add	r2, r1
 8006c4a:	493a      	ldr	r1, [pc, #232]	; (8006d34 <HAL_RCC_GetSysClockFreq+0x160>)
 8006c4c:	fba5 0101 	umull	r0, r1, r5, r1
 8006c50:	1853      	adds	r3, r2, r1
 8006c52:	4619      	mov	r1, r3
 8006c54:	687b      	ldr	r3, [r7, #4]
 8006c56:	f04f 0400 	mov.w	r4, #0
 8006c5a:	461a      	mov	r2, r3
 8006c5c:	4623      	mov	r3, r4
 8006c5e:	f7f9 fec1 	bl	80009e4 <__aeabi_uldivmod>
 8006c62:	4603      	mov	r3, r0
 8006c64:	460c      	mov	r4, r1
 8006c66:	60fb      	str	r3, [r7, #12]
 8006c68:	e049      	b.n	8006cfe <HAL_RCC_GetSysClockFreq+0x12a>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006c6a:	4b30      	ldr	r3, [pc, #192]	; (8006d2c <HAL_RCC_GetSysClockFreq+0x158>)
 8006c6c:	685b      	ldr	r3, [r3, #4]
 8006c6e:	099b      	lsrs	r3, r3, #6
 8006c70:	f04f 0400 	mov.w	r4, #0
 8006c74:	f240 11ff 	movw	r1, #511	; 0x1ff
 8006c78:	f04f 0200 	mov.w	r2, #0
 8006c7c:	ea03 0501 	and.w	r5, r3, r1
 8006c80:	ea04 0602 	and.w	r6, r4, r2
 8006c84:	4629      	mov	r1, r5
 8006c86:	4632      	mov	r2, r6
 8006c88:	f04f 0300 	mov.w	r3, #0
 8006c8c:	f04f 0400 	mov.w	r4, #0
 8006c90:	0154      	lsls	r4, r2, #5
 8006c92:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8006c96:	014b      	lsls	r3, r1, #5
 8006c98:	4619      	mov	r1, r3
 8006c9a:	4622      	mov	r2, r4
 8006c9c:	1b49      	subs	r1, r1, r5
 8006c9e:	eb62 0206 	sbc.w	r2, r2, r6
 8006ca2:	f04f 0300 	mov.w	r3, #0
 8006ca6:	f04f 0400 	mov.w	r4, #0
 8006caa:	0194      	lsls	r4, r2, #6
 8006cac:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8006cb0:	018b      	lsls	r3, r1, #6
 8006cb2:	1a5b      	subs	r3, r3, r1
 8006cb4:	eb64 0402 	sbc.w	r4, r4, r2
 8006cb8:	f04f 0100 	mov.w	r1, #0
 8006cbc:	f04f 0200 	mov.w	r2, #0
 8006cc0:	00e2      	lsls	r2, r4, #3
 8006cc2:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8006cc6:	00d9      	lsls	r1, r3, #3
 8006cc8:	460b      	mov	r3, r1
 8006cca:	4614      	mov	r4, r2
 8006ccc:	195b      	adds	r3, r3, r5
 8006cce:	eb44 0406 	adc.w	r4, r4, r6
 8006cd2:	f04f 0100 	mov.w	r1, #0
 8006cd6:	f04f 0200 	mov.w	r2, #0
 8006cda:	02a2      	lsls	r2, r4, #10
 8006cdc:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 8006ce0:	0299      	lsls	r1, r3, #10
 8006ce2:	460b      	mov	r3, r1
 8006ce4:	4614      	mov	r4, r2
 8006ce6:	4618      	mov	r0, r3
 8006ce8:	4621      	mov	r1, r4
 8006cea:	687b      	ldr	r3, [r7, #4]
 8006cec:	f04f 0400 	mov.w	r4, #0
 8006cf0:	461a      	mov	r2, r3
 8006cf2:	4623      	mov	r3, r4
 8006cf4:	f7f9 fe76 	bl	80009e4 <__aeabi_uldivmod>
 8006cf8:	4603      	mov	r3, r0
 8006cfa:	460c      	mov	r4, r1
 8006cfc:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1 ) *2);
 8006cfe:	4b0b      	ldr	r3, [pc, #44]	; (8006d2c <HAL_RCC_GetSysClockFreq+0x158>)
 8006d00:	685b      	ldr	r3, [r3, #4]
 8006d02:	0c1b      	lsrs	r3, r3, #16
 8006d04:	f003 0303 	and.w	r3, r3, #3
 8006d08:	3301      	adds	r3, #1
 8006d0a:	005b      	lsls	r3, r3, #1
 8006d0c:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8006d0e:	68fa      	ldr	r2, [r7, #12]
 8006d10:	683b      	ldr	r3, [r7, #0]
 8006d12:	fbb2 f3f3 	udiv	r3, r2, r3
 8006d16:	60bb      	str	r3, [r7, #8]
      break;
 8006d18:	e002      	b.n	8006d20 <HAL_RCC_GetSysClockFreq+0x14c>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8006d1a:	4b05      	ldr	r3, [pc, #20]	; (8006d30 <HAL_RCC_GetSysClockFreq+0x15c>)
 8006d1c:	60bb      	str	r3, [r7, #8]
      break;
 8006d1e:	bf00      	nop
    }
  }
  return sysclockfreq;
 8006d20:	68bb      	ldr	r3, [r7, #8]
}
 8006d22:	4618      	mov	r0, r3
 8006d24:	3714      	adds	r7, #20
 8006d26:	46bd      	mov	sp, r7
 8006d28:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006d2a:	bf00      	nop
 8006d2c:	40023800 	.word	0x40023800
 8006d30:	00f42400 	.word	0x00f42400
 8006d34:	017d7840 	.word	0x017d7840

08006d38 <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006d38:	b480      	push	{r7}
 8006d3a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8006d3c:	4b03      	ldr	r3, [pc, #12]	; (8006d4c <HAL_RCC_GetHCLKFreq+0x14>)
 8006d3e:	681b      	ldr	r3, [r3, #0]
}
 8006d40:	4618      	mov	r0, r3
 8006d42:	46bd      	mov	sp, r7
 8006d44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d48:	4770      	bx	lr
 8006d4a:	bf00      	nop
 8006d4c:	200000ac 	.word	0x200000ac

08006d50 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006d50:	b580      	push	{r7, lr}
 8006d52:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8006d54:	f7ff fff0 	bl	8006d38 <HAL_RCC_GetHCLKFreq>
 8006d58:	4601      	mov	r1, r0
 8006d5a:	4b05      	ldr	r3, [pc, #20]	; (8006d70 <HAL_RCC_GetPCLK1Freq+0x20>)
 8006d5c:	689b      	ldr	r3, [r3, #8]
 8006d5e:	0a9b      	lsrs	r3, r3, #10
 8006d60:	f003 0307 	and.w	r3, r3, #7
 8006d64:	4a03      	ldr	r2, [pc, #12]	; (8006d74 <HAL_RCC_GetPCLK1Freq+0x24>)
 8006d66:	5cd3      	ldrb	r3, [r2, r3]
 8006d68:	fa21 f303 	lsr.w	r3, r1, r3
}
 8006d6c:	4618      	mov	r0, r3
 8006d6e:	bd80      	pop	{r7, pc}
 8006d70:	40023800 	.word	0x40023800
 8006d74:	0800f624 	.word	0x0800f624

08006d78 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8006d78:	b580      	push	{r7, lr}
 8006d7a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8006d7c:	f7ff ffdc 	bl	8006d38 <HAL_RCC_GetHCLKFreq>
 8006d80:	4601      	mov	r1, r0
 8006d82:	4b05      	ldr	r3, [pc, #20]	; (8006d98 <HAL_RCC_GetPCLK2Freq+0x20>)
 8006d84:	689b      	ldr	r3, [r3, #8]
 8006d86:	0b5b      	lsrs	r3, r3, #13
 8006d88:	f003 0307 	and.w	r3, r3, #7
 8006d8c:	4a03      	ldr	r2, [pc, #12]	; (8006d9c <HAL_RCC_GetPCLK2Freq+0x24>)
 8006d8e:	5cd3      	ldrb	r3, [r2, r3]
 8006d90:	fa21 f303 	lsr.w	r3, r1, r3
}
 8006d94:	4618      	mov	r0, r3
 8006d96:	bd80      	pop	{r7, pc}
 8006d98:	40023800 	.word	0x40023800
 8006d9c:	0800f624 	.word	0x0800f624

08006da0 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8006da0:	b580      	push	{r7, lr}
 8006da2:	b088      	sub	sp, #32
 8006da4:	af00      	add	r7, sp, #0
 8006da6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8006da8:	2300      	movs	r3, #0
 8006daa:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 8006dac:	2300      	movs	r3, #0
 8006dae:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 8006db0:	2300      	movs	r3, #0
 8006db2:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 8006db4:	2300      	movs	r3, #0
 8006db6:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 8006db8:	2300      	movs	r3, #0
 8006dba:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8006dbc:	687b      	ldr	r3, [r7, #4]
 8006dbe:	681b      	ldr	r3, [r3, #0]
 8006dc0:	f003 0301 	and.w	r3, r3, #1
 8006dc4:	2b00      	cmp	r3, #0
 8006dc6:	d012      	beq.n	8006dee <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8006dc8:	4b69      	ldr	r3, [pc, #420]	; (8006f70 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006dca:	689b      	ldr	r3, [r3, #8]
 8006dcc:	4a68      	ldr	r2, [pc, #416]	; (8006f70 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006dce:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8006dd2:	6093      	str	r3, [r2, #8]
 8006dd4:	4b66      	ldr	r3, [pc, #408]	; (8006f70 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006dd6:	689a      	ldr	r2, [r3, #8]
 8006dd8:	687b      	ldr	r3, [r7, #4]
 8006dda:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006ddc:	4964      	ldr	r1, [pc, #400]	; (8006f70 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006dde:	4313      	orrs	r3, r2
 8006de0:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 8006de2:	687b      	ldr	r3, [r7, #4]
 8006de4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006de6:	2b00      	cmp	r3, #0
 8006de8:	d101      	bne.n	8006dee <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 8006dea:	2301      	movs	r3, #1
 8006dec:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 8006dee:	687b      	ldr	r3, [r7, #4]
 8006df0:	681b      	ldr	r3, [r3, #0]
 8006df2:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8006df6:	2b00      	cmp	r3, #0
 8006df8:	d017      	beq.n	8006e2a <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8006dfa:	4b5d      	ldr	r3, [pc, #372]	; (8006f70 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006dfc:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8006e00:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8006e04:	687b      	ldr	r3, [r7, #4]
 8006e06:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006e08:	4959      	ldr	r1, [pc, #356]	; (8006f70 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006e0a:	4313      	orrs	r3, r2
 8006e0c:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8006e10:	687b      	ldr	r3, [r7, #4]
 8006e12:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006e14:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8006e18:	d101      	bne.n	8006e1e <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 8006e1a:	2301      	movs	r3, #1
 8006e1c:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 8006e1e:	687b      	ldr	r3, [r7, #4]
 8006e20:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006e22:	2b00      	cmp	r3, #0
 8006e24:	d101      	bne.n	8006e2a <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 8006e26:	2301      	movs	r3, #1
 8006e28:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 8006e2a:	687b      	ldr	r3, [r7, #4]
 8006e2c:	681b      	ldr	r3, [r3, #0]
 8006e2e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8006e32:	2b00      	cmp	r3, #0
 8006e34:	d017      	beq.n	8006e66 <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8006e36:	4b4e      	ldr	r3, [pc, #312]	; (8006f70 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006e38:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8006e3c:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8006e40:	687b      	ldr	r3, [r7, #4]
 8006e42:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006e44:	494a      	ldr	r1, [pc, #296]	; (8006f70 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006e46:	4313      	orrs	r3, r2
 8006e48:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8006e4c:	687b      	ldr	r3, [r7, #4]
 8006e4e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006e50:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8006e54:	d101      	bne.n	8006e5a <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 8006e56:	2301      	movs	r3, #1
 8006e58:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 8006e5a:	687b      	ldr	r3, [r7, #4]
 8006e5c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006e5e:	2b00      	cmp	r3, #0
 8006e60:	d101      	bne.n	8006e66 <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 8006e62:	2301      	movs	r3, #1
 8006e64:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8006e66:	687b      	ldr	r3, [r7, #4]
 8006e68:	681b      	ldr	r3, [r3, #0]
 8006e6a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8006e6e:	2b00      	cmp	r3, #0
 8006e70:	d001      	beq.n	8006e76 <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 8006e72:	2301      	movs	r3, #1
 8006e74:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8006e76:	687b      	ldr	r3, [r7, #4]
 8006e78:	681b      	ldr	r3, [r3, #0]
 8006e7a:	f003 0320 	and.w	r3, r3, #32
 8006e7e:	2b00      	cmp	r3, #0
 8006e80:	f000 808b 	beq.w	8006f9a <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8006e84:	4b3a      	ldr	r3, [pc, #232]	; (8006f70 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006e86:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006e88:	4a39      	ldr	r2, [pc, #228]	; (8006f70 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006e8a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006e8e:	6413      	str	r3, [r2, #64]	; 0x40
 8006e90:	4b37      	ldr	r3, [pc, #220]	; (8006f70 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006e92:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006e94:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006e98:	60bb      	str	r3, [r7, #8]
 8006e9a:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8006e9c:	4b35      	ldr	r3, [pc, #212]	; (8006f74 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8006e9e:	681b      	ldr	r3, [r3, #0]
 8006ea0:	4a34      	ldr	r2, [pc, #208]	; (8006f74 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8006ea2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006ea6:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006ea8:	f7fc f876 	bl	8002f98 <HAL_GetTick>
 8006eac:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8006eae:	e008      	b.n	8006ec2 <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006eb0:	f7fc f872 	bl	8002f98 <HAL_GetTick>
 8006eb4:	4602      	mov	r2, r0
 8006eb6:	697b      	ldr	r3, [r7, #20]
 8006eb8:	1ad3      	subs	r3, r2, r3
 8006eba:	2b64      	cmp	r3, #100	; 0x64
 8006ebc:	d901      	bls.n	8006ec2 <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 8006ebe:	2303      	movs	r3, #3
 8006ec0:	e355      	b.n	800756e <HAL_RCCEx_PeriphCLKConfig+0x7ce>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8006ec2:	4b2c      	ldr	r3, [pc, #176]	; (8006f74 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8006ec4:	681b      	ldr	r3, [r3, #0]
 8006ec6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006eca:	2b00      	cmp	r3, #0
 8006ecc:	d0f0      	beq.n	8006eb0 <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8006ece:	4b28      	ldr	r3, [pc, #160]	; (8006f70 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006ed0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006ed2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006ed6:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8006ed8:	693b      	ldr	r3, [r7, #16]
 8006eda:	2b00      	cmp	r3, #0
 8006edc:	d035      	beq.n	8006f4a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 8006ede:	687b      	ldr	r3, [r7, #4]
 8006ee0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006ee2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006ee6:	693a      	ldr	r2, [r7, #16]
 8006ee8:	429a      	cmp	r2, r3
 8006eea:	d02e      	beq.n	8006f4a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8006eec:	4b20      	ldr	r3, [pc, #128]	; (8006f70 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006eee:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006ef0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006ef4:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8006ef6:	4b1e      	ldr	r3, [pc, #120]	; (8006f70 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006ef8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006efa:	4a1d      	ldr	r2, [pc, #116]	; (8006f70 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006efc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006f00:	6713      	str	r3, [r2, #112]	; 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 8006f02:	4b1b      	ldr	r3, [pc, #108]	; (8006f70 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006f04:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006f06:	4a1a      	ldr	r2, [pc, #104]	; (8006f70 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006f08:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006f0c:	6713      	str	r3, [r2, #112]	; 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 8006f0e:	4a18      	ldr	r2, [pc, #96]	; (8006f70 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006f10:	693b      	ldr	r3, [r7, #16]
 8006f12:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8006f14:	4b16      	ldr	r3, [pc, #88]	; (8006f70 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006f16:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006f18:	f003 0301 	and.w	r3, r3, #1
 8006f1c:	2b01      	cmp	r3, #1
 8006f1e:	d114      	bne.n	8006f4a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006f20:	f7fc f83a 	bl	8002f98 <HAL_GetTick>
 8006f24:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006f26:	e00a      	b.n	8006f3e <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8006f28:	f7fc f836 	bl	8002f98 <HAL_GetTick>
 8006f2c:	4602      	mov	r2, r0
 8006f2e:	697b      	ldr	r3, [r7, #20]
 8006f30:	1ad3      	subs	r3, r2, r3
 8006f32:	f241 3288 	movw	r2, #5000	; 0x1388
 8006f36:	4293      	cmp	r3, r2
 8006f38:	d901      	bls.n	8006f3e <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 8006f3a:	2303      	movs	r3, #3
 8006f3c:	e317      	b.n	800756e <HAL_RCCEx_PeriphCLKConfig+0x7ce>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006f3e:	4b0c      	ldr	r3, [pc, #48]	; (8006f70 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006f40:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006f42:	f003 0302 	and.w	r3, r3, #2
 8006f46:	2b00      	cmp	r3, #0
 8006f48:	d0ee      	beq.n	8006f28 <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8006f4a:	687b      	ldr	r3, [r7, #4]
 8006f4c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006f4e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006f52:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8006f56:	d111      	bne.n	8006f7c <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 8006f58:	4b05      	ldr	r3, [pc, #20]	; (8006f70 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006f5a:	689b      	ldr	r3, [r3, #8]
 8006f5c:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8006f60:	687b      	ldr	r3, [r7, #4]
 8006f62:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8006f64:	4b04      	ldr	r3, [pc, #16]	; (8006f78 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8006f66:	400b      	ands	r3, r1
 8006f68:	4901      	ldr	r1, [pc, #4]	; (8006f70 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006f6a:	4313      	orrs	r3, r2
 8006f6c:	608b      	str	r3, [r1, #8]
 8006f6e:	e00b      	b.n	8006f88 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 8006f70:	40023800 	.word	0x40023800
 8006f74:	40007000 	.word	0x40007000
 8006f78:	0ffffcff 	.word	0x0ffffcff
 8006f7c:	4bb0      	ldr	r3, [pc, #704]	; (8007240 <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 8006f7e:	689b      	ldr	r3, [r3, #8]
 8006f80:	4aaf      	ldr	r2, [pc, #700]	; (8007240 <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 8006f82:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8006f86:	6093      	str	r3, [r2, #8]
 8006f88:	4bad      	ldr	r3, [pc, #692]	; (8007240 <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 8006f8a:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8006f8c:	687b      	ldr	r3, [r7, #4]
 8006f8e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006f90:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006f94:	49aa      	ldr	r1, [pc, #680]	; (8007240 <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 8006f96:	4313      	orrs	r3, r2
 8006f98:	670b      	str	r3, [r1, #112]	; 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8006f9a:	687b      	ldr	r3, [r7, #4]
 8006f9c:	681b      	ldr	r3, [r3, #0]
 8006f9e:	f003 0310 	and.w	r3, r3, #16
 8006fa2:	2b00      	cmp	r3, #0
 8006fa4:	d010      	beq.n	8006fc8 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8006fa6:	4ba6      	ldr	r3, [pc, #664]	; (8007240 <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 8006fa8:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8006fac:	4aa4      	ldr	r2, [pc, #656]	; (8007240 <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 8006fae:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8006fb2:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 8006fb6:	4ba2      	ldr	r3, [pc, #648]	; (8007240 <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 8006fb8:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 8006fbc:	687b      	ldr	r3, [r7, #4]
 8006fbe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006fc0:	499f      	ldr	r1, [pc, #636]	; (8007240 <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 8006fc2:	4313      	orrs	r3, r2
 8006fc4:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8006fc8:	687b      	ldr	r3, [r7, #4]
 8006fca:	681b      	ldr	r3, [r3, #0]
 8006fcc:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8006fd0:	2b00      	cmp	r3, #0
 8006fd2:	d00a      	beq.n	8006fea <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8006fd4:	4b9a      	ldr	r3, [pc, #616]	; (8007240 <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 8006fd6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006fda:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8006fde:	687b      	ldr	r3, [r7, #4]
 8006fe0:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8006fe2:	4997      	ldr	r1, [pc, #604]	; (8007240 <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 8006fe4:	4313      	orrs	r3, r2
 8006fe6:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8006fea:	687b      	ldr	r3, [r7, #4]
 8006fec:	681b      	ldr	r3, [r3, #0]
 8006fee:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8006ff2:	2b00      	cmp	r3, #0
 8006ff4:	d00a      	beq.n	800700c <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8006ff6:	4b92      	ldr	r3, [pc, #584]	; (8007240 <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 8006ff8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006ffc:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8007000:	687b      	ldr	r3, [r7, #4]
 8007002:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8007004:	498e      	ldr	r1, [pc, #568]	; (8007240 <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 8007006:	4313      	orrs	r3, r2
 8007008:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800700c:	687b      	ldr	r3, [r7, #4]
 800700e:	681b      	ldr	r3, [r3, #0]
 8007010:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8007014:	2b00      	cmp	r3, #0
 8007016:	d00a      	beq.n	800702e <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8007018:	4b89      	ldr	r3, [pc, #548]	; (8007240 <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 800701a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800701e:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8007022:	687b      	ldr	r3, [r7, #4]
 8007024:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007026:	4986      	ldr	r1, [pc, #536]	; (8007240 <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 8007028:	4313      	orrs	r3, r2
 800702a:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800702e:	687b      	ldr	r3, [r7, #4]
 8007030:	681b      	ldr	r3, [r3, #0]
 8007032:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007036:	2b00      	cmp	r3, #0
 8007038:	d00a      	beq.n	8007050 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800703a:	4b81      	ldr	r3, [pc, #516]	; (8007240 <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 800703c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007040:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8007044:	687b      	ldr	r3, [r7, #4]
 8007046:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007048:	497d      	ldr	r1, [pc, #500]	; (8007240 <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 800704a:	4313      	orrs	r3, r2
 800704c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8007050:	687b      	ldr	r3, [r7, #4]
 8007052:	681b      	ldr	r3, [r3, #0]
 8007054:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007058:	2b00      	cmp	r3, #0
 800705a:	d00a      	beq.n	8007072 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800705c:	4b78      	ldr	r3, [pc, #480]	; (8007240 <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 800705e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007062:	f023 0203 	bic.w	r2, r3, #3
 8007066:	687b      	ldr	r3, [r7, #4]
 8007068:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800706a:	4975      	ldr	r1, [pc, #468]	; (8007240 <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 800706c:	4313      	orrs	r3, r2
 800706e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8007072:	687b      	ldr	r3, [r7, #4]
 8007074:	681b      	ldr	r3, [r3, #0]
 8007076:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800707a:	2b00      	cmp	r3, #0
 800707c:	d00a      	beq.n	8007094 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800707e:	4b70      	ldr	r3, [pc, #448]	; (8007240 <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 8007080:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007084:	f023 020c 	bic.w	r2, r3, #12
 8007088:	687b      	ldr	r3, [r7, #4]
 800708a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800708c:	496c      	ldr	r1, [pc, #432]	; (8007240 <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 800708e:	4313      	orrs	r3, r2
 8007090:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8007094:	687b      	ldr	r3, [r7, #4]
 8007096:	681b      	ldr	r3, [r3, #0]
 8007098:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800709c:	2b00      	cmp	r3, #0
 800709e:	d00a      	beq.n	80070b6 <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80070a0:	4b67      	ldr	r3, [pc, #412]	; (8007240 <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 80070a2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80070a6:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 80070aa:	687b      	ldr	r3, [r7, #4]
 80070ac:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80070ae:	4964      	ldr	r1, [pc, #400]	; (8007240 <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 80070b0:	4313      	orrs	r3, r2
 80070b2:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80070b6:	687b      	ldr	r3, [r7, #4]
 80070b8:	681b      	ldr	r3, [r3, #0]
 80070ba:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80070be:	2b00      	cmp	r3, #0
 80070c0:	d00a      	beq.n	80070d8 <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80070c2:	4b5f      	ldr	r3, [pc, #380]	; (8007240 <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 80070c4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80070c8:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 80070cc:	687b      	ldr	r3, [r7, #4]
 80070ce:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80070d0:	495b      	ldr	r1, [pc, #364]	; (8007240 <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 80070d2:	4313      	orrs	r3, r2
 80070d4:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80070d8:	687b      	ldr	r3, [r7, #4]
 80070da:	681b      	ldr	r3, [r3, #0]
 80070dc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80070e0:	2b00      	cmp	r3, #0
 80070e2:	d00a      	beq.n	80070fa <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80070e4:	4b56      	ldr	r3, [pc, #344]	; (8007240 <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 80070e6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80070ea:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80070ee:	687b      	ldr	r3, [r7, #4]
 80070f0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80070f2:	4953      	ldr	r1, [pc, #332]	; (8007240 <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 80070f4:	4313      	orrs	r3, r2
 80070f6:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 80070fa:	687b      	ldr	r3, [r7, #4]
 80070fc:	681b      	ldr	r3, [r3, #0]
 80070fe:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8007102:	2b00      	cmp	r3, #0
 8007104:	d00a      	beq.n	800711c <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 8007106:	4b4e      	ldr	r3, [pc, #312]	; (8007240 <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 8007108:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800710c:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8007110:	687b      	ldr	r3, [r7, #4]
 8007112:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007114:	494a      	ldr	r1, [pc, #296]	; (8007240 <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 8007116:	4313      	orrs	r3, r2
 8007118:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 800711c:	687b      	ldr	r3, [r7, #4]
 800711e:	681b      	ldr	r3, [r3, #0]
 8007120:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8007124:	2b00      	cmp	r3, #0
 8007126:	d00a      	beq.n	800713e <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 8007128:	4b45      	ldr	r3, [pc, #276]	; (8007240 <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 800712a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800712e:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8007132:	687b      	ldr	r3, [r7, #4]
 8007134:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007136:	4942      	ldr	r1, [pc, #264]	; (8007240 <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 8007138:	4313      	orrs	r3, r2
 800713a:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 800713e:	687b      	ldr	r3, [r7, #4]
 8007140:	681b      	ldr	r3, [r3, #0]
 8007142:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8007146:	2b00      	cmp	r3, #0
 8007148:	d00a      	beq.n	8007160 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 800714a:	4b3d      	ldr	r3, [pc, #244]	; (8007240 <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 800714c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007150:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8007154:	687b      	ldr	r3, [r7, #4]
 8007156:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007158:	4939      	ldr	r1, [pc, #228]	; (8007240 <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 800715a:	4313      	orrs	r3, r2
 800715c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8007160:	687b      	ldr	r3, [r7, #4]
 8007162:	681b      	ldr	r3, [r3, #0]
 8007164:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8007168:	2b00      	cmp	r3, #0
 800716a:	d00a      	beq.n	8007182 <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 800716c:	4b34      	ldr	r3, [pc, #208]	; (8007240 <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 800716e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007172:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 8007176:	687b      	ldr	r3, [r7, #4]
 8007178:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800717a:	4931      	ldr	r1, [pc, #196]	; (8007240 <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 800717c:	4313      	orrs	r3, r2
 800717e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8007182:	687b      	ldr	r3, [r7, #4]
 8007184:	681b      	ldr	r3, [r3, #0]
 8007186:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800718a:	2b00      	cmp	r3, #0
 800718c:	d011      	beq.n	80071b2 <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 800718e:	4b2c      	ldr	r3, [pc, #176]	; (8007240 <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 8007190:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007194:	f023 6200 	bic.w	r2, r3, #134217728	; 0x8000000
 8007198:	687b      	ldr	r3, [r7, #4]
 800719a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800719c:	4928      	ldr	r1, [pc, #160]	; (8007240 <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 800719e:	4313      	orrs	r3, r2
 80071a0:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 80071a4:	687b      	ldr	r3, [r7, #4]
 80071a6:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80071a8:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80071ac:	d101      	bne.n	80071b2 <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 80071ae:	2301      	movs	r3, #1
 80071b0:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 80071b2:	687b      	ldr	r3, [r7, #4]
 80071b4:	681b      	ldr	r3, [r3, #0]
 80071b6:	f003 0308 	and.w	r3, r3, #8
 80071ba:	2b00      	cmp	r3, #0
 80071bc:	d001      	beq.n	80071c2 <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 80071be:	2301      	movs	r3, #1
 80071c0:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 80071c2:	687b      	ldr	r3, [r7, #4]
 80071c4:	681b      	ldr	r3, [r3, #0]
 80071c6:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80071ca:	2b00      	cmp	r3, #0
 80071cc:	d00a      	beq.n	80071e4 <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80071ce:	4b1c      	ldr	r3, [pc, #112]	; (8007240 <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 80071d0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80071d4:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 80071d8:	687b      	ldr	r3, [r7, #4]
 80071da:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80071dc:	4918      	ldr	r1, [pc, #96]	; (8007240 <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 80071de:	4313      	orrs	r3, r2
 80071e0:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 80071e4:	687b      	ldr	r3, [r7, #4]
 80071e6:	681b      	ldr	r3, [r3, #0]
 80071e8:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80071ec:	2b00      	cmp	r3, #0
 80071ee:	d00b      	beq.n	8007208 <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 80071f0:	4b13      	ldr	r3, [pc, #76]	; (8007240 <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 80071f2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80071f6:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 80071fa:	687b      	ldr	r3, [r7, #4]
 80071fc:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8007200:	490f      	ldr	r1, [pc, #60]	; (8007240 <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 8007202:	4313      	orrs	r3, r2
 8007204:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || (PeriphClkInit->PeriphClockSelection == RCC_PERIPHCLK_PLLI2S))
 8007208:	69fb      	ldr	r3, [r7, #28]
 800720a:	2b01      	cmp	r3, #1
 800720c:	d005      	beq.n	800721a <HAL_RCCEx_PeriphCLKConfig+0x47a>
 800720e:	687b      	ldr	r3, [r7, #4]
 8007210:	681b      	ldr	r3, [r3, #0]
 8007212:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8007216:	f040 80d8 	bne.w	80073ca <HAL_RCCEx_PeriphCLKConfig+0x62a>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 800721a:	4b09      	ldr	r3, [pc, #36]	; (8007240 <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 800721c:	681b      	ldr	r3, [r3, #0]
 800721e:	4a08      	ldr	r2, [pc, #32]	; (8007240 <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 8007220:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8007224:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007226:	f7fb feb7 	bl	8002f98 <HAL_GetTick>
 800722a:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800722c:	e00a      	b.n	8007244 <HAL_RCCEx_PeriphCLKConfig+0x4a4>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 800722e:	f7fb feb3 	bl	8002f98 <HAL_GetTick>
 8007232:	4602      	mov	r2, r0
 8007234:	697b      	ldr	r3, [r7, #20]
 8007236:	1ad3      	subs	r3, r2, r3
 8007238:	2b64      	cmp	r3, #100	; 0x64
 800723a:	d903      	bls.n	8007244 <HAL_RCCEx_PeriphCLKConfig+0x4a4>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800723c:	2303      	movs	r3, #3
 800723e:	e196      	b.n	800756e <HAL_RCCEx_PeriphCLKConfig+0x7ce>
 8007240:	40023800 	.word	0x40023800
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8007244:	4b6c      	ldr	r3, [pc, #432]	; (80073f8 <HAL_RCCEx_PeriphCLKConfig+0x658>)
 8007246:	681b      	ldr	r3, [r3, #0]
 8007248:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800724c:	2b00      	cmp	r3, #0
 800724e:	d1ee      	bne.n	800722e <HAL_RCCEx_PeriphCLKConfig+0x48e>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 8007250:	687b      	ldr	r3, [r7, #4]
 8007252:	681b      	ldr	r3, [r3, #0]
 8007254:	f003 0301 	and.w	r3, r3, #1
 8007258:	2b00      	cmp	r3, #0
 800725a:	d021      	beq.n	80072a0 <HAL_RCCEx_PeriphCLKConfig+0x500>
 800725c:	687b      	ldr	r3, [r7, #4]
 800725e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007260:	2b00      	cmp	r3, #0
 8007262:	d11d      	bne.n	80072a0 <HAL_RCCEx_PeriphCLKConfig+0x500>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8007264:	4b64      	ldr	r3, [pc, #400]	; (80073f8 <HAL_RCCEx_PeriphCLKConfig+0x658>)
 8007266:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800726a:	0c1b      	lsrs	r3, r3, #16
 800726c:	f003 0303 	and.w	r3, r3, #3
 8007270:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8007272:	4b61      	ldr	r3, [pc, #388]	; (80073f8 <HAL_RCCEx_PeriphCLKConfig+0x658>)
 8007274:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8007278:	0e1b      	lsrs	r3, r3, #24
 800727a:	f003 030f 	and.w	r3, r3, #15
 800727e:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 8007280:	687b      	ldr	r3, [r7, #4]
 8007282:	685b      	ldr	r3, [r3, #4]
 8007284:	019a      	lsls	r2, r3, #6
 8007286:	693b      	ldr	r3, [r7, #16]
 8007288:	041b      	lsls	r3, r3, #16
 800728a:	431a      	orrs	r2, r3
 800728c:	68fb      	ldr	r3, [r7, #12]
 800728e:	061b      	lsls	r3, r3, #24
 8007290:	431a      	orrs	r2, r3
 8007292:	687b      	ldr	r3, [r7, #4]
 8007294:	689b      	ldr	r3, [r3, #8]
 8007296:	071b      	lsls	r3, r3, #28
 8007298:	4957      	ldr	r1, [pc, #348]	; (80073f8 <HAL_RCCEx_PeriphCLKConfig+0x658>)
 800729a:	4313      	orrs	r3, r2
 800729c:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 80072a0:	687b      	ldr	r3, [r7, #4]
 80072a2:	681b      	ldr	r3, [r3, #0]
 80072a4:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80072a8:	2b00      	cmp	r3, #0
 80072aa:	d004      	beq.n	80072b6 <HAL_RCCEx_PeriphCLKConfig+0x516>
 80072ac:	687b      	ldr	r3, [r7, #4]
 80072ae:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80072b0:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80072b4:	d00a      	beq.n	80072cc <HAL_RCCEx_PeriphCLKConfig+0x52c>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 80072b6:	687b      	ldr	r3, [r7, #4]
 80072b8:	681b      	ldr	r3, [r3, #0]
 80072ba:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 80072be:	2b00      	cmp	r3, #0
 80072c0:	d02e      	beq.n	8007320 <HAL_RCCEx_PeriphCLKConfig+0x580>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 80072c2:	687b      	ldr	r3, [r7, #4]
 80072c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80072c6:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80072ca:	d129      	bne.n	8007320 <HAL_RCCEx_PeriphCLKConfig+0x580>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 80072cc:	4b4a      	ldr	r3, [pc, #296]	; (80073f8 <HAL_RCCEx_PeriphCLKConfig+0x658>)
 80072ce:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80072d2:	0c1b      	lsrs	r3, r3, #16
 80072d4:	f003 0303 	and.w	r3, r3, #3
 80072d8:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 80072da:	4b47      	ldr	r3, [pc, #284]	; (80073f8 <HAL_RCCEx_PeriphCLKConfig+0x658>)
 80072dc:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80072e0:	0f1b      	lsrs	r3, r3, #28
 80072e2:	f003 0307 	and.w	r3, r3, #7
 80072e6:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 80072e8:	687b      	ldr	r3, [r7, #4]
 80072ea:	685b      	ldr	r3, [r3, #4]
 80072ec:	019a      	lsls	r2, r3, #6
 80072ee:	693b      	ldr	r3, [r7, #16]
 80072f0:	041b      	lsls	r3, r3, #16
 80072f2:	431a      	orrs	r2, r3
 80072f4:	687b      	ldr	r3, [r7, #4]
 80072f6:	68db      	ldr	r3, [r3, #12]
 80072f8:	061b      	lsls	r3, r3, #24
 80072fa:	431a      	orrs	r2, r3
 80072fc:	68fb      	ldr	r3, [r7, #12]
 80072fe:	071b      	lsls	r3, r3, #28
 8007300:	493d      	ldr	r1, [pc, #244]	; (80073f8 <HAL_RCCEx_PeriphCLKConfig+0x658>)
 8007302:	4313      	orrs	r3, r2
 8007304:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8007308:	4b3b      	ldr	r3, [pc, #236]	; (80073f8 <HAL_RCCEx_PeriphCLKConfig+0x658>)
 800730a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800730e:	f023 021f 	bic.w	r2, r3, #31
 8007312:	687b      	ldr	r3, [r7, #4]
 8007314:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007316:	3b01      	subs	r3, #1
 8007318:	4937      	ldr	r1, [pc, #220]	; (80073f8 <HAL_RCCEx_PeriphCLKConfig+0x658>)
 800731a:	4313      	orrs	r3, r2
 800731c:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8007320:	687b      	ldr	r3, [r7, #4]
 8007322:	681b      	ldr	r3, [r3, #0]
 8007324:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8007328:	2b00      	cmp	r3, #0
 800732a:	d01d      	beq.n	8007368 <HAL_RCCEx_PeriphCLKConfig+0x5c8>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 800732c:	4b32      	ldr	r3, [pc, #200]	; (80073f8 <HAL_RCCEx_PeriphCLKConfig+0x658>)
 800732e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8007332:	0e1b      	lsrs	r3, r3, #24
 8007334:	f003 030f 	and.w	r3, r3, #15
 8007338:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 800733a:	4b2f      	ldr	r3, [pc, #188]	; (80073f8 <HAL_RCCEx_PeriphCLKConfig+0x658>)
 800733c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8007340:	0f1b      	lsrs	r3, r3, #28
 8007342:	f003 0307 	and.w	r3, r3, #7
 8007346:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 8007348:	687b      	ldr	r3, [r7, #4]
 800734a:	685b      	ldr	r3, [r3, #4]
 800734c:	019a      	lsls	r2, r3, #6
 800734e:	687b      	ldr	r3, [r7, #4]
 8007350:	691b      	ldr	r3, [r3, #16]
 8007352:	041b      	lsls	r3, r3, #16
 8007354:	431a      	orrs	r2, r3
 8007356:	693b      	ldr	r3, [r7, #16]
 8007358:	061b      	lsls	r3, r3, #24
 800735a:	431a      	orrs	r2, r3
 800735c:	68fb      	ldr	r3, [r7, #12]
 800735e:	071b      	lsls	r3, r3, #28
 8007360:	4925      	ldr	r1, [pc, #148]	; (80073f8 <HAL_RCCEx_PeriphCLKConfig+0x658>)
 8007362:	4313      	orrs	r3, r2
 8007364:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8007368:	687b      	ldr	r3, [r7, #4]
 800736a:	681b      	ldr	r3, [r3, #0]
 800736c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007370:	2b00      	cmp	r3, #0
 8007372:	d011      	beq.n	8007398 <HAL_RCCEx_PeriphCLKConfig+0x5f8>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8007374:	687b      	ldr	r3, [r7, #4]
 8007376:	685b      	ldr	r3, [r3, #4]
 8007378:	019a      	lsls	r2, r3, #6
 800737a:	687b      	ldr	r3, [r7, #4]
 800737c:	691b      	ldr	r3, [r3, #16]
 800737e:	041b      	lsls	r3, r3, #16
 8007380:	431a      	orrs	r2, r3
 8007382:	687b      	ldr	r3, [r7, #4]
 8007384:	68db      	ldr	r3, [r3, #12]
 8007386:	061b      	lsls	r3, r3, #24
 8007388:	431a      	orrs	r2, r3
 800738a:	687b      	ldr	r3, [r7, #4]
 800738c:	689b      	ldr	r3, [r3, #8]
 800738e:	071b      	lsls	r3, r3, #28
 8007390:	4919      	ldr	r1, [pc, #100]	; (80073f8 <HAL_RCCEx_PeriphCLKConfig+0x658>)
 8007392:	4313      	orrs	r3, r2
 8007394:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8007398:	4b17      	ldr	r3, [pc, #92]	; (80073f8 <HAL_RCCEx_PeriphCLKConfig+0x658>)
 800739a:	681b      	ldr	r3, [r3, #0]
 800739c:	4a16      	ldr	r2, [pc, #88]	; (80073f8 <HAL_RCCEx_PeriphCLKConfig+0x658>)
 800739e:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80073a2:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80073a4:	f7fb fdf8 	bl	8002f98 <HAL_GetTick>
 80073a8:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80073aa:	e008      	b.n	80073be <HAL_RCCEx_PeriphCLKConfig+0x61e>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 80073ac:	f7fb fdf4 	bl	8002f98 <HAL_GetTick>
 80073b0:	4602      	mov	r2, r0
 80073b2:	697b      	ldr	r3, [r7, #20]
 80073b4:	1ad3      	subs	r3, r2, r3
 80073b6:	2b64      	cmp	r3, #100	; 0x64
 80073b8:	d901      	bls.n	80073be <HAL_RCCEx_PeriphCLKConfig+0x61e>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80073ba:	2303      	movs	r3, #3
 80073bc:	e0d7      	b.n	800756e <HAL_RCCEx_PeriphCLKConfig+0x7ce>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80073be:	4b0e      	ldr	r3, [pc, #56]	; (80073f8 <HAL_RCCEx_PeriphCLKConfig+0x658>)
 80073c0:	681b      	ldr	r3, [r3, #0]
 80073c2:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80073c6:	2b00      	cmp	r3, #0
 80073c8:	d0f0      	beq.n	80073ac <HAL_RCCEx_PeriphCLKConfig+0x60c>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 80073ca:	69bb      	ldr	r3, [r7, #24]
 80073cc:	2b01      	cmp	r3, #1
 80073ce:	f040 80cd 	bne.w	800756c <HAL_RCCEx_PeriphCLKConfig+0x7cc>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 80073d2:	4b09      	ldr	r3, [pc, #36]	; (80073f8 <HAL_RCCEx_PeriphCLKConfig+0x658>)
 80073d4:	681b      	ldr	r3, [r3, #0]
 80073d6:	4a08      	ldr	r2, [pc, #32]	; (80073f8 <HAL_RCCEx_PeriphCLKConfig+0x658>)
 80073d8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80073dc:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80073de:	f7fb fddb 	bl	8002f98 <HAL_GetTick>
 80073e2:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 80073e4:	e00a      	b.n	80073fc <HAL_RCCEx_PeriphCLKConfig+0x65c>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 80073e6:	f7fb fdd7 	bl	8002f98 <HAL_GetTick>
 80073ea:	4602      	mov	r2, r0
 80073ec:	697b      	ldr	r3, [r7, #20]
 80073ee:	1ad3      	subs	r3, r2, r3
 80073f0:	2b64      	cmp	r3, #100	; 0x64
 80073f2:	d903      	bls.n	80073fc <HAL_RCCEx_PeriphCLKConfig+0x65c>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80073f4:	2303      	movs	r3, #3
 80073f6:	e0ba      	b.n	800756e <HAL_RCCEx_PeriphCLKConfig+0x7ce>
 80073f8:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 80073fc:	4b5e      	ldr	r3, [pc, #376]	; (8007578 <HAL_RCCEx_PeriphCLKConfig+0x7d8>)
 80073fe:	681b      	ldr	r3, [r3, #0]
 8007400:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8007404:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8007408:	d0ed      	beq.n	80073e6 <HAL_RCCEx_PeriphCLKConfig+0x646>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 800740a:	687b      	ldr	r3, [r7, #4]
 800740c:	681b      	ldr	r3, [r3, #0]
 800740e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8007412:	2b00      	cmp	r3, #0
 8007414:	d003      	beq.n	800741e <HAL_RCCEx_PeriphCLKConfig+0x67e>
 8007416:	687b      	ldr	r3, [r7, #4]
 8007418:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800741a:	2b00      	cmp	r3, #0
 800741c:	d009      	beq.n	8007432 <HAL_RCCEx_PeriphCLKConfig+0x692>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 800741e:	687b      	ldr	r3, [r7, #4]
 8007420:	681b      	ldr	r3, [r3, #0]
 8007422:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8007426:	2b00      	cmp	r3, #0
 8007428:	d02e      	beq.n	8007488 <HAL_RCCEx_PeriphCLKConfig+0x6e8>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 800742a:	687b      	ldr	r3, [r7, #4]
 800742c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800742e:	2b00      	cmp	r3, #0
 8007430:	d12a      	bne.n	8007488 <HAL_RCCEx_PeriphCLKConfig+0x6e8>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8007432:	4b51      	ldr	r3, [pc, #324]	; (8007578 <HAL_RCCEx_PeriphCLKConfig+0x7d8>)
 8007434:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007438:	0c1b      	lsrs	r3, r3, #16
 800743a:	f003 0303 	and.w	r3, r3, #3
 800743e:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8007440:	4b4d      	ldr	r3, [pc, #308]	; (8007578 <HAL_RCCEx_PeriphCLKConfig+0x7d8>)
 8007442:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007446:	0f1b      	lsrs	r3, r3, #28
 8007448:	f003 0307 	and.w	r3, r3, #7
 800744c:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 800744e:	687b      	ldr	r3, [r7, #4]
 8007450:	695b      	ldr	r3, [r3, #20]
 8007452:	019a      	lsls	r2, r3, #6
 8007454:	693b      	ldr	r3, [r7, #16]
 8007456:	041b      	lsls	r3, r3, #16
 8007458:	431a      	orrs	r2, r3
 800745a:	687b      	ldr	r3, [r7, #4]
 800745c:	699b      	ldr	r3, [r3, #24]
 800745e:	061b      	lsls	r3, r3, #24
 8007460:	431a      	orrs	r2, r3
 8007462:	68fb      	ldr	r3, [r7, #12]
 8007464:	071b      	lsls	r3, r3, #28
 8007466:	4944      	ldr	r1, [pc, #272]	; (8007578 <HAL_RCCEx_PeriphCLKConfig+0x7d8>)
 8007468:	4313      	orrs	r3, r2
 800746a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 800746e:	4b42      	ldr	r3, [pc, #264]	; (8007578 <HAL_RCCEx_PeriphCLKConfig+0x7d8>)
 8007470:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8007474:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 8007478:	687b      	ldr	r3, [r7, #4]
 800747a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800747c:	3b01      	subs	r3, #1
 800747e:	021b      	lsls	r3, r3, #8
 8007480:	493d      	ldr	r1, [pc, #244]	; (8007578 <HAL_RCCEx_PeriphCLKConfig+0x7d8>)
 8007482:	4313      	orrs	r3, r2
 8007484:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 8007488:	687b      	ldr	r3, [r7, #4]
 800748a:	681b      	ldr	r3, [r3, #0]
 800748c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8007490:	2b00      	cmp	r3, #0
 8007492:	d022      	beq.n	80074da <HAL_RCCEx_PeriphCLKConfig+0x73a>
 8007494:	687b      	ldr	r3, [r7, #4]
 8007496:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8007498:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800749c:	d11d      	bne.n	80074da <HAL_RCCEx_PeriphCLKConfig+0x73a>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 800749e:	4b36      	ldr	r3, [pc, #216]	; (8007578 <HAL_RCCEx_PeriphCLKConfig+0x7d8>)
 80074a0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80074a4:	0e1b      	lsrs	r3, r3, #24
 80074a6:	f003 030f 	and.w	r3, r3, #15
 80074aa:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 80074ac:	4b32      	ldr	r3, [pc, #200]	; (8007578 <HAL_RCCEx_PeriphCLKConfig+0x7d8>)
 80074ae:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80074b2:	0f1b      	lsrs	r3, r3, #28
 80074b4:	f003 0307 	and.w	r3, r3, #7
 80074b8:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 80074ba:	687b      	ldr	r3, [r7, #4]
 80074bc:	695b      	ldr	r3, [r3, #20]
 80074be:	019a      	lsls	r2, r3, #6
 80074c0:	687b      	ldr	r3, [r7, #4]
 80074c2:	6a1b      	ldr	r3, [r3, #32]
 80074c4:	041b      	lsls	r3, r3, #16
 80074c6:	431a      	orrs	r2, r3
 80074c8:	693b      	ldr	r3, [r7, #16]
 80074ca:	061b      	lsls	r3, r3, #24
 80074cc:	431a      	orrs	r2, r3
 80074ce:	68fb      	ldr	r3, [r7, #12]
 80074d0:	071b      	lsls	r3, r3, #28
 80074d2:	4929      	ldr	r1, [pc, #164]	; (8007578 <HAL_RCCEx_PeriphCLKConfig+0x7d8>)
 80074d4:	4313      	orrs	r3, r2
 80074d6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 80074da:	687b      	ldr	r3, [r7, #4]
 80074dc:	681b      	ldr	r3, [r3, #0]
 80074de:	f003 0308 	and.w	r3, r3, #8
 80074e2:	2b00      	cmp	r3, #0
 80074e4:	d028      	beq.n	8007538 <HAL_RCCEx_PeriphCLKConfig+0x798>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 80074e6:	4b24      	ldr	r3, [pc, #144]	; (8007578 <HAL_RCCEx_PeriphCLKConfig+0x7d8>)
 80074e8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80074ec:	0e1b      	lsrs	r3, r3, #24
 80074ee:	f003 030f 	and.w	r3, r3, #15
 80074f2:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 80074f4:	4b20      	ldr	r3, [pc, #128]	; (8007578 <HAL_RCCEx_PeriphCLKConfig+0x7d8>)
 80074f6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80074fa:	0c1b      	lsrs	r3, r3, #16
 80074fc:	f003 0303 	and.w	r3, r3, #3
 8007500:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 8007502:	687b      	ldr	r3, [r7, #4]
 8007504:	695b      	ldr	r3, [r3, #20]
 8007506:	019a      	lsls	r2, r3, #6
 8007508:	68fb      	ldr	r3, [r7, #12]
 800750a:	041b      	lsls	r3, r3, #16
 800750c:	431a      	orrs	r2, r3
 800750e:	693b      	ldr	r3, [r7, #16]
 8007510:	061b      	lsls	r3, r3, #24
 8007512:	431a      	orrs	r2, r3
 8007514:	687b      	ldr	r3, [r7, #4]
 8007516:	69db      	ldr	r3, [r3, #28]
 8007518:	071b      	lsls	r3, r3, #28
 800751a:	4917      	ldr	r1, [pc, #92]	; (8007578 <HAL_RCCEx_PeriphCLKConfig+0x7d8>)
 800751c:	4313      	orrs	r3, r2
 800751e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 8007522:	4b15      	ldr	r3, [pc, #84]	; (8007578 <HAL_RCCEx_PeriphCLKConfig+0x7d8>)
 8007524:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8007528:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800752c:	687b      	ldr	r3, [r7, #4]
 800752e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007530:	4911      	ldr	r1, [pc, #68]	; (8007578 <HAL_RCCEx_PeriphCLKConfig+0x7d8>)
 8007532:	4313      	orrs	r3, r2
 8007534:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8007538:	4b0f      	ldr	r3, [pc, #60]	; (8007578 <HAL_RCCEx_PeriphCLKConfig+0x7d8>)
 800753a:	681b      	ldr	r3, [r3, #0]
 800753c:	4a0e      	ldr	r2, [pc, #56]	; (8007578 <HAL_RCCEx_PeriphCLKConfig+0x7d8>)
 800753e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007542:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007544:	f7fb fd28 	bl	8002f98 <HAL_GetTick>
 8007548:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800754a:	e008      	b.n	800755e <HAL_RCCEx_PeriphCLKConfig+0x7be>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 800754c:	f7fb fd24 	bl	8002f98 <HAL_GetTick>
 8007550:	4602      	mov	r2, r0
 8007552:	697b      	ldr	r3, [r7, #20]
 8007554:	1ad3      	subs	r3, r2, r3
 8007556:	2b64      	cmp	r3, #100	; 0x64
 8007558:	d901      	bls.n	800755e <HAL_RCCEx_PeriphCLKConfig+0x7be>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800755a:	2303      	movs	r3, #3
 800755c:	e007      	b.n	800756e <HAL_RCCEx_PeriphCLKConfig+0x7ce>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800755e:	4b06      	ldr	r3, [pc, #24]	; (8007578 <HAL_RCCEx_PeriphCLKConfig+0x7d8>)
 8007560:	681b      	ldr	r3, [r3, #0]
 8007562:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8007566:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800756a:	d1ef      	bne.n	800754c <HAL_RCCEx_PeriphCLKConfig+0x7ac>
      }
    }
  }
  return HAL_OK;
 800756c:	2300      	movs	r3, #0
}
 800756e:	4618      	mov	r0, r3
 8007570:	3720      	adds	r7, #32
 8007572:	46bd      	mov	sp, r7
 8007574:	bd80      	pop	{r7, pc}
 8007576:	bf00      	nop
 8007578:	40023800 	.word	0x40023800

0800757c <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 800757c:	b580      	push	{r7, lr}
 800757e:	b082      	sub	sp, #8
 8007580:	af00      	add	r7, sp, #0
 8007582:	6078      	str	r0, [r7, #4]
  /* Check the RTC peripheral state */
  if(hrtc == NULL)
 8007584:	687b      	ldr	r3, [r7, #4]
 8007586:	2b00      	cmp	r3, #0
 8007588:	d101      	bne.n	800758e <HAL_RTC_Init+0x12>
  {
     return HAL_ERROR;
 800758a:	2301      	movs	r3, #1
 800758c:	e06b      	b.n	8007666 <HAL_RTC_Init+0xea>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else
  if(hrtc->State == HAL_RTC_STATE_RESET)
 800758e:	687b      	ldr	r3, [r7, #4]
 8007590:	7f5b      	ldrb	r3, [r3, #29]
 8007592:	b2db      	uxtb	r3, r3
 8007594:	2b00      	cmp	r3, #0
 8007596:	d105      	bne.n	80075a4 <HAL_RTC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 8007598:	687b      	ldr	r3, [r7, #4]
 800759a:	2200      	movs	r2, #0
 800759c:	771a      	strb	r2, [r3, #28]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 800759e:	6878      	ldr	r0, [r7, #4]
 80075a0:	f005 f86a 	bl	800c678 <HAL_RTC_MspInit>
  }
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 80075a4:	687b      	ldr	r3, [r7, #4]
 80075a6:	2202      	movs	r2, #2
 80075a8:	775a      	strb	r2, [r3, #29]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80075aa:	687b      	ldr	r3, [r7, #4]
 80075ac:	681b      	ldr	r3, [r3, #0]
 80075ae:	22ca      	movs	r2, #202	; 0xca
 80075b0:	625a      	str	r2, [r3, #36]	; 0x24
 80075b2:	687b      	ldr	r3, [r7, #4]
 80075b4:	681b      	ldr	r3, [r3, #0]
 80075b6:	2253      	movs	r2, #83	; 0x53
 80075b8:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 80075ba:	6878      	ldr	r0, [r7, #4]
 80075bc:	f000 fb00 	bl	8007bc0 <RTC_EnterInitMode>
 80075c0:	4603      	mov	r3, r0
 80075c2:	2b00      	cmp	r3, #0
 80075c4:	d008      	beq.n	80075d8 <HAL_RTC_Init+0x5c>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80075c6:	687b      	ldr	r3, [r7, #4]
 80075c8:	681b      	ldr	r3, [r3, #0]
 80075ca:	22ff      	movs	r2, #255	; 0xff
 80075cc:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 80075ce:	687b      	ldr	r3, [r7, #4]
 80075d0:	2204      	movs	r2, #4
 80075d2:	775a      	strb	r2, [r3, #29]

    return HAL_ERROR;
 80075d4:	2301      	movs	r3, #1
 80075d6:	e046      	b.n	8007666 <HAL_RTC_Init+0xea>
  }
  else
  {
    /* Clear RTC_CR FMT, OSEL and POL Bits */
    hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 80075d8:	687b      	ldr	r3, [r7, #4]
 80075da:	681b      	ldr	r3, [r3, #0]
 80075dc:	6899      	ldr	r1, [r3, #8]
 80075de:	687b      	ldr	r3, [r7, #4]
 80075e0:	681a      	ldr	r2, [r3, #0]
 80075e2:	4b23      	ldr	r3, [pc, #140]	; (8007670 <HAL_RTC_Init+0xf4>)
 80075e4:	400b      	ands	r3, r1
 80075e6:	6093      	str	r3, [r2, #8]
    /* Set RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 80075e8:	687b      	ldr	r3, [r7, #4]
 80075ea:	681b      	ldr	r3, [r3, #0]
 80075ec:	6899      	ldr	r1, [r3, #8]
 80075ee:	687b      	ldr	r3, [r7, #4]
 80075f0:	685a      	ldr	r2, [r3, #4]
 80075f2:	687b      	ldr	r3, [r7, #4]
 80075f4:	691b      	ldr	r3, [r3, #16]
 80075f6:	431a      	orrs	r2, r3
 80075f8:	687b      	ldr	r3, [r7, #4]
 80075fa:	695b      	ldr	r3, [r3, #20]
 80075fc:	431a      	orrs	r2, r3
 80075fe:	687b      	ldr	r3, [r7, #4]
 8007600:	681b      	ldr	r3, [r3, #0]
 8007602:	430a      	orrs	r2, r1
 8007604:	609a      	str	r2, [r3, #8]

    /* Configure the RTC PRER */
    hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 8007606:	687b      	ldr	r3, [r7, #4]
 8007608:	681b      	ldr	r3, [r3, #0]
 800760a:	687a      	ldr	r2, [r7, #4]
 800760c:	68d2      	ldr	r2, [r2, #12]
 800760e:	611a      	str	r2, [r3, #16]
    hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << 16);
 8007610:	687b      	ldr	r3, [r7, #4]
 8007612:	681b      	ldr	r3, [r3, #0]
 8007614:	6919      	ldr	r1, [r3, #16]
 8007616:	687b      	ldr	r3, [r7, #4]
 8007618:	689b      	ldr	r3, [r3, #8]
 800761a:	041a      	lsls	r2, r3, #16
 800761c:	687b      	ldr	r3, [r7, #4]
 800761e:	681b      	ldr	r3, [r3, #0]
 8007620:	430a      	orrs	r2, r1
 8007622:	611a      	str	r2, [r3, #16]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
 8007624:	687b      	ldr	r3, [r7, #4]
 8007626:	681b      	ldr	r3, [r3, #0]
 8007628:	68da      	ldr	r2, [r3, #12]
 800762a:	687b      	ldr	r3, [r7, #4]
 800762c:	681b      	ldr	r3, [r3, #0]
 800762e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8007632:	60da      	str	r2, [r3, #12]

    hrtc->Instance->OR &= (uint32_t)~RTC_OR_ALARMTYPE;
 8007634:	687b      	ldr	r3, [r7, #4]
 8007636:	681b      	ldr	r3, [r3, #0]
 8007638:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800763a:	687b      	ldr	r3, [r7, #4]
 800763c:	681b      	ldr	r3, [r3, #0]
 800763e:	f022 0208 	bic.w	r2, r2, #8
 8007642:	64da      	str	r2, [r3, #76]	; 0x4c
    hrtc->Instance->OR |= (uint32_t)(hrtc->Init.OutPutType);
 8007644:	687b      	ldr	r3, [r7, #4]
 8007646:	681b      	ldr	r3, [r3, #0]
 8007648:	6cd9      	ldr	r1, [r3, #76]	; 0x4c
 800764a:	687b      	ldr	r3, [r7, #4]
 800764c:	699a      	ldr	r2, [r3, #24]
 800764e:	687b      	ldr	r3, [r7, #4]
 8007650:	681b      	ldr	r3, [r3, #0]
 8007652:	430a      	orrs	r2, r1
 8007654:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8007656:	687b      	ldr	r3, [r7, #4]
 8007658:	681b      	ldr	r3, [r3, #0]
 800765a:	22ff      	movs	r2, #255	; 0xff
 800765c:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_READY;
 800765e:	687b      	ldr	r3, [r7, #4]
 8007660:	2201      	movs	r2, #1
 8007662:	775a      	strb	r2, [r3, #29]

    return HAL_OK;
 8007664:	2300      	movs	r3, #0
  }
}
 8007666:	4618      	mov	r0, r3
 8007668:	3708      	adds	r7, #8
 800766a:	46bd      	mov	sp, r7
 800766c:	bd80      	pop	{r7, pc}
 800766e:	bf00      	nop
 8007670:	ff8fffbf 	.word	0xff8fffbf

08007674 <HAL_RTC_SetTime>:
  *            @arg FORMAT_BIN: Binary data format
  *            @arg FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8007674:	b590      	push	{r4, r7, lr}
 8007676:	b087      	sub	sp, #28
 8007678:	af00      	add	r7, sp, #0
 800767a:	60f8      	str	r0, [r7, #12]
 800767c:	60b9      	str	r1, [r7, #8]
 800767e:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0;
 8007680:	2300      	movs	r3, #0
 8007682:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8007684:	68fb      	ldr	r3, [r7, #12]
 8007686:	7f1b      	ldrb	r3, [r3, #28]
 8007688:	2b01      	cmp	r3, #1
 800768a:	d101      	bne.n	8007690 <HAL_RTC_SetTime+0x1c>
 800768c:	2302      	movs	r3, #2
 800768e:	e0a8      	b.n	80077e2 <HAL_RTC_SetTime+0x16e>
 8007690:	68fb      	ldr	r3, [r7, #12]
 8007692:	2201      	movs	r2, #1
 8007694:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8007696:	68fb      	ldr	r3, [r7, #12]
 8007698:	2202      	movs	r2, #2
 800769a:	775a      	strb	r2, [r3, #29]

  if(Format == RTC_FORMAT_BIN)
 800769c:	687b      	ldr	r3, [r7, #4]
 800769e:	2b00      	cmp	r3, #0
 80076a0:	d126      	bne.n	80076f0 <HAL_RTC_SetTime+0x7c>
  {
    if((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 80076a2:	68fb      	ldr	r3, [r7, #12]
 80076a4:	681b      	ldr	r3, [r3, #0]
 80076a6:	689b      	ldr	r3, [r3, #8]
 80076a8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80076ac:	2b00      	cmp	r3, #0
 80076ae:	d102      	bne.n	80076b6 <HAL_RTC_SetTime+0x42>
      assert_param(IS_RTC_HOUR12(sTime->Hours));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00;
 80076b0:	68bb      	ldr	r3, [r7, #8]
 80076b2:	2200      	movs	r2, #0
 80076b4:	731a      	strb	r2, [r3, #12]
      assert_param(IS_RTC_HOUR24(sTime->Hours));
    }
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16) | \
 80076b6:	68bb      	ldr	r3, [r7, #8]
 80076b8:	781b      	ldrb	r3, [r3, #0]
 80076ba:	4618      	mov	r0, r3
 80076bc:	f000 faac 	bl	8007c18 <RTC_ByteToBcd2>
 80076c0:	4603      	mov	r3, r0
 80076c2:	041c      	lsls	r4, r3, #16
                        ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << 8) | \
 80076c4:	68bb      	ldr	r3, [r7, #8]
 80076c6:	785b      	ldrb	r3, [r3, #1]
 80076c8:	4618      	mov	r0, r3
 80076ca:	f000 faa5 	bl	8007c18 <RTC_ByteToBcd2>
 80076ce:	4603      	mov	r3, r0
 80076d0:	021b      	lsls	r3, r3, #8
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16) | \
 80076d2:	431c      	orrs	r4, r3
                        ((uint32_t)RTC_ByteToBcd2(sTime->Seconds)) | \
 80076d4:	68bb      	ldr	r3, [r7, #8]
 80076d6:	789b      	ldrb	r3, [r3, #2]
 80076d8:	4618      	mov	r0, r3
 80076da:	f000 fa9d 	bl	8007c18 <RTC_ByteToBcd2>
 80076de:	4603      	mov	r3, r0
                        ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << 8) | \
 80076e0:	ea44 0203 	orr.w	r2, r4, r3
                        (((uint32_t)sTime->TimeFormat) << 16));
 80076e4:	68bb      	ldr	r3, [r7, #8]
 80076e6:	7b1b      	ldrb	r3, [r3, #12]
 80076e8:	041b      	lsls	r3, r3, #16
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16) | \
 80076ea:	4313      	orrs	r3, r2
 80076ec:	617b      	str	r3, [r7, #20]
 80076ee:	e018      	b.n	8007722 <HAL_RTC_SetTime+0xae>
  }
  else
  {
    if((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 80076f0:	68fb      	ldr	r3, [r7, #12]
 80076f2:	681b      	ldr	r3, [r3, #0]
 80076f4:	689b      	ldr	r3, [r3, #8]
 80076f6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80076fa:	2b00      	cmp	r3, #0
 80076fc:	d102      	bne.n	8007704 <HAL_RTC_SetTime+0x90>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00;
 80076fe:	68bb      	ldr	r3, [r7, #8]
 8007700:	2200      	movs	r2, #0
 8007702:	731a      	strb	r2, [r3, #12]
      assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    }
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
    tmpreg = (((uint32_t)(sTime->Hours) << 16) | \
 8007704:	68bb      	ldr	r3, [r7, #8]
 8007706:	781b      	ldrb	r3, [r3, #0]
 8007708:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sTime->Minutes) << 8) | \
 800770a:	68bb      	ldr	r3, [r7, #8]
 800770c:	785b      	ldrb	r3, [r3, #1]
 800770e:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sTime->Hours) << 16) | \
 8007710:	4313      	orrs	r3, r2
              ((uint32_t)sTime->Seconds) | \
 8007712:	68ba      	ldr	r2, [r7, #8]
 8007714:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sTime->Minutes) << 8) | \
 8007716:	431a      	orrs	r2, r3
              ((uint32_t)(sTime->TimeFormat) << 16));
 8007718:	68bb      	ldr	r3, [r7, #8]
 800771a:	7b1b      	ldrb	r3, [r3, #12]
 800771c:	041b      	lsls	r3, r3, #16
    tmpreg = (((uint32_t)(sTime->Hours) << 16) | \
 800771e:	4313      	orrs	r3, r2
 8007720:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8007722:	68fb      	ldr	r3, [r7, #12]
 8007724:	681b      	ldr	r3, [r3, #0]
 8007726:	22ca      	movs	r2, #202	; 0xca
 8007728:	625a      	str	r2, [r3, #36]	; 0x24
 800772a:	68fb      	ldr	r3, [r7, #12]
 800772c:	681b      	ldr	r3, [r3, #0]
 800772e:	2253      	movs	r2, #83	; 0x53
 8007730:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 8007732:	68f8      	ldr	r0, [r7, #12]
 8007734:	f000 fa44 	bl	8007bc0 <RTC_EnterInitMode>
 8007738:	4603      	mov	r3, r0
 800773a:	2b00      	cmp	r3, #0
 800773c:	d00b      	beq.n	8007756 <HAL_RTC_SetTime+0xe2>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800773e:	68fb      	ldr	r3, [r7, #12]
 8007740:	681b      	ldr	r3, [r3, #0]
 8007742:	22ff      	movs	r2, #255	; 0xff
 8007744:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 8007746:	68fb      	ldr	r3, [r7, #12]
 8007748:	2204      	movs	r2, #4
 800774a:	775a      	strb	r2, [r3, #29]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 800774c:	68fb      	ldr	r3, [r7, #12]
 800774e:	2200      	movs	r2, #0
 8007750:	771a      	strb	r2, [r3, #28]

    return HAL_ERROR;
 8007752:	2301      	movs	r3, #1
 8007754:	e045      	b.n	80077e2 <HAL_RTC_SetTime+0x16e>
  }
  else
  {
    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 8007756:	68fb      	ldr	r3, [r7, #12]
 8007758:	681a      	ldr	r2, [r3, #0]
 800775a:	6979      	ldr	r1, [r7, #20]
 800775c:	4b23      	ldr	r3, [pc, #140]	; (80077ec <HAL_RTC_SetTime+0x178>)
 800775e:	400b      	ands	r3, r1
 8007760:	6013      	str	r3, [r2, #0]

    /* Clear the bits to be configured */
    hrtc->Instance->CR &= (uint32_t)~RTC_CR_BKP;
 8007762:	68fb      	ldr	r3, [r7, #12]
 8007764:	681b      	ldr	r3, [r3, #0]
 8007766:	689a      	ldr	r2, [r3, #8]
 8007768:	68fb      	ldr	r3, [r7, #12]
 800776a:	681b      	ldr	r3, [r3, #0]
 800776c:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8007770:	609a      	str	r2, [r3, #8]

    /* Configure the RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 8007772:	68fb      	ldr	r3, [r7, #12]
 8007774:	681b      	ldr	r3, [r3, #0]
 8007776:	6899      	ldr	r1, [r3, #8]
 8007778:	68bb      	ldr	r3, [r7, #8]
 800777a:	691a      	ldr	r2, [r3, #16]
 800777c:	68bb      	ldr	r3, [r7, #8]
 800777e:	695b      	ldr	r3, [r3, #20]
 8007780:	431a      	orrs	r2, r3
 8007782:	68fb      	ldr	r3, [r7, #12]
 8007784:	681b      	ldr	r3, [r3, #0]
 8007786:	430a      	orrs	r2, r1
 8007788:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
 800778a:	68fb      	ldr	r3, [r7, #12]
 800778c:	681b      	ldr	r3, [r3, #0]
 800778e:	68da      	ldr	r2, [r3, #12]
 8007790:	68fb      	ldr	r3, [r7, #12]
 8007792:	681b      	ldr	r3, [r3, #0]
 8007794:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8007798:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 800779a:	68fb      	ldr	r3, [r7, #12]
 800779c:	681b      	ldr	r3, [r3, #0]
 800779e:	689b      	ldr	r3, [r3, #8]
 80077a0:	f003 0320 	and.w	r3, r3, #32
 80077a4:	2b00      	cmp	r3, #0
 80077a6:	d111      	bne.n	80077cc <HAL_RTC_SetTime+0x158>
    {
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 80077a8:	68f8      	ldr	r0, [r7, #12]
 80077aa:	f000 f9e1 	bl	8007b70 <HAL_RTC_WaitForSynchro>
 80077ae:	4603      	mov	r3, r0
 80077b0:	2b00      	cmp	r3, #0
 80077b2:	d00b      	beq.n	80077cc <HAL_RTC_SetTime+0x158>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80077b4:	68fb      	ldr	r3, [r7, #12]
 80077b6:	681b      	ldr	r3, [r3, #0]
 80077b8:	22ff      	movs	r2, #255	; 0xff
 80077ba:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 80077bc:	68fb      	ldr	r3, [r7, #12]
 80077be:	2204      	movs	r2, #4
 80077c0:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 80077c2:	68fb      	ldr	r3, [r7, #12]
 80077c4:	2200      	movs	r2, #0
 80077c6:	771a      	strb	r2, [r3, #28]

        return HAL_ERROR;
 80077c8:	2301      	movs	r3, #1
 80077ca:	e00a      	b.n	80077e2 <HAL_RTC_SetTime+0x16e>
      }
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80077cc:	68fb      	ldr	r3, [r7, #12]
 80077ce:	681b      	ldr	r3, [r3, #0]
 80077d0:	22ff      	movs	r2, #255	; 0xff
 80077d2:	625a      	str	r2, [r3, #36]	; 0x24

   hrtc->State = HAL_RTC_STATE_READY;
 80077d4:	68fb      	ldr	r3, [r7, #12]
 80077d6:	2201      	movs	r2, #1
 80077d8:	775a      	strb	r2, [r3, #29]

   __HAL_UNLOCK(hrtc);
 80077da:	68fb      	ldr	r3, [r7, #12]
 80077dc:	2200      	movs	r2, #0
 80077de:	771a      	strb	r2, [r3, #28]

   return HAL_OK;
 80077e0:	2300      	movs	r3, #0
  }
}
 80077e2:	4618      	mov	r0, r3
 80077e4:	371c      	adds	r7, #28
 80077e6:	46bd      	mov	sp, r7
 80077e8:	bd90      	pop	{r4, r7, pc}
 80077ea:	bf00      	nop
 80077ec:	007f7f7f 	.word	0x007f7f7f

080077f0 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 80077f0:	b590      	push	{r4, r7, lr}
 80077f2:	b087      	sub	sp, #28
 80077f4:	af00      	add	r7, sp, #0
 80077f6:	60f8      	str	r0, [r7, #12]
 80077f8:	60b9      	str	r1, [r7, #8]
 80077fa:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0;
 80077fc:	2300      	movs	r3, #0
 80077fe:	617b      	str	r3, [r7, #20]

 /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

 /* Process Locked */
 __HAL_LOCK(hrtc);
 8007800:	68fb      	ldr	r3, [r7, #12]
 8007802:	7f1b      	ldrb	r3, [r3, #28]
 8007804:	2b01      	cmp	r3, #1
 8007806:	d101      	bne.n	800780c <HAL_RTC_SetDate+0x1c>
 8007808:	2302      	movs	r3, #2
 800780a:	e092      	b.n	8007932 <HAL_RTC_SetDate+0x142>
 800780c:	68fb      	ldr	r3, [r7, #12]
 800780e:	2201      	movs	r2, #1
 8007810:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8007812:	68fb      	ldr	r3, [r7, #12]
 8007814:	2202      	movs	r2, #2
 8007816:	775a      	strb	r2, [r3, #29]

  if((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 8007818:	687b      	ldr	r3, [r7, #4]
 800781a:	2b00      	cmp	r3, #0
 800781c:	d10e      	bne.n	800783c <HAL_RTC_SetDate+0x4c>
 800781e:	68bb      	ldr	r3, [r7, #8]
 8007820:	785b      	ldrb	r3, [r3, #1]
 8007822:	f003 0310 	and.w	r3, r3, #16
 8007826:	2b00      	cmp	r3, #0
 8007828:	d008      	beq.n	800783c <HAL_RTC_SetDate+0x4c>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 800782a:	68bb      	ldr	r3, [r7, #8]
 800782c:	785b      	ldrb	r3, [r3, #1]
 800782e:	f023 0310 	bic.w	r3, r3, #16
 8007832:	b2db      	uxtb	r3, r3
 8007834:	330a      	adds	r3, #10
 8007836:	b2da      	uxtb	r2, r3
 8007838:	68bb      	ldr	r3, [r7, #8]
 800783a:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if(Format == RTC_FORMAT_BIN)
 800783c:	687b      	ldr	r3, [r7, #4]
 800783e:	2b00      	cmp	r3, #0
 8007840:	d11c      	bne.n	800787c <HAL_RTC_SetDate+0x8c>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16) | \
 8007842:	68bb      	ldr	r3, [r7, #8]
 8007844:	78db      	ldrb	r3, [r3, #3]
 8007846:	4618      	mov	r0, r3
 8007848:	f000 f9e6 	bl	8007c18 <RTC_ByteToBcd2>
 800784c:	4603      	mov	r3, r0
 800784e:	041c      	lsls	r4, r3, #16
                 ((uint32_t)RTC_ByteToBcd2(sDate->Month) << 8) | \
 8007850:	68bb      	ldr	r3, [r7, #8]
 8007852:	785b      	ldrb	r3, [r3, #1]
 8007854:	4618      	mov	r0, r3
 8007856:	f000 f9df 	bl	8007c18 <RTC_ByteToBcd2>
 800785a:	4603      	mov	r3, r0
 800785c:	021b      	lsls	r3, r3, #8
   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16) | \
 800785e:	431c      	orrs	r4, r3
                 ((uint32_t)RTC_ByteToBcd2(sDate->Date)) | \
 8007860:	68bb      	ldr	r3, [r7, #8]
 8007862:	789b      	ldrb	r3, [r3, #2]
 8007864:	4618      	mov	r0, r3
 8007866:	f000 f9d7 	bl	8007c18 <RTC_ByteToBcd2>
 800786a:	4603      	mov	r3, r0
                 ((uint32_t)RTC_ByteToBcd2(sDate->Month) << 8) | \
 800786c:	ea44 0203 	orr.w	r2, r4, r3
                 ((uint32_t)sDate->WeekDay << 13));
 8007870:	68bb      	ldr	r3, [r7, #8]
 8007872:	781b      	ldrb	r3, [r3, #0]
 8007874:	035b      	lsls	r3, r3, #13
   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16) | \
 8007876:	4313      	orrs	r3, r2
 8007878:	617b      	str	r3, [r7, #20]
 800787a:	e00e      	b.n	800789a <HAL_RTC_SetDate+0xaa>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year) << 16) | \
 800787c:	68bb      	ldr	r3, [r7, #8]
 800787e:	78db      	ldrb	r3, [r3, #3]
 8007880:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month) << 8) | \
 8007882:	68bb      	ldr	r3, [r7, #8]
 8007884:	785b      	ldrb	r3, [r3, #1]
 8007886:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year) << 16) | \
 8007888:	4313      	orrs	r3, r2
                  ((uint32_t)sDate->Date) | \
 800788a:	68ba      	ldr	r2, [r7, #8]
 800788c:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month) << 8) | \
 800788e:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << 13));
 8007890:	68bb      	ldr	r3, [r7, #8]
 8007892:	781b      	ldrb	r3, [r3, #0]
 8007894:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year) << 16) | \
 8007896:	4313      	orrs	r3, r2
 8007898:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800789a:	68fb      	ldr	r3, [r7, #12]
 800789c:	681b      	ldr	r3, [r3, #0]
 800789e:	22ca      	movs	r2, #202	; 0xca
 80078a0:	625a      	str	r2, [r3, #36]	; 0x24
 80078a2:	68fb      	ldr	r3, [r7, #12]
 80078a4:	681b      	ldr	r3, [r3, #0]
 80078a6:	2253      	movs	r2, #83	; 0x53
 80078a8:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 80078aa:	68f8      	ldr	r0, [r7, #12]
 80078ac:	f000 f988 	bl	8007bc0 <RTC_EnterInitMode>
 80078b0:	4603      	mov	r3, r0
 80078b2:	2b00      	cmp	r3, #0
 80078b4:	d00b      	beq.n	80078ce <HAL_RTC_SetDate+0xde>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80078b6:	68fb      	ldr	r3, [r7, #12]
 80078b8:	681b      	ldr	r3, [r3, #0]
 80078ba:	22ff      	movs	r2, #255	; 0xff
 80078bc:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state*/
    hrtc->State = HAL_RTC_STATE_ERROR;
 80078be:	68fb      	ldr	r3, [r7, #12]
 80078c0:	2204      	movs	r2, #4
 80078c2:	775a      	strb	r2, [r3, #29]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 80078c4:	68fb      	ldr	r3, [r7, #12]
 80078c6:	2200      	movs	r2, #0
 80078c8:	771a      	strb	r2, [r3, #28]

    return HAL_ERROR;
 80078ca:	2301      	movs	r3, #1
 80078cc:	e031      	b.n	8007932 <HAL_RTC_SetDate+0x142>
  }
  else
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 80078ce:	68fb      	ldr	r3, [r7, #12]
 80078d0:	681a      	ldr	r2, [r3, #0]
 80078d2:	6979      	ldr	r1, [r7, #20]
 80078d4:	4b19      	ldr	r3, [pc, #100]	; (800793c <HAL_RTC_SetDate+0x14c>)
 80078d6:	400b      	ands	r3, r1
 80078d8:	6053      	str	r3, [r2, #4]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
 80078da:	68fb      	ldr	r3, [r7, #12]
 80078dc:	681b      	ldr	r3, [r3, #0]
 80078de:	68da      	ldr	r2, [r3, #12]
 80078e0:	68fb      	ldr	r3, [r7, #12]
 80078e2:	681b      	ldr	r3, [r3, #0]
 80078e4:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80078e8:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 80078ea:	68fb      	ldr	r3, [r7, #12]
 80078ec:	681b      	ldr	r3, [r3, #0]
 80078ee:	689b      	ldr	r3, [r3, #8]
 80078f0:	f003 0320 	and.w	r3, r3, #32
 80078f4:	2b00      	cmp	r3, #0
 80078f6:	d111      	bne.n	800791c <HAL_RTC_SetDate+0x12c>
    {
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 80078f8:	68f8      	ldr	r0, [r7, #12]
 80078fa:	f000 f939 	bl	8007b70 <HAL_RTC_WaitForSynchro>
 80078fe:	4603      	mov	r3, r0
 8007900:	2b00      	cmp	r3, #0
 8007902:	d00b      	beq.n	800791c <HAL_RTC_SetDate+0x12c>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8007904:	68fb      	ldr	r3, [r7, #12]
 8007906:	681b      	ldr	r3, [r3, #0]
 8007908:	22ff      	movs	r2, #255	; 0xff
 800790a:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 800790c:	68fb      	ldr	r3, [r7, #12]
 800790e:	2204      	movs	r2, #4
 8007910:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8007912:	68fb      	ldr	r3, [r7, #12]
 8007914:	2200      	movs	r2, #0
 8007916:	771a      	strb	r2, [r3, #28]

        return HAL_ERROR;
 8007918:	2301      	movs	r3, #1
 800791a:	e00a      	b.n	8007932 <HAL_RTC_SetDate+0x142>
      }
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800791c:	68fb      	ldr	r3, [r7, #12]
 800791e:	681b      	ldr	r3, [r3, #0]
 8007920:	22ff      	movs	r2, #255	; 0xff
 8007922:	625a      	str	r2, [r3, #36]	; 0x24

    hrtc->State = HAL_RTC_STATE_READY ;
 8007924:	68fb      	ldr	r3, [r7, #12]
 8007926:	2201      	movs	r2, #1
 8007928:	775a      	strb	r2, [r3, #29]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 800792a:	68fb      	ldr	r3, [r7, #12]
 800792c:	2200      	movs	r2, #0
 800792e:	771a      	strb	r2, [r3, #28]

    return HAL_OK;
 8007930:	2300      	movs	r3, #0
  }
}
 8007932:	4618      	mov	r0, r3
 8007934:	371c      	adds	r7, #28
 8007936:	46bd      	mov	sp, r7
 8007938:	bd90      	pop	{r4, r7, pc}
 800793a:	bf00      	nop
 800793c:	00ffff3f 	.word	0x00ffff3f

08007940 <HAL_RTC_SetAlarm>:
  *             @arg FORMAT_BIN: Binary data format
  *             @arg FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetAlarm(RTC_HandleTypeDef *hrtc, RTC_AlarmTypeDef *sAlarm, uint32_t Format)
{
 8007940:	b590      	push	{r4, r7, lr}
 8007942:	b089      	sub	sp, #36	; 0x24
 8007944:	af00      	add	r7, sp, #0
 8007946:	60f8      	str	r0, [r7, #12]
 8007948:	60b9      	str	r1, [r7, #8]
 800794a:	607a      	str	r2, [r7, #4]
  uint32_t tickstart = 0;
 800794c:	2300      	movs	r3, #0
 800794e:	61bb      	str	r3, [r7, #24]
  uint32_t tmpreg = 0, subsecondtmpreg = 0;
 8007950:	2300      	movs	r3, #0
 8007952:	61fb      	str	r3, [r7, #28]
 8007954:	2300      	movs	r3, #0
 8007956:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_ALARM_DATE_WEEKDAY_SEL(sAlarm->AlarmDateWeekDaySel));
  assert_param(IS_RTC_ALARM_SUB_SECOND_VALUE(sAlarm->AlarmTime.SubSeconds));
  assert_param(IS_RTC_ALARM_SUB_SECOND_MASK(sAlarm->AlarmSubSecondMask));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8007958:	68fb      	ldr	r3, [r7, #12]
 800795a:	7f1b      	ldrb	r3, [r3, #28]
 800795c:	2b01      	cmp	r3, #1
 800795e:	d101      	bne.n	8007964 <HAL_RTC_SetAlarm+0x24>
 8007960:	2302      	movs	r3, #2
 8007962:	e101      	b.n	8007b68 <HAL_RTC_SetAlarm+0x228>
 8007964:	68fb      	ldr	r3, [r7, #12]
 8007966:	2201      	movs	r2, #1
 8007968:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 800796a:	68fb      	ldr	r3, [r7, #12]
 800796c:	2202      	movs	r2, #2
 800796e:	775a      	strb	r2, [r3, #29]

  if(Format == RTC_FORMAT_BIN)
 8007970:	687b      	ldr	r3, [r7, #4]
 8007972:	2b00      	cmp	r3, #0
 8007974:	d137      	bne.n	80079e6 <HAL_RTC_SetAlarm+0xa6>
  {
    if((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 8007976:	68fb      	ldr	r3, [r7, #12]
 8007978:	681b      	ldr	r3, [r3, #0]
 800797a:	689b      	ldr	r3, [r3, #8]
 800797c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007980:	2b00      	cmp	r3, #0
 8007982:	d102      	bne.n	800798a <HAL_RTC_SetAlarm+0x4a>
      assert_param(IS_RTC_HOUR12(sAlarm->AlarmTime.Hours));
      assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
    }
    else
    {
      sAlarm->AlarmTime.TimeFormat = 0x00;
 8007984:	68bb      	ldr	r3, [r7, #8]
 8007986:	2200      	movs	r2, #0
 8007988:	731a      	strb	r2, [r3, #12]
    else
    {
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(sAlarm->AlarmDateWeekDay));
    }

    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << 16) | \
 800798a:	68bb      	ldr	r3, [r7, #8]
 800798c:	781b      	ldrb	r3, [r3, #0]
 800798e:	4618      	mov	r0, r3
 8007990:	f000 f942 	bl	8007c18 <RTC_ByteToBcd2>
 8007994:	4603      	mov	r3, r0
 8007996:	041c      	lsls	r4, r3, #16
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << 8) | \
 8007998:	68bb      	ldr	r3, [r7, #8]
 800799a:	785b      	ldrb	r3, [r3, #1]
 800799c:	4618      	mov	r0, r3
 800799e:	f000 f93b 	bl	8007c18 <RTC_ByteToBcd2>
 80079a2:	4603      	mov	r3, r0
 80079a4:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << 16) | \
 80079a6:	431c      	orrs	r4, r3
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds)) | \
 80079a8:	68bb      	ldr	r3, [r7, #8]
 80079aa:	789b      	ldrb	r3, [r3, #2]
 80079ac:	4618      	mov	r0, r3
 80079ae:	f000 f933 	bl	8007c18 <RTC_ByteToBcd2>
 80079b2:	4603      	mov	r3, r0
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << 8) | \
 80079b4:	ea44 0203 	orr.w	r2, r4, r3
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << 16) | \
 80079b8:	68bb      	ldr	r3, [r7, #8]
 80079ba:	7b1b      	ldrb	r3, [r3, #12]
 80079bc:	041b      	lsls	r3, r3, #16
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds)) | \
 80079be:	ea42 0403 	orr.w	r4, r2, r3
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << 24) | \
 80079c2:	68bb      	ldr	r3, [r7, #8]
 80079c4:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80079c8:	4618      	mov	r0, r3
 80079ca:	f000 f925 	bl	8007c18 <RTC_ByteToBcd2>
 80079ce:	4603      	mov	r3, r0
 80079d0:	061b      	lsls	r3, r3, #24
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << 16) | \
 80079d2:	ea44 0203 	orr.w	r2, r4, r3
              ((uint32_t)sAlarm->AlarmDateWeekDaySel) | \
 80079d6:	68bb      	ldr	r3, [r7, #8]
 80079d8:	6a1b      	ldr	r3, [r3, #32]
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << 24) | \
 80079da:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmMask));
 80079dc:	68bb      	ldr	r3, [r7, #8]
 80079de:	699b      	ldr	r3, [r3, #24]
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << 16) | \
 80079e0:	4313      	orrs	r3, r2
 80079e2:	61fb      	str	r3, [r7, #28]
 80079e4:	e023      	b.n	8007a2e <HAL_RTC_SetAlarm+0xee>
  }
  else
  {
    if((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 80079e6:	68fb      	ldr	r3, [r7, #12]
 80079e8:	681b      	ldr	r3, [r3, #0]
 80079ea:	689b      	ldr	r3, [r3, #8]
 80079ec:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80079f0:	2b00      	cmp	r3, #0
 80079f2:	d102      	bne.n	80079fa <HAL_RTC_SetAlarm+0xba>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sAlarm->AlarmTime.Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
    }
    else
    {
      sAlarm->AlarmTime.TimeFormat = 0x00;
 80079f4:	68bb      	ldr	r3, [r7, #8]
 80079f6:	2200      	movs	r2, #0
 80079f8:	731a      	strb	r2, [r3, #12]
    else
    {
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(RTC_Bcd2ToByte(sAlarm->AlarmDateWeekDay)));
    }

    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << 16) | \
 80079fa:	68bb      	ldr	r3, [r7, #8]
 80079fc:	781b      	ldrb	r3, [r3, #0]
 80079fe:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sAlarm->AlarmTime.Minutes) << 8) | \
 8007a00:	68bb      	ldr	r3, [r7, #8]
 8007a02:	785b      	ldrb	r3, [r3, #1]
 8007a04:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << 16) | \
 8007a06:	4313      	orrs	r3, r2
              ((uint32_t) sAlarm->AlarmTime.Seconds) | \
 8007a08:	68ba      	ldr	r2, [r7, #8]
 8007a0a:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sAlarm->AlarmTime.Minutes) << 8) | \
 8007a0c:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << 16) | \
 8007a0e:	68bb      	ldr	r3, [r7, #8]
 8007a10:	7b1b      	ldrb	r3, [r3, #12]
 8007a12:	041b      	lsls	r3, r3, #16
              ((uint32_t) sAlarm->AlarmTime.Seconds) | \
 8007a14:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmDateWeekDay) << 24) | \
 8007a16:	68bb      	ldr	r3, [r7, #8]
 8007a18:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8007a1c:	061b      	lsls	r3, r3, #24
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << 16) | \
 8007a1e:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmDateWeekDaySel) | \
 8007a20:	68bb      	ldr	r3, [r7, #8]
 8007a22:	6a1b      	ldr	r3, [r3, #32]
              ((uint32_t)(sAlarm->AlarmDateWeekDay) << 24) | \
 8007a24:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmMask));
 8007a26:	68bb      	ldr	r3, [r7, #8]
 8007a28:	699b      	ldr	r3, [r3, #24]
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << 16) | \
 8007a2a:	4313      	orrs	r3, r2
 8007a2c:	61fb      	str	r3, [r7, #28]
  }

  /* Configure the Alarm A or Alarm B Sub Second registers */
  subsecondtmpreg = (uint32_t)((uint32_t)(sAlarm->AlarmTime.SubSeconds) | (uint32_t)(sAlarm->AlarmSubSecondMask));
 8007a2e:	68bb      	ldr	r3, [r7, #8]
 8007a30:	685a      	ldr	r2, [r3, #4]
 8007a32:	68bb      	ldr	r3, [r7, #8]
 8007a34:	69db      	ldr	r3, [r3, #28]
 8007a36:	4313      	orrs	r3, r2
 8007a38:	617b      	str	r3, [r7, #20]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8007a3a:	68fb      	ldr	r3, [r7, #12]
 8007a3c:	681b      	ldr	r3, [r3, #0]
 8007a3e:	22ca      	movs	r2, #202	; 0xca
 8007a40:	625a      	str	r2, [r3, #36]	; 0x24
 8007a42:	68fb      	ldr	r3, [r7, #12]
 8007a44:	681b      	ldr	r3, [r3, #0]
 8007a46:	2253      	movs	r2, #83	; 0x53
 8007a48:	625a      	str	r2, [r3, #36]	; 0x24

  /* Configure the Alarm register */
  if(sAlarm->Alarm == RTC_ALARM_A)
 8007a4a:	68bb      	ldr	r3, [r7, #8]
 8007a4c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007a4e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007a52:	d13f      	bne.n	8007ad4 <HAL_RTC_SetAlarm+0x194>
  {
    /* Disable the Alarm A interrupt */
    __HAL_RTC_ALARMA_DISABLE(hrtc);
 8007a54:	68fb      	ldr	r3, [r7, #12]
 8007a56:	681b      	ldr	r3, [r3, #0]
 8007a58:	689a      	ldr	r2, [r3, #8]
 8007a5a:	68fb      	ldr	r3, [r7, #12]
 8007a5c:	681b      	ldr	r3, [r3, #0]
 8007a5e:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8007a62:	609a      	str	r2, [r3, #8]

    /* In case of interrupt mode is used, the interrupt source must disabled */
    __HAL_RTC_ALARM_DISABLE_IT(hrtc, RTC_IT_ALRA);
 8007a64:	68fb      	ldr	r3, [r7, #12]
 8007a66:	681b      	ldr	r3, [r3, #0]
 8007a68:	689a      	ldr	r2, [r3, #8]
 8007a6a:	68fb      	ldr	r3, [r7, #12]
 8007a6c:	681b      	ldr	r3, [r3, #0]
 8007a6e:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8007a72:	609a      	str	r2, [r3, #8]

    /* Get tick */
    tickstart = HAL_GetTick();
 8007a74:	f7fb fa90 	bl	8002f98 <HAL_GetTick>
 8007a78:	61b8      	str	r0, [r7, #24]

    /* Wait till RTC ALRAWF flag is set and if Time out is reached exit */
    while(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == RESET)
 8007a7a:	e013      	b.n	8007aa4 <HAL_RTC_SetAlarm+0x164>
    {
      if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 8007a7c:	f7fb fa8c 	bl	8002f98 <HAL_GetTick>
 8007a80:	4602      	mov	r2, r0
 8007a82:	69bb      	ldr	r3, [r7, #24]
 8007a84:	1ad3      	subs	r3, r2, r3
 8007a86:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8007a8a:	d90b      	bls.n	8007aa4 <HAL_RTC_SetAlarm+0x164>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8007a8c:	68fb      	ldr	r3, [r7, #12]
 8007a8e:	681b      	ldr	r3, [r3, #0]
 8007a90:	22ff      	movs	r2, #255	; 0xff
 8007a92:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8007a94:	68fb      	ldr	r3, [r7, #12]
 8007a96:	2203      	movs	r2, #3
 8007a98:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8007a9a:	68fb      	ldr	r3, [r7, #12]
 8007a9c:	2200      	movs	r2, #0
 8007a9e:	771a      	strb	r2, [r3, #28]

        return HAL_TIMEOUT;
 8007aa0:	2303      	movs	r3, #3
 8007aa2:	e061      	b.n	8007b68 <HAL_RTC_SetAlarm+0x228>
    while(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == RESET)
 8007aa4:	68fb      	ldr	r3, [r7, #12]
 8007aa6:	681b      	ldr	r3, [r3, #0]
 8007aa8:	68db      	ldr	r3, [r3, #12]
 8007aaa:	f003 0301 	and.w	r3, r3, #1
 8007aae:	2b00      	cmp	r3, #0
 8007ab0:	d0e4      	beq.n	8007a7c <HAL_RTC_SetAlarm+0x13c>
      }
    }

    hrtc->Instance->ALRMAR = (uint32_t)tmpreg;
 8007ab2:	68fb      	ldr	r3, [r7, #12]
 8007ab4:	681b      	ldr	r3, [r3, #0]
 8007ab6:	69fa      	ldr	r2, [r7, #28]
 8007ab8:	61da      	str	r2, [r3, #28]
    /* Configure the Alarm A Sub Second register */
    hrtc->Instance->ALRMASSR = subsecondtmpreg;
 8007aba:	68fb      	ldr	r3, [r7, #12]
 8007abc:	681b      	ldr	r3, [r3, #0]
 8007abe:	697a      	ldr	r2, [r7, #20]
 8007ac0:	645a      	str	r2, [r3, #68]	; 0x44
    /* Configure the Alarm state: Enable Alarm */
    __HAL_RTC_ALARMA_ENABLE(hrtc);
 8007ac2:	68fb      	ldr	r3, [r7, #12]
 8007ac4:	681b      	ldr	r3, [r3, #0]
 8007ac6:	689a      	ldr	r2, [r3, #8]
 8007ac8:	68fb      	ldr	r3, [r7, #12]
 8007aca:	681b      	ldr	r3, [r3, #0]
 8007acc:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8007ad0:	609a      	str	r2, [r3, #8]
 8007ad2:	e03e      	b.n	8007b52 <HAL_RTC_SetAlarm+0x212>
  }
  else
  {
    /* Disable the Alarm B interrupt */
    __HAL_RTC_ALARMB_DISABLE(hrtc);
 8007ad4:	68fb      	ldr	r3, [r7, #12]
 8007ad6:	681b      	ldr	r3, [r3, #0]
 8007ad8:	689a      	ldr	r2, [r3, #8]
 8007ada:	68fb      	ldr	r3, [r7, #12]
 8007adc:	681b      	ldr	r3, [r3, #0]
 8007ade:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8007ae2:	609a      	str	r2, [r3, #8]

    /* In case of interrupt mode is used, the interrupt source must disabled */
    __HAL_RTC_ALARM_DISABLE_IT(hrtc, RTC_IT_ALRB);
 8007ae4:	68fb      	ldr	r3, [r7, #12]
 8007ae6:	681b      	ldr	r3, [r3, #0]
 8007ae8:	689a      	ldr	r2, [r3, #8]
 8007aea:	68fb      	ldr	r3, [r7, #12]
 8007aec:	681b      	ldr	r3, [r3, #0]
 8007aee:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8007af2:	609a      	str	r2, [r3, #8]

    /* Get tick */
    tickstart = HAL_GetTick();
 8007af4:	f7fb fa50 	bl	8002f98 <HAL_GetTick>
 8007af8:	61b8      	str	r0, [r7, #24]

    /* Wait till RTC ALRBWF flag is set and if Time out is reached exit */
    while(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == RESET)
 8007afa:	e013      	b.n	8007b24 <HAL_RTC_SetAlarm+0x1e4>
    {
      if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 8007afc:	f7fb fa4c 	bl	8002f98 <HAL_GetTick>
 8007b00:	4602      	mov	r2, r0
 8007b02:	69bb      	ldr	r3, [r7, #24]
 8007b04:	1ad3      	subs	r3, r2, r3
 8007b06:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8007b0a:	d90b      	bls.n	8007b24 <HAL_RTC_SetAlarm+0x1e4>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8007b0c:	68fb      	ldr	r3, [r7, #12]
 8007b0e:	681b      	ldr	r3, [r3, #0]
 8007b10:	22ff      	movs	r2, #255	; 0xff
 8007b12:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8007b14:	68fb      	ldr	r3, [r7, #12]
 8007b16:	2203      	movs	r2, #3
 8007b18:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8007b1a:	68fb      	ldr	r3, [r7, #12]
 8007b1c:	2200      	movs	r2, #0
 8007b1e:	771a      	strb	r2, [r3, #28]

        return HAL_TIMEOUT;
 8007b20:	2303      	movs	r3, #3
 8007b22:	e021      	b.n	8007b68 <HAL_RTC_SetAlarm+0x228>
    while(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == RESET)
 8007b24:	68fb      	ldr	r3, [r7, #12]
 8007b26:	681b      	ldr	r3, [r3, #0]
 8007b28:	68db      	ldr	r3, [r3, #12]
 8007b2a:	f003 0302 	and.w	r3, r3, #2
 8007b2e:	2b00      	cmp	r3, #0
 8007b30:	d0e4      	beq.n	8007afc <HAL_RTC_SetAlarm+0x1bc>
      }
    }

    hrtc->Instance->ALRMBR = (uint32_t)tmpreg;
 8007b32:	68fb      	ldr	r3, [r7, #12]
 8007b34:	681b      	ldr	r3, [r3, #0]
 8007b36:	69fa      	ldr	r2, [r7, #28]
 8007b38:	621a      	str	r2, [r3, #32]
    /* Configure the Alarm B Sub Second register */
    hrtc->Instance->ALRMBSSR = subsecondtmpreg;
 8007b3a:	68fb      	ldr	r3, [r7, #12]
 8007b3c:	681b      	ldr	r3, [r3, #0]
 8007b3e:	697a      	ldr	r2, [r7, #20]
 8007b40:	649a      	str	r2, [r3, #72]	; 0x48
    /* Configure the Alarm state: Enable Alarm */
    __HAL_RTC_ALARMB_ENABLE(hrtc);
 8007b42:	68fb      	ldr	r3, [r7, #12]
 8007b44:	681b      	ldr	r3, [r3, #0]
 8007b46:	689a      	ldr	r2, [r3, #8]
 8007b48:	68fb      	ldr	r3, [r7, #12]
 8007b4a:	681b      	ldr	r3, [r3, #0]
 8007b4c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007b50:	609a      	str	r2, [r3, #8]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8007b52:	68fb      	ldr	r3, [r7, #12]
 8007b54:	681b      	ldr	r3, [r3, #0]
 8007b56:	22ff      	movs	r2, #255	; 0xff
 8007b58:	625a      	str	r2, [r3, #36]	; 0x24

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 8007b5a:	68fb      	ldr	r3, [r7, #12]
 8007b5c:	2201      	movs	r2, #1
 8007b5e:	775a      	strb	r2, [r3, #29]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8007b60:	68fb      	ldr	r3, [r7, #12]
 8007b62:	2200      	movs	r2, #0
 8007b64:	771a      	strb	r2, [r3, #28]

  return HAL_OK;
 8007b66:	2300      	movs	r3, #0
}
 8007b68:	4618      	mov	r0, r3
 8007b6a:	3724      	adds	r7, #36	; 0x24
 8007b6c:	46bd      	mov	sp, r7
 8007b6e:	bd90      	pop	{r4, r7, pc}

08007b70 <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef* hrtc)
{
 8007b70:	b580      	push	{r7, lr}
 8007b72:	b084      	sub	sp, #16
 8007b74:	af00      	add	r7, sp, #0
 8007b76:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8007b78:	2300      	movs	r3, #0
 8007b7a:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag */
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 8007b7c:	687b      	ldr	r3, [r7, #4]
 8007b7e:	681b      	ldr	r3, [r3, #0]
 8007b80:	68da      	ldr	r2, [r3, #12]
 8007b82:	687b      	ldr	r3, [r7, #4]
 8007b84:	681b      	ldr	r3, [r3, #0]
 8007b86:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8007b8a:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 8007b8c:	f7fb fa04 	bl	8002f98 <HAL_GetTick>
 8007b90:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while((hrtc->Instance->ISR & RTC_ISR_RSF) == (uint32_t)RESET)
 8007b92:	e009      	b.n	8007ba8 <HAL_RTC_WaitForSynchro+0x38>
  {
    if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 8007b94:	f7fb fa00 	bl	8002f98 <HAL_GetTick>
 8007b98:	4602      	mov	r2, r0
 8007b9a:	68fb      	ldr	r3, [r7, #12]
 8007b9c:	1ad3      	subs	r3, r2, r3
 8007b9e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8007ba2:	d901      	bls.n	8007ba8 <HAL_RTC_WaitForSynchro+0x38>
    {
      return HAL_TIMEOUT;
 8007ba4:	2303      	movs	r3, #3
 8007ba6:	e007      	b.n	8007bb8 <HAL_RTC_WaitForSynchro+0x48>
  while((hrtc->Instance->ISR & RTC_ISR_RSF) == (uint32_t)RESET)
 8007ba8:	687b      	ldr	r3, [r7, #4]
 8007baa:	681b      	ldr	r3, [r3, #0]
 8007bac:	68db      	ldr	r3, [r3, #12]
 8007bae:	f003 0320 	and.w	r3, r3, #32
 8007bb2:	2b00      	cmp	r3, #0
 8007bb4:	d0ee      	beq.n	8007b94 <HAL_RTC_WaitForSynchro+0x24>
    }
  }

  return HAL_OK;
 8007bb6:	2300      	movs	r3, #0
}
 8007bb8:	4618      	mov	r0, r3
 8007bba:	3710      	adds	r7, #16
 8007bbc:	46bd      	mov	sp, r7
 8007bbe:	bd80      	pop	{r7, pc}

08007bc0 <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef* hrtc)
{
 8007bc0:	b580      	push	{r7, lr}
 8007bc2:	b084      	sub	sp, #16
 8007bc4:	af00      	add	r7, sp, #0
 8007bc6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8007bc8:	2300      	movs	r3, #0
 8007bca:	60fb      	str	r3, [r7, #12]

  /* Check if the Initialization mode is set */
  if((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 8007bcc:	687b      	ldr	r3, [r7, #4]
 8007bce:	681b      	ldr	r3, [r3, #0]
 8007bd0:	68db      	ldr	r3, [r3, #12]
 8007bd2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007bd6:	2b00      	cmp	r3, #0
 8007bd8:	d119      	bne.n	8007c0e <RTC_EnterInitMode+0x4e>
  {
    /* Set the Initialization mode */
    hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;
 8007bda:	687b      	ldr	r3, [r7, #4]
 8007bdc:	681b      	ldr	r3, [r3, #0]
 8007bde:	f04f 32ff 	mov.w	r2, #4294967295
 8007be2:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 8007be4:	f7fb f9d8 	bl	8002f98 <HAL_GetTick>
 8007be8:	60f8      	str	r0, [r7, #12]

    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 8007bea:	e009      	b.n	8007c00 <RTC_EnterInitMode+0x40>
    {
      if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 8007bec:	f7fb f9d4 	bl	8002f98 <HAL_GetTick>
 8007bf0:	4602      	mov	r2, r0
 8007bf2:	68fb      	ldr	r3, [r7, #12]
 8007bf4:	1ad3      	subs	r3, r2, r3
 8007bf6:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8007bfa:	d901      	bls.n	8007c00 <RTC_EnterInitMode+0x40>
      {
        return HAL_TIMEOUT;
 8007bfc:	2303      	movs	r3, #3
 8007bfe:	e007      	b.n	8007c10 <RTC_EnterInitMode+0x50>
    while((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 8007c00:	687b      	ldr	r3, [r7, #4]
 8007c02:	681b      	ldr	r3, [r3, #0]
 8007c04:	68db      	ldr	r3, [r3, #12]
 8007c06:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007c0a:	2b00      	cmp	r3, #0
 8007c0c:	d0ee      	beq.n	8007bec <RTC_EnterInitMode+0x2c>
      }
    }
  }

  return HAL_OK;
 8007c0e:	2300      	movs	r3, #0
}
 8007c10:	4618      	mov	r0, r3
 8007c12:	3710      	adds	r7, #16
 8007c14:	46bd      	mov	sp, r7
 8007c16:	bd80      	pop	{r7, pc}

08007c18 <RTC_ByteToBcd2>:
  * @brief  Converts a 2 digit decimal to BCD format.
  * @param  Value Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 8007c18:	b480      	push	{r7}
 8007c1a:	b085      	sub	sp, #20
 8007c1c:	af00      	add	r7, sp, #0
 8007c1e:	4603      	mov	r3, r0
 8007c20:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0;
 8007c22:	2300      	movs	r3, #0
 8007c24:	60fb      	str	r3, [r7, #12]

  while(Value >= 10)
 8007c26:	e005      	b.n	8007c34 <RTC_ByteToBcd2+0x1c>
  {
    bcdhigh++;
 8007c28:	68fb      	ldr	r3, [r7, #12]
 8007c2a:	3301      	adds	r3, #1
 8007c2c:	60fb      	str	r3, [r7, #12]
    Value -= 10;
 8007c2e:	79fb      	ldrb	r3, [r7, #7]
 8007c30:	3b0a      	subs	r3, #10
 8007c32:	71fb      	strb	r3, [r7, #7]
  while(Value >= 10)
 8007c34:	79fb      	ldrb	r3, [r7, #7]
 8007c36:	2b09      	cmp	r3, #9
 8007c38:	d8f6      	bhi.n	8007c28 <RTC_ByteToBcd2+0x10>
  }

  return  ((uint8_t)(bcdhigh << 4) | Value);
 8007c3a:	68fb      	ldr	r3, [r7, #12]
 8007c3c:	b2db      	uxtb	r3, r3
 8007c3e:	011b      	lsls	r3, r3, #4
 8007c40:	b2da      	uxtb	r2, r3
 8007c42:	79fb      	ldrb	r3, [r7, #7]
 8007c44:	4313      	orrs	r3, r2
 8007c46:	b2db      	uxtb	r3, r3
}
 8007c48:	4618      	mov	r0, r3
 8007c4a:	3714      	adds	r7, #20
 8007c4c:	46bd      	mov	sp, r7
 8007c4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c52:	4770      	bx	lr

08007c54 <HAL_RTCEx_SetTimeStamp>:
  *             @arg RTC_TIMESTAMPPIN_PI8: PI8 is selected as RTC TimeStamp Pin.
  *             @arg RTC_TIMESTAMPPIN_PC1: PC1 is selected as RTC TimeStamp Pin.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTCEx_SetTimeStamp(RTC_HandleTypeDef *hrtc, uint32_t TimeStampEdge, uint32_t RTC_TimeStampPin)
{
 8007c54:	b480      	push	{r7}
 8007c56:	b087      	sub	sp, #28
 8007c58:	af00      	add	r7, sp, #0
 8007c5a:	60f8      	str	r0, [r7, #12]
 8007c5c:	60b9      	str	r1, [r7, #8]
 8007c5e:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0;
 8007c60:	2300      	movs	r3, #0
 8007c62:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_TIMESTAMP_EDGE(TimeStampEdge));
  assert_param(IS_RTC_TIMESTAMP_PIN(RTC_TimeStampPin));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8007c64:	68fb      	ldr	r3, [r7, #12]
 8007c66:	7f1b      	ldrb	r3, [r3, #28]
 8007c68:	2b01      	cmp	r3, #1
 8007c6a:	d101      	bne.n	8007c70 <HAL_RTCEx_SetTimeStamp+0x1c>
 8007c6c:	2302      	movs	r3, #2
 8007c6e:	e03e      	b.n	8007cee <HAL_RTCEx_SetTimeStamp+0x9a>
 8007c70:	68fb      	ldr	r3, [r7, #12]
 8007c72:	2201      	movs	r2, #1
 8007c74:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8007c76:	68fb      	ldr	r3, [r7, #12]
 8007c78:	2202      	movs	r2, #2
 8007c7a:	775a      	strb	r2, [r3, #29]

  /* Get the RTC_CR register and clear the bits to be configured */
  tmpreg = (uint32_t)(hrtc->Instance->CR & (uint32_t)~(RTC_CR_TSEDGE | RTC_CR_TSE));
 8007c7c:	68fb      	ldr	r3, [r7, #12]
 8007c7e:	681b      	ldr	r3, [r3, #0]
 8007c80:	689a      	ldr	r2, [r3, #8]
 8007c82:	4b1e      	ldr	r3, [pc, #120]	; (8007cfc <HAL_RTCEx_SetTimeStamp+0xa8>)
 8007c84:	4013      	ands	r3, r2
 8007c86:	617b      	str	r3, [r7, #20]

  tmpreg|= TimeStampEdge;
 8007c88:	697a      	ldr	r2, [r7, #20]
 8007c8a:	68bb      	ldr	r3, [r7, #8]
 8007c8c:	4313      	orrs	r3, r2
 8007c8e:	617b      	str	r3, [r7, #20]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8007c90:	68fb      	ldr	r3, [r7, #12]
 8007c92:	681b      	ldr	r3, [r3, #0]
 8007c94:	22ca      	movs	r2, #202	; 0xca
 8007c96:	625a      	str	r2, [r3, #36]	; 0x24
 8007c98:	68fb      	ldr	r3, [r7, #12]
 8007c9a:	681b      	ldr	r3, [r3, #0]
 8007c9c:	2253      	movs	r2, #83	; 0x53
 8007c9e:	625a      	str	r2, [r3, #36]	; 0x24

  hrtc->Instance->OR &= (uint32_t)~RTC_OR_TSINSEL;
 8007ca0:	68fb      	ldr	r3, [r7, #12]
 8007ca2:	681b      	ldr	r3, [r3, #0]
 8007ca4:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8007ca6:	68fb      	ldr	r3, [r7, #12]
 8007ca8:	681b      	ldr	r3, [r3, #0]
 8007caa:	f022 0206 	bic.w	r2, r2, #6
 8007cae:	64da      	str	r2, [r3, #76]	; 0x4c
  hrtc->Instance->OR |= (uint32_t)(RTC_TimeStampPin);
 8007cb0:	68fb      	ldr	r3, [r7, #12]
 8007cb2:	681b      	ldr	r3, [r3, #0]
 8007cb4:	6cd9      	ldr	r1, [r3, #76]	; 0x4c
 8007cb6:	68fb      	ldr	r3, [r7, #12]
 8007cb8:	681b      	ldr	r3, [r3, #0]
 8007cba:	687a      	ldr	r2, [r7, #4]
 8007cbc:	430a      	orrs	r2, r1
 8007cbe:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Configure the Time Stamp TSEDGE and Enable bits */
  hrtc->Instance->CR = (uint32_t)tmpreg;
 8007cc0:	68fb      	ldr	r3, [r7, #12]
 8007cc2:	681b      	ldr	r3, [r3, #0]
 8007cc4:	697a      	ldr	r2, [r7, #20]
 8007cc6:	609a      	str	r2, [r3, #8]

  __HAL_RTC_TIMESTAMP_ENABLE(hrtc);
 8007cc8:	68fb      	ldr	r3, [r7, #12]
 8007cca:	681b      	ldr	r3, [r3, #0]
 8007ccc:	689a      	ldr	r2, [r3, #8]
 8007cce:	68fb      	ldr	r3, [r7, #12]
 8007cd0:	681b      	ldr	r3, [r3, #0]
 8007cd2:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8007cd6:	609a      	str	r2, [r3, #8]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8007cd8:	68fb      	ldr	r3, [r7, #12]
 8007cda:	681b      	ldr	r3, [r3, #0]
 8007cdc:	22ff      	movs	r2, #255	; 0xff
 8007cde:	625a      	str	r2, [r3, #36]	; 0x24

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 8007ce0:	68fb      	ldr	r3, [r7, #12]
 8007ce2:	2201      	movs	r2, #1
 8007ce4:	775a      	strb	r2, [r3, #29]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8007ce6:	68fb      	ldr	r3, [r7, #12]
 8007ce8:	2200      	movs	r2, #0
 8007cea:	771a      	strb	r2, [r3, #28]

  return HAL_OK;
 8007cec:	2300      	movs	r3, #0
}
 8007cee:	4618      	mov	r0, r3
 8007cf0:	371c      	adds	r7, #28
 8007cf2:	46bd      	mov	sp, r7
 8007cf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cf8:	4770      	bx	lr
 8007cfa:	bf00      	nop
 8007cfc:	fffff7f7 	.word	0xfffff7f7

08007d00 <HAL_SD_Init>:
            SD_HandleTypeDef and create the associated handle.
  * @param  hsd Pointer to the SD handle  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_Init(SD_HandleTypeDef *hsd)
{
 8007d00:	b580      	push	{r7, lr}
 8007d02:	b082      	sub	sp, #8
 8007d04:	af00      	add	r7, sp, #0
 8007d06:	6078      	str	r0, [r7, #4]
  /* Check the SD handle allocation */
  if(hsd == NULL)
 8007d08:	687b      	ldr	r3, [r7, #4]
 8007d0a:	2b00      	cmp	r3, #0
 8007d0c:	d101      	bne.n	8007d12 <HAL_SD_Init+0x12>
  {
    return HAL_ERROR;
 8007d0e:	2301      	movs	r3, #1
 8007d10:	e01d      	b.n	8007d4e <HAL_SD_Init+0x4e>
  assert_param(IS_SDMMC_CLOCK_POWER_SAVE(hsd->Init.ClockPowerSave));
  assert_param(IS_SDMMC_BUS_WIDE(hsd->Init.BusWide));
  assert_param(IS_SDMMC_HARDWARE_FLOW_CONTROL(hsd->Init.HardwareFlowControl));
  assert_param(IS_SDMMC_CLKDIV(hsd->Init.ClockDiv));

  if(hsd->State == HAL_SD_STATE_RESET)
 8007d12:	687b      	ldr	r3, [r7, #4]
 8007d14:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8007d18:	b2db      	uxtb	r3, r3
 8007d1a:	2b00      	cmp	r3, #0
 8007d1c:	d105      	bne.n	8007d2a <HAL_SD_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    hsd->Lock = HAL_UNLOCKED;
 8007d1e:	687b      	ldr	r3, [r7, #4]
 8007d20:	2200      	movs	r2, #0
 8007d22:	771a      	strb	r2, [r3, #28]

    /* Init the low level hardware */
    hsd->MspInitCallback(hsd);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_SD_MspInit(hsd);
 8007d24:	6878      	ldr	r0, [r7, #4]
 8007d26:	f004 fcc1 	bl	800c6ac <HAL_SD_MspInit>
#endif
  }

  hsd->State = HAL_SD_STATE_BUSY;
 8007d2a:	687b      	ldr	r3, [r7, #4]
 8007d2c:	2203      	movs	r2, #3
 8007d2e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Initialize the Card parameters */
  HAL_SD_InitCard(hsd);
 8007d32:	6878      	ldr	r0, [r7, #4]
 8007d34:	f000 f80f 	bl	8007d56 <HAL_SD_InitCard>

  /* Initialize the error code */
  hsd->ErrorCode = HAL_DMA_ERROR_NONE;
 8007d38:	687b      	ldr	r3, [r7, #4]
 8007d3a:	2200      	movs	r2, #0
 8007d3c:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* Initialize the SD operation */
  hsd->Context = SD_CONTEXT_NONE;
 8007d3e:	687b      	ldr	r3, [r7, #4]
 8007d40:	2200      	movs	r2, #0
 8007d42:	631a      	str	r2, [r3, #48]	; 0x30
                                                                                     
  /* Initialize the SD state */
  hsd->State = HAL_SD_STATE_READY;
 8007d44:	687b      	ldr	r3, [r7, #4]
 8007d46:	2201      	movs	r2, #1
 8007d48:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return HAL_OK;
 8007d4c:	2300      	movs	r3, #0
}
 8007d4e:	4618      	mov	r0, r3
 8007d50:	3708      	adds	r7, #8
 8007d52:	46bd      	mov	sp, r7
 8007d54:	bd80      	pop	{r7, pc}

08007d56 <HAL_SD_InitCard>:
  * @note   This function initializes the SD card. It could be used when a card 
            re-initialization is needed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_InitCard(SD_HandleTypeDef *hsd)
{
 8007d56:	b5b0      	push	{r4, r5, r7, lr}
 8007d58:	b08e      	sub	sp, #56	; 0x38
 8007d5a:	af04      	add	r7, sp, #16
 8007d5c:	6078      	str	r0, [r7, #4]
  uint32_t errorstate = HAL_SD_ERROR_NONE;
 8007d5e:	2300      	movs	r3, #0
 8007d60:	627b      	str	r3, [r7, #36]	; 0x24
  SD_InitTypeDef Init;
  
  /* Default SDMMC peripheral configuration for SD card initialization */
  Init.ClockEdge           = SDMMC_CLOCK_EDGE_RISING;
 8007d62:	2300      	movs	r3, #0
 8007d64:	60fb      	str	r3, [r7, #12]
  Init.ClockBypass         = SDMMC_CLOCK_BYPASS_DISABLE;
 8007d66:	2300      	movs	r3, #0
 8007d68:	613b      	str	r3, [r7, #16]
  Init.ClockPowerSave      = SDMMC_CLOCK_POWER_SAVE_DISABLE;
 8007d6a:	2300      	movs	r3, #0
 8007d6c:	617b      	str	r3, [r7, #20]
  Init.BusWide             = SDMMC_BUS_WIDE_1B;
 8007d6e:	2300      	movs	r3, #0
 8007d70:	61bb      	str	r3, [r7, #24]
  Init.HardwareFlowControl = SDMMC_HARDWARE_FLOW_CONTROL_DISABLE;
 8007d72:	2300      	movs	r3, #0
 8007d74:	61fb      	str	r3, [r7, #28]
  Init.ClockDiv            = SDMMC_INIT_CLK_DIV;
 8007d76:	2376      	movs	r3, #118	; 0x76
 8007d78:	623b      	str	r3, [r7, #32]

  /* Initialize SDMMC peripheral interface with default configuration */
  SDMMC_Init(hsd->Instance, Init);
 8007d7a:	687b      	ldr	r3, [r7, #4]
 8007d7c:	681d      	ldr	r5, [r3, #0]
 8007d7e:	466c      	mov	r4, sp
 8007d80:	f107 0318 	add.w	r3, r7, #24
 8007d84:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8007d88:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8007d8c:	f107 030c 	add.w	r3, r7, #12
 8007d90:	cb0e      	ldmia	r3, {r1, r2, r3}
 8007d92:	4628      	mov	r0, r5
 8007d94:	f001 ff78 	bl	8009c88 <SDMMC_Init>

  /* Disable SDMMC Clock */
  __HAL_SD_DISABLE(hsd); 
 8007d98:	687b      	ldr	r3, [r7, #4]
 8007d9a:	681b      	ldr	r3, [r3, #0]
 8007d9c:	685a      	ldr	r2, [r3, #4]
 8007d9e:	687b      	ldr	r3, [r7, #4]
 8007da0:	681b      	ldr	r3, [r3, #0]
 8007da2:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8007da6:	605a      	str	r2, [r3, #4]
  
  /* Set Power State to ON */
  SDMMC_PowerState_ON(hsd->Instance);
 8007da8:	687b      	ldr	r3, [r7, #4]
 8007daa:	681b      	ldr	r3, [r3, #0]
 8007dac:	4618      	mov	r0, r3
 8007dae:	f001 ffa4 	bl	8009cfa <SDMMC_PowerState_ON>
  
  /* Enable SDMMC Clock */
  __HAL_SD_ENABLE(hsd);
 8007db2:	687b      	ldr	r3, [r7, #4]
 8007db4:	681b      	ldr	r3, [r3, #0]
 8007db6:	685a      	ldr	r2, [r3, #4]
 8007db8:	687b      	ldr	r3, [r7, #4]
 8007dba:	681b      	ldr	r3, [r3, #0]
 8007dbc:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8007dc0:	605a      	str	r2, [r3, #4]
  
  /* Required power up waiting time before starting the SD initialization sequence */
  HAL_Delay(2);
 8007dc2:	2002      	movs	r0, #2
 8007dc4:	f7fb f8f4 	bl	8002fb0 <HAL_Delay>
  
  /* Identify card operating voltage */
  errorstate = SD_PowerON(hsd);
 8007dc8:	6878      	ldr	r0, [r7, #4]
 8007dca:	f000 fb95 	bl	80084f8 <SD_PowerON>
 8007dce:	6278      	str	r0, [r7, #36]	; 0x24
  if(errorstate != HAL_SD_ERROR_NONE)
 8007dd0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007dd2:	2b00      	cmp	r3, #0
 8007dd4:	d00b      	beq.n	8007dee <HAL_SD_InitCard+0x98>
  {
    hsd->State = HAL_SD_STATE_READY;
 8007dd6:	687b      	ldr	r3, [r7, #4]
 8007dd8:	2201      	movs	r2, #1
 8007dda:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    hsd->ErrorCode |= errorstate;
 8007dde:	687b      	ldr	r3, [r7, #4]
 8007de0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007de2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007de4:	431a      	orrs	r2, r3
 8007de6:	687b      	ldr	r3, [r7, #4]
 8007de8:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 8007dea:	2301      	movs	r3, #1
 8007dec:	e013      	b.n	8007e16 <HAL_SD_InitCard+0xc0>
  }

  /* Card initialization */
  errorstate = SD_InitCard(hsd);
 8007dee:	6878      	ldr	r0, [r7, #4]
 8007df0:	f000 fab9 	bl	8008366 <SD_InitCard>
 8007df4:	6278      	str	r0, [r7, #36]	; 0x24
  if(errorstate != HAL_SD_ERROR_NONE)
 8007df6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007df8:	2b00      	cmp	r3, #0
 8007dfa:	d00b      	beq.n	8007e14 <HAL_SD_InitCard+0xbe>
  {
    hsd->State = HAL_SD_STATE_READY;
 8007dfc:	687b      	ldr	r3, [r7, #4]
 8007dfe:	2201      	movs	r2, #1
 8007e00:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    hsd->ErrorCode |= errorstate;
 8007e04:	687b      	ldr	r3, [r7, #4]
 8007e06:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007e08:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007e0a:	431a      	orrs	r2, r3
 8007e0c:	687b      	ldr	r3, [r7, #4]
 8007e0e:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 8007e10:	2301      	movs	r3, #1
 8007e12:	e000      	b.n	8007e16 <HAL_SD_InitCard+0xc0>
  }

  return HAL_OK;
 8007e14:	2300      	movs	r3, #0
}
 8007e16:	4618      	mov	r0, r3
 8007e18:	3728      	adds	r7, #40	; 0x28
 8007e1a:	46bd      	mov	sp, r7
 8007e1c:	bdb0      	pop	{r4, r5, r7, pc}

08007e1e <HAL_SD_GetCardCSD>:
  * @param  pCSD Pointer to a HAL_SD_CardCSDTypeDef structure that  
  *         contains all CSD register parameters  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardCSD(SD_HandleTypeDef *hsd, HAL_SD_CardCSDTypeDef *pCSD)
{
 8007e1e:	b480      	push	{r7}
 8007e20:	b085      	sub	sp, #20
 8007e22:	af00      	add	r7, sp, #0
 8007e24:	6078      	str	r0, [r7, #4]
 8007e26:	6039      	str	r1, [r7, #0]
  uint32_t tmp = 0;
 8007e28:	2300      	movs	r3, #0
 8007e2a:	60fb      	str	r3, [r7, #12]
  
  /* Byte 0 */
  tmp = (hsd->CSD[0] & 0xFF000000U) >> 24;
 8007e2c:	687b      	ldr	r3, [r7, #4]
 8007e2e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8007e30:	0e1b      	lsrs	r3, r3, #24
 8007e32:	60fb      	str	r3, [r7, #12]
  pCSD->CSDStruct      = (uint8_t)((tmp & 0xC0) >> 6);
 8007e34:	68fb      	ldr	r3, [r7, #12]
 8007e36:	099b      	lsrs	r3, r3, #6
 8007e38:	b2db      	uxtb	r3, r3
 8007e3a:	f003 0303 	and.w	r3, r3, #3
 8007e3e:	b2da      	uxtb	r2, r3
 8007e40:	683b      	ldr	r3, [r7, #0]
 8007e42:	701a      	strb	r2, [r3, #0]
  pCSD->SysSpecVersion = (uint8_t)((tmp & 0x3C) >> 2);
 8007e44:	68fb      	ldr	r3, [r7, #12]
 8007e46:	089b      	lsrs	r3, r3, #2
 8007e48:	b2db      	uxtb	r3, r3
 8007e4a:	f003 030f 	and.w	r3, r3, #15
 8007e4e:	b2da      	uxtb	r2, r3
 8007e50:	683b      	ldr	r3, [r7, #0]
 8007e52:	705a      	strb	r2, [r3, #1]
  pCSD->Reserved1      = tmp & 0x03;
 8007e54:	68fb      	ldr	r3, [r7, #12]
 8007e56:	b2db      	uxtb	r3, r3
 8007e58:	f003 0303 	and.w	r3, r3, #3
 8007e5c:	b2da      	uxtb	r2, r3
 8007e5e:	683b      	ldr	r3, [r7, #0]
 8007e60:	709a      	strb	r2, [r3, #2]
  
  /* Byte 1 */
  tmp = (hsd->CSD[0] & 0x00FF0000) >> 16;
 8007e62:	687b      	ldr	r3, [r7, #4]
 8007e64:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8007e66:	0c1b      	lsrs	r3, r3, #16
 8007e68:	b2db      	uxtb	r3, r3
 8007e6a:	60fb      	str	r3, [r7, #12]
  pCSD->TAAC = (uint8_t)tmp;
 8007e6c:	68fb      	ldr	r3, [r7, #12]
 8007e6e:	b2da      	uxtb	r2, r3
 8007e70:	683b      	ldr	r3, [r7, #0]
 8007e72:	70da      	strb	r2, [r3, #3]
  
  /* Byte 2 */
  tmp = (hsd->CSD[0] & 0x0000FF00) >> 8;
 8007e74:	687b      	ldr	r3, [r7, #4]
 8007e76:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8007e78:	0a1b      	lsrs	r3, r3, #8
 8007e7a:	b2db      	uxtb	r3, r3
 8007e7c:	60fb      	str	r3, [r7, #12]
  pCSD->NSAC = (uint8_t)tmp;
 8007e7e:	68fb      	ldr	r3, [r7, #12]
 8007e80:	b2da      	uxtb	r2, r3
 8007e82:	683b      	ldr	r3, [r7, #0]
 8007e84:	711a      	strb	r2, [r3, #4]
  
  /* Byte 3 */
  tmp = hsd->CSD[0] & 0x000000FF;
 8007e86:	687b      	ldr	r3, [r7, #4]
 8007e88:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8007e8a:	b2db      	uxtb	r3, r3
 8007e8c:	60fb      	str	r3, [r7, #12]
  pCSD->MaxBusClkFrec = (uint8_t)tmp;
 8007e8e:	68fb      	ldr	r3, [r7, #12]
 8007e90:	b2da      	uxtb	r2, r3
 8007e92:	683b      	ldr	r3, [r7, #0]
 8007e94:	715a      	strb	r2, [r3, #5]
  
  /* Byte 4 */
  tmp = (hsd->CSD[1] & 0xFF000000U) >> 24;
 8007e96:	687b      	ldr	r3, [r7, #4]
 8007e98:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8007e9a:	0e1b      	lsrs	r3, r3, #24
 8007e9c:	60fb      	str	r3, [r7, #12]
  pCSD->CardComdClasses = (uint16_t)(tmp << 4);
 8007e9e:	68fb      	ldr	r3, [r7, #12]
 8007ea0:	b29b      	uxth	r3, r3
 8007ea2:	011b      	lsls	r3, r3, #4
 8007ea4:	b29a      	uxth	r2, r3
 8007ea6:	683b      	ldr	r3, [r7, #0]
 8007ea8:	80da      	strh	r2, [r3, #6]
  
  /* Byte 5 */
  tmp = (hsd->CSD[1] & 0x00FF0000U) >> 16;
 8007eaa:	687b      	ldr	r3, [r7, #4]
 8007eac:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8007eae:	0c1b      	lsrs	r3, r3, #16
 8007eb0:	b2db      	uxtb	r3, r3
 8007eb2:	60fb      	str	r3, [r7, #12]
  pCSD->CardComdClasses |= (uint16_t)((tmp & 0xF0) >> 4);
 8007eb4:	683b      	ldr	r3, [r7, #0]
 8007eb6:	88db      	ldrh	r3, [r3, #6]
 8007eb8:	b29a      	uxth	r2, r3
 8007eba:	68fb      	ldr	r3, [r7, #12]
 8007ebc:	091b      	lsrs	r3, r3, #4
 8007ebe:	b29b      	uxth	r3, r3
 8007ec0:	f003 030f 	and.w	r3, r3, #15
 8007ec4:	b29b      	uxth	r3, r3
 8007ec6:	4313      	orrs	r3, r2
 8007ec8:	b29a      	uxth	r2, r3
 8007eca:	683b      	ldr	r3, [r7, #0]
 8007ecc:	80da      	strh	r2, [r3, #6]
  pCSD->RdBlockLen       = (uint8_t)(tmp & 0x0F);
 8007ece:	68fb      	ldr	r3, [r7, #12]
 8007ed0:	b2db      	uxtb	r3, r3
 8007ed2:	f003 030f 	and.w	r3, r3, #15
 8007ed6:	b2da      	uxtb	r2, r3
 8007ed8:	683b      	ldr	r3, [r7, #0]
 8007eda:	721a      	strb	r2, [r3, #8]
  
  /* Byte 6 */
  tmp = (hsd->CSD[1] & 0x0000FF00U) >> 8;
 8007edc:	687b      	ldr	r3, [r7, #4]
 8007ede:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8007ee0:	0a1b      	lsrs	r3, r3, #8
 8007ee2:	b2db      	uxtb	r3, r3
 8007ee4:	60fb      	str	r3, [r7, #12]
  pCSD->PartBlockRead   = (uint8_t)((tmp & 0x80) >> 7);
 8007ee6:	68fb      	ldr	r3, [r7, #12]
 8007ee8:	09db      	lsrs	r3, r3, #7
 8007eea:	b2db      	uxtb	r3, r3
 8007eec:	f003 0301 	and.w	r3, r3, #1
 8007ef0:	b2da      	uxtb	r2, r3
 8007ef2:	683b      	ldr	r3, [r7, #0]
 8007ef4:	725a      	strb	r2, [r3, #9]
  pCSD->WrBlockMisalign = (uint8_t)((tmp & 0x40) >> 6);
 8007ef6:	68fb      	ldr	r3, [r7, #12]
 8007ef8:	099b      	lsrs	r3, r3, #6
 8007efa:	b2db      	uxtb	r3, r3
 8007efc:	f003 0301 	and.w	r3, r3, #1
 8007f00:	b2da      	uxtb	r2, r3
 8007f02:	683b      	ldr	r3, [r7, #0]
 8007f04:	729a      	strb	r2, [r3, #10]
  pCSD->RdBlockMisalign = (uint8_t)((tmp & 0x20) >> 5);
 8007f06:	68fb      	ldr	r3, [r7, #12]
 8007f08:	095b      	lsrs	r3, r3, #5
 8007f0a:	b2db      	uxtb	r3, r3
 8007f0c:	f003 0301 	and.w	r3, r3, #1
 8007f10:	b2da      	uxtb	r2, r3
 8007f12:	683b      	ldr	r3, [r7, #0]
 8007f14:	72da      	strb	r2, [r3, #11]
  pCSD->DSRImpl         = (uint8_t)((tmp & 0x10) >> 4);
 8007f16:	68fb      	ldr	r3, [r7, #12]
 8007f18:	091b      	lsrs	r3, r3, #4
 8007f1a:	b2db      	uxtb	r3, r3
 8007f1c:	f003 0301 	and.w	r3, r3, #1
 8007f20:	b2da      	uxtb	r2, r3
 8007f22:	683b      	ldr	r3, [r7, #0]
 8007f24:	731a      	strb	r2, [r3, #12]
  pCSD->Reserved2       = 0; /*!< Reserved */
 8007f26:	683b      	ldr	r3, [r7, #0]
 8007f28:	2200      	movs	r2, #0
 8007f2a:	735a      	strb	r2, [r3, #13]
       
  if(hsd->SdCard.CardType == CARD_SDSC)
 8007f2c:	687b      	ldr	r3, [r7, #4]
 8007f2e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007f30:	2b00      	cmp	r3, #0
 8007f32:	f040 8086 	bne.w	8008042 <HAL_SD_GetCardCSD+0x224>
  {
    pCSD->DeviceSize = (tmp & 0x03) << 10;
 8007f36:	68fb      	ldr	r3, [r7, #12]
 8007f38:	029b      	lsls	r3, r3, #10
 8007f3a:	f403 6240 	and.w	r2, r3, #3072	; 0xc00
 8007f3e:	683b      	ldr	r3, [r7, #0]
 8007f40:	611a      	str	r2, [r3, #16]
    
    /* Byte 7 */
    tmp = (uint8_t)(hsd->CSD[1] & 0x000000FFU);
 8007f42:	687b      	ldr	r3, [r7, #4]
 8007f44:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8007f46:	b2db      	uxtb	r3, r3
 8007f48:	60fb      	str	r3, [r7, #12]
    pCSD->DeviceSize |= (tmp) << 2;
 8007f4a:	683b      	ldr	r3, [r7, #0]
 8007f4c:	691a      	ldr	r2, [r3, #16]
 8007f4e:	68fb      	ldr	r3, [r7, #12]
 8007f50:	009b      	lsls	r3, r3, #2
 8007f52:	431a      	orrs	r2, r3
 8007f54:	683b      	ldr	r3, [r7, #0]
 8007f56:	611a      	str	r2, [r3, #16]
    
    /* Byte 8 */
    tmp = (uint8_t)((hsd->CSD[2] & 0xFF000000U) >> 24);
 8007f58:	687b      	ldr	r3, [r7, #4]
 8007f5a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007f5c:	0e1b      	lsrs	r3, r3, #24
 8007f5e:	b2db      	uxtb	r3, r3
 8007f60:	60fb      	str	r3, [r7, #12]
    pCSD->DeviceSize |= (tmp & 0xC0) >> 6;
 8007f62:	683b      	ldr	r3, [r7, #0]
 8007f64:	691a      	ldr	r2, [r3, #16]
 8007f66:	68fb      	ldr	r3, [r7, #12]
 8007f68:	099b      	lsrs	r3, r3, #6
 8007f6a:	f003 0303 	and.w	r3, r3, #3
 8007f6e:	431a      	orrs	r2, r3
 8007f70:	683b      	ldr	r3, [r7, #0]
 8007f72:	611a      	str	r2, [r3, #16]
    
    pCSD->MaxRdCurrentVDDMin = (tmp & 0x38) >> 3;
 8007f74:	68fb      	ldr	r3, [r7, #12]
 8007f76:	08db      	lsrs	r3, r3, #3
 8007f78:	b2db      	uxtb	r3, r3
 8007f7a:	f003 0307 	and.w	r3, r3, #7
 8007f7e:	b2da      	uxtb	r2, r3
 8007f80:	683b      	ldr	r3, [r7, #0]
 8007f82:	751a      	strb	r2, [r3, #20]
    pCSD->MaxRdCurrentVDDMax = (tmp & 0x07);
 8007f84:	68fb      	ldr	r3, [r7, #12]
 8007f86:	b2db      	uxtb	r3, r3
 8007f88:	f003 0307 	and.w	r3, r3, #7
 8007f8c:	b2da      	uxtb	r2, r3
 8007f8e:	683b      	ldr	r3, [r7, #0]
 8007f90:	755a      	strb	r2, [r3, #21]
    
    /* Byte 9 */
    tmp = (uint8_t)((hsd->CSD[2] & 0x00FF0000U) >> 16);
 8007f92:	687b      	ldr	r3, [r7, #4]
 8007f94:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007f96:	0c1b      	lsrs	r3, r3, #16
 8007f98:	b2db      	uxtb	r3, r3
 8007f9a:	60fb      	str	r3, [r7, #12]
    pCSD->MaxWrCurrentVDDMin = (tmp & 0xE0) >> 5;
 8007f9c:	68fb      	ldr	r3, [r7, #12]
 8007f9e:	095b      	lsrs	r3, r3, #5
 8007fa0:	b2db      	uxtb	r3, r3
 8007fa2:	f003 0307 	and.w	r3, r3, #7
 8007fa6:	b2da      	uxtb	r2, r3
 8007fa8:	683b      	ldr	r3, [r7, #0]
 8007faa:	759a      	strb	r2, [r3, #22]
    pCSD->MaxWrCurrentVDDMax = (tmp & 0x1C) >> 2;
 8007fac:	68fb      	ldr	r3, [r7, #12]
 8007fae:	089b      	lsrs	r3, r3, #2
 8007fb0:	b2db      	uxtb	r3, r3
 8007fb2:	f003 0307 	and.w	r3, r3, #7
 8007fb6:	b2da      	uxtb	r2, r3
 8007fb8:	683b      	ldr	r3, [r7, #0]
 8007fba:	75da      	strb	r2, [r3, #23]
    pCSD->DeviceSizeMul      = (tmp & 0x03) << 1;
 8007fbc:	68fb      	ldr	r3, [r7, #12]
 8007fbe:	b2db      	uxtb	r3, r3
 8007fc0:	005b      	lsls	r3, r3, #1
 8007fc2:	b2db      	uxtb	r3, r3
 8007fc4:	f003 0306 	and.w	r3, r3, #6
 8007fc8:	b2da      	uxtb	r2, r3
 8007fca:	683b      	ldr	r3, [r7, #0]
 8007fcc:	761a      	strb	r2, [r3, #24]
    /* Byte 10 */
    tmp = (uint8_t)((hsd->CSD[2] & 0x0000FF00U) >> 8);
 8007fce:	687b      	ldr	r3, [r7, #4]
 8007fd0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007fd2:	0a1b      	lsrs	r3, r3, #8
 8007fd4:	b2db      	uxtb	r3, r3
 8007fd6:	60fb      	str	r3, [r7, #12]
    pCSD->DeviceSizeMul |= (tmp & 0x80) >> 7;
 8007fd8:	683b      	ldr	r3, [r7, #0]
 8007fda:	7e1b      	ldrb	r3, [r3, #24]
 8007fdc:	b2da      	uxtb	r2, r3
 8007fde:	68fb      	ldr	r3, [r7, #12]
 8007fe0:	09db      	lsrs	r3, r3, #7
 8007fe2:	b2db      	uxtb	r3, r3
 8007fe4:	f003 0301 	and.w	r3, r3, #1
 8007fe8:	b2db      	uxtb	r3, r3
 8007fea:	4313      	orrs	r3, r2
 8007fec:	b2da      	uxtb	r2, r3
 8007fee:	683b      	ldr	r3, [r7, #0]
 8007ff0:	761a      	strb	r2, [r3, #24]
    
    hsd->SdCard.BlockNbr  = (pCSD->DeviceSize + 1) ;
 8007ff2:	683b      	ldr	r3, [r7, #0]
 8007ff4:	691b      	ldr	r3, [r3, #16]
 8007ff6:	1c5a      	adds	r2, r3, #1
 8007ff8:	687b      	ldr	r3, [r7, #4]
 8007ffa:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.BlockNbr *= (1 << (pCSD->DeviceSizeMul + 2));
 8007ffc:	683b      	ldr	r3, [r7, #0]
 8007ffe:	7e1b      	ldrb	r3, [r3, #24]
 8008000:	b2db      	uxtb	r3, r3
 8008002:	3302      	adds	r3, #2
 8008004:	2201      	movs	r2, #1
 8008006:	409a      	lsls	r2, r3
 8008008:	687b      	ldr	r3, [r7, #4]
 800800a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800800c:	fb02 f203 	mul.w	r2, r2, r3
 8008010:	687b      	ldr	r3, [r7, #4]
 8008012:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.BlockSize = 1 << (pCSD->RdBlockLen);
 8008014:	683b      	ldr	r3, [r7, #0]
 8008016:	7a1b      	ldrb	r3, [r3, #8]
 8008018:	b2db      	uxtb	r3, r3
 800801a:	461a      	mov	r2, r3
 800801c:	2301      	movs	r3, #1
 800801e:	4093      	lsls	r3, r2
 8008020:	461a      	mov	r2, r3
 8008022:	687b      	ldr	r3, [r7, #4]
 8008024:	659a      	str	r2, [r3, #88]	; 0x58

    hsd->SdCard.LogBlockNbr =  (hsd->SdCard.BlockNbr) * ((hsd->SdCard.BlockSize) / 512); 
 8008026:	687b      	ldr	r3, [r7, #4]
 8008028:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800802a:	687a      	ldr	r2, [r7, #4]
 800802c:	6d92      	ldr	r2, [r2, #88]	; 0x58
 800802e:	0a52      	lsrs	r2, r2, #9
 8008030:	fb02 f203 	mul.w	r2, r2, r3
 8008034:	687b      	ldr	r3, [r7, #4]
 8008036:	65da      	str	r2, [r3, #92]	; 0x5c
    hsd->SdCard.LogBlockSize = 512;
 8008038:	687b      	ldr	r3, [r7, #4]
 800803a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800803e:	661a      	str	r2, [r3, #96]	; 0x60
 8008040:	e04d      	b.n	80080de <HAL_SD_GetCardCSD+0x2c0>
  }
  else if(hsd->SdCard.CardType == CARD_SDHC_SDXC)
 8008042:	687b      	ldr	r3, [r7, #4]
 8008044:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008046:	2b01      	cmp	r3, #1
 8008048:	d138      	bne.n	80080bc <HAL_SD_GetCardCSD+0x29e>
  {
    /* Byte 7 */
    tmp = (uint8_t)(hsd->CSD[1] & 0x000000FFU);
 800804a:	687b      	ldr	r3, [r7, #4]
 800804c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800804e:	b2db      	uxtb	r3, r3
 8008050:	60fb      	str	r3, [r7, #12]
    pCSD->DeviceSize = (tmp & 0x3F) << 16;
 8008052:	68fb      	ldr	r3, [r7, #12]
 8008054:	041b      	lsls	r3, r3, #16
 8008056:	f403 127c 	and.w	r2, r3, #4128768	; 0x3f0000
 800805a:	683b      	ldr	r3, [r7, #0]
 800805c:	611a      	str	r2, [r3, #16]
    
    /* Byte 8 */
    tmp = (uint8_t)((hsd->CSD[2] & 0xFF000000U) >> 24);
 800805e:	687b      	ldr	r3, [r7, #4]
 8008060:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8008062:	0e1b      	lsrs	r3, r3, #24
 8008064:	b2db      	uxtb	r3, r3
 8008066:	60fb      	str	r3, [r7, #12]
    
    pCSD->DeviceSize |= (tmp << 8);
 8008068:	683b      	ldr	r3, [r7, #0]
 800806a:	691a      	ldr	r2, [r3, #16]
 800806c:	68fb      	ldr	r3, [r7, #12]
 800806e:	021b      	lsls	r3, r3, #8
 8008070:	431a      	orrs	r2, r3
 8008072:	683b      	ldr	r3, [r7, #0]
 8008074:	611a      	str	r2, [r3, #16]
    
    /* Byte 9 */
    tmp = (uint8_t)((hsd->CSD[2] & 0x00FF0000U) >> 16);
 8008076:	687b      	ldr	r3, [r7, #4]
 8008078:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800807a:	0c1b      	lsrs	r3, r3, #16
 800807c:	b2db      	uxtb	r3, r3
 800807e:	60fb      	str	r3, [r7, #12]
    
    pCSD->DeviceSize |= (tmp);
 8008080:	683b      	ldr	r3, [r7, #0]
 8008082:	691a      	ldr	r2, [r3, #16]
 8008084:	68fb      	ldr	r3, [r7, #12]
 8008086:	431a      	orrs	r2, r3
 8008088:	683b      	ldr	r3, [r7, #0]
 800808a:	611a      	str	r2, [r3, #16]
    
    /* Byte 10 */
    tmp = (uint8_t)((hsd->CSD[2] & 0x0000FF00U) >> 8);
 800808c:	687b      	ldr	r3, [r7, #4]
 800808e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8008090:	0a1b      	lsrs	r3, r3, #8
 8008092:	b2db      	uxtb	r3, r3
 8008094:	60fb      	str	r3, [r7, #12]
    
    hsd->SdCard.LogBlockNbr = hsd->SdCard.BlockNbr = (((uint64_t)pCSD->DeviceSize + 1) * 1024);
 8008096:	683b      	ldr	r3, [r7, #0]
 8008098:	691b      	ldr	r3, [r3, #16]
 800809a:	3301      	adds	r3, #1
 800809c:	029a      	lsls	r2, r3, #10
 800809e:	687b      	ldr	r3, [r7, #4]
 80080a0:	655a      	str	r2, [r3, #84]	; 0x54
 80080a2:	687b      	ldr	r3, [r7, #4]
 80080a4:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80080a6:	687b      	ldr	r3, [r7, #4]
 80080a8:	65da      	str	r2, [r3, #92]	; 0x5c
    hsd->SdCard.LogBlockSize = hsd->SdCard.BlockSize = 512;
 80080aa:	687b      	ldr	r3, [r7, #4]
 80080ac:	f44f 7200 	mov.w	r2, #512	; 0x200
 80080b0:	659a      	str	r2, [r3, #88]	; 0x58
 80080b2:	687b      	ldr	r3, [r7, #4]
 80080b4:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 80080b6:	687b      	ldr	r3, [r7, #4]
 80080b8:	661a      	str	r2, [r3, #96]	; 0x60
 80080ba:	e010      	b.n	80080de <HAL_SD_GetCardCSD+0x2c0>
  }
  else
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);   
 80080bc:	687b      	ldr	r3, [r7, #4]
 80080be:	681b      	ldr	r3, [r3, #0]
 80080c0:	f240 52ff 	movw	r2, #1535	; 0x5ff
 80080c4:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 80080c6:	687b      	ldr	r3, [r7, #4]
 80080c8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80080ca:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 80080ce:	687b      	ldr	r3, [r7, #4]
 80080d0:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 80080d2:	687b      	ldr	r3, [r7, #4]
 80080d4:	2201      	movs	r2, #1
 80080d6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    return HAL_ERROR;
 80080da:	2301      	movs	r3, #1
 80080dc:	e0c1      	b.n	8008262 <HAL_SD_GetCardCSD+0x444>
  }
  
  pCSD->EraseGrSize = (tmp & 0x40) >> 6;
 80080de:	68fb      	ldr	r3, [r7, #12]
 80080e0:	099b      	lsrs	r3, r3, #6
 80080e2:	b2db      	uxtb	r3, r3
 80080e4:	f003 0301 	and.w	r3, r3, #1
 80080e8:	b2da      	uxtb	r2, r3
 80080ea:	683b      	ldr	r3, [r7, #0]
 80080ec:	765a      	strb	r2, [r3, #25]
  pCSD->EraseGrMul  = (tmp & 0x3F) << 1;
 80080ee:	68fb      	ldr	r3, [r7, #12]
 80080f0:	b2db      	uxtb	r3, r3
 80080f2:	005b      	lsls	r3, r3, #1
 80080f4:	b2db      	uxtb	r3, r3
 80080f6:	f003 037e 	and.w	r3, r3, #126	; 0x7e
 80080fa:	b2da      	uxtb	r2, r3
 80080fc:	683b      	ldr	r3, [r7, #0]
 80080fe:	769a      	strb	r2, [r3, #26]
  
  /* Byte 11 */
  tmp = (uint8_t)(hsd->CSD[2] & 0x000000FF);
 8008100:	687b      	ldr	r3, [r7, #4]
 8008102:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8008104:	b2db      	uxtb	r3, r3
 8008106:	60fb      	str	r3, [r7, #12]
  pCSD->EraseGrMul     |= (tmp & 0x80) >> 7;
 8008108:	683b      	ldr	r3, [r7, #0]
 800810a:	7e9b      	ldrb	r3, [r3, #26]
 800810c:	b2da      	uxtb	r2, r3
 800810e:	68fb      	ldr	r3, [r7, #12]
 8008110:	09db      	lsrs	r3, r3, #7
 8008112:	b2db      	uxtb	r3, r3
 8008114:	f003 0301 	and.w	r3, r3, #1
 8008118:	b2db      	uxtb	r3, r3
 800811a:	4313      	orrs	r3, r2
 800811c:	b2da      	uxtb	r2, r3
 800811e:	683b      	ldr	r3, [r7, #0]
 8008120:	769a      	strb	r2, [r3, #26]
  pCSD->WrProtectGrSize = (tmp & 0x7F);
 8008122:	68fb      	ldr	r3, [r7, #12]
 8008124:	b2db      	uxtb	r3, r3
 8008126:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800812a:	b2da      	uxtb	r2, r3
 800812c:	683b      	ldr	r3, [r7, #0]
 800812e:	76da      	strb	r2, [r3, #27]
  
  /* Byte 12 */
  tmp = (uint8_t)((hsd->CSD[3] & 0xFF000000U) >> 24);
 8008130:	687b      	ldr	r3, [r7, #4]
 8008132:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008134:	0e1b      	lsrs	r3, r3, #24
 8008136:	b2db      	uxtb	r3, r3
 8008138:	60fb      	str	r3, [r7, #12]
  pCSD->WrProtectGrEnable = (tmp & 0x80) >> 7;
 800813a:	68fb      	ldr	r3, [r7, #12]
 800813c:	09db      	lsrs	r3, r3, #7
 800813e:	b2db      	uxtb	r3, r3
 8008140:	f003 0301 	and.w	r3, r3, #1
 8008144:	b2da      	uxtb	r2, r3
 8008146:	683b      	ldr	r3, [r7, #0]
 8008148:	771a      	strb	r2, [r3, #28]
  pCSD->ManDeflECC        = (tmp & 0x60) >> 5;
 800814a:	68fb      	ldr	r3, [r7, #12]
 800814c:	095b      	lsrs	r3, r3, #5
 800814e:	b2db      	uxtb	r3, r3
 8008150:	f003 0303 	and.w	r3, r3, #3
 8008154:	b2da      	uxtb	r2, r3
 8008156:	683b      	ldr	r3, [r7, #0]
 8008158:	775a      	strb	r2, [r3, #29]
  pCSD->WrSpeedFact       = (tmp & 0x1C) >> 2;
 800815a:	68fb      	ldr	r3, [r7, #12]
 800815c:	089b      	lsrs	r3, r3, #2
 800815e:	b2db      	uxtb	r3, r3
 8008160:	f003 0307 	and.w	r3, r3, #7
 8008164:	b2da      	uxtb	r2, r3
 8008166:	683b      	ldr	r3, [r7, #0]
 8008168:	779a      	strb	r2, [r3, #30]
  pCSD->MaxWrBlockLen     = (tmp & 0x03) << 2;
 800816a:	68fb      	ldr	r3, [r7, #12]
 800816c:	b2db      	uxtb	r3, r3
 800816e:	009b      	lsls	r3, r3, #2
 8008170:	b2db      	uxtb	r3, r3
 8008172:	f003 030c 	and.w	r3, r3, #12
 8008176:	b2da      	uxtb	r2, r3
 8008178:	683b      	ldr	r3, [r7, #0]
 800817a:	77da      	strb	r2, [r3, #31]
  
  /* Byte 13 */
  tmp = (uint8_t)((hsd->CSD[3] & 0x00FF0000) >> 16);
 800817c:	687b      	ldr	r3, [r7, #4]
 800817e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008180:	0c1b      	lsrs	r3, r3, #16
 8008182:	b2db      	uxtb	r3, r3
 8008184:	60fb      	str	r3, [r7, #12]
  pCSD->MaxWrBlockLen      |= (tmp & 0xC0) >> 6;
 8008186:	683b      	ldr	r3, [r7, #0]
 8008188:	7fdb      	ldrb	r3, [r3, #31]
 800818a:	b2da      	uxtb	r2, r3
 800818c:	68fb      	ldr	r3, [r7, #12]
 800818e:	099b      	lsrs	r3, r3, #6
 8008190:	b2db      	uxtb	r3, r3
 8008192:	f003 0303 	and.w	r3, r3, #3
 8008196:	b2db      	uxtb	r3, r3
 8008198:	4313      	orrs	r3, r2
 800819a:	b2da      	uxtb	r2, r3
 800819c:	683b      	ldr	r3, [r7, #0]
 800819e:	77da      	strb	r2, [r3, #31]
  pCSD->WriteBlockPaPartial = (tmp & 0x20) >> 5;
 80081a0:	68fb      	ldr	r3, [r7, #12]
 80081a2:	095b      	lsrs	r3, r3, #5
 80081a4:	b2db      	uxtb	r3, r3
 80081a6:	f003 0301 	and.w	r3, r3, #1
 80081aa:	b2da      	uxtb	r2, r3
 80081ac:	683b      	ldr	r3, [r7, #0]
 80081ae:	f883 2020 	strb.w	r2, [r3, #32]
  pCSD->Reserved3           = 0;
 80081b2:	683b      	ldr	r3, [r7, #0]
 80081b4:	2200      	movs	r2, #0
 80081b6:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  pCSD->ContentProtectAppli = (tmp & 0x01);
 80081ba:	68fb      	ldr	r3, [r7, #12]
 80081bc:	b2db      	uxtb	r3, r3
 80081be:	f003 0301 	and.w	r3, r3, #1
 80081c2:	b2da      	uxtb	r2, r3
 80081c4:	683b      	ldr	r3, [r7, #0]
 80081c6:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
  
  /* Byte 14 */
  tmp = (uint8_t)((hsd->CSD[3] & 0x0000FF00) >> 8);
 80081ca:	687b      	ldr	r3, [r7, #4]
 80081cc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80081ce:	0a1b      	lsrs	r3, r3, #8
 80081d0:	b2db      	uxtb	r3, r3
 80081d2:	60fb      	str	r3, [r7, #12]
  pCSD->FileFormatGrouop = (tmp & 0x80) >> 7;
 80081d4:	68fb      	ldr	r3, [r7, #12]
 80081d6:	09db      	lsrs	r3, r3, #7
 80081d8:	b2db      	uxtb	r3, r3
 80081da:	f003 0301 	and.w	r3, r3, #1
 80081de:	b2da      	uxtb	r2, r3
 80081e0:	683b      	ldr	r3, [r7, #0]
 80081e2:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23
  pCSD->CopyFlag         = (tmp & 0x40) >> 6;
 80081e6:	68fb      	ldr	r3, [r7, #12]
 80081e8:	099b      	lsrs	r3, r3, #6
 80081ea:	b2db      	uxtb	r3, r3
 80081ec:	f003 0301 	and.w	r3, r3, #1
 80081f0:	b2da      	uxtb	r2, r3
 80081f2:	683b      	ldr	r3, [r7, #0]
 80081f4:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  pCSD->PermWrProtect    = (tmp & 0x20) >> 5;
 80081f8:	68fb      	ldr	r3, [r7, #12]
 80081fa:	095b      	lsrs	r3, r3, #5
 80081fc:	b2db      	uxtb	r3, r3
 80081fe:	f003 0301 	and.w	r3, r3, #1
 8008202:	b2da      	uxtb	r2, r3
 8008204:	683b      	ldr	r3, [r7, #0]
 8008206:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
  pCSD->TempWrProtect    = (tmp & 0x10) >> 4;
 800820a:	68fb      	ldr	r3, [r7, #12]
 800820c:	091b      	lsrs	r3, r3, #4
 800820e:	b2db      	uxtb	r3, r3
 8008210:	f003 0301 	and.w	r3, r3, #1
 8008214:	b2da      	uxtb	r2, r3
 8008216:	683b      	ldr	r3, [r7, #0]
 8008218:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26
  pCSD->FileFormat       = (tmp & 0x0C) >> 2;
 800821c:	68fb      	ldr	r3, [r7, #12]
 800821e:	089b      	lsrs	r3, r3, #2
 8008220:	b2db      	uxtb	r3, r3
 8008222:	f003 0303 	and.w	r3, r3, #3
 8008226:	b2da      	uxtb	r2, r3
 8008228:	683b      	ldr	r3, [r7, #0]
 800822a:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
  pCSD->ECC              = (tmp & 0x03);
 800822e:	68fb      	ldr	r3, [r7, #12]
 8008230:	b2db      	uxtb	r3, r3
 8008232:	f003 0303 	and.w	r3, r3, #3
 8008236:	b2da      	uxtb	r2, r3
 8008238:	683b      	ldr	r3, [r7, #0]
 800823a:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
  
  /* Byte 15 */
  tmp = (uint8_t)(hsd->CSD[3] & 0x000000FF);
 800823e:	687b      	ldr	r3, [r7, #4]
 8008240:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008242:	b2db      	uxtb	r3, r3
 8008244:	60fb      	str	r3, [r7, #12]
  pCSD->CSD_CRC   = (tmp & 0xFE) >> 1;
 8008246:	68fb      	ldr	r3, [r7, #12]
 8008248:	085b      	lsrs	r3, r3, #1
 800824a:	b2db      	uxtb	r3, r3
 800824c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008250:	b2da      	uxtb	r2, r3
 8008252:	683b      	ldr	r3, [r7, #0]
 8008254:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29
  pCSD->Reserved4 = 1;
 8008258:	683b      	ldr	r3, [r7, #0]
 800825a:	2201      	movs	r2, #1
 800825c:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a
  
  return HAL_OK;
 8008260:	2300      	movs	r3, #0
}
 8008262:	4618      	mov	r0, r3
 8008264:	3714      	adds	r7, #20
 8008266:	46bd      	mov	sp, r7
 8008268:	f85d 7b04 	ldr.w	r7, [sp], #4
 800826c:	4770      	bx	lr

0800826e <HAL_SD_ConfigWideBusOperation>:
  *            @arg SDMMC_BUS_WIDE_4B: 4-bit data transfer
  *            @arg SDMMC_BUS_WIDE_1B: 1-bit data transfer
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ConfigWideBusOperation(SD_HandleTypeDef *hsd, uint32_t WideMode)
{
 800826e:	b5b0      	push	{r4, r5, r7, lr}
 8008270:	b08e      	sub	sp, #56	; 0x38
 8008272:	af04      	add	r7, sp, #16
 8008274:	6078      	str	r0, [r7, #4]
 8008276:	6039      	str	r1, [r7, #0]
  SDMMC_InitTypeDef Init;
  uint32_t errorstate = HAL_SD_ERROR_NONE;
 8008278:	2300      	movs	r3, #0
 800827a:	627b      	str	r3, [r7, #36]	; 0x24
  
  /* Check the parameters */
  assert_param(IS_SDMMC_BUS_WIDE(WideMode));
  
  /* Chnage Satte */
  hsd->State = HAL_SD_STATE_BUSY;
 800827c:	687b      	ldr	r3, [r7, #4]
 800827e:	2203      	movs	r2, #3
 8008280:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(hsd->SdCard.CardType != CARD_SECURED) 
 8008284:	687b      	ldr	r3, [r7, #4]
 8008286:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008288:	2b03      	cmp	r3, #3
 800828a:	d02e      	beq.n	80082ea <HAL_SD_ConfigWideBusOperation+0x7c>
  {
    if(WideMode == SDMMC_BUS_WIDE_8B)
 800828c:	683b      	ldr	r3, [r7, #0]
 800828e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008292:	d106      	bne.n	80082a2 <HAL_SD_ConfigWideBusOperation+0x34>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8008294:	687b      	ldr	r3, [r7, #4]
 8008296:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008298:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 800829c:	687b      	ldr	r3, [r7, #4]
 800829e:	639a      	str	r2, [r3, #56]	; 0x38
 80082a0:	e029      	b.n	80082f6 <HAL_SD_ConfigWideBusOperation+0x88>
    }
    else if(WideMode == SDMMC_BUS_WIDE_4B)
 80082a2:	683b      	ldr	r3, [r7, #0]
 80082a4:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80082a8:	d10a      	bne.n	80082c0 <HAL_SD_ConfigWideBusOperation+0x52>
    {
      errorstate = SD_WideBus_Enable(hsd);
 80082aa:	6878      	ldr	r0, [r7, #4]
 80082ac:	f000 f9cc 	bl	8008648 <SD_WideBus_Enable>
 80082b0:	6278      	str	r0, [r7, #36]	; 0x24
      
      hsd->ErrorCode |= errorstate;
 80082b2:	687b      	ldr	r3, [r7, #4]
 80082b4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80082b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80082b8:	431a      	orrs	r2, r3
 80082ba:	687b      	ldr	r3, [r7, #4]
 80082bc:	639a      	str	r2, [r3, #56]	; 0x38
 80082be:	e01a      	b.n	80082f6 <HAL_SD_ConfigWideBusOperation+0x88>
    }
    else if(WideMode == SDMMC_BUS_WIDE_1B)
 80082c0:	683b      	ldr	r3, [r7, #0]
 80082c2:	2b00      	cmp	r3, #0
 80082c4:	d10a      	bne.n	80082dc <HAL_SD_ConfigWideBusOperation+0x6e>
    {
      errorstate = SD_WideBus_Disable(hsd);
 80082c6:	6878      	ldr	r0, [r7, #4]
 80082c8:	f000 fa0b 	bl	80086e2 <SD_WideBus_Disable>
 80082cc:	6278      	str	r0, [r7, #36]	; 0x24
      
      hsd->ErrorCode |= errorstate;
 80082ce:	687b      	ldr	r3, [r7, #4]
 80082d0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80082d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80082d4:	431a      	orrs	r2, r3
 80082d6:	687b      	ldr	r3, [r7, #4]
 80082d8:	639a      	str	r2, [r3, #56]	; 0x38
 80082da:	e00c      	b.n	80082f6 <HAL_SD_ConfigWideBusOperation+0x88>
    }
    else
    {
      /* WideMode is not a valid argument*/
      hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 80082dc:	687b      	ldr	r3, [r7, #4]
 80082de:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80082e0:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 80082e4:	687b      	ldr	r3, [r7, #4]
 80082e6:	639a      	str	r2, [r3, #56]	; 0x38
 80082e8:	e005      	b.n	80082f6 <HAL_SD_ConfigWideBusOperation+0x88>
    }
  }  
  else
  {
    /* MMC Card does not support this feature */
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 80082ea:	687b      	ldr	r3, [r7, #4]
 80082ec:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80082ee:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 80082f2:	687b      	ldr	r3, [r7, #4]
 80082f4:	639a      	str	r2, [r3, #56]	; 0x38
  }
  
  if(hsd->ErrorCode != HAL_SD_ERROR_NONE)
 80082f6:	687b      	ldr	r3, [r7, #4]
 80082f8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80082fa:	2b00      	cmp	r3, #0
 80082fc:	d00a      	beq.n	8008314 <HAL_SD_ConfigWideBusOperation+0xa6>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 80082fe:	687b      	ldr	r3, [r7, #4]
 8008300:	681b      	ldr	r3, [r3, #0]
 8008302:	f240 52ff 	movw	r2, #1535	; 0x5ff
 8008306:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 8008308:	687b      	ldr	r3, [r7, #4]
 800830a:	2201      	movs	r2, #1
 800830c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    return HAL_ERROR;
 8008310:	2301      	movs	r3, #1
 8008312:	e024      	b.n	800835e <HAL_SD_ConfigWideBusOperation+0xf0>
  }
  else
  {
    /* Configure the SDMMC peripheral */
    Init.ClockEdge           = hsd->Init.ClockEdge;
 8008314:	687b      	ldr	r3, [r7, #4]
 8008316:	685b      	ldr	r3, [r3, #4]
 8008318:	60fb      	str	r3, [r7, #12]
    Init.ClockBypass         = hsd->Init.ClockBypass;
 800831a:	687b      	ldr	r3, [r7, #4]
 800831c:	689b      	ldr	r3, [r3, #8]
 800831e:	613b      	str	r3, [r7, #16]
    Init.ClockPowerSave      = hsd->Init.ClockPowerSave;
 8008320:	687b      	ldr	r3, [r7, #4]
 8008322:	68db      	ldr	r3, [r3, #12]
 8008324:	617b      	str	r3, [r7, #20]
    Init.BusWide             = WideMode;
 8008326:	683b      	ldr	r3, [r7, #0]
 8008328:	61bb      	str	r3, [r7, #24]
    Init.HardwareFlowControl = hsd->Init.HardwareFlowControl;
 800832a:	687b      	ldr	r3, [r7, #4]
 800832c:	695b      	ldr	r3, [r3, #20]
 800832e:	61fb      	str	r3, [r7, #28]
    Init.ClockDiv            = hsd->Init.ClockDiv;
 8008330:	687b      	ldr	r3, [r7, #4]
 8008332:	699b      	ldr	r3, [r3, #24]
 8008334:	623b      	str	r3, [r7, #32]
    SDMMC_Init(hsd->Instance, Init);
 8008336:	687b      	ldr	r3, [r7, #4]
 8008338:	681d      	ldr	r5, [r3, #0]
 800833a:	466c      	mov	r4, sp
 800833c:	f107 0318 	add.w	r3, r7, #24
 8008340:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8008344:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8008348:	f107 030c 	add.w	r3, r7, #12
 800834c:	cb0e      	ldmia	r3, {r1, r2, r3}
 800834e:	4628      	mov	r0, r5
 8008350:	f001 fc9a 	bl	8009c88 <SDMMC_Init>
  }

  /* Change State */
  hsd->State = HAL_SD_STATE_READY;
 8008354:	687b      	ldr	r3, [r7, #4]
 8008356:	2201      	movs	r2, #1
 8008358:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  return HAL_OK;
 800835c:	2300      	movs	r3, #0
}
 800835e:	4618      	mov	r0, r3
 8008360:	3728      	adds	r7, #40	; 0x28
 8008362:	46bd      	mov	sp, r7
 8008364:	bdb0      	pop	{r4, r5, r7, pc}

08008366 <SD_InitCard>:
  * @brief  Initializes the sd card.
  * @param  hsd Pointer to SD handle
  * @retval SD Card error state
  */
static uint32_t SD_InitCard(SD_HandleTypeDef *hsd)
{
 8008366:	b5b0      	push	{r4, r5, r7, lr}
 8008368:	b094      	sub	sp, #80	; 0x50
 800836a:	af04      	add	r7, sp, #16
 800836c:	6078      	str	r0, [r7, #4]
  HAL_SD_CardCSDTypeDef CSD;
  uint32_t errorstate = HAL_SD_ERROR_NONE;
 800836e:	2300      	movs	r3, #0
 8008370:	63fb      	str	r3, [r7, #60]	; 0x3c
  uint16_t sd_rca = 1;
 8008372:	2301      	movs	r3, #1
 8008374:	81fb      	strh	r3, [r7, #14]
  
  /* Check the power State */
  if(SDMMC_GetPowerState(hsd->Instance) == 0) 
 8008376:	687b      	ldr	r3, [r7, #4]
 8008378:	681b      	ldr	r3, [r3, #0]
 800837a:	4618      	mov	r0, r3
 800837c:	f001 fccb 	bl	8009d16 <SDMMC_GetPowerState>
 8008380:	4603      	mov	r3, r0
 8008382:	2b00      	cmp	r3, #0
 8008384:	d102      	bne.n	800838c <SD_InitCard+0x26>
  {
    /* Power off */
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 8008386:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 800838a:	e0b1      	b.n	80084f0 <SD_InitCard+0x18a>
  }
  
  if(hsd->SdCard.CardType != CARD_SECURED) 
 800838c:	687b      	ldr	r3, [r7, #4]
 800838e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008390:	2b03      	cmp	r3, #3
 8008392:	d02f      	beq.n	80083f4 <SD_InitCard+0x8e>
  {
    /* Send CMD2 ALL_SEND_CID */
    errorstate = SDMMC_CmdSendCID(hsd->Instance);
 8008394:	687b      	ldr	r3, [r7, #4]
 8008396:	681b      	ldr	r3, [r3, #0]
 8008398:	4618      	mov	r0, r3
 800839a:	f001 fe5e 	bl	800a05a <SDMMC_CmdSendCID>
 800839e:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 80083a0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80083a2:	2b00      	cmp	r3, #0
 80083a4:	d001      	beq.n	80083aa <SD_InitCard+0x44>
    {
      return errorstate;
 80083a6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80083a8:	e0a2      	b.n	80084f0 <SD_InitCard+0x18a>
    }
    else
    {
      /* Get Card identification number data */
      hsd->CID[0] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 80083aa:	687b      	ldr	r3, [r7, #4]
 80083ac:	681b      	ldr	r3, [r3, #0]
 80083ae:	2100      	movs	r1, #0
 80083b0:	4618      	mov	r0, r3
 80083b2:	f001 fcf6 	bl	8009da2 <SDMMC_GetResponse>
 80083b6:	4602      	mov	r2, r0
 80083b8:	687b      	ldr	r3, [r7, #4]
 80083ba:	675a      	str	r2, [r3, #116]	; 0x74
      hsd->CID[1] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2);
 80083bc:	687b      	ldr	r3, [r7, #4]
 80083be:	681b      	ldr	r3, [r3, #0]
 80083c0:	2104      	movs	r1, #4
 80083c2:	4618      	mov	r0, r3
 80083c4:	f001 fced 	bl	8009da2 <SDMMC_GetResponse>
 80083c8:	4602      	mov	r2, r0
 80083ca:	687b      	ldr	r3, [r7, #4]
 80083cc:	679a      	str	r2, [r3, #120]	; 0x78
      hsd->CID[2] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP3);
 80083ce:	687b      	ldr	r3, [r7, #4]
 80083d0:	681b      	ldr	r3, [r3, #0]
 80083d2:	2108      	movs	r1, #8
 80083d4:	4618      	mov	r0, r3
 80083d6:	f001 fce4 	bl	8009da2 <SDMMC_GetResponse>
 80083da:	4602      	mov	r2, r0
 80083dc:	687b      	ldr	r3, [r7, #4]
 80083de:	67da      	str	r2, [r3, #124]	; 0x7c
      hsd->CID[3] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP4);
 80083e0:	687b      	ldr	r3, [r7, #4]
 80083e2:	681b      	ldr	r3, [r3, #0]
 80083e4:	210c      	movs	r1, #12
 80083e6:	4618      	mov	r0, r3
 80083e8:	f001 fcdb 	bl	8009da2 <SDMMC_GetResponse>
 80083ec:	4602      	mov	r2, r0
 80083ee:	687b      	ldr	r3, [r7, #4]
 80083f0:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }
  }
  
  if(hsd->SdCard.CardType != CARD_SECURED) 
 80083f4:	687b      	ldr	r3, [r7, #4]
 80083f6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80083f8:	2b03      	cmp	r3, #3
 80083fa:	d00d      	beq.n	8008418 <SD_InitCard+0xb2>
  {
    /* Send CMD3 SET_REL_ADDR with argument 0 */
    /* SD Card publishes its RCA. */
    errorstate = SDMMC_CmdSetRelAdd(hsd->Instance, &sd_rca);
 80083fc:	687b      	ldr	r3, [r7, #4]
 80083fe:	681b      	ldr	r3, [r3, #0]
 8008400:	f107 020e 	add.w	r2, r7, #14
 8008404:	4611      	mov	r1, r2
 8008406:	4618      	mov	r0, r3
 8008408:	f001 fe68 	bl	800a0dc <SDMMC_CmdSetRelAdd>
 800840c:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 800840e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008410:	2b00      	cmp	r3, #0
 8008412:	d001      	beq.n	8008418 <SD_InitCard+0xb2>
    {
      return errorstate;
 8008414:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008416:	e06b      	b.n	80084f0 <SD_InitCard+0x18a>
    }
  }
  if(hsd->SdCard.CardType != CARD_SECURED) 
 8008418:	687b      	ldr	r3, [r7, #4]
 800841a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800841c:	2b03      	cmp	r3, #3
 800841e:	d036      	beq.n	800848e <SD_InitCard+0x128>
  {
    /* Get the SD card RCA */
    hsd->SdCard.RelCardAdd = sd_rca;
 8008420:	89fb      	ldrh	r3, [r7, #14]
 8008422:	461a      	mov	r2, r3
 8008424:	687b      	ldr	r3, [r7, #4]
 8008426:	651a      	str	r2, [r3, #80]	; 0x50
    
    /* Send CMD9 SEND_CSD with argument as card's RCA */
    errorstate = SDMMC_CmdSendCSD(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8008428:	687b      	ldr	r3, [r7, #4]
 800842a:	681a      	ldr	r2, [r3, #0]
 800842c:	687b      	ldr	r3, [r7, #4]
 800842e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008430:	041b      	lsls	r3, r3, #16
 8008432:	4619      	mov	r1, r3
 8008434:	4610      	mov	r0, r2
 8008436:	f001 fe30 	bl	800a09a <SDMMC_CmdSendCSD>
 800843a:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 800843c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800843e:	2b00      	cmp	r3, #0
 8008440:	d001      	beq.n	8008446 <SD_InitCard+0xe0>
    {
      return errorstate;
 8008442:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008444:	e054      	b.n	80084f0 <SD_InitCard+0x18a>
    }
    else
    {
      /* Get Card Specific Data */
      hsd->CSD[0U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 8008446:	687b      	ldr	r3, [r7, #4]
 8008448:	681b      	ldr	r3, [r3, #0]
 800844a:	2100      	movs	r1, #0
 800844c:	4618      	mov	r0, r3
 800844e:	f001 fca8 	bl	8009da2 <SDMMC_GetResponse>
 8008452:	4602      	mov	r2, r0
 8008454:	687b      	ldr	r3, [r7, #4]
 8008456:	665a      	str	r2, [r3, #100]	; 0x64
      hsd->CSD[1U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2);
 8008458:	687b      	ldr	r3, [r7, #4]
 800845a:	681b      	ldr	r3, [r3, #0]
 800845c:	2104      	movs	r1, #4
 800845e:	4618      	mov	r0, r3
 8008460:	f001 fc9f 	bl	8009da2 <SDMMC_GetResponse>
 8008464:	4602      	mov	r2, r0
 8008466:	687b      	ldr	r3, [r7, #4]
 8008468:	669a      	str	r2, [r3, #104]	; 0x68
      hsd->CSD[2U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP3);
 800846a:	687b      	ldr	r3, [r7, #4]
 800846c:	681b      	ldr	r3, [r3, #0]
 800846e:	2108      	movs	r1, #8
 8008470:	4618      	mov	r0, r3
 8008472:	f001 fc96 	bl	8009da2 <SDMMC_GetResponse>
 8008476:	4602      	mov	r2, r0
 8008478:	687b      	ldr	r3, [r7, #4]
 800847a:	66da      	str	r2, [r3, #108]	; 0x6c
      hsd->CSD[3U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP4);
 800847c:	687b      	ldr	r3, [r7, #4]
 800847e:	681b      	ldr	r3, [r3, #0]
 8008480:	210c      	movs	r1, #12
 8008482:	4618      	mov	r0, r3
 8008484:	f001 fc8d 	bl	8009da2 <SDMMC_GetResponse>
 8008488:	4602      	mov	r2, r0
 800848a:	687b      	ldr	r3, [r7, #4]
 800848c:	671a      	str	r2, [r3, #112]	; 0x70
    }
  }
  
  /* Get the Card Class */
  hsd->SdCard.Class = (SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2) >> 20);
 800848e:	687b      	ldr	r3, [r7, #4]
 8008490:	681b      	ldr	r3, [r3, #0]
 8008492:	2104      	movs	r1, #4
 8008494:	4618      	mov	r0, r3
 8008496:	f001 fc84 	bl	8009da2 <SDMMC_GetResponse>
 800849a:	4603      	mov	r3, r0
 800849c:	0d1a      	lsrs	r2, r3, #20
 800849e:	687b      	ldr	r3, [r7, #4]
 80084a0:	64da      	str	r2, [r3, #76]	; 0x4c
  
  /* Get CSD parameters */
  HAL_SD_GetCardCSD(hsd, &CSD);
 80084a2:	f107 0310 	add.w	r3, r7, #16
 80084a6:	4619      	mov	r1, r3
 80084a8:	6878      	ldr	r0, [r7, #4]
 80084aa:	f7ff fcb8 	bl	8007e1e <HAL_SD_GetCardCSD>

  /* Select the Card */
  errorstate = SDMMC_CmdSelDesel(hsd->Instance, (uint32_t)(((uint32_t)hsd->SdCard.RelCardAdd) << 16));
 80084ae:	687b      	ldr	r3, [r7, #4]
 80084b0:	6819      	ldr	r1, [r3, #0]
 80084b2:	687b      	ldr	r3, [r7, #4]
 80084b4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80084b6:	041b      	lsls	r3, r3, #16
 80084b8:	f04f 0400 	mov.w	r4, #0
 80084bc:	461a      	mov	r2, r3
 80084be:	4623      	mov	r3, r4
 80084c0:	4608      	mov	r0, r1
 80084c2:	f001 fcd3 	bl	8009e6c <SDMMC_CmdSelDesel>
 80084c6:	63f8      	str	r0, [r7, #60]	; 0x3c
  if(errorstate != HAL_SD_ERROR_NONE)
 80084c8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80084ca:	2b00      	cmp	r3, #0
 80084cc:	d001      	beq.n	80084d2 <SD_InitCard+0x16c>
  {
    return errorstate;
 80084ce:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80084d0:	e00e      	b.n	80084f0 <SD_InitCard+0x18a>
  }

  /* Configure SDMMC peripheral interface */     
  SDMMC_Init(hsd->Instance, hsd->Init);
 80084d2:	687b      	ldr	r3, [r7, #4]
 80084d4:	681d      	ldr	r5, [r3, #0]
 80084d6:	687b      	ldr	r3, [r7, #4]
 80084d8:	466c      	mov	r4, sp
 80084da:	f103 0210 	add.w	r2, r3, #16
 80084de:	ca07      	ldmia	r2, {r0, r1, r2}
 80084e0:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 80084e4:	3304      	adds	r3, #4
 80084e6:	cb0e      	ldmia	r3, {r1, r2, r3}
 80084e8:	4628      	mov	r0, r5
 80084ea:	f001 fbcd 	bl	8009c88 <SDMMC_Init>

  /* All cards are initialized */
  return HAL_SD_ERROR_NONE;
 80084ee:	2300      	movs	r3, #0
}
 80084f0:	4618      	mov	r0, r3
 80084f2:	3740      	adds	r7, #64	; 0x40
 80084f4:	46bd      	mov	sp, r7
 80084f6:	bdb0      	pop	{r4, r5, r7, pc}

080084f8 <SD_PowerON>:
  *         in the SD handle.
  * @param  hsd Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_PowerON(SD_HandleTypeDef *hsd)
{
 80084f8:	b580      	push	{r7, lr}
 80084fa:	b086      	sub	sp, #24
 80084fc:	af00      	add	r7, sp, #0
 80084fe:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0;
 8008500:	2300      	movs	r3, #0
 8008502:	60bb      	str	r3, [r7, #8]
  uint32_t response = 0, validvoltage = 0;
 8008504:	2300      	movs	r3, #0
 8008506:	617b      	str	r3, [r7, #20]
 8008508:	2300      	movs	r3, #0
 800850a:	613b      	str	r3, [r7, #16]
  uint32_t errorstate = HAL_SD_ERROR_NONE;
 800850c:	2300      	movs	r3, #0
 800850e:	60fb      	str	r3, [r7, #12]
  
  /* CMD0: GO_IDLE_STATE */
  errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 8008510:	687b      	ldr	r3, [r7, #4]
 8008512:	681b      	ldr	r3, [r3, #0]
 8008514:	4618      	mov	r0, r3
 8008516:	f001 fcce 	bl	8009eb6 <SDMMC_CmdGoIdleState>
 800851a:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 800851c:	68fb      	ldr	r3, [r7, #12]
 800851e:	2b00      	cmp	r3, #0
 8008520:	d001      	beq.n	8008526 <SD_PowerON+0x2e>
  {
    return errorstate;
 8008522:	68fb      	ldr	r3, [r7, #12]
 8008524:	e08c      	b.n	8008640 <SD_PowerON+0x148>
  }
  
  /* CMD8: SEND_IF_COND: Command available only on V2.0 cards */
  errorstate = SDMMC_CmdOperCond(hsd->Instance);
 8008526:	687b      	ldr	r3, [r7, #4]
 8008528:	681b      	ldr	r3, [r3, #0]
 800852a:	4618      	mov	r0, r3
 800852c:	f001 fce3 	bl	8009ef6 <SDMMC_CmdOperCond>
 8008530:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 8008532:	68fb      	ldr	r3, [r7, #12]
 8008534:	2b00      	cmp	r3, #0
 8008536:	d03d      	beq.n	80085b4 <SD_PowerON+0xbc>
  {
    hsd->SdCard.CardVersion = CARD_V1_X;
 8008538:	687b      	ldr	r3, [r7, #4]
 800853a:	2200      	movs	r2, #0
 800853c:	649a      	str	r2, [r3, #72]	; 0x48
      
    /* Send ACMD41 SD_APP_OP_COND with Argument 0x80100000 */
    while(validvoltage == 0)
 800853e:	e032      	b.n	80085a6 <SD_PowerON+0xae>
    {
      if(count++ == SDMMC_MAX_VOLT_TRIAL)
 8008540:	68bb      	ldr	r3, [r7, #8]
 8008542:	1c5a      	adds	r2, r3, #1
 8008544:	60ba      	str	r2, [r7, #8]
 8008546:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800854a:	4293      	cmp	r3, r2
 800854c:	d102      	bne.n	8008554 <SD_PowerON+0x5c>
      {
        return HAL_SD_ERROR_INVALID_VOLTRANGE;
 800854e:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8008552:	e075      	b.n	8008640 <SD_PowerON+0x148>
      }
      
      /* SEND CMD55 APP_CMD with RCA as 0 */
      errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 8008554:	687b      	ldr	r3, [r7, #4]
 8008556:	681b      	ldr	r3, [r3, #0]
 8008558:	2100      	movs	r1, #0
 800855a:	4618      	mov	r0, r3
 800855c:	f001 fcec 	bl	8009f38 <SDMMC_CmdAppCommand>
 8008560:	60f8      	str	r0, [r7, #12]
      if(errorstate != HAL_SD_ERROR_NONE)
 8008562:	68fb      	ldr	r3, [r7, #12]
 8008564:	2b00      	cmp	r3, #0
 8008566:	d002      	beq.n	800856e <SD_PowerON+0x76>
      {
        return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8008568:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 800856c:	e068      	b.n	8008640 <SD_PowerON+0x148>
      }
      
      /* Send CMD41 */
      errorstate = SDMMC_CmdAppOperCommand(hsd->Instance, SDMMC_STD_CAPACITY);
 800856e:	687b      	ldr	r3, [r7, #4]
 8008570:	681b      	ldr	r3, [r3, #0]
 8008572:	2100      	movs	r1, #0
 8008574:	4618      	mov	r0, r3
 8008576:	f001 fd03 	bl	8009f80 <SDMMC_CmdAppOperCommand>
 800857a:	60f8      	str	r0, [r7, #12]
      if(errorstate != HAL_SD_ERROR_NONE)
 800857c:	68fb      	ldr	r3, [r7, #12]
 800857e:	2b00      	cmp	r3, #0
 8008580:	d002      	beq.n	8008588 <SD_PowerON+0x90>
      {
        return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8008582:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8008586:	e05b      	b.n	8008640 <SD_PowerON+0x148>
      }
      
      /* Get command response */
      response = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 8008588:	687b      	ldr	r3, [r7, #4]
 800858a:	681b      	ldr	r3, [r3, #0]
 800858c:	2100      	movs	r1, #0
 800858e:	4618      	mov	r0, r3
 8008590:	f001 fc07 	bl	8009da2 <SDMMC_GetResponse>
 8008594:	6178      	str	r0, [r7, #20]
      
      /* Get operating voltage*/
      validvoltage = (((response >> 31) == 1) ? 1 : 0);
 8008596:	697b      	ldr	r3, [r7, #20]
 8008598:	0fdb      	lsrs	r3, r3, #31
 800859a:	2b01      	cmp	r3, #1
 800859c:	bf0c      	ite	eq
 800859e:	2301      	moveq	r3, #1
 80085a0:	2300      	movne	r3, #0
 80085a2:	b2db      	uxtb	r3, r3
 80085a4:	613b      	str	r3, [r7, #16]
    while(validvoltage == 0)
 80085a6:	693b      	ldr	r3, [r7, #16]
 80085a8:	2b00      	cmp	r3, #0
 80085aa:	d0c9      	beq.n	8008540 <SD_PowerON+0x48>
    }
    /* Card type is SDSC */
    hsd->SdCard.CardType = CARD_SDSC;
 80085ac:	687b      	ldr	r3, [r7, #4]
 80085ae:	2200      	movs	r2, #0
 80085b0:	645a      	str	r2, [r3, #68]	; 0x44
 80085b2:	e044      	b.n	800863e <SD_PowerON+0x146>
  }
  else
  {
    hsd->SdCard.CardVersion = CARD_V2_X;
 80085b4:	687b      	ldr	r3, [r7, #4]
 80085b6:	2201      	movs	r2, #1
 80085b8:	649a      	str	r2, [r3, #72]	; 0x48
        
    /* Send ACMD41 SD_APP_OP_COND with Argument 0x80100000 */
    while(validvoltage == 0)
 80085ba:	e031      	b.n	8008620 <SD_PowerON+0x128>
    {
      if(count++ == SDMMC_MAX_VOLT_TRIAL)
 80085bc:	68bb      	ldr	r3, [r7, #8]
 80085be:	1c5a      	adds	r2, r3, #1
 80085c0:	60ba      	str	r2, [r7, #8]
 80085c2:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80085c6:	4293      	cmp	r3, r2
 80085c8:	d102      	bne.n	80085d0 <SD_PowerON+0xd8>
      {
        return HAL_SD_ERROR_INVALID_VOLTRANGE;
 80085ca:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80085ce:	e037      	b.n	8008640 <SD_PowerON+0x148>
      }
      
      /* SEND CMD55 APP_CMD with RCA as 0 */
      errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 80085d0:	687b      	ldr	r3, [r7, #4]
 80085d2:	681b      	ldr	r3, [r3, #0]
 80085d4:	2100      	movs	r1, #0
 80085d6:	4618      	mov	r0, r3
 80085d8:	f001 fcae 	bl	8009f38 <SDMMC_CmdAppCommand>
 80085dc:	60f8      	str	r0, [r7, #12]
      if(errorstate != HAL_SD_ERROR_NONE)
 80085de:	68fb      	ldr	r3, [r7, #12]
 80085e0:	2b00      	cmp	r3, #0
 80085e2:	d001      	beq.n	80085e8 <SD_PowerON+0xf0>
      {
        return errorstate;
 80085e4:	68fb      	ldr	r3, [r7, #12]
 80085e6:	e02b      	b.n	8008640 <SD_PowerON+0x148>
      }
      
      /* Send CMD41 */
      errorstate = SDMMC_CmdAppOperCommand(hsd->Instance, SDMMC_HIGH_CAPACITY);
 80085e8:	687b      	ldr	r3, [r7, #4]
 80085ea:	681b      	ldr	r3, [r3, #0]
 80085ec:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 80085f0:	4618      	mov	r0, r3
 80085f2:	f001 fcc5 	bl	8009f80 <SDMMC_CmdAppOperCommand>
 80085f6:	60f8      	str	r0, [r7, #12]
      if(errorstate != HAL_SD_ERROR_NONE)
 80085f8:	68fb      	ldr	r3, [r7, #12]
 80085fa:	2b00      	cmp	r3, #0
 80085fc:	d001      	beq.n	8008602 <SD_PowerON+0x10a>
      {
        return errorstate;
 80085fe:	68fb      	ldr	r3, [r7, #12]
 8008600:	e01e      	b.n	8008640 <SD_PowerON+0x148>
      }
      
      /* Get command response */
      response = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 8008602:	687b      	ldr	r3, [r7, #4]
 8008604:	681b      	ldr	r3, [r3, #0]
 8008606:	2100      	movs	r1, #0
 8008608:	4618      	mov	r0, r3
 800860a:	f001 fbca 	bl	8009da2 <SDMMC_GetResponse>
 800860e:	6178      	str	r0, [r7, #20]
      
      /* Get operating voltage*/
      validvoltage = (((response >> 31) == 1) ? 1 : 0);
 8008610:	697b      	ldr	r3, [r7, #20]
 8008612:	0fdb      	lsrs	r3, r3, #31
 8008614:	2b01      	cmp	r3, #1
 8008616:	bf0c      	ite	eq
 8008618:	2301      	moveq	r3, #1
 800861a:	2300      	movne	r3, #0
 800861c:	b2db      	uxtb	r3, r3
 800861e:	613b      	str	r3, [r7, #16]
    while(validvoltage == 0)
 8008620:	693b      	ldr	r3, [r7, #16]
 8008622:	2b00      	cmp	r3, #0
 8008624:	d0ca      	beq.n	80085bc <SD_PowerON+0xc4>
    }
    
    if((response & SDMMC_HIGH_CAPACITY) == SDMMC_HIGH_CAPACITY) /* (response &= SD_HIGH_CAPACITY) */
 8008626:	697b      	ldr	r3, [r7, #20]
 8008628:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 800862c:	2b00      	cmp	r3, #0
 800862e:	d003      	beq.n	8008638 <SD_PowerON+0x140>
    {
      hsd->SdCard.CardType = CARD_SDHC_SDXC;
 8008630:	687b      	ldr	r3, [r7, #4]
 8008632:	2201      	movs	r2, #1
 8008634:	645a      	str	r2, [r3, #68]	; 0x44
 8008636:	e002      	b.n	800863e <SD_PowerON+0x146>
    }
    else
    {
      hsd->SdCard.CardType = CARD_SDSC;
 8008638:	687b      	ldr	r3, [r7, #4]
 800863a:	2200      	movs	r2, #0
 800863c:	645a      	str	r2, [r3, #68]	; 0x44
    }
  }
  
  return HAL_SD_ERROR_NONE;
 800863e:	2300      	movs	r3, #0
}
 8008640:	4618      	mov	r0, r3
 8008642:	3718      	adds	r7, #24
 8008644:	46bd      	mov	sp, r7
 8008646:	bd80      	pop	{r7, pc}

08008648 <SD_WideBus_Enable>:
  * @brief  Enables the SDMMC wide bus mode.
  * @param  hsd pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Enable(SD_HandleTypeDef *hsd)
{
 8008648:	b580      	push	{r7, lr}
 800864a:	b086      	sub	sp, #24
 800864c:	af00      	add	r7, sp, #0
 800864e:	6078      	str	r0, [r7, #4]
  uint32_t scr[2] = {0, 0};
 8008650:	2300      	movs	r3, #0
 8008652:	60fb      	str	r3, [r7, #12]
 8008654:	2300      	movs	r3, #0
 8008656:	613b      	str	r3, [r7, #16]
  uint32_t errorstate = HAL_SD_ERROR_NONE;
 8008658:	2300      	movs	r3, #0
 800865a:	617b      	str	r3, [r7, #20]
  
  if((SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 800865c:	687b      	ldr	r3, [r7, #4]
 800865e:	681b      	ldr	r3, [r3, #0]
 8008660:	2100      	movs	r1, #0
 8008662:	4618      	mov	r0, r3
 8008664:	f001 fb9d 	bl	8009da2 <SDMMC_GetResponse>
 8008668:	4603      	mov	r3, r0
 800866a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800866e:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8008672:	d102      	bne.n	800867a <SD_WideBus_Enable+0x32>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 8008674:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8008678:	e02f      	b.n	80086da <SD_WideBus_Enable+0x92>
  }
  
  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 800867a:	f107 030c 	add.w	r3, r7, #12
 800867e:	4619      	mov	r1, r3
 8008680:	6878      	ldr	r0, [r7, #4]
 8008682:	f000 f87b 	bl	800877c <SD_FindSCR>
 8008686:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_OK)
 8008688:	697b      	ldr	r3, [r7, #20]
 800868a:	2b00      	cmp	r3, #0
 800868c:	d001      	beq.n	8008692 <SD_WideBus_Enable+0x4a>
  {
    return errorstate;
 800868e:	697b      	ldr	r3, [r7, #20]
 8008690:	e023      	b.n	80086da <SD_WideBus_Enable+0x92>
  }
  
  /* If requested card supports wide bus operation */
  if((scr[1] & SDMMC_WIDE_BUS_SUPPORT) != SDMMC_ALLZERO)
 8008692:	693b      	ldr	r3, [r7, #16]
 8008694:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8008698:	2b00      	cmp	r3, #0
 800869a:	d01c      	beq.n	80086d6 <SD_WideBus_Enable+0x8e>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA.*/
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16));
 800869c:	687b      	ldr	r3, [r7, #4]
 800869e:	681a      	ldr	r2, [r3, #0]
 80086a0:	687b      	ldr	r3, [r7, #4]
 80086a2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80086a4:	041b      	lsls	r3, r3, #16
 80086a6:	4619      	mov	r1, r3
 80086a8:	4610      	mov	r0, r2
 80086aa:	f001 fc45 	bl	8009f38 <SDMMC_CmdAppCommand>
 80086ae:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_OK)
 80086b0:	697b      	ldr	r3, [r7, #20]
 80086b2:	2b00      	cmp	r3, #0
 80086b4:	d001      	beq.n	80086ba <SD_WideBus_Enable+0x72>
    {
      return errorstate;
 80086b6:	697b      	ldr	r3, [r7, #20]
 80086b8:	e00f      	b.n	80086da <SD_WideBus_Enable+0x92>
    }
    
    /* Send ACMD6 APP_CMD with argument as 2 for wide bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 2);
 80086ba:	687b      	ldr	r3, [r7, #4]
 80086bc:	681b      	ldr	r3, [r3, #0]
 80086be:	2102      	movs	r1, #2
 80086c0:	4618      	mov	r0, r3
 80086c2:	f001 fc83 	bl	8009fcc <SDMMC_CmdBusWidth>
 80086c6:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_OK)
 80086c8:	697b      	ldr	r3, [r7, #20]
 80086ca:	2b00      	cmp	r3, #0
 80086cc:	d001      	beq.n	80086d2 <SD_WideBus_Enable+0x8a>
    {
      return errorstate;
 80086ce:	697b      	ldr	r3, [r7, #20]
 80086d0:	e003      	b.n	80086da <SD_WideBus_Enable+0x92>
    }

    return HAL_SD_ERROR_NONE;
 80086d2:	2300      	movs	r3, #0
 80086d4:	e001      	b.n	80086da <SD_WideBus_Enable+0x92>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 80086d6:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
  }
}
 80086da:	4618      	mov	r0, r3
 80086dc:	3718      	adds	r7, #24
 80086de:	46bd      	mov	sp, r7
 80086e0:	bd80      	pop	{r7, pc}

080086e2 <SD_WideBus_Disable>:
  * @brief  Disables the SDMMC wide bus mode.
  * @param  hsd Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Disable(SD_HandleTypeDef *hsd)
{
 80086e2:	b580      	push	{r7, lr}
 80086e4:	b086      	sub	sp, #24
 80086e6:	af00      	add	r7, sp, #0
 80086e8:	6078      	str	r0, [r7, #4]
  uint32_t scr[2] = {0, 0};
 80086ea:	2300      	movs	r3, #0
 80086ec:	60fb      	str	r3, [r7, #12]
 80086ee:	2300      	movs	r3, #0
 80086f0:	613b      	str	r3, [r7, #16]
  uint32_t errorstate = HAL_SD_ERROR_NONE;
 80086f2:	2300      	movs	r3, #0
 80086f4:	617b      	str	r3, [r7, #20]
  
  if((SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 80086f6:	687b      	ldr	r3, [r7, #4]
 80086f8:	681b      	ldr	r3, [r3, #0]
 80086fa:	2100      	movs	r1, #0
 80086fc:	4618      	mov	r0, r3
 80086fe:	f001 fb50 	bl	8009da2 <SDMMC_GetResponse>
 8008702:	4603      	mov	r3, r0
 8008704:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8008708:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800870c:	d102      	bne.n	8008714 <SD_WideBus_Disable+0x32>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 800870e:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8008712:	e02f      	b.n	8008774 <SD_WideBus_Disable+0x92>
  }
  
  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 8008714:	f107 030c 	add.w	r3, r7, #12
 8008718:	4619      	mov	r1, r3
 800871a:	6878      	ldr	r0, [r7, #4]
 800871c:	f000 f82e 	bl	800877c <SD_FindSCR>
 8008720:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_OK)
 8008722:	697b      	ldr	r3, [r7, #20]
 8008724:	2b00      	cmp	r3, #0
 8008726:	d001      	beq.n	800872c <SD_WideBus_Disable+0x4a>
  {
    return errorstate;
 8008728:	697b      	ldr	r3, [r7, #20]
 800872a:	e023      	b.n	8008774 <SD_WideBus_Disable+0x92>
  }
  
  /* If requested card supports 1 bit mode operation */
  if((scr[1] & SDMMC_SINGLE_BUS_SUPPORT) != SDMMC_ALLZERO)
 800872c:	693b      	ldr	r3, [r7, #16]
 800872e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8008732:	2b00      	cmp	r3, #0
 8008734:	d01c      	beq.n	8008770 <SD_WideBus_Disable+0x8e>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16));
 8008736:	687b      	ldr	r3, [r7, #4]
 8008738:	681a      	ldr	r2, [r3, #0]
 800873a:	687b      	ldr	r3, [r7, #4]
 800873c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800873e:	041b      	lsls	r3, r3, #16
 8008740:	4619      	mov	r1, r3
 8008742:	4610      	mov	r0, r2
 8008744:	f001 fbf8 	bl	8009f38 <SDMMC_CmdAppCommand>
 8008748:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_OK)
 800874a:	697b      	ldr	r3, [r7, #20]
 800874c:	2b00      	cmp	r3, #0
 800874e:	d001      	beq.n	8008754 <SD_WideBus_Disable+0x72>
    {
      return errorstate;
 8008750:	697b      	ldr	r3, [r7, #20]
 8008752:	e00f      	b.n	8008774 <SD_WideBus_Disable+0x92>
    }
    
    /* Send ACMD6 APP_CMD with argument as 0 for single bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 0);
 8008754:	687b      	ldr	r3, [r7, #4]
 8008756:	681b      	ldr	r3, [r3, #0]
 8008758:	2100      	movs	r1, #0
 800875a:	4618      	mov	r0, r3
 800875c:	f001 fc36 	bl	8009fcc <SDMMC_CmdBusWidth>
 8008760:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_OK)
 8008762:	697b      	ldr	r3, [r7, #20]
 8008764:	2b00      	cmp	r3, #0
 8008766:	d001      	beq.n	800876c <SD_WideBus_Disable+0x8a>
    {
      return errorstate;
 8008768:	697b      	ldr	r3, [r7, #20]
 800876a:	e003      	b.n	8008774 <SD_WideBus_Disable+0x92>
    }
    
    return HAL_SD_ERROR_NONE;
 800876c:	2300      	movs	r3, #0
 800876e:	e001      	b.n	8008774 <SD_WideBus_Disable+0x92>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 8008770:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
  }
}
 8008774:	4618      	mov	r0, r3
 8008776:	3718      	adds	r7, #24
 8008778:	46bd      	mov	sp, r7
 800877a:	bd80      	pop	{r7, pc}

0800877c <SD_FindSCR>:
  * @param  hsd Pointer to SD handle
  * @param  pSCR pointer to the buffer that will contain the SCR value  
  * @retval error state
  */
static uint32_t SD_FindSCR(SD_HandleTypeDef *hsd, uint32_t *pSCR)
{
 800877c:	b590      	push	{r4, r7, lr}
 800877e:	b08f      	sub	sp, #60	; 0x3c
 8008780:	af00      	add	r7, sp, #0
 8008782:	6078      	str	r0, [r7, #4]
 8008784:	6039      	str	r1, [r7, #0]
  SDMMC_DataInitTypeDef config;
  uint32_t errorstate = HAL_SD_ERROR_NONE;
 8008786:	2300      	movs	r3, #0
 8008788:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t tickstart = HAL_GetTick();
 800878a:	f7fa fc05 	bl	8002f98 <HAL_GetTick>
 800878e:	62f8      	str	r0, [r7, #44]	; 0x2c
  uint32_t index = 0;
 8008790:	2300      	movs	r3, #0
 8008792:	637b      	str	r3, [r7, #52]	; 0x34
  uint32_t tempscr[2] = {0, 0};
 8008794:	2300      	movs	r3, #0
 8008796:	60fb      	str	r3, [r7, #12]
 8008798:	2300      	movs	r3, #0
 800879a:	613b      	str	r3, [r7, #16]
  
  /* Set Block Size To 8 Bytes */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, 8);
 800879c:	687b      	ldr	r3, [r7, #4]
 800879e:	681b      	ldr	r3, [r3, #0]
 80087a0:	2108      	movs	r1, #8
 80087a2:	4618      	mov	r0, r3
 80087a4:	f001 fb3e 	bl	8009e24 <SDMMC_CmdBlockLength>
 80087a8:	6338      	str	r0, [r7, #48]	; 0x30
  if(errorstate != HAL_OK)
 80087aa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80087ac:	2b00      	cmp	r3, #0
 80087ae:	d001      	beq.n	80087b4 <SD_FindSCR+0x38>
  {
    return errorstate;
 80087b0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80087b2:	e0a8      	b.n	8008906 <SD_FindSCR+0x18a>
  }

  /* Send CMD55 APP_CMD with argument as card's RCA */
  errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)((hsd->SdCard.RelCardAdd) << 16));
 80087b4:	687b      	ldr	r3, [r7, #4]
 80087b6:	681a      	ldr	r2, [r3, #0]
 80087b8:	687b      	ldr	r3, [r7, #4]
 80087ba:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80087bc:	041b      	lsls	r3, r3, #16
 80087be:	4619      	mov	r1, r3
 80087c0:	4610      	mov	r0, r2
 80087c2:	f001 fbb9 	bl	8009f38 <SDMMC_CmdAppCommand>
 80087c6:	6338      	str	r0, [r7, #48]	; 0x30
  if(errorstate != HAL_OK)
 80087c8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80087ca:	2b00      	cmp	r3, #0
 80087cc:	d001      	beq.n	80087d2 <SD_FindSCR+0x56>
  {
    return errorstate;
 80087ce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80087d0:	e099      	b.n	8008906 <SD_FindSCR+0x18a>
  }

  config.DataTimeOut   = SDMMC_DATATIMEOUT;
 80087d2:	f04f 33ff 	mov.w	r3, #4294967295
 80087d6:	617b      	str	r3, [r7, #20]
  config.DataLength    = 8;
 80087d8:	2308      	movs	r3, #8
 80087da:	61bb      	str	r3, [r7, #24]
  config.DataBlockSize = SDMMC_DATABLOCK_SIZE_8B;
 80087dc:	2330      	movs	r3, #48	; 0x30
 80087de:	61fb      	str	r3, [r7, #28]
  config.TransferDir   = SDMMC_TRANSFER_DIR_TO_SDMMC;
 80087e0:	2302      	movs	r3, #2
 80087e2:	623b      	str	r3, [r7, #32]
  config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 80087e4:	2300      	movs	r3, #0
 80087e6:	627b      	str	r3, [r7, #36]	; 0x24
  config.DPSM          = SDMMC_DPSM_ENABLE;
 80087e8:	2301      	movs	r3, #1
 80087ea:	62bb      	str	r3, [r7, #40]	; 0x28
  SDMMC_ConfigData(hsd->Instance, &config);
 80087ec:	687b      	ldr	r3, [r7, #4]
 80087ee:	681b      	ldr	r3, [r3, #0]
 80087f0:	f107 0214 	add.w	r2, r7, #20
 80087f4:	4611      	mov	r1, r2
 80087f6:	4618      	mov	r0, r3
 80087f8:	f001 fae8 	bl	8009dcc <SDMMC_ConfigData>
  
  /* Send ACMD51 SD_APP_SEND_SCR with argument as 0 */
  errorstate = SDMMC_CmdSendSCR(hsd->Instance);
 80087fc:	687b      	ldr	r3, [r7, #4]
 80087fe:	681b      	ldr	r3, [r3, #0]
 8008800:	4618      	mov	r0, r3
 8008802:	f001 fc07 	bl	800a014 <SDMMC_CmdSendSCR>
 8008806:	6338      	str	r0, [r7, #48]	; 0x30
  if(errorstate != HAL_OK)
 8008808:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800880a:	2b00      	cmp	r3, #0
 800880c:	d022      	beq.n	8008854 <SD_FindSCR+0xd8>
  {
    return errorstate;
 800880e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008810:	e079      	b.n	8008906 <SD_FindSCR+0x18a>
  }
  
  while(!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DBCKEND))
  {
    if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXDAVL))
 8008812:	687b      	ldr	r3, [r7, #4]
 8008814:	681b      	ldr	r3, [r3, #0]
 8008816:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008818:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800881c:	2b00      	cmp	r3, #0
 800881e:	d00e      	beq.n	800883e <SD_FindSCR+0xc2>
    {
      *(tempscr + index) = SDMMC_ReadFIFO(hsd->Instance);
 8008820:	687b      	ldr	r3, [r7, #4]
 8008822:	6819      	ldr	r1, [r3, #0]
 8008824:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008826:	009b      	lsls	r3, r3, #2
 8008828:	f107 020c 	add.w	r2, r7, #12
 800882c:	18d4      	adds	r4, r2, r3
 800882e:	4608      	mov	r0, r1
 8008830:	f001 fa56 	bl	8009ce0 <SDMMC_ReadFIFO>
 8008834:	4603      	mov	r3, r0
 8008836:	6023      	str	r3, [r4, #0]
      index++;
 8008838:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800883a:	3301      	adds	r3, #1
 800883c:	637b      	str	r3, [r7, #52]	; 0x34
    }
    
    if((HAL_GetTick() - tickstart) >=  SDMMC_DATATIMEOUT)
 800883e:	f7fa fbab 	bl	8002f98 <HAL_GetTick>
 8008842:	4602      	mov	r2, r0
 8008844:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008846:	1ad3      	subs	r3, r2, r3
 8008848:	f1b3 3fff 	cmp.w	r3, #4294967295
 800884c:	d102      	bne.n	8008854 <SD_FindSCR+0xd8>
    {
      return HAL_SD_ERROR_TIMEOUT;
 800884e:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8008852:	e058      	b.n	8008906 <SD_FindSCR+0x18a>
  while(!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DBCKEND))
 8008854:	687b      	ldr	r3, [r7, #4]
 8008856:	681b      	ldr	r3, [r3, #0]
 8008858:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800885a:	f240 432a 	movw	r3, #1066	; 0x42a
 800885e:	4013      	ands	r3, r2
 8008860:	2b00      	cmp	r3, #0
 8008862:	d0d6      	beq.n	8008812 <SD_FindSCR+0x96>
    }
  }
  
  if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DTIMEOUT))
 8008864:	687b      	ldr	r3, [r7, #4]
 8008866:	681b      	ldr	r3, [r3, #0]
 8008868:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800886a:	f003 0308 	and.w	r3, r3, #8
 800886e:	2b00      	cmp	r3, #0
 8008870:	d005      	beq.n	800887e <SD_FindSCR+0x102>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_DTIMEOUT);
 8008872:	687b      	ldr	r3, [r7, #4]
 8008874:	681b      	ldr	r3, [r3, #0]
 8008876:	2208      	movs	r2, #8
 8008878:	639a      	str	r2, [r3, #56]	; 0x38
    
    return HAL_SD_ERROR_DATA_TIMEOUT;
 800887a:	2308      	movs	r3, #8
 800887c:	e043      	b.n	8008906 <SD_FindSCR+0x18a>
  }
  else if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DCRCFAIL))
 800887e:	687b      	ldr	r3, [r7, #4]
 8008880:	681b      	ldr	r3, [r3, #0]
 8008882:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008884:	f003 0302 	and.w	r3, r3, #2
 8008888:	2b00      	cmp	r3, #0
 800888a:	d005      	beq.n	8008898 <SD_FindSCR+0x11c>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_DCRCFAIL);
 800888c:	687b      	ldr	r3, [r7, #4]
 800888e:	681b      	ldr	r3, [r3, #0]
 8008890:	2202      	movs	r2, #2
 8008892:	639a      	str	r2, [r3, #56]	; 0x38
    
    return HAL_SD_ERROR_DATA_CRC_FAIL;
 8008894:	2302      	movs	r3, #2
 8008896:	e036      	b.n	8008906 <SD_FindSCR+0x18a>
  }
  else if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR))
 8008898:	687b      	ldr	r3, [r7, #4]
 800889a:	681b      	ldr	r3, [r3, #0]
 800889c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800889e:	f003 0320 	and.w	r3, r3, #32
 80088a2:	2b00      	cmp	r3, #0
 80088a4:	d005      	beq.n	80088b2 <SD_FindSCR+0x136>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_RXOVERR);
 80088a6:	687b      	ldr	r3, [r7, #4]
 80088a8:	681b      	ldr	r3, [r3, #0]
 80088aa:	2220      	movs	r2, #32
 80088ac:	639a      	str	r2, [r3, #56]	; 0x38
    
    return HAL_SD_ERROR_RX_OVERRUN;
 80088ae:	2320      	movs	r3, #32
 80088b0:	e029      	b.n	8008906 <SD_FindSCR+0x18a>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 80088b2:	687b      	ldr	r3, [r7, #4]
 80088b4:	681b      	ldr	r3, [r3, #0]
 80088b6:	f240 52ff 	movw	r2, #1535	; 0x5ff
 80088ba:	639a      	str	r2, [r3, #56]	; 0x38
    
    *(pSCR + 1) = ((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 80088bc:	68fb      	ldr	r3, [r7, #12]
 80088be:	061a      	lsls	r2, r3, #24
 80088c0:	68fb      	ldr	r3, [r7, #12]
 80088c2:	021b      	lsls	r3, r3, #8
 80088c4:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 80088c8:	431a      	orrs	r2, r3
      ((tempscr[0] & SDMMC_16TO23BITS) >> 8) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24);
 80088ca:	68fb      	ldr	r3, [r7, #12]
 80088cc:	0a1b      	lsrs	r3, r3, #8
 80088ce:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
    *(pSCR + 1) = ((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 80088d2:	ea42 0103 	orr.w	r1, r2, r3
      ((tempscr[0] & SDMMC_16TO23BITS) >> 8) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24);
 80088d6:	68fb      	ldr	r3, [r7, #12]
 80088d8:	0e1a      	lsrs	r2, r3, #24
    *(pSCR + 1) = ((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 80088da:	683b      	ldr	r3, [r7, #0]
 80088dc:	3304      	adds	r3, #4
      ((tempscr[0] & SDMMC_16TO23BITS) >> 8) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24);
 80088de:	430a      	orrs	r2, r1
    *(pSCR + 1) = ((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 80088e0:	601a      	str	r2, [r3, #0]
    
    *(pSCR) = ((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 80088e2:	693b      	ldr	r3, [r7, #16]
 80088e4:	061a      	lsls	r2, r3, #24
 80088e6:	693b      	ldr	r3, [r7, #16]
 80088e8:	021b      	lsls	r3, r3, #8
 80088ea:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 80088ee:	431a      	orrs	r2, r3
      ((tempscr[1] & SDMMC_16TO23BITS) >> 8) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24);
 80088f0:	693b      	ldr	r3, [r7, #16]
 80088f2:	0a1b      	lsrs	r3, r3, #8
 80088f4:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
    *(pSCR) = ((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 80088f8:	431a      	orrs	r2, r3
      ((tempscr[1] & SDMMC_16TO23BITS) >> 8) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24);
 80088fa:	693b      	ldr	r3, [r7, #16]
 80088fc:	0e1b      	lsrs	r3, r3, #24
 80088fe:	431a      	orrs	r2, r3
    *(pSCR) = ((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 8008900:	683b      	ldr	r3, [r7, #0]
 8008902:	601a      	str	r2, [r3, #0]
  }

  return HAL_SD_ERROR_NONE;
 8008904:	2300      	movs	r3, #0
}
 8008906:	4618      	mov	r0, r3
 8008908:	373c      	adds	r7, #60	; 0x3c
 800890a:	46bd      	mov	sp, r7
 800890c:	bd90      	pop	{r4, r7, pc}

0800890e <HAL_SDRAM_Init>:
  *                the configuration information for SDRAM module.
  * @param  Timing Pointer to SDRAM control timing structure 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_Init(SDRAM_HandleTypeDef *hsdram, FMC_SDRAM_TimingTypeDef *Timing)
{   
 800890e:	b580      	push	{r7, lr}
 8008910:	b082      	sub	sp, #8
 8008912:	af00      	add	r7, sp, #0
 8008914:	6078      	str	r0, [r7, #4]
 8008916:	6039      	str	r1, [r7, #0]
  /* Check the SDRAM handle parameter */
  if(hsdram == NULL)
 8008918:	687b      	ldr	r3, [r7, #4]
 800891a:	2b00      	cmp	r3, #0
 800891c:	d101      	bne.n	8008922 <HAL_SDRAM_Init+0x14>
  {
    return HAL_ERROR;
 800891e:	2301      	movs	r3, #1
 8008920:	e025      	b.n	800896e <HAL_SDRAM_Init+0x60>
  }
  
  if(hsdram->State == HAL_SDRAM_STATE_RESET)
 8008922:	687b      	ldr	r3, [r7, #4]
 8008924:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 8008928:	b2db      	uxtb	r3, r3
 800892a:	2b00      	cmp	r3, #0
 800892c:	d106      	bne.n	800893c <HAL_SDRAM_Init+0x2e>
  {  
    /* Allocate lock resource and initialize it */
    hsdram->Lock = HAL_UNLOCKED;
 800892e:	687b      	ldr	r3, [r7, #4]
 8008930:	2200      	movs	r2, #0
 8008932:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d

    /* Init the low level hardware */
    hsdram->MspInitCallback(hsdram);
#else
    /* Initialize the low level hardware (MSP) */
    HAL_SDRAM_MspInit(hsdram);
 8008936:	6878      	ldr	r0, [r7, #4]
 8008938:	f004 f874 	bl	800ca24 <HAL_SDRAM_MspInit>
#endif
  }
  
  /* Initialize the SDRAM controller state */
  hsdram->State = HAL_SDRAM_STATE_BUSY;
 800893c:	687b      	ldr	r3, [r7, #4]
 800893e:	2202      	movs	r2, #2
 8008940:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
  
  /* Initialize SDRAM control Interface */
  FMC_SDRAM_Init(hsdram->Instance, &(hsdram->Init));
 8008944:	687b      	ldr	r3, [r7, #4]
 8008946:	681a      	ldr	r2, [r3, #0]
 8008948:	687b      	ldr	r3, [r7, #4]
 800894a:	3304      	adds	r3, #4
 800894c:	4619      	mov	r1, r3
 800894e:	4610      	mov	r0, r2
 8008950:	f001 f874 	bl	8009a3c <FMC_SDRAM_Init>
  
  /* Initialize SDRAM timing Interface */
  FMC_SDRAM_Timing_Init(hsdram->Instance, Timing, hsdram->Init.SDBank); 
 8008954:	687b      	ldr	r3, [r7, #4]
 8008956:	6818      	ldr	r0, [r3, #0]
 8008958:	687b      	ldr	r3, [r7, #4]
 800895a:	685b      	ldr	r3, [r3, #4]
 800895c:	461a      	mov	r2, r3
 800895e:	6839      	ldr	r1, [r7, #0]
 8008960:	f001 f8de 	bl	8009b20 <FMC_SDRAM_Timing_Init>
  
  /* Update the SDRAM controller state */
  hsdram->State = HAL_SDRAM_STATE_READY;
 8008964:	687b      	ldr	r3, [r7, #4]
 8008966:	2201      	movs	r2, #1
 8008968:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
  
  return HAL_OK;
 800896c:	2300      	movs	r3, #0
}
 800896e:	4618      	mov	r0, r3
 8008970:	3708      	adds	r7, #8
 8008972:	46bd      	mov	sp, r7
 8008974:	bd80      	pop	{r7, pc}

08008976 <HAL_SDRAM_SendCommand>:
  * @param  Command SDRAM command structure
  * @param  Timeout Timeout duration
  * @retval HAL status
  */  
HAL_StatusTypeDef HAL_SDRAM_SendCommand(SDRAM_HandleTypeDef *hsdram, FMC_SDRAM_CommandTypeDef *Command, uint32_t Timeout)
{
 8008976:	b580      	push	{r7, lr}
 8008978:	b084      	sub	sp, #16
 800897a:	af00      	add	r7, sp, #0
 800897c:	60f8      	str	r0, [r7, #12]
 800897e:	60b9      	str	r1, [r7, #8]
 8008980:	607a      	str	r2, [r7, #4]
  /* Check the SDRAM controller state */
  if(hsdram->State == HAL_SDRAM_STATE_BUSY)
 8008982:	68fb      	ldr	r3, [r7, #12]
 8008984:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 8008988:	b2db      	uxtb	r3, r3
 800898a:	2b02      	cmp	r3, #2
 800898c:	d101      	bne.n	8008992 <HAL_SDRAM_SendCommand+0x1c>
  {
    return HAL_BUSY;
 800898e:	2302      	movs	r3, #2
 8008990:	e018      	b.n	80089c4 <HAL_SDRAM_SendCommand+0x4e>
  }
  
  /* Update the SDRAM state */
  hsdram->State = HAL_SDRAM_STATE_BUSY;
 8008992:	68fb      	ldr	r3, [r7, #12]
 8008994:	2202      	movs	r2, #2
 8008996:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
  
  /* Send SDRAM command */
  FMC_SDRAM_SendCommand(hsdram->Instance, Command, Timeout);
 800899a:	68fb      	ldr	r3, [r7, #12]
 800899c:	681b      	ldr	r3, [r3, #0]
 800899e:	687a      	ldr	r2, [r7, #4]
 80089a0:	68b9      	ldr	r1, [r7, #8]
 80089a2:	4618      	mov	r0, r3
 80089a4:	f001 f93c 	bl	8009c20 <FMC_SDRAM_SendCommand>
  
  /* Update the SDRAM controller state state */
  if(Command->CommandMode == FMC_SDRAM_CMD_PALL)
 80089a8:	68bb      	ldr	r3, [r7, #8]
 80089aa:	681b      	ldr	r3, [r3, #0]
 80089ac:	2b02      	cmp	r3, #2
 80089ae:	d104      	bne.n	80089ba <HAL_SDRAM_SendCommand+0x44>
  {
    hsdram->State = HAL_SDRAM_STATE_PRECHARGED;
 80089b0:	68fb      	ldr	r3, [r7, #12]
 80089b2:	2205      	movs	r2, #5
 80089b4:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
 80089b8:	e003      	b.n	80089c2 <HAL_SDRAM_SendCommand+0x4c>
  }
  else
  {
    hsdram->State = HAL_SDRAM_STATE_READY;
 80089ba:	68fb      	ldr	r3, [r7, #12]
 80089bc:	2201      	movs	r2, #1
 80089be:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
  }
  
  return HAL_OK;  
 80089c2:	2300      	movs	r3, #0
}
 80089c4:	4618      	mov	r0, r3
 80089c6:	3710      	adds	r7, #16
 80089c8:	46bd      	mov	sp, r7
 80089ca:	bd80      	pop	{r7, pc}

080089cc <HAL_SDRAM_ProgramRefreshRate>:
  *                the configuration information for SDRAM module.  
  * @param  RefreshRate The SDRAM refresh rate value       
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_ProgramRefreshRate(SDRAM_HandleTypeDef *hsdram, uint32_t RefreshRate)
{
 80089cc:	b580      	push	{r7, lr}
 80089ce:	b082      	sub	sp, #8
 80089d0:	af00      	add	r7, sp, #0
 80089d2:	6078      	str	r0, [r7, #4]
 80089d4:	6039      	str	r1, [r7, #0]
  /* Check the SDRAM controller state */
  if(hsdram->State == HAL_SDRAM_STATE_BUSY)
 80089d6:	687b      	ldr	r3, [r7, #4]
 80089d8:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 80089dc:	b2db      	uxtb	r3, r3
 80089de:	2b02      	cmp	r3, #2
 80089e0:	d101      	bne.n	80089e6 <HAL_SDRAM_ProgramRefreshRate+0x1a>
  {
    return HAL_BUSY;
 80089e2:	2302      	movs	r3, #2
 80089e4:	e00e      	b.n	8008a04 <HAL_SDRAM_ProgramRefreshRate+0x38>
  } 
  
  /* Update the SDRAM state */
  hsdram->State = HAL_SDRAM_STATE_BUSY;
 80089e6:	687b      	ldr	r3, [r7, #4]
 80089e8:	2202      	movs	r2, #2
 80089ea:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
  
  /* Program the refresh rate */
  FMC_SDRAM_ProgramRefreshRate(hsdram->Instance ,RefreshRate);
 80089ee:	687b      	ldr	r3, [r7, #4]
 80089f0:	681b      	ldr	r3, [r3, #0]
 80089f2:	6839      	ldr	r1, [r7, #0]
 80089f4:	4618      	mov	r0, r3
 80089f6:	f001 f934 	bl	8009c62 <FMC_SDRAM_ProgramRefreshRate>
  
  /* Update the SDRAM state */
  hsdram->State = HAL_SDRAM_STATE_READY;
 80089fa:	687b      	ldr	r3, [r7, #4]
 80089fc:	2201      	movs	r2, #1
 80089fe:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
  
  return HAL_OK;   
 8008a02:	2300      	movs	r3, #0
}
 8008a04:	4618      	mov	r0, r3
 8008a06:	3708      	adds	r7, #8
 8008a08:	46bd      	mov	sp, r7
 8008a0a:	bd80      	pop	{r7, pc}

08008a0c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8008a0c:	b580      	push	{r7, lr}
 8008a0e:	b082      	sub	sp, #8
 8008a10:	af00      	add	r7, sp, #0
 8008a12:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8008a14:	687b      	ldr	r3, [r7, #4]
 8008a16:	2b00      	cmp	r3, #0
 8008a18:	d101      	bne.n	8008a1e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8008a1a:	2301      	movs	r3, #1
 8008a1c:	e01d      	b.n	8008a5a <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8008a1e:	687b      	ldr	r3, [r7, #4]
 8008a20:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008a24:	b2db      	uxtb	r3, r3
 8008a26:	2b00      	cmp	r3, #0
 8008a28:	d106      	bne.n	8008a38 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8008a2a:	687b      	ldr	r3, [r7, #4]
 8008a2c:	2200      	movs	r2, #0
 8008a2e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8008a32:	6878      	ldr	r0, [r7, #4]
 8008a34:	f003 fe9c 	bl	800c770 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008a38:	687b      	ldr	r3, [r7, #4]
 8008a3a:	2202      	movs	r2, #2
 8008a3c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8008a40:	687b      	ldr	r3, [r7, #4]
 8008a42:	681a      	ldr	r2, [r3, #0]
 8008a44:	687b      	ldr	r3, [r7, #4]
 8008a46:	3304      	adds	r3, #4
 8008a48:	4619      	mov	r1, r3
 8008a4a:	4610      	mov	r0, r2
 8008a4c:	f000 fa36 	bl	8008ebc <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8008a50:	687b      	ldr	r3, [r7, #4]
 8008a52:	2201      	movs	r2, #1
 8008a54:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8008a58:	2300      	movs	r3, #0
}
 8008a5a:	4618      	mov	r0, r3
 8008a5c:	3708      	adds	r7, #8
 8008a5e:	46bd      	mov	sp, r7
 8008a60:	bd80      	pop	{r7, pc}
	...

08008a64 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8008a64:	b480      	push	{r7}
 8008a66:	b085      	sub	sp, #20
 8008a68:	af00      	add	r7, sp, #0
 8008a6a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8008a6c:	687b      	ldr	r3, [r7, #4]
 8008a6e:	681b      	ldr	r3, [r3, #0]
 8008a70:	68da      	ldr	r2, [r3, #12]
 8008a72:	687b      	ldr	r3, [r7, #4]
 8008a74:	681b      	ldr	r3, [r3, #0]
 8008a76:	f042 0201 	orr.w	r2, r2, #1
 8008a7a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8008a7c:	687b      	ldr	r3, [r7, #4]
 8008a7e:	681b      	ldr	r3, [r3, #0]
 8008a80:	689a      	ldr	r2, [r3, #8]
 8008a82:	4b0c      	ldr	r3, [pc, #48]	; (8008ab4 <HAL_TIM_Base_Start_IT+0x50>)
 8008a84:	4013      	ands	r3, r2
 8008a86:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008a88:	68fb      	ldr	r3, [r7, #12]
 8008a8a:	2b06      	cmp	r3, #6
 8008a8c:	d00b      	beq.n	8008aa6 <HAL_TIM_Base_Start_IT+0x42>
 8008a8e:	68fb      	ldr	r3, [r7, #12]
 8008a90:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8008a94:	d007      	beq.n	8008aa6 <HAL_TIM_Base_Start_IT+0x42>
  {
    __HAL_TIM_ENABLE(htim);
 8008a96:	687b      	ldr	r3, [r7, #4]
 8008a98:	681b      	ldr	r3, [r3, #0]
 8008a9a:	681a      	ldr	r2, [r3, #0]
 8008a9c:	687b      	ldr	r3, [r7, #4]
 8008a9e:	681b      	ldr	r3, [r3, #0]
 8008aa0:	f042 0201 	orr.w	r2, r2, #1
 8008aa4:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8008aa6:	2300      	movs	r3, #0
}
 8008aa8:	4618      	mov	r0, r3
 8008aaa:	3714      	adds	r7, #20
 8008aac:	46bd      	mov	sp, r7
 8008aae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ab2:	4770      	bx	lr
 8008ab4:	00010007 	.word	0x00010007

08008ab8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8008ab8:	b580      	push	{r7, lr}
 8008aba:	b082      	sub	sp, #8
 8008abc:	af00      	add	r7, sp, #0
 8008abe:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8008ac0:	687b      	ldr	r3, [r7, #4]
 8008ac2:	681b      	ldr	r3, [r3, #0]
 8008ac4:	691b      	ldr	r3, [r3, #16]
 8008ac6:	f003 0302 	and.w	r3, r3, #2
 8008aca:	2b02      	cmp	r3, #2
 8008acc:	d122      	bne.n	8008b14 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8008ace:	687b      	ldr	r3, [r7, #4]
 8008ad0:	681b      	ldr	r3, [r3, #0]
 8008ad2:	68db      	ldr	r3, [r3, #12]
 8008ad4:	f003 0302 	and.w	r3, r3, #2
 8008ad8:	2b02      	cmp	r3, #2
 8008ada:	d11b      	bne.n	8008b14 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8008adc:	687b      	ldr	r3, [r7, #4]
 8008ade:	681b      	ldr	r3, [r3, #0]
 8008ae0:	f06f 0202 	mvn.w	r2, #2
 8008ae4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8008ae6:	687b      	ldr	r3, [r7, #4]
 8008ae8:	2201      	movs	r2, #1
 8008aea:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8008aec:	687b      	ldr	r3, [r7, #4]
 8008aee:	681b      	ldr	r3, [r3, #0]
 8008af0:	699b      	ldr	r3, [r3, #24]
 8008af2:	f003 0303 	and.w	r3, r3, #3
 8008af6:	2b00      	cmp	r3, #0
 8008af8:	d003      	beq.n	8008b02 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8008afa:	6878      	ldr	r0, [r7, #4]
 8008afc:	f000 f9c0 	bl	8008e80 <HAL_TIM_IC_CaptureCallback>
 8008b00:	e005      	b.n	8008b0e <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8008b02:	6878      	ldr	r0, [r7, #4]
 8008b04:	f000 f9b2 	bl	8008e6c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008b08:	6878      	ldr	r0, [r7, #4]
 8008b0a:	f000 f9c3 	bl	8008e94 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008b0e:	687b      	ldr	r3, [r7, #4]
 8008b10:	2200      	movs	r2, #0
 8008b12:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8008b14:	687b      	ldr	r3, [r7, #4]
 8008b16:	681b      	ldr	r3, [r3, #0]
 8008b18:	691b      	ldr	r3, [r3, #16]
 8008b1a:	f003 0304 	and.w	r3, r3, #4
 8008b1e:	2b04      	cmp	r3, #4
 8008b20:	d122      	bne.n	8008b68 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8008b22:	687b      	ldr	r3, [r7, #4]
 8008b24:	681b      	ldr	r3, [r3, #0]
 8008b26:	68db      	ldr	r3, [r3, #12]
 8008b28:	f003 0304 	and.w	r3, r3, #4
 8008b2c:	2b04      	cmp	r3, #4
 8008b2e:	d11b      	bne.n	8008b68 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8008b30:	687b      	ldr	r3, [r7, #4]
 8008b32:	681b      	ldr	r3, [r3, #0]
 8008b34:	f06f 0204 	mvn.w	r2, #4
 8008b38:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8008b3a:	687b      	ldr	r3, [r7, #4]
 8008b3c:	2202      	movs	r2, #2
 8008b3e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8008b40:	687b      	ldr	r3, [r7, #4]
 8008b42:	681b      	ldr	r3, [r3, #0]
 8008b44:	699b      	ldr	r3, [r3, #24]
 8008b46:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8008b4a:	2b00      	cmp	r3, #0
 8008b4c:	d003      	beq.n	8008b56 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008b4e:	6878      	ldr	r0, [r7, #4]
 8008b50:	f000 f996 	bl	8008e80 <HAL_TIM_IC_CaptureCallback>
 8008b54:	e005      	b.n	8008b62 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008b56:	6878      	ldr	r0, [r7, #4]
 8008b58:	f000 f988 	bl	8008e6c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008b5c:	6878      	ldr	r0, [r7, #4]
 8008b5e:	f000 f999 	bl	8008e94 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008b62:	687b      	ldr	r3, [r7, #4]
 8008b64:	2200      	movs	r2, #0
 8008b66:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8008b68:	687b      	ldr	r3, [r7, #4]
 8008b6a:	681b      	ldr	r3, [r3, #0]
 8008b6c:	691b      	ldr	r3, [r3, #16]
 8008b6e:	f003 0308 	and.w	r3, r3, #8
 8008b72:	2b08      	cmp	r3, #8
 8008b74:	d122      	bne.n	8008bbc <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8008b76:	687b      	ldr	r3, [r7, #4]
 8008b78:	681b      	ldr	r3, [r3, #0]
 8008b7a:	68db      	ldr	r3, [r3, #12]
 8008b7c:	f003 0308 	and.w	r3, r3, #8
 8008b80:	2b08      	cmp	r3, #8
 8008b82:	d11b      	bne.n	8008bbc <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8008b84:	687b      	ldr	r3, [r7, #4]
 8008b86:	681b      	ldr	r3, [r3, #0]
 8008b88:	f06f 0208 	mvn.w	r2, #8
 8008b8c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8008b8e:	687b      	ldr	r3, [r7, #4]
 8008b90:	2204      	movs	r2, #4
 8008b92:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8008b94:	687b      	ldr	r3, [r7, #4]
 8008b96:	681b      	ldr	r3, [r3, #0]
 8008b98:	69db      	ldr	r3, [r3, #28]
 8008b9a:	f003 0303 	and.w	r3, r3, #3
 8008b9e:	2b00      	cmp	r3, #0
 8008ba0:	d003      	beq.n	8008baa <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008ba2:	6878      	ldr	r0, [r7, #4]
 8008ba4:	f000 f96c 	bl	8008e80 <HAL_TIM_IC_CaptureCallback>
 8008ba8:	e005      	b.n	8008bb6 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008baa:	6878      	ldr	r0, [r7, #4]
 8008bac:	f000 f95e 	bl	8008e6c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008bb0:	6878      	ldr	r0, [r7, #4]
 8008bb2:	f000 f96f 	bl	8008e94 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008bb6:	687b      	ldr	r3, [r7, #4]
 8008bb8:	2200      	movs	r2, #0
 8008bba:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8008bbc:	687b      	ldr	r3, [r7, #4]
 8008bbe:	681b      	ldr	r3, [r3, #0]
 8008bc0:	691b      	ldr	r3, [r3, #16]
 8008bc2:	f003 0310 	and.w	r3, r3, #16
 8008bc6:	2b10      	cmp	r3, #16
 8008bc8:	d122      	bne.n	8008c10 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8008bca:	687b      	ldr	r3, [r7, #4]
 8008bcc:	681b      	ldr	r3, [r3, #0]
 8008bce:	68db      	ldr	r3, [r3, #12]
 8008bd0:	f003 0310 	and.w	r3, r3, #16
 8008bd4:	2b10      	cmp	r3, #16
 8008bd6:	d11b      	bne.n	8008c10 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8008bd8:	687b      	ldr	r3, [r7, #4]
 8008bda:	681b      	ldr	r3, [r3, #0]
 8008bdc:	f06f 0210 	mvn.w	r2, #16
 8008be0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8008be2:	687b      	ldr	r3, [r7, #4]
 8008be4:	2208      	movs	r2, #8
 8008be6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8008be8:	687b      	ldr	r3, [r7, #4]
 8008bea:	681b      	ldr	r3, [r3, #0]
 8008bec:	69db      	ldr	r3, [r3, #28]
 8008bee:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8008bf2:	2b00      	cmp	r3, #0
 8008bf4:	d003      	beq.n	8008bfe <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008bf6:	6878      	ldr	r0, [r7, #4]
 8008bf8:	f000 f942 	bl	8008e80 <HAL_TIM_IC_CaptureCallback>
 8008bfc:	e005      	b.n	8008c0a <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008bfe:	6878      	ldr	r0, [r7, #4]
 8008c00:	f000 f934 	bl	8008e6c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008c04:	6878      	ldr	r0, [r7, #4]
 8008c06:	f000 f945 	bl	8008e94 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008c0a:	687b      	ldr	r3, [r7, #4]
 8008c0c:	2200      	movs	r2, #0
 8008c0e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8008c10:	687b      	ldr	r3, [r7, #4]
 8008c12:	681b      	ldr	r3, [r3, #0]
 8008c14:	691b      	ldr	r3, [r3, #16]
 8008c16:	f003 0301 	and.w	r3, r3, #1
 8008c1a:	2b01      	cmp	r3, #1
 8008c1c:	d10e      	bne.n	8008c3c <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8008c1e:	687b      	ldr	r3, [r7, #4]
 8008c20:	681b      	ldr	r3, [r3, #0]
 8008c22:	68db      	ldr	r3, [r3, #12]
 8008c24:	f003 0301 	and.w	r3, r3, #1
 8008c28:	2b01      	cmp	r3, #1
 8008c2a:	d107      	bne.n	8008c3c <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8008c2c:	687b      	ldr	r3, [r7, #4]
 8008c2e:	681b      	ldr	r3, [r3, #0]
 8008c30:	f06f 0201 	mvn.w	r2, #1
 8008c34:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8008c36:	6878      	ldr	r0, [r7, #4]
 8008c38:	f001 ffb6 	bl	800aba8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8008c3c:	687b      	ldr	r3, [r7, #4]
 8008c3e:	681b      	ldr	r3, [r3, #0]
 8008c40:	691b      	ldr	r3, [r3, #16]
 8008c42:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008c46:	2b80      	cmp	r3, #128	; 0x80
 8008c48:	d10e      	bne.n	8008c68 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8008c4a:	687b      	ldr	r3, [r7, #4]
 8008c4c:	681b      	ldr	r3, [r3, #0]
 8008c4e:	68db      	ldr	r3, [r3, #12]
 8008c50:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008c54:	2b80      	cmp	r3, #128	; 0x80
 8008c56:	d107      	bne.n	8008c68 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8008c58:	687b      	ldr	r3, [r7, #4]
 8008c5a:	681b      	ldr	r3, [r3, #0]
 8008c5c:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8008c60:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8008c62:	6878      	ldr	r0, [r7, #4]
 8008c64:	f000 faca 	bl	80091fc <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8008c68:	687b      	ldr	r3, [r7, #4]
 8008c6a:	681b      	ldr	r3, [r3, #0]
 8008c6c:	691b      	ldr	r3, [r3, #16]
 8008c6e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008c72:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8008c76:	d10e      	bne.n	8008c96 <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8008c78:	687b      	ldr	r3, [r7, #4]
 8008c7a:	681b      	ldr	r3, [r3, #0]
 8008c7c:	68db      	ldr	r3, [r3, #12]
 8008c7e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008c82:	2b80      	cmp	r3, #128	; 0x80
 8008c84:	d107      	bne.n	8008c96 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8008c86:	687b      	ldr	r3, [r7, #4]
 8008c88:	681b      	ldr	r3, [r3, #0]
 8008c8a:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8008c8e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8008c90:	6878      	ldr	r0, [r7, #4]
 8008c92:	f000 fabd 	bl	8009210 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8008c96:	687b      	ldr	r3, [r7, #4]
 8008c98:	681b      	ldr	r3, [r3, #0]
 8008c9a:	691b      	ldr	r3, [r3, #16]
 8008c9c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008ca0:	2b40      	cmp	r3, #64	; 0x40
 8008ca2:	d10e      	bne.n	8008cc2 <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8008ca4:	687b      	ldr	r3, [r7, #4]
 8008ca6:	681b      	ldr	r3, [r3, #0]
 8008ca8:	68db      	ldr	r3, [r3, #12]
 8008caa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008cae:	2b40      	cmp	r3, #64	; 0x40
 8008cb0:	d107      	bne.n	8008cc2 <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8008cb2:	687b      	ldr	r3, [r7, #4]
 8008cb4:	681b      	ldr	r3, [r3, #0]
 8008cb6:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8008cba:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8008cbc:	6878      	ldr	r0, [r7, #4]
 8008cbe:	f000 f8f3 	bl	8008ea8 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8008cc2:	687b      	ldr	r3, [r7, #4]
 8008cc4:	681b      	ldr	r3, [r3, #0]
 8008cc6:	691b      	ldr	r3, [r3, #16]
 8008cc8:	f003 0320 	and.w	r3, r3, #32
 8008ccc:	2b20      	cmp	r3, #32
 8008cce:	d10e      	bne.n	8008cee <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8008cd0:	687b      	ldr	r3, [r7, #4]
 8008cd2:	681b      	ldr	r3, [r3, #0]
 8008cd4:	68db      	ldr	r3, [r3, #12]
 8008cd6:	f003 0320 	and.w	r3, r3, #32
 8008cda:	2b20      	cmp	r3, #32
 8008cdc:	d107      	bne.n	8008cee <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8008cde:	687b      	ldr	r3, [r7, #4]
 8008ce0:	681b      	ldr	r3, [r3, #0]
 8008ce2:	f06f 0220 	mvn.w	r2, #32
 8008ce6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8008ce8:	6878      	ldr	r0, [r7, #4]
 8008cea:	f000 fa7d 	bl	80091e8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8008cee:	bf00      	nop
 8008cf0:	3708      	adds	r7, #8
 8008cf2:	46bd      	mov	sp, r7
 8008cf4:	bd80      	pop	{r7, pc}
	...

08008cf8 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8008cf8:	b580      	push	{r7, lr}
 8008cfa:	b084      	sub	sp, #16
 8008cfc:	af00      	add	r7, sp, #0
 8008cfe:	6078      	str	r0, [r7, #4]
 8008d00:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8008d02:	687b      	ldr	r3, [r7, #4]
 8008d04:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008d08:	2b01      	cmp	r3, #1
 8008d0a:	d101      	bne.n	8008d10 <HAL_TIM_ConfigClockSource+0x18>
 8008d0c:	2302      	movs	r3, #2
 8008d0e:	e0a6      	b.n	8008e5e <HAL_TIM_ConfigClockSource+0x166>
 8008d10:	687b      	ldr	r3, [r7, #4]
 8008d12:	2201      	movs	r2, #1
 8008d14:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8008d18:	687b      	ldr	r3, [r7, #4]
 8008d1a:	2202      	movs	r2, #2
 8008d1c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8008d20:	687b      	ldr	r3, [r7, #4]
 8008d22:	681b      	ldr	r3, [r3, #0]
 8008d24:	689b      	ldr	r3, [r3, #8]
 8008d26:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8008d28:	68fa      	ldr	r2, [r7, #12]
 8008d2a:	4b4f      	ldr	r3, [pc, #316]	; (8008e68 <HAL_TIM_ConfigClockSource+0x170>)
 8008d2c:	4013      	ands	r3, r2
 8008d2e:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8008d30:	68fb      	ldr	r3, [r7, #12]
 8008d32:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8008d36:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8008d38:	687b      	ldr	r3, [r7, #4]
 8008d3a:	681b      	ldr	r3, [r3, #0]
 8008d3c:	68fa      	ldr	r2, [r7, #12]
 8008d3e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8008d40:	683b      	ldr	r3, [r7, #0]
 8008d42:	681b      	ldr	r3, [r3, #0]
 8008d44:	2b40      	cmp	r3, #64	; 0x40
 8008d46:	d067      	beq.n	8008e18 <HAL_TIM_ConfigClockSource+0x120>
 8008d48:	2b40      	cmp	r3, #64	; 0x40
 8008d4a:	d80b      	bhi.n	8008d64 <HAL_TIM_ConfigClockSource+0x6c>
 8008d4c:	2b10      	cmp	r3, #16
 8008d4e:	d073      	beq.n	8008e38 <HAL_TIM_ConfigClockSource+0x140>
 8008d50:	2b10      	cmp	r3, #16
 8008d52:	d802      	bhi.n	8008d5a <HAL_TIM_ConfigClockSource+0x62>
 8008d54:	2b00      	cmp	r3, #0
 8008d56:	d06f      	beq.n	8008e38 <HAL_TIM_ConfigClockSource+0x140>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 8008d58:	e078      	b.n	8008e4c <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8008d5a:	2b20      	cmp	r3, #32
 8008d5c:	d06c      	beq.n	8008e38 <HAL_TIM_ConfigClockSource+0x140>
 8008d5e:	2b30      	cmp	r3, #48	; 0x30
 8008d60:	d06a      	beq.n	8008e38 <HAL_TIM_ConfigClockSource+0x140>
      break;
 8008d62:	e073      	b.n	8008e4c <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8008d64:	2b70      	cmp	r3, #112	; 0x70
 8008d66:	d00d      	beq.n	8008d84 <HAL_TIM_ConfigClockSource+0x8c>
 8008d68:	2b70      	cmp	r3, #112	; 0x70
 8008d6a:	d804      	bhi.n	8008d76 <HAL_TIM_ConfigClockSource+0x7e>
 8008d6c:	2b50      	cmp	r3, #80	; 0x50
 8008d6e:	d033      	beq.n	8008dd8 <HAL_TIM_ConfigClockSource+0xe0>
 8008d70:	2b60      	cmp	r3, #96	; 0x60
 8008d72:	d041      	beq.n	8008df8 <HAL_TIM_ConfigClockSource+0x100>
      break;
 8008d74:	e06a      	b.n	8008e4c <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8008d76:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008d7a:	d066      	beq.n	8008e4a <HAL_TIM_ConfigClockSource+0x152>
 8008d7c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8008d80:	d017      	beq.n	8008db2 <HAL_TIM_ConfigClockSource+0xba>
      break;
 8008d82:	e063      	b.n	8008e4c <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 8008d84:	687b      	ldr	r3, [r7, #4]
 8008d86:	6818      	ldr	r0, [r3, #0]
 8008d88:	683b      	ldr	r3, [r7, #0]
 8008d8a:	6899      	ldr	r1, [r3, #8]
 8008d8c:	683b      	ldr	r3, [r7, #0]
 8008d8e:	685a      	ldr	r2, [r3, #4]
 8008d90:	683b      	ldr	r3, [r7, #0]
 8008d92:	68db      	ldr	r3, [r3, #12]
 8008d94:	f000 f9ac 	bl	80090f0 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8008d98:	687b      	ldr	r3, [r7, #4]
 8008d9a:	681b      	ldr	r3, [r3, #0]
 8008d9c:	689b      	ldr	r3, [r3, #8]
 8008d9e:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8008da0:	68fb      	ldr	r3, [r7, #12]
 8008da2:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8008da6:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8008da8:	687b      	ldr	r3, [r7, #4]
 8008daa:	681b      	ldr	r3, [r3, #0]
 8008dac:	68fa      	ldr	r2, [r7, #12]
 8008dae:	609a      	str	r2, [r3, #8]
      break;
 8008db0:	e04c      	b.n	8008e4c <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 8008db2:	687b      	ldr	r3, [r7, #4]
 8008db4:	6818      	ldr	r0, [r3, #0]
 8008db6:	683b      	ldr	r3, [r7, #0]
 8008db8:	6899      	ldr	r1, [r3, #8]
 8008dba:	683b      	ldr	r3, [r7, #0]
 8008dbc:	685a      	ldr	r2, [r3, #4]
 8008dbe:	683b      	ldr	r3, [r7, #0]
 8008dc0:	68db      	ldr	r3, [r3, #12]
 8008dc2:	f000 f995 	bl	80090f0 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8008dc6:	687b      	ldr	r3, [r7, #4]
 8008dc8:	681b      	ldr	r3, [r3, #0]
 8008dca:	689a      	ldr	r2, [r3, #8]
 8008dcc:	687b      	ldr	r3, [r7, #4]
 8008dce:	681b      	ldr	r3, [r3, #0]
 8008dd0:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8008dd4:	609a      	str	r2, [r3, #8]
      break;
 8008dd6:	e039      	b.n	8008e4c <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8008dd8:	687b      	ldr	r3, [r7, #4]
 8008dda:	6818      	ldr	r0, [r3, #0]
 8008ddc:	683b      	ldr	r3, [r7, #0]
 8008dde:	6859      	ldr	r1, [r3, #4]
 8008de0:	683b      	ldr	r3, [r7, #0]
 8008de2:	68db      	ldr	r3, [r3, #12]
 8008de4:	461a      	mov	r2, r3
 8008de6:	f000 f909 	bl	8008ffc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8008dea:	687b      	ldr	r3, [r7, #4]
 8008dec:	681b      	ldr	r3, [r3, #0]
 8008dee:	2150      	movs	r1, #80	; 0x50
 8008df0:	4618      	mov	r0, r3
 8008df2:	f000 f962 	bl	80090ba <TIM_ITRx_SetConfig>
      break;
 8008df6:	e029      	b.n	8008e4c <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8008df8:	687b      	ldr	r3, [r7, #4]
 8008dfa:	6818      	ldr	r0, [r3, #0]
 8008dfc:	683b      	ldr	r3, [r7, #0]
 8008dfe:	6859      	ldr	r1, [r3, #4]
 8008e00:	683b      	ldr	r3, [r7, #0]
 8008e02:	68db      	ldr	r3, [r3, #12]
 8008e04:	461a      	mov	r2, r3
 8008e06:	f000 f928 	bl	800905a <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8008e0a:	687b      	ldr	r3, [r7, #4]
 8008e0c:	681b      	ldr	r3, [r3, #0]
 8008e0e:	2160      	movs	r1, #96	; 0x60
 8008e10:	4618      	mov	r0, r3
 8008e12:	f000 f952 	bl	80090ba <TIM_ITRx_SetConfig>
      break;
 8008e16:	e019      	b.n	8008e4c <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8008e18:	687b      	ldr	r3, [r7, #4]
 8008e1a:	6818      	ldr	r0, [r3, #0]
 8008e1c:	683b      	ldr	r3, [r7, #0]
 8008e1e:	6859      	ldr	r1, [r3, #4]
 8008e20:	683b      	ldr	r3, [r7, #0]
 8008e22:	68db      	ldr	r3, [r3, #12]
 8008e24:	461a      	mov	r2, r3
 8008e26:	f000 f8e9 	bl	8008ffc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8008e2a:	687b      	ldr	r3, [r7, #4]
 8008e2c:	681b      	ldr	r3, [r3, #0]
 8008e2e:	2140      	movs	r1, #64	; 0x40
 8008e30:	4618      	mov	r0, r3
 8008e32:	f000 f942 	bl	80090ba <TIM_ITRx_SetConfig>
      break;
 8008e36:	e009      	b.n	8008e4c <HAL_TIM_ConfigClockSource+0x154>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8008e38:	687b      	ldr	r3, [r7, #4]
 8008e3a:	681a      	ldr	r2, [r3, #0]
 8008e3c:	683b      	ldr	r3, [r7, #0]
 8008e3e:	681b      	ldr	r3, [r3, #0]
 8008e40:	4619      	mov	r1, r3
 8008e42:	4610      	mov	r0, r2
 8008e44:	f000 f939 	bl	80090ba <TIM_ITRx_SetConfig>
      break;
 8008e48:	e000      	b.n	8008e4c <HAL_TIM_ConfigClockSource+0x154>
      break;
 8008e4a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8008e4c:	687b      	ldr	r3, [r7, #4]
 8008e4e:	2201      	movs	r2, #1
 8008e50:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8008e54:	687b      	ldr	r3, [r7, #4]
 8008e56:	2200      	movs	r2, #0
 8008e58:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8008e5c:	2300      	movs	r3, #0
}
 8008e5e:	4618      	mov	r0, r3
 8008e60:	3710      	adds	r7, #16
 8008e62:	46bd      	mov	sp, r7
 8008e64:	bd80      	pop	{r7, pc}
 8008e66:	bf00      	nop
 8008e68:	fffeff88 	.word	0xfffeff88

08008e6c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8008e6c:	b480      	push	{r7}
 8008e6e:	b083      	sub	sp, #12
 8008e70:	af00      	add	r7, sp, #0
 8008e72:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8008e74:	bf00      	nop
 8008e76:	370c      	adds	r7, #12
 8008e78:	46bd      	mov	sp, r7
 8008e7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e7e:	4770      	bx	lr

08008e80 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8008e80:	b480      	push	{r7}
 8008e82:	b083      	sub	sp, #12
 8008e84:	af00      	add	r7, sp, #0
 8008e86:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8008e88:	bf00      	nop
 8008e8a:	370c      	adds	r7, #12
 8008e8c:	46bd      	mov	sp, r7
 8008e8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e92:	4770      	bx	lr

08008e94 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8008e94:	b480      	push	{r7}
 8008e96:	b083      	sub	sp, #12
 8008e98:	af00      	add	r7, sp, #0
 8008e9a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8008e9c:	bf00      	nop
 8008e9e:	370c      	adds	r7, #12
 8008ea0:	46bd      	mov	sp, r7
 8008ea2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ea6:	4770      	bx	lr

08008ea8 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8008ea8:	b480      	push	{r7}
 8008eaa:	b083      	sub	sp, #12
 8008eac:	af00      	add	r7, sp, #0
 8008eae:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8008eb0:	bf00      	nop
 8008eb2:	370c      	adds	r7, #12
 8008eb4:	46bd      	mov	sp, r7
 8008eb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008eba:	4770      	bx	lr

08008ebc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8008ebc:	b480      	push	{r7}
 8008ebe:	b085      	sub	sp, #20
 8008ec0:	af00      	add	r7, sp, #0
 8008ec2:	6078      	str	r0, [r7, #4]
 8008ec4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8008ec6:	687b      	ldr	r3, [r7, #4]
 8008ec8:	681b      	ldr	r3, [r3, #0]
 8008eca:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8008ecc:	687b      	ldr	r3, [r7, #4]
 8008ece:	4a40      	ldr	r2, [pc, #256]	; (8008fd0 <TIM_Base_SetConfig+0x114>)
 8008ed0:	4293      	cmp	r3, r2
 8008ed2:	d013      	beq.n	8008efc <TIM_Base_SetConfig+0x40>
 8008ed4:	687b      	ldr	r3, [r7, #4]
 8008ed6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008eda:	d00f      	beq.n	8008efc <TIM_Base_SetConfig+0x40>
 8008edc:	687b      	ldr	r3, [r7, #4]
 8008ede:	4a3d      	ldr	r2, [pc, #244]	; (8008fd4 <TIM_Base_SetConfig+0x118>)
 8008ee0:	4293      	cmp	r3, r2
 8008ee2:	d00b      	beq.n	8008efc <TIM_Base_SetConfig+0x40>
 8008ee4:	687b      	ldr	r3, [r7, #4]
 8008ee6:	4a3c      	ldr	r2, [pc, #240]	; (8008fd8 <TIM_Base_SetConfig+0x11c>)
 8008ee8:	4293      	cmp	r3, r2
 8008eea:	d007      	beq.n	8008efc <TIM_Base_SetConfig+0x40>
 8008eec:	687b      	ldr	r3, [r7, #4]
 8008eee:	4a3b      	ldr	r2, [pc, #236]	; (8008fdc <TIM_Base_SetConfig+0x120>)
 8008ef0:	4293      	cmp	r3, r2
 8008ef2:	d003      	beq.n	8008efc <TIM_Base_SetConfig+0x40>
 8008ef4:	687b      	ldr	r3, [r7, #4]
 8008ef6:	4a3a      	ldr	r2, [pc, #232]	; (8008fe0 <TIM_Base_SetConfig+0x124>)
 8008ef8:	4293      	cmp	r3, r2
 8008efa:	d108      	bne.n	8008f0e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8008efc:	68fb      	ldr	r3, [r7, #12]
 8008efe:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008f02:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8008f04:	683b      	ldr	r3, [r7, #0]
 8008f06:	685b      	ldr	r3, [r3, #4]
 8008f08:	68fa      	ldr	r2, [r7, #12]
 8008f0a:	4313      	orrs	r3, r2
 8008f0c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8008f0e:	687b      	ldr	r3, [r7, #4]
 8008f10:	4a2f      	ldr	r2, [pc, #188]	; (8008fd0 <TIM_Base_SetConfig+0x114>)
 8008f12:	4293      	cmp	r3, r2
 8008f14:	d02b      	beq.n	8008f6e <TIM_Base_SetConfig+0xb2>
 8008f16:	687b      	ldr	r3, [r7, #4]
 8008f18:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008f1c:	d027      	beq.n	8008f6e <TIM_Base_SetConfig+0xb2>
 8008f1e:	687b      	ldr	r3, [r7, #4]
 8008f20:	4a2c      	ldr	r2, [pc, #176]	; (8008fd4 <TIM_Base_SetConfig+0x118>)
 8008f22:	4293      	cmp	r3, r2
 8008f24:	d023      	beq.n	8008f6e <TIM_Base_SetConfig+0xb2>
 8008f26:	687b      	ldr	r3, [r7, #4]
 8008f28:	4a2b      	ldr	r2, [pc, #172]	; (8008fd8 <TIM_Base_SetConfig+0x11c>)
 8008f2a:	4293      	cmp	r3, r2
 8008f2c:	d01f      	beq.n	8008f6e <TIM_Base_SetConfig+0xb2>
 8008f2e:	687b      	ldr	r3, [r7, #4]
 8008f30:	4a2a      	ldr	r2, [pc, #168]	; (8008fdc <TIM_Base_SetConfig+0x120>)
 8008f32:	4293      	cmp	r3, r2
 8008f34:	d01b      	beq.n	8008f6e <TIM_Base_SetConfig+0xb2>
 8008f36:	687b      	ldr	r3, [r7, #4]
 8008f38:	4a29      	ldr	r2, [pc, #164]	; (8008fe0 <TIM_Base_SetConfig+0x124>)
 8008f3a:	4293      	cmp	r3, r2
 8008f3c:	d017      	beq.n	8008f6e <TIM_Base_SetConfig+0xb2>
 8008f3e:	687b      	ldr	r3, [r7, #4]
 8008f40:	4a28      	ldr	r2, [pc, #160]	; (8008fe4 <TIM_Base_SetConfig+0x128>)
 8008f42:	4293      	cmp	r3, r2
 8008f44:	d013      	beq.n	8008f6e <TIM_Base_SetConfig+0xb2>
 8008f46:	687b      	ldr	r3, [r7, #4]
 8008f48:	4a27      	ldr	r2, [pc, #156]	; (8008fe8 <TIM_Base_SetConfig+0x12c>)
 8008f4a:	4293      	cmp	r3, r2
 8008f4c:	d00f      	beq.n	8008f6e <TIM_Base_SetConfig+0xb2>
 8008f4e:	687b      	ldr	r3, [r7, #4]
 8008f50:	4a26      	ldr	r2, [pc, #152]	; (8008fec <TIM_Base_SetConfig+0x130>)
 8008f52:	4293      	cmp	r3, r2
 8008f54:	d00b      	beq.n	8008f6e <TIM_Base_SetConfig+0xb2>
 8008f56:	687b      	ldr	r3, [r7, #4]
 8008f58:	4a25      	ldr	r2, [pc, #148]	; (8008ff0 <TIM_Base_SetConfig+0x134>)
 8008f5a:	4293      	cmp	r3, r2
 8008f5c:	d007      	beq.n	8008f6e <TIM_Base_SetConfig+0xb2>
 8008f5e:	687b      	ldr	r3, [r7, #4]
 8008f60:	4a24      	ldr	r2, [pc, #144]	; (8008ff4 <TIM_Base_SetConfig+0x138>)
 8008f62:	4293      	cmp	r3, r2
 8008f64:	d003      	beq.n	8008f6e <TIM_Base_SetConfig+0xb2>
 8008f66:	687b      	ldr	r3, [r7, #4]
 8008f68:	4a23      	ldr	r2, [pc, #140]	; (8008ff8 <TIM_Base_SetConfig+0x13c>)
 8008f6a:	4293      	cmp	r3, r2
 8008f6c:	d108      	bne.n	8008f80 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8008f6e:	68fb      	ldr	r3, [r7, #12]
 8008f70:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008f74:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8008f76:	683b      	ldr	r3, [r7, #0]
 8008f78:	68db      	ldr	r3, [r3, #12]
 8008f7a:	68fa      	ldr	r2, [r7, #12]
 8008f7c:	4313      	orrs	r3, r2
 8008f7e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8008f80:	68fb      	ldr	r3, [r7, #12]
 8008f82:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8008f86:	683b      	ldr	r3, [r7, #0]
 8008f88:	695b      	ldr	r3, [r3, #20]
 8008f8a:	4313      	orrs	r3, r2
 8008f8c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8008f8e:	687b      	ldr	r3, [r7, #4]
 8008f90:	68fa      	ldr	r2, [r7, #12]
 8008f92:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8008f94:	683b      	ldr	r3, [r7, #0]
 8008f96:	689a      	ldr	r2, [r3, #8]
 8008f98:	687b      	ldr	r3, [r7, #4]
 8008f9a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8008f9c:	683b      	ldr	r3, [r7, #0]
 8008f9e:	681a      	ldr	r2, [r3, #0]
 8008fa0:	687b      	ldr	r3, [r7, #4]
 8008fa2:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8008fa4:	687b      	ldr	r3, [r7, #4]
 8008fa6:	4a0a      	ldr	r2, [pc, #40]	; (8008fd0 <TIM_Base_SetConfig+0x114>)
 8008fa8:	4293      	cmp	r3, r2
 8008faa:	d003      	beq.n	8008fb4 <TIM_Base_SetConfig+0xf8>
 8008fac:	687b      	ldr	r3, [r7, #4]
 8008fae:	4a0c      	ldr	r2, [pc, #48]	; (8008fe0 <TIM_Base_SetConfig+0x124>)
 8008fb0:	4293      	cmp	r3, r2
 8008fb2:	d103      	bne.n	8008fbc <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8008fb4:	683b      	ldr	r3, [r7, #0]
 8008fb6:	691a      	ldr	r2, [r3, #16]
 8008fb8:	687b      	ldr	r3, [r7, #4]
 8008fba:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8008fbc:	687b      	ldr	r3, [r7, #4]
 8008fbe:	2201      	movs	r2, #1
 8008fc0:	615a      	str	r2, [r3, #20]
}
 8008fc2:	bf00      	nop
 8008fc4:	3714      	adds	r7, #20
 8008fc6:	46bd      	mov	sp, r7
 8008fc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fcc:	4770      	bx	lr
 8008fce:	bf00      	nop
 8008fd0:	40010000 	.word	0x40010000
 8008fd4:	40000400 	.word	0x40000400
 8008fd8:	40000800 	.word	0x40000800
 8008fdc:	40000c00 	.word	0x40000c00
 8008fe0:	40010400 	.word	0x40010400
 8008fe4:	40014000 	.word	0x40014000
 8008fe8:	40014400 	.word	0x40014400
 8008fec:	40014800 	.word	0x40014800
 8008ff0:	40001800 	.word	0x40001800
 8008ff4:	40001c00 	.word	0x40001c00
 8008ff8:	40002000 	.word	0x40002000

08008ffc <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8008ffc:	b480      	push	{r7}
 8008ffe:	b087      	sub	sp, #28
 8009000:	af00      	add	r7, sp, #0
 8009002:	60f8      	str	r0, [r7, #12]
 8009004:	60b9      	str	r1, [r7, #8]
 8009006:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8009008:	68fb      	ldr	r3, [r7, #12]
 800900a:	6a1b      	ldr	r3, [r3, #32]
 800900c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800900e:	68fb      	ldr	r3, [r7, #12]
 8009010:	6a1b      	ldr	r3, [r3, #32]
 8009012:	f023 0201 	bic.w	r2, r3, #1
 8009016:	68fb      	ldr	r3, [r7, #12]
 8009018:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800901a:	68fb      	ldr	r3, [r7, #12]
 800901c:	699b      	ldr	r3, [r3, #24]
 800901e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8009020:	693b      	ldr	r3, [r7, #16]
 8009022:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8009026:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8009028:	687b      	ldr	r3, [r7, #4]
 800902a:	011b      	lsls	r3, r3, #4
 800902c:	693a      	ldr	r2, [r7, #16]
 800902e:	4313      	orrs	r3, r2
 8009030:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8009032:	697b      	ldr	r3, [r7, #20]
 8009034:	f023 030a 	bic.w	r3, r3, #10
 8009038:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800903a:	697a      	ldr	r2, [r7, #20]
 800903c:	68bb      	ldr	r3, [r7, #8]
 800903e:	4313      	orrs	r3, r2
 8009040:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8009042:	68fb      	ldr	r3, [r7, #12]
 8009044:	693a      	ldr	r2, [r7, #16]
 8009046:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8009048:	68fb      	ldr	r3, [r7, #12]
 800904a:	697a      	ldr	r2, [r7, #20]
 800904c:	621a      	str	r2, [r3, #32]
}
 800904e:	bf00      	nop
 8009050:	371c      	adds	r7, #28
 8009052:	46bd      	mov	sp, r7
 8009054:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009058:	4770      	bx	lr

0800905a <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800905a:	b480      	push	{r7}
 800905c:	b087      	sub	sp, #28
 800905e:	af00      	add	r7, sp, #0
 8009060:	60f8      	str	r0, [r7, #12]
 8009062:	60b9      	str	r1, [r7, #8]
 8009064:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8009066:	68fb      	ldr	r3, [r7, #12]
 8009068:	6a1b      	ldr	r3, [r3, #32]
 800906a:	f023 0210 	bic.w	r2, r3, #16
 800906e:	68fb      	ldr	r3, [r7, #12]
 8009070:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8009072:	68fb      	ldr	r3, [r7, #12]
 8009074:	699b      	ldr	r3, [r3, #24]
 8009076:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8009078:	68fb      	ldr	r3, [r7, #12]
 800907a:	6a1b      	ldr	r3, [r3, #32]
 800907c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800907e:	697b      	ldr	r3, [r7, #20]
 8009080:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8009084:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8009086:	687b      	ldr	r3, [r7, #4]
 8009088:	031b      	lsls	r3, r3, #12
 800908a:	697a      	ldr	r2, [r7, #20]
 800908c:	4313      	orrs	r3, r2
 800908e:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8009090:	693b      	ldr	r3, [r7, #16]
 8009092:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8009096:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8009098:	68bb      	ldr	r3, [r7, #8]
 800909a:	011b      	lsls	r3, r3, #4
 800909c:	693a      	ldr	r2, [r7, #16]
 800909e:	4313      	orrs	r3, r2
 80090a0:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80090a2:	68fb      	ldr	r3, [r7, #12]
 80090a4:	697a      	ldr	r2, [r7, #20]
 80090a6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80090a8:	68fb      	ldr	r3, [r7, #12]
 80090aa:	693a      	ldr	r2, [r7, #16]
 80090ac:	621a      	str	r2, [r3, #32]
}
 80090ae:	bf00      	nop
 80090b0:	371c      	adds	r7, #28
 80090b2:	46bd      	mov	sp, r7
 80090b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090b8:	4770      	bx	lr

080090ba <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80090ba:	b480      	push	{r7}
 80090bc:	b085      	sub	sp, #20
 80090be:	af00      	add	r7, sp, #0
 80090c0:	6078      	str	r0, [r7, #4]
 80090c2:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80090c4:	687b      	ldr	r3, [r7, #4]
 80090c6:	689b      	ldr	r3, [r3, #8]
 80090c8:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80090ca:	68fb      	ldr	r3, [r7, #12]
 80090cc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80090d0:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80090d2:	683a      	ldr	r2, [r7, #0]
 80090d4:	68fb      	ldr	r3, [r7, #12]
 80090d6:	4313      	orrs	r3, r2
 80090d8:	f043 0307 	orr.w	r3, r3, #7
 80090dc:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80090de:	687b      	ldr	r3, [r7, #4]
 80090e0:	68fa      	ldr	r2, [r7, #12]
 80090e2:	609a      	str	r2, [r3, #8]
}
 80090e4:	bf00      	nop
 80090e6:	3714      	adds	r7, #20
 80090e8:	46bd      	mov	sp, r7
 80090ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090ee:	4770      	bx	lr

080090f0 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80090f0:	b480      	push	{r7}
 80090f2:	b087      	sub	sp, #28
 80090f4:	af00      	add	r7, sp, #0
 80090f6:	60f8      	str	r0, [r7, #12]
 80090f8:	60b9      	str	r1, [r7, #8]
 80090fa:	607a      	str	r2, [r7, #4]
 80090fc:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80090fe:	68fb      	ldr	r3, [r7, #12]
 8009100:	689b      	ldr	r3, [r3, #8]
 8009102:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8009104:	697b      	ldr	r3, [r7, #20]
 8009106:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800910a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800910c:	683b      	ldr	r3, [r7, #0]
 800910e:	021a      	lsls	r2, r3, #8
 8009110:	687b      	ldr	r3, [r7, #4]
 8009112:	431a      	orrs	r2, r3
 8009114:	68bb      	ldr	r3, [r7, #8]
 8009116:	4313      	orrs	r3, r2
 8009118:	697a      	ldr	r2, [r7, #20]
 800911a:	4313      	orrs	r3, r2
 800911c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800911e:	68fb      	ldr	r3, [r7, #12]
 8009120:	697a      	ldr	r2, [r7, #20]
 8009122:	609a      	str	r2, [r3, #8]
}
 8009124:	bf00      	nop
 8009126:	371c      	adds	r7, #28
 8009128:	46bd      	mov	sp, r7
 800912a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800912e:	4770      	bx	lr

08009130 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8009130:	b480      	push	{r7}
 8009132:	b085      	sub	sp, #20
 8009134:	af00      	add	r7, sp, #0
 8009136:	6078      	str	r0, [r7, #4]
 8009138:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_SYNCHRO_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800913a:	687b      	ldr	r3, [r7, #4]
 800913c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8009140:	2b01      	cmp	r3, #1
 8009142:	d101      	bne.n	8009148 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8009144:	2302      	movs	r3, #2
 8009146:	e045      	b.n	80091d4 <HAL_TIMEx_MasterConfigSynchronization+0xa4>
 8009148:	687b      	ldr	r3, [r7, #4]
 800914a:	2201      	movs	r2, #1
 800914c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009150:	687b      	ldr	r3, [r7, #4]
 8009152:	2202      	movs	r2, #2
 8009154:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8009158:	687b      	ldr	r3, [r7, #4]
 800915a:	681b      	ldr	r3, [r3, #0]
 800915c:	685b      	ldr	r3, [r3, #4]
 800915e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8009160:	687b      	ldr	r3, [r7, #4]
 8009162:	681b      	ldr	r3, [r3, #0]
 8009164:	689b      	ldr	r3, [r3, #8]
 8009166:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8009168:	687b      	ldr	r3, [r7, #4]
 800916a:	681b      	ldr	r3, [r3, #0]
 800916c:	4a1c      	ldr	r2, [pc, #112]	; (80091e0 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 800916e:	4293      	cmp	r3, r2
 8009170:	d004      	beq.n	800917c <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8009172:	687b      	ldr	r3, [r7, #4]
 8009174:	681b      	ldr	r3, [r3, #0]
 8009176:	4a1b      	ldr	r2, [pc, #108]	; (80091e4 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8009178:	4293      	cmp	r3, r2
 800917a:	d108      	bne.n	800918e <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800917c:	68fb      	ldr	r3, [r7, #12]
 800917e:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8009182:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8009184:	683b      	ldr	r3, [r7, #0]
 8009186:	685b      	ldr	r3, [r3, #4]
 8009188:	68fa      	ldr	r2, [r7, #12]
 800918a:	4313      	orrs	r3, r2
 800918c:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800918e:	68fb      	ldr	r3, [r7, #12]
 8009190:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009194:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8009196:	683b      	ldr	r3, [r7, #0]
 8009198:	681b      	ldr	r3, [r3, #0]
 800919a:	68fa      	ldr	r2, [r7, #12]
 800919c:	4313      	orrs	r3, r2
 800919e:	60fb      	str	r3, [r7, #12]

  /* Reset the MSM Bit */
  tmpsmcr &= ~TIM_SMCR_MSM;
 80091a0:	68bb      	ldr	r3, [r7, #8]
 80091a2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80091a6:	60bb      	str	r3, [r7, #8]
  /* Set master mode */
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80091a8:	683b      	ldr	r3, [r7, #0]
 80091aa:	689b      	ldr	r3, [r3, #8]
 80091ac:	68ba      	ldr	r2, [r7, #8]
 80091ae:	4313      	orrs	r3, r2
 80091b0:	60bb      	str	r3, [r7, #8]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80091b2:	687b      	ldr	r3, [r7, #4]
 80091b4:	681b      	ldr	r3, [r3, #0]
 80091b6:	68fa      	ldr	r2, [r7, #12]
 80091b8:	605a      	str	r2, [r3, #4]

  /* Update TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 80091ba:	687b      	ldr	r3, [r7, #4]
 80091bc:	681b      	ldr	r3, [r3, #0]
 80091be:	68ba      	ldr	r2, [r7, #8]
 80091c0:	609a      	str	r2, [r3, #8]

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80091c2:	687b      	ldr	r3, [r7, #4]
 80091c4:	2201      	movs	r2, #1
 80091c6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80091ca:	687b      	ldr	r3, [r7, #4]
 80091cc:	2200      	movs	r2, #0
 80091ce:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80091d2:	2300      	movs	r3, #0
}
 80091d4:	4618      	mov	r0, r3
 80091d6:	3714      	adds	r7, #20
 80091d8:	46bd      	mov	sp, r7
 80091da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091de:	4770      	bx	lr
 80091e0:	40010000 	.word	0x40010000
 80091e4:	40010400 	.word	0x40010400

080091e8 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80091e8:	b480      	push	{r7}
 80091ea:	b083      	sub	sp, #12
 80091ec:	af00      	add	r7, sp, #0
 80091ee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80091f0:	bf00      	nop
 80091f2:	370c      	adds	r7, #12
 80091f4:	46bd      	mov	sp, r7
 80091f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091fa:	4770      	bx	lr

080091fc <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80091fc:	b480      	push	{r7}
 80091fe:	b083      	sub	sp, #12
 8009200:	af00      	add	r7, sp, #0
 8009202:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8009204:	bf00      	nop
 8009206:	370c      	adds	r7, #12
 8009208:	46bd      	mov	sp, r7
 800920a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800920e:	4770      	bx	lr

08009210 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8009210:	b480      	push	{r7}
 8009212:	b083      	sub	sp, #12
 8009214:	af00      	add	r7, sp, #0
 8009216:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8009218:	bf00      	nop
 800921a:	370c      	adds	r7, #12
 800921c:	46bd      	mov	sp, r7
 800921e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009222:	4770      	bx	lr

08009224 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8009224:	b580      	push	{r7, lr}
 8009226:	b082      	sub	sp, #8
 8009228:	af00      	add	r7, sp, #0
 800922a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800922c:	687b      	ldr	r3, [r7, #4]
 800922e:	2b00      	cmp	r3, #0
 8009230:	d101      	bne.n	8009236 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8009232:	2301      	movs	r3, #1
 8009234:	e040      	b.n	80092b8 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8009236:	687b      	ldr	r3, [r7, #4]
 8009238:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800923a:	2b00      	cmp	r3, #0
 800923c:	d106      	bne.n	800924c <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800923e:	687b      	ldr	r3, [r7, #4]
 8009240:	2200      	movs	r2, #0
 8009242:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8009246:	6878      	ldr	r0, [r7, #4]
 8009248:	f003 fafa 	bl	800c840 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800924c:	687b      	ldr	r3, [r7, #4]
 800924e:	2224      	movs	r2, #36	; 0x24
 8009250:	675a      	str	r2, [r3, #116]	; 0x74

  /* Disable the Peripheral */
  __HAL_UART_DISABLE(huart);
 8009252:	687b      	ldr	r3, [r7, #4]
 8009254:	681b      	ldr	r3, [r3, #0]
 8009256:	681a      	ldr	r2, [r3, #0]
 8009258:	687b      	ldr	r3, [r7, #4]
 800925a:	681b      	ldr	r3, [r3, #0]
 800925c:	f022 0201 	bic.w	r2, r2, #1
 8009260:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8009262:	6878      	ldr	r0, [r7, #4]
 8009264:	f000 f82c 	bl	80092c0 <UART_SetConfig>
 8009268:	4603      	mov	r3, r0
 800926a:	2b01      	cmp	r3, #1
 800926c:	d101      	bne.n	8009272 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 800926e:	2301      	movs	r3, #1
 8009270:	e022      	b.n	80092b8 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8009272:	687b      	ldr	r3, [r7, #4]
 8009274:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009276:	2b00      	cmp	r3, #0
 8009278:	d002      	beq.n	8009280 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 800927a:	6878      	ldr	r0, [r7, #4]
 800927c:	f000 fac4 	bl	8009808 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8009280:	687b      	ldr	r3, [r7, #4]
 8009282:	681b      	ldr	r3, [r3, #0]
 8009284:	685a      	ldr	r2, [r3, #4]
 8009286:	687b      	ldr	r3, [r7, #4]
 8009288:	681b      	ldr	r3, [r3, #0]
 800928a:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800928e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8009290:	687b      	ldr	r3, [r7, #4]
 8009292:	681b      	ldr	r3, [r3, #0]
 8009294:	689a      	ldr	r2, [r3, #8]
 8009296:	687b      	ldr	r3, [r7, #4]
 8009298:	681b      	ldr	r3, [r3, #0]
 800929a:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800929e:	609a      	str	r2, [r3, #8]

  /* Enable the Peripheral */
  __HAL_UART_ENABLE(huart);
 80092a0:	687b      	ldr	r3, [r7, #4]
 80092a2:	681b      	ldr	r3, [r3, #0]
 80092a4:	681a      	ldr	r2, [r3, #0]
 80092a6:	687b      	ldr	r3, [r7, #4]
 80092a8:	681b      	ldr	r3, [r3, #0]
 80092aa:	f042 0201 	orr.w	r2, r2, #1
 80092ae:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80092b0:	6878      	ldr	r0, [r7, #4]
 80092b2:	f000 fb4b 	bl	800994c <UART_CheckIdleState>
 80092b6:	4603      	mov	r3, r0
}
 80092b8:	4618      	mov	r0, r3
 80092ba:	3708      	adds	r7, #8
 80092bc:	46bd      	mov	sp, r7
 80092be:	bd80      	pop	{r7, pc}

080092c0 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80092c0:	b580      	push	{r7, lr}
 80092c2:	b088      	sub	sp, #32
 80092c4:	af00      	add	r7, sp, #0
 80092c6:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv                   = 0x00000000U;
 80092c8:	2300      	movs	r3, #0
 80092ca:	61bb      	str	r3, [r7, #24]
  HAL_StatusTypeDef ret               = HAL_OK;
 80092cc:	2300      	movs	r3, #0
 80092ce:	75fb      	strb	r3, [r7, #23]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80092d0:	687b      	ldr	r3, [r7, #4]
 80092d2:	689a      	ldr	r2, [r3, #8]
 80092d4:	687b      	ldr	r3, [r7, #4]
 80092d6:	691b      	ldr	r3, [r3, #16]
 80092d8:	431a      	orrs	r2, r3
 80092da:	687b      	ldr	r3, [r7, #4]
 80092dc:	695b      	ldr	r3, [r3, #20]
 80092de:	431a      	orrs	r2, r3
 80092e0:	687b      	ldr	r3, [r7, #4]
 80092e2:	69db      	ldr	r3, [r3, #28]
 80092e4:	4313      	orrs	r3, r2
 80092e6:	613b      	str	r3, [r7, #16]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80092e8:	687b      	ldr	r3, [r7, #4]
 80092ea:	681b      	ldr	r3, [r3, #0]
 80092ec:	681a      	ldr	r2, [r3, #0]
 80092ee:	4bb1      	ldr	r3, [pc, #708]	; (80095b4 <UART_SetConfig+0x2f4>)
 80092f0:	4013      	ands	r3, r2
 80092f2:	687a      	ldr	r2, [r7, #4]
 80092f4:	6812      	ldr	r2, [r2, #0]
 80092f6:	6939      	ldr	r1, [r7, #16]
 80092f8:	430b      	orrs	r3, r1
 80092fa:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80092fc:	687b      	ldr	r3, [r7, #4]
 80092fe:	681b      	ldr	r3, [r3, #0]
 8009300:	685b      	ldr	r3, [r3, #4]
 8009302:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8009306:	687b      	ldr	r3, [r7, #4]
 8009308:	68da      	ldr	r2, [r3, #12]
 800930a:	687b      	ldr	r3, [r7, #4]
 800930c:	681b      	ldr	r3, [r3, #0]
 800930e:	430a      	orrs	r2, r1
 8009310:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8009312:	687b      	ldr	r3, [r7, #4]
 8009314:	699b      	ldr	r3, [r3, #24]
 8009316:	613b      	str	r3, [r7, #16]

  tmpreg |= huart->Init.OneBitSampling;
 8009318:	687b      	ldr	r3, [r7, #4]
 800931a:	6a1b      	ldr	r3, [r3, #32]
 800931c:	693a      	ldr	r2, [r7, #16]
 800931e:	4313      	orrs	r3, r2
 8009320:	613b      	str	r3, [r7, #16]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8009322:	687b      	ldr	r3, [r7, #4]
 8009324:	681b      	ldr	r3, [r3, #0]
 8009326:	689b      	ldr	r3, [r3, #8]
 8009328:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 800932c:	687b      	ldr	r3, [r7, #4]
 800932e:	681b      	ldr	r3, [r3, #0]
 8009330:	693a      	ldr	r2, [r7, #16]
 8009332:	430a      	orrs	r2, r1
 8009334:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8009336:	687b      	ldr	r3, [r7, #4]
 8009338:	681b      	ldr	r3, [r3, #0]
 800933a:	4a9f      	ldr	r2, [pc, #636]	; (80095b8 <UART_SetConfig+0x2f8>)
 800933c:	4293      	cmp	r3, r2
 800933e:	d121      	bne.n	8009384 <UART_SetConfig+0xc4>
 8009340:	4b9e      	ldr	r3, [pc, #632]	; (80095bc <UART_SetConfig+0x2fc>)
 8009342:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8009346:	f003 0303 	and.w	r3, r3, #3
 800934a:	2b03      	cmp	r3, #3
 800934c:	d816      	bhi.n	800937c <UART_SetConfig+0xbc>
 800934e:	a201      	add	r2, pc, #4	; (adr r2, 8009354 <UART_SetConfig+0x94>)
 8009350:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009354:	08009365 	.word	0x08009365
 8009358:	08009371 	.word	0x08009371
 800935c:	0800936b 	.word	0x0800936b
 8009360:	08009377 	.word	0x08009377
 8009364:	2301      	movs	r3, #1
 8009366:	77fb      	strb	r3, [r7, #31]
 8009368:	e151      	b.n	800960e <UART_SetConfig+0x34e>
 800936a:	2302      	movs	r3, #2
 800936c:	77fb      	strb	r3, [r7, #31]
 800936e:	e14e      	b.n	800960e <UART_SetConfig+0x34e>
 8009370:	2304      	movs	r3, #4
 8009372:	77fb      	strb	r3, [r7, #31]
 8009374:	e14b      	b.n	800960e <UART_SetConfig+0x34e>
 8009376:	2308      	movs	r3, #8
 8009378:	77fb      	strb	r3, [r7, #31]
 800937a:	e148      	b.n	800960e <UART_SetConfig+0x34e>
 800937c:	2310      	movs	r3, #16
 800937e:	77fb      	strb	r3, [r7, #31]
 8009380:	bf00      	nop
 8009382:	e144      	b.n	800960e <UART_SetConfig+0x34e>
 8009384:	687b      	ldr	r3, [r7, #4]
 8009386:	681b      	ldr	r3, [r3, #0]
 8009388:	4a8d      	ldr	r2, [pc, #564]	; (80095c0 <UART_SetConfig+0x300>)
 800938a:	4293      	cmp	r3, r2
 800938c:	d134      	bne.n	80093f8 <UART_SetConfig+0x138>
 800938e:	4b8b      	ldr	r3, [pc, #556]	; (80095bc <UART_SetConfig+0x2fc>)
 8009390:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8009394:	f003 030c 	and.w	r3, r3, #12
 8009398:	2b0c      	cmp	r3, #12
 800939a:	d829      	bhi.n	80093f0 <UART_SetConfig+0x130>
 800939c:	a201      	add	r2, pc, #4	; (adr r2, 80093a4 <UART_SetConfig+0xe4>)
 800939e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80093a2:	bf00      	nop
 80093a4:	080093d9 	.word	0x080093d9
 80093a8:	080093f1 	.word	0x080093f1
 80093ac:	080093f1 	.word	0x080093f1
 80093b0:	080093f1 	.word	0x080093f1
 80093b4:	080093e5 	.word	0x080093e5
 80093b8:	080093f1 	.word	0x080093f1
 80093bc:	080093f1 	.word	0x080093f1
 80093c0:	080093f1 	.word	0x080093f1
 80093c4:	080093df 	.word	0x080093df
 80093c8:	080093f1 	.word	0x080093f1
 80093cc:	080093f1 	.word	0x080093f1
 80093d0:	080093f1 	.word	0x080093f1
 80093d4:	080093eb 	.word	0x080093eb
 80093d8:	2300      	movs	r3, #0
 80093da:	77fb      	strb	r3, [r7, #31]
 80093dc:	e117      	b.n	800960e <UART_SetConfig+0x34e>
 80093de:	2302      	movs	r3, #2
 80093e0:	77fb      	strb	r3, [r7, #31]
 80093e2:	e114      	b.n	800960e <UART_SetConfig+0x34e>
 80093e4:	2304      	movs	r3, #4
 80093e6:	77fb      	strb	r3, [r7, #31]
 80093e8:	e111      	b.n	800960e <UART_SetConfig+0x34e>
 80093ea:	2308      	movs	r3, #8
 80093ec:	77fb      	strb	r3, [r7, #31]
 80093ee:	e10e      	b.n	800960e <UART_SetConfig+0x34e>
 80093f0:	2310      	movs	r3, #16
 80093f2:	77fb      	strb	r3, [r7, #31]
 80093f4:	bf00      	nop
 80093f6:	e10a      	b.n	800960e <UART_SetConfig+0x34e>
 80093f8:	687b      	ldr	r3, [r7, #4]
 80093fa:	681b      	ldr	r3, [r3, #0]
 80093fc:	4a71      	ldr	r2, [pc, #452]	; (80095c4 <UART_SetConfig+0x304>)
 80093fe:	4293      	cmp	r3, r2
 8009400:	d120      	bne.n	8009444 <UART_SetConfig+0x184>
 8009402:	4b6e      	ldr	r3, [pc, #440]	; (80095bc <UART_SetConfig+0x2fc>)
 8009404:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8009408:	f003 0330 	and.w	r3, r3, #48	; 0x30
 800940c:	2b10      	cmp	r3, #16
 800940e:	d00f      	beq.n	8009430 <UART_SetConfig+0x170>
 8009410:	2b10      	cmp	r3, #16
 8009412:	d802      	bhi.n	800941a <UART_SetConfig+0x15a>
 8009414:	2b00      	cmp	r3, #0
 8009416:	d005      	beq.n	8009424 <UART_SetConfig+0x164>
 8009418:	e010      	b.n	800943c <UART_SetConfig+0x17c>
 800941a:	2b20      	cmp	r3, #32
 800941c:	d005      	beq.n	800942a <UART_SetConfig+0x16a>
 800941e:	2b30      	cmp	r3, #48	; 0x30
 8009420:	d009      	beq.n	8009436 <UART_SetConfig+0x176>
 8009422:	e00b      	b.n	800943c <UART_SetConfig+0x17c>
 8009424:	2300      	movs	r3, #0
 8009426:	77fb      	strb	r3, [r7, #31]
 8009428:	e0f1      	b.n	800960e <UART_SetConfig+0x34e>
 800942a:	2302      	movs	r3, #2
 800942c:	77fb      	strb	r3, [r7, #31]
 800942e:	e0ee      	b.n	800960e <UART_SetConfig+0x34e>
 8009430:	2304      	movs	r3, #4
 8009432:	77fb      	strb	r3, [r7, #31]
 8009434:	e0eb      	b.n	800960e <UART_SetConfig+0x34e>
 8009436:	2308      	movs	r3, #8
 8009438:	77fb      	strb	r3, [r7, #31]
 800943a:	e0e8      	b.n	800960e <UART_SetConfig+0x34e>
 800943c:	2310      	movs	r3, #16
 800943e:	77fb      	strb	r3, [r7, #31]
 8009440:	bf00      	nop
 8009442:	e0e4      	b.n	800960e <UART_SetConfig+0x34e>
 8009444:	687b      	ldr	r3, [r7, #4]
 8009446:	681b      	ldr	r3, [r3, #0]
 8009448:	4a5f      	ldr	r2, [pc, #380]	; (80095c8 <UART_SetConfig+0x308>)
 800944a:	4293      	cmp	r3, r2
 800944c:	d120      	bne.n	8009490 <UART_SetConfig+0x1d0>
 800944e:	4b5b      	ldr	r3, [pc, #364]	; (80095bc <UART_SetConfig+0x2fc>)
 8009450:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8009454:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8009458:	2b40      	cmp	r3, #64	; 0x40
 800945a:	d00f      	beq.n	800947c <UART_SetConfig+0x1bc>
 800945c:	2b40      	cmp	r3, #64	; 0x40
 800945e:	d802      	bhi.n	8009466 <UART_SetConfig+0x1a6>
 8009460:	2b00      	cmp	r3, #0
 8009462:	d005      	beq.n	8009470 <UART_SetConfig+0x1b0>
 8009464:	e010      	b.n	8009488 <UART_SetConfig+0x1c8>
 8009466:	2b80      	cmp	r3, #128	; 0x80
 8009468:	d005      	beq.n	8009476 <UART_SetConfig+0x1b6>
 800946a:	2bc0      	cmp	r3, #192	; 0xc0
 800946c:	d009      	beq.n	8009482 <UART_SetConfig+0x1c2>
 800946e:	e00b      	b.n	8009488 <UART_SetConfig+0x1c8>
 8009470:	2300      	movs	r3, #0
 8009472:	77fb      	strb	r3, [r7, #31]
 8009474:	e0cb      	b.n	800960e <UART_SetConfig+0x34e>
 8009476:	2302      	movs	r3, #2
 8009478:	77fb      	strb	r3, [r7, #31]
 800947a:	e0c8      	b.n	800960e <UART_SetConfig+0x34e>
 800947c:	2304      	movs	r3, #4
 800947e:	77fb      	strb	r3, [r7, #31]
 8009480:	e0c5      	b.n	800960e <UART_SetConfig+0x34e>
 8009482:	2308      	movs	r3, #8
 8009484:	77fb      	strb	r3, [r7, #31]
 8009486:	e0c2      	b.n	800960e <UART_SetConfig+0x34e>
 8009488:	2310      	movs	r3, #16
 800948a:	77fb      	strb	r3, [r7, #31]
 800948c:	bf00      	nop
 800948e:	e0be      	b.n	800960e <UART_SetConfig+0x34e>
 8009490:	687b      	ldr	r3, [r7, #4]
 8009492:	681b      	ldr	r3, [r3, #0]
 8009494:	4a4d      	ldr	r2, [pc, #308]	; (80095cc <UART_SetConfig+0x30c>)
 8009496:	4293      	cmp	r3, r2
 8009498:	d124      	bne.n	80094e4 <UART_SetConfig+0x224>
 800949a:	4b48      	ldr	r3, [pc, #288]	; (80095bc <UART_SetConfig+0x2fc>)
 800949c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80094a0:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80094a4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80094a8:	d012      	beq.n	80094d0 <UART_SetConfig+0x210>
 80094aa:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80094ae:	d802      	bhi.n	80094b6 <UART_SetConfig+0x1f6>
 80094b0:	2b00      	cmp	r3, #0
 80094b2:	d007      	beq.n	80094c4 <UART_SetConfig+0x204>
 80094b4:	e012      	b.n	80094dc <UART_SetConfig+0x21c>
 80094b6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80094ba:	d006      	beq.n	80094ca <UART_SetConfig+0x20a>
 80094bc:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80094c0:	d009      	beq.n	80094d6 <UART_SetConfig+0x216>
 80094c2:	e00b      	b.n	80094dc <UART_SetConfig+0x21c>
 80094c4:	2300      	movs	r3, #0
 80094c6:	77fb      	strb	r3, [r7, #31]
 80094c8:	e0a1      	b.n	800960e <UART_SetConfig+0x34e>
 80094ca:	2302      	movs	r3, #2
 80094cc:	77fb      	strb	r3, [r7, #31]
 80094ce:	e09e      	b.n	800960e <UART_SetConfig+0x34e>
 80094d0:	2304      	movs	r3, #4
 80094d2:	77fb      	strb	r3, [r7, #31]
 80094d4:	e09b      	b.n	800960e <UART_SetConfig+0x34e>
 80094d6:	2308      	movs	r3, #8
 80094d8:	77fb      	strb	r3, [r7, #31]
 80094da:	e098      	b.n	800960e <UART_SetConfig+0x34e>
 80094dc:	2310      	movs	r3, #16
 80094de:	77fb      	strb	r3, [r7, #31]
 80094e0:	bf00      	nop
 80094e2:	e094      	b.n	800960e <UART_SetConfig+0x34e>
 80094e4:	687b      	ldr	r3, [r7, #4]
 80094e6:	681b      	ldr	r3, [r3, #0]
 80094e8:	4a39      	ldr	r2, [pc, #228]	; (80095d0 <UART_SetConfig+0x310>)
 80094ea:	4293      	cmp	r3, r2
 80094ec:	d124      	bne.n	8009538 <UART_SetConfig+0x278>
 80094ee:	4b33      	ldr	r3, [pc, #204]	; (80095bc <UART_SetConfig+0x2fc>)
 80094f0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80094f4:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 80094f8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80094fc:	d012      	beq.n	8009524 <UART_SetConfig+0x264>
 80094fe:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8009502:	d802      	bhi.n	800950a <UART_SetConfig+0x24a>
 8009504:	2b00      	cmp	r3, #0
 8009506:	d007      	beq.n	8009518 <UART_SetConfig+0x258>
 8009508:	e012      	b.n	8009530 <UART_SetConfig+0x270>
 800950a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800950e:	d006      	beq.n	800951e <UART_SetConfig+0x25e>
 8009510:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8009514:	d009      	beq.n	800952a <UART_SetConfig+0x26a>
 8009516:	e00b      	b.n	8009530 <UART_SetConfig+0x270>
 8009518:	2301      	movs	r3, #1
 800951a:	77fb      	strb	r3, [r7, #31]
 800951c:	e077      	b.n	800960e <UART_SetConfig+0x34e>
 800951e:	2302      	movs	r3, #2
 8009520:	77fb      	strb	r3, [r7, #31]
 8009522:	e074      	b.n	800960e <UART_SetConfig+0x34e>
 8009524:	2304      	movs	r3, #4
 8009526:	77fb      	strb	r3, [r7, #31]
 8009528:	e071      	b.n	800960e <UART_SetConfig+0x34e>
 800952a:	2308      	movs	r3, #8
 800952c:	77fb      	strb	r3, [r7, #31]
 800952e:	e06e      	b.n	800960e <UART_SetConfig+0x34e>
 8009530:	2310      	movs	r3, #16
 8009532:	77fb      	strb	r3, [r7, #31]
 8009534:	bf00      	nop
 8009536:	e06a      	b.n	800960e <UART_SetConfig+0x34e>
 8009538:	687b      	ldr	r3, [r7, #4]
 800953a:	681b      	ldr	r3, [r3, #0]
 800953c:	4a25      	ldr	r2, [pc, #148]	; (80095d4 <UART_SetConfig+0x314>)
 800953e:	4293      	cmp	r3, r2
 8009540:	d124      	bne.n	800958c <UART_SetConfig+0x2cc>
 8009542:	4b1e      	ldr	r3, [pc, #120]	; (80095bc <UART_SetConfig+0x2fc>)
 8009544:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8009548:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 800954c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009550:	d012      	beq.n	8009578 <UART_SetConfig+0x2b8>
 8009552:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009556:	d802      	bhi.n	800955e <UART_SetConfig+0x29e>
 8009558:	2b00      	cmp	r3, #0
 800955a:	d007      	beq.n	800956c <UART_SetConfig+0x2ac>
 800955c:	e012      	b.n	8009584 <UART_SetConfig+0x2c4>
 800955e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8009562:	d006      	beq.n	8009572 <UART_SetConfig+0x2b2>
 8009564:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8009568:	d009      	beq.n	800957e <UART_SetConfig+0x2be>
 800956a:	e00b      	b.n	8009584 <UART_SetConfig+0x2c4>
 800956c:	2300      	movs	r3, #0
 800956e:	77fb      	strb	r3, [r7, #31]
 8009570:	e04d      	b.n	800960e <UART_SetConfig+0x34e>
 8009572:	2302      	movs	r3, #2
 8009574:	77fb      	strb	r3, [r7, #31]
 8009576:	e04a      	b.n	800960e <UART_SetConfig+0x34e>
 8009578:	2304      	movs	r3, #4
 800957a:	77fb      	strb	r3, [r7, #31]
 800957c:	e047      	b.n	800960e <UART_SetConfig+0x34e>
 800957e:	2308      	movs	r3, #8
 8009580:	77fb      	strb	r3, [r7, #31]
 8009582:	e044      	b.n	800960e <UART_SetConfig+0x34e>
 8009584:	2310      	movs	r3, #16
 8009586:	77fb      	strb	r3, [r7, #31]
 8009588:	bf00      	nop
 800958a:	e040      	b.n	800960e <UART_SetConfig+0x34e>
 800958c:	687b      	ldr	r3, [r7, #4]
 800958e:	681b      	ldr	r3, [r3, #0]
 8009590:	4a11      	ldr	r2, [pc, #68]	; (80095d8 <UART_SetConfig+0x318>)
 8009592:	4293      	cmp	r3, r2
 8009594:	d139      	bne.n	800960a <UART_SetConfig+0x34a>
 8009596:	4b09      	ldr	r3, [pc, #36]	; (80095bc <UART_SetConfig+0x2fc>)
 8009598:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800959c:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80095a0:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80095a4:	d027      	beq.n	80095f6 <UART_SetConfig+0x336>
 80095a6:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80095aa:	d817      	bhi.n	80095dc <UART_SetConfig+0x31c>
 80095ac:	2b00      	cmp	r3, #0
 80095ae:	d01c      	beq.n	80095ea <UART_SetConfig+0x32a>
 80095b0:	e027      	b.n	8009602 <UART_SetConfig+0x342>
 80095b2:	bf00      	nop
 80095b4:	efff69f3 	.word	0xefff69f3
 80095b8:	40011000 	.word	0x40011000
 80095bc:	40023800 	.word	0x40023800
 80095c0:	40004400 	.word	0x40004400
 80095c4:	40004800 	.word	0x40004800
 80095c8:	40004c00 	.word	0x40004c00
 80095cc:	40005000 	.word	0x40005000
 80095d0:	40011400 	.word	0x40011400
 80095d4:	40007800 	.word	0x40007800
 80095d8:	40007c00 	.word	0x40007c00
 80095dc:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80095e0:	d006      	beq.n	80095f0 <UART_SetConfig+0x330>
 80095e2:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 80095e6:	d009      	beq.n	80095fc <UART_SetConfig+0x33c>
 80095e8:	e00b      	b.n	8009602 <UART_SetConfig+0x342>
 80095ea:	2300      	movs	r3, #0
 80095ec:	77fb      	strb	r3, [r7, #31]
 80095ee:	e00e      	b.n	800960e <UART_SetConfig+0x34e>
 80095f0:	2302      	movs	r3, #2
 80095f2:	77fb      	strb	r3, [r7, #31]
 80095f4:	e00b      	b.n	800960e <UART_SetConfig+0x34e>
 80095f6:	2304      	movs	r3, #4
 80095f8:	77fb      	strb	r3, [r7, #31]
 80095fa:	e008      	b.n	800960e <UART_SetConfig+0x34e>
 80095fc:	2308      	movs	r3, #8
 80095fe:	77fb      	strb	r3, [r7, #31]
 8009600:	e005      	b.n	800960e <UART_SetConfig+0x34e>
 8009602:	2310      	movs	r3, #16
 8009604:	77fb      	strb	r3, [r7, #31]
 8009606:	bf00      	nop
 8009608:	e001      	b.n	800960e <UART_SetConfig+0x34e>
 800960a:	2310      	movs	r3, #16
 800960c:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800960e:	687b      	ldr	r3, [r7, #4]
 8009610:	69db      	ldr	r3, [r3, #28]
 8009612:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8009616:	d17c      	bne.n	8009712 <UART_SetConfig+0x452>
  {
    switch (clocksource)
 8009618:	7ffb      	ldrb	r3, [r7, #31]
 800961a:	2b08      	cmp	r3, #8
 800961c:	d859      	bhi.n	80096d2 <UART_SetConfig+0x412>
 800961e:	a201      	add	r2, pc, #4	; (adr r2, 8009624 <UART_SetConfig+0x364>)
 8009620:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009624:	08009649 	.word	0x08009649
 8009628:	08009667 	.word	0x08009667
 800962c:	08009685 	.word	0x08009685
 8009630:	080096d3 	.word	0x080096d3
 8009634:	0800969d 	.word	0x0800969d
 8009638:	080096d3 	.word	0x080096d3
 800963c:	080096d3 	.word	0x080096d3
 8009640:	080096d3 	.word	0x080096d3
 8009644:	080096bb 	.word	0x080096bb
    {
      case UART_CLOCKSOURCE_PCLK1:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 8009648:	f7fd fb82 	bl	8006d50 <HAL_RCC_GetPCLK1Freq>
 800964c:	4603      	mov	r3, r0
 800964e:	005a      	lsls	r2, r3, #1
 8009650:	687b      	ldr	r3, [r7, #4]
 8009652:	685b      	ldr	r3, [r3, #4]
 8009654:	085b      	lsrs	r3, r3, #1
 8009656:	441a      	add	r2, r3
 8009658:	687b      	ldr	r3, [r7, #4]
 800965a:	685b      	ldr	r3, [r3, #4]
 800965c:	fbb2 f3f3 	udiv	r3, r2, r3
 8009660:	b29b      	uxth	r3, r3
 8009662:	61bb      	str	r3, [r7, #24]
        break;
 8009664:	e038      	b.n	80096d8 <UART_SetConfig+0x418>
      case UART_CLOCKSOURCE_PCLK2:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 8009666:	f7fd fb87 	bl	8006d78 <HAL_RCC_GetPCLK2Freq>
 800966a:	4603      	mov	r3, r0
 800966c:	005a      	lsls	r2, r3, #1
 800966e:	687b      	ldr	r3, [r7, #4]
 8009670:	685b      	ldr	r3, [r3, #4]
 8009672:	085b      	lsrs	r3, r3, #1
 8009674:	441a      	add	r2, r3
 8009676:	687b      	ldr	r3, [r7, #4]
 8009678:	685b      	ldr	r3, [r3, #4]
 800967a:	fbb2 f3f3 	udiv	r3, r2, r3
 800967e:	b29b      	uxth	r3, r3
 8009680:	61bb      	str	r3, [r7, #24]
        break;
 8009682:	e029      	b.n	80096d8 <UART_SetConfig+0x418>
      case UART_CLOCKSOURCE_HSI:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
 8009684:	687b      	ldr	r3, [r7, #4]
 8009686:	685b      	ldr	r3, [r3, #4]
 8009688:	085a      	lsrs	r2, r3, #1
 800968a:	4b5d      	ldr	r3, [pc, #372]	; (8009800 <UART_SetConfig+0x540>)
 800968c:	4413      	add	r3, r2
 800968e:	687a      	ldr	r2, [r7, #4]
 8009690:	6852      	ldr	r2, [r2, #4]
 8009692:	fbb3 f3f2 	udiv	r3, r3, r2
 8009696:	b29b      	uxth	r3, r3
 8009698:	61bb      	str	r3, [r7, #24]
        break;
 800969a:	e01d      	b.n	80096d8 <UART_SetConfig+0x418>
      case UART_CLOCKSOURCE_SYSCLK:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 800969c:	f7fd fa9a 	bl	8006bd4 <HAL_RCC_GetSysClockFreq>
 80096a0:	4603      	mov	r3, r0
 80096a2:	005a      	lsls	r2, r3, #1
 80096a4:	687b      	ldr	r3, [r7, #4]
 80096a6:	685b      	ldr	r3, [r3, #4]
 80096a8:	085b      	lsrs	r3, r3, #1
 80096aa:	441a      	add	r2, r3
 80096ac:	687b      	ldr	r3, [r7, #4]
 80096ae:	685b      	ldr	r3, [r3, #4]
 80096b0:	fbb2 f3f3 	udiv	r3, r2, r3
 80096b4:	b29b      	uxth	r3, r3
 80096b6:	61bb      	str	r3, [r7, #24]
        break;
 80096b8:	e00e      	b.n	80096d8 <UART_SetConfig+0x418>
      case UART_CLOCKSOURCE_LSE:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 80096ba:	687b      	ldr	r3, [r7, #4]
 80096bc:	685b      	ldr	r3, [r3, #4]
 80096be:	085b      	lsrs	r3, r3, #1
 80096c0:	f503 3280 	add.w	r2, r3, #65536	; 0x10000
 80096c4:	687b      	ldr	r3, [r7, #4]
 80096c6:	685b      	ldr	r3, [r3, #4]
 80096c8:	fbb2 f3f3 	udiv	r3, r2, r3
 80096cc:	b29b      	uxth	r3, r3
 80096ce:	61bb      	str	r3, [r7, #24]
        break;
 80096d0:	e002      	b.n	80096d8 <UART_SetConfig+0x418>
      case UART_CLOCKSOURCE_UNDEFINED:
      default:
        ret = HAL_ERROR;
 80096d2:	2301      	movs	r3, #1
 80096d4:	75fb      	strb	r3, [r7, #23]
        break;
 80096d6:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80096d8:	69bb      	ldr	r3, [r7, #24]
 80096da:	2b0f      	cmp	r3, #15
 80096dc:	d916      	bls.n	800970c <UART_SetConfig+0x44c>
 80096de:	69bb      	ldr	r3, [r7, #24]
 80096e0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80096e4:	d212      	bcs.n	800970c <UART_SetConfig+0x44c>
    {
      brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80096e6:	69bb      	ldr	r3, [r7, #24]
 80096e8:	b29b      	uxth	r3, r3
 80096ea:	f023 030f 	bic.w	r3, r3, #15
 80096ee:	81fb      	strh	r3, [r7, #14]
      brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80096f0:	69bb      	ldr	r3, [r7, #24]
 80096f2:	085b      	lsrs	r3, r3, #1
 80096f4:	b29b      	uxth	r3, r3
 80096f6:	f003 0307 	and.w	r3, r3, #7
 80096fa:	b29a      	uxth	r2, r3
 80096fc:	89fb      	ldrh	r3, [r7, #14]
 80096fe:	4313      	orrs	r3, r2
 8009700:	81fb      	strh	r3, [r7, #14]
      huart->Instance->BRR = brrtemp;
 8009702:	687b      	ldr	r3, [r7, #4]
 8009704:	681b      	ldr	r3, [r3, #0]
 8009706:	89fa      	ldrh	r2, [r7, #14]
 8009708:	60da      	str	r2, [r3, #12]
 800970a:	e06e      	b.n	80097ea <UART_SetConfig+0x52a>
    }
    else
    {
      ret = HAL_ERROR;
 800970c:	2301      	movs	r3, #1
 800970e:	75fb      	strb	r3, [r7, #23]
 8009710:	e06b      	b.n	80097ea <UART_SetConfig+0x52a>
    }
  }
  else
  {
    switch (clocksource)
 8009712:	7ffb      	ldrb	r3, [r7, #31]
 8009714:	2b08      	cmp	r3, #8
 8009716:	d857      	bhi.n	80097c8 <UART_SetConfig+0x508>
 8009718:	a201      	add	r2, pc, #4	; (adr r2, 8009720 <UART_SetConfig+0x460>)
 800971a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800971e:	bf00      	nop
 8009720:	08009745 	.word	0x08009745
 8009724:	08009761 	.word	0x08009761
 8009728:	0800977d 	.word	0x0800977d
 800972c:	080097c9 	.word	0x080097c9
 8009730:	08009795 	.word	0x08009795
 8009734:	080097c9 	.word	0x080097c9
 8009738:	080097c9 	.word	0x080097c9
 800973c:	080097c9 	.word	0x080097c9
 8009740:	080097b1 	.word	0x080097b1
    {
      case UART_CLOCKSOURCE_PCLK1:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 8009744:	f7fd fb04 	bl	8006d50 <HAL_RCC_GetPCLK1Freq>
 8009748:	4602      	mov	r2, r0
 800974a:	687b      	ldr	r3, [r7, #4]
 800974c:	685b      	ldr	r3, [r3, #4]
 800974e:	085b      	lsrs	r3, r3, #1
 8009750:	441a      	add	r2, r3
 8009752:	687b      	ldr	r3, [r7, #4]
 8009754:	685b      	ldr	r3, [r3, #4]
 8009756:	fbb2 f3f3 	udiv	r3, r2, r3
 800975a:	b29b      	uxth	r3, r3
 800975c:	61bb      	str	r3, [r7, #24]
        break;
 800975e:	e036      	b.n	80097ce <UART_SetConfig+0x50e>
      case UART_CLOCKSOURCE_PCLK2:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 8009760:	f7fd fb0a 	bl	8006d78 <HAL_RCC_GetPCLK2Freq>
 8009764:	4602      	mov	r2, r0
 8009766:	687b      	ldr	r3, [r7, #4]
 8009768:	685b      	ldr	r3, [r3, #4]
 800976a:	085b      	lsrs	r3, r3, #1
 800976c:	441a      	add	r2, r3
 800976e:	687b      	ldr	r3, [r7, #4]
 8009770:	685b      	ldr	r3, [r3, #4]
 8009772:	fbb2 f3f3 	udiv	r3, r2, r3
 8009776:	b29b      	uxth	r3, r3
 8009778:	61bb      	str	r3, [r7, #24]
        break;
 800977a:	e028      	b.n	80097ce <UART_SetConfig+0x50e>
      case UART_CLOCKSOURCE_HSI:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate));
 800977c:	687b      	ldr	r3, [r7, #4]
 800977e:	685b      	ldr	r3, [r3, #4]
 8009780:	085a      	lsrs	r2, r3, #1
 8009782:	4b20      	ldr	r3, [pc, #128]	; (8009804 <UART_SetConfig+0x544>)
 8009784:	4413      	add	r3, r2
 8009786:	687a      	ldr	r2, [r7, #4]
 8009788:	6852      	ldr	r2, [r2, #4]
 800978a:	fbb3 f3f2 	udiv	r3, r3, r2
 800978e:	b29b      	uxth	r3, r3
 8009790:	61bb      	str	r3, [r7, #24]
        break;
 8009792:	e01c      	b.n	80097ce <UART_SetConfig+0x50e>
      case UART_CLOCKSOURCE_SYSCLK:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8009794:	f7fd fa1e 	bl	8006bd4 <HAL_RCC_GetSysClockFreq>
 8009798:	4602      	mov	r2, r0
 800979a:	687b      	ldr	r3, [r7, #4]
 800979c:	685b      	ldr	r3, [r3, #4]
 800979e:	085b      	lsrs	r3, r3, #1
 80097a0:	441a      	add	r2, r3
 80097a2:	687b      	ldr	r3, [r7, #4]
 80097a4:	685b      	ldr	r3, [r3, #4]
 80097a6:	fbb2 f3f3 	udiv	r3, r2, r3
 80097aa:	b29b      	uxth	r3, r3
 80097ac:	61bb      	str	r3, [r7, #24]
        break;
 80097ae:	e00e      	b.n	80097ce <UART_SetConfig+0x50e>
      case UART_CLOCKSOURCE_LSE:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 80097b0:	687b      	ldr	r3, [r7, #4]
 80097b2:	685b      	ldr	r3, [r3, #4]
 80097b4:	085b      	lsrs	r3, r3, #1
 80097b6:	f503 4200 	add.w	r2, r3, #32768	; 0x8000
 80097ba:	687b      	ldr	r3, [r7, #4]
 80097bc:	685b      	ldr	r3, [r3, #4]
 80097be:	fbb2 f3f3 	udiv	r3, r2, r3
 80097c2:	b29b      	uxth	r3, r3
 80097c4:	61bb      	str	r3, [r7, #24]
        break;
 80097c6:	e002      	b.n	80097ce <UART_SetConfig+0x50e>
      case UART_CLOCKSOURCE_UNDEFINED:
      default:
        ret = HAL_ERROR;
 80097c8:	2301      	movs	r3, #1
 80097ca:	75fb      	strb	r3, [r7, #23]
        break;
 80097cc:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80097ce:	69bb      	ldr	r3, [r7, #24]
 80097d0:	2b0f      	cmp	r3, #15
 80097d2:	d908      	bls.n	80097e6 <UART_SetConfig+0x526>
 80097d4:	69bb      	ldr	r3, [r7, #24]
 80097d6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80097da:	d204      	bcs.n	80097e6 <UART_SetConfig+0x526>
    {
      huart->Instance->BRR = usartdiv;
 80097dc:	687b      	ldr	r3, [r7, #4]
 80097de:	681b      	ldr	r3, [r3, #0]
 80097e0:	69ba      	ldr	r2, [r7, #24]
 80097e2:	60da      	str	r2, [r3, #12]
 80097e4:	e001      	b.n	80097ea <UART_SetConfig+0x52a>
    }
    else
    {
      ret = HAL_ERROR;
 80097e6:	2301      	movs	r3, #1
 80097e8:	75fb      	strb	r3, [r7, #23]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80097ea:	687b      	ldr	r3, [r7, #4]
 80097ec:	2200      	movs	r2, #0
 80097ee:	661a      	str	r2, [r3, #96]	; 0x60
  huart->TxISR = NULL;
 80097f0:	687b      	ldr	r3, [r7, #4]
 80097f2:	2200      	movs	r2, #0
 80097f4:	665a      	str	r2, [r3, #100]	; 0x64

  return ret;
 80097f6:	7dfb      	ldrb	r3, [r7, #23]
}
 80097f8:	4618      	mov	r0, r3
 80097fa:	3720      	adds	r7, #32
 80097fc:	46bd      	mov	sp, r7
 80097fe:	bd80      	pop	{r7, pc}
 8009800:	01e84800 	.word	0x01e84800
 8009804:	00f42400 	.word	0x00f42400

08009808 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8009808:	b480      	push	{r7}
 800980a:	b083      	sub	sp, #12
 800980c:	af00      	add	r7, sp, #0
 800980e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8009810:	687b      	ldr	r3, [r7, #4]
 8009812:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009814:	f003 0301 	and.w	r3, r3, #1
 8009818:	2b00      	cmp	r3, #0
 800981a:	d00a      	beq.n	8009832 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800981c:	687b      	ldr	r3, [r7, #4]
 800981e:	681b      	ldr	r3, [r3, #0]
 8009820:	685b      	ldr	r3, [r3, #4]
 8009822:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8009826:	687b      	ldr	r3, [r7, #4]
 8009828:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800982a:	687b      	ldr	r3, [r7, #4]
 800982c:	681b      	ldr	r3, [r3, #0]
 800982e:	430a      	orrs	r2, r1
 8009830:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8009832:	687b      	ldr	r3, [r7, #4]
 8009834:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009836:	f003 0302 	and.w	r3, r3, #2
 800983a:	2b00      	cmp	r3, #0
 800983c:	d00a      	beq.n	8009854 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800983e:	687b      	ldr	r3, [r7, #4]
 8009840:	681b      	ldr	r3, [r3, #0]
 8009842:	685b      	ldr	r3, [r3, #4]
 8009844:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8009848:	687b      	ldr	r3, [r7, #4]
 800984a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800984c:	687b      	ldr	r3, [r7, #4]
 800984e:	681b      	ldr	r3, [r3, #0]
 8009850:	430a      	orrs	r2, r1
 8009852:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8009854:	687b      	ldr	r3, [r7, #4]
 8009856:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009858:	f003 0304 	and.w	r3, r3, #4
 800985c:	2b00      	cmp	r3, #0
 800985e:	d00a      	beq.n	8009876 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8009860:	687b      	ldr	r3, [r7, #4]
 8009862:	681b      	ldr	r3, [r3, #0]
 8009864:	685b      	ldr	r3, [r3, #4]
 8009866:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 800986a:	687b      	ldr	r3, [r7, #4]
 800986c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800986e:	687b      	ldr	r3, [r7, #4]
 8009870:	681b      	ldr	r3, [r3, #0]
 8009872:	430a      	orrs	r2, r1
 8009874:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8009876:	687b      	ldr	r3, [r7, #4]
 8009878:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800987a:	f003 0308 	and.w	r3, r3, #8
 800987e:	2b00      	cmp	r3, #0
 8009880:	d00a      	beq.n	8009898 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8009882:	687b      	ldr	r3, [r7, #4]
 8009884:	681b      	ldr	r3, [r3, #0]
 8009886:	685b      	ldr	r3, [r3, #4]
 8009888:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 800988c:	687b      	ldr	r3, [r7, #4]
 800988e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8009890:	687b      	ldr	r3, [r7, #4]
 8009892:	681b      	ldr	r3, [r3, #0]
 8009894:	430a      	orrs	r2, r1
 8009896:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8009898:	687b      	ldr	r3, [r7, #4]
 800989a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800989c:	f003 0310 	and.w	r3, r3, #16
 80098a0:	2b00      	cmp	r3, #0
 80098a2:	d00a      	beq.n	80098ba <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80098a4:	687b      	ldr	r3, [r7, #4]
 80098a6:	681b      	ldr	r3, [r3, #0]
 80098a8:	689b      	ldr	r3, [r3, #8]
 80098aa:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 80098ae:	687b      	ldr	r3, [r7, #4]
 80098b0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80098b2:	687b      	ldr	r3, [r7, #4]
 80098b4:	681b      	ldr	r3, [r3, #0]
 80098b6:	430a      	orrs	r2, r1
 80098b8:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80098ba:	687b      	ldr	r3, [r7, #4]
 80098bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80098be:	f003 0320 	and.w	r3, r3, #32
 80098c2:	2b00      	cmp	r3, #0
 80098c4:	d00a      	beq.n	80098dc <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80098c6:	687b      	ldr	r3, [r7, #4]
 80098c8:	681b      	ldr	r3, [r3, #0]
 80098ca:	689b      	ldr	r3, [r3, #8]
 80098cc:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 80098d0:	687b      	ldr	r3, [r7, #4]
 80098d2:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80098d4:	687b      	ldr	r3, [r7, #4]
 80098d6:	681b      	ldr	r3, [r3, #0]
 80098d8:	430a      	orrs	r2, r1
 80098da:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80098dc:	687b      	ldr	r3, [r7, #4]
 80098de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80098e0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80098e4:	2b00      	cmp	r3, #0
 80098e6:	d01a      	beq.n	800991e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80098e8:	687b      	ldr	r3, [r7, #4]
 80098ea:	681b      	ldr	r3, [r3, #0]
 80098ec:	685b      	ldr	r3, [r3, #4]
 80098ee:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 80098f2:	687b      	ldr	r3, [r7, #4]
 80098f4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80098f6:	687b      	ldr	r3, [r7, #4]
 80098f8:	681b      	ldr	r3, [r3, #0]
 80098fa:	430a      	orrs	r2, r1
 80098fc:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80098fe:	687b      	ldr	r3, [r7, #4]
 8009900:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009902:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8009906:	d10a      	bne.n	800991e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8009908:	687b      	ldr	r3, [r7, #4]
 800990a:	681b      	ldr	r3, [r3, #0]
 800990c:	685b      	ldr	r3, [r3, #4]
 800990e:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8009912:	687b      	ldr	r3, [r7, #4]
 8009914:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8009916:	687b      	ldr	r3, [r7, #4]
 8009918:	681b      	ldr	r3, [r3, #0]
 800991a:	430a      	orrs	r2, r1
 800991c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800991e:	687b      	ldr	r3, [r7, #4]
 8009920:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009922:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009926:	2b00      	cmp	r3, #0
 8009928:	d00a      	beq.n	8009940 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800992a:	687b      	ldr	r3, [r7, #4]
 800992c:	681b      	ldr	r3, [r3, #0]
 800992e:	685b      	ldr	r3, [r3, #4]
 8009930:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8009934:	687b      	ldr	r3, [r7, #4]
 8009936:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8009938:	687b      	ldr	r3, [r7, #4]
 800993a:	681b      	ldr	r3, [r3, #0]
 800993c:	430a      	orrs	r2, r1
 800993e:	605a      	str	r2, [r3, #4]
  }
}
 8009940:	bf00      	nop
 8009942:	370c      	adds	r7, #12
 8009944:	46bd      	mov	sp, r7
 8009946:	f85d 7b04 	ldr.w	r7, [sp], #4
 800994a:	4770      	bx	lr

0800994c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800994c:	b580      	push	{r7, lr}
 800994e:	b086      	sub	sp, #24
 8009950:	af02      	add	r7, sp, #8
 8009952:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009954:	687b      	ldr	r3, [r7, #4]
 8009956:	2200      	movs	r2, #0
 8009958:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Init tickstart for timeout managment*/
  tickstart = HAL_GetTick();
 800995a:	f7f9 fb1d 	bl	8002f98 <HAL_GetTick>
 800995e:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8009960:	687b      	ldr	r3, [r7, #4]
 8009962:	681b      	ldr	r3, [r3, #0]
 8009964:	681b      	ldr	r3, [r3, #0]
 8009966:	f003 0308 	and.w	r3, r3, #8
 800996a:	2b08      	cmp	r3, #8
 800996c:	d10e      	bne.n	800998c <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800996e:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8009972:	9300      	str	r3, [sp, #0]
 8009974:	68fb      	ldr	r3, [r7, #12]
 8009976:	2200      	movs	r2, #0
 8009978:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800997c:	6878      	ldr	r0, [r7, #4]
 800997e:	f000 f814 	bl	80099aa <UART_WaitOnFlagUntilTimeout>
 8009982:	4603      	mov	r3, r0
 8009984:	2b00      	cmp	r3, #0
 8009986:	d001      	beq.n	800998c <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8009988:	2303      	movs	r3, #3
 800998a:	e00a      	b.n	80099a2 <UART_CheckIdleState+0x56>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800998c:	687b      	ldr	r3, [r7, #4]
 800998e:	2220      	movs	r2, #32
 8009990:	675a      	str	r2, [r3, #116]	; 0x74
  huart->RxState = HAL_UART_STATE_READY;
 8009992:	687b      	ldr	r3, [r7, #4]
 8009994:	2220      	movs	r2, #32
 8009996:	679a      	str	r2, [r3, #120]	; 0x78

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8009998:	687b      	ldr	r3, [r7, #4]
 800999a:	2200      	movs	r2, #0
 800999c:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

  return HAL_OK;
 80099a0:	2300      	movs	r3, #0
}
 80099a2:	4618      	mov	r0, r3
 80099a4:	3710      	adds	r7, #16
 80099a6:	46bd      	mov	sp, r7
 80099a8:	bd80      	pop	{r7, pc}

080099aa <UART_WaitOnFlagUntilTimeout>:
  * @param Tickstart Tick start value
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 80099aa:	b580      	push	{r7, lr}
 80099ac:	b084      	sub	sp, #16
 80099ae:	af00      	add	r7, sp, #0
 80099b0:	60f8      	str	r0, [r7, #12]
 80099b2:	60b9      	str	r1, [r7, #8]
 80099b4:	603b      	str	r3, [r7, #0]
 80099b6:	4613      	mov	r3, r2
 80099b8:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80099ba:	e02a      	b.n	8009a12 <UART_WaitOnFlagUntilTimeout+0x68>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80099bc:	69bb      	ldr	r3, [r7, #24]
 80099be:	f1b3 3fff 	cmp.w	r3, #4294967295
 80099c2:	d026      	beq.n	8009a12 <UART_WaitOnFlagUntilTimeout+0x68>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80099c4:	f7f9 fae8 	bl	8002f98 <HAL_GetTick>
 80099c8:	4602      	mov	r2, r0
 80099ca:	683b      	ldr	r3, [r7, #0]
 80099cc:	1ad3      	subs	r3, r2, r3
 80099ce:	69ba      	ldr	r2, [r7, #24]
 80099d0:	429a      	cmp	r2, r3
 80099d2:	d302      	bcc.n	80099da <UART_WaitOnFlagUntilTimeout+0x30>
 80099d4:	69bb      	ldr	r3, [r7, #24]
 80099d6:	2b00      	cmp	r3, #0
 80099d8:	d11b      	bne.n	8009a12 <UART_WaitOnFlagUntilTimeout+0x68>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80099da:	68fb      	ldr	r3, [r7, #12]
 80099dc:	681b      	ldr	r3, [r3, #0]
 80099de:	681a      	ldr	r2, [r3, #0]
 80099e0:	68fb      	ldr	r3, [r7, #12]
 80099e2:	681b      	ldr	r3, [r3, #0]
 80099e4:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 80099e8:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80099ea:	68fb      	ldr	r3, [r7, #12]
 80099ec:	681b      	ldr	r3, [r3, #0]
 80099ee:	689a      	ldr	r2, [r3, #8]
 80099f0:	68fb      	ldr	r3, [r7, #12]
 80099f2:	681b      	ldr	r3, [r3, #0]
 80099f4:	f022 0201 	bic.w	r2, r2, #1
 80099f8:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 80099fa:	68fb      	ldr	r3, [r7, #12]
 80099fc:	2220      	movs	r2, #32
 80099fe:	675a      	str	r2, [r3, #116]	; 0x74
        huart->RxState = HAL_UART_STATE_READY;
 8009a00:	68fb      	ldr	r3, [r7, #12]
 8009a02:	2220      	movs	r2, #32
 8009a04:	679a      	str	r2, [r3, #120]	; 0x78

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8009a06:	68fb      	ldr	r3, [r7, #12]
 8009a08:	2200      	movs	r2, #0
 8009a0a:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

        return HAL_TIMEOUT;
 8009a0e:	2303      	movs	r3, #3
 8009a10:	e00f      	b.n	8009a32 <UART_WaitOnFlagUntilTimeout+0x88>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009a12:	68fb      	ldr	r3, [r7, #12]
 8009a14:	681b      	ldr	r3, [r3, #0]
 8009a16:	69da      	ldr	r2, [r3, #28]
 8009a18:	68bb      	ldr	r3, [r7, #8]
 8009a1a:	4013      	ands	r3, r2
 8009a1c:	68ba      	ldr	r2, [r7, #8]
 8009a1e:	429a      	cmp	r2, r3
 8009a20:	bf0c      	ite	eq
 8009a22:	2301      	moveq	r3, #1
 8009a24:	2300      	movne	r3, #0
 8009a26:	b2db      	uxtb	r3, r3
 8009a28:	461a      	mov	r2, r3
 8009a2a:	79fb      	ldrb	r3, [r7, #7]
 8009a2c:	429a      	cmp	r2, r3
 8009a2e:	d0c5      	beq.n	80099bc <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8009a30:	2300      	movs	r3, #0
}
 8009a32:	4618      	mov	r0, r3
 8009a34:	3710      	adds	r7, #16
 8009a36:	46bd      	mov	sp, r7
 8009a38:	bd80      	pop	{r7, pc}
	...

08009a3c <FMC_SDRAM_Init>:
  * @param  Device Pointer to SDRAM device instance
  * @param  Init Pointer to SDRAM Initialization structure   
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_SDRAM_Init(FMC_SDRAM_TypeDef *Device, FMC_SDRAM_InitTypeDef *Init)
{
 8009a3c:	b480      	push	{r7}
 8009a3e:	b085      	sub	sp, #20
 8009a40:	af00      	add	r7, sp, #0
 8009a42:	6078      	str	r0, [r7, #4]
 8009a44:	6039      	str	r1, [r7, #0]
  uint32_t tmpr1 = 0;
 8009a46:	2300      	movs	r3, #0
 8009a48:	60fb      	str	r3, [r7, #12]
  uint32_t tmpr2 = 0;
 8009a4a:	2300      	movs	r3, #0
 8009a4c:	60bb      	str	r3, [r7, #8]
  assert_param(IS_FMC_SDCLOCK_PERIOD(Init->SDClockPeriod));
  assert_param(IS_FMC_READ_BURST(Init->ReadBurst));
  assert_param(IS_FMC_READPIPE_DELAY(Init->ReadPipeDelay));   

  /* Set SDRAM bank configuration parameters */
  if (Init->SDBank != FMC_SDRAM_BANK2) 
 8009a4e:	683b      	ldr	r3, [r7, #0]
 8009a50:	681b      	ldr	r3, [r3, #0]
 8009a52:	2b01      	cmp	r3, #1
 8009a54:	d027      	beq.n	8009aa6 <FMC_SDRAM_Init+0x6a>
  {
    tmpr1 = Device->SDCR[FMC_SDRAM_BANK1];
 8009a56:	687b      	ldr	r3, [r7, #4]
 8009a58:	681b      	ldr	r3, [r3, #0]
 8009a5a:	60fb      	str	r3, [r7, #12]
    
    /* Clear NC, NR, MWID, NB, CAS, WP, SDCLK, RBURST, and RPIPE bits */
    tmpr1 &= ((uint32_t)~(FMC_SDCR1_NC  | FMC_SDCR1_NR | FMC_SDCR1_MWID | \
 8009a5c:	68fa      	ldr	r2, [r7, #12]
 8009a5e:	4b2f      	ldr	r3, [pc, #188]	; (8009b1c <FMC_SDRAM_Init+0xe0>)
 8009a60:	4013      	ands	r3, r2
 8009a62:	60fb      	str	r3, [r7, #12]
                          FMC_SDCR1_NB  | FMC_SDCR1_CAS | FMC_SDCR1_WP   | \
                          FMC_SDCR1_SDCLK | FMC_SDCR1_RBURST | FMC_SDCR1_RPIPE));

    tmpr1 |= (uint32_t)(Init->ColumnBitsNumber   |\
 8009a64:	683b      	ldr	r3, [r7, #0]
 8009a66:	685a      	ldr	r2, [r3, #4]
                        Init->RowBitsNumber      |\
 8009a68:	683b      	ldr	r3, [r7, #0]
 8009a6a:	689b      	ldr	r3, [r3, #8]
    tmpr1 |= (uint32_t)(Init->ColumnBitsNumber   |\
 8009a6c:	431a      	orrs	r2, r3
                        Init->MemoryDataWidth    |\
 8009a6e:	683b      	ldr	r3, [r7, #0]
 8009a70:	68db      	ldr	r3, [r3, #12]
                        Init->RowBitsNumber      |\
 8009a72:	431a      	orrs	r2, r3
                        Init->InternalBankNumber |\
 8009a74:	683b      	ldr	r3, [r7, #0]
 8009a76:	691b      	ldr	r3, [r3, #16]
                        Init->MemoryDataWidth    |\
 8009a78:	431a      	orrs	r2, r3
                        Init->CASLatency         |\
 8009a7a:	683b      	ldr	r3, [r7, #0]
 8009a7c:	695b      	ldr	r3, [r3, #20]
                        Init->InternalBankNumber |\
 8009a7e:	431a      	orrs	r2, r3
                        Init->WriteProtection    |\
 8009a80:	683b      	ldr	r3, [r7, #0]
 8009a82:	699b      	ldr	r3, [r3, #24]
                        Init->CASLatency         |\
 8009a84:	431a      	orrs	r2, r3
                        Init->SDClockPeriod      |\
 8009a86:	683b      	ldr	r3, [r7, #0]
 8009a88:	69db      	ldr	r3, [r3, #28]
                        Init->WriteProtection    |\
 8009a8a:	431a      	orrs	r2, r3
                        Init->ReadBurst          |\
 8009a8c:	683b      	ldr	r3, [r7, #0]
 8009a8e:	6a1b      	ldr	r3, [r3, #32]
                        Init->SDClockPeriod      |\
 8009a90:	431a      	orrs	r2, r3
                        Init->ReadPipeDelay
 8009a92:	683b      	ldr	r3, [r7, #0]
 8009a94:	6a5b      	ldr	r3, [r3, #36]	; 0x24
                        Init->ReadBurst          |\
 8009a96:	4313      	orrs	r3, r2
    tmpr1 |= (uint32_t)(Init->ColumnBitsNumber   |\
 8009a98:	68fa      	ldr	r2, [r7, #12]
 8009a9a:	4313      	orrs	r3, r2
 8009a9c:	60fb      	str	r3, [r7, #12]
                        );                                      
    Device->SDCR[FMC_SDRAM_BANK1] = tmpr1;
 8009a9e:	687b      	ldr	r3, [r7, #4]
 8009aa0:	68fa      	ldr	r2, [r7, #12]
 8009aa2:	601a      	str	r2, [r3, #0]
 8009aa4:	e032      	b.n	8009b0c <FMC_SDRAM_Init+0xd0>
  }
  else /* FMC_Bank2_SDRAM */                      
  {
    tmpr1 = Device->SDCR[FMC_SDRAM_BANK1];
 8009aa6:	687b      	ldr	r3, [r7, #4]
 8009aa8:	681b      	ldr	r3, [r3, #0]
 8009aaa:	60fb      	str	r3, [r7, #12]
    
    /* Clear SDCLK, RBURST, and RPIPE bits */
    tmpr1 &= ((uint32_t)~(FMC_SDCR1_SDCLK | FMC_SDCR1_RBURST | FMC_SDCR1_RPIPE));
 8009aac:	68fb      	ldr	r3, [r7, #12]
 8009aae:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8009ab2:	60fb      	str	r3, [r7, #12]
    
    tmpr1 |= (uint32_t)(Init->SDClockPeriod      |\
 8009ab4:	683b      	ldr	r3, [r7, #0]
 8009ab6:	69da      	ldr	r2, [r3, #28]
                        Init->ReadBurst          |\
 8009ab8:	683b      	ldr	r3, [r7, #0]
 8009aba:	6a1b      	ldr	r3, [r3, #32]
    tmpr1 |= (uint32_t)(Init->SDClockPeriod      |\
 8009abc:	431a      	orrs	r2, r3
                        Init->ReadPipeDelay);
 8009abe:	683b      	ldr	r3, [r7, #0]
 8009ac0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
                        Init->ReadBurst          |\
 8009ac2:	4313      	orrs	r3, r2
    tmpr1 |= (uint32_t)(Init->SDClockPeriod      |\
 8009ac4:	68fa      	ldr	r2, [r7, #12]
 8009ac6:	4313      	orrs	r3, r2
 8009ac8:	60fb      	str	r3, [r7, #12]
    
    tmpr2 = Device->SDCR[FMC_SDRAM_BANK2];
 8009aca:	687b      	ldr	r3, [r7, #4]
 8009acc:	685b      	ldr	r3, [r3, #4]
 8009ace:	60bb      	str	r3, [r7, #8]
    
    /* Clear NC, NR, MWID, NB, CAS, WP, SDCLK, RBURST, and RPIPE bits */
    tmpr2 &= ((uint32_t)~(FMC_SDCR1_NC  | FMC_SDCR1_NR | FMC_SDCR1_MWID | \
 8009ad0:	68ba      	ldr	r2, [r7, #8]
 8009ad2:	4b12      	ldr	r3, [pc, #72]	; (8009b1c <FMC_SDRAM_Init+0xe0>)
 8009ad4:	4013      	ands	r3, r2
 8009ad6:	60bb      	str	r3, [r7, #8]
                          FMC_SDCR1_NB  | FMC_SDCR1_CAS | FMC_SDCR1_WP   | \
                          FMC_SDCR1_SDCLK | FMC_SDCR1_RBURST | FMC_SDCR1_RPIPE));

    tmpr2 |= (uint32_t)(Init->ColumnBitsNumber   |\
 8009ad8:	683b      	ldr	r3, [r7, #0]
 8009ada:	685a      	ldr	r2, [r3, #4]
                       Init->RowBitsNumber       |\
 8009adc:	683b      	ldr	r3, [r7, #0]
 8009ade:	689b      	ldr	r3, [r3, #8]
    tmpr2 |= (uint32_t)(Init->ColumnBitsNumber   |\
 8009ae0:	431a      	orrs	r2, r3
                       Init->MemoryDataWidth     |\
 8009ae2:	683b      	ldr	r3, [r7, #0]
 8009ae4:	68db      	ldr	r3, [r3, #12]
                       Init->RowBitsNumber       |\
 8009ae6:	431a      	orrs	r2, r3
                       Init->InternalBankNumber  |\
 8009ae8:	683b      	ldr	r3, [r7, #0]
 8009aea:	691b      	ldr	r3, [r3, #16]
                       Init->MemoryDataWidth     |\
 8009aec:	431a      	orrs	r2, r3
                       Init->CASLatency          |\
 8009aee:	683b      	ldr	r3, [r7, #0]
 8009af0:	695b      	ldr	r3, [r3, #20]
                       Init->InternalBankNumber  |\
 8009af2:	431a      	orrs	r2, r3
                       Init->WriteProtection);
 8009af4:	683b      	ldr	r3, [r7, #0]
 8009af6:	699b      	ldr	r3, [r3, #24]
                       Init->CASLatency          |\
 8009af8:	4313      	orrs	r3, r2
    tmpr2 |= (uint32_t)(Init->ColumnBitsNumber   |\
 8009afa:	68ba      	ldr	r2, [r7, #8]
 8009afc:	4313      	orrs	r3, r2
 8009afe:	60bb      	str	r3, [r7, #8]

    Device->SDCR[FMC_SDRAM_BANK1] = tmpr1;
 8009b00:	687b      	ldr	r3, [r7, #4]
 8009b02:	68fa      	ldr	r2, [r7, #12]
 8009b04:	601a      	str	r2, [r3, #0]
    Device->SDCR[FMC_SDRAM_BANK2] = tmpr2;
 8009b06:	687b      	ldr	r3, [r7, #4]
 8009b08:	68ba      	ldr	r2, [r7, #8]
 8009b0a:	605a      	str	r2, [r3, #4]
  }
  
  return HAL_OK;
 8009b0c:	2300      	movs	r3, #0
}
 8009b0e:	4618      	mov	r0, r3
 8009b10:	3714      	adds	r7, #20
 8009b12:	46bd      	mov	sp, r7
 8009b14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b18:	4770      	bx	lr
 8009b1a:	bf00      	nop
 8009b1c:	ffff8000 	.word	0xffff8000

08009b20 <FMC_SDRAM_Timing_Init>:
  * @param  Timing Pointer to SDRAM Timing structure
  * @param  Bank SDRAM bank number   
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_SDRAM_Timing_Init(FMC_SDRAM_TypeDef *Device, FMC_SDRAM_TimingTypeDef *Timing, uint32_t Bank)
{
 8009b20:	b480      	push	{r7}
 8009b22:	b087      	sub	sp, #28
 8009b24:	af00      	add	r7, sp, #0
 8009b26:	60f8      	str	r0, [r7, #12]
 8009b28:	60b9      	str	r1, [r7, #8]
 8009b2a:	607a      	str	r2, [r7, #4]
  uint32_t tmpr1 = 0;
 8009b2c:	2300      	movs	r3, #0
 8009b2e:	617b      	str	r3, [r7, #20]
  uint32_t tmpr2 = 0;
 8009b30:	2300      	movs	r3, #0
 8009b32:	613b      	str	r3, [r7, #16]
  assert_param(IS_FMC_RP_DELAY(Timing->RPDelay));
  assert_param(IS_FMC_RCD_DELAY(Timing->RCDDelay));
  assert_param(IS_FMC_SDRAM_BANK(Bank));
  
  /* Set SDRAM device timing parameters */ 
  if (Bank != FMC_SDRAM_BANK2) 
 8009b34:	687b      	ldr	r3, [r7, #4]
 8009b36:	2b01      	cmp	r3, #1
 8009b38:	d02e      	beq.n	8009b98 <FMC_SDRAM_Timing_Init+0x78>
  {
    tmpr1 = Device->SDTR[FMC_SDRAM_BANK1];
 8009b3a:	68fb      	ldr	r3, [r7, #12]
 8009b3c:	689b      	ldr	r3, [r3, #8]
 8009b3e:	617b      	str	r3, [r7, #20]
    
    /* Clear TMRD, TXSR, TRAS, TRC, TWR, TRP and TRCD bits */
    tmpr1 &= ((uint32_t)~(FMC_SDTR1_TMRD  | FMC_SDTR1_TXSR | FMC_SDTR1_TRAS | \
 8009b40:	697b      	ldr	r3, [r7, #20]
 8009b42:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 8009b46:	617b      	str	r3, [r7, #20]
                          FMC_SDTR1_TRC  | FMC_SDTR1_TWR | FMC_SDTR1_TRP | \
                          FMC_SDTR1_TRCD));
    
    tmpr1 |= (uint32_t)(((Timing->LoadToActiveDelay)-1)           |\
 8009b48:	68bb      	ldr	r3, [r7, #8]
 8009b4a:	681b      	ldr	r3, [r3, #0]
 8009b4c:	1e5a      	subs	r2, r3, #1
                       (((Timing->ExitSelfRefreshDelay)-1) << 4) |\
 8009b4e:	68bb      	ldr	r3, [r7, #8]
 8009b50:	685b      	ldr	r3, [r3, #4]
 8009b52:	3b01      	subs	r3, #1
 8009b54:	011b      	lsls	r3, r3, #4
    tmpr1 |= (uint32_t)(((Timing->LoadToActiveDelay)-1)           |\
 8009b56:	431a      	orrs	r2, r3
                       (((Timing->SelfRefreshTime)-1) << 8)      |\
 8009b58:	68bb      	ldr	r3, [r7, #8]
 8009b5a:	689b      	ldr	r3, [r3, #8]
 8009b5c:	3b01      	subs	r3, #1
 8009b5e:	021b      	lsls	r3, r3, #8
                       (((Timing->ExitSelfRefreshDelay)-1) << 4) |\
 8009b60:	431a      	orrs	r2, r3
                       (((Timing->RowCycleDelay)-1) << 12)       |\
 8009b62:	68bb      	ldr	r3, [r7, #8]
 8009b64:	68db      	ldr	r3, [r3, #12]
 8009b66:	3b01      	subs	r3, #1
 8009b68:	031b      	lsls	r3, r3, #12
                       (((Timing->SelfRefreshTime)-1) << 8)      |\
 8009b6a:	431a      	orrs	r2, r3
                       (((Timing->WriteRecoveryTime)-1) <<16)    |\
 8009b6c:	68bb      	ldr	r3, [r7, #8]
 8009b6e:	691b      	ldr	r3, [r3, #16]
 8009b70:	3b01      	subs	r3, #1
 8009b72:	041b      	lsls	r3, r3, #16
                       (((Timing->RowCycleDelay)-1) << 12)       |\
 8009b74:	431a      	orrs	r2, r3
                       (((Timing->RPDelay)-1) << 20)             |\
 8009b76:	68bb      	ldr	r3, [r7, #8]
 8009b78:	695b      	ldr	r3, [r3, #20]
 8009b7a:	3b01      	subs	r3, #1
 8009b7c:	051b      	lsls	r3, r3, #20
                       (((Timing->WriteRecoveryTime)-1) <<16)    |\
 8009b7e:	431a      	orrs	r2, r3
                       (((Timing->RCDDelay)-1) << 24));
 8009b80:	68bb      	ldr	r3, [r7, #8]
 8009b82:	699b      	ldr	r3, [r3, #24]
 8009b84:	3b01      	subs	r3, #1
 8009b86:	061b      	lsls	r3, r3, #24
    tmpr1 |= (uint32_t)(((Timing->LoadToActiveDelay)-1)           |\
 8009b88:	4313      	orrs	r3, r2
 8009b8a:	697a      	ldr	r2, [r7, #20]
 8009b8c:	4313      	orrs	r3, r2
 8009b8e:	617b      	str	r3, [r7, #20]
    Device->SDTR[FMC_SDRAM_BANK1] = tmpr1;
 8009b90:	68fb      	ldr	r3, [r7, #12]
 8009b92:	697a      	ldr	r2, [r7, #20]
 8009b94:	609a      	str	r2, [r3, #8]
 8009b96:	e039      	b.n	8009c0c <FMC_SDRAM_Timing_Init+0xec>
  }
  else /* FMC_Bank2_SDRAM */
  {
    tmpr1 = Device->SDTR[FMC_SDRAM_BANK1];
 8009b98:	68fb      	ldr	r3, [r7, #12]
 8009b9a:	689b      	ldr	r3, [r3, #8]
 8009b9c:	617b      	str	r3, [r7, #20]
    
    /* Clear TRC and TRP bits */
    tmpr1 &= ((uint32_t)~(FMC_SDTR1_TRC | FMC_SDTR1_TRP));
 8009b9e:	697a      	ldr	r2, [r7, #20]
 8009ba0:	4b1e      	ldr	r3, [pc, #120]	; (8009c1c <FMC_SDRAM_Timing_Init+0xfc>)
 8009ba2:	4013      	ands	r3, r2
 8009ba4:	617b      	str	r3, [r7, #20]
    
    tmpr1 |= (uint32_t)((((Timing->RowCycleDelay)-1) << 12)       |\
 8009ba6:	68bb      	ldr	r3, [r7, #8]
 8009ba8:	68db      	ldr	r3, [r3, #12]
 8009baa:	3b01      	subs	r3, #1
 8009bac:	031a      	lsls	r2, r3, #12
                        (((Timing->RPDelay)-1) << 20)); 
 8009bae:	68bb      	ldr	r3, [r7, #8]
 8009bb0:	695b      	ldr	r3, [r3, #20]
 8009bb2:	3b01      	subs	r3, #1
 8009bb4:	051b      	lsls	r3, r3, #20
    tmpr1 |= (uint32_t)((((Timing->RowCycleDelay)-1) << 12)       |\
 8009bb6:	4313      	orrs	r3, r2
 8009bb8:	697a      	ldr	r2, [r7, #20]
 8009bba:	4313      	orrs	r3, r2
 8009bbc:	617b      	str	r3, [r7, #20]
    
    tmpr2 = Device->SDTR[FMC_SDRAM_BANK2];
 8009bbe:	68fb      	ldr	r3, [r7, #12]
 8009bc0:	68db      	ldr	r3, [r3, #12]
 8009bc2:	613b      	str	r3, [r7, #16]
    
    /* Clear TMRD, TXSR, TRAS, TRC, TWR, TRP and TRCD bits */
    tmpr2 &= ((uint32_t)~(FMC_SDTR1_TMRD  | FMC_SDTR1_TXSR | FMC_SDTR1_TRAS | \
 8009bc4:	693b      	ldr	r3, [r7, #16]
 8009bc6:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 8009bca:	613b      	str	r3, [r7, #16]
                          FMC_SDTR1_TRC  | FMC_SDTR1_TWR | FMC_SDTR1_TRP | \
                          FMC_SDTR1_TRCD));
    
    tmpr2 |= (uint32_t)(((Timing->LoadToActiveDelay)-1)           |\
 8009bcc:	68bb      	ldr	r3, [r7, #8]
 8009bce:	681b      	ldr	r3, [r3, #0]
 8009bd0:	1e5a      	subs	r2, r3, #1
                       (((Timing->ExitSelfRefreshDelay)-1) << 4)  |\
 8009bd2:	68bb      	ldr	r3, [r7, #8]
 8009bd4:	685b      	ldr	r3, [r3, #4]
 8009bd6:	3b01      	subs	r3, #1
 8009bd8:	011b      	lsls	r3, r3, #4
    tmpr2 |= (uint32_t)(((Timing->LoadToActiveDelay)-1)           |\
 8009bda:	431a      	orrs	r2, r3
                       (((Timing->SelfRefreshTime)-1) << 8)       |\
 8009bdc:	68bb      	ldr	r3, [r7, #8]
 8009bde:	689b      	ldr	r3, [r3, #8]
 8009be0:	3b01      	subs	r3, #1
 8009be2:	021b      	lsls	r3, r3, #8
                       (((Timing->ExitSelfRefreshDelay)-1) << 4)  |\
 8009be4:	431a      	orrs	r2, r3
                       (((Timing->WriteRecoveryTime)-1) <<16)     |\
 8009be6:	68bb      	ldr	r3, [r7, #8]
 8009be8:	691b      	ldr	r3, [r3, #16]
 8009bea:	3b01      	subs	r3, #1
 8009bec:	041b      	lsls	r3, r3, #16
                       (((Timing->SelfRefreshTime)-1) << 8)       |\
 8009bee:	431a      	orrs	r2, r3
                       (((Timing->RCDDelay)-1) << 24));   
 8009bf0:	68bb      	ldr	r3, [r7, #8]
 8009bf2:	699b      	ldr	r3, [r3, #24]
 8009bf4:	3b01      	subs	r3, #1
 8009bf6:	061b      	lsls	r3, r3, #24
    tmpr2 |= (uint32_t)(((Timing->LoadToActiveDelay)-1)           |\
 8009bf8:	4313      	orrs	r3, r2
 8009bfa:	693a      	ldr	r2, [r7, #16]
 8009bfc:	4313      	orrs	r3, r2
 8009bfe:	613b      	str	r3, [r7, #16]

    Device->SDTR[FMC_SDRAM_BANK1] = tmpr1;
 8009c00:	68fb      	ldr	r3, [r7, #12]
 8009c02:	697a      	ldr	r2, [r7, #20]
 8009c04:	609a      	str	r2, [r3, #8]
    Device->SDTR[FMC_SDRAM_BANK2] = tmpr2;
 8009c06:	68fb      	ldr	r3, [r7, #12]
 8009c08:	693a      	ldr	r2, [r7, #16]
 8009c0a:	60da      	str	r2, [r3, #12]
  }
  
  return HAL_OK;
 8009c0c:	2300      	movs	r3, #0
}
 8009c0e:	4618      	mov	r0, r3
 8009c10:	371c      	adds	r7, #28
 8009c12:	46bd      	mov	sp, r7
 8009c14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c18:	4770      	bx	lr
 8009c1a:	bf00      	nop
 8009c1c:	ff0f0fff 	.word	0xff0f0fff

08009c20 <FMC_SDRAM_SendCommand>:
  * @param  Timing Pointer to SDRAM Timing structure
  * @param  Timeout Timeout wait value
  * @retval HAL state
  */  
HAL_StatusTypeDef FMC_SDRAM_SendCommand(FMC_SDRAM_TypeDef *Device, FMC_SDRAM_CommandTypeDef *Command, uint32_t Timeout)
{
 8009c20:	b480      	push	{r7}
 8009c22:	b087      	sub	sp, #28
 8009c24:	af00      	add	r7, sp, #0
 8009c26:	60f8      	str	r0, [r7, #12]
 8009c28:	60b9      	str	r1, [r7, #8]
 8009c2a:	607a      	str	r2, [r7, #4]
  __IO uint32_t tmpr = 0;
 8009c2c:	2300      	movs	r3, #0
 8009c2e:	617b      	str	r3, [r7, #20]
  assert_param(IS_FMC_COMMAND_TARGET(Command->CommandTarget));
  assert_param(IS_FMC_AUTOREFRESH_NUMBER(Command->AutoRefreshNumber));
  assert_param(IS_FMC_MODE_REGISTER(Command->ModeRegisterDefinition));  

  /* Set command register */
  tmpr = (uint32_t)((Command->CommandMode)                  |\
 8009c30:	68bb      	ldr	r3, [r7, #8]
 8009c32:	681a      	ldr	r2, [r3, #0]
                    (Command->CommandTarget)                |\
 8009c34:	68bb      	ldr	r3, [r7, #8]
 8009c36:	685b      	ldr	r3, [r3, #4]
  tmpr = (uint32_t)((Command->CommandMode)                  |\
 8009c38:	431a      	orrs	r2, r3
                    (((Command->AutoRefreshNumber)-1) << 5) |\
 8009c3a:	68bb      	ldr	r3, [r7, #8]
 8009c3c:	689b      	ldr	r3, [r3, #8]
 8009c3e:	3b01      	subs	r3, #1
 8009c40:	015b      	lsls	r3, r3, #5
                    (Command->CommandTarget)                |\
 8009c42:	431a      	orrs	r2, r3
                    ((Command->ModeRegisterDefinition) << 9)
 8009c44:	68bb      	ldr	r3, [r7, #8]
 8009c46:	68db      	ldr	r3, [r3, #12]
 8009c48:	025b      	lsls	r3, r3, #9
  tmpr = (uint32_t)((Command->CommandMode)                  |\
 8009c4a:	4313      	orrs	r3, r2
 8009c4c:	617b      	str	r3, [r7, #20]
                    );
    
  Device->SDCMR = tmpr;
 8009c4e:	697a      	ldr	r2, [r7, #20]
 8009c50:	68fb      	ldr	r3, [r7, #12]
 8009c52:	611a      	str	r2, [r3, #16]
  
  return HAL_OK;  
 8009c54:	2300      	movs	r3, #0
}
 8009c56:	4618      	mov	r0, r3
 8009c58:	371c      	adds	r7, #28
 8009c5a:	46bd      	mov	sp, r7
 8009c5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c60:	4770      	bx	lr

08009c62 <FMC_SDRAM_ProgramRefreshRate>:
  * @param  Device Pointer to SDRAM device instance  
  * @param  RefreshRate The SDRAM refresh rate value.       
  * @retval HAL state
  */
HAL_StatusTypeDef FMC_SDRAM_ProgramRefreshRate(FMC_SDRAM_TypeDef *Device, uint32_t RefreshRate)
{
 8009c62:	b480      	push	{r7}
 8009c64:	b083      	sub	sp, #12
 8009c66:	af00      	add	r7, sp, #0
 8009c68:	6078      	str	r0, [r7, #4]
 8009c6a:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FMC_SDRAM_DEVICE(Device));
  assert_param(IS_FMC_REFRESH_RATE(RefreshRate));
  
  /* Set the refresh rate in command register */
  Device->SDRTR |= (RefreshRate<<1);
 8009c6c:	687b      	ldr	r3, [r7, #4]
 8009c6e:	695a      	ldr	r2, [r3, #20]
 8009c70:	683b      	ldr	r3, [r7, #0]
 8009c72:	005b      	lsls	r3, r3, #1
 8009c74:	431a      	orrs	r2, r3
 8009c76:	687b      	ldr	r3, [r7, #4]
 8009c78:	615a      	str	r2, [r3, #20]
  
  return HAL_OK;   
 8009c7a:	2300      	movs	r3, #0
}
 8009c7c:	4618      	mov	r0, r3
 8009c7e:	370c      	adds	r7, #12
 8009c80:	46bd      	mov	sp, r7
 8009c82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c86:	4770      	bx	lr

08009c88 <SDMMC_Init>:
  * @param  SDMMCx Pointer to SDMMC register base
  * @param  Init SDMMC initialization structure   
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_Init(SDMMC_TypeDef *SDMMCx, SDMMC_InitTypeDef Init)
{
 8009c88:	b084      	sub	sp, #16
 8009c8a:	b480      	push	{r7}
 8009c8c:	b085      	sub	sp, #20
 8009c8e:	af00      	add	r7, sp, #0
 8009c90:	6078      	str	r0, [r7, #4]
 8009c92:	f107 001c 	add.w	r0, r7, #28
 8009c96:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  uint32_t tmpreg = 0;
 8009c9a:	2300      	movs	r3, #0
 8009c9c:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDMMC_BUS_WIDE(Init.BusWide));
  assert_param(IS_SDMMC_HARDWARE_FLOW_CONTROL(Init.HardwareFlowControl));
  assert_param(IS_SDMMC_CLKDIV(Init.ClockDiv));
  
  /* Set SDMMC configuration parameters */
  tmpreg |= (Init.ClockEdge           |\
 8009c9e:	69fa      	ldr	r2, [r7, #28]
             Init.ClockBypass         |\
 8009ca0:	6a3b      	ldr	r3, [r7, #32]
  tmpreg |= (Init.ClockEdge           |\
 8009ca2:	431a      	orrs	r2, r3
             Init.ClockPowerSave      |\
 8009ca4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
             Init.ClockBypass         |\
 8009ca6:	431a      	orrs	r2, r3
             Init.BusWide             |\
 8009ca8:	6abb      	ldr	r3, [r7, #40]	; 0x28
             Init.ClockPowerSave      |\
 8009caa:	431a      	orrs	r2, r3
             Init.HardwareFlowControl |\
 8009cac:	6afb      	ldr	r3, [r7, #44]	; 0x2c
             Init.BusWide             |\
 8009cae:	431a      	orrs	r2, r3
             Init.ClockDiv
 8009cb0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
             Init.HardwareFlowControl |\
 8009cb2:	4313      	orrs	r3, r2
  tmpreg |= (Init.ClockEdge           |\
 8009cb4:	68fa      	ldr	r2, [r7, #12]
 8009cb6:	4313      	orrs	r3, r2
 8009cb8:	60fb      	str	r3, [r7, #12]
             ); 
  
  /* Write to SDMMC CLKCR */
  MODIFY_REG(SDMMCx->CLKCR, CLKCR_CLEAR_MASK, tmpreg);  
 8009cba:	687b      	ldr	r3, [r7, #4]
 8009cbc:	685a      	ldr	r2, [r3, #4]
 8009cbe:	4b07      	ldr	r3, [pc, #28]	; (8009cdc <SDMMC_Init+0x54>)
 8009cc0:	4013      	ands	r3, r2
 8009cc2:	68fa      	ldr	r2, [r7, #12]
 8009cc4:	431a      	orrs	r2, r3
 8009cc6:	687b      	ldr	r3, [r7, #4]
 8009cc8:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 8009cca:	2300      	movs	r3, #0
}
 8009ccc:	4618      	mov	r0, r3
 8009cce:	3714      	adds	r7, #20
 8009cd0:	46bd      	mov	sp, r7
 8009cd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009cd6:	b004      	add	sp, #16
 8009cd8:	4770      	bx	lr
 8009cda:	bf00      	nop
 8009cdc:	ffff8100 	.word	0xffff8100

08009ce0 <SDMMC_ReadFIFO>:
  * @brief  Read data (word) from Rx FIFO in blocking mode (polling) 
  * @param  SDMMCx Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_ReadFIFO(SDMMC_TypeDef *SDMMCx)
{
 8009ce0:	b480      	push	{r7}
 8009ce2:	b083      	sub	sp, #12
 8009ce4:	af00      	add	r7, sp, #0
 8009ce6:	6078      	str	r0, [r7, #4]
  /* Read data from Rx FIFO */ 
  return (SDMMCx->FIFO);
 8009ce8:	687b      	ldr	r3, [r7, #4]
 8009cea:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
}
 8009cee:	4618      	mov	r0, r3
 8009cf0:	370c      	adds	r7, #12
 8009cf2:	46bd      	mov	sp, r7
 8009cf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009cf8:	4770      	bx	lr

08009cfa <SDMMC_PowerState_ON>:
  * @brief  Set SDMMC Power state to ON. 
  * @param  SDMMCx Pointer to SDMMC register base
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_PowerState_ON(SDMMC_TypeDef *SDMMCx)
{  
 8009cfa:	b480      	push	{r7}
 8009cfc:	b083      	sub	sp, #12
 8009cfe:	af00      	add	r7, sp, #0
 8009d00:	6078      	str	r0, [r7, #4]
  /* Set power state to ON */ 
  SDMMCx->POWER = SDMMC_POWER_PWRCTRL;
 8009d02:	687b      	ldr	r3, [r7, #4]
 8009d04:	2203      	movs	r2, #3
 8009d06:	601a      	str	r2, [r3, #0]
  
  return HAL_OK; 
 8009d08:	2300      	movs	r3, #0
}
 8009d0a:	4618      	mov	r0, r3
 8009d0c:	370c      	adds	r7, #12
 8009d0e:	46bd      	mov	sp, r7
 8009d10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d14:	4770      	bx	lr

08009d16 <SDMMC_GetPowerState>:
  *            - 0x00: Power OFF
  *            - 0x02: Power UP
  *            - 0x03: Power ON 
  */
uint32_t SDMMC_GetPowerState(SDMMC_TypeDef *SDMMCx)  
{
 8009d16:	b480      	push	{r7}
 8009d18:	b083      	sub	sp, #12
 8009d1a:	af00      	add	r7, sp, #0
 8009d1c:	6078      	str	r0, [r7, #4]
  return (SDMMCx->POWER & SDMMC_POWER_PWRCTRL);
 8009d1e:	687b      	ldr	r3, [r7, #4]
 8009d20:	681b      	ldr	r3, [r3, #0]
 8009d22:	f003 0303 	and.w	r3, r3, #3
}
 8009d26:	4618      	mov	r0, r3
 8009d28:	370c      	adds	r7, #12
 8009d2a:	46bd      	mov	sp, r7
 8009d2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d30:	4770      	bx	lr
	...

08009d34 <SDMMC_SendCommand>:
  * @param  Command pointer to a SDMMC_CmdInitTypeDef structure that contains 
  *         the configuration information for the SDMMC command
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_SendCommand(SDMMC_TypeDef *SDMMCx, SDMMC_CmdInitTypeDef *Command)
{
 8009d34:	b480      	push	{r7}
 8009d36:	b085      	sub	sp, #20
 8009d38:	af00      	add	r7, sp, #0
 8009d3a:	6078      	str	r0, [r7, #4]
 8009d3c:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 8009d3e:	2300      	movs	r3, #0
 8009d40:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDMMC_RESPONSE(Command->Response));
  assert_param(IS_SDMMC_WAIT(Command->WaitForInterrupt));
  assert_param(IS_SDMMC_CPSM(Command->CPSM));

  /* Set the SDMMC Argument value */
  SDMMCx->ARG = Command->Argument;
 8009d42:	683b      	ldr	r3, [r7, #0]
 8009d44:	681a      	ldr	r2, [r3, #0]
 8009d46:	687b      	ldr	r3, [r7, #4]
 8009d48:	609a      	str	r2, [r3, #8]

  /* Set SDMMC command parameters */
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 8009d4a:	683b      	ldr	r3, [r7, #0]
 8009d4c:	685a      	ldr	r2, [r3, #4]
                       Command->Response         |\
 8009d4e:	683b      	ldr	r3, [r7, #0]
 8009d50:	689b      	ldr	r3, [r3, #8]
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 8009d52:	431a      	orrs	r2, r3
                       Command->WaitForInterrupt |\
 8009d54:	683b      	ldr	r3, [r7, #0]
 8009d56:	68db      	ldr	r3, [r3, #12]
                       Command->Response         |\
 8009d58:	431a      	orrs	r2, r3
                       Command->CPSM);
 8009d5a:	683b      	ldr	r3, [r7, #0]
 8009d5c:	691b      	ldr	r3, [r3, #16]
                       Command->WaitForInterrupt |\
 8009d5e:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 8009d60:	68fa      	ldr	r2, [r7, #12]
 8009d62:	4313      	orrs	r3, r2
 8009d64:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC CMD register */
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg); 
 8009d66:	687b      	ldr	r3, [r7, #4]
 8009d68:	68da      	ldr	r2, [r3, #12]
 8009d6a:	4b06      	ldr	r3, [pc, #24]	; (8009d84 <SDMMC_SendCommand+0x50>)
 8009d6c:	4013      	ands	r3, r2
 8009d6e:	68fa      	ldr	r2, [r7, #12]
 8009d70:	431a      	orrs	r2, r3
 8009d72:	687b      	ldr	r3, [r7, #4]
 8009d74:	60da      	str	r2, [r3, #12]
  
  return HAL_OK;  
 8009d76:	2300      	movs	r3, #0
}
 8009d78:	4618      	mov	r0, r3
 8009d7a:	3714      	adds	r7, #20
 8009d7c:	46bd      	mov	sp, r7
 8009d7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d82:	4770      	bx	lr
 8009d84:	fffff000 	.word	0xfffff000

08009d88 <SDMMC_GetCommandResponse>:
  * @brief  Return the command index of last command for which response received
  * @param  SDMMCx Pointer to SDMMC register base
  * @retval Command index of the last command response received
  */
uint8_t SDMMC_GetCommandResponse(SDMMC_TypeDef *SDMMCx)
{
 8009d88:	b480      	push	{r7}
 8009d8a:	b083      	sub	sp, #12
 8009d8c:	af00      	add	r7, sp, #0
 8009d8e:	6078      	str	r0, [r7, #4]
  return (uint8_t)(SDMMCx->RESPCMD);
 8009d90:	687b      	ldr	r3, [r7, #4]
 8009d92:	691b      	ldr	r3, [r3, #16]
 8009d94:	b2db      	uxtb	r3, r3
}
 8009d96:	4618      	mov	r0, r3
 8009d98:	370c      	adds	r7, #12
 8009d9a:	46bd      	mov	sp, r7
 8009d9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009da0:	4770      	bx	lr

08009da2 <SDMMC_GetResponse>:
  *            @arg SDMMC_RESP3: Response Register 3
  *            @arg SDMMC_RESP4: Response Register 4  
  * @retval The Corresponding response register value
  */
uint32_t SDMMC_GetResponse(SDMMC_TypeDef *SDMMCx, uint32_t Response)
{
 8009da2:	b480      	push	{r7}
 8009da4:	b085      	sub	sp, #20
 8009da6:	af00      	add	r7, sp, #0
 8009da8:	6078      	str	r0, [r7, #4]
 8009daa:	6039      	str	r1, [r7, #0]
  __IO uint32_t tmp = 0;
 8009dac:	2300      	movs	r3, #0
 8009dae:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_SDMMC_RESP(Response));
  
  /* Get the response */
  tmp = (uint32_t)&(SDMMCx->RESP1) + Response;
 8009db0:	687b      	ldr	r3, [r7, #4]
 8009db2:	3314      	adds	r3, #20
 8009db4:	461a      	mov	r2, r3
 8009db6:	683b      	ldr	r3, [r7, #0]
 8009db8:	4413      	add	r3, r2
 8009dba:	60fb      	str	r3, [r7, #12]
  
  return (*(__IO uint32_t *) tmp);
 8009dbc:	68fb      	ldr	r3, [r7, #12]
 8009dbe:	681b      	ldr	r3, [r3, #0]
}  
 8009dc0:	4618      	mov	r0, r3
 8009dc2:	3714      	adds	r7, #20
 8009dc4:	46bd      	mov	sp, r7
 8009dc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009dca:	4770      	bx	lr

08009dcc <SDMMC_ConfigData>:
  * @param  Data  pointer to a SDMMC_DataInitTypeDef structure 
  *         that contains the configuration information for the SDMMC data.
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_ConfigData(SDMMC_TypeDef *SDMMCx, SDMMC_DataInitTypeDef* Data)
{
 8009dcc:	b480      	push	{r7}
 8009dce:	b085      	sub	sp, #20
 8009dd0:	af00      	add	r7, sp, #0
 8009dd2:	6078      	str	r0, [r7, #4]
 8009dd4:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 8009dd6:	2300      	movs	r3, #0
 8009dd8:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDMMC_TRANSFER_DIR(Data->TransferDir));
  assert_param(IS_SDMMC_TRANSFER_MODE(Data->TransferMode));
  assert_param(IS_SDMMC_DPSM(Data->DPSM));

  /* Set the SDMMC Data TimeOut value */
  SDMMCx->DTIMER = Data->DataTimeOut;
 8009dda:	683b      	ldr	r3, [r7, #0]
 8009ddc:	681a      	ldr	r2, [r3, #0]
 8009dde:	687b      	ldr	r3, [r7, #4]
 8009de0:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set the SDMMC DataLength value */
  SDMMCx->DLEN = Data->DataLength;
 8009de2:	683b      	ldr	r3, [r7, #0]
 8009de4:	685a      	ldr	r2, [r3, #4]
 8009de6:	687b      	ldr	r3, [r7, #4]
 8009de8:	629a      	str	r2, [r3, #40]	; 0x28

  /* Set the SDMMC data configuration parameters */
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 8009dea:	683b      	ldr	r3, [r7, #0]
 8009dec:	689a      	ldr	r2, [r3, #8]
                       Data->TransferDir   |\
 8009dee:	683b      	ldr	r3, [r7, #0]
 8009df0:	68db      	ldr	r3, [r3, #12]
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 8009df2:	431a      	orrs	r2, r3
                       Data->TransferMode  |\
 8009df4:	683b      	ldr	r3, [r7, #0]
 8009df6:	691b      	ldr	r3, [r3, #16]
                       Data->TransferDir   |\
 8009df8:	431a      	orrs	r2, r3
                       Data->DPSM);
 8009dfa:	683b      	ldr	r3, [r7, #0]
 8009dfc:	695b      	ldr	r3, [r3, #20]
                       Data->TransferMode  |\
 8009dfe:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 8009e00:	68fa      	ldr	r2, [r7, #12]
 8009e02:	4313      	orrs	r3, r2
 8009e04:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC DCTRL */
  MODIFY_REG(SDMMCx->DCTRL, DCTRL_CLEAR_MASK, tmpreg);
 8009e06:	687b      	ldr	r3, [r7, #4]
 8009e08:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009e0a:	f023 02f7 	bic.w	r2, r3, #247	; 0xf7
 8009e0e:	68fb      	ldr	r3, [r7, #12]
 8009e10:	431a      	orrs	r2, r3
 8009e12:	687b      	ldr	r3, [r7, #4]
 8009e14:	62da      	str	r2, [r3, #44]	; 0x2c

  return HAL_OK;
 8009e16:	2300      	movs	r3, #0

}
 8009e18:	4618      	mov	r0, r3
 8009e1a:	3714      	adds	r7, #20
 8009e1c:	46bd      	mov	sp, r7
 8009e1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e22:	4770      	bx	lr

08009e24 <SDMMC_CmdBlockLength>:
  * @brief  Send the Data Block Lenght command and check the response
  * @param  SDMMCx Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdBlockLength(SDMMC_TypeDef *SDMMCx, uint32_t BlockSize)
{
 8009e24:	b580      	push	{r7, lr}
 8009e26:	b088      	sub	sp, #32
 8009e28:	af00      	add	r7, sp, #0
 8009e2a:	6078      	str	r0, [r7, #4]
 8009e2c:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate = SDMMC_ERROR_NONE;
 8009e2e:	2300      	movs	r3, #0
 8009e30:	61fb      	str	r3, [r7, #28]
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)BlockSize;
 8009e32:	683b      	ldr	r3, [r7, #0]
 8009e34:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_BLOCKLEN;
 8009e36:	2310      	movs	r3, #16
 8009e38:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8009e3a:	2340      	movs	r3, #64	; 0x40
 8009e3c:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8009e3e:	2300      	movs	r3, #0
 8009e40:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8009e42:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009e46:	61bb      	str	r3, [r7, #24]
  SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8009e48:	f107 0308 	add.w	r3, r7, #8
 8009e4c:	4619      	mov	r1, r3
 8009e4e:	6878      	ldr	r0, [r7, #4]
 8009e50:	f7ff ff70 	bl	8009d34 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SET_BLOCKLEN, SDMMC_CMDTIMEOUT);
 8009e54:	f241 3288 	movw	r2, #5000	; 0x1388
 8009e58:	2110      	movs	r1, #16
 8009e5a:	6878      	ldr	r0, [r7, #4]
 8009e5c:	f000 f98c 	bl	800a178 <SDMMC_GetCmdResp1>
 8009e60:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8009e62:	69fb      	ldr	r3, [r7, #28]
}
 8009e64:	4618      	mov	r0, r3
 8009e66:	3720      	adds	r7, #32
 8009e68:	46bd      	mov	sp, r7
 8009e6a:	bd80      	pop	{r7, pc}

08009e6c <SDMMC_CmdSelDesel>:
  * @param  SDMMCx Pointer to SDMMC register base 
  * @param  addr Address of the card to be selected  
  * @retval HAL status
  */
uint32_t SDMMC_CmdSelDesel(SDMMC_TypeDef *SDMMCx, uint64_t Addr)
{
 8009e6c:	b580      	push	{r7, lr}
 8009e6e:	b08a      	sub	sp, #40	; 0x28
 8009e70:	af00      	add	r7, sp, #0
 8009e72:	60f8      	str	r0, [r7, #12]
 8009e74:	e9c7 2300 	strd	r2, r3, [r7]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate = SDMMC_ERROR_NONE;
 8009e78:	2300      	movs	r3, #0
 8009e7a:	627b      	str	r3, [r7, #36]	; 0x24
  
  /* Send CMD7 SDMMC_SEL_DESEL_CARD */
  sdmmc_cmdinit.Argument         = (uint32_t)Addr;
 8009e7c:	683b      	ldr	r3, [r7, #0]
 8009e7e:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEL_DESEL_CARD;
 8009e80:	2307      	movs	r3, #7
 8009e82:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8009e84:	2340      	movs	r3, #64	; 0x40
 8009e86:	61bb      	str	r3, [r7, #24]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8009e88:	2300      	movs	r3, #0
 8009e8a:	61fb      	str	r3, [r7, #28]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8009e8c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009e90:	623b      	str	r3, [r7, #32]
  SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8009e92:	f107 0310 	add.w	r3, r7, #16
 8009e96:	4619      	mov	r1, r3
 8009e98:	68f8      	ldr	r0, [r7, #12]
 8009e9a:	f7ff ff4b 	bl	8009d34 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SEL_DESEL_CARD, SDMMC_CMDTIMEOUT);
 8009e9e:	f241 3288 	movw	r2, #5000	; 0x1388
 8009ea2:	2107      	movs	r1, #7
 8009ea4:	68f8      	ldr	r0, [r7, #12]
 8009ea6:	f000 f967 	bl	800a178 <SDMMC_GetCmdResp1>
 8009eaa:	6278      	str	r0, [r7, #36]	; 0x24

  return errorstate;
 8009eac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8009eae:	4618      	mov	r0, r3
 8009eb0:	3728      	adds	r7, #40	; 0x28
 8009eb2:	46bd      	mov	sp, r7
 8009eb4:	bd80      	pop	{r7, pc}

08009eb6 <SDMMC_CmdGoIdleState>:
  * @brief  Send the Go Idle State command and check the response.
  * @param  SDMMCx Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdGoIdleState(SDMMC_TypeDef *SDMMCx)
{
 8009eb6:	b580      	push	{r7, lr}
 8009eb8:	b088      	sub	sp, #32
 8009eba:	af00      	add	r7, sp, #0
 8009ebc:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate = SDMMC_ERROR_NONE;
 8009ebe:	2300      	movs	r3, #0
 8009ec0:	61fb      	str	r3, [r7, #28]
  
  sdmmc_cmdinit.Argument         = 0;
 8009ec2:	2300      	movs	r3, #0
 8009ec4:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_GO_IDLE_STATE;
 8009ec6:	2300      	movs	r3, #0
 8009ec8:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_NO;
 8009eca:	2300      	movs	r3, #0
 8009ecc:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8009ece:	2300      	movs	r3, #0
 8009ed0:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8009ed2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009ed6:	61bb      	str	r3, [r7, #24]
  SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8009ed8:	f107 0308 	add.w	r3, r7, #8
 8009edc:	4619      	mov	r1, r3
 8009ede:	6878      	ldr	r0, [r7, #4]
 8009ee0:	f7ff ff28 	bl	8009d34 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdError(SDMMCx);
 8009ee4:	6878      	ldr	r0, [r7, #4]
 8009ee6:	f000 f91d 	bl	800a124 <SDMMC_GetCmdError>
 8009eea:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8009eec:	69fb      	ldr	r3, [r7, #28]
}
 8009eee:	4618      	mov	r0, r3
 8009ef0:	3720      	adds	r7, #32
 8009ef2:	46bd      	mov	sp, r7
 8009ef4:	bd80      	pop	{r7, pc}

08009ef6 <SDMMC_CmdOperCond>:
  * @brief  Send the Operating Condition command and check the response.
  * @param  SDMMCx Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdOperCond(SDMMC_TypeDef *SDMMCx)
{
 8009ef6:	b580      	push	{r7, lr}
 8009ef8:	b088      	sub	sp, #32
 8009efa:	af00      	add	r7, sp, #0
 8009efc:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate = SDMMC_ERROR_NONE;
 8009efe:	2300      	movs	r3, #0
 8009f00:	61fb      	str	r3, [r7, #28]
  /* Send CMD8 to verify SD card interface operating condition */
  /* Argument: - [31:12]: Reserved (shall be set to '0')
  - [11:8]: Supply Voltage (VHS) 0x1 (Range: 2.7-3.6 V)
  - [7:0]: Check Pattern (recommended 0xAA) */
  /* CMD Response: R7 */
  sdmmc_cmdinit.Argument         = SDMMC_CHECK_PATTERN;
 8009f02:	f44f 73d5 	mov.w	r3, #426	; 0x1aa
 8009f06:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_HS_SEND_EXT_CSD;
 8009f08:	2308      	movs	r3, #8
 8009f0a:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8009f0c:	2340      	movs	r3, #64	; 0x40
 8009f0e:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8009f10:	2300      	movs	r3, #0
 8009f12:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8009f14:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009f18:	61bb      	str	r3, [r7, #24]
  SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8009f1a:	f107 0308 	add.w	r3, r7, #8
 8009f1e:	4619      	mov	r1, r3
 8009f20:	6878      	ldr	r0, [r7, #4]
 8009f22:	f7ff ff07 	bl	8009d34 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp7(SDMMCx);
 8009f26:	6878      	ldr	r0, [r7, #4]
 8009f28:	f000 faee 	bl	800a508 <SDMMC_GetCmdResp7>
 8009f2c:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8009f2e:	69fb      	ldr	r3, [r7, #28]
}
 8009f30:	4618      	mov	r0, r3
 8009f32:	3720      	adds	r7, #32
 8009f34:	46bd      	mov	sp, r7
 8009f36:	bd80      	pop	{r7, pc}

08009f38 <SDMMC_CmdAppCommand>:
  *         and check the response.
  * @param  SDMMCx Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppCommand(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 8009f38:	b580      	push	{r7, lr}
 8009f3a:	b088      	sub	sp, #32
 8009f3c:	af00      	add	r7, sp, #0
 8009f3e:	6078      	str	r0, [r7, #4]
 8009f40:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate = SDMMC_ERROR_NONE;
 8009f42:	2300      	movs	r3, #0
 8009f44:	61fb      	str	r3, [r7, #28]
  
  sdmmc_cmdinit.Argument         = (uint32_t)Argument;
 8009f46:	683b      	ldr	r3, [r7, #0]
 8009f48:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_CMD;
 8009f4a:	2337      	movs	r3, #55	; 0x37
 8009f4c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8009f4e:	2340      	movs	r3, #64	; 0x40
 8009f50:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8009f52:	2300      	movs	r3, #0
 8009f54:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8009f56:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009f5a:	61bb      	str	r3, [r7, #24]
  SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8009f5c:	f107 0308 	add.w	r3, r7, #8
 8009f60:	4619      	mov	r1, r3
 8009f62:	6878      	ldr	r0, [r7, #4]
 8009f64:	f7ff fee6 	bl	8009d34 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  /* If there is a HAL_ERROR, it is a MMC card, else
  it is a SD card: SD card 2.0 (voltage range mismatch)
     or SD card 1.x */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_APP_CMD, SDMMC_CMDTIMEOUT);
 8009f68:	f241 3288 	movw	r2, #5000	; 0x1388
 8009f6c:	2137      	movs	r1, #55	; 0x37
 8009f6e:	6878      	ldr	r0, [r7, #4]
 8009f70:	f000 f902 	bl	800a178 <SDMMC_GetCmdResp1>
 8009f74:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8009f76:	69fb      	ldr	r3, [r7, #28]
}
 8009f78:	4618      	mov	r0, r3
 8009f7a:	3720      	adds	r7, #32
 8009f7c:	46bd      	mov	sp, r7
 8009f7e:	bd80      	pop	{r7, pc}

08009f80 <SDMMC_CmdAppOperCommand>:
  *         condition register (OCR)
  * @param  SDMMCx Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppOperCommand(SDMMC_TypeDef *SDMMCx, uint32_t SdType)
{
 8009f80:	b580      	push	{r7, lr}
 8009f82:	b088      	sub	sp, #32
 8009f84:	af00      	add	r7, sp, #0
 8009f86:	6078      	str	r0, [r7, #4]
 8009f88:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate = SDMMC_ERROR_NONE;
 8009f8a:	2300      	movs	r3, #0
 8009f8c:	61fb      	str	r3, [r7, #28]
  
  sdmmc_cmdinit.Argument         = SDMMC_VOLTAGE_WINDOW_SD | SdType;
 8009f8e:	683a      	ldr	r2, [r7, #0]
 8009f90:	4b0d      	ldr	r3, [pc, #52]	; (8009fc8 <SDMMC_CmdAppOperCommand+0x48>)
 8009f92:	4313      	orrs	r3, r2
 8009f94:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_OP_COND;
 8009f96:	2329      	movs	r3, #41	; 0x29
 8009f98:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8009f9a:	2340      	movs	r3, #64	; 0x40
 8009f9c:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8009f9e:	2300      	movs	r3, #0
 8009fa0:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8009fa2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009fa6:	61bb      	str	r3, [r7, #24]
  SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8009fa8:	f107 0308 	add.w	r3, r7, #8
 8009fac:	4619      	mov	r1, r3
 8009fae:	6878      	ldr	r0, [r7, #4]
 8009fb0:	f7ff fec0 	bl	8009d34 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp3(SDMMCx);
 8009fb4:	6878      	ldr	r0, [r7, #4]
 8009fb6:	f000 fa05 	bl	800a3c4 <SDMMC_GetCmdResp3>
 8009fba:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8009fbc:	69fb      	ldr	r3, [r7, #28]
}
 8009fbe:	4618      	mov	r0, r3
 8009fc0:	3720      	adds	r7, #32
 8009fc2:	46bd      	mov	sp, r7
 8009fc4:	bd80      	pop	{r7, pc}
 8009fc6:	bf00      	nop
 8009fc8:	80100000 	.word	0x80100000

08009fcc <SDMMC_CmdBusWidth>:
  * @brief  Send the Bus Width command and check the response.
  * @param  SDMMCx Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdBusWidth(SDMMC_TypeDef *SDMMCx, uint32_t BusWidth)
{
 8009fcc:	b580      	push	{r7, lr}
 8009fce:	b088      	sub	sp, #32
 8009fd0:	af00      	add	r7, sp, #0
 8009fd2:	6078      	str	r0, [r7, #4]
 8009fd4:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate = SDMMC_ERROR_NONE;
 8009fd6:	2300      	movs	r3, #0
 8009fd8:	61fb      	str	r3, [r7, #28]
  
  sdmmc_cmdinit.Argument         = (uint32_t)BusWidth;
 8009fda:	683b      	ldr	r3, [r7, #0]
 8009fdc:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_SD_SET_BUSWIDTH;
 8009fde:	2306      	movs	r3, #6
 8009fe0:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8009fe2:	2340      	movs	r3, #64	; 0x40
 8009fe4:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8009fe6:	2300      	movs	r3, #0
 8009fe8:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8009fea:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009fee:	61bb      	str	r3, [r7, #24]
  SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8009ff0:	f107 0308 	add.w	r3, r7, #8
 8009ff4:	4619      	mov	r1, r3
 8009ff6:	6878      	ldr	r0, [r7, #4]
 8009ff8:	f7ff fe9c 	bl	8009d34 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_APP_SD_SET_BUSWIDTH, SDMMC_CMDTIMEOUT);
 8009ffc:	f241 3288 	movw	r2, #5000	; 0x1388
 800a000:	2106      	movs	r1, #6
 800a002:	6878      	ldr	r0, [r7, #4]
 800a004:	f000 f8b8 	bl	800a178 <SDMMC_GetCmdResp1>
 800a008:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800a00a:	69fb      	ldr	r3, [r7, #28]
}
 800a00c:	4618      	mov	r0, r3
 800a00e:	3720      	adds	r7, #32
 800a010:	46bd      	mov	sp, r7
 800a012:	bd80      	pop	{r7, pc}

0800a014 <SDMMC_CmdSendSCR>:
  * @brief  Send the Send SCR command and check the response.
  * @param  SDMMCx Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendSCR(SDMMC_TypeDef *SDMMCx)
{
 800a014:	b580      	push	{r7, lr}
 800a016:	b088      	sub	sp, #32
 800a018:	af00      	add	r7, sp, #0
 800a01a:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate = SDMMC_ERROR_NONE;
 800a01c:	2300      	movs	r3, #0
 800a01e:	61fb      	str	r3, [r7, #28]
  
  /* Send CMD51 SD_APP_SEND_SCR */
  sdmmc_cmdinit.Argument         = 0;
 800a020:	2300      	movs	r3, #0
 800a022:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_SEND_SCR;
 800a024:	2333      	movs	r3, #51	; 0x33
 800a026:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800a028:	2340      	movs	r3, #64	; 0x40
 800a02a:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800a02c:	2300      	movs	r3, #0
 800a02e:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800a030:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800a034:	61bb      	str	r3, [r7, #24]
  SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800a036:	f107 0308 	add.w	r3, r7, #8
 800a03a:	4619      	mov	r1, r3
 800a03c:	6878      	ldr	r0, [r7, #4]
 800a03e:	f7ff fe79 	bl	8009d34 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SD_APP_SEND_SCR, SDMMC_CMDTIMEOUT);
 800a042:	f241 3288 	movw	r2, #5000	; 0x1388
 800a046:	2133      	movs	r1, #51	; 0x33
 800a048:	6878      	ldr	r0, [r7, #4]
 800a04a:	f000 f895 	bl	800a178 <SDMMC_GetCmdResp1>
 800a04e:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800a050:	69fb      	ldr	r3, [r7, #28]
}
 800a052:	4618      	mov	r0, r3
 800a054:	3720      	adds	r7, #32
 800a056:	46bd      	mov	sp, r7
 800a058:	bd80      	pop	{r7, pc}

0800a05a <SDMMC_CmdSendCID>:
  * @brief  Send the Send CID command and check the response.
  * @param  SDMMCx Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCID(SDMMC_TypeDef *SDMMCx)
{
 800a05a:	b580      	push	{r7, lr}
 800a05c:	b088      	sub	sp, #32
 800a05e:	af00      	add	r7, sp, #0
 800a060:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate = SDMMC_ERROR_NONE;
 800a062:	2300      	movs	r3, #0
 800a064:	61fb      	str	r3, [r7, #28]
  
  /* Send CMD2 ALL_SEND_CID */
  sdmmc_cmdinit.Argument         = 0;
 800a066:	2300      	movs	r3, #0
 800a068:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_ALL_SEND_CID;
 800a06a:	2302      	movs	r3, #2
 800a06c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_LONG;
 800a06e:	23c0      	movs	r3, #192	; 0xc0
 800a070:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800a072:	2300      	movs	r3, #0
 800a074:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800a076:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800a07a:	61bb      	str	r3, [r7, #24]
  SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800a07c:	f107 0308 	add.w	r3, r7, #8
 800a080:	4619      	mov	r1, r3
 800a082:	6878      	ldr	r0, [r7, #4]
 800a084:	f7ff fe56 	bl	8009d34 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDMMCx);
 800a088:	6878      	ldr	r0, [r7, #4]
 800a08a:	f000 f95b 	bl	800a344 <SDMMC_GetCmdResp2>
 800a08e:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800a090:	69fb      	ldr	r3, [r7, #28]
}
 800a092:	4618      	mov	r0, r3
 800a094:	3720      	adds	r7, #32
 800a096:	46bd      	mov	sp, r7
 800a098:	bd80      	pop	{r7, pc}

0800a09a <SDMMC_CmdSendCSD>:
  * @brief  Send the Send CSD command and check the response.
  * @param  SDMMCx Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCSD(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 800a09a:	b580      	push	{r7, lr}
 800a09c:	b088      	sub	sp, #32
 800a09e:	af00      	add	r7, sp, #0
 800a0a0:	6078      	str	r0, [r7, #4]
 800a0a2:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate = SDMMC_ERROR_NONE;
 800a0a4:	2300      	movs	r3, #0
 800a0a6:	61fb      	str	r3, [r7, #28]
  
  /* Send CMD9 SEND_CSD */
  sdmmc_cmdinit.Argument         = (uint32_t)Argument;
 800a0a8:	683b      	ldr	r3, [r7, #0]
 800a0aa:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_CSD;
 800a0ac:	2309      	movs	r3, #9
 800a0ae:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_LONG;
 800a0b0:	23c0      	movs	r3, #192	; 0xc0
 800a0b2:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800a0b4:	2300      	movs	r3, #0
 800a0b6:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800a0b8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800a0bc:	61bb      	str	r3, [r7, #24]
  SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800a0be:	f107 0308 	add.w	r3, r7, #8
 800a0c2:	4619      	mov	r1, r3
 800a0c4:	6878      	ldr	r0, [r7, #4]
 800a0c6:	f7ff fe35 	bl	8009d34 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDMMCx);
 800a0ca:	6878      	ldr	r0, [r7, #4]
 800a0cc:	f000 f93a 	bl	800a344 <SDMMC_GetCmdResp2>
 800a0d0:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800a0d2:	69fb      	ldr	r3, [r7, #28]
}
 800a0d4:	4618      	mov	r0, r3
 800a0d6:	3720      	adds	r7, #32
 800a0d8:	46bd      	mov	sp, r7
 800a0da:	bd80      	pop	{r7, pc}

0800a0dc <SDMMC_CmdSetRelAdd>:
  * @brief  Send the Send CSD command and check the response.
  * @param  SDMMCx Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSetRelAdd(SDMMC_TypeDef *SDMMCx, uint16_t *pRCA)
{
 800a0dc:	b580      	push	{r7, lr}
 800a0de:	b088      	sub	sp, #32
 800a0e0:	af00      	add	r7, sp, #0
 800a0e2:	6078      	str	r0, [r7, #4]
 800a0e4:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate = SDMMC_ERROR_NONE;
 800a0e6:	2300      	movs	r3, #0
 800a0e8:	61fb      	str	r3, [r7, #28]
  
  /* Send CMD3 SD_CMD_SET_REL_ADDR */
  sdmmc_cmdinit.Argument         = 0;
 800a0ea:	2300      	movs	r3, #0
 800a0ec:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_REL_ADDR;
 800a0ee:	2303      	movs	r3, #3
 800a0f0:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800a0f2:	2340      	movs	r3, #64	; 0x40
 800a0f4:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800a0f6:	2300      	movs	r3, #0
 800a0f8:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800a0fa:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800a0fe:	61bb      	str	r3, [r7, #24]
  SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800a100:	f107 0308 	add.w	r3, r7, #8
 800a104:	4619      	mov	r1, r3
 800a106:	6878      	ldr	r0, [r7, #4]
 800a108:	f7ff fe14 	bl	8009d34 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp6(SDMMCx, SDMMC_CMD_SET_REL_ADDR, pRCA);
 800a10c:	683a      	ldr	r2, [r7, #0]
 800a10e:	2103      	movs	r1, #3
 800a110:	6878      	ldr	r0, [r7, #4]
 800a112:	f000 f98b 	bl	800a42c <SDMMC_GetCmdResp6>
 800a116:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800a118:	69fb      	ldr	r3, [r7, #28]
}
 800a11a:	4618      	mov	r0, r3
 800a11c:	3720      	adds	r7, #32
 800a11e:	46bd      	mov	sp, r7
 800a120:	bd80      	pop	{r7, pc}
	...

0800a124 <SDMMC_GetCmdError>:
  * @brief  Checks for error conditions for CMD0.
  * @param  hsd SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdError(SDMMC_TypeDef *SDMMCx)
{
 800a124:	b490      	push	{r4, r7}
 800a126:	b082      	sub	sp, #8
 800a128:	af00      	add	r7, sp, #0
 800a12a:	6078      	str	r0, [r7, #4]
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8 /1000);
 800a12c:	4b10      	ldr	r3, [pc, #64]	; (800a170 <SDMMC_GetCmdError+0x4c>)
 800a12e:	681b      	ldr	r3, [r3, #0]
 800a130:	4a10      	ldr	r2, [pc, #64]	; (800a174 <SDMMC_GetCmdError+0x50>)
 800a132:	fba2 2303 	umull	r2, r3, r2, r3
 800a136:	0a5b      	lsrs	r3, r3, #9
 800a138:	f241 3288 	movw	r2, #5000	; 0x1388
 800a13c:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0)
 800a140:	4623      	mov	r3, r4
 800a142:	1e5c      	subs	r4, r3, #1
 800a144:	2b00      	cmp	r3, #0
 800a146:	d102      	bne.n	800a14e <SDMMC_GetCmdError+0x2a>
    {
      return SDMMC_ERROR_TIMEOUT;
 800a148:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800a14c:	e00a      	b.n	800a164 <SDMMC_GetCmdError+0x40>
    }
    
  }while(!__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CMDSENT));
 800a14e:	687b      	ldr	r3, [r7, #4]
 800a150:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a152:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a156:	2b00      	cmp	r3, #0
 800a158:	d0f2      	beq.n	800a140 <SDMMC_GetCmdError+0x1c>
  
  /* Clear all the static flags */
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_FLAGS);
 800a15a:	687b      	ldr	r3, [r7, #4]
 800a15c:	f240 52ff 	movw	r2, #1535	; 0x5ff
 800a160:	639a      	str	r2, [r3, #56]	; 0x38
  
  return SDMMC_ERROR_NONE;
 800a162:	2300      	movs	r3, #0
}
 800a164:	4618      	mov	r0, r3
 800a166:	3708      	adds	r7, #8
 800a168:	46bd      	mov	sp, r7
 800a16a:	bc90      	pop	{r4, r7}
 800a16c:	4770      	bx	lr
 800a16e:	bf00      	nop
 800a170:	200000ac 	.word	0x200000ac
 800a174:	10624dd3 	.word	0x10624dd3

0800a178 <SDMMC_GetCmdResp1>:
  * @param  hsd SD handle
  * @param  SD_CMD The sent command index  
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp1(SDMMC_TypeDef *SDMMCx, uint8_t SD_CMD, uint32_t Timeout)
{
 800a178:	b590      	push	{r4, r7, lr}
 800a17a:	b087      	sub	sp, #28
 800a17c:	af00      	add	r7, sp, #0
 800a17e:	60f8      	str	r0, [r7, #12]
 800a180:	460b      	mov	r3, r1
 800a182:	607a      	str	r2, [r7, #4]
 800a184:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  
  /* 8 is the number of required instructions cycles for the below loop statement.
  The Timeout is expressed in ms */
  register uint32_t count = Timeout * (SystemCoreClock / 8 /1000);
 800a186:	4b6c      	ldr	r3, [pc, #432]	; (800a338 <SDMMC_GetCmdResp1+0x1c0>)
 800a188:	681b      	ldr	r3, [r3, #0]
 800a18a:	4a6c      	ldr	r2, [pc, #432]	; (800a33c <SDMMC_GetCmdResp1+0x1c4>)
 800a18c:	fba2 2303 	umull	r2, r3, r2, r3
 800a190:	0a5b      	lsrs	r3, r3, #9
 800a192:	687a      	ldr	r2, [r7, #4]
 800a194:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0)
 800a198:	4623      	mov	r3, r4
 800a19a:	1e5c      	subs	r4, r3, #1
 800a19c:	2b00      	cmp	r3, #0
 800a19e:	d102      	bne.n	800a1a6 <SDMMC_GetCmdResp1+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 800a1a0:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800a1a4:	e0c3      	b.n	800a32e <SDMMC_GetCmdResp1+0x1b6>
    }
    
  }while(!__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT));
 800a1a6:	68fb      	ldr	r3, [r7, #12]
 800a1a8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a1aa:	f003 0345 	and.w	r3, r3, #69	; 0x45
 800a1ae:	2b00      	cmp	r3, #0
 800a1b0:	d0f2      	beq.n	800a198 <SDMMC_GetCmdResp1+0x20>
  
  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 800a1b2:	68fb      	ldr	r3, [r7, #12]
 800a1b4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a1b6:	f003 0304 	and.w	r3, r3, #4
 800a1ba:	2b00      	cmp	r3, #0
 800a1bc:	d004      	beq.n	800a1c8 <SDMMC_GetCmdResp1+0x50>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 800a1be:	68fb      	ldr	r3, [r7, #12]
 800a1c0:	2204      	movs	r2, #4
 800a1c2:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800a1c4:	2304      	movs	r3, #4
 800a1c6:	e0b2      	b.n	800a32e <SDMMC_GetCmdResp1+0x1b6>
  }
  else if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 800a1c8:	68fb      	ldr	r3, [r7, #12]
 800a1ca:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a1cc:	f003 0301 	and.w	r3, r3, #1
 800a1d0:	2b00      	cmp	r3, #0
 800a1d2:	d004      	beq.n	800a1de <SDMMC_GetCmdResp1+0x66>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 800a1d4:	68fb      	ldr	r3, [r7, #12]
 800a1d6:	2201      	movs	r2, #1
 800a1d8:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800a1da:	2301      	movs	r3, #1
 800a1dc:	e0a7      	b.n	800a32e <SDMMC_GetCmdResp1+0x1b6>
  }
  
  /* Check response received is of desired command */
  if(SDMMC_GetCommandResponse(SDMMCx) != SD_CMD)
 800a1de:	68f8      	ldr	r0, [r7, #12]
 800a1e0:	f7ff fdd2 	bl	8009d88 <SDMMC_GetCommandResponse>
 800a1e4:	4603      	mov	r3, r0
 800a1e6:	461a      	mov	r2, r3
 800a1e8:	7afb      	ldrb	r3, [r7, #11]
 800a1ea:	4293      	cmp	r3, r2
 800a1ec:	d001      	beq.n	800a1f2 <SDMMC_GetCmdResp1+0x7a>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800a1ee:	2301      	movs	r3, #1
 800a1f0:	e09d      	b.n	800a32e <SDMMC_GetCmdResp1+0x1b6>
  }
  
  /* Clear all the static flags */
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_FLAGS);
 800a1f2:	68fb      	ldr	r3, [r7, #12]
 800a1f4:	f240 52ff 	movw	r2, #1535	; 0x5ff
 800a1f8:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* We have received response, retrieve it for analysis  */
  response_r1 = SDMMC_GetResponse(SDMMCx, SDMMC_RESP1);
 800a1fa:	2100      	movs	r1, #0
 800a1fc:	68f8      	ldr	r0, [r7, #12]
 800a1fe:	f7ff fdd0 	bl	8009da2 <SDMMC_GetResponse>
 800a202:	6178      	str	r0, [r7, #20]
  
  if((response_r1 & SDMMC_OCR_ERRORBITS) == SDMMC_ALLZERO)
 800a204:	697a      	ldr	r2, [r7, #20]
 800a206:	4b4e      	ldr	r3, [pc, #312]	; (800a340 <SDMMC_GetCmdResp1+0x1c8>)
 800a208:	4013      	ands	r3, r2
 800a20a:	2b00      	cmp	r3, #0
 800a20c:	d101      	bne.n	800a212 <SDMMC_GetCmdResp1+0x9a>
  {
    return SDMMC_ERROR_NONE;
 800a20e:	2300      	movs	r3, #0
 800a210:	e08d      	b.n	800a32e <SDMMC_GetCmdResp1+0x1b6>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_OUT_OF_RANGE) == SDMMC_OCR_ADDR_OUT_OF_RANGE)
 800a212:	697b      	ldr	r3, [r7, #20]
 800a214:	2b00      	cmp	r3, #0
 800a216:	da02      	bge.n	800a21e <SDMMC_GetCmdResp1+0xa6>
  {
    return SDMMC_ERROR_ADDR_OUT_OF_RANGE;
 800a218:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800a21c:	e087      	b.n	800a32e <SDMMC_GetCmdResp1+0x1b6>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_MISALIGNED) == SDMMC_OCR_ADDR_MISALIGNED)
 800a21e:	697b      	ldr	r3, [r7, #20]
 800a220:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 800a224:	2b00      	cmp	r3, #0
 800a226:	d001      	beq.n	800a22c <SDMMC_GetCmdResp1+0xb4>
  {
    return SDMMC_ERROR_ADDR_MISALIGNED;
 800a228:	2340      	movs	r3, #64	; 0x40
 800a22a:	e080      	b.n	800a32e <SDMMC_GetCmdResp1+0x1b6>
  }
  else if((response_r1 & SDMMC_OCR_BLOCK_LEN_ERR) == SDMMC_OCR_BLOCK_LEN_ERR)
 800a22c:	697b      	ldr	r3, [r7, #20]
 800a22e:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800a232:	2b00      	cmp	r3, #0
 800a234:	d001      	beq.n	800a23a <SDMMC_GetCmdResp1+0xc2>
  {
    return SDMMC_ERROR_BLOCK_LEN_ERR;
 800a236:	2380      	movs	r3, #128	; 0x80
 800a238:	e079      	b.n	800a32e <SDMMC_GetCmdResp1+0x1b6>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_SEQ_ERR) == SDMMC_OCR_ERASE_SEQ_ERR)
 800a23a:	697b      	ldr	r3, [r7, #20]
 800a23c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800a240:	2b00      	cmp	r3, #0
 800a242:	d002      	beq.n	800a24a <SDMMC_GetCmdResp1+0xd2>
  {
    return SDMMC_ERROR_ERASE_SEQ_ERR;
 800a244:	f44f 7380 	mov.w	r3, #256	; 0x100
 800a248:	e071      	b.n	800a32e <SDMMC_GetCmdResp1+0x1b6>
  }
  else if((response_r1 & SDMMC_OCR_BAD_ERASE_PARAM) == SDMMC_OCR_BAD_ERASE_PARAM)
 800a24a:	697b      	ldr	r3, [r7, #20]
 800a24c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800a250:	2b00      	cmp	r3, #0
 800a252:	d002      	beq.n	800a25a <SDMMC_GetCmdResp1+0xe2>
  {
    return SDMMC_ERROR_BAD_ERASE_PARAM;
 800a254:	f44f 7300 	mov.w	r3, #512	; 0x200
 800a258:	e069      	b.n	800a32e <SDMMC_GetCmdResp1+0x1b6>
  }
  else if((response_r1 & SDMMC_OCR_WRITE_PROT_VIOLATION) == SDMMC_OCR_WRITE_PROT_VIOLATION)
 800a25a:	697b      	ldr	r3, [r7, #20]
 800a25c:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800a260:	2b00      	cmp	r3, #0
 800a262:	d002      	beq.n	800a26a <SDMMC_GetCmdResp1+0xf2>
  {
    return SDMMC_ERROR_WRITE_PROT_VIOLATION;
 800a264:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800a268:	e061      	b.n	800a32e <SDMMC_GetCmdResp1+0x1b6>
  }
  else if((response_r1 & SDMMC_OCR_LOCK_UNLOCK_FAILED) == SDMMC_OCR_LOCK_UNLOCK_FAILED)
 800a26a:	697b      	ldr	r3, [r7, #20]
 800a26c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800a270:	2b00      	cmp	r3, #0
 800a272:	d002      	beq.n	800a27a <SDMMC_GetCmdResp1+0x102>
  {
    return SDMMC_ERROR_LOCK_UNLOCK_FAILED;
 800a274:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800a278:	e059      	b.n	800a32e <SDMMC_GetCmdResp1+0x1b6>
  }
  else if((response_r1 & SDMMC_OCR_COM_CRC_FAILED) == SDMMC_OCR_COM_CRC_FAILED)
 800a27a:	697b      	ldr	r3, [r7, #20]
 800a27c:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800a280:	2b00      	cmp	r3, #0
 800a282:	d002      	beq.n	800a28a <SDMMC_GetCmdResp1+0x112>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 800a284:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800a288:	e051      	b.n	800a32e <SDMMC_GetCmdResp1+0x1b6>
  }
  else if((response_r1 & SDMMC_OCR_ILLEGAL_CMD) == SDMMC_OCR_ILLEGAL_CMD)
 800a28a:	697b      	ldr	r3, [r7, #20]
 800a28c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800a290:	2b00      	cmp	r3, #0
 800a292:	d002      	beq.n	800a29a <SDMMC_GetCmdResp1+0x122>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 800a294:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800a298:	e049      	b.n	800a32e <SDMMC_GetCmdResp1+0x1b6>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_FAILED) == SDMMC_OCR_CARD_ECC_FAILED)
 800a29a:	697b      	ldr	r3, [r7, #20]
 800a29c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800a2a0:	2b00      	cmp	r3, #0
 800a2a2:	d002      	beq.n	800a2aa <SDMMC_GetCmdResp1+0x132>
  {
    return SDMMC_ERROR_CARD_ECC_FAILED;
 800a2a4:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800a2a8:	e041      	b.n	800a32e <SDMMC_GetCmdResp1+0x1b6>
  }
  else if((response_r1 & SDMMC_OCR_CC_ERROR) == SDMMC_OCR_CC_ERROR)
 800a2aa:	697b      	ldr	r3, [r7, #20]
 800a2ac:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800a2b0:	2b00      	cmp	r3, #0
 800a2b2:	d002      	beq.n	800a2ba <SDMMC_GetCmdResp1+0x142>
  {
    return SDMMC_ERROR_CC_ERR;
 800a2b4:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800a2b8:	e039      	b.n	800a32e <SDMMC_GetCmdResp1+0x1b6>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_READ_UNDERRUN) == SDMMC_OCR_STREAM_READ_UNDERRUN)
 800a2ba:	697b      	ldr	r3, [r7, #20]
 800a2bc:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800a2c0:	2b00      	cmp	r3, #0
 800a2c2:	d002      	beq.n	800a2ca <SDMMC_GetCmdResp1+0x152>
  {
    return SDMMC_ERROR_STREAM_READ_UNDERRUN;
 800a2c4:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800a2c8:	e031      	b.n	800a32e <SDMMC_GetCmdResp1+0x1b6>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_WRITE_OVERRUN) == SDMMC_OCR_STREAM_WRITE_OVERRUN)
 800a2ca:	697b      	ldr	r3, [r7, #20]
 800a2cc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800a2d0:	2b00      	cmp	r3, #0
 800a2d2:	d002      	beq.n	800a2da <SDMMC_GetCmdResp1+0x162>
  {
    return SDMMC_ERROR_STREAM_WRITE_OVERRUN;
 800a2d4:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 800a2d8:	e029      	b.n	800a32e <SDMMC_GetCmdResp1+0x1b6>
  }
  else if((response_r1 & SDMMC_OCR_CID_CSD_OVERWRITE) == SDMMC_OCR_CID_CSD_OVERWRITE)
 800a2da:	697b      	ldr	r3, [r7, #20]
 800a2dc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800a2e0:	2b00      	cmp	r3, #0
 800a2e2:	d002      	beq.n	800a2ea <SDMMC_GetCmdResp1+0x172>
  {
    return SDMMC_ERROR_CID_CSD_OVERWRITE;
 800a2e4:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 800a2e8:	e021      	b.n	800a32e <SDMMC_GetCmdResp1+0x1b6>
  }
  else if((response_r1 & SDMMC_OCR_WP_ERASE_SKIP) == SDMMC_OCR_WP_ERASE_SKIP)
 800a2ea:	697b      	ldr	r3, [r7, #20]
 800a2ec:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800a2f0:	2b00      	cmp	r3, #0
 800a2f2:	d002      	beq.n	800a2fa <SDMMC_GetCmdResp1+0x182>
  {
    return SDMMC_ERROR_WP_ERASE_SKIP;
 800a2f4:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 800a2f8:	e019      	b.n	800a32e <SDMMC_GetCmdResp1+0x1b6>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_DISABLED) == SDMMC_OCR_CARD_ECC_DISABLED)
 800a2fa:	697b      	ldr	r3, [r7, #20]
 800a2fc:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800a300:	2b00      	cmp	r3, #0
 800a302:	d002      	beq.n	800a30a <SDMMC_GetCmdResp1+0x192>
  {
    return SDMMC_ERROR_CARD_ECC_DISABLED;
 800a304:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 800a308:	e011      	b.n	800a32e <SDMMC_GetCmdResp1+0x1b6>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_RESET) == SDMMC_OCR_ERASE_RESET)
 800a30a:	697b      	ldr	r3, [r7, #20]
 800a30c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800a310:	2b00      	cmp	r3, #0
 800a312:	d002      	beq.n	800a31a <SDMMC_GetCmdResp1+0x1a2>
  {
    return SDMMC_ERROR_ERASE_RESET;
 800a314:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800a318:	e009      	b.n	800a32e <SDMMC_GetCmdResp1+0x1b6>
  }
  else if((response_r1 & SDMMC_OCR_AKE_SEQ_ERROR) == SDMMC_OCR_AKE_SEQ_ERROR)
 800a31a:	697b      	ldr	r3, [r7, #20]
 800a31c:	f003 0308 	and.w	r3, r3, #8
 800a320:	2b00      	cmp	r3, #0
 800a322:	d002      	beq.n	800a32a <SDMMC_GetCmdResp1+0x1b2>
  {
    return SDMMC_ERROR_AKE_SEQ_ERR;
 800a324:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
 800a328:	e001      	b.n	800a32e <SDMMC_GetCmdResp1+0x1b6>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 800a32a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  }
}
 800a32e:	4618      	mov	r0, r3
 800a330:	371c      	adds	r7, #28
 800a332:	46bd      	mov	sp, r7
 800a334:	bd90      	pop	{r4, r7, pc}
 800a336:	bf00      	nop
 800a338:	200000ac 	.word	0x200000ac
 800a33c:	10624dd3 	.word	0x10624dd3
 800a340:	fdffe008 	.word	0xfdffe008

0800a344 <SDMMC_GetCmdResp2>:
  * @brief  Checks for error conditions for R2 (CID or CSD) response.
  * @param  hsd SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp2(SDMMC_TypeDef *SDMMCx)
{
 800a344:	b490      	push	{r4, r7}
 800a346:	b082      	sub	sp, #8
 800a348:	af00      	add	r7, sp, #0
 800a34a:	6078      	str	r0, [r7, #4]
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8 /1000);
 800a34c:	4b1b      	ldr	r3, [pc, #108]	; (800a3bc <SDMMC_GetCmdResp2+0x78>)
 800a34e:	681b      	ldr	r3, [r3, #0]
 800a350:	4a1b      	ldr	r2, [pc, #108]	; (800a3c0 <SDMMC_GetCmdResp2+0x7c>)
 800a352:	fba2 2303 	umull	r2, r3, r2, r3
 800a356:	0a5b      	lsrs	r3, r3, #9
 800a358:	f241 3288 	movw	r2, #5000	; 0x1388
 800a35c:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0)
 800a360:	4623      	mov	r3, r4
 800a362:	1e5c      	subs	r4, r3, #1
 800a364:	2b00      	cmp	r3, #0
 800a366:	d102      	bne.n	800a36e <SDMMC_GetCmdResp2+0x2a>
    {
      return SDMMC_ERROR_TIMEOUT;
 800a368:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800a36c:	e020      	b.n	800a3b0 <SDMMC_GetCmdResp2+0x6c>
    }
    
  }while(!__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT));
 800a36e:	687b      	ldr	r3, [r7, #4]
 800a370:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a372:	f003 0345 	and.w	r3, r3, #69	; 0x45
 800a376:	2b00      	cmp	r3, #0
 800a378:	d0f2      	beq.n	800a360 <SDMMC_GetCmdResp2+0x1c>
    
  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 800a37a:	687b      	ldr	r3, [r7, #4]
 800a37c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a37e:	f003 0304 	and.w	r3, r3, #4
 800a382:	2b00      	cmp	r3, #0
 800a384:	d004      	beq.n	800a390 <SDMMC_GetCmdResp2+0x4c>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 800a386:	687b      	ldr	r3, [r7, #4]
 800a388:	2204      	movs	r2, #4
 800a38a:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800a38c:	2304      	movs	r3, #4
 800a38e:	e00f      	b.n	800a3b0 <SDMMC_GetCmdResp2+0x6c>
  }
  else if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 800a390:	687b      	ldr	r3, [r7, #4]
 800a392:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a394:	f003 0301 	and.w	r3, r3, #1
 800a398:	2b00      	cmp	r3, #0
 800a39a:	d004      	beq.n	800a3a6 <SDMMC_GetCmdResp2+0x62>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 800a39c:	687b      	ldr	r3, [r7, #4]
 800a39e:	2201      	movs	r2, #1
 800a3a0:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800a3a2:	2301      	movs	r3, #1
 800a3a4:	e004      	b.n	800a3b0 <SDMMC_GetCmdResp2+0x6c>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_FLAGS);
 800a3a6:	687b      	ldr	r3, [r7, #4]
 800a3a8:	f240 52ff 	movw	r2, #1535	; 0x5ff
 800a3ac:	639a      	str	r2, [r3, #56]	; 0x38
  }

  return SDMMC_ERROR_NONE;
 800a3ae:	2300      	movs	r3, #0
}
 800a3b0:	4618      	mov	r0, r3
 800a3b2:	3708      	adds	r7, #8
 800a3b4:	46bd      	mov	sp, r7
 800a3b6:	bc90      	pop	{r4, r7}
 800a3b8:	4770      	bx	lr
 800a3ba:	bf00      	nop
 800a3bc:	200000ac 	.word	0x200000ac
 800a3c0:	10624dd3 	.word	0x10624dd3

0800a3c4 <SDMMC_GetCmdResp3>:
  * @brief  Checks for error conditions for R3 (OCR) response.
  * @param  hsd SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp3(SDMMC_TypeDef *SDMMCx)
{
 800a3c4:	b490      	push	{r4, r7}
 800a3c6:	b082      	sub	sp, #8
 800a3c8:	af00      	add	r7, sp, #0
 800a3ca:	6078      	str	r0, [r7, #4]
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8 /1000);
 800a3cc:	4b15      	ldr	r3, [pc, #84]	; (800a424 <SDMMC_GetCmdResp3+0x60>)
 800a3ce:	681b      	ldr	r3, [r3, #0]
 800a3d0:	4a15      	ldr	r2, [pc, #84]	; (800a428 <SDMMC_GetCmdResp3+0x64>)
 800a3d2:	fba2 2303 	umull	r2, r3, r2, r3
 800a3d6:	0a5b      	lsrs	r3, r3, #9
 800a3d8:	f241 3288 	movw	r2, #5000	; 0x1388
 800a3dc:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0)
 800a3e0:	4623      	mov	r3, r4
 800a3e2:	1e5c      	subs	r4, r3, #1
 800a3e4:	2b00      	cmp	r3, #0
 800a3e6:	d102      	bne.n	800a3ee <SDMMC_GetCmdResp3+0x2a>
    {
      return SDMMC_ERROR_TIMEOUT;
 800a3e8:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800a3ec:	e015      	b.n	800a41a <SDMMC_GetCmdResp3+0x56>
    }
    
  }while(!__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT));
 800a3ee:	687b      	ldr	r3, [r7, #4]
 800a3f0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a3f2:	f003 0345 	and.w	r3, r3, #69	; 0x45
 800a3f6:	2b00      	cmp	r3, #0
 800a3f8:	d0f2      	beq.n	800a3e0 <SDMMC_GetCmdResp3+0x1c>
  
  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 800a3fa:	687b      	ldr	r3, [r7, #4]
 800a3fc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a3fe:	f003 0304 	and.w	r3, r3, #4
 800a402:	2b00      	cmp	r3, #0
 800a404:	d004      	beq.n	800a410 <SDMMC_GetCmdResp3+0x4c>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 800a406:	687b      	ldr	r3, [r7, #4]
 800a408:	2204      	movs	r2, #4
 800a40a:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800a40c:	2304      	movs	r3, #4
 800a40e:	e004      	b.n	800a41a <SDMMC_GetCmdResp3+0x56>
  }
  else
 
  {  
    /* Clear all the static flags */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_FLAGS);
 800a410:	687b      	ldr	r3, [r7, #4]
 800a412:	f240 52ff 	movw	r2, #1535	; 0x5ff
 800a416:	639a      	str	r2, [r3, #56]	; 0x38
  }
  
  return SDMMC_ERROR_NONE;
 800a418:	2300      	movs	r3, #0
}
 800a41a:	4618      	mov	r0, r3
 800a41c:	3708      	adds	r7, #8
 800a41e:	46bd      	mov	sp, r7
 800a420:	bc90      	pop	{r4, r7}
 800a422:	4770      	bx	lr
 800a424:	200000ac 	.word	0x200000ac
 800a428:	10624dd3 	.word	0x10624dd3

0800a42c <SDMMC_GetCmdResp6>:
  * @param  pRCA Pointer to the variable that will contain the SD card relative 
  *         address RCA   
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp6(SDMMC_TypeDef *SDMMCx, uint8_t SD_CMD, uint16_t *pRCA)
{
 800a42c:	b590      	push	{r4, r7, lr}
 800a42e:	b087      	sub	sp, #28
 800a430:	af00      	add	r7, sp, #0
 800a432:	60f8      	str	r0, [r7, #12]
 800a434:	460b      	mov	r3, r1
 800a436:	607a      	str	r2, [r7, #4]
 800a438:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;

  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8 /1000);
 800a43a:	4b31      	ldr	r3, [pc, #196]	; (800a500 <SDMMC_GetCmdResp6+0xd4>)
 800a43c:	681b      	ldr	r3, [r3, #0]
 800a43e:	4a31      	ldr	r2, [pc, #196]	; (800a504 <SDMMC_GetCmdResp6+0xd8>)
 800a440:	fba2 2303 	umull	r2, r3, r2, r3
 800a444:	0a5b      	lsrs	r3, r3, #9
 800a446:	f241 3288 	movw	r2, #5000	; 0x1388
 800a44a:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0)
 800a44e:	4623      	mov	r3, r4
 800a450:	1e5c      	subs	r4, r3, #1
 800a452:	2b00      	cmp	r3, #0
 800a454:	d102      	bne.n	800a45c <SDMMC_GetCmdResp6+0x30>
    {
      return SDMMC_ERROR_TIMEOUT;
 800a456:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800a45a:	e04c      	b.n	800a4f6 <SDMMC_GetCmdResp6+0xca>
    }
    
  }while(!__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT));
 800a45c:	68fb      	ldr	r3, [r7, #12]
 800a45e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a460:	f003 0345 	and.w	r3, r3, #69	; 0x45
 800a464:	2b00      	cmp	r3, #0
 800a466:	d0f2      	beq.n	800a44e <SDMMC_GetCmdResp6+0x22>
  
  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 800a468:	68fb      	ldr	r3, [r7, #12]
 800a46a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a46c:	f003 0304 	and.w	r3, r3, #4
 800a470:	2b00      	cmp	r3, #0
 800a472:	d004      	beq.n	800a47e <SDMMC_GetCmdResp6+0x52>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 800a474:	68fb      	ldr	r3, [r7, #12]
 800a476:	2204      	movs	r2, #4
 800a478:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800a47a:	2304      	movs	r3, #4
 800a47c:	e03b      	b.n	800a4f6 <SDMMC_GetCmdResp6+0xca>
  }
  else if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 800a47e:	68fb      	ldr	r3, [r7, #12]
 800a480:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a482:	f003 0301 	and.w	r3, r3, #1
 800a486:	2b00      	cmp	r3, #0
 800a488:	d004      	beq.n	800a494 <SDMMC_GetCmdResp6+0x68>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 800a48a:	68fb      	ldr	r3, [r7, #12]
 800a48c:	2201      	movs	r2, #1
 800a48e:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800a490:	2301      	movs	r3, #1
 800a492:	e030      	b.n	800a4f6 <SDMMC_GetCmdResp6+0xca>
  }
  
  /* Check response received is of desired command */
  if(SDMMC_GetCommandResponse(SDMMCx) != SD_CMD)
 800a494:	68f8      	ldr	r0, [r7, #12]
 800a496:	f7ff fc77 	bl	8009d88 <SDMMC_GetCommandResponse>
 800a49a:	4603      	mov	r3, r0
 800a49c:	461a      	mov	r2, r3
 800a49e:	7afb      	ldrb	r3, [r7, #11]
 800a4a0:	4293      	cmp	r3, r2
 800a4a2:	d001      	beq.n	800a4a8 <SDMMC_GetCmdResp6+0x7c>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800a4a4:	2301      	movs	r3, #1
 800a4a6:	e026      	b.n	800a4f6 <SDMMC_GetCmdResp6+0xca>
  }
  
  /* Clear all the static flags */
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_FLAGS);
 800a4a8:	68fb      	ldr	r3, [r7, #12]
 800a4aa:	f240 52ff 	movw	r2, #1535	; 0x5ff
 800a4ae:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* We have received response, retrieve it.  */
  response_r1 = SDMMC_GetResponse(SDMMCx, SDMMC_RESP1);
 800a4b0:	2100      	movs	r1, #0
 800a4b2:	68f8      	ldr	r0, [r7, #12]
 800a4b4:	f7ff fc75 	bl	8009da2 <SDMMC_GetResponse>
 800a4b8:	6178      	str	r0, [r7, #20]
  
  if((response_r1 & (SDMMC_R6_GENERAL_UNKNOWN_ERROR | SDMMC_R6_ILLEGAL_CMD | SDMMC_R6_COM_CRC_FAILED)) == SDMMC_ALLZERO)
 800a4ba:	697b      	ldr	r3, [r7, #20]
 800a4bc:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 800a4c0:	2b00      	cmp	r3, #0
 800a4c2:	d106      	bne.n	800a4d2 <SDMMC_GetCmdResp6+0xa6>
  {
    *pRCA = (uint16_t) (response_r1 >> 16);
 800a4c4:	697b      	ldr	r3, [r7, #20]
 800a4c6:	0c1b      	lsrs	r3, r3, #16
 800a4c8:	b29a      	uxth	r2, r3
 800a4ca:	687b      	ldr	r3, [r7, #4]
 800a4cc:	801a      	strh	r2, [r3, #0]
    
    return SDMMC_ERROR_NONE;
 800a4ce:	2300      	movs	r3, #0
 800a4d0:	e011      	b.n	800a4f6 <SDMMC_GetCmdResp6+0xca>
  }
  else if((response_r1 & SDMMC_R6_ILLEGAL_CMD) == SDMMC_R6_ILLEGAL_CMD)
 800a4d2:	697b      	ldr	r3, [r7, #20]
 800a4d4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800a4d8:	2b00      	cmp	r3, #0
 800a4da:	d002      	beq.n	800a4e2 <SDMMC_GetCmdResp6+0xb6>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 800a4dc:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800a4e0:	e009      	b.n	800a4f6 <SDMMC_GetCmdResp6+0xca>
  }
  else if((response_r1 & SDMMC_R6_COM_CRC_FAILED) == SDMMC_R6_COM_CRC_FAILED)
 800a4e2:	697b      	ldr	r3, [r7, #20]
 800a4e4:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800a4e8:	2b00      	cmp	r3, #0
 800a4ea:	d002      	beq.n	800a4f2 <SDMMC_GetCmdResp6+0xc6>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 800a4ec:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800a4f0:	e001      	b.n	800a4f6 <SDMMC_GetCmdResp6+0xca>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 800a4f2:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  }
}
 800a4f6:	4618      	mov	r0, r3
 800a4f8:	371c      	adds	r7, #28
 800a4fa:	46bd      	mov	sp, r7
 800a4fc:	bd90      	pop	{r4, r7, pc}
 800a4fe:	bf00      	nop
 800a500:	200000ac 	.word	0x200000ac
 800a504:	10624dd3 	.word	0x10624dd3

0800a508 <SDMMC_GetCmdResp7>:
  * @brief  Checks for error conditions for R7 response.
  * @param  hsd SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp7(SDMMC_TypeDef *SDMMCx)
{
 800a508:	b490      	push	{r4, r7}
 800a50a:	b082      	sub	sp, #8
 800a50c:	af00      	add	r7, sp, #0
 800a50e:	6078      	str	r0, [r7, #4]
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8 /1000);
 800a510:	4b18      	ldr	r3, [pc, #96]	; (800a574 <SDMMC_GetCmdResp7+0x6c>)
 800a512:	681b      	ldr	r3, [r3, #0]
 800a514:	4a18      	ldr	r2, [pc, #96]	; (800a578 <SDMMC_GetCmdResp7+0x70>)
 800a516:	fba2 2303 	umull	r2, r3, r2, r3
 800a51a:	0a5b      	lsrs	r3, r3, #9
 800a51c:	f241 3288 	movw	r2, #5000	; 0x1388
 800a520:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0)
 800a524:	4623      	mov	r3, r4
 800a526:	1e5c      	subs	r4, r3, #1
 800a528:	2b00      	cmp	r3, #0
 800a52a:	d102      	bne.n	800a532 <SDMMC_GetCmdResp7+0x2a>
    {
      return SDMMC_ERROR_TIMEOUT;
 800a52c:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800a530:	e01a      	b.n	800a568 <SDMMC_GetCmdResp7+0x60>
    }
    
  }while(!__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT));
 800a532:	687b      	ldr	r3, [r7, #4]
 800a534:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a536:	f003 0345 	and.w	r3, r3, #69	; 0x45
 800a53a:	2b00      	cmp	r3, #0
 800a53c:	d0f2      	beq.n	800a524 <SDMMC_GetCmdResp7+0x1c>

  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 800a53e:	687b      	ldr	r3, [r7, #4]
 800a540:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a542:	f003 0304 	and.w	r3, r3, #4
 800a546:	2b00      	cmp	r3, #0
 800a548:	d004      	beq.n	800a554 <SDMMC_GetCmdResp7+0x4c>
  {
    /* Card is SD V2.0 compliant */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CMDREND);
 800a54a:	687b      	ldr	r3, [r7, #4]
 800a54c:	2240      	movs	r2, #64	; 0x40
 800a54e:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800a550:	2304      	movs	r3, #4
 800a552:	e009      	b.n	800a568 <SDMMC_GetCmdResp7+0x60>
  }
  
  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CMDREND))
 800a554:	687b      	ldr	r3, [r7, #4]
 800a556:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a558:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a55c:	2b00      	cmp	r3, #0
 800a55e:	d002      	beq.n	800a566 <SDMMC_GetCmdResp7+0x5e>
  {
    /* Card is SD V2.0 compliant */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CMDREND);
 800a560:	687b      	ldr	r3, [r7, #4]
 800a562:	2240      	movs	r2, #64	; 0x40
 800a564:	639a      	str	r2, [r3, #56]	; 0x38
  }
  
  return SDMMC_ERROR_NONE;
 800a566:	2300      	movs	r3, #0
  
}
 800a568:	4618      	mov	r0, r3
 800a56a:	3708      	adds	r7, #8
 800a56c:	46bd      	mov	sp, r7
 800a56e:	bc90      	pop	{r4, r7}
 800a570:	4770      	bx	lr
 800a572:	bf00      	nop
 800a574:	200000ac 	.word	0x200000ac
 800a578:	10624dd3 	.word	0x10624dd3

0800a57c <Init_Display>:

//
//  }

void Init_Display(void)
{
 800a57c:	b598      	push	{r3, r4, r7, lr}
 800a57e:	af00      	add	r7, sp, #0
	BSP_LCD_Init();
 800a580:	f7f6 fff6 	bl	8001570 <BSP_LCD_Init>

	/* Initialize TouchScreen in Interrupts Mode */
	BSP_TS_Init(BSP_LCD_GetXSize(), BSP_LCD_GetYSize());
 800a584:	f7f7 f864 	bl	8001650 <BSP_LCD_GetXSize>
 800a588:	4603      	mov	r3, r0
 800a58a:	b29c      	uxth	r4, r3
 800a58c:	f7f7 f874 	bl	8001678 <BSP_LCD_GetYSize>
 800a590:	4603      	mov	r3, r0
 800a592:	b29b      	uxth	r3, r3
 800a594:	4619      	mov	r1, r3
 800a596:	4620      	mov	r0, r4
 800a598:	f7f8 fa4c 	bl	8002a34 <BSP_TS_Init>

	BSP_LCD_LayerDefaultInit(LTDC_ACTIVE_LAYER, LCD_FB_START_ADDRESS);
 800a59c:	f04f 4140 	mov.w	r1, #3221225472	; 0xc0000000
 800a5a0:	2001      	movs	r0, #1
 800a5a2:	f7f7 f87d 	bl	80016a0 <BSP_LCD_LayerDefaultInit>

	/* Set LCD Foreground Layer  */
	BSP_LCD_SelectLayer(LTDC_ACTIVE_LAYER);
 800a5a6:	2001      	movs	r0, #1
 800a5a8:	f7f7 f8da 	bl	8001760 <BSP_LCD_SelectLayer>

	/* Enable LCD Display */
	BSP_LCD_DisplayOn();
 800a5ac:	f7f7 fe74 	bl	8002298 <BSP_LCD_DisplayOn>


	/* Clear the LCD */
	BSP_LCD_SetBackColor(LCD_COLOR_WHITE);
 800a5b0:	f04f 30ff 	mov.w	r0, #4294967295
 800a5b4:	f7f7 f8fc 	bl	80017b0 <BSP_LCD_SetBackColor>
	BSP_LCD_Clear(LCD_COLOR_WHITE);
 800a5b8:	f04f 30ff 	mov.w	r0, #4294967295
 800a5bc:	f7f7 f92c 	bl	8001818 <BSP_LCD_Clear>


	/* Set the LCD Text Color */
	BSP_LCD_SetTextColor(LCD_COLOR_DARKBLUE);
 800a5c0:	4802      	ldr	r0, [pc, #8]	; (800a5cc <Init_Display+0x50>)
 800a5c2:	f7f7 f8dd 	bl	8001780 <BSP_LCD_SetTextColor>

	/* Display LCD messages */
	//BSP_LCD_DisplayStringAt(0, 10, (uint8_t *)"KiCAD Team Bitch !", CENTER_MODE);
	//BSP_LCD_DisplayStringAt(0, 35, (uint8_t *)"Drivers examples", CENTER_MODE);
}
 800a5c6:	bf00      	nop
 800a5c8:	bd98      	pop	{r3, r4, r7, pc}
 800a5ca:	bf00      	nop
 800a5cc:	ff000080 	.word	0xff000080

0800a5d0 <Display_Render>:


void Display_Render(void)
{
 800a5d0:	b580      	push	{r7, lr}
 800a5d2:	af00      	add	r7, sp, #0
	/* Clear the LCD */
	BSP_LCD_SetBackColor(LCD_COLOR_WHITE);
 800a5d4:	f04f 30ff 	mov.w	r0, #4294967295
 800a5d8:	f7f7 f8ea 	bl	80017b0 <BSP_LCD_SetBackColor>
	//BSP_LCD_Clear(LCD_COLOR_WHITE);

	/* Set the LCD Text Color */
	BSP_LCD_SetTextColor(LCD_COLOR_ORANGE);
 800a5dc:	480c      	ldr	r0, [pc, #48]	; (800a610 <Display_Render+0x40>)
 800a5de:	f7f7 f8cf 	bl	8001780 <BSP_LCD_SetTextColor>

	/* Main Analyzer Title */
	BSP_LCD_SetFont(&Font16);
 800a5e2:	480c      	ldr	r0, [pc, #48]	; (800a614 <Display_Render+0x44>)
 800a5e4:	f7f7 f8fe 	bl	80017e4 <BSP_LCD_SetFont>
	BSP_LCD_DisplayStringAt(0, 10, (uint8_t *)"CPE Lyon : Raw Signal !", CENTER_MODE);
 800a5e8:	2301      	movs	r3, #1
 800a5ea:	4a0b      	ldr	r2, [pc, #44]	; (800a618 <Display_Render+0x48>)
 800a5ec:	210a      	movs	r1, #10
 800a5ee:	2000      	movs	r0, #0
 800a5f0:	f7f7 f97e 	bl	80018f0 <BSP_LCD_DisplayStringAt>

	/* Plot Background */
	BSP_LCD_SetTextColor(LCD_COLOR_BLACK);
 800a5f4:	f04f 407f 	mov.w	r0, #4278190080	; 0xff000000
 800a5f8:	f7f7 f8c2 	bl	8001780 <BSP_LCD_SetTextColor>
	BSP_LCD_FillRect(PLOT_X, PLOT_Y, PLOT_WIDTH, PLOT_HEIGHT);
 800a5fc:	2396      	movs	r3, #150	; 0x96
 800a5fe:	f44f 72dc 	mov.w	r2, #440	; 0x1b8
 800a602:	2128      	movs	r1, #40	; 0x28
 800a604:	2014      	movs	r0, #20
 800a606:	f7f7 fd2d 	bl	8002064 <BSP_LCD_FillRect>

	//Plot_Signal((uint8_t*)signal_test_buffer, SIGNAL_BUFF);
}
 800a60a:	bf00      	nop
 800a60c:	bd80      	pop	{r7, pc}
 800a60e:	bf00      	nop
 800a610:	ffffa500 	.word	0xffffa500
 800a614:	20000030 	.word	0x20000030
 800a618:	0800cc64 	.word	0x0800cc64

0800a61c <Draw_GUI>:

void Draw_GUI(void)
{
 800a61c:	b5b0      	push	{r4, r5, r7, lr}
 800a61e:	b082      	sub	sp, #8
 800a620:	af00      	add	r7, sp, #0
	BSP_LCD_SetTextColor(LCD_COLOR_WHITE);
 800a622:	f04f 30ff 	mov.w	r0, #4294967295
 800a626:	f7f7 f8ab 	bl	8001780 <BSP_LCD_SetTextColor>
	BSP_LCD_FillRect(GUI_X, GUI_Y, GUI_WIDTH, GUI_HEIGHT);
 800a62a:	2350      	movs	r3, #80	; 0x50
 800a62c:	f44f 72dc 	mov.w	r2, #440	; 0x1b8
 800a630:	21c3      	movs	r1, #195	; 0xc3
 800a632:	2014      	movs	r0, #20
 800a634:	f7f7 fd16 	bl	8002064 <BSP_LCD_FillRect>

	for(int i = 0; i < NUMBER_OF_BUTTON ; i++)
 800a638:	2300      	movs	r3, #0
 800a63a:	607b      	str	r3, [r7, #4]
 800a63c:	e08f      	b.n	800a75e <Draw_GUI+0x142>
	{
		BSP_LCD_SetTextColor(button_list[i].color);
 800a63e:	4957      	ldr	r1, [pc, #348]	; (800a79c <Draw_GUI+0x180>)
 800a640:	687a      	ldr	r2, [r7, #4]
 800a642:	4613      	mov	r3, r2
 800a644:	009b      	lsls	r3, r3, #2
 800a646:	4413      	add	r3, r2
 800a648:	009b      	lsls	r3, r3, #2
 800a64a:	440b      	add	r3, r1
 800a64c:	330c      	adds	r3, #12
 800a64e:	681b      	ldr	r3, [r3, #0]
 800a650:	4618      	mov	r0, r3
 800a652:	f7f7 f895 	bl	8001780 <BSP_LCD_SetTextColor>
		if(button_list[i].is_active == 0)
 800a656:	4951      	ldr	r1, [pc, #324]	; (800a79c <Draw_GUI+0x180>)
 800a658:	687a      	ldr	r2, [r7, #4]
 800a65a:	4613      	mov	r3, r2
 800a65c:	009b      	lsls	r3, r3, #2
 800a65e:	4413      	add	r3, r2
 800a660:	009b      	lsls	r3, r3, #2
 800a662:	440b      	add	r3, r1
 800a664:	781b      	ldrb	r3, [r3, #0]
 800a666:	2b00      	cmp	r3, #0
 800a668:	d128      	bne.n	800a6bc <Draw_GUI+0xa0>
		{
			BSP_LCD_DrawRect(button_list[i].x_pos, button_list[i].y_pos, button_list[i].width, button_list[i].height);
 800a66a:	494c      	ldr	r1, [pc, #304]	; (800a79c <Draw_GUI+0x180>)
 800a66c:	687a      	ldr	r2, [r7, #4]
 800a66e:	4613      	mov	r3, r2
 800a670:	009b      	lsls	r3, r3, #2
 800a672:	4413      	add	r3, r2
 800a674:	009b      	lsls	r3, r3, #2
 800a676:	440b      	add	r3, r1
 800a678:	3302      	adds	r3, #2
 800a67a:	8818      	ldrh	r0, [r3, #0]
 800a67c:	4947      	ldr	r1, [pc, #284]	; (800a79c <Draw_GUI+0x180>)
 800a67e:	687a      	ldr	r2, [r7, #4]
 800a680:	4613      	mov	r3, r2
 800a682:	009b      	lsls	r3, r3, #2
 800a684:	4413      	add	r3, r2
 800a686:	009b      	lsls	r3, r3, #2
 800a688:	440b      	add	r3, r1
 800a68a:	3304      	adds	r3, #4
 800a68c:	881c      	ldrh	r4, [r3, #0]
 800a68e:	4943      	ldr	r1, [pc, #268]	; (800a79c <Draw_GUI+0x180>)
 800a690:	687a      	ldr	r2, [r7, #4]
 800a692:	4613      	mov	r3, r2
 800a694:	009b      	lsls	r3, r3, #2
 800a696:	4413      	add	r3, r2
 800a698:	009b      	lsls	r3, r3, #2
 800a69a:	440b      	add	r3, r1
 800a69c:	3306      	adds	r3, #6
 800a69e:	881d      	ldrh	r5, [r3, #0]
 800a6a0:	493e      	ldr	r1, [pc, #248]	; (800a79c <Draw_GUI+0x180>)
 800a6a2:	687a      	ldr	r2, [r7, #4]
 800a6a4:	4613      	mov	r3, r2
 800a6a6:	009b      	lsls	r3, r3, #2
 800a6a8:	4413      	add	r3, r2
 800a6aa:	009b      	lsls	r3, r3, #2
 800a6ac:	440b      	add	r3, r1
 800a6ae:	3308      	adds	r3, #8
 800a6b0:	881b      	ldrh	r3, [r3, #0]
 800a6b2:	462a      	mov	r2, r5
 800a6b4:	4621      	mov	r1, r4
 800a6b6:	f7f7 fb6b 	bl	8001d90 <BSP_LCD_DrawRect>
 800a6ba:	e027      	b.n	800a70c <Draw_GUI+0xf0>
		}
		else
		{
			BSP_LCD_FillRect(button_list[i].x_pos, button_list[i].y_pos, button_list[i].width, button_list[i].height);
 800a6bc:	4937      	ldr	r1, [pc, #220]	; (800a79c <Draw_GUI+0x180>)
 800a6be:	687a      	ldr	r2, [r7, #4]
 800a6c0:	4613      	mov	r3, r2
 800a6c2:	009b      	lsls	r3, r3, #2
 800a6c4:	4413      	add	r3, r2
 800a6c6:	009b      	lsls	r3, r3, #2
 800a6c8:	440b      	add	r3, r1
 800a6ca:	3302      	adds	r3, #2
 800a6cc:	8818      	ldrh	r0, [r3, #0]
 800a6ce:	4933      	ldr	r1, [pc, #204]	; (800a79c <Draw_GUI+0x180>)
 800a6d0:	687a      	ldr	r2, [r7, #4]
 800a6d2:	4613      	mov	r3, r2
 800a6d4:	009b      	lsls	r3, r3, #2
 800a6d6:	4413      	add	r3, r2
 800a6d8:	009b      	lsls	r3, r3, #2
 800a6da:	440b      	add	r3, r1
 800a6dc:	3304      	adds	r3, #4
 800a6de:	881c      	ldrh	r4, [r3, #0]
 800a6e0:	492e      	ldr	r1, [pc, #184]	; (800a79c <Draw_GUI+0x180>)
 800a6e2:	687a      	ldr	r2, [r7, #4]
 800a6e4:	4613      	mov	r3, r2
 800a6e6:	009b      	lsls	r3, r3, #2
 800a6e8:	4413      	add	r3, r2
 800a6ea:	009b      	lsls	r3, r3, #2
 800a6ec:	440b      	add	r3, r1
 800a6ee:	3306      	adds	r3, #6
 800a6f0:	881d      	ldrh	r5, [r3, #0]
 800a6f2:	492a      	ldr	r1, [pc, #168]	; (800a79c <Draw_GUI+0x180>)
 800a6f4:	687a      	ldr	r2, [r7, #4]
 800a6f6:	4613      	mov	r3, r2
 800a6f8:	009b      	lsls	r3, r3, #2
 800a6fa:	4413      	add	r3, r2
 800a6fc:	009b      	lsls	r3, r3, #2
 800a6fe:	440b      	add	r3, r1
 800a700:	3308      	adds	r3, #8
 800a702:	881b      	ldrh	r3, [r3, #0]
 800a704:	462a      	mov	r2, r5
 800a706:	4621      	mov	r1, r4
 800a708:	f7f7 fcac 	bl	8002064 <BSP_LCD_FillRect>
		}
		BSP_LCD_SetFont(&Font8);
 800a70c:	4824      	ldr	r0, [pc, #144]	; (800a7a0 <Draw_GUI+0x184>)
 800a70e:	f7f7 f869 	bl	80017e4 <BSP_LCD_SetFont>
		BSP_LCD_DisplayStringAt(button_list[i].x_pos + 15, button_list[i].y_pos + 15, button_list[i].text, LEFT_MODE);
 800a712:	4922      	ldr	r1, [pc, #136]	; (800a79c <Draw_GUI+0x180>)
 800a714:	687a      	ldr	r2, [r7, #4]
 800a716:	4613      	mov	r3, r2
 800a718:	009b      	lsls	r3, r3, #2
 800a71a:	4413      	add	r3, r2
 800a71c:	009b      	lsls	r3, r3, #2
 800a71e:	440b      	add	r3, r1
 800a720:	3302      	adds	r3, #2
 800a722:	881b      	ldrh	r3, [r3, #0]
 800a724:	330f      	adds	r3, #15
 800a726:	b298      	uxth	r0, r3
 800a728:	491c      	ldr	r1, [pc, #112]	; (800a79c <Draw_GUI+0x180>)
 800a72a:	687a      	ldr	r2, [r7, #4]
 800a72c:	4613      	mov	r3, r2
 800a72e:	009b      	lsls	r3, r3, #2
 800a730:	4413      	add	r3, r2
 800a732:	009b      	lsls	r3, r3, #2
 800a734:	440b      	add	r3, r1
 800a736:	3304      	adds	r3, #4
 800a738:	881b      	ldrh	r3, [r3, #0]
 800a73a:	330f      	adds	r3, #15
 800a73c:	b29c      	uxth	r4, r3
 800a73e:	4917      	ldr	r1, [pc, #92]	; (800a79c <Draw_GUI+0x180>)
 800a740:	687a      	ldr	r2, [r7, #4]
 800a742:	4613      	mov	r3, r2
 800a744:	009b      	lsls	r3, r3, #2
 800a746:	4413      	add	r3, r2
 800a748:	009b      	lsls	r3, r3, #2
 800a74a:	440b      	add	r3, r1
 800a74c:	3310      	adds	r3, #16
 800a74e:	681a      	ldr	r2, [r3, #0]
 800a750:	2303      	movs	r3, #3
 800a752:	4621      	mov	r1, r4
 800a754:	f7f7 f8cc 	bl	80018f0 <BSP_LCD_DisplayStringAt>
	for(int i = 0; i < NUMBER_OF_BUTTON ; i++)
 800a758:	687b      	ldr	r3, [r7, #4]
 800a75a:	3301      	adds	r3, #1
 800a75c:	607b      	str	r3, [r7, #4]
 800a75e:	687b      	ldr	r3, [r7, #4]
 800a760:	2b02      	cmp	r3, #2
 800a762:	f77f af6c 	ble.w	800a63e <Draw_GUI+0x22>
	}

	BSP_LCD_SetTextColor(LCD_COLOR_LIGHTCYAN);
 800a766:	f46f 00fe 	mvn.w	r0, #8323072	; 0x7f0000
 800a76a:	f7f7 f809 	bl	8001780 <BSP_LCD_SetTextColor>
	BSP_LCD_FillRect(DETEC_CNT_X, DETEC_CNT_Y, DETEC_CNT_WIDTH, DETEC_CNT_HEIGHT);
 800a76e:	231e      	movs	r3, #30
 800a770:	2264      	movs	r2, #100	; 0x64
 800a772:	21f0      	movs	r1, #240	; 0xf0
 800a774:	2014      	movs	r0, #20
 800a776:	f7f7 fc75 	bl	8002064 <BSP_LCD_FillRect>
	BSP_LCD_SetTextColor(LCD_COLOR_BLACK);
 800a77a:	f04f 407f 	mov.w	r0, #4278190080	; 0xff000000
 800a77e:	f7f6 ffff 	bl	8001780 <BSP_LCD_SetTextColor>
	BSP_LCD_SetFont(&Font8);
 800a782:	4807      	ldr	r0, [pc, #28]	; (800a7a0 <Draw_GUI+0x184>)
 800a784:	f7f7 f82e 	bl	80017e4 <BSP_LCD_SetFont>
	BSP_LCD_DisplayStringAt(DETEC_CNT_X + 10, DETEC_CNT_Y + 10, detection_label, LEFT_MODE);
 800a788:	2303      	movs	r3, #3
 800a78a:	4a06      	ldr	r2, [pc, #24]	; (800a7a4 <Draw_GUI+0x188>)
 800a78c:	21fa      	movs	r1, #250	; 0xfa
 800a78e:	201e      	movs	r0, #30
 800a790:	f7f7 f8ae 	bl	80018f0 <BSP_LCD_DisplayStringAt>

}
 800a794:	bf00      	nop
 800a796:	3708      	adds	r7, #8
 800a798:	46bd      	mov	sp, r7
 800a79a:	bdb0      	pop	{r4, r5, r7, pc}
 800a79c:	2000004c 	.word	0x2000004c
 800a7a0:	20000038 	.word	0x20000038
 800a7a4:	20000088 	.word	0x20000088

0800a7a8 <Plot_Signal>:

void Plot_Signal(uint8_t *buffer, uint16_t nbr_pts)
{
 800a7a8:	b580      	push	{r7, lr}
 800a7aa:	b086      	sub	sp, #24
 800a7ac:	af00      	add	r7, sp, #0
 800a7ae:	6078      	str	r0, [r7, #4]
 800a7b0:	460b      	mov	r3, r1
 800a7b2:	807b      	strh	r3, [r7, #2]
	float pts1 = 0;
 800a7b4:	f04f 0300 	mov.w	r3, #0
 800a7b8:	613b      	str	r3, [r7, #16]
	float time_step = 0;
 800a7ba:	f04f 0300 	mov.w	r3, #0
 800a7be:	60fb      	str	r3, [r7, #12]

	time_step = 1;
 800a7c0:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 800a7c4:	60fb      	str	r3, [r7, #12]

	/* Clear Last Signal */
	BSP_LCD_SetTextColor(LCD_COLOR_BLACK);
 800a7c6:	f04f 407f 	mov.w	r0, #4278190080	; 0xff000000
 800a7ca:	f7f6 ffd9 	bl	8001780 <BSP_LCD_SetTextColor>
	BSP_LCD_FillRect(PLOT_X, PLOT_Y, PLOT_WIDTH, PLOT_HEIGHT);
 800a7ce:	2396      	movs	r3, #150	; 0x96
 800a7d0:	f44f 72dc 	mov.w	r2, #440	; 0x1b8
 800a7d4:	2128      	movs	r1, #40	; 0x28
 800a7d6:	2014      	movs	r0, #20
 800a7d8:	f7f7 fc44 	bl	8002064 <BSP_LCD_FillRect>
	BSP_LCD_SetTextColor(LCD_COLOR_DARKGRAY);
 800a7dc:	482e      	ldr	r0, [pc, #184]	; (800a898 <Plot_Signal+0xf0>)
 800a7de:	f7f6 ffcf 	bl	8001780 <BSP_LCD_SetTextColor>
	BSP_LCD_FillRect(PLOT_X - 5, PLOT_Y - 5, PLOT_WIDTH + 10, PLOT_HEIGHT + 10);
 800a7e2:	23a0      	movs	r3, #160	; 0xa0
 800a7e4:	f44f 72e1 	mov.w	r2, #450	; 0x1c2
 800a7e8:	2123      	movs	r1, #35	; 0x23
 800a7ea:	200f      	movs	r0, #15
 800a7ec:	f7f7 fc3a 	bl	8002064 <BSP_LCD_FillRect>

	BSP_LCD_SetTextColor(LCD_COLOR_YELLOW);
 800a7f0:	f06f 00ff 	mvn.w	r0, #255	; 0xff
 800a7f4:	f7f6 ffc4 	bl	8001780 <BSP_LCD_SetTextColor>

	for(uint16_t i = 0 ; i < nbr_pts ; i++)
 800a7f8:	2300      	movs	r3, #0
 800a7fa:	82fb      	strh	r3, [r7, #22]
 800a7fc:	e044      	b.n	800a888 <Plot_Signal+0xe0>
	{
		pts1 = buffer[i];
 800a7fe:	8afb      	ldrh	r3, [r7, #22]
 800a800:	687a      	ldr	r2, [r7, #4]
 800a802:	4413      	add	r3, r2
 800a804:	781b      	ldrb	r3, [r3, #0]
 800a806:	ee07 3a90 	vmov	s15, r3
 800a80a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a80e:	edc7 7a04 	vstr	s15, [r7, #16]
		pts1 = (pts1 / 0xFF);
 800a812:	ed97 7a04 	vldr	s14, [r7, #16]
 800a816:	eddf 6a21 	vldr	s13, [pc, #132]	; 800a89c <Plot_Signal+0xf4>
 800a81a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800a81e:	edc7 7a04 	vstr	s15, [r7, #16]
		pts1 = (1 - pts1);
 800a822:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800a826:	edd7 7a04 	vldr	s15, [r7, #16]
 800a82a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800a82e:	edc7 7a04 	vstr	s15, [r7, #16]

		pts1 = PLOT_Y + pts1 * PLOT_HEIGHT;
 800a832:	edd7 7a04 	vldr	s15, [r7, #16]
 800a836:	ed9f 7a1a 	vldr	s14, [pc, #104]	; 800a8a0 <Plot_Signal+0xf8>
 800a83a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800a83e:	ed9f 7a19 	vldr	s14, [pc, #100]	; 800a8a4 <Plot_Signal+0xfc>
 800a842:	ee77 7a87 	vadd.f32	s15, s15, s14
 800a846:	edc7 7a04 	vstr	s15, [r7, #16]

		BSP_LCD_DrawPixel(PLOT_X + (uint16_t)(time_step * i), (uint16_t)(pts1), LCD_COLOR_YELLOW);
 800a84a:	8afb      	ldrh	r3, [r7, #22]
 800a84c:	ee07 3a90 	vmov	s15, r3
 800a850:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800a854:	edd7 7a03 	vldr	s15, [r7, #12]
 800a858:	ee67 7a27 	vmul.f32	s15, s14, s15
 800a85c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800a860:	ee17 3a90 	vmov	r3, s15
 800a864:	b29b      	uxth	r3, r3
 800a866:	3314      	adds	r3, #20
 800a868:	b29b      	uxth	r3, r3
 800a86a:	edd7 7a04 	vldr	s15, [r7, #16]
 800a86e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800a872:	ee17 2a90 	vmov	r2, s15
 800a876:	b291      	uxth	r1, r2
 800a878:	f06f 02ff 	mvn.w	r2, #255	; 0xff
 800a87c:	4618      	mov	r0, r3
 800a87e:	f7f7 fba9 	bl	8001fd4 <BSP_LCD_DrawPixel>
	for(uint16_t i = 0 ; i < nbr_pts ; i++)
 800a882:	8afb      	ldrh	r3, [r7, #22]
 800a884:	3301      	adds	r3, #1
 800a886:	82fb      	strh	r3, [r7, #22]
 800a888:	8afa      	ldrh	r2, [r7, #22]
 800a88a:	887b      	ldrh	r3, [r7, #2]
 800a88c:	429a      	cmp	r2, r3
 800a88e:	d3b6      	bcc.n	800a7fe <Plot_Signal+0x56>

	}


}
 800a890:	bf00      	nop
 800a892:	3718      	adds	r7, #24
 800a894:	46bd      	mov	sp, r7
 800a896:	bd80      	pop	{r7, pc}
 800a898:	ff404040 	.word	0xff404040
 800a89c:	437f0000 	.word	0x437f0000
 800a8a0:	43160000 	.word	0x43160000
 800a8a4:	42200000 	.word	0x42200000

0800a8a8 <Plot_Threshold>:

void Plot_Threshold(uint8_t th)
{
 800a8a8:	b580      	push	{r7, lr}
 800a8aa:	b084      	sub	sp, #16
 800a8ac:	af00      	add	r7, sp, #0
 800a8ae:	4603      	mov	r3, r0
 800a8b0:	71fb      	strb	r3, [r7, #7]
	float th_f = 0;
 800a8b2:	f04f 0300 	mov.w	r3, #0
 800a8b6:	60fb      	str	r3, [r7, #12]

	th_f = th;
 800a8b8:	79fb      	ldrb	r3, [r7, #7]
 800a8ba:	ee07 3a90 	vmov	s15, r3
 800a8be:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a8c2:	edc7 7a03 	vstr	s15, [r7, #12]
	th_f = (th_f / 0xFF);
 800a8c6:	ed97 7a03 	vldr	s14, [r7, #12]
 800a8ca:	eddf 6a1c 	vldr	s13, [pc, #112]	; 800a93c <Plot_Threshold+0x94>
 800a8ce:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800a8d2:	edc7 7a03 	vstr	s15, [r7, #12]
	th_f = (1 - th_f);
 800a8d6:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800a8da:	edd7 7a03 	vldr	s15, [r7, #12]
 800a8de:	ee77 7a67 	vsub.f32	s15, s14, s15
 800a8e2:	edc7 7a03 	vstr	s15, [r7, #12]

	BSP_LCD_SetTextColor(LCD_COLOR_RED);
 800a8e6:	4816      	ldr	r0, [pc, #88]	; (800a940 <Plot_Threshold+0x98>)
 800a8e8:	f7f6 ff4a 	bl	8001780 <BSP_LCD_SetTextColor>

	BSP_LCD_DrawLine(PLOT_X, (uint16_t)(PLOT_Y + th_f * PLOT_HEIGHT), PLOT_X + PLOT_WIDTH, (uint16_t)(PLOT_Y + th_f * PLOT_HEIGHT));
 800a8ec:	edd7 7a03 	vldr	s15, [r7, #12]
 800a8f0:	ed9f 7a14 	vldr	s14, [pc, #80]	; 800a944 <Plot_Threshold+0x9c>
 800a8f4:	ee67 7a87 	vmul.f32	s15, s15, s14
 800a8f8:	ed9f 7a13 	vldr	s14, [pc, #76]	; 800a948 <Plot_Threshold+0xa0>
 800a8fc:	ee77 7a87 	vadd.f32	s15, s15, s14
 800a900:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800a904:	ee17 3a90 	vmov	r3, s15
 800a908:	b299      	uxth	r1, r3
 800a90a:	edd7 7a03 	vldr	s15, [r7, #12]
 800a90e:	ed9f 7a0d 	vldr	s14, [pc, #52]	; 800a944 <Plot_Threshold+0x9c>
 800a912:	ee67 7a87 	vmul.f32	s15, s15, s14
 800a916:	ed9f 7a0c 	vldr	s14, [pc, #48]	; 800a948 <Plot_Threshold+0xa0>
 800a91a:	ee77 7a87 	vadd.f32	s15, s15, s14
 800a91e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800a922:	ee17 3a90 	vmov	r3, s15
 800a926:	b29b      	uxth	r3, r3
 800a928:	f44f 72e6 	mov.w	r2, #460	; 0x1cc
 800a92c:	2014      	movs	r0, #20
 800a92e:	f7f7 f963 	bl	8001bf8 <BSP_LCD_DrawLine>
}
 800a932:	bf00      	nop
 800a934:	3710      	adds	r7, #16
 800a936:	46bd      	mov	sp, r7
 800a938:	bd80      	pop	{r7, pc}
 800a93a:	bf00      	nop
 800a93c:	437f0000 	.word	0x437f0000
 800a940:	ffff0000 	.word	0xffff0000
 800a944:	43160000 	.word	0x43160000
 800a948:	42200000 	.word	0x42200000

0800a94c <Draw_Signal_Marker>:

void Draw_Signal_Marker(SIGNAL_STATE signal_state)
{
 800a94c:	b580      	push	{r7, lr}
 800a94e:	b082      	sub	sp, #8
 800a950:	af00      	add	r7, sp, #0
 800a952:	4603      	mov	r3, r0
 800a954:	71fb      	strb	r3, [r7, #7]
	if(signal_state == SIGNAL_HERE)
 800a956:	79fb      	ldrb	r3, [r7, #7]
 800a958:	2b01      	cmp	r3, #1
 800a95a:	d103      	bne.n	800a964 <Draw_Signal_Marker+0x18>
	{
		BSP_LCD_SetTextColor(LCD_COLOR_RED);
 800a95c:	4807      	ldr	r0, [pc, #28]	; (800a97c <Draw_Signal_Marker+0x30>)
 800a95e:	f7f6 ff0f 	bl	8001780 <BSP_LCD_SetTextColor>
 800a962:	e002      	b.n	800a96a <Draw_Signal_Marker+0x1e>
	}
	else
	{
		BSP_LCD_SetTextColor(LCD_COLOR_BLUE);
 800a964:	4806      	ldr	r0, [pc, #24]	; (800a980 <Draw_Signal_Marker+0x34>)
 800a966:	f7f6 ff0b 	bl	8001780 <BSP_LCD_SetTextColor>
	}

	BSP_LCD_FillCircle(15, 15, 10);
 800a96a:	220a      	movs	r2, #10
 800a96c:	210f      	movs	r1, #15
 800a96e:	200f      	movs	r0, #15
 800a970:	f7f7 fbf2 	bl	8002158 <BSP_LCD_FillCircle>

}
 800a974:	bf00      	nop
 800a976:	3708      	adds	r7, #8
 800a978:	46bd      	mov	sp, r7
 800a97a:	bd80      	pop	{r7, pc}
 800a97c:	ffff0000 	.word	0xffff0000
 800a980:	ff0000ff 	.word	0xff0000ff

0800a984 <active_button>:

void active_button(uint8_t index)
{
 800a984:	b480      	push	{r7}
 800a986:	b085      	sub	sp, #20
 800a988:	af00      	add	r7, sp, #0
 800a98a:	4603      	mov	r3, r0
 800a98c:	71fb      	strb	r3, [r7, #7]
	for(int j = 0 ; j < NUMBER_OF_BUTTON ; j++)
 800a98e:	2300      	movs	r3, #0
 800a990:	60fb      	str	r3, [r7, #12]
 800a992:	e01d      	b.n	800a9d0 <active_button+0x4c>
	{
		if(j != index)
 800a994:	79fb      	ldrb	r3, [r7, #7]
 800a996:	68fa      	ldr	r2, [r7, #12]
 800a998:	429a      	cmp	r2, r3
 800a99a:	d009      	beq.n	800a9b0 <active_button+0x2c>
		{
			button_list[j].is_active = 0;
 800a99c:	4911      	ldr	r1, [pc, #68]	; (800a9e4 <active_button+0x60>)
 800a99e:	68fa      	ldr	r2, [r7, #12]
 800a9a0:	4613      	mov	r3, r2
 800a9a2:	009b      	lsls	r3, r3, #2
 800a9a4:	4413      	add	r3, r2
 800a9a6:	009b      	lsls	r3, r3, #2
 800a9a8:	440b      	add	r3, r1
 800a9aa:	2200      	movs	r2, #0
 800a9ac:	701a      	strb	r2, [r3, #0]
 800a9ae:	e00c      	b.n	800a9ca <active_button+0x46>
		}
		else{
			button_list[j].is_active = 1;
 800a9b0:	490c      	ldr	r1, [pc, #48]	; (800a9e4 <active_button+0x60>)
 800a9b2:	68fa      	ldr	r2, [r7, #12]
 800a9b4:	4613      	mov	r3, r2
 800a9b6:	009b      	lsls	r3, r3, #2
 800a9b8:	4413      	add	r3, r2
 800a9ba:	009b      	lsls	r3, r3, #2
 800a9bc:	440b      	add	r3, r1
 800a9be:	2201      	movs	r2, #1
 800a9c0:	701a      	strb	r2, [r3, #0]
			plot_id = j;
 800a9c2:	68fb      	ldr	r3, [r7, #12]
 800a9c4:	b2da      	uxtb	r2, r3
 800a9c6:	4b08      	ldr	r3, [pc, #32]	; (800a9e8 <active_button+0x64>)
 800a9c8:	701a      	strb	r2, [r3, #0]
	for(int j = 0 ; j < NUMBER_OF_BUTTON ; j++)
 800a9ca:	68fb      	ldr	r3, [r7, #12]
 800a9cc:	3301      	adds	r3, #1
 800a9ce:	60fb      	str	r3, [r7, #12]
 800a9d0:	68fb      	ldr	r3, [r7, #12]
 800a9d2:	2b02      	cmp	r3, #2
 800a9d4:	ddde      	ble.n	800a994 <active_button+0x10>
		}
	}
}
 800a9d6:	bf00      	nop
 800a9d8:	3714      	adds	r7, #20
 800a9da:	46bd      	mov	sp, r7
 800a9dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a9e0:	4770      	bx	lr
 800a9e2:	bf00      	nop
 800a9e4:	2000004c 	.word	0x2000004c
 800a9e8:	200002ec 	.word	0x200002ec

0800a9ec <TouchScreen_Polling>:

void TouchScreen_Polling(void)
{
 800a9ec:	b590      	push	{r4, r7, lr}
 800a9ee:	b083      	sub	sp, #12
 800a9f0:	af00      	add	r7, sp, #0
	static uint8_t t = 0;
	uint16_t x = 0;
 800a9f2:	2300      	movs	r3, #0
 800a9f4:	807b      	strh	r3, [r7, #2]
	uint16_t y = 0;
 800a9f6:	2300      	movs	r3, #0
 800a9f8:	803b      	strh	r3, [r7, #0]

	BSP_TS_GetState(&TS_State);
 800a9fa:	4833      	ldr	r0, [pc, #204]	; (800aac8 <TouchScreen_Polling+0xdc>)
 800a9fc:	f7f8 f85a 	bl	8002ab4 <BSP_TS_GetState>

	if(TS_State.touchDetected)
 800aa00:	4b31      	ldr	r3, [pc, #196]	; (800aac8 <TouchScreen_Polling+0xdc>)
 800aa02:	781b      	ldrb	r3, [r3, #0]
 800aa04:	2b00      	cmp	r3, #0
 800aa06:	d05b      	beq.n	800aac0 <TouchScreen_Polling+0xd4>
	{
		x = TS_State.touchX[0];
 800aa08:	4b2f      	ldr	r3, [pc, #188]	; (800aac8 <TouchScreen_Polling+0xdc>)
 800aa0a:	885b      	ldrh	r3, [r3, #2]
 800aa0c:	807b      	strh	r3, [r7, #2]
		y = TS_State.touchY[0];
 800aa0e:	4b2e      	ldr	r3, [pc, #184]	; (800aac8 <TouchScreen_Polling+0xdc>)
 800aa10:	899b      	ldrh	r3, [r3, #12]
 800aa12:	803b      	strh	r3, [r7, #0]

		for(int i = 0; i < NUMBER_OF_BUTTON ; i++)
 800aa14:	2300      	movs	r3, #0
 800aa16:	607b      	str	r3, [r7, #4]
 800aa18:	e04f      	b.n	800aaba <TouchScreen_Polling+0xce>
		{
			if(x > button_list[i].x_pos && x < (button_list[i].x_pos + button_list[i].width))
 800aa1a:	492c      	ldr	r1, [pc, #176]	; (800aacc <TouchScreen_Polling+0xe0>)
 800aa1c:	687a      	ldr	r2, [r7, #4]
 800aa1e:	4613      	mov	r3, r2
 800aa20:	009b      	lsls	r3, r3, #2
 800aa22:	4413      	add	r3, r2
 800aa24:	009b      	lsls	r3, r3, #2
 800aa26:	440b      	add	r3, r1
 800aa28:	3302      	adds	r3, #2
 800aa2a:	881b      	ldrh	r3, [r3, #0]
 800aa2c:	887a      	ldrh	r2, [r7, #2]
 800aa2e:	429a      	cmp	r2, r3
 800aa30:	d940      	bls.n	800aab4 <TouchScreen_Polling+0xc8>
 800aa32:	8879      	ldrh	r1, [r7, #2]
 800aa34:	4825      	ldr	r0, [pc, #148]	; (800aacc <TouchScreen_Polling+0xe0>)
 800aa36:	687a      	ldr	r2, [r7, #4]
 800aa38:	4613      	mov	r3, r2
 800aa3a:	009b      	lsls	r3, r3, #2
 800aa3c:	4413      	add	r3, r2
 800aa3e:	009b      	lsls	r3, r3, #2
 800aa40:	4403      	add	r3, r0
 800aa42:	3302      	adds	r3, #2
 800aa44:	881b      	ldrh	r3, [r3, #0]
 800aa46:	461c      	mov	r4, r3
 800aa48:	4820      	ldr	r0, [pc, #128]	; (800aacc <TouchScreen_Polling+0xe0>)
 800aa4a:	687a      	ldr	r2, [r7, #4]
 800aa4c:	4613      	mov	r3, r2
 800aa4e:	009b      	lsls	r3, r3, #2
 800aa50:	4413      	add	r3, r2
 800aa52:	009b      	lsls	r3, r3, #2
 800aa54:	4403      	add	r3, r0
 800aa56:	3306      	adds	r3, #6
 800aa58:	881b      	ldrh	r3, [r3, #0]
 800aa5a:	4423      	add	r3, r4
 800aa5c:	4299      	cmp	r1, r3
 800aa5e:	da29      	bge.n	800aab4 <TouchScreen_Polling+0xc8>
			{
				if(y > button_list[i].y_pos && y < (button_list[i].y_pos + button_list[i].height))
 800aa60:	491a      	ldr	r1, [pc, #104]	; (800aacc <TouchScreen_Polling+0xe0>)
 800aa62:	687a      	ldr	r2, [r7, #4]
 800aa64:	4613      	mov	r3, r2
 800aa66:	009b      	lsls	r3, r3, #2
 800aa68:	4413      	add	r3, r2
 800aa6a:	009b      	lsls	r3, r3, #2
 800aa6c:	440b      	add	r3, r1
 800aa6e:	3304      	adds	r3, #4
 800aa70:	881b      	ldrh	r3, [r3, #0]
 800aa72:	883a      	ldrh	r2, [r7, #0]
 800aa74:	429a      	cmp	r2, r3
 800aa76:	d91d      	bls.n	800aab4 <TouchScreen_Polling+0xc8>
 800aa78:	8839      	ldrh	r1, [r7, #0]
 800aa7a:	4814      	ldr	r0, [pc, #80]	; (800aacc <TouchScreen_Polling+0xe0>)
 800aa7c:	687a      	ldr	r2, [r7, #4]
 800aa7e:	4613      	mov	r3, r2
 800aa80:	009b      	lsls	r3, r3, #2
 800aa82:	4413      	add	r3, r2
 800aa84:	009b      	lsls	r3, r3, #2
 800aa86:	4403      	add	r3, r0
 800aa88:	3304      	adds	r3, #4
 800aa8a:	881b      	ldrh	r3, [r3, #0]
 800aa8c:	461c      	mov	r4, r3
 800aa8e:	480f      	ldr	r0, [pc, #60]	; (800aacc <TouchScreen_Polling+0xe0>)
 800aa90:	687a      	ldr	r2, [r7, #4]
 800aa92:	4613      	mov	r3, r2
 800aa94:	009b      	lsls	r3, r3, #2
 800aa96:	4413      	add	r3, r2
 800aa98:	009b      	lsls	r3, r3, #2
 800aa9a:	4403      	add	r3, r0
 800aa9c:	3308      	adds	r3, #8
 800aa9e:	881b      	ldrh	r3, [r3, #0]
 800aaa0:	4423      	add	r3, r4
 800aaa2:	4299      	cmp	r1, r3
 800aaa4:	da06      	bge.n	800aab4 <TouchScreen_Polling+0xc8>
				{
					active_button(i);
 800aaa6:	687b      	ldr	r3, [r7, #4]
 800aaa8:	b2db      	uxtb	r3, r3
 800aaaa:	4618      	mov	r0, r3
 800aaac:	f7ff ff6a 	bl	800a984 <active_button>
					Draw_GUI();
 800aab0:	f7ff fdb4 	bl	800a61c <Draw_GUI>
		for(int i = 0; i < NUMBER_OF_BUTTON ; i++)
 800aab4:	687b      	ldr	r3, [r7, #4]
 800aab6:	3301      	adds	r3, #1
 800aab8:	607b      	str	r3, [r7, #4]
 800aaba:	687b      	ldr	r3, [r7, #4]
 800aabc:	2b02      	cmp	r3, #2
 800aabe:	ddac      	ble.n	800aa1a <TouchScreen_Polling+0x2e>
			}
		}


	}
}
 800aac0:	bf00      	nop
 800aac2:	370c      	adds	r7, #12
 800aac4:	46bd      	mov	sp, r7
 800aac6:	bd90      	pop	{r4, r7, pc}
 800aac8:	200002c0 	.word	0x200002c0
 800aacc:	2000004c 	.word	0x2000004c

0800aad0 <get_current_plot_ID>:

PLOT_ID get_current_plot_ID()
{
 800aad0:	b480      	push	{r7}
 800aad2:	af00      	add	r7, sp, #0
	return plot_id;
 800aad4:	4b03      	ldr	r3, [pc, #12]	; (800aae4 <get_current_plot_ID+0x14>)
 800aad6:	781b      	ldrb	r3, [r3, #0]
}
 800aad8:	4618      	mov	r0, r3
 800aada:	46bd      	mov	sp, r7
 800aadc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aae0:	4770      	bx	lr
 800aae2:	bf00      	nop
 800aae4:	200002ec 	.word	0x200002ec

0800aae8 <SCB_EnableICache>:
{
 800aae8:	b480      	push	{r7}
 800aaea:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 800aaec:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 800aaf0:	f3bf 8f6f 	isb	sy
    SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
 800aaf4:	4b0b      	ldr	r3, [pc, #44]	; (800ab24 <SCB_EnableICache+0x3c>)
 800aaf6:	2200      	movs	r2, #0
 800aaf8:	f8c3 2250 	str.w	r2, [r3, #592]	; 0x250
  __ASM volatile ("dsb 0xF":::"memory");
 800aafc:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 800ab00:	f3bf 8f6f 	isb	sy
    SCB->CCR |=  (uint32_t)SCB_CCR_IC_Msk;  /* enable I-Cache */
 800ab04:	4b07      	ldr	r3, [pc, #28]	; (800ab24 <SCB_EnableICache+0x3c>)
 800ab06:	695b      	ldr	r3, [r3, #20]
 800ab08:	4a06      	ldr	r2, [pc, #24]	; (800ab24 <SCB_EnableICache+0x3c>)
 800ab0a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800ab0e:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 800ab10:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 800ab14:	f3bf 8f6f 	isb	sy
}
 800ab18:	bf00      	nop
 800ab1a:	46bd      	mov	sp, r7
 800ab1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab20:	4770      	bx	lr
 800ab22:	bf00      	nop
 800ab24:	e000ed00 	.word	0xe000ed00

0800ab28 <SCB_EnableDCache>:
{
 800ab28:	b480      	push	{r7}
 800ab2a:	b085      	sub	sp, #20
 800ab2c:	af00      	add	r7, sp, #0
    SCB->CSSELR = 0U; /*(0U << 1U) | 0U;*/  /* Level 1 data cache */
 800ab2e:	4b1d      	ldr	r3, [pc, #116]	; (800aba4 <SCB_EnableDCache+0x7c>)
 800ab30:	2200      	movs	r2, #0
 800ab32:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  __ASM volatile ("dsb 0xF":::"memory");
 800ab36:	f3bf 8f4f 	dsb	sy
    ccsidr = SCB->CCSIDR;
 800ab3a:	4b1a      	ldr	r3, [pc, #104]	; (800aba4 <SCB_EnableDCache+0x7c>)
 800ab3c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800ab40:	607b      	str	r3, [r7, #4]
    sets = (uint32_t)(CCSIDR_SETS(ccsidr));
 800ab42:	687b      	ldr	r3, [r7, #4]
 800ab44:	0b5b      	lsrs	r3, r3, #13
 800ab46:	f3c3 030e 	ubfx	r3, r3, #0, #15
 800ab4a:	60fb      	str	r3, [r7, #12]
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
 800ab4c:	687b      	ldr	r3, [r7, #4]
 800ab4e:	08db      	lsrs	r3, r3, #3
 800ab50:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800ab54:	60bb      	str	r3, [r7, #8]
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 800ab56:	68fb      	ldr	r3, [r7, #12]
 800ab58:	015a      	lsls	r2, r3, #5
 800ab5a:	f643 73e0 	movw	r3, #16352	; 0x3fe0
 800ab5e:	4013      	ands	r3, r2
                      ((ways << SCB_DCISW_WAY_Pos) & SCB_DCISW_WAY_Msk)  );
 800ab60:	68ba      	ldr	r2, [r7, #8]
 800ab62:	0792      	lsls	r2, r2, #30
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 800ab64:	490f      	ldr	r1, [pc, #60]	; (800aba4 <SCB_EnableDCache+0x7c>)
 800ab66:	4313      	orrs	r3, r2
 800ab68:	f8c1 3260 	str.w	r3, [r1, #608]	; 0x260
      } while (ways-- != 0U);
 800ab6c:	68bb      	ldr	r3, [r7, #8]
 800ab6e:	1e5a      	subs	r2, r3, #1
 800ab70:	60ba      	str	r2, [r7, #8]
 800ab72:	2b00      	cmp	r3, #0
 800ab74:	d1ef      	bne.n	800ab56 <SCB_EnableDCache+0x2e>
    } while(sets-- != 0U);
 800ab76:	68fb      	ldr	r3, [r7, #12]
 800ab78:	1e5a      	subs	r2, r3, #1
 800ab7a:	60fa      	str	r2, [r7, #12]
 800ab7c:	2b00      	cmp	r3, #0
 800ab7e:	d1e5      	bne.n	800ab4c <SCB_EnableDCache+0x24>
 800ab80:	f3bf 8f4f 	dsb	sy
    SCB->CCR |=  (uint32_t)SCB_CCR_DC_Msk;  /* enable D-Cache */
 800ab84:	4b07      	ldr	r3, [pc, #28]	; (800aba4 <SCB_EnableDCache+0x7c>)
 800ab86:	695b      	ldr	r3, [r3, #20]
 800ab88:	4a06      	ldr	r2, [pc, #24]	; (800aba4 <SCB_EnableDCache+0x7c>)
 800ab8a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800ab8e:	6153      	str	r3, [r2, #20]
 800ab90:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 800ab94:	f3bf 8f6f 	isb	sy
}
 800ab98:	bf00      	nop
 800ab9a:	3714      	adds	r7, #20
 800ab9c:	46bd      	mov	sp, r7
 800ab9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aba2:	4770      	bx	lr
 800aba4:	e000ed00 	.word	0xe000ed00

0800aba8 <HAL_TIM_PeriodElapsedCallback>:
	HAL_TIM_Base_Start_IT(&htim7);
}


void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef* htim)
{
 800aba8:	b580      	push	{r7, lr}
 800abaa:	b082      	sub	sp, #8
 800abac:	af00      	add	r7, sp, #0
 800abae:	6078      	str	r0, [r7, #4]
	if(htim->Instance==TIM7)
 800abb0:	687b      	ldr	r3, [r7, #4]
 800abb2:	681b      	ldr	r3, [r3, #0]
 800abb4:	4a06      	ldr	r2, [pc, #24]	; (800abd0 <HAL_TIM_PeriodElapsedCallback+0x28>)
 800abb6:	4293      	cmp	r3, r2
 800abb8:	d006      	beq.n	800abc8 <HAL_TIM_PeriodElapsedCallback+0x20>
//		}



	}
	else if(htim->Instance==TIM3)
 800abba:	687b      	ldr	r3, [r7, #4]
 800abbc:	681b      	ldr	r3, [r3, #0]
 800abbe:	4a05      	ldr	r2, [pc, #20]	; (800abd4 <HAL_TIM_PeriodElapsedCallback+0x2c>)
 800abc0:	4293      	cmp	r3, r2
 800abc2:	d101      	bne.n	800abc8 <HAL_TIM_PeriodElapsedCallback+0x20>
	{
		TouchScreen_Polling();
 800abc4:	f7ff ff12 	bl	800a9ec <TouchScreen_Polling>
	}
}
 800abc8:	bf00      	nop
 800abca:	3708      	adds	r7, #8
 800abcc:	46bd      	mov	sp, r7
 800abce:	bd80      	pop	{r7, pc}
 800abd0:	40001400 	.word	0x40001400
 800abd4:	40000400 	.word	0x40000400

0800abd8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800abd8:	b580      	push	{r7, lr}
 800abda:	af00      	add	r7, sp, #0

  /* USER CODE END 1 */
  

  /* Enable I-Cache---------------------------------------------------------*/
  SCB_EnableICache();
 800abdc:	f7ff ff84 	bl	800aae8 <SCB_EnableICache>

  /* Enable D-Cache---------------------------------------------------------*/
  SCB_EnableDCache();
 800abe0:	f7ff ffa2 	bl	800ab28 <SCB_EnableDCache>

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800abe4:	f7f8 f986 	bl	8002ef4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800abe8:	f000 f86e 	bl	800acc8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800abec:	f000 fc7c 	bl	800b4e8 <MX_GPIO_Init>
  MX_DMA_Init();
 800abf0:	f000 fc0c 	bl	800b40c <MX_DMA_Init>
  MX_DCMI_Init();
 800abf4:	f000 f96a 	bl	800aecc <MX_DCMI_Init>
  MX_DMA2D_Init();
 800abf8:	f000 f99c 	bl	800af34 <MX_DMA2D_Init>
  MX_FMC_Init();
 800abfc:	f000 fc24 	bl	800b448 <MX_FMC_Init>
  MX_LTDC_Init();
 800ac00:	f000 f9ca 	bl	800af98 <MX_LTDC_Init>
  MX_QUADSPI_Init();
 800ac04:	f000 fa4a 	bl	800b09c <MX_QUADSPI_Init>
  MX_RTC_Init();
 800ac08:	f000 fa74 	bl	800b0f4 <MX_RTC_Init>
  MX_SDMMC1_SD_Init();
 800ac0c:	f000 fb1a 	bl	800b244 <MX_SDMMC1_SD_Init>
  MX_USART1_UART_Init();
 800ac10:	f000 fbcc 	bl	800b3ac <MX_USART1_UART_Init>
  MX_ADC1_Init();
 800ac14:	f000 f906 	bl	800ae24 <MX_ADC1_Init>
  MX_TIM7_Init();
 800ac18:	f000 fb92 	bl	800b340 <MX_TIM7_Init>
  MX_TIM3_Init();
 800ac1c:	f000 fb42 	bl	800b2a4 <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */

  Init_Display();
 800ac20:	f7ff fcac 	bl	800a57c <Init_Display>
  /* Draw Bitmap */
  //BSP_LCD_DrawBitmap((BSP_LCD_GetXSize() - 80) / 2, 65, (uint8_t *)stlogo);

  Display_Render();
 800ac24:	f7ff fcd4 	bl	800a5d0 <Display_Render>
  Draw_GUI();
 800ac28:	f7ff fcf8 	bl	800a61c <Draw_GUI>



  Init_Sampling(&hadc1);
 800ac2c:	4824      	ldr	r0, [pc, #144]	; (800acc0 <main+0xe8>)
 800ac2e:	f000 ff5f 	bl	800baf0 <Init_Sampling>

  //declencher_acquisition();

  /* Periodic Check of touchscreen) */
  HAL_TIM_Base_Start_IT(&htim3);
 800ac32:	4824      	ldr	r0, [pc, #144]	; (800acc4 <main+0xec>)
 800ac34:	f7fd ff16 	bl	8008a64 <HAL_TIM_Base_Start_IT>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	signal_handler_process();
 800ac38:	f000 ff6e 	bl	800bb18 <signal_handler_process>

	if(can_display() == 1)
 800ac3c:	f001 f9d4 	bl	800bfe8 <can_display>
 800ac40:	4603      	mov	r3, r0
 800ac42:	2b01      	cmp	r3, #1
 800ac44:	d1f8      	bne.n	800ac38 <main+0x60>
	{
		//Plot_Signal( (corr_func + (corr_max_abs-200)), 400);
		switch(get_current_plot_ID())
 800ac46:	f7ff ff43 	bl	800aad0 <get_current_plot_ID>
 800ac4a:	4603      	mov	r3, r0
 800ac4c:	2b01      	cmp	r3, #1
 800ac4e:	d00d      	beq.n	800ac6c <main+0x94>
 800ac50:	2b02      	cmp	r3, #2
 800ac52:	d015      	beq.n	800ac80 <main+0xa8>
 800ac54:	2b00      	cmp	r3, #0
 800ac56:	d123      	bne.n	800aca0 <main+0xc8>
		{
			case INPUT_PLOT:
				Plot_Signal( get_signal_data(INPUT) , DISPLAY_BUFF_SIZE);
 800ac58:	2000      	movs	r0, #0
 800ac5a:	f001 fa07 	bl	800c06c <get_signal_data>
 800ac5e:	4603      	mov	r3, r0
 800ac60:	f44f 71dc 	mov.w	r1, #440	; 0x1b8
 800ac64:	4618      	mov	r0, r3
 800ac66:	f7ff fd9f 	bl	800a7a8 <Plot_Signal>
				break;
 800ac6a:	e019      	b.n	800aca0 <main+0xc8>
			case REF_PLOT:
				Plot_Signal( get_signal_data(REF) , DISPLAY_BUFF_SIZE);
 800ac6c:	2001      	movs	r0, #1
 800ac6e:	f001 f9fd 	bl	800c06c <get_signal_data>
 800ac72:	4603      	mov	r3, r0
 800ac74:	f44f 71dc 	mov.w	r1, #440	; 0x1b8
 800ac78:	4618      	mov	r0, r3
 800ac7a:	f7ff fd95 	bl	800a7a8 <Plot_Signal>
				break;
 800ac7e:	e00f      	b.n	800aca0 <main+0xc8>
			case CORR_PLOT:
				Plot_Signal( get_signal_data(CORR) , DISPLAY_BUFF_SIZE);
 800ac80:	2002      	movs	r0, #2
 800ac82:	f001 f9f3 	bl	800c06c <get_signal_data>
 800ac86:	4603      	mov	r3, r0
 800ac88:	f44f 71dc 	mov.w	r1, #440	; 0x1b8
 800ac8c:	4618      	mov	r0, r3
 800ac8e:	f7ff fd8b 	bl	800a7a8 <Plot_Signal>
				Plot_Threshold(get_threshold());
 800ac92:	f001 f9c1 	bl	800c018 <get_threshold>
 800ac96:	4603      	mov	r3, r0
 800ac98:	4618      	mov	r0, r3
 800ac9a:	f7ff fe05 	bl	800a8a8 <Plot_Threshold>
				break;
 800ac9e:	bf00      	nop
		}

		if(is_signal_here())
 800aca0:	f001 f9d8 	bl	800c054 <is_signal_here>
 800aca4:	4603      	mov	r3, r0
 800aca6:	2b00      	cmp	r3, #0
 800aca8:	d003      	beq.n	800acb2 <main+0xda>
		{
			Draw_Signal_Marker(SIGNAL_HERE);
 800acaa:	2001      	movs	r0, #1
 800acac:	f7ff fe4e 	bl	800a94c <Draw_Signal_Marker>
 800acb0:	e002      	b.n	800acb8 <main+0xe0>
		}
		else
		{
			Draw_Signal_Marker(NO_SIGNAL);
 800acb2:	2000      	movs	r0, #0
 800acb4:	f7ff fe4a 	bl	800a94c <Draw_Signal_Marker>
		}

		disable_signal_display();
 800acb8:	f001 f9a2 	bl	800c000 <disable_signal_display>
	signal_handler_process();
 800acbc:	e7bc      	b.n	800ac38 <main+0x60>
 800acbe:	bf00      	nop
 800acc0:	20000540 	.word	0x20000540
 800acc4:	20000458 	.word	0x20000458

0800acc8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800acc8:	b580      	push	{r7, lr}
 800acca:	b0b4      	sub	sp, #208	; 0xd0
 800accc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800acce:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 800acd2:	2230      	movs	r2, #48	; 0x30
 800acd4:	2100      	movs	r1, #0
 800acd6:	4618      	mov	r0, r3
 800acd8:	f001 ff9c 	bl	800cc14 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800acdc:	f107 038c 	add.w	r3, r7, #140	; 0x8c
 800ace0:	2200      	movs	r2, #0
 800ace2:	601a      	str	r2, [r3, #0]
 800ace4:	605a      	str	r2, [r3, #4]
 800ace6:	609a      	str	r2, [r3, #8]
 800ace8:	60da      	str	r2, [r3, #12]
 800acea:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800acec:	f107 0308 	add.w	r3, r7, #8
 800acf0:	2284      	movs	r2, #132	; 0x84
 800acf2:	2100      	movs	r1, #0
 800acf4:	4618      	mov	r0, r3
 800acf6:	f001 ff8d 	bl	800cc14 <memset>

  /** Configure LSE Drive Capability 
  */
  HAL_PWR_EnableBkUpAccess();
 800acfa:	f7fb fae3 	bl	80062c4 <HAL_PWR_EnableBkUpAccess>
  /** Configure the main internal regulator output voltage 
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800acfe:	4b46      	ldr	r3, [pc, #280]	; (800ae18 <SystemClock_Config+0x150>)
 800ad00:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ad02:	4a45      	ldr	r2, [pc, #276]	; (800ae18 <SystemClock_Config+0x150>)
 800ad04:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800ad08:	6413      	str	r3, [r2, #64]	; 0x40
 800ad0a:	4b43      	ldr	r3, [pc, #268]	; (800ae18 <SystemClock_Config+0x150>)
 800ad0c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ad0e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800ad12:	607b      	str	r3, [r7, #4]
 800ad14:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800ad16:	4b41      	ldr	r3, [pc, #260]	; (800ae1c <SystemClock_Config+0x154>)
 800ad18:	681b      	ldr	r3, [r3, #0]
 800ad1a:	4a40      	ldr	r2, [pc, #256]	; (800ae1c <SystemClock_Config+0x154>)
 800ad1c:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800ad20:	6013      	str	r3, [r2, #0]
 800ad22:	4b3e      	ldr	r3, [pc, #248]	; (800ae1c <SystemClock_Config+0x154>)
 800ad24:	681b      	ldr	r3, [r3, #0]
 800ad26:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 800ad2a:	603b      	str	r3, [r7, #0]
 800ad2c:	683b      	ldr	r3, [r7, #0]
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_HSE;
 800ad2e:	2309      	movs	r3, #9
 800ad30:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800ad34:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800ad38:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 800ad3c:	2301      	movs	r3, #1
 800ad3e:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800ad42:	2302      	movs	r3, #2
 800ad44:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800ad48:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800ad4c:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  RCC_OscInitStruct.PLL.PLLM = 25;
 800ad50:	2319      	movs	r3, #25
 800ad52:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
  RCC_OscInitStruct.PLL.PLLN = 400;
 800ad56:	f44f 73c8 	mov.w	r3, #400	; 0x190
 800ad5a:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800ad5e:	2302      	movs	r3, #2
 800ad60:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
  RCC_OscInitStruct.PLL.PLLQ = 9;
 800ad64:	2309      	movs	r3, #9
 800ad66:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800ad6a:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 800ad6e:	4618      	mov	r0, r3
 800ad70:	f7fb fbd8 	bl	8006524 <HAL_RCC_OscConfig>
 800ad74:	4603      	mov	r3, r0
 800ad76:	2b00      	cmp	r3, #0
 800ad78:	d001      	beq.n	800ad7e <SystemClock_Config+0xb6>
  {
    Error_Handler();
 800ad7a:	f000 fea1 	bl	800bac0 <Error_Handler>
  }
  /** Activate the Over-Drive mode 
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 800ad7e:	f7fb fab1 	bl	80062e4 <HAL_PWREx_EnableOverDrive>
 800ad82:	4603      	mov	r3, r0
 800ad84:	2b00      	cmp	r3, #0
 800ad86:	d001      	beq.n	800ad8c <SystemClock_Config+0xc4>
  {
    Error_Handler();
 800ad88:	f000 fe9a 	bl	800bac0 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800ad8c:	230f      	movs	r3, #15
 800ad8e:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800ad92:	2302      	movs	r3, #2
 800ad94:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800ad98:	2300      	movs	r3, #0
 800ad9a:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 800ad9e:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 800ada2:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 800ada6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800adaa:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_6) != HAL_OK)
 800adae:	f107 038c 	add.w	r3, r7, #140	; 0x8c
 800adb2:	2106      	movs	r1, #6
 800adb4:	4618      	mov	r0, r3
 800adb6:	f7fb fe25 	bl	8006a04 <HAL_RCC_ClockConfig>
 800adba:	4603      	mov	r3, r0
 800adbc:	2b00      	cmp	r3, #0
 800adbe:	d001      	beq.n	800adc4 <SystemClock_Config+0xfc>
  {
    Error_Handler();
 800adc0:	f000 fe7e 	bl	800bac0 <Error_Handler>
  }
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_LTDC|RCC_PERIPHCLK_RTC
 800adc4:	4b16      	ldr	r3, [pc, #88]	; (800ae20 <SystemClock_Config+0x158>)
 800adc6:	60bb      	str	r3, [r7, #8]
                              |RCC_PERIPHCLK_USART1|RCC_PERIPHCLK_SDMMC1
                              |RCC_PERIPHCLK_CLK48;
  PeriphClkInitStruct.PLLSAI.PLLSAIN = 384;
 800adc8:	f44f 73c0 	mov.w	r3, #384	; 0x180
 800adcc:	61fb      	str	r3, [r7, #28]
  PeriphClkInitStruct.PLLSAI.PLLSAIR = 5;
 800adce:	2305      	movs	r3, #5
 800add0:	627b      	str	r3, [r7, #36]	; 0x24
  PeriphClkInitStruct.PLLSAI.PLLSAIQ = 2;
 800add2:	2302      	movs	r3, #2
 800add4:	623b      	str	r3, [r7, #32]
  PeriphClkInitStruct.PLLSAI.PLLSAIP = RCC_PLLSAIP_DIV8;
 800add6:	2303      	movs	r3, #3
 800add8:	62bb      	str	r3, [r7, #40]	; 0x28
  PeriphClkInitStruct.PLLSAIDivQ = 1;
 800adda:	2301      	movs	r3, #1
 800addc:	633b      	str	r3, [r7, #48]	; 0x30
  PeriphClkInitStruct.PLLSAIDivR = RCC_PLLSAIDIVR_8;
 800adde:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800ade2:	637b      	str	r3, [r7, #52]	; 0x34
  PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 800ade4:	f44f 7300 	mov.w	r3, #512	; 0x200
 800ade8:	63bb      	str	r3, [r7, #56]	; 0x38
  PeriphClkInitStruct.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 800adea:	2300      	movs	r3, #0
 800adec:	64fb      	str	r3, [r7, #76]	; 0x4c
  PeriphClkInitStruct.Clk48ClockSelection = RCC_CLK48SOURCE_PLLSAIP;
 800adee:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800adf2:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  PeriphClkInitStruct.Sdmmc1ClockSelection = RCC_SDMMC1CLKSOURCE_CLK48;
 800adf6:	2300      	movs	r3, #0
 800adf8:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800adfc:	f107 0308 	add.w	r3, r7, #8
 800ae00:	4618      	mov	r0, r3
 800ae02:	f7fb ffcd 	bl	8006da0 <HAL_RCCEx_PeriphCLKConfig>
 800ae06:	4603      	mov	r3, r0
 800ae08:	2b00      	cmp	r3, #0
 800ae0a:	d001      	beq.n	800ae10 <SystemClock_Config+0x148>
  {
    Error_Handler();
 800ae0c:	f000 fe58 	bl	800bac0 <Error_Handler>
  }
}
 800ae10:	bf00      	nop
 800ae12:	37d0      	adds	r7, #208	; 0xd0
 800ae14:	46bd      	mov	sp, r7
 800ae16:	bd80      	pop	{r7, pc}
 800ae18:	40023800 	.word	0x40023800
 800ae1c:	40007000 	.word	0x40007000
 800ae20:	00a00068 	.word	0x00a00068

0800ae24 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 800ae24:	b580      	push	{r7, lr}
 800ae26:	b084      	sub	sp, #16
 800ae28:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800ae2a:	463b      	mov	r3, r7
 800ae2c:	2200      	movs	r2, #0
 800ae2e:	601a      	str	r2, [r3, #0]
 800ae30:	605a      	str	r2, [r3, #4]
 800ae32:	609a      	str	r2, [r3, #8]
 800ae34:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion) 
  */
  hadc1.Instance = ADC1;
 800ae36:	4b22      	ldr	r3, [pc, #136]	; (800aec0 <MX_ADC1_Init+0x9c>)
 800ae38:	4a22      	ldr	r2, [pc, #136]	; (800aec4 <MX_ADC1_Init+0xa0>)
 800ae3a:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV8;
 800ae3c:	4b20      	ldr	r3, [pc, #128]	; (800aec0 <MX_ADC1_Init+0x9c>)
 800ae3e:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 800ae42:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_8B;
 800ae44:	4b1e      	ldr	r3, [pc, #120]	; (800aec0 <MX_ADC1_Init+0x9c>)
 800ae46:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800ae4a:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 800ae4c:	4b1c      	ldr	r3, [pc, #112]	; (800aec0 <MX_ADC1_Init+0x9c>)
 800ae4e:	2200      	movs	r2, #0
 800ae50:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 800ae52:	4b1b      	ldr	r3, [pc, #108]	; (800aec0 <MX_ADC1_Init+0x9c>)
 800ae54:	2201      	movs	r2, #1
 800ae56:	619a      	str	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800ae58:	4b19      	ldr	r3, [pc, #100]	; (800aec0 <MX_ADC1_Init+0x9c>)
 800ae5a:	2200      	movs	r2, #0
 800ae5c:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800ae60:	4b17      	ldr	r3, [pc, #92]	; (800aec0 <MX_ADC1_Init+0x9c>)
 800ae62:	2200      	movs	r2, #0
 800ae64:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800ae66:	4b16      	ldr	r3, [pc, #88]	; (800aec0 <MX_ADC1_Init+0x9c>)
 800ae68:	4a17      	ldr	r2, [pc, #92]	; (800aec8 <MX_ADC1_Init+0xa4>)
 800ae6a:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800ae6c:	4b14      	ldr	r3, [pc, #80]	; (800aec0 <MX_ADC1_Init+0x9c>)
 800ae6e:	2200      	movs	r2, #0
 800ae70:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 800ae72:	4b13      	ldr	r3, [pc, #76]	; (800aec0 <MX_ADC1_Init+0x9c>)
 800ae74:	2201      	movs	r2, #1
 800ae76:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 800ae78:	4b11      	ldr	r3, [pc, #68]	; (800aec0 <MX_ADC1_Init+0x9c>)
 800ae7a:	2201      	movs	r2, #1
 800ae7c:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 800ae80:	4b0f      	ldr	r3, [pc, #60]	; (800aec0 <MX_ADC1_Init+0x9c>)
 800ae82:	2200      	movs	r2, #0
 800ae84:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800ae86:	480e      	ldr	r0, [pc, #56]	; (800aec0 <MX_ADC1_Init+0x9c>)
 800ae88:	f7f8 f8b4 	bl	8002ff4 <HAL_ADC_Init>
 800ae8c:	4603      	mov	r3, r0
 800ae8e:	2b00      	cmp	r3, #0
 800ae90:	d001      	beq.n	800ae96 <MX_ADC1_Init+0x72>
  {
    Error_Handler();
 800ae92:	f000 fe15 	bl	800bac0 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time. 
  */
  sConfig.Channel = ADC_CHANNEL_0;
 800ae96:	2300      	movs	r3, #0
 800ae98:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800ae9a:	2301      	movs	r3, #1
 800ae9c:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_144CYCLES;
 800ae9e:	2306      	movs	r3, #6
 800aea0:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800aea2:	463b      	mov	r3, r7
 800aea4:	4619      	mov	r1, r3
 800aea6:	4806      	ldr	r0, [pc, #24]	; (800aec0 <MX_ADC1_Init+0x9c>)
 800aea8:	f7f8 fbf6 	bl	8003698 <HAL_ADC_ConfigChannel>
 800aeac:	4603      	mov	r3, r0
 800aeae:	2b00      	cmp	r3, #0
 800aeb0:	d001      	beq.n	800aeb6 <MX_ADC1_Init+0x92>
  {
    Error_Handler();
 800aeb2:	f000 fe05 	bl	800bac0 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 800aeb6:	bf00      	nop
 800aeb8:	3710      	adds	r7, #16
 800aeba:	46bd      	mov	sp, r7
 800aebc:	bd80      	pop	{r7, pc}
 800aebe:	bf00      	nop
 800aec0:	20000540 	.word	0x20000540
 800aec4:	40012000 	.word	0x40012000
 800aec8:	0f000001 	.word	0x0f000001

0800aecc <MX_DCMI_Init>:
  * @brief DCMI Initialization Function
  * @param None
  * @retval None
  */
static void MX_DCMI_Init(void)
{
 800aecc:	b580      	push	{r7, lr}
 800aece:	af00      	add	r7, sp, #0
  /* USER CODE END DCMI_Init 0 */

  /* USER CODE BEGIN DCMI_Init 1 */

  /* USER CODE END DCMI_Init 1 */
  hdcmi.Instance = DCMI;
 800aed0:	4b16      	ldr	r3, [pc, #88]	; (800af2c <MX_DCMI_Init+0x60>)
 800aed2:	4a17      	ldr	r2, [pc, #92]	; (800af30 <MX_DCMI_Init+0x64>)
 800aed4:	601a      	str	r2, [r3, #0]
  hdcmi.Init.SynchroMode = DCMI_SYNCHRO_HARDWARE;
 800aed6:	4b15      	ldr	r3, [pc, #84]	; (800af2c <MX_DCMI_Init+0x60>)
 800aed8:	2200      	movs	r2, #0
 800aeda:	605a      	str	r2, [r3, #4]
  hdcmi.Init.PCKPolarity = DCMI_PCKPOLARITY_FALLING;
 800aedc:	4b13      	ldr	r3, [pc, #76]	; (800af2c <MX_DCMI_Init+0x60>)
 800aede:	2200      	movs	r2, #0
 800aee0:	609a      	str	r2, [r3, #8]
  hdcmi.Init.VSPolarity = DCMI_VSPOLARITY_LOW;
 800aee2:	4b12      	ldr	r3, [pc, #72]	; (800af2c <MX_DCMI_Init+0x60>)
 800aee4:	2200      	movs	r2, #0
 800aee6:	60da      	str	r2, [r3, #12]
  hdcmi.Init.HSPolarity = DCMI_HSPOLARITY_LOW;
 800aee8:	4b10      	ldr	r3, [pc, #64]	; (800af2c <MX_DCMI_Init+0x60>)
 800aeea:	2200      	movs	r2, #0
 800aeec:	611a      	str	r2, [r3, #16]
  hdcmi.Init.CaptureRate = DCMI_CR_ALL_FRAME;
 800aeee:	4b0f      	ldr	r3, [pc, #60]	; (800af2c <MX_DCMI_Init+0x60>)
 800aef0:	2200      	movs	r2, #0
 800aef2:	615a      	str	r2, [r3, #20]
  hdcmi.Init.ExtendedDataMode = DCMI_EXTEND_DATA_8B;
 800aef4:	4b0d      	ldr	r3, [pc, #52]	; (800af2c <MX_DCMI_Init+0x60>)
 800aef6:	2200      	movs	r2, #0
 800aef8:	619a      	str	r2, [r3, #24]
  hdcmi.Init.JPEGMode = DCMI_JPEG_DISABLE;
 800aefa:	4b0c      	ldr	r3, [pc, #48]	; (800af2c <MX_DCMI_Init+0x60>)
 800aefc:	2200      	movs	r2, #0
 800aefe:	621a      	str	r2, [r3, #32]
  hdcmi.Init.ByteSelectMode = DCMI_BSM_ALL;
 800af00:	4b0a      	ldr	r3, [pc, #40]	; (800af2c <MX_DCMI_Init+0x60>)
 800af02:	2200      	movs	r2, #0
 800af04:	625a      	str	r2, [r3, #36]	; 0x24
  hdcmi.Init.ByteSelectStart = DCMI_OEBS_ODD;
 800af06:	4b09      	ldr	r3, [pc, #36]	; (800af2c <MX_DCMI_Init+0x60>)
 800af08:	2200      	movs	r2, #0
 800af0a:	629a      	str	r2, [r3, #40]	; 0x28
  hdcmi.Init.LineSelectMode = DCMI_LSM_ALL;
 800af0c:	4b07      	ldr	r3, [pc, #28]	; (800af2c <MX_DCMI_Init+0x60>)
 800af0e:	2200      	movs	r2, #0
 800af10:	62da      	str	r2, [r3, #44]	; 0x2c
  hdcmi.Init.LineSelectStart = DCMI_OELS_ODD;
 800af12:	4b06      	ldr	r3, [pc, #24]	; (800af2c <MX_DCMI_Init+0x60>)
 800af14:	2200      	movs	r2, #0
 800af16:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_DCMI_Init(&hdcmi) != HAL_OK)
 800af18:	4804      	ldr	r0, [pc, #16]	; (800af2c <MX_DCMI_Init+0x60>)
 800af1a:	f7f8 ff89 	bl	8003e30 <HAL_DCMI_Init>
 800af1e:	4603      	mov	r3, r0
 800af20:	2b00      	cmp	r3, #0
 800af22:	d001      	beq.n	800af28 <MX_DCMI_Init+0x5c>
  {
    Error_Handler();
 800af24:	f000 fdcc 	bl	800bac0 <Error_Handler>
  }
  /* USER CODE BEGIN DCMI_Init 2 */

  /* USER CODE END DCMI_Init 2 */

}
 800af28:	bf00      	nop
 800af2a:	bd80      	pop	{r7, pc}
 800af2c:	20000588 	.word	0x20000588
 800af30:	50050000 	.word	0x50050000

0800af34 <MX_DMA2D_Init>:
  * @brief DMA2D Initialization Function
  * @param None
  * @retval None
  */
static void MX_DMA2D_Init(void)
{
 800af34:	b580      	push	{r7, lr}
 800af36:	af00      	add	r7, sp, #0
  /* USER CODE END DMA2D_Init 0 */

  /* USER CODE BEGIN DMA2D_Init 1 */

  /* USER CODE END DMA2D_Init 1 */
  hdma2d.Instance = DMA2D;
 800af38:	4b15      	ldr	r3, [pc, #84]	; (800af90 <MX_DMA2D_Init+0x5c>)
 800af3a:	4a16      	ldr	r2, [pc, #88]	; (800af94 <MX_DMA2D_Init+0x60>)
 800af3c:	601a      	str	r2, [r3, #0]
  hdma2d.Init.Mode = DMA2D_M2M;
 800af3e:	4b14      	ldr	r3, [pc, #80]	; (800af90 <MX_DMA2D_Init+0x5c>)
 800af40:	2200      	movs	r2, #0
 800af42:	605a      	str	r2, [r3, #4]
  hdma2d.Init.ColorMode = DMA2D_OUTPUT_ARGB8888;
 800af44:	4b12      	ldr	r3, [pc, #72]	; (800af90 <MX_DMA2D_Init+0x5c>)
 800af46:	2200      	movs	r2, #0
 800af48:	609a      	str	r2, [r3, #8]
  hdma2d.Init.OutputOffset = 0;
 800af4a:	4b11      	ldr	r3, [pc, #68]	; (800af90 <MX_DMA2D_Init+0x5c>)
 800af4c:	2200      	movs	r2, #0
 800af4e:	60da      	str	r2, [r3, #12]
  hdma2d.LayerCfg[1].InputOffset = 0;
 800af50:	4b0f      	ldr	r3, [pc, #60]	; (800af90 <MX_DMA2D_Init+0x5c>)
 800af52:	2200      	movs	r2, #0
 800af54:	629a      	str	r2, [r3, #40]	; 0x28
  hdma2d.LayerCfg[1].InputColorMode = DMA2D_INPUT_ARGB8888;
 800af56:	4b0e      	ldr	r3, [pc, #56]	; (800af90 <MX_DMA2D_Init+0x5c>)
 800af58:	2200      	movs	r2, #0
 800af5a:	62da      	str	r2, [r3, #44]	; 0x2c
  hdma2d.LayerCfg[1].AlphaMode = DMA2D_NO_MODIF_ALPHA;
 800af5c:	4b0c      	ldr	r3, [pc, #48]	; (800af90 <MX_DMA2D_Init+0x5c>)
 800af5e:	2200      	movs	r2, #0
 800af60:	631a      	str	r2, [r3, #48]	; 0x30
  hdma2d.LayerCfg[1].InputAlpha = 0;
 800af62:	4b0b      	ldr	r3, [pc, #44]	; (800af90 <MX_DMA2D_Init+0x5c>)
 800af64:	2200      	movs	r2, #0
 800af66:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_DMA2D_Init(&hdma2d) != HAL_OK)
 800af68:	4809      	ldr	r0, [pc, #36]	; (800af90 <MX_DMA2D_Init+0x5c>)
 800af6a:	f7f9 fba7 	bl	80046bc <HAL_DMA2D_Init>
 800af6e:	4603      	mov	r3, r0
 800af70:	2b00      	cmp	r3, #0
 800af72:	d001      	beq.n	800af78 <MX_DMA2D_Init+0x44>
  {
    Error_Handler();
 800af74:	f000 fda4 	bl	800bac0 <Error_Handler>
  }
  if (HAL_DMA2D_ConfigLayer(&hdma2d, 1) != HAL_OK)
 800af78:	2101      	movs	r1, #1
 800af7a:	4805      	ldr	r0, [pc, #20]	; (800af90 <MX_DMA2D_Init+0x5c>)
 800af7c:	f7f9 fe0c 	bl	8004b98 <HAL_DMA2D_ConfigLayer>
 800af80:	4603      	mov	r3, r0
 800af82:	2b00      	cmp	r3, #0
 800af84:	d001      	beq.n	800af8a <MX_DMA2D_Init+0x56>
  {
    Error_Handler();
 800af86:	f000 fd9b 	bl	800bac0 <Error_Handler>
  }
  /* USER CODE BEGIN DMA2D_Init 2 */

  /* USER CODE END DMA2D_Init 2 */

}
 800af8a:	bf00      	nop
 800af8c:	bd80      	pop	{r7, pc}
 800af8e:	bf00      	nop
 800af90:	200006d8 	.word	0x200006d8
 800af94:	4002b000 	.word	0x4002b000

0800af98 <MX_LTDC_Init>:
  * @brief LTDC Initialization Function
  * @param None
  * @retval None
  */
static void MX_LTDC_Init(void)
{
 800af98:	b580      	push	{r7, lr}
 800af9a:	b08e      	sub	sp, #56	; 0x38
 800af9c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN LTDC_Init 0 */

  /* USER CODE END LTDC_Init 0 */

  LTDC_LayerCfgTypeDef pLayerCfg = {0};
 800af9e:	1d3b      	adds	r3, r7, #4
 800afa0:	2234      	movs	r2, #52	; 0x34
 800afa2:	2100      	movs	r1, #0
 800afa4:	4618      	mov	r0, r3
 800afa6:	f001 fe35 	bl	800cc14 <memset>

  /* USER CODE BEGIN LTDC_Init 1 */

  /* USER CODE END LTDC_Init 1 */
  hltdc.Instance = LTDC;
 800afaa:	4b3a      	ldr	r3, [pc, #232]	; (800b094 <MX_LTDC_Init+0xfc>)
 800afac:	4a3a      	ldr	r2, [pc, #232]	; (800b098 <MX_LTDC_Init+0x100>)
 800afae:	601a      	str	r2, [r3, #0]
  hltdc.Init.HSPolarity = LTDC_HSPOLARITY_AL;
 800afb0:	4b38      	ldr	r3, [pc, #224]	; (800b094 <MX_LTDC_Init+0xfc>)
 800afb2:	2200      	movs	r2, #0
 800afb4:	605a      	str	r2, [r3, #4]
  hltdc.Init.VSPolarity = LTDC_VSPOLARITY_AL;
 800afb6:	4b37      	ldr	r3, [pc, #220]	; (800b094 <MX_LTDC_Init+0xfc>)
 800afb8:	2200      	movs	r2, #0
 800afba:	609a      	str	r2, [r3, #8]
  hltdc.Init.DEPolarity = LTDC_DEPOLARITY_AL;
 800afbc:	4b35      	ldr	r3, [pc, #212]	; (800b094 <MX_LTDC_Init+0xfc>)
 800afbe:	2200      	movs	r2, #0
 800afc0:	60da      	str	r2, [r3, #12]
  hltdc.Init.PCPolarity = LTDC_PCPOLARITY_IPC;
 800afc2:	4b34      	ldr	r3, [pc, #208]	; (800b094 <MX_LTDC_Init+0xfc>)
 800afc4:	2200      	movs	r2, #0
 800afc6:	611a      	str	r2, [r3, #16]
  hltdc.Init.HorizontalSync = 40;
 800afc8:	4b32      	ldr	r3, [pc, #200]	; (800b094 <MX_LTDC_Init+0xfc>)
 800afca:	2228      	movs	r2, #40	; 0x28
 800afcc:	615a      	str	r2, [r3, #20]
  hltdc.Init.VerticalSync = 9;
 800afce:	4b31      	ldr	r3, [pc, #196]	; (800b094 <MX_LTDC_Init+0xfc>)
 800afd0:	2209      	movs	r2, #9
 800afd2:	619a      	str	r2, [r3, #24]
  hltdc.Init.AccumulatedHBP = 53;
 800afd4:	4b2f      	ldr	r3, [pc, #188]	; (800b094 <MX_LTDC_Init+0xfc>)
 800afd6:	2235      	movs	r2, #53	; 0x35
 800afd8:	61da      	str	r2, [r3, #28]
  hltdc.Init.AccumulatedVBP = 11;
 800afda:	4b2e      	ldr	r3, [pc, #184]	; (800b094 <MX_LTDC_Init+0xfc>)
 800afdc:	220b      	movs	r2, #11
 800afde:	621a      	str	r2, [r3, #32]
  hltdc.Init.AccumulatedActiveW = 533;
 800afe0:	4b2c      	ldr	r3, [pc, #176]	; (800b094 <MX_LTDC_Init+0xfc>)
 800afe2:	f240 2215 	movw	r2, #533	; 0x215
 800afe6:	625a      	str	r2, [r3, #36]	; 0x24
  hltdc.Init.AccumulatedActiveH = 283;
 800afe8:	4b2a      	ldr	r3, [pc, #168]	; (800b094 <MX_LTDC_Init+0xfc>)
 800afea:	f240 121b 	movw	r2, #283	; 0x11b
 800afee:	629a      	str	r2, [r3, #40]	; 0x28
  hltdc.Init.TotalWidth = 565;
 800aff0:	4b28      	ldr	r3, [pc, #160]	; (800b094 <MX_LTDC_Init+0xfc>)
 800aff2:	f240 2235 	movw	r2, #565	; 0x235
 800aff6:	62da      	str	r2, [r3, #44]	; 0x2c
  hltdc.Init.TotalHeigh = 285;
 800aff8:	4b26      	ldr	r3, [pc, #152]	; (800b094 <MX_LTDC_Init+0xfc>)
 800affa:	f240 121d 	movw	r2, #285	; 0x11d
 800affe:	631a      	str	r2, [r3, #48]	; 0x30
  hltdc.Init.Backcolor.Blue = 0;
 800b000:	4b24      	ldr	r3, [pc, #144]	; (800b094 <MX_LTDC_Init+0xfc>)
 800b002:	2200      	movs	r2, #0
 800b004:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  hltdc.Init.Backcolor.Green = 0;
 800b008:	4b22      	ldr	r3, [pc, #136]	; (800b094 <MX_LTDC_Init+0xfc>)
 800b00a:	2200      	movs	r2, #0
 800b00c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  hltdc.Init.Backcolor.Red = 0;
 800b010:	4b20      	ldr	r3, [pc, #128]	; (800b094 <MX_LTDC_Init+0xfc>)
 800b012:	2200      	movs	r2, #0
 800b014:	f883 2036 	strb.w	r2, [r3, #54]	; 0x36
  if (HAL_LTDC_Init(&hltdc) != HAL_OK)
 800b018:	481e      	ldr	r0, [pc, #120]	; (800b094 <MX_LTDC_Init+0xfc>)
 800b01a:	f7fa fddb 	bl	8005bd4 <HAL_LTDC_Init>
 800b01e:	4603      	mov	r3, r0
 800b020:	2b00      	cmp	r3, #0
 800b022:	d001      	beq.n	800b028 <MX_LTDC_Init+0x90>
  {
    Error_Handler();
 800b024:	f000 fd4c 	bl	800bac0 <Error_Handler>
  }
  pLayerCfg.WindowX0 = 0;
 800b028:	2300      	movs	r3, #0
 800b02a:	607b      	str	r3, [r7, #4]
  pLayerCfg.WindowX1 = 480;
 800b02c:	f44f 73f0 	mov.w	r3, #480	; 0x1e0
 800b030:	60bb      	str	r3, [r7, #8]
  pLayerCfg.WindowY0 = 0;
 800b032:	2300      	movs	r3, #0
 800b034:	60fb      	str	r3, [r7, #12]
  pLayerCfg.WindowY1 = 272;
 800b036:	f44f 7388 	mov.w	r3, #272	; 0x110
 800b03a:	613b      	str	r3, [r7, #16]
  pLayerCfg.PixelFormat = LTDC_PIXEL_FORMAT_RGB565;
 800b03c:	2302      	movs	r3, #2
 800b03e:	617b      	str	r3, [r7, #20]
  pLayerCfg.Alpha = 255;
 800b040:	23ff      	movs	r3, #255	; 0xff
 800b042:	61bb      	str	r3, [r7, #24]
  pLayerCfg.Alpha0 = 0;
 800b044:	2300      	movs	r3, #0
 800b046:	61fb      	str	r3, [r7, #28]
  pLayerCfg.BlendingFactor1 = LTDC_BLENDING_FACTOR1_PAxCA;
 800b048:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 800b04c:	623b      	str	r3, [r7, #32]
  pLayerCfg.BlendingFactor2 = LTDC_BLENDING_FACTOR2_PAxCA;
 800b04e:	2307      	movs	r3, #7
 800b050:	627b      	str	r3, [r7, #36]	; 0x24
  pLayerCfg.FBStartAdress = 0xC0000000;
 800b052:	f04f 4340 	mov.w	r3, #3221225472	; 0xc0000000
 800b056:	62bb      	str	r3, [r7, #40]	; 0x28
  pLayerCfg.ImageWidth = 480;
 800b058:	f44f 73f0 	mov.w	r3, #480	; 0x1e0
 800b05c:	62fb      	str	r3, [r7, #44]	; 0x2c
  pLayerCfg.ImageHeight = 272;
 800b05e:	f44f 7388 	mov.w	r3, #272	; 0x110
 800b062:	633b      	str	r3, [r7, #48]	; 0x30
  pLayerCfg.Backcolor.Blue = 0;
 800b064:	2300      	movs	r3, #0
 800b066:	f887 3034 	strb.w	r3, [r7, #52]	; 0x34
  pLayerCfg.Backcolor.Green = 0;
 800b06a:	2300      	movs	r3, #0
 800b06c:	f887 3035 	strb.w	r3, [r7, #53]	; 0x35
  pLayerCfg.Backcolor.Red = 0;
 800b070:	2300      	movs	r3, #0
 800b072:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36
  if (HAL_LTDC_ConfigLayer(&hltdc, &pLayerCfg, 0) != HAL_OK)
 800b076:	1d3b      	adds	r3, r7, #4
 800b078:	2200      	movs	r2, #0
 800b07a:	4619      	mov	r1, r3
 800b07c:	4805      	ldr	r0, [pc, #20]	; (800b094 <MX_LTDC_Init+0xfc>)
 800b07e:	f7fa ff3b 	bl	8005ef8 <HAL_LTDC_ConfigLayer>
 800b082:	4603      	mov	r3, r0
 800b084:	2b00      	cmp	r3, #0
 800b086:	d001      	beq.n	800b08c <MX_LTDC_Init+0xf4>
  {
    Error_Handler();
 800b088:	f000 fd1a 	bl	800bac0 <Error_Handler>
  }
  /* USER CODE BEGIN LTDC_Init 2 */

  /* USER CODE END LTDC_Init 2 */

}
 800b08c:	bf00      	nop
 800b08e:	3738      	adds	r7, #56	; 0x38
 800b090:	46bd      	mov	sp, r7
 800b092:	bd80      	pop	{r7, pc}
 800b094:	20000498 	.word	0x20000498
 800b098:	40016800 	.word	0x40016800

0800b09c <MX_QUADSPI_Init>:
  * @brief QUADSPI Initialization Function
  * @param None
  * @retval None
  */
static void MX_QUADSPI_Init(void)
{
 800b09c:	b580      	push	{r7, lr}
 800b09e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN QUADSPI_Init 1 */

  /* USER CODE END QUADSPI_Init 1 */
  /* QUADSPI parameter configuration*/
  hqspi.Instance = QUADSPI;
 800b0a0:	4b12      	ldr	r3, [pc, #72]	; (800b0ec <MX_QUADSPI_Init+0x50>)
 800b0a2:	4a13      	ldr	r2, [pc, #76]	; (800b0f0 <MX_QUADSPI_Init+0x54>)
 800b0a4:	601a      	str	r2, [r3, #0]
  hqspi.Init.ClockPrescaler = 255;
 800b0a6:	4b11      	ldr	r3, [pc, #68]	; (800b0ec <MX_QUADSPI_Init+0x50>)
 800b0a8:	22ff      	movs	r2, #255	; 0xff
 800b0aa:	605a      	str	r2, [r3, #4]
  hqspi.Init.FifoThreshold = 1;
 800b0ac:	4b0f      	ldr	r3, [pc, #60]	; (800b0ec <MX_QUADSPI_Init+0x50>)
 800b0ae:	2201      	movs	r2, #1
 800b0b0:	609a      	str	r2, [r3, #8]
  hqspi.Init.SampleShifting = QSPI_SAMPLE_SHIFTING_NONE;
 800b0b2:	4b0e      	ldr	r3, [pc, #56]	; (800b0ec <MX_QUADSPI_Init+0x50>)
 800b0b4:	2200      	movs	r2, #0
 800b0b6:	60da      	str	r2, [r3, #12]
  hqspi.Init.FlashSize = 1;
 800b0b8:	4b0c      	ldr	r3, [pc, #48]	; (800b0ec <MX_QUADSPI_Init+0x50>)
 800b0ba:	2201      	movs	r2, #1
 800b0bc:	611a      	str	r2, [r3, #16]
  hqspi.Init.ChipSelectHighTime = QSPI_CS_HIGH_TIME_1_CYCLE;
 800b0be:	4b0b      	ldr	r3, [pc, #44]	; (800b0ec <MX_QUADSPI_Init+0x50>)
 800b0c0:	2200      	movs	r2, #0
 800b0c2:	615a      	str	r2, [r3, #20]
  hqspi.Init.ClockMode = QSPI_CLOCK_MODE_0;
 800b0c4:	4b09      	ldr	r3, [pc, #36]	; (800b0ec <MX_QUADSPI_Init+0x50>)
 800b0c6:	2200      	movs	r2, #0
 800b0c8:	619a      	str	r2, [r3, #24]
  hqspi.Init.FlashID = QSPI_FLASH_ID_1;
 800b0ca:	4b08      	ldr	r3, [pc, #32]	; (800b0ec <MX_QUADSPI_Init+0x50>)
 800b0cc:	2200      	movs	r2, #0
 800b0ce:	61da      	str	r2, [r3, #28]
  hqspi.Init.DualFlash = QSPI_DUALFLASH_DISABLE;
 800b0d0:	4b06      	ldr	r3, [pc, #24]	; (800b0ec <MX_QUADSPI_Init+0x50>)
 800b0d2:	2200      	movs	r2, #0
 800b0d4:	621a      	str	r2, [r3, #32]
  if (HAL_QSPI_Init(&hqspi) != HAL_OK)
 800b0d6:	4805      	ldr	r0, [pc, #20]	; (800b0ec <MX_QUADSPI_Init+0x50>)
 800b0d8:	f7fb f954 	bl	8006384 <HAL_QSPI_Init>
 800b0dc:	4603      	mov	r3, r0
 800b0de:	2b00      	cmp	r3, #0
 800b0e0:	d001      	beq.n	800b0e6 <MX_QUADSPI_Init+0x4a>
  {
    Error_Handler();
 800b0e2:	f000 fced 	bl	800bac0 <Error_Handler>
  }
  /* USER CODE BEGIN QUADSPI_Init 2 */

  /* USER CODE END QUADSPI_Init 2 */

}
 800b0e6:	bf00      	nop
 800b0e8:	bd80      	pop	{r7, pc}
 800b0ea:	bf00      	nop
 800b0ec:	2000078c 	.word	0x2000078c
 800b0f0:	a0001000 	.word	0xa0001000

0800b0f4 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 800b0f4:	b580      	push	{r7, lr}
 800b0f6:	b092      	sub	sp, #72	; 0x48
 800b0f8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 800b0fa:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800b0fe:	2200      	movs	r2, #0
 800b100:	601a      	str	r2, [r3, #0]
 800b102:	605a      	str	r2, [r3, #4]
 800b104:	609a      	str	r2, [r3, #8]
 800b106:	60da      	str	r2, [r3, #12]
 800b108:	611a      	str	r2, [r3, #16]
 800b10a:	615a      	str	r2, [r3, #20]
  RTC_DateTypeDef sDate = {0};
 800b10c:	2300      	movs	r3, #0
 800b10e:	62fb      	str	r3, [r7, #44]	; 0x2c
  RTC_AlarmTypeDef sAlarm = {0};
 800b110:	463b      	mov	r3, r7
 800b112:	222c      	movs	r2, #44	; 0x2c
 800b114:	2100      	movs	r1, #0
 800b116:	4618      	mov	r0, r3
 800b118:	f001 fd7c 	bl	800cc14 <memset>
  /* USER CODE BEGIN RTC_Init 1 */

  /* USER CODE END RTC_Init 1 */
  /** Initialize RTC Only 
  */
  hrtc.Instance = RTC;
 800b11c:	4b47      	ldr	r3, [pc, #284]	; (800b23c <MX_RTC_Init+0x148>)
 800b11e:	4a48      	ldr	r2, [pc, #288]	; (800b240 <MX_RTC_Init+0x14c>)
 800b120:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 800b122:	4b46      	ldr	r3, [pc, #280]	; (800b23c <MX_RTC_Init+0x148>)
 800b124:	2200      	movs	r2, #0
 800b126:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 800b128:	4b44      	ldr	r3, [pc, #272]	; (800b23c <MX_RTC_Init+0x148>)
 800b12a:	227f      	movs	r2, #127	; 0x7f
 800b12c:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 800b12e:	4b43      	ldr	r3, [pc, #268]	; (800b23c <MX_RTC_Init+0x148>)
 800b130:	22ff      	movs	r2, #255	; 0xff
 800b132:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 800b134:	4b41      	ldr	r3, [pc, #260]	; (800b23c <MX_RTC_Init+0x148>)
 800b136:	2200      	movs	r2, #0
 800b138:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 800b13a:	4b40      	ldr	r3, [pc, #256]	; (800b23c <MX_RTC_Init+0x148>)
 800b13c:	2200      	movs	r2, #0
 800b13e:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 800b140:	4b3e      	ldr	r3, [pc, #248]	; (800b23c <MX_RTC_Init+0x148>)
 800b142:	2200      	movs	r2, #0
 800b144:	619a      	str	r2, [r3, #24]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 800b146:	483d      	ldr	r0, [pc, #244]	; (800b23c <MX_RTC_Init+0x148>)
 800b148:	f7fc fa18 	bl	800757c <HAL_RTC_Init>
 800b14c:	4603      	mov	r3, r0
 800b14e:	2b00      	cmp	r3, #0
 800b150:	d001      	beq.n	800b156 <MX_RTC_Init+0x62>
  {
    Error_Handler();
 800b152:	f000 fcb5 	bl	800bac0 <Error_Handler>
    
  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date 
  */
  sTime.Hours = 0x0;
 800b156:	2300      	movs	r3, #0
 800b158:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
  sTime.Minutes = 0x0;
 800b15c:	2300      	movs	r3, #0
 800b15e:	f887 3031 	strb.w	r3, [r7, #49]	; 0x31
  sTime.Seconds = 0x0;
 800b162:	2300      	movs	r3, #0
 800b164:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 800b168:	2300      	movs	r3, #0
 800b16a:	643b      	str	r3, [r7, #64]	; 0x40
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 800b16c:	2300      	movs	r3, #0
 800b16e:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 800b170:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800b174:	2201      	movs	r2, #1
 800b176:	4619      	mov	r1, r3
 800b178:	4830      	ldr	r0, [pc, #192]	; (800b23c <MX_RTC_Init+0x148>)
 800b17a:	f7fc fa7b 	bl	8007674 <HAL_RTC_SetTime>
 800b17e:	4603      	mov	r3, r0
 800b180:	2b00      	cmp	r3, #0
 800b182:	d001      	beq.n	800b188 <MX_RTC_Init+0x94>
  {
    Error_Handler();
 800b184:	f000 fc9c 	bl	800bac0 <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 800b188:	2301      	movs	r3, #1
 800b18a:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
  sDate.Month = RTC_MONTH_JANUARY;
 800b18e:	2301      	movs	r3, #1
 800b190:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
  sDate.Date = 0x1;
 800b194:	2301      	movs	r3, #1
 800b196:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
  sDate.Year = 0x0;
 800b19a:	2300      	movs	r3, #0
 800b19c:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 800b1a0:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800b1a4:	2201      	movs	r2, #1
 800b1a6:	4619      	mov	r1, r3
 800b1a8:	4824      	ldr	r0, [pc, #144]	; (800b23c <MX_RTC_Init+0x148>)
 800b1aa:	f7fc fb21 	bl	80077f0 <HAL_RTC_SetDate>
 800b1ae:	4603      	mov	r3, r0
 800b1b0:	2b00      	cmp	r3, #0
 800b1b2:	d001      	beq.n	800b1b8 <MX_RTC_Init+0xc4>
  {
    Error_Handler();
 800b1b4:	f000 fc84 	bl	800bac0 <Error_Handler>
  }
  /** Enable the Alarm A 
  */
  sAlarm.AlarmTime.Hours = 0x0;
 800b1b8:	2300      	movs	r3, #0
 800b1ba:	703b      	strb	r3, [r7, #0]
  sAlarm.AlarmTime.Minutes = 0x0;
 800b1bc:	2300      	movs	r3, #0
 800b1be:	707b      	strb	r3, [r7, #1]
  sAlarm.AlarmTime.Seconds = 0x0;
 800b1c0:	2300      	movs	r3, #0
 800b1c2:	70bb      	strb	r3, [r7, #2]
  sAlarm.AlarmTime.SubSeconds = 0x0;
 800b1c4:	2300      	movs	r3, #0
 800b1c6:	607b      	str	r3, [r7, #4]
  sAlarm.AlarmTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 800b1c8:	2300      	movs	r3, #0
 800b1ca:	613b      	str	r3, [r7, #16]
  sAlarm.AlarmTime.StoreOperation = RTC_STOREOPERATION_RESET;
 800b1cc:	2300      	movs	r3, #0
 800b1ce:	617b      	str	r3, [r7, #20]
  sAlarm.AlarmMask = RTC_ALARMMASK_NONE;
 800b1d0:	2300      	movs	r3, #0
 800b1d2:	61bb      	str	r3, [r7, #24]
  sAlarm.AlarmSubSecondMask = RTC_ALARMSUBSECONDMASK_ALL;
 800b1d4:	2300      	movs	r3, #0
 800b1d6:	61fb      	str	r3, [r7, #28]
  sAlarm.AlarmDateWeekDaySel = RTC_ALARMDATEWEEKDAYSEL_DATE;
 800b1d8:	2300      	movs	r3, #0
 800b1da:	623b      	str	r3, [r7, #32]
  sAlarm.AlarmDateWeekDay = 0x1;
 800b1dc:	2301      	movs	r3, #1
 800b1de:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
  sAlarm.Alarm = RTC_ALARM_A;
 800b1e2:	f44f 7380 	mov.w	r3, #256	; 0x100
 800b1e6:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_RTC_SetAlarm(&hrtc, &sAlarm, RTC_FORMAT_BCD) != HAL_OK)
 800b1e8:	463b      	mov	r3, r7
 800b1ea:	2201      	movs	r2, #1
 800b1ec:	4619      	mov	r1, r3
 800b1ee:	4813      	ldr	r0, [pc, #76]	; (800b23c <MX_RTC_Init+0x148>)
 800b1f0:	f7fc fba6 	bl	8007940 <HAL_RTC_SetAlarm>
 800b1f4:	4603      	mov	r3, r0
 800b1f6:	2b00      	cmp	r3, #0
 800b1f8:	d001      	beq.n	800b1fe <MX_RTC_Init+0x10a>
  {
    Error_Handler();
 800b1fa:	f000 fc61 	bl	800bac0 <Error_Handler>
  }
  /** Enable the Alarm B 
  */
  sAlarm.AlarmDateWeekDay = 0x1;
 800b1fe:	2301      	movs	r3, #1
 800b200:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
  sAlarm.Alarm = RTC_ALARM_B;
 800b204:	f44f 7300 	mov.w	r3, #512	; 0x200
 800b208:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_RTC_SetAlarm(&hrtc, &sAlarm, RTC_FORMAT_BCD) != HAL_OK)
 800b20a:	463b      	mov	r3, r7
 800b20c:	2201      	movs	r2, #1
 800b20e:	4619      	mov	r1, r3
 800b210:	480a      	ldr	r0, [pc, #40]	; (800b23c <MX_RTC_Init+0x148>)
 800b212:	f7fc fb95 	bl	8007940 <HAL_RTC_SetAlarm>
 800b216:	4603      	mov	r3, r0
 800b218:	2b00      	cmp	r3, #0
 800b21a:	d001      	beq.n	800b220 <MX_RTC_Init+0x12c>
  {
    Error_Handler();
 800b21c:	f000 fc50 	bl	800bac0 <Error_Handler>
  }
  /** Enable the TimeStamp 
  */
  if (HAL_RTCEx_SetTimeStamp(&hrtc, RTC_TIMESTAMPEDGE_RISING, RTC_TIMESTAMPPIN_POS1) != HAL_OK)
 800b220:	2202      	movs	r2, #2
 800b222:	2100      	movs	r1, #0
 800b224:	4805      	ldr	r0, [pc, #20]	; (800b23c <MX_RTC_Init+0x148>)
 800b226:	f7fc fd15 	bl	8007c54 <HAL_RTCEx_SetTimeStamp>
 800b22a:	4603      	mov	r3, r0
 800b22c:	2b00      	cmp	r3, #0
 800b22e:	d001      	beq.n	800b234 <MX_RTC_Init+0x140>
  {
    Error_Handler();
 800b230:	f000 fc46 	bl	800bac0 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 800b234:	bf00      	nop
 800b236:	3748      	adds	r7, #72	; 0x48
 800b238:	46bd      	mov	sp, r7
 800b23a:	bd80      	pop	{r7, pc}
 800b23c:	200006b8 	.word	0x200006b8
 800b240:	40002800 	.word	0x40002800

0800b244 <MX_SDMMC1_SD_Init>:
  * @brief SDMMC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SDMMC1_SD_Init(void)
{
 800b244:	b580      	push	{r7, lr}
 800b246:	af00      	add	r7, sp, #0
  /* USER CODE END SDMMC1_Init 0 */

  /* USER CODE BEGIN SDMMC1_Init 1 */

  /* USER CODE END SDMMC1_Init 1 */
  hsd1.Instance = SDMMC1;
 800b248:	4b14      	ldr	r3, [pc, #80]	; (800b29c <MX_SDMMC1_SD_Init+0x58>)
 800b24a:	4a15      	ldr	r2, [pc, #84]	; (800b2a0 <MX_SDMMC1_SD_Init+0x5c>)
 800b24c:	601a      	str	r2, [r3, #0]
  hsd1.Init.ClockEdge = SDMMC_CLOCK_EDGE_RISING;
 800b24e:	4b13      	ldr	r3, [pc, #76]	; (800b29c <MX_SDMMC1_SD_Init+0x58>)
 800b250:	2200      	movs	r2, #0
 800b252:	605a      	str	r2, [r3, #4]
  hsd1.Init.ClockBypass = SDMMC_CLOCK_BYPASS_DISABLE;
 800b254:	4b11      	ldr	r3, [pc, #68]	; (800b29c <MX_SDMMC1_SD_Init+0x58>)
 800b256:	2200      	movs	r2, #0
 800b258:	609a      	str	r2, [r3, #8]
  hsd1.Init.ClockPowerSave = SDMMC_CLOCK_POWER_SAVE_DISABLE;
 800b25a:	4b10      	ldr	r3, [pc, #64]	; (800b29c <MX_SDMMC1_SD_Init+0x58>)
 800b25c:	2200      	movs	r2, #0
 800b25e:	60da      	str	r2, [r3, #12]
  hsd1.Init.BusWide = SDMMC_BUS_WIDE_1B;
 800b260:	4b0e      	ldr	r3, [pc, #56]	; (800b29c <MX_SDMMC1_SD_Init+0x58>)
 800b262:	2200      	movs	r2, #0
 800b264:	611a      	str	r2, [r3, #16]
  hsd1.Init.HardwareFlowControl = SDMMC_HARDWARE_FLOW_CONTROL_DISABLE;
 800b266:	4b0d      	ldr	r3, [pc, #52]	; (800b29c <MX_SDMMC1_SD_Init+0x58>)
 800b268:	2200      	movs	r2, #0
 800b26a:	615a      	str	r2, [r3, #20]
  hsd1.Init.ClockDiv = 0;
 800b26c:	4b0b      	ldr	r3, [pc, #44]	; (800b29c <MX_SDMMC1_SD_Init+0x58>)
 800b26e:	2200      	movs	r2, #0
 800b270:	619a      	str	r2, [r3, #24]
  if (HAL_SD_Init(&hsd1) != HAL_OK)
 800b272:	480a      	ldr	r0, [pc, #40]	; (800b29c <MX_SDMMC1_SD_Init+0x58>)
 800b274:	f7fc fd44 	bl	8007d00 <HAL_SD_Init>
 800b278:	4603      	mov	r3, r0
 800b27a:	2b00      	cmp	r3, #0
 800b27c:	d001      	beq.n	800b282 <MX_SDMMC1_SD_Init+0x3e>
  {
    Error_Handler();
 800b27e:	f000 fc1f 	bl	800bac0 <Error_Handler>
  }
  if (HAL_SD_ConfigWideBusOperation(&hsd1, SDMMC_BUS_WIDE_4B) != HAL_OK)
 800b282:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800b286:	4805      	ldr	r0, [pc, #20]	; (800b29c <MX_SDMMC1_SD_Init+0x58>)
 800b288:	f7fc fff1 	bl	800826e <HAL_SD_ConfigWideBusOperation>
 800b28c:	4603      	mov	r3, r0
 800b28e:	2b00      	cmp	r3, #0
 800b290:	d001      	beq.n	800b296 <MX_SDMMC1_SD_Init+0x52>
  {
    Error_Handler();
 800b292:	f000 fc15 	bl	800bac0 <Error_Handler>
  }
  /* USER CODE BEGIN SDMMC1_Init 2 */

  /* USER CODE END SDMMC1_Init 2 */

}
 800b296:	bf00      	nop
 800b298:	bd80      	pop	{r7, pc}
 800b29a:	bf00      	nop
 800b29c:	200003d4 	.word	0x200003d4
 800b2a0:	40012c00 	.word	0x40012c00

0800b2a4 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 800b2a4:	b580      	push	{r7, lr}
 800b2a6:	b088      	sub	sp, #32
 800b2a8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800b2aa:	f107 0310 	add.w	r3, r7, #16
 800b2ae:	2200      	movs	r2, #0
 800b2b0:	601a      	str	r2, [r3, #0]
 800b2b2:	605a      	str	r2, [r3, #4]
 800b2b4:	609a      	str	r2, [r3, #8]
 800b2b6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800b2b8:	1d3b      	adds	r3, r7, #4
 800b2ba:	2200      	movs	r2, #0
 800b2bc:	601a      	str	r2, [r3, #0]
 800b2be:	605a      	str	r2, [r3, #4]
 800b2c0:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 800b2c2:	4b1d      	ldr	r3, [pc, #116]	; (800b338 <MX_TIM3_Init+0x94>)
 800b2c4:	4a1d      	ldr	r2, [pc, #116]	; (800b33c <MX_TIM3_Init+0x98>)
 800b2c6:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 199;
 800b2c8:	4b1b      	ldr	r3, [pc, #108]	; (800b338 <MX_TIM3_Init+0x94>)
 800b2ca:	22c7      	movs	r2, #199	; 0xc7
 800b2cc:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800b2ce:	4b1a      	ldr	r3, [pc, #104]	; (800b338 <MX_TIM3_Init+0x94>)
 800b2d0:	2200      	movs	r2, #0
 800b2d2:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 19999;
 800b2d4:	4b18      	ldr	r3, [pc, #96]	; (800b338 <MX_TIM3_Init+0x94>)
 800b2d6:	f644 621f 	movw	r2, #19999	; 0x4e1f
 800b2da:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800b2dc:	4b16      	ldr	r3, [pc, #88]	; (800b338 <MX_TIM3_Init+0x94>)
 800b2de:	2200      	movs	r2, #0
 800b2e0:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800b2e2:	4b15      	ldr	r3, [pc, #84]	; (800b338 <MX_TIM3_Init+0x94>)
 800b2e4:	2200      	movs	r2, #0
 800b2e6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 800b2e8:	4813      	ldr	r0, [pc, #76]	; (800b338 <MX_TIM3_Init+0x94>)
 800b2ea:	f7fd fb8f 	bl	8008a0c <HAL_TIM_Base_Init>
 800b2ee:	4603      	mov	r3, r0
 800b2f0:	2b00      	cmp	r3, #0
 800b2f2:	d001      	beq.n	800b2f8 <MX_TIM3_Init+0x54>
  {
    Error_Handler();
 800b2f4:	f000 fbe4 	bl	800bac0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800b2f8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800b2fc:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 800b2fe:	f107 0310 	add.w	r3, r7, #16
 800b302:	4619      	mov	r1, r3
 800b304:	480c      	ldr	r0, [pc, #48]	; (800b338 <MX_TIM3_Init+0x94>)
 800b306:	f7fd fcf7 	bl	8008cf8 <HAL_TIM_ConfigClockSource>
 800b30a:	4603      	mov	r3, r0
 800b30c:	2b00      	cmp	r3, #0
 800b30e:	d001      	beq.n	800b314 <MX_TIM3_Init+0x70>
  {
    Error_Handler();
 800b310:	f000 fbd6 	bl	800bac0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800b314:	2300      	movs	r3, #0
 800b316:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800b318:	2300      	movs	r3, #0
 800b31a:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800b31c:	1d3b      	adds	r3, r7, #4
 800b31e:	4619      	mov	r1, r3
 800b320:	4805      	ldr	r0, [pc, #20]	; (800b338 <MX_TIM3_Init+0x94>)
 800b322:	f7fd ff05 	bl	8009130 <HAL_TIMEx_MasterConfigSynchronization>
 800b326:	4603      	mov	r3, r0
 800b328:	2b00      	cmp	r3, #0
 800b32a:	d001      	beq.n	800b330 <MX_TIM3_Init+0x8c>
  {
    Error_Handler();
 800b32c:	f000 fbc8 	bl	800bac0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 800b330:	bf00      	nop
 800b332:	3720      	adds	r7, #32
 800b334:	46bd      	mov	sp, r7
 800b336:	bd80      	pop	{r7, pc}
 800b338:	20000458 	.word	0x20000458
 800b33c:	40000400 	.word	0x40000400

0800b340 <MX_TIM7_Init>:
  * @brief TIM7 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM7_Init(void)
{
 800b340:	b580      	push	{r7, lr}
 800b342:	b084      	sub	sp, #16
 800b344:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800b346:	1d3b      	adds	r3, r7, #4
 800b348:	2200      	movs	r2, #0
 800b34a:	601a      	str	r2, [r3, #0]
 800b34c:	605a      	str	r2, [r3, #4]
 800b34e:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 800b350:	4b14      	ldr	r3, [pc, #80]	; (800b3a4 <MX_TIM7_Init+0x64>)
 800b352:	4a15      	ldr	r2, [pc, #84]	; (800b3a8 <MX_TIM7_Init+0x68>)
 800b354:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 0;
 800b356:	4b13      	ldr	r3, [pc, #76]	; (800b3a4 <MX_TIM7_Init+0x64>)
 800b358:	2200      	movs	r2, #0
 800b35a:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 800b35c:	4b11      	ldr	r3, [pc, #68]	; (800b3a4 <MX_TIM7_Init+0x64>)
 800b35e:	2200      	movs	r2, #0
 800b360:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 4165;
 800b362:	4b10      	ldr	r3, [pc, #64]	; (800b3a4 <MX_TIM7_Init+0x64>)
 800b364:	f241 0245 	movw	r2, #4165	; 0x1045
 800b368:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800b36a:	4b0e      	ldr	r3, [pc, #56]	; (800b3a4 <MX_TIM7_Init+0x64>)
 800b36c:	2280      	movs	r2, #128	; 0x80
 800b36e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 800b370:	480c      	ldr	r0, [pc, #48]	; (800b3a4 <MX_TIM7_Init+0x64>)
 800b372:	f7fd fb4b 	bl	8008a0c <HAL_TIM_Base_Init>
 800b376:	4603      	mov	r3, r0
 800b378:	2b00      	cmp	r3, #0
 800b37a:	d001      	beq.n	800b380 <MX_TIM7_Init+0x40>
  {
    Error_Handler();
 800b37c:	f000 fba0 	bl	800bac0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800b380:	2300      	movs	r3, #0
 800b382:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800b384:	2300      	movs	r3, #0
 800b386:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 800b388:	1d3b      	adds	r3, r7, #4
 800b38a:	4619      	mov	r1, r3
 800b38c:	4805      	ldr	r0, [pc, #20]	; (800b3a4 <MX_TIM7_Init+0x64>)
 800b38e:	f7fd fecf 	bl	8009130 <HAL_TIMEx_MasterConfigSynchronization>
 800b392:	4603      	mov	r3, r0
 800b394:	2b00      	cmp	r3, #0
 800b396:	d001      	beq.n	800b39c <MX_TIM7_Init+0x5c>
  {
    Error_Handler();
 800b398:	f000 fb92 	bl	800bac0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 800b39c:	bf00      	nop
 800b39e:	3710      	adds	r7, #16
 800b3a0:	46bd      	mov	sp, r7
 800b3a2:	bd80      	pop	{r7, pc}
 800b3a4:	2000074c 	.word	0x2000074c
 800b3a8:	40001400 	.word	0x40001400

0800b3ac <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 800b3ac:	b580      	push	{r7, lr}
 800b3ae:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 800b3b0:	4b14      	ldr	r3, [pc, #80]	; (800b404 <MX_USART1_UART_Init+0x58>)
 800b3b2:	4a15      	ldr	r2, [pc, #84]	; (800b408 <MX_USART1_UART_Init+0x5c>)
 800b3b4:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800b3b6:	4b13      	ldr	r3, [pc, #76]	; (800b404 <MX_USART1_UART_Init+0x58>)
 800b3b8:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800b3bc:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800b3be:	4b11      	ldr	r3, [pc, #68]	; (800b404 <MX_USART1_UART_Init+0x58>)
 800b3c0:	2200      	movs	r2, #0
 800b3c2:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 800b3c4:	4b0f      	ldr	r3, [pc, #60]	; (800b404 <MX_USART1_UART_Init+0x58>)
 800b3c6:	2200      	movs	r2, #0
 800b3c8:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800b3ca:	4b0e      	ldr	r3, [pc, #56]	; (800b404 <MX_USART1_UART_Init+0x58>)
 800b3cc:	2200      	movs	r2, #0
 800b3ce:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 800b3d0:	4b0c      	ldr	r3, [pc, #48]	; (800b404 <MX_USART1_UART_Init+0x58>)
 800b3d2:	220c      	movs	r2, #12
 800b3d4:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800b3d6:	4b0b      	ldr	r3, [pc, #44]	; (800b404 <MX_USART1_UART_Init+0x58>)
 800b3d8:	2200      	movs	r2, #0
 800b3da:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800b3dc:	4b09      	ldr	r3, [pc, #36]	; (800b404 <MX_USART1_UART_Init+0x58>)
 800b3de:	2200      	movs	r2, #0
 800b3e0:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800b3e2:	4b08      	ldr	r3, [pc, #32]	; (800b404 <MX_USART1_UART_Init+0x58>)
 800b3e4:	2200      	movs	r2, #0
 800b3e6:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800b3e8:	4b06      	ldr	r3, [pc, #24]	; (800b404 <MX_USART1_UART_Init+0x58>)
 800b3ea:	2200      	movs	r2, #0
 800b3ec:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800b3ee:	4805      	ldr	r0, [pc, #20]	; (800b404 <MX_USART1_UART_Init+0x58>)
 800b3f0:	f7fd ff18 	bl	8009224 <HAL_UART_Init>
 800b3f4:	4603      	mov	r3, r0
 800b3f6:	2b00      	cmp	r3, #0
 800b3f8:	d001      	beq.n	800b3fe <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 800b3fa:	f000 fb61 	bl	800bac0 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800b3fe:	bf00      	nop
 800b400:	bd80      	pop	{r7, pc}
 800b402:	bf00      	nop
 800b404:	200005d8 	.word	0x200005d8
 800b408:	40011000 	.word	0x40011000

0800b40c <MX_DMA_Init>:

/** 
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void) 
{
 800b40c:	b580      	push	{r7, lr}
 800b40e:	b082      	sub	sp, #8
 800b410:	af00      	add	r7, sp, #0
  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 800b412:	4b0c      	ldr	r3, [pc, #48]	; (800b444 <MX_DMA_Init+0x38>)
 800b414:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b416:	4a0b      	ldr	r2, [pc, #44]	; (800b444 <MX_DMA_Init+0x38>)
 800b418:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800b41c:	6313      	str	r3, [r2, #48]	; 0x30
 800b41e:	4b09      	ldr	r3, [pc, #36]	; (800b444 <MX_DMA_Init+0x38>)
 800b420:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b422:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800b426:	607b      	str	r3, [r7, #4]
 800b428:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream4_IRQn, 0, 0);
 800b42a:	2200      	movs	r2, #0
 800b42c:	2100      	movs	r1, #0
 800b42e:	203c      	movs	r0, #60	; 0x3c
 800b430:	f7f8 fcc7 	bl	8003dc2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream4_IRQn);
 800b434:	203c      	movs	r0, #60	; 0x3c
 800b436:	f7f8 fce0 	bl	8003dfa <HAL_NVIC_EnableIRQ>

}
 800b43a:	bf00      	nop
 800b43c:	3708      	adds	r7, #8
 800b43e:	46bd      	mov	sp, r7
 800b440:	bd80      	pop	{r7, pc}
 800b442:	bf00      	nop
 800b444:	40023800 	.word	0x40023800

0800b448 <MX_FMC_Init>:
/* FMC initialization function */
static void MX_FMC_Init(void)
{
 800b448:	b580      	push	{r7, lr}
 800b44a:	b088      	sub	sp, #32
 800b44c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN FMC_Init 0 */

  /* USER CODE END FMC_Init 0 */

  FMC_SDRAM_TimingTypeDef SdramTiming = {0};
 800b44e:	1d3b      	adds	r3, r7, #4
 800b450:	2200      	movs	r2, #0
 800b452:	601a      	str	r2, [r3, #0]
 800b454:	605a      	str	r2, [r3, #4]
 800b456:	609a      	str	r2, [r3, #8]
 800b458:	60da      	str	r2, [r3, #12]
 800b45a:	611a      	str	r2, [r3, #16]
 800b45c:	615a      	str	r2, [r3, #20]
 800b45e:	619a      	str	r2, [r3, #24]

  /* USER CODE END FMC_Init 1 */

  /** Perform the SDRAM1 memory initialization sequence
  */
  hsdram1.Instance = FMC_SDRAM_DEVICE;
 800b460:	4b1f      	ldr	r3, [pc, #124]	; (800b4e0 <MX_FMC_Init+0x98>)
 800b462:	4a20      	ldr	r2, [pc, #128]	; (800b4e4 <MX_FMC_Init+0x9c>)
 800b464:	601a      	str	r2, [r3, #0]
  /* hsdram1.Init */
  hsdram1.Init.SDBank = FMC_SDRAM_BANK1;
 800b466:	4b1e      	ldr	r3, [pc, #120]	; (800b4e0 <MX_FMC_Init+0x98>)
 800b468:	2200      	movs	r2, #0
 800b46a:	605a      	str	r2, [r3, #4]
  hsdram1.Init.ColumnBitsNumber = FMC_SDRAM_COLUMN_BITS_NUM_8;
 800b46c:	4b1c      	ldr	r3, [pc, #112]	; (800b4e0 <MX_FMC_Init+0x98>)
 800b46e:	2200      	movs	r2, #0
 800b470:	609a      	str	r2, [r3, #8]
  hsdram1.Init.RowBitsNumber = FMC_SDRAM_ROW_BITS_NUM_12;
 800b472:	4b1b      	ldr	r3, [pc, #108]	; (800b4e0 <MX_FMC_Init+0x98>)
 800b474:	2204      	movs	r2, #4
 800b476:	60da      	str	r2, [r3, #12]
  hsdram1.Init.MemoryDataWidth = FMC_SDRAM_MEM_BUS_WIDTH_16;
 800b478:	4b19      	ldr	r3, [pc, #100]	; (800b4e0 <MX_FMC_Init+0x98>)
 800b47a:	2210      	movs	r2, #16
 800b47c:	611a      	str	r2, [r3, #16]
  hsdram1.Init.InternalBankNumber = FMC_SDRAM_INTERN_BANKS_NUM_4;
 800b47e:	4b18      	ldr	r3, [pc, #96]	; (800b4e0 <MX_FMC_Init+0x98>)
 800b480:	2240      	movs	r2, #64	; 0x40
 800b482:	615a      	str	r2, [r3, #20]
  hsdram1.Init.CASLatency = FMC_SDRAM_CAS_LATENCY_3;
 800b484:	4b16      	ldr	r3, [pc, #88]	; (800b4e0 <MX_FMC_Init+0x98>)
 800b486:	f44f 72c0 	mov.w	r2, #384	; 0x180
 800b48a:	619a      	str	r2, [r3, #24]
  hsdram1.Init.WriteProtection = FMC_SDRAM_WRITE_PROTECTION_DISABLE;
 800b48c:	4b14      	ldr	r3, [pc, #80]	; (800b4e0 <MX_FMC_Init+0x98>)
 800b48e:	2200      	movs	r2, #0
 800b490:	61da      	str	r2, [r3, #28]
  hsdram1.Init.SDClockPeriod = FMC_SDRAM_CLOCK_PERIOD_2;
 800b492:	4b13      	ldr	r3, [pc, #76]	; (800b4e0 <MX_FMC_Init+0x98>)
 800b494:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800b498:	621a      	str	r2, [r3, #32]
  hsdram1.Init.ReadBurst = FMC_SDRAM_RBURST_ENABLE;
 800b49a:	4b11      	ldr	r3, [pc, #68]	; (800b4e0 <MX_FMC_Init+0x98>)
 800b49c:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800b4a0:	625a      	str	r2, [r3, #36]	; 0x24
  hsdram1.Init.ReadPipeDelay = FMC_SDRAM_RPIPE_DELAY_0;
 800b4a2:	4b0f      	ldr	r3, [pc, #60]	; (800b4e0 <MX_FMC_Init+0x98>)
 800b4a4:	2200      	movs	r2, #0
 800b4a6:	629a      	str	r2, [r3, #40]	; 0x28
  /* SdramTiming */
  SdramTiming.LoadToActiveDelay = 2;
 800b4a8:	2302      	movs	r3, #2
 800b4aa:	607b      	str	r3, [r7, #4]
  SdramTiming.ExitSelfRefreshDelay = 7;
 800b4ac:	2307      	movs	r3, #7
 800b4ae:	60bb      	str	r3, [r7, #8]
  SdramTiming.SelfRefreshTime = 4;
 800b4b0:	2304      	movs	r3, #4
 800b4b2:	60fb      	str	r3, [r7, #12]
  SdramTiming.RowCycleDelay = 7;
 800b4b4:	2307      	movs	r3, #7
 800b4b6:	613b      	str	r3, [r7, #16]
  SdramTiming.WriteRecoveryTime = 3;
 800b4b8:	2303      	movs	r3, #3
 800b4ba:	617b      	str	r3, [r7, #20]
  SdramTiming.RPDelay = 2;
 800b4bc:	2302      	movs	r3, #2
 800b4be:	61bb      	str	r3, [r7, #24]
  SdramTiming.RCDDelay = 2;
 800b4c0:	2302      	movs	r3, #2
 800b4c2:	61fb      	str	r3, [r7, #28]

  if (HAL_SDRAM_Init(&hsdram1, &SdramTiming) != HAL_OK)
 800b4c4:	1d3b      	adds	r3, r7, #4
 800b4c6:	4619      	mov	r1, r3
 800b4c8:	4805      	ldr	r0, [pc, #20]	; (800b4e0 <MX_FMC_Init+0x98>)
 800b4ca:	f7fd fa20 	bl	800890e <HAL_SDRAM_Init>
 800b4ce:	4603      	mov	r3, r0
 800b4d0:	2b00      	cmp	r3, #0
 800b4d2:	d001      	beq.n	800b4d8 <MX_FMC_Init+0x90>
  {
    Error_Handler( );
 800b4d4:	f000 faf4 	bl	800bac0 <Error_Handler>
  }

  /* USER CODE BEGIN FMC_Init 2 */

  /* USER CODE END FMC_Init 2 */
}
 800b4d8:	bf00      	nop
 800b4da:	3720      	adds	r7, #32
 800b4dc:	46bd      	mov	sp, r7
 800b4de:	bd80      	pop	{r7, pc}
 800b4e0:	20000718 	.word	0x20000718
 800b4e4:	a0000140 	.word	0xa0000140

0800b4e8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800b4e8:	b580      	push	{r7, lr}
 800b4ea:	b090      	sub	sp, #64	; 0x40
 800b4ec:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800b4ee:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800b4f2:	2200      	movs	r2, #0
 800b4f4:	601a      	str	r2, [r3, #0]
 800b4f6:	605a      	str	r2, [r3, #4]
 800b4f8:	609a      	str	r2, [r3, #8]
 800b4fa:	60da      	str	r2, [r3, #12]
 800b4fc:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800b4fe:	4bad      	ldr	r3, [pc, #692]	; (800b7b4 <MX_GPIO_Init+0x2cc>)
 800b500:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b502:	4aac      	ldr	r2, [pc, #688]	; (800b7b4 <MX_GPIO_Init+0x2cc>)
 800b504:	f043 0310 	orr.w	r3, r3, #16
 800b508:	6313      	str	r3, [r2, #48]	; 0x30
 800b50a:	4baa      	ldr	r3, [pc, #680]	; (800b7b4 <MX_GPIO_Init+0x2cc>)
 800b50c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b50e:	f003 0310 	and.w	r3, r3, #16
 800b512:	62bb      	str	r3, [r7, #40]	; 0x28
 800b514:	6abb      	ldr	r3, [r7, #40]	; 0x28
  __HAL_RCC_GPIOG_CLK_ENABLE();
 800b516:	4ba7      	ldr	r3, [pc, #668]	; (800b7b4 <MX_GPIO_Init+0x2cc>)
 800b518:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b51a:	4aa6      	ldr	r2, [pc, #664]	; (800b7b4 <MX_GPIO_Init+0x2cc>)
 800b51c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b520:	6313      	str	r3, [r2, #48]	; 0x30
 800b522:	4ba4      	ldr	r3, [pc, #656]	; (800b7b4 <MX_GPIO_Init+0x2cc>)
 800b524:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b526:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b52a:	627b      	str	r3, [r7, #36]	; 0x24
 800b52c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800b52e:	4ba1      	ldr	r3, [pc, #644]	; (800b7b4 <MX_GPIO_Init+0x2cc>)
 800b530:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b532:	4aa0      	ldr	r2, [pc, #640]	; (800b7b4 <MX_GPIO_Init+0x2cc>)
 800b534:	f043 0302 	orr.w	r3, r3, #2
 800b538:	6313      	str	r3, [r2, #48]	; 0x30
 800b53a:	4b9e      	ldr	r3, [pc, #632]	; (800b7b4 <MX_GPIO_Init+0x2cc>)
 800b53c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b53e:	f003 0302 	and.w	r3, r3, #2
 800b542:	623b      	str	r3, [r7, #32]
 800b544:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800b546:	4b9b      	ldr	r3, [pc, #620]	; (800b7b4 <MX_GPIO_Init+0x2cc>)
 800b548:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b54a:	4a9a      	ldr	r2, [pc, #616]	; (800b7b4 <MX_GPIO_Init+0x2cc>)
 800b54c:	f043 0308 	orr.w	r3, r3, #8
 800b550:	6313      	str	r3, [r2, #48]	; 0x30
 800b552:	4b98      	ldr	r3, [pc, #608]	; (800b7b4 <MX_GPIO_Init+0x2cc>)
 800b554:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b556:	f003 0308 	and.w	r3, r3, #8
 800b55a:	61fb      	str	r3, [r7, #28]
 800b55c:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800b55e:	4b95      	ldr	r3, [pc, #596]	; (800b7b4 <MX_GPIO_Init+0x2cc>)
 800b560:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b562:	4a94      	ldr	r2, [pc, #592]	; (800b7b4 <MX_GPIO_Init+0x2cc>)
 800b564:	f043 0304 	orr.w	r3, r3, #4
 800b568:	6313      	str	r3, [r2, #48]	; 0x30
 800b56a:	4b92      	ldr	r3, [pc, #584]	; (800b7b4 <MX_GPIO_Init+0x2cc>)
 800b56c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b56e:	f003 0304 	and.w	r3, r3, #4
 800b572:	61bb      	str	r3, [r7, #24]
 800b574:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800b576:	4b8f      	ldr	r3, [pc, #572]	; (800b7b4 <MX_GPIO_Init+0x2cc>)
 800b578:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b57a:	4a8e      	ldr	r2, [pc, #568]	; (800b7b4 <MX_GPIO_Init+0x2cc>)
 800b57c:	f043 0301 	orr.w	r3, r3, #1
 800b580:	6313      	str	r3, [r2, #48]	; 0x30
 800b582:	4b8c      	ldr	r3, [pc, #560]	; (800b7b4 <MX_GPIO_Init+0x2cc>)
 800b584:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b586:	f003 0301 	and.w	r3, r3, #1
 800b58a:	617b      	str	r3, [r7, #20]
 800b58c:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOJ_CLK_ENABLE();
 800b58e:	4b89      	ldr	r3, [pc, #548]	; (800b7b4 <MX_GPIO_Init+0x2cc>)
 800b590:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b592:	4a88      	ldr	r2, [pc, #544]	; (800b7b4 <MX_GPIO_Init+0x2cc>)
 800b594:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800b598:	6313      	str	r3, [r2, #48]	; 0x30
 800b59a:	4b86      	ldr	r3, [pc, #536]	; (800b7b4 <MX_GPIO_Init+0x2cc>)
 800b59c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b59e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800b5a2:	613b      	str	r3, [r7, #16]
 800b5a4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOI_CLK_ENABLE();
 800b5a6:	4b83      	ldr	r3, [pc, #524]	; (800b7b4 <MX_GPIO_Init+0x2cc>)
 800b5a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b5aa:	4a82      	ldr	r2, [pc, #520]	; (800b7b4 <MX_GPIO_Init+0x2cc>)
 800b5ac:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800b5b0:	6313      	str	r3, [r2, #48]	; 0x30
 800b5b2:	4b80      	ldr	r3, [pc, #512]	; (800b7b4 <MX_GPIO_Init+0x2cc>)
 800b5b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b5b6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800b5ba:	60fb      	str	r3, [r7, #12]
 800b5bc:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOK_CLK_ENABLE();
 800b5be:	4b7d      	ldr	r3, [pc, #500]	; (800b7b4 <MX_GPIO_Init+0x2cc>)
 800b5c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b5c2:	4a7c      	ldr	r2, [pc, #496]	; (800b7b4 <MX_GPIO_Init+0x2cc>)
 800b5c4:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800b5c8:	6313      	str	r3, [r2, #48]	; 0x30
 800b5ca:	4b7a      	ldr	r3, [pc, #488]	; (800b7b4 <MX_GPIO_Init+0x2cc>)
 800b5cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b5ce:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800b5d2:	60bb      	str	r3, [r7, #8]
 800b5d4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800b5d6:	4b77      	ldr	r3, [pc, #476]	; (800b7b4 <MX_GPIO_Init+0x2cc>)
 800b5d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b5da:	4a76      	ldr	r2, [pc, #472]	; (800b7b4 <MX_GPIO_Init+0x2cc>)
 800b5dc:	f043 0320 	orr.w	r3, r3, #32
 800b5e0:	6313      	str	r3, [r2, #48]	; 0x30
 800b5e2:	4b74      	ldr	r3, [pc, #464]	; (800b7b4 <MX_GPIO_Init+0x2cc>)
 800b5e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b5e6:	f003 0320 	and.w	r3, r3, #32
 800b5ea:	607b      	str	r3, [r7, #4]
 800b5ec:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800b5ee:	4b71      	ldr	r3, [pc, #452]	; (800b7b4 <MX_GPIO_Init+0x2cc>)
 800b5f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b5f2:	4a70      	ldr	r2, [pc, #448]	; (800b7b4 <MX_GPIO_Init+0x2cc>)
 800b5f4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b5f8:	6313      	str	r3, [r2, #48]	; 0x30
 800b5fa:	4b6e      	ldr	r3, [pc, #440]	; (800b7b4 <MX_GPIO_Init+0x2cc>)
 800b5fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b5fe:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800b602:	603b      	str	r3, [r7, #0]
 800b604:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OTG_FS_PowerSwitchOn_GPIO_Port, OTG_FS_PowerSwitchOn_Pin, GPIO_PIN_SET);
 800b606:	2201      	movs	r2, #1
 800b608:	2120      	movs	r1, #32
 800b60a:	486b      	ldr	r0, [pc, #428]	; (800b7b8 <MX_GPIO_Init+0x2d0>)
 800b60c:	f7f9 fd9c 	bl	8005148 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOI, ARDUINO_D7_Pin|ARDUINO_D8_Pin, GPIO_PIN_RESET);
 800b610:	2200      	movs	r2, #0
 800b612:	210c      	movs	r1, #12
 800b614:	4869      	ldr	r0, [pc, #420]	; (800b7bc <MX_GPIO_Init+0x2d4>)
 800b616:	f7f9 fd97 	bl	8005148 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LCD_BL_CTRL_GPIO_Port, LCD_BL_CTRL_Pin, GPIO_PIN_SET);
 800b61a:	2201      	movs	r2, #1
 800b61c:	2108      	movs	r1, #8
 800b61e:	4868      	ldr	r0, [pc, #416]	; (800b7c0 <MX_GPIO_Init+0x2d8>)
 800b620:	f7f9 fd92 	bl	8005148 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LCD_DISP_GPIO_Port, LCD_DISP_Pin, GPIO_PIN_SET);
 800b624:	2201      	movs	r2, #1
 800b626:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800b62a:	4864      	ldr	r0, [pc, #400]	; (800b7bc <MX_GPIO_Init+0x2d4>)
 800b62c:	f7f9 fd8c 	bl	8005148 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(DCMI_PWR_EN_GPIO_Port, DCMI_PWR_EN_Pin, GPIO_PIN_RESET);
 800b630:	2200      	movs	r2, #0
 800b632:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800b636:	4863      	ldr	r0, [pc, #396]	; (800b7c4 <MX_GPIO_Init+0x2dc>)
 800b638:	f7f9 fd86 	bl	8005148 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, ARDUINO_D4_Pin|ARDUINO_D2_Pin|EXT_RST_Pin, GPIO_PIN_RESET);
 800b63c:	2200      	movs	r2, #0
 800b63e:	21c8      	movs	r1, #200	; 0xc8
 800b640:	4861      	ldr	r0, [pc, #388]	; (800b7c8 <MX_GPIO_Init+0x2e0>)
 800b642:	f7f9 fd81 	bl	8005148 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : OTG_HS_OverCurrent_Pin */
  GPIO_InitStruct.Pin = OTG_HS_OverCurrent_Pin;
 800b646:	2308      	movs	r3, #8
 800b648:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800b64a:	2300      	movs	r3, #0
 800b64c:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800b64e:	2300      	movs	r3, #0
 800b650:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(OTG_HS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 800b652:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800b656:	4619      	mov	r1, r3
 800b658:	485c      	ldr	r0, [pc, #368]	; (800b7cc <MX_GPIO_Init+0x2e4>)
 800b65a:	f7f9 fbcb 	bl	8004df4 <HAL_GPIO_Init>

  /*Configure GPIO pins : RMII_TXD1_Pin RMII_TXD0_Pin RMII_TX_EN_Pin */
  GPIO_InitStruct.Pin = RMII_TXD1_Pin|RMII_TXD0_Pin|RMII_TX_EN_Pin;
 800b65e:	f44f 43d0 	mov.w	r3, #26624	; 0x6800
 800b662:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800b664:	2302      	movs	r3, #2
 800b666:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800b668:	2300      	movs	r3, #0
 800b66a:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800b66c:	2303      	movs	r3, #3
 800b66e:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800b670:	230b      	movs	r3, #11
 800b672:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 800b674:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800b678:	4619      	mov	r1, r3
 800b67a:	4853      	ldr	r0, [pc, #332]	; (800b7c8 <MX_GPIO_Init+0x2e0>)
 800b67c:	f7f9 fbba 	bl	8004df4 <HAL_GPIO_Init>

  /*Configure GPIO pins : ARDUINO_SCL_D15_Pin ARDUINO_SDA_D14_Pin */
  GPIO_InitStruct.Pin = ARDUINO_SCL_D15_Pin|ARDUINO_SDA_D14_Pin;
 800b680:	f44f 7340 	mov.w	r3, #768	; 0x300
 800b684:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800b686:	2312      	movs	r3, #18
 800b688:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800b68a:	2301      	movs	r3, #1
 800b68c:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800b68e:	2300      	movs	r3, #0
 800b690:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800b692:	2304      	movs	r3, #4
 800b694:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800b696:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800b69a:	4619      	mov	r1, r3
 800b69c:	484c      	ldr	r0, [pc, #304]	; (800b7d0 <MX_GPIO_Init+0x2e8>)
 800b69e:	f7f9 fba9 	bl	8004df4 <HAL_GPIO_Init>

  /*Configure GPIO pins : ULPI_D7_Pin ULPI_D6_Pin ULPI_D5_Pin ULPI_D3_Pin 
                           ULPI_D2_Pin ULPI_D1_Pin ULPI_D4_Pin */
  GPIO_InitStruct.Pin = ULPI_D7_Pin|ULPI_D6_Pin|ULPI_D5_Pin|ULPI_D3_Pin 
 800b6a2:	f643 4323 	movw	r3, #15395	; 0x3c23
 800b6a6:	62fb      	str	r3, [r7, #44]	; 0x2c
                          |ULPI_D2_Pin|ULPI_D1_Pin|ULPI_D4_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800b6a8:	2302      	movs	r3, #2
 800b6aa:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800b6ac:	2300      	movs	r3, #0
 800b6ae:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800b6b0:	2303      	movs	r3, #3
 800b6b2:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_HS;
 800b6b4:	230a      	movs	r3, #10
 800b6b6:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800b6b8:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800b6bc:	4619      	mov	r1, r3
 800b6be:	4844      	ldr	r0, [pc, #272]	; (800b7d0 <MX_GPIO_Init+0x2e8>)
 800b6c0:	f7f9 fb98 	bl	8004df4 <HAL_GPIO_Init>

  /*Configure GPIO pin : SPDIF_RX0_Pin */
  GPIO_InitStruct.Pin = SPDIF_RX0_Pin;
 800b6c4:	2380      	movs	r3, #128	; 0x80
 800b6c6:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800b6c8:	2302      	movs	r3, #2
 800b6ca:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800b6cc:	2300      	movs	r3, #0
 800b6ce:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800b6d0:	2300      	movs	r3, #0
 800b6d2:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF8_SPDIFRX;
 800b6d4:	2308      	movs	r3, #8
 800b6d6:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(SPDIF_RX0_GPIO_Port, &GPIO_InitStruct);
 800b6d8:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800b6dc:	4619      	mov	r1, r3
 800b6de:	4836      	ldr	r0, [pc, #216]	; (800b7b8 <MX_GPIO_Init+0x2d0>)
 800b6e0:	f7f9 fb88 	bl	8004df4 <HAL_GPIO_Init>

  /*Configure GPIO pin : ARDUINO_PWM_D9_Pin */
  GPIO_InitStruct.Pin = ARDUINO_PWM_D9_Pin;
 800b6e4:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800b6e8:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800b6ea:	2302      	movs	r3, #2
 800b6ec:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800b6ee:	2300      	movs	r3, #0
 800b6f0:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800b6f2:	2300      	movs	r3, #0
 800b6f4:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 800b6f6:	2301      	movs	r3, #1
 800b6f8:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(ARDUINO_PWM_D9_GPIO_Port, &GPIO_InitStruct);
 800b6fa:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800b6fe:	4619      	mov	r1, r3
 800b700:	4834      	ldr	r0, [pc, #208]	; (800b7d4 <MX_GPIO_Init+0x2ec>)
 800b702:	f7f9 fb77 	bl	8004df4 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_VBUS_Pin */
  GPIO_InitStruct.Pin = OTG_FS_VBUS_Pin;
 800b706:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800b70a:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800b70c:	2300      	movs	r3, #0
 800b70e:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800b710:	2300      	movs	r3, #0
 800b712:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(OTG_FS_VBUS_GPIO_Port, &GPIO_InitStruct);
 800b714:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800b718:	4619      	mov	r1, r3
 800b71a:	482f      	ldr	r0, [pc, #188]	; (800b7d8 <MX_GPIO_Init+0x2f0>)
 800b71c:	f7f9 fb6a 	bl	8004df4 <HAL_GPIO_Init>

  /*Configure GPIO pin : Audio_INT_Pin */
  GPIO_InitStruct.Pin = Audio_INT_Pin;
 800b720:	2340      	movs	r3, #64	; 0x40
 800b722:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 800b724:	4b2d      	ldr	r3, [pc, #180]	; (800b7dc <MX_GPIO_Init+0x2f4>)
 800b726:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800b728:	2300      	movs	r3, #0
 800b72a:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(Audio_INT_GPIO_Port, &GPIO_InitStruct);
 800b72c:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800b730:	4619      	mov	r1, r3
 800b732:	4821      	ldr	r0, [pc, #132]	; (800b7b8 <MX_GPIO_Init+0x2d0>)
 800b734:	f7f9 fb5e 	bl	8004df4 <HAL_GPIO_Init>

  /*Configure GPIO pins : OTG_FS_P_Pin OTG_FS_N_Pin OTG_FS_ID_Pin */
  GPIO_InitStruct.Pin = OTG_FS_P_Pin|OTG_FS_N_Pin|OTG_FS_ID_Pin;
 800b738:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 800b73c:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800b73e:	2302      	movs	r3, #2
 800b740:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800b742:	2300      	movs	r3, #0
 800b744:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800b746:	2303      	movs	r3, #3
 800b748:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800b74a:	230a      	movs	r3, #10
 800b74c:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800b74e:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800b752:	4619      	mov	r1, r3
 800b754:	481f      	ldr	r0, [pc, #124]	; (800b7d4 <MX_GPIO_Init+0x2ec>)
 800b756:	f7f9 fb4d 	bl	8004df4 <HAL_GPIO_Init>

  /*Configure GPIO pins : SAI2_MCLKA_Pin SAI2_SCKA_Pin SAI2_FSA_Pin SAI2_SDA_Pin */
  GPIO_InitStruct.Pin = SAI2_MCLKA_Pin|SAI2_SCKA_Pin|SAI2_FSA_Pin|SAI2_SDA_Pin;
 800b75a:	23f0      	movs	r3, #240	; 0xf0
 800b75c:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800b75e:	2302      	movs	r3, #2
 800b760:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800b762:	2300      	movs	r3, #0
 800b764:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800b766:	2300      	movs	r3, #0
 800b768:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF10_SAI2;
 800b76a:	230a      	movs	r3, #10
 800b76c:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 800b76e:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800b772:	4619      	mov	r1, r3
 800b774:	4811      	ldr	r0, [pc, #68]	; (800b7bc <MX_GPIO_Init+0x2d4>)
 800b776:	f7f9 fb3d 	bl	8004df4 <HAL_GPIO_Init>

  /*Configure GPIO pin : SAI2_SDB_Pin */
  GPIO_InitStruct.Pin = SAI2_SDB_Pin;
 800b77a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800b77e:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800b780:	2302      	movs	r3, #2
 800b782:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800b784:	2300      	movs	r3, #0
 800b786:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800b788:	2300      	movs	r3, #0
 800b78a:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF10_SAI2;
 800b78c:	230a      	movs	r3, #10
 800b78e:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(SAI2_SDB_GPIO_Port, &GPIO_InitStruct);
 800b790:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800b794:	4619      	mov	r1, r3
 800b796:	480c      	ldr	r0, [pc, #48]	; (800b7c8 <MX_GPIO_Init+0x2e0>)
 800b798:	f7f9 fb2c 	bl	8004df4 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = OTG_FS_PowerSwitchOn_Pin;
 800b79c:	2320      	movs	r3, #32
 800b79e:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800b7a0:	2301      	movs	r3, #1
 800b7a2:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800b7a4:	2300      	movs	r3, #0
 800b7a6:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800b7a8:	2300      	movs	r3, #0
 800b7aa:	63bb      	str	r3, [r7, #56]	; 0x38
  HAL_GPIO_Init(OTG_FS_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 800b7ac:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800b7b0:	4619      	mov	r1, r3
 800b7b2:	e015      	b.n	800b7e0 <MX_GPIO_Init+0x2f8>
 800b7b4:	40023800 	.word	0x40023800
 800b7b8:	40020c00 	.word	0x40020c00
 800b7bc:	40022000 	.word	0x40022000
 800b7c0:	40022800 	.word	0x40022800
 800b7c4:	40021c00 	.word	0x40021c00
 800b7c8:	40021800 	.word	0x40021800
 800b7cc:	40021000 	.word	0x40021000
 800b7d0:	40020400 	.word	0x40020400
 800b7d4:	40020000 	.word	0x40020000
 800b7d8:	40022400 	.word	0x40022400
 800b7dc:	10120000 	.word	0x10120000
 800b7e0:	48ad      	ldr	r0, [pc, #692]	; (800ba98 <MX_GPIO_Init+0x5b0>)
 800b7e2:	f7f9 fb07 	bl	8004df4 <HAL_GPIO_Init>

  /*Configure GPIO pins : ARDUINO_D7_Pin ARDUINO_D8_Pin LCD_DISP_Pin */
  GPIO_InitStruct.Pin = ARDUINO_D7_Pin|ARDUINO_D8_Pin|LCD_DISP_Pin;
 800b7e6:	f241 030c 	movw	r3, #4108	; 0x100c
 800b7ea:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800b7ec:	2301      	movs	r3, #1
 800b7ee:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800b7f0:	2300      	movs	r3, #0
 800b7f2:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800b7f4:	2300      	movs	r3, #0
 800b7f6:	63bb      	str	r3, [r7, #56]	; 0x38
  HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 800b7f8:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800b7fc:	4619      	mov	r1, r3
 800b7fe:	48a7      	ldr	r0, [pc, #668]	; (800ba9c <MX_GPIO_Init+0x5b4>)
 800b800:	f7f9 faf8 	bl	8004df4 <HAL_GPIO_Init>

  /*Configure GPIO pin : uSD_Detect_Pin */
  GPIO_InitStruct.Pin = uSD_Detect_Pin;
 800b804:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800b808:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800b80a:	2300      	movs	r3, #0
 800b80c:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800b80e:	2300      	movs	r3, #0
 800b810:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(uSD_Detect_GPIO_Port, &GPIO_InitStruct);
 800b812:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800b816:	4619      	mov	r1, r3
 800b818:	48a1      	ldr	r0, [pc, #644]	; (800baa0 <MX_GPIO_Init+0x5b8>)
 800b81a:	f7f9 faeb 	bl	8004df4 <HAL_GPIO_Init>

  /*Configure GPIO pin : LCD_BL_CTRL_Pin */
  GPIO_InitStruct.Pin = LCD_BL_CTRL_Pin;
 800b81e:	2308      	movs	r3, #8
 800b820:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800b822:	2301      	movs	r3, #1
 800b824:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800b826:	2300      	movs	r3, #0
 800b828:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800b82a:	2300      	movs	r3, #0
 800b82c:	63bb      	str	r3, [r7, #56]	; 0x38
  HAL_GPIO_Init(LCD_BL_CTRL_GPIO_Port, &GPIO_InitStruct);
 800b82e:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800b832:	4619      	mov	r1, r3
 800b834:	489b      	ldr	r0, [pc, #620]	; (800baa4 <MX_GPIO_Init+0x5bc>)
 800b836:	f7f9 fadd 	bl	8004df4 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_OverCurrent_Pin */
  GPIO_InitStruct.Pin = OTG_FS_OverCurrent_Pin;
 800b83a:	2310      	movs	r3, #16
 800b83c:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800b83e:	2300      	movs	r3, #0
 800b840:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800b842:	2300      	movs	r3, #0
 800b844:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(OTG_FS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 800b846:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800b84a:	4619      	mov	r1, r3
 800b84c:	4892      	ldr	r0, [pc, #584]	; (800ba98 <MX_GPIO_Init+0x5b0>)
 800b84e:	f7f9 fad1 	bl	8004df4 <HAL_GPIO_Init>

  /*Configure GPIO pins : TP3_Pin NC2_Pin */
  GPIO_InitStruct.Pin = TP3_Pin|NC2_Pin;
 800b852:	f248 0304 	movw	r3, #32772	; 0x8004
 800b856:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800b858:	2300      	movs	r3, #0
 800b85a:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800b85c:	2300      	movs	r3, #0
 800b85e:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 800b860:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800b864:	4619      	mov	r1, r3
 800b866:	4890      	ldr	r0, [pc, #576]	; (800baa8 <MX_GPIO_Init+0x5c0>)
 800b868:	f7f9 fac4 	bl	8004df4 <HAL_GPIO_Init>

  /*Configure GPIO pin : ARDUINO_SCK_D13_Pin */
  GPIO_InitStruct.Pin = ARDUINO_SCK_D13_Pin;
 800b86c:	2302      	movs	r3, #2
 800b86e:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800b870:	2302      	movs	r3, #2
 800b872:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800b874:	2300      	movs	r3, #0
 800b876:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800b878:	2300      	movs	r3, #0
 800b87a:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 800b87c:	2305      	movs	r3, #5
 800b87e:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(ARDUINO_SCK_D13_GPIO_Port, &GPIO_InitStruct);
 800b880:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800b884:	4619      	mov	r1, r3
 800b886:	4885      	ldr	r0, [pc, #532]	; (800ba9c <MX_GPIO_Init+0x5b4>)
 800b888:	f7f9 fab4 	bl	8004df4 <HAL_GPIO_Init>

  /*Configure GPIO pin : DCMI_PWR_EN_Pin */
  GPIO_InitStruct.Pin = DCMI_PWR_EN_Pin;
 800b88c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800b890:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800b892:	2301      	movs	r3, #1
 800b894:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800b896:	2300      	movs	r3, #0
 800b898:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800b89a:	2300      	movs	r3, #0
 800b89c:	63bb      	str	r3, [r7, #56]	; 0x38
  HAL_GPIO_Init(DCMI_PWR_EN_GPIO_Port, &GPIO_InitStruct);
 800b89e:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800b8a2:	4619      	mov	r1, r3
 800b8a4:	4880      	ldr	r0, [pc, #512]	; (800baa8 <MX_GPIO_Init+0x5c0>)
 800b8a6:	f7f9 faa5 	bl	8004df4 <HAL_GPIO_Init>

  /*Configure GPIO pin : ARDUINO_PWM_CS_D5_Pin */
  GPIO_InitStruct.Pin = ARDUINO_PWM_CS_D5_Pin;
 800b8aa:	2301      	movs	r3, #1
 800b8ac:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800b8ae:	2302      	movs	r3, #2
 800b8b0:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800b8b2:	2300      	movs	r3, #0
 800b8b4:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800b8b6:	2300      	movs	r3, #0
 800b8b8:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 800b8ba:	2302      	movs	r3, #2
 800b8bc:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(ARDUINO_PWM_CS_D5_GPIO_Port, &GPIO_InitStruct);
 800b8be:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800b8c2:	4619      	mov	r1, r3
 800b8c4:	4875      	ldr	r0, [pc, #468]	; (800ba9c <MX_GPIO_Init+0x5b4>)
 800b8c6:	f7f9 fa95 	bl	8004df4 <HAL_GPIO_Init>

  /*Configure GPIO pin : ARDUINO_PWM_D10_Pin */
  GPIO_InitStruct.Pin = ARDUINO_PWM_D10_Pin;
 800b8ca:	f44f 7380 	mov.w	r3, #256	; 0x100
 800b8ce:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800b8d0:	2302      	movs	r3, #2
 800b8d2:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800b8d4:	2300      	movs	r3, #0
 800b8d6:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800b8d8:	2300      	movs	r3, #0
 800b8da:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 800b8dc:	2301      	movs	r3, #1
 800b8de:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(ARDUINO_PWM_D10_GPIO_Port, &GPIO_InitStruct);
 800b8e0:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800b8e4:	4619      	mov	r1, r3
 800b8e6:	4871      	ldr	r0, [pc, #452]	; (800baac <MX_GPIO_Init+0x5c4>)
 800b8e8:	f7f9 fa84 	bl	8004df4 <HAL_GPIO_Init>

  /*Configure GPIO pin : LCD_INT_Pin */
  GPIO_InitStruct.Pin = LCD_INT_Pin;
 800b8ec:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800b8f0:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 800b8f2:	4b6f      	ldr	r3, [pc, #444]	; (800bab0 <MX_GPIO_Init+0x5c8>)
 800b8f4:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800b8f6:	2300      	movs	r3, #0
 800b8f8:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(LCD_INT_GPIO_Port, &GPIO_InitStruct);
 800b8fa:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800b8fe:	4619      	mov	r1, r3
 800b900:	4866      	ldr	r0, [pc, #408]	; (800ba9c <MX_GPIO_Init+0x5b4>)
 800b902:	f7f9 fa77 	bl	8004df4 <HAL_GPIO_Init>

  /*Configure GPIO pins : ARDUINO_RX_D0_Pin ARDUINO_TX_D1_Pin */
  GPIO_InitStruct.Pin = ARDUINO_RX_D0_Pin|ARDUINO_TX_D1_Pin;
 800b906:	23c0      	movs	r3, #192	; 0xc0
 800b908:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800b90a:	2302      	movs	r3, #2
 800b90c:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800b90e:	2300      	movs	r3, #0
 800b910:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800b912:	2303      	movs	r3, #3
 800b914:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 800b916:	2308      	movs	r3, #8
 800b918:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800b91a:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800b91e:	4619      	mov	r1, r3
 800b920:	485f      	ldr	r0, [pc, #380]	; (800baa0 <MX_GPIO_Init+0x5b8>)
 800b922:	f7f9 fa67 	bl	8004df4 <HAL_GPIO_Init>

  /*Configure GPIO pin : ULPI_NXT_Pin */
  GPIO_InitStruct.Pin = ULPI_NXT_Pin;
 800b926:	2310      	movs	r3, #16
 800b928:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800b92a:	2302      	movs	r3, #2
 800b92c:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800b92e:	2300      	movs	r3, #0
 800b930:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800b932:	2303      	movs	r3, #3
 800b934:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_HS;
 800b936:	230a      	movs	r3, #10
 800b938:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(ULPI_NXT_GPIO_Port, &GPIO_InitStruct);
 800b93a:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800b93e:	4619      	mov	r1, r3
 800b940:	4859      	ldr	r0, [pc, #356]	; (800baa8 <MX_GPIO_Init+0x5c0>)
 800b942:	f7f9 fa57 	bl	8004df4 <HAL_GPIO_Init>

  /*Configure GPIO pins : ARDUINO_D4_Pin ARDUINO_D2_Pin EXT_RST_Pin */
  GPIO_InitStruct.Pin = ARDUINO_D4_Pin|ARDUINO_D2_Pin|EXT_RST_Pin;
 800b946:	23c8      	movs	r3, #200	; 0xc8
 800b948:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800b94a:	2301      	movs	r3, #1
 800b94c:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800b94e:	2300      	movs	r3, #0
 800b950:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800b952:	2300      	movs	r3, #0
 800b954:	63bb      	str	r3, [r7, #56]	; 0x38
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 800b956:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800b95a:	4619      	mov	r1, r3
 800b95c:	4855      	ldr	r0, [pc, #340]	; (800bab4 <MX_GPIO_Init+0x5cc>)
 800b95e:	f7f9 fa49 	bl	8004df4 <HAL_GPIO_Init>

  /*Configure GPIO pins : ARDUINO_A4_Pin ARDUINO_A5_Pin ARDUINO_A1_Pin ARDUINO_A2_Pin 
                           ARDUINO_A3_Pin */
  GPIO_InitStruct.Pin = ARDUINO_A4_Pin|ARDUINO_A5_Pin|ARDUINO_A1_Pin|ARDUINO_A2_Pin 
 800b962:	f44f 63f8 	mov.w	r3, #1984	; 0x7c0
 800b966:	62fb      	str	r3, [r7, #44]	; 0x2c
                          |ARDUINO_A3_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800b968:	2303      	movs	r3, #3
 800b96a:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800b96c:	2300      	movs	r3, #0
 800b96e:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 800b970:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800b974:	4619      	mov	r1, r3
 800b976:	4850      	ldr	r0, [pc, #320]	; (800bab8 <MX_GPIO_Init+0x5d0>)
 800b978:	f7f9 fa3c 	bl	8004df4 <HAL_GPIO_Init>

  /*Configure GPIO pins : ULPI_STP_Pin ULPI_DIR_Pin */
  GPIO_InitStruct.Pin = ULPI_STP_Pin|ULPI_DIR_Pin;
 800b97c:	2305      	movs	r3, #5
 800b97e:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800b980:	2302      	movs	r3, #2
 800b982:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800b984:	2300      	movs	r3, #0
 800b986:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800b988:	2303      	movs	r3, #3
 800b98a:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_HS;
 800b98c:	230a      	movs	r3, #10
 800b98e:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800b990:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800b994:	4619      	mov	r1, r3
 800b996:	4842      	ldr	r0, [pc, #264]	; (800baa0 <MX_GPIO_Init+0x5b8>)
 800b998:	f7f9 fa2c 	bl	8004df4 <HAL_GPIO_Init>

  /*Configure GPIO pins : RMII_MDC_Pin RMII_RXD0_Pin RMII_RXD1_Pin */
  GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
 800b99c:	2332      	movs	r3, #50	; 0x32
 800b99e:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800b9a0:	2302      	movs	r3, #2
 800b9a2:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800b9a4:	2300      	movs	r3, #0
 800b9a6:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800b9a8:	2303      	movs	r3, #3
 800b9aa:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800b9ac:	230b      	movs	r3, #11
 800b9ae:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800b9b0:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800b9b4:	4619      	mov	r1, r3
 800b9b6:	483a      	ldr	r0, [pc, #232]	; (800baa0 <MX_GPIO_Init+0x5b8>)
 800b9b8:	f7f9 fa1c 	bl	8004df4 <HAL_GPIO_Init>

  /*Configure GPIO pin : RMII_RXER_Pin */
  GPIO_InitStruct.Pin = RMII_RXER_Pin;
 800b9bc:	2304      	movs	r3, #4
 800b9be:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800b9c0:	2300      	movs	r3, #0
 800b9c2:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800b9c4:	2300      	movs	r3, #0
 800b9c6:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(RMII_RXER_GPIO_Port, &GPIO_InitStruct);
 800b9c8:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800b9cc:	4619      	mov	r1, r3
 800b9ce:	4839      	ldr	r0, [pc, #228]	; (800bab4 <MX_GPIO_Init+0x5cc>)
 800b9d0:	f7f9 fa10 	bl	8004df4 <HAL_GPIO_Init>

  /*Configure GPIO pins : RMII_REF_CLK_Pin RMII_MDIO_Pin RMII_CRS_DV_Pin */
  GPIO_InitStruct.Pin = RMII_REF_CLK_Pin|RMII_MDIO_Pin|RMII_CRS_DV_Pin;
 800b9d4:	2386      	movs	r3, #134	; 0x86
 800b9d6:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800b9d8:	2302      	movs	r3, #2
 800b9da:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800b9dc:	2300      	movs	r3, #0
 800b9de:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800b9e0:	2303      	movs	r3, #3
 800b9e2:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800b9e4:	230b      	movs	r3, #11
 800b9e6:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800b9e8:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800b9ec:	4619      	mov	r1, r3
 800b9ee:	482f      	ldr	r0, [pc, #188]	; (800baac <MX_GPIO_Init+0x5c4>)
 800b9f0:	f7f9 fa00 	bl	8004df4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 800b9f4:	2301      	movs	r3, #1
 800b9f6:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800b9f8:	2303      	movs	r3, #3
 800b9fa:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800b9fc:	2300      	movs	r3, #0
 800b9fe:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800ba00:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800ba04:	4619      	mov	r1, r3
 800ba06:	4829      	ldr	r0, [pc, #164]	; (800baac <MX_GPIO_Init+0x5c4>)
 800ba08:	f7f9 f9f4 	bl	8004df4 <HAL_GPIO_Init>

  /*Configure GPIO pins : LCD_SCL_Pin LCD_SDA_Pin */
  GPIO_InitStruct.Pin = LCD_SCL_Pin|LCD_SDA_Pin;
 800ba0c:	f44f 73c0 	mov.w	r3, #384	; 0x180
 800ba10:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800ba12:	2312      	movs	r3, #18
 800ba14:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800ba16:	2301      	movs	r3, #1
 800ba18:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800ba1a:	2303      	movs	r3, #3
 800ba1c:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 800ba1e:	2304      	movs	r3, #4
 800ba20:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 800ba22:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800ba26:	4619      	mov	r1, r3
 800ba28:	481f      	ldr	r0, [pc, #124]	; (800baa8 <MX_GPIO_Init+0x5c0>)
 800ba2a:	f7f9 f9e3 	bl	8004df4 <HAL_GPIO_Init>

  /*Configure GPIO pins : ULPI_CLK_Pin ULPI_D0_Pin */
  GPIO_InitStruct.Pin = ULPI_CLK_Pin|ULPI_D0_Pin;
 800ba2e:	2328      	movs	r3, #40	; 0x28
 800ba30:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800ba32:	2302      	movs	r3, #2
 800ba34:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800ba36:	2300      	movs	r3, #0
 800ba38:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800ba3a:	2303      	movs	r3, #3
 800ba3c:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_HS;
 800ba3e:	230a      	movs	r3, #10
 800ba40:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800ba42:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800ba46:	4619      	mov	r1, r3
 800ba48:	4818      	ldr	r0, [pc, #96]	; (800baac <MX_GPIO_Init+0x5c4>)
 800ba4a:	f7f9 f9d3 	bl	8004df4 <HAL_GPIO_Init>

  /*Configure GPIO pin : ARDUINO_PWM_D6_Pin */
  GPIO_InitStruct.Pin = ARDUINO_PWM_D6_Pin;
 800ba4e:	2340      	movs	r3, #64	; 0x40
 800ba50:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800ba52:	2302      	movs	r3, #2
 800ba54:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800ba56:	2300      	movs	r3, #0
 800ba58:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800ba5a:	2300      	movs	r3, #0
 800ba5c:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF9_TIM12;
 800ba5e:	2309      	movs	r3, #9
 800ba60:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(ARDUINO_PWM_D6_GPIO_Port, &GPIO_InitStruct);
 800ba62:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800ba66:	4619      	mov	r1, r3
 800ba68:	480f      	ldr	r0, [pc, #60]	; (800baa8 <MX_GPIO_Init+0x5c0>)
 800ba6a:	f7f9 f9c3 	bl	8004df4 <HAL_GPIO_Init>

  /*Configure GPIO pins : ARDUINO_MISO_D12_Pin ARDUINO_MOSI_PWM_D11_Pin */
  GPIO_InitStruct.Pin = ARDUINO_MISO_D12_Pin|ARDUINO_MOSI_PWM_D11_Pin;
 800ba6e:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 800ba72:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800ba74:	2302      	movs	r3, #2
 800ba76:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800ba78:	2300      	movs	r3, #0
 800ba7a:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800ba7c:	2300      	movs	r3, #0
 800ba7e:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 800ba80:	2305      	movs	r3, #5
 800ba82:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800ba84:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800ba88:	4619      	mov	r1, r3
 800ba8a:	480c      	ldr	r0, [pc, #48]	; (800babc <MX_GPIO_Init+0x5d4>)
 800ba8c:	f7f9 f9b2 	bl	8004df4 <HAL_GPIO_Init>

}
 800ba90:	bf00      	nop
 800ba92:	3740      	adds	r7, #64	; 0x40
 800ba94:	46bd      	mov	sp, r7
 800ba96:	bd80      	pop	{r7, pc}
 800ba98:	40020c00 	.word	0x40020c00
 800ba9c:	40022000 	.word	0x40022000
 800baa0:	40020800 	.word	0x40020800
 800baa4:	40022800 	.word	0x40022800
 800baa8:	40021c00 	.word	0x40021c00
 800baac:	40020000 	.word	0x40020000
 800bab0:	10120000 	.word	0x10120000
 800bab4:	40021800 	.word	0x40021800
 800bab8:	40021400 	.word	0x40021400
 800babc:	40020400 	.word	0x40020400

0800bac0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800bac0:	b480      	push	{r7}
 800bac2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 800bac4:	bf00      	nop
 800bac6:	46bd      	mov	sp, r7
 800bac8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bacc:	4770      	bx	lr
	...

0800bad0 <HAL_ADC_ConvCpltCallback>:
			INTERRUPT HANDLERS
##########################################################################
*/

void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc1)
{
 800bad0:	b480      	push	{r7}
 800bad2:	b083      	sub	sp, #12
 800bad4:	af00      	add	r7, sp, #0
 800bad6:	6078      	str	r0, [r7, #4]
	is_ready = 1;
 800bad8:	4b04      	ldr	r3, [pc, #16]	; (800baec <HAL_ADC_ConvCpltCallback+0x1c>)
 800bada:	2201      	movs	r2, #1
 800badc:	701a      	strb	r2, [r3, #0]
}
 800bade:	bf00      	nop
 800bae0:	370c      	adds	r7, #12
 800bae2:	46bd      	mov	sp, r7
 800bae4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bae8:	4770      	bx	lr
 800baea:	bf00      	nop
 800baec:	20001fdd 	.word	0x20001fdd

0800baf0 <Init_Sampling>:
			CORE FUNCTIONS
##########################################################################
*/

void Init_Sampling(ADC_HandleTypeDef * hadc1)
{
 800baf0:	b580      	push	{r7, lr}
 800baf2:	b082      	sub	sp, #8
 800baf4:	af00      	add	r7, sp, #0
 800baf6:	6078      	str	r0, [r7, #4]
//	signals_pck->corr_max = 0;
//	signals_pck->ref_sampled = 0;
//	signals_pck->result_ready = 0;
//	signals_pck->sample_corr_max = 0;

	HAL_ADC_Start(hadc1);
 800baf8:	6878      	ldr	r0, [r7, #4]
 800bafa:	f7f7 fabf 	bl	800307c <HAL_ADC_Start>
	HAL_ADC_Start_DMA(hadc1, sampling_buff, SAMPLES_NBR);
 800bafe:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800bb02:	4904      	ldr	r1, [pc, #16]	; (800bb14 <Init_Sampling+0x24>)
 800bb04:	6878      	ldr	r0, [r7, #4]
 800bb06:	f7f7 fcbb 	bl	8003480 <HAL_ADC_Start_DMA>

}
 800bb0a:	bf00      	nop
 800bb0c:	3708      	adds	r7, #8
 800bb0e:	46bd      	mov	sp, r7
 800bb10:	bd80      	pop	{r7, pc}
 800bb12:	bf00      	nop
 800bb14:	20000fdc 	.word	0x20000fdc

0800bb18 <signal_handler_process>:

void signal_handler_process()
{
 800bb18:	b580      	push	{r7, lr}
 800bb1a:	af00      	add	r7, sp, #0
	if(is_ready == 1)
 800bb1c:	4b06      	ldr	r3, [pc, #24]	; (800bb38 <signal_handler_process+0x20>)
 800bb1e:	781b      	ldrb	r3, [r3, #0]
 800bb20:	2b01      	cmp	r3, #1
 800bb22:	d107      	bne.n	800bb34 <signal_handler_process+0x1c>
	{
		signals_analyse();
 800bb24:	f000 f80c 	bl	800bb40 <signals_analyse>
		display_ready = 1;
 800bb28:	4b04      	ldr	r3, [pc, #16]	; (800bb3c <signal_handler_process+0x24>)
 800bb2a:	2201      	movs	r2, #1
 800bb2c:	701a      	strb	r2, [r3, #0]
		is_ready = 0;
 800bb2e:	4b02      	ldr	r3, [pc, #8]	; (800bb38 <signal_handler_process+0x20>)
 800bb30:	2200      	movs	r2, #0
 800bb32:	701a      	strb	r2, [r3, #0]
	}
}
 800bb34:	bf00      	nop
 800bb36:	bd80      	pop	{r7, pc}
 800bb38:	20001fdd 	.word	0x20001fdd
 800bb3c:	200002ee 	.word	0x200002ee

0800bb40 <signals_analyse>:

void signals_analyse()
{
 800bb40:	b580      	push	{r7, lr}
 800bb42:	b082      	sub	sp, #8
 800bb44:	af00      	add	r7, sp, #0
	if(ref_sampled == 0)
 800bb46:	4b21      	ldr	r3, [pc, #132]	; (800bbcc <signals_analyse+0x8c>)
 800bb48:	781b      	ldrb	r3, [r3, #0]
 800bb4a:	2b00      	cmp	r3, #0
 800bb4c:	d11f      	bne.n	800bb8e <signals_analyse+0x4e>
	{
		//memset(ref_signal, sampling_buff, SAMPLES_NBR);
		for(int i = 0 ; i < SAMPLES_NBR ; i++)
 800bb4e:	2300      	movs	r3, #0
 800bb50:	607b      	str	r3, [r7, #4]
 800bb52:	e00c      	b.n	800bb6e <signals_analyse+0x2e>
		{
			ref_signal[i] = sampling_buff[i];
 800bb54:	4a1e      	ldr	r2, [pc, #120]	; (800bbd0 <signals_analyse+0x90>)
 800bb56:	687b      	ldr	r3, [r7, #4]
 800bb58:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800bb5c:	b2d9      	uxtb	r1, r3
 800bb5e:	4a1d      	ldr	r2, [pc, #116]	; (800bbd4 <signals_analyse+0x94>)
 800bb60:	687b      	ldr	r3, [r7, #4]
 800bb62:	4413      	add	r3, r2
 800bb64:	460a      	mov	r2, r1
 800bb66:	701a      	strb	r2, [r3, #0]
		for(int i = 0 ; i < SAMPLES_NBR ; i++)
 800bb68:	687b      	ldr	r3, [r7, #4]
 800bb6a:	3301      	adds	r3, #1
 800bb6c:	607b      	str	r3, [r7, #4]
 800bb6e:	687b      	ldr	r3, [r7, #4]
 800bb70:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800bb74:	dbee      	blt.n	800bb54 <signals_analyse+0x14>
		}
		crosscorrelation(ref_signal, ref_signal);
 800bb76:	4917      	ldr	r1, [pc, #92]	; (800bbd4 <signals_analyse+0x94>)
 800bb78:	4816      	ldr	r0, [pc, #88]	; (800bbd4 <signals_analyse+0x94>)
 800bb7a:	f000 f86f 	bl	800bc5c <crosscorrelation>
		ref_threshold = corr_max;
 800bb7e:	4b16      	ldr	r3, [pc, #88]	; (800bbd8 <signals_analyse+0x98>)
 800bb80:	781a      	ldrb	r2, [r3, #0]
 800bb82:	4b16      	ldr	r3, [pc, #88]	; (800bbdc <signals_analyse+0x9c>)
 800bb84:	701a      	strb	r2, [r3, #0]
		ref_sampled = 1;
 800bb86:	4b11      	ldr	r3, [pc, #68]	; (800bbcc <signals_analyse+0x8c>)
 800bb88:	2201      	movs	r2, #1
 800bb8a:	701a      	strb	r2, [r3, #0]
		search_signal();

	}


}
 800bb8c:	e019      	b.n	800bbc2 <signals_analyse+0x82>
		for(int i = 0 ; i < SAMPLES_NBR ; i++)
 800bb8e:	2300      	movs	r3, #0
 800bb90:	603b      	str	r3, [r7, #0]
 800bb92:	e00c      	b.n	800bbae <signals_analyse+0x6e>
			raw_signal[i] = sampling_buff[i];//sampling_buff[i];
 800bb94:	4a0e      	ldr	r2, [pc, #56]	; (800bbd0 <signals_analyse+0x90>)
 800bb96:	683b      	ldr	r3, [r7, #0]
 800bb98:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800bb9c:	b2d9      	uxtb	r1, r3
 800bb9e:	4a10      	ldr	r2, [pc, #64]	; (800bbe0 <signals_analyse+0xa0>)
 800bba0:	683b      	ldr	r3, [r7, #0]
 800bba2:	4413      	add	r3, r2
 800bba4:	460a      	mov	r2, r1
 800bba6:	701a      	strb	r2, [r3, #0]
		for(int i = 0 ; i < SAMPLES_NBR ; i++)
 800bba8:	683b      	ldr	r3, [r7, #0]
 800bbaa:	3301      	adds	r3, #1
 800bbac:	603b      	str	r3, [r7, #0]
 800bbae:	683b      	ldr	r3, [r7, #0]
 800bbb0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800bbb4:	dbee      	blt.n	800bb94 <signals_analyse+0x54>
		crosscorrelation(ref_signal, raw_signal);
 800bbb6:	490a      	ldr	r1, [pc, #40]	; (800bbe0 <signals_analyse+0xa0>)
 800bbb8:	4806      	ldr	r0, [pc, #24]	; (800bbd4 <signals_analyse+0x94>)
 800bbba:	f000 f84f 	bl	800bc5c <crosscorrelation>
		search_signal();
 800bbbe:	f000 f813 	bl	800bbe8 <search_signal>
}
 800bbc2:	bf00      	nop
 800bbc4:	3708      	adds	r7, #8
 800bbc6:	46bd      	mov	sp, r7
 800bbc8:	bd80      	pop	{r7, pc}
 800bbca:	bf00      	nop
 800bbcc:	200007d9 	.word	0x200007d9
 800bbd0:	20000fdc 	.word	0x20000fdc
 800bbd4:	20001fe0 	.word	0x20001fe0
 800bbd8:	200007d8 	.word	0x200007d8
 800bbdc:	200000a8 	.word	0x200000a8
 800bbe0:	200023e0 	.word	0x200023e0
 800bbe4:	00000000 	.word	0x00000000

0800bbe8 <search_signal>:

void search_signal()
{
 800bbe8:	b590      	push	{r4, r7, lr}
 800bbea:	b083      	sub	sp, #12
 800bbec:	af00      	add	r7, sp, #0
	uint16_t th = (THRESHOLD_RATIO * ref_threshold);
 800bbee:	4b18      	ldr	r3, [pc, #96]	; (800bc50 <search_signal+0x68>)
 800bbf0:	781b      	ldrb	r3, [r3, #0]
 800bbf2:	4618      	mov	r0, r3
 800bbf4:	f7f4 fc5a 	bl	80004ac <__aeabi_i2d>
 800bbf8:	a313      	add	r3, pc, #76	; (adr r3, 800bc48 <search_signal+0x60>)
 800bbfa:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bbfe:	f7f4 fcbf 	bl	8000580 <__aeabi_dmul>
 800bc02:	4603      	mov	r3, r0
 800bc04:	460c      	mov	r4, r1
 800bc06:	4618      	mov	r0, r3
 800bc08:	4621      	mov	r1, r4
 800bc0a:	f7f4 fecb 	bl	80009a4 <__aeabi_d2uiz>
 800bc0e:	4603      	mov	r3, r0
 800bc10:	80fb      	strh	r3, [r7, #6]
	if(signal_detected == 0)
 800bc12:	4b10      	ldr	r3, [pc, #64]	; (800bc54 <search_signal+0x6c>)
 800bc14:	781b      	ldrb	r3, [r3, #0]
 800bc16:	2b00      	cmp	r3, #0
 800bc18:	d109      	bne.n	800bc2e <search_signal+0x46>
	{
		if(corr_max >= th)
 800bc1a:	4b0f      	ldr	r3, [pc, #60]	; (800bc58 <search_signal+0x70>)
 800bc1c:	781b      	ldrb	r3, [r3, #0]
 800bc1e:	b29b      	uxth	r3, r3
 800bc20:	88fa      	ldrh	r2, [r7, #6]
 800bc22:	429a      	cmp	r2, r3
 800bc24:	d80c      	bhi.n	800bc40 <search_signal+0x58>
		{
			signal_detected = 1;
 800bc26:	4b0b      	ldr	r3, [pc, #44]	; (800bc54 <search_signal+0x6c>)
 800bc28:	2201      	movs	r2, #1
 800bc2a:	701a      	strb	r2, [r3, #0]
		if(corr_max < th)
		{
			signal_detected = 0;
		}
	}
}
 800bc2c:	e008      	b.n	800bc40 <search_signal+0x58>
		if(corr_max < th)
 800bc2e:	4b0a      	ldr	r3, [pc, #40]	; (800bc58 <search_signal+0x70>)
 800bc30:	781b      	ldrb	r3, [r3, #0]
 800bc32:	b29b      	uxth	r3, r3
 800bc34:	88fa      	ldrh	r2, [r7, #6]
 800bc36:	429a      	cmp	r2, r3
 800bc38:	d902      	bls.n	800bc40 <search_signal+0x58>
			signal_detected = 0;
 800bc3a:	4b06      	ldr	r3, [pc, #24]	; (800bc54 <search_signal+0x6c>)
 800bc3c:	2200      	movs	r2, #0
 800bc3e:	701a      	strb	r2, [r3, #0]
}
 800bc40:	bf00      	nop
 800bc42:	370c      	adds	r7, #12
 800bc44:	46bd      	mov	sp, r7
 800bc46:	bd90      	pop	{r4, r7, pc}
 800bc48:	66666666 	.word	0x66666666
 800bc4c:	3fee6666 	.word	0x3fee6666
 800bc50:	200000a8 	.word	0x200000a8
 800bc54:	200002ed 	.word	0x200002ed
 800bc58:	200007d8 	.word	0x200007d8

0800bc5c <crosscorrelation>:



void crosscorrelation(uint8_t* target, uint8_t* input_signal)
{
 800bc5c:	b4b0      	push	{r4, r5, r7}
 800bc5e:	b095      	sub	sp, #84	; 0x54
 800bc60:	af00      	add	r7, sp, #0
 800bc62:	60f8      	str	r0, [r7, #12]
 800bc64:	60b9      	str	r1, [r7, #8]
 800bc66:	466b      	mov	r3, sp
 800bc68:	461d      	mov	r5, r3

	uint32_t i,j,k;
	int p = SAMPLES_NBR + SAMPLES_NBR -1;
 800bc6a:	f240 73ff 	movw	r3, #2047	; 0x7ff
 800bc6e:	63bb      	str	r3, [r7, #56]	; 0x38


	float x_signal[p];
 800bc70:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800bc72:	1e43      	subs	r3, r0, #1
 800bc74:	637b      	str	r3, [r7, #52]	; 0x34
 800bc76:	4603      	mov	r3, r0
 800bc78:	4619      	mov	r1, r3
 800bc7a:	f04f 0200 	mov.w	r2, #0
 800bc7e:	f04f 0300 	mov.w	r3, #0
 800bc82:	f04f 0400 	mov.w	r4, #0
 800bc86:	0154      	lsls	r4, r2, #5
 800bc88:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 800bc8c:	014b      	lsls	r3, r1, #5
 800bc8e:	4603      	mov	r3, r0
 800bc90:	4619      	mov	r1, r3
 800bc92:	f04f 0200 	mov.w	r2, #0
 800bc96:	f04f 0300 	mov.w	r3, #0
 800bc9a:	f04f 0400 	mov.w	r4, #0
 800bc9e:	0154      	lsls	r4, r2, #5
 800bca0:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 800bca4:	014b      	lsls	r3, r1, #5
 800bca6:	4603      	mov	r3, r0
 800bca8:	009b      	lsls	r3, r3, #2
 800bcaa:	3303      	adds	r3, #3
 800bcac:	3307      	adds	r3, #7
 800bcae:	08db      	lsrs	r3, r3, #3
 800bcb0:	00db      	lsls	r3, r3, #3
 800bcb2:	ebad 0d03 	sub.w	sp, sp, r3
 800bcb6:	466b      	mov	r3, sp
 800bcb8:	3303      	adds	r3, #3
 800bcba:	089b      	lsrs	r3, r3, #2
 800bcbc:	009b      	lsls	r3, r3, #2
 800bcbe:	633b      	str	r3, [r7, #48]	; 0x30
	float target_signal[p];
 800bcc0:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800bcc2:	1e43      	subs	r3, r0, #1
 800bcc4:	62fb      	str	r3, [r7, #44]	; 0x2c
 800bcc6:	4603      	mov	r3, r0
 800bcc8:	4619      	mov	r1, r3
 800bcca:	f04f 0200 	mov.w	r2, #0
 800bcce:	f04f 0300 	mov.w	r3, #0
 800bcd2:	f04f 0400 	mov.w	r4, #0
 800bcd6:	0154      	lsls	r4, r2, #5
 800bcd8:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 800bcdc:	014b      	lsls	r3, r1, #5
 800bcde:	4603      	mov	r3, r0
 800bce0:	4619      	mov	r1, r3
 800bce2:	f04f 0200 	mov.w	r2, #0
 800bce6:	f04f 0300 	mov.w	r3, #0
 800bcea:	f04f 0400 	mov.w	r4, #0
 800bcee:	0154      	lsls	r4, r2, #5
 800bcf0:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 800bcf4:	014b      	lsls	r3, r1, #5
 800bcf6:	4603      	mov	r3, r0
 800bcf8:	009b      	lsls	r3, r3, #2
 800bcfa:	3303      	adds	r3, #3
 800bcfc:	3307      	adds	r3, #7
 800bcfe:	08db      	lsrs	r3, r3, #3
 800bd00:	00db      	lsls	r3, r3, #3
 800bd02:	ebad 0d03 	sub.w	sp, sp, r3
 800bd06:	466b      	mov	r3, sp
 800bd08:	3303      	adds	r3, #3
 800bd0a:	089b      	lsrs	r3, r3, #2
 800bd0c:	009b      	lsls	r3, r3, #2
 800bd0e:	62bb      	str	r3, [r7, #40]	; 0x28
	uint32_t x_norm = 0;
 800bd10:	2300      	movs	r3, #0
 800bd12:	647b      	str	r3, [r7, #68]	; 0x44
	uint32_t target_norm = 0;
 800bd14:	2300      	movs	r3, #0
 800bd16:	64bb      	str	r3, [r7, #72]	; 0x48

	float correlation[p];
 800bd18:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800bd1a:	1e43      	subs	r3, r0, #1
 800bd1c:	627b      	str	r3, [r7, #36]	; 0x24
 800bd1e:	4603      	mov	r3, r0
 800bd20:	4619      	mov	r1, r3
 800bd22:	f04f 0200 	mov.w	r2, #0
 800bd26:	f04f 0300 	mov.w	r3, #0
 800bd2a:	f04f 0400 	mov.w	r4, #0
 800bd2e:	0154      	lsls	r4, r2, #5
 800bd30:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 800bd34:	014b      	lsls	r3, r1, #5
 800bd36:	4603      	mov	r3, r0
 800bd38:	4619      	mov	r1, r3
 800bd3a:	f04f 0200 	mov.w	r2, #0
 800bd3e:	f04f 0300 	mov.w	r3, #0
 800bd42:	f04f 0400 	mov.w	r4, #0
 800bd46:	0154      	lsls	r4, r2, #5
 800bd48:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 800bd4c:	014b      	lsls	r3, r1, #5
 800bd4e:	4603      	mov	r3, r0
 800bd50:	009b      	lsls	r3, r3, #2
 800bd52:	3303      	adds	r3, #3
 800bd54:	3307      	adds	r3, #7
 800bd56:	08db      	lsrs	r3, r3, #3
 800bd58:	00db      	lsls	r3, r3, #3
 800bd5a:	ebad 0d03 	sub.w	sp, sp, r3
 800bd5e:	466b      	mov	r3, sp
 800bd60:	3303      	adds	r3, #3
 800bd62:	089b      	lsrs	r3, r3, #2
 800bd64:	009b      	lsls	r3, r3, #2
 800bd66:	623b      	str	r3, [r7, #32]
	uint32_t shift = 0;
 800bd68:	2300      	movs	r3, #0
 800bd6a:	64fb      	str	r3, [r7, #76]	; 0x4c
	uint32_t a = 0;
 800bd6c:	2300      	movs	r3, #0
 800bd6e:	61fb      	str	r3, [r7, #28]

	uint32_t norm = 0;
 800bd70:	2300      	movs	r3, #0
 800bd72:	61bb      	str	r3, [r7, #24]

	uint16_t min_w = 0;
 800bd74:	2300      	movs	r3, #0
 800bd76:	82fb      	strh	r3, [r7, #22]
	uint16_t max_w = 0;
 800bd78:	2300      	movs	r3, #0
 800bd7a:	82bb      	strh	r3, [r7, #20]
	sample_corr_max = (uint16_t)( (p/2));*/


	/* Reverse Signal Array to perform correlation x(n-l) */
	/* and remove offset for each signals */
	for(j=0 ; j < p; j++)
 800bd7c:	2300      	movs	r3, #0
 800bd7e:	643b      	str	r3, [r7, #64]	; 0x40
 800bd80:	e06f      	b.n	800be62 <crosscorrelation+0x206>
	{

		/* Supress Offsets */
		if(j < SAMPLES_NBR)
 800bd82:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800bd84:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800bd88:	d25a      	bcs.n	800be40 <crosscorrelation+0x1e4>
		{
			/* Suppress X Signal Offset */

			x_signal[j] = (float)(( input_signal[j] - 0x7F))/0x7F;
 800bd8a:	68ba      	ldr	r2, [r7, #8]
 800bd8c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800bd8e:	4413      	add	r3, r2
 800bd90:	781b      	ldrb	r3, [r3, #0]
 800bd92:	3b7f      	subs	r3, #127	; 0x7f
 800bd94:	ee07 3a90 	vmov	s15, r3
 800bd98:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800bd9c:	eddf 6a8c 	vldr	s13, [pc, #560]	; 800bfd0 <crosscorrelation+0x374>
 800bda0:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800bda4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800bda6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800bda8:	009b      	lsls	r3, r3, #2
 800bdaa:	4413      	add	r3, r2
 800bdac:	edc3 7a00 	vstr	s15, [r3]
			x_norm += x_signal[j] * x_signal[j];
 800bdb0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800bdb2:	ee07 3a90 	vmov	s15, r3
 800bdb6:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800bdba:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800bdbc:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800bdbe:	009b      	lsls	r3, r3, #2
 800bdc0:	4413      	add	r3, r2
 800bdc2:	edd3 6a00 	vldr	s13, [r3]
 800bdc6:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800bdc8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800bdca:	009b      	lsls	r3, r3, #2
 800bdcc:	4413      	add	r3, r2
 800bdce:	edd3 7a00 	vldr	s15, [r3]
 800bdd2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800bdd6:	ee77 7a27 	vadd.f32	s15, s14, s15
 800bdda:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800bdde:	ee17 3a90 	vmov	r3, s15
 800bde2:	647b      	str	r3, [r7, #68]	; 0x44

			/* Suppress Ref Signal Offset */
			target_signal[j] = (float)((target[j] - 0x7F))/0x7F;
 800bde4:	68fa      	ldr	r2, [r7, #12]
 800bde6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800bde8:	4413      	add	r3, r2
 800bdea:	781b      	ldrb	r3, [r3, #0]
 800bdec:	3b7f      	subs	r3, #127	; 0x7f
 800bdee:	ee07 3a90 	vmov	s15, r3
 800bdf2:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800bdf6:	eddf 6a76 	vldr	s13, [pc, #472]	; 800bfd0 <crosscorrelation+0x374>
 800bdfa:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800bdfe:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800be00:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800be02:	009b      	lsls	r3, r3, #2
 800be04:	4413      	add	r3, r2
 800be06:	edc3 7a00 	vstr	s15, [r3]
			target_norm += target_signal[j] * target_signal[j];
 800be0a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800be0c:	ee07 3a90 	vmov	s15, r3
 800be10:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800be14:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800be16:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800be18:	009b      	lsls	r3, r3, #2
 800be1a:	4413      	add	r3, r2
 800be1c:	edd3 6a00 	vldr	s13, [r3]
 800be20:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800be22:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800be24:	009b      	lsls	r3, r3, #2
 800be26:	4413      	add	r3, r2
 800be28:	edd3 7a00 	vldr	s15, [r3]
 800be2c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800be30:	ee77 7a27 	vadd.f32	s15, s14, s15
 800be34:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800be38:	ee17 3a90 	vmov	r3, s15
 800be3c:	64bb      	str	r3, [r7, #72]	; 0x48
 800be3e:	e00d      	b.n	800be5c <crosscorrelation+0x200>
		}
		else
		{
			x_signal[j] = 0;
 800be40:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800be42:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800be44:	009b      	lsls	r3, r3, #2
 800be46:	4413      	add	r3, r2
 800be48:	f04f 0200 	mov.w	r2, #0
 800be4c:	601a      	str	r2, [r3, #0]
			target_signal[j] = 0;
 800be4e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800be50:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800be52:	009b      	lsls	r3, r3, #2
 800be54:	4413      	add	r3, r2
 800be56:	f04f 0200 	mov.w	r2, #0
 800be5a:	601a      	str	r2, [r3, #0]
	for(j=0 ; j < p; j++)
 800be5c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800be5e:	3301      	adds	r3, #1
 800be60:	643b      	str	r3, [r7, #64]	; 0x40
 800be62:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800be64:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800be66:	429a      	cmp	r2, r3
 800be68:	d38b      	bcc.n	800bd82 <crosscorrelation+0x126>
		}
	}

	correlation[0]=0;
 800be6a:	6a3b      	ldr	r3, [r7, #32]
 800be6c:	f04f 0200 	mov.w	r2, #0
 800be70:	601a      	str	r2, [r3, #0]


	/* Perform all correlation(n) calculs */
	corr_max = corr_func[0];
 800be72:	4b58      	ldr	r3, [pc, #352]	; (800bfd4 <crosscorrelation+0x378>)
 800be74:	781a      	ldrb	r2, [r3, #0]
 800be76:	4b58      	ldr	r3, [pc, #352]	; (800bfd8 <crosscorrelation+0x37c>)
 800be78:	701a      	strb	r2, [r3, #0]

	for(i = 0 ; i < p ; i++)
 800be7a:	2300      	movs	r3, #0
 800be7c:	63fb      	str	r3, [r7, #60]	; 0x3c
 800be7e:	e06b      	b.n	800bf58 <crosscorrelation+0x2fc>
	{
		correlation[i] = 0;
 800be80:	6a3a      	ldr	r2, [r7, #32]
 800be82:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800be84:	009b      	lsls	r3, r3, #2
 800be86:	4413      	add	r3, r2
 800be88:	f04f 0200 	mov.w	r2, #0
 800be8c:	601a      	str	r2, [r3, #0]
		/* Compute correlation(n) */
		for(j = 0 ; j < p ; j++)
 800be8e:	2300      	movs	r3, #0
 800be90:	643b      	str	r3, [r7, #64]	; 0x40
 800be92:	e034      	b.n	800befe <crosscorrelation+0x2a2>
		{
			a = p - ((shift + j) % p);
 800be94:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800be96:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800be98:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800be9a:	4413      	add	r3, r2
 800be9c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800be9e:	fbb3 f0f2 	udiv	r0, r3, r2
 800bea2:	fb02 f200 	mul.w	r2, r2, r0
 800bea6:	1a9b      	subs	r3, r3, r2
 800bea8:	1acb      	subs	r3, r1, r3
 800beaa:	61fb      	str	r3, [r7, #28]
			correlation[i] += x_signal[j] * target_signal[p - ((shift + j) % p)];
 800beac:	6a3a      	ldr	r2, [r7, #32]
 800beae:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800beb0:	009b      	lsls	r3, r3, #2
 800beb2:	4413      	add	r3, r2
 800beb4:	ed93 7a00 	vldr	s14, [r3]
 800beb8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800beba:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800bebc:	009b      	lsls	r3, r3, #2
 800bebe:	4413      	add	r3, r2
 800bec0:	edd3 6a00 	vldr	s13, [r3]
 800bec4:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800bec6:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800bec8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800beca:	4413      	add	r3, r2
 800becc:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800bece:	fbb3 f0f2 	udiv	r0, r3, r2
 800bed2:	fb02 f200 	mul.w	r2, r2, r0
 800bed6:	1a9b      	subs	r3, r3, r2
 800bed8:	1acb      	subs	r3, r1, r3
 800beda:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800bedc:	009b      	lsls	r3, r3, #2
 800bede:	4413      	add	r3, r2
 800bee0:	edd3 7a00 	vldr	s15, [r3]
 800bee4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800bee8:	ee77 7a27 	vadd.f32	s15, s14, s15
 800beec:	6a3a      	ldr	r2, [r7, #32]
 800beee:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800bef0:	009b      	lsls	r3, r3, #2
 800bef2:	4413      	add	r3, r2
 800bef4:	edc3 7a00 	vstr	s15, [r3]
		for(j = 0 ; j < p ; j++)
 800bef8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800befa:	3301      	adds	r3, #1
 800befc:	643b      	str	r3, [r7, #64]	; 0x40
 800befe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bf00:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800bf02:	429a      	cmp	r2, r3
 800bf04:	d3c6      	bcc.n	800be94 <crosscorrelation+0x238>
		}

		if(correlation[i] > corr_max)
 800bf06:	6a3a      	ldr	r2, [r7, #32]
 800bf08:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800bf0a:	009b      	lsls	r3, r3, #2
 800bf0c:	4413      	add	r3, r2
 800bf0e:	ed93 7a00 	vldr	s14, [r3]
 800bf12:	4b31      	ldr	r3, [pc, #196]	; (800bfd8 <crosscorrelation+0x37c>)
 800bf14:	781b      	ldrb	r3, [r3, #0]
 800bf16:	ee07 3a90 	vmov	s15, r3
 800bf1a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800bf1e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800bf22:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800bf26:	dd11      	ble.n	800bf4c <crosscorrelation+0x2f0>
		{
			corr_max = correlation[i];
 800bf28:	6a3a      	ldr	r2, [r7, #32]
 800bf2a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800bf2c:	009b      	lsls	r3, r3, #2
 800bf2e:	4413      	add	r3, r2
 800bf30:	edd3 7a00 	vldr	s15, [r3]
 800bf34:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800bf38:	edc7 7a01 	vstr	s15, [r7, #4]
 800bf3c:	793b      	ldrb	r3, [r7, #4]
 800bf3e:	b2da      	uxtb	r2, r3
 800bf40:	4b25      	ldr	r3, [pc, #148]	; (800bfd8 <crosscorrelation+0x37c>)
 800bf42:	701a      	strb	r2, [r3, #0]
			sample_corr_max = i;
 800bf44:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800bf46:	b29a      	uxth	r2, r3
 800bf48:	4b24      	ldr	r3, [pc, #144]	; (800bfdc <crosscorrelation+0x380>)
 800bf4a:	801a      	strh	r2, [r3, #0]
		}
		shift++;
 800bf4c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800bf4e:	3301      	adds	r3, #1
 800bf50:	64fb      	str	r3, [r7, #76]	; 0x4c
	for(i = 0 ; i < p ; i++)
 800bf52:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800bf54:	3301      	adds	r3, #1
 800bf56:	63fb      	str	r3, [r7, #60]	; 0x3c
 800bf58:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bf5a:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800bf5c:	429a      	cmp	r2, r3
 800bf5e:	d38f      	bcc.n	800be80 <crosscorrelation+0x224>

	}

	for(i = 0 ; i < p ; i++)
 800bf60:	2300      	movs	r3, #0
 800bf62:	63fb      	str	r3, [r7, #60]	; 0x3c
 800bf64:	e02a      	b.n	800bfbc <crosscorrelation+0x360>
	{
		corr_func[i] =  (uint8_t)(0xFF * ( (float)(abs(correlation[i])) / ref_threshold));
 800bf66:	6a3a      	ldr	r2, [r7, #32]
 800bf68:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800bf6a:	009b      	lsls	r3, r3, #2
 800bf6c:	4413      	add	r3, r2
 800bf6e:	edd3 7a00 	vldr	s15, [r3]
 800bf72:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800bf76:	ee17 3a90 	vmov	r3, s15
 800bf7a:	2b00      	cmp	r3, #0
 800bf7c:	bfb8      	it	lt
 800bf7e:	425b      	neglt	r3, r3
 800bf80:	ee07 3a90 	vmov	s15, r3
 800bf84:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 800bf88:	4b15      	ldr	r3, [pc, #84]	; (800bfe0 <crosscorrelation+0x384>)
 800bf8a:	781b      	ldrb	r3, [r3, #0]
 800bf8c:	ee07 3a90 	vmov	s15, r3
 800bf90:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800bf94:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800bf98:	ed9f 7a12 	vldr	s14, [pc, #72]	; 800bfe4 <crosscorrelation+0x388>
 800bf9c:	ee67 7a87 	vmul.f32	s15, s15, s14
 800bfa0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800bfa4:	edc7 7a01 	vstr	s15, [r7, #4]
 800bfa8:	793b      	ldrb	r3, [r7, #4]
 800bfaa:	b2d9      	uxtb	r1, r3
 800bfac:	4a09      	ldr	r2, [pc, #36]	; (800bfd4 <crosscorrelation+0x378>)
 800bfae:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800bfb0:	4413      	add	r3, r2
 800bfb2:	460a      	mov	r2, r1
 800bfb4:	701a      	strb	r2, [r3, #0]
	for(i = 0 ; i < p ; i++)
 800bfb6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800bfb8:	3301      	adds	r3, #1
 800bfba:	63fb      	str	r3, [r7, #60]	; 0x3c
 800bfbc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bfbe:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800bfc0:	429a      	cmp	r2, r3
 800bfc2:	d3d0      	bcc.n	800bf66 <crosscorrelation+0x30a>
 800bfc4:	46ad      	mov	sp, r5
	}


}
 800bfc6:	bf00      	nop
 800bfc8:	3754      	adds	r7, #84	; 0x54
 800bfca:	46bd      	mov	sp, r7
 800bfcc:	bcb0      	pop	{r4, r5, r7}
 800bfce:	4770      	bx	lr
 800bfd0:	42fe0000 	.word	0x42fe0000
 800bfd4:	200007dc 	.word	0x200007dc
 800bfd8:	200007d8 	.word	0x200007d8
 800bfdc:	200007da 	.word	0x200007da
 800bfe0:	200000a8 	.word	0x200000a8
 800bfe4:	437f0000 	.word	0x437f0000

0800bfe8 <can_display>:

uint8_t can_display()
{
 800bfe8:	b480      	push	{r7}
 800bfea:	af00      	add	r7, sp, #0
	return display_ready;
 800bfec:	4b03      	ldr	r3, [pc, #12]	; (800bffc <can_display+0x14>)
 800bfee:	781b      	ldrb	r3, [r3, #0]
}
 800bff0:	4618      	mov	r0, r3
 800bff2:	46bd      	mov	sp, r7
 800bff4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bff8:	4770      	bx	lr
 800bffa:	bf00      	nop
 800bffc:	200002ee 	.word	0x200002ee

0800c000 <disable_signal_display>:

void disable_signal_display()
{
 800c000:	b480      	push	{r7}
 800c002:	af00      	add	r7, sp, #0
	display_ready = 0;
 800c004:	4b03      	ldr	r3, [pc, #12]	; (800c014 <disable_signal_display+0x14>)
 800c006:	2200      	movs	r2, #0
 800c008:	701a      	strb	r2, [r3, #0]
}
 800c00a:	bf00      	nop
 800c00c:	46bd      	mov	sp, r7
 800c00e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c012:	4770      	bx	lr
 800c014:	200002ee 	.word	0x200002ee

0800c018 <get_threshold>:

uint8_t get_threshold()
{
 800c018:	b598      	push	{r3, r4, r7, lr}
 800c01a:	af00      	add	r7, sp, #0
	return THRESHOLD_RATIO * ref_threshold;
 800c01c:	4b0c      	ldr	r3, [pc, #48]	; (800c050 <get_threshold+0x38>)
 800c01e:	781b      	ldrb	r3, [r3, #0]
 800c020:	4618      	mov	r0, r3
 800c022:	f7f4 fa43 	bl	80004ac <__aeabi_i2d>
 800c026:	a308      	add	r3, pc, #32	; (adr r3, 800c048 <get_threshold+0x30>)
 800c028:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c02c:	f7f4 faa8 	bl	8000580 <__aeabi_dmul>
 800c030:	4603      	mov	r3, r0
 800c032:	460c      	mov	r4, r1
 800c034:	4618      	mov	r0, r3
 800c036:	4621      	mov	r1, r4
 800c038:	f7f4 fcb4 	bl	80009a4 <__aeabi_d2uiz>
 800c03c:	4603      	mov	r3, r0
 800c03e:	b2db      	uxtb	r3, r3
}
 800c040:	4618      	mov	r0, r3
 800c042:	bd98      	pop	{r3, r4, r7, pc}
 800c044:	f3af 8000 	nop.w
 800c048:	66666666 	.word	0x66666666
 800c04c:	3fee6666 	.word	0x3fee6666
 800c050:	200000a8 	.word	0x200000a8

0800c054 <is_signal_here>:

uint8_t is_signal_here()
{
 800c054:	b480      	push	{r7}
 800c056:	af00      	add	r7, sp, #0
	return signal_detected;
 800c058:	4b03      	ldr	r3, [pc, #12]	; (800c068 <is_signal_here+0x14>)
 800c05a:	781b      	ldrb	r3, [r3, #0]
}
 800c05c:	4618      	mov	r0, r3
 800c05e:	46bd      	mov	sp, r7
 800c060:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c064:	4770      	bx	lr
 800c066:	bf00      	nop
 800c068:	200002ed 	.word	0x200002ed

0800c06c <get_signal_data>:

uint8_t* get_signal_data(SIGNAL_ID id)
{
 800c06c:	b480      	push	{r7}
 800c06e:	b085      	sub	sp, #20
 800c070:	af00      	add	r7, sp, #0
 800c072:	4603      	mov	r3, r0
 800c074:	71fb      	strb	r3, [r7, #7]
	uint8_t* ret = 0;
 800c076:	2300      	movs	r3, #0
 800c078:	60fb      	str	r3, [r7, #12]

	switch(id)
 800c07a:	79fb      	ldrb	r3, [r7, #7]
 800c07c:	2b00      	cmp	r3, #0
 800c07e:	d002      	beq.n	800c086 <get_signal_data+0x1a>
 800c080:	2b01      	cmp	r3, #1
 800c082:	d003      	beq.n	800c08c <get_signal_data+0x20>
 800c084:	e005      	b.n	800c092 <get_signal_data+0x26>
	{
	case INPUT:
		ret = raw_signal;
 800c086:	4b0a      	ldr	r3, [pc, #40]	; (800c0b0 <get_signal_data+0x44>)
 800c088:	60fb      	str	r3, [r7, #12]
		break;
 800c08a:	e009      	b.n	800c0a0 <get_signal_data+0x34>
	case REF:
		ret = ref_signal;
 800c08c:	4b09      	ldr	r3, [pc, #36]	; (800c0b4 <get_signal_data+0x48>)
 800c08e:	60fb      	str	r3, [r7, #12]
		break;
 800c090:	e006      	b.n	800c0a0 <get_signal_data+0x34>
	default:
		ret = (corr_func + sample_corr_max - 200);
 800c092:	4b09      	ldr	r3, [pc, #36]	; (800c0b8 <get_signal_data+0x4c>)
 800c094:	881b      	ldrh	r3, [r3, #0]
 800c096:	3bc8      	subs	r3, #200	; 0xc8
 800c098:	4a08      	ldr	r2, [pc, #32]	; (800c0bc <get_signal_data+0x50>)
 800c09a:	4413      	add	r3, r2
 800c09c:	60fb      	str	r3, [r7, #12]
		//ret = (corr_func + (sample_corr_max - 200));
		break;
 800c09e:	bf00      	nop
	}

	return ret;
 800c0a0:	68fb      	ldr	r3, [r7, #12]
}
 800c0a2:	4618      	mov	r0, r3
 800c0a4:	3714      	adds	r7, #20
 800c0a6:	46bd      	mov	sp, r7
 800c0a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c0ac:	4770      	bx	lr
 800c0ae:	bf00      	nop
 800c0b0:	200023e0 	.word	0x200023e0
 800c0b4:	20001fe0 	.word	0x20001fe0
 800c0b8:	200007da 	.word	0x200007da
 800c0bc:	200007dc 	.word	0x200007dc

0800c0c0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800c0c0:	b480      	push	{r7}
 800c0c2:	b083      	sub	sp, #12
 800c0c4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 800c0c6:	4b0f      	ldr	r3, [pc, #60]	; (800c104 <HAL_MspInit+0x44>)
 800c0c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c0ca:	4a0e      	ldr	r2, [pc, #56]	; (800c104 <HAL_MspInit+0x44>)
 800c0cc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800c0d0:	6413      	str	r3, [r2, #64]	; 0x40
 800c0d2:	4b0c      	ldr	r3, [pc, #48]	; (800c104 <HAL_MspInit+0x44>)
 800c0d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c0d6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800c0da:	607b      	str	r3, [r7, #4]
 800c0dc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800c0de:	4b09      	ldr	r3, [pc, #36]	; (800c104 <HAL_MspInit+0x44>)
 800c0e0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800c0e2:	4a08      	ldr	r2, [pc, #32]	; (800c104 <HAL_MspInit+0x44>)
 800c0e4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800c0e8:	6453      	str	r3, [r2, #68]	; 0x44
 800c0ea:	4b06      	ldr	r3, [pc, #24]	; (800c104 <HAL_MspInit+0x44>)
 800c0ec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800c0ee:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800c0f2:	603b      	str	r3, [r7, #0]
 800c0f4:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800c0f6:	bf00      	nop
 800c0f8:	370c      	adds	r7, #12
 800c0fa:	46bd      	mov	sp, r7
 800c0fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c100:	4770      	bx	lr
 800c102:	bf00      	nop
 800c104:	40023800 	.word	0x40023800

0800c108 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 800c108:	b580      	push	{r7, lr}
 800c10a:	b08a      	sub	sp, #40	; 0x28
 800c10c:	af00      	add	r7, sp, #0
 800c10e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800c110:	f107 0314 	add.w	r3, r7, #20
 800c114:	2200      	movs	r2, #0
 800c116:	601a      	str	r2, [r3, #0]
 800c118:	605a      	str	r2, [r3, #4]
 800c11a:	609a      	str	r2, [r3, #8]
 800c11c:	60da      	str	r2, [r3, #12]
 800c11e:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 800c120:	687b      	ldr	r3, [r7, #4]
 800c122:	681b      	ldr	r3, [r3, #0]
 800c124:	4a31      	ldr	r2, [pc, #196]	; (800c1ec <HAL_ADC_MspInit+0xe4>)
 800c126:	4293      	cmp	r3, r2
 800c128:	d15c      	bne.n	800c1e4 <HAL_ADC_MspInit+0xdc>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 800c12a:	4b31      	ldr	r3, [pc, #196]	; (800c1f0 <HAL_ADC_MspInit+0xe8>)
 800c12c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800c12e:	4a30      	ldr	r2, [pc, #192]	; (800c1f0 <HAL_ADC_MspInit+0xe8>)
 800c130:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800c134:	6453      	str	r3, [r2, #68]	; 0x44
 800c136:	4b2e      	ldr	r3, [pc, #184]	; (800c1f0 <HAL_ADC_MspInit+0xe8>)
 800c138:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800c13a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800c13e:	613b      	str	r3, [r7, #16]
 800c140:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800c142:	4b2b      	ldr	r3, [pc, #172]	; (800c1f0 <HAL_ADC_MspInit+0xe8>)
 800c144:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c146:	4a2a      	ldr	r2, [pc, #168]	; (800c1f0 <HAL_ADC_MspInit+0xe8>)
 800c148:	f043 0301 	orr.w	r3, r3, #1
 800c14c:	6313      	str	r3, [r2, #48]	; 0x30
 800c14e:	4b28      	ldr	r3, [pc, #160]	; (800c1f0 <HAL_ADC_MspInit+0xe8>)
 800c150:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c152:	f003 0301 	and.w	r3, r3, #1
 800c156:	60fb      	str	r3, [r7, #12]
 800c158:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration    
    PA0/WKUP     ------> ADC1_IN0 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 800c15a:	2301      	movs	r3, #1
 800c15c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800c15e:	2303      	movs	r3, #3
 800c160:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800c162:	2300      	movs	r3, #0
 800c164:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800c166:	f107 0314 	add.w	r3, r7, #20
 800c16a:	4619      	mov	r1, r3
 800c16c:	4821      	ldr	r0, [pc, #132]	; (800c1f4 <HAL_ADC_MspInit+0xec>)
 800c16e:	f7f8 fe41 	bl	8004df4 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream4;
 800c172:	4b21      	ldr	r3, [pc, #132]	; (800c1f8 <HAL_ADC_MspInit+0xf0>)
 800c174:	4a21      	ldr	r2, [pc, #132]	; (800c1fc <HAL_ADC_MspInit+0xf4>)
 800c176:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 800c178:	4b1f      	ldr	r3, [pc, #124]	; (800c1f8 <HAL_ADC_MspInit+0xf0>)
 800c17a:	2200      	movs	r2, #0
 800c17c:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800c17e:	4b1e      	ldr	r3, [pc, #120]	; (800c1f8 <HAL_ADC_MspInit+0xf0>)
 800c180:	2200      	movs	r2, #0
 800c182:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 800c184:	4b1c      	ldr	r3, [pc, #112]	; (800c1f8 <HAL_ADC_MspInit+0xf0>)
 800c186:	2200      	movs	r2, #0
 800c188:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 800c18a:	4b1b      	ldr	r3, [pc, #108]	; (800c1f8 <HAL_ADC_MspInit+0xf0>)
 800c18c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800c190:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 800c192:	4b19      	ldr	r3, [pc, #100]	; (800c1f8 <HAL_ADC_MspInit+0xf0>)
 800c194:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800c198:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 800c19a:	4b17      	ldr	r3, [pc, #92]	; (800c1f8 <HAL_ADC_MspInit+0xf0>)
 800c19c:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800c1a0:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 800c1a2:	4b15      	ldr	r3, [pc, #84]	; (800c1f8 <HAL_ADC_MspInit+0xf0>)
 800c1a4:	f44f 7280 	mov.w	r2, #256	; 0x100
 800c1a8:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_HIGH;
 800c1aa:	4b13      	ldr	r3, [pc, #76]	; (800c1f8 <HAL_ADC_MspInit+0xf0>)
 800c1ac:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800c1b0:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800c1b2:	4b11      	ldr	r3, [pc, #68]	; (800c1f8 <HAL_ADC_MspInit+0xf0>)
 800c1b4:	2200      	movs	r2, #0
 800c1b6:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 800c1b8:	480f      	ldr	r0, [pc, #60]	; (800c1f8 <HAL_ADC_MspInit+0xf0>)
 800c1ba:	f7f7 feab 	bl	8003f14 <HAL_DMA_Init>
 800c1be:	4603      	mov	r3, r0
 800c1c0:	2b00      	cmp	r3, #0
 800c1c2:	d001      	beq.n	800c1c8 <HAL_ADC_MspInit+0xc0>
    {
      Error_Handler();
 800c1c4:	f7ff fc7c 	bl	800bac0 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 800c1c8:	687b      	ldr	r3, [r7, #4]
 800c1ca:	4a0b      	ldr	r2, [pc, #44]	; (800c1f8 <HAL_ADC_MspInit+0xf0>)
 800c1cc:	639a      	str	r2, [r3, #56]	; 0x38
 800c1ce:	4a0a      	ldr	r2, [pc, #40]	; (800c1f8 <HAL_ADC_MspInit+0xf0>)
 800c1d0:	687b      	ldr	r3, [r7, #4]
 800c1d2:	6393      	str	r3, [r2, #56]	; 0x38

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC_IRQn, 0, 0);
 800c1d4:	2200      	movs	r2, #0
 800c1d6:	2100      	movs	r1, #0
 800c1d8:	2012      	movs	r0, #18
 800c1da:	f7f7 fdf2 	bl	8003dc2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
 800c1de:	2012      	movs	r0, #18
 800c1e0:	f7f7 fe0b 	bl	8003dfa <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 800c1e4:	bf00      	nop
 800c1e6:	3728      	adds	r7, #40	; 0x28
 800c1e8:	46bd      	mov	sp, r7
 800c1ea:	bd80      	pop	{r7, pc}
 800c1ec:	40012000 	.word	0x40012000
 800c1f0:	40023800 	.word	0x40023800
 800c1f4:	40020000 	.word	0x40020000
 800c1f8:	20000658 	.word	0x20000658
 800c1fc:	40026470 	.word	0x40026470

0800c200 <HAL_DCMI_MspInit>:
* This function configures the hardware resources used in this example
* @param hdcmi: DCMI handle pointer
* @retval None
*/
void HAL_DCMI_MspInit(DCMI_HandleTypeDef* hdcmi)
{
 800c200:	b580      	push	{r7, lr}
 800c202:	b08e      	sub	sp, #56	; 0x38
 800c204:	af00      	add	r7, sp, #0
 800c206:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800c208:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800c20c:	2200      	movs	r2, #0
 800c20e:	601a      	str	r2, [r3, #0]
 800c210:	605a      	str	r2, [r3, #4]
 800c212:	609a      	str	r2, [r3, #8]
 800c214:	60da      	str	r2, [r3, #12]
 800c216:	611a      	str	r2, [r3, #16]
  if(hdcmi->Instance==DCMI)
 800c218:	687b      	ldr	r3, [r7, #4]
 800c21a:	681b      	ldr	r3, [r3, #0]
 800c21c:	4a50      	ldr	r2, [pc, #320]	; (800c360 <HAL_DCMI_MspInit+0x160>)
 800c21e:	4293      	cmp	r3, r2
 800c220:	f040 809a 	bne.w	800c358 <HAL_DCMI_MspInit+0x158>
  {
  /* USER CODE BEGIN DCMI_MspInit 0 */

  /* USER CODE END DCMI_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DCMI_CLK_ENABLE();
 800c224:	4b4f      	ldr	r3, [pc, #316]	; (800c364 <HAL_DCMI_MspInit+0x164>)
 800c226:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800c228:	4a4e      	ldr	r2, [pc, #312]	; (800c364 <HAL_DCMI_MspInit+0x164>)
 800c22a:	f043 0301 	orr.w	r3, r3, #1
 800c22e:	6353      	str	r3, [r2, #52]	; 0x34
 800c230:	4b4c      	ldr	r3, [pc, #304]	; (800c364 <HAL_DCMI_MspInit+0x164>)
 800c232:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800c234:	f003 0301 	and.w	r3, r3, #1
 800c238:	623b      	str	r3, [r7, #32]
 800c23a:	6a3b      	ldr	r3, [r7, #32]
  
    __HAL_RCC_GPIOE_CLK_ENABLE();
 800c23c:	4b49      	ldr	r3, [pc, #292]	; (800c364 <HAL_DCMI_MspInit+0x164>)
 800c23e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c240:	4a48      	ldr	r2, [pc, #288]	; (800c364 <HAL_DCMI_MspInit+0x164>)
 800c242:	f043 0310 	orr.w	r3, r3, #16
 800c246:	6313      	str	r3, [r2, #48]	; 0x30
 800c248:	4b46      	ldr	r3, [pc, #280]	; (800c364 <HAL_DCMI_MspInit+0x164>)
 800c24a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c24c:	f003 0310 	and.w	r3, r3, #16
 800c250:	61fb      	str	r3, [r7, #28]
 800c252:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 800c254:	4b43      	ldr	r3, [pc, #268]	; (800c364 <HAL_DCMI_MspInit+0x164>)
 800c256:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c258:	4a42      	ldr	r2, [pc, #264]	; (800c364 <HAL_DCMI_MspInit+0x164>)
 800c25a:	f043 0308 	orr.w	r3, r3, #8
 800c25e:	6313      	str	r3, [r2, #48]	; 0x30
 800c260:	4b40      	ldr	r3, [pc, #256]	; (800c364 <HAL_DCMI_MspInit+0x164>)
 800c262:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c264:	f003 0308 	and.w	r3, r3, #8
 800c268:	61bb      	str	r3, [r7, #24]
 800c26a:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 800c26c:	4b3d      	ldr	r3, [pc, #244]	; (800c364 <HAL_DCMI_MspInit+0x164>)
 800c26e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c270:	4a3c      	ldr	r2, [pc, #240]	; (800c364 <HAL_DCMI_MspInit+0x164>)
 800c272:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800c276:	6313      	str	r3, [r2, #48]	; 0x30
 800c278:	4b3a      	ldr	r3, [pc, #232]	; (800c364 <HAL_DCMI_MspInit+0x164>)
 800c27a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c27c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c280:	617b      	str	r3, [r7, #20]
 800c282:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOH_CLK_ENABLE();
 800c284:	4b37      	ldr	r3, [pc, #220]	; (800c364 <HAL_DCMI_MspInit+0x164>)
 800c286:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c288:	4a36      	ldr	r2, [pc, #216]	; (800c364 <HAL_DCMI_MspInit+0x164>)
 800c28a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800c28e:	6313      	str	r3, [r2, #48]	; 0x30
 800c290:	4b34      	ldr	r3, [pc, #208]	; (800c364 <HAL_DCMI_MspInit+0x164>)
 800c292:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c294:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800c298:	613b      	str	r3, [r7, #16]
 800c29a:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800c29c:	4b31      	ldr	r3, [pc, #196]	; (800c364 <HAL_DCMI_MspInit+0x164>)
 800c29e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c2a0:	4a30      	ldr	r2, [pc, #192]	; (800c364 <HAL_DCMI_MspInit+0x164>)
 800c2a2:	f043 0301 	orr.w	r3, r3, #1
 800c2a6:	6313      	str	r3, [r2, #48]	; 0x30
 800c2a8:	4b2e      	ldr	r3, [pc, #184]	; (800c364 <HAL_DCMI_MspInit+0x164>)
 800c2aa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c2ac:	f003 0301 	and.w	r3, r3, #1
 800c2b0:	60fb      	str	r3, [r7, #12]
 800c2b2:	68fb      	ldr	r3, [r7, #12]
    PH9     ------> DCMI_D0
    PH11     ------> DCMI_D2
    PA6     ------> DCMI_PIXCLK
    PH10     ------> DCMI_D1 
    */
    GPIO_InitStruct.Pin = DCMI_D6_Pin|DCMI_D7_Pin;
 800c2b4:	2360      	movs	r3, #96	; 0x60
 800c2b6:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800c2b8:	2302      	movs	r3, #2
 800c2ba:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800c2bc:	2300      	movs	r3, #0
 800c2be:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800c2c0:	2300      	movs	r3, #0
 800c2c2:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF13_DCMI;
 800c2c4:	230d      	movs	r3, #13
 800c2c6:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800c2c8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800c2cc:	4619      	mov	r1, r3
 800c2ce:	4826      	ldr	r0, [pc, #152]	; (800c368 <HAL_DCMI_MspInit+0x168>)
 800c2d0:	f7f8 fd90 	bl	8004df4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = DCMI_D5_Pin;
 800c2d4:	2308      	movs	r3, #8
 800c2d6:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800c2d8:	2302      	movs	r3, #2
 800c2da:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800c2dc:	2300      	movs	r3, #0
 800c2de:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800c2e0:	2300      	movs	r3, #0
 800c2e2:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF13_DCMI;
 800c2e4:	230d      	movs	r3, #13
 800c2e6:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(DCMI_D5_GPIO_Port, &GPIO_InitStruct);
 800c2e8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800c2ec:	4619      	mov	r1, r3
 800c2ee:	481f      	ldr	r0, [pc, #124]	; (800c36c <HAL_DCMI_MspInit+0x16c>)
 800c2f0:	f7f8 fd80 	bl	8004df4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = DCMI_VSYNC_Pin;
 800c2f4:	f44f 7300 	mov.w	r3, #512	; 0x200
 800c2f8:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800c2fa:	2302      	movs	r3, #2
 800c2fc:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800c2fe:	2300      	movs	r3, #0
 800c300:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800c302:	2300      	movs	r3, #0
 800c304:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF13_DCMI;
 800c306:	230d      	movs	r3, #13
 800c308:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(DCMI_VSYNC_GPIO_Port, &GPIO_InitStruct);
 800c30a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800c30e:	4619      	mov	r1, r3
 800c310:	4817      	ldr	r0, [pc, #92]	; (800c370 <HAL_DCMI_MspInit+0x170>)
 800c312:	f7f8 fd6f 	bl	8004df4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = DCMI_D4_Pin|DCMI_D3_Pin|DCMI_D0_Pin|DCMI_D2_Pin 
 800c316:	f44f 43bc 	mov.w	r3, #24064	; 0x5e00
 800c31a:	627b      	str	r3, [r7, #36]	; 0x24
                          |DCMI_D1_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800c31c:	2302      	movs	r3, #2
 800c31e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800c320:	2300      	movs	r3, #0
 800c322:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800c324:	2300      	movs	r3, #0
 800c326:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF13_DCMI;
 800c328:	230d      	movs	r3, #13
 800c32a:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 800c32c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800c330:	4619      	mov	r1, r3
 800c332:	4810      	ldr	r0, [pc, #64]	; (800c374 <HAL_DCMI_MspInit+0x174>)
 800c334:	f7f8 fd5e 	bl	8004df4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = DCMI_HSYNC_Pin|GPIO_PIN_6;
 800c338:	2350      	movs	r3, #80	; 0x50
 800c33a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800c33c:	2302      	movs	r3, #2
 800c33e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800c340:	2300      	movs	r3, #0
 800c342:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800c344:	2300      	movs	r3, #0
 800c346:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF13_DCMI;
 800c348:	230d      	movs	r3, #13
 800c34a:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800c34c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800c350:	4619      	mov	r1, r3
 800c352:	4809      	ldr	r0, [pc, #36]	; (800c378 <HAL_DCMI_MspInit+0x178>)
 800c354:	f7f8 fd4e 	bl	8004df4 <HAL_GPIO_Init>
  /* USER CODE BEGIN DCMI_MspInit 1 */

  /* USER CODE END DCMI_MspInit 1 */
  }

}
 800c358:	bf00      	nop
 800c35a:	3738      	adds	r7, #56	; 0x38
 800c35c:	46bd      	mov	sp, r7
 800c35e:	bd80      	pop	{r7, pc}
 800c360:	50050000 	.word	0x50050000
 800c364:	40023800 	.word	0x40023800
 800c368:	40021000 	.word	0x40021000
 800c36c:	40020c00 	.word	0x40020c00
 800c370:	40021800 	.word	0x40021800
 800c374:	40021c00 	.word	0x40021c00
 800c378:	40020000 	.word	0x40020000

0800c37c <HAL_DMA2D_MspInit>:
* This function configures the hardware resources used in this example
* @param hdma2d: DMA2D handle pointer
* @retval None
*/
void HAL_DMA2D_MspInit(DMA2D_HandleTypeDef* hdma2d)
{
 800c37c:	b580      	push	{r7, lr}
 800c37e:	b084      	sub	sp, #16
 800c380:	af00      	add	r7, sp, #0
 800c382:	6078      	str	r0, [r7, #4]
  if(hdma2d->Instance==DMA2D)
 800c384:	687b      	ldr	r3, [r7, #4]
 800c386:	681b      	ldr	r3, [r3, #0]
 800c388:	4a0d      	ldr	r2, [pc, #52]	; (800c3c0 <HAL_DMA2D_MspInit+0x44>)
 800c38a:	4293      	cmp	r3, r2
 800c38c:	d113      	bne.n	800c3b6 <HAL_DMA2D_MspInit+0x3a>
  {
  /* USER CODE BEGIN DMA2D_MspInit 0 */

  /* USER CODE END DMA2D_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DMA2D_CLK_ENABLE();
 800c38e:	4b0d      	ldr	r3, [pc, #52]	; (800c3c4 <HAL_DMA2D_MspInit+0x48>)
 800c390:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c392:	4a0c      	ldr	r2, [pc, #48]	; (800c3c4 <HAL_DMA2D_MspInit+0x48>)
 800c394:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 800c398:	6313      	str	r3, [r2, #48]	; 0x30
 800c39a:	4b0a      	ldr	r3, [pc, #40]	; (800c3c4 <HAL_DMA2D_MspInit+0x48>)
 800c39c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c39e:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800c3a2:	60fb      	str	r3, [r7, #12]
 800c3a4:	68fb      	ldr	r3, [r7, #12]
    /* DMA2D interrupt Init */
    HAL_NVIC_SetPriority(DMA2D_IRQn, 0, 0);
 800c3a6:	2200      	movs	r2, #0
 800c3a8:	2100      	movs	r1, #0
 800c3aa:	205a      	movs	r0, #90	; 0x5a
 800c3ac:	f7f7 fd09 	bl	8003dc2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DMA2D_IRQn);
 800c3b0:	205a      	movs	r0, #90	; 0x5a
 800c3b2:	f7f7 fd22 	bl	8003dfa <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN DMA2D_MspInit 1 */

  /* USER CODE END DMA2D_MspInit 1 */
  }

}
 800c3b6:	bf00      	nop
 800c3b8:	3710      	adds	r7, #16
 800c3ba:	46bd      	mov	sp, r7
 800c3bc:	bd80      	pop	{r7, pc}
 800c3be:	bf00      	nop
 800c3c0:	4002b000 	.word	0x4002b000
 800c3c4:	40023800 	.word	0x40023800

0800c3c8 <HAL_LTDC_MspInit>:
* This function configures the hardware resources used in this example
* @param hltdc: LTDC handle pointer
* @retval None
*/
void HAL_LTDC_MspInit(LTDC_HandleTypeDef* hltdc)
{
 800c3c8:	b580      	push	{r7, lr}
 800c3ca:	b08e      	sub	sp, #56	; 0x38
 800c3cc:	af00      	add	r7, sp, #0
 800c3ce:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800c3d0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800c3d4:	2200      	movs	r2, #0
 800c3d6:	601a      	str	r2, [r3, #0]
 800c3d8:	605a      	str	r2, [r3, #4]
 800c3da:	609a      	str	r2, [r3, #8]
 800c3dc:	60da      	str	r2, [r3, #12]
 800c3de:	611a      	str	r2, [r3, #16]
  if(hltdc->Instance==LTDC)
 800c3e0:	687b      	ldr	r3, [r7, #4]
 800c3e2:	681b      	ldr	r3, [r3, #0]
 800c3e4:	4a55      	ldr	r2, [pc, #340]	; (800c53c <HAL_LTDC_MspInit+0x174>)
 800c3e6:	4293      	cmp	r3, r2
 800c3e8:	f040 80a3 	bne.w	800c532 <HAL_LTDC_MspInit+0x16a>
  {
  /* USER CODE BEGIN LTDC_MspInit 0 */

  /* USER CODE END LTDC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_LTDC_CLK_ENABLE();
 800c3ec:	4b54      	ldr	r3, [pc, #336]	; (800c540 <HAL_LTDC_MspInit+0x178>)
 800c3ee:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800c3f0:	4a53      	ldr	r2, [pc, #332]	; (800c540 <HAL_LTDC_MspInit+0x178>)
 800c3f2:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800c3f6:	6453      	str	r3, [r2, #68]	; 0x44
 800c3f8:	4b51      	ldr	r3, [pc, #324]	; (800c540 <HAL_LTDC_MspInit+0x178>)
 800c3fa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800c3fc:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800c400:	623b      	str	r3, [r7, #32]
 800c402:	6a3b      	ldr	r3, [r7, #32]
  
    __HAL_RCC_GPIOE_CLK_ENABLE();
 800c404:	4b4e      	ldr	r3, [pc, #312]	; (800c540 <HAL_LTDC_MspInit+0x178>)
 800c406:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c408:	4a4d      	ldr	r2, [pc, #308]	; (800c540 <HAL_LTDC_MspInit+0x178>)
 800c40a:	f043 0310 	orr.w	r3, r3, #16
 800c40e:	6313      	str	r3, [r2, #48]	; 0x30
 800c410:	4b4b      	ldr	r3, [pc, #300]	; (800c540 <HAL_LTDC_MspInit+0x178>)
 800c412:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c414:	f003 0310 	and.w	r3, r3, #16
 800c418:	61fb      	str	r3, [r7, #28]
 800c41a:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOJ_CLK_ENABLE();
 800c41c:	4b48      	ldr	r3, [pc, #288]	; (800c540 <HAL_LTDC_MspInit+0x178>)
 800c41e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c420:	4a47      	ldr	r2, [pc, #284]	; (800c540 <HAL_LTDC_MspInit+0x178>)
 800c422:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800c426:	6313      	str	r3, [r2, #48]	; 0x30
 800c428:	4b45      	ldr	r3, [pc, #276]	; (800c540 <HAL_LTDC_MspInit+0x178>)
 800c42a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c42c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800c430:	61bb      	str	r3, [r7, #24]
 800c432:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOK_CLK_ENABLE();
 800c434:	4b42      	ldr	r3, [pc, #264]	; (800c540 <HAL_LTDC_MspInit+0x178>)
 800c436:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c438:	4a41      	ldr	r2, [pc, #260]	; (800c540 <HAL_LTDC_MspInit+0x178>)
 800c43a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800c43e:	6313      	str	r3, [r2, #48]	; 0x30
 800c440:	4b3f      	ldr	r3, [pc, #252]	; (800c540 <HAL_LTDC_MspInit+0x178>)
 800c442:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c444:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800c448:	617b      	str	r3, [r7, #20]
 800c44a:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 800c44c:	4b3c      	ldr	r3, [pc, #240]	; (800c540 <HAL_LTDC_MspInit+0x178>)
 800c44e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c450:	4a3b      	ldr	r2, [pc, #236]	; (800c540 <HAL_LTDC_MspInit+0x178>)
 800c452:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800c456:	6313      	str	r3, [r2, #48]	; 0x30
 800c458:	4b39      	ldr	r3, [pc, #228]	; (800c540 <HAL_LTDC_MspInit+0x178>)
 800c45a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c45c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c460:	613b      	str	r3, [r7, #16]
 800c462:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOI_CLK_ENABLE();
 800c464:	4b36      	ldr	r3, [pc, #216]	; (800c540 <HAL_LTDC_MspInit+0x178>)
 800c466:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c468:	4a35      	ldr	r2, [pc, #212]	; (800c540 <HAL_LTDC_MspInit+0x178>)
 800c46a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800c46e:	6313      	str	r3, [r2, #48]	; 0x30
 800c470:	4b33      	ldr	r3, [pc, #204]	; (800c540 <HAL_LTDC_MspInit+0x178>)
 800c472:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c474:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800c478:	60fb      	str	r3, [r7, #12]
 800c47a:	68fb      	ldr	r3, [r7, #12]
    PJ3     ------> LTDC_R4
    PJ2     ------> LTDC_R3
    PJ0     ------> LTDC_R1
    PJ1     ------> LTDC_R2 
    */
    GPIO_InitStruct.Pin = LCD_B0_Pin;
 800c47c:	2310      	movs	r3, #16
 800c47e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800c480:	2302      	movs	r3, #2
 800c482:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800c484:	2300      	movs	r3, #0
 800c486:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800c488:	2300      	movs	r3, #0
 800c48a:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 800c48c:	230e      	movs	r3, #14
 800c48e:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(LCD_B0_GPIO_Port, &GPIO_InitStruct);
 800c490:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800c494:	4619      	mov	r1, r3
 800c496:	482b      	ldr	r0, [pc, #172]	; (800c544 <HAL_LTDC_MspInit+0x17c>)
 800c498:	f7f8 fcac 	bl	8004df4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = LCD_B1_Pin|LCD_B2_Pin|LCD_B3_Pin|LCD_G4_Pin 
 800c49c:	f64e 73ff 	movw	r3, #61439	; 0xefff
 800c4a0:	627b      	str	r3, [r7, #36]	; 0x24
                          |LCD_G1_Pin|LCD_G3_Pin|LCD_G0_Pin|LCD_G2_Pin 
                          |LCD_R7_Pin|LCD_R5_Pin|LCD_R6_Pin|LCD_R4_Pin 
                          |LCD_R3_Pin|LCD_R1_Pin|LCD_R2_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800c4a2:	2302      	movs	r3, #2
 800c4a4:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800c4a6:	2300      	movs	r3, #0
 800c4a8:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800c4aa:	2300      	movs	r3, #0
 800c4ac:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 800c4ae:	230e      	movs	r3, #14
 800c4b0:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOJ, &GPIO_InitStruct);
 800c4b2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800c4b6:	4619      	mov	r1, r3
 800c4b8:	4823      	ldr	r0, [pc, #140]	; (800c548 <HAL_LTDC_MspInit+0x180>)
 800c4ba:	f7f8 fc9b 	bl	8004df4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = LCD_DE_Pin|LCD_B7_Pin|LCD_B6_Pin|LCD_B5_Pin 
 800c4be:	23f7      	movs	r3, #247	; 0xf7
 800c4c0:	627b      	str	r3, [r7, #36]	; 0x24
                          |LCD_G6_Pin|LCD_G7_Pin|LCD_G5_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800c4c2:	2302      	movs	r3, #2
 800c4c4:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800c4c6:	2300      	movs	r3, #0
 800c4c8:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800c4ca:	2300      	movs	r3, #0
 800c4cc:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 800c4ce:	230e      	movs	r3, #14
 800c4d0:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOK, &GPIO_InitStruct);
 800c4d2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800c4d6:	4619      	mov	r1, r3
 800c4d8:	481c      	ldr	r0, [pc, #112]	; (800c54c <HAL_LTDC_MspInit+0x184>)
 800c4da:	f7f8 fc8b 	bl	8004df4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = LCD_B4_Pin;
 800c4de:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800c4e2:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800c4e4:	2302      	movs	r3, #2
 800c4e6:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800c4e8:	2300      	movs	r3, #0
 800c4ea:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800c4ec:	2300      	movs	r3, #0
 800c4ee:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF9_LTDC;
 800c4f0:	2309      	movs	r3, #9
 800c4f2:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(LCD_B4_GPIO_Port, &GPIO_InitStruct);
 800c4f4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800c4f8:	4619      	mov	r1, r3
 800c4fa:	4815      	ldr	r0, [pc, #84]	; (800c550 <HAL_LTDC_MspInit+0x188>)
 800c4fc:	f7f8 fc7a 	bl	8004df4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = LCD_HSYNC_Pin|LCD_VSYNC_Pin|LCD_R0_Pin|LCD_CLK_Pin;
 800c500:	f44f 4346 	mov.w	r3, #50688	; 0xc600
 800c504:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800c506:	2302      	movs	r3, #2
 800c508:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800c50a:	2300      	movs	r3, #0
 800c50c:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800c50e:	2300      	movs	r3, #0
 800c510:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 800c512:	230e      	movs	r3, #14
 800c514:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 800c516:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800c51a:	4619      	mov	r1, r3
 800c51c:	480d      	ldr	r0, [pc, #52]	; (800c554 <HAL_LTDC_MspInit+0x18c>)
 800c51e:	f7f8 fc69 	bl	8004df4 <HAL_GPIO_Init>

    /* LTDC interrupt Init */
    HAL_NVIC_SetPriority(LTDC_IRQn, 0, 0);
 800c522:	2200      	movs	r2, #0
 800c524:	2100      	movs	r1, #0
 800c526:	2058      	movs	r0, #88	; 0x58
 800c528:	f7f7 fc4b 	bl	8003dc2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(LTDC_IRQn);
 800c52c:	2058      	movs	r0, #88	; 0x58
 800c52e:	f7f7 fc64 	bl	8003dfa <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN LTDC_MspInit 1 */

  /* USER CODE END LTDC_MspInit 1 */
  }

}
 800c532:	bf00      	nop
 800c534:	3738      	adds	r7, #56	; 0x38
 800c536:	46bd      	mov	sp, r7
 800c538:	bd80      	pop	{r7, pc}
 800c53a:	bf00      	nop
 800c53c:	40016800 	.word	0x40016800
 800c540:	40023800 	.word	0x40023800
 800c544:	40021000 	.word	0x40021000
 800c548:	40022400 	.word	0x40022400
 800c54c:	40022800 	.word	0x40022800
 800c550:	40021800 	.word	0x40021800
 800c554:	40022000 	.word	0x40022000

0800c558 <HAL_QSPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hqspi: QSPI handle pointer
* @retval None
*/
void HAL_QSPI_MspInit(QSPI_HandleTypeDef* hqspi)
{
 800c558:	b580      	push	{r7, lr}
 800c55a:	b08c      	sub	sp, #48	; 0x30
 800c55c:	af00      	add	r7, sp, #0
 800c55e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800c560:	f107 031c 	add.w	r3, r7, #28
 800c564:	2200      	movs	r2, #0
 800c566:	601a      	str	r2, [r3, #0]
 800c568:	605a      	str	r2, [r3, #4]
 800c56a:	609a      	str	r2, [r3, #8]
 800c56c:	60da      	str	r2, [r3, #12]
 800c56e:	611a      	str	r2, [r3, #16]
  if(hqspi->Instance==QUADSPI)
 800c570:	687b      	ldr	r3, [r7, #4]
 800c572:	681b      	ldr	r3, [r3, #0]
 800c574:	4a3b      	ldr	r2, [pc, #236]	; (800c664 <HAL_QSPI_MspInit+0x10c>)
 800c576:	4293      	cmp	r3, r2
 800c578:	d170      	bne.n	800c65c <HAL_QSPI_MspInit+0x104>
  {
  /* USER CODE BEGIN QUADSPI_MspInit 0 */

  /* USER CODE END QUADSPI_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_QSPI_CLK_ENABLE();
 800c57a:	4b3b      	ldr	r3, [pc, #236]	; (800c668 <HAL_QSPI_MspInit+0x110>)
 800c57c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c57e:	4a3a      	ldr	r2, [pc, #232]	; (800c668 <HAL_QSPI_MspInit+0x110>)
 800c580:	f043 0302 	orr.w	r3, r3, #2
 800c584:	6393      	str	r3, [r2, #56]	; 0x38
 800c586:	4b38      	ldr	r3, [pc, #224]	; (800c668 <HAL_QSPI_MspInit+0x110>)
 800c588:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c58a:	f003 0302 	and.w	r3, r3, #2
 800c58e:	61bb      	str	r3, [r7, #24]
 800c590:	69bb      	ldr	r3, [r7, #24]
  
    __HAL_RCC_GPIOE_CLK_ENABLE();
 800c592:	4b35      	ldr	r3, [pc, #212]	; (800c668 <HAL_QSPI_MspInit+0x110>)
 800c594:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c596:	4a34      	ldr	r2, [pc, #208]	; (800c668 <HAL_QSPI_MspInit+0x110>)
 800c598:	f043 0310 	orr.w	r3, r3, #16
 800c59c:	6313      	str	r3, [r2, #48]	; 0x30
 800c59e:	4b32      	ldr	r3, [pc, #200]	; (800c668 <HAL_QSPI_MspInit+0x110>)
 800c5a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c5a2:	f003 0310 	and.w	r3, r3, #16
 800c5a6:	617b      	str	r3, [r7, #20]
 800c5a8:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800c5aa:	4b2f      	ldr	r3, [pc, #188]	; (800c668 <HAL_QSPI_MspInit+0x110>)
 800c5ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c5ae:	4a2e      	ldr	r2, [pc, #184]	; (800c668 <HAL_QSPI_MspInit+0x110>)
 800c5b0:	f043 0302 	orr.w	r3, r3, #2
 800c5b4:	6313      	str	r3, [r2, #48]	; 0x30
 800c5b6:	4b2c      	ldr	r3, [pc, #176]	; (800c668 <HAL_QSPI_MspInit+0x110>)
 800c5b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c5ba:	f003 0302 	and.w	r3, r3, #2
 800c5be:	613b      	str	r3, [r7, #16]
 800c5c0:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 800c5c2:	4b29      	ldr	r3, [pc, #164]	; (800c668 <HAL_QSPI_MspInit+0x110>)
 800c5c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c5c6:	4a28      	ldr	r2, [pc, #160]	; (800c668 <HAL_QSPI_MspInit+0x110>)
 800c5c8:	f043 0308 	orr.w	r3, r3, #8
 800c5cc:	6313      	str	r3, [r2, #48]	; 0x30
 800c5ce:	4b26      	ldr	r3, [pc, #152]	; (800c668 <HAL_QSPI_MspInit+0x110>)
 800c5d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c5d2:	f003 0308 	and.w	r3, r3, #8
 800c5d6:	60fb      	str	r3, [r7, #12]
 800c5d8:	68fb      	ldr	r3, [r7, #12]
    PB2     ------> QUADSPI_CLK
    PD12     ------> QUADSPI_BK1_IO1
    PD13     ------> QUADSPI_BK1_IO3
    PD11     ------> QUADSPI_BK1_IO0 
    */
    GPIO_InitStruct.Pin = QSPI_D2_Pin;
 800c5da:	2304      	movs	r3, #4
 800c5dc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800c5de:	2302      	movs	r3, #2
 800c5e0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800c5e2:	2300      	movs	r3, #0
 800c5e4:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800c5e6:	2303      	movs	r3, #3
 800c5e8:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF9_QUADSPI;
 800c5ea:	2309      	movs	r3, #9
 800c5ec:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(QSPI_D2_GPIO_Port, &GPIO_InitStruct);
 800c5ee:	f107 031c 	add.w	r3, r7, #28
 800c5f2:	4619      	mov	r1, r3
 800c5f4:	481d      	ldr	r0, [pc, #116]	; (800c66c <HAL_QSPI_MspInit+0x114>)
 800c5f6:	f7f8 fbfd 	bl	8004df4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = QSPI_NCS_Pin;
 800c5fa:	2340      	movs	r3, #64	; 0x40
 800c5fc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800c5fe:	2302      	movs	r3, #2
 800c600:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800c602:	2300      	movs	r3, #0
 800c604:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800c606:	2303      	movs	r3, #3
 800c608:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF10_QUADSPI;
 800c60a:	230a      	movs	r3, #10
 800c60c:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(QSPI_NCS_GPIO_Port, &GPIO_InitStruct);
 800c60e:	f107 031c 	add.w	r3, r7, #28
 800c612:	4619      	mov	r1, r3
 800c614:	4816      	ldr	r0, [pc, #88]	; (800c670 <HAL_QSPI_MspInit+0x118>)
 800c616:	f7f8 fbed 	bl	8004df4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_2;
 800c61a:	2304      	movs	r3, #4
 800c61c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800c61e:	2302      	movs	r3, #2
 800c620:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800c622:	2300      	movs	r3, #0
 800c624:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800c626:	2303      	movs	r3, #3
 800c628:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF9_QUADSPI;
 800c62a:	2309      	movs	r3, #9
 800c62c:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800c62e:	f107 031c 	add.w	r3, r7, #28
 800c632:	4619      	mov	r1, r3
 800c634:	480e      	ldr	r0, [pc, #56]	; (800c670 <HAL_QSPI_MspInit+0x118>)
 800c636:	f7f8 fbdd 	bl	8004df4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = QSPI_D1_Pin|QSPI_D3_Pin|QSPI_D0_Pin;
 800c63a:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 800c63e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800c640:	2302      	movs	r3, #2
 800c642:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800c644:	2300      	movs	r3, #0
 800c646:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800c648:	2303      	movs	r3, #3
 800c64a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF9_QUADSPI;
 800c64c:	2309      	movs	r3, #9
 800c64e:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800c650:	f107 031c 	add.w	r3, r7, #28
 800c654:	4619      	mov	r1, r3
 800c656:	4807      	ldr	r0, [pc, #28]	; (800c674 <HAL_QSPI_MspInit+0x11c>)
 800c658:	f7f8 fbcc 	bl	8004df4 <HAL_GPIO_Init>
  /* USER CODE BEGIN QUADSPI_MspInit 1 */

  /* USER CODE END QUADSPI_MspInit 1 */
  }

}
 800c65c:	bf00      	nop
 800c65e:	3730      	adds	r7, #48	; 0x30
 800c660:	46bd      	mov	sp, r7
 800c662:	bd80      	pop	{r7, pc}
 800c664:	a0001000 	.word	0xa0001000
 800c668:	40023800 	.word	0x40023800
 800c66c:	40021000 	.word	0x40021000
 800c670:	40020400 	.word	0x40020400
 800c674:	40020c00 	.word	0x40020c00

0800c678 <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 800c678:	b480      	push	{r7}
 800c67a:	b083      	sub	sp, #12
 800c67c:	af00      	add	r7, sp, #0
 800c67e:	6078      	str	r0, [r7, #4]
  if(hrtc->Instance==RTC)
 800c680:	687b      	ldr	r3, [r7, #4]
 800c682:	681b      	ldr	r3, [r3, #0]
 800c684:	4a07      	ldr	r2, [pc, #28]	; (800c6a4 <HAL_RTC_MspInit+0x2c>)
 800c686:	4293      	cmp	r3, r2
 800c688:	d105      	bne.n	800c696 <HAL_RTC_MspInit+0x1e>
  {
  /* USER CODE BEGIN RTC_MspInit 0 */

  /* USER CODE END RTC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 800c68a:	4b07      	ldr	r3, [pc, #28]	; (800c6a8 <HAL_RTC_MspInit+0x30>)
 800c68c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800c68e:	4a06      	ldr	r2, [pc, #24]	; (800c6a8 <HAL_RTC_MspInit+0x30>)
 800c690:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800c694:	6713      	str	r3, [r2, #112]	; 0x70
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 800c696:	bf00      	nop
 800c698:	370c      	adds	r7, #12
 800c69a:	46bd      	mov	sp, r7
 800c69c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c6a0:	4770      	bx	lr
 800c6a2:	bf00      	nop
 800c6a4:	40002800 	.word	0x40002800
 800c6a8:	40023800 	.word	0x40023800

0800c6ac <HAL_SD_MspInit>:
* This function configures the hardware resources used in this example
* @param hsd: SD handle pointer
* @retval None
*/
void HAL_SD_MspInit(SD_HandleTypeDef* hsd)
{
 800c6ac:	b580      	push	{r7, lr}
 800c6ae:	b08a      	sub	sp, #40	; 0x28
 800c6b0:	af00      	add	r7, sp, #0
 800c6b2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800c6b4:	f107 0314 	add.w	r3, r7, #20
 800c6b8:	2200      	movs	r2, #0
 800c6ba:	601a      	str	r2, [r3, #0]
 800c6bc:	605a      	str	r2, [r3, #4]
 800c6be:	609a      	str	r2, [r3, #8]
 800c6c0:	60da      	str	r2, [r3, #12]
 800c6c2:	611a      	str	r2, [r3, #16]
  if(hsd->Instance==SDMMC1)
 800c6c4:	687b      	ldr	r3, [r7, #4]
 800c6c6:	681b      	ldr	r3, [r3, #0]
 800c6c8:	4a25      	ldr	r2, [pc, #148]	; (800c760 <HAL_SD_MspInit+0xb4>)
 800c6ca:	4293      	cmp	r3, r2
 800c6cc:	d144      	bne.n	800c758 <HAL_SD_MspInit+0xac>
  {
  /* USER CODE BEGIN SDMMC1_MspInit 0 */

  /* USER CODE END SDMMC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SDMMC1_CLK_ENABLE();
 800c6ce:	4b25      	ldr	r3, [pc, #148]	; (800c764 <HAL_SD_MspInit+0xb8>)
 800c6d0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800c6d2:	4a24      	ldr	r2, [pc, #144]	; (800c764 <HAL_SD_MspInit+0xb8>)
 800c6d4:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800c6d8:	6453      	str	r3, [r2, #68]	; 0x44
 800c6da:	4b22      	ldr	r3, [pc, #136]	; (800c764 <HAL_SD_MspInit+0xb8>)
 800c6dc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800c6de:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800c6e2:	613b      	str	r3, [r7, #16]
 800c6e4:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800c6e6:	4b1f      	ldr	r3, [pc, #124]	; (800c764 <HAL_SD_MspInit+0xb8>)
 800c6e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c6ea:	4a1e      	ldr	r2, [pc, #120]	; (800c764 <HAL_SD_MspInit+0xb8>)
 800c6ec:	f043 0304 	orr.w	r3, r3, #4
 800c6f0:	6313      	str	r3, [r2, #48]	; 0x30
 800c6f2:	4b1c      	ldr	r3, [pc, #112]	; (800c764 <HAL_SD_MspInit+0xb8>)
 800c6f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c6f6:	f003 0304 	and.w	r3, r3, #4
 800c6fa:	60fb      	str	r3, [r7, #12]
 800c6fc:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 800c6fe:	4b19      	ldr	r3, [pc, #100]	; (800c764 <HAL_SD_MspInit+0xb8>)
 800c700:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c702:	4a18      	ldr	r2, [pc, #96]	; (800c764 <HAL_SD_MspInit+0xb8>)
 800c704:	f043 0308 	orr.w	r3, r3, #8
 800c708:	6313      	str	r3, [r2, #48]	; 0x30
 800c70a:	4b16      	ldr	r3, [pc, #88]	; (800c764 <HAL_SD_MspInit+0xb8>)
 800c70c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c70e:	f003 0308 	and.w	r3, r3, #8
 800c712:	60bb      	str	r3, [r7, #8]
 800c714:	68bb      	ldr	r3, [r7, #8]
    PC10     ------> SDMMC1_D2
    PD2     ------> SDMMC1_CMD
    PC9     ------> SDMMC1_D1
    PC8     ------> SDMMC1_D0 
    */
    GPIO_InitStruct.Pin = SDMMC_CK_Pin|SDMMC_D3_Pin|SDMMC_D2_Pin|GPIO_PIN_9 
 800c716:	f44f 53f8 	mov.w	r3, #7936	; 0x1f00
 800c71a:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_8;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800c71c:	2302      	movs	r3, #2
 800c71e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800c720:	2300      	movs	r3, #0
 800c722:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800c724:	2303      	movs	r3, #3
 800c726:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
 800c728:	230c      	movs	r3, #12
 800c72a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800c72c:	f107 0314 	add.w	r3, r7, #20
 800c730:	4619      	mov	r1, r3
 800c732:	480d      	ldr	r0, [pc, #52]	; (800c768 <HAL_SD_MspInit+0xbc>)
 800c734:	f7f8 fb5e 	bl	8004df4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = SDMMC_CMD_Pin;
 800c738:	2304      	movs	r3, #4
 800c73a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800c73c:	2302      	movs	r3, #2
 800c73e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800c740:	2300      	movs	r3, #0
 800c742:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800c744:	2303      	movs	r3, #3
 800c746:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
 800c748:	230c      	movs	r3, #12
 800c74a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(SDMMC_CMD_GPIO_Port, &GPIO_InitStruct);
 800c74c:	f107 0314 	add.w	r3, r7, #20
 800c750:	4619      	mov	r1, r3
 800c752:	4806      	ldr	r0, [pc, #24]	; (800c76c <HAL_SD_MspInit+0xc0>)
 800c754:	f7f8 fb4e 	bl	8004df4 <HAL_GPIO_Init>
  /* USER CODE BEGIN SDMMC1_MspInit 1 */

  /* USER CODE END SDMMC1_MspInit 1 */
  }

}
 800c758:	bf00      	nop
 800c75a:	3728      	adds	r7, #40	; 0x28
 800c75c:	46bd      	mov	sp, r7
 800c75e:	bd80      	pop	{r7, pc}
 800c760:	40012c00 	.word	0x40012c00
 800c764:	40023800 	.word	0x40023800
 800c768:	40020800 	.word	0x40020800
 800c76c:	40020c00 	.word	0x40020c00

0800c770 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 800c770:	b580      	push	{r7, lr}
 800c772:	b08a      	sub	sp, #40	; 0x28
 800c774:	af00      	add	r7, sp, #0
 800c776:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800c778:	f107 0314 	add.w	r3, r7, #20
 800c77c:	2200      	movs	r2, #0
 800c77e:	601a      	str	r2, [r3, #0]
 800c780:	605a      	str	r2, [r3, #4]
 800c782:	609a      	str	r2, [r3, #8]
 800c784:	60da      	str	r2, [r3, #12]
 800c786:	611a      	str	r2, [r3, #16]
  if(htim_base->Instance==TIM3)
 800c788:	687b      	ldr	r3, [r7, #4]
 800c78a:	681b      	ldr	r3, [r3, #0]
 800c78c:	4a28      	ldr	r2, [pc, #160]	; (800c830 <HAL_TIM_Base_MspInit+0xc0>)
 800c78e:	4293      	cmp	r3, r2
 800c790:	d130      	bne.n	800c7f4 <HAL_TIM_Base_MspInit+0x84>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 800c792:	4b28      	ldr	r3, [pc, #160]	; (800c834 <HAL_TIM_Base_MspInit+0xc4>)
 800c794:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c796:	4a27      	ldr	r2, [pc, #156]	; (800c834 <HAL_TIM_Base_MspInit+0xc4>)
 800c798:	f043 0302 	orr.w	r3, r3, #2
 800c79c:	6413      	str	r3, [r2, #64]	; 0x40
 800c79e:	4b25      	ldr	r3, [pc, #148]	; (800c834 <HAL_TIM_Base_MspInit+0xc4>)
 800c7a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c7a2:	f003 0302 	and.w	r3, r3, #2
 800c7a6:	613b      	str	r3, [r7, #16]
 800c7a8:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800c7aa:	4b22      	ldr	r3, [pc, #136]	; (800c834 <HAL_TIM_Base_MspInit+0xc4>)
 800c7ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c7ae:	4a21      	ldr	r2, [pc, #132]	; (800c834 <HAL_TIM_Base_MspInit+0xc4>)
 800c7b0:	f043 0302 	orr.w	r3, r3, #2
 800c7b4:	6313      	str	r3, [r2, #48]	; 0x30
 800c7b6:	4b1f      	ldr	r3, [pc, #124]	; (800c834 <HAL_TIM_Base_MspInit+0xc4>)
 800c7b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c7ba:	f003 0302 	and.w	r3, r3, #2
 800c7be:	60fb      	str	r3, [r7, #12]
 800c7c0:	68fb      	ldr	r3, [r7, #12]
    /**TIM3 GPIO Configuration    
    PB4     ------> TIM3_CH1 
    */
    GPIO_InitStruct.Pin = ARDUINO_PWM_D3_Pin;
 800c7c2:	2310      	movs	r3, #16
 800c7c4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800c7c6:	2302      	movs	r3, #2
 800c7c8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800c7ca:	2300      	movs	r3, #0
 800c7cc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800c7ce:	2300      	movs	r3, #0
 800c7d0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 800c7d2:	2302      	movs	r3, #2
 800c7d4:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(ARDUINO_PWM_D3_GPIO_Port, &GPIO_InitStruct);
 800c7d6:	f107 0314 	add.w	r3, r7, #20
 800c7da:	4619      	mov	r1, r3
 800c7dc:	4816      	ldr	r0, [pc, #88]	; (800c838 <HAL_TIM_Base_MspInit+0xc8>)
 800c7de:	f7f8 fb09 	bl	8004df4 <HAL_GPIO_Init>

    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 800c7e2:	2200      	movs	r2, #0
 800c7e4:	2100      	movs	r1, #0
 800c7e6:	201d      	movs	r0, #29
 800c7e8:	f7f7 faeb 	bl	8003dc2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 800c7ec:	201d      	movs	r0, #29
 800c7ee:	f7f7 fb04 	bl	8003dfa <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM7_MspInit 1 */

  /* USER CODE END TIM7_MspInit 1 */
  }

}
 800c7f2:	e018      	b.n	800c826 <HAL_TIM_Base_MspInit+0xb6>
  else if(htim_base->Instance==TIM7)
 800c7f4:	687b      	ldr	r3, [r7, #4]
 800c7f6:	681b      	ldr	r3, [r3, #0]
 800c7f8:	4a10      	ldr	r2, [pc, #64]	; (800c83c <HAL_TIM_Base_MspInit+0xcc>)
 800c7fa:	4293      	cmp	r3, r2
 800c7fc:	d113      	bne.n	800c826 <HAL_TIM_Base_MspInit+0xb6>
    __HAL_RCC_TIM7_CLK_ENABLE();
 800c7fe:	4b0d      	ldr	r3, [pc, #52]	; (800c834 <HAL_TIM_Base_MspInit+0xc4>)
 800c800:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c802:	4a0c      	ldr	r2, [pc, #48]	; (800c834 <HAL_TIM_Base_MspInit+0xc4>)
 800c804:	f043 0320 	orr.w	r3, r3, #32
 800c808:	6413      	str	r3, [r2, #64]	; 0x40
 800c80a:	4b0a      	ldr	r3, [pc, #40]	; (800c834 <HAL_TIM_Base_MspInit+0xc4>)
 800c80c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c80e:	f003 0320 	and.w	r3, r3, #32
 800c812:	60bb      	str	r3, [r7, #8]
 800c814:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM7_IRQn, 0, 0);
 800c816:	2200      	movs	r2, #0
 800c818:	2100      	movs	r1, #0
 800c81a:	2037      	movs	r0, #55	; 0x37
 800c81c:	f7f7 fad1 	bl	8003dc2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
 800c820:	2037      	movs	r0, #55	; 0x37
 800c822:	f7f7 faea 	bl	8003dfa <HAL_NVIC_EnableIRQ>
}
 800c826:	bf00      	nop
 800c828:	3728      	adds	r7, #40	; 0x28
 800c82a:	46bd      	mov	sp, r7
 800c82c:	bd80      	pop	{r7, pc}
 800c82e:	bf00      	nop
 800c830:	40000400 	.word	0x40000400
 800c834:	40023800 	.word	0x40023800
 800c838:	40020400 	.word	0x40020400
 800c83c:	40001400 	.word	0x40001400

0800c840 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800c840:	b580      	push	{r7, lr}
 800c842:	b08a      	sub	sp, #40	; 0x28
 800c844:	af00      	add	r7, sp, #0
 800c846:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800c848:	f107 0314 	add.w	r3, r7, #20
 800c84c:	2200      	movs	r2, #0
 800c84e:	601a      	str	r2, [r3, #0]
 800c850:	605a      	str	r2, [r3, #4]
 800c852:	609a      	str	r2, [r3, #8]
 800c854:	60da      	str	r2, [r3, #12]
 800c856:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 800c858:	687b      	ldr	r3, [r7, #4]
 800c85a:	681b      	ldr	r3, [r3, #0]
 800c85c:	4a25      	ldr	r2, [pc, #148]	; (800c8f4 <HAL_UART_MspInit+0xb4>)
 800c85e:	4293      	cmp	r3, r2
 800c860:	d144      	bne.n	800c8ec <HAL_UART_MspInit+0xac>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800c862:	4b25      	ldr	r3, [pc, #148]	; (800c8f8 <HAL_UART_MspInit+0xb8>)
 800c864:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800c866:	4a24      	ldr	r2, [pc, #144]	; (800c8f8 <HAL_UART_MspInit+0xb8>)
 800c868:	f043 0310 	orr.w	r3, r3, #16
 800c86c:	6453      	str	r3, [r2, #68]	; 0x44
 800c86e:	4b22      	ldr	r3, [pc, #136]	; (800c8f8 <HAL_UART_MspInit+0xb8>)
 800c870:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800c872:	f003 0310 	and.w	r3, r3, #16
 800c876:	613b      	str	r3, [r7, #16]
 800c878:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800c87a:	4b1f      	ldr	r3, [pc, #124]	; (800c8f8 <HAL_UART_MspInit+0xb8>)
 800c87c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c87e:	4a1e      	ldr	r2, [pc, #120]	; (800c8f8 <HAL_UART_MspInit+0xb8>)
 800c880:	f043 0302 	orr.w	r3, r3, #2
 800c884:	6313      	str	r3, [r2, #48]	; 0x30
 800c886:	4b1c      	ldr	r3, [pc, #112]	; (800c8f8 <HAL_UART_MspInit+0xb8>)
 800c888:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c88a:	f003 0302 	and.w	r3, r3, #2
 800c88e:	60fb      	str	r3, [r7, #12]
 800c890:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800c892:	4b19      	ldr	r3, [pc, #100]	; (800c8f8 <HAL_UART_MspInit+0xb8>)
 800c894:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c896:	4a18      	ldr	r2, [pc, #96]	; (800c8f8 <HAL_UART_MspInit+0xb8>)
 800c898:	f043 0301 	orr.w	r3, r3, #1
 800c89c:	6313      	str	r3, [r2, #48]	; 0x30
 800c89e:	4b16      	ldr	r3, [pc, #88]	; (800c8f8 <HAL_UART_MspInit+0xb8>)
 800c8a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c8a2:	f003 0301 	and.w	r3, r3, #1
 800c8a6:	60bb      	str	r3, [r7, #8]
 800c8a8:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration    
    PB7     ------> USART1_RX
    PA9     ------> USART1_TX 
    */
    GPIO_InitStruct.Pin = VCP_RX_Pin;
 800c8aa:	2380      	movs	r3, #128	; 0x80
 800c8ac:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800c8ae:	2302      	movs	r3, #2
 800c8b0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800c8b2:	2300      	movs	r3, #0
 800c8b4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800c8b6:	2300      	movs	r3, #0
 800c8b8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 800c8ba:	2307      	movs	r3, #7
 800c8bc:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(VCP_RX_GPIO_Port, &GPIO_InitStruct);
 800c8be:	f107 0314 	add.w	r3, r7, #20
 800c8c2:	4619      	mov	r1, r3
 800c8c4:	480d      	ldr	r0, [pc, #52]	; (800c8fc <HAL_UART_MspInit+0xbc>)
 800c8c6:	f7f8 fa95 	bl	8004df4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = VCP_TX_Pin;
 800c8ca:	f44f 7300 	mov.w	r3, #512	; 0x200
 800c8ce:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800c8d0:	2302      	movs	r3, #2
 800c8d2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800c8d4:	2300      	movs	r3, #0
 800c8d6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800c8d8:	2300      	movs	r3, #0
 800c8da:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 800c8dc:	2307      	movs	r3, #7
 800c8de:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(VCP_TX_GPIO_Port, &GPIO_InitStruct);
 800c8e0:	f107 0314 	add.w	r3, r7, #20
 800c8e4:	4619      	mov	r1, r3
 800c8e6:	4806      	ldr	r0, [pc, #24]	; (800c900 <HAL_UART_MspInit+0xc0>)
 800c8e8:	f7f8 fa84 	bl	8004df4 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 800c8ec:	bf00      	nop
 800c8ee:	3728      	adds	r7, #40	; 0x28
 800c8f0:	46bd      	mov	sp, r7
 800c8f2:	bd80      	pop	{r7, pc}
 800c8f4:	40011000 	.word	0x40011000
 800c8f8:	40023800 	.word	0x40023800
 800c8fc:	40020400 	.word	0x40020400
 800c900:	40020000 	.word	0x40020000

0800c904 <HAL_FMC_MspInit>:

}

static uint32_t FMC_Initialized = 0;

static void HAL_FMC_MspInit(void){
 800c904:	b580      	push	{r7, lr}
 800c906:	b086      	sub	sp, #24
 800c908:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FMC_MspInit 0 */

  /* USER CODE END FMC_MspInit 0 */
  GPIO_InitTypeDef GPIO_InitStruct ={0};
 800c90a:	1d3b      	adds	r3, r7, #4
 800c90c:	2200      	movs	r2, #0
 800c90e:	601a      	str	r2, [r3, #0]
 800c910:	605a      	str	r2, [r3, #4]
 800c912:	609a      	str	r2, [r3, #8]
 800c914:	60da      	str	r2, [r3, #12]
 800c916:	611a      	str	r2, [r3, #16]
  if (FMC_Initialized) {
 800c918:	4b3a      	ldr	r3, [pc, #232]	; (800ca04 <HAL_FMC_MspInit+0x100>)
 800c91a:	681b      	ldr	r3, [r3, #0]
 800c91c:	2b00      	cmp	r3, #0
 800c91e:	d16d      	bne.n	800c9fc <HAL_FMC_MspInit+0xf8>
    return;
  }
  FMC_Initialized = 1;
 800c920:	4b38      	ldr	r3, [pc, #224]	; (800ca04 <HAL_FMC_MspInit+0x100>)
 800c922:	2201      	movs	r2, #1
 800c924:	601a      	str	r2, [r3, #0]
  /* Peripheral clock enable */
  __HAL_RCC_FMC_CLK_ENABLE();
 800c926:	4b38      	ldr	r3, [pc, #224]	; (800ca08 <HAL_FMC_MspInit+0x104>)
 800c928:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c92a:	4a37      	ldr	r2, [pc, #220]	; (800ca08 <HAL_FMC_MspInit+0x104>)
 800c92c:	f043 0301 	orr.w	r3, r3, #1
 800c930:	6393      	str	r3, [r2, #56]	; 0x38
 800c932:	4b35      	ldr	r3, [pc, #212]	; (800ca08 <HAL_FMC_MspInit+0x104>)
 800c934:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c936:	f003 0301 	and.w	r3, r3, #1
 800c93a:	603b      	str	r3, [r7, #0]
 800c93c:	683b      	ldr	r3, [r7, #0]
  PE10   ------> FMC_D7
  PE12   ------> FMC_D9
  PE15   ------> FMC_D12
  PE13   ------> FMC_D10
  */
  GPIO_InitStruct.Pin = FMC_NBL1_Pin|FMC_NBL0_Pin|FMC_D5_Pin|FMC_D6_Pin 
 800c93e:	f64f 7383 	movw	r3, #65411	; 0xff83
 800c942:	607b      	str	r3, [r7, #4]
                          |FMC_D8_Pin|FMC_D11_Pin|FMC_D4_Pin|FMC_D7_Pin 
                          |FMC_D9_Pin|FMC_D12_Pin|FMC_D10_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800c944:	2302      	movs	r3, #2
 800c946:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800c948:	2300      	movs	r3, #0
 800c94a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800c94c:	2303      	movs	r3, #3
 800c94e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 800c950:	230c      	movs	r3, #12
 800c952:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800c954:	1d3b      	adds	r3, r7, #4
 800c956:	4619      	mov	r1, r3
 800c958:	482c      	ldr	r0, [pc, #176]	; (800ca0c <HAL_FMC_MspInit+0x108>)
 800c95a:	f7f8 fa4b 	bl	8004df4 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = FMC_SDNCAS_Pin|FMC_SDCLK_Pin|FMC_A11_Pin|FMC_A10_Pin 
 800c95e:	f248 1333 	movw	r3, #33075	; 0x8133
 800c962:	607b      	str	r3, [r7, #4]
                          |FMC_BA1_Pin|FMC_BA0_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800c964:	2302      	movs	r3, #2
 800c966:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800c968:	2300      	movs	r3, #0
 800c96a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800c96c:	2303      	movs	r3, #3
 800c96e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 800c970:	230c      	movs	r3, #12
 800c972:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 800c974:	1d3b      	adds	r3, r7, #4
 800c976:	4619      	mov	r1, r3
 800c978:	4825      	ldr	r0, [pc, #148]	; (800ca10 <HAL_FMC_MspInit+0x10c>)
 800c97a:	f7f8 fa3b 	bl	8004df4 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = FMC_D2_Pin|FMC_D3_Pin|FMC_D1_Pin|FMC_D15_Pin 
 800c97e:	f24c 7303 	movw	r3, #50947	; 0xc703
 800c982:	607b      	str	r3, [r7, #4]
                          |FMC_D0_Pin|FMC_D14_Pin|FMC_D13_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800c984:	2302      	movs	r3, #2
 800c986:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800c988:	2300      	movs	r3, #0
 800c98a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800c98c:	2303      	movs	r3, #3
 800c98e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 800c990:	230c      	movs	r3, #12
 800c992:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800c994:	1d3b      	adds	r3, r7, #4
 800c996:	4619      	mov	r1, r3
 800c998:	481e      	ldr	r0, [pc, #120]	; (800ca14 <HAL_FMC_MspInit+0x110>)
 800c99a:	f7f8 fa2b 	bl	8004df4 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = FMC_A0_Pin|FMC_A1_Pin|FMC_A2_Pin|FMC_A3_Pin 
 800c99e:	f64f 033f 	movw	r3, #63551	; 0xf83f
 800c9a2:	607b      	str	r3, [r7, #4]
                          |FMC_A4_Pin|FMC_A5_Pin|FMC_A6_Pin|FMC_A9_Pin 
                          |FMC_A7_Pin|FMC_A8_Pin|FMC_SDNRAS_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800c9a4:	2302      	movs	r3, #2
 800c9a6:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800c9a8:	2300      	movs	r3, #0
 800c9aa:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800c9ac:	2303      	movs	r3, #3
 800c9ae:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 800c9b0:	230c      	movs	r3, #12
 800c9b2:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 800c9b4:	1d3b      	adds	r3, r7, #4
 800c9b6:	4619      	mov	r1, r3
 800c9b8:	4817      	ldr	r0, [pc, #92]	; (800ca18 <HAL_FMC_MspInit+0x114>)
 800c9ba:	f7f8 fa1b 	bl	8004df4 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = FMC_SDNME_Pin|FMC_SDNE0_Pin;
 800c9be:	2328      	movs	r3, #40	; 0x28
 800c9c0:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800c9c2:	2302      	movs	r3, #2
 800c9c4:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800c9c6:	2300      	movs	r3, #0
 800c9c8:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800c9ca:	2303      	movs	r3, #3
 800c9cc:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 800c9ce:	230c      	movs	r3, #12
 800c9d0:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 800c9d2:	1d3b      	adds	r3, r7, #4
 800c9d4:	4619      	mov	r1, r3
 800c9d6:	4811      	ldr	r0, [pc, #68]	; (800ca1c <HAL_FMC_MspInit+0x118>)
 800c9d8:	f7f8 fa0c 	bl	8004df4 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = FMC_SDCKE0_Pin;
 800c9dc:	2308      	movs	r3, #8
 800c9de:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800c9e0:	2302      	movs	r3, #2
 800c9e2:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800c9e4:	2300      	movs	r3, #0
 800c9e6:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800c9e8:	2303      	movs	r3, #3
 800c9ea:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 800c9ec:	230c      	movs	r3, #12
 800c9ee:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(FMC_SDCKE0_GPIO_Port, &GPIO_InitStruct);
 800c9f0:	1d3b      	adds	r3, r7, #4
 800c9f2:	4619      	mov	r1, r3
 800c9f4:	480a      	ldr	r0, [pc, #40]	; (800ca20 <HAL_FMC_MspInit+0x11c>)
 800c9f6:	f7f8 f9fd 	bl	8004df4 <HAL_GPIO_Init>
 800c9fa:	e000      	b.n	800c9fe <HAL_FMC_MspInit+0xfa>
    return;
 800c9fc:	bf00      	nop

  /* USER CODE BEGIN FMC_MspInit 1 */

  /* USER CODE END FMC_MspInit 1 */
}
 800c9fe:	3718      	adds	r7, #24
 800ca00:	46bd      	mov	sp, r7
 800ca02:	bd80      	pop	{r7, pc}
 800ca04:	200002f0 	.word	0x200002f0
 800ca08:	40023800 	.word	0x40023800
 800ca0c:	40021000 	.word	0x40021000
 800ca10:	40021800 	.word	0x40021800
 800ca14:	40020c00 	.word	0x40020c00
 800ca18:	40021400 	.word	0x40021400
 800ca1c:	40021c00 	.word	0x40021c00
 800ca20:	40020800 	.word	0x40020800

0800ca24 <HAL_SDRAM_MspInit>:

void HAL_SDRAM_MspInit(SDRAM_HandleTypeDef* hsdram){
 800ca24:	b580      	push	{r7, lr}
 800ca26:	b082      	sub	sp, #8
 800ca28:	af00      	add	r7, sp, #0
 800ca2a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN SDRAM_MspInit 0 */

  /* USER CODE END SDRAM_MspInit 0 */
  HAL_FMC_MspInit();
 800ca2c:	f7ff ff6a 	bl	800c904 <HAL_FMC_MspInit>
  /* USER CODE BEGIN SDRAM_MspInit 1 */

  /* USER CODE END SDRAM_MspInit 1 */
}
 800ca30:	bf00      	nop
 800ca32:	3708      	adds	r7, #8
 800ca34:	46bd      	mov	sp, r7
 800ca36:	bd80      	pop	{r7, pc}

0800ca38 <SysTick_Handler>:
extern DMA2D_HandleTypeDef hdma2d;
extern LTDC_HandleTypeDef hltdc;
extern TIM_HandleTypeDef htim3;
extern TIM_HandleTypeDef htim7;
/* USER CODE BEGIN EV */
void SysTick_Handler(void) {
 800ca38:	b580      	push	{r7, lr}
 800ca3a:	af00      	add	r7, sp, #0
    HAL_IncTick();
 800ca3c:	f7f6 fa98 	bl	8002f70 <HAL_IncTick>
}
 800ca40:	bf00      	nop
 800ca42:	bd80      	pop	{r7, pc}

0800ca44 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800ca44:	b480      	push	{r7}
 800ca46:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 800ca48:	bf00      	nop
 800ca4a:	46bd      	mov	sp, r7
 800ca4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca50:	4770      	bx	lr

0800ca52 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800ca52:	b480      	push	{r7}
 800ca54:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800ca56:	e7fe      	b.n	800ca56 <HardFault_Handler+0x4>

0800ca58 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800ca58:	b480      	push	{r7}
 800ca5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800ca5c:	e7fe      	b.n	800ca5c <MemManage_Handler+0x4>

0800ca5e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800ca5e:	b480      	push	{r7}
 800ca60:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800ca62:	e7fe      	b.n	800ca62 <BusFault_Handler+0x4>

0800ca64 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800ca64:	b480      	push	{r7}
 800ca66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800ca68:	e7fe      	b.n	800ca68 <UsageFault_Handler+0x4>

0800ca6a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800ca6a:	b480      	push	{r7}
 800ca6c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800ca6e:	bf00      	nop
 800ca70:	46bd      	mov	sp, r7
 800ca72:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca76:	4770      	bx	lr

0800ca78 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800ca78:	b480      	push	{r7}
 800ca7a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800ca7c:	bf00      	nop
 800ca7e:	46bd      	mov	sp, r7
 800ca80:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca84:	4770      	bx	lr

0800ca86 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800ca86:	b480      	push	{r7}
 800ca88:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800ca8a:	bf00      	nop
 800ca8c:	46bd      	mov	sp, r7
 800ca8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca92:	4770      	bx	lr

0800ca94 <ADC_IRQHandler>:

/**
  * @brief This function handles ADC1, ADC2 and ADC3 global interrupts.
  */
void ADC_IRQHandler(void)
{
 800ca94:	b580      	push	{r7, lr}
 800ca96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC_IRQn 0 */

  /* USER CODE END ADC_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 800ca98:	4802      	ldr	r0, [pc, #8]	; (800caa4 <ADC_IRQHandler+0x10>)
 800ca9a:	f7f6 fbaf 	bl	80031fc <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC_IRQn 1 */

  /* USER CODE END ADC_IRQn 1 */
}
 800ca9e:	bf00      	nop
 800caa0:	bd80      	pop	{r7, pc}
 800caa2:	bf00      	nop
 800caa4:	20000540 	.word	0x20000540

0800caa8 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 800caa8:	b580      	push	{r7, lr}
 800caaa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 800caac:	4802      	ldr	r0, [pc, #8]	; (800cab8 <TIM3_IRQHandler+0x10>)
 800caae:	f7fc f803 	bl	8008ab8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 800cab2:	bf00      	nop
 800cab4:	bd80      	pop	{r7, pc}
 800cab6:	bf00      	nop
 800cab8:	20000458 	.word	0x20000458

0800cabc <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 800cabc:	b580      	push	{r7, lr}
 800cabe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 800cac0:	4802      	ldr	r0, [pc, #8]	; (800cacc <TIM7_IRQHandler+0x10>)
 800cac2:	f7fb fff9 	bl	8008ab8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 800cac6:	bf00      	nop
 800cac8:	bd80      	pop	{r7, pc}
 800caca:	bf00      	nop
 800cacc:	2000074c 	.word	0x2000074c

0800cad0 <DMA2_Stream4_IRQHandler>:

/**
  * @brief This function handles DMA2 stream4 global interrupt.
  */
void DMA2_Stream4_IRQHandler(void)
{
 800cad0:	b580      	push	{r7, lr}
 800cad2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream4_IRQn 0 */

  /* USER CODE END DMA2_Stream4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 800cad4:	4802      	ldr	r0, [pc, #8]	; (800cae0 <DMA2_Stream4_IRQHandler+0x10>)
 800cad6:	f7f7 fb89 	bl	80041ec <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream4_IRQn 1 */

  /* USER CODE END DMA2_Stream4_IRQn 1 */
}
 800cada:	bf00      	nop
 800cadc:	bd80      	pop	{r7, pc}
 800cade:	bf00      	nop
 800cae0:	20000658 	.word	0x20000658

0800cae4 <LTDC_IRQHandler>:

/**
  * @brief This function handles LTDC global interrupt.
  */
void LTDC_IRQHandler(void)
{
 800cae4:	b580      	push	{r7, lr}
 800cae6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN LTDC_IRQn 0 */

  /* USER CODE END LTDC_IRQn 0 */
  HAL_LTDC_IRQHandler(&hltdc);
 800cae8:	4802      	ldr	r0, [pc, #8]	; (800caf4 <LTDC_IRQHandler+0x10>)
 800caea:	f7f9 f943 	bl	8005d74 <HAL_LTDC_IRQHandler>
  /* USER CODE BEGIN LTDC_IRQn 1 */

  /* USER CODE END LTDC_IRQn 1 */
}
 800caee:	bf00      	nop
 800caf0:	bd80      	pop	{r7, pc}
 800caf2:	bf00      	nop
 800caf4:	20000498 	.word	0x20000498

0800caf8 <DMA2D_IRQHandler>:

/**
  * @brief This function handles DMA2D global interrupt.
  */
void DMA2D_IRQHandler(void)
{
 800caf8:	b580      	push	{r7, lr}
 800cafa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2D_IRQn 0 */

  /* USER CODE END DMA2D_IRQn 0 */
  HAL_DMA2D_IRQHandler(&hdma2d);
 800cafc:	4802      	ldr	r0, [pc, #8]	; (800cb08 <DMA2D_IRQHandler+0x10>)
 800cafe:	f7f7 ff3b 	bl	8004978 <HAL_DMA2D_IRQHandler>
  /* USER CODE BEGIN DMA2D_IRQn 1 */

  /* USER CODE END DMA2D_IRQn 1 */
}
 800cb02:	bf00      	nop
 800cb04:	bd80      	pop	{r7, pc}
 800cb06:	bf00      	nop
 800cb08:	200006d8 	.word	0x200006d8

0800cb0c <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800cb0c:	b480      	push	{r7}
 800cb0e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800cb10:	4b15      	ldr	r3, [pc, #84]	; (800cb68 <SystemInit+0x5c>)
 800cb12:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800cb16:	4a14      	ldr	r2, [pc, #80]	; (800cb68 <SystemInit+0x5c>)
 800cb18:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800cb1c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 800cb20:	4b12      	ldr	r3, [pc, #72]	; (800cb6c <SystemInit+0x60>)
 800cb22:	681b      	ldr	r3, [r3, #0]
 800cb24:	4a11      	ldr	r2, [pc, #68]	; (800cb6c <SystemInit+0x60>)
 800cb26:	f043 0301 	orr.w	r3, r3, #1
 800cb2a:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 800cb2c:	4b0f      	ldr	r3, [pc, #60]	; (800cb6c <SystemInit+0x60>)
 800cb2e:	2200      	movs	r2, #0
 800cb30:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 800cb32:	4b0e      	ldr	r3, [pc, #56]	; (800cb6c <SystemInit+0x60>)
 800cb34:	681a      	ldr	r2, [r3, #0]
 800cb36:	490d      	ldr	r1, [pc, #52]	; (800cb6c <SystemInit+0x60>)
 800cb38:	4b0d      	ldr	r3, [pc, #52]	; (800cb70 <SystemInit+0x64>)
 800cb3a:	4013      	ands	r3, r2
 800cb3c:	600b      	str	r3, [r1, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 800cb3e:	4b0b      	ldr	r3, [pc, #44]	; (800cb6c <SystemInit+0x60>)
 800cb40:	4a0c      	ldr	r2, [pc, #48]	; (800cb74 <SystemInit+0x68>)
 800cb42:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 800cb44:	4b09      	ldr	r3, [pc, #36]	; (800cb6c <SystemInit+0x60>)
 800cb46:	681b      	ldr	r3, [r3, #0]
 800cb48:	4a08      	ldr	r2, [pc, #32]	; (800cb6c <SystemInit+0x60>)
 800cb4a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800cb4e:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 800cb50:	4b06      	ldr	r3, [pc, #24]	; (800cb6c <SystemInit+0x60>)
 800cb52:	2200      	movs	r2, #0
 800cb54:	60da      	str	r2, [r3, #12]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM1_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 800cb56:	4b04      	ldr	r3, [pc, #16]	; (800cb68 <SystemInit+0x5c>)
 800cb58:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800cb5c:	609a      	str	r2, [r3, #8]
#endif
}
 800cb5e:	bf00      	nop
 800cb60:	46bd      	mov	sp, r7
 800cb62:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cb66:	4770      	bx	lr
 800cb68:	e000ed00 	.word	0xe000ed00
 800cb6c:	40023800 	.word	0x40023800
 800cb70:	fef6ffff 	.word	0xfef6ffff
 800cb74:	24003010 	.word	0x24003010

0800cb78 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 800cb78:	f8df d034 	ldr.w	sp, [pc, #52]	; 800cbb0 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 800cb7c:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 800cb7e:	e003      	b.n	800cb88 <LoopCopyDataInit>

0800cb80 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 800cb80:	4b0c      	ldr	r3, [pc, #48]	; (800cbb4 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 800cb82:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 800cb84:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 800cb86:	3104      	adds	r1, #4

0800cb88 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 800cb88:	480b      	ldr	r0, [pc, #44]	; (800cbb8 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 800cb8a:	4b0c      	ldr	r3, [pc, #48]	; (800cbbc <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 800cb8c:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 800cb8e:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 800cb90:	d3f6      	bcc.n	800cb80 <CopyDataInit>
  ldr  r2, =_sbss
 800cb92:	4a0b      	ldr	r2, [pc, #44]	; (800cbc0 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 800cb94:	e002      	b.n	800cb9c <LoopFillZerobss>

0800cb96 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 800cb96:	2300      	movs	r3, #0
  str  r3, [r2], #4
 800cb98:	f842 3b04 	str.w	r3, [r2], #4

0800cb9c <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 800cb9c:	4b09      	ldr	r3, [pc, #36]	; (800cbc4 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 800cb9e:	429a      	cmp	r2, r3
  bcc  FillZerobss
 800cba0:	d3f9      	bcc.n	800cb96 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 800cba2:	f7ff ffb3 	bl	800cb0c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800cba6:	f000 f811 	bl	800cbcc <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800cbaa:	f7fe f815 	bl	800abd8 <main>
  bx  lr    
 800cbae:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 800cbb0:	2004ffff 	.word	0x2004ffff
  ldr  r3, =_sidata
 800cbb4:	0800f63c 	.word	0x0800f63c
  ldr  r0, =_sdata
 800cbb8:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 800cbbc:	200000b0 	.word	0x200000b0
  ldr  r2, =_sbss
 800cbc0:	200000b0 	.word	0x200000b0
  ldr  r3, = _ebss
 800cbc4:	200027e0 	.word	0x200027e0

0800cbc8 <CAN1_RX0_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800cbc8:	e7fe      	b.n	800cbc8 <CAN1_RX0_IRQHandler>
	...

0800cbcc <__libc_init_array>:
 800cbcc:	b570      	push	{r4, r5, r6, lr}
 800cbce:	4e0d      	ldr	r6, [pc, #52]	; (800cc04 <__libc_init_array+0x38>)
 800cbd0:	4c0d      	ldr	r4, [pc, #52]	; (800cc08 <__libc_init_array+0x3c>)
 800cbd2:	1ba4      	subs	r4, r4, r6
 800cbd4:	10a4      	asrs	r4, r4, #2
 800cbd6:	2500      	movs	r5, #0
 800cbd8:	42a5      	cmp	r5, r4
 800cbda:	d109      	bne.n	800cbf0 <__libc_init_array+0x24>
 800cbdc:	4e0b      	ldr	r6, [pc, #44]	; (800cc0c <__libc_init_array+0x40>)
 800cbde:	4c0c      	ldr	r4, [pc, #48]	; (800cc10 <__libc_init_array+0x44>)
 800cbe0:	f000 f820 	bl	800cc24 <_init>
 800cbe4:	1ba4      	subs	r4, r4, r6
 800cbe6:	10a4      	asrs	r4, r4, #2
 800cbe8:	2500      	movs	r5, #0
 800cbea:	42a5      	cmp	r5, r4
 800cbec:	d105      	bne.n	800cbfa <__libc_init_array+0x2e>
 800cbee:	bd70      	pop	{r4, r5, r6, pc}
 800cbf0:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800cbf4:	4798      	blx	r3
 800cbf6:	3501      	adds	r5, #1
 800cbf8:	e7ee      	b.n	800cbd8 <__libc_init_array+0xc>
 800cbfa:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800cbfe:	4798      	blx	r3
 800cc00:	3501      	adds	r5, #1
 800cc02:	e7f2      	b.n	800cbea <__libc_init_array+0x1e>
 800cc04:	0800f634 	.word	0x0800f634
 800cc08:	0800f634 	.word	0x0800f634
 800cc0c:	0800f634 	.word	0x0800f634
 800cc10:	0800f638 	.word	0x0800f638

0800cc14 <memset>:
 800cc14:	4402      	add	r2, r0
 800cc16:	4603      	mov	r3, r0
 800cc18:	4293      	cmp	r3, r2
 800cc1a:	d100      	bne.n	800cc1e <memset+0xa>
 800cc1c:	4770      	bx	lr
 800cc1e:	f803 1b01 	strb.w	r1, [r3], #1
 800cc22:	e7f9      	b.n	800cc18 <memset+0x4>

0800cc24 <_init>:
 800cc24:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cc26:	bf00      	nop
 800cc28:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800cc2a:	bc08      	pop	{r3}
 800cc2c:	469e      	mov	lr, r3
 800cc2e:	4770      	bx	lr

0800cc30 <_fini>:
 800cc30:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cc32:	bf00      	nop
 800cc34:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800cc36:	bc08      	pop	{r3}
 800cc38:	469e      	mov	lr, r3
 800cc3a:	4770      	bx	lr
