
*** Running vivado
    with args -log axi_spi_top_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source axi_spi_top_wrapper.tcl


****** Vivado v2018.1 (64-bit)
  **** SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source axi_spi_top_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/sysgen_workspace'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.1/data/ip'.
add_files: Time (s): cpu = 00:00:21 ; elapsed = 00:00:41 . Memory (MB): peak = 453.648 ; gain = 194.125
Command: synth_design -top axi_spi_top_wrapper -part xc7k325tffg900-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k325t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 15368 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 556.895 ; gain = 103.246
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'axi_spi_top_wrapper' [D:/Vivado2018_wrk/axi_spi/axi_spi.srcs/sources_1/bd/axi_spi_top/hdl/axi_spi_top_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'axi_spi_top' [D:/Vivado2018_wrk/axi_spi/axi_spi.srcs/sources_1/bd/axi_spi_top/synth/axi_spi_top.v:13]
INFO: [Synth 8-6157] synthesizing module 'axi_spi_top_Tgate_0_0' [D:/Vivado2018_wrk/axi_spi/axi_spi.runs/synth_1/.Xil/Vivado-15036-zhatianyics-PC/realtime/axi_spi_top_Tgate_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'axi_spi_top_Tgate_0_0' (1#1) [D:/Vivado2018_wrk/axi_spi/axi_spi.runs/synth_1/.Xil/Vivado-15036-zhatianyics-PC/realtime/axi_spi_top_Tgate_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'axi_spi_top_Tgate_0_1' [D:/Vivado2018_wrk/axi_spi/axi_spi.runs/synth_1/.Xil/Vivado-15036-zhatianyics-PC/realtime/axi_spi_top_Tgate_0_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'axi_spi_top_Tgate_0_1' (2#1) [D:/Vivado2018_wrk/axi_spi/axi_spi.runs/synth_1/.Xil/Vivado-15036-zhatianyics-PC/realtime/axi_spi_top_Tgate_0_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'axi_spi_top_Tgate_2_0' [D:/Vivado2018_wrk/axi_spi/axi_spi.runs/synth_1/.Xil/Vivado-15036-zhatianyics-PC/realtime/axi_spi_top_Tgate_2_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'axi_spi_top_Tgate_2_0' (3#1) [D:/Vivado2018_wrk/axi_spi/axi_spi.runs/synth_1/.Xil/Vivado-15036-zhatianyics-PC/realtime/axi_spi_top_Tgate_2_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'axi_spi_top_Tgate_width5_0_0' [D:/Vivado2018_wrk/axi_spi/axi_spi.runs/synth_1/.Xil/Vivado-15036-zhatianyics-PC/realtime/axi_spi_top_Tgate_width5_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'axi_spi_top_Tgate_width5_0_0' (4#1) [D:/Vivado2018_wrk/axi_spi/axi_spi.runs/synth_1/.Xil/Vivado-15036-zhatianyics-PC/realtime/axi_spi_top_Tgate_width5_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'axi_spi_top_axi_quad_spi_0_0' [D:/Vivado2018_wrk/axi_spi/axi_spi.runs/synth_1/.Xil/Vivado-15036-zhatianyics-PC/realtime/axi_spi_top_axi_quad_spi_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'axi_spi_top_axi_quad_spi_0_0' (5#1) [D:/Vivado2018_wrk/axi_spi/axi_spi.runs/synth_1/.Xil/Vivado-15036-zhatianyics-PC/realtime/axi_spi_top_axi_quad_spi_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'axi_quad_spi_0' of module 'axi_spi_top_axi_quad_spi_0_0' requires 33 connections, but only 32 given [D:/Vivado2018_wrk/axi_spi/axi_spi.srcs/sources_1/bd/axi_spi_top/synth/axi_spi_top.v:232]
INFO: [Synth 8-6157] synthesizing module 'axi_spi_top_axi_traffic_gen_0_0' [D:/Vivado2018_wrk/axi_spi/axi_spi.runs/synth_1/.Xil/Vivado-15036-zhatianyics-PC/realtime/axi_spi_top_axi_traffic_gen_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'axi_spi_top_axi_traffic_gen_0_0' (6#1) [D:/Vivado2018_wrk/axi_spi/axi_spi.runs/synth_1/.Xil/Vivado-15036-zhatianyics-PC/realtime/axi_spi_top_axi_traffic_gen_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'axi_spi_top_axi_traffic_gen_0_1' [D:/Vivado2018_wrk/axi_spi/axi_spi.runs/synth_1/.Xil/Vivado-15036-zhatianyics-PC/realtime/axi_spi_top_axi_traffic_gen_0_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'axi_spi_top_axi_traffic_gen_0_1' (7#1) [D:/Vivado2018_wrk/axi_spi/axi_spi.runs/synth_1/.Xil/Vivado-15036-zhatianyics-PC/realtime/axi_spi_top_axi_traffic_gen_0_1_stub.v:6]
WARNING: [Synth 8-350] instance 'axi_traffic_gen_1' of module 'axi_spi_top_axi_traffic_gen_0_1' requires 15 connections, but only 14 given [D:/Vivado2018_wrk/axi_spi/axi_spi.srcs/sources_1/bd/axi_spi_top/synth/axi_spi_top.v:281]
INFO: [Synth 8-6157] synthesizing module 'axi_spi_top_axi_traffic_gen_0_2' [D:/Vivado2018_wrk/axi_spi/axi_spi.runs/synth_1/.Xil/Vivado-15036-zhatianyics-PC/realtime/axi_spi_top_axi_traffic_gen_0_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'axi_spi_top_axi_traffic_gen_0_2' (8#1) [D:/Vivado2018_wrk/axi_spi/axi_spi.runs/synth_1/.Xil/Vivado-15036-zhatianyics-PC/realtime/axi_spi_top_axi_traffic_gen_0_2_stub.v:6]
WARNING: [Synth 8-350] instance 'axi_traffic_gen_2' of module 'axi_spi_top_axi_traffic_gen_0_2' requires 15 connections, but only 13 given [D:/Vivado2018_wrk/axi_spi/axi_spi.srcs/sources_1/bd/axi_spi_top/synth/axi_spi_top.v:296]
INFO: [Synth 8-6157] synthesizing module 'axi_spi_top_clk_wiz_0_0' [D:/Vivado2018_wrk/axi_spi/axi_spi.runs/synth_1/.Xil/Vivado-15036-zhatianyics-PC/realtime/axi_spi_top_clk_wiz_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'axi_spi_top_clk_wiz_0_0' (9#1) [D:/Vivado2018_wrk/axi_spi/axi_spi.runs/synth_1/.Xil/Vivado-15036-zhatianyics-PC/realtime/axi_spi_top_clk_wiz_0_0_stub.v:5]
WARNING: [Synth 8-350] instance 'clk_wiz_0' of module 'axi_spi_top_clk_wiz_0_0' requires 6 connections, but only 5 given [D:/Vivado2018_wrk/axi_spi/axi_spi.srcs/sources_1/bd/axi_spi_top/synth/axi_spi_top.v:310]
INFO: [Synth 8-6157] synthesizing module 'axi_spi_top_clk_wiz_1_0' [D:/Vivado2018_wrk/axi_spi/axi_spi.runs/synth_1/.Xil/Vivado-15036-zhatianyics-PC/realtime/axi_spi_top_clk_wiz_1_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'axi_spi_top_clk_wiz_1_0' (10#1) [D:/Vivado2018_wrk/axi_spi/axi_spi.runs/synth_1/.Xil/Vivado-15036-zhatianyics-PC/realtime/axi_spi_top_clk_wiz_1_0_stub.v:5]
WARNING: [Synth 8-350] instance 'clk_wiz_1' of module 'axi_spi_top_clk_wiz_1_0' requires 4 connections, but only 3 given [D:/Vivado2018_wrk/axi_spi/axi_spi.srcs/sources_1/bd/axi_spi_top/synth/axi_spi_top.v:316]
INFO: [Synth 8-6157] synthesizing module 'axi_spi_top_data_rearrange_0_0' [D:/Vivado2018_wrk/axi_spi/axi_spi.runs/synth_1/.Xil/Vivado-15036-zhatianyics-PC/realtime/axi_spi_top_data_rearrange_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'axi_spi_top_data_rearrange_0_0' (11#1) [D:/Vivado2018_wrk/axi_spi/axi_spi.runs/synth_1/.Xil/Vivado-15036-zhatianyics-PC/realtime/axi_spi_top_data_rearrange_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'axi_spi_top_ddc_spec_0_1' [D:/Vivado2018_wrk/axi_spi/axi_spi.runs/synth_1/.Xil/Vivado-15036-zhatianyics-PC/realtime/axi_spi_top_ddc_spec_0_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'axi_spi_top_ddc_spec_0_1' (12#1) [D:/Vivado2018_wrk/axi_spi/axi_spi.runs/synth_1/.Xil/Vivado-15036-zhatianyics-PC/realtime/axi_spi_top_ddc_spec_0_1_stub.v:6]
WARNING: [Synth 8-350] instance 'ddc_spec_0' of module 'axi_spi_top_ddc_spec_0_1' requires 7 connections, but only 6 given [D:/Vivado2018_wrk/axi_spi/axi_spi.srcs/sources_1/bd/axi_spi_top/synth/axi_spi_top.v:328]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/Vivado2018_wrk/axi_spi/axi_spi.srcs/sources_1/bd/axi_spi_top/synth/axi_spi_top.v:335]
INFO: [Synth 8-6157] synthesizing module 'axi_spi_top_dds_compiler_0_0' [D:/Vivado2018_wrk/axi_spi/axi_spi.runs/synth_1/.Xil/Vivado-15036-zhatianyics-PC/realtime/axi_spi_top_dds_compiler_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'axi_spi_top_dds_compiler_0_0' (13#1) [D:/Vivado2018_wrk/axi_spi/axi_spi.runs/synth_1/.Xil/Vivado-15036-zhatianyics-PC/realtime/axi_spi_top_dds_compiler_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'dds_compiler_0' of module 'axi_spi_top_dds_compiler_0_0' requires 3 connections, but only 1 given [D:/Vivado2018_wrk/axi_spi/axi_spi.srcs/sources_1/bd/axi_spi_top/synth/axi_spi_top.v:335]
INFO: [Synth 8-6157] synthesizing module 'axi_spi_top_init_delay_0_0' [D:/Vivado2018_wrk/axi_spi/axi_spi.runs/synth_1/.Xil/Vivado-15036-zhatianyics-PC/realtime/axi_spi_top_init_delay_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'axi_spi_top_init_delay_0_0' (14#1) [D:/Vivado2018_wrk/axi_spi/axi_spi.runs/synth_1/.Xil/Vivado-15036-zhatianyics-PC/realtime/axi_spi_top_init_delay_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'axi_spi_top_init_delay_0_1' [D:/Vivado2018_wrk/axi_spi/axi_spi.runs/synth_1/.Xil/Vivado-15036-zhatianyics-PC/realtime/axi_spi_top_init_delay_0_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'axi_spi_top_init_delay_0_1' (15#1) [D:/Vivado2018_wrk/axi_spi/axi_spi.runs/synth_1/.Xil/Vivado-15036-zhatianyics-PC/realtime/axi_spi_top_init_delay_0_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'axi_spi_top_inv_0_0' [D:/Vivado2018_wrk/axi_spi/axi_spi.runs/synth_1/.Xil/Vivado-15036-zhatianyics-PC/realtime/axi_spi_top_inv_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'axi_spi_top_inv_0_0' (16#1) [D:/Vivado2018_wrk/axi_spi/axi_spi.runs/synth_1/.Xil/Vivado-15036-zhatianyics-PC/realtime/axi_spi_top_inv_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'axi_spi_top_jesd204_0_0' [D:/Vivado2018_wrk/axi_spi/axi_spi.runs/synth_1/.Xil/Vivado-15036-zhatianyics-PC/realtime/axi_spi_top_jesd204_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'axi_spi_top_jesd204_0_0' (17#1) [D:/Vivado2018_wrk/axi_spi/axi_spi.runs/synth_1/.Xil/Vivado-15036-zhatianyics-PC/realtime/axi_spi_top_jesd204_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'axi_spi_top_jtag_axi_0_0' [D:/Vivado2018_wrk/axi_spi/axi_spi.runs/synth_1/.Xil/Vivado-15036-zhatianyics-PC/realtime/axi_spi_top_jtag_axi_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'axi_spi_top_jtag_axi_0_0' (18#1) [D:/Vivado2018_wrk/axi_spi/axi_spi.runs/synth_1/.Xil/Vivado-15036-zhatianyics-PC/realtime/axi_spi_top_jtag_axi_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'axi_spi_top_jtag_axi_0_axi_periph_0' [D:/Vivado2018_wrk/axi_spi/axi_spi.srcs/sources_1/bd/axi_spi_top/synth/axi_spi_top.v:632]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_1RTIO97' [D:/Vivado2018_wrk/axi_spi/axi_spi.srcs/sources_1/bd/axi_spi_top/synth/axi_spi_top.v:1454]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_1RTIO97' (19#1) [D:/Vivado2018_wrk/axi_spi/axi_spi.srcs/sources_1/bd/axi_spi_top/synth/axi_spi_top.v:1454]
INFO: [Synth 8-6157] synthesizing module 'm01_couplers_imp_XT2UHH' [D:/Vivado2018_wrk/axi_spi/axi_spi.srcs/sources_1/bd/axi_spi_top/synth/axi_spi_top.v:1586]
INFO: [Synth 8-6155] done synthesizing module 'm01_couplers_imp_XT2UHH' (20#1) [D:/Vivado2018_wrk/axi_spi/axi_spi.srcs/sources_1/bd/axi_spi_top/synth/axi_spi_top.v:1586]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_2S0LZV' [D:/Vivado2018_wrk/axi_spi/axi_spi.srcs/sources_1/bd/axi_spi_top/synth/axi_spi_top.v:1718]
INFO: [Synth 8-6157] synthesizing module 'axi_spi_top_auto_pc_0' [D:/Vivado2018_wrk/axi_spi/axi_spi.runs/synth_1/.Xil/Vivado-15036-zhatianyics-PC/realtime/axi_spi_top_auto_pc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'axi_spi_top_auto_pc_0' (21#1) [D:/Vivado2018_wrk/axi_spi/axi_spi.runs/synth_1/.Xil/Vivado-15036-zhatianyics-PC/realtime/axi_spi_top_auto_pc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_2S0LZV' (22#1) [D:/Vivado2018_wrk/axi_spi/axi_spi.srcs/sources_1/bd/axi_spi_top/synth/axi_spi_top.v:1718]
INFO: [Synth 8-6157] synthesizing module 's01_couplers_imp_15KTGHX' [D:/Vivado2018_wrk/axi_spi/axi_spi.srcs/sources_1/bd/axi_spi_top/synth/axi_spi_top.v:2020]
INFO: [Synth 8-6155] done synthesizing module 's01_couplers_imp_15KTGHX' (23#1) [D:/Vivado2018_wrk/axi_spi/axi_spi.srcs/sources_1/bd/axi_spi_top/synth/axi_spi_top.v:2020]
INFO: [Synth 8-6157] synthesizing module 's02_couplers_imp_1U93CBQ' [D:/Vivado2018_wrk/axi_spi/axi_spi.srcs/sources_1/bd/axi_spi_top/synth/axi_spi_top.v:2110]
INFO: [Synth 8-6155] done synthesizing module 's02_couplers_imp_1U93CBQ' (24#1) [D:/Vivado2018_wrk/axi_spi/axi_spi.srcs/sources_1/bd/axi_spi_top/synth/axi_spi_top.v:2110]
INFO: [Synth 8-6157] synthesizing module 's03_couplers_imp_VDW054' [D:/Vivado2018_wrk/axi_spi/axi_spi.srcs/sources_1/bd/axi_spi_top/synth/axi_spi_top.v:2200]
INFO: [Synth 8-6155] done synthesizing module 's03_couplers_imp_VDW054' (25#1) [D:/Vivado2018_wrk/axi_spi/axi_spi.srcs/sources_1/bd/axi_spi_top/synth/axi_spi_top.v:2200]
INFO: [Synth 8-6157] synthesizing module 'axi_spi_top_xbar_0' [D:/Vivado2018_wrk/axi_spi/axi_spi.runs/synth_1/.Xil/Vivado-15036-zhatianyics-PC/realtime/axi_spi_top_xbar_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'axi_spi_top_xbar_0' (26#1) [D:/Vivado2018_wrk/axi_spi/axi_spi.runs/synth_1/.Xil/Vivado-15036-zhatianyics-PC/realtime/axi_spi_top_xbar_0_stub.v:6]
WARNING: [Synth 8-689] width (1) of port connection 's_axi_arready' does not match port width (4) of module 'axi_spi_top_xbar_0' [D:/Vivado2018_wrk/axi_spi/axi_spi.srcs/sources_1/bd/axi_spi_top/synth/axi_spi_top.v:1435]
WARNING: [Synth 8-689] width (32) of port connection 's_axi_rdata' does not match port width (128) of module 'axi_spi_top_xbar_0' [D:/Vivado2018_wrk/axi_spi/axi_spi.srcs/sources_1/bd/axi_spi_top/synth/axi_spi_top.v:1444]
WARNING: [Synth 8-689] width (2) of port connection 's_axi_rresp' does not match port width (8) of module 'axi_spi_top_xbar_0' [D:/Vivado2018_wrk/axi_spi/axi_spi.srcs/sources_1/bd/axi_spi_top/synth/axi_spi_top.v:1446]
WARNING: [Synth 8-689] width (1) of port connection 's_axi_rvalid' does not match port width (4) of module 'axi_spi_top_xbar_0' [D:/Vivado2018_wrk/axi_spi/axi_spi.srcs/sources_1/bd/axi_spi_top/synth/axi_spi_top.v:1447]
WARNING: [Synth 8-350] instance 'xbar' of module 'axi_spi_top_xbar_0' requires 40 connections, but only 38 given [D:/Vivado2018_wrk/axi_spi/axi_spi.srcs/sources_1/bd/axi_spi_top/synth/axi_spi_top.v:1413]
INFO: [Synth 8-6155] done synthesizing module 'axi_spi_top_jtag_axi_0_axi_periph_0' (27#1) [D:/Vivado2018_wrk/axi_spi/axi_spi.srcs/sources_1/bd/axi_spi_top/synth/axi_spi_top.v:632]
INFO: [Synth 8-6157] synthesizing module 'axi_spi_top_reformat_0_0' [D:/Vivado2018_wrk/axi_spi/axi_spi.runs/synth_1/.Xil/Vivado-15036-zhatianyics-PC/realtime/axi_spi_top_reformat_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'axi_spi_top_reformat_0_0' (28#1) [D:/Vivado2018_wrk/axi_spi/axi_spi.runs/synth_1/.Xil/Vivado-15036-zhatianyics-PC/realtime/axi_spi_top_reformat_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'axi_spi_top_resample_0_0' [D:/Vivado2018_wrk/axi_spi/axi_spi.runs/synth_1/.Xil/Vivado-15036-zhatianyics-PC/realtime/axi_spi_top_resample_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'axi_spi_top_resample_0_0' (29#1) [D:/Vivado2018_wrk/axi_spi/axi_spi.runs/synth_1/.Xil/Vivado-15036-zhatianyics-PC/realtime/axi_spi_top_resample_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'axi_spi_top_rst_clk_wiz_0_100M_0' [D:/Vivado2018_wrk/axi_spi/axi_spi.runs/synth_1/.Xil/Vivado-15036-zhatianyics-PC/realtime/axi_spi_top_rst_clk_wiz_0_100M_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'axi_spi_top_rst_clk_wiz_0_100M_0' (30#1) [D:/Vivado2018_wrk/axi_spi/axi_spi.runs/synth_1/.Xil/Vivado-15036-zhatianyics-PC/realtime/axi_spi_top_rst_clk_wiz_0_100M_0_stub.v:6]
WARNING: [Synth 8-350] instance 'rst_clk_wiz_0_100M' of module 'axi_spi_top_rst_clk_wiz_0_100M_0' requires 10 connections, but only 7 given [D:/Vivado2018_wrk/axi_spi/axi_spi.srcs/sources_1/bd/axi_spi_top/synth/axi_spi_top.v:555]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/Vivado2018_wrk/axi_spi/axi_spi.srcs/sources_1/bd/axi_spi_top/synth/axi_spi_top.v:563]
INFO: [Synth 8-6157] synthesizing module 'axi_spi_top_system_ila_0_1' [D:/Vivado2018_wrk/axi_spi/axi_spi.runs/synth_1/.Xil/Vivado-15036-zhatianyics-PC/realtime/axi_spi_top_system_ila_0_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'axi_spi_top_system_ila_0_1' (31#1) [D:/Vivado2018_wrk/axi_spi/axi_spi.runs/synth_1/.Xil/Vivado-15036-zhatianyics-PC/realtime/axi_spi_top_system_ila_0_1_stub.v:6]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/Vivado2018_wrk/axi_spi/axi_spi.srcs/sources_1/bd/axi_spi_top/synth/axi_spi_top.v:598]
INFO: [Synth 8-6157] synthesizing module 'axi_spi_top_system_ila_1_1' [D:/Vivado2018_wrk/axi_spi/axi_spi.runs/synth_1/.Xil/Vivado-15036-zhatianyics-PC/realtime/axi_spi_top_system_ila_1_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'axi_spi_top_system_ila_1_1' (32#1) [D:/Vivado2018_wrk/axi_spi/axi_spi.runs/synth_1/.Xil/Vivado-15036-zhatianyics-PC/realtime/axi_spi_top_system_ila_1_1_stub.v:6]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/Vivado2018_wrk/axi_spi/axi_spi.srcs/sources_1/bd/axi_spi_top/synth/axi_spi_top.v:609]
INFO: [Synth 8-6157] synthesizing module 'axi_spi_top_system_ila_2_1' [D:/Vivado2018_wrk/axi_spi/axi_spi.runs/synth_1/.Xil/Vivado-15036-zhatianyics-PC/realtime/axi_spi_top_system_ila_2_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'axi_spi_top_system_ila_2_1' (33#1) [D:/Vivado2018_wrk/axi_spi/axi_spi.runs/synth_1/.Xil/Vivado-15036-zhatianyics-PC/realtime/axi_spi_top_system_ila_2_1_stub.v:6]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/Vivado2018_wrk/axi_spi/axi_spi.srcs/sources_1/bd/axi_spi_top/synth/axi_spi_top.v:615]
INFO: [Synth 8-6157] synthesizing module 'axi_spi_top_system_ila_3_1' [D:/Vivado2018_wrk/axi_spi/axi_spi.runs/synth_1/.Xil/Vivado-15036-zhatianyics-PC/realtime/axi_spi_top_system_ila_3_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'axi_spi_top_system_ila_3_1' (34#1) [D:/Vivado2018_wrk/axi_spi/axi_spi.runs/synth_1/.Xil/Vivado-15036-zhatianyics-PC/realtime/axi_spi_top_system_ila_3_1_stub.v:6]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/Vivado2018_wrk/axi_spi/axi_spi.srcs/sources_1/bd/axi_spi_top/synth/axi_spi_top.v:619]
INFO: [Synth 8-6157] synthesizing module 'axi_spi_top_system_ila_4_0' [D:/Vivado2018_wrk/axi_spi/axi_spi.runs/synth_1/.Xil/Vivado-15036-zhatianyics-PC/realtime/axi_spi_top_system_ila_4_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'axi_spi_top_system_ila_4_0' (35#1) [D:/Vivado2018_wrk/axi_spi/axi_spi.runs/synth_1/.Xil/Vivado-15036-zhatianyics-PC/realtime/axi_spi_top_system_ila_4_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'axi_spi_top_util_ds_buf_0_0' [D:/Vivado2018_wrk/axi_spi/axi_spi.runs/synth_1/.Xil/Vivado-15036-zhatianyics-PC/realtime/axi_spi_top_util_ds_buf_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'axi_spi_top_util_ds_buf_0_0' (36#1) [D:/Vivado2018_wrk/axi_spi/axi_spi.runs/synth_1/.Xil/Vivado-15036-zhatianyics-PC/realtime/axi_spi_top_util_ds_buf_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'axi_spi_top_xlconstant_0_0' [D:/Vivado2018_wrk/axi_spi/axi_spi.runs/synth_1/.Xil/Vivado-15036-zhatianyics-PC/realtime/axi_spi_top_xlconstant_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'axi_spi_top_xlconstant_0_0' (37#1) [D:/Vivado2018_wrk/axi_spi/axi_spi.runs/synth_1/.Xil/Vivado-15036-zhatianyics-PC/realtime/axi_spi_top_xlconstant_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'axi_spi_top_xlconstant_1_0' [D:/Vivado2018_wrk/axi_spi/axi_spi.runs/synth_1/.Xil/Vivado-15036-zhatianyics-PC/realtime/axi_spi_top_xlconstant_1_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'axi_spi_top_xlconstant_1_0' (38#1) [D:/Vivado2018_wrk/axi_spi/axi_spi.runs/synth_1/.Xil/Vivado-15036-zhatianyics-PC/realtime/axi_spi_top_xlconstant_1_0_stub.v:6]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'Tgate_0'. This will prevent further optimization [D:/Vivado2018_wrk/axi_spi/axi_spi.srcs/sources_1/bd/axi_spi_top/synth/axi_spi_top.v:212]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'system_ila_0'. This will prevent further optimization [D:/Vivado2018_wrk/axi_spi/axi_spi.srcs/sources_1/bd/axi_spi_top/synth/axi_spi_top.v:563]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'axi_quad_spi_0'. This will prevent further optimization [D:/Vivado2018_wrk/axi_spi/axi_spi.srcs/sources_1/bd/axi_spi_top/synth/axi_spi_top.v:232]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'Tgate_1'. This will prevent further optimization [D:/Vivado2018_wrk/axi_spi/axi_spi.srcs/sources_1/bd/axi_spi_top/synth/axi_spi_top.v:217]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'Tgate_3'. This will prevent further optimization [D:/Vivado2018_wrk/axi_spi/axi_spi.srcs/sources_1/bd/axi_spi_top/synth/axi_spi_top.v:222]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'Tgate_width5_0'. This will prevent further optimization [D:/Vivado2018_wrk/axi_spi/axi_spi.srcs/sources_1/bd/axi_spi_top/synth/axi_spi_top.v:227]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'axi_traffic_gen_0'. This will prevent further optimization [D:/Vivado2018_wrk/axi_spi/axi_spi.srcs/sources_1/bd/axi_spi_top/synth/axi_spi_top.v:265]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'init_delay_0'. This will prevent further optimization [D:/Vivado2018_wrk/axi_spi/axi_spi.srcs/sources_1/bd/axi_spi_top/synth/axi_spi_top.v:337]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'data_rearrange_0'. This will prevent further optimization [D:/Vivado2018_wrk/axi_spi/axi_spi.srcs/sources_1/bd/axi_spi_top/synth/axi_spi_top.v:320]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'system_ila_2'. This will prevent further optimization [D:/Vivado2018_wrk/axi_spi/axi_spi.srcs/sources_1/bd/axi_spi_top/synth/axi_spi_top.v:609]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'reformat_0'. This will prevent further optimization [D:/Vivado2018_wrk/axi_spi/axi_spi.srcs/sources_1/bd/axi_spi_top/synth/axi_spi_top.v:543]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'jesd204_0'. This will prevent further optimization [D:/Vivado2018_wrk/axi_spi/axi_spi.srcs/sources_1/bd/axi_spi_top/synth/axi_spi_top.v:348]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'system_ila_1'. This will prevent further optimization [D:/Vivado2018_wrk/axi_spi/axi_spi.srcs/sources_1/bd/axi_spi_top/synth/axi_spi_top.v:598]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'util_ds_buf_0'. This will prevent further optimization [D:/Vivado2018_wrk/axi_spi/axi_spi.srcs/sources_1/bd/axi_spi_top/synth/axi_spi_top.v:622]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'jtag_axi_0_axi_periph'. This will prevent further optimization [D:/Vivado2018_wrk/axi_spi/axi_spi.srcs/sources_1/bd/axi_spi_top/synth/axi_spi_top.v:424]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'system_ila_4'. This will prevent further optimization [D:/Vivado2018_wrk/axi_spi/axi_spi.srcs/sources_1/bd/axi_spi_top/synth/axi_spi_top.v:619]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'ddc_spec_0'. This will prevent further optimization [D:/Vivado2018_wrk/axi_spi/axi_spi.srcs/sources_1/bd/axi_spi_top/synth/axi_spi_top.v:328]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'resample_0'. This will prevent further optimization [D:/Vivado2018_wrk/axi_spi/axi_spi.srcs/sources_1/bd/axi_spi_top/synth/axi_spi_top.v:547]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'system_ila_3'. This will prevent further optimization [D:/Vivado2018_wrk/axi_spi/axi_spi.srcs/sources_1/bd/axi_spi_top/synth/axi_spi_top.v:615]
INFO: [Synth 8-6155] done synthesizing module 'axi_spi_top' (39#1) [D:/Vivado2018_wrk/axi_spi/axi_spi.srcs/sources_1/bd/axi_spi_top/synth/axi_spi_top.v:13]
INFO: [Synth 8-6155] done synthesizing module 'axi_spi_top_wrapper' (40#1) [D:/Vivado2018_wrk/axi_spi/axi_spi.srcs/sources_1/bd/axi_spi_top/hdl/axi_spi_top_wrapper.v:12]
WARNING: [Synth 8-3331] design s03_couplers_imp_VDW054 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s03_couplers_imp_VDW054 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design s03_couplers_imp_VDW054 has unconnected port S_ACLK
WARNING: [Synth 8-3331] design s03_couplers_imp_VDW054 has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design s02_couplers_imp_1U93CBQ has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s02_couplers_imp_1U93CBQ has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design s02_couplers_imp_1U93CBQ has unconnected port S_ACLK
WARNING: [Synth 8-3331] design s02_couplers_imp_1U93CBQ has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design s01_couplers_imp_15KTGHX has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s01_couplers_imp_15KTGHX has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design s01_couplers_imp_15KTGHX has unconnected port S_ACLK
WARNING: [Synth 8-3331] design s01_couplers_imp_15KTGHX has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design s00_couplers_imp_2S0LZV has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_2S0LZV has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_XT2UHH has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_XT2UHH has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_XT2UHH has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_XT2UHH has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_1RTIO97 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_1RTIO97 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_1RTIO97 has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_1RTIO97 has unconnected port S_ARESETN
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 612.582 ; gain = 158.934
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 612.582 ; gain = 158.934
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 612.582 ; gain = 158.934
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7k325tffg900-2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/Vivado2018_wrk/axi_spi/axi_spi.srcs/sources_1/bd/axi_spi_top/ip/axi_spi_top_axi_quad_spi_0_0/axi_spi_top_axi_quad_spi_0_0/axi_spi_top_axi_quad_spi_0_0_in_context.xdc] for cell 'axi_spi_top_i/axi_quad_spi_0'
Finished Parsing XDC File [d:/Vivado2018_wrk/axi_spi/axi_spi.srcs/sources_1/bd/axi_spi_top/ip/axi_spi_top_axi_quad_spi_0_0/axi_spi_top_axi_quad_spi_0_0/axi_spi_top_axi_quad_spi_0_0_in_context.xdc] for cell 'axi_spi_top_i/axi_quad_spi_0'
Parsing XDC File [d:/Vivado2018_wrk/axi_spi/axi_spi.srcs/sources_1/bd/axi_spi_top/ip/axi_spi_top_jtag_axi_0_0/axi_spi_top_jtag_axi_0_0/axi_spi_top_jtag_axi_0_0_in_context.xdc] for cell 'axi_spi_top_i/jtag_axi_0'
Finished Parsing XDC File [d:/Vivado2018_wrk/axi_spi/axi_spi.srcs/sources_1/bd/axi_spi_top/ip/axi_spi_top_jtag_axi_0_0/axi_spi_top_jtag_axi_0_0/axi_spi_top_jtag_axi_0_0_in_context.xdc] for cell 'axi_spi_top_i/jtag_axi_0'
Parsing XDC File [d:/Vivado2018_wrk/axi_spi/axi_spi.srcs/sources_1/bd/axi_spi_top/ip/axi_spi_top_clk_wiz_0_0/axi_spi_top_clk_wiz_0_0/axi_spi_top_clk_wiz_0_0_in_context.xdc] for cell 'axi_spi_top_i/clk_wiz_0'
Finished Parsing XDC File [d:/Vivado2018_wrk/axi_spi/axi_spi.srcs/sources_1/bd/axi_spi_top/ip/axi_spi_top_clk_wiz_0_0/axi_spi_top_clk_wiz_0_0/axi_spi_top_clk_wiz_0_0_in_context.xdc] for cell 'axi_spi_top_i/clk_wiz_0'
Parsing XDC File [d:/Vivado2018_wrk/axi_spi/axi_spi.srcs/sources_1/bd/axi_spi_top/ip/axi_spi_top_rst_clk_wiz_0_100M_0/axi_spi_top_rst_clk_wiz_0_100M_0/axi_spi_top_rst_clk_wiz_0_100M_0_in_context.xdc] for cell 'axi_spi_top_i/rst_clk_wiz_0_100M'
Finished Parsing XDC File [d:/Vivado2018_wrk/axi_spi/axi_spi.srcs/sources_1/bd/axi_spi_top/ip/axi_spi_top_rst_clk_wiz_0_100M_0/axi_spi_top_rst_clk_wiz_0_100M_0/axi_spi_top_rst_clk_wiz_0_100M_0_in_context.xdc] for cell 'axi_spi_top_i/rst_clk_wiz_0_100M'
Parsing XDC File [d:/Vivado2018_wrk/axi_spi/axi_spi.srcs/sources_1/bd/axi_spi_top/ip/axi_spi_top_Tgate_0_0/axi_spi_top_Tgate_0_0/axi_spi_top_Tgate_0_0_in_context.xdc] for cell 'axi_spi_top_i/Tgate_0'
Finished Parsing XDC File [d:/Vivado2018_wrk/axi_spi/axi_spi.srcs/sources_1/bd/axi_spi_top/ip/axi_spi_top_Tgate_0_0/axi_spi_top_Tgate_0_0/axi_spi_top_Tgate_0_0_in_context.xdc] for cell 'axi_spi_top_i/Tgate_0'
Parsing XDC File [d:/Vivado2018_wrk/axi_spi/axi_spi.srcs/sources_1/bd/axi_spi_top/ip/axi_spi_top_Tgate_0_1/axi_spi_top_Tgate_0_1/axi_spi_top_Tgate_0_1_in_context.xdc] for cell 'axi_spi_top_i/Tgate_1'
Finished Parsing XDC File [d:/Vivado2018_wrk/axi_spi/axi_spi.srcs/sources_1/bd/axi_spi_top/ip/axi_spi_top_Tgate_0_1/axi_spi_top_Tgate_0_1/axi_spi_top_Tgate_0_1_in_context.xdc] for cell 'axi_spi_top_i/Tgate_1'
Parsing XDC File [d:/Vivado2018_wrk/axi_spi/axi_spi.srcs/sources_1/bd/axi_spi_top/ip/axi_spi_top_system_ila_0_1/axi_spi_top_system_ila_0_1/axi_spi_top_system_ila_0_1_in_context.xdc] for cell 'axi_spi_top_i/system_ila_0'
Finished Parsing XDC File [d:/Vivado2018_wrk/axi_spi/axi_spi.srcs/sources_1/bd/axi_spi_top/ip/axi_spi_top_system_ila_0_1/axi_spi_top_system_ila_0_1/axi_spi_top_system_ila_0_1_in_context.xdc] for cell 'axi_spi_top_i/system_ila_0'
Parsing XDC File [d:/Vivado2018_wrk/axi_spi/axi_spi.srcs/sources_1/bd/axi_spi_top/ip/axi_spi_top_Tgate_2_0/axi_spi_top_Tgate_2_0/axi_spi_top_Tgate_2_0_in_context.xdc] for cell 'axi_spi_top_i/Tgate_3'
Finished Parsing XDC File [d:/Vivado2018_wrk/axi_spi/axi_spi.srcs/sources_1/bd/axi_spi_top/ip/axi_spi_top_Tgate_2_0/axi_spi_top_Tgate_2_0/axi_spi_top_Tgate_2_0_in_context.xdc] for cell 'axi_spi_top_i/Tgate_3'
Parsing XDC File [d:/Vivado2018_wrk/axi_spi/axi_spi.srcs/sources_1/bd/axi_spi_top/ip/axi_spi_top_Tgate_width5_0_0/axi_spi_top_Tgate_width5_0_0/axi_spi_top_Tgate_width5_0_0_in_context.xdc] for cell 'axi_spi_top_i/Tgate_width5_0'
Finished Parsing XDC File [d:/Vivado2018_wrk/axi_spi/axi_spi.srcs/sources_1/bd/axi_spi_top/ip/axi_spi_top_Tgate_width5_0_0/axi_spi_top_Tgate_width5_0_0/axi_spi_top_Tgate_width5_0_0_in_context.xdc] for cell 'axi_spi_top_i/Tgate_width5_0'
Parsing XDC File [d:/Vivado2018_wrk/axi_spi/axi_spi.srcs/sources_1/bd/axi_spi_top/ip/axi_spi_top_jesd204_0_0/axi_spi_top_jesd204_0_0/axi_spi_top_jesd204_0_0_in_context.xdc] for cell 'axi_spi_top_i/jesd204_0'
Finished Parsing XDC File [d:/Vivado2018_wrk/axi_spi/axi_spi.srcs/sources_1/bd/axi_spi_top/ip/axi_spi_top_jesd204_0_0/axi_spi_top_jesd204_0_0/axi_spi_top_jesd204_0_0_in_context.xdc] for cell 'axi_spi_top_i/jesd204_0'
Parsing XDC File [d:/Vivado2018_wrk/axi_spi/axi_spi.srcs/sources_1/bd/axi_spi_top/ip/axi_spi_top_system_ila_1_1/axi_spi_top_system_ila_1_1/axi_spi_top_system_ila_1_1_in_context.xdc] for cell 'axi_spi_top_i/system_ila_1'
Finished Parsing XDC File [d:/Vivado2018_wrk/axi_spi/axi_spi.srcs/sources_1/bd/axi_spi_top/ip/axi_spi_top_system_ila_1_1/axi_spi_top_system_ila_1_1/axi_spi_top_system_ila_1_1_in_context.xdc] for cell 'axi_spi_top_i/system_ila_1'
Parsing XDC File [d:/Vivado2018_wrk/axi_spi/axi_spi.srcs/sources_1/bd/axi_spi_top/ip/axi_spi_top_xbar_0/axi_spi_top_xbar_0/axi_spi_top_xbar_0_in_context.xdc] for cell 'axi_spi_top_i/jtag_axi_0_axi_periph/xbar'
Finished Parsing XDC File [d:/Vivado2018_wrk/axi_spi/axi_spi.srcs/sources_1/bd/axi_spi_top/ip/axi_spi_top_xbar_0/axi_spi_top_xbar_0/axi_spi_top_xbar_0_in_context.xdc] for cell 'axi_spi_top_i/jtag_axi_0_axi_periph/xbar'
Parsing XDC File [d:/Vivado2018_wrk/axi_spi/axi_spi.srcs/sources_1/bd/axi_spi_top/ip/axi_spi_top_util_ds_buf_0_0/axi_spi_top_util_ds_buf_0_0/axi_spi_top_util_ds_buf_0_0_in_context.xdc] for cell 'axi_spi_top_i/util_ds_buf_0'
Finished Parsing XDC File [d:/Vivado2018_wrk/axi_spi/axi_spi.srcs/sources_1/bd/axi_spi_top/ip/axi_spi_top_util_ds_buf_0_0/axi_spi_top_util_ds_buf_0_0/axi_spi_top_util_ds_buf_0_0_in_context.xdc] for cell 'axi_spi_top_i/util_ds_buf_0'
Parsing XDC File [d:/Vivado2018_wrk/axi_spi/axi_spi.srcs/sources_1/bd/axi_spi_top/ip/axi_spi_top_inv_0_0/axi_spi_top_inv_0_0/axi_spi_top_inv_0_0_in_context.xdc] for cell 'axi_spi_top_i/inv_0'
Finished Parsing XDC File [d:/Vivado2018_wrk/axi_spi/axi_spi.srcs/sources_1/bd/axi_spi_top/ip/axi_spi_top_inv_0_0/axi_spi_top_inv_0_0/axi_spi_top_inv_0_0_in_context.xdc] for cell 'axi_spi_top_i/inv_0'
Parsing XDC File [d:/Vivado2018_wrk/axi_spi/axi_spi.srcs/sources_1/bd/axi_spi_top/ip/axi_spi_top_data_rearrange_0_0/axi_spi_top_data_rearrange_0_0/axi_spi_top_data_rearrange_0_0_in_context.xdc] for cell 'axi_spi_top_i/data_rearrange_0'
Finished Parsing XDC File [d:/Vivado2018_wrk/axi_spi/axi_spi.srcs/sources_1/bd/axi_spi_top/ip/axi_spi_top_data_rearrange_0_0/axi_spi_top_data_rearrange_0_0/axi_spi_top_data_rearrange_0_0_in_context.xdc] for cell 'axi_spi_top_i/data_rearrange_0'
Parsing XDC File [d:/Vivado2018_wrk/axi_spi/axi_spi.srcs/sources_1/bd/axi_spi_top/ip/axi_spi_top_system_ila_2_1/axi_spi_top_system_ila_2_1/axi_spi_top_system_ila_2_1_in_context.xdc] for cell 'axi_spi_top_i/system_ila_2'
Finished Parsing XDC File [d:/Vivado2018_wrk/axi_spi/axi_spi.srcs/sources_1/bd/axi_spi_top/ip/axi_spi_top_system_ila_2_1/axi_spi_top_system_ila_2_1/axi_spi_top_system_ila_2_1_in_context.xdc] for cell 'axi_spi_top_i/system_ila_2'
Parsing XDC File [d:/Vivado2018_wrk/axi_spi/axi_spi.srcs/sources_1/bd/axi_spi_top/ip/axi_spi_top_axi_traffic_gen_0_0/axi_spi_top_axi_traffic_gen_0_0/axi_spi_top_axi_traffic_gen_0_0_in_context.xdc] for cell 'axi_spi_top_i/axi_traffic_gen_0'
Finished Parsing XDC File [d:/Vivado2018_wrk/axi_spi/axi_spi.srcs/sources_1/bd/axi_spi_top/ip/axi_spi_top_axi_traffic_gen_0_0/axi_spi_top_axi_traffic_gen_0_0/axi_spi_top_axi_traffic_gen_0_0_in_context.xdc] for cell 'axi_spi_top_i/axi_traffic_gen_0'
Parsing XDC File [d:/Vivado2018_wrk/axi_spi/axi_spi.srcs/sources_1/bd/axi_spi_top/ip/axi_spi_top_init_delay_0_0/axi_spi_top_init_delay_0_0/axi_spi_top_init_delay_0_0_in_context.xdc] for cell 'axi_spi_top_i/init_delay_0'
Finished Parsing XDC File [d:/Vivado2018_wrk/axi_spi/axi_spi.srcs/sources_1/bd/axi_spi_top/ip/axi_spi_top_init_delay_0_0/axi_spi_top_init_delay_0_0/axi_spi_top_init_delay_0_0_in_context.xdc] for cell 'axi_spi_top_i/init_delay_0'
Parsing XDC File [d:/Vivado2018_wrk/axi_spi/axi_spi.srcs/sources_1/bd/axi_spi_top/ip/axi_spi_top_axi_traffic_gen_0_1/axi_spi_top_axi_traffic_gen_0_1/axi_spi_top_axi_traffic_gen_0_1_in_context.xdc] for cell 'axi_spi_top_i/axi_traffic_gen_1'
Finished Parsing XDC File [d:/Vivado2018_wrk/axi_spi/axi_spi.srcs/sources_1/bd/axi_spi_top/ip/axi_spi_top_axi_traffic_gen_0_1/axi_spi_top_axi_traffic_gen_0_1/axi_spi_top_axi_traffic_gen_0_1_in_context.xdc] for cell 'axi_spi_top_i/axi_traffic_gen_1'
Parsing XDC File [d:/Vivado2018_wrk/axi_spi/axi_spi.srcs/sources_1/bd/axi_spi_top/ip/axi_spi_top_axi_traffic_gen_0_2/axi_spi_top_axi_traffic_gen_0_2/axi_spi_top_axi_traffic_gen_0_2_in_context.xdc] for cell 'axi_spi_top_i/axi_traffic_gen_2'
Finished Parsing XDC File [d:/Vivado2018_wrk/axi_spi/axi_spi.srcs/sources_1/bd/axi_spi_top/ip/axi_spi_top_axi_traffic_gen_0_2/axi_spi_top_axi_traffic_gen_0_2/axi_spi_top_axi_traffic_gen_0_2_in_context.xdc] for cell 'axi_spi_top_i/axi_traffic_gen_2'
Parsing XDC File [d:/Vivado2018_wrk/axi_spi/axi_spi.srcs/sources_1/bd/axi_spi_top/ip/axi_spi_top_init_delay_0_1/axi_spi_top_init_delay_0_1/axi_spi_top_init_delay_0_1_in_context.xdc] for cell 'axi_spi_top_i/init_delay_1'
Finished Parsing XDC File [d:/Vivado2018_wrk/axi_spi/axi_spi.srcs/sources_1/bd/axi_spi_top/ip/axi_spi_top_init_delay_0_1/axi_spi_top_init_delay_0_1/axi_spi_top_init_delay_0_1_in_context.xdc] for cell 'axi_spi_top_i/init_delay_1'
Parsing XDC File [d:/Vivado2018_wrk/axi_spi/axi_spi.srcs/sources_1/bd/axi_spi_top/ip/axi_spi_top_ddc_spec_0_1/axi_spi_top_ddc_spec_0_1/axi_spi_top_ddc_spec_0_1_in_context.xdc] for cell 'axi_spi_top_i/ddc_spec_0'
Finished Parsing XDC File [d:/Vivado2018_wrk/axi_spi/axi_spi.srcs/sources_1/bd/axi_spi_top/ip/axi_spi_top_ddc_spec_0_1/axi_spi_top_ddc_spec_0_1/axi_spi_top_ddc_spec_0_1_in_context.xdc] for cell 'axi_spi_top_i/ddc_spec_0'
Parsing XDC File [d:/Vivado2018_wrk/axi_spi/axi_spi.srcs/sources_1/bd/axi_spi_top/ip/axi_spi_top_xlconstant_0_0/axi_spi_top_xlconstant_0_0/axi_spi_top_xlconstant_0_0_in_context.xdc] for cell 'axi_spi_top_i/xlconstant_0'
Finished Parsing XDC File [d:/Vivado2018_wrk/axi_spi/axi_spi.srcs/sources_1/bd/axi_spi_top/ip/axi_spi_top_xlconstant_0_0/axi_spi_top_xlconstant_0_0/axi_spi_top_xlconstant_0_0_in_context.xdc] for cell 'axi_spi_top_i/xlconstant_0'
Parsing XDC File [d:/Vivado2018_wrk/axi_spi/axi_spi.srcs/sources_1/bd/axi_spi_top/ip/axi_spi_top_xlconstant_1_0/axi_spi_top_xlconstant_1_0/axi_spi_top_xlconstant_1_0_in_context.xdc] for cell 'axi_spi_top_i/xlconstant_1'
Finished Parsing XDC File [d:/Vivado2018_wrk/axi_spi/axi_spi.srcs/sources_1/bd/axi_spi_top/ip/axi_spi_top_xlconstant_1_0/axi_spi_top_xlconstant_1_0/axi_spi_top_xlconstant_1_0_in_context.xdc] for cell 'axi_spi_top_i/xlconstant_1'
Parsing XDC File [d:/Vivado2018_wrk/axi_spi/axi_spi.srcs/sources_1/bd/axi_spi_top/ip/axi_spi_top_dds_compiler_0_0/axi_spi_top_dds_compiler_0_0/axi_spi_top_dds_compiler_0_0_in_context.xdc] for cell 'axi_spi_top_i/dds_compiler_0'
Finished Parsing XDC File [d:/Vivado2018_wrk/axi_spi/axi_spi.srcs/sources_1/bd/axi_spi_top/ip/axi_spi_top_dds_compiler_0_0/axi_spi_top_dds_compiler_0_0/axi_spi_top_dds_compiler_0_0_in_context.xdc] for cell 'axi_spi_top_i/dds_compiler_0'
Parsing XDC File [d:/Vivado2018_wrk/axi_spi/axi_spi.srcs/sources_1/bd/axi_spi_top/ip/axi_spi_top_clk_wiz_1_0/axi_spi_top_clk_wiz_1_0/axi_spi_top_clk_wiz_1_0_in_context.xdc] for cell 'axi_spi_top_i/clk_wiz_1'
Finished Parsing XDC File [d:/Vivado2018_wrk/axi_spi/axi_spi.srcs/sources_1/bd/axi_spi_top/ip/axi_spi_top_clk_wiz_1_0/axi_spi_top_clk_wiz_1_0/axi_spi_top_clk_wiz_1_0_in_context.xdc] for cell 'axi_spi_top_i/clk_wiz_1'
Parsing XDC File [d:/Vivado2018_wrk/axi_spi/axi_spi.srcs/sources_1/bd/axi_spi_top/ip/axi_spi_top_resample_0_0/axi_spi_top_resample_0_0/axi_spi_top_resample_0_0_in_context.xdc] for cell 'axi_spi_top_i/resample_0'
Finished Parsing XDC File [d:/Vivado2018_wrk/axi_spi/axi_spi.srcs/sources_1/bd/axi_spi_top/ip/axi_spi_top_resample_0_0/axi_spi_top_resample_0_0/axi_spi_top_resample_0_0_in_context.xdc] for cell 'axi_spi_top_i/resample_0'
Parsing XDC File [d:/Vivado2018_wrk/axi_spi/axi_spi.srcs/sources_1/bd/axi_spi_top/ip/axi_spi_top_system_ila_3_1/axi_spi_top_system_ila_3_1/axi_spi_top_system_ila_3_1_in_context.xdc] for cell 'axi_spi_top_i/system_ila_3'
Finished Parsing XDC File [d:/Vivado2018_wrk/axi_spi/axi_spi.srcs/sources_1/bd/axi_spi_top/ip/axi_spi_top_system_ila_3_1/axi_spi_top_system_ila_3_1/axi_spi_top_system_ila_3_1_in_context.xdc] for cell 'axi_spi_top_i/system_ila_3'
Parsing XDC File [d:/Vivado2018_wrk/axi_spi/axi_spi.srcs/sources_1/bd/axi_spi_top/ip/axi_spi_top_reformat_0_0/axi_spi_top_reformat_0_0/axi_spi_top_reformat_0_0_in_context.xdc] for cell 'axi_spi_top_i/reformat_0'
Finished Parsing XDC File [d:/Vivado2018_wrk/axi_spi/axi_spi.srcs/sources_1/bd/axi_spi_top/ip/axi_spi_top_reformat_0_0/axi_spi_top_reformat_0_0/axi_spi_top_reformat_0_0_in_context.xdc] for cell 'axi_spi_top_i/reformat_0'
Parsing XDC File [d:/Vivado2018_wrk/axi_spi/axi_spi.srcs/sources_1/bd/axi_spi_top/ip/axi_spi_top_system_ila_4_0/axi_spi_top_system_ila_4_0/axi_spi_top_system_ila_4_0_in_context.xdc] for cell 'axi_spi_top_i/system_ila_4'
Finished Parsing XDC File [d:/Vivado2018_wrk/axi_spi/axi_spi.srcs/sources_1/bd/axi_spi_top/ip/axi_spi_top_system_ila_4_0/axi_spi_top_system_ila_4_0/axi_spi_top_system_ila_4_0_in_context.xdc] for cell 'axi_spi_top_i/system_ila_4'
Parsing XDC File [d:/Vivado2018_wrk/axi_spi/axi_spi.srcs/sources_1/bd/axi_spi_top/ip/axi_spi_top_auto_pc_0/axi_spi_top_auto_pc_0/axi_spi_top_auto_pc_0_in_context.xdc] for cell 'axi_spi_top_i/jtag_axi_0_axi_periph/s00_couplers/auto_pc'
Finished Parsing XDC File [d:/Vivado2018_wrk/axi_spi/axi_spi.srcs/sources_1/bd/axi_spi_top/ip/axi_spi_top_auto_pc_0/axi_spi_top_auto_pc_0/axi_spi_top_auto_pc_0_in_context.xdc] for cell 'axi_spi_top_i/jtag_axi_0_axi_periph/s00_couplers/auto_pc'
Parsing XDC File [D:/Vivado2018_wrk/axi_spi/axi_spi.srcs/constrs_1/new/axi_spi_top_constrs.xdc]
WARNING: [Vivado 12-508] No pins matched 'axi_spi_top_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0'. [D:/Vivado2018_wrk/axi_spi/axi_spi.srcs/constrs_1/new/axi_spi_top_constrs.xdc:60]
WARNING: [Designutils 20-1567] Use of 'set_multicycle_path' with '-hold' is not supported by synthesis. The constraint will not be passed to synthesis. [D:/Vivado2018_wrk/axi_spi/axi_spi.srcs/constrs_1/new/axi_spi_top_constrs.xdc:61]
Finished Parsing XDC File [D:/Vivado2018_wrk/axi_spi/axi_spi.srcs/constrs_1/new/axi_spi_top_constrs.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [D:/Vivado2018_wrk/axi_spi/axi_spi.srcs/constrs_1/new/axi_spi_top_constrs.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/axi_spi_top_wrapper_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Vivado2018_wrk/axi_spi/axi_spi.srcs/constrs_1/new/axi_spi_top_constrs.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/axi_spi_top_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/axi_spi_top_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [D:/Vivado2018_wrk/axi_spi/axi_spi.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/Vivado2018_wrk/axi_spi/axi_spi.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.023 . Memory (MB): peak = 979.730 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'axi_spi_top_i/axi_quad_spi_0' at clock pin 'ext_spi_clk' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'axi_spi_top_i/util_ds_buf_0' at clock pin 'OBUF_IN[0]' is different from the actual clock period '8.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 979.730 ; gain = 526.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k325tffg900-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 979.730 ; gain = 526.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for diff_clock_rtl_0_clk_n. (constraint file  d:/Vivado2018_wrk/axi_spi/axi_spi.srcs/sources_1/bd/axi_spi_top/ip/axi_spi_top_clk_wiz_0_0/axi_spi_top_clk_wiz_0_0/axi_spi_top_clk_wiz_0_0_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for diff_clock_rtl_0_clk_n. (constraint file  d:/Vivado2018_wrk/axi_spi/axi_spi.srcs/sources_1/bd/axi_spi_top/ip/axi_spi_top_clk_wiz_0_0/axi_spi_top_clk_wiz_0_0/axi_spi_top_clk_wiz_0_0_in_context.xdc, line 5).
Applied set_property IO_BUFFER_TYPE = NONE for diff_clock_rtl_0_clk_p. (constraint file  d:/Vivado2018_wrk/axi_spi/axi_spi.srcs/sources_1/bd/axi_spi_top/ip/axi_spi_top_clk_wiz_0_0/axi_spi_top_clk_wiz_0_0/axi_spi_top_clk_wiz_0_0_in_context.xdc, line 6).
Applied set_property CLOCK_BUFFER_TYPE = NONE for diff_clock_rtl_0_clk_p. (constraint file  d:/Vivado2018_wrk/axi_spi/axi_spi.srcs/sources_1/bd/axi_spi_top/ip/axi_spi_top_clk_wiz_0_0/axi_spi_top_clk_wiz_0_0/axi_spi_top_clk_wiz_0_0_in_context.xdc, line 7).
Applied set_property IO_BUFFER_TYPE = NONE for MOSI. (constraint file  d:/Vivado2018_wrk/axi_spi/axi_spi.srcs/sources_1/bd/axi_spi_top/ip/axi_spi_top_Tgate_0_0/axi_spi_top_Tgate_0_0/axi_spi_top_Tgate_0_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for MOSI. (constraint file  d:/Vivado2018_wrk/axi_spi/axi_spi.srcs/sources_1/bd/axi_spi_top/ip/axi_spi_top_Tgate_0_0/axi_spi_top_Tgate_0_0/axi_spi_top_Tgate_0_0_in_context.xdc, line 4).
Applied set_property IO_BUFFER_TYPE = NONE for MISO. (constraint file  d:/Vivado2018_wrk/axi_spi/axi_spi.srcs/sources_1/bd/axi_spi_top/ip/axi_spi_top_Tgate_0_1/axi_spi_top_Tgate_0_1/axi_spi_top_Tgate_0_1_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for MISO. (constraint file  d:/Vivado2018_wrk/axi_spi/axi_spi.srcs/sources_1/bd/axi_spi_top/ip/axi_spi_top_Tgate_0_1/axi_spi_top_Tgate_0_1/axi_spi_top_Tgate_0_1_in_context.xdc, line 4).
Applied set_property IO_BUFFER_TYPE = NONE for sclk. (constraint file  d:/Vivado2018_wrk/axi_spi/axi_spi.srcs/sources_1/bd/axi_spi_top/ip/axi_spi_top_Tgate_2_0/axi_spi_top_Tgate_2_0/axi_spi_top_Tgate_2_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sclk. (constraint file  d:/Vivado2018_wrk/axi_spi/axi_spi.srcs/sources_1/bd/axi_spi_top/ip/axi_spi_top_Tgate_2_0/axi_spi_top_Tgate_2_0/axi_spi_top_Tgate_2_0_in_context.xdc, line 4).
Applied set_property IO_BUFFER_TYPE = NONE for CS[0]. (constraint file  d:/Vivado2018_wrk/axi_spi/axi_spi.srcs/sources_1/bd/axi_spi_top/ip/axi_spi_top_Tgate_width5_0_0/axi_spi_top_Tgate_width5_0_0/axi_spi_top_Tgate_width5_0_0_in_context.xdc, line 1).
Applied set_property CLOCK_BUFFER_TYPE = NONE for CS[0]. (constraint file  d:/Vivado2018_wrk/axi_spi/axi_spi.srcs/sources_1/bd/axi_spi_top/ip/axi_spi_top_Tgate_width5_0_0/axi_spi_top_Tgate_width5_0_0/axi_spi_top_Tgate_width5_0_0_in_context.xdc, line 2).
Applied set_property IO_BUFFER_TYPE = NONE for CS[1]. (constraint file  d:/Vivado2018_wrk/axi_spi/axi_spi.srcs/sources_1/bd/axi_spi_top/ip/axi_spi_top_Tgate_width5_0_0/axi_spi_top_Tgate_width5_0_0/axi_spi_top_Tgate_width5_0_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for CS[1]. (constraint file  d:/Vivado2018_wrk/axi_spi/axi_spi.srcs/sources_1/bd/axi_spi_top/ip/axi_spi_top_Tgate_width5_0_0/axi_spi_top_Tgate_width5_0_0/axi_spi_top_Tgate_width5_0_0_in_context.xdc, line 4).
Applied set_property IO_BUFFER_TYPE = NONE for CS[2]. (constraint file  d:/Vivado2018_wrk/axi_spi/axi_spi.srcs/sources_1/bd/axi_spi_top/ip/axi_spi_top_Tgate_width5_0_0/axi_spi_top_Tgate_width5_0_0/axi_spi_top_Tgate_width5_0_0_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for CS[2]. (constraint file  d:/Vivado2018_wrk/axi_spi/axi_spi.srcs/sources_1/bd/axi_spi_top/ip/axi_spi_top_Tgate_width5_0_0/axi_spi_top_Tgate_width5_0_0/axi_spi_top_Tgate_width5_0_0_in_context.xdc, line 6).
Applied set_property IO_BUFFER_TYPE = NONE for CS[3]. (constraint file  d:/Vivado2018_wrk/axi_spi/axi_spi.srcs/sources_1/bd/axi_spi_top/ip/axi_spi_top_Tgate_width5_0_0/axi_spi_top_Tgate_width5_0_0/axi_spi_top_Tgate_width5_0_0_in_context.xdc, line 7).
Applied set_property CLOCK_BUFFER_TYPE = NONE for CS[3]. (constraint file  d:/Vivado2018_wrk/axi_spi/axi_spi.srcs/sources_1/bd/axi_spi_top/ip/axi_spi_top_Tgate_width5_0_0/axi_spi_top_Tgate_width5_0_0/axi_spi_top_Tgate_width5_0_0_in_context.xdc, line 8).
Applied set_property IO_BUFFER_TYPE = NONE for CS[4]. (constraint file  d:/Vivado2018_wrk/axi_spi/axi_spi.srcs/sources_1/bd/axi_spi_top/ip/axi_spi_top_Tgate_width5_0_0/axi_spi_top_Tgate_width5_0_0/axi_spi_top_Tgate_width5_0_0_in_context.xdc, line 9).
Applied set_property CLOCK_BUFFER_TYPE = NONE for CS[4]. (constraint file  d:/Vivado2018_wrk/axi_spi/axi_spi.srcs/sources_1/bd/axi_spi_top/ip/axi_spi_top_Tgate_width5_0_0/axi_spi_top_Tgate_width5_0_0/axi_spi_top_Tgate_width5_0_0_in_context.xdc, line 10).
Applied set_property IO_BUFFER_TYPE = NONE for GBT_REFCLK_n. (constraint file  d:/Vivado2018_wrk/axi_spi/axi_spi.srcs/sources_1/bd/axi_spi_top/ip/axi_spi_top_jesd204_0_0/axi_spi_top_jesd204_0_0/axi_spi_top_jesd204_0_0_in_context.xdc, line 2).
Applied set_property CLOCK_BUFFER_TYPE = NONE for GBT_REFCLK_n. (constraint file  d:/Vivado2018_wrk/axi_spi/axi_spi.srcs/sources_1/bd/axi_spi_top/ip/axi_spi_top_jesd204_0_0/axi_spi_top_jesd204_0_0/axi_spi_top_jesd204_0_0_in_context.xdc, line 3).
Applied set_property IO_BUFFER_TYPE = NONE for GBT_REFCLK_p. (constraint file  d:/Vivado2018_wrk/axi_spi/axi_spi.srcs/sources_1/bd/axi_spi_top/ip/axi_spi_top_jesd204_0_0/axi_spi_top_jesd204_0_0/axi_spi_top_jesd204_0_0_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for GBT_REFCLK_p. (constraint file  d:/Vivado2018_wrk/axi_spi/axi_spi.srcs/sources_1/bd/axi_spi_top/ip/axi_spi_top_jesd204_0_0/axi_spi_top_jesd204_0_0/axi_spi_top_jesd204_0_0_in_context.xdc, line 5).
Applied set_property IO_BUFFER_TYPE = NONE for rx_sync_n[0]. (constraint file  d:/Vivado2018_wrk/axi_spi/axi_spi.srcs/sources_1/bd/axi_spi_top/ip/axi_spi_top_util_ds_buf_0_0/axi_spi_top_util_ds_buf_0_0/axi_spi_top_util_ds_buf_0_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for rx_sync_n[0]. (constraint file  d:/Vivado2018_wrk/axi_spi/axi_spi.srcs/sources_1/bd/axi_spi_top/ip/axi_spi_top_util_ds_buf_0_0/axi_spi_top_util_ds_buf_0_0/axi_spi_top_util_ds_buf_0_0_in_context.xdc, line 4).
Applied set_property IO_BUFFER_TYPE = NONE for rx_sync_p[0]. (constraint file  d:/Vivado2018_wrk/axi_spi/axi_spi.srcs/sources_1/bd/axi_spi_top/ip/axi_spi_top_util_ds_buf_0_0/axi_spi_top_util_ds_buf_0_0/axi_spi_top_util_ds_buf_0_0_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for rx_sync_p[0]. (constraint file  d:/Vivado2018_wrk/axi_spi/axi_spi.srcs/sources_1/bd/axi_spi_top/ip/axi_spi_top_util_ds_buf_0_0/axi_spi_top_util_ds_buf_0_0/axi_spi_top_util_ds_buf_0_0_in_context.xdc, line 6).
Applied set_property DONT_TOUCH = true for axi_spi_top_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for axi_spi_top_i/axi_quad_spi_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for axi_spi_top_i/jtag_axi_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for axi_spi_top_i/clk_wiz_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for axi_spi_top_i/jtag_axi_0_axi_periph. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for axi_spi_top_i/rst_clk_wiz_0_100M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for axi_spi_top_i/Tgate_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for axi_spi_top_i/Tgate_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for axi_spi_top_i/system_ila_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for axi_spi_top_i/Tgate_3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for axi_spi_top_i/Tgate_width5_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for axi_spi_top_i/jesd204_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for axi_spi_top_i/system_ila_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for axi_spi_top_i/jtag_axi_0_axi_periph/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for axi_spi_top_i/util_ds_buf_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for axi_spi_top_i/inv_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for axi_spi_top_i/data_rearrange_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for axi_spi_top_i/system_ila_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for axi_spi_top_i/axi_traffic_gen_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for axi_spi_top_i/init_delay_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for axi_spi_top_i/axi_traffic_gen_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for axi_spi_top_i/axi_traffic_gen_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for axi_spi_top_i/init_delay_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for axi_spi_top_i/ddc_spec_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for axi_spi_top_i/xlconstant_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for axi_spi_top_i/xlconstant_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for axi_spi_top_i/dds_compiler_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for axi_spi_top_i/clk_wiz_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for axi_spi_top_i/resample_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for axi_spi_top_i/system_ila_3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for axi_spi_top_i/reformat_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for axi_spi_top_i/system_ila_4. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for axi_spi_top_i/jtag_axi_0_axi_periph/s00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 979.730 ; gain = 526.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 979.730 ; gain = 526.082
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 840 (col length:140)
BRAMs: 890 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design axi_spi_top_jtag_axi_0_axi_periph_0 has unconnected port M00_ACLK
WARNING: [Synth 8-3331] design axi_spi_top_jtag_axi_0_axi_periph_0 has unconnected port M00_ARESETN
WARNING: [Synth 8-3331] design axi_spi_top_jtag_axi_0_axi_periph_0 has unconnected port M01_ACLK
WARNING: [Synth 8-3331] design axi_spi_top_jtag_axi_0_axi_periph_0 has unconnected port M01_ARESETN
WARNING: [Synth 8-3331] design axi_spi_top_jtag_axi_0_axi_periph_0 has unconnected port S01_ACLK
WARNING: [Synth 8-3331] design axi_spi_top_jtag_axi_0_axi_periph_0 has unconnected port S01_ARESETN
WARNING: [Synth 8-3331] design axi_spi_top_jtag_axi_0_axi_periph_0 has unconnected port S02_ACLK
WARNING: [Synth 8-3331] design axi_spi_top_jtag_axi_0_axi_periph_0 has unconnected port S02_ARESETN
WARNING: [Synth 8-3331] design axi_spi_top_jtag_axi_0_axi_periph_0 has unconnected port S03_ACLK
WARNING: [Synth 8-3331] design axi_spi_top_jtag_axi_0_axi_periph_0 has unconnected port S03_ARESETN
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 979.730 ; gain = 526.082
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'axi_spi_top_i/clk_wiz_0/clk_out1' to pin 'axi_spi_top_i/clk_wiz_0/bbstub_clk_out1/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'axi_spi_top_i/clk_wiz_0/clk_out2' to pin 'axi_spi_top_i/clk_wiz_0/bbstub_clk_out2/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'axi_spi_top_i/jesd204_0/rx_core_clk_out' to pin 'axi_spi_top_i/jesd204_0/bbstub_rx_core_clk_out/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'axi_spi_top_i/util_ds_buf_0/OBUF_DS_N[0]' to pin '{axi_spi_top_i/util_ds_buf_0/bbstub_OBUF_DS_N[0]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'axi_spi_top_i/util_ds_buf_0/OBUF_DS_P[0]' to pin '{axi_spi_top_i/util_ds_buf_0/bbstub_OBUF_DS_P[0]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'axi_spi_top_i/clk_wiz_1/clk_out1' to pin 'axi_spi_top_i/clk_wiz_1/bbstub_clk_out1/O'
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'axi_spi_top_i/clk_wiz_1/clk_in1' to 'axi_spi_top_i/jesd204_0/bbstub_rx_core_clk_out/O'
INFO: [Synth 8-5819] Moved 7 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 980.160 ; gain = 526.512
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 980.383 ; gain = 526.734
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:31 ; elapsed = 00:00:35 . Memory (MB): peak = 982.055 ; gain = 528.406
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:32 ; elapsed = 00:00:36 . Memory (MB): peak = 982.055 ; gain = 528.406
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:32 ; elapsed = 00:00:36 . Memory (MB): peak = 982.055 ; gain = 528.406
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:32 ; elapsed = 00:00:36 . Memory (MB): peak = 982.055 ; gain = 528.406
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:32 ; elapsed = 00:00:36 . Memory (MB): peak = 982.055 ; gain = 528.406
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:32 ; elapsed = 00:00:36 . Memory (MB): peak = 982.055 ; gain = 528.406
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:32 ; elapsed = 00:00:36 . Memory (MB): peak = 982.055 ; gain = 528.406
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+---------------------------------+----------+
|      |BlackBox name                    |Instances |
+------+---------------------------------+----------+
|1     |axi_spi_top_xbar_0               |         1|
|2     |axi_spi_top_auto_pc_0            |         1|
|3     |axi_spi_top_Tgate_0_0            |         1|
|4     |axi_spi_top_Tgate_0_1            |         1|
|5     |axi_spi_top_Tgate_2_0            |         1|
|6     |axi_spi_top_Tgate_width5_0_0     |         1|
|7     |axi_spi_top_axi_quad_spi_0_0     |         1|
|8     |axi_spi_top_axi_traffic_gen_0_0  |         1|
|9     |axi_spi_top_axi_traffic_gen_0_1  |         1|
|10    |axi_spi_top_axi_traffic_gen_0_2  |         1|
|11    |axi_spi_top_clk_wiz_0_0          |         1|
|12    |axi_spi_top_clk_wiz_1_0          |         1|
|13    |axi_spi_top_data_rearrange_0_0   |         1|
|14    |axi_spi_top_ddc_spec_0_1         |         1|
|15    |axi_spi_top_dds_compiler_0_0     |         1|
|16    |axi_spi_top_init_delay_0_0       |         1|
|17    |axi_spi_top_init_delay_0_1       |         1|
|18    |axi_spi_top_inv_0_0              |         1|
|19    |axi_spi_top_jesd204_0_0          |         1|
|20    |axi_spi_top_jtag_axi_0_0         |         1|
|21    |axi_spi_top_reformat_0_0         |         1|
|22    |axi_spi_top_resample_0_0         |         1|
|23    |axi_spi_top_rst_clk_wiz_0_100M_0 |         1|
|24    |axi_spi_top_system_ila_0_1       |         1|
|25    |axi_spi_top_system_ila_1_1       |         1|
|26    |axi_spi_top_system_ila_2_1       |         1|
|27    |axi_spi_top_system_ila_3_1       |         1|
|28    |axi_spi_top_system_ila_4_0       |         1|
|29    |axi_spi_top_util_ds_buf_0_0      |         1|
|30    |axi_spi_top_xlconstant_0_0       |         1|
|31    |axi_spi_top_xlconstant_1_0       |         1|
+------+---------------------------------+----------+

Report Cell Usage: 
+------+---------------------------------+------+
|      |Cell                             |Count |
+------+---------------------------------+------+
|1     |axi_spi_top_Tgate_0_0            |     1|
|2     |axi_spi_top_Tgate_0_1            |     1|
|3     |axi_spi_top_Tgate_2_0            |     1|
|4     |axi_spi_top_Tgate_width5_0_0     |     1|
|5     |axi_spi_top_auto_pc_0            |     1|
|6     |axi_spi_top_axi_quad_spi_0_0     |     1|
|7     |axi_spi_top_axi_traffic_gen_0_0  |     1|
|8     |axi_spi_top_axi_traffic_gen_0_1  |     1|
|9     |axi_spi_top_axi_traffic_gen_0_2  |     1|
|10    |axi_spi_top_clk_wiz_0_0          |     1|
|11    |axi_spi_top_clk_wiz_1_0          |     1|
|12    |axi_spi_top_data_rearrange_0_0   |     1|
|13    |axi_spi_top_ddc_spec_0_1         |     1|
|14    |axi_spi_top_dds_compiler_0_0     |     1|
|15    |axi_spi_top_init_delay_0_0       |     1|
|16    |axi_spi_top_init_delay_0_1       |     1|
|17    |axi_spi_top_inv_0_0              |     1|
|18    |axi_spi_top_jesd204_0_0          |     1|
|19    |axi_spi_top_jtag_axi_0_0         |     1|
|20    |axi_spi_top_reformat_0_0         |     1|
|21    |axi_spi_top_resample_0_0         |     1|
|22    |axi_spi_top_rst_clk_wiz_0_100M_0 |     1|
|23    |axi_spi_top_system_ila_0_1       |     1|
|24    |axi_spi_top_system_ila_1_1       |     1|
|25    |axi_spi_top_system_ila_2_1       |     1|
|26    |axi_spi_top_system_ila_3_1       |     1|
|27    |axi_spi_top_system_ila_4_0       |     1|
|28    |axi_spi_top_util_ds_buf_0_0      |     1|
|29    |axi_spi_top_xbar_0               |     1|
|30    |axi_spi_top_xlconstant_0_0       |     1|
|31    |axi_spi_top_xlconstant_1_0       |     1|
|32    |IBUF                             |     5|
+------+---------------------------------+------+

Report Instance Areas: 
+------+--------------------------+------------------------------------+------+
|      |Instance                  |Module                              |Cells |
+------+--------------------------+------------------------------------+------+
|1     |top                       |                                    |  1599|
|2     |  axi_spi_top_i           |axi_spi_top                         |  1594|
|3     |    jtag_axi_0_axi_periph |axi_spi_top_jtag_axi_0_axi_periph_0 |   541|
|4     |      s00_couplers        |s00_couplers_imp_2S0LZV             |   155|
+------+--------------------------+------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:32 ; elapsed = 00:00:36 . Memory (MB): peak = 982.055 ; gain = 528.406
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 10 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:26 . Memory (MB): peak = 982.059 ; gain = 161.262
Synthesis Optimization Complete : Time (s): cpu = 00:00:32 ; elapsed = 00:00:36 . Memory (MB): peak = 982.059 ; gain = 528.410
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 5 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
122 Infos, 56 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:35 ; elapsed = 00:00:41 . Memory (MB): peak = 1004.914 ; gain = 551.266
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit, general.maxThreads
INFO: [Common 17-1381] The checkpoint 'D:/Vivado2018_wrk/axi_spi/axi_spi.runs/synth_1/axi_spi_top_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file axi_spi_top_wrapper_utilization_synth.rpt -pb axi_spi_top_wrapper_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.144 . Memory (MB): peak = 1005.223 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sun Feb 17 14:31:01 2019...
