
Vocoder.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00001cd0  08000188  08000188  00010188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000001c  08001e58  08001e58  00011e58  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  08001e74  08001e74  00011e74  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  08001e78  08001e78  00011e78  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         0000008c  20000000  08001e7c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .ccmram       00000000  10000000  10000000  0002008c  2**0
                  CONTENTS
  7 .bss          000000ac  2000008c  2000008c  0002008c  2**2
                  ALLOC
  8 ._user_heap_stack 00000400  20000138  20000138  0002008c  2**0
                  ALLOC
  9 .ARM.attributes 00000030  00000000  00000000  0002008c  2**0
                  CONTENTS, READONLY
 10 .debug_info   0000893f  00000000  00000000  000200bc  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_abbrev 000013c9  00000000  00000000  000289fb  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_aranges 00000bb0  00000000  00000000  00029dc8  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000ad8  00000000  00000000  0002a978  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   00003924  00000000  00000000  0002b450  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    000038a6  00000000  00000000  0002ed74  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .comment      0000007e  00000000  00000000  0003261a  2**0
                  CONTENTS, READONLY
 17 .debug_frame  000033b0  00000000  00000000  00032698  2**2
                  CONTENTS, READONLY, DEBUGGING
 18 .stabstr      0000003f  00000000  00000000  00035a48  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	2000008c 	.word	0x2000008c
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08001e40 	.word	0x08001e40

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000090 	.word	0x20000090
 80001c4:	08001e40 	.word	0x08001e40

080001c8 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80001c8:	b580      	push	{r7, lr}
 80001ca:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
	SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80001cc:	4a16      	ldr	r2, [pc, #88]	; (8000228 <SystemInit+0x60>)
 80001ce:	4b16      	ldr	r3, [pc, #88]	; (8000228 <SystemInit+0x60>)
 80001d0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80001d4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80001d8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 80001dc:	4a13      	ldr	r2, [pc, #76]	; (800022c <SystemInit+0x64>)
 80001de:	4b13      	ldr	r3, [pc, #76]	; (800022c <SystemInit+0x64>)
 80001e0:	681b      	ldr	r3, [r3, #0]
 80001e2:	f043 0301 	orr.w	r3, r3, #1
 80001e6:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 80001e8:	4b10      	ldr	r3, [pc, #64]	; (800022c <SystemInit+0x64>)
 80001ea:	2200      	movs	r2, #0
 80001ec:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 80001ee:	4a0f      	ldr	r2, [pc, #60]	; (800022c <SystemInit+0x64>)
 80001f0:	4b0e      	ldr	r3, [pc, #56]	; (800022c <SystemInit+0x64>)
 80001f2:	681b      	ldr	r3, [r3, #0]
 80001f4:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 80001f8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80001fc:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 80001fe:	4b0b      	ldr	r3, [pc, #44]	; (800022c <SystemInit+0x64>)
 8000200:	4a0b      	ldr	r2, [pc, #44]	; (8000230 <SystemInit+0x68>)
 8000202:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8000204:	4a09      	ldr	r2, [pc, #36]	; (800022c <SystemInit+0x64>)
 8000206:	4b09      	ldr	r3, [pc, #36]	; (800022c <SystemInit+0x64>)
 8000208:	681b      	ldr	r3, [r3, #0]
 800020a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800020e:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 8000210:	4b06      	ldr	r3, [pc, #24]	; (800022c <SystemInit+0x64>)
 8000212:	2200      	movs	r2, #0
 8000214:	60da      	str	r2, [r3, #12]
  SystemInit_ExtMemCtl(); 
#endif /* DATA_IN_ExtSRAM */
         
  /* Configure the System clock source, PLL Multiplier and Divider factors, 
     AHB/APBx prescalers and Flash settings ----------------------------------*/
  SetSysClock();
 8000216:	f000 f80d 	bl	8000234 <SetSysClock>

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 800021a:	4b03      	ldr	r3, [pc, #12]	; (8000228 <SystemInit+0x60>)
 800021c:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8000220:	609a      	str	r2, [r3, #8]
#endif
}
 8000222:	bf00      	nop
 8000224:	bd80      	pop	{r7, pc}
 8000226:	bf00      	nop
 8000228:	e000ed00 	.word	0xe000ed00
 800022c:	40023800 	.word	0x40023800
 8000230:	24003010 	.word	0x24003010

08000234 <SetSysClock>:
  *         is reset to the default reset state (done in SystemInit() function).   
  * @param  None
  * @retval None
  */
static void SetSysClock(void)
{
 8000234:	b480      	push	{r7}
 8000236:	b083      	sub	sp, #12
 8000238:	af00      	add	r7, sp, #0
/******************************************************************************/
/*            PLL (clocked by HSE) used as System clock source                */
/******************************************************************************/
  __IO uint32_t StartUpCounter = 0, HSEStatus = 0;
 800023a:	2300      	movs	r3, #0
 800023c:	607b      	str	r3, [r7, #4]
 800023e:	2300      	movs	r3, #0
 8000240:	603b      	str	r3, [r7, #0]
  
  /* Enable HSE */
  RCC->CR |= ((uint32_t)RCC_CR_HSEON);
 8000242:	4a36      	ldr	r2, [pc, #216]	; (800031c <SetSysClock+0xe8>)
 8000244:	4b35      	ldr	r3, [pc, #212]	; (800031c <SetSysClock+0xe8>)
 8000246:	681b      	ldr	r3, [r3, #0]
 8000248:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800024c:	6013      	str	r3, [r2, #0]
 
  /* Wait till HSE is ready and if Time out is reached exit */
  do
  {
    HSEStatus = RCC->CR & RCC_CR_HSERDY;
 800024e:	4b33      	ldr	r3, [pc, #204]	; (800031c <SetSysClock+0xe8>)
 8000250:	681b      	ldr	r3, [r3, #0]
 8000252:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000256:	603b      	str	r3, [r7, #0]
    StartUpCounter++;
 8000258:	687b      	ldr	r3, [r7, #4]
 800025a:	3301      	adds	r3, #1
 800025c:	607b      	str	r3, [r7, #4]
  } while((HSEStatus == 0) && (StartUpCounter != HSE_STARTUP_TIMEOUT));
 800025e:	683b      	ldr	r3, [r7, #0]
 8000260:	2b00      	cmp	r3, #0
 8000262:	d103      	bne.n	800026c <SetSysClock+0x38>
 8000264:	687b      	ldr	r3, [r7, #4]
 8000266:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
 800026a:	d1f0      	bne.n	800024e <SetSysClock+0x1a>

  if ((RCC->CR & RCC_CR_HSERDY) != RESET)
 800026c:	4b2b      	ldr	r3, [pc, #172]	; (800031c <SetSysClock+0xe8>)
 800026e:	681b      	ldr	r3, [r3, #0]
 8000270:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000274:	2b00      	cmp	r3, #0
 8000276:	d002      	beq.n	800027e <SetSysClock+0x4a>
  {
    HSEStatus = (uint32_t)0x01;
 8000278:	2301      	movs	r3, #1
 800027a:	603b      	str	r3, [r7, #0]
 800027c:	e001      	b.n	8000282 <SetSysClock+0x4e>
  }
  else
  {
    HSEStatus = (uint32_t)0x00;
 800027e:	2300      	movs	r3, #0
 8000280:	603b      	str	r3, [r7, #0]
  }

  if (HSEStatus == (uint32_t)0x01)
 8000282:	683b      	ldr	r3, [r7, #0]
 8000284:	2b01      	cmp	r3, #1
 8000286:	d142      	bne.n	800030e <SetSysClock+0xda>
  {
    /* Enable high performance mode, System frequency up to 168 MHz */
    RCC->APB1ENR |= RCC_APB1ENR_PWREN;
 8000288:	4a24      	ldr	r2, [pc, #144]	; (800031c <SetSysClock+0xe8>)
 800028a:	4b24      	ldr	r3, [pc, #144]	; (800031c <SetSysClock+0xe8>)
 800028c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800028e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000292:	6413      	str	r3, [r2, #64]	; 0x40
    PWR->CR |= PWR_CR_PMODE;  
 8000294:	4a22      	ldr	r2, [pc, #136]	; (8000320 <SetSysClock+0xec>)
 8000296:	4b22      	ldr	r3, [pc, #136]	; (8000320 <SetSysClock+0xec>)
 8000298:	681b      	ldr	r3, [r3, #0]
 800029a:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800029e:	6013      	str	r3, [r2, #0]

    /* HCLK = SYSCLK / 1*/
    RCC->CFGR |= RCC_CFGR_HPRE_DIV1;
 80002a0:	4a1e      	ldr	r2, [pc, #120]	; (800031c <SetSysClock+0xe8>)
 80002a2:	4b1e      	ldr	r3, [pc, #120]	; (800031c <SetSysClock+0xe8>)
 80002a4:	689b      	ldr	r3, [r3, #8]
 80002a6:	6093      	str	r3, [r2, #8]
      
    /* PCLK2 = HCLK / 2*/
    RCC->CFGR |= RCC_CFGR_PPRE2_DIV2;
 80002a8:	4a1c      	ldr	r2, [pc, #112]	; (800031c <SetSysClock+0xe8>)
 80002aa:	4b1c      	ldr	r3, [pc, #112]	; (800031c <SetSysClock+0xe8>)
 80002ac:	689b      	ldr	r3, [r3, #8]
 80002ae:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80002b2:	6093      	str	r3, [r2, #8]
    
    /* PCLK1 = HCLK / 4*/
    RCC->CFGR |= RCC_CFGR_PPRE1_DIV4;
 80002b4:	4a19      	ldr	r2, [pc, #100]	; (800031c <SetSysClock+0xe8>)
 80002b6:	4b19      	ldr	r3, [pc, #100]	; (800031c <SetSysClock+0xe8>)
 80002b8:	689b      	ldr	r3, [r3, #8]
 80002ba:	f443 53a0 	orr.w	r3, r3, #5120	; 0x1400
 80002be:	6093      	str	r3, [r2, #8]

    /* Configure the main PLL */
    RCC->PLLCFGR = PLL_M | (PLL_N << 6) | (((PLL_P >> 1) -1) << 16) |
 80002c0:	4b16      	ldr	r3, [pc, #88]	; (800031c <SetSysClock+0xe8>)
 80002c2:	4a18      	ldr	r2, [pc, #96]	; (8000324 <SetSysClock+0xf0>)
 80002c4:	605a      	str	r2, [r3, #4]
                   (RCC_PLLCFGR_PLLSRC_HSE) | (PLL_Q << 24);

    /* Enable the main PLL */
    RCC->CR |= RCC_CR_PLLON;
 80002c6:	4a15      	ldr	r2, [pc, #84]	; (800031c <SetSysClock+0xe8>)
 80002c8:	4b14      	ldr	r3, [pc, #80]	; (800031c <SetSysClock+0xe8>)
 80002ca:	681b      	ldr	r3, [r3, #0]
 80002cc:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80002d0:	6013      	str	r3, [r2, #0]

    /* Wait till the main PLL is ready */
    while((RCC->CR & RCC_CR_PLLRDY) == 0)
 80002d2:	bf00      	nop
 80002d4:	4b11      	ldr	r3, [pc, #68]	; (800031c <SetSysClock+0xe8>)
 80002d6:	681b      	ldr	r3, [r3, #0]
 80002d8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80002dc:	2b00      	cmp	r3, #0
 80002de:	d0f9      	beq.n	80002d4 <SetSysClock+0xa0>
    {
    }
   
    /* Configure Flash prefetch, Instruction cache, Data cache and wait state */
    FLASH->ACR = FLASH_ACR_ICEN |FLASH_ACR_DCEN |FLASH_ACR_LATENCY_5WS;
 80002e0:	4b11      	ldr	r3, [pc, #68]	; (8000328 <SetSysClock+0xf4>)
 80002e2:	f240 6205 	movw	r2, #1541	; 0x605
 80002e6:	601a      	str	r2, [r3, #0]

    /* Select the main PLL as system clock source */
    RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
 80002e8:	4a0c      	ldr	r2, [pc, #48]	; (800031c <SetSysClock+0xe8>)
 80002ea:	4b0c      	ldr	r3, [pc, #48]	; (800031c <SetSysClock+0xe8>)
 80002ec:	689b      	ldr	r3, [r3, #8]
 80002ee:	f023 0303 	bic.w	r3, r3, #3
 80002f2:	6093      	str	r3, [r2, #8]
    RCC->CFGR |= RCC_CFGR_SW_PLL;
 80002f4:	4a09      	ldr	r2, [pc, #36]	; (800031c <SetSysClock+0xe8>)
 80002f6:	4b09      	ldr	r3, [pc, #36]	; (800031c <SetSysClock+0xe8>)
 80002f8:	689b      	ldr	r3, [r3, #8]
 80002fa:	f043 0302 	orr.w	r3, r3, #2
 80002fe:	6093      	str	r3, [r2, #8]

    /* Wait till the main PLL is used as system clock source */
    while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS ) != RCC_CFGR_SWS_PLL);
 8000300:	bf00      	nop
 8000302:	4b06      	ldr	r3, [pc, #24]	; (800031c <SetSysClock+0xe8>)
 8000304:	689b      	ldr	r3, [r3, #8]
 8000306:	f003 030c 	and.w	r3, r3, #12
 800030a:	2b08      	cmp	r3, #8
 800030c:	d1f9      	bne.n	8000302 <SetSysClock+0xce>
  else
  { /* If HSE fails to start-up, the application will have wrong clock
         configuration. User can add here some code to deal with this error */
  }

}
 800030e:	bf00      	nop
 8000310:	370c      	adds	r7, #12
 8000312:	46bd      	mov	sp, r7
 8000314:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000318:	4770      	bx	lr
 800031a:	bf00      	nop
 800031c:	40023800 	.word	0x40023800
 8000320:	40007000 	.word	0x40007000
 8000324:	07405408 	.word	0x07405408
 8000328:	40023c00 	.word	0x40023c00

0800032c <NMI_Handler>:
  * @brief   This function handles NMI exception.
  * @param  None
  * @retval None
  */
void NMI_Handler(void)
{
 800032c:	b480      	push	{r7}
 800032e:	af00      	add	r7, sp, #0
}
 8000330:	bf00      	nop
 8000332:	46bd      	mov	sp, r7
 8000334:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000338:	4770      	bx	lr
 800033a:	bf00      	nop

0800033c <HardFault_Handler>:
  * @brief  This function handles Hard Fault exception.
  * @param  None
  * @retval None
  */
void HardFault_Handler(void)
{
 800033c:	b480      	push	{r7}
 800033e:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Hard Fault exception occurs */
  while (1)
  {
  }
 8000340:	e7fe      	b.n	8000340 <HardFault_Handler+0x4>
 8000342:	bf00      	nop

08000344 <MemManage_Handler>:
  * @brief  This function handles Memory Manage exception.
  * @param  None
  * @retval None
  */
void MemManage_Handler(void)
{
 8000344:	b480      	push	{r7}
 8000346:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Memory Manage exception occurs */
  while (1)
  {
  }
 8000348:	e7fe      	b.n	8000348 <MemManage_Handler+0x4>
 800034a:	bf00      	nop

0800034c <BusFault_Handler>:
  * @brief  This function handles Bus Fault exception.
  * @param  None
  * @retval None
  */
void BusFault_Handler(void)
{
 800034c:	b480      	push	{r7}
 800034e:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Bus Fault exception occurs */
  while (1)
  {
  }
 8000350:	e7fe      	b.n	8000350 <BusFault_Handler+0x4>
 8000352:	bf00      	nop

08000354 <UsageFault_Handler>:
  * @brief  This function handles Usage Fault exception.
  * @param  None
  * @retval None
  */
void UsageFault_Handler(void)
{
 8000354:	b480      	push	{r7}
 8000356:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Usage Fault exception occurs */
  while (1)
  {
  }
 8000358:	e7fe      	b.n	8000358 <UsageFault_Handler+0x4>
 800035a:	bf00      	nop

0800035c <SVC_Handler>:
  * @brief  This function handles SVCall exception.
  * @param  None
  * @retval None
  */
void SVC_Handler(void)
{
 800035c:	b480      	push	{r7}
 800035e:	af00      	add	r7, sp, #0
}
 8000360:	bf00      	nop
 8000362:	46bd      	mov	sp, r7
 8000364:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000368:	4770      	bx	lr
 800036a:	bf00      	nop

0800036c <DebugMon_Handler>:
  * @brief  This function handles Debug Monitor exception.
  * @param  None
  * @retval None
  */
void DebugMon_Handler(void)
{
 800036c:	b480      	push	{r7}
 800036e:	af00      	add	r7, sp, #0
}
 8000370:	bf00      	nop
 8000372:	46bd      	mov	sp, r7
 8000374:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000378:	4770      	bx	lr
 800037a:	bf00      	nop

0800037c <PendSV_Handler>:
  * @brief  This function handles PendSVC exception.
  * @param  None
  * @retval None
  */
void PendSV_Handler(void)
{
 800037c:	b480      	push	{r7}
 800037e:	af00      	add	r7, sp, #0
}
 8000380:	bf00      	nop
 8000382:	46bd      	mov	sp, r7
 8000384:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000388:	4770      	bx	lr
 800038a:	bf00      	nop

0800038c <SysTick_Handler>:
  * @brief  This function handles SysTick Handler.
  * @param  None
  * @retval None
  */
void SysTick_Handler(void)
{
 800038c:	b480      	push	{r7}
 800038e:	af00      	add	r7, sp, #0
/*  TimingDelay_Decrement(); */
}
 8000390:	bf00      	nop
 8000392:	46bd      	mov	sp, r7
 8000394:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000398:	4770      	bx	lr
 800039a:	bf00      	nop

0800039c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 800039c:	f8df d034 	ldr.w	sp, [pc, #52]	; 80003d4 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 80003a0:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 80003a2:	e003      	b.n	80003ac <LoopCopyDataInit>

080003a4 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 80003a4:	4b0c      	ldr	r3, [pc, #48]	; (80003d8 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 80003a6:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 80003a8:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 80003aa:	3104      	adds	r1, #4

080003ac <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 80003ac:	480b      	ldr	r0, [pc, #44]	; (80003dc <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 80003ae:	4b0c      	ldr	r3, [pc, #48]	; (80003e0 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 80003b0:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 80003b2:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 80003b4:	d3f6      	bcc.n	80003a4 <CopyDataInit>
  ldr  r2, =_sbss
 80003b6:	4a0b      	ldr	r2, [pc, #44]	; (80003e4 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 80003b8:	e002      	b.n	80003c0 <LoopFillZerobss>

080003ba <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 80003ba:	2300      	movs	r3, #0
  str  r3, [r2], #4
 80003bc:	f842 3b04 	str.w	r3, [r2], #4

080003c0 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 80003c0:	4b09      	ldr	r3, [pc, #36]	; (80003e8 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 80003c2:	429a      	cmp	r2, r3
  bcc  FillZerobss
 80003c4:	d3f9      	bcc.n	80003ba <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 80003c6:	f7ff feff 	bl	80001c8 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80003ca:	f001 fc8d 	bl	8001ce8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80003ce:	f000 faa1 	bl	8000914 <main>
  bx  lr    
 80003d2:	4770      	bx	lr

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 80003d4:	20020000 	.word	0x20020000
/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
  b  LoopCopyDataInit

CopyDataInit:
  ldr  r3, =_sidata
 80003d8:	08001e7c 	.word	0x08001e7c
  ldr  r3, [r3, r1]
  str  r3, [r0, r1]
  adds  r1, r1, #4
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 80003dc:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 80003e0:	2000008c 	.word	0x2000008c
  adds  r2, r0, r1
  cmp  r2, r3
  bcc  CopyDataInit
  ldr  r2, =_sbss
 80003e4:	2000008c 	.word	0x2000008c
FillZerobss:
  movs  r3, #0
  str  r3, [r2], #4
    
LoopFillZerobss:
  ldr  r3, = _ebss
 80003e8:	20000138 	.word	0x20000138

080003ec <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80003ec:	e7fe      	b.n	80003ec <ADC_IRQHandler>
	...

080003f0 <initAudioOutDAC>:
void initAudioOutTIM(void);
void initAudioOutNVIC(void);
void initAudioOutDMA(uint16_t* buffer, uint32_t size);

void initAudioOutDAC(void)
{
 80003f0:	b580      	push	{r7, lr}
 80003f2:	b084      	sub	sp, #16
 80003f4:	af00      	add	r7, sp, #0
	RCC_APB1PeriphClockCmd(RCC_APB1Periph_DAC, ENABLE);
 80003f6:	2101      	movs	r1, #1
 80003f8:	f04f 5000 	mov.w	r0, #536870912	; 0x20000000
 80003fc:	f000 fdd2 	bl	8000fa4 <RCC_APB1PeriphClockCmd>
	DAC_InitTypeDef DACStruct;
	DACStruct.DAC_Trigger = DAC_Trigger_T4_TRGO;
 8000400:	232c      	movs	r3, #44	; 0x2c
 8000402:	603b      	str	r3, [r7, #0]
	DACStruct.DAC_WaveGeneration = DAC_WaveGeneration_None;
 8000404:	2300      	movs	r3, #0
 8000406:	607b      	str	r3, [r7, #4]
	DACStruct.DAC_OutputBuffer = DAC_OutputBuffer_Enable;
 8000408:	2300      	movs	r3, #0
 800040a:	60fb      	str	r3, [r7, #12]
	DAC_Init(DAC_Channel_1, &DACStruct);
 800040c:	463b      	mov	r3, r7
 800040e:	4619      	mov	r1, r3
 8000410:	2000      	movs	r0, #0
 8000412:	f001 f9bf 	bl	8001794 <DAC_Init>
	DAC_DMACmd(DAC_Channel_1, ENABLE);
 8000416:	2101      	movs	r1, #1
 8000418:	2000      	movs	r0, #0
 800041a:	f001 fa31 	bl	8001880 <DAC_DMACmd>
	DAC_Cmd(DAC_Channel_1, ENABLE);
 800041e:	2101      	movs	r1, #1
 8000420:	2000      	movs	r0, #0
 8000422:	f001 f9eb 	bl	80017fc <DAC_Cmd>
}
 8000426:	bf00      	nop
 8000428:	3710      	adds	r7, #16
 800042a:	46bd      	mov	sp, r7
 800042c:	bd80      	pop	{r7, pc}
 800042e:	bf00      	nop

08000430 <initAudioOutGPIO>:

void initAudioOutGPIO(void)
{
 8000430:	b580      	push	{r7, lr}
 8000432:	b082      	sub	sp, #8
 8000434:	af00      	add	r7, sp, #0
	RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOA, ENABLE);
 8000436:	2101      	movs	r1, #1
 8000438:	2001      	movs	r0, #1
 800043a:	f000 fd93 	bl	8000f64 <RCC_AHB1PeriphClockCmd>
	GPIO_InitTypeDef GPIOStruct;
	GPIOStruct.GPIO_Pin = GPIO_Pin_4;//channel 1
 800043e:	2310      	movs	r3, #16
 8000440:	603b      	str	r3, [r7, #0]
	GPIOStruct.GPIO_Speed = GPIO_Mode_AN;
 8000442:	2303      	movs	r3, #3
 8000444:	717b      	strb	r3, [r7, #5]
	GPIOStruct.GPIO_Speed = GPIO_Speed_2MHz;
 8000446:	2300      	movs	r3, #0
 8000448:	717b      	strb	r3, [r7, #5]
	GPIOStruct.GPIO_OType = GPIO_OType_PP;
 800044a:	2300      	movs	r3, #0
 800044c:	71bb      	strb	r3, [r7, #6]
	GPIOStruct.GPIO_PuPd = GPIO_PuPd_NOPULL;
 800044e:	2300      	movs	r3, #0
 8000450:	71fb      	strb	r3, [r7, #7]
	GPIO_Init(GPIOA, &GPIOStruct);
 8000452:	463b      	mov	r3, r7
 8000454:	4619      	mov	r1, r3
 8000456:	4803      	ldr	r0, [pc, #12]	; (8000464 <initAudioOutGPIO+0x34>)
 8000458:	f000 fe24 	bl	80010a4 <GPIO_Init>
}
 800045c:	bf00      	nop
 800045e:	3708      	adds	r7, #8
 8000460:	46bd      	mov	sp, r7
 8000462:	bd80      	pop	{r7, pc}
 8000464:	40020000 	.word	0x40020000

08000468 <initAudioOutTIM>:

//Timer 4 Runs at 84MHz - Using 16000Hz sampling rate
void initAudioOutTIM(void)
{ //DO NOT USE TIMER 6 - ITS TRGO DOES NOT EXIST - IT SEEMS TO USE TIMER2's instead
 8000468:	b580      	push	{r7, lr}
 800046a:	b084      	sub	sp, #16
 800046c:	af00      	add	r7, sp, #0
	RCC_APB1PeriphClockCmd(RCC_APB1Periph_TIM4, ENABLE);
 800046e:	2101      	movs	r1, #1
 8000470:	2004      	movs	r0, #4
 8000472:	f000 fd97 	bl	8000fa4 <RCC_APB1PeriphClockCmd>
	TIM_TimeBaseInitTypeDef TimerStruct;
	TimerStruct.TIM_Period = 5250-1;
 8000476:	f241 4381 	movw	r3, #5249	; 0x1481
 800047a:	60bb      	str	r3, [r7, #8]
	TimerStruct.TIM_Prescaler = 1-1;
 800047c:	2300      	movs	r3, #0
 800047e:	80bb      	strh	r3, [r7, #4]
	TimerStruct.TIM_ClockDivision = TIM_CKD_DIV1;
 8000480:	2300      	movs	r3, #0
 8000482:	81bb      	strh	r3, [r7, #12]
	TimerStruct.TIM_CounterMode = TIM_CounterMode_Up;
 8000484:	2300      	movs	r3, #0
 8000486:	80fb      	strh	r3, [r7, #6]
	TIM_TimeBaseInit(TIM4, &TimerStruct);
 8000488:	1d3b      	adds	r3, r7, #4
 800048a:	4619      	mov	r1, r3
 800048c:	4807      	ldr	r0, [pc, #28]	; (80004ac <initAudioOutTIM+0x44>)
 800048e:	f000 fc95 	bl	8000dbc <TIM_TimeBaseInit>
	TIM_SelectOutputTrigger(TIM4, TIM_TRGOSource_Update);
 8000492:	2120      	movs	r1, #32
 8000494:	4805      	ldr	r0, [pc, #20]	; (80004ac <initAudioOutTIM+0x44>)
 8000496:	f000 fd1d 	bl	8000ed4 <TIM_SelectOutputTrigger>
	TIM_Cmd(TIM4, ENABLE);
 800049a:	2101      	movs	r1, #1
 800049c:	4803      	ldr	r0, [pc, #12]	; (80004ac <initAudioOutTIM+0x44>)
 800049e:	f000 fcf9 	bl	8000e94 <TIM_Cmd>
}
 80004a2:	bf00      	nop
 80004a4:	3710      	adds	r7, #16
 80004a6:	46bd      	mov	sp, r7
 80004a8:	bd80      	pop	{r7, pc}
 80004aa:	bf00      	nop
 80004ac:	40000800 	.word	0x40000800

080004b0 <initAudioOutNVIC>:

void initAudioOutNVIC(void)
{
 80004b0:	b580      	push	{r7, lr}
 80004b2:	b082      	sub	sp, #8
 80004b4:	af00      	add	r7, sp, #0
	NVIC_InitTypeDef NVICStruct;
	NVICStruct.NVIC_IRQChannel = DMA1_Stream5_IRQn;
 80004b6:	2310      	movs	r3, #16
 80004b8:	713b      	strb	r3, [r7, #4]
	NVICStruct.NVIC_IRQChannelCmd = ENABLE;
 80004ba:	2301      	movs	r3, #1
 80004bc:	71fb      	strb	r3, [r7, #7]
	NVICStruct.NVIC_IRQChannelPreemptionPriority=0;
 80004be:	2300      	movs	r3, #0
 80004c0:	717b      	strb	r3, [r7, #5]
	NVICStruct.NVIC_IRQChannelSubPriority=0;
 80004c2:	2300      	movs	r3, #0
 80004c4:	71bb      	strb	r3, [r7, #6]
	NVIC_Init(&NVICStruct);
 80004c6:	1d3b      	adds	r3, r7, #4
 80004c8:	4618      	mov	r0, r3
 80004ca:	f001 fbab 	bl	8001c24 <NVIC_Init>
}
 80004ce:	bf00      	nop
 80004d0:	3708      	adds	r7, #8
 80004d2:	46bd      	mov	sp, r7
 80004d4:	bd80      	pop	{r7, pc}
 80004d6:	bf00      	nop

080004d8 <initAudioOutDMA>:

void initAudioOutDMA(uint16_t* buffer, uint32_t size)
{
 80004d8:	b580      	push	{r7, lr}
 80004da:	b092      	sub	sp, #72	; 0x48
 80004dc:	af00      	add	r7, sp, #0
 80004de:	6078      	str	r0, [r7, #4]
 80004e0:	6039      	str	r1, [r7, #0]
	RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_DMA1, ENABLE);
 80004e2:	2101      	movs	r1, #1
 80004e4:	f44f 1000 	mov.w	r0, #2097152	; 0x200000
 80004e8:	f000 fd3c 	bl	8000f64 <RCC_AHB1PeriphClockCmd>
	DMA_DeInit(DMA1_Stream5);
 80004ec:	481d      	ldr	r0, [pc, #116]	; (8000564 <initAudioOutDMA+0x8c>)
 80004ee:	f000 fe81 	bl	80011f4 <DMA_DeInit>
	DMA_InitTypeDef DMAStruct;
	DMA_StructInit(&DMAStruct);
 80004f2:	f107 030c 	add.w	r3, r7, #12
 80004f6:	4618      	mov	r0, r3
 80004f8:	f000 ffa8 	bl	800144c <DMA_StructInit>
	DMAStruct.DMA_Channel = DMA_Channel_7;
 80004fc:	f04f 6360 	mov.w	r3, #234881024	; 0xe000000
 8000500:	60fb      	str	r3, [r7, #12]
	DMAStruct.DMA_PeripheralBaseAddr =(uint32_t)(DAC_BASE + 0x08);
 8000502:	4b19      	ldr	r3, [pc, #100]	; (8000568 <initAudioOutDMA+0x90>)
 8000504:	613b      	str	r3, [r7, #16]
	DMAStruct.DMA_Memory0BaseAddr = (uint32_t)(buffer);
 8000506:	687b      	ldr	r3, [r7, #4]
 8000508:	617b      	str	r3, [r7, #20]
	DMAStruct.DMA_DIR = DMA_DIR_MemoryToPeripheral;
 800050a:	2340      	movs	r3, #64	; 0x40
 800050c:	61bb      	str	r3, [r7, #24]
	DMAStruct.DMA_BufferSize = size;
 800050e:	683b      	ldr	r3, [r7, #0]
 8000510:	61fb      	str	r3, [r7, #28]
	DMAStruct.DMA_MemoryDataSize = DMA_MemoryDataSize_HalfWord;
 8000512:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000516:	62fb      	str	r3, [r7, #44]	; 0x2c
	DMAStruct.DMA_MemoryInc = DMA_MemoryInc_Enable;
 8000518:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800051c:	627b      	str	r3, [r7, #36]	; 0x24
	DMAStruct.DMA_PeripheralDataSize = DMA_PeripheralDataSize_HalfWord;
 800051e:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8000522:	62bb      	str	r3, [r7, #40]	; 0x28
	DMAStruct.DMA_PeripheralInc = DMA_PeripheralInc_Disable;
 8000524:	2300      	movs	r3, #0
 8000526:	623b      	str	r3, [r7, #32]
	DMAStruct.DMA_Mode = DMA_Mode_Normal;
 8000528:	2300      	movs	r3, #0
 800052a:	633b      	str	r3, [r7, #48]	; 0x30
	DMAStruct.DMA_FIFOMode = DMA_FIFOMode_Disable;
 800052c:	2300      	movs	r3, #0
 800052e:	63bb      	str	r3, [r7, #56]	; 0x38
	DMAStruct.DMA_Priority = DMA_Priority_High;
 8000530:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000534:	637b      	str	r3, [r7, #52]	; 0x34
	DMAStruct.DMA_MemoryBurst = DMA_MemoryBurst_Single;
 8000536:	2300      	movs	r3, #0
 8000538:	643b      	str	r3, [r7, #64]	; 0x40
	DMAStruct.DMA_PeripheralBurst = DMA_PeripheralBurst_Single;
 800053a:	2300      	movs	r3, #0
 800053c:	647b      	str	r3, [r7, #68]	; 0x44
	DMA_ITConfig(DMA1_Stream5, DMA_IT_TC, ENABLE);
 800053e:	2201      	movs	r2, #1
 8000540:	2110      	movs	r1, #16
 8000542:	4808      	ldr	r0, [pc, #32]	; (8000564 <initAudioOutDMA+0x8c>)
 8000544:	f001 f858 	bl	80015f8 <DMA_ITConfig>
	DMA_Init(DMA1_Stream5, &DMAStruct);
 8000548:	f107 030c 	add.w	r3, r7, #12
 800054c:	4619      	mov	r1, r3
 800054e:	4805      	ldr	r0, [pc, #20]	; (8000564 <initAudioOutDMA+0x8c>)
 8000550:	f000 ff24 	bl	800139c <DMA_Init>
	DMA_Cmd(DMA1_Stream5, ENABLE);
 8000554:	2101      	movs	r1, #1
 8000556:	4803      	ldr	r0, [pc, #12]	; (8000564 <initAudioOutDMA+0x8c>)
 8000558:	f000 ffb0 	bl	80014bc <DMA_Cmd>
}
 800055c:	bf00      	nop
 800055e:	3748      	adds	r7, #72	; 0x48
 8000560:	46bd      	mov	sp, r7
 8000562:	bd80      	pop	{r7, pc}
 8000564:	40026088 	.word	0x40026088
 8000568:	40007408 	.word	0x40007408

0800056c <initAudioOut>:

void initAudioOut(uint16_t* buffer, uint32_t size)
{
 800056c:	b580      	push	{r7, lr}
 800056e:	b082      	sub	sp, #8
 8000570:	af00      	add	r7, sp, #0
 8000572:	6078      	str	r0, [r7, #4]
 8000574:	6039      	str	r1, [r7, #0]
	DAC_DeInit();
 8000576:	f001 f8ff 	bl	8001778 <DAC_DeInit>
	TIM_DeInit(TIM4);
 800057a:	480b      	ldr	r0, [pc, #44]	; (80005a8 <initAudioOut+0x3c>)
 800057c:	f000 fb3e 	bl	8000bfc <TIM_DeInit>
	DMA_DeInit(DMA1_Stream5);
 8000580:	480a      	ldr	r0, [pc, #40]	; (80005ac <initAudioOut+0x40>)
 8000582:	f000 fe37 	bl	80011f4 <DMA_DeInit>
	initAudioOutDAC();
 8000586:	f7ff ff33 	bl	80003f0 <initAudioOutDAC>
	initAudioOutGPIO();
 800058a:	f7ff ff51 	bl	8000430 <initAudioOutGPIO>
	initAudioOutTIM();
 800058e:	f7ff ff6b 	bl	8000468 <initAudioOutTIM>
	initAudioOutNVIC();
 8000592:	f7ff ff8d 	bl	80004b0 <initAudioOutNVIC>
	initAudioOutDMA(buffer,size);
 8000596:	6839      	ldr	r1, [r7, #0]
 8000598:	6878      	ldr	r0, [r7, #4]
 800059a:	f7ff ff9d 	bl	80004d8 <initAudioOutDMA>
}
 800059e:	bf00      	nop
 80005a0:	3708      	adds	r7, #8
 80005a2:	46bd      	mov	sp, r7
 80005a4:	bd80      	pop	{r7, pc}
 80005a6:	bf00      	nop
 80005a8:	40000800 	.word	0x40000800
 80005ac:	40026088 	.word	0x40026088

080005b0 <initAudioInGPIO>:
void initAudioInNVIC(void);
void initAudioInDMA(uint16_t* buffer, uint32_t size);


void initAudioInGPIO(void)
{
 80005b0:	b580      	push	{r7, lr}
 80005b2:	b082      	sub	sp, #8
 80005b4:	af00      	add	r7, sp, #0
	RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOC,ENABLE);
 80005b6:	2101      	movs	r1, #1
 80005b8:	2004      	movs	r0, #4
 80005ba:	f000 fcd3 	bl	8000f64 <RCC_AHB1PeriphClockCmd>

	GPIO_InitTypeDef GPIOStruct;
	GPIOStruct.GPIO_Mode = GPIO_Mode_AN;
 80005be:	2303      	movs	r3, #3
 80005c0:	713b      	strb	r3, [r7, #4]
	GPIOStruct.GPIO_Pin = GPIO_Pin_2;
 80005c2:	2304      	movs	r3, #4
 80005c4:	603b      	str	r3, [r7, #0]
	GPIOStruct.GPIO_PuPd = GPIO_PuPd_NOPULL;
 80005c6:	2300      	movs	r3, #0
 80005c8:	71fb      	strb	r3, [r7, #7]
	GPIOStruct.GPIO_Speed = GPIO_Speed_2MHz;
 80005ca:	2300      	movs	r3, #0
 80005cc:	717b      	strb	r3, [r7, #5]
	GPIO_Init(GPIOC, &GPIOStruct);
 80005ce:	463b      	mov	r3, r7
 80005d0:	4619      	mov	r1, r3
 80005d2:	4803      	ldr	r0, [pc, #12]	; (80005e0 <initAudioInGPIO+0x30>)
 80005d4:	f000 fd66 	bl	80010a4 <GPIO_Init>
}
 80005d8:	bf00      	nop
 80005da:	3708      	adds	r7, #8
 80005dc:	46bd      	mov	sp, r7
 80005de:	bd80      	pop	{r7, pc}
 80005e0:	40020800 	.word	0x40020800

080005e4 <initAudioInTIM>:

//Timer 2 Runs at 84MHz - Using 16000Hz sampling rate
void initAudioInTIM(void)
{
 80005e4:	b580      	push	{r7, lr}
 80005e6:	b084      	sub	sp, #16
 80005e8:	af00      	add	r7, sp, #0
	RCC_APB1PeriphClockCmd(RCC_APB1Periph_TIM2,ENABLE);
 80005ea:	2101      	movs	r1, #1
 80005ec:	2001      	movs	r0, #1
 80005ee:	f000 fcd9 	bl	8000fa4 <RCC_APB1PeriphClockCmd>

	TIM_TimeBaseInitTypeDef TimerStruct;
	TimerStruct.TIM_Period = 5250-1;
 80005f2:	f241 4381 	movw	r3, #5249	; 0x1481
 80005f6:	60bb      	str	r3, [r7, #8]
	TimerStruct.TIM_Prescaler = 1-1;
 80005f8:	2300      	movs	r3, #0
 80005fa:	80bb      	strh	r3, [r7, #4]
	TimerStruct.TIM_CounterMode = TIM_CounterMode_Up;
 80005fc:	2300      	movs	r3, #0
 80005fe:	80fb      	strh	r3, [r7, #6]
	TimerStruct.TIM_ClockDivision = TIM_CKD_DIV1;
 8000600:	2300      	movs	r3, #0
 8000602:	81bb      	strh	r3, [r7, #12]
	TIM_TimeBaseInit(TIM2, &TimerStruct);
 8000604:	1d3b      	adds	r3, r7, #4
 8000606:	4619      	mov	r1, r3
 8000608:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 800060c:	f000 fbd6 	bl	8000dbc <TIM_TimeBaseInit>
	TIM_SelectOutputTrigger(TIM2,TIM_TRGOSource_Update);
 8000610:	2120      	movs	r1, #32
 8000612:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8000616:	f000 fc5d 	bl	8000ed4 <TIM_SelectOutputTrigger>
	TIM_Cmd(TIM2, ENABLE);
 800061a:	2101      	movs	r1, #1
 800061c:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8000620:	f000 fc38 	bl	8000e94 <TIM_Cmd>
}
 8000624:	bf00      	nop
 8000626:	3710      	adds	r7, #16
 8000628:	46bd      	mov	sp, r7
 800062a:	bd80      	pop	{r7, pc}

0800062c <initAudioInADC>:

void initAudioInADC(void)
{
 800062c:	b580      	push	{r7, lr}
 800062e:	b08a      	sub	sp, #40	; 0x28
 8000630:	af00      	add	r7, sp, #0
	RCC_APB2PeriphClockCmd(RCC_APB2Periph_ADC1,ENABLE);
 8000632:	2101      	movs	r1, #1
 8000634:	f44f 7080 	mov.w	r0, #256	; 0x100
 8000638:	f000 fcd4 	bl	8000fe4 <RCC_APB2PeriphClockCmd>
	ADC_CommonInitTypeDef ADCCommonStruct;
	ADCCommonStruct.ADC_Mode = ADC_Mode_Independent;
 800063c:	2300      	movs	r3, #0
 800063e:	61bb      	str	r3, [r7, #24]
	ADCCommonStruct.ADC_DMAAccessMode = ADC_DMAAccessMode_Disabled;
 8000640:	2300      	movs	r3, #0
 8000642:	623b      	str	r3, [r7, #32]
	ADCCommonStruct.ADC_Prescaler = ADC_Prescaler_Div2;
 8000644:	2300      	movs	r3, #0
 8000646:	61fb      	str	r3, [r7, #28]
	ADCCommonStruct.ADC_TwoSamplingDelay = ADC_TwoSamplingDelay_5Cycles;
 8000648:	2300      	movs	r3, #0
 800064a:	627b      	str	r3, [r7, #36]	; 0x24
	ADC_CommonInit(&ADCCommonStruct);
 800064c:	f107 0318 	add.w	r3, r7, #24
 8000650:	4618      	mov	r0, r3
 8000652:	f001 f9a1 	bl	8001998 <ADC_CommonInit>

	ADC_InitTypeDef ADCStruct;
	ADCStruct.ADC_ContinuousConvMode = DISABLE;
 8000656:	2300      	movs	r3, #0
 8000658:	717b      	strb	r3, [r7, #5]
	ADCStruct.ADC_DataAlign = ADC_DataAlign_Right;
 800065a:	2300      	movs	r3, #0
 800065c:	613b      	str	r3, [r7, #16]
	ADCStruct.ADC_ExternalTrigConv = ADC_ExternalTrigConv_T2_TRGO;
 800065e:	f04f 63c0 	mov.w	r3, #100663296	; 0x6000000
 8000662:	60fb      	str	r3, [r7, #12]
	ADCStruct.ADC_ExternalTrigConvEdge = ADC_ExternalTrigConvEdge_Rising;
 8000664:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8000668:	60bb      	str	r3, [r7, #8]
	ADCStruct.ADC_NbrOfConversion = 1;
 800066a:	2301      	movs	r3, #1
 800066c:	753b      	strb	r3, [r7, #20]
	ADCStruct.ADC_Resolution = ADC_Resolution_12b;
 800066e:	2300      	movs	r3, #0
 8000670:	603b      	str	r3, [r7, #0]
	ADCStruct.ADC_ScanConvMode = DISABLE;
 8000672:	2300      	movs	r3, #0
 8000674:	713b      	strb	r3, [r7, #4]
	ADC_Init(ADC1, &ADCStruct);
 8000676:	463b      	mov	r3, r7
 8000678:	4619      	mov	r1, r3
 800067a:	480c      	ldr	r0, [pc, #48]	; (80006ac <initAudioInADC+0x80>)
 800067c:	f001 f936 	bl	80018ec <ADC_Init>

	ADC_RegularChannelConfig(ADC1, ADC_Channel_12, 1, ADC_SampleTime_15Cycles);
 8000680:	2301      	movs	r3, #1
 8000682:	2201      	movs	r2, #1
 8000684:	210c      	movs	r1, #12
 8000686:	4809      	ldr	r0, [pc, #36]	; (80006ac <initAudioInADC+0x80>)
 8000688:	f001 f9ca 	bl	8001a20 <ADC_RegularChannelConfig>
	ADC_DMARequestAfterLastTransferCmd(ADC1, ENABLE);
 800068c:	2101      	movs	r1, #1
 800068e:	4807      	ldr	r0, [pc, #28]	; (80006ac <initAudioInADC+0x80>)
 8000690:	f001 faac 	bl	8001bec <ADC_DMARequestAfterLastTransferCmd>
	ADC_DMACmd(ADC1, ENABLE);
 8000694:	2101      	movs	r1, #1
 8000696:	4805      	ldr	r0, [pc, #20]	; (80006ac <initAudioInADC+0x80>)
 8000698:	f001 fa8c 	bl	8001bb4 <ADC_DMACmd>
	ADC_Cmd(ADC1, ENABLE);
 800069c:	2101      	movs	r1, #1
 800069e:	4803      	ldr	r0, [pc, #12]	; (80006ac <initAudioInADC+0x80>)
 80006a0:	f001 f9a2 	bl	80019e8 <ADC_Cmd>
}
 80006a4:	bf00      	nop
 80006a6:	3728      	adds	r7, #40	; 0x28
 80006a8:	46bd      	mov	sp, r7
 80006aa:	bd80      	pop	{r7, pc}
 80006ac:	40012000 	.word	0x40012000

080006b0 <initAudioInNVIC>:

void initAudioInNVIC(void)
{
 80006b0:	b580      	push	{r7, lr}
 80006b2:	b082      	sub	sp, #8
 80006b4:	af00      	add	r7, sp, #0
	NVIC_InitTypeDef NVICStruct;
	NVICStruct.NVIC_IRQChannel = DMA2_Stream0_IRQn;
 80006b6:	2338      	movs	r3, #56	; 0x38
 80006b8:	713b      	strb	r3, [r7, #4]
	NVICStruct.NVIC_IRQChannelCmd = ENABLE;
 80006ba:	2301      	movs	r3, #1
 80006bc:	71fb      	strb	r3, [r7, #7]
	NVICStruct.NVIC_IRQChannelPreemptionPriority=0;
 80006be:	2300      	movs	r3, #0
 80006c0:	717b      	strb	r3, [r7, #5]
	NVICStruct.NVIC_IRQChannelSubPriority=0;
 80006c2:	2300      	movs	r3, #0
 80006c4:	71bb      	strb	r3, [r7, #6]
	NVIC_Init(&NVICStruct);
 80006c6:	1d3b      	adds	r3, r7, #4
 80006c8:	4618      	mov	r0, r3
 80006ca:	f001 faab 	bl	8001c24 <NVIC_Init>
}
 80006ce:	bf00      	nop
 80006d0:	3708      	adds	r7, #8
 80006d2:	46bd      	mov	sp, r7
 80006d4:	bd80      	pop	{r7, pc}
 80006d6:	bf00      	nop

080006d8 <initAudioInDMA>:

void initAudioInDMA(uint16_t* buffer, uint32_t size)
{
 80006d8:	b580      	push	{r7, lr}
 80006da:	b092      	sub	sp, #72	; 0x48
 80006dc:	af00      	add	r7, sp, #0
 80006de:	6078      	str	r0, [r7, #4]
 80006e0:	6039      	str	r1, [r7, #0]
	RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_DMA2 ,ENABLE);
 80006e2:	2101      	movs	r1, #1
 80006e4:	f44f 0080 	mov.w	r0, #4194304	; 0x400000
 80006e8:	f000 fc3c 	bl	8000f64 <RCC_AHB1PeriphClockCmd>

	DMA_InitTypeDef DMAStruct;
	DMA_DeInit(DMA2_Stream0);
 80006ec:	481b      	ldr	r0, [pc, #108]	; (800075c <initAudioInDMA+0x84>)
 80006ee:	f000 fd81 	bl	80011f4 <DMA_DeInit>
	DMAStruct.DMA_Channel = DMA_Channel_0;
 80006f2:	2300      	movs	r3, #0
 80006f4:	60fb      	str	r3, [r7, #12]
	DMAStruct.DMA_PeripheralBaseAddr = (uint32_t)(&ADC1->DR);
 80006f6:	4b1a      	ldr	r3, [pc, #104]	; (8000760 <initAudioInDMA+0x88>)
 80006f8:	613b      	str	r3, [r7, #16]
	DMAStruct.DMA_Memory0BaseAddr = (uint32_t)(buffer);
 80006fa:	687b      	ldr	r3, [r7, #4]
 80006fc:	617b      	str	r3, [r7, #20]
	DMAStruct.DMA_DIR = DMA_DIR_PeripheralToMemory;
 80006fe:	2300      	movs	r3, #0
 8000700:	61bb      	str	r3, [r7, #24]
	DMAStruct.DMA_BufferSize = size;
 8000702:	683b      	ldr	r3, [r7, #0]
 8000704:	61fb      	str	r3, [r7, #28]
	DMAStruct.DMA_MemoryDataSize = DMA_MemoryDataSize_HalfWord;
 8000706:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800070a:	62fb      	str	r3, [r7, #44]	; 0x2c
	DMAStruct.DMA_MemoryInc = DMA_MemoryInc_Enable;
 800070c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000710:	627b      	str	r3, [r7, #36]	; 0x24
	DMAStruct.DMA_PeripheralDataSize = DMA_PeripheralDataSize_HalfWord;
 8000712:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8000716:	62bb      	str	r3, [r7, #40]	; 0x28
	DMAStruct.DMA_PeripheralInc = DMA_PeripheralInc_Disable;
 8000718:	2300      	movs	r3, #0
 800071a:	623b      	str	r3, [r7, #32]
	DMAStruct.DMA_Mode = DMA_Mode_Normal;
 800071c:	2300      	movs	r3, #0
 800071e:	633b      	str	r3, [r7, #48]	; 0x30
	DMAStruct.DMA_Priority = DMA_Priority_High;
 8000720:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000724:	637b      	str	r3, [r7, #52]	; 0x34
	DMAStruct.DMA_FIFOMode = DMA_FIFOMode_Disable;
 8000726:	2300      	movs	r3, #0
 8000728:	63bb      	str	r3, [r7, #56]	; 0x38
	DMAStruct.DMA_FIFOThreshold = DMA_FIFOThreshold_HalfFull;
 800072a:	2301      	movs	r3, #1
 800072c:	63fb      	str	r3, [r7, #60]	; 0x3c
	DMAStruct.DMA_MemoryBurst = DMA_MemoryBurst_Single;
 800072e:	2300      	movs	r3, #0
 8000730:	643b      	str	r3, [r7, #64]	; 0x40
	DMAStruct.DMA_PeripheralBurst = DMA_PeripheralBurst_Single;
 8000732:	2300      	movs	r3, #0
 8000734:	647b      	str	r3, [r7, #68]	; 0x44
	DMA_Init(DMA2_Stream0, &DMAStruct);
 8000736:	f107 030c 	add.w	r3, r7, #12
 800073a:	4619      	mov	r1, r3
 800073c:	4807      	ldr	r0, [pc, #28]	; (800075c <initAudioInDMA+0x84>)
 800073e:	f000 fe2d 	bl	800139c <DMA_Init>
	DMA_ITConfig(DMA2_Stream0, DMA_IT_TC, ENABLE);
 8000742:	2201      	movs	r2, #1
 8000744:	2110      	movs	r1, #16
 8000746:	4805      	ldr	r0, [pc, #20]	; (800075c <initAudioInDMA+0x84>)
 8000748:	f000 ff56 	bl	80015f8 <DMA_ITConfig>
	DMA_Cmd(DMA2_Stream0, ENABLE);
 800074c:	2101      	movs	r1, #1
 800074e:	4803      	ldr	r0, [pc, #12]	; (800075c <initAudioInDMA+0x84>)
 8000750:	f000 feb4 	bl	80014bc <DMA_Cmd>
}
 8000754:	bf00      	nop
 8000756:	3748      	adds	r7, #72	; 0x48
 8000758:	46bd      	mov	sp, r7
 800075a:	bd80      	pop	{r7, pc}
 800075c:	40026410 	.word	0x40026410
 8000760:	4001204c 	.word	0x4001204c

08000764 <initAudioIn>:

void initAudioIn(uint16_t* buffer, uint32_t size)
{
 8000764:	b580      	push	{r7, lr}
 8000766:	b082      	sub	sp, #8
 8000768:	af00      	add	r7, sp, #0
 800076a:	6078      	str	r0, [r7, #4]
 800076c:	6039      	str	r1, [r7, #0]
	TIM_DeInit(TIM2);
 800076e:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8000772:	f000 fa43 	bl	8000bfc <TIM_DeInit>
	ADC_DeInit();
 8000776:	f001 f8ab 	bl	80018d0 <ADC_DeInit>
	DMA_DeInit(DMA2_Stream0);
 800077a:	4809      	ldr	r0, [pc, #36]	; (80007a0 <initAudioIn+0x3c>)
 800077c:	f000 fd3a 	bl	80011f4 <DMA_DeInit>
	initAudioInGPIO();
 8000780:	f7ff ff16 	bl	80005b0 <initAudioInGPIO>
	initAudioInTIM();
 8000784:	f7ff ff2e 	bl	80005e4 <initAudioInTIM>
	initAudioInADC();
 8000788:	f7ff ff50 	bl	800062c <initAudioInADC>
	initAudioInNVIC();
 800078c:	f7ff ff90 	bl	80006b0 <initAudioInNVIC>
	initAudioInDMA(buffer, size);
 8000790:	6839      	ldr	r1, [r7, #0]
 8000792:	6878      	ldr	r0, [r7, #4]
 8000794:	f7ff ffa0 	bl	80006d8 <initAudioInDMA>
}
 8000798:	bf00      	nop
 800079a:	3708      	adds	r7, #8
 800079c:	46bd      	mov	sp, r7
 800079e:	bd80      	pop	{r7, pc}
 80007a0:	40026410 	.word	0x40026410

080007a4 <echo>:
void squareCarrier(uint16_t* buffer, uint32_t size, uint16_t freq);
void triCarrier(uint16_t* buffer, uint32_t size, uint16_t freq);
void distort(uint16_t* buffer, uint32_t size, float level);

void echo(uint16_t* buffer, uint32_t size)
{
 80007a4:	b580      	push	{r7, lr}
 80007a6:	b084      	sub	sp, #16
 80007a8:	af00      	add	r7, sp, #0
 80007aa:	6078      	str	r0, [r7, #4]
 80007ac:	6039      	str	r1, [r7, #0]
	uint32_t i;
	for(i=1000; i<size; i++)
 80007ae:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80007b2:	60fb      	str	r3, [r7, #12]
 80007b4:	e01b      	b.n	80007ee <echo+0x4a>
	{
		buffer[i] = buffer[i]/2 +buffer[i-1000]/2;
 80007b6:	68fb      	ldr	r3, [r7, #12]
 80007b8:	005b      	lsls	r3, r3, #1
 80007ba:	687a      	ldr	r2, [r7, #4]
 80007bc:	441a      	add	r2, r3
 80007be:	68fb      	ldr	r3, [r7, #12]
 80007c0:	005b      	lsls	r3, r3, #1
 80007c2:	6879      	ldr	r1, [r7, #4]
 80007c4:	440b      	add	r3, r1
 80007c6:	881b      	ldrh	r3, [r3, #0]
 80007c8:	085b      	lsrs	r3, r3, #1
 80007ca:	b299      	uxth	r1, r3
 80007cc:	68fb      	ldr	r3, [r7, #12]
 80007ce:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 80007d2:	f5a3 737a 	sub.w	r3, r3, #1000	; 0x3e8
 80007d6:	005b      	lsls	r3, r3, #1
 80007d8:	6878      	ldr	r0, [r7, #4]
 80007da:	4403      	add	r3, r0
 80007dc:	881b      	ldrh	r3, [r3, #0]
 80007de:	085b      	lsrs	r3, r3, #1
 80007e0:	b29b      	uxth	r3, r3
 80007e2:	440b      	add	r3, r1
 80007e4:	b29b      	uxth	r3, r3
 80007e6:	8013      	strh	r3, [r2, #0]
void distort(uint16_t* buffer, uint32_t size, float level);

void echo(uint16_t* buffer, uint32_t size)
{
	uint32_t i;
	for(i=1000; i<size; i++)
 80007e8:	68fb      	ldr	r3, [r7, #12]
 80007ea:	3301      	adds	r3, #1
 80007ec:	60fb      	str	r3, [r7, #12]
 80007ee:	68fa      	ldr	r2, [r7, #12]
 80007f0:	683b      	ldr	r3, [r7, #0]
 80007f2:	429a      	cmp	r2, r3
 80007f4:	d3df      	bcc.n	80007b6 <echo+0x12>
	{
		buffer[i] = buffer[i]/2 +buffer[i-1000]/2;
	}
	//Need to put this when the effects chain ends to playback
	initAudioOut(buffer,size);
 80007f6:	6839      	ldr	r1, [r7, #0]
 80007f8:	6878      	ldr	r0, [r7, #4]
 80007fa:	f7ff feb7 	bl	800056c <initAudioOut>
	initAudioOut(buffer,size);
 80007fe:	6839      	ldr	r1, [r7, #0]
 8000800:	6878      	ldr	r0, [r7, #4]
 8000802:	f7ff feb3 	bl	800056c <initAudioOut>
}
 8000806:	bf00      	nop
 8000808:	3710      	adds	r7, #16
 800080a:	46bd      	mov	sp, r7
 800080c:	bd80      	pop	{r7, pc}
 800080e:	bf00      	nop

08000810 <initButtons>:
void initButtons(void);
int8_t checkButton(uint8_t butno);

void initButtons(void)
{
 8000810:	b580      	push	{r7, lr}
 8000812:	b082      	sub	sp, #8
 8000814:	af00      	add	r7, sp, #0
	RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOD, ENABLE);
 8000816:	2101      	movs	r1, #1
 8000818:	2008      	movs	r0, #8
 800081a:	f000 fba3 	bl	8000f64 <RCC_AHB1PeriphClockCmd>
	GPIO_InitTypeDef GPIOStruct;
	GPIOStruct.GPIO_Mode = GPIO_Mode_IN;
 800081e:	2300      	movs	r3, #0
 8000820:	713b      	strb	r3, [r7, #4]
	GPIOStruct.GPIO_Pin = GPIO_Pin_0 | GPIO_Pin_1 | GPIO_Pin_2;
 8000822:	2307      	movs	r3, #7
 8000824:	603b      	str	r3, [r7, #0]
	GPIOStruct.GPIO_PuPd = GPIO_PuPd_UP;
 8000826:	2301      	movs	r3, #1
 8000828:	71fb      	strb	r3, [r7, #7]
	GPIOStruct.GPIO_Speed = GPIO_Speed_2MHz;
 800082a:	2300      	movs	r3, #0
 800082c:	717b      	strb	r3, [r7, #5]
	GPIO_Init(GPIOD, &GPIOStruct);
 800082e:	463b      	mov	r3, r7
 8000830:	4619      	mov	r1, r3
 8000832:	4803      	ldr	r0, [pc, #12]	; (8000840 <initButtons+0x30>)
 8000834:	f000 fc36 	bl	80010a4 <GPIO_Init>
}
 8000838:	bf00      	nop
 800083a:	3708      	adds	r7, #8
 800083c:	46bd      	mov	sp, r7
 800083e:	bd80      	pop	{r7, pc}
 8000840:	40020c00 	.word	0x40020c00

08000844 <checkButton>:

int8_t checkButton(uint8_t butno)
{
 8000844:	b580      	push	{r7, lr}
 8000846:	b082      	sub	sp, #8
 8000848:	af00      	add	r7, sp, #0
 800084a:	4603      	mov	r3, r0
 800084c:	71fb      	strb	r3, [r7, #7]
	if(butno==0)
 800084e:	79fb      	ldrb	r3, [r7, #7]
 8000850:	2b00      	cmp	r3, #0
 8000852:	d106      	bne.n	8000862 <checkButton+0x1e>
	{
		return GPIO_ReadInputDataBit(GPIOD, GPIO_Pin_0);
 8000854:	2101      	movs	r1, #1
 8000856:	4810      	ldr	r0, [pc, #64]	; (8000898 <checkButton+0x54>)
 8000858:	f000 fcb2 	bl	80011c0 <GPIO_ReadInputDataBit>
 800085c:	4603      	mov	r3, r0
 800085e:	b25b      	sxtb	r3, r3
 8000860:	e015      	b.n	800088e <checkButton+0x4a>
	}
	else if(butno==1)
 8000862:	79fb      	ldrb	r3, [r7, #7]
 8000864:	2b01      	cmp	r3, #1
 8000866:	d106      	bne.n	8000876 <checkButton+0x32>
	{
		return GPIO_ReadInputDataBit(GPIOD, GPIO_Pin_1);
 8000868:	2102      	movs	r1, #2
 800086a:	480b      	ldr	r0, [pc, #44]	; (8000898 <checkButton+0x54>)
 800086c:	f000 fca8 	bl	80011c0 <GPIO_ReadInputDataBit>
 8000870:	4603      	mov	r3, r0
 8000872:	b25b      	sxtb	r3, r3
 8000874:	e00b      	b.n	800088e <checkButton+0x4a>
	}
	else if(butno==2)
 8000876:	79fb      	ldrb	r3, [r7, #7]
 8000878:	2b02      	cmp	r3, #2
 800087a:	d106      	bne.n	800088a <checkButton+0x46>
	{
		return GPIO_ReadInputDataBit(GPIOD, GPIO_Pin_2);
 800087c:	2104      	movs	r1, #4
 800087e:	4806      	ldr	r0, [pc, #24]	; (8000898 <checkButton+0x54>)
 8000880:	f000 fc9e 	bl	80011c0 <GPIO_ReadInputDataBit>
 8000884:	4603      	mov	r3, r0
 8000886:	b25b      	sxtb	r3, r3
 8000888:	e001      	b.n	800088e <checkButton+0x4a>
	}
	else
	{
		return -1;
 800088a:	f04f 33ff 	mov.w	r3, #4294967295
	}
}
 800088e:	4618      	mov	r0, r3
 8000890:	3708      	adds	r7, #8
 8000892:	46bd      	mov	sp, r7
 8000894:	bd80      	pop	{r7, pc}
 8000896:	bf00      	nop
 8000898:	40020c00 	.word	0x40020c00

0800089c <DMA2_Stream0_IRQHandler>:
uint8_t processDone = 0;
uint16_t* buffer;
uint32_t size = 64000;

void DMA2_Stream0_IRQHandler(void)
{
 800089c:	b580      	push	{r7, lr}
 800089e:	af00      	add	r7, sp, #0
	if (DMA_GetITStatus(DMA2_Stream0, DMA_IT_TCIF0))
 80008a0:	490b      	ldr	r1, [pc, #44]	; (80008d0 <DMA2_Stream0_IRQHandler+0x34>)
 80008a2:	480c      	ldr	r0, [pc, #48]	; (80008d4 <DMA2_Stream0_IRQHandler+0x38>)
 80008a4:	f000 fee2 	bl	800166c <DMA_GetITStatus>
 80008a8:	4603      	mov	r3, r0
 80008aa:	2b00      	cmp	r3, #0
 80008ac:	d00e      	beq.n	80008cc <DMA2_Stream0_IRQHandler+0x30>
	{
		DMA_ClearITPendingBit(DMA2_Stream0, DMA_IT_TCIF0);
 80008ae:	4908      	ldr	r1, [pc, #32]	; (80008d0 <DMA2_Stream0_IRQHandler+0x34>)
 80008b0:	4808      	ldr	r0, [pc, #32]	; (80008d4 <DMA2_Stream0_IRQHandler+0x38>)
 80008b2:	f000 ff33 	bl	800171c <DMA_ClearITPendingBit>
		inputDone = 1;
 80008b6:	4b08      	ldr	r3, [pc, #32]	; (80008d8 <DMA2_Stream0_IRQHandler+0x3c>)
 80008b8:	2201      	movs	r2, #1
 80008ba:	701a      	strb	r2, [r3, #0]
		echo(buffer,size);
 80008bc:	4b07      	ldr	r3, [pc, #28]	; (80008dc <DMA2_Stream0_IRQHandler+0x40>)
 80008be:	681a      	ldr	r2, [r3, #0]
 80008c0:	4b07      	ldr	r3, [pc, #28]	; (80008e0 <DMA2_Stream0_IRQHandler+0x44>)
 80008c2:	681b      	ldr	r3, [r3, #0]
 80008c4:	4619      	mov	r1, r3
 80008c6:	4610      	mov	r0, r2
 80008c8:	f7ff ff6c 	bl	80007a4 <echo>
	}
}
 80008cc:	bf00      	nop
 80008ce:	bd80      	pop	{r7, pc}
 80008d0:	10008020 	.word	0x10008020
 80008d4:	40026410 	.word	0x40026410
 80008d8:	20000000 	.word	0x20000000
 80008dc:	200000b4 	.word	0x200000b4
 80008e0:	20000004 	.word	0x20000004

080008e4 <DMA1_Stream5_IRQHandler>:

void DMA1_Stream5_IRQHandler(void)
{
 80008e4:	b580      	push	{r7, lr}
 80008e6:	af00      	add	r7, sp, #0
	if (DMA_GetITStatus(DMA1_Stream5, DMA_IT_TCIF5))
 80008e8:	4907      	ldr	r1, [pc, #28]	; (8000908 <DMA1_Stream5_IRQHandler+0x24>)
 80008ea:	4808      	ldr	r0, [pc, #32]	; (800090c <DMA1_Stream5_IRQHandler+0x28>)
 80008ec:	f000 febe 	bl	800166c <DMA_GetITStatus>
 80008f0:	4603      	mov	r3, r0
 80008f2:	2b00      	cmp	r3, #0
 80008f4:	d006      	beq.n	8000904 <DMA1_Stream5_IRQHandler+0x20>
	{
		DMA_ClearITPendingBit(DMA1_Stream5, DMA_IT_TCIF5);
 80008f6:	4904      	ldr	r1, [pc, #16]	; (8000908 <DMA1_Stream5_IRQHandler+0x24>)
 80008f8:	4804      	ldr	r0, [pc, #16]	; (800090c <DMA1_Stream5_IRQHandler+0x28>)
 80008fa:	f000 ff0f 	bl	800171c <DMA_ClearITPendingBit>
		outputDone = 1;
 80008fe:	4b04      	ldr	r3, [pc, #16]	; (8000910 <DMA1_Stream5_IRQHandler+0x2c>)
 8000900:	2201      	movs	r2, #1
 8000902:	701a      	strb	r2, [r3, #0]
	}
}
 8000904:	bf00      	nop
 8000906:	bd80      	pop	{r7, pc}
 8000908:	20008800 	.word	0x20008800
 800090c:	40026088 	.word	0x40026088
 8000910:	20000001 	.word	0x20000001

08000914 <main>:

int main(void)
{
 8000914:	b580      	push	{r7, lr}
 8000916:	af00      	add	r7, sp, #0
	buffer = (uint16_t*)malloc(sizeof(uint16_t)*size);
 8000918:	4b25      	ldr	r3, [pc, #148]	; (80009b0 <main+0x9c>)
 800091a:	681b      	ldr	r3, [r3, #0]
 800091c:	005b      	lsls	r3, r3, #1
 800091e:	4618      	mov	r0, r3
 8000920:	f001 fa08 	bl	8001d34 <malloc>
 8000924:	4603      	mov	r3, r0
 8000926:	461a      	mov	r2, r3
 8000928:	4b22      	ldr	r3, [pc, #136]	; (80009b4 <main+0xa0>)
 800092a:	601a      	str	r2, [r3, #0]
	initButtons();
 800092c:	f7ff ff70 	bl	8000810 <initButtons>

	while (1)
	{
		if(inputDone)
 8000930:	4b21      	ldr	r3, [pc, #132]	; (80009b8 <main+0xa4>)
 8000932:	781b      	ldrb	r3, [r3, #0]
 8000934:	2b00      	cmp	r3, #0
 8000936:	d009      	beq.n	800094c <main+0x38>
		{
			STM_EVAL_LEDInit(LED4);
 8000938:	2000      	movs	r0, #0
 800093a:	f000 f901 	bl	8000b40 <STM_EVAL_LEDInit>
			STM_EVAL_LEDOn(LED4);
 800093e:	2000      	movs	r0, #0
 8000940:	f000 f92c 	bl	8000b9c <STM_EVAL_LEDOn>
			STM_EVAL_LEDOff(LED5);
 8000944:	2002      	movs	r0, #2
 8000946:	f000 f941 	bl	8000bcc <STM_EVAL_LEDOff>
 800094a:	e008      	b.n	800095e <main+0x4a>
		}
		else
		{
			STM_EVAL_LEDOff(LED4);
 800094c:	2000      	movs	r0, #0
 800094e:	f000 f93d 	bl	8000bcc <STM_EVAL_LEDOff>
			STM_EVAL_LEDInit(LED5);
 8000952:	2002      	movs	r0, #2
 8000954:	f000 f8f4 	bl	8000b40 <STM_EVAL_LEDInit>
			STM_EVAL_LEDOn(LED5);
 8000958:	2002      	movs	r0, #2
 800095a:	f000 f91f 	bl	8000b9c <STM_EVAL_LEDOn>
		}
		if(outputDone && checkButton(0)==1)
 800095e:	4b17      	ldr	r3, [pc, #92]	; (80009bc <main+0xa8>)
 8000960:	781b      	ldrb	r3, [r3, #0]
 8000962:	2b00      	cmp	r3, #0
 8000964:	d013      	beq.n	800098e <main+0x7a>
 8000966:	2000      	movs	r0, #0
 8000968:	f7ff ff6c 	bl	8000844 <checkButton>
 800096c:	4603      	mov	r3, r0
 800096e:	2b01      	cmp	r3, #1
 8000970:	d10d      	bne.n	800098e <main+0x7a>
		{
			inputDone = 0;
 8000972:	4b11      	ldr	r3, [pc, #68]	; (80009b8 <main+0xa4>)
 8000974:	2200      	movs	r2, #0
 8000976:	701a      	strb	r2, [r3, #0]
			outputDone = 0;
 8000978:	4b10      	ldr	r3, [pc, #64]	; (80009bc <main+0xa8>)
 800097a:	2200      	movs	r2, #0
 800097c:	701a      	strb	r2, [r3, #0]
			initAudioIn(buffer, size);
 800097e:	4b0d      	ldr	r3, [pc, #52]	; (80009b4 <main+0xa0>)
 8000980:	681a      	ldr	r2, [r3, #0]
 8000982:	4b0b      	ldr	r3, [pc, #44]	; (80009b0 <main+0x9c>)
 8000984:	681b      	ldr	r3, [r3, #0]
 8000986:	4619      	mov	r1, r3
 8000988:	4610      	mov	r0, r2
 800098a:	f7ff feeb 	bl	8000764 <initAudioIn>
		}

		if(checkButton(0)==1)
 800098e:	2000      	movs	r0, #0
 8000990:	f7ff ff58 	bl	8000844 <checkButton>
 8000994:	4603      	mov	r3, r0
 8000996:	2b01      	cmp	r3, #1
 8000998:	d106      	bne.n	80009a8 <main+0x94>
		{
			STM_EVAL_LEDInit(LED3);
 800099a:	2001      	movs	r0, #1
 800099c:	f000 f8d0 	bl	8000b40 <STM_EVAL_LEDInit>
			STM_EVAL_LEDOn(LED3);
 80009a0:	2001      	movs	r0, #1
 80009a2:	f000 f8fb 	bl	8000b9c <STM_EVAL_LEDOn>
 80009a6:	e7c3      	b.n	8000930 <main+0x1c>
		}
		else
		{
			STM_EVAL_LEDOff(LED3);
 80009a8:	2001      	movs	r0, #1
 80009aa:	f000 f90f 	bl	8000bcc <STM_EVAL_LEDOff>
		}
	}
 80009ae:	e7bf      	b.n	8000930 <main+0x1c>
 80009b0:	20000004 	.word	0x20000004
 80009b4:	200000b4 	.word	0x200000b4
 80009b8:	20000000 	.word	0x20000000
 80009bc:	20000001 	.word	0x20000001

080009c0 <EVAL_AUDIO_TransferComplete_CallBack>:
}


void EVAL_AUDIO_TransferComplete_CallBack(uint32_t pBuffer, uint32_t Size){return;}
 80009c0:	b480      	push	{r7}
 80009c2:	b083      	sub	sp, #12
 80009c4:	af00      	add	r7, sp, #0
 80009c6:	6078      	str	r0, [r7, #4]
 80009c8:	6039      	str	r1, [r7, #0]
 80009ca:	bf00      	nop
 80009cc:	370c      	adds	r7, #12
 80009ce:	46bd      	mov	sp, r7
 80009d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009d4:	4770      	bx	lr
 80009d6:	bf00      	nop

080009d8 <EVAL_AUDIO_GetSampleCallBack>:
uint16_t EVAL_AUDIO_GetSampleCallBack(void){return -1;}
 80009d8:	b480      	push	{r7}
 80009da:	af00      	add	r7, sp, #0
 80009dc:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80009e0:	4618      	mov	r0, r3
 80009e2:	46bd      	mov	sp, r7
 80009e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009e8:	4770      	bx	lr
 80009ea:	bf00      	nop

080009ec <Audio_MAL_IRQHandler>:
  * @brief  This function handles main Media layer interrupt. 
  * @param  None
  * @retval 0 if correct communication, else wrong communication
  */
static void Audio_MAL_IRQHandler(void)
{    
 80009ec:	b580      	push	{r7, lr}
 80009ee:	af00      	add	r7, sp, #0
  uint32_t Size = AudioRemSize;
#endif /* AUDIO_MAL_MODE_NORMAL */
  
#ifdef AUDIO_MAL_DMA_IT_TC_EN
  /* Transfer complete interrupt */
  if (DMA_GetFlagStatus(AUDIO_MAL_DMA_STREAM, AUDIO_MAL_DMA_FLAG_TC) != RESET)
 80009f0:	4b37      	ldr	r3, [pc, #220]	; (8000ad0 <Audio_MAL_IRQHandler+0xe4>)
 80009f2:	681a      	ldr	r2, [r3, #0]
 80009f4:	4b37      	ldr	r3, [pc, #220]	; (8000ad4 <Audio_MAL_IRQHandler+0xe8>)
 80009f6:	681b      	ldr	r3, [r3, #0]
 80009f8:	4619      	mov	r1, r3
 80009fa:	4610      	mov	r0, r2
 80009fc:	f000 fd92 	bl	8001524 <DMA_GetFlagStatus>
 8000a00:	4603      	mov	r3, r0
 8000a02:	2b00      	cmp	r3, #0
 8000a04:	d062      	beq.n	8000acc <Audio_MAL_IRQHandler+0xe0>
  {         
 #ifdef AUDIO_MAL_MODE_NORMAL
    /* Check if the end of file has been reached */
    if (AudioRemSize > 0)
 8000a06:	4b34      	ldr	r3, [pc, #208]	; (8000ad8 <Audio_MAL_IRQHandler+0xec>)
 8000a08:	681b      	ldr	r3, [r3, #0]
 8000a0a:	2b00      	cmp	r3, #0
 8000a0c:	d04a      	beq.n	8000aa4 <Audio_MAL_IRQHandler+0xb8>
    {      
      /* Wait the DMA Stream to be effectively disabled */
      while (DMA_GetCmdStatus(AUDIO_MAL_DMA_STREAM) != DISABLE)
 8000a0e:	bf00      	nop
 8000a10:	4b2f      	ldr	r3, [pc, #188]	; (8000ad0 <Audio_MAL_IRQHandler+0xe4>)
 8000a12:	681b      	ldr	r3, [r3, #0]
 8000a14:	4618      	mov	r0, r3
 8000a16:	f000 fd6d 	bl	80014f4 <DMA_GetCmdStatus>
 8000a1a:	4603      	mov	r3, r0
 8000a1c:	2b00      	cmp	r3, #0
 8000a1e:	d1f7      	bne.n	8000a10 <Audio_MAL_IRQHandler+0x24>
      {}
      
      /* Clear the Interrupt flag */
      DMA_ClearFlag(AUDIO_MAL_DMA_STREAM, AUDIO_MAL_DMA_FLAG_TC); 
 8000a20:	4b2b      	ldr	r3, [pc, #172]	; (8000ad0 <Audio_MAL_IRQHandler+0xe4>)
 8000a22:	681a      	ldr	r2, [r3, #0]
 8000a24:	4b2b      	ldr	r3, [pc, #172]	; (8000ad4 <Audio_MAL_IRQHandler+0xe8>)
 8000a26:	681b      	ldr	r3, [r3, #0]
 8000a28:	4619      	mov	r1, r3
 8000a2a:	4610      	mov	r0, r2
 8000a2c:	f000 fdb6 	bl	800159c <DMA_ClearFlag>
           
      /* Re-Configure the buffer address and size */
      DMA_InitStructure.DMA_Memory0BaseAddr = (uint32_t) CurrentPos;
 8000a30:	4b2a      	ldr	r3, [pc, #168]	; (8000adc <Audio_MAL_IRQHandler+0xf0>)
 8000a32:	681b      	ldr	r3, [r3, #0]
 8000a34:	461a      	mov	r2, r3
 8000a36:	4b2a      	ldr	r3, [pc, #168]	; (8000ae0 <Audio_MAL_IRQHandler+0xf4>)
 8000a38:	609a      	str	r2, [r3, #8]
      DMA_InitStructure.DMA_BufferSize = (uint32_t) (DMA_MAX(AudioRemSize));
 8000a3a:	4b27      	ldr	r3, [pc, #156]	; (8000ad8 <Audio_MAL_IRQHandler+0xec>)
 8000a3c:	681b      	ldr	r3, [r3, #0]
 8000a3e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8000a42:	4293      	cmp	r3, r2
 8000a44:	bf28      	it	cs
 8000a46:	4613      	movcs	r3, r2
 8000a48:	4a25      	ldr	r2, [pc, #148]	; (8000ae0 <Audio_MAL_IRQHandler+0xf4>)
 8000a4a:	6113      	str	r3, [r2, #16]
            
      /* Configure the DMA Stream with the new parameters */
      DMA_Init(AUDIO_MAL_DMA_STREAM, &DMA_InitStructure);
 8000a4c:	4b20      	ldr	r3, [pc, #128]	; (8000ad0 <Audio_MAL_IRQHandler+0xe4>)
 8000a4e:	681b      	ldr	r3, [r3, #0]
 8000a50:	4923      	ldr	r1, [pc, #140]	; (8000ae0 <Audio_MAL_IRQHandler+0xf4>)
 8000a52:	4618      	mov	r0, r3
 8000a54:	f000 fca2 	bl	800139c <DMA_Init>
      
      /* Enable the I2S DMA Stream*/
      DMA_Cmd(AUDIO_MAL_DMA_STREAM, ENABLE);    
 8000a58:	4b1d      	ldr	r3, [pc, #116]	; (8000ad0 <Audio_MAL_IRQHandler+0xe4>)
 8000a5a:	681b      	ldr	r3, [r3, #0]
 8000a5c:	2101      	movs	r1, #1
 8000a5e:	4618      	mov	r0, r3
 8000a60:	f000 fd2c 	bl	80014bc <DMA_Cmd>
      
      /* Update the current pointer position */
      CurrentPos += DMA_MAX(AudioRemSize);        
 8000a64:	4b1d      	ldr	r3, [pc, #116]	; (8000adc <Audio_MAL_IRQHandler+0xf0>)
 8000a66:	681a      	ldr	r2, [r3, #0]
 8000a68:	4b1b      	ldr	r3, [pc, #108]	; (8000ad8 <Audio_MAL_IRQHandler+0xec>)
 8000a6a:	681b      	ldr	r3, [r3, #0]
 8000a6c:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8000a70:	428b      	cmp	r3, r1
 8000a72:	bf28      	it	cs
 8000a74:	460b      	movcs	r3, r1
 8000a76:	005b      	lsls	r3, r3, #1
 8000a78:	4413      	add	r3, r2
 8000a7a:	4a18      	ldr	r2, [pc, #96]	; (8000adc <Audio_MAL_IRQHandler+0xf0>)
 8000a7c:	6013      	str	r3, [r2, #0]
      
      /* Update the remaining number of data to be played */
      AudioRemSize -= DMA_MAX(AudioRemSize);   
 8000a7e:	4b16      	ldr	r3, [pc, #88]	; (8000ad8 <Audio_MAL_IRQHandler+0xec>)
 8000a80:	681a      	ldr	r2, [r3, #0]
 8000a82:	4b15      	ldr	r3, [pc, #84]	; (8000ad8 <Audio_MAL_IRQHandler+0xec>)
 8000a84:	681b      	ldr	r3, [r3, #0]
 8000a86:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8000a8a:	428b      	cmp	r3, r1
 8000a8c:	bf28      	it	cs
 8000a8e:	460b      	movcs	r3, r1
 8000a90:	1ad3      	subs	r3, r2, r3
 8000a92:	4a11      	ldr	r2, [pc, #68]	; (8000ad8 <Audio_MAL_IRQHandler+0xec>)
 8000a94:	6013      	str	r3, [r2, #0]
        /* Enable the I2S DMA Stream*/
      DMA_Cmd(AUDIO_MAL_DMA_STREAM, ENABLE); 
 8000a96:	4b0e      	ldr	r3, [pc, #56]	; (8000ad0 <Audio_MAL_IRQHandler+0xe4>)
 8000a98:	681b      	ldr	r3, [r3, #0]
 8000a9a:	2101      	movs	r1, #1
 8000a9c:	4618      	mov	r0, r3
 8000a9e:	f000 fd0d 	bl	80014bc <DMA_Cmd>
    /* Clear the Interrupt flag */
    DMA_ClearFlag(AUDIO_MAL_DMA_STREAM, AUDIO_MAL_DMA_FLAG_TE | AUDIO_MAL_DMA_FLAG_FE | \
                                        AUDIO_MAL_DMA_FLAG_DME);
  }  
#endif /* AUDIO_MAL_DMA_IT_TE_EN */
}
 8000aa2:	e013      	b.n	8000acc <Audio_MAL_IRQHandler+0xe0>
      DMA_Cmd(AUDIO_MAL_DMA_STREAM, ENABLE); 
    }
    else
    {
      /* Disable the I2S DMA Stream*/
      DMA_Cmd(AUDIO_MAL_DMA_STREAM, DISABLE);   
 8000aa4:	4b0a      	ldr	r3, [pc, #40]	; (8000ad0 <Audio_MAL_IRQHandler+0xe4>)
 8000aa6:	681b      	ldr	r3, [r3, #0]
 8000aa8:	2100      	movs	r1, #0
 8000aaa:	4618      	mov	r0, r3
 8000aac:	f000 fd06 	bl	80014bc <DMA_Cmd>
      
      /* Clear the Interrupt flag */
      DMA_ClearFlag(AUDIO_MAL_DMA_STREAM, AUDIO_MAL_DMA_FLAG_TC);       
 8000ab0:	4b07      	ldr	r3, [pc, #28]	; (8000ad0 <Audio_MAL_IRQHandler+0xe4>)
 8000ab2:	681a      	ldr	r2, [r3, #0]
 8000ab4:	4b07      	ldr	r3, [pc, #28]	; (8000ad4 <Audio_MAL_IRQHandler+0xe8>)
 8000ab6:	681b      	ldr	r3, [r3, #0]
 8000ab8:	4619      	mov	r1, r3
 8000aba:	4610      	mov	r0, r2
 8000abc:	f000 fd6e 	bl	800159c <DMA_ClearFlag>
      
      /* Manage the remaining file size and new address offset: This function 
      should be coded by user (its prototype is already declared in stm32f4_discovery_audio_codec.h) */  
      EVAL_AUDIO_TransferComplete_CallBack((uint32_t)CurrentPos, 0);       
 8000ac0:	4b06      	ldr	r3, [pc, #24]	; (8000adc <Audio_MAL_IRQHandler+0xf0>)
 8000ac2:	681b      	ldr	r3, [r3, #0]
 8000ac4:	2100      	movs	r1, #0
 8000ac6:	4618      	mov	r0, r3
 8000ac8:	f7ff ff7a 	bl	80009c0 <EVAL_AUDIO_TransferComplete_CallBack>
    /* Clear the Interrupt flag */
    DMA_ClearFlag(AUDIO_MAL_DMA_STREAM, AUDIO_MAL_DMA_FLAG_TE | AUDIO_MAL_DMA_FLAG_FE | \
                                        AUDIO_MAL_DMA_FLAG_DME);
  }  
#endif /* AUDIO_MAL_DMA_IT_TE_EN */
}
 8000acc:	bf00      	nop
 8000ace:	bd80      	pop	{r7, pc}
 8000ad0:	20000010 	.word	0x20000010
 8000ad4:	20000014 	.word	0x20000014
 8000ad8:	20000008 	.word	0x20000008
 8000adc:	200000b8 	.word	0x200000b8
 8000ae0:	200000f8 	.word	0x200000f8

08000ae4 <DMA1_Stream7_IRQHandler>:
  * @brief  This function handles main I2S interrupt. 
  * @param  None
  * @retval 0 if correct communication, else wrong communication
  */
void Audio_MAL_I2S_IRQHandler(void)
{ 
 8000ae4:	b580      	push	{r7, lr}
 8000ae6:	af00      	add	r7, sp, #0
  Audio_MAL_IRQHandler();
 8000ae8:	f7ff ff80 	bl	80009ec <Audio_MAL_IRQHandler>
}
 8000aec:	bf00      	nop
 8000aee:	bd80      	pop	{r7, pc}

08000af0 <DMA1_Stream0_IRQHandler>:
  * @brief  This function handles main DAC interrupt. 
  * @param  None
  * @retval 0 if correct communication, else wrong communication
  */
void Audio_MAL_DAC_IRQHandler(void)
{ 
 8000af0:	b580      	push	{r7, lr}
 8000af2:	af00      	add	r7, sp, #0
  Audio_MAL_IRQHandler();
 8000af4:	f7ff ff7a 	bl	80009ec <Audio_MAL_IRQHandler>
}
 8000af8:	bf00      	nop
 8000afa:	bd80      	pop	{r7, pc}

08000afc <SPI3_IRQHandler>:
  * @brief  I2S interrupt management
  * @param  None
  * @retval None
  */
void Audio_I2S_IRQHandler(void)
{
 8000afc:	b580      	push	{r7, lr}
 8000afe:	af00      	add	r7, sp, #0
  /* Check on the I2S TXE flag */  
  if (SPI_I2S_GetFlagStatus(SPI3, SPI_I2S_FLAG_TXE) != RESET)
 8000b00:	2102      	movs	r1, #2
 8000b02:	480d      	ldr	r0, [pc, #52]	; (8000b38 <SPI3_IRQHandler+0x3c>)
 8000b04:	f000 fa12 	bl	8000f2c <SPI_I2S_GetFlagStatus>
 8000b08:	4603      	mov	r3, r0
 8000b0a:	2b00      	cmp	r3, #0
 8000b0c:	d011      	beq.n	8000b32 <SPI3_IRQHandler+0x36>
  { 
    if (CurrAudioInterface == AUDIO_INTERFACE_DAC)
 8000b0e:	4b0b      	ldr	r3, [pc, #44]	; (8000b3c <SPI3_IRQHandler+0x40>)
 8000b10:	681b      	ldr	r3, [r3, #0]
 8000b12:	2b02      	cmp	r3, #2
 8000b14:	d106      	bne.n	8000b24 <SPI3_IRQHandler+0x28>
    {
      /* Wirte data to the DAC interface */
      DAC_SetChannel1Data(DAC_Align_12b_L, EVAL_AUDIO_GetSampleCallBack()); 
 8000b16:	f7ff ff5f 	bl	80009d8 <EVAL_AUDIO_GetSampleCallBack>
 8000b1a:	4603      	mov	r3, r0
 8000b1c:	4619      	mov	r1, r3
 8000b1e:	2004      	movs	r0, #4
 8000b20:	f000 fe92 	bl	8001848 <DAC_SetChannel1Data>
    }
    
    /* Send dummy data on I2S to avoid the underrun condition */
    SPI_I2S_SendData(CODEC_I2S, EVAL_AUDIO_GetSampleCallBack()); 
 8000b24:	f7ff ff58 	bl	80009d8 <EVAL_AUDIO_GetSampleCallBack>
 8000b28:	4603      	mov	r3, r0
 8000b2a:	4619      	mov	r1, r3
 8000b2c:	4802      	ldr	r0, [pc, #8]	; (8000b38 <SPI3_IRQHandler+0x3c>)
 8000b2e:	f000 f9ed 	bl	8000f0c <SPI_I2S_SendData>
  }
}
 8000b32:	bf00      	nop
 8000b34:	bd80      	pop	{r7, pc}
 8000b36:	bf00      	nop
 8000b38:	40003c00 	.word	0x40003c00
 8000b3c:	2000000c 	.word	0x2000000c

08000b40 <STM_EVAL_LEDInit>:
  *     @arg LED5
  *     @arg LED6
  * @retval None
  */
void STM_EVAL_LEDInit(Led_TypeDef Led)
{
 8000b40:	b580      	push	{r7, lr}
 8000b42:	b084      	sub	sp, #16
 8000b44:	af00      	add	r7, sp, #0
 8000b46:	4603      	mov	r3, r0
 8000b48:	71fb      	strb	r3, [r7, #7]
  GPIO_InitTypeDef  GPIO_InitStructure;
  
  /* Enable the GPIO_LED Clock */
  RCC_AHB1PeriphClockCmd(GPIO_CLK[Led], ENABLE);
 8000b4a:	79fb      	ldrb	r3, [r7, #7]
 8000b4c:	4a10      	ldr	r2, [pc, #64]	; (8000b90 <STM_EVAL_LEDInit+0x50>)
 8000b4e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000b52:	2101      	movs	r1, #1
 8000b54:	4618      	mov	r0, r3
 8000b56:	f000 fa05 	bl	8000f64 <RCC_AHB1PeriphClockCmd>

  /* Configure the GPIO_LED pin */
  GPIO_InitStructure.GPIO_Pin = GPIO_PIN[Led];
 8000b5a:	79fb      	ldrb	r3, [r7, #7]
 8000b5c:	4a0d      	ldr	r2, [pc, #52]	; (8000b94 <STM_EVAL_LEDInit+0x54>)
 8000b5e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000b62:	60bb      	str	r3, [r7, #8]
  GPIO_InitStructure.GPIO_Mode = GPIO_Mode_OUT;
 8000b64:	2301      	movs	r3, #1
 8000b66:	733b      	strb	r3, [r7, #12]
  GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
 8000b68:	2300      	movs	r3, #0
 8000b6a:	73bb      	strb	r3, [r7, #14]
  GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_UP;
 8000b6c:	2301      	movs	r3, #1
 8000b6e:	73fb      	strb	r3, [r7, #15]
  GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 8000b70:	2302      	movs	r3, #2
 8000b72:	737b      	strb	r3, [r7, #13]
  GPIO_Init(GPIO_PORT[Led], &GPIO_InitStructure);
 8000b74:	79fb      	ldrb	r3, [r7, #7]
 8000b76:	4a08      	ldr	r2, [pc, #32]	; (8000b98 <STM_EVAL_LEDInit+0x58>)
 8000b78:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000b7c:	f107 0208 	add.w	r2, r7, #8
 8000b80:	4611      	mov	r1, r2
 8000b82:	4618      	mov	r0, r3
 8000b84:	f000 fa8e 	bl	80010a4 <GPIO_Init>
}
 8000b88:	bf00      	nop
 8000b8a:	3710      	adds	r7, #16
 8000b8c:	46bd      	mov	sp, r7
 8000b8e:	bd80      	pop	{r7, pc}
 8000b90:	08001e60 	.word	0x08001e60
 8000b94:	08001e58 	.word	0x08001e58
 8000b98:	20000018 	.word	0x20000018

08000b9c <STM_EVAL_LEDOn>:
  *     @arg LED5
  *     @arg LED6  
  * @retval None
  */
void STM_EVAL_LEDOn(Led_TypeDef Led)
{
 8000b9c:	b480      	push	{r7}
 8000b9e:	b083      	sub	sp, #12
 8000ba0:	af00      	add	r7, sp, #0
 8000ba2:	4603      	mov	r3, r0
 8000ba4:	71fb      	strb	r3, [r7, #7]
  GPIO_PORT[Led]->BSRRL = GPIO_PIN[Led];
 8000ba6:	79fb      	ldrb	r3, [r7, #7]
 8000ba8:	4a06      	ldr	r2, [pc, #24]	; (8000bc4 <STM_EVAL_LEDOn+0x28>)
 8000baa:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000bae:	79fa      	ldrb	r2, [r7, #7]
 8000bb0:	4905      	ldr	r1, [pc, #20]	; (8000bc8 <STM_EVAL_LEDOn+0x2c>)
 8000bb2:	f831 2012 	ldrh.w	r2, [r1, r2, lsl #1]
 8000bb6:	831a      	strh	r2, [r3, #24]
}
 8000bb8:	bf00      	nop
 8000bba:	370c      	adds	r7, #12
 8000bbc:	46bd      	mov	sp, r7
 8000bbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bc2:	4770      	bx	lr
 8000bc4:	20000018 	.word	0x20000018
 8000bc8:	08001e58 	.word	0x08001e58

08000bcc <STM_EVAL_LEDOff>:
  *     @arg LED5
  *     @arg LED6 
  * @retval None
  */
void STM_EVAL_LEDOff(Led_TypeDef Led)
{
 8000bcc:	b480      	push	{r7}
 8000bce:	b083      	sub	sp, #12
 8000bd0:	af00      	add	r7, sp, #0
 8000bd2:	4603      	mov	r3, r0
 8000bd4:	71fb      	strb	r3, [r7, #7]
  GPIO_PORT[Led]->BSRRH = GPIO_PIN[Led];  
 8000bd6:	79fb      	ldrb	r3, [r7, #7]
 8000bd8:	4a06      	ldr	r2, [pc, #24]	; (8000bf4 <STM_EVAL_LEDOff+0x28>)
 8000bda:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000bde:	79fa      	ldrb	r2, [r7, #7]
 8000be0:	4905      	ldr	r1, [pc, #20]	; (8000bf8 <STM_EVAL_LEDOff+0x2c>)
 8000be2:	f831 2012 	ldrh.w	r2, [r1, r2, lsl #1]
 8000be6:	835a      	strh	r2, [r3, #26]
}
 8000be8:	bf00      	nop
 8000bea:	370c      	adds	r7, #12
 8000bec:	46bd      	mov	sp, r7
 8000bee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bf2:	4770      	bx	lr
 8000bf4:	20000018 	.word	0x20000018
 8000bf8:	08001e58 	.word	0x08001e58

08000bfc <TIM_DeInit>:
  * @param  TIMx: where x can be 1 to 14 to select the TIM peripheral.
  * @retval None

  */
void TIM_DeInit(TIM_TypeDef* TIMx)
{
 8000bfc:	b580      	push	{r7, lr}
 8000bfe:	b082      	sub	sp, #8
 8000c00:	af00      	add	r7, sp, #0
 8000c02:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
 
  if (TIMx == TIM1)
 8000c04:	687b      	ldr	r3, [r7, #4]
 8000c06:	4a60      	ldr	r2, [pc, #384]	; (8000d88 <TIM_DeInit+0x18c>)
 8000c08:	4293      	cmp	r3, r2
 8000c0a:	d108      	bne.n	8000c1e <TIM_DeInit+0x22>
  {
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM1, ENABLE);
 8000c0c:	2101      	movs	r1, #1
 8000c0e:	2001      	movs	r0, #1
 8000c10:	f000 fa28 	bl	8001064 <RCC_APB2PeriphResetCmd>
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM1, DISABLE);  
 8000c14:	2100      	movs	r1, #0
 8000c16:	2001      	movs	r0, #1
 8000c18:	f000 fa24 	bl	8001064 <RCC_APB2PeriphResetCmd>
    {     
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM14, ENABLE);
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM14, DISABLE); 
    }   
  }
}
 8000c1c:	e0af      	b.n	8000d7e <TIM_DeInit+0x182>
  if (TIMx == TIM1)
  {
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM1, ENABLE);
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM1, DISABLE);  
  } 
  else if (TIMx == TIM2) 
 8000c1e:	687b      	ldr	r3, [r7, #4]
 8000c20:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8000c24:	d108      	bne.n	8000c38 <TIM_DeInit+0x3c>
  {     
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM2, ENABLE);
 8000c26:	2101      	movs	r1, #1
 8000c28:	2001      	movs	r0, #1
 8000c2a:	f000 f9fb 	bl	8001024 <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM2, DISABLE);
 8000c2e:	2100      	movs	r1, #0
 8000c30:	2001      	movs	r0, #1
 8000c32:	f000 f9f7 	bl	8001024 <RCC_APB1PeriphResetCmd>
    {     
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM14, ENABLE);
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM14, DISABLE); 
    }   
  }
}
 8000c36:	e0a2      	b.n	8000d7e <TIM_DeInit+0x182>
  else if (TIMx == TIM2) 
  {     
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM2, ENABLE);
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM2, DISABLE);
  }  
  else if (TIMx == TIM3)
 8000c38:	687b      	ldr	r3, [r7, #4]
 8000c3a:	4a54      	ldr	r2, [pc, #336]	; (8000d8c <TIM_DeInit+0x190>)
 8000c3c:	4293      	cmp	r3, r2
 8000c3e:	d108      	bne.n	8000c52 <TIM_DeInit+0x56>
  { 
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM3, ENABLE);
 8000c40:	2101      	movs	r1, #1
 8000c42:	2002      	movs	r0, #2
 8000c44:	f000 f9ee 	bl	8001024 <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM3, DISABLE);
 8000c48:	2100      	movs	r1, #0
 8000c4a:	2002      	movs	r0, #2
 8000c4c:	f000 f9ea 	bl	8001024 <RCC_APB1PeriphResetCmd>
    {     
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM14, ENABLE);
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM14, DISABLE); 
    }   
  }
}
 8000c50:	e095      	b.n	8000d7e <TIM_DeInit+0x182>
  else if (TIMx == TIM3)
  { 
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM3, ENABLE);
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM3, DISABLE);
  }  
  else if (TIMx == TIM4)
 8000c52:	687b      	ldr	r3, [r7, #4]
 8000c54:	4a4e      	ldr	r2, [pc, #312]	; (8000d90 <TIM_DeInit+0x194>)
 8000c56:	4293      	cmp	r3, r2
 8000c58:	d108      	bne.n	8000c6c <TIM_DeInit+0x70>
  { 
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM4, ENABLE);
 8000c5a:	2101      	movs	r1, #1
 8000c5c:	2004      	movs	r0, #4
 8000c5e:	f000 f9e1 	bl	8001024 <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM4, DISABLE);
 8000c62:	2100      	movs	r1, #0
 8000c64:	2004      	movs	r0, #4
 8000c66:	f000 f9dd 	bl	8001024 <RCC_APB1PeriphResetCmd>
    {     
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM14, ENABLE);
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM14, DISABLE); 
    }   
  }
}
 8000c6a:	e088      	b.n	8000d7e <TIM_DeInit+0x182>
  else if (TIMx == TIM4)
  { 
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM4, ENABLE);
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM4, DISABLE);
  }  
  else if (TIMx == TIM5)
 8000c6c:	687b      	ldr	r3, [r7, #4]
 8000c6e:	4a49      	ldr	r2, [pc, #292]	; (8000d94 <TIM_DeInit+0x198>)
 8000c70:	4293      	cmp	r3, r2
 8000c72:	d108      	bne.n	8000c86 <TIM_DeInit+0x8a>
  {      
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM5, ENABLE);
 8000c74:	2101      	movs	r1, #1
 8000c76:	2008      	movs	r0, #8
 8000c78:	f000 f9d4 	bl	8001024 <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM5, DISABLE);
 8000c7c:	2100      	movs	r1, #0
 8000c7e:	2008      	movs	r0, #8
 8000c80:	f000 f9d0 	bl	8001024 <RCC_APB1PeriphResetCmd>
    {     
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM14, ENABLE);
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM14, DISABLE); 
    }   
  }
}
 8000c84:	e07b      	b.n	8000d7e <TIM_DeInit+0x182>
  else if (TIMx == TIM5)
  {      
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM5, ENABLE);
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM5, DISABLE);
  }  
  else if (TIMx == TIM6)  
 8000c86:	687b      	ldr	r3, [r7, #4]
 8000c88:	4a43      	ldr	r2, [pc, #268]	; (8000d98 <TIM_DeInit+0x19c>)
 8000c8a:	4293      	cmp	r3, r2
 8000c8c:	d108      	bne.n	8000ca0 <TIM_DeInit+0xa4>
  {    
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM6, ENABLE);
 8000c8e:	2101      	movs	r1, #1
 8000c90:	2010      	movs	r0, #16
 8000c92:	f000 f9c7 	bl	8001024 <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM6, DISABLE);
 8000c96:	2100      	movs	r1, #0
 8000c98:	2010      	movs	r0, #16
 8000c9a:	f000 f9c3 	bl	8001024 <RCC_APB1PeriphResetCmd>
    {     
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM14, ENABLE);
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM14, DISABLE); 
    }   
  }
}
 8000c9e:	e06e      	b.n	8000d7e <TIM_DeInit+0x182>
  else if (TIMx == TIM6)  
  {    
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM6, ENABLE);
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM6, DISABLE);
  }  
  else if (TIMx == TIM7)
 8000ca0:	687b      	ldr	r3, [r7, #4]
 8000ca2:	4a3e      	ldr	r2, [pc, #248]	; (8000d9c <TIM_DeInit+0x1a0>)
 8000ca4:	4293      	cmp	r3, r2
 8000ca6:	d108      	bne.n	8000cba <TIM_DeInit+0xbe>
  {      
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, ENABLE);
 8000ca8:	2101      	movs	r1, #1
 8000caa:	2020      	movs	r0, #32
 8000cac:	f000 f9ba 	bl	8001024 <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, DISABLE);
 8000cb0:	2100      	movs	r1, #0
 8000cb2:	2020      	movs	r0, #32
 8000cb4:	f000 f9b6 	bl	8001024 <RCC_APB1PeriphResetCmd>
    {     
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM14, ENABLE);
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM14, DISABLE); 
    }   
  }
}
 8000cb8:	e061      	b.n	8000d7e <TIM_DeInit+0x182>
  else if (TIMx == TIM7)
  {      
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, ENABLE);
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, DISABLE);
  }  
  else if (TIMx == TIM8)
 8000cba:	687b      	ldr	r3, [r7, #4]
 8000cbc:	4a38      	ldr	r2, [pc, #224]	; (8000da0 <TIM_DeInit+0x1a4>)
 8000cbe:	4293      	cmp	r3, r2
 8000cc0:	d108      	bne.n	8000cd4 <TIM_DeInit+0xd8>
  {      
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, ENABLE);
 8000cc2:	2101      	movs	r1, #1
 8000cc4:	2002      	movs	r0, #2
 8000cc6:	f000 f9cd 	bl	8001064 <RCC_APB2PeriphResetCmd>
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, DISABLE);  
 8000cca:	2100      	movs	r1, #0
 8000ccc:	2002      	movs	r0, #2
 8000cce:	f000 f9c9 	bl	8001064 <RCC_APB2PeriphResetCmd>
    {     
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM14, ENABLE);
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM14, DISABLE); 
    }   
  }
}
 8000cd2:	e054      	b.n	8000d7e <TIM_DeInit+0x182>
  else if (TIMx == TIM8)
  {      
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, ENABLE);
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, DISABLE);  
  }  
  else if (TIMx == TIM9)
 8000cd4:	687b      	ldr	r3, [r7, #4]
 8000cd6:	4a33      	ldr	r2, [pc, #204]	; (8000da4 <TIM_DeInit+0x1a8>)
 8000cd8:	4293      	cmp	r3, r2
 8000cda:	d10a      	bne.n	8000cf2 <TIM_DeInit+0xf6>
  {      
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM9, ENABLE);
 8000cdc:	2101      	movs	r1, #1
 8000cde:	f44f 3080 	mov.w	r0, #65536	; 0x10000
 8000ce2:	f000 f9bf 	bl	8001064 <RCC_APB2PeriphResetCmd>
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM9, DISABLE);  
 8000ce6:	2100      	movs	r1, #0
 8000ce8:	f44f 3080 	mov.w	r0, #65536	; 0x10000
 8000cec:	f000 f9ba 	bl	8001064 <RCC_APB2PeriphResetCmd>
    {     
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM14, ENABLE);
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM14, DISABLE); 
    }   
  }
}
 8000cf0:	e045      	b.n	8000d7e <TIM_DeInit+0x182>
  else if (TIMx == TIM9)
  {      
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM9, ENABLE);
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM9, DISABLE);  
   }  
  else if (TIMx == TIM10)
 8000cf2:	687b      	ldr	r3, [r7, #4]
 8000cf4:	4a2c      	ldr	r2, [pc, #176]	; (8000da8 <TIM_DeInit+0x1ac>)
 8000cf6:	4293      	cmp	r3, r2
 8000cf8:	d10a      	bne.n	8000d10 <TIM_DeInit+0x114>
  {      
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM10, ENABLE);
 8000cfa:	2101      	movs	r1, #1
 8000cfc:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 8000d00:	f000 f9b0 	bl	8001064 <RCC_APB2PeriphResetCmd>
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM10, DISABLE);  
 8000d04:	2100      	movs	r1, #0
 8000d06:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 8000d0a:	f000 f9ab 	bl	8001064 <RCC_APB2PeriphResetCmd>
    {     
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM14, ENABLE);
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM14, DISABLE); 
    }   
  }
}
 8000d0e:	e036      	b.n	8000d7e <TIM_DeInit+0x182>
  else if (TIMx == TIM10)
  {      
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM10, ENABLE);
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM10, DISABLE);  
  }  
  else if (TIMx == TIM11) 
 8000d10:	687b      	ldr	r3, [r7, #4]
 8000d12:	4a26      	ldr	r2, [pc, #152]	; (8000dac <TIM_DeInit+0x1b0>)
 8000d14:	4293      	cmp	r3, r2
 8000d16:	d10a      	bne.n	8000d2e <TIM_DeInit+0x132>
  {     
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM11, ENABLE);
 8000d18:	2101      	movs	r1, #1
 8000d1a:	f44f 2080 	mov.w	r0, #262144	; 0x40000
 8000d1e:	f000 f9a1 	bl	8001064 <RCC_APB2PeriphResetCmd>
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM11, DISABLE);  
 8000d22:	2100      	movs	r1, #0
 8000d24:	f44f 2080 	mov.w	r0, #262144	; 0x40000
 8000d28:	f000 f99c 	bl	8001064 <RCC_APB2PeriphResetCmd>
    {     
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM14, ENABLE);
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM14, DISABLE); 
    }   
  }
}
 8000d2c:	e027      	b.n	8000d7e <TIM_DeInit+0x182>
  else if (TIMx == TIM11) 
  {     
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM11, ENABLE);
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM11, DISABLE);  
  }  
  else if (TIMx == TIM12)
 8000d2e:	687b      	ldr	r3, [r7, #4]
 8000d30:	4a1f      	ldr	r2, [pc, #124]	; (8000db0 <TIM_DeInit+0x1b4>)
 8000d32:	4293      	cmp	r3, r2
 8000d34:	d108      	bne.n	8000d48 <TIM_DeInit+0x14c>
  {      
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM12, ENABLE);
 8000d36:	2101      	movs	r1, #1
 8000d38:	2040      	movs	r0, #64	; 0x40
 8000d3a:	f000 f973 	bl	8001024 <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM12, DISABLE);  
 8000d3e:	2100      	movs	r1, #0
 8000d40:	2040      	movs	r0, #64	; 0x40
 8000d42:	f000 f96f 	bl	8001024 <RCC_APB1PeriphResetCmd>
    {     
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM14, ENABLE);
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM14, DISABLE); 
    }   
  }
}
 8000d46:	e01a      	b.n	8000d7e <TIM_DeInit+0x182>
  else if (TIMx == TIM12)
  {      
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM12, ENABLE);
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM12, DISABLE);  
  }  
  else if (TIMx == TIM13) 
 8000d48:	687b      	ldr	r3, [r7, #4]
 8000d4a:	4a1a      	ldr	r2, [pc, #104]	; (8000db4 <TIM_DeInit+0x1b8>)
 8000d4c:	4293      	cmp	r3, r2
 8000d4e:	d108      	bne.n	8000d62 <TIM_DeInit+0x166>
  {       
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM13, ENABLE);
 8000d50:	2101      	movs	r1, #1
 8000d52:	2080      	movs	r0, #128	; 0x80
 8000d54:	f000 f966 	bl	8001024 <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM13, DISABLE);  
 8000d58:	2100      	movs	r1, #0
 8000d5a:	2080      	movs	r0, #128	; 0x80
 8000d5c:	f000 f962 	bl	8001024 <RCC_APB1PeriphResetCmd>
    {     
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM14, ENABLE);
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM14, DISABLE); 
    }   
  }
}
 8000d60:	e00d      	b.n	8000d7e <TIM_DeInit+0x182>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM13, ENABLE);
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM13, DISABLE);  
  }  
  else
  { 
    if (TIMx == TIM14) 
 8000d62:	687b      	ldr	r3, [r7, #4]
 8000d64:	4a14      	ldr	r2, [pc, #80]	; (8000db8 <TIM_DeInit+0x1bc>)
 8000d66:	4293      	cmp	r3, r2
 8000d68:	d109      	bne.n	8000d7e <TIM_DeInit+0x182>
    {     
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM14, ENABLE);
 8000d6a:	2101      	movs	r1, #1
 8000d6c:	f44f 7080 	mov.w	r0, #256	; 0x100
 8000d70:	f000 f958 	bl	8001024 <RCC_APB1PeriphResetCmd>
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM14, DISABLE); 
 8000d74:	2100      	movs	r1, #0
 8000d76:	f44f 7080 	mov.w	r0, #256	; 0x100
 8000d7a:	f000 f953 	bl	8001024 <RCC_APB1PeriphResetCmd>
    }   
  }
}
 8000d7e:	bf00      	nop
 8000d80:	3708      	adds	r7, #8
 8000d82:	46bd      	mov	sp, r7
 8000d84:	bd80      	pop	{r7, pc}
 8000d86:	bf00      	nop
 8000d88:	40010000 	.word	0x40010000
 8000d8c:	40000400 	.word	0x40000400
 8000d90:	40000800 	.word	0x40000800
 8000d94:	40000c00 	.word	0x40000c00
 8000d98:	40001000 	.word	0x40001000
 8000d9c:	40001400 	.word	0x40001400
 8000da0:	40010400 	.word	0x40010400
 8000da4:	40014000 	.word	0x40014000
 8000da8:	40014400 	.word	0x40014400
 8000dac:	40014800 	.word	0x40014800
 8000db0:	40001800 	.word	0x40001800
 8000db4:	40001c00 	.word	0x40001c00
 8000db8:	40002000 	.word	0x40002000

08000dbc <TIM_TimeBaseInit>:
  * @param  TIM_TimeBaseInitStruct: pointer to a TIM_TimeBaseInitTypeDef structure
  *         that contains the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_TimeBaseInit(TIM_TypeDef* TIMx, TIM_TimeBaseInitTypeDef* TIM_TimeBaseInitStruct)
{
 8000dbc:	b480      	push	{r7}
 8000dbe:	b085      	sub	sp, #20
 8000dc0:	af00      	add	r7, sp, #0
 8000dc2:	6078      	str	r0, [r7, #4]
 8000dc4:	6039      	str	r1, [r7, #0]
  uint16_t tmpcr1 = 0;
 8000dc6:	2300      	movs	r3, #0
 8000dc8:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
  assert_param(IS_TIM_COUNTER_MODE(TIM_TimeBaseInitStruct->TIM_CounterMode));
  assert_param(IS_TIM_CKD_DIV(TIM_TimeBaseInitStruct->TIM_ClockDivision));

  tmpcr1 = TIMx->CR1;  
 8000dca:	687b      	ldr	r3, [r7, #4]
 8000dcc:	881b      	ldrh	r3, [r3, #0]
 8000dce:	81fb      	strh	r3, [r7, #14]

  if((TIMx == TIM1) || (TIMx == TIM8)||
 8000dd0:	687b      	ldr	r3, [r7, #4]
 8000dd2:	4a29      	ldr	r2, [pc, #164]	; (8000e78 <TIM_TimeBaseInit+0xbc>)
 8000dd4:	4293      	cmp	r3, r2
 8000dd6:	d013      	beq.n	8000e00 <TIM_TimeBaseInit+0x44>
 8000dd8:	687b      	ldr	r3, [r7, #4]
 8000dda:	4a28      	ldr	r2, [pc, #160]	; (8000e7c <TIM_TimeBaseInit+0xc0>)
 8000ddc:	4293      	cmp	r3, r2
 8000dde:	d00f      	beq.n	8000e00 <TIM_TimeBaseInit+0x44>
 8000de0:	687b      	ldr	r3, [r7, #4]
 8000de2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8000de6:	d00b      	beq.n	8000e00 <TIM_TimeBaseInit+0x44>
     (TIMx == TIM2) || (TIMx == TIM3)||
 8000de8:	687b      	ldr	r3, [r7, #4]
 8000dea:	4a25      	ldr	r2, [pc, #148]	; (8000e80 <TIM_TimeBaseInit+0xc4>)
 8000dec:	4293      	cmp	r3, r2
 8000dee:	d007      	beq.n	8000e00 <TIM_TimeBaseInit+0x44>
 8000df0:	687b      	ldr	r3, [r7, #4]
 8000df2:	4a24      	ldr	r2, [pc, #144]	; (8000e84 <TIM_TimeBaseInit+0xc8>)
 8000df4:	4293      	cmp	r3, r2
 8000df6:	d003      	beq.n	8000e00 <TIM_TimeBaseInit+0x44>
     (TIMx == TIM4) || (TIMx == TIM5)) 
 8000df8:	687b      	ldr	r3, [r7, #4]
 8000dfa:	4a23      	ldr	r2, [pc, #140]	; (8000e88 <TIM_TimeBaseInit+0xcc>)
 8000dfc:	4293      	cmp	r3, r2
 8000dfe:	d108      	bne.n	8000e12 <TIM_TimeBaseInit+0x56>
  {
    /* Select the Counter Mode */
    tmpcr1 &= (uint16_t)(~(TIM_CR1_DIR | TIM_CR1_CMS));
 8000e00:	89fb      	ldrh	r3, [r7, #14]
 8000e02:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8000e06:	81fb      	strh	r3, [r7, #14]
    tmpcr1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_CounterMode;
 8000e08:	683b      	ldr	r3, [r7, #0]
 8000e0a:	885a      	ldrh	r2, [r3, #2]
 8000e0c:	89fb      	ldrh	r3, [r7, #14]
 8000e0e:	4313      	orrs	r3, r2
 8000e10:	81fb      	strh	r3, [r7, #14]
  }
 
  if((TIMx != TIM6) && (TIMx != TIM7))
 8000e12:	687b      	ldr	r3, [r7, #4]
 8000e14:	4a1d      	ldr	r2, [pc, #116]	; (8000e8c <TIM_TimeBaseInit+0xd0>)
 8000e16:	4293      	cmp	r3, r2
 8000e18:	d00c      	beq.n	8000e34 <TIM_TimeBaseInit+0x78>
 8000e1a:	687b      	ldr	r3, [r7, #4]
 8000e1c:	4a1c      	ldr	r2, [pc, #112]	; (8000e90 <TIM_TimeBaseInit+0xd4>)
 8000e1e:	4293      	cmp	r3, r2
 8000e20:	d008      	beq.n	8000e34 <TIM_TimeBaseInit+0x78>
  {
    /* Set the clock division */
    tmpcr1 &=  (uint16_t)(~TIM_CR1_CKD);
 8000e22:	89fb      	ldrh	r3, [r7, #14]
 8000e24:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8000e28:	81fb      	strh	r3, [r7, #14]
    tmpcr1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_ClockDivision;
 8000e2a:	683b      	ldr	r3, [r7, #0]
 8000e2c:	891a      	ldrh	r2, [r3, #8]
 8000e2e:	89fb      	ldrh	r3, [r7, #14]
 8000e30:	4313      	orrs	r3, r2
 8000e32:	81fb      	strh	r3, [r7, #14]
  }

  TIMx->CR1 = tmpcr1;
 8000e34:	687b      	ldr	r3, [r7, #4]
 8000e36:	89fa      	ldrh	r2, [r7, #14]
 8000e38:	801a      	strh	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = TIM_TimeBaseInitStruct->TIM_Period ;
 8000e3a:	683b      	ldr	r3, [r7, #0]
 8000e3c:	685a      	ldr	r2, [r3, #4]
 8000e3e:	687b      	ldr	r3, [r7, #4]
 8000e40:	62da      	str	r2, [r3, #44]	; 0x2c
 
  /* Set the Prescaler value */
  TIMx->PSC = TIM_TimeBaseInitStruct->TIM_Prescaler;
 8000e42:	683b      	ldr	r3, [r7, #0]
 8000e44:	881a      	ldrh	r2, [r3, #0]
 8000e46:	687b      	ldr	r3, [r7, #4]
 8000e48:	851a      	strh	r2, [r3, #40]	; 0x28
    
  if ((TIMx == TIM1) || (TIMx == TIM8))  
 8000e4a:	687b      	ldr	r3, [r7, #4]
 8000e4c:	4a0a      	ldr	r2, [pc, #40]	; (8000e78 <TIM_TimeBaseInit+0xbc>)
 8000e4e:	4293      	cmp	r3, r2
 8000e50:	d003      	beq.n	8000e5a <TIM_TimeBaseInit+0x9e>
 8000e52:	687b      	ldr	r3, [r7, #4]
 8000e54:	4a09      	ldr	r2, [pc, #36]	; (8000e7c <TIM_TimeBaseInit+0xc0>)
 8000e56:	4293      	cmp	r3, r2
 8000e58:	d104      	bne.n	8000e64 <TIM_TimeBaseInit+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = TIM_TimeBaseInitStruct->TIM_RepetitionCounter;
 8000e5a:	683b      	ldr	r3, [r7, #0]
 8000e5c:	7a9b      	ldrb	r3, [r3, #10]
 8000e5e:	b29a      	uxth	r2, r3
 8000e60:	687b      	ldr	r3, [r7, #4]
 8000e62:	861a      	strh	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler 
     and the repetition counter(only for TIM1 and TIM8) value immediatly */
  TIMx->EGR = TIM_PSCReloadMode_Immediate;          
 8000e64:	687b      	ldr	r3, [r7, #4]
 8000e66:	2201      	movs	r2, #1
 8000e68:	829a      	strh	r2, [r3, #20]
}
 8000e6a:	bf00      	nop
 8000e6c:	3714      	adds	r7, #20
 8000e6e:	46bd      	mov	sp, r7
 8000e70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e74:	4770      	bx	lr
 8000e76:	bf00      	nop
 8000e78:	40010000 	.word	0x40010000
 8000e7c:	40010400 	.word	0x40010400
 8000e80:	40000400 	.word	0x40000400
 8000e84:	40000800 	.word	0x40000800
 8000e88:	40000c00 	.word	0x40000c00
 8000e8c:	40001000 	.word	0x40001000
 8000e90:	40001400 	.word	0x40001400

08000e94 <TIM_Cmd>:
  * @param  NewState: new state of the TIMx peripheral.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_Cmd(TIM_TypeDef* TIMx, FunctionalState NewState)
{
 8000e94:	b480      	push	{r7}
 8000e96:	b083      	sub	sp, #12
 8000e98:	af00      	add	r7, sp, #0
 8000e9a:	6078      	str	r0, [r7, #4]
 8000e9c:	460b      	mov	r3, r1
 8000e9e:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8000ea0:	78fb      	ldrb	r3, [r7, #3]
 8000ea2:	2b00      	cmp	r3, #0
 8000ea4:	d008      	beq.n	8000eb8 <TIM_Cmd+0x24>
  {
    /* Enable the TIM Counter */
    TIMx->CR1 |= TIM_CR1_CEN;
 8000ea6:	687b      	ldr	r3, [r7, #4]
 8000ea8:	881b      	ldrh	r3, [r3, #0]
 8000eaa:	b29b      	uxth	r3, r3
 8000eac:	f043 0301 	orr.w	r3, r3, #1
 8000eb0:	b29a      	uxth	r2, r3
 8000eb2:	687b      	ldr	r3, [r7, #4]
 8000eb4:	801a      	strh	r2, [r3, #0]
  else
  {
    /* Disable the TIM Counter */
    TIMx->CR1 &= (uint16_t)~TIM_CR1_CEN;
  }
}
 8000eb6:	e007      	b.n	8000ec8 <TIM_Cmd+0x34>
    TIMx->CR1 |= TIM_CR1_CEN;
  }
  else
  {
    /* Disable the TIM Counter */
    TIMx->CR1 &= (uint16_t)~TIM_CR1_CEN;
 8000eb8:	687b      	ldr	r3, [r7, #4]
 8000eba:	881b      	ldrh	r3, [r3, #0]
 8000ebc:	b29b      	uxth	r3, r3
 8000ebe:	f023 0301 	bic.w	r3, r3, #1
 8000ec2:	b29a      	uxth	r2, r3
 8000ec4:	687b      	ldr	r3, [r7, #4]
 8000ec6:	801a      	strh	r2, [r3, #0]
  }
}
 8000ec8:	bf00      	nop
 8000eca:	370c      	adds	r7, #12
 8000ecc:	46bd      	mov	sp, r7
 8000ece:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ed2:	4770      	bx	lr

08000ed4 <TIM_SelectOutputTrigger>:
  *            @arg TIM_TRGOSource_OC4Ref: OC4REF signal is used as the trigger output(TRGO)
  *
  * @retval None
  */
void TIM_SelectOutputTrigger(TIM_TypeDef* TIMx, uint16_t TIM_TRGOSource)
{
 8000ed4:	b480      	push	{r7}
 8000ed6:	b083      	sub	sp, #12
 8000ed8:	af00      	add	r7, sp, #0
 8000eda:	6078      	str	r0, [r7, #4]
 8000edc:	460b      	mov	r3, r1
 8000ede:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_LIST5_PERIPH(TIMx));
  assert_param(IS_TIM_TRGO_SOURCE(TIM_TRGOSource));

  /* Reset the MMS Bits */
  TIMx->CR2 &= (uint16_t)~TIM_CR2_MMS;
 8000ee0:	687b      	ldr	r3, [r7, #4]
 8000ee2:	889b      	ldrh	r3, [r3, #4]
 8000ee4:	b29b      	uxth	r3, r3
 8000ee6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8000eea:	b29a      	uxth	r2, r3
 8000eec:	687b      	ldr	r3, [r7, #4]
 8000eee:	809a      	strh	r2, [r3, #4]
  /* Select the TRGO source */
  TIMx->CR2 |=  TIM_TRGOSource;
 8000ef0:	687b      	ldr	r3, [r7, #4]
 8000ef2:	889b      	ldrh	r3, [r3, #4]
 8000ef4:	b29a      	uxth	r2, r3
 8000ef6:	887b      	ldrh	r3, [r7, #2]
 8000ef8:	4313      	orrs	r3, r2
 8000efa:	b29a      	uxth	r2, r3
 8000efc:	687b      	ldr	r3, [r7, #4]
 8000efe:	809a      	strh	r2, [r3, #4]
}
 8000f00:	bf00      	nop
 8000f02:	370c      	adds	r7, #12
 8000f04:	46bd      	mov	sp, r7
 8000f06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f0a:	4770      	bx	lr

08000f0c <SPI_I2S_SendData>:
  *         in SPI mode or 2 or 3 in I2S mode or I2Sxext for I2S full duplex mode.     
  * @param  Data: Data to be transmitted.
  * @retval None
  */
void SPI_I2S_SendData(SPI_TypeDef* SPIx, uint16_t Data)
{
 8000f0c:	b480      	push	{r7}
 8000f0e:	b083      	sub	sp, #12
 8000f10:	af00      	add	r7, sp, #0
 8000f12:	6078      	str	r0, [r7, #4]
 8000f14:	460b      	mov	r3, r1
 8000f16:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH_EXT(SPIx));
  
  /* Write in the DR register the data to be sent */
  SPIx->DR = Data;
 8000f18:	687b      	ldr	r3, [r7, #4]
 8000f1a:	887a      	ldrh	r2, [r7, #2]
 8000f1c:	819a      	strh	r2, [r3, #12]
}
 8000f1e:	bf00      	nop
 8000f20:	370c      	adds	r7, #12
 8000f22:	46bd      	mov	sp, r7
 8000f24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f28:	4770      	bx	lr
 8000f2a:	bf00      	nop

08000f2c <SPI_I2S_GetFlagStatus>:
  *            @arg I2S_FLAG_UDR: Underrun Error flag.
  *            @arg I2S_FLAG_CHSIDE: Channel Side flag.  
  * @retval The new state of SPI_I2S_FLAG (SET or RESET).
  */
FlagStatus SPI_I2S_GetFlagStatus(SPI_TypeDef* SPIx, uint16_t SPI_I2S_FLAG)
{
 8000f2c:	b480      	push	{r7}
 8000f2e:	b085      	sub	sp, #20
 8000f30:	af00      	add	r7, sp, #0
 8000f32:	6078      	str	r0, [r7, #4]
 8000f34:	460b      	mov	r3, r1
 8000f36:	807b      	strh	r3, [r7, #2]
  FlagStatus bitstatus = RESET;
 8000f38:	2300      	movs	r3, #0
 8000f3a:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH_EXT(SPIx));
  assert_param(IS_SPI_I2S_GET_FLAG(SPI_I2S_FLAG));
  
  /* Check the status of the specified SPI flag */
  if ((SPIx->SR & SPI_I2S_FLAG) != (uint16_t)RESET)
 8000f3c:	687b      	ldr	r3, [r7, #4]
 8000f3e:	891b      	ldrh	r3, [r3, #8]
 8000f40:	b29a      	uxth	r2, r3
 8000f42:	887b      	ldrh	r3, [r7, #2]
 8000f44:	4013      	ands	r3, r2
 8000f46:	b29b      	uxth	r3, r3
 8000f48:	2b00      	cmp	r3, #0
 8000f4a:	d002      	beq.n	8000f52 <SPI_I2S_GetFlagStatus+0x26>
  {
    /* SPI_I2S_FLAG is set */
    bitstatus = SET;
 8000f4c:	2301      	movs	r3, #1
 8000f4e:	73fb      	strb	r3, [r7, #15]
 8000f50:	e001      	b.n	8000f56 <SPI_I2S_GetFlagStatus+0x2a>
  }
  else
  {
    /* SPI_I2S_FLAG is reset */
    bitstatus = RESET;
 8000f52:	2300      	movs	r3, #0
 8000f54:	73fb      	strb	r3, [r7, #15]
  }
  /* Return the SPI_I2S_FLAG status */
  return  bitstatus;
 8000f56:	7bfb      	ldrb	r3, [r7, #15]
}
 8000f58:	4618      	mov	r0, r3
 8000f5a:	3714      	adds	r7, #20
 8000f5c:	46bd      	mov	sp, r7
 8000f5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f62:	4770      	bx	lr

08000f64 <RCC_AHB1PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_AHB1PeriphClockCmd(uint32_t RCC_AHB1Periph, FunctionalState NewState)
{
 8000f64:	b480      	push	{r7}
 8000f66:	b083      	sub	sp, #12
 8000f68:	af00      	add	r7, sp, #0
 8000f6a:	6078      	str	r0, [r7, #4]
 8000f6c:	460b      	mov	r3, r1
 8000f6e:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_AHB1_CLOCK_PERIPH(RCC_AHB1Periph));

  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8000f70:	78fb      	ldrb	r3, [r7, #3]
 8000f72:	2b00      	cmp	r3, #0
 8000f74:	d006      	beq.n	8000f84 <RCC_AHB1PeriphClockCmd+0x20>
  {
    RCC->AHB1ENR |= RCC_AHB1Periph;
 8000f76:	490a      	ldr	r1, [pc, #40]	; (8000fa0 <RCC_AHB1PeriphClockCmd+0x3c>)
 8000f78:	4b09      	ldr	r3, [pc, #36]	; (8000fa0 <RCC_AHB1PeriphClockCmd+0x3c>)
 8000f7a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000f7c:	687b      	ldr	r3, [r7, #4]
 8000f7e:	4313      	orrs	r3, r2
 8000f80:	630b      	str	r3, [r1, #48]	; 0x30
  }
  else
  {
    RCC->AHB1ENR &= ~RCC_AHB1Periph;
  }
}
 8000f82:	e006      	b.n	8000f92 <RCC_AHB1PeriphClockCmd+0x2e>
  {
    RCC->AHB1ENR |= RCC_AHB1Periph;
  }
  else
  {
    RCC->AHB1ENR &= ~RCC_AHB1Periph;
 8000f84:	4906      	ldr	r1, [pc, #24]	; (8000fa0 <RCC_AHB1PeriphClockCmd+0x3c>)
 8000f86:	4b06      	ldr	r3, [pc, #24]	; (8000fa0 <RCC_AHB1PeriphClockCmd+0x3c>)
 8000f88:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000f8a:	687b      	ldr	r3, [r7, #4]
 8000f8c:	43db      	mvns	r3, r3
 8000f8e:	4013      	ands	r3, r2
 8000f90:	630b      	str	r3, [r1, #48]	; 0x30
  }
}
 8000f92:	bf00      	nop
 8000f94:	370c      	adds	r7, #12
 8000f96:	46bd      	mov	sp, r7
 8000f98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f9c:	4770      	bx	lr
 8000f9e:	bf00      	nop
 8000fa0:	40023800 	.word	0x40023800

08000fa4 <RCC_APB1PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB1PeriphClockCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)
{
 8000fa4:	b480      	push	{r7}
 8000fa6:	b083      	sub	sp, #12
 8000fa8:	af00      	add	r7, sp, #0
 8000faa:	6078      	str	r0, [r7, #4]
 8000fac:	460b      	mov	r3, r1
 8000fae:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));  
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8000fb0:	78fb      	ldrb	r3, [r7, #3]
 8000fb2:	2b00      	cmp	r3, #0
 8000fb4:	d006      	beq.n	8000fc4 <RCC_APB1PeriphClockCmd+0x20>
  {
    RCC->APB1ENR |= RCC_APB1Periph;
 8000fb6:	490a      	ldr	r1, [pc, #40]	; (8000fe0 <RCC_APB1PeriphClockCmd+0x3c>)
 8000fb8:	4b09      	ldr	r3, [pc, #36]	; (8000fe0 <RCC_APB1PeriphClockCmd+0x3c>)
 8000fba:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000fbc:	687b      	ldr	r3, [r7, #4]
 8000fbe:	4313      	orrs	r3, r2
 8000fc0:	640b      	str	r3, [r1, #64]	; 0x40
  }
  else
  {
    RCC->APB1ENR &= ~RCC_APB1Periph;
  }
}
 8000fc2:	e006      	b.n	8000fd2 <RCC_APB1PeriphClockCmd+0x2e>
  {
    RCC->APB1ENR |= RCC_APB1Periph;
  }
  else
  {
    RCC->APB1ENR &= ~RCC_APB1Periph;
 8000fc4:	4906      	ldr	r1, [pc, #24]	; (8000fe0 <RCC_APB1PeriphClockCmd+0x3c>)
 8000fc6:	4b06      	ldr	r3, [pc, #24]	; (8000fe0 <RCC_APB1PeriphClockCmd+0x3c>)
 8000fc8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000fca:	687b      	ldr	r3, [r7, #4]
 8000fcc:	43db      	mvns	r3, r3
 8000fce:	4013      	ands	r3, r2
 8000fd0:	640b      	str	r3, [r1, #64]	; 0x40
  }
}
 8000fd2:	bf00      	nop
 8000fd4:	370c      	adds	r7, #12
 8000fd6:	46bd      	mov	sp, r7
 8000fd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fdc:	4770      	bx	lr
 8000fde:	bf00      	nop
 8000fe0:	40023800 	.word	0x40023800

08000fe4 <RCC_APB2PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB2PeriphClockCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
{
 8000fe4:	b480      	push	{r7}
 8000fe6:	b083      	sub	sp, #12
 8000fe8:	af00      	add	r7, sp, #0
 8000fea:	6078      	str	r0, [r7, #4]
 8000fec:	460b      	mov	r3, r1
 8000fee:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8000ff0:	78fb      	ldrb	r3, [r7, #3]
 8000ff2:	2b00      	cmp	r3, #0
 8000ff4:	d006      	beq.n	8001004 <RCC_APB2PeriphClockCmd+0x20>
  {
    RCC->APB2ENR |= RCC_APB2Periph;
 8000ff6:	490a      	ldr	r1, [pc, #40]	; (8001020 <RCC_APB2PeriphClockCmd+0x3c>)
 8000ff8:	4b09      	ldr	r3, [pc, #36]	; (8001020 <RCC_APB2PeriphClockCmd+0x3c>)
 8000ffa:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8000ffc:	687b      	ldr	r3, [r7, #4]
 8000ffe:	4313      	orrs	r3, r2
 8001000:	644b      	str	r3, [r1, #68]	; 0x44
  }
  else
  {
    RCC->APB2ENR &= ~RCC_APB2Periph;
  }
}
 8001002:	e006      	b.n	8001012 <RCC_APB2PeriphClockCmd+0x2e>
  {
    RCC->APB2ENR |= RCC_APB2Periph;
  }
  else
  {
    RCC->APB2ENR &= ~RCC_APB2Periph;
 8001004:	4906      	ldr	r1, [pc, #24]	; (8001020 <RCC_APB2PeriphClockCmd+0x3c>)
 8001006:	4b06      	ldr	r3, [pc, #24]	; (8001020 <RCC_APB2PeriphClockCmd+0x3c>)
 8001008:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800100a:	687b      	ldr	r3, [r7, #4]
 800100c:	43db      	mvns	r3, r3
 800100e:	4013      	ands	r3, r2
 8001010:	644b      	str	r3, [r1, #68]	; 0x44
  }
}
 8001012:	bf00      	nop
 8001014:	370c      	adds	r7, #12
 8001016:	46bd      	mov	sp, r7
 8001018:	f85d 7b04 	ldr.w	r7, [sp], #4
 800101c:	4770      	bx	lr
 800101e:	bf00      	nop
 8001020:	40023800 	.word	0x40023800

08001024 <RCC_APB1PeriphResetCmd>:
  * @param  NewState: new state of the specified peripheral reset.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB1PeriphResetCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)
{
 8001024:	b480      	push	{r7}
 8001026:	b083      	sub	sp, #12
 8001028:	af00      	add	r7, sp, #0
 800102a:	6078      	str	r0, [r7, #4]
 800102c:	460b      	mov	r3, r1
 800102e:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8001030:	78fb      	ldrb	r3, [r7, #3]
 8001032:	2b00      	cmp	r3, #0
 8001034:	d006      	beq.n	8001044 <RCC_APB1PeriphResetCmd+0x20>
  {
    RCC->APB1RSTR |= RCC_APB1Periph;
 8001036:	490a      	ldr	r1, [pc, #40]	; (8001060 <RCC_APB1PeriphResetCmd+0x3c>)
 8001038:	4b09      	ldr	r3, [pc, #36]	; (8001060 <RCC_APB1PeriphResetCmd+0x3c>)
 800103a:	6a1a      	ldr	r2, [r3, #32]
 800103c:	687b      	ldr	r3, [r7, #4]
 800103e:	4313      	orrs	r3, r2
 8001040:	620b      	str	r3, [r1, #32]
  }
  else
  {
    RCC->APB1RSTR &= ~RCC_APB1Periph;
  }
}
 8001042:	e006      	b.n	8001052 <RCC_APB1PeriphResetCmd+0x2e>
  {
    RCC->APB1RSTR |= RCC_APB1Periph;
  }
  else
  {
    RCC->APB1RSTR &= ~RCC_APB1Periph;
 8001044:	4906      	ldr	r1, [pc, #24]	; (8001060 <RCC_APB1PeriphResetCmd+0x3c>)
 8001046:	4b06      	ldr	r3, [pc, #24]	; (8001060 <RCC_APB1PeriphResetCmd+0x3c>)
 8001048:	6a1a      	ldr	r2, [r3, #32]
 800104a:	687b      	ldr	r3, [r7, #4]
 800104c:	43db      	mvns	r3, r3
 800104e:	4013      	ands	r3, r2
 8001050:	620b      	str	r3, [r1, #32]
  }
}
 8001052:	bf00      	nop
 8001054:	370c      	adds	r7, #12
 8001056:	46bd      	mov	sp, r7
 8001058:	f85d 7b04 	ldr.w	r7, [sp], #4
 800105c:	4770      	bx	lr
 800105e:	bf00      	nop
 8001060:	40023800 	.word	0x40023800

08001064 <RCC_APB2PeriphResetCmd>:
  * @param  NewState: new state of the specified peripheral reset.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB2PeriphResetCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
{
 8001064:	b480      	push	{r7}
 8001066:	b083      	sub	sp, #12
 8001068:	af00      	add	r7, sp, #0
 800106a:	6078      	str	r0, [r7, #4]
 800106c:	460b      	mov	r3, r1
 800106e:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB2_RESET_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8001070:	78fb      	ldrb	r3, [r7, #3]
 8001072:	2b00      	cmp	r3, #0
 8001074:	d006      	beq.n	8001084 <RCC_APB2PeriphResetCmd+0x20>
  {
    RCC->APB2RSTR |= RCC_APB2Periph;
 8001076:	490a      	ldr	r1, [pc, #40]	; (80010a0 <RCC_APB2PeriphResetCmd+0x3c>)
 8001078:	4b09      	ldr	r3, [pc, #36]	; (80010a0 <RCC_APB2PeriphResetCmd+0x3c>)
 800107a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800107c:	687b      	ldr	r3, [r7, #4]
 800107e:	4313      	orrs	r3, r2
 8001080:	624b      	str	r3, [r1, #36]	; 0x24
  }
  else
  {
    RCC->APB2RSTR &= ~RCC_APB2Periph;
  }
}
 8001082:	e006      	b.n	8001092 <RCC_APB2PeriphResetCmd+0x2e>
  {
    RCC->APB2RSTR |= RCC_APB2Periph;
  }
  else
  {
    RCC->APB2RSTR &= ~RCC_APB2Periph;
 8001084:	4906      	ldr	r1, [pc, #24]	; (80010a0 <RCC_APB2PeriphResetCmd+0x3c>)
 8001086:	4b06      	ldr	r3, [pc, #24]	; (80010a0 <RCC_APB2PeriphResetCmd+0x3c>)
 8001088:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800108a:	687b      	ldr	r3, [r7, #4]
 800108c:	43db      	mvns	r3, r3
 800108e:	4013      	ands	r3, r2
 8001090:	624b      	str	r3, [r1, #36]	; 0x24
  }
}
 8001092:	bf00      	nop
 8001094:	370c      	adds	r7, #12
 8001096:	46bd      	mov	sp, r7
 8001098:	f85d 7b04 	ldr.w	r7, [sp], #4
 800109c:	4770      	bx	lr
 800109e:	bf00      	nop
 80010a0:	40023800 	.word	0x40023800

080010a4 <GPIO_Init>:
  * @param  GPIO_InitStruct: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void GPIO_Init(GPIO_TypeDef* GPIOx, GPIO_InitTypeDef* GPIO_InitStruct)
{
 80010a4:	b480      	push	{r7}
 80010a6:	b087      	sub	sp, #28
 80010a8:	af00      	add	r7, sp, #0
 80010aa:	6078      	str	r0, [r7, #4]
 80010ac:	6039      	str	r1, [r7, #0]
  uint32_t pinpos = 0x00, pos = 0x00 , currentpin = 0x00;
 80010ae:	2300      	movs	r3, #0
 80010b0:	617b      	str	r3, [r7, #20]
 80010b2:	2300      	movs	r3, #0
 80010b4:	613b      	str	r3, [r7, #16]
 80010b6:	2300      	movs	r3, #0
 80010b8:	60fb      	str	r3, [r7, #12]
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PUPD(GPIO_InitStruct->GPIO_PuPd));

  /* ------------------------- Configure the port pins ---------------- */
  /*-- GPIO Mode Configuration --*/
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
 80010ba:	2300      	movs	r3, #0
 80010bc:	617b      	str	r3, [r7, #20]
 80010be:	e076      	b.n	80011ae <GPIO_Init+0x10a>
  {
    pos = ((uint32_t)0x01) << pinpos;
 80010c0:	2201      	movs	r2, #1
 80010c2:	697b      	ldr	r3, [r7, #20]
 80010c4:	fa02 f303 	lsl.w	r3, r2, r3
 80010c8:	613b      	str	r3, [r7, #16]
    /* Get the port pins position */
    currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;
 80010ca:	683b      	ldr	r3, [r7, #0]
 80010cc:	681a      	ldr	r2, [r3, #0]
 80010ce:	693b      	ldr	r3, [r7, #16]
 80010d0:	4013      	ands	r3, r2
 80010d2:	60fb      	str	r3, [r7, #12]

    if (currentpin == pos)
 80010d4:	68fa      	ldr	r2, [r7, #12]
 80010d6:	693b      	ldr	r3, [r7, #16]
 80010d8:	429a      	cmp	r2, r3
 80010da:	d165      	bne.n	80011a8 <GPIO_Init+0x104>
    {
      GPIOx->MODER  &= ~(GPIO_MODER_MODER0 << (pinpos * 2));
 80010dc:	687b      	ldr	r3, [r7, #4]
 80010de:	681a      	ldr	r2, [r3, #0]
 80010e0:	697b      	ldr	r3, [r7, #20]
 80010e2:	005b      	lsls	r3, r3, #1
 80010e4:	2103      	movs	r1, #3
 80010e6:	fa01 f303 	lsl.w	r3, r1, r3
 80010ea:	43db      	mvns	r3, r3
 80010ec:	401a      	ands	r2, r3
 80010ee:	687b      	ldr	r3, [r7, #4]
 80010f0:	601a      	str	r2, [r3, #0]
      GPIOx->MODER |= (((uint32_t)GPIO_InitStruct->GPIO_Mode) << (pinpos * 2));
 80010f2:	687b      	ldr	r3, [r7, #4]
 80010f4:	681a      	ldr	r2, [r3, #0]
 80010f6:	683b      	ldr	r3, [r7, #0]
 80010f8:	791b      	ldrb	r3, [r3, #4]
 80010fa:	4619      	mov	r1, r3
 80010fc:	697b      	ldr	r3, [r7, #20]
 80010fe:	005b      	lsls	r3, r3, #1
 8001100:	fa01 f303 	lsl.w	r3, r1, r3
 8001104:	431a      	orrs	r2, r3
 8001106:	687b      	ldr	r3, [r7, #4]
 8001108:	601a      	str	r2, [r3, #0]

      if ((GPIO_InitStruct->GPIO_Mode == GPIO_Mode_OUT) || (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_AF))
 800110a:	683b      	ldr	r3, [r7, #0]
 800110c:	791b      	ldrb	r3, [r3, #4]
 800110e:	2b01      	cmp	r3, #1
 8001110:	d003      	beq.n	800111a <GPIO_Init+0x76>
 8001112:	683b      	ldr	r3, [r7, #0]
 8001114:	791b      	ldrb	r3, [r3, #4]
 8001116:	2b02      	cmp	r3, #2
 8001118:	d12e      	bne.n	8001178 <GPIO_Init+0xd4>
      {
        /* Check Speed mode parameters */
        assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));

        /* Speed mode configuration */
        GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (pinpos * 2));
 800111a:	687b      	ldr	r3, [r7, #4]
 800111c:	689a      	ldr	r2, [r3, #8]
 800111e:	697b      	ldr	r3, [r7, #20]
 8001120:	005b      	lsls	r3, r3, #1
 8001122:	2103      	movs	r1, #3
 8001124:	fa01 f303 	lsl.w	r3, r1, r3
 8001128:	43db      	mvns	r3, r3
 800112a:	401a      	ands	r2, r3
 800112c:	687b      	ldr	r3, [r7, #4]
 800112e:	609a      	str	r2, [r3, #8]
        GPIOx->OSPEEDR |= ((uint32_t)(GPIO_InitStruct->GPIO_Speed) << (pinpos * 2));
 8001130:	687b      	ldr	r3, [r7, #4]
 8001132:	689a      	ldr	r2, [r3, #8]
 8001134:	683b      	ldr	r3, [r7, #0]
 8001136:	795b      	ldrb	r3, [r3, #5]
 8001138:	4619      	mov	r1, r3
 800113a:	697b      	ldr	r3, [r7, #20]
 800113c:	005b      	lsls	r3, r3, #1
 800113e:	fa01 f303 	lsl.w	r3, r1, r3
 8001142:	431a      	orrs	r2, r3
 8001144:	687b      	ldr	r3, [r7, #4]
 8001146:	609a      	str	r2, [r3, #8]

        /* Check Output mode parameters */
        assert_param(IS_GPIO_OTYPE(GPIO_InitStruct->GPIO_OType));

        /* Output mode configuration*/
        GPIOx->OTYPER  &= ~((GPIO_OTYPER_OT_0) << ((uint16_t)pinpos)) ;
 8001148:	687b      	ldr	r3, [r7, #4]
 800114a:	685a      	ldr	r2, [r3, #4]
 800114c:	697b      	ldr	r3, [r7, #20]
 800114e:	b29b      	uxth	r3, r3
 8001150:	2101      	movs	r1, #1
 8001152:	fa01 f303 	lsl.w	r3, r1, r3
 8001156:	43db      	mvns	r3, r3
 8001158:	401a      	ands	r2, r3
 800115a:	687b      	ldr	r3, [r7, #4]
 800115c:	605a      	str	r2, [r3, #4]
        GPIOx->OTYPER |= (uint16_t)(((uint16_t)GPIO_InitStruct->GPIO_OType) << ((uint16_t)pinpos));
 800115e:	687b      	ldr	r3, [r7, #4]
 8001160:	685a      	ldr	r2, [r3, #4]
 8001162:	683b      	ldr	r3, [r7, #0]
 8001164:	799b      	ldrb	r3, [r3, #6]
 8001166:	4619      	mov	r1, r3
 8001168:	697b      	ldr	r3, [r7, #20]
 800116a:	b29b      	uxth	r3, r3
 800116c:	fa01 f303 	lsl.w	r3, r1, r3
 8001170:	b29b      	uxth	r3, r3
 8001172:	431a      	orrs	r2, r3
 8001174:	687b      	ldr	r3, [r7, #4]
 8001176:	605a      	str	r2, [r3, #4]
      }

      /* Pull-up Pull down resistor configuration*/
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << ((uint16_t)pinpos * 2));
 8001178:	687b      	ldr	r3, [r7, #4]
 800117a:	68da      	ldr	r2, [r3, #12]
 800117c:	697b      	ldr	r3, [r7, #20]
 800117e:	b29b      	uxth	r3, r3
 8001180:	005b      	lsls	r3, r3, #1
 8001182:	2103      	movs	r1, #3
 8001184:	fa01 f303 	lsl.w	r3, r1, r3
 8001188:	43db      	mvns	r3, r3
 800118a:	401a      	ands	r2, r3
 800118c:	687b      	ldr	r3, [r7, #4]
 800118e:	60da      	str	r2, [r3, #12]
      GPIOx->PUPDR |= (((uint32_t)GPIO_InitStruct->GPIO_PuPd) << (pinpos * 2));
 8001190:	687b      	ldr	r3, [r7, #4]
 8001192:	68da      	ldr	r2, [r3, #12]
 8001194:	683b      	ldr	r3, [r7, #0]
 8001196:	79db      	ldrb	r3, [r3, #7]
 8001198:	4619      	mov	r1, r3
 800119a:	697b      	ldr	r3, [r7, #20]
 800119c:	005b      	lsls	r3, r3, #1
 800119e:	fa01 f303 	lsl.w	r3, r1, r3
 80011a2:	431a      	orrs	r2, r3
 80011a4:	687b      	ldr	r3, [r7, #4]
 80011a6:	60da      	str	r2, [r3, #12]
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PUPD(GPIO_InitStruct->GPIO_PuPd));

  /* ------------------------- Configure the port pins ---------------- */
  /*-- GPIO Mode Configuration --*/
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
 80011a8:	697b      	ldr	r3, [r7, #20]
 80011aa:	3301      	adds	r3, #1
 80011ac:	617b      	str	r3, [r7, #20]
 80011ae:	697b      	ldr	r3, [r7, #20]
 80011b0:	2b0f      	cmp	r3, #15
 80011b2:	d985      	bls.n	80010c0 <GPIO_Init+0x1c>
      /* Pull-up Pull down resistor configuration*/
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << ((uint16_t)pinpos * 2));
      GPIOx->PUPDR |= (((uint32_t)GPIO_InitStruct->GPIO_PuPd) << (pinpos * 2));
    }
  }
}
 80011b4:	bf00      	nop
 80011b6:	371c      	adds	r7, #28
 80011b8:	46bd      	mov	sp, r7
 80011ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011be:	4770      	bx	lr

080011c0 <GPIO_ReadInputDataBit>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_Pin_x where x can be (0..15).
  * @retval The input port pin value.
  */
uint8_t GPIO_ReadInputDataBit(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80011c0:	b480      	push	{r7}
 80011c2:	b085      	sub	sp, #20
 80011c4:	af00      	add	r7, sp, #0
 80011c6:	6078      	str	r0, [r7, #4]
 80011c8:	460b      	mov	r3, r1
 80011ca:	807b      	strh	r3, [r7, #2]
  uint8_t bitstatus = 0x00;
 80011cc:	2300      	movs	r3, #0
 80011ce:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GET_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)Bit_RESET)
 80011d0:	687b      	ldr	r3, [r7, #4]
 80011d2:	691a      	ldr	r2, [r3, #16]
 80011d4:	887b      	ldrh	r3, [r7, #2]
 80011d6:	4013      	ands	r3, r2
 80011d8:	2b00      	cmp	r3, #0
 80011da:	d002      	beq.n	80011e2 <GPIO_ReadInputDataBit+0x22>
  {
    bitstatus = (uint8_t)Bit_SET;
 80011dc:	2301      	movs	r3, #1
 80011de:	73fb      	strb	r3, [r7, #15]
 80011e0:	e001      	b.n	80011e6 <GPIO_ReadInputDataBit+0x26>
  }
  else
  {
    bitstatus = (uint8_t)Bit_RESET;
 80011e2:	2300      	movs	r3, #0
 80011e4:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80011e6:	7bfb      	ldrb	r3, [r7, #15]
}
 80011e8:	4618      	mov	r0, r3
 80011ea:	3714      	adds	r7, #20
 80011ec:	46bd      	mov	sp, r7
 80011ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011f2:	4770      	bx	lr

080011f4 <DMA_DeInit>:
  * @param  DMAy_Streamx: where y can be 1 or 2 to select the DMA and x can be 0
  *         to 7 to select the DMA Stream.
  * @retval None
  */
void DMA_DeInit(DMA_Stream_TypeDef* DMAy_Streamx)
{
 80011f4:	b480      	push	{r7}
 80011f6:	b083      	sub	sp, #12
 80011f8:	af00      	add	r7, sp, #0
 80011fa:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));

  /* Disable the selected DMAy Streamx */
  DMAy_Streamx->CR &= ~((uint32_t)DMA_SxCR_EN);
 80011fc:	687b      	ldr	r3, [r7, #4]
 80011fe:	681b      	ldr	r3, [r3, #0]
 8001200:	f023 0201 	bic.w	r2, r3, #1
 8001204:	687b      	ldr	r3, [r7, #4]
 8001206:	601a      	str	r2, [r3, #0]

  /* Reset DMAy Streamx control register */
  DMAy_Streamx->CR  = 0;
 8001208:	687b      	ldr	r3, [r7, #4]
 800120a:	2200      	movs	r2, #0
 800120c:	601a      	str	r2, [r3, #0]
  
  /* Reset DMAy Streamx Number of Data to Transfer register */
  DMAy_Streamx->NDTR = 0;
 800120e:	687b      	ldr	r3, [r7, #4]
 8001210:	2200      	movs	r2, #0
 8001212:	605a      	str	r2, [r3, #4]
  
  /* Reset DMAy Streamx peripheral address register */
  DMAy_Streamx->PAR  = 0;
 8001214:	687b      	ldr	r3, [r7, #4]
 8001216:	2200      	movs	r2, #0
 8001218:	609a      	str	r2, [r3, #8]
  
  /* Reset DMAy Streamx memory 0 address register */
  DMAy_Streamx->M0AR = 0;
 800121a:	687b      	ldr	r3, [r7, #4]
 800121c:	2200      	movs	r2, #0
 800121e:	60da      	str	r2, [r3, #12]

  /* Reset DMAy Streamx memory 1 address register */
  DMAy_Streamx->M1AR = 0;
 8001220:	687b      	ldr	r3, [r7, #4]
 8001222:	2200      	movs	r2, #0
 8001224:	611a      	str	r2, [r3, #16]

  /* Reset DMAy Streamx FIFO control register */
  DMAy_Streamx->FCR = (uint32_t)0x00000021; 
 8001226:	687b      	ldr	r3, [r7, #4]
 8001228:	2221      	movs	r2, #33	; 0x21
 800122a:	615a      	str	r2, [r3, #20]

  /* Reset interrupt pending bits for the selected stream */
  if (DMAy_Streamx == DMA1_Stream0)
 800122c:	687b      	ldr	r3, [r7, #4]
 800122e:	4a46      	ldr	r2, [pc, #280]	; (8001348 <DMA_DeInit+0x154>)
 8001230:	4293      	cmp	r3, r2
 8001232:	d103      	bne.n	800123c <DMA_DeInit+0x48>
  {
    /* Reset interrupt pending bits for DMA1 Stream0 */
    DMA1->LIFCR = DMA_Stream0_IT_MASK;
 8001234:	4b45      	ldr	r3, [pc, #276]	; (800134c <DMA_DeInit+0x158>)
 8001236:	223d      	movs	r2, #61	; 0x3d
 8001238:	609a      	str	r2, [r3, #8]
    {
      /* Reset interrupt pending bits for DMA2 Stream7 */
      DMA2->HIFCR = DMA_Stream7_IT_MASK;
    }
  }
}
 800123a:	e07e      	b.n	800133a <DMA_DeInit+0x146>
  if (DMAy_Streamx == DMA1_Stream0)
  {
    /* Reset interrupt pending bits for DMA1 Stream0 */
    DMA1->LIFCR = DMA_Stream0_IT_MASK;
  }
  else if (DMAy_Streamx == DMA1_Stream1)
 800123c:	687b      	ldr	r3, [r7, #4]
 800123e:	4a44      	ldr	r2, [pc, #272]	; (8001350 <DMA_DeInit+0x15c>)
 8001240:	4293      	cmp	r3, r2
 8001242:	d104      	bne.n	800124e <DMA_DeInit+0x5a>
  {
    /* Reset interrupt pending bits for DMA1 Stream1 */
    DMA1->LIFCR = DMA_Stream1_IT_MASK;
 8001244:	4b41      	ldr	r3, [pc, #260]	; (800134c <DMA_DeInit+0x158>)
 8001246:	f44f 6274 	mov.w	r2, #3904	; 0xf40
 800124a:	609a      	str	r2, [r3, #8]
    {
      /* Reset interrupt pending bits for DMA2 Stream7 */
      DMA2->HIFCR = DMA_Stream7_IT_MASK;
    }
  }
}
 800124c:	e075      	b.n	800133a <DMA_DeInit+0x146>
  else if (DMAy_Streamx == DMA1_Stream1)
  {
    /* Reset interrupt pending bits for DMA1 Stream1 */
    DMA1->LIFCR = DMA_Stream1_IT_MASK;
  }
  else if (DMAy_Streamx == DMA1_Stream2)
 800124e:	687b      	ldr	r3, [r7, #4]
 8001250:	4a40      	ldr	r2, [pc, #256]	; (8001354 <DMA_DeInit+0x160>)
 8001252:	4293      	cmp	r3, r2
 8001254:	d104      	bne.n	8001260 <DMA_DeInit+0x6c>
  {
    /* Reset interrupt pending bits for DMA1 Stream2 */
    DMA1->LIFCR = DMA_Stream2_IT_MASK;
 8001256:	4b3d      	ldr	r3, [pc, #244]	; (800134c <DMA_DeInit+0x158>)
 8001258:	f44f 1274 	mov.w	r2, #3997696	; 0x3d0000
 800125c:	609a      	str	r2, [r3, #8]
    {
      /* Reset interrupt pending bits for DMA2 Stream7 */
      DMA2->HIFCR = DMA_Stream7_IT_MASK;
    }
  }
}
 800125e:	e06c      	b.n	800133a <DMA_DeInit+0x146>
  else if (DMAy_Streamx == DMA1_Stream2)
  {
    /* Reset interrupt pending bits for DMA1 Stream2 */
    DMA1->LIFCR = DMA_Stream2_IT_MASK;
  }
  else if (DMAy_Streamx == DMA1_Stream3)
 8001260:	687b      	ldr	r3, [r7, #4]
 8001262:	4a3d      	ldr	r2, [pc, #244]	; (8001358 <DMA_DeInit+0x164>)
 8001264:	4293      	cmp	r3, r2
 8001266:	d104      	bne.n	8001272 <DMA_DeInit+0x7e>
  {
    /* Reset interrupt pending bits for DMA1 Stream3 */
    DMA1->LIFCR = DMA_Stream3_IT_MASK;
 8001268:	4b38      	ldr	r3, [pc, #224]	; (800134c <DMA_DeInit+0x158>)
 800126a:	f04f 6274 	mov.w	r2, #255852544	; 0xf400000
 800126e:	609a      	str	r2, [r3, #8]
    {
      /* Reset interrupt pending bits for DMA2 Stream7 */
      DMA2->HIFCR = DMA_Stream7_IT_MASK;
    }
  }
}
 8001270:	e063      	b.n	800133a <DMA_DeInit+0x146>
  else if (DMAy_Streamx == DMA1_Stream3)
  {
    /* Reset interrupt pending bits for DMA1 Stream3 */
    DMA1->LIFCR = DMA_Stream3_IT_MASK;
  }
  else if (DMAy_Streamx == DMA1_Stream4)
 8001272:	687b      	ldr	r3, [r7, #4]
 8001274:	4a39      	ldr	r2, [pc, #228]	; (800135c <DMA_DeInit+0x168>)
 8001276:	4293      	cmp	r3, r2
 8001278:	d103      	bne.n	8001282 <DMA_DeInit+0x8e>
  {
    /* Reset interrupt pending bits for DMA1 Stream4 */
    DMA1->HIFCR = DMA_Stream4_IT_MASK;
 800127a:	4b34      	ldr	r3, [pc, #208]	; (800134c <DMA_DeInit+0x158>)
 800127c:	4a38      	ldr	r2, [pc, #224]	; (8001360 <DMA_DeInit+0x16c>)
 800127e:	60da      	str	r2, [r3, #12]
    {
      /* Reset interrupt pending bits for DMA2 Stream7 */
      DMA2->HIFCR = DMA_Stream7_IT_MASK;
    }
  }
}
 8001280:	e05b      	b.n	800133a <DMA_DeInit+0x146>
  else if (DMAy_Streamx == DMA1_Stream4)
  {
    /* Reset interrupt pending bits for DMA1 Stream4 */
    DMA1->HIFCR = DMA_Stream4_IT_MASK;
  }
  else if (DMAy_Streamx == DMA1_Stream5)
 8001282:	687b      	ldr	r3, [r7, #4]
 8001284:	4a37      	ldr	r2, [pc, #220]	; (8001364 <DMA_DeInit+0x170>)
 8001286:	4293      	cmp	r3, r2
 8001288:	d103      	bne.n	8001292 <DMA_DeInit+0x9e>
  {
    /* Reset interrupt pending bits for DMA1 Stream5 */
    DMA1->HIFCR = DMA_Stream5_IT_MASK;
 800128a:	4b30      	ldr	r3, [pc, #192]	; (800134c <DMA_DeInit+0x158>)
 800128c:	4a36      	ldr	r2, [pc, #216]	; (8001368 <DMA_DeInit+0x174>)
 800128e:	60da      	str	r2, [r3, #12]
    {
      /* Reset interrupt pending bits for DMA2 Stream7 */
      DMA2->HIFCR = DMA_Stream7_IT_MASK;
    }
  }
}
 8001290:	e053      	b.n	800133a <DMA_DeInit+0x146>
  else if (DMAy_Streamx == DMA1_Stream5)
  {
    /* Reset interrupt pending bits for DMA1 Stream5 */
    DMA1->HIFCR = DMA_Stream5_IT_MASK;
  }
  else if (DMAy_Streamx == DMA1_Stream6)
 8001292:	687b      	ldr	r3, [r7, #4]
 8001294:	4a35      	ldr	r2, [pc, #212]	; (800136c <DMA_DeInit+0x178>)
 8001296:	4293      	cmp	r3, r2
 8001298:	d103      	bne.n	80012a2 <DMA_DeInit+0xae>
  {
    /* Reset interrupt pending bits for DMA1 Stream6 */
    DMA1->HIFCR = (uint32_t)DMA_Stream6_IT_MASK;
 800129a:	4b2c      	ldr	r3, [pc, #176]	; (800134c <DMA_DeInit+0x158>)
 800129c:	4a34      	ldr	r2, [pc, #208]	; (8001370 <DMA_DeInit+0x17c>)
 800129e:	60da      	str	r2, [r3, #12]
    {
      /* Reset interrupt pending bits for DMA2 Stream7 */
      DMA2->HIFCR = DMA_Stream7_IT_MASK;
    }
  }
}
 80012a0:	e04b      	b.n	800133a <DMA_DeInit+0x146>
  else if (DMAy_Streamx == DMA1_Stream6)
  {
    /* Reset interrupt pending bits for DMA1 Stream6 */
    DMA1->HIFCR = (uint32_t)DMA_Stream6_IT_MASK;
  }
  else if (DMAy_Streamx == DMA1_Stream7)
 80012a2:	687b      	ldr	r3, [r7, #4]
 80012a4:	4a33      	ldr	r2, [pc, #204]	; (8001374 <DMA_DeInit+0x180>)
 80012a6:	4293      	cmp	r3, r2
 80012a8:	d104      	bne.n	80012b4 <DMA_DeInit+0xc0>
  {
    /* Reset interrupt pending bits for DMA1 Stream7 */
    DMA1->HIFCR = DMA_Stream7_IT_MASK;
 80012aa:	4b28      	ldr	r3, [pc, #160]	; (800134c <DMA_DeInit+0x158>)
 80012ac:	f04f 523d 	mov.w	r2, #792723456	; 0x2f400000
 80012b0:	60da      	str	r2, [r3, #12]
    {
      /* Reset interrupt pending bits for DMA2 Stream7 */
      DMA2->HIFCR = DMA_Stream7_IT_MASK;
    }
  }
}
 80012b2:	e042      	b.n	800133a <DMA_DeInit+0x146>
  else if (DMAy_Streamx == DMA1_Stream7)
  {
    /* Reset interrupt pending bits for DMA1 Stream7 */
    DMA1->HIFCR = DMA_Stream7_IT_MASK;
  }
  else if (DMAy_Streamx == DMA2_Stream0)
 80012b4:	687b      	ldr	r3, [r7, #4]
 80012b6:	4a30      	ldr	r2, [pc, #192]	; (8001378 <DMA_DeInit+0x184>)
 80012b8:	4293      	cmp	r3, r2
 80012ba:	d103      	bne.n	80012c4 <DMA_DeInit+0xd0>
  {
    /* Reset interrupt pending bits for DMA2 Stream0 */
    DMA2->LIFCR = DMA_Stream0_IT_MASK;
 80012bc:	4b2f      	ldr	r3, [pc, #188]	; (800137c <DMA_DeInit+0x188>)
 80012be:	223d      	movs	r2, #61	; 0x3d
 80012c0:	609a      	str	r2, [r3, #8]
    {
      /* Reset interrupt pending bits for DMA2 Stream7 */
      DMA2->HIFCR = DMA_Stream7_IT_MASK;
    }
  }
}
 80012c2:	e03a      	b.n	800133a <DMA_DeInit+0x146>
  else if (DMAy_Streamx == DMA2_Stream0)
  {
    /* Reset interrupt pending bits for DMA2 Stream0 */
    DMA2->LIFCR = DMA_Stream0_IT_MASK;
  }
  else if (DMAy_Streamx == DMA2_Stream1)
 80012c4:	687b      	ldr	r3, [r7, #4]
 80012c6:	4a2e      	ldr	r2, [pc, #184]	; (8001380 <DMA_DeInit+0x18c>)
 80012c8:	4293      	cmp	r3, r2
 80012ca:	d104      	bne.n	80012d6 <DMA_DeInit+0xe2>
  {
    /* Reset interrupt pending bits for DMA2 Stream1 */
    DMA2->LIFCR = DMA_Stream1_IT_MASK;
 80012cc:	4b2b      	ldr	r3, [pc, #172]	; (800137c <DMA_DeInit+0x188>)
 80012ce:	f44f 6274 	mov.w	r2, #3904	; 0xf40
 80012d2:	609a      	str	r2, [r3, #8]
    {
      /* Reset interrupt pending bits for DMA2 Stream7 */
      DMA2->HIFCR = DMA_Stream7_IT_MASK;
    }
  }
}
 80012d4:	e031      	b.n	800133a <DMA_DeInit+0x146>
  else if (DMAy_Streamx == DMA2_Stream1)
  {
    /* Reset interrupt pending bits for DMA2 Stream1 */
    DMA2->LIFCR = DMA_Stream1_IT_MASK;
  }
  else if (DMAy_Streamx == DMA2_Stream2)
 80012d6:	687b      	ldr	r3, [r7, #4]
 80012d8:	4a2a      	ldr	r2, [pc, #168]	; (8001384 <DMA_DeInit+0x190>)
 80012da:	4293      	cmp	r3, r2
 80012dc:	d104      	bne.n	80012e8 <DMA_DeInit+0xf4>
  {
    /* Reset interrupt pending bits for DMA2 Stream2 */
    DMA2->LIFCR = DMA_Stream2_IT_MASK;
 80012de:	4b27      	ldr	r3, [pc, #156]	; (800137c <DMA_DeInit+0x188>)
 80012e0:	f44f 1274 	mov.w	r2, #3997696	; 0x3d0000
 80012e4:	609a      	str	r2, [r3, #8]
    {
      /* Reset interrupt pending bits for DMA2 Stream7 */
      DMA2->HIFCR = DMA_Stream7_IT_MASK;
    }
  }
}
 80012e6:	e028      	b.n	800133a <DMA_DeInit+0x146>
  else if (DMAy_Streamx == DMA2_Stream2)
  {
    /* Reset interrupt pending bits for DMA2 Stream2 */
    DMA2->LIFCR = DMA_Stream2_IT_MASK;
  }
  else if (DMAy_Streamx == DMA2_Stream3)
 80012e8:	687b      	ldr	r3, [r7, #4]
 80012ea:	4a27      	ldr	r2, [pc, #156]	; (8001388 <DMA_DeInit+0x194>)
 80012ec:	4293      	cmp	r3, r2
 80012ee:	d104      	bne.n	80012fa <DMA_DeInit+0x106>
  {
    /* Reset interrupt pending bits for DMA2 Stream3 */
    DMA2->LIFCR = DMA_Stream3_IT_MASK;
 80012f0:	4b22      	ldr	r3, [pc, #136]	; (800137c <DMA_DeInit+0x188>)
 80012f2:	f04f 6274 	mov.w	r2, #255852544	; 0xf400000
 80012f6:	609a      	str	r2, [r3, #8]
    {
      /* Reset interrupt pending bits for DMA2 Stream7 */
      DMA2->HIFCR = DMA_Stream7_IT_MASK;
    }
  }
}
 80012f8:	e01f      	b.n	800133a <DMA_DeInit+0x146>
  else if (DMAy_Streamx == DMA2_Stream3)
  {
    /* Reset interrupt pending bits for DMA2 Stream3 */
    DMA2->LIFCR = DMA_Stream3_IT_MASK;
  }
  else if (DMAy_Streamx == DMA2_Stream4)
 80012fa:	687b      	ldr	r3, [r7, #4]
 80012fc:	4a23      	ldr	r2, [pc, #140]	; (800138c <DMA_DeInit+0x198>)
 80012fe:	4293      	cmp	r3, r2
 8001300:	d103      	bne.n	800130a <DMA_DeInit+0x116>
  {
    /* Reset interrupt pending bits for DMA2 Stream4 */
    DMA2->HIFCR = DMA_Stream4_IT_MASK;
 8001302:	4b1e      	ldr	r3, [pc, #120]	; (800137c <DMA_DeInit+0x188>)
 8001304:	4a16      	ldr	r2, [pc, #88]	; (8001360 <DMA_DeInit+0x16c>)
 8001306:	60da      	str	r2, [r3, #12]
    {
      /* Reset interrupt pending bits for DMA2 Stream7 */
      DMA2->HIFCR = DMA_Stream7_IT_MASK;
    }
  }
}
 8001308:	e017      	b.n	800133a <DMA_DeInit+0x146>
  else if (DMAy_Streamx == DMA2_Stream4)
  {
    /* Reset interrupt pending bits for DMA2 Stream4 */
    DMA2->HIFCR = DMA_Stream4_IT_MASK;
  }
  else if (DMAy_Streamx == DMA2_Stream5)
 800130a:	687b      	ldr	r3, [r7, #4]
 800130c:	4a20      	ldr	r2, [pc, #128]	; (8001390 <DMA_DeInit+0x19c>)
 800130e:	4293      	cmp	r3, r2
 8001310:	d103      	bne.n	800131a <DMA_DeInit+0x126>
  {
    /* Reset interrupt pending bits for DMA2 Stream5 */
    DMA2->HIFCR = DMA_Stream5_IT_MASK;
 8001312:	4b1a      	ldr	r3, [pc, #104]	; (800137c <DMA_DeInit+0x188>)
 8001314:	4a14      	ldr	r2, [pc, #80]	; (8001368 <DMA_DeInit+0x174>)
 8001316:	60da      	str	r2, [r3, #12]
    {
      /* Reset interrupt pending bits for DMA2 Stream7 */
      DMA2->HIFCR = DMA_Stream7_IT_MASK;
    }
  }
}
 8001318:	e00f      	b.n	800133a <DMA_DeInit+0x146>
  else if (DMAy_Streamx == DMA2_Stream5)
  {
    /* Reset interrupt pending bits for DMA2 Stream5 */
    DMA2->HIFCR = DMA_Stream5_IT_MASK;
  }
  else if (DMAy_Streamx == DMA2_Stream6)
 800131a:	687b      	ldr	r3, [r7, #4]
 800131c:	4a1d      	ldr	r2, [pc, #116]	; (8001394 <DMA_DeInit+0x1a0>)
 800131e:	4293      	cmp	r3, r2
 8001320:	d103      	bne.n	800132a <DMA_DeInit+0x136>
  {
    /* Reset interrupt pending bits for DMA2 Stream6 */
    DMA2->HIFCR = DMA_Stream6_IT_MASK;
 8001322:	4b16      	ldr	r3, [pc, #88]	; (800137c <DMA_DeInit+0x188>)
 8001324:	4a12      	ldr	r2, [pc, #72]	; (8001370 <DMA_DeInit+0x17c>)
 8001326:	60da      	str	r2, [r3, #12]
    {
      /* Reset interrupt pending bits for DMA2 Stream7 */
      DMA2->HIFCR = DMA_Stream7_IT_MASK;
    }
  }
}
 8001328:	e007      	b.n	800133a <DMA_DeInit+0x146>
    /* Reset interrupt pending bits for DMA2 Stream6 */
    DMA2->HIFCR = DMA_Stream6_IT_MASK;
  }
  else 
  {
    if (DMAy_Streamx == DMA2_Stream7)
 800132a:	687b      	ldr	r3, [r7, #4]
 800132c:	4a1a      	ldr	r2, [pc, #104]	; (8001398 <DMA_DeInit+0x1a4>)
 800132e:	4293      	cmp	r3, r2
 8001330:	d103      	bne.n	800133a <DMA_DeInit+0x146>
    {
      /* Reset interrupt pending bits for DMA2 Stream7 */
      DMA2->HIFCR = DMA_Stream7_IT_MASK;
 8001332:	4b12      	ldr	r3, [pc, #72]	; (800137c <DMA_DeInit+0x188>)
 8001334:	f04f 523d 	mov.w	r2, #792723456	; 0x2f400000
 8001338:	60da      	str	r2, [r3, #12]
    }
  }
}
 800133a:	bf00      	nop
 800133c:	370c      	adds	r7, #12
 800133e:	46bd      	mov	sp, r7
 8001340:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001344:	4770      	bx	lr
 8001346:	bf00      	nop
 8001348:	40026010 	.word	0x40026010
 800134c:	40026000 	.word	0x40026000
 8001350:	40026028 	.word	0x40026028
 8001354:	40026040 	.word	0x40026040
 8001358:	40026058 	.word	0x40026058
 800135c:	40026070 	.word	0x40026070
 8001360:	2000003d 	.word	0x2000003d
 8001364:	40026088 	.word	0x40026088
 8001368:	20000f40 	.word	0x20000f40
 800136c:	400260a0 	.word	0x400260a0
 8001370:	203d0000 	.word	0x203d0000
 8001374:	400260b8 	.word	0x400260b8
 8001378:	40026410 	.word	0x40026410
 800137c:	40026400 	.word	0x40026400
 8001380:	40026428 	.word	0x40026428
 8001384:	40026440 	.word	0x40026440
 8001388:	40026458 	.word	0x40026458
 800138c:	40026470 	.word	0x40026470
 8001390:	40026488 	.word	0x40026488
 8001394:	400264a0 	.word	0x400264a0
 8001398:	400264b8 	.word	0x400264b8

0800139c <DMA_Init>:
  * @param  DMA_InitStruct: pointer to a DMA_InitTypeDef structure that contains
  *         the configuration information for the specified DMA Stream.  
  * @retval None
  */
void DMA_Init(DMA_Stream_TypeDef* DMAy_Streamx, DMA_InitTypeDef* DMA_InitStruct)
{
 800139c:	b480      	push	{r7}
 800139e:	b085      	sub	sp, #20
 80013a0:	af00      	add	r7, sp, #0
 80013a2:	6078      	str	r0, [r7, #4]
 80013a4:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 80013a6:	2300      	movs	r3, #0
 80013a8:	60fb      	str	r3, [r7, #12]
  assert_param(IS_DMA_MEMORY_BURST(DMA_InitStruct->DMA_MemoryBurst));
  assert_param(IS_DMA_PERIPHERAL_BURST(DMA_InitStruct->DMA_PeripheralBurst));

  /*------------------------- DMAy Streamx CR Configuration ------------------*/
  /* Get the DMAy_Streamx CR value */
  tmpreg = DMAy_Streamx->CR;
 80013aa:	687b      	ldr	r3, [r7, #4]
 80013ac:	681b      	ldr	r3, [r3, #0]
 80013ae:	60fb      	str	r3, [r7, #12]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmpreg &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80013b0:	68fa      	ldr	r2, [r7, #12]
 80013b2:	4b25      	ldr	r3, [pc, #148]	; (8001448 <DMA_Init+0xac>)
 80013b4:	4013      	ands	r3, r2
 80013b6:	60fb      	str	r3, [r7, #12]
  /* Set MSIZE bits according to DMA_MemoryDataSize value */
  /* Set CIRC bit according to DMA_Mode value */
  /* Set PL bits according to DMA_Priority value */
  /* Set MBURST bits according to DMA_MemoryBurst value */
  /* Set PBURST bits according to DMA_PeripheralBurst value */
  tmpreg |= DMA_InitStruct->DMA_Channel | DMA_InitStruct->DMA_DIR |
 80013b8:	683b      	ldr	r3, [r7, #0]
 80013ba:	681a      	ldr	r2, [r3, #0]
 80013bc:	683b      	ldr	r3, [r7, #0]
 80013be:	68db      	ldr	r3, [r3, #12]
 80013c0:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_PeripheralInc | DMA_InitStruct->DMA_MemoryInc |
 80013c2:	683b      	ldr	r3, [r7, #0]
 80013c4:	695b      	ldr	r3, [r3, #20]
  /* Set MSIZE bits according to DMA_MemoryDataSize value */
  /* Set CIRC bit according to DMA_Mode value */
  /* Set PL bits according to DMA_Priority value */
  /* Set MBURST bits according to DMA_MemoryBurst value */
  /* Set PBURST bits according to DMA_PeripheralBurst value */
  tmpreg |= DMA_InitStruct->DMA_Channel | DMA_InitStruct->DMA_DIR |
 80013c6:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_PeripheralInc | DMA_InitStruct->DMA_MemoryInc |
 80013c8:	683b      	ldr	r3, [r7, #0]
 80013ca:	699b      	ldr	r3, [r3, #24]
 80013cc:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_PeripheralDataSize | DMA_InitStruct->DMA_MemoryDataSize |
 80013ce:	683b      	ldr	r3, [r7, #0]
 80013d0:	69db      	ldr	r3, [r3, #28]
  /* Set CIRC bit according to DMA_Mode value */
  /* Set PL bits according to DMA_Priority value */
  /* Set MBURST bits according to DMA_MemoryBurst value */
  /* Set PBURST bits according to DMA_PeripheralBurst value */
  tmpreg |= DMA_InitStruct->DMA_Channel | DMA_InitStruct->DMA_DIR |
            DMA_InitStruct->DMA_PeripheralInc | DMA_InitStruct->DMA_MemoryInc |
 80013d2:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_PeripheralDataSize | DMA_InitStruct->DMA_MemoryDataSize |
 80013d4:	683b      	ldr	r3, [r7, #0]
 80013d6:	6a1b      	ldr	r3, [r3, #32]
 80013d8:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_Mode | DMA_InitStruct->DMA_Priority |
 80013da:	683b      	ldr	r3, [r7, #0]
 80013dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
  /* Set PL bits according to DMA_Priority value */
  /* Set MBURST bits according to DMA_MemoryBurst value */
  /* Set PBURST bits according to DMA_PeripheralBurst value */
  tmpreg |= DMA_InitStruct->DMA_Channel | DMA_InitStruct->DMA_DIR |
            DMA_InitStruct->DMA_PeripheralInc | DMA_InitStruct->DMA_MemoryInc |
            DMA_InitStruct->DMA_PeripheralDataSize | DMA_InitStruct->DMA_MemoryDataSize |
 80013de:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_Mode | DMA_InitStruct->DMA_Priority |
 80013e0:	683b      	ldr	r3, [r7, #0]
 80013e2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80013e4:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_MemoryBurst | DMA_InitStruct->DMA_PeripheralBurst;
 80013e6:	683b      	ldr	r3, [r7, #0]
 80013e8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
  /* Set MBURST bits according to DMA_MemoryBurst value */
  /* Set PBURST bits according to DMA_PeripheralBurst value */
  tmpreg |= DMA_InitStruct->DMA_Channel | DMA_InitStruct->DMA_DIR |
            DMA_InitStruct->DMA_PeripheralInc | DMA_InitStruct->DMA_MemoryInc |
            DMA_InitStruct->DMA_PeripheralDataSize | DMA_InitStruct->DMA_MemoryDataSize |
            DMA_InitStruct->DMA_Mode | DMA_InitStruct->DMA_Priority |
 80013ea:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_MemoryBurst | DMA_InitStruct->DMA_PeripheralBurst;
 80013ec:	683b      	ldr	r3, [r7, #0]
 80013ee:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80013f0:	4313      	orrs	r3, r2
  /* Set MSIZE bits according to DMA_MemoryDataSize value */
  /* Set CIRC bit according to DMA_Mode value */
  /* Set PL bits according to DMA_Priority value */
  /* Set MBURST bits according to DMA_MemoryBurst value */
  /* Set PBURST bits according to DMA_PeripheralBurst value */
  tmpreg |= DMA_InitStruct->DMA_Channel | DMA_InitStruct->DMA_DIR |
 80013f2:	68fa      	ldr	r2, [r7, #12]
 80013f4:	4313      	orrs	r3, r2
 80013f6:	60fb      	str	r3, [r7, #12]
            DMA_InitStruct->DMA_PeripheralDataSize | DMA_InitStruct->DMA_MemoryDataSize |
            DMA_InitStruct->DMA_Mode | DMA_InitStruct->DMA_Priority |
            DMA_InitStruct->DMA_MemoryBurst | DMA_InitStruct->DMA_PeripheralBurst;

  /* Write to DMAy Streamx CR register */
  DMAy_Streamx->CR = tmpreg;
 80013f8:	687b      	ldr	r3, [r7, #4]
 80013fa:	68fa      	ldr	r2, [r7, #12]
 80013fc:	601a      	str	r2, [r3, #0]

  /*------------------------- DMAy Streamx FCR Configuration -----------------*/
  /* Get the DMAy_Streamx FCR value */
  tmpreg = DMAy_Streamx->FCR;
 80013fe:	687b      	ldr	r3, [r7, #4]
 8001400:	695b      	ldr	r3, [r3, #20]
 8001402:	60fb      	str	r3, [r7, #12]

  /* Clear DMDIS and FTH bits */
  tmpreg &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8001404:	68fb      	ldr	r3, [r7, #12]
 8001406:	f023 0307 	bic.w	r3, r3, #7
 800140a:	60fb      	str	r3, [r7, #12]

  /* Configure DMAy Streamx FIFO: 
    Set DMDIS bits according to DMA_FIFOMode value 
    Set FTH bits according to DMA_FIFOThreshold value */
  tmpreg |= DMA_InitStruct->DMA_FIFOMode | DMA_InitStruct->DMA_FIFOThreshold;
 800140c:	683b      	ldr	r3, [r7, #0]
 800140e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001410:	683b      	ldr	r3, [r7, #0]
 8001412:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001414:	4313      	orrs	r3, r2
 8001416:	68fa      	ldr	r2, [r7, #12]
 8001418:	4313      	orrs	r3, r2
 800141a:	60fb      	str	r3, [r7, #12]

  /* Write to DMAy Streamx CR */
  DMAy_Streamx->FCR = tmpreg;
 800141c:	687b      	ldr	r3, [r7, #4]
 800141e:	68fa      	ldr	r2, [r7, #12]
 8001420:	615a      	str	r2, [r3, #20]

  /*------------------------- DMAy Streamx NDTR Configuration ----------------*/
  /* Write to DMAy Streamx NDTR register */
  DMAy_Streamx->NDTR = DMA_InitStruct->DMA_BufferSize;
 8001422:	683b      	ldr	r3, [r7, #0]
 8001424:	691a      	ldr	r2, [r3, #16]
 8001426:	687b      	ldr	r3, [r7, #4]
 8001428:	605a      	str	r2, [r3, #4]

  /*------------------------- DMAy Streamx PAR Configuration -----------------*/
  /* Write to DMAy Streamx PAR */
  DMAy_Streamx->PAR = DMA_InitStruct->DMA_PeripheralBaseAddr;
 800142a:	683b      	ldr	r3, [r7, #0]
 800142c:	685a      	ldr	r2, [r3, #4]
 800142e:	687b      	ldr	r3, [r7, #4]
 8001430:	609a      	str	r2, [r3, #8]

  /*------------------------- DMAy Streamx M0AR Configuration ----------------*/
  /* Write to DMAy Streamx M0AR */
  DMAy_Streamx->M0AR = DMA_InitStruct->DMA_Memory0BaseAddr;
 8001432:	683b      	ldr	r3, [r7, #0]
 8001434:	689a      	ldr	r2, [r3, #8]
 8001436:	687b      	ldr	r3, [r7, #4]
 8001438:	60da      	str	r2, [r3, #12]
}
 800143a:	bf00      	nop
 800143c:	3714      	adds	r7, #20
 800143e:	46bd      	mov	sp, r7
 8001440:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001444:	4770      	bx	lr
 8001446:	bf00      	nop
 8001448:	f01c803f 	.word	0xf01c803f

0800144c <DMA_StructInit>:
  * @param  DMA_InitStruct : pointer to a DMA_InitTypeDef structure which will 
  *         be initialized.
  * @retval None
  */
void DMA_StructInit(DMA_InitTypeDef* DMA_InitStruct)
{
 800144c:	b480      	push	{r7}
 800144e:	b083      	sub	sp, #12
 8001450:	af00      	add	r7, sp, #0
 8001452:	6078      	str	r0, [r7, #4]
  /*-------------- Reset DMA init structure parameters values ----------------*/
  /* Initialize the DMA_Channel member */
  DMA_InitStruct->DMA_Channel = 0;
 8001454:	687b      	ldr	r3, [r7, #4]
 8001456:	2200      	movs	r2, #0
 8001458:	601a      	str	r2, [r3, #0]

  /* Initialize the DMA_PeripheralBaseAddr member */
  DMA_InitStruct->DMA_PeripheralBaseAddr = 0;
 800145a:	687b      	ldr	r3, [r7, #4]
 800145c:	2200      	movs	r2, #0
 800145e:	605a      	str	r2, [r3, #4]

  /* Initialize the DMA_Memory0BaseAddr member */
  DMA_InitStruct->DMA_Memory0BaseAddr = 0;
 8001460:	687b      	ldr	r3, [r7, #4]
 8001462:	2200      	movs	r2, #0
 8001464:	609a      	str	r2, [r3, #8]

  /* Initialize the DMA_DIR member */
  DMA_InitStruct->DMA_DIR = DMA_DIR_PeripheralToMemory;
 8001466:	687b      	ldr	r3, [r7, #4]
 8001468:	2200      	movs	r2, #0
 800146a:	60da      	str	r2, [r3, #12]

  /* Initialize the DMA_BufferSize member */
  DMA_InitStruct->DMA_BufferSize = 0;
 800146c:	687b      	ldr	r3, [r7, #4]
 800146e:	2200      	movs	r2, #0
 8001470:	611a      	str	r2, [r3, #16]

  /* Initialize the DMA_PeripheralInc member */
  DMA_InitStruct->DMA_PeripheralInc = DMA_PeripheralInc_Disable;
 8001472:	687b      	ldr	r3, [r7, #4]
 8001474:	2200      	movs	r2, #0
 8001476:	615a      	str	r2, [r3, #20]

  /* Initialize the DMA_MemoryInc member */
  DMA_InitStruct->DMA_MemoryInc = DMA_MemoryInc_Disable;
 8001478:	687b      	ldr	r3, [r7, #4]
 800147a:	2200      	movs	r2, #0
 800147c:	619a      	str	r2, [r3, #24]

  /* Initialize the DMA_PeripheralDataSize member */
  DMA_InitStruct->DMA_PeripheralDataSize = DMA_PeripheralDataSize_Byte;
 800147e:	687b      	ldr	r3, [r7, #4]
 8001480:	2200      	movs	r2, #0
 8001482:	61da      	str	r2, [r3, #28]

  /* Initialize the DMA_MemoryDataSize member */
  DMA_InitStruct->DMA_MemoryDataSize = DMA_MemoryDataSize_Byte;
 8001484:	687b      	ldr	r3, [r7, #4]
 8001486:	2200      	movs	r2, #0
 8001488:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA_Mode member */
  DMA_InitStruct->DMA_Mode = DMA_Mode_Normal;
 800148a:	687b      	ldr	r3, [r7, #4]
 800148c:	2200      	movs	r2, #0
 800148e:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the DMA_Priority member */
  DMA_InitStruct->DMA_Priority = DMA_Priority_Low;
 8001490:	687b      	ldr	r3, [r7, #4]
 8001492:	2200      	movs	r2, #0
 8001494:	629a      	str	r2, [r3, #40]	; 0x28

  /* Initialize the DMA_FIFOMode member */
  DMA_InitStruct->DMA_FIFOMode = DMA_FIFOMode_Disable;
 8001496:	687b      	ldr	r3, [r7, #4]
 8001498:	2200      	movs	r2, #0
 800149a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Initialize the DMA_FIFOThreshold member */
  DMA_InitStruct->DMA_FIFOThreshold = DMA_FIFOThreshold_1QuarterFull;
 800149c:	687b      	ldr	r3, [r7, #4]
 800149e:	2200      	movs	r2, #0
 80014a0:	631a      	str	r2, [r3, #48]	; 0x30

  /* Initialize the DMA_MemoryBurst member */
  DMA_InitStruct->DMA_MemoryBurst = DMA_MemoryBurst_Single;
 80014a2:	687b      	ldr	r3, [r7, #4]
 80014a4:	2200      	movs	r2, #0
 80014a6:	635a      	str	r2, [r3, #52]	; 0x34

  /* Initialize the DMA_PeripheralBurst member */
  DMA_InitStruct->DMA_PeripheralBurst = DMA_PeripheralBurst_Single;
 80014a8:	687b      	ldr	r3, [r7, #4]
 80014aa:	2200      	movs	r2, #0
 80014ac:	639a      	str	r2, [r3, #56]	; 0x38
}
 80014ae:	bf00      	nop
 80014b0:	370c      	adds	r7, #12
 80014b2:	46bd      	mov	sp, r7
 80014b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014b8:	4770      	bx	lr
 80014ba:	bf00      	nop

080014bc <DMA_Cmd>:
  *        this single data is finished.            
  *    
  * @retval None
  */
void DMA_Cmd(DMA_Stream_TypeDef* DMAy_Streamx, FunctionalState NewState)
{
 80014bc:	b480      	push	{r7}
 80014be:	b083      	sub	sp, #12
 80014c0:	af00      	add	r7, sp, #0
 80014c2:	6078      	str	r0, [r7, #4]
 80014c4:	460b      	mov	r3, r1
 80014c6:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 80014c8:	78fb      	ldrb	r3, [r7, #3]
 80014ca:	2b00      	cmp	r3, #0
 80014cc:	d006      	beq.n	80014dc <DMA_Cmd+0x20>
  {
    /* Enable the selected DMAy Streamx by setting EN bit */
    DMAy_Streamx->CR |= (uint32_t)DMA_SxCR_EN;
 80014ce:	687b      	ldr	r3, [r7, #4]
 80014d0:	681b      	ldr	r3, [r3, #0]
 80014d2:	f043 0201 	orr.w	r2, r3, #1
 80014d6:	687b      	ldr	r3, [r7, #4]
 80014d8:	601a      	str	r2, [r3, #0]
  else
  {
    /* Disable the selected DMAy Streamx by clearing EN bit */
    DMAy_Streamx->CR &= ~(uint32_t)DMA_SxCR_EN;
  }
}
 80014da:	e005      	b.n	80014e8 <DMA_Cmd+0x2c>
    DMAy_Streamx->CR |= (uint32_t)DMA_SxCR_EN;
  }
  else
  {
    /* Disable the selected DMAy Streamx by clearing EN bit */
    DMAy_Streamx->CR &= ~(uint32_t)DMA_SxCR_EN;
 80014dc:	687b      	ldr	r3, [r7, #4]
 80014de:	681b      	ldr	r3, [r3, #0]
 80014e0:	f023 0201 	bic.w	r2, r3, #1
 80014e4:	687b      	ldr	r3, [r7, #4]
 80014e6:	601a      	str	r2, [r3, #0]
  }
}
 80014e8:	bf00      	nop
 80014ea:	370c      	adds	r7, #12
 80014ec:	46bd      	mov	sp, r7
 80014ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014f2:	4770      	bx	lr

080014f4 <DMA_GetCmdStatus>:
  *          of this single data is finished.  
  *      
  * @retval Current state of the DMAy Streamx (ENABLE or DISABLE).
  */
FunctionalState DMA_GetCmdStatus(DMA_Stream_TypeDef* DMAy_Streamx)
{
 80014f4:	b480      	push	{r7}
 80014f6:	b085      	sub	sp, #20
 80014f8:	af00      	add	r7, sp, #0
 80014fa:	6078      	str	r0, [r7, #4]
  FunctionalState state = DISABLE;
 80014fc:	2300      	movs	r3, #0
 80014fe:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));

  if ((DMAy_Streamx->CR & (uint32_t)DMA_SxCR_EN) != 0)
 8001500:	687b      	ldr	r3, [r7, #4]
 8001502:	681b      	ldr	r3, [r3, #0]
 8001504:	f003 0301 	and.w	r3, r3, #1
 8001508:	2b00      	cmp	r3, #0
 800150a:	d002      	beq.n	8001512 <DMA_GetCmdStatus+0x1e>
  {
    /* The selected DMAy Streamx EN bit is set (DMA is still transferring) */
    state = ENABLE;
 800150c:	2301      	movs	r3, #1
 800150e:	73fb      	strb	r3, [r7, #15]
 8001510:	e001      	b.n	8001516 <DMA_GetCmdStatus+0x22>
  }
  else
  {
    /* The selected DMAy Streamx EN bit is cleared (DMA is disabled and 
        all transfers are complete) */
    state = DISABLE;
 8001512:	2300      	movs	r3, #0
 8001514:	73fb      	strb	r3, [r7, #15]
  }
  return state;
 8001516:	7bfb      	ldrb	r3, [r7, #15]
}
 8001518:	4618      	mov	r0, r3
 800151a:	3714      	adds	r7, #20
 800151c:	46bd      	mov	sp, r7
 800151e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001522:	4770      	bx	lr

08001524 <DMA_GetFlagStatus>:
  *            @arg DMA_FLAG_FEIFx:  Streamx FIFO error flag
  *         Where x can be 0 to 7 to select the DMA Stream.
  * @retval The new state of DMA_FLAG (SET or RESET).
  */
FlagStatus DMA_GetFlagStatus(DMA_Stream_TypeDef* DMAy_Streamx, uint32_t DMA_FLAG)
{
 8001524:	b480      	push	{r7}
 8001526:	b087      	sub	sp, #28
 8001528:	af00      	add	r7, sp, #0
 800152a:	6078      	str	r0, [r7, #4]
 800152c:	6039      	str	r1, [r7, #0]
  FlagStatus bitstatus = RESET;
 800152e:	2300      	movs	r3, #0
 8001530:	75fb      	strb	r3, [r7, #23]
  DMA_TypeDef* DMAy;
  uint32_t tmpreg = 0;
 8001532:	2300      	movs	r3, #0
 8001534:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));
  assert_param(IS_DMA_GET_FLAG(DMA_FLAG));

  /* Determine the DMA to which belongs the stream */
  if (DMAy_Streamx < DMA2_Stream0)
 8001536:	687b      	ldr	r3, [r7, #4]
 8001538:	4a15      	ldr	r2, [pc, #84]	; (8001590 <DMA_GetFlagStatus+0x6c>)
 800153a:	4293      	cmp	r3, r2
 800153c:	d802      	bhi.n	8001544 <DMA_GetFlagStatus+0x20>
  {
    /* DMAy_Streamx belongs to DMA1 */
    DMAy = DMA1; 
 800153e:	4b15      	ldr	r3, [pc, #84]	; (8001594 <DMA_GetFlagStatus+0x70>)
 8001540:	613b      	str	r3, [r7, #16]
 8001542:	e001      	b.n	8001548 <DMA_GetFlagStatus+0x24>
  } 
  else 
  {
    /* DMAy_Streamx belongs to DMA2 */
    DMAy = DMA2; 
 8001544:	4b14      	ldr	r3, [pc, #80]	; (8001598 <DMA_GetFlagStatus+0x74>)
 8001546:	613b      	str	r3, [r7, #16]
  }

  /* Check if the flag is in HISR or LISR */
  if ((DMA_FLAG & HIGH_ISR_MASK) != (uint32_t)RESET)
 8001548:	683b      	ldr	r3, [r7, #0]
 800154a:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800154e:	2b00      	cmp	r3, #0
 8001550:	d003      	beq.n	800155a <DMA_GetFlagStatus+0x36>
  {
    /* Get DMAy HISR register value */
    tmpreg = DMAy->HISR;
 8001552:	693b      	ldr	r3, [r7, #16]
 8001554:	685b      	ldr	r3, [r3, #4]
 8001556:	60fb      	str	r3, [r7, #12]
 8001558:	e002      	b.n	8001560 <DMA_GetFlagStatus+0x3c>
  }
  else
  {
    /* Get DMAy LISR register value */
    tmpreg = DMAy->LISR;
 800155a:	693b      	ldr	r3, [r7, #16]
 800155c:	681b      	ldr	r3, [r3, #0]
 800155e:	60fb      	str	r3, [r7, #12]
  }   
 
  /* Mask the reserved bits */
  tmpreg &= (uint32_t)RESERVED_MASK;
 8001560:	68fb      	ldr	r3, [r7, #12]
 8001562:	f023 23f0 	bic.w	r3, r3, #4026593280	; 0xf000f000
 8001566:	f023 1382 	bic.w	r3, r3, #8519810	; 0x820082
 800156a:	60fb      	str	r3, [r7, #12]

  /* Check the status of the specified DMA flag */
  if ((tmpreg & DMA_FLAG) != (uint32_t)RESET)
 800156c:	68fa      	ldr	r2, [r7, #12]
 800156e:	683b      	ldr	r3, [r7, #0]
 8001570:	4013      	ands	r3, r2
 8001572:	2b00      	cmp	r3, #0
 8001574:	d002      	beq.n	800157c <DMA_GetFlagStatus+0x58>
  {
    /* DMA_FLAG is set */
    bitstatus = SET;
 8001576:	2301      	movs	r3, #1
 8001578:	75fb      	strb	r3, [r7, #23]
 800157a:	e001      	b.n	8001580 <DMA_GetFlagStatus+0x5c>
  }
  else
  {
    /* DMA_FLAG is reset */
    bitstatus = RESET;
 800157c:	2300      	movs	r3, #0
 800157e:	75fb      	strb	r3, [r7, #23]
  }

  /* Return the DMA_FLAG status */
  return  bitstatus;
 8001580:	7dfb      	ldrb	r3, [r7, #23]
}
 8001582:	4618      	mov	r0, r3
 8001584:	371c      	adds	r7, #28
 8001586:	46bd      	mov	sp, r7
 8001588:	f85d 7b04 	ldr.w	r7, [sp], #4
 800158c:	4770      	bx	lr
 800158e:	bf00      	nop
 8001590:	4002640f 	.word	0x4002640f
 8001594:	40026000 	.word	0x40026000
 8001598:	40026400 	.word	0x40026400

0800159c <DMA_ClearFlag>:
  *            @arg DMA_FLAG_FEIFx:  Streamx FIFO error flag
  *         Where x can be 0 to 7 to select the DMA Stream.   
  * @retval None
  */
void DMA_ClearFlag(DMA_Stream_TypeDef* DMAy_Streamx, uint32_t DMA_FLAG)
{
 800159c:	b480      	push	{r7}
 800159e:	b085      	sub	sp, #20
 80015a0:	af00      	add	r7, sp, #0
 80015a2:	6078      	str	r0, [r7, #4]
 80015a4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));
  assert_param(IS_DMA_CLEAR_FLAG(DMA_FLAG));

  /* Determine the DMA to which belongs the stream */
  if (DMAy_Streamx < DMA2_Stream0)
 80015a6:	687b      	ldr	r3, [r7, #4]
 80015a8:	4a10      	ldr	r2, [pc, #64]	; (80015ec <DMA_ClearFlag+0x50>)
 80015aa:	4293      	cmp	r3, r2
 80015ac:	d802      	bhi.n	80015b4 <DMA_ClearFlag+0x18>
  {
    /* DMAy_Streamx belongs to DMA1 */
    DMAy = DMA1; 
 80015ae:	4b10      	ldr	r3, [pc, #64]	; (80015f0 <DMA_ClearFlag+0x54>)
 80015b0:	60fb      	str	r3, [r7, #12]
 80015b2:	e001      	b.n	80015b8 <DMA_ClearFlag+0x1c>
  } 
  else 
  {
    /* DMAy_Streamx belongs to DMA2 */
    DMAy = DMA2; 
 80015b4:	4b0f      	ldr	r3, [pc, #60]	; (80015f4 <DMA_ClearFlag+0x58>)
 80015b6:	60fb      	str	r3, [r7, #12]
  }

  /* Check if LIFCR or HIFCR register is targeted */
  if ((DMA_FLAG & HIGH_ISR_MASK) != (uint32_t)RESET)
 80015b8:	683b      	ldr	r3, [r7, #0]
 80015ba:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80015be:	2b00      	cmp	r3, #0
 80015c0:	d007      	beq.n	80015d2 <DMA_ClearFlag+0x36>
  {
    /* Set DMAy HIFCR register clear flag bits */
    DMAy->HIFCR = (uint32_t)(DMA_FLAG & RESERVED_MASK);
 80015c2:	683b      	ldr	r3, [r7, #0]
 80015c4:	f023 23f0 	bic.w	r3, r3, #4026593280	; 0xf000f000
 80015c8:	f023 1382 	bic.w	r3, r3, #8519810	; 0x820082
 80015cc:	68fa      	ldr	r2, [r7, #12]
 80015ce:	60d3      	str	r3, [r2, #12]
  else 
  {
    /* Set DMAy LIFCR register clear flag bits */
    DMAy->LIFCR = (uint32_t)(DMA_FLAG & RESERVED_MASK);
  }    
}
 80015d0:	e006      	b.n	80015e0 <DMA_ClearFlag+0x44>
    DMAy->HIFCR = (uint32_t)(DMA_FLAG & RESERVED_MASK);
  }
  else 
  {
    /* Set DMAy LIFCR register clear flag bits */
    DMAy->LIFCR = (uint32_t)(DMA_FLAG & RESERVED_MASK);
 80015d2:	683b      	ldr	r3, [r7, #0]
 80015d4:	f023 23f0 	bic.w	r3, r3, #4026593280	; 0xf000f000
 80015d8:	f023 1382 	bic.w	r3, r3, #8519810	; 0x820082
 80015dc:	68fa      	ldr	r2, [r7, #12]
 80015de:	6093      	str	r3, [r2, #8]
  }    
}
 80015e0:	bf00      	nop
 80015e2:	3714      	adds	r7, #20
 80015e4:	46bd      	mov	sp, r7
 80015e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015ea:	4770      	bx	lr
 80015ec:	4002640f 	.word	0x4002640f
 80015f0:	40026000 	.word	0x40026000
 80015f4:	40026400 	.word	0x40026400

080015f8 <DMA_ITConfig>:
  * @param  NewState: new state of the specified DMA interrupts.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void DMA_ITConfig(DMA_Stream_TypeDef* DMAy_Streamx, uint32_t DMA_IT, FunctionalState NewState)
{
 80015f8:	b480      	push	{r7}
 80015fa:	b085      	sub	sp, #20
 80015fc:	af00      	add	r7, sp, #0
 80015fe:	60f8      	str	r0, [r7, #12]
 8001600:	60b9      	str	r1, [r7, #8]
 8001602:	4613      	mov	r3, r2
 8001604:	71fb      	strb	r3, [r7, #7]
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));
  assert_param(IS_DMA_CONFIG_IT(DMA_IT));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  /* Check if the DMA_IT parameter contains a FIFO interrupt */
  if ((DMA_IT & DMA_IT_FE) != 0)
 8001606:	68bb      	ldr	r3, [r7, #8]
 8001608:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800160c:	2b00      	cmp	r3, #0
 800160e:	d00f      	beq.n	8001630 <DMA_ITConfig+0x38>
  {
    if (NewState != DISABLE)
 8001610:	79fb      	ldrb	r3, [r7, #7]
 8001612:	2b00      	cmp	r3, #0
 8001614:	d006      	beq.n	8001624 <DMA_ITConfig+0x2c>
    {
      /* Enable the selected DMA FIFO interrupts */
      DMAy_Streamx->FCR |= (uint32_t)DMA_IT_FE;
 8001616:	68fb      	ldr	r3, [r7, #12]
 8001618:	695b      	ldr	r3, [r3, #20]
 800161a:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 800161e:	68fb      	ldr	r3, [r7, #12]
 8001620:	615a      	str	r2, [r3, #20]
 8001622:	e005      	b.n	8001630 <DMA_ITConfig+0x38>
    }    
    else 
    {
      /* Disable the selected DMA FIFO interrupts */
      DMAy_Streamx->FCR &= ~(uint32_t)DMA_IT_FE;  
 8001624:	68fb      	ldr	r3, [r7, #12]
 8001626:	695b      	ldr	r3, [r3, #20]
 8001628:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800162c:	68fb      	ldr	r3, [r7, #12]
 800162e:	615a      	str	r2, [r3, #20]
    }
  }

  /* Check if the DMA_IT parameter contains a Transfer interrupt */
  if (DMA_IT != DMA_IT_FE)
 8001630:	68bb      	ldr	r3, [r7, #8]
 8001632:	2b80      	cmp	r3, #128	; 0x80
 8001634:	d014      	beq.n	8001660 <DMA_ITConfig+0x68>
  {
    if (NewState != DISABLE)
 8001636:	79fb      	ldrb	r3, [r7, #7]
 8001638:	2b00      	cmp	r3, #0
 800163a:	d008      	beq.n	800164e <DMA_ITConfig+0x56>
    {
      /* Enable the selected DMA transfer interrupts */
      DMAy_Streamx->CR |= (uint32_t)(DMA_IT  & TRANSFER_IT_ENABLE_MASK);
 800163c:	68fb      	ldr	r3, [r7, #12]
 800163e:	681a      	ldr	r2, [r3, #0]
 8001640:	68bb      	ldr	r3, [r7, #8]
 8001642:	f003 031e 	and.w	r3, r3, #30
 8001646:	431a      	orrs	r2, r3
 8001648:	68fb      	ldr	r3, [r7, #12]
 800164a:	601a      	str	r2, [r3, #0]
    {
      /* Disable the selected DMA transfer interrupts */
      DMAy_Streamx->CR &= ~(uint32_t)(DMA_IT & TRANSFER_IT_ENABLE_MASK);
    }    
  }
}
 800164c:	e008      	b.n	8001660 <DMA_ITConfig+0x68>
      DMAy_Streamx->CR |= (uint32_t)(DMA_IT  & TRANSFER_IT_ENABLE_MASK);
    }
    else
    {
      /* Disable the selected DMA transfer interrupts */
      DMAy_Streamx->CR &= ~(uint32_t)(DMA_IT & TRANSFER_IT_ENABLE_MASK);
 800164e:	68fb      	ldr	r3, [r7, #12]
 8001650:	681a      	ldr	r2, [r3, #0]
 8001652:	68bb      	ldr	r3, [r7, #8]
 8001654:	f003 031e 	and.w	r3, r3, #30
 8001658:	43db      	mvns	r3, r3
 800165a:	401a      	ands	r2, r3
 800165c:	68fb      	ldr	r3, [r7, #12]
 800165e:	601a      	str	r2, [r3, #0]
    }    
  }
}
 8001660:	bf00      	nop
 8001662:	3714      	adds	r7, #20
 8001664:	46bd      	mov	sp, r7
 8001666:	f85d 7b04 	ldr.w	r7, [sp], #4
 800166a:	4770      	bx	lr

0800166c <DMA_GetITStatus>:
  *            @arg DMA_IT_FEIFx:  Streamx FIFO error interrupt
  *         Where x can be 0 to 7 to select the DMA Stream.
  * @retval The new state of DMA_IT (SET or RESET).
  */
ITStatus DMA_GetITStatus(DMA_Stream_TypeDef* DMAy_Streamx, uint32_t DMA_IT)
{
 800166c:	b480      	push	{r7}
 800166e:	b087      	sub	sp, #28
 8001670:	af00      	add	r7, sp, #0
 8001672:	6078      	str	r0, [r7, #4]
 8001674:	6039      	str	r1, [r7, #0]
  ITStatus bitstatus = RESET;
 8001676:	2300      	movs	r3, #0
 8001678:	75fb      	strb	r3, [r7, #23]
  DMA_TypeDef* DMAy;
  uint32_t tmpreg = 0, enablestatus = 0;
 800167a:	2300      	movs	r3, #0
 800167c:	60fb      	str	r3, [r7, #12]
 800167e:	2300      	movs	r3, #0
 8001680:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));
  assert_param(IS_DMA_GET_IT(DMA_IT));
 
  /* Determine the DMA to which belongs the stream */
  if (DMAy_Streamx < DMA2_Stream0)
 8001682:	687b      	ldr	r3, [r7, #4]
 8001684:	4a22      	ldr	r2, [pc, #136]	; (8001710 <DMA_GetITStatus+0xa4>)
 8001686:	4293      	cmp	r3, r2
 8001688:	d802      	bhi.n	8001690 <DMA_GetITStatus+0x24>
  {
    /* DMAy_Streamx belongs to DMA1 */
    DMAy = DMA1; 
 800168a:	4b22      	ldr	r3, [pc, #136]	; (8001714 <DMA_GetITStatus+0xa8>)
 800168c:	613b      	str	r3, [r7, #16]
 800168e:	e001      	b.n	8001694 <DMA_GetITStatus+0x28>
  } 
  else 
  {
    /* DMAy_Streamx belongs to DMA2 */
    DMAy = DMA2; 
 8001690:	4b21      	ldr	r3, [pc, #132]	; (8001718 <DMA_GetITStatus+0xac>)
 8001692:	613b      	str	r3, [r7, #16]
  }

  /* Check if the interrupt enable bit is in the CR or FCR register */
  if ((DMA_IT & TRANSFER_IT_MASK) != (uint32_t)RESET)
 8001694:	683b      	ldr	r3, [r7, #0]
 8001696:	f023 23f0 	bic.w	r3, r3, #4026593280	; 0xf000f000
 800169a:	f023 13c3 	bic.w	r3, r3, #12779715	; 0xc300c3
 800169e:	2b00      	cmp	r3, #0
 80016a0:	d00a      	beq.n	80016b8 <DMA_GetITStatus+0x4c>
  {
    /* Get the interrupt enable position mask in CR register */
    tmpreg = (uint32_t)((DMA_IT >> 11) & TRANSFER_IT_ENABLE_MASK);   
 80016a2:	683b      	ldr	r3, [r7, #0]
 80016a4:	0adb      	lsrs	r3, r3, #11
 80016a6:	f003 031e 	and.w	r3, r3, #30
 80016aa:	60fb      	str	r3, [r7, #12]
    
    /* Check the enable bit in CR register */
    enablestatus = (uint32_t)(DMAy_Streamx->CR & tmpreg);
 80016ac:	687b      	ldr	r3, [r7, #4]
 80016ae:	681a      	ldr	r2, [r3, #0]
 80016b0:	68fb      	ldr	r3, [r7, #12]
 80016b2:	4013      	ands	r3, r2
 80016b4:	60bb      	str	r3, [r7, #8]
 80016b6:	e004      	b.n	80016c2 <DMA_GetITStatus+0x56>
  }
  else 
  {
    /* Check the enable bit in FCR register */
    enablestatus = (uint32_t)(DMAy_Streamx->FCR & DMA_IT_FE); 
 80016b8:	687b      	ldr	r3, [r7, #4]
 80016ba:	695b      	ldr	r3, [r3, #20]
 80016bc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80016c0:	60bb      	str	r3, [r7, #8]
  }
 
  /* Check if the interrupt pending flag is in LISR or HISR */
  if ((DMA_IT & HIGH_ISR_MASK) != (uint32_t)RESET)
 80016c2:	683b      	ldr	r3, [r7, #0]
 80016c4:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80016c8:	2b00      	cmp	r3, #0
 80016ca:	d003      	beq.n	80016d4 <DMA_GetITStatus+0x68>
  {
    /* Get DMAy HISR register value */
    tmpreg = DMAy->HISR ;
 80016cc:	693b      	ldr	r3, [r7, #16]
 80016ce:	685b      	ldr	r3, [r3, #4]
 80016d0:	60fb      	str	r3, [r7, #12]
 80016d2:	e002      	b.n	80016da <DMA_GetITStatus+0x6e>
  }
  else
  {
    /* Get DMAy LISR register value */
    tmpreg = DMAy->LISR ;
 80016d4:	693b      	ldr	r3, [r7, #16]
 80016d6:	681b      	ldr	r3, [r3, #0]
 80016d8:	60fb      	str	r3, [r7, #12]
  } 

  /* mask all reserved bits */
  tmpreg &= (uint32_t)RESERVED_MASK;
 80016da:	68fb      	ldr	r3, [r7, #12]
 80016dc:	f023 23f0 	bic.w	r3, r3, #4026593280	; 0xf000f000
 80016e0:	f023 1382 	bic.w	r3, r3, #8519810	; 0x820082
 80016e4:	60fb      	str	r3, [r7, #12]

  /* Check the status of the specified DMA interrupt */
  if (((tmpreg & DMA_IT) != (uint32_t)RESET) && (enablestatus != (uint32_t)RESET))
 80016e6:	68fa      	ldr	r2, [r7, #12]
 80016e8:	683b      	ldr	r3, [r7, #0]
 80016ea:	4013      	ands	r3, r2
 80016ec:	2b00      	cmp	r3, #0
 80016ee:	d005      	beq.n	80016fc <DMA_GetITStatus+0x90>
 80016f0:	68bb      	ldr	r3, [r7, #8]
 80016f2:	2b00      	cmp	r3, #0
 80016f4:	d002      	beq.n	80016fc <DMA_GetITStatus+0x90>
  {
    /* DMA_IT is set */
    bitstatus = SET;
 80016f6:	2301      	movs	r3, #1
 80016f8:	75fb      	strb	r3, [r7, #23]
 80016fa:	e001      	b.n	8001700 <DMA_GetITStatus+0x94>
  }
  else
  {
    /* DMA_IT is reset */
    bitstatus = RESET;
 80016fc:	2300      	movs	r3, #0
 80016fe:	75fb      	strb	r3, [r7, #23]
  }

  /* Return the DMA_IT status */
  return  bitstatus;
 8001700:	7dfb      	ldrb	r3, [r7, #23]
}
 8001702:	4618      	mov	r0, r3
 8001704:	371c      	adds	r7, #28
 8001706:	46bd      	mov	sp, r7
 8001708:	f85d 7b04 	ldr.w	r7, [sp], #4
 800170c:	4770      	bx	lr
 800170e:	bf00      	nop
 8001710:	4002640f 	.word	0x4002640f
 8001714:	40026000 	.word	0x40026000
 8001718:	40026400 	.word	0x40026400

0800171c <DMA_ClearITPendingBit>:
  *            @arg DMA_IT_FEIFx:  Streamx FIFO error interrupt
  *         Where x can be 0 to 7 to select the DMA Stream.
  * @retval None
  */
void DMA_ClearITPendingBit(DMA_Stream_TypeDef* DMAy_Streamx, uint32_t DMA_IT)
{
 800171c:	b480      	push	{r7}
 800171e:	b085      	sub	sp, #20
 8001720:	af00      	add	r7, sp, #0
 8001722:	6078      	str	r0, [r7, #4]
 8001724:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));
  assert_param(IS_DMA_CLEAR_IT(DMA_IT));

  /* Determine the DMA to which belongs the stream */
  if (DMAy_Streamx < DMA2_Stream0)
 8001726:	687b      	ldr	r3, [r7, #4]
 8001728:	4a10      	ldr	r2, [pc, #64]	; (800176c <DMA_ClearITPendingBit+0x50>)
 800172a:	4293      	cmp	r3, r2
 800172c:	d802      	bhi.n	8001734 <DMA_ClearITPendingBit+0x18>
  {
    /* DMAy_Streamx belongs to DMA1 */
    DMAy = DMA1; 
 800172e:	4b10      	ldr	r3, [pc, #64]	; (8001770 <DMA_ClearITPendingBit+0x54>)
 8001730:	60fb      	str	r3, [r7, #12]
 8001732:	e001      	b.n	8001738 <DMA_ClearITPendingBit+0x1c>
  } 
  else 
  {
    /* DMAy_Streamx belongs to DMA2 */
    DMAy = DMA2; 
 8001734:	4b0f      	ldr	r3, [pc, #60]	; (8001774 <DMA_ClearITPendingBit+0x58>)
 8001736:	60fb      	str	r3, [r7, #12]
  }

  /* Check if LIFCR or HIFCR register is targeted */
  if ((DMA_IT & HIGH_ISR_MASK) != (uint32_t)RESET)
 8001738:	683b      	ldr	r3, [r7, #0]
 800173a:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800173e:	2b00      	cmp	r3, #0
 8001740:	d007      	beq.n	8001752 <DMA_ClearITPendingBit+0x36>
  {
    /* Set DMAy HIFCR register clear interrupt bits */
    DMAy->HIFCR = (uint32_t)(DMA_IT & RESERVED_MASK);
 8001742:	683b      	ldr	r3, [r7, #0]
 8001744:	f023 23f0 	bic.w	r3, r3, #4026593280	; 0xf000f000
 8001748:	f023 1382 	bic.w	r3, r3, #8519810	; 0x820082
 800174c:	68fa      	ldr	r2, [r7, #12]
 800174e:	60d3      	str	r3, [r2, #12]
  else 
  {
    /* Set DMAy LIFCR register clear interrupt bits */
    DMAy->LIFCR = (uint32_t)(DMA_IT & RESERVED_MASK);
  }   
}
 8001750:	e006      	b.n	8001760 <DMA_ClearITPendingBit+0x44>
    DMAy->HIFCR = (uint32_t)(DMA_IT & RESERVED_MASK);
  }
  else 
  {
    /* Set DMAy LIFCR register clear interrupt bits */
    DMAy->LIFCR = (uint32_t)(DMA_IT & RESERVED_MASK);
 8001752:	683b      	ldr	r3, [r7, #0]
 8001754:	f023 23f0 	bic.w	r3, r3, #4026593280	; 0xf000f000
 8001758:	f023 1382 	bic.w	r3, r3, #8519810	; 0x820082
 800175c:	68fa      	ldr	r2, [r7, #12]
 800175e:	6093      	str	r3, [r2, #8]
  }   
}
 8001760:	bf00      	nop
 8001762:	3714      	adds	r7, #20
 8001764:	46bd      	mov	sp, r7
 8001766:	f85d 7b04 	ldr.w	r7, [sp], #4
 800176a:	4770      	bx	lr
 800176c:	4002640f 	.word	0x4002640f
 8001770:	40026000 	.word	0x40026000
 8001774:	40026400 	.word	0x40026400

08001778 <DAC_DeInit>:
  * @brief  Deinitializes the DAC peripheral registers to their default reset values.
  * @param  None
  * @retval None
  */
void DAC_DeInit(void)
{
 8001778:	b580      	push	{r7, lr}
 800177a:	af00      	add	r7, sp, #0
  /* Enable DAC reset state */
  RCC_APB1PeriphResetCmd(RCC_APB1Periph_DAC, ENABLE);
 800177c:	2101      	movs	r1, #1
 800177e:	f04f 5000 	mov.w	r0, #536870912	; 0x20000000
 8001782:	f7ff fc4f 	bl	8001024 <RCC_APB1PeriphResetCmd>
  /* Release DAC from reset state */
  RCC_APB1PeriphResetCmd(RCC_APB1Periph_DAC, DISABLE);
 8001786:	2100      	movs	r1, #0
 8001788:	f04f 5000 	mov.w	r0, #536870912	; 0x20000000
 800178c:	f7ff fc4a 	bl	8001024 <RCC_APB1PeriphResetCmd>
}
 8001790:	bf00      	nop
 8001792:	bd80      	pop	{r7, pc}

08001794 <DAC_Init>:
  * @param  DAC_InitStruct: pointer to a DAC_InitTypeDef structure that contains
  *         the configuration information for the  specified DAC channel.
  * @retval None
  */
void DAC_Init(uint32_t DAC_Channel, DAC_InitTypeDef* DAC_InitStruct)
{
 8001794:	b480      	push	{r7}
 8001796:	b085      	sub	sp, #20
 8001798:	af00      	add	r7, sp, #0
 800179a:	6078      	str	r0, [r7, #4]
 800179c:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1 = 0, tmpreg2 = 0;
 800179e:	2300      	movs	r3, #0
 80017a0:	60fb      	str	r3, [r7, #12]
 80017a2:	2300      	movs	r3, #0
 80017a4:	60bb      	str	r3, [r7, #8]
  assert_param(IS_DAC_LFSR_UNMASK_TRIANGLE_AMPLITUDE(DAC_InitStruct->DAC_LFSRUnmask_TriangleAmplitude));
  assert_param(IS_DAC_OUTPUT_BUFFER_STATE(DAC_InitStruct->DAC_OutputBuffer));

/*---------------------------- DAC CR Configuration --------------------------*/
  /* Get the DAC CR value */
  tmpreg1 = DAC->CR;
 80017a6:	4b14      	ldr	r3, [pc, #80]	; (80017f8 <DAC_Init+0x64>)
 80017a8:	681b      	ldr	r3, [r3, #0]
 80017aa:	60fb      	str	r3, [r7, #12]
  /* Clear BOFFx, TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(CR_CLEAR_MASK << DAC_Channel);
 80017ac:	f640 72fe 	movw	r2, #4094	; 0xffe
 80017b0:	687b      	ldr	r3, [r7, #4]
 80017b2:	fa02 f303 	lsl.w	r3, r2, r3
 80017b6:	43db      	mvns	r3, r3
 80017b8:	68fa      	ldr	r2, [r7, #12]
 80017ba:	4013      	ands	r3, r2
 80017bc:	60fb      	str	r3, [r7, #12]
     wave generation, mask/amplitude for wave generation */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  /* Set WAVEx bits according to DAC_WaveGeneration value */
  /* Set MAMPx bits according to DAC_LFSRUnmask_TriangleAmplitude value */ 
  /* Set BOFFx bit according to DAC_OutputBuffer value */   
  tmpreg2 = (DAC_InitStruct->DAC_Trigger | DAC_InitStruct->DAC_WaveGeneration |
 80017be:	683b      	ldr	r3, [r7, #0]
 80017c0:	681a      	ldr	r2, [r3, #0]
 80017c2:	683b      	ldr	r3, [r7, #0]
 80017c4:	685b      	ldr	r3, [r3, #4]
 80017c6:	431a      	orrs	r2, r3
             DAC_InitStruct->DAC_LFSRUnmask_TriangleAmplitude | \
 80017c8:	683b      	ldr	r3, [r7, #0]
 80017ca:	689b      	ldr	r3, [r3, #8]
     wave generation, mask/amplitude for wave generation */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  /* Set WAVEx bits according to DAC_WaveGeneration value */
  /* Set MAMPx bits according to DAC_LFSRUnmask_TriangleAmplitude value */ 
  /* Set BOFFx bit according to DAC_OutputBuffer value */   
  tmpreg2 = (DAC_InitStruct->DAC_Trigger | DAC_InitStruct->DAC_WaveGeneration |
 80017cc:	431a      	orrs	r2, r3
             DAC_InitStruct->DAC_LFSRUnmask_TriangleAmplitude | \
             DAC_InitStruct->DAC_OutputBuffer);
 80017ce:	683b      	ldr	r3, [r7, #0]
 80017d0:	68db      	ldr	r3, [r3, #12]
     wave generation, mask/amplitude for wave generation */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  /* Set WAVEx bits according to DAC_WaveGeneration value */
  /* Set MAMPx bits according to DAC_LFSRUnmask_TriangleAmplitude value */ 
  /* Set BOFFx bit according to DAC_OutputBuffer value */   
  tmpreg2 = (DAC_InitStruct->DAC_Trigger | DAC_InitStruct->DAC_WaveGeneration |
 80017d2:	4313      	orrs	r3, r2
 80017d4:	60bb      	str	r3, [r7, #8]
             DAC_InitStruct->DAC_LFSRUnmask_TriangleAmplitude | \
             DAC_InitStruct->DAC_OutputBuffer);
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << DAC_Channel;
 80017d6:	68ba      	ldr	r2, [r7, #8]
 80017d8:	687b      	ldr	r3, [r7, #4]
 80017da:	fa02 f303 	lsl.w	r3, r2, r3
 80017de:	68fa      	ldr	r2, [r7, #12]
 80017e0:	4313      	orrs	r3, r2
 80017e2:	60fb      	str	r3, [r7, #12]
  /* Write to DAC CR */
  DAC->CR = tmpreg1;
 80017e4:	4a04      	ldr	r2, [pc, #16]	; (80017f8 <DAC_Init+0x64>)
 80017e6:	68fb      	ldr	r3, [r7, #12]
 80017e8:	6013      	str	r3, [r2, #0]
}
 80017ea:	bf00      	nop
 80017ec:	3714      	adds	r7, #20
 80017ee:	46bd      	mov	sp, r7
 80017f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017f4:	4770      	bx	lr
 80017f6:	bf00      	nop
 80017f8:	40007400 	.word	0x40007400

080017fc <DAC_Cmd>:
  *          This parameter can be: ENABLE or DISABLE.
  * @note   When the DAC channel is enabled the trigger source can no more be modified.
  * @retval None
  */
void DAC_Cmd(uint32_t DAC_Channel, FunctionalState NewState)
{
 80017fc:	b480      	push	{r7}
 80017fe:	b083      	sub	sp, #12
 8001800:	af00      	add	r7, sp, #0
 8001802:	6078      	str	r0, [r7, #4]
 8001804:	460b      	mov	r3, r1
 8001806:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(DAC_Channel));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8001808:	78fb      	ldrb	r3, [r7, #3]
 800180a:	2b00      	cmp	r3, #0
 800180c:	d009      	beq.n	8001822 <DAC_Cmd+0x26>
  {
    /* Enable the selected DAC channel */
    DAC->CR |= (DAC_CR_EN1 << DAC_Channel);
 800180e:	490d      	ldr	r1, [pc, #52]	; (8001844 <DAC_Cmd+0x48>)
 8001810:	4b0c      	ldr	r3, [pc, #48]	; (8001844 <DAC_Cmd+0x48>)
 8001812:	681a      	ldr	r2, [r3, #0]
 8001814:	2001      	movs	r0, #1
 8001816:	687b      	ldr	r3, [r7, #4]
 8001818:	fa00 f303 	lsl.w	r3, r0, r3
 800181c:	4313      	orrs	r3, r2
 800181e:	600b      	str	r3, [r1, #0]
  else
  {
    /* Disable the selected DAC channel */
    DAC->CR &= (~(DAC_CR_EN1 << DAC_Channel));
  }
}
 8001820:	e009      	b.n	8001836 <DAC_Cmd+0x3a>
    DAC->CR |= (DAC_CR_EN1 << DAC_Channel);
  }
  else
  {
    /* Disable the selected DAC channel */
    DAC->CR &= (~(DAC_CR_EN1 << DAC_Channel));
 8001822:	4908      	ldr	r1, [pc, #32]	; (8001844 <DAC_Cmd+0x48>)
 8001824:	4b07      	ldr	r3, [pc, #28]	; (8001844 <DAC_Cmd+0x48>)
 8001826:	681a      	ldr	r2, [r3, #0]
 8001828:	2001      	movs	r0, #1
 800182a:	687b      	ldr	r3, [r7, #4]
 800182c:	fa00 f303 	lsl.w	r3, r0, r3
 8001830:	43db      	mvns	r3, r3
 8001832:	4013      	ands	r3, r2
 8001834:	600b      	str	r3, [r1, #0]
  }
}
 8001836:	bf00      	nop
 8001838:	370c      	adds	r7, #12
 800183a:	46bd      	mov	sp, r7
 800183c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001840:	4770      	bx	lr
 8001842:	bf00      	nop
 8001844:	40007400 	.word	0x40007400

08001848 <DAC_SetChannel1Data>:
  *            @arg DAC_Align_12b_R: 12bit right data alignment selected
  * @param  Data: Data to be loaded in the selected data holding register.
  * @retval None
  */
void DAC_SetChannel1Data(uint32_t DAC_Align, uint16_t Data)
{  
 8001848:	b480      	push	{r7}
 800184a:	b085      	sub	sp, #20
 800184c:	af00      	add	r7, sp, #0
 800184e:	6078      	str	r0, [r7, #4]
 8001850:	460b      	mov	r3, r1
 8001852:	807b      	strh	r3, [r7, #2]
  __IO uint32_t tmp = 0;
 8001854:	2300      	movs	r3, #0
 8001856:	60fb      	str	r3, [r7, #12]
  
  /* Check the parameters */
  assert_param(IS_DAC_ALIGN(DAC_Align));
  assert_param(IS_DAC_DATA(Data));
  
  tmp = (uint32_t)DAC_BASE; 
 8001858:	4b08      	ldr	r3, [pc, #32]	; (800187c <DAC_SetChannel1Data+0x34>)
 800185a:	60fb      	str	r3, [r7, #12]
  tmp += DHR12R1_OFFSET + DAC_Align;
 800185c:	68fa      	ldr	r2, [r7, #12]
 800185e:	687b      	ldr	r3, [r7, #4]
 8001860:	4413      	add	r3, r2
 8001862:	3308      	adds	r3, #8
 8001864:	60fb      	str	r3, [r7, #12]

  /* Set the DAC channel1 selected data holding register */
  *(__IO uint32_t *) tmp = Data;
 8001866:	68fb      	ldr	r3, [r7, #12]
 8001868:	461a      	mov	r2, r3
 800186a:	887b      	ldrh	r3, [r7, #2]
 800186c:	6013      	str	r3, [r2, #0]
}
 800186e:	bf00      	nop
 8001870:	3714      	adds	r7, #20
 8001872:	46bd      	mov	sp, r7
 8001874:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001878:	4770      	bx	lr
 800187a:	bf00      	nop
 800187c:	40007400 	.word	0x40007400

08001880 <DAC_DMACmd>:
  * @note   The DAC channel2 is mapped on DMA1 Stream 6 channel7 which must be
  *          already configured.    
  * @retval None
  */
void DAC_DMACmd(uint32_t DAC_Channel, FunctionalState NewState)
{
 8001880:	b480      	push	{r7}
 8001882:	b083      	sub	sp, #12
 8001884:	af00      	add	r7, sp, #0
 8001886:	6078      	str	r0, [r7, #4]
 8001888:	460b      	mov	r3, r1
 800188a:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(DAC_Channel));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 800188c:	78fb      	ldrb	r3, [r7, #3]
 800188e:	2b00      	cmp	r3, #0
 8001890:	d00a      	beq.n	80018a8 <DAC_DMACmd+0x28>
  {
    /* Enable the selected DAC channel DMA request */
    DAC->CR |= (DAC_CR_DMAEN1 << DAC_Channel);
 8001892:	490e      	ldr	r1, [pc, #56]	; (80018cc <DAC_DMACmd+0x4c>)
 8001894:	4b0d      	ldr	r3, [pc, #52]	; (80018cc <DAC_DMACmd+0x4c>)
 8001896:	681a      	ldr	r2, [r3, #0]
 8001898:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 800189c:	687b      	ldr	r3, [r7, #4]
 800189e:	fa00 f303 	lsl.w	r3, r0, r3
 80018a2:	4313      	orrs	r3, r2
 80018a4:	600b      	str	r3, [r1, #0]
  else
  {
    /* Disable the selected DAC channel DMA request */
    DAC->CR &= (~(DAC_CR_DMAEN1 << DAC_Channel));
  }
}
 80018a6:	e00a      	b.n	80018be <DAC_DMACmd+0x3e>
    DAC->CR |= (DAC_CR_DMAEN1 << DAC_Channel);
  }
  else
  {
    /* Disable the selected DAC channel DMA request */
    DAC->CR &= (~(DAC_CR_DMAEN1 << DAC_Channel));
 80018a8:	4908      	ldr	r1, [pc, #32]	; (80018cc <DAC_DMACmd+0x4c>)
 80018aa:	4b08      	ldr	r3, [pc, #32]	; (80018cc <DAC_DMACmd+0x4c>)
 80018ac:	681a      	ldr	r2, [r3, #0]
 80018ae:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 80018b2:	687b      	ldr	r3, [r7, #4]
 80018b4:	fa00 f303 	lsl.w	r3, r0, r3
 80018b8:	43db      	mvns	r3, r3
 80018ba:	4013      	ands	r3, r2
 80018bc:	600b      	str	r3, [r1, #0]
  }
}
 80018be:	bf00      	nop
 80018c0:	370c      	adds	r7, #12
 80018c2:	46bd      	mov	sp, r7
 80018c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018c8:	4770      	bx	lr
 80018ca:	bf00      	nop
 80018cc:	40007400 	.word	0x40007400

080018d0 <ADC_DeInit>:
  *         values.
  * @param  None
  * @retval None
  */
void ADC_DeInit(void)
{
 80018d0:	b580      	push	{r7, lr}
 80018d2:	af00      	add	r7, sp, #0
  /* Enable all ADCs reset state */
  RCC_APB2PeriphResetCmd(RCC_APB2Periph_ADC, ENABLE);
 80018d4:	2101      	movs	r1, #1
 80018d6:	f44f 7080 	mov.w	r0, #256	; 0x100
 80018da:	f7ff fbc3 	bl	8001064 <RCC_APB2PeriphResetCmd>
  
  /* Release all ADCs from reset state */
  RCC_APB2PeriphResetCmd(RCC_APB2Periph_ADC, DISABLE);
 80018de:	2100      	movs	r1, #0
 80018e0:	f44f 7080 	mov.w	r0, #256	; 0x100
 80018e4:	f7ff fbbe 	bl	8001064 <RCC_APB2PeriphResetCmd>
}
 80018e8:	bf00      	nop
 80018ea:	bd80      	pop	{r7, pc}

080018ec <ADC_Init>:
  * @param  ADC_InitStruct: pointer to an ADC_InitTypeDef structure that contains
  *         the configuration information for the specified ADC peripheral.
  * @retval None
  */
void ADC_Init(ADC_TypeDef* ADCx, ADC_InitTypeDef* ADC_InitStruct)
{
 80018ec:	b480      	push	{r7}
 80018ee:	b085      	sub	sp, #20
 80018f0:	af00      	add	r7, sp, #0
 80018f2:	6078      	str	r0, [r7, #4]
 80018f4:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1 = 0;
 80018f6:	2300      	movs	r3, #0
 80018f8:	60fb      	str	r3, [r7, #12]
  uint8_t tmpreg2 = 0;
 80018fa:	2300      	movs	r3, #0
 80018fc:	72fb      	strb	r3, [r7, #11]
  assert_param(IS_ADC_DATA_ALIGN(ADC_InitStruct->ADC_DataAlign)); 
  assert_param(IS_ADC_REGULAR_LENGTH(ADC_InitStruct->ADC_NbrOfConversion));
  
  /*---------------------------- ADCx CR1 Configuration -----------------*/
  /* Get the ADCx CR1 value */
  tmpreg1 = ADCx->CR1;
 80018fe:	687b      	ldr	r3, [r7, #4]
 8001900:	685b      	ldr	r3, [r3, #4]
 8001902:	60fb      	str	r3, [r7, #12]
  
  /* Clear RES and SCAN bits */
  tmpreg1 &= CR1_CLEAR_MASK;
 8001904:	68fb      	ldr	r3, [r7, #12]
 8001906:	f023 7340 	bic.w	r3, r3, #50331648	; 0x3000000
 800190a:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800190e:	60fb      	str	r3, [r7, #12]
  
  /* Configure ADCx: scan conversion mode and resolution */
  /* Set SCAN bit according to ADC_ScanConvMode value */
  /* Set RES bit according to ADC_Resolution value */ 
  tmpreg1 |= (uint32_t)(((uint32_t)ADC_InitStruct->ADC_ScanConvMode << 8) | \
 8001910:	683b      	ldr	r3, [r7, #0]
 8001912:	791b      	ldrb	r3, [r3, #4]
 8001914:	021a      	lsls	r2, r3, #8
                                   ADC_InitStruct->ADC_Resolution);
 8001916:	683b      	ldr	r3, [r7, #0]
 8001918:	681b      	ldr	r3, [r3, #0]
  tmpreg1 &= CR1_CLEAR_MASK;
  
  /* Configure ADCx: scan conversion mode and resolution */
  /* Set SCAN bit according to ADC_ScanConvMode value */
  /* Set RES bit according to ADC_Resolution value */ 
  tmpreg1 |= (uint32_t)(((uint32_t)ADC_InitStruct->ADC_ScanConvMode << 8) | \
 800191a:	4313      	orrs	r3, r2
 800191c:	68fa      	ldr	r2, [r7, #12]
 800191e:	4313      	orrs	r3, r2
 8001920:	60fb      	str	r3, [r7, #12]
                                   ADC_InitStruct->ADC_Resolution);
  /* Write to ADCx CR1 */
  ADCx->CR1 = tmpreg1;
 8001922:	687b      	ldr	r3, [r7, #4]
 8001924:	68fa      	ldr	r2, [r7, #12]
 8001926:	605a      	str	r2, [r3, #4]
  /*---------------------------- ADCx CR2 Configuration -----------------*/
  /* Get the ADCx CR2 value */
  tmpreg1 = ADCx->CR2;
 8001928:	687b      	ldr	r3, [r7, #4]
 800192a:	689b      	ldr	r3, [r3, #8]
 800192c:	60fb      	str	r3, [r7, #12]
  
  /* Clear CONT, ALIGN, EXTEN and EXTSEL bits */
  tmpreg1 &= CR2_CLEAR_MASK;
 800192e:	68fa      	ldr	r2, [r7, #12]
 8001930:	4b18      	ldr	r3, [pc, #96]	; (8001994 <ADC_Init+0xa8>)
 8001932:	4013      	ands	r3, r2
 8001934:	60fb      	str	r3, [r7, #12]
     continuous conversion mode */
  /* Set ALIGN bit according to ADC_DataAlign value */
  /* Set EXTEN bits according to ADC_ExternalTrigConvEdge value */ 
  /* Set EXTSEL bits according to ADC_ExternalTrigConv value */
  /* Set CONT bit according to ADC_ContinuousConvMode value */
  tmpreg1 |= (uint32_t)(ADC_InitStruct->ADC_DataAlign | \
 8001936:	683b      	ldr	r3, [r7, #0]
 8001938:	691a      	ldr	r2, [r3, #16]
                        ADC_InitStruct->ADC_ExternalTrigConv | 
 800193a:	683b      	ldr	r3, [r7, #0]
 800193c:	68db      	ldr	r3, [r3, #12]
     continuous conversion mode */
  /* Set ALIGN bit according to ADC_DataAlign value */
  /* Set EXTEN bits according to ADC_ExternalTrigConvEdge value */ 
  /* Set EXTSEL bits according to ADC_ExternalTrigConv value */
  /* Set CONT bit according to ADC_ContinuousConvMode value */
  tmpreg1 |= (uint32_t)(ADC_InitStruct->ADC_DataAlign | \
 800193e:	431a      	orrs	r2, r3
                        ADC_InitStruct->ADC_ExternalTrigConv | 
                        ADC_InitStruct->ADC_ExternalTrigConvEdge | \
 8001940:	683b      	ldr	r3, [r7, #0]
 8001942:	689b      	ldr	r3, [r3, #8]
  /* Set ALIGN bit according to ADC_DataAlign value */
  /* Set EXTEN bits according to ADC_ExternalTrigConvEdge value */ 
  /* Set EXTSEL bits according to ADC_ExternalTrigConv value */
  /* Set CONT bit according to ADC_ContinuousConvMode value */
  tmpreg1 |= (uint32_t)(ADC_InitStruct->ADC_DataAlign | \
                        ADC_InitStruct->ADC_ExternalTrigConv | 
 8001944:	431a      	orrs	r2, r3
                        ADC_InitStruct->ADC_ExternalTrigConvEdge | \
                        ((uint32_t)ADC_InitStruct->ADC_ContinuousConvMode << 1));
 8001946:	683b      	ldr	r3, [r7, #0]
 8001948:	795b      	ldrb	r3, [r3, #5]
 800194a:	005b      	lsls	r3, r3, #1
     continuous conversion mode */
  /* Set ALIGN bit according to ADC_DataAlign value */
  /* Set EXTEN bits according to ADC_ExternalTrigConvEdge value */ 
  /* Set EXTSEL bits according to ADC_ExternalTrigConv value */
  /* Set CONT bit according to ADC_ContinuousConvMode value */
  tmpreg1 |= (uint32_t)(ADC_InitStruct->ADC_DataAlign | \
 800194c:	4313      	orrs	r3, r2
 800194e:	68fa      	ldr	r2, [r7, #12]
 8001950:	4313      	orrs	r3, r2
 8001952:	60fb      	str	r3, [r7, #12]
                        ADC_InitStruct->ADC_ExternalTrigConv | 
                        ADC_InitStruct->ADC_ExternalTrigConvEdge | \
                        ((uint32_t)ADC_InitStruct->ADC_ContinuousConvMode << 1));
                        
  /* Write to ADCx CR2 */
  ADCx->CR2 = tmpreg1;
 8001954:	687b      	ldr	r3, [r7, #4]
 8001956:	68fa      	ldr	r2, [r7, #12]
 8001958:	609a      	str	r2, [r3, #8]
  /*---------------------------- ADCx SQR1 Configuration -----------------*/
  /* Get the ADCx SQR1 value */
  tmpreg1 = ADCx->SQR1;
 800195a:	687b      	ldr	r3, [r7, #4]
 800195c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800195e:	60fb      	str	r3, [r7, #12]
  
  /* Clear L bits */
  tmpreg1 &= SQR1_L_RESET;
 8001960:	68fb      	ldr	r3, [r7, #12]
 8001962:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8001966:	60fb      	str	r3, [r7, #12]
  
  /* Configure ADCx: regular channel sequence length */
  /* Set L bits according to ADC_NbrOfConversion value */
  tmpreg2 |= (uint8_t)(ADC_InitStruct->ADC_NbrOfConversion - (uint8_t)1);
 8001968:	683b      	ldr	r3, [r7, #0]
 800196a:	7d1b      	ldrb	r3, [r3, #20]
 800196c:	3b01      	subs	r3, #1
 800196e:	b2da      	uxtb	r2, r3
 8001970:	7afb      	ldrb	r3, [r7, #11]
 8001972:	4313      	orrs	r3, r2
 8001974:	72fb      	strb	r3, [r7, #11]
  tmpreg1 |= ((uint32_t)tmpreg2 << 20);
 8001976:	7afb      	ldrb	r3, [r7, #11]
 8001978:	051b      	lsls	r3, r3, #20
 800197a:	68fa      	ldr	r2, [r7, #12]
 800197c:	4313      	orrs	r3, r2
 800197e:	60fb      	str	r3, [r7, #12]
  
  /* Write to ADCx SQR1 */
  ADCx->SQR1 = tmpreg1;
 8001980:	687b      	ldr	r3, [r7, #4]
 8001982:	68fa      	ldr	r2, [r7, #12]
 8001984:	62da      	str	r2, [r3, #44]	; 0x2c
}
 8001986:	bf00      	nop
 8001988:	3714      	adds	r7, #20
 800198a:	46bd      	mov	sp, r7
 800198c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001990:	4770      	bx	lr
 8001992:	bf00      	nop
 8001994:	c0fff7fd 	.word	0xc0fff7fd

08001998 <ADC_CommonInit>:
  * @param  ADC_CommonInitStruct: pointer to an ADC_CommonInitTypeDef structure 
  *         that contains the configuration information for  All ADCs peripherals.
  * @retval None
  */
void ADC_CommonInit(ADC_CommonInitTypeDef* ADC_CommonInitStruct)
{
 8001998:	b480      	push	{r7}
 800199a:	b085      	sub	sp, #20
 800199c:	af00      	add	r7, sp, #0
 800199e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg1 = 0;
 80019a0:	2300      	movs	r3, #0
 80019a2:	60fb      	str	r3, [r7, #12]
  assert_param(IS_ADC_PRESCALER(ADC_CommonInitStruct->ADC_Prescaler));
  assert_param(IS_ADC_DMA_ACCESS_MODE(ADC_CommonInitStruct->ADC_DMAAccessMode));
  assert_param(IS_ADC_SAMPLING_DELAY(ADC_CommonInitStruct->ADC_TwoSamplingDelay));
  /*---------------------------- ADC CCR Configuration -----------------*/
  /* Get the ADC CCR value */
  tmpreg1 = ADC->CCR;
 80019a4:	4b0e      	ldr	r3, [pc, #56]	; (80019e0 <ADC_CommonInit+0x48>)
 80019a6:	685b      	ldr	r3, [r3, #4]
 80019a8:	60fb      	str	r3, [r7, #12]
  
  /* Clear MULTI, DELAY, DMA and ADCPRE bits */
  tmpreg1 &= CR_CLEAR_MASK;
 80019aa:	68fa      	ldr	r2, [r7, #12]
 80019ac:	4b0d      	ldr	r3, [pc, #52]	; (80019e4 <ADC_CommonInit+0x4c>)
 80019ae:	4013      	ands	r3, r2
 80019b0:	60fb      	str	r3, [r7, #12]
     and DMA access mode for multimode */
  /* Set MULTI bits according to ADC_Mode value */
  /* Set ADCPRE bits according to ADC_Prescaler value */
  /* Set DMA bits according to ADC_DMAAccessMode value */
  /* Set DELAY bits according to ADC_TwoSamplingDelay value */    
  tmpreg1 |= (uint32_t)(ADC_CommonInitStruct->ADC_Mode | 
 80019b2:	687b      	ldr	r3, [r7, #4]
 80019b4:	681a      	ldr	r2, [r3, #0]
                        ADC_CommonInitStruct->ADC_Prescaler | 
 80019b6:	687b      	ldr	r3, [r7, #4]
 80019b8:	685b      	ldr	r3, [r3, #4]
     and DMA access mode for multimode */
  /* Set MULTI bits according to ADC_Mode value */
  /* Set ADCPRE bits according to ADC_Prescaler value */
  /* Set DMA bits according to ADC_DMAAccessMode value */
  /* Set DELAY bits according to ADC_TwoSamplingDelay value */    
  tmpreg1 |= (uint32_t)(ADC_CommonInitStruct->ADC_Mode | 
 80019ba:	431a      	orrs	r2, r3
                        ADC_CommonInitStruct->ADC_Prescaler | 
                        ADC_CommonInitStruct->ADC_DMAAccessMode | 
 80019bc:	687b      	ldr	r3, [r7, #4]
 80019be:	689b      	ldr	r3, [r3, #8]
  /* Set MULTI bits according to ADC_Mode value */
  /* Set ADCPRE bits according to ADC_Prescaler value */
  /* Set DMA bits according to ADC_DMAAccessMode value */
  /* Set DELAY bits according to ADC_TwoSamplingDelay value */    
  tmpreg1 |= (uint32_t)(ADC_CommonInitStruct->ADC_Mode | 
                        ADC_CommonInitStruct->ADC_Prescaler | 
 80019c0:	431a      	orrs	r2, r3
                        ADC_CommonInitStruct->ADC_DMAAccessMode | 
                        ADC_CommonInitStruct->ADC_TwoSamplingDelay);
 80019c2:	687b      	ldr	r3, [r7, #4]
 80019c4:	68db      	ldr	r3, [r3, #12]
  /* Set ADCPRE bits according to ADC_Prescaler value */
  /* Set DMA bits according to ADC_DMAAccessMode value */
  /* Set DELAY bits according to ADC_TwoSamplingDelay value */    
  tmpreg1 |= (uint32_t)(ADC_CommonInitStruct->ADC_Mode | 
                        ADC_CommonInitStruct->ADC_Prescaler | 
                        ADC_CommonInitStruct->ADC_DMAAccessMode | 
 80019c6:	4313      	orrs	r3, r2
     and DMA access mode for multimode */
  /* Set MULTI bits according to ADC_Mode value */
  /* Set ADCPRE bits according to ADC_Prescaler value */
  /* Set DMA bits according to ADC_DMAAccessMode value */
  /* Set DELAY bits according to ADC_TwoSamplingDelay value */    
  tmpreg1 |= (uint32_t)(ADC_CommonInitStruct->ADC_Mode | 
 80019c8:	68fa      	ldr	r2, [r7, #12]
 80019ca:	4313      	orrs	r3, r2
 80019cc:	60fb      	str	r3, [r7, #12]
                        ADC_CommonInitStruct->ADC_Prescaler | 
                        ADC_CommonInitStruct->ADC_DMAAccessMode | 
                        ADC_CommonInitStruct->ADC_TwoSamplingDelay);
                        
  /* Write to ADC CCR */
  ADC->CCR = tmpreg1;
 80019ce:	4a04      	ldr	r2, [pc, #16]	; (80019e0 <ADC_CommonInit+0x48>)
 80019d0:	68fb      	ldr	r3, [r7, #12]
 80019d2:	6053      	str	r3, [r2, #4]
}
 80019d4:	bf00      	nop
 80019d6:	3714      	adds	r7, #20
 80019d8:	46bd      	mov	sp, r7
 80019da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019de:	4770      	bx	lr
 80019e0:	40012300 	.word	0x40012300
 80019e4:	fffc30e0 	.word	0xfffc30e0

080019e8 <ADC_Cmd>:
  * @param  NewState: new state of the ADCx peripheral. 
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void ADC_Cmd(ADC_TypeDef* ADCx, FunctionalState NewState)
{
 80019e8:	b480      	push	{r7}
 80019ea:	b083      	sub	sp, #12
 80019ec:	af00      	add	r7, sp, #0
 80019ee:	6078      	str	r0, [r7, #4]
 80019f0:	460b      	mov	r3, r1
 80019f2:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 80019f4:	78fb      	ldrb	r3, [r7, #3]
 80019f6:	2b00      	cmp	r3, #0
 80019f8:	d006      	beq.n	8001a08 <ADC_Cmd+0x20>
  {
    /* Set the ADON bit to wake up the ADC from power down mode */
    ADCx->CR2 |= (uint32_t)ADC_CR2_ADON;
 80019fa:	687b      	ldr	r3, [r7, #4]
 80019fc:	689b      	ldr	r3, [r3, #8]
 80019fe:	f043 0201 	orr.w	r2, r3, #1
 8001a02:	687b      	ldr	r3, [r7, #4]
 8001a04:	609a      	str	r2, [r3, #8]
  else
  {
    /* Disable the selected ADC peripheral */
    ADCx->CR2 &= (uint32_t)(~ADC_CR2_ADON);
  }
}
 8001a06:	e005      	b.n	8001a14 <ADC_Cmd+0x2c>
    ADCx->CR2 |= (uint32_t)ADC_CR2_ADON;
  }
  else
  {
    /* Disable the selected ADC peripheral */
    ADCx->CR2 &= (uint32_t)(~ADC_CR2_ADON);
 8001a08:	687b      	ldr	r3, [r7, #4]
 8001a0a:	689b      	ldr	r3, [r3, #8]
 8001a0c:	f023 0201 	bic.w	r2, r3, #1
 8001a10:	687b      	ldr	r3, [r7, #4]
 8001a12:	609a      	str	r2, [r3, #8]
  }
}
 8001a14:	bf00      	nop
 8001a16:	370c      	adds	r7, #12
 8001a18:	46bd      	mov	sp, r7
 8001a1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a1e:	4770      	bx	lr

08001a20 <ADC_RegularChannelConfig>:
  *            @arg ADC_SampleTime_144Cycles: Sample time equal to 144 cycles	
  *            @arg ADC_SampleTime_480Cycles: Sample time equal to 480 cycles	
  * @retval None
  */
void ADC_RegularChannelConfig(ADC_TypeDef* ADCx, uint8_t ADC_Channel, uint8_t Rank, uint8_t ADC_SampleTime)
{
 8001a20:	b480      	push	{r7}
 8001a22:	b085      	sub	sp, #20
 8001a24:	af00      	add	r7, sp, #0
 8001a26:	6078      	str	r0, [r7, #4]
 8001a28:	4608      	mov	r0, r1
 8001a2a:	4611      	mov	r1, r2
 8001a2c:	461a      	mov	r2, r3
 8001a2e:	4603      	mov	r3, r0
 8001a30:	70fb      	strb	r3, [r7, #3]
 8001a32:	460b      	mov	r3, r1
 8001a34:	70bb      	strb	r3, [r7, #2]
 8001a36:	4613      	mov	r3, r2
 8001a38:	707b      	strb	r3, [r7, #1]
  uint32_t tmpreg1 = 0, tmpreg2 = 0;
 8001a3a:	2300      	movs	r3, #0
 8001a3c:	60fb      	str	r3, [r7, #12]
 8001a3e:	2300      	movs	r3, #0
 8001a40:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(ADC_Channel));
  assert_param(IS_ADC_REGULAR_RANK(Rank));
  assert_param(IS_ADC_SAMPLE_TIME(ADC_SampleTime));
  
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (ADC_Channel > ADC_Channel_9)
 8001a42:	78fb      	ldrb	r3, [r7, #3]
 8001a44:	2b09      	cmp	r3, #9
 8001a46:	d923      	bls.n	8001a90 <ADC_RegularChannelConfig+0x70>
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SMPR1;
 8001a48:	687b      	ldr	r3, [r7, #4]
 8001a4a:	68db      	ldr	r3, [r3, #12]
 8001a4c:	60fb      	str	r3, [r7, #12]
    
    /* Calculate the mask to clear */
    tmpreg2 = SMPR1_SMP_SET << (3 * (ADC_Channel - 10));
 8001a4e:	78fb      	ldrb	r3, [r7, #3]
 8001a50:	f1a3 020a 	sub.w	r2, r3, #10
 8001a54:	4613      	mov	r3, r2
 8001a56:	005b      	lsls	r3, r3, #1
 8001a58:	4413      	add	r3, r2
 8001a5a:	2207      	movs	r2, #7
 8001a5c:	fa02 f303 	lsl.w	r3, r2, r3
 8001a60:	60bb      	str	r3, [r7, #8]
    
    /* Clear the old sample time */
    tmpreg1 &= ~tmpreg2;
 8001a62:	68bb      	ldr	r3, [r7, #8]
 8001a64:	43db      	mvns	r3, r3
 8001a66:	68fa      	ldr	r2, [r7, #12]
 8001a68:	4013      	ands	r3, r2
 8001a6a:	60fb      	str	r3, [r7, #12]
    
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_SampleTime << (3 * (ADC_Channel - 10));
 8001a6c:	7879      	ldrb	r1, [r7, #1]
 8001a6e:	78fb      	ldrb	r3, [r7, #3]
 8001a70:	f1a3 020a 	sub.w	r2, r3, #10
 8001a74:	4613      	mov	r3, r2
 8001a76:	005b      	lsls	r3, r3, #1
 8001a78:	4413      	add	r3, r2
 8001a7a:	fa01 f303 	lsl.w	r3, r1, r3
 8001a7e:	60bb      	str	r3, [r7, #8]
    
    /* Set the new sample time */
    tmpreg1 |= tmpreg2;
 8001a80:	68fa      	ldr	r2, [r7, #12]
 8001a82:	68bb      	ldr	r3, [r7, #8]
 8001a84:	4313      	orrs	r3, r2
 8001a86:	60fb      	str	r3, [r7, #12]
    
    /* Store the new register value */
    ADCx->SMPR1 = tmpreg1;
 8001a88:	687b      	ldr	r3, [r7, #4]
 8001a8a:	68fa      	ldr	r2, [r7, #12]
 8001a8c:	60da      	str	r2, [r3, #12]
 8001a8e:	e01e      	b.n	8001ace <ADC_RegularChannelConfig+0xae>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SMPR2;
 8001a90:	687b      	ldr	r3, [r7, #4]
 8001a92:	691b      	ldr	r3, [r3, #16]
 8001a94:	60fb      	str	r3, [r7, #12]
    
    /* Calculate the mask to clear */
    tmpreg2 = SMPR2_SMP_SET << (3 * ADC_Channel);
 8001a96:	78fa      	ldrb	r2, [r7, #3]
 8001a98:	4613      	mov	r3, r2
 8001a9a:	005b      	lsls	r3, r3, #1
 8001a9c:	4413      	add	r3, r2
 8001a9e:	2207      	movs	r2, #7
 8001aa0:	fa02 f303 	lsl.w	r3, r2, r3
 8001aa4:	60bb      	str	r3, [r7, #8]
    
    /* Clear the old sample time */
    tmpreg1 &= ~tmpreg2;
 8001aa6:	68bb      	ldr	r3, [r7, #8]
 8001aa8:	43db      	mvns	r3, r3
 8001aaa:	68fa      	ldr	r2, [r7, #12]
 8001aac:	4013      	ands	r3, r2
 8001aae:	60fb      	str	r3, [r7, #12]
    
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_SampleTime << (3 * ADC_Channel);
 8001ab0:	7879      	ldrb	r1, [r7, #1]
 8001ab2:	78fa      	ldrb	r2, [r7, #3]
 8001ab4:	4613      	mov	r3, r2
 8001ab6:	005b      	lsls	r3, r3, #1
 8001ab8:	4413      	add	r3, r2
 8001aba:	fa01 f303 	lsl.w	r3, r1, r3
 8001abe:	60bb      	str	r3, [r7, #8]
    
    /* Set the new sample time */
    tmpreg1 |= tmpreg2;
 8001ac0:	68fa      	ldr	r2, [r7, #12]
 8001ac2:	68bb      	ldr	r3, [r7, #8]
 8001ac4:	4313      	orrs	r3, r2
 8001ac6:	60fb      	str	r3, [r7, #12]
    
    /* Store the new register value */
    ADCx->SMPR2 = tmpreg1;
 8001ac8:	687b      	ldr	r3, [r7, #4]
 8001aca:	68fa      	ldr	r2, [r7, #12]
 8001acc:	611a      	str	r2, [r3, #16]
  }
  /* For Rank 1 to 6 */
  if (Rank < 7)
 8001ace:	78bb      	ldrb	r3, [r7, #2]
 8001ad0:	2b06      	cmp	r3, #6
 8001ad2:	d821      	bhi.n	8001b18 <ADC_RegularChannelConfig+0xf8>
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SQR3;
 8001ad4:	687b      	ldr	r3, [r7, #4]
 8001ad6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001ad8:	60fb      	str	r3, [r7, #12]
    
    /* Calculate the mask to clear */
    tmpreg2 = SQR3_SQ_SET << (5 * (Rank - 1));
 8001ada:	78bb      	ldrb	r3, [r7, #2]
 8001adc:	1e5a      	subs	r2, r3, #1
 8001ade:	4613      	mov	r3, r2
 8001ae0:	009b      	lsls	r3, r3, #2
 8001ae2:	4413      	add	r3, r2
 8001ae4:	221f      	movs	r2, #31
 8001ae6:	fa02 f303 	lsl.w	r3, r2, r3
 8001aea:	60bb      	str	r3, [r7, #8]
    
    /* Clear the old SQx bits for the selected rank */
    tmpreg1 &= ~tmpreg2;
 8001aec:	68bb      	ldr	r3, [r7, #8]
 8001aee:	43db      	mvns	r3, r3
 8001af0:	68fa      	ldr	r2, [r7, #12]
 8001af2:	4013      	ands	r3, r2
 8001af4:	60fb      	str	r3, [r7, #12]
    
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_Channel << (5 * (Rank - 1));
 8001af6:	78f9      	ldrb	r1, [r7, #3]
 8001af8:	78bb      	ldrb	r3, [r7, #2]
 8001afa:	1e5a      	subs	r2, r3, #1
 8001afc:	4613      	mov	r3, r2
 8001afe:	009b      	lsls	r3, r3, #2
 8001b00:	4413      	add	r3, r2
 8001b02:	fa01 f303 	lsl.w	r3, r1, r3
 8001b06:	60bb      	str	r3, [r7, #8]
    
    /* Set the SQx bits for the selected rank */
    tmpreg1 |= tmpreg2;
 8001b08:	68fa      	ldr	r2, [r7, #12]
 8001b0a:	68bb      	ldr	r3, [r7, #8]
 8001b0c:	4313      	orrs	r3, r2
 8001b0e:	60fb      	str	r3, [r7, #12]
    
    /* Store the new register value */
    ADCx->SQR3 = tmpreg1;
 8001b10:	687b      	ldr	r3, [r7, #4]
 8001b12:	68fa      	ldr	r2, [r7, #12]
 8001b14:	635a      	str	r2, [r3, #52]	; 0x34
    tmpreg1 |= tmpreg2;
    
    /* Store the new register value */
    ADCx->SQR1 = tmpreg1;
  }
}
 8001b16:	e047      	b.n	8001ba8 <ADC_RegularChannelConfig+0x188>
    
    /* Store the new register value */
    ADCx->SQR3 = tmpreg1;
  }
  /* For Rank 7 to 12 */
  else if (Rank < 13)
 8001b18:	78bb      	ldrb	r3, [r7, #2]
 8001b1a:	2b0c      	cmp	r3, #12
 8001b1c:	d821      	bhi.n	8001b62 <ADC_RegularChannelConfig+0x142>
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SQR2;
 8001b1e:	687b      	ldr	r3, [r7, #4]
 8001b20:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b22:	60fb      	str	r3, [r7, #12]
    
    /* Calculate the mask to clear */
    tmpreg2 = SQR2_SQ_SET << (5 * (Rank - 7));
 8001b24:	78bb      	ldrb	r3, [r7, #2]
 8001b26:	1fda      	subs	r2, r3, #7
 8001b28:	4613      	mov	r3, r2
 8001b2a:	009b      	lsls	r3, r3, #2
 8001b2c:	4413      	add	r3, r2
 8001b2e:	221f      	movs	r2, #31
 8001b30:	fa02 f303 	lsl.w	r3, r2, r3
 8001b34:	60bb      	str	r3, [r7, #8]
    
    /* Clear the old SQx bits for the selected rank */
    tmpreg1 &= ~tmpreg2;
 8001b36:	68bb      	ldr	r3, [r7, #8]
 8001b38:	43db      	mvns	r3, r3
 8001b3a:	68fa      	ldr	r2, [r7, #12]
 8001b3c:	4013      	ands	r3, r2
 8001b3e:	60fb      	str	r3, [r7, #12]
    
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_Channel << (5 * (Rank - 7));
 8001b40:	78f9      	ldrb	r1, [r7, #3]
 8001b42:	78bb      	ldrb	r3, [r7, #2]
 8001b44:	1fda      	subs	r2, r3, #7
 8001b46:	4613      	mov	r3, r2
 8001b48:	009b      	lsls	r3, r3, #2
 8001b4a:	4413      	add	r3, r2
 8001b4c:	fa01 f303 	lsl.w	r3, r1, r3
 8001b50:	60bb      	str	r3, [r7, #8]
    
    /* Set the SQx bits for the selected rank */
    tmpreg1 |= tmpreg2;
 8001b52:	68fa      	ldr	r2, [r7, #12]
 8001b54:	68bb      	ldr	r3, [r7, #8]
 8001b56:	4313      	orrs	r3, r2
 8001b58:	60fb      	str	r3, [r7, #12]
    
    /* Store the new register value */
    ADCx->SQR2 = tmpreg1;
 8001b5a:	687b      	ldr	r3, [r7, #4]
 8001b5c:	68fa      	ldr	r2, [r7, #12]
 8001b5e:	631a      	str	r2, [r3, #48]	; 0x30
    tmpreg1 |= tmpreg2;
    
    /* Store the new register value */
    ADCx->SQR1 = tmpreg1;
  }
}
 8001b60:	e022      	b.n	8001ba8 <ADC_RegularChannelConfig+0x188>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SQR1;
 8001b62:	687b      	ldr	r3, [r7, #4]
 8001b64:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001b66:	60fb      	str	r3, [r7, #12]
    
    /* Calculate the mask to clear */
    tmpreg2 = SQR1_SQ_SET << (5 * (Rank - 13));
 8001b68:	78bb      	ldrb	r3, [r7, #2]
 8001b6a:	f1a3 020d 	sub.w	r2, r3, #13
 8001b6e:	4613      	mov	r3, r2
 8001b70:	009b      	lsls	r3, r3, #2
 8001b72:	4413      	add	r3, r2
 8001b74:	221f      	movs	r2, #31
 8001b76:	fa02 f303 	lsl.w	r3, r2, r3
 8001b7a:	60bb      	str	r3, [r7, #8]
    
    /* Clear the old SQx bits for the selected rank */
    tmpreg1 &= ~tmpreg2;
 8001b7c:	68bb      	ldr	r3, [r7, #8]
 8001b7e:	43db      	mvns	r3, r3
 8001b80:	68fa      	ldr	r2, [r7, #12]
 8001b82:	4013      	ands	r3, r2
 8001b84:	60fb      	str	r3, [r7, #12]
    
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_Channel << (5 * (Rank - 13));
 8001b86:	78f9      	ldrb	r1, [r7, #3]
 8001b88:	78bb      	ldrb	r3, [r7, #2]
 8001b8a:	f1a3 020d 	sub.w	r2, r3, #13
 8001b8e:	4613      	mov	r3, r2
 8001b90:	009b      	lsls	r3, r3, #2
 8001b92:	4413      	add	r3, r2
 8001b94:	fa01 f303 	lsl.w	r3, r1, r3
 8001b98:	60bb      	str	r3, [r7, #8]
    
    /* Set the SQx bits for the selected rank */
    tmpreg1 |= tmpreg2;
 8001b9a:	68fa      	ldr	r2, [r7, #12]
 8001b9c:	68bb      	ldr	r3, [r7, #8]
 8001b9e:	4313      	orrs	r3, r2
 8001ba0:	60fb      	str	r3, [r7, #12]
    
    /* Store the new register value */
    ADCx->SQR1 = tmpreg1;
 8001ba2:	687b      	ldr	r3, [r7, #4]
 8001ba4:	68fa      	ldr	r2, [r7, #12]
 8001ba6:	62da      	str	r2, [r3, #44]	; 0x2c
  }
}
 8001ba8:	bf00      	nop
 8001baa:	3714      	adds	r7, #20
 8001bac:	46bd      	mov	sp, r7
 8001bae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bb2:	4770      	bx	lr

08001bb4 <ADC_DMACmd>:
  * @param  NewState: new state of the selected ADC DMA transfer.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void ADC_DMACmd(ADC_TypeDef* ADCx, FunctionalState NewState)
{
 8001bb4:	b480      	push	{r7}
 8001bb6:	b083      	sub	sp, #12
 8001bb8:	af00      	add	r7, sp, #0
 8001bba:	6078      	str	r0, [r7, #4]
 8001bbc:	460b      	mov	r3, r1
 8001bbe:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8001bc0:	78fb      	ldrb	r3, [r7, #3]
 8001bc2:	2b00      	cmp	r3, #0
 8001bc4:	d006      	beq.n	8001bd4 <ADC_DMACmd+0x20>
  {
    /* Enable the selected ADC DMA request */
    ADCx->CR2 |= (uint32_t)ADC_CR2_DMA;
 8001bc6:	687b      	ldr	r3, [r7, #4]
 8001bc8:	689b      	ldr	r3, [r3, #8]
 8001bca:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8001bce:	687b      	ldr	r3, [r7, #4]
 8001bd0:	609a      	str	r2, [r3, #8]
  else
  {
    /* Disable the selected ADC DMA request */
    ADCx->CR2 &= (uint32_t)(~ADC_CR2_DMA);
  }
}
 8001bd2:	e005      	b.n	8001be0 <ADC_DMACmd+0x2c>
    ADCx->CR2 |= (uint32_t)ADC_CR2_DMA;
  }
  else
  {
    /* Disable the selected ADC DMA request */
    ADCx->CR2 &= (uint32_t)(~ADC_CR2_DMA);
 8001bd4:	687b      	ldr	r3, [r7, #4]
 8001bd6:	689b      	ldr	r3, [r3, #8]
 8001bd8:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8001bdc:	687b      	ldr	r3, [r7, #4]
 8001bde:	609a      	str	r2, [r3, #8]
  }
}
 8001be0:	bf00      	nop
 8001be2:	370c      	adds	r7, #12
 8001be4:	46bd      	mov	sp, r7
 8001be6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bea:	4770      	bx	lr

08001bec <ADC_DMARequestAfterLastTransferCmd>:
  * @param  NewState: new state of the selected ADC DMA request after last transfer.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void ADC_DMARequestAfterLastTransferCmd(ADC_TypeDef* ADCx, FunctionalState NewState)
{
 8001bec:	b480      	push	{r7}
 8001bee:	b083      	sub	sp, #12
 8001bf0:	af00      	add	r7, sp, #0
 8001bf2:	6078      	str	r0, [r7, #4]
 8001bf4:	460b      	mov	r3, r1
 8001bf6:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8001bf8:	78fb      	ldrb	r3, [r7, #3]
 8001bfa:	2b00      	cmp	r3, #0
 8001bfc:	d006      	beq.n	8001c0c <ADC_DMARequestAfterLastTransferCmd+0x20>
  {
    /* Enable the selected ADC DMA request after last transfer */
    ADCx->CR2 |= (uint32_t)ADC_CR2_DDS;
 8001bfe:	687b      	ldr	r3, [r7, #4]
 8001c00:	689b      	ldr	r3, [r3, #8]
 8001c02:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8001c06:	687b      	ldr	r3, [r7, #4]
 8001c08:	609a      	str	r2, [r3, #8]
  else
  {
    /* Disable the selected ADC DMA request after last transfer */
    ADCx->CR2 &= (uint32_t)(~ADC_CR2_DDS);
  }
}
 8001c0a:	e005      	b.n	8001c18 <ADC_DMARequestAfterLastTransferCmd+0x2c>
    ADCx->CR2 |= (uint32_t)ADC_CR2_DDS;
  }
  else
  {
    /* Disable the selected ADC DMA request after last transfer */
    ADCx->CR2 &= (uint32_t)(~ADC_CR2_DDS);
 8001c0c:	687b      	ldr	r3, [r7, #4]
 8001c0e:	689b      	ldr	r3, [r3, #8]
 8001c10:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 8001c14:	687b      	ldr	r3, [r7, #4]
 8001c16:	609a      	str	r2, [r3, #8]
  }
}
 8001c18:	bf00      	nop
 8001c1a:	370c      	adds	r7, #12
 8001c1c:	46bd      	mov	sp, r7
 8001c1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c22:	4770      	bx	lr

08001c24 <NVIC_Init>:
  * @param  NVIC_InitStruct: pointer to a NVIC_InitTypeDef structure that contains
  *         the configuration information for the specified NVIC peripheral.
  * @retval None
  */
void NVIC_Init(NVIC_InitTypeDef* NVIC_InitStruct)
{
 8001c24:	b480      	push	{r7}
 8001c26:	b085      	sub	sp, #20
 8001c28:	af00      	add	r7, sp, #0
 8001c2a:	6078      	str	r0, [r7, #4]
  uint8_t tmppriority = 0x00, tmppre = 0x00, tmpsub = 0x0F;
 8001c2c:	2300      	movs	r3, #0
 8001c2e:	73fb      	strb	r3, [r7, #15]
 8001c30:	2300      	movs	r3, #0
 8001c32:	73bb      	strb	r3, [r7, #14]
 8001c34:	230f      	movs	r3, #15
 8001c36:	737b      	strb	r3, [r7, #13]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NVIC_InitStruct->NVIC_IRQChannelCmd));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority));  
  assert_param(IS_NVIC_SUB_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelSubPriority));
    
  if (NVIC_InitStruct->NVIC_IRQChannelCmd != DISABLE)
 8001c38:	687b      	ldr	r3, [r7, #4]
 8001c3a:	78db      	ldrb	r3, [r3, #3]
 8001c3c:	2b00      	cmp	r3, #0
 8001c3e:	d038      	beq.n	8001cb2 <NVIC_Init+0x8e>
  {
    /* Compute the Corresponding IRQ Priority --------------------------------*/    
    tmppriority = (0x700 - ((SCB->AIRCR) & (uint32_t)0x700))>> 0x08;
 8001c40:	4b27      	ldr	r3, [pc, #156]	; (8001ce0 <NVIC_Init+0xbc>)
 8001c42:	68db      	ldr	r3, [r3, #12]
 8001c44:	43db      	mvns	r3, r3
 8001c46:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8001c4a:	0a1b      	lsrs	r3, r3, #8
 8001c4c:	73fb      	strb	r3, [r7, #15]
    tmppre = (0x4 - tmppriority);
 8001c4e:	7bfb      	ldrb	r3, [r7, #15]
 8001c50:	f1c3 0304 	rsb	r3, r3, #4
 8001c54:	73bb      	strb	r3, [r7, #14]
    tmpsub = tmpsub >> tmppriority;
 8001c56:	7b7a      	ldrb	r2, [r7, #13]
 8001c58:	7bfb      	ldrb	r3, [r7, #15]
 8001c5a:	fa42 f303 	asr.w	r3, r2, r3
 8001c5e:	737b      	strb	r3, [r7, #13]

    tmppriority = NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
 8001c60:	687b      	ldr	r3, [r7, #4]
 8001c62:	785b      	ldrb	r3, [r3, #1]
 8001c64:	461a      	mov	r2, r3
 8001c66:	7bbb      	ldrb	r3, [r7, #14]
 8001c68:	fa02 f303 	lsl.w	r3, r2, r3
 8001c6c:	73fb      	strb	r3, [r7, #15]
    tmppriority |=  (uint8_t)(NVIC_InitStruct->NVIC_IRQChannelSubPriority & tmpsub);
 8001c6e:	687b      	ldr	r3, [r7, #4]
 8001c70:	789a      	ldrb	r2, [r3, #2]
 8001c72:	7b7b      	ldrb	r3, [r7, #13]
 8001c74:	4013      	ands	r3, r2
 8001c76:	b2da      	uxtb	r2, r3
 8001c78:	7bfb      	ldrb	r3, [r7, #15]
 8001c7a:	4313      	orrs	r3, r2
 8001c7c:	73fb      	strb	r3, [r7, #15]
        
    tmppriority = tmppriority << 0x04;
 8001c7e:	7bfb      	ldrb	r3, [r7, #15]
 8001c80:	011b      	lsls	r3, r3, #4
 8001c82:	73fb      	strb	r3, [r7, #15]
        
    NVIC->IP[NVIC_InitStruct->NVIC_IRQChannel] = tmppriority;
 8001c84:	4a17      	ldr	r2, [pc, #92]	; (8001ce4 <NVIC_Init+0xc0>)
 8001c86:	687b      	ldr	r3, [r7, #4]
 8001c88:	781b      	ldrb	r3, [r3, #0]
 8001c8a:	4413      	add	r3, r2
 8001c8c:	7bfa      	ldrb	r2, [r7, #15]
 8001c8e:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
    
    /* Enable the Selected IRQ Channels --------------------------------------*/
    NVIC->ISER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8001c92:	4a14      	ldr	r2, [pc, #80]	; (8001ce4 <NVIC_Init+0xc0>)
 8001c94:	687b      	ldr	r3, [r7, #4]
 8001c96:	781b      	ldrb	r3, [r3, #0]
 8001c98:	095b      	lsrs	r3, r3, #5
 8001c9a:	b2db      	uxtb	r3, r3
 8001c9c:	4618      	mov	r0, r3
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 8001c9e:	687b      	ldr	r3, [r7, #4]
 8001ca0:	781b      	ldrb	r3, [r3, #0]
 8001ca2:	f003 031f 	and.w	r3, r3, #31
 8001ca6:	2101      	movs	r1, #1
 8001ca8:	fa01 f303 	lsl.w	r3, r1, r3
    tmppriority = tmppriority << 0x04;
        
    NVIC->IP[NVIC_InitStruct->NVIC_IRQChannel] = tmppriority;
    
    /* Enable the Selected IRQ Channels --------------------------------------*/
    NVIC->ISER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8001cac:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
  {
    /* Disable the Selected IRQ Channels -------------------------------------*/
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
  }
}
 8001cb0:	e00f      	b.n	8001cd2 <NVIC_Init+0xae>
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
  }
  else
  {
    /* Disable the Selected IRQ Channels -------------------------------------*/
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8001cb2:	490c      	ldr	r1, [pc, #48]	; (8001ce4 <NVIC_Init+0xc0>)
 8001cb4:	687b      	ldr	r3, [r7, #4]
 8001cb6:	781b      	ldrb	r3, [r3, #0]
 8001cb8:	095b      	lsrs	r3, r3, #5
 8001cba:	b2db      	uxtb	r3, r3
 8001cbc:	4618      	mov	r0, r3
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 8001cbe:	687b      	ldr	r3, [r7, #4]
 8001cc0:	781b      	ldrb	r3, [r3, #0]
 8001cc2:	f003 031f 	and.w	r3, r3, #31
 8001cc6:	2201      	movs	r2, #1
 8001cc8:	409a      	lsls	r2, r3
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
  }
  else
  {
    /* Disable the Selected IRQ Channels -------------------------------------*/
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8001cca:	f100 0320 	add.w	r3, r0, #32
 8001cce:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
  }
}
 8001cd2:	bf00      	nop
 8001cd4:	3714      	adds	r7, #20
 8001cd6:	46bd      	mov	sp, r7
 8001cd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cdc:	4770      	bx	lr
 8001cde:	bf00      	nop
 8001ce0:	e000ed00 	.word	0xe000ed00
 8001ce4:	e000e100 	.word	0xe000e100

08001ce8 <__libc_init_array>:
 8001ce8:	b570      	push	{r4, r5, r6, lr}
 8001cea:	4b0e      	ldr	r3, [pc, #56]	; (8001d24 <__libc_init_array+0x3c>)
 8001cec:	4c0e      	ldr	r4, [pc, #56]	; (8001d28 <__libc_init_array+0x40>)
 8001cee:	1ae4      	subs	r4, r4, r3
 8001cf0:	10a4      	asrs	r4, r4, #2
 8001cf2:	2500      	movs	r5, #0
 8001cf4:	461e      	mov	r6, r3
 8001cf6:	42a5      	cmp	r5, r4
 8001cf8:	d004      	beq.n	8001d04 <__libc_init_array+0x1c>
 8001cfa:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8001cfe:	4798      	blx	r3
 8001d00:	3501      	adds	r5, #1
 8001d02:	e7f8      	b.n	8001cf6 <__libc_init_array+0xe>
 8001d04:	f000 f89c 	bl	8001e40 <_init>
 8001d08:	4c08      	ldr	r4, [pc, #32]	; (8001d2c <__libc_init_array+0x44>)
 8001d0a:	4b09      	ldr	r3, [pc, #36]	; (8001d30 <__libc_init_array+0x48>)
 8001d0c:	1ae4      	subs	r4, r4, r3
 8001d0e:	10a4      	asrs	r4, r4, #2
 8001d10:	2500      	movs	r5, #0
 8001d12:	461e      	mov	r6, r3
 8001d14:	42a5      	cmp	r5, r4
 8001d16:	d004      	beq.n	8001d22 <__libc_init_array+0x3a>
 8001d18:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8001d1c:	4798      	blx	r3
 8001d1e:	3501      	adds	r5, #1
 8001d20:	e7f8      	b.n	8001d14 <__libc_init_array+0x2c>
 8001d22:	bd70      	pop	{r4, r5, r6, pc}
 8001d24:	08001e74 	.word	0x08001e74
 8001d28:	08001e74 	.word	0x08001e74
 8001d2c:	08001e78 	.word	0x08001e78
 8001d30:	08001e74 	.word	0x08001e74

08001d34 <malloc>:
 8001d34:	4b02      	ldr	r3, [pc, #8]	; (8001d40 <malloc+0xc>)
 8001d36:	4601      	mov	r1, r0
 8001d38:	6818      	ldr	r0, [r3, #0]
 8001d3a:	f000 b803 	b.w	8001d44 <_malloc_r>
 8001d3e:	bf00      	nop
 8001d40:	20000088 	.word	0x20000088

08001d44 <_malloc_r>:
 8001d44:	b570      	push	{r4, r5, r6, lr}
 8001d46:	1ccd      	adds	r5, r1, #3
 8001d48:	f025 0503 	bic.w	r5, r5, #3
 8001d4c:	3508      	adds	r5, #8
 8001d4e:	2d0c      	cmp	r5, #12
 8001d50:	bf38      	it	cc
 8001d52:	250c      	movcc	r5, #12
 8001d54:	2d00      	cmp	r5, #0
 8001d56:	4606      	mov	r6, r0
 8001d58:	db01      	blt.n	8001d5e <_malloc_r+0x1a>
 8001d5a:	42a9      	cmp	r1, r5
 8001d5c:	d902      	bls.n	8001d64 <_malloc_r+0x20>
 8001d5e:	230c      	movs	r3, #12
 8001d60:	6033      	str	r3, [r6, #0]
 8001d62:	e046      	b.n	8001df2 <_malloc_r+0xae>
 8001d64:	f000 f85c 	bl	8001e20 <__malloc_lock>
 8001d68:	4b23      	ldr	r3, [pc, #140]	; (8001df8 <_malloc_r+0xb4>)
 8001d6a:	681c      	ldr	r4, [r3, #0]
 8001d6c:	461a      	mov	r2, r3
 8001d6e:	4621      	mov	r1, r4
 8001d70:	b1a1      	cbz	r1, 8001d9c <_malloc_r+0x58>
 8001d72:	680b      	ldr	r3, [r1, #0]
 8001d74:	1b5b      	subs	r3, r3, r5
 8001d76:	d40e      	bmi.n	8001d96 <_malloc_r+0x52>
 8001d78:	2b0b      	cmp	r3, #11
 8001d7a:	d903      	bls.n	8001d84 <_malloc_r+0x40>
 8001d7c:	600b      	str	r3, [r1, #0]
 8001d7e:	18cc      	adds	r4, r1, r3
 8001d80:	50cd      	str	r5, [r1, r3]
 8001d82:	e01e      	b.n	8001dc2 <_malloc_r+0x7e>
 8001d84:	428c      	cmp	r4, r1
 8001d86:	bf0d      	iteet	eq
 8001d88:	6863      	ldreq	r3, [r4, #4]
 8001d8a:	684b      	ldrne	r3, [r1, #4]
 8001d8c:	6063      	strne	r3, [r4, #4]
 8001d8e:	6013      	streq	r3, [r2, #0]
 8001d90:	bf18      	it	ne
 8001d92:	460c      	movne	r4, r1
 8001d94:	e015      	b.n	8001dc2 <_malloc_r+0x7e>
 8001d96:	460c      	mov	r4, r1
 8001d98:	6849      	ldr	r1, [r1, #4]
 8001d9a:	e7e9      	b.n	8001d70 <_malloc_r+0x2c>
 8001d9c:	4c17      	ldr	r4, [pc, #92]	; (8001dfc <_malloc_r+0xb8>)
 8001d9e:	6823      	ldr	r3, [r4, #0]
 8001da0:	b91b      	cbnz	r3, 8001daa <_malloc_r+0x66>
 8001da2:	4630      	mov	r0, r6
 8001da4:	f000 f82c 	bl	8001e00 <_sbrk_r>
 8001da8:	6020      	str	r0, [r4, #0]
 8001daa:	4629      	mov	r1, r5
 8001dac:	4630      	mov	r0, r6
 8001dae:	f000 f827 	bl	8001e00 <_sbrk_r>
 8001db2:	1c43      	adds	r3, r0, #1
 8001db4:	d018      	beq.n	8001de8 <_malloc_r+0xa4>
 8001db6:	1cc4      	adds	r4, r0, #3
 8001db8:	f024 0403 	bic.w	r4, r4, #3
 8001dbc:	42a0      	cmp	r0, r4
 8001dbe:	d10d      	bne.n	8001ddc <_malloc_r+0x98>
 8001dc0:	6025      	str	r5, [r4, #0]
 8001dc2:	4630      	mov	r0, r6
 8001dc4:	f000 f82d 	bl	8001e22 <__malloc_unlock>
 8001dc8:	f104 000b 	add.w	r0, r4, #11
 8001dcc:	1d23      	adds	r3, r4, #4
 8001dce:	f020 0007 	bic.w	r0, r0, #7
 8001dd2:	1ac3      	subs	r3, r0, r3
 8001dd4:	d00e      	beq.n	8001df4 <_malloc_r+0xb0>
 8001dd6:	425a      	negs	r2, r3
 8001dd8:	50e2      	str	r2, [r4, r3]
 8001dda:	bd70      	pop	{r4, r5, r6, pc}
 8001ddc:	1a21      	subs	r1, r4, r0
 8001dde:	4630      	mov	r0, r6
 8001de0:	f000 f80e 	bl	8001e00 <_sbrk_r>
 8001de4:	3001      	adds	r0, #1
 8001de6:	d1eb      	bne.n	8001dc0 <_malloc_r+0x7c>
 8001de8:	230c      	movs	r3, #12
 8001dea:	6033      	str	r3, [r6, #0]
 8001dec:	4630      	mov	r0, r6
 8001dee:	f000 f818 	bl	8001e22 <__malloc_unlock>
 8001df2:	2000      	movs	r0, #0
 8001df4:	bd70      	pop	{r4, r5, r6, pc}
 8001df6:	bf00      	nop
 8001df8:	200000ac 	.word	0x200000ac
 8001dfc:	200000a8 	.word	0x200000a8

08001e00 <_sbrk_r>:
 8001e00:	b538      	push	{r3, r4, r5, lr}
 8001e02:	4c06      	ldr	r4, [pc, #24]	; (8001e1c <_sbrk_r+0x1c>)
 8001e04:	2300      	movs	r3, #0
 8001e06:	4605      	mov	r5, r0
 8001e08:	4608      	mov	r0, r1
 8001e0a:	6023      	str	r3, [r4, #0]
 8001e0c:	f000 f80a 	bl	8001e24 <_sbrk>
 8001e10:	1c43      	adds	r3, r0, #1
 8001e12:	d102      	bne.n	8001e1a <_sbrk_r+0x1a>
 8001e14:	6823      	ldr	r3, [r4, #0]
 8001e16:	b103      	cbz	r3, 8001e1a <_sbrk_r+0x1a>
 8001e18:	602b      	str	r3, [r5, #0]
 8001e1a:	bd38      	pop	{r3, r4, r5, pc}
 8001e1c:	20000134 	.word	0x20000134

08001e20 <__malloc_lock>:
 8001e20:	4770      	bx	lr

08001e22 <__malloc_unlock>:
 8001e22:	4770      	bx	lr

08001e24 <_sbrk>:
 8001e24:	4b04      	ldr	r3, [pc, #16]	; (8001e38 <_sbrk+0x14>)
 8001e26:	6819      	ldr	r1, [r3, #0]
 8001e28:	4602      	mov	r2, r0
 8001e2a:	b909      	cbnz	r1, 8001e30 <_sbrk+0xc>
 8001e2c:	4903      	ldr	r1, [pc, #12]	; (8001e3c <_sbrk+0x18>)
 8001e2e:	6019      	str	r1, [r3, #0]
 8001e30:	6818      	ldr	r0, [r3, #0]
 8001e32:	4402      	add	r2, r0
 8001e34:	601a      	str	r2, [r3, #0]
 8001e36:	4770      	bx	lr
 8001e38:	200000b0 	.word	0x200000b0
 8001e3c:	20000138 	.word	0x20000138

08001e40 <_init>:
 8001e40:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001e42:	bf00      	nop
 8001e44:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001e46:	bc08      	pop	{r3}
 8001e48:	469e      	mov	lr, r3
 8001e4a:	4770      	bx	lr

08001e4c <_fini>:
 8001e4c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001e4e:	bf00      	nop
 8001e50:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001e52:	bc08      	pop	{r3}
 8001e54:	469e      	mov	lr, r3
 8001e56:	4770      	bx	lr
