Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Sun Jan  7 11:50:49 2024
| Host         : DESKTOP-NUGS4OC running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file asy_fifo_control_sets_placed.rpt
| Design       : asy_fifo
| Device       : xc7k70t
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     8 |
|    Minimum number of control sets                        |     8 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    30 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     8 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     2 |
| >= 14 to < 16      |     0 |
| >= 16              |     2 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |              24 |            7 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              32 |            7 |
| Yes          | No                    | Yes                    |              10 |            4 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------+-----------------------------------+---------------------------+------------------+----------------+
|      Clock Signal      |           Enable Signal           |      Set/Reset Signal     | Slice Load Count | Bel Load Count |
+------------------------+-----------------------------------+---------------------------+------------------+----------------+
|  clk_read_i_IBUF_BUFG  | read_req_i_IBUF                   | syncronaizer_read/reset_i |                1 |              1 |
|  clk_write_i_IBUF_BUFG | write_req_i_IBUF                  | syncronaizer_read/reset_i |                1 |              1 |
|  clk_read_i_IBUF_BUFG  | read_control_unit_m/read_ptr_reg0 | syncronaizer_read/reset_i |                1 |              4 |
|  clk_write_i_IBUF_BUFG | write_control_unit_m/of_reg1      | syncronaizer_read/reset_i |                1 |              4 |
|  clk_read_i_IBUF_BUFG  |                                   | syncronaizer_read/reset_i |                3 |             12 |
|  clk_write_i_IBUF_BUFG |                                   | syncronaizer_read/reset_i |                4 |             12 |
|  clk_read_i_IBUF_BUFG  | read_req_i_IBUF                   |                           |                7 |             32 |
|  clk_write_i_IBUF_BUFG | write_req_i_IBUF                  |                           |                6 |             48 |
+------------------------+-----------------------------------+---------------------------+------------------+----------------+


