# Info: [9566]: Logging project transcript to file /nfs/home/x/x_ti/Modelsim/FPGA_ADV/lab3_2_impl_1/precision.log
# Info: [9566]: Logging suppressed messages transcript to file /nfs/home/x/x_ti/Modelsim/FPGA_ADV/lab3_2_impl_1/precision.log.suppressed
# Info: [9550]: Activated implementation lab3_2_impl_1 in project /nfs/home/x/x_ti/Modelsim/FPGA_ADV/lab3_2.psp.
new_project -name lab3_2 -folder /nfs/home/x/x_ti/Modelsim/FPGA_ADV -createimpl_name lab3_2_impl_1
# COMMAND: add_input_file {../Code/converter.vhd}
add_input_file {../Code/converter.vhd}
# COMMAND: setup_design -manufacturer Xilinx -family "VIRTEX-II Pro" -part 2VP30ff896 -speed -7
# Info: [15298]: Setting up the design to use synthesis library "xcv2p.syn"
# Info: [575]: The global max fanout is currently set to 10000 for Xilinx - VIRTEX-II Pro.
# Info: [15324]: Setting Part to: "2VP30ff896".
# Info: [15325]: Setting Process to: "7".
# Info: [7512]: The place and route tool for current technology is ISE.
setup_design -manufacturer Xilinx -family "VIRTEX-II Pro" -part 2VP30ff896 -speed -7
# COMMAND: setup_design -max_fanout=10000
# Info: [575]: The global max fanout is currently set to 10000 for Xilinx - VIRTEX-II Pro.
setup_design -max_fanout=10000
# COMMAND: compile
# Info: [3022]: Reading file: /CMC/tools/mentor/precision/Mgc_home/pkgs/psr/techlibs/xcv2p.syn.
# Info: [634]: Loading library initialization file /CMC/tools/mentor/precision/Mgc_home/pkgs/psr/userware/xilinx_rename.tcl
# Info: XILINX
# Info: [40000]: vhdlorder, Release 2016a.7
# Info: [40000]: Files sorted successfully.
# Info: [40000]: hdl-analyze, Release RTLC-Precision 2016a.7
# Info: [42502]: Analyzing input file "/CMC/tools/xilinx_10.1/ISE/vhdl/src/unisims/unisim_VCOMP.vhd" ...
# Info: [42502]: Analyzing input file "/nfs/home/x/x_ti/Modelsim/FPGA_ADV/../Code/converter.vhd" ...
# Info: [659]: Top module of the design is set to: converter.
# Info: [657]: Current working directory: /nfs/home/x/x_ti/Modelsim/FPGA_ADV/lab3_2_impl_1.
# Info: [40000]: RTLC-Driver, Release RTLC-Precision 2016a.7
# Info: [40000]: Last compiled on Jun  2 2016 06:11:46
# Info: [44512]: Initializing...
# Info: [44504]: Partitioning design ....
# Info: [40000]: RTLCompiler, Release RTLC-Precision 2016a.7
# Info: [40000]: Last compiled on Jun  2 2016 06:47:43
# Info: [44512]: Initializing...
# Info: [44522]: Root Module work.converter(arch): Pre-processing...
# Info: [44523]: Root Module work.converter(arch): Compiling...
# Info: [44842]: Compilation successfully completed.
# Info: [44841]: Counter Inferencing === Detected : 1, Inferred (Modgen/Selcounter/AddSub) : 1 (0 / 0 / 0), AcrossDH (Merged/Not-Merged) : (0 / 0), Not-Inferred (Acrossdh/Attempted) : (0 / 0), Local Vars : 0 ===
# Info: [44856]: Total lines of RTL compiled: 41.
# Info: [44835]: Total CPU time for compilation: 0.0 secs.
# Info: [44513]: Overall running time for compilation: 4.0 secs.
# Info: [657]: Current working directory: /nfs/home/x/x_ti/Modelsim/FPGA_ADV/lab3_2_impl_1.
# Info: [15330]: Doing rtl optimizations.
# Info: [660]: Finished compiling design.
compile
# COMMAND: synthesize
# Info: [657]: Current working directory: /nfs/home/x/x_ti/Modelsim/FPGA_ADV/lab3_2_impl_1.
# Info: [15002]: Optimizing design view:.work.converter.arch
# Info: [3027]: Writing file: /nfs/home/x/x_ti/Modelsim/FPGA_ADV/lab3_2_impl_1/converter.edf.
# Info: [3027]: Writing file: /nfs/home/x/x_ti/Modelsim/FPGA_ADV/lab3_2_impl_1/converter.ucf.
# Info: [660]: Finished synthesizing design.
# Info: [11019]: Total CPU time for synthesis: 0.0 s secs.
# Info: [11020]: Overall running time for synthesis: 0.2 s secs.
synthesize
# COMMAND: save_project
# Info: [9562]: Saved implementation lab3_2_impl_1 in project /nfs/home/x/x_ti/Modelsim/FPGA_ADV/lab3_2.psp.
save_project
# COMMAND: close_project -discard
