<stg><name>relu<ap_fixed<11, 9, 5, 3, 0>, ap_ufixed<9, 7, 5, 3, 0>, ReLU_config11></name>


<trans_list>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="2" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
entry:0 %specpipeline_ln42 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0

]]></Node>
<StgValue><ssdm name="specpipeline_ln42"/></StgValue>
</operation>

<operation id="3" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry:1 %data_26_val_read = read i11 @_ssdm_op_Read.ap_auto.i11, i11 %data_26_val

]]></Node>
<StgValue><ssdm name="data_26_val_read"/></StgValue>
</operation>

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry:2 %data_23_val_read = read i11 @_ssdm_op_Read.ap_auto.i11, i11 %data_23_val

]]></Node>
<StgValue><ssdm name="data_23_val_read"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry:3 %data_15_val_read = read i11 @_ssdm_op_Read.ap_auto.i11, i11 %data_15_val

]]></Node>
<StgValue><ssdm name="data_15_val_read"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry:4 %data_8_val_read = read i11 @_ssdm_op_Read.ap_auto.i11, i11 %data_8_val

]]></Node>
<StgValue><ssdm name="data_8_val_read"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry:5 %icmp_ln45 = icmp_sgt  i11 %data_8_val_read, i11 0

]]></Node>
<StgValue><ssdm name="icmp_ln45"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="11" bw="9" op_0_bw="11">
<![CDATA[
entry:6 %trunc_ln46 = trunc i11 %data_8_val_read

]]></Node>
<StgValue><ssdm name="trunc_ln46"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
entry:7 %select_ln45 = select i1 %icmp_ln45, i9 %trunc_ln46, i9 0

]]></Node>
<StgValue><ssdm name="select_ln45"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry:8 %icmp_ln45_8 = icmp_sgt  i11 %data_15_val_read, i11 0

]]></Node>
<StgValue><ssdm name="icmp_ln45_8"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="14" bw="9" op_0_bw="11">
<![CDATA[
entry:9 %trunc_ln46_8 = trunc i11 %data_15_val_read

]]></Node>
<StgValue><ssdm name="trunc_ln46_8"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
entry:10 %select_ln45_8 = select i1 %icmp_ln45_8, i9 %trunc_ln46_8, i9 0

]]></Node>
<StgValue><ssdm name="select_ln45_8"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry:11 %icmp_ln45_9 = icmp_sgt  i11 %data_23_val_read, i11 0

]]></Node>
<StgValue><ssdm name="icmp_ln45_9"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="9" op_0_bw="11">
<![CDATA[
entry:12 %trunc_ln46_9 = trunc i11 %data_23_val_read

]]></Node>
<StgValue><ssdm name="trunc_ln46_9"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
entry:13 %select_ln45_9 = select i1 %icmp_ln45_9, i9 %trunc_ln46_9, i9 0

]]></Node>
<StgValue><ssdm name="select_ln45_9"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry:14 %icmp_ln45_10 = icmp_sgt  i11 %data_26_val_read, i11 0

]]></Node>
<StgValue><ssdm name="icmp_ln45_10"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="9" op_0_bw="11">
<![CDATA[
entry:15 %trunc_ln46_10 = trunc i11 %data_26_val_read

]]></Node>
<StgValue><ssdm name="trunc_ln46_10"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
entry:16 %select_ln45_10 = select i1 %icmp_ln45_10, i9 %trunc_ln46_10, i9 0

]]></Node>
<StgValue><ssdm name="select_ln45_10"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="36" op_0_bw="36" op_1_bw="9">
<![CDATA[
entry:17 %newret = insertvalue i36 <undef>, i9 %select_ln45

]]></Node>
<StgValue><ssdm name="newret"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="36" op_0_bw="36" op_1_bw="9">
<![CDATA[
entry:18 %newret2 = insertvalue i36 %newret, i9 %select_ln45_8

]]></Node>
<StgValue><ssdm name="newret2"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="36" op_0_bw="36" op_1_bw="9">
<![CDATA[
entry:19 %newret4 = insertvalue i36 %newret2, i9 %select_ln45_9

]]></Node>
<StgValue><ssdm name="newret4"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="36" op_0_bw="36" op_1_bw="9">
<![CDATA[
entry:20 %newret6 = insertvalue i36 %newret4, i9 %select_ln45_10

]]></Node>
<StgValue><ssdm name="newret6"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="36">
<![CDATA[
entry:21 %ret_ln45 = ret i36 %newret6

]]></Node>
<StgValue><ssdm name="ret_ln45"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
