IBANK,CBANK,OBANK,INPIN,CLKPIN,OUTPIN,IOSTANDARD,DESIGN,
64,65,65,IO_L1P_T0L_N0_DBC_64,IO_L13P_T2L_N0_GC_QBC_65,IO_L14P_T2L_N2_GC_65,HSLVDCI_15,IBUF_MASTER_IOSTANDARD_HSLVDCI_15,
64,65,65,IO_L1P_T0L_N0_DBC_64,IO_L13P_T2L_N0_GC_QBC_65,IO_L14P_T2L_N2_GC_65,HSLVDCI_18,IBUF_MASTER_IOSTANDARD_HSLVDCI_18,
64,65,65,IO_L1P_T0L_N0_DBC_64,IO_L13P_T2L_N0_GC_QBC_65,IO_L14P_T2L_N2_GC_65,HSTL_I_12,IBUF_MASTER_IOSTANDARD_HSTL_I_12,
64,65,65,IO_L1P_T0L_N0_DBC_64,IO_L13P_T2L_N0_GC_QBC_65,IO_L14P_T2L_N2_GC_65,HSTL_I_18,IBUF_MASTER_IOSTANDARD_HSTL_I_18,
64,65,65,IO_L1P_T0L_N0_DBC_64,IO_L13P_T2L_N0_GC_QBC_65,IO_L14P_T2L_N2_GC_65,HSTL_I_DCI_12,IBUF_MASTER_IOSTANDARD_HSTL_I_DCI_12,
64,65,65,IO_L1P_T0L_N0_DBC_64,IO_L13P_T2L_N0_GC_QBC_65,IO_L14P_T2L_N2_GC_65,HSTL_I_DCI_18,IBUF_MASTER_IOSTANDARD_HSTL_I_DCI_18,
64,65,65,IO_L1P_T0L_N0_DBC_64,IO_L13P_T2L_N0_GC_QBC_65,IO_L14P_T2L_N2_GC_65,HSTL_I_DCI,IBUF_MASTER_IOSTANDARD_HSTL_I_DCI,
64,65,65,IO_L1P_T0L_N0_DBC_64,IO_L13P_T2L_N0_GC_QBC_65,IO_L14P_T2L_N2_GC_65,HSTL_I,IBUF_MASTER_IOSTANDARD_HSTL_I,
64,65,65,IO_L1P_T0L_N0_DBC_64,IO_L13P_T2L_N0_GC_QBC_65,IO_L14P_T2L_N2_GC_65,HSUL_12_DCI,IBUF_MASTER_IOSTANDARD_HSUL_12_DCI,
64,65,65,IO_L1P_T0L_N0_DBC_64,IO_L13P_T2L_N0_GC_QBC_65,IO_L14P_T2L_N2_GC_65,HSUL_12,IBUF_MASTER_IOSTANDARD_HSUL_12,
64,65,65,IO_L1P_T0L_N0_DBC_64,IO_L13P_T2L_N0_GC_QBC_65,IO_L14P_T2L_N2_GC_65,LVCMOS12,IBUF_MASTER_IOSTANDARD_LVCMOS12,
64,65,65,IO_L1P_T0L_N0_DBC_64,IO_L13P_T2L_N0_GC_QBC_65,IO_L14P_T2L_N2_GC_65,LVCMOS15,IBUF_MASTER_IOSTANDARD_LVCMOS15,
64,65,65,IO_L1P_T0L_N0_DBC_64,IO_L13P_T2L_N0_GC_QBC_65,IO_L14P_T2L_N2_GC_65,LVCMOS18,IBUF_MASTER_IOSTANDARD_LVCMOS18,
64,65,65,IO_L1P_T0L_N0_DBC_64,IO_L13P_T2L_N0_GC_QBC_65,IO_L14P_T2L_N2_GC_65,LVDCI_15,IBUF_MASTER_IOSTANDARD_LVDCI_15,
64,65,65,IO_L1P_T0L_N0_DBC_64,IO_L13P_T2L_N0_GC_QBC_65,IO_L14P_T2L_N2_GC_65,LVDCI_18,IBUF_MASTER_IOSTANDARD_LVDCI_18,
64,65,65,IO_L1P_T0L_N0_DBC_64,IO_L13P_T2L_N0_GC_QBC_65,IO_L14P_T2L_N2_GC_65,POD10_DCI,IBUF_MASTER_IOSTANDARD_POD10_DCI,
64,65,65,IO_L1P_T0L_N0_DBC_64,IO_L13P_T2L_N0_GC_QBC_65,IO_L14P_T2L_N2_GC_65,POD10,IBUF_MASTER_IOSTANDARD_POD10,
64,65,65,IO_L1P_T0L_N0_DBC_64,IO_L13P_T2L_N0_GC_QBC_65,IO_L14P_T2L_N2_GC_65,POD12_DCI,IBUF_MASTER_IOSTANDARD_POD12_DCI,
64,65,65,IO_L1P_T0L_N0_DBC_64,IO_L13P_T2L_N0_GC_QBC_65,IO_L14P_T2L_N2_GC_65,POD12,IBUF_MASTER_IOSTANDARD_POD12,
64,65,65,IO_L1P_T0L_N0_DBC_64,IO_L13P_T2L_N0_GC_QBC_65,IO_L14P_T2L_N2_GC_65,SSTL12_DCI,IBUF_MASTER_IOSTANDARD_SSTL12_DCI,
64,65,65,IO_L1P_T0L_N0_DBC_64,IO_L13P_T2L_N0_GC_QBC_65,IO_L14P_T2L_N2_GC_65,SSTL12,IBUF_MASTER_IOSTANDARD_SSTL12,
64,65,65,IO_L1P_T0L_N0_DBC_64,IO_L13P_T2L_N0_GC_QBC_65,IO_L14P_T2L_N2_GC_65,SSTL135_DCI,IBUF_MASTER_IOSTANDARD_SSTL135_DCI,
64,65,65,IO_L1P_T0L_N0_DBC_64,IO_L13P_T2L_N0_GC_QBC_65,IO_L14P_T2L_N2_GC_65,SSTL135,IBUF_MASTER_IOSTANDARD_SSTL135,
64,65,65,IO_L1P_T0L_N0_DBC_64,IO_L13P_T2L_N0_GC_QBC_65,IO_L14P_T2L_N2_GC_65,SSTL15_DCI,IBUF_MASTER_IOSTANDARD_SSTL15_DCI,
64,65,65,IO_L1P_T0L_N0_DBC_64,IO_L13P_T2L_N0_GC_QBC_65,IO_L14P_T2L_N2_GC_65,SSTL15,IBUF_MASTER_IOSTANDARD_SSTL15,
64,65,65,IO_L1P_T0L_N0_DBC_64,IO_L13P_T2L_N0_GC_QBC_65,IO_L14P_T2L_N2_GC_65,SSTL18_I_DCI,IBUF_MASTER_IOSTANDARD_SSTL18_I_DCI,
64,65,65,IO_L1P_T0L_N0_DBC_64,IO_L13P_T2L_N0_GC_QBC_65,IO_L14P_T2L_N2_GC_65,SSTL18_I,IBUF_MASTER_IOSTANDARD_SSTL18_I,
64,65,65,IO_L1N_T0L_N1_DBC_64,IO_L13P_T2L_N0_GC_QBC_65,IO_L14P_T2L_N2_GC_65,HSLVDCI_15,IBUF_SLAVE_IOSTANDARD_HSLVDCI_15,
64,65,65,IO_L1N_T0L_N1_DBC_64,IO_L13P_T2L_N0_GC_QBC_65,IO_L14P_T2L_N2_GC_65,HSLVDCI_18,IBUF_SLAVE_IOSTANDARD_HSLVDCI_18,
64,65,65,IO_L1N_T0L_N1_DBC_64,IO_L13P_T2L_N0_GC_QBC_65,IO_L14P_T2L_N2_GC_65,HSTL_I_12,IBUF_SLAVE_IOSTANDARD_HSTL_I_12,
64,65,65,IO_L1N_T0L_N1_DBC_64,IO_L13P_T2L_N0_GC_QBC_65,IO_L14P_T2L_N2_GC_65,HSTL_I_18,IBUF_SLAVE_IOSTANDARD_HSTL_I_18,
64,65,65,IO_L1N_T0L_N1_DBC_64,IO_L13P_T2L_N0_GC_QBC_65,IO_L14P_T2L_N2_GC_65,HSTL_I_DCI_12,IBUF_SLAVE_IOSTANDARD_HSTL_I_DCI_12,
64,65,65,IO_L1N_T0L_N1_DBC_64,IO_L13P_T2L_N0_GC_QBC_65,IO_L14P_T2L_N2_GC_65,HSTL_I_DCI_18,IBUF_SLAVE_IOSTANDARD_HSTL_I_DCI_18,
64,65,65,IO_L1N_T0L_N1_DBC_64,IO_L13P_T2L_N0_GC_QBC_65,IO_L14P_T2L_N2_GC_65,HSTL_I_DCI,IBUF_SLAVE_IOSTANDARD_HSTL_I_DCI,
64,65,65,IO_L1N_T0L_N1_DBC_64,IO_L13P_T2L_N0_GC_QBC_65,IO_L14P_T2L_N2_GC_65,HSTL_I,IBUF_SLAVE_IOSTANDARD_HSTL_I,
64,65,65,IO_L1N_T0L_N1_DBC_64,IO_L13P_T2L_N0_GC_QBC_65,IO_L14P_T2L_N2_GC_65,HSUL_12_DCI,IBUF_SLAVE_IOSTANDARD_HSUL_12_DCI,
64,65,65,IO_L1N_T0L_N1_DBC_64,IO_L13P_T2L_N0_GC_QBC_65,IO_L14P_T2L_N2_GC_65,HSUL_12,IBUF_SLAVE_IOSTANDARD_HSUL_12,
64,65,65,IO_L1N_T0L_N1_DBC_64,IO_L13P_T2L_N0_GC_QBC_65,IO_L14P_T2L_N2_GC_65,LVCMOS12,IBUF_SLAVE_IOSTANDARD_LVCMOS12,
64,65,65,IO_L1N_T0L_N1_DBC_64,IO_L13P_T2L_N0_GC_QBC_65,IO_L14P_T2L_N2_GC_65,LVCMOS15,IBUF_SLAVE_IOSTANDARD_LVCMOS15,
64,65,65,IO_L1N_T0L_N1_DBC_64,IO_L13P_T2L_N0_GC_QBC_65,IO_L14P_T2L_N2_GC_65,LVCMOS18,IBUF_SLAVE_IOSTANDARD_LVCMOS18,
64,65,65,IO_L1N_T0L_N1_DBC_64,IO_L13P_T2L_N0_GC_QBC_65,IO_L14P_T2L_N2_GC_65,LVDCI_15,IBUF_SLAVE_IOSTANDARD_LVDCI_15,
64,65,65,IO_L1N_T0L_N1_DBC_64,IO_L13P_T2L_N0_GC_QBC_65,IO_L14P_T2L_N2_GC_65,LVDCI_18,IBUF_SLAVE_IOSTANDARD_LVDCI_18,
64,65,65,IO_L1N_T0L_N1_DBC_64,IO_L13P_T2L_N0_GC_QBC_65,IO_L14P_T2L_N2_GC_65,POD10_DCI,IBUF_SLAVE_IOSTANDARD_POD10_DCI,
64,65,65,IO_L1N_T0L_N1_DBC_64,IO_L13P_T2L_N0_GC_QBC_65,IO_L14P_T2L_N2_GC_65,POD10,IBUF_SLAVE_IOSTANDARD_POD10,
64,65,65,IO_L1N_T0L_N1_DBC_64,IO_L13P_T2L_N0_GC_QBC_65,IO_L14P_T2L_N2_GC_65,POD12_DCI,IBUF_SLAVE_IOSTANDARD_POD12_DCI,
64,65,65,IO_L1N_T0L_N1_DBC_64,IO_L13P_T2L_N0_GC_QBC_65,IO_L14P_T2L_N2_GC_65,POD12,IBUF_SLAVE_IOSTANDARD_POD12,
64,65,65,IO_L1N_T0L_N1_DBC_64,IO_L13P_T2L_N0_GC_QBC_65,IO_L14P_T2L_N2_GC_65,SSTL12_DCI,IBUF_SLAVE_IOSTANDARD_SSTL12_DCI,
64,65,65,IO_L1N_T0L_N1_DBC_64,IO_L13P_T2L_N0_GC_QBC_65,IO_L14P_T2L_N2_GC_65,SSTL12,IBUF_SLAVE_IOSTANDARD_SSTL12,
64,65,65,IO_L1N_T0L_N1_DBC_64,IO_L13P_T2L_N0_GC_QBC_65,IO_L14P_T2L_N2_GC_65,SSTL135_DCI,IBUF_SLAVE_IOSTANDARD_SSTL135_DCI,
64,65,65,IO_L1N_T0L_N1_DBC_64,IO_L13P_T2L_N0_GC_QBC_65,IO_L14P_T2L_N2_GC_65,SSTL135,IBUF_SLAVE_IOSTANDARD_SSTL135,
64,65,65,IO_L1N_T0L_N1_DBC_64,IO_L13P_T2L_N0_GC_QBC_65,IO_L14P_T2L_N2_GC_65,SSTL15_DCI,IBUF_SLAVE_IOSTANDARD_SSTL15_DCI,
64,65,65,IO_L1N_T0L_N1_DBC_64,IO_L13P_T2L_N0_GC_QBC_65,IO_L14P_T2L_N2_GC_65,SSTL15,IBUF_SLAVE_IOSTANDARD_SSTL15,
64,65,65,IO_L1N_T0L_N1_DBC_64,IO_L13P_T2L_N0_GC_QBC_65,IO_L14P_T2L_N2_GC_65,SSTL18_I_DCI,IBUF_SLAVE_IOSTANDARD_SSTL18_I_DCI,
64,65,65,IO_L1N_T0L_N1_DBC_64,IO_L13P_T2L_N0_GC_QBC_65,IO_L14P_T2L_N2_GC_65,SSTL18_I,IBUF_SLAVE_IOSTANDARD_SSTL18_I,
64,65,65,IO_T1U_N12_64,IO_L13P_T2L_N0_GC_QBC_65,IO_L14P_T2L_N2_GC_65,HSLVDCI_15,IBUF_SNGL_IOSTANDARD_HSLVDCI_15,
64,65,65,IO_T1U_N12_64,IO_L13P_T2L_N0_GC_QBC_65,IO_L14P_T2L_N2_GC_65,HSLVDCI_18,IBUF_SNGL_IOSTANDARD_HSLVDCI_18,
64,65,65,IO_T1U_N12_64,IO_L13P_T2L_N0_GC_QBC_65,IO_L14P_T2L_N2_GC_65,HSTL_I_12,IBUF_SNGL_IOSTANDARD_HSTL_I_12,
64,65,65,IO_T1U_N12_64,IO_L13P_T2L_N0_GC_QBC_65,IO_L14P_T2L_N2_GC_65,HSTL_I_18,IBUF_SNGL_IOSTANDARD_HSTL_I_18,
64,65,65,IO_T1U_N12_64,IO_L13P_T2L_N0_GC_QBC_65,IO_L14P_T2L_N2_GC_65,HSTL_I_DCI_12,IBUF_SNGL_IOSTANDARD_HSTL_I_DCI_12,
64,65,65,IO_T1U_N12_64,IO_L13P_T2L_N0_GC_QBC_65,IO_L14P_T2L_N2_GC_65,HSTL_I_DCI_18,IBUF_SNGL_IOSTANDARD_HSTL_I_DCI_18,
64,65,65,IO_T1U_N12_64,IO_L13P_T2L_N0_GC_QBC_65,IO_L14P_T2L_N2_GC_65,HSTL_I_DCI,IBUF_SNGL_IOSTANDARD_HSTL_I_DCI,
64,65,65,IO_T1U_N12_64,IO_L13P_T2L_N0_GC_QBC_65,IO_L14P_T2L_N2_GC_65,HSTL_I,IBUF_SNGL_IOSTANDARD_HSTL_I,
64,65,65,IO_T1U_N12_64,IO_L13P_T2L_N0_GC_QBC_65,IO_L14P_T2L_N2_GC_65,HSUL_12_DCI,IBUF_SNGL_IOSTANDARD_HSUL_12_DCI,
64,65,65,IO_T1U_N12_64,IO_L13P_T2L_N0_GC_QBC_65,IO_L14P_T2L_N2_GC_65,HSUL_12,IBUF_SNGL_IOSTANDARD_HSUL_12,
64,65,65,IO_T1U_N12_64,IO_L13P_T2L_N0_GC_QBC_65,IO_L14P_T2L_N2_GC_65,LVCMOS12,IBUF_SNGL_IOSTANDARD_LVCMOS12,
64,65,65,IO_T1U_N12_64,IO_L13P_T2L_N0_GC_QBC_65,IO_L14P_T2L_N2_GC_65,LVCMOS15,IBUF_SNGL_IOSTANDARD_LVCMOS15,
64,65,65,IO_T1U_N12_64,IO_L13P_T2L_N0_GC_QBC_65,IO_L14P_T2L_N2_GC_65,LVCMOS18,IBUF_SNGL_IOSTANDARD_LVCMOS18,
64,65,65,IO_T1U_N12_64,IO_L13P_T2L_N0_GC_QBC_65,IO_L14P_T2L_N2_GC_65,LVDCI_15,IBUF_SNGL_IOSTANDARD_LVDCI_15,
64,65,65,IO_T1U_N12_64,IO_L13P_T2L_N0_GC_QBC_65,IO_L14P_T2L_N2_GC_65,LVDCI_18,IBUF_SNGL_IOSTANDARD_LVDCI_18,
64,65,65,IO_T1U_N12_64,IO_L13P_T2L_N0_GC_QBC_65,IO_L14P_T2L_N2_GC_65,POD10_DCI,IBUF_SNGL_IOSTANDARD_POD10_DCI,
64,65,65,IO_T1U_N12_64,IO_L13P_T2L_N0_GC_QBC_65,IO_L14P_T2L_N2_GC_65,POD10,IBUF_SNGL_IOSTANDARD_POD10,
64,65,65,IO_T1U_N12_64,IO_L13P_T2L_N0_GC_QBC_65,IO_L14P_T2L_N2_GC_65,POD12_DCI,IBUF_SNGL_IOSTANDARD_POD12_DCI,
64,65,65,IO_T1U_N12_64,IO_L13P_T2L_N0_GC_QBC_65,IO_L14P_T2L_N2_GC_65,POD12,IBUF_SNGL_IOSTANDARD_POD12,
64,65,65,IO_T1U_N12_64,IO_L13P_T2L_N0_GC_QBC_65,IO_L14P_T2L_N2_GC_65,SSTL12_DCI,IBUF_SNGL_IOSTANDARD_SSTL12_DCI,
64,65,65,IO_T1U_N12_64,IO_L13P_T2L_N0_GC_QBC_65,IO_L14P_T2L_N2_GC_65,SSTL12,IBUF_SNGL_IOSTANDARD_SSTL12,
64,65,65,IO_T1U_N12_64,IO_L13P_T2L_N0_GC_QBC_65,IO_L14P_T2L_N2_GC_65,SSTL135_DCI,IBUF_SNGL_IOSTANDARD_SSTL135_DCI,
64,65,65,IO_T1U_N12_64,IO_L13P_T2L_N0_GC_QBC_65,IO_L14P_T2L_N2_GC_65,SSTL135,IBUF_SNGL_IOSTANDARD_SSTL135,
64,65,65,IO_T1U_N12_64,IO_L13P_T2L_N0_GC_QBC_65,IO_L14P_T2L_N2_GC_65,SSTL15_DCI,IBUF_SNGL_IOSTANDARD_SSTL15_DCI,
64,65,65,IO_T1U_N12_64,IO_L13P_T2L_N0_GC_QBC_65,IO_L14P_T2L_N2_GC_65,SSTL15,IBUF_SNGL_IOSTANDARD_SSTL15,
64,65,65,IO_T1U_N12_64,IO_L13P_T2L_N0_GC_QBC_65,IO_L14P_T2L_N2_GC_65,SSTL18_I_DCI,IBUF_SNGL_IOSTANDARD_SSTL18_I_DCI,
64,65,65,IO_T1U_N12_64,IO_L13P_T2L_N0_GC_QBC_65,IO_L14P_T2L_N2_GC_65,SSTL18_I,IBUF_SNGL_IOSTANDARD_SSTL18_I,
