#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Wed Aug 21 11:16:08 2024
# Process ID: 15472
# Current directory: E:/FYP/FPGA_XILINX/Memory_Design/Basic_Memory_Design
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent16504 E:\FYP\FPGA_XILINX\Memory_Design\Basic_Memory_Design\Basic_Memory_Design.xpr
# Log file: E:/FYP/FPGA_XILINX/Memory_Design/Basic_Memory_Design/vivado.log
# Journal file: E:/FYP/FPGA_XILINX/Memory_Design/Basic_Memory_Design\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/FYP/FPGA_XILINX/Memory_Design/Basic_Memory_Design/Basic_Memory_Design.xpr
INFO: [Project 1-313] Project file moved from 'E:/FYP/FPGA_XILINX 2/Memory_Design/Basic_Memory_Design' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 842.242 ; gain = 103.426
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7z020clg484-1
Top: Basic_Memory_Design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 979.891 ; gain = 115.645
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Basic_Memory_Design' [E:/FYP/FPGA_XILINX/Memory_Design/Basic_Memory_Design/Basic_Memory_Design.srcs/sources_1/new/Basic_Memory_Design.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Basic_Memory_Design' (1#1) [E:/FYP/FPGA_XILINX/Memory_Design/Basic_Memory_Design/Basic_Memory_Design.srcs/sources_1/new/Basic_Memory_Design.v:1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1022.395 ; gain = 158.148
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1022.395 ; gain = 158.148
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1022.395 ; gain = 158.148
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1383.652 ; gain = 519.406
6 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1383.652 ; gain = 519.445
close_design
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/FYP/FPGA_XILINX/Memory_Design/Basic_Memory_Design/Basic_Memory_Design.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Basic_Memory_Design_Tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/FYP/FPGA_XILINX/Memory_Design/Basic_Memory_Design/Basic_Memory_Design.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Basic_Memory_Design_Tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FYP/FPGA_XILINX/Memory_Design/Basic_Memory_Design/Basic_Memory_Design.srcs/sources_1/new/Basic_Memory_Design.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Basic_Memory_Design
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FYP/FPGA_XILINX/Memory_Design/Basic_Memory_Design/Basic_Memory_Design.srcs/sim_1/new/Basic_Memory_Design_Tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Basic_Memory_Design_Tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FYP/FPGA_XILINX/Memory_Design/Basic_Memory_Design/Basic_Memory_Design.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/FYP/FPGA_XILINX/Memory_Design/Basic_Memory_Design/Basic_Memory_Design.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 7441e1b39cad48c484114d5d996522e0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Basic_Memory_Design_Tb_behav xil_defaultlib.Basic_Memory_Design_Tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "E:/FYP/FPGA_XILINX/Memory_Design/Basic_Memory_Design/Basic_Memory_Design.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Basic_Memory_Design
Compiling module xil_defaultlib.Basic_Memory_Design_Tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Basic_Memory_Design_Tb_behav

****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source E:/FYP/FPGA_XILINX/Memory_Design/Basic_Memory_Design/Basic_Memory_Design.sim/sim_1/behav/xsim/xsim.dir/Basic_Memory_Design_Tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Aug 21 11:37:20 2024...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/FYP/FPGA_XILINX/Memory_Design/Basic_Memory_Design/Basic_Memory_Design.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Basic_Memory_Design_Tb_behav -key {Behavioral:sim_1:Functional:Basic_Memory_Design_Tb} -tclbatch {Basic_Memory_Design_Tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source Basic_Memory_Design_Tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 0.1ms
Address :   59, Data:118
Address :  241, Data:226
Address :  129, Data:  2
Address :   44, Data: 88
Address :  141, Data: 26
Address :  214, Data:172
Address :  207, Data:158
Address :   72, Data:144
Address :   72, Data:144
Address :   82, Data:164
$finish called at time : 2078 ns : File "E:/FYP/FPGA_XILINX/Memory_Design/Basic_Memory_Design/Basic_Memory_Design.srcs/sim_1/new/Basic_Memory_Design_Tb.v" Line 31
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Basic_Memory_Design_Tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 0.1ms
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1414.125 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Wed Aug 21 11:45:24 2024...
