VPR FPGA Placement and Routing.
Version: 8.1.0-dev+dadca7ecf
Revision: v8.0.0-rc2-2894-gdadca7ecf
Compiled: 2024-05-03T10:34:26
Compiler: GNU 9.4.0 on Linux-5.15.0-67-generic x86_64
Build Info: release IPO VTR_ASSERT_LEVEL=2

University of Toronto
verilogtorouting.org
vtr-users@googlegroups.com
This is free open source code under MIT license.

VPR was run with the following command-line:
vpr /home/adarsh/vaman/symbiflow/quicklogic-arch-defs/share/arch/ql-eos-s3_wlcsp/arch.timing.xml des.eblif --device ql-eos-s3 --max_router_iterations 500 --routing_failure_predictor off --router_high_fanout_threshold -1 --constant_net_method route --route_chan_width 100 --clock_modeling route --place_delay_model delta_override --router_lookahead map --check_route quick --strict_checks off --allow_dangling_combinational_nodes on --disable_errors check_unbuffered_edges:check_route --congested_routing_iteration_threshold 0.8 --incremental_reroute_delay_ripup off --base_cost_type delay_normalized_length_bounded --bb_factor 10 --initial_pres_fac 4.0 --check_rr_graph off --suppress_warnings ,sum_pin_class:check_unbuffered_edges:load_rr_indexed_data_T_values:check_rr_node:trans_per_R:check_route:set_rr_graph_tool_comment:warn_model_missing_timing --read_rr_graph /home/adarsh/vaman/symbiflow/quicklogic-arch-defs/share/arch/ql-eos-s3_wlcsp/rr_graph_ql-eos-s3_wlcsp.rr_graph.real.bin --read_placement_delay_lookup /home/adarsh/vaman/symbiflow/quicklogic-arch-defs/share/arch/ql-eos-s3_wlcsp/rr_graph_ql-eos-s3_wlcsp.place_delay.bin --sdc_file /home/adarsh/vl/2/build/des_dummy.sdc --fix_clusters des_constraints.place --place


Architecture file: /home/adarsh/vaman/symbiflow/quicklogic-arch-defs/share/arch/ql-eos-s3_wlcsp/arch.timing.xml
Circuit name: des

# Loading Architecture Description
# Loading Architecture Description took 0.26 seconds (max_rss 28.4 MiB, delta_rss +22.9 MiB)
# Building complex block graph
# Building complex block graph took 0.06 seconds (max_rss 35.2 MiB, delta_rss +6.8 MiB)
# Load circuit
# Load circuit took 0.13 seconds (max_rss 76.3 MiB, delta_rss +41.1 MiB)
# Clean circuit
Absorbed 15285 LUT buffers
Inferred  106 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred   48 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Swept input(s)      : 0
Swept output(s)     : 0 (0 dangling, 0 constant)
Swept net(s)        : 141
Swept block(s)      : 1
Constant Pins Marked: 154
# Clean circuit took 0.60 seconds (max_rss 395.8 MiB, delta_rss +319.4 MiB)
# Compress circuit
# Compress circuit took 0.01 seconds (max_rss 396.3 MiB, delta_rss +0.5 MiB)
# Verify circuit
# Verify circuit took 0.00 seconds (max_rss 396.3 MiB, delta_rss +0.0 MiB)
Circuit Statistics:
  Blocks: 1965
    .input    :       5
    .output   :       8
    ASSP      :       1
    BIDIR_CELL:      13
    C_FRAG    :     168
    F_FRAG    :      89
    GND       :       1
    Q_FRAG    :     414
    T_FRAG    :    1265
    VCC       :       1
  Nets  : 1957
    Avg Fanout:     7.4
    Max Fanout:  4732.0
    Min Fanout:     1.0
  Netlist Clocks: 2
# Build Timing Graph
Warning 1: Inferred implicit clock source clk1_dffe_Q.QZ[0] for netlist clock clk1 (possibly data used as clock)
  Timing Graph Nodes: 16369
  Timing Graph Edges: 27813
  Timing Graph Levels: 132
# Build Timing Graph took 0.01 seconds (max_rss 396.3 MiB, delta_rss +0.0 MiB)
Netlist contains 2 clocks
  Netlist Clock 'clk1' Fanout: 208 pins (1.3%), 208 blocks (10.6%)
  Netlist Clock 'clk' Fanout: 207 pins (1.3%), 207 blocks (10.5%)
# Load Timing Constraints

SDC file '/home/adarsh/vl/2/build/des_dummy.sdc' contained no SDC commands
Setting default timing constraints:
   * constrain all primay inputs and primary outputs on a virtual external clock 'virtual_io_clock'
   * optimize all netlist and virtual clocks to run as fast as possible
   * ignore cross netlist clock domain timing paths
Timing constraints created 3 clocks
  Constrained Clock 'virtual_io_clock' (Virtual Clock)
  Constrained Clock 'clk1' Source: 'clk1_dffe_Q.QZ[0]'
  Constrained Clock 'clk' Source: 'u_qlal4s3b_cell_macro.Sys_Clk0[0]'

# Load Timing Constraints took 0.00 seconds (max_rss 396.3 MiB, delta_rss +0.0 MiB)
Timing analysis: ON
Circuit netlist file: des.net
Circuit placement file: des.place
Circuit routing file: des.route
Circuit SDC file: /home/adarsh/vl/2/build/des_dummy.sdc

Packer: ENABLED
Placer: ENABLED
Router: DISABLED
Analysis: DISABLED

NetlistOpts.abosrb_buffer_luts            : true
NetlistOpts.sweep_dangling_primary_ios    : true
NetlistOpts.sweep_dangling_nets           : true
NetlistOpts.sweep_dangling_blocks         : true
NetlistOpts.sweep_constant_primary_outputs: false
NetlistOpts.netlist_verbosity             : 1
NetlistOpts.const_gen_inference           : COMB_SEQ

PackerOpts.allow_unrelated_clustering: auto
PackerOpts.alpha_clustering: 0.750000
PackerOpts.beta_clustering: 0.900000
PackerOpts.cluster_seed_type: BLEND2
PackerOpts.connection_driven: true
PackerOpts.global_clocks: true
PackerOpts.hill_climbing_flag: false
PackerOpts.inter_cluster_net_delay: 1.000000
PackerOpts.timing_driven: true
PackerOpts.target_external_pin_util: auto

PlacerOpts.place_freq: PLACE_ONCE
PlacerOpts.place_algorithm: CRITICALITY_TIMING_PLACE
PlacerOpts.pad_loc_type: FREE
PlacerOpts.constraints_file: Using constraints file 'des_constraints.place'
PlacerOpts.place_cost_exp: 1.000000
PlacerOpts.place_chan_width: 100
PlacerOpts.inner_loop_recompute_divider: 0
PlacerOpts.recompute_crit_iter: 1
PlacerOpts.timing_tradeoff: 0.500000
PlacerOpts.td_place_exp_first: 1.000000
PlacerOpts.td_place_exp_last: 8.000000
PlacerOpts.delay_offset: 0.000000
PlacerOpts.delay_ramp_delta_threshold: -1
PlacerOpts.delay_ramp_slope: 0.000000
PlacerOpts.tsu_rel_margin: 1.000000
PlacerOpts.tsu_abs_margin: 0.000000
PlacerOpts.post_place_timing_report_file: 
PlacerOpts.allowed_tiles_for_delay_model: 
PlacerOpts.delay_model_reducer: MIN
PlacerOpts.delay_model_type: DELTA_OVERRIDE
PlacerOpts.rlim_escape_fraction: 0.000000
PlacerOpts.move_stats_file: 
PlacerOpts.placement_saves_per_temperature: 0
PlacerOpts.effort_scaling: CIRCUIT
PlacerOpts.place_delta_delay_matrix_calculation_method: ASTAR_ROUTE
PlaceOpts.seed: 1
AnnealSched.type: AUTO_SCHED
AnnealSched.inner_num: 1.000000

RoutingArch.directionality: BI_DIRECTIONAL
RoutingArch.switch_block_type: WILTON
RoutingArch.Fs: 3

# Load Packing
Begin loading packed FPGA netlist file.
Netlist generated from file 'des.net'.
Detected 2 constant generators (to see names run with higher pack verbosity)
Finished loading packed FPGA netlist file (took 0.242846 seconds).
# Load Packing took 0.25 seconds (max_rss 400.2 MiB, delta_rss +4.0 MiB)
Warning 2: Netlist contains 0 global net to non-global architecture pin connections
Warning 3: Logic block #815 ($false) has only 1 output pin '$false.GND0_GND[0]'. It may be a constant generator.
Warning 4: Logic block #816 ($true) has only 1 output pin '$true.VCC0_VCC[0]'. It may be a constant generator.

Netlist num_nets: 1679
Netlist num_blocks: 817
Netlist EMPTY blocks: 0.
Netlist PB-GMUX blocks: 0.
Netlist PB-LOGIC blocks: 801.
Netlist PB-CLOCK blocks: 0.
Netlist PB-MULT blocks: 0.
Netlist PB-SDIOMUX blocks: 0.
Netlist PB-RAM blocks: 0.
Netlist PB-SYN_VCC blocks: 1.
Netlist PB-BIDIR blocks: 13.
Netlist PB-SYN_GND blocks: 1.
Netlist PB-ASSP blocks: 1.
Netlist inputs pins: 5
Netlist output pins: 34


Pb types usage...
  PB-LOGIC          : 801
   LOGIC            : 801
    FRAGS           : 801
     c_frag_modes   : 801
      SINGLE        : 168
       c_frag       : 168
      SPLIT         : 633
       b_frag       : 633
       t_frag       : 632
     f_frag         : 89
     q_frag_modes   : 414
      INT           : 265
       q_frag       : 265
      EXT           : 149
       q_frag       : 149
  PB-SYN_VCC        : 1
   VCC              : 1
  PB-BIDIR          : 13
   BIDIR            : 13
    INPUT           : 5
     bidir          : 5
     inpad          : 5
    OUTPUT          : 8
     bidir          : 8
     outpad         : 8
  PB-SYN_GND        : 1
   GND              : 1
  PB-ASSP           : 1
   ASSP             : 1

# Create Device
## Build Device Grid
FPGA sized to 39 x 35: 1365 grid tiles (ql-eos-s3)

Resource usage...
	Netlist
		0	blocks of type: PB-GMUX
	Architecture
		5	blocks of type: TL-GMUX
	Netlist
		801	blocks of type: PB-LOGIC
	Architecture
		891	blocks of type: TL-LOGIC
	Netlist
		0	blocks of type: PB-CLOCK
	Architecture
		5	blocks of type: TL-CLOCK
	Netlist
		0	blocks of type: PB-MULT
	Architecture
		2	blocks of type: TL-MULT
	Netlist
		0	blocks of type: PB-SDIOMUX
	Architecture
		14	blocks of type: TL-SDIOMUX
	Netlist
		0	blocks of type: PB-RAM
	Architecture
		4	blocks of type: TL-RAM
	Netlist
		1	blocks of type: PB-SYN_VCC
	Architecture
		1	blocks of type: TL-SYN_VCC
	Netlist
		13	blocks of type: PB-BIDIR
	Architecture
		32	blocks of type: TL-BIDIR
	Netlist
		1	blocks of type: PB-SYN_GND
	Architecture
		1	blocks of type: TL-SYN_GND
	Netlist
		1	blocks of type: PB-ASSP
	Architecture
		1	blocks of type: TL-ASSP

Device Utilization: 0.60 (target 1.00)
	Physical Tile TL-LOGIC:
	Block Utilization: 0.90 Logical Block: PB-LOGIC
	Physical Tile TL-RAM:
	Block Utilization: 0.00 Logical Block: PB-RAM
	Physical Tile TL-MULT:
	Block Utilization: 0.00 Logical Block: PB-MULT
	Physical Tile TL-BIDIR:
	Block Utilization: 0.41 Logical Block: PB-BIDIR
	Physical Tile TL-CLOCK:
	Block Utilization: 0.00 Logical Block: PB-CLOCK
	Physical Tile TL-SDIOMUX:
	Block Utilization: 0.00 Logical Block: PB-SDIOMUX
	Physical Tile TL-GMUX:
	Block Utilization: 0.00 Logical Block: PB-GMUX
	Physical Tile TL-ASSP:
	Block Utilization: 1.00 Logical Block: PB-ASSP
	Physical Tile TL-SYN_VCC:
	Block Utilization: 1.00 Logical Block: PB-SYN_VCC
	Physical Tile TL-SYN_GND:
	Block Utilization: 1.00 Logical Block: PB-SYN_GND

## Build Device Grid took 0.00 seconds (max_rss 400.4 MiB, delta_rss +0.0 MiB)
## Loading routing resource graph


## Loading routing resource graph took 0.36 seconds (max_rss 662.7 MiB, delta_rss +262.2 MiB)
  RR Graph Nodes: 1396446
  RR Graph Edges: 2337988
# Create Device took 0.93 seconds (max_rss 662.7 MiB, delta_rss +262.2 MiB)

# Computing router lookahead map
## Computing wire lookahead
Warning 5: Unable to find any sample location for segment CHANX type 'generic' (length 1)
Warning 6: Unable to find any sample location for segment CHANY type 'generic' (length 1)
Warning 7: Unable to find any sample location for segment CHANX type 'pad' (length 1)
Warning 8: Unable to find any sample location for segment CHANY type 'pad' (length 1)
## Computing wire lookahead took 13.01 seconds (max_rss 662.7 MiB, delta_rss +0.0 MiB)
## Computing src/opin lookahead
## Computing src/opin lookahead took 0.00 seconds (max_rss 662.7 MiB, delta_rss +0.0 MiB)
# Computing router lookahead map took 13.01 seconds (max_rss 662.7 MiB, delta_rss +0.0 MiB)
# Placement
## Computing placement delta delay look-up
  RR Graph Nodes: 1396446
  RR Graph Edges: 2337988
## Computing placement delta delay look-up took 0.61 seconds (max_rss 662.7 MiB, delta_rss +0.0 MiB)
Warning 9: CHANX place cost fac is 0 at 2 2
Warning 10: CHANX place cost fac is 0 at 34 34
Warning 11: CHANY place cost fac is 0 at 38 38
## Initial Placement
Reading des_constraints.place.

Successfully read des_constraints.place.

## Initial Placement took 0.00 seconds (max_rss 662.7 MiB, delta_rss +0.0 MiB)

There are 13502 point to point connections in this circuit.


BB estimate of min-dist (placement) wire length: 67709

Completed placement consistency check successfully.
Initial placement cost: 1 bb_cost: 99.2452 td_cost: 2.62865e-05
Initial placement estimated Critical Path Delay (CPD): 685.054 ns
Initial placement estimated setup Total Negative Slack (sTNS): -64491.7 ns
Initial placement estimated setup Worst Negative Slack (sWNS): -685.054 ns

Initial placement estimated setup slack histogram:
[ -6.9e-07: -6.2e-07)   2 (  0.3%) |
[ -6.2e-07: -5.5e-07)   0 (  0.0%) |
[ -5.5e-07: -4.8e-07)   5 (  0.8%) |*
[ -4.8e-07: -4.1e-07)   0 (  0.0%) |
[ -4.1e-07: -3.5e-07)   0 (  0.0%) |
[ -3.5e-07: -2.8e-07)   0 (  0.0%) |
[ -2.8e-07: -2.1e-07)  49 (  8.0%) |*********
[ -2.1e-07: -1.4e-07) 156 ( 25.6%) |****************************
[ -1.4e-07: -7.3e-08) 137 ( 22.5%) |*************************
[ -7.3e-08: -5.2e-09) 261 ( 42.8%) |***********************************************
Placement contains 0 placement macros involving 0 blocks (average macro size -nan)

Moves per temperature: 7635
Warning 12: Starting t: 809 of 817 configurations accepted.

---- ------ ------- ------- ---------- ---------- ------- ---------- -------- ------- ------- ------ -------- --------- ------
Tnum   Time       T Av Cost Av BB Cost Av TD Cost     CPD       sTNS     sWNS Ac Rate Std Dev  R lim Crit Exp Tot Moves  Alpha
      (sec)                                          (ns)       (ns)     (ns)                                                 
---- ------ ------- ------- ---------- ---------- ------- ---------- -------- ------- ------- ------ -------- --------- ------
   1    0.0 6.3e-02   0.996      99.75 2.5795e-05 701.799   -6.6e+04 -701.799   0.995  0.0077   38.0     1.00      7635  0.200
   2    0.0 3.2e-02   1.002      99.59 2.5617e-05 687.972  -6.79e+04 -687.972   0.990  0.0057   38.0     1.00     15270  0.500
   3    0.0 1.6e-02   0.995      99.50 2.6017e-05 713.718  -6.51e+04 -713.718   0.982  0.0042   38.0     1.00     22905  0.500
   4    0.0 7.9e-03   0.989      99.32 2.6197e-05 685.477  -6.51e+04 -685.477   0.968  0.0065   38.0     1.00     30540  0.500
   5    0.0 4.0e-03   0.997      98.55 2.5695e-05 685.662  -6.51e+04 -685.662   0.942  0.0058   38.0     1.00     38175  0.500
   6    0.0 3.6e-03   0.998      98.82 2.53e-05   673.744  -6.74e+04 -673.744   0.935  0.0066   38.0     1.00     45810  0.900
   7    0.0 3.2e-03   0.993      98.28 2.5535e-05 708.893   -6.5e+04 -708.893   0.931  0.0084   38.0     1.00     53445  0.900
   8    0.0 2.9e-03   1.001      98.31 2.5464e-05 664.864  -6.35e+04 -664.864   0.921  0.0078   38.0     1.00     61080  0.900
   9    0.0 2.6e-03   1.005      98.35 2.5837e-05 663.842   -6.5e+04 -663.842   0.916  0.0076   38.0     1.00     68715  0.900
  10    0.0 2.3e-03   0.988      97.97 2.5534e-05 689.953  -6.42e+04 -689.953   0.901  0.0074   38.0     1.00     76350  0.900
  11    0.0 2.1e-03   0.988      97.53 2.5364e-05 686.678  -6.46e+04 -686.678   0.883  0.0075   38.0     1.00     83985  0.900
  12    0.0 1.9e-03   1.010      97.42 2.5455e-05 688.763  -6.58e+04 -688.763   0.879  0.0060   38.0     1.00     91620  0.900
  13    0.0 1.7e-03   0.993      97.09 2.556e-05  680.154  -6.79e+04 -680.154   0.865  0.0058   38.0     1.00     99255  0.900
  14    0.0 1.5e-03   0.998      97.36 2.5176e-05 703.987  -6.41e+04 -703.987   0.852  0.0068   38.0     1.00    106890  0.900
  15    0.0 1.4e-03   0.997      97.23 2.5213e-05 692.116  -6.28e+04 -692.116   0.841  0.0055   38.0     1.00    114525  0.900
  16    0.0 1.2e-03   0.990      96.57 2.4825e-05 668.649   -6.6e+04 -668.649   0.815  0.0046   38.0     1.00    122160  0.900
  17    0.0 1.1e-03   0.993      96.02 2.5313e-05 691.804  -6.32e+04 -691.804   0.800  0.0056   38.0     1.00    129795  0.900
  18    0.0 1.1e-03   0.996      95.61 2.4809e-05 642.003  -6.79e+04 -642.003   0.783  0.0066   38.0     1.00    137430  0.950
  19    0.0 1.0e-03   0.999      95.91 2.4332e-05 659.041  -6.18e+04 -659.041   0.772  0.0097   38.0     1.00    145065  0.950
  20    0.0 9.6e-04   1.003      95.03 2.4398e-05 683.648  -6.38e+04 -683.648   0.756  0.0067   38.0     1.00    152700  0.950
  21    0.0 9.1e-04   1.006      94.68 2.4385e-05 646.074  -6.25e+04 -646.074   0.740  0.0064   38.0     1.00    160335  0.950
  22    0.0 8.7e-04   1.010      94.56 2.4792e-05 638.046  -6.28e+04 -638.046   0.723  0.0056   38.0     1.00    167970  0.950
  23    0.0 8.2e-04   1.003      94.03 2.4414e-05 625.163  -6.11e+04 -625.163   0.708  0.0052   38.0     1.00    175605  0.950
  24    0.0 7.8e-04   0.994      94.20 2.5015e-05 660.243  -6.41e+04 -660.243   0.709  0.0076   38.0     1.00    183240  0.950
  25    0.0 7.4e-04   1.003      93.83 2.4964e-05 647.917  -6.29e+04 -647.917   0.685  0.0092   38.0     1.00    190875  0.950
  26    0.0 7.1e-04   0.988      92.63 2.3744e-05 667.905  -6.27e+04 -667.905   0.659  0.0074   38.0     1.00    198510  0.950
  27    0.0 6.7e-04   1.003      92.74 2.4039e-05 667.460  -6.28e+04 -667.460   0.648  0.0066   38.0     1.00    206145  0.950
  28    0.0 6.4e-04   0.979      91.70 2.3621e-05 652.538  -6.42e+04 -652.538   0.629  0.0083   38.0     1.00    213780  0.950
  29    0.0 6.1e-04   0.992      91.69 2.3768e-05 647.037  -6.11e+04 -647.037   0.608  0.0066   38.0     1.00    221415  0.950
  30    0.0 5.7e-04   1.006      91.36 2.382e-05  619.843  -6.24e+04 -619.843   0.601  0.0063   38.0     1.00    229050  0.950
  31    0.0 5.5e-04   0.976      90.80 2.3858e-05 608.744  -6.27e+04 -608.744   0.569  0.0071   38.0     1.00    236685  0.950
  32    0.0 5.2e-04   0.985      88.55 2.2842e-05 592.869  -6.13e+04 -592.869   0.526  0.0072   38.0     1.00    244320  0.950
  33    0.0 4.9e-04   0.998      87.69 2.3318e-05 586.848  -6.38e+04 -586.848   0.491  0.0074   38.0     1.00    251955  0.950
  34    0.0 4.7e-04   0.985      87.50 2.3132e-05 590.578  -5.89e+04 -590.578   0.481  0.0075   38.0     1.00    259590  0.950
  35    0.0 4.4e-04   0.995      86.53 2.2671e-05 600.279  -6.21e+04 -600.279   0.454  0.0095   38.0     1.00    267225  0.950
  36    0.0 4.2e-04   0.972      84.54 2.1237e-05 578.275  -5.91e+04 -578.275   0.416  0.0135   38.0     1.00    274860  0.950
  37    0.0 4.0e-04   0.992      82.47 2.0392e-05 537.773  -5.76e+04 -537.773   0.367  0.0081   37.1     1.17    282495  0.950
  38    0.0 3.8e-04   0.978      81.20 1.6823e-05 543.413  -5.95e+04 -543.413   0.340  0.0076   34.4     1.68    290130  0.950
  39    0.0 3.6e-04   0.986      81.25 1.3676e-05 526.442  -5.88e+04 -526.442   0.342  0.0129   30.9     2.33    297765  0.950
  40    0.0 3.4e-04   0.987      78.76 1.2862e-05 515.298   -5.6e+04 -515.298   0.301  0.0043   27.9     2.91    305400  0.950
  41    0.0 3.3e-04   0.975      77.78 1.0948e-05 517.388  -5.71e+04 -517.388   0.291  0.0128   24.0     3.65    313035  0.950
  42    0.0 3.1e-04   0.981      75.32 1.0291e-05 462.572  -5.33e+04 -462.572   0.273  0.0069   20.4     4.32    320670  0.950
  43    0.0 3.0e-04   0.970      72.80 9.4721e-06 454.358  -5.33e+04 -454.358   0.273  0.0087   17.0     4.97    328305  0.950
  44    0.0 2.8e-04   0.981      71.35 8.4378e-06 452.810  -5.28e+04 -452.810   0.303  0.0085   14.2     5.51    335940  0.950
  45    0.0 2.7e-04   0.980      70.39 7.8597e-06 444.485   -5.1e+04 -444.485   0.325  0.0087   12.2     5.87    343575  0.950
  46    0.0 2.5e-04   0.980      68.72 8.0077e-06 437.729  -5.15e+04 -437.729   0.338  0.0097   10.8     6.14    351210  0.950
  47    0.0 2.4e-04   0.978      67.05 7.3346e-06 426.345  -5.05e+04 -426.345   0.345  0.0102    9.7     6.35    358845  0.950
  48    0.0 2.3e-04   0.987      65.62 7.2468e-06 423.408  -4.89e+04 -423.408   0.341  0.0054    8.8     6.53    366480  0.950
  49    0.0 2.2e-04   0.977      63.96 7.0892e-06 403.491  -4.85e+04 -403.491   0.351  0.0126    7.9     6.69    374115  0.950
  50    0.0 2.1e-04   0.991      62.33 6.9485e-06 392.212  -4.66e+04 -392.212   0.339  0.0058    7.2     6.82    381750  0.950
  51    0.0 2.0e-04   0.989      61.01 6.9735e-06 402.749  -4.82e+04 -402.749   0.344  0.0056    6.5     6.96    389385  0.950
  52    0.0 1.9e-04   0.985      59.64 6.5384e-06 391.588  -4.71e+04 -391.588   0.370  0.0053    5.9     7.08    397020  0.950
  53    0.0 1.8e-04   0.991      58.78 6.4956e-06 401.844  -4.66e+04 -401.844   0.349  0.0065    5.4     7.16    404655  0.950
  54    0.0 1.7e-04   0.988      57.64 6.5093e-06 392.234  -4.45e+04 -392.234   0.391  0.0052    5.0     7.25    412290  0.950
  55    0.0 1.6e-04   0.986      56.92 6.2245e-06 390.704  -4.62e+04 -390.704   0.356  0.0052    4.7     7.30    419925  0.950
  56    0.0 1.5e-04   0.991      56.33 6.1636e-06 379.718  -4.36e+04 -379.718   0.344  0.0058    4.3     7.37    427560  0.950
  57    0.0 1.4e-04   0.993      55.68 6.1579e-06 369.550  -4.38e+04 -369.550   0.390  0.0057    3.9     7.45    435195  0.950
  58    0.0 1.4e-04   0.994      54.65 6.0689e-06 372.373  -4.28e+04 -372.373   0.361  0.0048    3.7     7.49    442830  0.950
  59    0.0 1.3e-04   0.994      53.70 5.9898e-06 363.153   -4.3e+04 -363.153   0.337  0.0032    3.4     7.54    450465  0.950
  60    0.0 1.2e-04   0.995      53.32 5.8507e-06 370.330  -4.25e+04 -370.330   0.331  0.0028    3.1     7.61    458100  0.950
  61    0.0 1.2e-04   0.989      52.31 5.7859e-06 362.651  -4.19e+04 -362.651   0.380  0.0063    2.7     7.67    465735  0.950
  62    0.0 1.1e-04   0.997      51.79 5.7796e-06 362.069  -4.11e+04 -362.069   0.370  0.0018    2.6     7.70    473370  0.950
  63    0.0 1.1e-04   0.991      51.64 5.8488e-06 356.017  -4.26e+04 -356.017   0.358  0.0045    2.4     7.74    481005  0.950
  64    0.0 1.0e-04   0.996      50.96 5.5814e-06 360.979  -4.19e+04 -360.979   0.348  0.0018    2.2     7.78    488640  0.950
  65    0.0 9.5e-05   0.998      50.80 5.7214e-06 356.352  -4.14e+04 -356.352   0.440  0.0031    2.0     7.81    496275  0.950
  66    0.0 9.1e-05   0.996      50.20 5.7334e-06 357.651  -4.13e+04 -357.651   0.420  0.0037    2.0     7.81    503910  0.950
  67    0.0 8.6e-05   0.997      49.68 5.7107e-06 359.986   -4.1e+04 -359.986   0.398  0.0015    1.9     7.82    511545  0.950
  68    0.0 8.2e-05   0.997      49.35 5.6331e-06 357.791  -4.15e+04 -357.791   0.402  0.0010    1.9     7.84    519180  0.950
  69    0.0 7.8e-05   0.991      48.94 5.4933e-06 358.650  -4.12e+04 -358.650   0.388  0.0033    1.8     7.85    526815  0.950
  70    0.0 7.4e-05   0.997      48.51 5.6692e-06 352.347   -4.1e+04 -352.347   0.357  0.0029    1.7     7.87    534450  0.950
  71    0.0 7.0e-05   0.998      48.13 5.5311e-06 354.702  -4.03e+04 -354.702   0.358  0.0013    1.6     7.89    542085  0.950
  72    0.0 6.7e-05   0.999      48.19 5.5215e-06 353.069  -4.06e+04 -353.069   0.336  0.0012    1.4     7.92    549720  0.950
  73    0.0 6.3e-05   0.995      47.78 5.4371e-06 353.730  -4.07e+04 -353.730   0.322  0.0024    1.3     7.95    557355  0.950
  74    0.0 6.0e-05   0.996      47.38 5.4404e-06 348.479  -4.07e+04 -348.479   0.310  0.0018    1.1     7.98    564990  0.950
  75    0.0 5.7e-05   0.997      47.23 5.4795e-06 350.639  -4.06e+04 -350.639   0.302  0.0013    1.0     8.00    572625  0.950
  76    0.0 5.4e-05   0.997      47.04 5.4047e-06 351.797  -4.02e+04 -351.797   0.284  0.0019    1.0     8.00    580260  0.950
  77    0.0 5.2e-05   0.996      46.68 5.414e-06  350.189  -4.01e+04 -350.189   0.267  0.0019    1.0     8.00    587895  0.950
  78    0.0 4.9e-05   0.999      46.44 5.4371e-06 351.598  -4.03e+04 -351.598   0.252  0.0007    1.0     8.00    595530  0.950
  79    0.0 4.7e-05   0.997      46.24 5.4411e-06 349.341  -3.95e+04 -349.341   0.248  0.0016    1.0     8.00    603165  0.950
  80    0.0 4.4e-05   0.997      46.00 5.377e-06  348.382  -3.96e+04 -348.382   0.242  0.0019    1.0     8.00    610800  0.950
  81    0.0 4.2e-05   0.999      45.84 5.4373e-06 348.301  -3.95e+04 -348.301   0.221  0.0012    1.0     8.00    618435  0.950
  82    0.0 4.0e-05   0.998      45.70 5.3362e-06 351.233  -3.97e+04 -351.233   0.219  0.0012    1.0     8.00    626070  0.950
  83    0.0 3.8e-05   0.998      45.60 5.4103e-06 349.744  -3.93e+04 -349.744   0.191  0.0011    1.0     8.00    633705  0.950
  84    0.0 3.6e-05   0.999      45.57 5.4145e-06 349.880  -3.91e+04 -349.880   0.192  0.0004    1.0     8.00    641340  0.950
  85    0.0 3.4e-05   0.999      45.41 5.3885e-06 348.779  -3.88e+04 -348.779   0.184  0.0008    1.0     8.00    648975  0.950
  86    0.0 3.3e-05   0.999      45.26 5.4057e-06 350.000   -3.9e+04 -350.000   0.161  0.0005    1.0     8.00    656610  0.950
  87    0.0 3.1e-05   1.000      45.23 5.3744e-06 348.911  -3.88e+04 -348.911   0.166  0.0004    1.0     8.00    664245  0.950
  88    0.0 2.9e-05   0.998      45.09 5.3426e-06 349.283  -3.89e+04 -349.283   0.144  0.0010    1.0     8.00    671880  0.950
  89    0.0 2.3e-05   0.998      44.91 5.3299e-06 350.208   -3.9e+04 -350.208   0.127  0.0007    1.0     8.00    679515  0.800
  90    0.0 1.9e-05   0.999      44.82 5.3899e-06 350.280  -3.86e+04 -350.280   0.096  0.0005    1.0     8.00    687150  0.800
  91    0.0 1.5e-05   0.999      44.70 5.3778e-06 348.562  -3.85e+04 -348.562   0.072  0.0005    1.0     8.00    694785  0.800
  92    0.0 1.2e-05   0.999      44.56 5.3543e-06 347.761  -3.87e+04 -347.761   0.060  0.0005    1.0     8.00    702420  0.800
  93    0.0 9.6e-06   0.999      44.47 5.3317e-06 348.654  -3.86e+04 -348.654   0.040  0.0004    1.0     8.00    710055  0.800
  94    0.0 7.7e-06   1.000      44.42 5.3054e-06 348.868  -3.87e+04 -348.868   0.027  0.0001    1.0     8.00    717690  0.800
  95    0.0 6.2e-06   1.000      44.40 5.3242e-06 348.868  -3.88e+04 -348.868   0.022  0.0001    1.0     8.00    725325  0.800
  96    0.0 4.9e-06   1.000      44.37 5.3122e-06 348.868  -3.86e+04 -348.868   0.015  0.0001    1.0     8.00    732960  0.800
  97    0.0 3.9e-06   1.000      44.35 5.3178e-06 348.868  -3.86e+04 -348.868   0.011  0.0000    1.0     8.00    740595  0.800
  98    0.0 3.2e-06   1.000      44.34 5.3202e-06 348.868  -3.87e+04 -348.868   0.012  0.0001    1.0     8.00    748230  0.800
  99    0.0 0.0e+00   1.000      44.33 5.3238e-06 348.868  -3.86e+04 -348.868   0.002  0.0000    1.0     8.00    755865  0.800
## Placement Quench took 0.02 seconds (max_rss 662.7 MiB)

BB estimate of min-dist (placement) wire length: 29822

Completed placement consistency check successfully.

Swaps called: 756682

Aborted Move Reasons:
  No moves aborted

Placement estimated critical path delay (least slack): 348.868 ns
Placement estimated setup Worst Negative Slack (sWNS): -348.868 ns
Placement estimated setup Total Negative Slack (sTNS): -38605.3 ns

Placement estimated setup slack histogram:
[ -3.5e-07: -3.1e-07)   2 (  0.3%) |
[ -3.1e-07: -2.8e-07)   0 (  0.0%) |
[ -2.8e-07: -2.4e-07)   5 (  0.8%) |*
[ -2.4e-07: -2.1e-07)   0 (  0.0%) |
[ -2.1e-07: -1.8e-07)   0 (  0.0%) |
[ -1.8e-07: -1.4e-07)  39 (  6.4%) |********
[ -1.4e-07: -1.1e-07)  62 ( 10.2%) |************
[ -1.1e-07: -7.1e-08) 126 ( 20.7%) |*************************
[ -7.1e-08: -3.6e-08) 135 ( 22.1%) |**************************
[ -3.6e-08: -1.7e-09) 241 ( 39.5%) |***********************************************

Placement estimated intra-domain critical path delays (CPDs):
  clk1 to clk1 CPD: 348.868 ns (2.86641 MHz)
  clk to clk CPD: 86.4954 ns (11.5613 MHz)

Placement estimated inter-domain critical path delays (CPDs):
  virtual_io_clock to clk CPD: 29.0139 ns (34.4662 MHz)
  clk1 to virtual_io_clock CPD: 24.6754 ns (40.5263 MHz)
  clk to virtual_io_clock CPD: 34.909 ns (28.6459 MHz)
  virtual_io_clock to clk1 CPD: 118.721 ns (8.42314 MHz)

Placement estimated intra-domain worst setup slacks per constraint:
  clk1 to clk1 worst setup slack: -348.868 ns
  clk to clk worst setup slack: -86.4954 ns

Placement estimated inter-domain worst setup slacks per constraint:
  virtual_io_clock to clk worst setup slack: -29.0139 ns
  clk1 to virtual_io_clock worst setup slack: -24.6754 ns
  clk to virtual_io_clock worst setup slack: -34.909 ns
  virtual_io_clock to clk1 worst setup slack: -118.721 ns

Placement estimated geomean non-virtual intra-domain period: 173.711 ns (5.75669 MHz)
Placement estimated fanout-weighted geomean non-virtual intra-domain period: 85.9257 ns (11.638 MHz)

Placement cost: 0.999911, bb_cost: 44.3323, td_cost: 5.32301e-06, 

Placement resource usage:
  PB-LOGIC   implemented as TL-LOGIC  : 801
  PB-SYN_VCC implemented as TL-SYN_VCC: 1
  PB-BIDIR   implemented as TL-BIDIR  : 13
  PB-SYN_GND implemented as TL-SYN_GND: 1
  PB-ASSP    implemented as TL-ASSP   : 1

Placement number of temperatures: 99
Placement total # of swap attempts: 756682
	Swaps accepted: 338392 (44.7 %)
	Swaps rejected: 415457 (54.9 %)
	Swaps aborted :   2833 ( 0.4 %)
Placement Quench timing analysis took 0.00166422 seconds (0.00127852 STA, 0.000385704 slack) (1 full updates: 1 setup, 0 hold, 0 combined).
Placement Total  timing analysis took 0.18294 seconds (0.145293 STA, 0.0376479 slack) (101 full updates: 101 setup, 0 hold, 0 combined).
update_td_costs: connections 0 nets 0 sum_nets 0 total 0
Incr Slack updates 101 in 0.00989675 sec
Full Max Req/Worst Slack updates 98 in 0.00300682 sec
Incr Max Req/Worst Slack updates 3 in 0.000105155 sec
Incr Criticality updates 1 in 0.000163648 sec
Full Criticality updates 100 in 0.0211659 sec
# Placement took 3.28 seconds (max_rss 662.7 MiB, delta_rss +0.0 MiB)

Flow timing analysis took 0.18294 seconds (0.145293 STA, 0.0376479 slack) (101 full updates: 101 setup, 0 hold, 0 combined).
VPR succeeded
The entire flow of VPR took 18.59 seconds (max_rss 662.7 MiB)
