

================================================================
== Vitis HLS Report for 'wah_Pipeline_WAH_LOOP'
================================================================
* Date:           Thu Apr 25 14:11:01 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        Guitar_Effects
* Solution:       pipeline5 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      632|      632|  6.320 us|  6.320 us|  632|  632|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |            |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |- WAH_LOOP  |      630|      630|        37|          6|          6|   100|       yes|
        +------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 6, depth = 37


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 37
* Pipeline : 1
  Pipeline-0 : II = 6, D = 37, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.65>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%temp_result = alloca i32 1"   --->   Operation 40 'alloca' 'temp_result' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 41 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%bandpass_coeffs_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %bandpass_coeffs"   --->   Operation 42 'read' 'bandpass_coeffs_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln237_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %zext_ln237"   --->   Operation 43 'read' 'zext_ln237_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln237_cast = zext i8 %zext_ln237_read"   --->   Operation 44 'zext' 'zext_ln237_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 1000, void @empty_1, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 45 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (1.58ns)   --->   "%store_ln0 = store i7 0, i7 %i"   --->   Operation 46 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 47 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 0, i32 %temp_result"   --->   Operation 47 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body"   --->   Operation 48 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%i_1 = load i7 %i" [guitar_effects.cpp:237]   --->   Operation 49 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (1.48ns)   --->   "%icmp_ln237 = icmp_eq  i7 %i_1, i7 100" [guitar_effects.cpp:237]   --->   Operation 50 'icmp' 'icmp_ln237' <Predicate = true> <Delay = 1.48> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 100, i64 100, i64 100"   --->   Operation 51 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (1.87ns)   --->   "%add_ln237 = add i7 %i_1, i7 1" [guitar_effects.cpp:237]   --->   Operation 52 'add' 'add_ln237' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%br_ln237 = br i1 %icmp_ln237, void %for.body.split_ifconv, void %for.end.exitStub" [guitar_effects.cpp:237]   --->   Operation 53 'br' 'br_ln237' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln237_1 = zext i7 %i_1" [guitar_effects.cpp:237]   --->   Operation 54 'zext' 'zext_ln237_1' <Predicate = (!icmp_ln237)> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (1.91ns)   --->   "%sub_ln239 = sub i9 %zext_ln237_cast, i9 %zext_ln237_1" [guitar_effects.cpp:239]   --->   Operation 55 'sub' 'sub_ln239' <Predicate = (!icmp_ln237)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 56 [13/13] (3.74ns)   --->   "%coeff_index = srem i9 %sub_ln239, i9 100" [guitar_effects.cpp:239]   --->   Operation 56 'srem' 'coeff_index' <Predicate = (!icmp_ln237)> <Delay = 3.74> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 57 [1/1] (1.58ns)   --->   "%store_ln237 = store i7 %add_ln237, i7 %i" [guitar_effects.cpp:237]   --->   Operation 57 'store' 'store_ln237' <Predicate = (!icmp_ln237)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 3.74>
ST_2 : Operation 58 [12/13] (3.74ns)   --->   "%coeff_index = srem i9 %sub_ln239, i9 100" [guitar_effects.cpp:239]   --->   Operation 58 'srem' 'coeff_index' <Predicate = (!icmp_ln237)> <Delay = 3.74> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 3.74>
ST_3 : Operation 59 [11/13] (3.74ns)   --->   "%coeff_index = srem i9 %sub_ln239, i9 100" [guitar_effects.cpp:239]   --->   Operation 59 'srem' 'coeff_index' <Predicate = (!icmp_ln237)> <Delay = 3.74> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 3.74>
ST_4 : Operation 60 [10/13] (3.74ns)   --->   "%coeff_index = srem i9 %sub_ln239, i9 100" [guitar_effects.cpp:239]   --->   Operation 60 'srem' 'coeff_index' <Predicate = (!icmp_ln237)> <Delay = 3.74> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 3.74>
ST_5 : Operation 61 [9/13] (3.74ns)   --->   "%coeff_index = srem i9 %sub_ln239, i9 100" [guitar_effects.cpp:239]   --->   Operation 61 'srem' 'coeff_index' <Predicate = (!icmp_ln237)> <Delay = 3.74> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 3.74>
ST_6 : Operation 62 [8/13] (3.74ns)   --->   "%coeff_index = srem i9 %sub_ln239, i9 100" [guitar_effects.cpp:239]   --->   Operation 62 'srem' 'coeff_index' <Predicate = (!icmp_ln237)> <Delay = 3.74> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 3.74>
ST_7 : Operation 63 [7/13] (3.74ns)   --->   "%coeff_index = srem i9 %sub_ln239, i9 100" [guitar_effects.cpp:239]   --->   Operation 63 'srem' 'coeff_index' <Predicate = true> <Delay = 3.74> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 3.74>
ST_8 : Operation 64 [6/13] (3.74ns)   --->   "%coeff_index = srem i9 %sub_ln239, i9 100" [guitar_effects.cpp:239]   --->   Operation 64 'srem' 'coeff_index' <Predicate = true> <Delay = 3.74> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 3.74>
ST_9 : Operation 65 [5/13] (3.74ns)   --->   "%coeff_index = srem i9 %sub_ln239, i9 100" [guitar_effects.cpp:239]   --->   Operation 65 'srem' 'coeff_index' <Predicate = true> <Delay = 3.74> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 3.74>
ST_10 : Operation 66 [4/13] (3.74ns)   --->   "%coeff_index = srem i9 %sub_ln239, i9 100" [guitar_effects.cpp:239]   --->   Operation 66 'srem' 'coeff_index' <Predicate = true> <Delay = 3.74> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 3.74>
ST_11 : Operation 67 [3/13] (3.74ns)   --->   "%coeff_index = srem i9 %sub_ln239, i9 100" [guitar_effects.cpp:239]   --->   Operation 67 'srem' 'coeff_index' <Predicate = true> <Delay = 3.74> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 3.74>
ST_12 : Operation 68 [2/13] (3.74ns)   --->   "%coeff_index = srem i9 %sub_ln239, i9 100" [guitar_effects.cpp:239]   --->   Operation 68 'srem' 'coeff_index' <Predicate = true> <Delay = 3.74> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 6.06>
ST_13 : Operation 69 [1/13] (3.74ns)   --->   "%coeff_index = srem i9 %sub_ln239, i9 100" [guitar_effects.cpp:239]   --->   Operation 69 'srem' 'coeff_index' <Predicate = true> <Delay = 3.74> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 70 [1/1] (0.00ns)   --->   "%trunc_ln240 = trunc i7 %coeff_index" [guitar_effects.cpp:240]   --->   Operation 70 'trunc' 'trunc_ln240' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 71 [1/1] (0.00ns)   --->   "%zext_ln240 = zext i7 %trunc_ln240" [guitar_effects.cpp:240]   --->   Operation 71 'zext' 'zext_ln240' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 72 [1/1] (0.00ns)   --->   "%control_signal_buffer_addr = getelementptr i5 %control_signal_buffer, i64 0, i64 %zext_ln240" [guitar_effects.cpp:240]   --->   Operation 72 'getelementptr' 'control_signal_buffer_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 73 [2/2] (2.32ns)   --->   "%control_signal_buffer_load = load i7 %control_signal_buffer_addr" [guitar_effects.cpp:240]   --->   Operation 73 'load' 'control_signal_buffer_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 100> <RAM>

State 14 <SV = 13> <Delay = 6.84>
ST_14 : Operation 74 [1/2] (2.32ns)   --->   "%control_signal_buffer_load = load i7 %control_signal_buffer_addr" [guitar_effects.cpp:240]   --->   Operation 74 'load' 'control_signal_buffer_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 100> <RAM>
ST_14 : Operation 75 [1/1] (0.00ns)   --->   "%sext_ln1136_1 = sext i5 %control_signal_buffer_load"   --->   Operation 75 'sext' 'sext_ln1136_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 76 [1/1] (4.52ns)   --->   "%mul_ln1136 = mul i15 %sext_ln1136_1, i15 400"   --->   Operation 76 'mul' 'mul_ln1136' <Predicate = true> <Delay = 4.52> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.52> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 5.30>
ST_15 : Operation 77 [1/1] (0.00ns)   --->   "%sext_ln1136_2 = sext i15 %mul_ln1136"   --->   Operation 77 'sext' 'sext_ln1136_2' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 78 [1/1] (0.00ns)   --->   "%shl_ln1 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i7.i2, i7 %i_1, i2 0"   --->   Operation 78 'bitconcatenate' 'shl_ln1' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 79 [1/1] (0.00ns)   --->   "%zext_ln1136 = zext i9 %shl_ln1"   --->   Operation 79 'zext' 'zext_ln1136' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 80 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1136 = add i64 %zext_ln1136, i64 %bandpass_coeffs_read"   --->   Operation 80 'add' 'add_ln1136' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 81 [1/1] (5.30ns) (root node of TernaryAdder)   --->   "%add_ln1136_1 = add i64 %add_ln1136, i64 %sext_ln1136_2"   --->   Operation 81 'add' 'add_ln1136_1' <Predicate = true> <Delay = 5.30> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 82 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln1136_1, i32 2, i32 63"   --->   Operation 82 'partselect' 'trunc_ln1' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 83 [1/1] (0.00ns)   --->   "%sext_ln1136 = sext i62 %trunc_ln1"   --->   Operation 83 'sext' 'sext_ln1136' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 84 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i32 %gmem, i64 %sext_ln1136"   --->   Operation 84 'getelementptr' 'gmem_addr' <Predicate = true> <Delay = 0.00>

State 16 <SV = 15> <Delay = 7.30>
ST_16 : Operation 85 [7/7] (7.30ns)   --->   "%p_Val2_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1"   --->   Operation 85 'readreq' 'p_Val2_2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 7.30>
ST_17 : Operation 86 [6/7] (7.30ns)   --->   "%p_Val2_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1"   --->   Operation 86 'readreq' 'p_Val2_2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 17> <Delay = 7.30>
ST_18 : Operation 87 [5/7] (7.30ns)   --->   "%p_Val2_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1"   --->   Operation 87 'readreq' 'p_Val2_2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 18> <Delay = 7.30>
ST_19 : Operation 88 [1/1] (0.00ns)   --->   "%wah_values_buffer_addr = getelementptr i32 %wah_values_buffer, i64 0, i64 %zext_ln240" [guitar_effects.cpp:240]   --->   Operation 88 'getelementptr' 'wah_values_buffer_addr' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 89 [2/2] (3.25ns)   --->   "%wah_values_buffer_load = load i7 %wah_values_buffer_addr" [guitar_effects.cpp:240]   --->   Operation 89 'load' 'wah_values_buffer_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_19 : Operation 90 [4/7] (7.30ns)   --->   "%p_Val2_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1"   --->   Operation 90 'readreq' 'p_Val2_2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 19> <Delay = 7.30>
ST_20 : Operation 91 [1/2] (3.25ns)   --->   "%wah_values_buffer_load = load i7 %wah_values_buffer_addr" [guitar_effects.cpp:240]   --->   Operation 91 'load' 'wah_values_buffer_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_20 : Operation 92 [3/7] (7.30ns)   --->   "%p_Val2_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1"   --->   Operation 92 'readreq' 'p_Val2_2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 20> <Delay = 7.30>
ST_21 : Operation 93 [2/7] (7.30ns)   --->   "%p_Val2_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1"   --->   Operation 93 'readreq' 'p_Val2_2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 21> <Delay = 7.30>
ST_22 : Operation 94 [6/6] (6.41ns)   --->   "%conv = sitofp i32 %wah_values_buffer_load" [guitar_effects.cpp:240]   --->   Operation 94 'sitofp' 'conv' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_22 : Operation 95 [1/7] (7.30ns)   --->   "%p_Val2_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1"   --->   Operation 95 'readreq' 'p_Val2_2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 23 <SV = 22> <Delay = 7.30>
ST_23 : Operation 96 [5/6] (6.41ns)   --->   "%conv = sitofp i32 %wah_values_buffer_load" [guitar_effects.cpp:240]   --->   Operation 96 'sitofp' 'conv' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_23 : Operation 97 [1/1] (7.30ns)   --->   "%p_Val2_s = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr"   --->   Operation 97 'read' 'p_Val2_s' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 98 [1/1] (0.00ns)   --->   "%p_Result_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_s, i32 31"   --->   Operation 98 'bitselect' 'p_Result_4' <Predicate = true> <Delay = 0.00>

State 24 <SV = 23> <Delay = 6.41>
ST_24 : Operation 99 [4/6] (6.41ns)   --->   "%conv = sitofp i32 %wah_values_buffer_load" [guitar_effects.cpp:240]   --->   Operation 99 'sitofp' 'conv' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_24 : Operation 100 [1/1] (2.47ns)   --->   "%icmp_ln1136 = icmp_eq  i32 %p_Val2_s, i32 0"   --->   Operation 100 'icmp' 'icmp_ln1136' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 101 [1/1] (2.55ns)   --->   "%tmp_V = sub i32 0, i32 %p_Val2_s"   --->   Operation 101 'sub' 'tmp_V' <Predicate = (p_Result_4)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 102 [1/1] (0.69ns)   --->   "%tmp_V_2 = select i1 %p_Result_4, i32 %tmp_V, i32 %p_Val2_s"   --->   Operation 102 'select' 'tmp_V_2' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 103 [1/1] (0.00ns)   --->   "%p_Result_5 = partselect i32 @llvm.part.select.i32, i32 %tmp_V_2, i32 31, i32 0"   --->   Operation 103 'partselect' 'p_Result_5' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 104 [1/1] (0.00ns)   --->   "%l = cttz i32 @llvm.cttz.i32, i32 %p_Result_5, i1 1"   --->   Operation 104 'cttz' 'l' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 105 [1/1] (2.55ns)   --->   "%sub_ln1145 = sub i32 32, i32 %l"   --->   Operation 105 'sub' 'sub_ln1145' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 106 [1/1] (0.00ns)   --->   "%trunc_ln1148 = trunc i32 %sub_ln1145"   --->   Operation 106 'trunc' 'trunc_ln1148' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 107 [1/1] (0.00ns)   --->   "%trunc_ln1144 = trunc i32 %l"   --->   Operation 107 'trunc' 'trunc_ln1144' <Predicate = true> <Delay = 0.00>

State 25 <SV = 24> <Delay = 6.41>
ST_25 : Operation 108 [3/6] (6.41ns)   --->   "%conv = sitofp i32 %wah_values_buffer_load" [guitar_effects.cpp:240]   --->   Operation 108 'sitofp' 'conv' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_25 : Operation 109 [1/1] (2.55ns)   --->   "%lsb_index = add i32 %sub_ln1145, i32 4294967272"   --->   Operation 109 'add' 'lsb_index' <Predicate = (!icmp_ln1136)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 110 [1/1] (0.00ns)   --->   "%tmp = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %lsb_index, i32 1, i32 31"   --->   Operation 110 'partselect' 'tmp' <Predicate = (!icmp_ln1136)> <Delay = 0.00>
ST_25 : Operation 111 [1/1] (2.47ns)   --->   "%icmp_ln1147 = icmp_sgt  i31 %tmp, i31 0"   --->   Operation 111 'icmp' 'icmp_ln1147' <Predicate = (!icmp_ln1136)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 112 [1/1] (1.82ns)   --->   "%sub_ln1148 = sub i6 57, i6 %trunc_ln1148"   --->   Operation 112 'sub' 'sub_ln1148' <Predicate = (!icmp_ln1136)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1148)   --->   "%zext_ln1148 = zext i6 %sub_ln1148"   --->   Operation 113 'zext' 'zext_ln1148' <Predicate = (!icmp_ln1136)> <Delay = 0.00>
ST_25 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1148)   --->   "%lshr_ln1148 = lshr i32 4294967295, i32 %zext_ln1148"   --->   Operation 114 'lshr' 'lshr_ln1148' <Predicate = (!icmp_ln1136)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.94> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 115 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1148)   --->   "%p_Result_s = and i32 %tmp_V_2, i32 %lshr_ln1148"   --->   Operation 115 'and' 'p_Result_s' <Predicate = (!icmp_ln1136)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 116 [1/1] (2.94ns) (out node of the LUT)   --->   "%icmp_ln1148 = icmp_ne  i32 %p_Result_s, i32 0"   --->   Operation 116 'icmp' 'icmp_ln1148' <Predicate = (!icmp_ln1136)> <Delay = 2.94> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 117 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%a = and i1 %icmp_ln1147, i1 %icmp_ln1148"   --->   Operation 117 'and' 'a' <Predicate = (!icmp_ln1136)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 118 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %lsb_index, i32 31"   --->   Operation 118 'bitselect' 'tmp_2' <Predicate = (!icmp_ln1136)> <Delay = 0.00>
ST_25 : Operation 119 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%xor_ln1150 = xor i1 %tmp_2, i1 1"   --->   Operation 119 'xor' 'xor_ln1150' <Predicate = (!icmp_ln1136)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%p_Result_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %tmp_V_2, i32 %lsb_index"   --->   Operation 120 'bitselect' 'p_Result_1' <Predicate = (!icmp_ln1136)> <Delay = 0.00>
ST_25 : Operation 121 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%and_ln1150 = and i1 %p_Result_1, i1 %xor_ln1150"   --->   Operation 121 'and' 'and_ln1150' <Predicate = (!icmp_ln1136)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%or_ln1150 = or i1 %and_ln1150, i1 %a"   --->   Operation 122 'or' 'or_ln1150' <Predicate = (!icmp_ln1136)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 123 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 0, i1 %or_ln1150"   --->   Operation 123 'bitconcatenate' 'or_ln' <Predicate = (!icmp_ln1136)> <Delay = 0.97>
ST_25 : Operation 124 [1/1] (2.47ns)   --->   "%icmp_ln1159 = icmp_sgt  i32 %lsb_index, i32 0"   --->   Operation 124 'icmp' 'icmp_ln1159' <Predicate = (!icmp_ln1136)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 6.97>
ST_26 : Operation 125 [2/6] (6.41ns)   --->   "%conv = sitofp i32 %wah_values_buffer_load" [guitar_effects.cpp:240]   --->   Operation 125 'sitofp' 'conv' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_26 : Operation 126 [1/1] (0.00ns)   --->   "%zext_ln1158 = zext i32 %tmp_V_2"   --->   Operation 126 'zext' 'zext_ln1158' <Predicate = (!icmp_ln1136)> <Delay = 0.00>
ST_26 : Operation 127 [1/1] (2.55ns)   --->   "%add_ln1159 = add i32 %sub_ln1145, i32 4294967271"   --->   Operation 127 'add' 'add_ln1159' <Predicate = (icmp_ln1159 & !icmp_ln1136)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 128 [1/1] (0.00ns) (grouped into LUT with out node m_3)   --->   "%zext_ln1159 = zext i32 %add_ln1159"   --->   Operation 128 'zext' 'zext_ln1159' <Predicate = (icmp_ln1159 & !icmp_ln1136)> <Delay = 0.00>
ST_26 : Operation 129 [1/1] (0.00ns) (grouped into LUT with out node m_3)   --->   "%lshr_ln1159 = lshr i64 %zext_ln1158, i64 %zext_ln1159"   --->   Operation 129 'lshr' 'lshr_ln1159' <Predicate = (icmp_ln1159 & !icmp_ln1136)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 130 [1/1] (2.55ns)   --->   "%sub_ln1160 = sub i32 25, i32 %sub_ln1145"   --->   Operation 130 'sub' 'sub_ln1160' <Predicate = (!icmp_ln1159 & !icmp_ln1136)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 131 [1/1] (0.00ns) (grouped into LUT with out node m_3)   --->   "%zext_ln1160 = zext i32 %sub_ln1160"   --->   Operation 131 'zext' 'zext_ln1160' <Predicate = (!icmp_ln1159 & !icmp_ln1136)> <Delay = 0.00>
ST_26 : Operation 132 [1/1] (0.00ns) (grouped into LUT with out node m_3)   --->   "%shl_ln1160 = shl i64 %zext_ln1158, i64 %zext_ln1160"   --->   Operation 132 'shl' 'shl_ln1160' <Predicate = (!icmp_ln1159 & !icmp_ln1136)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 133 [1/1] (0.00ns) (grouped into LUT with out node m_3)   --->   "%m_2 = select i1 %icmp_ln1159, i64 %lshr_ln1159, i64 %shl_ln1160"   --->   Operation 133 'select' 'm_2' <Predicate = (!icmp_ln1136)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 134 [1/1] (0.00ns) (grouped into LUT with out node m_3)   --->   "%zext_ln1162 = zext i2 %or_ln"   --->   Operation 134 'zext' 'zext_ln1162' <Predicate = (!icmp_ln1136)> <Delay = 0.00>
ST_26 : Operation 135 [1/1] (4.42ns) (out node of the LUT)   --->   "%m_3 = add i64 %m_2, i64 %zext_ln1162"   --->   Operation 135 'add' 'm_3' <Predicate = (!icmp_ln1136)> <Delay = 4.42> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 136 [1/1] (0.00ns)   --->   "%m_4 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %m_3, i32 1, i32 63"   --->   Operation 136 'partselect' 'm_4' <Predicate = (!icmp_ln1136)> <Delay = 0.00>
ST_26 : Operation 137 [1/1] (0.00ns)   --->   "%p_Result_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %m_3, i32 25"   --->   Operation 137 'bitselect' 'p_Result_2' <Predicate = (!icmp_ln1136)> <Delay = 0.00>

State 27 <SV = 26> <Delay = 6.41>
ST_27 : Operation 138 [1/6] (6.41ns)   --->   "%conv = sitofp i32 %wah_values_buffer_load" [guitar_effects.cpp:240]   --->   Operation 138 'sitofp' 'conv' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_27 : Operation 139 [1/1] (0.00ns)   --->   "%zext_ln1163 = zext i63 %m_4"   --->   Operation 139 'zext' 'zext_ln1163' <Predicate = (!icmp_ln1136)> <Delay = 0.00>
ST_27 : Operation 140 [1/1] (1.24ns)   --->   "%select_ln1144 = select i1 %p_Result_2, i8 127, i8 126"   --->   Operation 140 'select' 'select_ln1144' <Predicate = (!icmp_ln1136)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 141 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1165 = sub i8 8, i8 %trunc_ln1144"   --->   Operation 141 'sub' 'sub_ln1165' <Predicate = (!icmp_ln1136)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 142 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%add_ln1170 = add i8 %sub_ln1165, i8 %select_ln1144"   --->   Operation 142 'add' 'add_ln1170' <Predicate = (!icmp_ln1136)> <Delay = 3.66> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 143 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 %p_Result_4, i8 %add_ln1170"   --->   Operation 143 'bitconcatenate' 'tmp_1' <Predicate = (!icmp_ln1136)> <Delay = 0.00>
ST_27 : Operation 144 [1/1] (0.00ns)   --->   "%p_Result_6 = partset i64 @_ssdm_op_PartSet.i64.i64.i9.i32.i32, i64 %zext_ln1163, i9 %tmp_1, i32 23, i32 31"   --->   Operation 144 'partset' 'p_Result_6' <Predicate = (!icmp_ln1136)> <Delay = 0.00>
ST_27 : Operation 145 [1/1] (0.00ns)   --->   "%LD = trunc i64 %p_Result_6"   --->   Operation 145 'trunc' 'LD' <Predicate = (!icmp_ln1136)> <Delay = 0.00>
ST_27 : Operation 146 [1/1] (0.00ns)   --->   "%bitcast_ln810 = bitcast i32 %LD"   --->   Operation 146 'bitcast' 'bitcast_ln810' <Predicate = (!icmp_ln1136)> <Delay = 0.00>
ST_27 : Operation 147 [1/1] (0.69ns)   --->   "%select_ln1136 = select i1 %icmp_ln1136, i32 0, i32 %bitcast_ln810"   --->   Operation 147 'select' 'select_ln1136' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 28 <SV = 27> <Delay = 5.70>
ST_28 : Operation 148 [4/4] (5.70ns)   --->   "%mul = fmul i32 %conv, i32 %select_ln1136" [guitar_effects.cpp:240]   --->   Operation 148 'fmul' 'mul' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 5.70>
ST_29 : Operation 149 [3/4] (5.70ns)   --->   "%mul = fmul i32 %conv, i32 %select_ln1136" [guitar_effects.cpp:240]   --->   Operation 149 'fmul' 'mul' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 5.70>
ST_30 : Operation 150 [2/4] (5.70ns)   --->   "%mul = fmul i32 %conv, i32 %select_ln1136" [guitar_effects.cpp:240]   --->   Operation 150 'fmul' 'mul' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 5.70>
ST_31 : Operation 151 [1/4] (5.70ns)   --->   "%mul = fmul i32 %conv, i32 %select_ln1136" [guitar_effects.cpp:240]   --->   Operation 151 'fmul' 'mul' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 162 [1/1] (0.00ns)   --->   "%temp_result_load_1 = load i32 %temp_result"   --->   Operation 162 'load' 'temp_result_load_1' <Predicate = (icmp_ln237)> <Delay = 0.00>
ST_31 : Operation 163 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %temp_result_out, i32 %temp_result_load_1"   --->   Operation 163 'write' 'write_ln0' <Predicate = (icmp_ln237)> <Delay = 0.00>
ST_31 : Operation 164 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 164 'ret' 'ret_ln0' <Predicate = (icmp_ln237)> <Delay = 0.00>

State 32 <SV = 31> <Delay = 7.25>
ST_32 : Operation 152 [1/1] (0.00ns)   --->   "%temp_result_load = load i32 %temp_result" [guitar_effects.cpp:240]   --->   Operation 152 'load' 'temp_result_load' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 153 [5/5] (7.25ns)   --->   "%temp_result_1 = fadd i32 %temp_result_load, i32 %mul" [guitar_effects.cpp:240]   --->   Operation 153 'fadd' 'temp_result_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 7.25>
ST_33 : Operation 154 [4/5] (7.25ns)   --->   "%temp_result_1 = fadd i32 %temp_result_load, i32 %mul" [guitar_effects.cpp:240]   --->   Operation 154 'fadd' 'temp_result_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 7.25>
ST_34 : Operation 155 [3/5] (7.25ns)   --->   "%temp_result_1 = fadd i32 %temp_result_load, i32 %mul" [guitar_effects.cpp:240]   --->   Operation 155 'fadd' 'temp_result_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 7.25>
ST_35 : Operation 156 [2/5] (7.25ns)   --->   "%temp_result_1 = fadd i32 %temp_result_load, i32 %mul" [guitar_effects.cpp:240]   --->   Operation 156 'fadd' 'temp_result_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 7.25>
ST_36 : Operation 157 [1/5] (7.25ns)   --->   "%temp_result_1 = fadd i32 %temp_result_load, i32 %mul" [guitar_effects.cpp:240]   --->   Operation 157 'fadd' 'temp_result_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 1.58>
ST_37 : Operation 158 [1/1] (0.00ns)   --->   "%specpipeline_ln7 = specpipeline void @_ssdm_op_SpecPipeline, i32 6, i32 0, i32 0, i32 0, void @empty_0" [C:/EECE4632FinalProject/guitar_effects_cpp/Guitar_Effects/pipeline5/directives.tcl:7]   --->   Operation 158 'specpipeline' 'specpipeline_ln7' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 159 [1/1] (0.00ns)   --->   "%specloopname_ln235 = specloopname void @_ssdm_op_SpecLoopName, void @empty_27" [guitar_effects.cpp:235]   --->   Operation 159 'specloopname' 'specloopname_ln235' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 160 [1/1] (1.58ns)   --->   "%store_ln237 = store i32 %temp_result_1, i32 %temp_result" [guitar_effects.cpp:237]   --->   Operation 160 'store' 'store_ln237' <Predicate = true> <Delay = 1.58>
ST_37 : Operation 161 [1/1] (0.00ns)   --->   "%br_ln237 = br void %for.body" [guitar_effects.cpp:237]   --->   Operation 161 'br' 'br_ln237' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 5.66ns
The critical path consists of the following:
	'alloca' operation ('i') [8]  (0 ns)
	'load' operation ('i', guitar_effects.cpp:237) on local variable 'i' [17]  (0 ns)
	'sub' operation ('sub_ln239', guitar_effects.cpp:239) [27]  (1.92 ns)
	'srem' operation ('coeff_index', guitar_effects.cpp:239) [28]  (3.74 ns)

 <State 2>: 3.74ns
The critical path consists of the following:
	'srem' operation ('coeff_index', guitar_effects.cpp:239) [28]  (3.74 ns)

 <State 3>: 3.74ns
The critical path consists of the following:
	'srem' operation ('coeff_index', guitar_effects.cpp:239) [28]  (3.74 ns)

 <State 4>: 3.74ns
The critical path consists of the following:
	'srem' operation ('coeff_index', guitar_effects.cpp:239) [28]  (3.74 ns)

 <State 5>: 3.74ns
The critical path consists of the following:
	'srem' operation ('coeff_index', guitar_effects.cpp:239) [28]  (3.74 ns)

 <State 6>: 3.74ns
The critical path consists of the following:
	'srem' operation ('coeff_index', guitar_effects.cpp:239) [28]  (3.74 ns)

 <State 7>: 3.74ns
The critical path consists of the following:
	'srem' operation ('coeff_index', guitar_effects.cpp:239) [28]  (3.74 ns)

 <State 8>: 3.74ns
The critical path consists of the following:
	'srem' operation ('coeff_index', guitar_effects.cpp:239) [28]  (3.74 ns)

 <State 9>: 3.74ns
The critical path consists of the following:
	'srem' operation ('coeff_index', guitar_effects.cpp:239) [28]  (3.74 ns)

 <State 10>: 3.74ns
The critical path consists of the following:
	'srem' operation ('coeff_index', guitar_effects.cpp:239) [28]  (3.74 ns)

 <State 11>: 3.74ns
The critical path consists of the following:
	'srem' operation ('coeff_index', guitar_effects.cpp:239) [28]  (3.74 ns)

 <State 12>: 3.74ns
The critical path consists of the following:
	'srem' operation ('coeff_index', guitar_effects.cpp:239) [28]  (3.74 ns)

 <State 13>: 6.07ns
The critical path consists of the following:
	'srem' operation ('coeff_index', guitar_effects.cpp:239) [28]  (3.74 ns)
	'getelementptr' operation ('control_signal_buffer_addr', guitar_effects.cpp:240) [34]  (0 ns)
	'load' operation ('control_signal_buffer_load', guitar_effects.cpp:240) on array 'control_signal_buffer' [35]  (2.32 ns)

 <State 14>: 6.84ns
The critical path consists of the following:
	'load' operation ('control_signal_buffer_load', guitar_effects.cpp:240) on array 'control_signal_buffer' [35]  (2.32 ns)
	'mul' operation ('mul_ln1136') [37]  (4.52 ns)

 <State 15>: 5.31ns
The critical path consists of the following:
	'add' operation ('add_ln1136_1') [42]  (5.31 ns)

 <State 16>: 7.3ns
The critical path consists of the following:
	bus request operation ('p_Val2_2_req') on port 'gmem' [46]  (7.3 ns)

 <State 17>: 7.3ns
The critical path consists of the following:
	bus request operation ('p_Val2_2_req') on port 'gmem' [46]  (7.3 ns)

 <State 18>: 7.3ns
The critical path consists of the following:
	bus request operation ('p_Val2_2_req') on port 'gmem' [46]  (7.3 ns)

 <State 19>: 7.3ns
The critical path consists of the following:
	bus request operation ('p_Val2_2_req') on port 'gmem' [46]  (7.3 ns)

 <State 20>: 7.3ns
The critical path consists of the following:
	bus request operation ('p_Val2_2_req') on port 'gmem' [46]  (7.3 ns)

 <State 21>: 7.3ns
The critical path consists of the following:
	bus request operation ('p_Val2_2_req') on port 'gmem' [46]  (7.3 ns)

 <State 22>: 7.3ns
The critical path consists of the following:
	bus request operation ('p_Val2_2_req') on port 'gmem' [46]  (7.3 ns)

 <State 23>: 7.3ns
The critical path consists of the following:
	bus read operation ('__Val2__') on port 'gmem' [47]  (7.3 ns)

 <State 24>: 6.41ns
The critical path consists of the following:
	'sitofp' operation ('conv', guitar_effects.cpp:240) [33]  (6.41 ns)

 <State 25>: 6.41ns
The critical path consists of the following:
	'sitofp' operation ('conv', guitar_effects.cpp:240) [33]  (6.41 ns)

 <State 26>: 6.97ns
The critical path consists of the following:
	'add' operation ('add_ln1159') [73]  (2.55 ns)
	'lshr' operation ('lshr_ln1159') [75]  (0 ns)
	'select' operation ('m') [79]  (0 ns)
	'add' operation ('m') [81]  (4.42 ns)

 <State 27>: 6.41ns
The critical path consists of the following:
	'sitofp' operation ('conv', guitar_effects.cpp:240) [33]  (6.41 ns)

 <State 28>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul', guitar_effects.cpp:240) [94]  (5.7 ns)

 <State 29>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul', guitar_effects.cpp:240) [94]  (5.7 ns)

 <State 30>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul', guitar_effects.cpp:240) [94]  (5.7 ns)

 <State 31>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul', guitar_effects.cpp:240) [94]  (5.7 ns)

 <State 32>: 7.26ns
The critical path consists of the following:
	'load' operation ('temp_result_load', guitar_effects.cpp:240) on local variable 'temp_result' [23]  (0 ns)
	'fadd' operation ('temp_result', guitar_effects.cpp:240) [95]  (7.26 ns)

 <State 33>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('temp_result', guitar_effects.cpp:240) [95]  (7.26 ns)

 <State 34>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('temp_result', guitar_effects.cpp:240) [95]  (7.26 ns)

 <State 35>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('temp_result', guitar_effects.cpp:240) [95]  (7.26 ns)

 <State 36>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('temp_result', guitar_effects.cpp:240) [95]  (7.26 ns)

 <State 37>: 1.59ns
The critical path consists of the following:
	'store' operation ('store_ln237', guitar_effects.cpp:237) of variable 'temp_result', guitar_effects.cpp:240 on local variable 'temp_result' [97]  (1.59 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
