Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Mon May 17 23:43:10 2021
| Host         : Orcinus-orca running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file cpu_wrap_timing_summary_routed.rpt -rpx cpu_wrap_timing_summary_routed.rpx -warn_on_violation
| Design       : cpu_wrap
| Device       : 7a100t-fgg484
| Speed File   : -1  PRODUCTION 1.20 2017-11-01
---------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 31 register/latch pins with no clock driven by root clock pin: test_cpu/cpu_decoder/Pause_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 31 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.465        0.000                      0                 2899        0.185        0.000                      0                 2899        2.633        0.000                       0                  1257  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock              Waveform(ns)       Period(ns)      Frequency(MHz)
-----              ------------       ----------      --------------
clkin              {0.000 5.000}      10.000          100.000         
  clk_out1_cpuclk  {0.000 21.739}     43.478          23.000          
  clkfbout_cpuclk  {0.000 25.000}     50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clkin                                                                                                                                                                3.000        0.000                       0                     1  
  clk_out1_cpuclk        4.465        0.000                      0                 2899        0.185        0.000                      0                 2899       21.239        0.000                       0                  1253  
  clkfbout_cpuclk                                                                                                                                                    2.633        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clkin
  To Clock:  clkin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clkin }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y1  test_cpu/cpu_clk/clk/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y1  test_cpu/cpu_clk/clk/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y1  test_cpu/cpu_clk/clk/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y1  test_cpu/cpu_clk/clk/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y1  test_cpu/cpu_clk/clk/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y1  test_cpu/cpu_clk/clk/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_cpuclk
  To Clock:  clk_out1_cpuclk

Setup :            0  Failing Endpoints,  Worst Slack        4.465ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.185ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       21.239ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.465ns  (required time - arrival time)
  Source:                 test_cpu/cpu_ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            test_cpu/cpu_ram/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.739ns  (clk_out1_cpuclk rise@43.478ns - clk_out1_cpuclk fall@21.739ns)
  Data Path Delay:        16.702ns  (logic 3.766ns (22.549%)  route 12.936ns (77.451%))
  Logic Levels:           9  (LUT2=1 LUT3=1 LUT5=1 LUT6=6)
  Clock Path Skew:        0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.759ns = ( 41.719 - 43.478 ) 
    Source Clock Delay      (SCD):    -2.304ns = ( 19.435 - 21.739 ) 
    Clock Pessimism Removal (CPR):    -0.500ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    Y18                                               0.000    21.739 f  clkin (IN)
                         net (fo=0)                   0.000    21.739    test_cpu/cpu_clk/clk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545    23.284 f  test_cpu/cpu_clk/clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    24.537    test_cpu/cpu_clk/clk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    15.947 f  test_cpu/cpu_clk/clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    17.652    test_cpu/cpu_clk/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    17.748 f  test_cpu/cpu_clk/clk/inst/clkout1_buf/O
                         net (fo=1251, routed)        1.687    19.435    test_cpu/cpu_ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/clka
    RAMB36_X0Y18         RAMB36E1                                     r  test_cpu/cpu_ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y18         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454    21.889 f  test_cpu/cpu_ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=1, routed)           1.411    23.300    test_cpu/cpu_ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DOADO[5]
    SLICE_X8Y83          LUT6 (Prop_lut6_I0_O)        0.124    23.424 f  test_cpu/cpu_ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[28]_INST_0/O
                         net (fo=16, routed)          2.836    26.260    test_cpu/cpu_ifetch/Opcode[2]
    SLICE_X43Y55         LUT6 (Prop_lut6_I2_O)        0.124    26.384 r  test_cpu/cpu_ifetch/Next_PC_reg[31]_i_49/O
                         net (fo=92, routed)          1.017    27.401    test_cpu/cpu_decoder/bbstub_douta[31]
    SLICE_X56Y52         LUT3 (Prop_lut3_I1_O)        0.116    27.517 r  test_cpu/cpu_decoder/Registers[2][19]_i_9/O
                         net (fo=13, routed)          0.936    28.453    test_cpu/cpu_decoder/Registers[2][19]_i_9_n_0
    SLICE_X55Y41         LUT5 (Prop_lut5_I4_O)        0.328    28.781 r  test_cpu/cpu_decoder/ram_i_301/O
                         net (fo=3, routed)           1.023    29.805    test_cpu/cpu_decoder/ram_i_301_n_0
    SLICE_X58Y42         LUT6 (Prop_lut6_I1_O)        0.124    29.929 r  test_cpu/cpu_decoder/ram_i_188/O
                         net (fo=4, routed)           0.897    30.826    test_cpu/cpu_decoder/ram_i_188_n_0
    SLICE_X58Y45         LUT6 (Prop_lut6_I1_O)        0.124    30.950 r  test_cpu/cpu_decoder/ram_i_83/O
                         net (fo=1, routed)           0.760    31.710    test_cpu/cpu_decoder/ram_i_83_n_0
    SLICE_X56Y46         LUT6 (Prop_lut6_I0_O)        0.124    31.834 r  test_cpu/cpu_decoder/ram_i_24/O
                         net (fo=1, routed)           0.607    32.441    test_cpu/cpu_decoder/ram_i_24_n_0
    SLICE_X51Y48         LUT6 (Prop_lut6_I2_O)        0.124    32.565 f  test_cpu/cpu_decoder/ram_i_3/O
                         net (fo=10, routed)          0.974    33.539    test_cpu/cpu_ram/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[0]
    SLICE_X61Y48         LUT2 (Prop_lut2_I1_O)        0.124    33.663 r  test_cpu/cpu_ram/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1/O
                         net (fo=3, routed)           2.473    36.136    test_cpu/cpu_ram/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X0Y6          RAMB36E1                                     r  test_cpu/cpu_ram/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     43.478    43.478 r  
    Y18                                               0.000    43.478 r  clkin (IN)
                         net (fo=0)                   0.000    43.478    test_cpu/cpu_clk/clk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    44.952 r  test_cpu/cpu_clk/clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    46.133    test_cpu/cpu_clk/clk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    38.278 r  test_cpu/cpu_clk/clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    39.904    test_cpu/cpu_clk/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    39.995 r  test_cpu/cpu_clk/clk/inst/clkout1_buf/O
                         net (fo=1251, routed)        1.724    41.719    test_cpu/cpu_ram/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X0Y6          RAMB36E1                                     r  test_cpu/cpu_ram/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.500    41.219    
                         clock uncertainty           -0.175    41.045    
    RAMB36_X0Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    40.602    test_cpu/cpu_ram/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         40.602    
                         arrival time                         -36.136    
  -------------------------------------------------------------------
                         slack                                  4.465    

Slack (MET) :             4.601ns  (required time - arrival time)
  Source:                 test_cpu/cpu_ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            test_cpu/cpu_ram/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.739ns  (clk_out1_cpuclk rise@43.478ns - clk_out1_cpuclk fall@21.739ns)
  Data Path Delay:        16.468ns  (logic 3.766ns (22.869%)  route 12.702ns (77.131%))
  Logic Levels:           9  (LUT2=1 LUT3=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.930ns = ( 41.548 - 43.478 ) 
    Source Clock Delay      (SCD):    -2.304ns = ( 19.435 - 21.739 ) 
    Clock Pessimism Removal (CPR):    -0.428ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    Y18                                               0.000    21.739 f  clkin (IN)
                         net (fo=0)                   0.000    21.739    test_cpu/cpu_clk/clk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545    23.284 f  test_cpu/cpu_clk/clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    24.537    test_cpu/cpu_clk/clk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    15.947 f  test_cpu/cpu_clk/clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    17.652    test_cpu/cpu_clk/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    17.748 f  test_cpu/cpu_clk/clk/inst/clkout1_buf/O
                         net (fo=1251, routed)        1.687    19.435    test_cpu/cpu_ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/clka
    RAMB36_X0Y18         RAMB36E1                                     r  test_cpu/cpu_ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y18         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454    21.889 f  test_cpu/cpu_ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=1, routed)           1.411    23.300    test_cpu/cpu_ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DOADO[5]
    SLICE_X8Y83          LUT6 (Prop_lut6_I0_O)        0.124    23.424 f  test_cpu/cpu_ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[28]_INST_0/O
                         net (fo=16, routed)          2.836    26.260    test_cpu/cpu_ifetch/Opcode[2]
    SLICE_X43Y55         LUT6 (Prop_lut6_I2_O)        0.124    26.384 r  test_cpu/cpu_ifetch/Next_PC_reg[31]_i_49/O
                         net (fo=92, routed)          1.017    27.401    test_cpu/cpu_decoder/bbstub_douta[31]
    SLICE_X56Y52         LUT3 (Prop_lut3_I1_O)        0.116    27.517 f  test_cpu/cpu_decoder/Registers[2][19]_i_9/O
                         net (fo=13, routed)          0.936    28.453    test_cpu/cpu_decoder/Registers[2][19]_i_9_n_0
    SLICE_X55Y41         LUT5 (Prop_lut5_I4_O)        0.328    28.781 f  test_cpu/cpu_decoder/ram_i_301/O
                         net (fo=3, routed)           1.023    29.805    test_cpu/cpu_decoder/ram_i_301_n_0
    SLICE_X58Y42         LUT6 (Prop_lut6_I1_O)        0.124    29.929 f  test_cpu/cpu_decoder/ram_i_188/O
                         net (fo=4, routed)           0.897    30.826    test_cpu/cpu_decoder/ram_i_188_n_0
    SLICE_X58Y45         LUT6 (Prop_lut6_I1_O)        0.124    30.950 f  test_cpu/cpu_decoder/ram_i_83/O
                         net (fo=1, routed)           0.760    31.710    test_cpu/cpu_decoder/ram_i_83_n_0
    SLICE_X56Y46         LUT6 (Prop_lut6_I0_O)        0.124    31.834 f  test_cpu/cpu_decoder/ram_i_24/O
                         net (fo=1, routed)           0.607    32.441    test_cpu/cpu_decoder/ram_i_24_n_0
    SLICE_X51Y48         LUT6 (Prop_lut6_I2_O)        0.124    32.565 r  test_cpu/cpu_decoder/ram_i_3/O
                         net (fo=10, routed)          0.690    33.255    test_cpu/cpu_ram/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/addra[12]
    SLICE_X61Y48         LUT2 (Prop_lut2_I0_O)        0.124    33.379 r  test_cpu/cpu_ram/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1/O
                         net (fo=3, routed)           2.523    35.902    test_cpu/cpu_ram/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/addra[13]
    RAMB36_X0Y13         RAMB36E1                                     r  test_cpu/cpu_ram/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     43.478    43.478 r  
    Y18                                               0.000    43.478 r  clkin (IN)
                         net (fo=0)                   0.000    43.478    test_cpu/cpu_clk/clk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    44.952 r  test_cpu/cpu_clk/clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    46.133    test_cpu/cpu_clk/clk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    38.278 r  test_cpu/cpu_clk/clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    39.904    test_cpu/cpu_clk/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    39.995 r  test_cpu/cpu_clk/clk/inst/clkout1_buf/O
                         net (fo=1251, routed)        1.554    41.548    test_cpu/cpu_ram/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/clka
    RAMB36_X0Y13         RAMB36E1                                     r  test_cpu/cpu_ram/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.428    41.121    
                         clock uncertainty           -0.175    40.946    
    RAMB36_X0Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    40.503    test_cpu/cpu_ram/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         40.503    
                         arrival time                         -35.902    
  -------------------------------------------------------------------
                         slack                                  4.601    

Slack (MET) :             4.735ns  (required time - arrival time)
  Source:                 test_cpu/cpu_ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            test_cpu/cpu_ram/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.739ns  (clk_out1_cpuclk rise@43.478ns - clk_out1_cpuclk fall@21.739ns)
  Data Path Delay:        16.338ns  (logic 3.766ns (23.051%)  route 12.572ns (76.949%))
  Logic Levels:           9  (LUT2=1 LUT3=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.925ns = ( 41.553 - 43.478 ) 
    Source Clock Delay      (SCD):    -2.304ns = ( 19.435 - 21.739 ) 
    Clock Pessimism Removal (CPR):    -0.428ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    Y18                                               0.000    21.739 f  clkin (IN)
                         net (fo=0)                   0.000    21.739    test_cpu/cpu_clk/clk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545    23.284 f  test_cpu/cpu_clk/clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    24.537    test_cpu/cpu_clk/clk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    15.947 f  test_cpu/cpu_clk/clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    17.652    test_cpu/cpu_clk/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    17.748 f  test_cpu/cpu_clk/clk/inst/clkout1_buf/O
                         net (fo=1251, routed)        1.687    19.435    test_cpu/cpu_ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/clka
    RAMB36_X0Y18         RAMB36E1                                     r  test_cpu/cpu_ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y18         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454    21.889 f  test_cpu/cpu_ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=1, routed)           1.411    23.300    test_cpu/cpu_ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DOADO[5]
    SLICE_X8Y83          LUT6 (Prop_lut6_I0_O)        0.124    23.424 f  test_cpu/cpu_ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[28]_INST_0/O
                         net (fo=16, routed)          2.836    26.260    test_cpu/cpu_ifetch/Opcode[2]
    SLICE_X43Y55         LUT6 (Prop_lut6_I2_O)        0.124    26.384 r  test_cpu/cpu_ifetch/Next_PC_reg[31]_i_49/O
                         net (fo=92, routed)          1.017    27.401    test_cpu/cpu_decoder/bbstub_douta[31]
    SLICE_X56Y52         LUT3 (Prop_lut3_I1_O)        0.116    27.517 r  test_cpu/cpu_decoder/Registers[2][19]_i_9/O
                         net (fo=13, routed)          0.936    28.453    test_cpu/cpu_decoder/Registers[2][19]_i_9_n_0
    SLICE_X55Y41         LUT5 (Prop_lut5_I4_O)        0.328    28.781 r  test_cpu/cpu_decoder/ram_i_301/O
                         net (fo=3, routed)           1.023    29.805    test_cpu/cpu_decoder/ram_i_301_n_0
    SLICE_X58Y42         LUT6 (Prop_lut6_I1_O)        0.124    29.929 r  test_cpu/cpu_decoder/ram_i_188/O
                         net (fo=4, routed)           0.897    30.826    test_cpu/cpu_decoder/ram_i_188_n_0
    SLICE_X58Y45         LUT6 (Prop_lut6_I1_O)        0.124    30.950 r  test_cpu/cpu_decoder/ram_i_83/O
                         net (fo=1, routed)           0.760    31.710    test_cpu/cpu_decoder/ram_i_83_n_0
    SLICE_X56Y46         LUT6 (Prop_lut6_I0_O)        0.124    31.834 r  test_cpu/cpu_decoder/ram_i_24/O
                         net (fo=1, routed)           0.607    32.441    test_cpu/cpu_decoder/ram_i_24_n_0
    SLICE_X51Y48         LUT6 (Prop_lut6_I2_O)        0.124    32.565 f  test_cpu/cpu_decoder/ram_i_3/O
                         net (fo=10, routed)          0.974    33.539    test_cpu/cpu_ram/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[0]
    SLICE_X61Y48         LUT2 (Prop_lut2_I1_O)        0.124    33.663 r  test_cpu/cpu_ram/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1/O
                         net (fo=3, routed)           2.110    35.773    test_cpu/cpu_ram/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X0Y12         RAMB36E1                                     r  test_cpu/cpu_ram/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     43.478    43.478 r  
    Y18                                               0.000    43.478 r  clkin (IN)
                         net (fo=0)                   0.000    43.478    test_cpu/cpu_clk/clk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    44.952 r  test_cpu/cpu_clk/clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    46.133    test_cpu/cpu_clk/clk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    38.278 r  test_cpu/cpu_clk/clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    39.904    test_cpu/cpu_clk/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    39.995 r  test_cpu/cpu_clk/clk/inst/clkout1_buf/O
                         net (fo=1251, routed)        1.559    41.553    test_cpu/cpu_ram/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/clka
    RAMB36_X0Y12         RAMB36E1                                     r  test_cpu/cpu_ram/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.428    41.126    
                         clock uncertainty           -0.175    40.951    
    RAMB36_X0Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    40.508    test_cpu/cpu_ram/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         40.508    
                         arrival time                         -35.773    
  -------------------------------------------------------------------
                         slack                                  4.735    

Slack (MET) :             4.816ns  (required time - arrival time)
  Source:                 test_cpu/cpu_ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            test_cpu/cpu_ram/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.739ns  (clk_out1_cpuclk rise@43.478ns - clk_out1_cpuclk fall@21.739ns)
  Data Path Delay:        16.261ns  (logic 3.766ns (23.159%)  route 12.495ns (76.841%))
  Logic Levels:           9  (LUT2=1 LUT3=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.921ns = ( 41.557 - 43.478 ) 
    Source Clock Delay      (SCD):    -2.304ns = ( 19.435 - 21.739 ) 
    Clock Pessimism Removal (CPR):    -0.428ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    Y18                                               0.000    21.739 f  clkin (IN)
                         net (fo=0)                   0.000    21.739    test_cpu/cpu_clk/clk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545    23.284 f  test_cpu/cpu_clk/clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    24.537    test_cpu/cpu_clk/clk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    15.947 f  test_cpu/cpu_clk/clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    17.652    test_cpu/cpu_clk/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    17.748 f  test_cpu/cpu_clk/clk/inst/clkout1_buf/O
                         net (fo=1251, routed)        1.687    19.435    test_cpu/cpu_ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/clka
    RAMB36_X0Y18         RAMB36E1                                     r  test_cpu/cpu_ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y18         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454    21.889 f  test_cpu/cpu_ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=1, routed)           1.411    23.300    test_cpu/cpu_ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DOADO[5]
    SLICE_X8Y83          LUT6 (Prop_lut6_I0_O)        0.124    23.424 f  test_cpu/cpu_ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[28]_INST_0/O
                         net (fo=16, routed)          2.836    26.260    test_cpu/cpu_ifetch/Opcode[2]
    SLICE_X43Y55         LUT6 (Prop_lut6_I2_O)        0.124    26.384 r  test_cpu/cpu_ifetch/Next_PC_reg[31]_i_49/O
                         net (fo=92, routed)          1.017    27.401    test_cpu/cpu_decoder/bbstub_douta[31]
    SLICE_X56Y52         LUT3 (Prop_lut3_I1_O)        0.116    27.517 f  test_cpu/cpu_decoder/Registers[2][19]_i_9/O
                         net (fo=13, routed)          0.936    28.453    test_cpu/cpu_decoder/Registers[2][19]_i_9_n_0
    SLICE_X55Y41         LUT5 (Prop_lut5_I4_O)        0.328    28.781 f  test_cpu/cpu_decoder/ram_i_301/O
                         net (fo=3, routed)           1.023    29.805    test_cpu/cpu_decoder/ram_i_301_n_0
    SLICE_X58Y42         LUT6 (Prop_lut6_I1_O)        0.124    29.929 f  test_cpu/cpu_decoder/ram_i_188/O
                         net (fo=4, routed)           0.897    30.826    test_cpu/cpu_decoder/ram_i_188_n_0
    SLICE_X58Y45         LUT6 (Prop_lut6_I1_O)        0.124    30.950 f  test_cpu/cpu_decoder/ram_i_83/O
                         net (fo=1, routed)           0.760    31.710    test_cpu/cpu_decoder/ram_i_83_n_0
    SLICE_X56Y46         LUT6 (Prop_lut6_I0_O)        0.124    31.834 f  test_cpu/cpu_decoder/ram_i_24/O
                         net (fo=1, routed)           0.607    32.441    test_cpu/cpu_decoder/ram_i_24_n_0
    SLICE_X51Y48         LUT6 (Prop_lut6_I2_O)        0.124    32.565 r  test_cpu/cpu_decoder/ram_i_3/O
                         net (fo=10, routed)          0.806    33.371    test_cpu/cpu_ram/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[0]
    SLICE_X61Y48         LUT2 (Prop_lut2_I1_O)        0.124    33.495 r  test_cpu/cpu_ram/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0/O
                         net (fo=3, routed)           2.201    35.696    test_cpu/cpu_ram/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X0Y11         RAMB36E1                                     r  test_cpu/cpu_ram/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     43.478    43.478 r  
    Y18                                               0.000    43.478 r  clkin (IN)
                         net (fo=0)                   0.000    43.478    test_cpu/cpu_clk/clk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    44.952 r  test_cpu/cpu_clk/clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    46.133    test_cpu/cpu_clk/clk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    38.278 r  test_cpu/cpu_clk/clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    39.904    test_cpu/cpu_clk/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    39.995 r  test_cpu/cpu_clk/clk/inst/clkout1_buf/O
                         net (fo=1251, routed)        1.563    41.557    test_cpu/cpu_ram/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/clka
    RAMB36_X0Y11         RAMB36E1                                     r  test_cpu/cpu_ram/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.428    41.130    
                         clock uncertainty           -0.175    40.955    
    RAMB36_X0Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    40.512    test_cpu/cpu_ram/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         40.512    
                         arrival time                         -35.696    
  -------------------------------------------------------------------
                         slack                                  4.816    

Slack (MET) :             4.854ns  (required time - arrival time)
  Source:                 test_cpu/cpu_ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            test_cpu/cpu_ram/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.739ns  (clk_out1_cpuclk rise@43.478ns - clk_out1_cpuclk fall@21.739ns)
  Data Path Delay:        16.096ns  (logic 3.870ns (24.043%)  route 12.226ns (75.957%))
  Logic Levels:           8  (LUT3=2 LUT6=6)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.925ns = ( 41.553 - 43.478 ) 
    Source Clock Delay      (SCD):    -2.304ns = ( 19.435 - 21.739 ) 
    Clock Pessimism Removal (CPR):    -0.428ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    Y18                                               0.000    21.739 f  clkin (IN)
                         net (fo=0)                   0.000    21.739    test_cpu/cpu_clk/clk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545    23.284 f  test_cpu/cpu_clk/clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    24.537    test_cpu/cpu_clk/clk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    15.947 f  test_cpu/cpu_clk/clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    17.652    test_cpu/cpu_clk/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    17.748 f  test_cpu/cpu_clk/clk/inst/clkout1_buf/O
                         net (fo=1251, routed)        1.687    19.435    test_cpu/cpu_ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/clka
    RAMB36_X0Y18         RAMB36E1                                     r  test_cpu/cpu_ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y18         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      2.454    21.889 r  test_cpu/cpu_ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3]
                         net (fo=1, routed)           1.511    23.400    test_cpu/cpu_ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DOADO[3]
    SLICE_X8Y83          LUT6 (Prop_lut6_I0_O)        0.124    23.524 r  test_cpu/cpu_ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[26]_INST_0/O
                         net (fo=14, routed)          2.821    26.344    test_cpu/cpu_ifetch/Opcode[0]
    SLICE_X37Y54         LUT6 (Prop_lut6_I1_O)        0.124    26.468 r  test_cpu/cpu_ifetch/Registers[2][30]_i_6/O
                         net (fo=92, routed)          1.017    27.485    test_cpu/cpu_decoder/bbstub_douta[31]_0
    SLICE_X42Y48         LUT3 (Prop_lut3_I1_O)        0.116    27.601 r  test_cpu/cpu_decoder/ram_i_21/O
                         net (fo=20, routed)          1.389    28.990    test_cpu/cpu_decoder/Registers_reg[2][15]_0[12]
    SLICE_X53Y41         LUT6 (Prop_lut6_I1_O)        0.328    29.318 f  test_cpu/cpu_decoder/ram_i_352/O
                         net (fo=6, routed)           0.998    30.316    test_cpu/cpu_decoder/Registers_reg[2][2]_4
    SLICE_X46Y42         LUT3 (Prop_lut3_I2_O)        0.148    30.464 r  test_cpu/cpu_decoder/ram_i_278/O
                         net (fo=3, routed)           0.322    30.787    test_cpu/cpu_decoder/ram_i_278_n_0
    SLICE_X49Y43         LUT6 (Prop_lut6_I5_O)        0.328    31.115 r  test_cpu/cpu_decoder/ram_i_156/O
                         net (fo=1, routed)           0.813    31.928    test_cpu/cpu_decoder/ram_i_156_n_0
    SLICE_X50Y43         LUT6 (Prop_lut6_I0_O)        0.124    32.052 r  test_cpu/cpu_decoder/ram_i_68/O
                         net (fo=1, routed)           0.876    32.928    test_cpu/cpu_ifetch/read_data_1_reg[0]_22
    SLICE_X50Y48         LUT6 (Prop_lut6_I1_O)        0.124    33.052 r  test_cpu/cpu_ifetch/ram_i_14/O
                         net (fo=17, routed)          2.479    35.531    test_cpu/cpu_ram/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/addra[1]
    RAMB36_X0Y12         RAMB36E1                                     r  test_cpu/cpu_ram/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     43.478    43.478 r  
    Y18                                               0.000    43.478 r  clkin (IN)
                         net (fo=0)                   0.000    43.478    test_cpu/cpu_clk/clk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    44.952 r  test_cpu/cpu_clk/clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    46.133    test_cpu/cpu_clk/clk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    38.278 r  test_cpu/cpu_clk/clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    39.904    test_cpu/cpu_clk/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    39.995 r  test_cpu/cpu_clk/clk/inst/clkout1_buf/O
                         net (fo=1251, routed)        1.559    41.553    test_cpu/cpu_ram/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/clka
    RAMB36_X0Y12         RAMB36E1                                     r  test_cpu/cpu_ram/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.428    41.126    
                         clock uncertainty           -0.175    40.951    
    RAMB36_X0Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.566    40.385    test_cpu/cpu_ram/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         40.385    
                         arrival time                         -35.531    
  -------------------------------------------------------------------
                         slack                                  4.854    

Slack (MET) :             4.859ns  (required time - arrival time)
  Source:                 test_cpu/cpu_ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            test_cpu/cpu_ram/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.739ns  (clk_out1_cpuclk rise@43.478ns - clk_out1_cpuclk fall@21.739ns)
  Data Path Delay:        16.096ns  (logic 3.870ns (24.043%)  route 12.226ns (75.957%))
  Logic Levels:           8  (LUT3=2 LUT6=6)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.920ns = ( 41.558 - 43.478 ) 
    Source Clock Delay      (SCD):    -2.304ns = ( 19.435 - 21.739 ) 
    Clock Pessimism Removal (CPR):    -0.428ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    Y18                                               0.000    21.739 f  clkin (IN)
                         net (fo=0)                   0.000    21.739    test_cpu/cpu_clk/clk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545    23.284 f  test_cpu/cpu_clk/clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    24.537    test_cpu/cpu_clk/clk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    15.947 f  test_cpu/cpu_clk/clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    17.652    test_cpu/cpu_clk/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    17.748 f  test_cpu/cpu_clk/clk/inst/clkout1_buf/O
                         net (fo=1251, routed)        1.687    19.435    test_cpu/cpu_ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/clka
    RAMB36_X0Y18         RAMB36E1                                     r  test_cpu/cpu_ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y18         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      2.454    21.889 r  test_cpu/cpu_ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3]
                         net (fo=1, routed)           1.511    23.400    test_cpu/cpu_ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DOADO[3]
    SLICE_X8Y83          LUT6 (Prop_lut6_I0_O)        0.124    23.524 r  test_cpu/cpu_ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[26]_INST_0/O
                         net (fo=14, routed)          2.821    26.344    test_cpu/cpu_ifetch/Opcode[0]
    SLICE_X37Y54         LUT6 (Prop_lut6_I1_O)        0.124    26.468 r  test_cpu/cpu_ifetch/Registers[2][30]_i_6/O
                         net (fo=92, routed)          1.017    27.485    test_cpu/cpu_decoder/bbstub_douta[31]_0
    SLICE_X42Y48         LUT3 (Prop_lut3_I1_O)        0.116    27.601 r  test_cpu/cpu_decoder/ram_i_21/O
                         net (fo=20, routed)          1.389    28.990    test_cpu/cpu_decoder/Registers_reg[2][15]_0[12]
    SLICE_X53Y41         LUT6 (Prop_lut6_I1_O)        0.328    29.318 f  test_cpu/cpu_decoder/ram_i_352/O
                         net (fo=6, routed)           0.998    30.316    test_cpu/cpu_decoder/Registers_reg[2][2]_4
    SLICE_X46Y42         LUT3 (Prop_lut3_I2_O)        0.148    30.464 r  test_cpu/cpu_decoder/ram_i_278/O
                         net (fo=3, routed)           0.322    30.787    test_cpu/cpu_decoder/ram_i_278_n_0
    SLICE_X49Y43         LUT6 (Prop_lut6_I5_O)        0.328    31.115 r  test_cpu/cpu_decoder/ram_i_156/O
                         net (fo=1, routed)           0.813    31.928    test_cpu/cpu_decoder/ram_i_156_n_0
    SLICE_X50Y43         LUT6 (Prop_lut6_I0_O)        0.124    32.052 r  test_cpu/cpu_decoder/ram_i_68/O
                         net (fo=1, routed)           0.876    32.928    test_cpu/cpu_ifetch/read_data_1_reg[0]_22
    SLICE_X50Y48         LUT6 (Prop_lut6_I1_O)        0.124    33.052 r  test_cpu/cpu_ifetch/ram_i_14/O
                         net (fo=17, routed)          2.479    35.531    test_cpu/cpu_ram/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/addra[1]
    RAMB36_X0Y10         RAMB36E1                                     r  test_cpu/cpu_ram/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     43.478    43.478 r  
    Y18                                               0.000    43.478 r  clkin (IN)
                         net (fo=0)                   0.000    43.478    test_cpu/cpu_clk/clk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    44.952 r  test_cpu/cpu_clk/clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    46.133    test_cpu/cpu_clk/clk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    38.278 r  test_cpu/cpu_clk/clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    39.904    test_cpu/cpu_clk/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    39.995 r  test_cpu/cpu_clk/clk/inst/clkout1_buf/O
                         net (fo=1251, routed)        1.564    41.558    test_cpu/cpu_ram/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/clka
    RAMB36_X0Y10         RAMB36E1                                     r  test_cpu/cpu_ram/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.428    41.131    
                         clock uncertainty           -0.175    40.956    
    RAMB36_X0Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.566    40.390    test_cpu/cpu_ram/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         40.390    
                         arrival time                         -35.531    
  -------------------------------------------------------------------
                         slack                                  4.859    

Slack (MET) :             4.899ns  (required time - arrival time)
  Source:                 test_cpu/cpu_ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            test_cpu/cpu_ram/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.739ns  (clk_out1_cpuclk rise@43.478ns - clk_out1_cpuclk fall@21.739ns)
  Data Path Delay:        16.047ns  (logic 3.680ns (22.933%)  route 12.367ns (77.067%))
  Logic Levels:           8  (LUT3=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.930ns = ( 41.548 - 43.478 ) 
    Source Clock Delay      (SCD):    -2.304ns = ( 19.435 - 21.739 ) 
    Clock Pessimism Removal (CPR):    -0.428ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    Y18                                               0.000    21.739 f  clkin (IN)
                         net (fo=0)                   0.000    21.739    test_cpu/cpu_clk/clk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545    23.284 f  test_cpu/cpu_clk/clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    24.537    test_cpu/cpu_clk/clk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    15.947 f  test_cpu/cpu_clk/clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    17.652    test_cpu/cpu_clk/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    17.748 f  test_cpu/cpu_clk/clk/inst/clkout1_buf/O
                         net (fo=1251, routed)        1.687    19.435    test_cpu/cpu_ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/clka
    RAMB36_X0Y18         RAMB36E1                                     r  test_cpu/cpu_ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y18         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      2.454    21.889 r  test_cpu/cpu_ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3]
                         net (fo=1, routed)           1.511    23.400    test_cpu/cpu_ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DOADO[3]
    SLICE_X8Y83          LUT6 (Prop_lut6_I0_O)        0.124    23.524 r  test_cpu/cpu_ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[26]_INST_0/O
                         net (fo=14, routed)          2.821    26.344    test_cpu/cpu_ifetch/Opcode[0]
    SLICE_X37Y54         LUT6 (Prop_lut6_I1_O)        0.124    26.468 r  test_cpu/cpu_ifetch/Registers[2][30]_i_6/O
                         net (fo=92, routed)          1.019    27.487    test_cpu/cpu_decoder/bbstub_douta[31]_0
    SLICE_X41Y47         LUT3 (Prop_lut3_I1_O)        0.150    27.637 r  test_cpu/cpu_decoder/ram_i_41/O
                         net (fo=18, routed)          1.326    28.963    test_cpu/cpu_decoder/Registers_reg[2][15]_0[10]
    SLICE_X52Y44         LUT6 (Prop_lut6_I0_O)        0.332    29.295 f  test_cpu/cpu_decoder/Registers[2][0]_i_20/O
                         net (fo=3, routed)           0.692    29.987    test_cpu/cpu_decoder/Registers[2][0]_i_20_n_0
    SLICE_X52Y44         LUT6 (Prop_lut6_I1_O)        0.124    30.111 f  test_cpu/cpu_decoder/ram_i_251/O
                         net (fo=4, routed)           0.803    30.914    test_cpu/cpu_decoder/ram_i_251_n_0
    SLICE_X52Y43         LUT5 (Prop_lut5_I0_O)        0.124    31.038 f  test_cpu/cpu_decoder/ram_i_150/O
                         net (fo=1, routed)           0.947    31.986    test_cpu/cpu_decoder/ram_i_150_n_0
    SLICE_X53Y40         LUT6 (Prop_lut6_I1_O)        0.124    32.110 r  test_cpu/cpu_decoder/ram_i_64/O
                         net (fo=1, routed)           0.724    32.834    test_cpu/cpu_ifetch/read_data_1_reg[0]_23
    SLICE_X54Y47         LUT6 (Prop_lut6_I1_O)        0.124    32.958 r  test_cpu/cpu_ifetch/ram_i_13/O
                         net (fo=17, routed)          2.523    35.481    test_cpu/cpu_ram/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/addra[2]
    RAMB36_X0Y13         RAMB36E1                                     r  test_cpu/cpu_ram/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     43.478    43.478 r  
    Y18                                               0.000    43.478 r  clkin (IN)
                         net (fo=0)                   0.000    43.478    test_cpu/cpu_clk/clk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    44.952 r  test_cpu/cpu_clk/clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    46.133    test_cpu/cpu_clk/clk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    38.278 r  test_cpu/cpu_clk/clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    39.904    test_cpu/cpu_clk/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    39.995 r  test_cpu/cpu_clk/clk/inst/clkout1_buf/O
                         net (fo=1251, routed)        1.554    41.548    test_cpu/cpu_ram/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/clka
    RAMB36_X0Y13         RAMB36E1                                     r  test_cpu/cpu_ram/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.428    41.121    
                         clock uncertainty           -0.175    40.946    
    RAMB36_X0Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566    40.380    test_cpu/cpu_ram/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         40.380    
                         arrival time                         -35.481    
  -------------------------------------------------------------------
                         slack                                  4.899    

Slack (MET) :             4.962ns  (required time - arrival time)
  Source:                 test_cpu/cpu_ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            test_cpu/cpu_ram/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.739ns  (clk_out1_cpuclk rise@43.478ns - clk_out1_cpuclk fall@21.739ns)
  Data Path Delay:        15.988ns  (logic 3.680ns (23.017%)  route 12.308ns (76.983%))
  Logic Levels:           8  (LUT3=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.925ns = ( 41.553 - 43.478 ) 
    Source Clock Delay      (SCD):    -2.304ns = ( 19.435 - 21.739 ) 
    Clock Pessimism Removal (CPR):    -0.428ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    Y18                                               0.000    21.739 f  clkin (IN)
                         net (fo=0)                   0.000    21.739    test_cpu/cpu_clk/clk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545    23.284 f  test_cpu/cpu_clk/clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    24.537    test_cpu/cpu_clk/clk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    15.947 f  test_cpu/cpu_clk/clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    17.652    test_cpu/cpu_clk/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    17.748 f  test_cpu/cpu_clk/clk/inst/clkout1_buf/O
                         net (fo=1251, routed)        1.687    19.435    test_cpu/cpu_ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/clka
    RAMB36_X0Y18         RAMB36E1                                     r  test_cpu/cpu_ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y18         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      2.454    21.889 r  test_cpu/cpu_ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3]
                         net (fo=1, routed)           1.511    23.400    test_cpu/cpu_ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DOADO[3]
    SLICE_X8Y83          LUT6 (Prop_lut6_I0_O)        0.124    23.524 r  test_cpu/cpu_ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[26]_INST_0/O
                         net (fo=14, routed)          2.821    26.344    test_cpu/cpu_ifetch/Opcode[0]
    SLICE_X37Y54         LUT6 (Prop_lut6_I1_O)        0.124    26.468 r  test_cpu/cpu_ifetch/Registers[2][30]_i_6/O
                         net (fo=92, routed)          1.019    27.487    test_cpu/cpu_decoder/bbstub_douta[31]_0
    SLICE_X41Y47         LUT3 (Prop_lut3_I1_O)        0.150    27.637 r  test_cpu/cpu_decoder/ram_i_41/O
                         net (fo=18, routed)          1.326    28.963    test_cpu/cpu_decoder/Registers_reg[2][15]_0[10]
    SLICE_X52Y44         LUT6 (Prop_lut6_I0_O)        0.332    29.295 f  test_cpu/cpu_decoder/Registers[2][0]_i_20/O
                         net (fo=3, routed)           0.692    29.987    test_cpu/cpu_decoder/Registers[2][0]_i_20_n_0
    SLICE_X52Y44         LUT6 (Prop_lut6_I1_O)        0.124    30.111 f  test_cpu/cpu_decoder/ram_i_251/O
                         net (fo=4, routed)           0.803    30.914    test_cpu/cpu_decoder/ram_i_251_n_0
    SLICE_X52Y43         LUT5 (Prop_lut5_I0_O)        0.124    31.038 f  test_cpu/cpu_decoder/ram_i_150/O
                         net (fo=1, routed)           0.947    31.986    test_cpu/cpu_decoder/ram_i_150_n_0
    SLICE_X53Y40         LUT6 (Prop_lut6_I1_O)        0.124    32.110 r  test_cpu/cpu_decoder/ram_i_64/O
                         net (fo=1, routed)           0.724    32.834    test_cpu/cpu_ifetch/read_data_1_reg[0]_23
    SLICE_X54Y47         LUT6 (Prop_lut6_I1_O)        0.124    32.958 r  test_cpu/cpu_ifetch/ram_i_13/O
                         net (fo=17, routed)          2.465    35.423    test_cpu/cpu_ram/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/addra[2]
    RAMB36_X0Y12         RAMB36E1                                     r  test_cpu/cpu_ram/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     43.478    43.478 r  
    Y18                                               0.000    43.478 r  clkin (IN)
                         net (fo=0)                   0.000    43.478    test_cpu/cpu_clk/clk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    44.952 r  test_cpu/cpu_clk/clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    46.133    test_cpu/cpu_clk/clk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    38.278 r  test_cpu/cpu_clk/clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    39.904    test_cpu/cpu_clk/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    39.995 r  test_cpu/cpu_clk/clk/inst/clkout1_buf/O
                         net (fo=1251, routed)        1.559    41.553    test_cpu/cpu_ram/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/clka
    RAMB36_X0Y12         RAMB36E1                                     r  test_cpu/cpu_ram/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.428    41.126    
                         clock uncertainty           -0.175    40.951    
    RAMB36_X0Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566    40.385    test_cpu/cpu_ram/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         40.385    
                         arrival time                         -35.423    
  -------------------------------------------------------------------
                         slack                                  4.962    

Slack (MET) :             4.968ns  (required time - arrival time)
  Source:                 test_cpu/cpu_ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            test_cpu/cpu_ram/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.739ns  (clk_out1_cpuclk rise@43.478ns - clk_out1_cpuclk fall@21.739ns)
  Data Path Delay:        16.206ns  (logic 3.766ns (23.238%)  route 12.440ns (76.762%))
  Logic Levels:           9  (LUT2=1 LUT3=1 LUT5=1 LUT6=6)
  Clock Path Skew:        0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.752ns = ( 41.726 - 43.478 ) 
    Source Clock Delay      (SCD):    -2.304ns = ( 19.435 - 21.739 ) 
    Clock Pessimism Removal (CPR):    -0.500ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    Y18                                               0.000    21.739 f  clkin (IN)
                         net (fo=0)                   0.000    21.739    test_cpu/cpu_clk/clk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545    23.284 f  test_cpu/cpu_clk/clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    24.537    test_cpu/cpu_clk/clk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    15.947 f  test_cpu/cpu_clk/clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    17.652    test_cpu/cpu_clk/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    17.748 f  test_cpu/cpu_clk/clk/inst/clkout1_buf/O
                         net (fo=1251, routed)        1.687    19.435    test_cpu/cpu_ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/clka
    RAMB36_X0Y18         RAMB36E1                                     r  test_cpu/cpu_ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y18         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454    21.889 f  test_cpu/cpu_ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=1, routed)           1.411    23.300    test_cpu/cpu_ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DOADO[5]
    SLICE_X8Y83          LUT6 (Prop_lut6_I0_O)        0.124    23.424 f  test_cpu/cpu_ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[28]_INST_0/O
                         net (fo=16, routed)          2.836    26.260    test_cpu/cpu_ifetch/Opcode[2]
    SLICE_X43Y55         LUT6 (Prop_lut6_I2_O)        0.124    26.384 r  test_cpu/cpu_ifetch/Next_PC_reg[31]_i_49/O
                         net (fo=92, routed)          1.017    27.401    test_cpu/cpu_decoder/bbstub_douta[31]
    SLICE_X56Y52         LUT3 (Prop_lut3_I1_O)        0.116    27.517 f  test_cpu/cpu_decoder/Registers[2][19]_i_9/O
                         net (fo=13, routed)          0.936    28.453    test_cpu/cpu_decoder/Registers[2][19]_i_9_n_0
    SLICE_X55Y41         LUT5 (Prop_lut5_I4_O)        0.328    28.781 f  test_cpu/cpu_decoder/ram_i_301/O
                         net (fo=3, routed)           1.023    29.805    test_cpu/cpu_decoder/ram_i_301_n_0
    SLICE_X58Y42         LUT6 (Prop_lut6_I1_O)        0.124    29.929 f  test_cpu/cpu_decoder/ram_i_188/O
                         net (fo=4, routed)           0.897    30.826    test_cpu/cpu_decoder/ram_i_188_n_0
    SLICE_X58Y45         LUT6 (Prop_lut6_I1_O)        0.124    30.950 f  test_cpu/cpu_decoder/ram_i_83/O
                         net (fo=1, routed)           0.760    31.710    test_cpu/cpu_decoder/ram_i_83_n_0
    SLICE_X56Y46         LUT6 (Prop_lut6_I0_O)        0.124    31.834 f  test_cpu/cpu_decoder/ram_i_24/O
                         net (fo=1, routed)           0.607    32.441    test_cpu/cpu_decoder/ram_i_24_n_0
    SLICE_X51Y48         LUT6 (Prop_lut6_I2_O)        0.124    32.565 r  test_cpu/cpu_decoder/ram_i_3/O
                         net (fo=10, routed)          0.806    33.371    test_cpu/cpu_ram/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[0]
    SLICE_X61Y48         LUT2 (Prop_lut2_I1_O)        0.124    33.495 r  test_cpu/cpu_ram/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0/O
                         net (fo=3, routed)           2.146    35.641    test_cpu/cpu_ram/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X0Y8          RAMB36E1                                     r  test_cpu/cpu_ram/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     43.478    43.478 r  
    Y18                                               0.000    43.478 r  clkin (IN)
                         net (fo=0)                   0.000    43.478    test_cpu/cpu_clk/clk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    44.952 r  test_cpu/cpu_clk/clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    46.133    test_cpu/cpu_clk/clk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    38.278 r  test_cpu/cpu_clk/clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    39.904    test_cpu/cpu_clk/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    39.995 r  test_cpu/cpu_clk/clk/inst/clkout1_buf/O
                         net (fo=1251, routed)        1.731    41.726    test_cpu/cpu_ram/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/clka
    RAMB36_X0Y8          RAMB36E1                                     r  test_cpu/cpu_ram/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.500    41.226    
                         clock uncertainty           -0.175    41.052    
    RAMB36_X0Y8          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    40.609    test_cpu/cpu_ram/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         40.609    
                         arrival time                         -35.641    
  -------------------------------------------------------------------
                         slack                                  4.968    

Slack (MET) :             4.991ns  (required time - arrival time)
  Source:                 test_cpu/cpu_ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            test_cpu/cpu_ram/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.739ns  (clk_out1_cpuclk rise@43.478ns - clk_out1_cpuclk fall@21.739ns)
  Data Path Delay:        16.053ns  (logic 3.870ns (24.107%)  route 12.183ns (75.893%))
  Logic Levels:           8  (LUT3=2 LUT6=6)
  Clock Path Skew:        0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.759ns = ( 41.719 - 43.478 ) 
    Source Clock Delay      (SCD):    -2.304ns = ( 19.435 - 21.739 ) 
    Clock Pessimism Removal (CPR):    -0.500ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    Y18                                               0.000    21.739 f  clkin (IN)
                         net (fo=0)                   0.000    21.739    test_cpu/cpu_clk/clk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545    23.284 f  test_cpu/cpu_clk/clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    24.537    test_cpu/cpu_clk/clk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    15.947 f  test_cpu/cpu_clk/clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    17.652    test_cpu/cpu_clk/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    17.748 f  test_cpu/cpu_clk/clk/inst/clkout1_buf/O
                         net (fo=1251, routed)        1.687    19.435    test_cpu/cpu_ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/clka
    RAMB36_X0Y18         RAMB36E1                                     r  test_cpu/cpu_ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y18         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      2.454    21.889 r  test_cpu/cpu_ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3]
                         net (fo=1, routed)           1.511    23.400    test_cpu/cpu_ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DOADO[3]
    SLICE_X8Y83          LUT6 (Prop_lut6_I0_O)        0.124    23.524 r  test_cpu/cpu_ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[26]_INST_0/O
                         net (fo=14, routed)          2.821    26.344    test_cpu/cpu_ifetch/Opcode[0]
    SLICE_X37Y54         LUT6 (Prop_lut6_I1_O)        0.124    26.468 r  test_cpu/cpu_ifetch/Registers[2][30]_i_6/O
                         net (fo=92, routed)          1.017    27.485    test_cpu/cpu_decoder/bbstub_douta[31]_0
    SLICE_X42Y48         LUT3 (Prop_lut3_I1_O)        0.116    27.601 r  test_cpu/cpu_decoder/ram_i_21/O
                         net (fo=20, routed)          1.389    28.990    test_cpu/cpu_decoder/Registers_reg[2][15]_0[12]
    SLICE_X53Y41         LUT6 (Prop_lut6_I1_O)        0.328    29.318 f  test_cpu/cpu_decoder/ram_i_352/O
                         net (fo=6, routed)           0.998    30.316    test_cpu/cpu_decoder/Registers_reg[2][2]_4
    SLICE_X46Y42         LUT3 (Prop_lut3_I2_O)        0.148    30.464 r  test_cpu/cpu_decoder/ram_i_278/O
                         net (fo=3, routed)           0.322    30.787    test_cpu/cpu_decoder/ram_i_278_n_0
    SLICE_X49Y43         LUT6 (Prop_lut6_I5_O)        0.328    31.115 r  test_cpu/cpu_decoder/ram_i_156/O
                         net (fo=1, routed)           0.813    31.928    test_cpu/cpu_decoder/ram_i_156_n_0
    SLICE_X50Y43         LUT6 (Prop_lut6_I0_O)        0.124    32.052 r  test_cpu/cpu_decoder/ram_i_68/O
                         net (fo=1, routed)           0.876    32.928    test_cpu/cpu_ifetch/read_data_1_reg[0]_22
    SLICE_X50Y48         LUT6 (Prop_lut6_I1_O)        0.124    33.052 r  test_cpu/cpu_ifetch/ram_i_14/O
                         net (fo=17, routed)          2.436    35.488    test_cpu/cpu_ram/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/addra[1]
    RAMB36_X0Y6          RAMB36E1                                     r  test_cpu/cpu_ram/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     43.478    43.478 r  
    Y18                                               0.000    43.478 r  clkin (IN)
                         net (fo=0)                   0.000    43.478    test_cpu/cpu_clk/clk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    44.952 r  test_cpu/cpu_clk/clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    46.133    test_cpu/cpu_clk/clk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    38.278 r  test_cpu/cpu_clk/clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    39.904    test_cpu/cpu_clk/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    39.995 r  test_cpu/cpu_clk/clk/inst/clkout1_buf/O
                         net (fo=1251, routed)        1.724    41.719    test_cpu/cpu_ram/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X0Y6          RAMB36E1                                     r  test_cpu/cpu_ram/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.500    41.219    
                         clock uncertainty           -0.175    41.045    
    RAMB36_X0Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.566    40.479    test_cpu/cpu_ram/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         40.479    
                         arrival time                         -35.488    
  -------------------------------------------------------------------
                         slack                                  4.991    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 test_cpu/cpu_decoder/Registers_reg[4][3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            test_cpu/cpu_decoder/io_output_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.614%)  route 0.127ns (47.386%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.267ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    0.213ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    test_cpu/cpu_clk/clk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  test_cpu/cpu_clk/clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    test_cpu/cpu_clk/clk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  test_cpu/cpu_clk/clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    test_cpu/cpu_clk/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  test_cpu/cpu_clk/clk/inst/clkout1_buf/O
                         net (fo=1251, routed)        0.557    -0.494    test_cpu/cpu_decoder/CLK
    SLICE_X44Y70         FDCE                                         r  test_cpu/cpu_decoder/Registers_reg[4][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y70         FDCE (Prop_fdce_C_Q)         0.141    -0.353 r  test_cpu/cpu_decoder/Registers_reg[4][3]/Q
                         net (fo=3, routed)           0.127    -0.226    test_cpu/cpu_decoder/Registers_reg[4]_4[3]
    SLICE_X44Y71         FDCE                                         r  test_cpu/cpu_decoder/io_output_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    test_cpu/cpu_clk/clk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  test_cpu/cpu_clk/clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    test_cpu/cpu_clk/clk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  test_cpu/cpu_clk/clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    test_cpu/cpu_clk/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  test_cpu/cpu_clk/clk/inst/clkout1_buf/O
                         net (fo=1251, routed)        0.824    -0.267    test_cpu/cpu_decoder/CLK
    SLICE_X44Y71         FDCE                                         r  test_cpu/cpu_decoder/io_output_reg[3]/C
                         clock pessimism             -0.213    -0.481    
    SLICE_X44Y71         FDCE (Hold_fdce_C_D)         0.070    -0.411    test_cpu/cpu_decoder/io_output_reg[3]
  -------------------------------------------------------------------
                         required time                          0.411    
                         arrival time                          -0.226    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 test_cpu/cpu_decoder/Registers_reg[4][1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            test_cpu/cpu_decoder/io_output_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.816%)  route 0.126ns (47.184%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.267ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    0.213ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    test_cpu/cpu_clk/clk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  test_cpu/cpu_clk/clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    test_cpu/cpu_clk/clk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  test_cpu/cpu_clk/clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    test_cpu/cpu_clk/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  test_cpu/cpu_clk/clk/inst/clkout1_buf/O
                         net (fo=1251, routed)        0.557    -0.494    test_cpu/cpu_decoder/CLK
    SLICE_X44Y70         FDCE                                         r  test_cpu/cpu_decoder/Registers_reg[4][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y70         FDCE (Prop_fdce_C_Q)         0.141    -0.353 r  test_cpu/cpu_decoder/Registers_reg[4][1]/Q
                         net (fo=3, routed)           0.126    -0.227    test_cpu/cpu_decoder/Registers_reg[4]_4[1]
    SLICE_X44Y71         FDCE                                         r  test_cpu/cpu_decoder/io_output_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    test_cpu/cpu_clk/clk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  test_cpu/cpu_clk/clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    test_cpu/cpu_clk/clk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  test_cpu/cpu_clk/clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    test_cpu/cpu_clk/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  test_cpu/cpu_clk/clk/inst/clkout1_buf/O
                         net (fo=1251, routed)        0.824    -0.267    test_cpu/cpu_decoder/CLK
    SLICE_X44Y71         FDCE                                         r  test_cpu/cpu_decoder/io_output_reg[1]/C
                         clock pessimism             -0.213    -0.481    
    SLICE_X44Y71         FDCE (Hold_fdce_C_D)         0.066    -0.415    test_cpu/cpu_decoder/io_output_reg[1]
  -------------------------------------------------------------------
                         required time                          0.415    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 test_cpu/cpu_decoder/Registers_reg[4][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            test_cpu/cpu_decoder/io_output_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.352%)  route 0.134ns (48.648%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.267ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    0.213ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    test_cpu/cpu_clk/clk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  test_cpu/cpu_clk/clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    test_cpu/cpu_clk/clk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  test_cpu/cpu_clk/clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    test_cpu/cpu_clk/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  test_cpu/cpu_clk/clk/inst/clkout1_buf/O
                         net (fo=1251, routed)        0.557    -0.494    test_cpu/cpu_decoder/CLK
    SLICE_X44Y70         FDCE                                         r  test_cpu/cpu_decoder/Registers_reg[4][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y70         FDCE (Prop_fdce_C_Q)         0.141    -0.353 r  test_cpu/cpu_decoder/Registers_reg[4][0]/Q
                         net (fo=3, routed)           0.134    -0.219    test_cpu/cpu_decoder/Registers_reg[4]_4[0]
    SLICE_X44Y71         FDCE                                         r  test_cpu/cpu_decoder/io_output_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    test_cpu/cpu_clk/clk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  test_cpu/cpu_clk/clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    test_cpu/cpu_clk/clk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  test_cpu/cpu_clk/clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    test_cpu/cpu_clk/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  test_cpu/cpu_clk/clk/inst/clkout1_buf/O
                         net (fo=1251, routed)        0.824    -0.267    test_cpu/cpu_decoder/CLK
    SLICE_X44Y71         FDCE                                         r  test_cpu/cpu_decoder/io_output_reg[0]/C
                         clock pessimism             -0.213    -0.481    
    SLICE_X44Y71         FDCE (Hold_fdce_C_D)         0.070    -0.411    test_cpu/cpu_decoder/io_output_reg[0]
  -------------------------------------------------------------------
                         required time                          0.411    
                         arrival time                          -0.219    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 test_cpu/cpu_decoder/Registers_reg[4][6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            test_cpu/cpu_decoder/io_output_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.141ns (44.862%)  route 0.173ns (55.138%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.264ns
    Source Clock Delay      (SCD):    -0.492ns
    Clock Pessimism Removal (CPR):    0.193ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    test_cpu/cpu_clk/clk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  test_cpu/cpu_clk/clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    test_cpu/cpu_clk/clk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  test_cpu/cpu_clk/clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    test_cpu/cpu_clk/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  test_cpu/cpu_clk/clk/inst/clkout1_buf/O
                         net (fo=1251, routed)        0.559    -0.492    test_cpu/cpu_decoder/CLK
    SLICE_X33Y71         FDCE                                         r  test_cpu/cpu_decoder/Registers_reg[4][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y71         FDCE (Prop_fdce_C_Q)         0.141    -0.351 r  test_cpu/cpu_decoder/Registers_reg[4][6]/Q
                         net (fo=3, routed)           0.173    -0.177    test_cpu/cpu_decoder/Registers_reg[4]_4[6]
    SLICE_X28Y72         FDCE                                         r  test_cpu/cpu_decoder/io_output_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    test_cpu/cpu_clk/clk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  test_cpu/cpu_clk/clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    test_cpu/cpu_clk/clk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  test_cpu/cpu_clk/clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    test_cpu/cpu_clk/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  test_cpu/cpu_clk/clk/inst/clkout1_buf/O
                         net (fo=1251, routed)        0.827    -0.264    test_cpu/cpu_decoder/CLK
    SLICE_X28Y72         FDCE                                         r  test_cpu/cpu_decoder/io_output_reg[6]/C
                         clock pessimism             -0.193    -0.458    
    SLICE_X28Y72         FDCE (Hold_fdce_C_D)         0.066    -0.392    test_cpu/cpu_decoder/io_output_reg[6]
  -------------------------------------------------------------------
                         required time                          0.392    
                         arrival time                          -0.177    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 test_cpu/cpu_decoder/Registers_reg[4][5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            test_cpu/cpu_decoder/io_output_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.141ns (44.256%)  route 0.178ns (55.744%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.264ns
    Source Clock Delay      (SCD):    -0.492ns
    Clock Pessimism Removal (CPR):    0.193ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    test_cpu/cpu_clk/clk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  test_cpu/cpu_clk/clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    test_cpu/cpu_clk/clk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  test_cpu/cpu_clk/clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    test_cpu/cpu_clk/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  test_cpu/cpu_clk/clk/inst/clkout1_buf/O
                         net (fo=1251, routed)        0.559    -0.492    test_cpu/cpu_decoder/CLK
    SLICE_X33Y71         FDCE                                         r  test_cpu/cpu_decoder/Registers_reg[4][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y71         FDCE (Prop_fdce_C_Q)         0.141    -0.351 r  test_cpu/cpu_decoder/Registers_reg[4][5]/Q
                         net (fo=3, routed)           0.178    -0.173    test_cpu/cpu_decoder/Registers_reg[4]_4[5]
    SLICE_X28Y72         FDCE                                         r  test_cpu/cpu_decoder/io_output_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    test_cpu/cpu_clk/clk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  test_cpu/cpu_clk/clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    test_cpu/cpu_clk/clk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  test_cpu/cpu_clk/clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    test_cpu/cpu_clk/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  test_cpu/cpu_clk/clk/inst/clkout1_buf/O
                         net (fo=1251, routed)        0.827    -0.264    test_cpu/cpu_decoder/CLK
    SLICE_X28Y72         FDCE                                         r  test_cpu/cpu_decoder/io_output_reg[5]/C
                         clock pessimism             -0.193    -0.458    
    SLICE_X28Y72         FDCE (Hold_fdce_C_D)         0.070    -0.388    test_cpu/cpu_decoder/io_output_reg[5]
  -------------------------------------------------------------------
                         required time                          0.388    
                         arrival time                          -0.173    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 test_cpu/cpu_decoder/read_data_2_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            test_cpu/cpu_ram/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.905ns  (logic 0.141ns (15.584%)  route 0.764ns (84.416%))
  Logic Levels:           0  
  Clock Path Skew:        0.384ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.134ns
    Source Clock Delay      (SCD):    -0.483ns
    Clock Pessimism Removal (CPR):    -0.036ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    test_cpu/cpu_clk/clk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  test_cpu/cpu_clk/clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    test_cpu/cpu_clk/clk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  test_cpu/cpu_clk/clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    test_cpu/cpu_clk/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  test_cpu/cpu_clk/clk/inst/clkout1_buf/O
                         net (fo=1251, routed)        0.568    -0.483    test_cpu/cpu_decoder/CLK
    SLICE_X33Y59         FDCE                                         r  test_cpu/cpu_decoder/read_data_2_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y59         FDCE (Prop_fdce_C_Q)         0.141    -0.342 r  test_cpu/cpu_decoder/read_data_2_reg[10]/Q
                         net (fo=13, routed)          0.764     0.422    test_cpu/cpu_ram/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/dina[5]
    RAMB36_X0Y9          RAMB36E1                                     r  test_cpu/cpu_ram/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    test_cpu/cpu_clk/clk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  test_cpu/cpu_clk/clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    test_cpu/cpu_clk/clk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  test_cpu/cpu_clk/clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    test_cpu/cpu_clk/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  test_cpu/cpu_clk/clk/inst/clkout1_buf/O
                         net (fo=1251, routed)        0.957    -0.134    test_cpu/cpu_ram/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB36_X0Y9          RAMB36E1                                     r  test_cpu/cpu_ram/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.036    -0.098    
    RAMB36_X0Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[5])
                                                      0.296     0.198    test_cpu/cpu_ram/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.198    
                         arrival time                           0.422    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 test_cpu/cpu_decoder/Registers_reg[4][14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            test_cpu/cpu_decoder/io_output_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.141ns (41.582%)  route 0.198ns (58.418%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.265ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    0.193ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    test_cpu/cpu_clk/clk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  test_cpu/cpu_clk/clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    test_cpu/cpu_clk/clk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  test_cpu/cpu_clk/clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    test_cpu/cpu_clk/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  test_cpu/cpu_clk/clk/inst/clkout1_buf/O
                         net (fo=1251, routed)        0.556    -0.495    test_cpu/cpu_decoder/CLK
    SLICE_X44Y72         FDCE                                         r  test_cpu/cpu_decoder/Registers_reg[4][14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y72         FDCE (Prop_fdce_C_Q)         0.141    -0.354 r  test_cpu/cpu_decoder/Registers_reg[4][14]/Q
                         net (fo=3, routed)           0.198    -0.156    test_cpu/cpu_decoder/Registers_reg[4]_4[14]
    SLICE_X36Y72         FDCE                                         r  test_cpu/cpu_decoder/io_output_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    test_cpu/cpu_clk/clk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  test_cpu/cpu_clk/clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    test_cpu/cpu_clk/clk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  test_cpu/cpu_clk/clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    test_cpu/cpu_clk/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  test_cpu/cpu_clk/clk/inst/clkout1_buf/O
                         net (fo=1251, routed)        0.826    -0.265    test_cpu/cpu_decoder/CLK
    SLICE_X36Y72         FDCE                                         r  test_cpu/cpu_decoder/io_output_reg[14]/C
                         clock pessimism             -0.193    -0.459    
    SLICE_X36Y72         FDCE (Hold_fdce_C_D)         0.066    -0.393    test_cpu/cpu_decoder/io_output_reg[14]
  -------------------------------------------------------------------
                         required time                          0.393    
                         arrival time                          -0.156    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 test_cpu/cpu_decoder/Registers_reg[4][15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            test_cpu/cpu_decoder/io_output_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.164ns (45.936%)  route 0.193ns (54.064%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.256ns
    Source Clock Delay      (SCD):    -0.489ns
    Clock Pessimism Removal (CPR):    0.193ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    test_cpu/cpu_clk/clk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  test_cpu/cpu_clk/clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    test_cpu/cpu_clk/clk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  test_cpu/cpu_clk/clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    test_cpu/cpu_clk/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  test_cpu/cpu_clk/clk/inst/clkout1_buf/O
                         net (fo=1251, routed)        0.562    -0.489    test_cpu/cpu_decoder/CLK
    SLICE_X50Y58         FDCE                                         r  test_cpu/cpu_decoder/Registers_reg[4][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y58         FDCE (Prop_fdce_C_Q)         0.164    -0.325 r  test_cpu/cpu_decoder/Registers_reg[4][15]/Q
                         net (fo=3, routed)           0.193    -0.132    test_cpu/cpu_decoder/Registers_reg[4]_4[15]
    SLICE_X44Y58         FDCE                                         r  test_cpu/cpu_decoder/io_output_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    test_cpu/cpu_clk/clk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  test_cpu/cpu_clk/clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    test_cpu/cpu_clk/clk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  test_cpu/cpu_clk/clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    test_cpu/cpu_clk/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  test_cpu/cpu_clk/clk/inst/clkout1_buf/O
                         net (fo=1251, routed)        0.835    -0.256    test_cpu/cpu_decoder/CLK
    SLICE_X44Y58         FDCE                                         r  test_cpu/cpu_decoder/io_output_reg[15]/C
                         clock pessimism             -0.193    -0.450    
    SLICE_X44Y58         FDCE (Hold_fdce_C_D)         0.070    -0.380    test_cpu/cpu_decoder/io_output_reg[15]
  -------------------------------------------------------------------
                         required time                          0.380    
                         arrival time                          -0.132    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 test_cpu/cpu_decoder/read_data_2_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            test_cpu/cpu_ram/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.636ns  (logic 0.141ns (22.169%)  route 0.495ns (77.831%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.214ns
    Source Clock Delay      (SCD):    -0.488ns
    Clock Pessimism Removal (CPR):    0.193ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    test_cpu/cpu_clk/clk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  test_cpu/cpu_clk/clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    test_cpu/cpu_clk/clk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  test_cpu/cpu_clk/clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    test_cpu/cpu_clk/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  test_cpu/cpu_clk/clk/inst/clkout1_buf/O
                         net (fo=1251, routed)        0.563    -0.488    test_cpu/cpu_decoder/CLK
    SLICE_X32Y67         FDCE                                         r  test_cpu/cpu_decoder/read_data_2_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y67         FDCE (Prop_fdce_C_Q)         0.141    -0.347 r  test_cpu/cpu_decoder/read_data_2_reg[25]/Q
                         net (fo=19, routed)          0.495     0.148    test_cpu/cpu_ram/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/dina[2]
    RAMB36_X0Y13         RAMB36E1                                     r  test_cpu/cpu_ram/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    test_cpu/cpu_clk/clk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  test_cpu/cpu_clk/clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    test_cpu/cpu_clk/clk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  test_cpu/cpu_clk/clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    test_cpu/cpu_clk/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  test_cpu/cpu_clk/clk/inst/clkout1_buf/O
                         net (fo=1251, routed)        0.877    -0.214    test_cpu/cpu_ram/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/clka
    RAMB36_X0Y13         RAMB36E1                                     r  test_cpu/cpu_ram/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.193    -0.407    
    RAMB36_X0Y13         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[2])
                                                      0.296    -0.111    test_cpu/cpu_ram/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.111    
                         arrival time                           0.148    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 test_cpu/cpu_decoder/syscall_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            test_cpu/cpu_decoder/syscall_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.209ns (54.540%)  route 0.174ns (45.460%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.256ns
    Source Clock Delay      (SCD):    -0.486ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    test_cpu/cpu_clk/clk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  test_cpu/cpu_clk/clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    test_cpu/cpu_clk/clk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  test_cpu/cpu_clk/clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    test_cpu/cpu_clk/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  test_cpu/cpu_clk/clk/inst/clkout1_buf/O
                         net (fo=1251, routed)        0.565    -0.486    test_cpu/cpu_decoder/CLK
    SLICE_X42Y58         FDCE                                         r  test_cpu/cpu_decoder/syscall_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y58         FDCE (Prop_fdce_C_Q)         0.164    -0.322 r  test_cpu/cpu_decoder/syscall_reg/Q
                         net (fo=3, routed)           0.174    -0.147    test_cpu/syscall
    SLICE_X42Y58         LUT4 (Prop_lut4_I3_O)        0.045    -0.102 r  test_cpu/syscall_i_1/O
                         net (fo=1, routed)           0.000    -0.102    test_cpu/cpu_decoder/main_counter_reg[0]
    SLICE_X42Y58         FDCE                                         r  test_cpu/cpu_decoder/syscall_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    test_cpu/cpu_clk/clk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  test_cpu/cpu_clk/clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    test_cpu/cpu_clk/clk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  test_cpu/cpu_clk/clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    test_cpu/cpu_clk/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  test_cpu/cpu_clk/clk/inst/clkout1_buf/O
                         net (fo=1251, routed)        0.835    -0.256    test_cpu/cpu_decoder/CLK
    SLICE_X42Y58         FDCE                                         r  test_cpu/cpu_decoder/syscall_reg/C
                         clock pessimism             -0.229    -0.486    
    SLICE_X42Y58         FDCE (Hold_fdce_C_D)         0.120    -0.366    test_cpu/cpu_decoder/syscall_reg
  -------------------------------------------------------------------
                         required time                          0.366    
                         arrival time                          -0.102    
  -------------------------------------------------------------------
                         slack                                  0.263    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_cpuclk
Waveform(ns):       { 0.000 21.739 }
Period(ns):         43.478
Sources:            { test_cpu/cpu_clk/clk/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         43.478      40.902     RAMB36_X0Y16    test_cpu/cpu_ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         43.478      40.902     RAMB36_X0Y16    test_cpu/cpu_ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         43.478      40.902     RAMB36_X0Y17    test_cpu/cpu_ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         43.478      40.902     RAMB36_X0Y17    test_cpu/cpu_ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         43.478      40.902     RAMB36_X2Y12    test_cpu/cpu_ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         43.478      40.902     RAMB36_X2Y12    test_cpu/cpu_ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         43.478      40.902     RAMB36_X3Y11    test_cpu/cpu_ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         43.478      40.902     RAMB36_X3Y11    test_cpu/cpu_ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         43.478      40.902     RAMB36_X1Y14    test_cpu/cpu_ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         43.478      40.902     RAMB36_X1Y14    test_cpu/cpu_ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       43.478      116.522    PLLE2_ADV_X0Y1  test_cpu/cpu_clk/clk/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         21.739      21.239     SLICE_X54Y54    test_cpu/cpu_decoder/Registers_reg[16][15]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         21.739      21.239     SLICE_X54Y54    test_cpu/cpu_decoder/Registers_reg[16][16]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         21.739      21.239     SLICE_X47Y63    test_cpu/cpu_decoder/Registers_reg[16][17]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         21.739      21.239     SLICE_X42Y61    test_cpu/cpu_decoder/Registers_reg[16][19]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         21.739      21.239     SLICE_X52Y70    test_cpu/cpu_decoder/Registers_reg[16][1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         21.739      21.239     SLICE_X52Y70    test_cpu/cpu_decoder/Registers_reg[16][1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         21.739      21.239     SLICE_X42Y61    test_cpu/cpu_decoder/Registers_reg[16][21]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         21.739      21.239     SLICE_X30Y58    test_cpu/cpu_decoder/Registers_reg[16][23]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         21.739      21.239     SLICE_X32Y76    test_cpu/cpu_decoder/Registers_reg[16][24]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         21.739      21.239     SLICE_X32Y76    test_cpu/cpu_decoder/Registers_reg[16][26]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         21.739      21.239     SLICE_X43Y58    test_cpu/main_counter_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         21.739      21.239     SLICE_X43Y58    test_cpu/main_counter_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X52Y74    test_cpu/cpu_ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X52Y74    test_cpu/cpu_ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X52Y74    test_cpu/cpu_ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X52Y74    test_cpu/cpu_ifetch/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         21.739      21.239     SLICE_X54Y54    test_cpu/cpu_decoder/Registers_reg[16][15]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         21.739      21.239     SLICE_X54Y54    test_cpu/cpu_decoder/Registers_reg[16][15]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         21.739      21.239     SLICE_X54Y54    test_cpu/cpu_decoder/Registers_reg[16][16]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         21.739      21.239     SLICE_X54Y54    test_cpu/cpu_decoder/Registers_reg[16][16]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_cpuclk
  To Clock:  clkfbout_cpuclk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_cpuclk
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { test_cpu/cpu_clk/clk/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         50.000      47.845     BUFGCTRL_X0Y1   test_cpu/cpu_clk/clk/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     PLLE2_ADV_X0Y1  test_cpu/cpu_clk/clk/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     PLLE2_ADV_X0Y1  test_cpu/cpu_clk/clk/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        50.000      2.633      PLLE2_ADV_X0Y1  test_cpu/cpu_clk/clk/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       50.000      110.000    PLLE2_ADV_X0Y1  test_cpu/cpu_clk/clk/inst/plle2_adv_inst/CLKFBOUT



