Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Mon May 15 18:12:18 2023
| Host         : LAPTOP-S4B380CB running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 100 -file D:/Desktop/VLSI/lab2/vivado/timing_summary.rpt
| Design       : fft_ifft_top
| Device       : 7vx690t-ffg1761
| Speed File   : -2  PRODUCTION 1.11 2014-09-11
------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2051 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 2049 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.344        0.000                      0                23180        0.066        0.000                      0                23180        2.850        0.000                       0                 18741  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
my_clk  {0.000 3.200}        6.400           156.250         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
my_clk              0.344        0.000                      0                23180        0.066        0.000                      0                23180        2.850        0.000                       0                 18741  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  my_clk
  To Clock:  my_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.344ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.066ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.850ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.344ns  (required time - arrival time)
  Source:                 re2_reg[67]/C
                            (rising edge-triggered cell FDCE clocked by my_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            mut10__2/PCIN[0]
                            (rising edge-triggered cell DSP48E1 clocked by my_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             my_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (my_clk rise@6.400ns - my_clk rise@0.000ns)
  Data Path Delay:        4.880ns  (logic 4.414ns (90.443%)  route 0.466ns (9.557%))
  Logic Levels:           2  (DSP48E1=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.619ns = ( 8.019 - 6.400 ) 
    Source Clock Delay      (SCD):    1.905ns
    Clock Pessimism Removal (CPR):    0.141ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock my_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.761     0.761 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.466     1.228    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.093     1.321 r  clk_IBUF_BUFG_inst/O
                         net (fo=18740, unplaced)     0.584     1.905    clk_IBUF_BUFG
                         FDCE                                         r  re2_reg[67]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.233     2.138 r  re2_reg[67]/Q
                         net (fo=2, unplaced)         0.466     2.604    re2[67]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      2.962     5.566 r  mut10__0/PCOUT[47]
                         net (fo=1, unplaced)         0.000     5.566    mut10__0_n_106
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[0])
                                                      1.219     6.785 r  mut10__1/PCOUT[0]
                         net (fo=1, unplaced)         0.000     6.785    mut10__1_n_153
                         DSP48E1                                      r  mut10__2/PCIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock my_clk rise edge)     6.400     6.400 r  
                                                      0.000     6.400 r  clk (IN)
                         net (fo=0)                   0.000     6.400    clk
                         IBUF (Prop_ibuf_I_O)         0.654     7.054 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.443     7.497    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.083     7.580 r  clk_IBUF_BUFG_inst/O
                         net (fo=18740, unplaced)     0.439     8.019    clk_IBUF_BUFG
                         DSP48E1                                      r  mut10__2/CLK
                         clock pessimism              0.141     8.160    
                         clock uncertainty           -0.035     8.124    
                         DSP48E1 (Setup_dsp48e1_CLK_PCIN[0])
                                                     -0.995     7.129    mut10__2
  -------------------------------------------------------------------
                         required time                          7.129    
                         arrival time                          -6.785    
  -------------------------------------------------------------------
                         slack                                  0.344    

Slack (MET) :             0.344ns  (required time - arrival time)
  Source:                 re2_reg[67]/C
                            (rising edge-triggered cell FDCE clocked by my_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            mut10__2/PCIN[10]
                            (rising edge-triggered cell DSP48E1 clocked by my_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             my_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (my_clk rise@6.400ns - my_clk rise@0.000ns)
  Data Path Delay:        4.880ns  (logic 4.414ns (90.443%)  route 0.466ns (9.557%))
  Logic Levels:           2  (DSP48E1=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.619ns = ( 8.019 - 6.400 ) 
    Source Clock Delay      (SCD):    1.905ns
    Clock Pessimism Removal (CPR):    0.141ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock my_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.761     0.761 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.466     1.228    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.093     1.321 r  clk_IBUF_BUFG_inst/O
                         net (fo=18740, unplaced)     0.584     1.905    clk_IBUF_BUFG
                         FDCE                                         r  re2_reg[67]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.233     2.138 r  re2_reg[67]/Q
                         net (fo=2, unplaced)         0.466     2.604    re2[67]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      2.962     5.566 r  mut10__0/PCOUT[47]
                         net (fo=1, unplaced)         0.000     5.566    mut10__0_n_106
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[10])
                                                      1.219     6.785 r  mut10__1/PCOUT[10]
                         net (fo=1, unplaced)         0.000     6.785    mut10__1_n_143
                         DSP48E1                                      r  mut10__2/PCIN[10]
  -------------------------------------------------------------------    -------------------

                         (clock my_clk rise edge)     6.400     6.400 r  
                                                      0.000     6.400 r  clk (IN)
                         net (fo=0)                   0.000     6.400    clk
                         IBUF (Prop_ibuf_I_O)         0.654     7.054 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.443     7.497    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.083     7.580 r  clk_IBUF_BUFG_inst/O
                         net (fo=18740, unplaced)     0.439     8.019    clk_IBUF_BUFG
                         DSP48E1                                      r  mut10__2/CLK
                         clock pessimism              0.141     8.160    
                         clock uncertainty           -0.035     8.124    
                         DSP48E1 (Setup_dsp48e1_CLK_PCIN[10])
                                                     -0.995     7.129    mut10__2
  -------------------------------------------------------------------
                         required time                          7.129    
                         arrival time                          -6.785    
  -------------------------------------------------------------------
                         slack                                  0.344    

Slack (MET) :             0.344ns  (required time - arrival time)
  Source:                 re2_reg[67]/C
                            (rising edge-triggered cell FDCE clocked by my_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            mut10__2/PCIN[11]
                            (rising edge-triggered cell DSP48E1 clocked by my_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             my_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (my_clk rise@6.400ns - my_clk rise@0.000ns)
  Data Path Delay:        4.880ns  (logic 4.414ns (90.443%)  route 0.466ns (9.557%))
  Logic Levels:           2  (DSP48E1=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.619ns = ( 8.019 - 6.400 ) 
    Source Clock Delay      (SCD):    1.905ns
    Clock Pessimism Removal (CPR):    0.141ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock my_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.761     0.761 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.466     1.228    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.093     1.321 r  clk_IBUF_BUFG_inst/O
                         net (fo=18740, unplaced)     0.584     1.905    clk_IBUF_BUFG
                         FDCE                                         r  re2_reg[67]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.233     2.138 r  re2_reg[67]/Q
                         net (fo=2, unplaced)         0.466     2.604    re2[67]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      2.962     5.566 r  mut10__0/PCOUT[47]
                         net (fo=1, unplaced)         0.000     5.566    mut10__0_n_106
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[11])
                                                      1.219     6.785 r  mut10__1/PCOUT[11]
                         net (fo=1, unplaced)         0.000     6.785    mut10__1_n_142
                         DSP48E1                                      r  mut10__2/PCIN[11]
  -------------------------------------------------------------------    -------------------

                         (clock my_clk rise edge)     6.400     6.400 r  
                                                      0.000     6.400 r  clk (IN)
                         net (fo=0)                   0.000     6.400    clk
                         IBUF (Prop_ibuf_I_O)         0.654     7.054 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.443     7.497    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.083     7.580 r  clk_IBUF_BUFG_inst/O
                         net (fo=18740, unplaced)     0.439     8.019    clk_IBUF_BUFG
                         DSP48E1                                      r  mut10__2/CLK
                         clock pessimism              0.141     8.160    
                         clock uncertainty           -0.035     8.124    
                         DSP48E1 (Setup_dsp48e1_CLK_PCIN[11])
                                                     -0.995     7.129    mut10__2
  -------------------------------------------------------------------
                         required time                          7.129    
                         arrival time                          -6.785    
  -------------------------------------------------------------------
                         slack                                  0.344    

Slack (MET) :             0.344ns  (required time - arrival time)
  Source:                 re2_reg[67]/C
                            (rising edge-triggered cell FDCE clocked by my_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            mut10__2/PCIN[12]
                            (rising edge-triggered cell DSP48E1 clocked by my_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             my_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (my_clk rise@6.400ns - my_clk rise@0.000ns)
  Data Path Delay:        4.880ns  (logic 4.414ns (90.443%)  route 0.466ns (9.557%))
  Logic Levels:           2  (DSP48E1=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.619ns = ( 8.019 - 6.400 ) 
    Source Clock Delay      (SCD):    1.905ns
    Clock Pessimism Removal (CPR):    0.141ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock my_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.761     0.761 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.466     1.228    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.093     1.321 r  clk_IBUF_BUFG_inst/O
                         net (fo=18740, unplaced)     0.584     1.905    clk_IBUF_BUFG
                         FDCE                                         r  re2_reg[67]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.233     2.138 r  re2_reg[67]/Q
                         net (fo=2, unplaced)         0.466     2.604    re2[67]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      2.962     5.566 r  mut10__0/PCOUT[47]
                         net (fo=1, unplaced)         0.000     5.566    mut10__0_n_106
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[12])
                                                      1.219     6.785 r  mut10__1/PCOUT[12]
                         net (fo=1, unplaced)         0.000     6.785    mut10__1_n_141
                         DSP48E1                                      r  mut10__2/PCIN[12]
  -------------------------------------------------------------------    -------------------

                         (clock my_clk rise edge)     6.400     6.400 r  
                                                      0.000     6.400 r  clk (IN)
                         net (fo=0)                   0.000     6.400    clk
                         IBUF (Prop_ibuf_I_O)         0.654     7.054 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.443     7.497    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.083     7.580 r  clk_IBUF_BUFG_inst/O
                         net (fo=18740, unplaced)     0.439     8.019    clk_IBUF_BUFG
                         DSP48E1                                      r  mut10__2/CLK
                         clock pessimism              0.141     8.160    
                         clock uncertainty           -0.035     8.124    
                         DSP48E1 (Setup_dsp48e1_CLK_PCIN[12])
                                                     -0.995     7.129    mut10__2
  -------------------------------------------------------------------
                         required time                          7.129    
                         arrival time                          -6.785    
  -------------------------------------------------------------------
                         slack                                  0.344    

Slack (MET) :             0.344ns  (required time - arrival time)
  Source:                 re2_reg[67]/C
                            (rising edge-triggered cell FDCE clocked by my_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            mut10__2/PCIN[13]
                            (rising edge-triggered cell DSP48E1 clocked by my_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             my_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (my_clk rise@6.400ns - my_clk rise@0.000ns)
  Data Path Delay:        4.880ns  (logic 4.414ns (90.443%)  route 0.466ns (9.557%))
  Logic Levels:           2  (DSP48E1=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.619ns = ( 8.019 - 6.400 ) 
    Source Clock Delay      (SCD):    1.905ns
    Clock Pessimism Removal (CPR):    0.141ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock my_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.761     0.761 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.466     1.228    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.093     1.321 r  clk_IBUF_BUFG_inst/O
                         net (fo=18740, unplaced)     0.584     1.905    clk_IBUF_BUFG
                         FDCE                                         r  re2_reg[67]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.233     2.138 r  re2_reg[67]/Q
                         net (fo=2, unplaced)         0.466     2.604    re2[67]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      2.962     5.566 r  mut10__0/PCOUT[47]
                         net (fo=1, unplaced)         0.000     5.566    mut10__0_n_106
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[13])
                                                      1.219     6.785 r  mut10__1/PCOUT[13]
                         net (fo=1, unplaced)         0.000     6.785    mut10__1_n_140
                         DSP48E1                                      r  mut10__2/PCIN[13]
  -------------------------------------------------------------------    -------------------

                         (clock my_clk rise edge)     6.400     6.400 r  
                                                      0.000     6.400 r  clk (IN)
                         net (fo=0)                   0.000     6.400    clk
                         IBUF (Prop_ibuf_I_O)         0.654     7.054 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.443     7.497    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.083     7.580 r  clk_IBUF_BUFG_inst/O
                         net (fo=18740, unplaced)     0.439     8.019    clk_IBUF_BUFG
                         DSP48E1                                      r  mut10__2/CLK
                         clock pessimism              0.141     8.160    
                         clock uncertainty           -0.035     8.124    
                         DSP48E1 (Setup_dsp48e1_CLK_PCIN[13])
                                                     -0.995     7.129    mut10__2
  -------------------------------------------------------------------
                         required time                          7.129    
                         arrival time                          -6.785    
  -------------------------------------------------------------------
                         slack                                  0.344    

Slack (MET) :             0.344ns  (required time - arrival time)
  Source:                 re2_reg[67]/C
                            (rising edge-triggered cell FDCE clocked by my_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            mut10__2/PCIN[14]
                            (rising edge-triggered cell DSP48E1 clocked by my_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             my_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (my_clk rise@6.400ns - my_clk rise@0.000ns)
  Data Path Delay:        4.880ns  (logic 4.414ns (90.443%)  route 0.466ns (9.557%))
  Logic Levels:           2  (DSP48E1=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.619ns = ( 8.019 - 6.400 ) 
    Source Clock Delay      (SCD):    1.905ns
    Clock Pessimism Removal (CPR):    0.141ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock my_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.761     0.761 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.466     1.228    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.093     1.321 r  clk_IBUF_BUFG_inst/O
                         net (fo=18740, unplaced)     0.584     1.905    clk_IBUF_BUFG
                         FDCE                                         r  re2_reg[67]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.233     2.138 r  re2_reg[67]/Q
                         net (fo=2, unplaced)         0.466     2.604    re2[67]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      2.962     5.566 r  mut10__0/PCOUT[47]
                         net (fo=1, unplaced)         0.000     5.566    mut10__0_n_106
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[14])
                                                      1.219     6.785 r  mut10__1/PCOUT[14]
                         net (fo=1, unplaced)         0.000     6.785    mut10__1_n_139
                         DSP48E1                                      r  mut10__2/PCIN[14]
  -------------------------------------------------------------------    -------------------

                         (clock my_clk rise edge)     6.400     6.400 r  
                                                      0.000     6.400 r  clk (IN)
                         net (fo=0)                   0.000     6.400    clk
                         IBUF (Prop_ibuf_I_O)         0.654     7.054 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.443     7.497    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.083     7.580 r  clk_IBUF_BUFG_inst/O
                         net (fo=18740, unplaced)     0.439     8.019    clk_IBUF_BUFG
                         DSP48E1                                      r  mut10__2/CLK
                         clock pessimism              0.141     8.160    
                         clock uncertainty           -0.035     8.124    
                         DSP48E1 (Setup_dsp48e1_CLK_PCIN[14])
                                                     -0.995     7.129    mut10__2
  -------------------------------------------------------------------
                         required time                          7.129    
                         arrival time                          -6.785    
  -------------------------------------------------------------------
                         slack                                  0.344    

Slack (MET) :             0.344ns  (required time - arrival time)
  Source:                 re2_reg[67]/C
                            (rising edge-triggered cell FDCE clocked by my_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            mut10__2/PCIN[15]
                            (rising edge-triggered cell DSP48E1 clocked by my_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             my_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (my_clk rise@6.400ns - my_clk rise@0.000ns)
  Data Path Delay:        4.880ns  (logic 4.414ns (90.443%)  route 0.466ns (9.557%))
  Logic Levels:           2  (DSP48E1=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.619ns = ( 8.019 - 6.400 ) 
    Source Clock Delay      (SCD):    1.905ns
    Clock Pessimism Removal (CPR):    0.141ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock my_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.761     0.761 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.466     1.228    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.093     1.321 r  clk_IBUF_BUFG_inst/O
                         net (fo=18740, unplaced)     0.584     1.905    clk_IBUF_BUFG
                         FDCE                                         r  re2_reg[67]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.233     2.138 r  re2_reg[67]/Q
                         net (fo=2, unplaced)         0.466     2.604    re2[67]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      2.962     5.566 r  mut10__0/PCOUT[47]
                         net (fo=1, unplaced)         0.000     5.566    mut10__0_n_106
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[15])
                                                      1.219     6.785 r  mut10__1/PCOUT[15]
                         net (fo=1, unplaced)         0.000     6.785    mut10__1_n_138
                         DSP48E1                                      r  mut10__2/PCIN[15]
  -------------------------------------------------------------------    -------------------

                         (clock my_clk rise edge)     6.400     6.400 r  
                                                      0.000     6.400 r  clk (IN)
                         net (fo=0)                   0.000     6.400    clk
                         IBUF (Prop_ibuf_I_O)         0.654     7.054 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.443     7.497    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.083     7.580 r  clk_IBUF_BUFG_inst/O
                         net (fo=18740, unplaced)     0.439     8.019    clk_IBUF_BUFG
                         DSP48E1                                      r  mut10__2/CLK
                         clock pessimism              0.141     8.160    
                         clock uncertainty           -0.035     8.124    
                         DSP48E1 (Setup_dsp48e1_CLK_PCIN[15])
                                                     -0.995     7.129    mut10__2
  -------------------------------------------------------------------
                         required time                          7.129    
                         arrival time                          -6.785    
  -------------------------------------------------------------------
                         slack                                  0.344    

Slack (MET) :             0.344ns  (required time - arrival time)
  Source:                 re2_reg[67]/C
                            (rising edge-triggered cell FDCE clocked by my_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            mut10__2/PCIN[16]
                            (rising edge-triggered cell DSP48E1 clocked by my_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             my_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (my_clk rise@6.400ns - my_clk rise@0.000ns)
  Data Path Delay:        4.880ns  (logic 4.414ns (90.443%)  route 0.466ns (9.557%))
  Logic Levels:           2  (DSP48E1=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.619ns = ( 8.019 - 6.400 ) 
    Source Clock Delay      (SCD):    1.905ns
    Clock Pessimism Removal (CPR):    0.141ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock my_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.761     0.761 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.466     1.228    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.093     1.321 r  clk_IBUF_BUFG_inst/O
                         net (fo=18740, unplaced)     0.584     1.905    clk_IBUF_BUFG
                         FDCE                                         r  re2_reg[67]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.233     2.138 r  re2_reg[67]/Q
                         net (fo=2, unplaced)         0.466     2.604    re2[67]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      2.962     5.566 r  mut10__0/PCOUT[47]
                         net (fo=1, unplaced)         0.000     5.566    mut10__0_n_106
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[16])
                                                      1.219     6.785 r  mut10__1/PCOUT[16]
                         net (fo=1, unplaced)         0.000     6.785    mut10__1_n_137
                         DSP48E1                                      r  mut10__2/PCIN[16]
  -------------------------------------------------------------------    -------------------

                         (clock my_clk rise edge)     6.400     6.400 r  
                                                      0.000     6.400 r  clk (IN)
                         net (fo=0)                   0.000     6.400    clk
                         IBUF (Prop_ibuf_I_O)         0.654     7.054 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.443     7.497    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.083     7.580 r  clk_IBUF_BUFG_inst/O
                         net (fo=18740, unplaced)     0.439     8.019    clk_IBUF_BUFG
                         DSP48E1                                      r  mut10__2/CLK
                         clock pessimism              0.141     8.160    
                         clock uncertainty           -0.035     8.124    
                         DSP48E1 (Setup_dsp48e1_CLK_PCIN[16])
                                                     -0.995     7.129    mut10__2
  -------------------------------------------------------------------
                         required time                          7.129    
                         arrival time                          -6.785    
  -------------------------------------------------------------------
                         slack                                  0.344    

Slack (MET) :             0.344ns  (required time - arrival time)
  Source:                 re2_reg[67]/C
                            (rising edge-triggered cell FDCE clocked by my_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            mut10__2/PCIN[17]
                            (rising edge-triggered cell DSP48E1 clocked by my_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             my_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (my_clk rise@6.400ns - my_clk rise@0.000ns)
  Data Path Delay:        4.880ns  (logic 4.414ns (90.443%)  route 0.466ns (9.557%))
  Logic Levels:           2  (DSP48E1=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.619ns = ( 8.019 - 6.400 ) 
    Source Clock Delay      (SCD):    1.905ns
    Clock Pessimism Removal (CPR):    0.141ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock my_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.761     0.761 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.466     1.228    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.093     1.321 r  clk_IBUF_BUFG_inst/O
                         net (fo=18740, unplaced)     0.584     1.905    clk_IBUF_BUFG
                         FDCE                                         r  re2_reg[67]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.233     2.138 r  re2_reg[67]/Q
                         net (fo=2, unplaced)         0.466     2.604    re2[67]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      2.962     5.566 r  mut10__0/PCOUT[47]
                         net (fo=1, unplaced)         0.000     5.566    mut10__0_n_106
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[17])
                                                      1.219     6.785 r  mut10__1/PCOUT[17]
                         net (fo=1, unplaced)         0.000     6.785    mut10__1_n_136
                         DSP48E1                                      r  mut10__2/PCIN[17]
  -------------------------------------------------------------------    -------------------

                         (clock my_clk rise edge)     6.400     6.400 r  
                                                      0.000     6.400 r  clk (IN)
                         net (fo=0)                   0.000     6.400    clk
                         IBUF (Prop_ibuf_I_O)         0.654     7.054 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.443     7.497    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.083     7.580 r  clk_IBUF_BUFG_inst/O
                         net (fo=18740, unplaced)     0.439     8.019    clk_IBUF_BUFG
                         DSP48E1                                      r  mut10__2/CLK
                         clock pessimism              0.141     8.160    
                         clock uncertainty           -0.035     8.124    
                         DSP48E1 (Setup_dsp48e1_CLK_PCIN[17])
                                                     -0.995     7.129    mut10__2
  -------------------------------------------------------------------
                         required time                          7.129    
                         arrival time                          -6.785    
  -------------------------------------------------------------------
                         slack                                  0.344    

Slack (MET) :             0.344ns  (required time - arrival time)
  Source:                 re2_reg[67]/C
                            (rising edge-triggered cell FDCE clocked by my_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            mut10__2/PCIN[18]
                            (rising edge-triggered cell DSP48E1 clocked by my_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             my_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (my_clk rise@6.400ns - my_clk rise@0.000ns)
  Data Path Delay:        4.880ns  (logic 4.414ns (90.443%)  route 0.466ns (9.557%))
  Logic Levels:           2  (DSP48E1=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.619ns = ( 8.019 - 6.400 ) 
    Source Clock Delay      (SCD):    1.905ns
    Clock Pessimism Removal (CPR):    0.141ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock my_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.761     0.761 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.466     1.228    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.093     1.321 r  clk_IBUF_BUFG_inst/O
                         net (fo=18740, unplaced)     0.584     1.905    clk_IBUF_BUFG
                         FDCE                                         r  re2_reg[67]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.233     2.138 r  re2_reg[67]/Q
                         net (fo=2, unplaced)         0.466     2.604    re2[67]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      2.962     5.566 r  mut10__0/PCOUT[47]
                         net (fo=1, unplaced)         0.000     5.566    mut10__0_n_106
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[18])
                                                      1.219     6.785 r  mut10__1/PCOUT[18]
                         net (fo=1, unplaced)         0.000     6.785    mut10__1_n_135
                         DSP48E1                                      r  mut10__2/PCIN[18]
  -------------------------------------------------------------------    -------------------

                         (clock my_clk rise edge)     6.400     6.400 r  
                                                      0.000     6.400 r  clk (IN)
                         net (fo=0)                   0.000     6.400    clk
                         IBUF (Prop_ibuf_I_O)         0.654     7.054 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.443     7.497    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.083     7.580 r  clk_IBUF_BUFG_inst/O
                         net (fo=18740, unplaced)     0.439     8.019    clk_IBUF_BUFG
                         DSP48E1                                      r  mut10__2/CLK
                         clock pessimism              0.141     8.160    
                         clock uncertainty           -0.035     8.124    
                         DSP48E1 (Setup_dsp48e1_CLK_PCIN[18])
                                                     -0.995     7.129    mut10__2
  -------------------------------------------------------------------
                         required time                          7.129    
                         arrival time                          -6.785    
  -------------------------------------------------------------------
                         slack                                  0.344    

Slack (MET) :             0.344ns  (required time - arrival time)
  Source:                 re2_reg[67]/C
                            (rising edge-triggered cell FDCE clocked by my_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            mut10__2/PCIN[19]
                            (rising edge-triggered cell DSP48E1 clocked by my_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             my_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (my_clk rise@6.400ns - my_clk rise@0.000ns)
  Data Path Delay:        4.880ns  (logic 4.414ns (90.443%)  route 0.466ns (9.557%))
  Logic Levels:           2  (DSP48E1=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.619ns = ( 8.019 - 6.400 ) 
    Source Clock Delay      (SCD):    1.905ns
    Clock Pessimism Removal (CPR):    0.141ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock my_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.761     0.761 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.466     1.228    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.093     1.321 r  clk_IBUF_BUFG_inst/O
                         net (fo=18740, unplaced)     0.584     1.905    clk_IBUF_BUFG
                         FDCE                                         r  re2_reg[67]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.233     2.138 r  re2_reg[67]/Q
                         net (fo=2, unplaced)         0.466     2.604    re2[67]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      2.962     5.566 r  mut10__0/PCOUT[47]
                         net (fo=1, unplaced)         0.000     5.566    mut10__0_n_106
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[19])
                                                      1.219     6.785 r  mut10__1/PCOUT[19]
                         net (fo=1, unplaced)         0.000     6.785    mut10__1_n_134
                         DSP48E1                                      r  mut10__2/PCIN[19]
  -------------------------------------------------------------------    -------------------

                         (clock my_clk rise edge)     6.400     6.400 r  
                                                      0.000     6.400 r  clk (IN)
                         net (fo=0)                   0.000     6.400    clk
                         IBUF (Prop_ibuf_I_O)         0.654     7.054 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.443     7.497    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.083     7.580 r  clk_IBUF_BUFG_inst/O
                         net (fo=18740, unplaced)     0.439     8.019    clk_IBUF_BUFG
                         DSP48E1                                      r  mut10__2/CLK
                         clock pessimism              0.141     8.160    
                         clock uncertainty           -0.035     8.124    
                         DSP48E1 (Setup_dsp48e1_CLK_PCIN[19])
                                                     -0.995     7.129    mut10__2
  -------------------------------------------------------------------
                         required time                          7.129    
                         arrival time                          -6.785    
  -------------------------------------------------------------------
                         slack                                  0.344    

Slack (MET) :             0.344ns  (required time - arrival time)
  Source:                 re2_reg[67]/C
                            (rising edge-triggered cell FDCE clocked by my_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            mut10__2/PCIN[1]
                            (rising edge-triggered cell DSP48E1 clocked by my_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             my_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (my_clk rise@6.400ns - my_clk rise@0.000ns)
  Data Path Delay:        4.880ns  (logic 4.414ns (90.443%)  route 0.466ns (9.557%))
  Logic Levels:           2  (DSP48E1=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.619ns = ( 8.019 - 6.400 ) 
    Source Clock Delay      (SCD):    1.905ns
    Clock Pessimism Removal (CPR):    0.141ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock my_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.761     0.761 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.466     1.228    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.093     1.321 r  clk_IBUF_BUFG_inst/O
                         net (fo=18740, unplaced)     0.584     1.905    clk_IBUF_BUFG
                         FDCE                                         r  re2_reg[67]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.233     2.138 r  re2_reg[67]/Q
                         net (fo=2, unplaced)         0.466     2.604    re2[67]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      2.962     5.566 r  mut10__0/PCOUT[47]
                         net (fo=1, unplaced)         0.000     5.566    mut10__0_n_106
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[1])
                                                      1.219     6.785 r  mut10__1/PCOUT[1]
                         net (fo=1, unplaced)         0.000     6.785    mut10__1_n_152
                         DSP48E1                                      r  mut10__2/PCIN[1]
  -------------------------------------------------------------------    -------------------

                         (clock my_clk rise edge)     6.400     6.400 r  
                                                      0.000     6.400 r  clk (IN)
                         net (fo=0)                   0.000     6.400    clk
                         IBUF (Prop_ibuf_I_O)         0.654     7.054 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.443     7.497    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.083     7.580 r  clk_IBUF_BUFG_inst/O
                         net (fo=18740, unplaced)     0.439     8.019    clk_IBUF_BUFG
                         DSP48E1                                      r  mut10__2/CLK
                         clock pessimism              0.141     8.160    
                         clock uncertainty           -0.035     8.124    
                         DSP48E1 (Setup_dsp48e1_CLK_PCIN[1])
                                                     -0.995     7.129    mut10__2
  -------------------------------------------------------------------
                         required time                          7.129    
                         arrival time                          -6.785    
  -------------------------------------------------------------------
                         slack                                  0.344    

Slack (MET) :             0.344ns  (required time - arrival time)
  Source:                 re2_reg[67]/C
                            (rising edge-triggered cell FDCE clocked by my_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            mut10__2/PCIN[20]
                            (rising edge-triggered cell DSP48E1 clocked by my_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             my_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (my_clk rise@6.400ns - my_clk rise@0.000ns)
  Data Path Delay:        4.880ns  (logic 4.414ns (90.443%)  route 0.466ns (9.557%))
  Logic Levels:           2  (DSP48E1=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.619ns = ( 8.019 - 6.400 ) 
    Source Clock Delay      (SCD):    1.905ns
    Clock Pessimism Removal (CPR):    0.141ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock my_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.761     0.761 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.466     1.228    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.093     1.321 r  clk_IBUF_BUFG_inst/O
                         net (fo=18740, unplaced)     0.584     1.905    clk_IBUF_BUFG
                         FDCE                                         r  re2_reg[67]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.233     2.138 r  re2_reg[67]/Q
                         net (fo=2, unplaced)         0.466     2.604    re2[67]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      2.962     5.566 r  mut10__0/PCOUT[47]
                         net (fo=1, unplaced)         0.000     5.566    mut10__0_n_106
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[20])
                                                      1.219     6.785 r  mut10__1/PCOUT[20]
                         net (fo=1, unplaced)         0.000     6.785    mut10__1_n_133
                         DSP48E1                                      r  mut10__2/PCIN[20]
  -------------------------------------------------------------------    -------------------

                         (clock my_clk rise edge)     6.400     6.400 r  
                                                      0.000     6.400 r  clk (IN)
                         net (fo=0)                   0.000     6.400    clk
                         IBUF (Prop_ibuf_I_O)         0.654     7.054 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.443     7.497    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.083     7.580 r  clk_IBUF_BUFG_inst/O
                         net (fo=18740, unplaced)     0.439     8.019    clk_IBUF_BUFG
                         DSP48E1                                      r  mut10__2/CLK
                         clock pessimism              0.141     8.160    
                         clock uncertainty           -0.035     8.124    
                         DSP48E1 (Setup_dsp48e1_CLK_PCIN[20])
                                                     -0.995     7.129    mut10__2
  -------------------------------------------------------------------
                         required time                          7.129    
                         arrival time                          -6.785    
  -------------------------------------------------------------------
                         slack                                  0.344    

Slack (MET) :             0.344ns  (required time - arrival time)
  Source:                 re2_reg[67]/C
                            (rising edge-triggered cell FDCE clocked by my_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            mut10__2/PCIN[21]
                            (rising edge-triggered cell DSP48E1 clocked by my_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             my_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (my_clk rise@6.400ns - my_clk rise@0.000ns)
  Data Path Delay:        4.880ns  (logic 4.414ns (90.443%)  route 0.466ns (9.557%))
  Logic Levels:           2  (DSP48E1=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.619ns = ( 8.019 - 6.400 ) 
    Source Clock Delay      (SCD):    1.905ns
    Clock Pessimism Removal (CPR):    0.141ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock my_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.761     0.761 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.466     1.228    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.093     1.321 r  clk_IBUF_BUFG_inst/O
                         net (fo=18740, unplaced)     0.584     1.905    clk_IBUF_BUFG
                         FDCE                                         r  re2_reg[67]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.233     2.138 r  re2_reg[67]/Q
                         net (fo=2, unplaced)         0.466     2.604    re2[67]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      2.962     5.566 r  mut10__0/PCOUT[47]
                         net (fo=1, unplaced)         0.000     5.566    mut10__0_n_106
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[21])
                                                      1.219     6.785 r  mut10__1/PCOUT[21]
                         net (fo=1, unplaced)         0.000     6.785    mut10__1_n_132
                         DSP48E1                                      r  mut10__2/PCIN[21]
  -------------------------------------------------------------------    -------------------

                         (clock my_clk rise edge)     6.400     6.400 r  
                                                      0.000     6.400 r  clk (IN)
                         net (fo=0)                   0.000     6.400    clk
                         IBUF (Prop_ibuf_I_O)         0.654     7.054 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.443     7.497    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.083     7.580 r  clk_IBUF_BUFG_inst/O
                         net (fo=18740, unplaced)     0.439     8.019    clk_IBUF_BUFG
                         DSP48E1                                      r  mut10__2/CLK
                         clock pessimism              0.141     8.160    
                         clock uncertainty           -0.035     8.124    
                         DSP48E1 (Setup_dsp48e1_CLK_PCIN[21])
                                                     -0.995     7.129    mut10__2
  -------------------------------------------------------------------
                         required time                          7.129    
                         arrival time                          -6.785    
  -------------------------------------------------------------------
                         slack                                  0.344    

Slack (MET) :             0.344ns  (required time - arrival time)
  Source:                 re2_reg[67]/C
                            (rising edge-triggered cell FDCE clocked by my_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            mut10__2/PCIN[22]
                            (rising edge-triggered cell DSP48E1 clocked by my_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             my_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (my_clk rise@6.400ns - my_clk rise@0.000ns)
  Data Path Delay:        4.880ns  (logic 4.414ns (90.443%)  route 0.466ns (9.557%))
  Logic Levels:           2  (DSP48E1=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.619ns = ( 8.019 - 6.400 ) 
    Source Clock Delay      (SCD):    1.905ns
    Clock Pessimism Removal (CPR):    0.141ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock my_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.761     0.761 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.466     1.228    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.093     1.321 r  clk_IBUF_BUFG_inst/O
                         net (fo=18740, unplaced)     0.584     1.905    clk_IBUF_BUFG
                         FDCE                                         r  re2_reg[67]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.233     2.138 r  re2_reg[67]/Q
                         net (fo=2, unplaced)         0.466     2.604    re2[67]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      2.962     5.566 r  mut10__0/PCOUT[47]
                         net (fo=1, unplaced)         0.000     5.566    mut10__0_n_106
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[22])
                                                      1.219     6.785 r  mut10__1/PCOUT[22]
                         net (fo=1, unplaced)         0.000     6.785    mut10__1_n_131
                         DSP48E1                                      r  mut10__2/PCIN[22]
  -------------------------------------------------------------------    -------------------

                         (clock my_clk rise edge)     6.400     6.400 r  
                                                      0.000     6.400 r  clk (IN)
                         net (fo=0)                   0.000     6.400    clk
                         IBUF (Prop_ibuf_I_O)         0.654     7.054 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.443     7.497    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.083     7.580 r  clk_IBUF_BUFG_inst/O
                         net (fo=18740, unplaced)     0.439     8.019    clk_IBUF_BUFG
                         DSP48E1                                      r  mut10__2/CLK
                         clock pessimism              0.141     8.160    
                         clock uncertainty           -0.035     8.124    
                         DSP48E1 (Setup_dsp48e1_CLK_PCIN[22])
                                                     -0.995     7.129    mut10__2
  -------------------------------------------------------------------
                         required time                          7.129    
                         arrival time                          -6.785    
  -------------------------------------------------------------------
                         slack                                  0.344    

Slack (MET) :             0.344ns  (required time - arrival time)
  Source:                 re2_reg[67]/C
                            (rising edge-triggered cell FDCE clocked by my_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            mut10__2/PCIN[23]
                            (rising edge-triggered cell DSP48E1 clocked by my_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             my_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (my_clk rise@6.400ns - my_clk rise@0.000ns)
  Data Path Delay:        4.880ns  (logic 4.414ns (90.443%)  route 0.466ns (9.557%))
  Logic Levels:           2  (DSP48E1=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.619ns = ( 8.019 - 6.400 ) 
    Source Clock Delay      (SCD):    1.905ns
    Clock Pessimism Removal (CPR):    0.141ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock my_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.761     0.761 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.466     1.228    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.093     1.321 r  clk_IBUF_BUFG_inst/O
                         net (fo=18740, unplaced)     0.584     1.905    clk_IBUF_BUFG
                         FDCE                                         r  re2_reg[67]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.233     2.138 r  re2_reg[67]/Q
                         net (fo=2, unplaced)         0.466     2.604    re2[67]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      2.962     5.566 r  mut10__0/PCOUT[47]
                         net (fo=1, unplaced)         0.000     5.566    mut10__0_n_106
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[23])
                                                      1.219     6.785 r  mut10__1/PCOUT[23]
                         net (fo=1, unplaced)         0.000     6.785    mut10__1_n_130
                         DSP48E1                                      r  mut10__2/PCIN[23]
  -------------------------------------------------------------------    -------------------

                         (clock my_clk rise edge)     6.400     6.400 r  
                                                      0.000     6.400 r  clk (IN)
                         net (fo=0)                   0.000     6.400    clk
                         IBUF (Prop_ibuf_I_O)         0.654     7.054 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.443     7.497    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.083     7.580 r  clk_IBUF_BUFG_inst/O
                         net (fo=18740, unplaced)     0.439     8.019    clk_IBUF_BUFG
                         DSP48E1                                      r  mut10__2/CLK
                         clock pessimism              0.141     8.160    
                         clock uncertainty           -0.035     8.124    
                         DSP48E1 (Setup_dsp48e1_CLK_PCIN[23])
                                                     -0.995     7.129    mut10__2
  -------------------------------------------------------------------
                         required time                          7.129    
                         arrival time                          -6.785    
  -------------------------------------------------------------------
                         slack                                  0.344    

Slack (MET) :             0.344ns  (required time - arrival time)
  Source:                 re2_reg[67]/C
                            (rising edge-triggered cell FDCE clocked by my_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            mut10__2/PCIN[24]
                            (rising edge-triggered cell DSP48E1 clocked by my_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             my_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (my_clk rise@6.400ns - my_clk rise@0.000ns)
  Data Path Delay:        4.880ns  (logic 4.414ns (90.443%)  route 0.466ns (9.557%))
  Logic Levels:           2  (DSP48E1=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.619ns = ( 8.019 - 6.400 ) 
    Source Clock Delay      (SCD):    1.905ns
    Clock Pessimism Removal (CPR):    0.141ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock my_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.761     0.761 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.466     1.228    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.093     1.321 r  clk_IBUF_BUFG_inst/O
                         net (fo=18740, unplaced)     0.584     1.905    clk_IBUF_BUFG
                         FDCE                                         r  re2_reg[67]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.233     2.138 r  re2_reg[67]/Q
                         net (fo=2, unplaced)         0.466     2.604    re2[67]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      2.962     5.566 r  mut10__0/PCOUT[47]
                         net (fo=1, unplaced)         0.000     5.566    mut10__0_n_106
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[24])
                                                      1.219     6.785 r  mut10__1/PCOUT[24]
                         net (fo=1, unplaced)         0.000     6.785    mut10__1_n_129
                         DSP48E1                                      r  mut10__2/PCIN[24]
  -------------------------------------------------------------------    -------------------

                         (clock my_clk rise edge)     6.400     6.400 r  
                                                      0.000     6.400 r  clk (IN)
                         net (fo=0)                   0.000     6.400    clk
                         IBUF (Prop_ibuf_I_O)         0.654     7.054 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.443     7.497    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.083     7.580 r  clk_IBUF_BUFG_inst/O
                         net (fo=18740, unplaced)     0.439     8.019    clk_IBUF_BUFG
                         DSP48E1                                      r  mut10__2/CLK
                         clock pessimism              0.141     8.160    
                         clock uncertainty           -0.035     8.124    
                         DSP48E1 (Setup_dsp48e1_CLK_PCIN[24])
                                                     -0.995     7.129    mut10__2
  -------------------------------------------------------------------
                         required time                          7.129    
                         arrival time                          -6.785    
  -------------------------------------------------------------------
                         slack                                  0.344    

Slack (MET) :             0.344ns  (required time - arrival time)
  Source:                 re2_reg[67]/C
                            (rising edge-triggered cell FDCE clocked by my_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            mut10__2/PCIN[25]
                            (rising edge-triggered cell DSP48E1 clocked by my_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             my_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (my_clk rise@6.400ns - my_clk rise@0.000ns)
  Data Path Delay:        4.880ns  (logic 4.414ns (90.443%)  route 0.466ns (9.557%))
  Logic Levels:           2  (DSP48E1=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.619ns = ( 8.019 - 6.400 ) 
    Source Clock Delay      (SCD):    1.905ns
    Clock Pessimism Removal (CPR):    0.141ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock my_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.761     0.761 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.466     1.228    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.093     1.321 r  clk_IBUF_BUFG_inst/O
                         net (fo=18740, unplaced)     0.584     1.905    clk_IBUF_BUFG
                         FDCE                                         r  re2_reg[67]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.233     2.138 r  re2_reg[67]/Q
                         net (fo=2, unplaced)         0.466     2.604    re2[67]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      2.962     5.566 r  mut10__0/PCOUT[47]
                         net (fo=1, unplaced)         0.000     5.566    mut10__0_n_106
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[25])
                                                      1.219     6.785 r  mut10__1/PCOUT[25]
                         net (fo=1, unplaced)         0.000     6.785    mut10__1_n_128
                         DSP48E1                                      r  mut10__2/PCIN[25]
  -------------------------------------------------------------------    -------------------

                         (clock my_clk rise edge)     6.400     6.400 r  
                                                      0.000     6.400 r  clk (IN)
                         net (fo=0)                   0.000     6.400    clk
                         IBUF (Prop_ibuf_I_O)         0.654     7.054 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.443     7.497    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.083     7.580 r  clk_IBUF_BUFG_inst/O
                         net (fo=18740, unplaced)     0.439     8.019    clk_IBUF_BUFG
                         DSP48E1                                      r  mut10__2/CLK
                         clock pessimism              0.141     8.160    
                         clock uncertainty           -0.035     8.124    
                         DSP48E1 (Setup_dsp48e1_CLK_PCIN[25])
                                                     -0.995     7.129    mut10__2
  -------------------------------------------------------------------
                         required time                          7.129    
                         arrival time                          -6.785    
  -------------------------------------------------------------------
                         slack                                  0.344    

Slack (MET) :             0.344ns  (required time - arrival time)
  Source:                 re2_reg[67]/C
                            (rising edge-triggered cell FDCE clocked by my_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            mut10__2/PCIN[26]
                            (rising edge-triggered cell DSP48E1 clocked by my_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             my_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (my_clk rise@6.400ns - my_clk rise@0.000ns)
  Data Path Delay:        4.880ns  (logic 4.414ns (90.443%)  route 0.466ns (9.557%))
  Logic Levels:           2  (DSP48E1=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.619ns = ( 8.019 - 6.400 ) 
    Source Clock Delay      (SCD):    1.905ns
    Clock Pessimism Removal (CPR):    0.141ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock my_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.761     0.761 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.466     1.228    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.093     1.321 r  clk_IBUF_BUFG_inst/O
                         net (fo=18740, unplaced)     0.584     1.905    clk_IBUF_BUFG
                         FDCE                                         r  re2_reg[67]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.233     2.138 r  re2_reg[67]/Q
                         net (fo=2, unplaced)         0.466     2.604    re2[67]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      2.962     5.566 r  mut10__0/PCOUT[47]
                         net (fo=1, unplaced)         0.000     5.566    mut10__0_n_106
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[26])
                                                      1.219     6.785 r  mut10__1/PCOUT[26]
                         net (fo=1, unplaced)         0.000     6.785    mut10__1_n_127
                         DSP48E1                                      r  mut10__2/PCIN[26]
  -------------------------------------------------------------------    -------------------

                         (clock my_clk rise edge)     6.400     6.400 r  
                                                      0.000     6.400 r  clk (IN)
                         net (fo=0)                   0.000     6.400    clk
                         IBUF (Prop_ibuf_I_O)         0.654     7.054 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.443     7.497    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.083     7.580 r  clk_IBUF_BUFG_inst/O
                         net (fo=18740, unplaced)     0.439     8.019    clk_IBUF_BUFG
                         DSP48E1                                      r  mut10__2/CLK
                         clock pessimism              0.141     8.160    
                         clock uncertainty           -0.035     8.124    
                         DSP48E1 (Setup_dsp48e1_CLK_PCIN[26])
                                                     -0.995     7.129    mut10__2
  -------------------------------------------------------------------
                         required time                          7.129    
                         arrival time                          -6.785    
  -------------------------------------------------------------------
                         slack                                  0.344    

Slack (MET) :             0.344ns  (required time - arrival time)
  Source:                 re2_reg[67]/C
                            (rising edge-triggered cell FDCE clocked by my_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            mut10__2/PCIN[27]
                            (rising edge-triggered cell DSP48E1 clocked by my_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             my_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (my_clk rise@6.400ns - my_clk rise@0.000ns)
  Data Path Delay:        4.880ns  (logic 4.414ns (90.443%)  route 0.466ns (9.557%))
  Logic Levels:           2  (DSP48E1=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.619ns = ( 8.019 - 6.400 ) 
    Source Clock Delay      (SCD):    1.905ns
    Clock Pessimism Removal (CPR):    0.141ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock my_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.761     0.761 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.466     1.228    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.093     1.321 r  clk_IBUF_BUFG_inst/O
                         net (fo=18740, unplaced)     0.584     1.905    clk_IBUF_BUFG
                         FDCE                                         r  re2_reg[67]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.233     2.138 r  re2_reg[67]/Q
                         net (fo=2, unplaced)         0.466     2.604    re2[67]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      2.962     5.566 r  mut10__0/PCOUT[47]
                         net (fo=1, unplaced)         0.000     5.566    mut10__0_n_106
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[27])
                                                      1.219     6.785 r  mut10__1/PCOUT[27]
                         net (fo=1, unplaced)         0.000     6.785    mut10__1_n_126
                         DSP48E1                                      r  mut10__2/PCIN[27]
  -------------------------------------------------------------------    -------------------

                         (clock my_clk rise edge)     6.400     6.400 r  
                                                      0.000     6.400 r  clk (IN)
                         net (fo=0)                   0.000     6.400    clk
                         IBUF (Prop_ibuf_I_O)         0.654     7.054 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.443     7.497    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.083     7.580 r  clk_IBUF_BUFG_inst/O
                         net (fo=18740, unplaced)     0.439     8.019    clk_IBUF_BUFG
                         DSP48E1                                      r  mut10__2/CLK
                         clock pessimism              0.141     8.160    
                         clock uncertainty           -0.035     8.124    
                         DSP48E1 (Setup_dsp48e1_CLK_PCIN[27])
                                                     -0.995     7.129    mut10__2
  -------------------------------------------------------------------
                         required time                          7.129    
                         arrival time                          -6.785    
  -------------------------------------------------------------------
                         slack                                  0.344    

Slack (MET) :             0.344ns  (required time - arrival time)
  Source:                 re2_reg[67]/C
                            (rising edge-triggered cell FDCE clocked by my_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            mut10__2/PCIN[28]
                            (rising edge-triggered cell DSP48E1 clocked by my_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             my_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (my_clk rise@6.400ns - my_clk rise@0.000ns)
  Data Path Delay:        4.880ns  (logic 4.414ns (90.443%)  route 0.466ns (9.557%))
  Logic Levels:           2  (DSP48E1=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.619ns = ( 8.019 - 6.400 ) 
    Source Clock Delay      (SCD):    1.905ns
    Clock Pessimism Removal (CPR):    0.141ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock my_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.761     0.761 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.466     1.228    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.093     1.321 r  clk_IBUF_BUFG_inst/O
                         net (fo=18740, unplaced)     0.584     1.905    clk_IBUF_BUFG
                         FDCE                                         r  re2_reg[67]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.233     2.138 r  re2_reg[67]/Q
                         net (fo=2, unplaced)         0.466     2.604    re2[67]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      2.962     5.566 r  mut10__0/PCOUT[47]
                         net (fo=1, unplaced)         0.000     5.566    mut10__0_n_106
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[28])
                                                      1.219     6.785 r  mut10__1/PCOUT[28]
                         net (fo=1, unplaced)         0.000     6.785    mut10__1_n_125
                         DSP48E1                                      r  mut10__2/PCIN[28]
  -------------------------------------------------------------------    -------------------

                         (clock my_clk rise edge)     6.400     6.400 r  
                                                      0.000     6.400 r  clk (IN)
                         net (fo=0)                   0.000     6.400    clk
                         IBUF (Prop_ibuf_I_O)         0.654     7.054 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.443     7.497    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.083     7.580 r  clk_IBUF_BUFG_inst/O
                         net (fo=18740, unplaced)     0.439     8.019    clk_IBUF_BUFG
                         DSP48E1                                      r  mut10__2/CLK
                         clock pessimism              0.141     8.160    
                         clock uncertainty           -0.035     8.124    
                         DSP48E1 (Setup_dsp48e1_CLK_PCIN[28])
                                                     -0.995     7.129    mut10__2
  -------------------------------------------------------------------
                         required time                          7.129    
                         arrival time                          -6.785    
  -------------------------------------------------------------------
                         slack                                  0.344    

Slack (MET) :             0.344ns  (required time - arrival time)
  Source:                 re2_reg[67]/C
                            (rising edge-triggered cell FDCE clocked by my_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            mut10__2/PCIN[29]
                            (rising edge-triggered cell DSP48E1 clocked by my_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             my_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (my_clk rise@6.400ns - my_clk rise@0.000ns)
  Data Path Delay:        4.880ns  (logic 4.414ns (90.443%)  route 0.466ns (9.557%))
  Logic Levels:           2  (DSP48E1=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.619ns = ( 8.019 - 6.400 ) 
    Source Clock Delay      (SCD):    1.905ns
    Clock Pessimism Removal (CPR):    0.141ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock my_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.761     0.761 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.466     1.228    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.093     1.321 r  clk_IBUF_BUFG_inst/O
                         net (fo=18740, unplaced)     0.584     1.905    clk_IBUF_BUFG
                         FDCE                                         r  re2_reg[67]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.233     2.138 r  re2_reg[67]/Q
                         net (fo=2, unplaced)         0.466     2.604    re2[67]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      2.962     5.566 r  mut10__0/PCOUT[47]
                         net (fo=1, unplaced)         0.000     5.566    mut10__0_n_106
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[29])
                                                      1.219     6.785 r  mut10__1/PCOUT[29]
                         net (fo=1, unplaced)         0.000     6.785    mut10__1_n_124
                         DSP48E1                                      r  mut10__2/PCIN[29]
  -------------------------------------------------------------------    -------------------

                         (clock my_clk rise edge)     6.400     6.400 r  
                                                      0.000     6.400 r  clk (IN)
                         net (fo=0)                   0.000     6.400    clk
                         IBUF (Prop_ibuf_I_O)         0.654     7.054 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.443     7.497    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.083     7.580 r  clk_IBUF_BUFG_inst/O
                         net (fo=18740, unplaced)     0.439     8.019    clk_IBUF_BUFG
                         DSP48E1                                      r  mut10__2/CLK
                         clock pessimism              0.141     8.160    
                         clock uncertainty           -0.035     8.124    
                         DSP48E1 (Setup_dsp48e1_CLK_PCIN[29])
                                                     -0.995     7.129    mut10__2
  -------------------------------------------------------------------
                         required time                          7.129    
                         arrival time                          -6.785    
  -------------------------------------------------------------------
                         slack                                  0.344    

Slack (MET) :             0.344ns  (required time - arrival time)
  Source:                 re2_reg[67]/C
                            (rising edge-triggered cell FDCE clocked by my_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            mut10__2/PCIN[2]
                            (rising edge-triggered cell DSP48E1 clocked by my_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             my_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (my_clk rise@6.400ns - my_clk rise@0.000ns)
  Data Path Delay:        4.880ns  (logic 4.414ns (90.443%)  route 0.466ns (9.557%))
  Logic Levels:           2  (DSP48E1=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.619ns = ( 8.019 - 6.400 ) 
    Source Clock Delay      (SCD):    1.905ns
    Clock Pessimism Removal (CPR):    0.141ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock my_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.761     0.761 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.466     1.228    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.093     1.321 r  clk_IBUF_BUFG_inst/O
                         net (fo=18740, unplaced)     0.584     1.905    clk_IBUF_BUFG
                         FDCE                                         r  re2_reg[67]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.233     2.138 r  re2_reg[67]/Q
                         net (fo=2, unplaced)         0.466     2.604    re2[67]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      2.962     5.566 r  mut10__0/PCOUT[47]
                         net (fo=1, unplaced)         0.000     5.566    mut10__0_n_106
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[2])
                                                      1.219     6.785 r  mut10__1/PCOUT[2]
                         net (fo=1, unplaced)         0.000     6.785    mut10__1_n_151
                         DSP48E1                                      r  mut10__2/PCIN[2]
  -------------------------------------------------------------------    -------------------

                         (clock my_clk rise edge)     6.400     6.400 r  
                                                      0.000     6.400 r  clk (IN)
                         net (fo=0)                   0.000     6.400    clk
                         IBUF (Prop_ibuf_I_O)         0.654     7.054 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.443     7.497    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.083     7.580 r  clk_IBUF_BUFG_inst/O
                         net (fo=18740, unplaced)     0.439     8.019    clk_IBUF_BUFG
                         DSP48E1                                      r  mut10__2/CLK
                         clock pessimism              0.141     8.160    
                         clock uncertainty           -0.035     8.124    
                         DSP48E1 (Setup_dsp48e1_CLK_PCIN[2])
                                                     -0.995     7.129    mut10__2
  -------------------------------------------------------------------
                         required time                          7.129    
                         arrival time                          -6.785    
  -------------------------------------------------------------------
                         slack                                  0.344    

Slack (MET) :             0.344ns  (required time - arrival time)
  Source:                 re2_reg[67]/C
                            (rising edge-triggered cell FDCE clocked by my_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            mut10__2/PCIN[30]
                            (rising edge-triggered cell DSP48E1 clocked by my_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             my_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (my_clk rise@6.400ns - my_clk rise@0.000ns)
  Data Path Delay:        4.880ns  (logic 4.414ns (90.443%)  route 0.466ns (9.557%))
  Logic Levels:           2  (DSP48E1=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.619ns = ( 8.019 - 6.400 ) 
    Source Clock Delay      (SCD):    1.905ns
    Clock Pessimism Removal (CPR):    0.141ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock my_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.761     0.761 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.466     1.228    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.093     1.321 r  clk_IBUF_BUFG_inst/O
                         net (fo=18740, unplaced)     0.584     1.905    clk_IBUF_BUFG
                         FDCE                                         r  re2_reg[67]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.233     2.138 r  re2_reg[67]/Q
                         net (fo=2, unplaced)         0.466     2.604    re2[67]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      2.962     5.566 r  mut10__0/PCOUT[47]
                         net (fo=1, unplaced)         0.000     5.566    mut10__0_n_106
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[30])
                                                      1.219     6.785 r  mut10__1/PCOUT[30]
                         net (fo=1, unplaced)         0.000     6.785    mut10__1_n_123
                         DSP48E1                                      r  mut10__2/PCIN[30]
  -------------------------------------------------------------------    -------------------

                         (clock my_clk rise edge)     6.400     6.400 r  
                                                      0.000     6.400 r  clk (IN)
                         net (fo=0)                   0.000     6.400    clk
                         IBUF (Prop_ibuf_I_O)         0.654     7.054 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.443     7.497    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.083     7.580 r  clk_IBUF_BUFG_inst/O
                         net (fo=18740, unplaced)     0.439     8.019    clk_IBUF_BUFG
                         DSP48E1                                      r  mut10__2/CLK
                         clock pessimism              0.141     8.160    
                         clock uncertainty           -0.035     8.124    
                         DSP48E1 (Setup_dsp48e1_CLK_PCIN[30])
                                                     -0.995     7.129    mut10__2
  -------------------------------------------------------------------
                         required time                          7.129    
                         arrival time                          -6.785    
  -------------------------------------------------------------------
                         slack                                  0.344    

Slack (MET) :             0.344ns  (required time - arrival time)
  Source:                 re2_reg[67]/C
                            (rising edge-triggered cell FDCE clocked by my_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            mut10__2/PCIN[31]
                            (rising edge-triggered cell DSP48E1 clocked by my_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             my_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (my_clk rise@6.400ns - my_clk rise@0.000ns)
  Data Path Delay:        4.880ns  (logic 4.414ns (90.443%)  route 0.466ns (9.557%))
  Logic Levels:           2  (DSP48E1=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.619ns = ( 8.019 - 6.400 ) 
    Source Clock Delay      (SCD):    1.905ns
    Clock Pessimism Removal (CPR):    0.141ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock my_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.761     0.761 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.466     1.228    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.093     1.321 r  clk_IBUF_BUFG_inst/O
                         net (fo=18740, unplaced)     0.584     1.905    clk_IBUF_BUFG
                         FDCE                                         r  re2_reg[67]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.233     2.138 r  re2_reg[67]/Q
                         net (fo=2, unplaced)         0.466     2.604    re2[67]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      2.962     5.566 r  mut10__0/PCOUT[47]
                         net (fo=1, unplaced)         0.000     5.566    mut10__0_n_106
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[31])
                                                      1.219     6.785 r  mut10__1/PCOUT[31]
                         net (fo=1, unplaced)         0.000     6.785    mut10__1_n_122
                         DSP48E1                                      r  mut10__2/PCIN[31]
  -------------------------------------------------------------------    -------------------

                         (clock my_clk rise edge)     6.400     6.400 r  
                                                      0.000     6.400 r  clk (IN)
                         net (fo=0)                   0.000     6.400    clk
                         IBUF (Prop_ibuf_I_O)         0.654     7.054 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.443     7.497    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.083     7.580 r  clk_IBUF_BUFG_inst/O
                         net (fo=18740, unplaced)     0.439     8.019    clk_IBUF_BUFG
                         DSP48E1                                      r  mut10__2/CLK
                         clock pessimism              0.141     8.160    
                         clock uncertainty           -0.035     8.124    
                         DSP48E1 (Setup_dsp48e1_CLK_PCIN[31])
                                                     -0.995     7.129    mut10__2
  -------------------------------------------------------------------
                         required time                          7.129    
                         arrival time                          -6.785    
  -------------------------------------------------------------------
                         slack                                  0.344    

Slack (MET) :             0.344ns  (required time - arrival time)
  Source:                 re2_reg[67]/C
                            (rising edge-triggered cell FDCE clocked by my_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            mut10__2/PCIN[32]
                            (rising edge-triggered cell DSP48E1 clocked by my_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             my_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (my_clk rise@6.400ns - my_clk rise@0.000ns)
  Data Path Delay:        4.880ns  (logic 4.414ns (90.443%)  route 0.466ns (9.557%))
  Logic Levels:           2  (DSP48E1=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.619ns = ( 8.019 - 6.400 ) 
    Source Clock Delay      (SCD):    1.905ns
    Clock Pessimism Removal (CPR):    0.141ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock my_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.761     0.761 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.466     1.228    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.093     1.321 r  clk_IBUF_BUFG_inst/O
                         net (fo=18740, unplaced)     0.584     1.905    clk_IBUF_BUFG
                         FDCE                                         r  re2_reg[67]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.233     2.138 r  re2_reg[67]/Q
                         net (fo=2, unplaced)         0.466     2.604    re2[67]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      2.962     5.566 r  mut10__0/PCOUT[47]
                         net (fo=1, unplaced)         0.000     5.566    mut10__0_n_106
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[32])
                                                      1.219     6.785 r  mut10__1/PCOUT[32]
                         net (fo=1, unplaced)         0.000     6.785    mut10__1_n_121
                         DSP48E1                                      r  mut10__2/PCIN[32]
  -------------------------------------------------------------------    -------------------

                         (clock my_clk rise edge)     6.400     6.400 r  
                                                      0.000     6.400 r  clk (IN)
                         net (fo=0)                   0.000     6.400    clk
                         IBUF (Prop_ibuf_I_O)         0.654     7.054 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.443     7.497    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.083     7.580 r  clk_IBUF_BUFG_inst/O
                         net (fo=18740, unplaced)     0.439     8.019    clk_IBUF_BUFG
                         DSP48E1                                      r  mut10__2/CLK
                         clock pessimism              0.141     8.160    
                         clock uncertainty           -0.035     8.124    
                         DSP48E1 (Setup_dsp48e1_CLK_PCIN[32])
                                                     -0.995     7.129    mut10__2
  -------------------------------------------------------------------
                         required time                          7.129    
                         arrival time                          -6.785    
  -------------------------------------------------------------------
                         slack                                  0.344    

Slack (MET) :             0.344ns  (required time - arrival time)
  Source:                 re2_reg[67]/C
                            (rising edge-triggered cell FDCE clocked by my_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            mut10__2/PCIN[33]
                            (rising edge-triggered cell DSP48E1 clocked by my_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             my_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (my_clk rise@6.400ns - my_clk rise@0.000ns)
  Data Path Delay:        4.880ns  (logic 4.414ns (90.443%)  route 0.466ns (9.557%))
  Logic Levels:           2  (DSP48E1=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.619ns = ( 8.019 - 6.400 ) 
    Source Clock Delay      (SCD):    1.905ns
    Clock Pessimism Removal (CPR):    0.141ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock my_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.761     0.761 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.466     1.228    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.093     1.321 r  clk_IBUF_BUFG_inst/O
                         net (fo=18740, unplaced)     0.584     1.905    clk_IBUF_BUFG
                         FDCE                                         r  re2_reg[67]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.233     2.138 r  re2_reg[67]/Q
                         net (fo=2, unplaced)         0.466     2.604    re2[67]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      2.962     5.566 r  mut10__0/PCOUT[47]
                         net (fo=1, unplaced)         0.000     5.566    mut10__0_n_106
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[33])
                                                      1.219     6.785 r  mut10__1/PCOUT[33]
                         net (fo=1, unplaced)         0.000     6.785    mut10__1_n_120
                         DSP48E1                                      r  mut10__2/PCIN[33]
  -------------------------------------------------------------------    -------------------

                         (clock my_clk rise edge)     6.400     6.400 r  
                                                      0.000     6.400 r  clk (IN)
                         net (fo=0)                   0.000     6.400    clk
                         IBUF (Prop_ibuf_I_O)         0.654     7.054 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.443     7.497    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.083     7.580 r  clk_IBUF_BUFG_inst/O
                         net (fo=18740, unplaced)     0.439     8.019    clk_IBUF_BUFG
                         DSP48E1                                      r  mut10__2/CLK
                         clock pessimism              0.141     8.160    
                         clock uncertainty           -0.035     8.124    
                         DSP48E1 (Setup_dsp48e1_CLK_PCIN[33])
                                                     -0.995     7.129    mut10__2
  -------------------------------------------------------------------
                         required time                          7.129    
                         arrival time                          -6.785    
  -------------------------------------------------------------------
                         slack                                  0.344    

Slack (MET) :             0.344ns  (required time - arrival time)
  Source:                 re2_reg[67]/C
                            (rising edge-triggered cell FDCE clocked by my_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            mut10__2/PCIN[34]
                            (rising edge-triggered cell DSP48E1 clocked by my_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             my_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (my_clk rise@6.400ns - my_clk rise@0.000ns)
  Data Path Delay:        4.880ns  (logic 4.414ns (90.443%)  route 0.466ns (9.557%))
  Logic Levels:           2  (DSP48E1=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.619ns = ( 8.019 - 6.400 ) 
    Source Clock Delay      (SCD):    1.905ns
    Clock Pessimism Removal (CPR):    0.141ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock my_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.761     0.761 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.466     1.228    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.093     1.321 r  clk_IBUF_BUFG_inst/O
                         net (fo=18740, unplaced)     0.584     1.905    clk_IBUF_BUFG
                         FDCE                                         r  re2_reg[67]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.233     2.138 r  re2_reg[67]/Q
                         net (fo=2, unplaced)         0.466     2.604    re2[67]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      2.962     5.566 r  mut10__0/PCOUT[47]
                         net (fo=1, unplaced)         0.000     5.566    mut10__0_n_106
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[34])
                                                      1.219     6.785 r  mut10__1/PCOUT[34]
                         net (fo=1, unplaced)         0.000     6.785    mut10__1_n_119
                         DSP48E1                                      r  mut10__2/PCIN[34]
  -------------------------------------------------------------------    -------------------

                         (clock my_clk rise edge)     6.400     6.400 r  
                                                      0.000     6.400 r  clk (IN)
                         net (fo=0)                   0.000     6.400    clk
                         IBUF (Prop_ibuf_I_O)         0.654     7.054 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.443     7.497    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.083     7.580 r  clk_IBUF_BUFG_inst/O
                         net (fo=18740, unplaced)     0.439     8.019    clk_IBUF_BUFG
                         DSP48E1                                      r  mut10__2/CLK
                         clock pessimism              0.141     8.160    
                         clock uncertainty           -0.035     8.124    
                         DSP48E1 (Setup_dsp48e1_CLK_PCIN[34])
                                                     -0.995     7.129    mut10__2
  -------------------------------------------------------------------
                         required time                          7.129    
                         arrival time                          -6.785    
  -------------------------------------------------------------------
                         slack                                  0.344    

Slack (MET) :             0.344ns  (required time - arrival time)
  Source:                 re2_reg[67]/C
                            (rising edge-triggered cell FDCE clocked by my_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            mut10__2/PCIN[35]
                            (rising edge-triggered cell DSP48E1 clocked by my_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             my_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (my_clk rise@6.400ns - my_clk rise@0.000ns)
  Data Path Delay:        4.880ns  (logic 4.414ns (90.443%)  route 0.466ns (9.557%))
  Logic Levels:           2  (DSP48E1=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.619ns = ( 8.019 - 6.400 ) 
    Source Clock Delay      (SCD):    1.905ns
    Clock Pessimism Removal (CPR):    0.141ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock my_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.761     0.761 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.466     1.228    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.093     1.321 r  clk_IBUF_BUFG_inst/O
                         net (fo=18740, unplaced)     0.584     1.905    clk_IBUF_BUFG
                         FDCE                                         r  re2_reg[67]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.233     2.138 r  re2_reg[67]/Q
                         net (fo=2, unplaced)         0.466     2.604    re2[67]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      2.962     5.566 r  mut10__0/PCOUT[47]
                         net (fo=1, unplaced)         0.000     5.566    mut10__0_n_106
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[35])
                                                      1.219     6.785 r  mut10__1/PCOUT[35]
                         net (fo=1, unplaced)         0.000     6.785    mut10__1_n_118
                         DSP48E1                                      r  mut10__2/PCIN[35]
  -------------------------------------------------------------------    -------------------

                         (clock my_clk rise edge)     6.400     6.400 r  
                                                      0.000     6.400 r  clk (IN)
                         net (fo=0)                   0.000     6.400    clk
                         IBUF (Prop_ibuf_I_O)         0.654     7.054 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.443     7.497    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.083     7.580 r  clk_IBUF_BUFG_inst/O
                         net (fo=18740, unplaced)     0.439     8.019    clk_IBUF_BUFG
                         DSP48E1                                      r  mut10__2/CLK
                         clock pessimism              0.141     8.160    
                         clock uncertainty           -0.035     8.124    
                         DSP48E1 (Setup_dsp48e1_CLK_PCIN[35])
                                                     -0.995     7.129    mut10__2
  -------------------------------------------------------------------
                         required time                          7.129    
                         arrival time                          -6.785    
  -------------------------------------------------------------------
                         slack                                  0.344    

Slack (MET) :             0.344ns  (required time - arrival time)
  Source:                 re2_reg[67]/C
                            (rising edge-triggered cell FDCE clocked by my_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            mut10__2/PCIN[36]
                            (rising edge-triggered cell DSP48E1 clocked by my_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             my_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (my_clk rise@6.400ns - my_clk rise@0.000ns)
  Data Path Delay:        4.880ns  (logic 4.414ns (90.443%)  route 0.466ns (9.557%))
  Logic Levels:           2  (DSP48E1=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.619ns = ( 8.019 - 6.400 ) 
    Source Clock Delay      (SCD):    1.905ns
    Clock Pessimism Removal (CPR):    0.141ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock my_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.761     0.761 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.466     1.228    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.093     1.321 r  clk_IBUF_BUFG_inst/O
                         net (fo=18740, unplaced)     0.584     1.905    clk_IBUF_BUFG
                         FDCE                                         r  re2_reg[67]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.233     2.138 r  re2_reg[67]/Q
                         net (fo=2, unplaced)         0.466     2.604    re2[67]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      2.962     5.566 r  mut10__0/PCOUT[47]
                         net (fo=1, unplaced)         0.000     5.566    mut10__0_n_106
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[36])
                                                      1.219     6.785 r  mut10__1/PCOUT[36]
                         net (fo=1, unplaced)         0.000     6.785    mut10__1_n_117
                         DSP48E1                                      r  mut10__2/PCIN[36]
  -------------------------------------------------------------------    -------------------

                         (clock my_clk rise edge)     6.400     6.400 r  
                                                      0.000     6.400 r  clk (IN)
                         net (fo=0)                   0.000     6.400    clk
                         IBUF (Prop_ibuf_I_O)         0.654     7.054 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.443     7.497    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.083     7.580 r  clk_IBUF_BUFG_inst/O
                         net (fo=18740, unplaced)     0.439     8.019    clk_IBUF_BUFG
                         DSP48E1                                      r  mut10__2/CLK
                         clock pessimism              0.141     8.160    
                         clock uncertainty           -0.035     8.124    
                         DSP48E1 (Setup_dsp48e1_CLK_PCIN[36])
                                                     -0.995     7.129    mut10__2
  -------------------------------------------------------------------
                         required time                          7.129    
                         arrival time                          -6.785    
  -------------------------------------------------------------------
                         slack                                  0.344    

Slack (MET) :             0.344ns  (required time - arrival time)
  Source:                 re2_reg[67]/C
                            (rising edge-triggered cell FDCE clocked by my_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            mut10__2/PCIN[37]
                            (rising edge-triggered cell DSP48E1 clocked by my_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             my_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (my_clk rise@6.400ns - my_clk rise@0.000ns)
  Data Path Delay:        4.880ns  (logic 4.414ns (90.443%)  route 0.466ns (9.557%))
  Logic Levels:           2  (DSP48E1=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.619ns = ( 8.019 - 6.400 ) 
    Source Clock Delay      (SCD):    1.905ns
    Clock Pessimism Removal (CPR):    0.141ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock my_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.761     0.761 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.466     1.228    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.093     1.321 r  clk_IBUF_BUFG_inst/O
                         net (fo=18740, unplaced)     0.584     1.905    clk_IBUF_BUFG
                         FDCE                                         r  re2_reg[67]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.233     2.138 r  re2_reg[67]/Q
                         net (fo=2, unplaced)         0.466     2.604    re2[67]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      2.962     5.566 r  mut10__0/PCOUT[47]
                         net (fo=1, unplaced)         0.000     5.566    mut10__0_n_106
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[37])
                                                      1.219     6.785 r  mut10__1/PCOUT[37]
                         net (fo=1, unplaced)         0.000     6.785    mut10__1_n_116
                         DSP48E1                                      r  mut10__2/PCIN[37]
  -------------------------------------------------------------------    -------------------

                         (clock my_clk rise edge)     6.400     6.400 r  
                                                      0.000     6.400 r  clk (IN)
                         net (fo=0)                   0.000     6.400    clk
                         IBUF (Prop_ibuf_I_O)         0.654     7.054 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.443     7.497    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.083     7.580 r  clk_IBUF_BUFG_inst/O
                         net (fo=18740, unplaced)     0.439     8.019    clk_IBUF_BUFG
                         DSP48E1                                      r  mut10__2/CLK
                         clock pessimism              0.141     8.160    
                         clock uncertainty           -0.035     8.124    
                         DSP48E1 (Setup_dsp48e1_CLK_PCIN[37])
                                                     -0.995     7.129    mut10__2
  -------------------------------------------------------------------
                         required time                          7.129    
                         arrival time                          -6.785    
  -------------------------------------------------------------------
                         slack                                  0.344    

Slack (MET) :             0.344ns  (required time - arrival time)
  Source:                 re2_reg[67]/C
                            (rising edge-triggered cell FDCE clocked by my_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            mut10__2/PCIN[38]
                            (rising edge-triggered cell DSP48E1 clocked by my_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             my_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (my_clk rise@6.400ns - my_clk rise@0.000ns)
  Data Path Delay:        4.880ns  (logic 4.414ns (90.443%)  route 0.466ns (9.557%))
  Logic Levels:           2  (DSP48E1=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.619ns = ( 8.019 - 6.400 ) 
    Source Clock Delay      (SCD):    1.905ns
    Clock Pessimism Removal (CPR):    0.141ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock my_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.761     0.761 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.466     1.228    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.093     1.321 r  clk_IBUF_BUFG_inst/O
                         net (fo=18740, unplaced)     0.584     1.905    clk_IBUF_BUFG
                         FDCE                                         r  re2_reg[67]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.233     2.138 r  re2_reg[67]/Q
                         net (fo=2, unplaced)         0.466     2.604    re2[67]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      2.962     5.566 r  mut10__0/PCOUT[47]
                         net (fo=1, unplaced)         0.000     5.566    mut10__0_n_106
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[38])
                                                      1.219     6.785 r  mut10__1/PCOUT[38]
                         net (fo=1, unplaced)         0.000     6.785    mut10__1_n_115
                         DSP48E1                                      r  mut10__2/PCIN[38]
  -------------------------------------------------------------------    -------------------

                         (clock my_clk rise edge)     6.400     6.400 r  
                                                      0.000     6.400 r  clk (IN)
                         net (fo=0)                   0.000     6.400    clk
                         IBUF (Prop_ibuf_I_O)         0.654     7.054 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.443     7.497    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.083     7.580 r  clk_IBUF_BUFG_inst/O
                         net (fo=18740, unplaced)     0.439     8.019    clk_IBUF_BUFG
                         DSP48E1                                      r  mut10__2/CLK
                         clock pessimism              0.141     8.160    
                         clock uncertainty           -0.035     8.124    
                         DSP48E1 (Setup_dsp48e1_CLK_PCIN[38])
                                                     -0.995     7.129    mut10__2
  -------------------------------------------------------------------
                         required time                          7.129    
                         arrival time                          -6.785    
  -------------------------------------------------------------------
                         slack                                  0.344    

Slack (MET) :             0.344ns  (required time - arrival time)
  Source:                 re2_reg[67]/C
                            (rising edge-triggered cell FDCE clocked by my_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            mut10__2/PCIN[39]
                            (rising edge-triggered cell DSP48E1 clocked by my_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             my_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (my_clk rise@6.400ns - my_clk rise@0.000ns)
  Data Path Delay:        4.880ns  (logic 4.414ns (90.443%)  route 0.466ns (9.557%))
  Logic Levels:           2  (DSP48E1=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.619ns = ( 8.019 - 6.400 ) 
    Source Clock Delay      (SCD):    1.905ns
    Clock Pessimism Removal (CPR):    0.141ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock my_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.761     0.761 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.466     1.228    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.093     1.321 r  clk_IBUF_BUFG_inst/O
                         net (fo=18740, unplaced)     0.584     1.905    clk_IBUF_BUFG
                         FDCE                                         r  re2_reg[67]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.233     2.138 r  re2_reg[67]/Q
                         net (fo=2, unplaced)         0.466     2.604    re2[67]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      2.962     5.566 r  mut10__0/PCOUT[47]
                         net (fo=1, unplaced)         0.000     5.566    mut10__0_n_106
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[39])
                                                      1.219     6.785 r  mut10__1/PCOUT[39]
                         net (fo=1, unplaced)         0.000     6.785    mut10__1_n_114
                         DSP48E1                                      r  mut10__2/PCIN[39]
  -------------------------------------------------------------------    -------------------

                         (clock my_clk rise edge)     6.400     6.400 r  
                                                      0.000     6.400 r  clk (IN)
                         net (fo=0)                   0.000     6.400    clk
                         IBUF (Prop_ibuf_I_O)         0.654     7.054 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.443     7.497    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.083     7.580 r  clk_IBUF_BUFG_inst/O
                         net (fo=18740, unplaced)     0.439     8.019    clk_IBUF_BUFG
                         DSP48E1                                      r  mut10__2/CLK
                         clock pessimism              0.141     8.160    
                         clock uncertainty           -0.035     8.124    
                         DSP48E1 (Setup_dsp48e1_CLK_PCIN[39])
                                                     -0.995     7.129    mut10__2
  -------------------------------------------------------------------
                         required time                          7.129    
                         arrival time                          -6.785    
  -------------------------------------------------------------------
                         slack                                  0.344    

Slack (MET) :             0.344ns  (required time - arrival time)
  Source:                 re2_reg[67]/C
                            (rising edge-triggered cell FDCE clocked by my_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            mut10__2/PCIN[3]
                            (rising edge-triggered cell DSP48E1 clocked by my_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             my_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (my_clk rise@6.400ns - my_clk rise@0.000ns)
  Data Path Delay:        4.880ns  (logic 4.414ns (90.443%)  route 0.466ns (9.557%))
  Logic Levels:           2  (DSP48E1=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.619ns = ( 8.019 - 6.400 ) 
    Source Clock Delay      (SCD):    1.905ns
    Clock Pessimism Removal (CPR):    0.141ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock my_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.761     0.761 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.466     1.228    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.093     1.321 r  clk_IBUF_BUFG_inst/O
                         net (fo=18740, unplaced)     0.584     1.905    clk_IBUF_BUFG
                         FDCE                                         r  re2_reg[67]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.233     2.138 r  re2_reg[67]/Q
                         net (fo=2, unplaced)         0.466     2.604    re2[67]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      2.962     5.566 r  mut10__0/PCOUT[47]
                         net (fo=1, unplaced)         0.000     5.566    mut10__0_n_106
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[3])
                                                      1.219     6.785 r  mut10__1/PCOUT[3]
                         net (fo=1, unplaced)         0.000     6.785    mut10__1_n_150
                         DSP48E1                                      r  mut10__2/PCIN[3]
  -------------------------------------------------------------------    -------------------

                         (clock my_clk rise edge)     6.400     6.400 r  
                                                      0.000     6.400 r  clk (IN)
                         net (fo=0)                   0.000     6.400    clk
                         IBUF (Prop_ibuf_I_O)         0.654     7.054 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.443     7.497    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.083     7.580 r  clk_IBUF_BUFG_inst/O
                         net (fo=18740, unplaced)     0.439     8.019    clk_IBUF_BUFG
                         DSP48E1                                      r  mut10__2/CLK
                         clock pessimism              0.141     8.160    
                         clock uncertainty           -0.035     8.124    
                         DSP48E1 (Setup_dsp48e1_CLK_PCIN[3])
                                                     -0.995     7.129    mut10__2
  -------------------------------------------------------------------
                         required time                          7.129    
                         arrival time                          -6.785    
  -------------------------------------------------------------------
                         slack                                  0.344    

Slack (MET) :             0.344ns  (required time - arrival time)
  Source:                 re2_reg[67]/C
                            (rising edge-triggered cell FDCE clocked by my_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            mut10__2/PCIN[40]
                            (rising edge-triggered cell DSP48E1 clocked by my_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             my_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (my_clk rise@6.400ns - my_clk rise@0.000ns)
  Data Path Delay:        4.880ns  (logic 4.414ns (90.443%)  route 0.466ns (9.557%))
  Logic Levels:           2  (DSP48E1=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.619ns = ( 8.019 - 6.400 ) 
    Source Clock Delay      (SCD):    1.905ns
    Clock Pessimism Removal (CPR):    0.141ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock my_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.761     0.761 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.466     1.228    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.093     1.321 r  clk_IBUF_BUFG_inst/O
                         net (fo=18740, unplaced)     0.584     1.905    clk_IBUF_BUFG
                         FDCE                                         r  re2_reg[67]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.233     2.138 r  re2_reg[67]/Q
                         net (fo=2, unplaced)         0.466     2.604    re2[67]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      2.962     5.566 r  mut10__0/PCOUT[47]
                         net (fo=1, unplaced)         0.000     5.566    mut10__0_n_106
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[40])
                                                      1.219     6.785 r  mut10__1/PCOUT[40]
                         net (fo=1, unplaced)         0.000     6.785    mut10__1_n_113
                         DSP48E1                                      r  mut10__2/PCIN[40]
  -------------------------------------------------------------------    -------------------

                         (clock my_clk rise edge)     6.400     6.400 r  
                                                      0.000     6.400 r  clk (IN)
                         net (fo=0)                   0.000     6.400    clk
                         IBUF (Prop_ibuf_I_O)         0.654     7.054 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.443     7.497    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.083     7.580 r  clk_IBUF_BUFG_inst/O
                         net (fo=18740, unplaced)     0.439     8.019    clk_IBUF_BUFG
                         DSP48E1                                      r  mut10__2/CLK
                         clock pessimism              0.141     8.160    
                         clock uncertainty           -0.035     8.124    
                         DSP48E1 (Setup_dsp48e1_CLK_PCIN[40])
                                                     -0.995     7.129    mut10__2
  -------------------------------------------------------------------
                         required time                          7.129    
                         arrival time                          -6.785    
  -------------------------------------------------------------------
                         slack                                  0.344    

Slack (MET) :             0.344ns  (required time - arrival time)
  Source:                 re2_reg[67]/C
                            (rising edge-triggered cell FDCE clocked by my_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            mut10__2/PCIN[41]
                            (rising edge-triggered cell DSP48E1 clocked by my_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             my_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (my_clk rise@6.400ns - my_clk rise@0.000ns)
  Data Path Delay:        4.880ns  (logic 4.414ns (90.443%)  route 0.466ns (9.557%))
  Logic Levels:           2  (DSP48E1=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.619ns = ( 8.019 - 6.400 ) 
    Source Clock Delay      (SCD):    1.905ns
    Clock Pessimism Removal (CPR):    0.141ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock my_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.761     0.761 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.466     1.228    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.093     1.321 r  clk_IBUF_BUFG_inst/O
                         net (fo=18740, unplaced)     0.584     1.905    clk_IBUF_BUFG
                         FDCE                                         r  re2_reg[67]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.233     2.138 r  re2_reg[67]/Q
                         net (fo=2, unplaced)         0.466     2.604    re2[67]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      2.962     5.566 r  mut10__0/PCOUT[47]
                         net (fo=1, unplaced)         0.000     5.566    mut10__0_n_106
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[41])
                                                      1.219     6.785 r  mut10__1/PCOUT[41]
                         net (fo=1, unplaced)         0.000     6.785    mut10__1_n_112
                         DSP48E1                                      r  mut10__2/PCIN[41]
  -------------------------------------------------------------------    -------------------

                         (clock my_clk rise edge)     6.400     6.400 r  
                                                      0.000     6.400 r  clk (IN)
                         net (fo=0)                   0.000     6.400    clk
                         IBUF (Prop_ibuf_I_O)         0.654     7.054 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.443     7.497    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.083     7.580 r  clk_IBUF_BUFG_inst/O
                         net (fo=18740, unplaced)     0.439     8.019    clk_IBUF_BUFG
                         DSP48E1                                      r  mut10__2/CLK
                         clock pessimism              0.141     8.160    
                         clock uncertainty           -0.035     8.124    
                         DSP48E1 (Setup_dsp48e1_CLK_PCIN[41])
                                                     -0.995     7.129    mut10__2
  -------------------------------------------------------------------
                         required time                          7.129    
                         arrival time                          -6.785    
  -------------------------------------------------------------------
                         slack                                  0.344    

Slack (MET) :             0.344ns  (required time - arrival time)
  Source:                 re2_reg[67]/C
                            (rising edge-triggered cell FDCE clocked by my_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            mut10__2/PCIN[42]
                            (rising edge-triggered cell DSP48E1 clocked by my_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             my_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (my_clk rise@6.400ns - my_clk rise@0.000ns)
  Data Path Delay:        4.880ns  (logic 4.414ns (90.443%)  route 0.466ns (9.557%))
  Logic Levels:           2  (DSP48E1=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.619ns = ( 8.019 - 6.400 ) 
    Source Clock Delay      (SCD):    1.905ns
    Clock Pessimism Removal (CPR):    0.141ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock my_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.761     0.761 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.466     1.228    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.093     1.321 r  clk_IBUF_BUFG_inst/O
                         net (fo=18740, unplaced)     0.584     1.905    clk_IBUF_BUFG
                         FDCE                                         r  re2_reg[67]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.233     2.138 r  re2_reg[67]/Q
                         net (fo=2, unplaced)         0.466     2.604    re2[67]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      2.962     5.566 r  mut10__0/PCOUT[47]
                         net (fo=1, unplaced)         0.000     5.566    mut10__0_n_106
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[42])
                                                      1.219     6.785 r  mut10__1/PCOUT[42]
                         net (fo=1, unplaced)         0.000     6.785    mut10__1_n_111
                         DSP48E1                                      r  mut10__2/PCIN[42]
  -------------------------------------------------------------------    -------------------

                         (clock my_clk rise edge)     6.400     6.400 r  
                                                      0.000     6.400 r  clk (IN)
                         net (fo=0)                   0.000     6.400    clk
                         IBUF (Prop_ibuf_I_O)         0.654     7.054 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.443     7.497    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.083     7.580 r  clk_IBUF_BUFG_inst/O
                         net (fo=18740, unplaced)     0.439     8.019    clk_IBUF_BUFG
                         DSP48E1                                      r  mut10__2/CLK
                         clock pessimism              0.141     8.160    
                         clock uncertainty           -0.035     8.124    
                         DSP48E1 (Setup_dsp48e1_CLK_PCIN[42])
                                                     -0.995     7.129    mut10__2
  -------------------------------------------------------------------
                         required time                          7.129    
                         arrival time                          -6.785    
  -------------------------------------------------------------------
                         slack                                  0.344    

Slack (MET) :             0.344ns  (required time - arrival time)
  Source:                 re2_reg[67]/C
                            (rising edge-triggered cell FDCE clocked by my_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            mut10__2/PCIN[43]
                            (rising edge-triggered cell DSP48E1 clocked by my_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             my_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (my_clk rise@6.400ns - my_clk rise@0.000ns)
  Data Path Delay:        4.880ns  (logic 4.414ns (90.443%)  route 0.466ns (9.557%))
  Logic Levels:           2  (DSP48E1=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.619ns = ( 8.019 - 6.400 ) 
    Source Clock Delay      (SCD):    1.905ns
    Clock Pessimism Removal (CPR):    0.141ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock my_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.761     0.761 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.466     1.228    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.093     1.321 r  clk_IBUF_BUFG_inst/O
                         net (fo=18740, unplaced)     0.584     1.905    clk_IBUF_BUFG
                         FDCE                                         r  re2_reg[67]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.233     2.138 r  re2_reg[67]/Q
                         net (fo=2, unplaced)         0.466     2.604    re2[67]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      2.962     5.566 r  mut10__0/PCOUT[47]
                         net (fo=1, unplaced)         0.000     5.566    mut10__0_n_106
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[43])
                                                      1.219     6.785 r  mut10__1/PCOUT[43]
                         net (fo=1, unplaced)         0.000     6.785    mut10__1_n_110
                         DSP48E1                                      r  mut10__2/PCIN[43]
  -------------------------------------------------------------------    -------------------

                         (clock my_clk rise edge)     6.400     6.400 r  
                                                      0.000     6.400 r  clk (IN)
                         net (fo=0)                   0.000     6.400    clk
                         IBUF (Prop_ibuf_I_O)         0.654     7.054 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.443     7.497    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.083     7.580 r  clk_IBUF_BUFG_inst/O
                         net (fo=18740, unplaced)     0.439     8.019    clk_IBUF_BUFG
                         DSP48E1                                      r  mut10__2/CLK
                         clock pessimism              0.141     8.160    
                         clock uncertainty           -0.035     8.124    
                         DSP48E1 (Setup_dsp48e1_CLK_PCIN[43])
                                                     -0.995     7.129    mut10__2
  -------------------------------------------------------------------
                         required time                          7.129    
                         arrival time                          -6.785    
  -------------------------------------------------------------------
                         slack                                  0.344    

Slack (MET) :             0.344ns  (required time - arrival time)
  Source:                 re2_reg[67]/C
                            (rising edge-triggered cell FDCE clocked by my_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            mut10__2/PCIN[44]
                            (rising edge-triggered cell DSP48E1 clocked by my_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             my_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (my_clk rise@6.400ns - my_clk rise@0.000ns)
  Data Path Delay:        4.880ns  (logic 4.414ns (90.443%)  route 0.466ns (9.557%))
  Logic Levels:           2  (DSP48E1=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.619ns = ( 8.019 - 6.400 ) 
    Source Clock Delay      (SCD):    1.905ns
    Clock Pessimism Removal (CPR):    0.141ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock my_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.761     0.761 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.466     1.228    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.093     1.321 r  clk_IBUF_BUFG_inst/O
                         net (fo=18740, unplaced)     0.584     1.905    clk_IBUF_BUFG
                         FDCE                                         r  re2_reg[67]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.233     2.138 r  re2_reg[67]/Q
                         net (fo=2, unplaced)         0.466     2.604    re2[67]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      2.962     5.566 r  mut10__0/PCOUT[47]
                         net (fo=1, unplaced)         0.000     5.566    mut10__0_n_106
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[44])
                                                      1.219     6.785 r  mut10__1/PCOUT[44]
                         net (fo=1, unplaced)         0.000     6.785    mut10__1_n_109
                         DSP48E1                                      r  mut10__2/PCIN[44]
  -------------------------------------------------------------------    -------------------

                         (clock my_clk rise edge)     6.400     6.400 r  
                                                      0.000     6.400 r  clk (IN)
                         net (fo=0)                   0.000     6.400    clk
                         IBUF (Prop_ibuf_I_O)         0.654     7.054 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.443     7.497    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.083     7.580 r  clk_IBUF_BUFG_inst/O
                         net (fo=18740, unplaced)     0.439     8.019    clk_IBUF_BUFG
                         DSP48E1                                      r  mut10__2/CLK
                         clock pessimism              0.141     8.160    
                         clock uncertainty           -0.035     8.124    
                         DSP48E1 (Setup_dsp48e1_CLK_PCIN[44])
                                                     -0.995     7.129    mut10__2
  -------------------------------------------------------------------
                         required time                          7.129    
                         arrival time                          -6.785    
  -------------------------------------------------------------------
                         slack                                  0.344    

Slack (MET) :             0.344ns  (required time - arrival time)
  Source:                 re2_reg[67]/C
                            (rising edge-triggered cell FDCE clocked by my_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            mut10__2/PCIN[45]
                            (rising edge-triggered cell DSP48E1 clocked by my_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             my_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (my_clk rise@6.400ns - my_clk rise@0.000ns)
  Data Path Delay:        4.880ns  (logic 4.414ns (90.443%)  route 0.466ns (9.557%))
  Logic Levels:           2  (DSP48E1=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.619ns = ( 8.019 - 6.400 ) 
    Source Clock Delay      (SCD):    1.905ns
    Clock Pessimism Removal (CPR):    0.141ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock my_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.761     0.761 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.466     1.228    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.093     1.321 r  clk_IBUF_BUFG_inst/O
                         net (fo=18740, unplaced)     0.584     1.905    clk_IBUF_BUFG
                         FDCE                                         r  re2_reg[67]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.233     2.138 r  re2_reg[67]/Q
                         net (fo=2, unplaced)         0.466     2.604    re2[67]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      2.962     5.566 r  mut10__0/PCOUT[47]
                         net (fo=1, unplaced)         0.000     5.566    mut10__0_n_106
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[45])
                                                      1.219     6.785 r  mut10__1/PCOUT[45]
                         net (fo=1, unplaced)         0.000     6.785    mut10__1_n_108
                         DSP48E1                                      r  mut10__2/PCIN[45]
  -------------------------------------------------------------------    -------------------

                         (clock my_clk rise edge)     6.400     6.400 r  
                                                      0.000     6.400 r  clk (IN)
                         net (fo=0)                   0.000     6.400    clk
                         IBUF (Prop_ibuf_I_O)         0.654     7.054 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.443     7.497    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.083     7.580 r  clk_IBUF_BUFG_inst/O
                         net (fo=18740, unplaced)     0.439     8.019    clk_IBUF_BUFG
                         DSP48E1                                      r  mut10__2/CLK
                         clock pessimism              0.141     8.160    
                         clock uncertainty           -0.035     8.124    
                         DSP48E1 (Setup_dsp48e1_CLK_PCIN[45])
                                                     -0.995     7.129    mut10__2
  -------------------------------------------------------------------
                         required time                          7.129    
                         arrival time                          -6.785    
  -------------------------------------------------------------------
                         slack                                  0.344    

Slack (MET) :             0.344ns  (required time - arrival time)
  Source:                 re2_reg[67]/C
                            (rising edge-triggered cell FDCE clocked by my_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            mut10__2/PCIN[46]
                            (rising edge-triggered cell DSP48E1 clocked by my_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             my_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (my_clk rise@6.400ns - my_clk rise@0.000ns)
  Data Path Delay:        4.880ns  (logic 4.414ns (90.443%)  route 0.466ns (9.557%))
  Logic Levels:           2  (DSP48E1=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.619ns = ( 8.019 - 6.400 ) 
    Source Clock Delay      (SCD):    1.905ns
    Clock Pessimism Removal (CPR):    0.141ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock my_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.761     0.761 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.466     1.228    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.093     1.321 r  clk_IBUF_BUFG_inst/O
                         net (fo=18740, unplaced)     0.584     1.905    clk_IBUF_BUFG
                         FDCE                                         r  re2_reg[67]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.233     2.138 r  re2_reg[67]/Q
                         net (fo=2, unplaced)         0.466     2.604    re2[67]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      2.962     5.566 r  mut10__0/PCOUT[47]
                         net (fo=1, unplaced)         0.000     5.566    mut10__0_n_106
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[46])
                                                      1.219     6.785 r  mut10__1/PCOUT[46]
                         net (fo=1, unplaced)         0.000     6.785    mut10__1_n_107
                         DSP48E1                                      r  mut10__2/PCIN[46]
  -------------------------------------------------------------------    -------------------

                         (clock my_clk rise edge)     6.400     6.400 r  
                                                      0.000     6.400 r  clk (IN)
                         net (fo=0)                   0.000     6.400    clk
                         IBUF (Prop_ibuf_I_O)         0.654     7.054 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.443     7.497    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.083     7.580 r  clk_IBUF_BUFG_inst/O
                         net (fo=18740, unplaced)     0.439     8.019    clk_IBUF_BUFG
                         DSP48E1                                      r  mut10__2/CLK
                         clock pessimism              0.141     8.160    
                         clock uncertainty           -0.035     8.124    
                         DSP48E1 (Setup_dsp48e1_CLK_PCIN[46])
                                                     -0.995     7.129    mut10__2
  -------------------------------------------------------------------
                         required time                          7.129    
                         arrival time                          -6.785    
  -------------------------------------------------------------------
                         slack                                  0.344    

Slack (MET) :             0.344ns  (required time - arrival time)
  Source:                 re2_reg[67]/C
                            (rising edge-triggered cell FDCE clocked by my_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            mut10__2/PCIN[47]
                            (rising edge-triggered cell DSP48E1 clocked by my_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             my_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (my_clk rise@6.400ns - my_clk rise@0.000ns)
  Data Path Delay:        4.880ns  (logic 4.414ns (90.443%)  route 0.466ns (9.557%))
  Logic Levels:           2  (DSP48E1=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.619ns = ( 8.019 - 6.400 ) 
    Source Clock Delay      (SCD):    1.905ns
    Clock Pessimism Removal (CPR):    0.141ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock my_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.761     0.761 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.466     1.228    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.093     1.321 r  clk_IBUF_BUFG_inst/O
                         net (fo=18740, unplaced)     0.584     1.905    clk_IBUF_BUFG
                         FDCE                                         r  re2_reg[67]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.233     2.138 r  re2_reg[67]/Q
                         net (fo=2, unplaced)         0.466     2.604    re2[67]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      2.962     5.566 r  mut10__0/PCOUT[47]
                         net (fo=1, unplaced)         0.000     5.566    mut10__0_n_106
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.219     6.785 r  mut10__1/PCOUT[47]
                         net (fo=1, unplaced)         0.000     6.785    mut10__1_n_106
                         DSP48E1                                      r  mut10__2/PCIN[47]
  -------------------------------------------------------------------    -------------------

                         (clock my_clk rise edge)     6.400     6.400 r  
                                                      0.000     6.400 r  clk (IN)
                         net (fo=0)                   0.000     6.400    clk
                         IBUF (Prop_ibuf_I_O)         0.654     7.054 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.443     7.497    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.083     7.580 r  clk_IBUF_BUFG_inst/O
                         net (fo=18740, unplaced)     0.439     8.019    clk_IBUF_BUFG
                         DSP48E1                                      r  mut10__2/CLK
                         clock pessimism              0.141     8.160    
                         clock uncertainty           -0.035     8.124    
                         DSP48E1 (Setup_dsp48e1_CLK_PCIN[47])
                                                     -0.995     7.129    mut10__2
  -------------------------------------------------------------------
                         required time                          7.129    
                         arrival time                          -6.785    
  -------------------------------------------------------------------
                         slack                                  0.344    

Slack (MET) :             0.344ns  (required time - arrival time)
  Source:                 re2_reg[67]/C
                            (rising edge-triggered cell FDCE clocked by my_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            mut10__2/PCIN[4]
                            (rising edge-triggered cell DSP48E1 clocked by my_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             my_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (my_clk rise@6.400ns - my_clk rise@0.000ns)
  Data Path Delay:        4.880ns  (logic 4.414ns (90.443%)  route 0.466ns (9.557%))
  Logic Levels:           2  (DSP48E1=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.619ns = ( 8.019 - 6.400 ) 
    Source Clock Delay      (SCD):    1.905ns
    Clock Pessimism Removal (CPR):    0.141ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock my_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.761     0.761 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.466     1.228    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.093     1.321 r  clk_IBUF_BUFG_inst/O
                         net (fo=18740, unplaced)     0.584     1.905    clk_IBUF_BUFG
                         FDCE                                         r  re2_reg[67]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.233     2.138 r  re2_reg[67]/Q
                         net (fo=2, unplaced)         0.466     2.604    re2[67]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      2.962     5.566 r  mut10__0/PCOUT[47]
                         net (fo=1, unplaced)         0.000     5.566    mut10__0_n_106
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[4])
                                                      1.219     6.785 r  mut10__1/PCOUT[4]
                         net (fo=1, unplaced)         0.000     6.785    mut10__1_n_149
                         DSP48E1                                      r  mut10__2/PCIN[4]
  -------------------------------------------------------------------    -------------------

                         (clock my_clk rise edge)     6.400     6.400 r  
                                                      0.000     6.400 r  clk (IN)
                         net (fo=0)                   0.000     6.400    clk
                         IBUF (Prop_ibuf_I_O)         0.654     7.054 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.443     7.497    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.083     7.580 r  clk_IBUF_BUFG_inst/O
                         net (fo=18740, unplaced)     0.439     8.019    clk_IBUF_BUFG
                         DSP48E1                                      r  mut10__2/CLK
                         clock pessimism              0.141     8.160    
                         clock uncertainty           -0.035     8.124    
                         DSP48E1 (Setup_dsp48e1_CLK_PCIN[4])
                                                     -0.995     7.129    mut10__2
  -------------------------------------------------------------------
                         required time                          7.129    
                         arrival time                          -6.785    
  -------------------------------------------------------------------
                         slack                                  0.344    

Slack (MET) :             0.344ns  (required time - arrival time)
  Source:                 re2_reg[67]/C
                            (rising edge-triggered cell FDCE clocked by my_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            mut10__2/PCIN[5]
                            (rising edge-triggered cell DSP48E1 clocked by my_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             my_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (my_clk rise@6.400ns - my_clk rise@0.000ns)
  Data Path Delay:        4.880ns  (logic 4.414ns (90.443%)  route 0.466ns (9.557%))
  Logic Levels:           2  (DSP48E1=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.619ns = ( 8.019 - 6.400 ) 
    Source Clock Delay      (SCD):    1.905ns
    Clock Pessimism Removal (CPR):    0.141ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock my_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.761     0.761 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.466     1.228    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.093     1.321 r  clk_IBUF_BUFG_inst/O
                         net (fo=18740, unplaced)     0.584     1.905    clk_IBUF_BUFG
                         FDCE                                         r  re2_reg[67]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.233     2.138 r  re2_reg[67]/Q
                         net (fo=2, unplaced)         0.466     2.604    re2[67]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      2.962     5.566 r  mut10__0/PCOUT[47]
                         net (fo=1, unplaced)         0.000     5.566    mut10__0_n_106
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[5])
                                                      1.219     6.785 r  mut10__1/PCOUT[5]
                         net (fo=1, unplaced)         0.000     6.785    mut10__1_n_148
                         DSP48E1                                      r  mut10__2/PCIN[5]
  -------------------------------------------------------------------    -------------------

                         (clock my_clk rise edge)     6.400     6.400 r  
                                                      0.000     6.400 r  clk (IN)
                         net (fo=0)                   0.000     6.400    clk
                         IBUF (Prop_ibuf_I_O)         0.654     7.054 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.443     7.497    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.083     7.580 r  clk_IBUF_BUFG_inst/O
                         net (fo=18740, unplaced)     0.439     8.019    clk_IBUF_BUFG
                         DSP48E1                                      r  mut10__2/CLK
                         clock pessimism              0.141     8.160    
                         clock uncertainty           -0.035     8.124    
                         DSP48E1 (Setup_dsp48e1_CLK_PCIN[5])
                                                     -0.995     7.129    mut10__2
  -------------------------------------------------------------------
                         required time                          7.129    
                         arrival time                          -6.785    
  -------------------------------------------------------------------
                         slack                                  0.344    

Slack (MET) :             0.344ns  (required time - arrival time)
  Source:                 re2_reg[67]/C
                            (rising edge-triggered cell FDCE clocked by my_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            mut10__2/PCIN[6]
                            (rising edge-triggered cell DSP48E1 clocked by my_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             my_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (my_clk rise@6.400ns - my_clk rise@0.000ns)
  Data Path Delay:        4.880ns  (logic 4.414ns (90.443%)  route 0.466ns (9.557%))
  Logic Levels:           2  (DSP48E1=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.619ns = ( 8.019 - 6.400 ) 
    Source Clock Delay      (SCD):    1.905ns
    Clock Pessimism Removal (CPR):    0.141ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock my_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.761     0.761 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.466     1.228    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.093     1.321 r  clk_IBUF_BUFG_inst/O
                         net (fo=18740, unplaced)     0.584     1.905    clk_IBUF_BUFG
                         FDCE                                         r  re2_reg[67]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.233     2.138 r  re2_reg[67]/Q
                         net (fo=2, unplaced)         0.466     2.604    re2[67]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      2.962     5.566 r  mut10__0/PCOUT[47]
                         net (fo=1, unplaced)         0.000     5.566    mut10__0_n_106
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[6])
                                                      1.219     6.785 r  mut10__1/PCOUT[6]
                         net (fo=1, unplaced)         0.000     6.785    mut10__1_n_147
                         DSP48E1                                      r  mut10__2/PCIN[6]
  -------------------------------------------------------------------    -------------------

                         (clock my_clk rise edge)     6.400     6.400 r  
                                                      0.000     6.400 r  clk (IN)
                         net (fo=0)                   0.000     6.400    clk
                         IBUF (Prop_ibuf_I_O)         0.654     7.054 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.443     7.497    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.083     7.580 r  clk_IBUF_BUFG_inst/O
                         net (fo=18740, unplaced)     0.439     8.019    clk_IBUF_BUFG
                         DSP48E1                                      r  mut10__2/CLK
                         clock pessimism              0.141     8.160    
                         clock uncertainty           -0.035     8.124    
                         DSP48E1 (Setup_dsp48e1_CLK_PCIN[6])
                                                     -0.995     7.129    mut10__2
  -------------------------------------------------------------------
                         required time                          7.129    
                         arrival time                          -6.785    
  -------------------------------------------------------------------
                         slack                                  0.344    

Slack (MET) :             0.344ns  (required time - arrival time)
  Source:                 re2_reg[67]/C
                            (rising edge-triggered cell FDCE clocked by my_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            mut10__2/PCIN[7]
                            (rising edge-triggered cell DSP48E1 clocked by my_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             my_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (my_clk rise@6.400ns - my_clk rise@0.000ns)
  Data Path Delay:        4.880ns  (logic 4.414ns (90.443%)  route 0.466ns (9.557%))
  Logic Levels:           2  (DSP48E1=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.619ns = ( 8.019 - 6.400 ) 
    Source Clock Delay      (SCD):    1.905ns
    Clock Pessimism Removal (CPR):    0.141ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock my_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.761     0.761 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.466     1.228    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.093     1.321 r  clk_IBUF_BUFG_inst/O
                         net (fo=18740, unplaced)     0.584     1.905    clk_IBUF_BUFG
                         FDCE                                         r  re2_reg[67]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.233     2.138 r  re2_reg[67]/Q
                         net (fo=2, unplaced)         0.466     2.604    re2[67]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      2.962     5.566 r  mut10__0/PCOUT[47]
                         net (fo=1, unplaced)         0.000     5.566    mut10__0_n_106
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[7])
                                                      1.219     6.785 r  mut10__1/PCOUT[7]
                         net (fo=1, unplaced)         0.000     6.785    mut10__1_n_146
                         DSP48E1                                      r  mut10__2/PCIN[7]
  -------------------------------------------------------------------    -------------------

                         (clock my_clk rise edge)     6.400     6.400 r  
                                                      0.000     6.400 r  clk (IN)
                         net (fo=0)                   0.000     6.400    clk
                         IBUF (Prop_ibuf_I_O)         0.654     7.054 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.443     7.497    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.083     7.580 r  clk_IBUF_BUFG_inst/O
                         net (fo=18740, unplaced)     0.439     8.019    clk_IBUF_BUFG
                         DSP48E1                                      r  mut10__2/CLK
                         clock pessimism              0.141     8.160    
                         clock uncertainty           -0.035     8.124    
                         DSP48E1 (Setup_dsp48e1_CLK_PCIN[7])
                                                     -0.995     7.129    mut10__2
  -------------------------------------------------------------------
                         required time                          7.129    
                         arrival time                          -6.785    
  -------------------------------------------------------------------
                         slack                                  0.344    

Slack (MET) :             0.344ns  (required time - arrival time)
  Source:                 re2_reg[67]/C
                            (rising edge-triggered cell FDCE clocked by my_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            mut10__2/PCIN[8]
                            (rising edge-triggered cell DSP48E1 clocked by my_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             my_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (my_clk rise@6.400ns - my_clk rise@0.000ns)
  Data Path Delay:        4.880ns  (logic 4.414ns (90.443%)  route 0.466ns (9.557%))
  Logic Levels:           2  (DSP48E1=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.619ns = ( 8.019 - 6.400 ) 
    Source Clock Delay      (SCD):    1.905ns
    Clock Pessimism Removal (CPR):    0.141ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock my_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.761     0.761 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.466     1.228    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.093     1.321 r  clk_IBUF_BUFG_inst/O
                         net (fo=18740, unplaced)     0.584     1.905    clk_IBUF_BUFG
                         FDCE                                         r  re2_reg[67]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.233     2.138 r  re2_reg[67]/Q
                         net (fo=2, unplaced)         0.466     2.604    re2[67]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      2.962     5.566 r  mut10__0/PCOUT[47]
                         net (fo=1, unplaced)         0.000     5.566    mut10__0_n_106
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[8])
                                                      1.219     6.785 r  mut10__1/PCOUT[8]
                         net (fo=1, unplaced)         0.000     6.785    mut10__1_n_145
                         DSP48E1                                      r  mut10__2/PCIN[8]
  -------------------------------------------------------------------    -------------------

                         (clock my_clk rise edge)     6.400     6.400 r  
                                                      0.000     6.400 r  clk (IN)
                         net (fo=0)                   0.000     6.400    clk
                         IBUF (Prop_ibuf_I_O)         0.654     7.054 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.443     7.497    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.083     7.580 r  clk_IBUF_BUFG_inst/O
                         net (fo=18740, unplaced)     0.439     8.019    clk_IBUF_BUFG
                         DSP48E1                                      r  mut10__2/CLK
                         clock pessimism              0.141     8.160    
                         clock uncertainty           -0.035     8.124    
                         DSP48E1 (Setup_dsp48e1_CLK_PCIN[8])
                                                     -0.995     7.129    mut10__2
  -------------------------------------------------------------------
                         required time                          7.129    
                         arrival time                          -6.785    
  -------------------------------------------------------------------
                         slack                                  0.344    

Slack (MET) :             0.344ns  (required time - arrival time)
  Source:                 re2_reg[67]/C
                            (rising edge-triggered cell FDCE clocked by my_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            mut10__2/PCIN[9]
                            (rising edge-triggered cell DSP48E1 clocked by my_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             my_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (my_clk rise@6.400ns - my_clk rise@0.000ns)
  Data Path Delay:        4.880ns  (logic 4.414ns (90.443%)  route 0.466ns (9.557%))
  Logic Levels:           2  (DSP48E1=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.619ns = ( 8.019 - 6.400 ) 
    Source Clock Delay      (SCD):    1.905ns
    Clock Pessimism Removal (CPR):    0.141ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock my_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.761     0.761 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.466     1.228    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.093     1.321 r  clk_IBUF_BUFG_inst/O
                         net (fo=18740, unplaced)     0.584     1.905    clk_IBUF_BUFG
                         FDCE                                         r  re2_reg[67]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.233     2.138 r  re2_reg[67]/Q
                         net (fo=2, unplaced)         0.466     2.604    re2[67]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      2.962     5.566 r  mut10__0/PCOUT[47]
                         net (fo=1, unplaced)         0.000     5.566    mut10__0_n_106
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[9])
                                                      1.219     6.785 r  mut10__1/PCOUT[9]
                         net (fo=1, unplaced)         0.000     6.785    mut10__1_n_144
                         DSP48E1                                      r  mut10__2/PCIN[9]
  -------------------------------------------------------------------    -------------------

                         (clock my_clk rise edge)     6.400     6.400 r  
                                                      0.000     6.400 r  clk (IN)
                         net (fo=0)                   0.000     6.400    clk
                         IBUF (Prop_ibuf_I_O)         0.654     7.054 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.443     7.497    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.083     7.580 r  clk_IBUF_BUFG_inst/O
                         net (fo=18740, unplaced)     0.439     8.019    clk_IBUF_BUFG
                         DSP48E1                                      r  mut10__2/CLK
                         clock pessimism              0.141     8.160    
                         clock uncertainty           -0.035     8.124    
                         DSP48E1 (Setup_dsp48e1_CLK_PCIN[9])
                                                     -0.995     7.129    mut10__2
  -------------------------------------------------------------------
                         required time                          7.129    
                         arrival time                          -6.785    
  -------------------------------------------------------------------
                         slack                                  0.344    

Slack (MET) :             0.344ns  (required time - arrival time)
  Source:                 re2_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by my_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            mut10__5/PCIN[0]
                            (rising edge-triggered cell DSP48E1 clocked by my_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             my_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (my_clk rise@6.400ns - my_clk rise@0.000ns)
  Data Path Delay:        4.880ns  (logic 4.414ns (90.443%)  route 0.466ns (9.557%))
  Logic Levels:           2  (DSP48E1=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.619ns = ( 8.019 - 6.400 ) 
    Source Clock Delay      (SCD):    1.905ns
    Clock Pessimism Removal (CPR):    0.141ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock my_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.761     0.761 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.466     1.228    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.093     1.321 r  clk_IBUF_BUFG_inst/O
                         net (fo=18740, unplaced)     0.584     1.905    clk_IBUF_BUFG
                         FDCE                                         r  re2_reg[16]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.233     2.138 r  re2_reg[16]/Q
                         net (fo=2, unplaced)         0.466     2.604    re2[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      2.962     5.566 r  mut10__3/PCOUT[47]
                         net (fo=1, unplaced)         0.000     5.566    mut10__3_n_106
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[0])
                                                      1.219     6.785 r  mut10__4/PCOUT[0]
                         net (fo=1, unplaced)         0.000     6.785    mut10__4_n_153
                         DSP48E1                                      r  mut10__5/PCIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock my_clk rise edge)     6.400     6.400 r  
                                                      0.000     6.400 r  clk (IN)
                         net (fo=0)                   0.000     6.400    clk
                         IBUF (Prop_ibuf_I_O)         0.654     7.054 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.443     7.497    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.083     7.580 r  clk_IBUF_BUFG_inst/O
                         net (fo=18740, unplaced)     0.439     8.019    clk_IBUF_BUFG
                         DSP48E1                                      r  mut10__5/CLK
                         clock pessimism              0.141     8.160    
                         clock uncertainty           -0.035     8.124    
                         DSP48E1 (Setup_dsp48e1_CLK_PCIN[0])
                                                     -0.995     7.129    mut10__5
  -------------------------------------------------------------------
                         required time                          7.129    
                         arrival time                          -6.785    
  -------------------------------------------------------------------
                         slack                                  0.344    

Slack (MET) :             0.344ns  (required time - arrival time)
  Source:                 re2_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by my_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            mut10__5/PCIN[10]
                            (rising edge-triggered cell DSP48E1 clocked by my_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             my_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (my_clk rise@6.400ns - my_clk rise@0.000ns)
  Data Path Delay:        4.880ns  (logic 4.414ns (90.443%)  route 0.466ns (9.557%))
  Logic Levels:           2  (DSP48E1=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.619ns = ( 8.019 - 6.400 ) 
    Source Clock Delay      (SCD):    1.905ns
    Clock Pessimism Removal (CPR):    0.141ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock my_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.761     0.761 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.466     1.228    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.093     1.321 r  clk_IBUF_BUFG_inst/O
                         net (fo=18740, unplaced)     0.584     1.905    clk_IBUF_BUFG
                         FDCE                                         r  re2_reg[16]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.233     2.138 r  re2_reg[16]/Q
                         net (fo=2, unplaced)         0.466     2.604    re2[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      2.962     5.566 r  mut10__3/PCOUT[47]
                         net (fo=1, unplaced)         0.000     5.566    mut10__3_n_106
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[10])
                                                      1.219     6.785 r  mut10__4/PCOUT[10]
                         net (fo=1, unplaced)         0.000     6.785    mut10__4_n_143
                         DSP48E1                                      r  mut10__5/PCIN[10]
  -------------------------------------------------------------------    -------------------

                         (clock my_clk rise edge)     6.400     6.400 r  
                                                      0.000     6.400 r  clk (IN)
                         net (fo=0)                   0.000     6.400    clk
                         IBUF (Prop_ibuf_I_O)         0.654     7.054 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.443     7.497    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.083     7.580 r  clk_IBUF_BUFG_inst/O
                         net (fo=18740, unplaced)     0.439     8.019    clk_IBUF_BUFG
                         DSP48E1                                      r  mut10__5/CLK
                         clock pessimism              0.141     8.160    
                         clock uncertainty           -0.035     8.124    
                         DSP48E1 (Setup_dsp48e1_CLK_PCIN[10])
                                                     -0.995     7.129    mut10__5
  -------------------------------------------------------------------
                         required time                          7.129    
                         arrival time                          -6.785    
  -------------------------------------------------------------------
                         slack                                  0.344    

Slack (MET) :             0.344ns  (required time - arrival time)
  Source:                 re2_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by my_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            mut10__5/PCIN[11]
                            (rising edge-triggered cell DSP48E1 clocked by my_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             my_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (my_clk rise@6.400ns - my_clk rise@0.000ns)
  Data Path Delay:        4.880ns  (logic 4.414ns (90.443%)  route 0.466ns (9.557%))
  Logic Levels:           2  (DSP48E1=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.619ns = ( 8.019 - 6.400 ) 
    Source Clock Delay      (SCD):    1.905ns
    Clock Pessimism Removal (CPR):    0.141ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock my_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.761     0.761 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.466     1.228    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.093     1.321 r  clk_IBUF_BUFG_inst/O
                         net (fo=18740, unplaced)     0.584     1.905    clk_IBUF_BUFG
                         FDCE                                         r  re2_reg[16]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.233     2.138 r  re2_reg[16]/Q
                         net (fo=2, unplaced)         0.466     2.604    re2[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      2.962     5.566 r  mut10__3/PCOUT[47]
                         net (fo=1, unplaced)         0.000     5.566    mut10__3_n_106
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[11])
                                                      1.219     6.785 r  mut10__4/PCOUT[11]
                         net (fo=1, unplaced)         0.000     6.785    mut10__4_n_142
                         DSP48E1                                      r  mut10__5/PCIN[11]
  -------------------------------------------------------------------    -------------------

                         (clock my_clk rise edge)     6.400     6.400 r  
                                                      0.000     6.400 r  clk (IN)
                         net (fo=0)                   0.000     6.400    clk
                         IBUF (Prop_ibuf_I_O)         0.654     7.054 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.443     7.497    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.083     7.580 r  clk_IBUF_BUFG_inst/O
                         net (fo=18740, unplaced)     0.439     8.019    clk_IBUF_BUFG
                         DSP48E1                                      r  mut10__5/CLK
                         clock pessimism              0.141     8.160    
                         clock uncertainty           -0.035     8.124    
                         DSP48E1 (Setup_dsp48e1_CLK_PCIN[11])
                                                     -0.995     7.129    mut10__5
  -------------------------------------------------------------------
                         required time                          7.129    
                         arrival time                          -6.785    
  -------------------------------------------------------------------
                         slack                                  0.344    

Slack (MET) :             0.344ns  (required time - arrival time)
  Source:                 re2_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by my_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            mut10__5/PCIN[12]
                            (rising edge-triggered cell DSP48E1 clocked by my_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             my_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (my_clk rise@6.400ns - my_clk rise@0.000ns)
  Data Path Delay:        4.880ns  (logic 4.414ns (90.443%)  route 0.466ns (9.557%))
  Logic Levels:           2  (DSP48E1=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.619ns = ( 8.019 - 6.400 ) 
    Source Clock Delay      (SCD):    1.905ns
    Clock Pessimism Removal (CPR):    0.141ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock my_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.761     0.761 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.466     1.228    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.093     1.321 r  clk_IBUF_BUFG_inst/O
                         net (fo=18740, unplaced)     0.584     1.905    clk_IBUF_BUFG
                         FDCE                                         r  re2_reg[16]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.233     2.138 r  re2_reg[16]/Q
                         net (fo=2, unplaced)         0.466     2.604    re2[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      2.962     5.566 r  mut10__3/PCOUT[47]
                         net (fo=1, unplaced)         0.000     5.566    mut10__3_n_106
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[12])
                                                      1.219     6.785 r  mut10__4/PCOUT[12]
                         net (fo=1, unplaced)         0.000     6.785    mut10__4_n_141
                         DSP48E1                                      r  mut10__5/PCIN[12]
  -------------------------------------------------------------------    -------------------

                         (clock my_clk rise edge)     6.400     6.400 r  
                                                      0.000     6.400 r  clk (IN)
                         net (fo=0)                   0.000     6.400    clk
                         IBUF (Prop_ibuf_I_O)         0.654     7.054 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.443     7.497    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.083     7.580 r  clk_IBUF_BUFG_inst/O
                         net (fo=18740, unplaced)     0.439     8.019    clk_IBUF_BUFG
                         DSP48E1                                      r  mut10__5/CLK
                         clock pessimism              0.141     8.160    
                         clock uncertainty           -0.035     8.124    
                         DSP48E1 (Setup_dsp48e1_CLK_PCIN[12])
                                                     -0.995     7.129    mut10__5
  -------------------------------------------------------------------
                         required time                          7.129    
                         arrival time                          -6.785    
  -------------------------------------------------------------------
                         slack                                  0.344    

Slack (MET) :             0.344ns  (required time - arrival time)
  Source:                 re2_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by my_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            mut10__5/PCIN[13]
                            (rising edge-triggered cell DSP48E1 clocked by my_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             my_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (my_clk rise@6.400ns - my_clk rise@0.000ns)
  Data Path Delay:        4.880ns  (logic 4.414ns (90.443%)  route 0.466ns (9.557%))
  Logic Levels:           2  (DSP48E1=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.619ns = ( 8.019 - 6.400 ) 
    Source Clock Delay      (SCD):    1.905ns
    Clock Pessimism Removal (CPR):    0.141ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock my_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.761     0.761 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.466     1.228    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.093     1.321 r  clk_IBUF_BUFG_inst/O
                         net (fo=18740, unplaced)     0.584     1.905    clk_IBUF_BUFG
                         FDCE                                         r  re2_reg[16]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.233     2.138 r  re2_reg[16]/Q
                         net (fo=2, unplaced)         0.466     2.604    re2[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      2.962     5.566 r  mut10__3/PCOUT[47]
                         net (fo=1, unplaced)         0.000     5.566    mut10__3_n_106
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[13])
                                                      1.219     6.785 r  mut10__4/PCOUT[13]
                         net (fo=1, unplaced)         0.000     6.785    mut10__4_n_140
                         DSP48E1                                      r  mut10__5/PCIN[13]
  -------------------------------------------------------------------    -------------------

                         (clock my_clk rise edge)     6.400     6.400 r  
                                                      0.000     6.400 r  clk (IN)
                         net (fo=0)                   0.000     6.400    clk
                         IBUF (Prop_ibuf_I_O)         0.654     7.054 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.443     7.497    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.083     7.580 r  clk_IBUF_BUFG_inst/O
                         net (fo=18740, unplaced)     0.439     8.019    clk_IBUF_BUFG
                         DSP48E1                                      r  mut10__5/CLK
                         clock pessimism              0.141     8.160    
                         clock uncertainty           -0.035     8.124    
                         DSP48E1 (Setup_dsp48e1_CLK_PCIN[13])
                                                     -0.995     7.129    mut10__5
  -------------------------------------------------------------------
                         required time                          7.129    
                         arrival time                          -6.785    
  -------------------------------------------------------------------
                         slack                                  0.344    

Slack (MET) :             0.344ns  (required time - arrival time)
  Source:                 re2_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by my_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            mut10__5/PCIN[14]
                            (rising edge-triggered cell DSP48E1 clocked by my_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             my_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (my_clk rise@6.400ns - my_clk rise@0.000ns)
  Data Path Delay:        4.880ns  (logic 4.414ns (90.443%)  route 0.466ns (9.557%))
  Logic Levels:           2  (DSP48E1=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.619ns = ( 8.019 - 6.400 ) 
    Source Clock Delay      (SCD):    1.905ns
    Clock Pessimism Removal (CPR):    0.141ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock my_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.761     0.761 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.466     1.228    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.093     1.321 r  clk_IBUF_BUFG_inst/O
                         net (fo=18740, unplaced)     0.584     1.905    clk_IBUF_BUFG
                         FDCE                                         r  re2_reg[16]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.233     2.138 r  re2_reg[16]/Q
                         net (fo=2, unplaced)         0.466     2.604    re2[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      2.962     5.566 r  mut10__3/PCOUT[47]
                         net (fo=1, unplaced)         0.000     5.566    mut10__3_n_106
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[14])
                                                      1.219     6.785 r  mut10__4/PCOUT[14]
                         net (fo=1, unplaced)         0.000     6.785    mut10__4_n_139
                         DSP48E1                                      r  mut10__5/PCIN[14]
  -------------------------------------------------------------------    -------------------

                         (clock my_clk rise edge)     6.400     6.400 r  
                                                      0.000     6.400 r  clk (IN)
                         net (fo=0)                   0.000     6.400    clk
                         IBUF (Prop_ibuf_I_O)         0.654     7.054 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.443     7.497    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.083     7.580 r  clk_IBUF_BUFG_inst/O
                         net (fo=18740, unplaced)     0.439     8.019    clk_IBUF_BUFG
                         DSP48E1                                      r  mut10__5/CLK
                         clock pessimism              0.141     8.160    
                         clock uncertainty           -0.035     8.124    
                         DSP48E1 (Setup_dsp48e1_CLK_PCIN[14])
                                                     -0.995     7.129    mut10__5
  -------------------------------------------------------------------
                         required time                          7.129    
                         arrival time                          -6.785    
  -------------------------------------------------------------------
                         slack                                  0.344    

Slack (MET) :             0.344ns  (required time - arrival time)
  Source:                 re2_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by my_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            mut10__5/PCIN[15]
                            (rising edge-triggered cell DSP48E1 clocked by my_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             my_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (my_clk rise@6.400ns - my_clk rise@0.000ns)
  Data Path Delay:        4.880ns  (logic 4.414ns (90.443%)  route 0.466ns (9.557%))
  Logic Levels:           2  (DSP48E1=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.619ns = ( 8.019 - 6.400 ) 
    Source Clock Delay      (SCD):    1.905ns
    Clock Pessimism Removal (CPR):    0.141ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock my_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.761     0.761 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.466     1.228    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.093     1.321 r  clk_IBUF_BUFG_inst/O
                         net (fo=18740, unplaced)     0.584     1.905    clk_IBUF_BUFG
                         FDCE                                         r  re2_reg[16]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.233     2.138 r  re2_reg[16]/Q
                         net (fo=2, unplaced)         0.466     2.604    re2[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      2.962     5.566 r  mut10__3/PCOUT[47]
                         net (fo=1, unplaced)         0.000     5.566    mut10__3_n_106
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[15])
                                                      1.219     6.785 r  mut10__4/PCOUT[15]
                         net (fo=1, unplaced)         0.000     6.785    mut10__4_n_138
                         DSP48E1                                      r  mut10__5/PCIN[15]
  -------------------------------------------------------------------    -------------------

                         (clock my_clk rise edge)     6.400     6.400 r  
                                                      0.000     6.400 r  clk (IN)
                         net (fo=0)                   0.000     6.400    clk
                         IBUF (Prop_ibuf_I_O)         0.654     7.054 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.443     7.497    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.083     7.580 r  clk_IBUF_BUFG_inst/O
                         net (fo=18740, unplaced)     0.439     8.019    clk_IBUF_BUFG
                         DSP48E1                                      r  mut10__5/CLK
                         clock pessimism              0.141     8.160    
                         clock uncertainty           -0.035     8.124    
                         DSP48E1 (Setup_dsp48e1_CLK_PCIN[15])
                                                     -0.995     7.129    mut10__5
  -------------------------------------------------------------------
                         required time                          7.129    
                         arrival time                          -6.785    
  -------------------------------------------------------------------
                         slack                                  0.344    

Slack (MET) :             0.344ns  (required time - arrival time)
  Source:                 re2_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by my_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            mut10__5/PCIN[16]
                            (rising edge-triggered cell DSP48E1 clocked by my_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             my_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (my_clk rise@6.400ns - my_clk rise@0.000ns)
  Data Path Delay:        4.880ns  (logic 4.414ns (90.443%)  route 0.466ns (9.557%))
  Logic Levels:           2  (DSP48E1=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.619ns = ( 8.019 - 6.400 ) 
    Source Clock Delay      (SCD):    1.905ns
    Clock Pessimism Removal (CPR):    0.141ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock my_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.761     0.761 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.466     1.228    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.093     1.321 r  clk_IBUF_BUFG_inst/O
                         net (fo=18740, unplaced)     0.584     1.905    clk_IBUF_BUFG
                         FDCE                                         r  re2_reg[16]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.233     2.138 r  re2_reg[16]/Q
                         net (fo=2, unplaced)         0.466     2.604    re2[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      2.962     5.566 r  mut10__3/PCOUT[47]
                         net (fo=1, unplaced)         0.000     5.566    mut10__3_n_106
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[16])
                                                      1.219     6.785 r  mut10__4/PCOUT[16]
                         net (fo=1, unplaced)         0.000     6.785    mut10__4_n_137
                         DSP48E1                                      r  mut10__5/PCIN[16]
  -------------------------------------------------------------------    -------------------

                         (clock my_clk rise edge)     6.400     6.400 r  
                                                      0.000     6.400 r  clk (IN)
                         net (fo=0)                   0.000     6.400    clk
                         IBUF (Prop_ibuf_I_O)         0.654     7.054 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.443     7.497    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.083     7.580 r  clk_IBUF_BUFG_inst/O
                         net (fo=18740, unplaced)     0.439     8.019    clk_IBUF_BUFG
                         DSP48E1                                      r  mut10__5/CLK
                         clock pessimism              0.141     8.160    
                         clock uncertainty           -0.035     8.124    
                         DSP48E1 (Setup_dsp48e1_CLK_PCIN[16])
                                                     -0.995     7.129    mut10__5
  -------------------------------------------------------------------
                         required time                          7.129    
                         arrival time                          -6.785    
  -------------------------------------------------------------------
                         slack                                  0.344    

Slack (MET) :             0.344ns  (required time - arrival time)
  Source:                 re2_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by my_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            mut10__5/PCIN[17]
                            (rising edge-triggered cell DSP48E1 clocked by my_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             my_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (my_clk rise@6.400ns - my_clk rise@0.000ns)
  Data Path Delay:        4.880ns  (logic 4.414ns (90.443%)  route 0.466ns (9.557%))
  Logic Levels:           2  (DSP48E1=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.619ns = ( 8.019 - 6.400 ) 
    Source Clock Delay      (SCD):    1.905ns
    Clock Pessimism Removal (CPR):    0.141ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock my_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.761     0.761 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.466     1.228    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.093     1.321 r  clk_IBUF_BUFG_inst/O
                         net (fo=18740, unplaced)     0.584     1.905    clk_IBUF_BUFG
                         FDCE                                         r  re2_reg[16]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.233     2.138 r  re2_reg[16]/Q
                         net (fo=2, unplaced)         0.466     2.604    re2[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      2.962     5.566 r  mut10__3/PCOUT[47]
                         net (fo=1, unplaced)         0.000     5.566    mut10__3_n_106
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[17])
                                                      1.219     6.785 r  mut10__4/PCOUT[17]
                         net (fo=1, unplaced)         0.000     6.785    mut10__4_n_136
                         DSP48E1                                      r  mut10__5/PCIN[17]
  -------------------------------------------------------------------    -------------------

                         (clock my_clk rise edge)     6.400     6.400 r  
                                                      0.000     6.400 r  clk (IN)
                         net (fo=0)                   0.000     6.400    clk
                         IBUF (Prop_ibuf_I_O)         0.654     7.054 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.443     7.497    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.083     7.580 r  clk_IBUF_BUFG_inst/O
                         net (fo=18740, unplaced)     0.439     8.019    clk_IBUF_BUFG
                         DSP48E1                                      r  mut10__5/CLK
                         clock pessimism              0.141     8.160    
                         clock uncertainty           -0.035     8.124    
                         DSP48E1 (Setup_dsp48e1_CLK_PCIN[17])
                                                     -0.995     7.129    mut10__5
  -------------------------------------------------------------------
                         required time                          7.129    
                         arrival time                          -6.785    
  -------------------------------------------------------------------
                         slack                                  0.344    

Slack (MET) :             0.344ns  (required time - arrival time)
  Source:                 re2_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by my_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            mut10__5/PCIN[18]
                            (rising edge-triggered cell DSP48E1 clocked by my_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             my_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (my_clk rise@6.400ns - my_clk rise@0.000ns)
  Data Path Delay:        4.880ns  (logic 4.414ns (90.443%)  route 0.466ns (9.557%))
  Logic Levels:           2  (DSP48E1=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.619ns = ( 8.019 - 6.400 ) 
    Source Clock Delay      (SCD):    1.905ns
    Clock Pessimism Removal (CPR):    0.141ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock my_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.761     0.761 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.466     1.228    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.093     1.321 r  clk_IBUF_BUFG_inst/O
                         net (fo=18740, unplaced)     0.584     1.905    clk_IBUF_BUFG
                         FDCE                                         r  re2_reg[16]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.233     2.138 r  re2_reg[16]/Q
                         net (fo=2, unplaced)         0.466     2.604    re2[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      2.962     5.566 r  mut10__3/PCOUT[47]
                         net (fo=1, unplaced)         0.000     5.566    mut10__3_n_106
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[18])
                                                      1.219     6.785 r  mut10__4/PCOUT[18]
                         net (fo=1, unplaced)         0.000     6.785    mut10__4_n_135
                         DSP48E1                                      r  mut10__5/PCIN[18]
  -------------------------------------------------------------------    -------------------

                         (clock my_clk rise edge)     6.400     6.400 r  
                                                      0.000     6.400 r  clk (IN)
                         net (fo=0)                   0.000     6.400    clk
                         IBUF (Prop_ibuf_I_O)         0.654     7.054 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.443     7.497    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.083     7.580 r  clk_IBUF_BUFG_inst/O
                         net (fo=18740, unplaced)     0.439     8.019    clk_IBUF_BUFG
                         DSP48E1                                      r  mut10__5/CLK
                         clock pessimism              0.141     8.160    
                         clock uncertainty           -0.035     8.124    
                         DSP48E1 (Setup_dsp48e1_CLK_PCIN[18])
                                                     -0.995     7.129    mut10__5
  -------------------------------------------------------------------
                         required time                          7.129    
                         arrival time                          -6.785    
  -------------------------------------------------------------------
                         slack                                  0.344    

Slack (MET) :             0.344ns  (required time - arrival time)
  Source:                 re2_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by my_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            mut10__5/PCIN[19]
                            (rising edge-triggered cell DSP48E1 clocked by my_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             my_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (my_clk rise@6.400ns - my_clk rise@0.000ns)
  Data Path Delay:        4.880ns  (logic 4.414ns (90.443%)  route 0.466ns (9.557%))
  Logic Levels:           2  (DSP48E1=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.619ns = ( 8.019 - 6.400 ) 
    Source Clock Delay      (SCD):    1.905ns
    Clock Pessimism Removal (CPR):    0.141ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock my_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.761     0.761 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.466     1.228    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.093     1.321 r  clk_IBUF_BUFG_inst/O
                         net (fo=18740, unplaced)     0.584     1.905    clk_IBUF_BUFG
                         FDCE                                         r  re2_reg[16]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.233     2.138 r  re2_reg[16]/Q
                         net (fo=2, unplaced)         0.466     2.604    re2[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      2.962     5.566 r  mut10__3/PCOUT[47]
                         net (fo=1, unplaced)         0.000     5.566    mut10__3_n_106
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[19])
                                                      1.219     6.785 r  mut10__4/PCOUT[19]
                         net (fo=1, unplaced)         0.000     6.785    mut10__4_n_134
                         DSP48E1                                      r  mut10__5/PCIN[19]
  -------------------------------------------------------------------    -------------------

                         (clock my_clk rise edge)     6.400     6.400 r  
                                                      0.000     6.400 r  clk (IN)
                         net (fo=0)                   0.000     6.400    clk
                         IBUF (Prop_ibuf_I_O)         0.654     7.054 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.443     7.497    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.083     7.580 r  clk_IBUF_BUFG_inst/O
                         net (fo=18740, unplaced)     0.439     8.019    clk_IBUF_BUFG
                         DSP48E1                                      r  mut10__5/CLK
                         clock pessimism              0.141     8.160    
                         clock uncertainty           -0.035     8.124    
                         DSP48E1 (Setup_dsp48e1_CLK_PCIN[19])
                                                     -0.995     7.129    mut10__5
  -------------------------------------------------------------------
                         required time                          7.129    
                         arrival time                          -6.785    
  -------------------------------------------------------------------
                         slack                                  0.344    

Slack (MET) :             0.344ns  (required time - arrival time)
  Source:                 re2_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by my_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            mut10__5/PCIN[1]
                            (rising edge-triggered cell DSP48E1 clocked by my_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             my_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (my_clk rise@6.400ns - my_clk rise@0.000ns)
  Data Path Delay:        4.880ns  (logic 4.414ns (90.443%)  route 0.466ns (9.557%))
  Logic Levels:           2  (DSP48E1=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.619ns = ( 8.019 - 6.400 ) 
    Source Clock Delay      (SCD):    1.905ns
    Clock Pessimism Removal (CPR):    0.141ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock my_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.761     0.761 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.466     1.228    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.093     1.321 r  clk_IBUF_BUFG_inst/O
                         net (fo=18740, unplaced)     0.584     1.905    clk_IBUF_BUFG
                         FDCE                                         r  re2_reg[16]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.233     2.138 r  re2_reg[16]/Q
                         net (fo=2, unplaced)         0.466     2.604    re2[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      2.962     5.566 r  mut10__3/PCOUT[47]
                         net (fo=1, unplaced)         0.000     5.566    mut10__3_n_106
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[1])
                                                      1.219     6.785 r  mut10__4/PCOUT[1]
                         net (fo=1, unplaced)         0.000     6.785    mut10__4_n_152
                         DSP48E1                                      r  mut10__5/PCIN[1]
  -------------------------------------------------------------------    -------------------

                         (clock my_clk rise edge)     6.400     6.400 r  
                                                      0.000     6.400 r  clk (IN)
                         net (fo=0)                   0.000     6.400    clk
                         IBUF (Prop_ibuf_I_O)         0.654     7.054 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.443     7.497    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.083     7.580 r  clk_IBUF_BUFG_inst/O
                         net (fo=18740, unplaced)     0.439     8.019    clk_IBUF_BUFG
                         DSP48E1                                      r  mut10__5/CLK
                         clock pessimism              0.141     8.160    
                         clock uncertainty           -0.035     8.124    
                         DSP48E1 (Setup_dsp48e1_CLK_PCIN[1])
                                                     -0.995     7.129    mut10__5
  -------------------------------------------------------------------
                         required time                          7.129    
                         arrival time                          -6.785    
  -------------------------------------------------------------------
                         slack                                  0.344    

Slack (MET) :             0.344ns  (required time - arrival time)
  Source:                 re2_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by my_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            mut10__5/PCIN[20]
                            (rising edge-triggered cell DSP48E1 clocked by my_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             my_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (my_clk rise@6.400ns - my_clk rise@0.000ns)
  Data Path Delay:        4.880ns  (logic 4.414ns (90.443%)  route 0.466ns (9.557%))
  Logic Levels:           2  (DSP48E1=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.619ns = ( 8.019 - 6.400 ) 
    Source Clock Delay      (SCD):    1.905ns
    Clock Pessimism Removal (CPR):    0.141ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock my_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.761     0.761 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.466     1.228    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.093     1.321 r  clk_IBUF_BUFG_inst/O
                         net (fo=18740, unplaced)     0.584     1.905    clk_IBUF_BUFG
                         FDCE                                         r  re2_reg[16]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.233     2.138 r  re2_reg[16]/Q
                         net (fo=2, unplaced)         0.466     2.604    re2[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      2.962     5.566 r  mut10__3/PCOUT[47]
                         net (fo=1, unplaced)         0.000     5.566    mut10__3_n_106
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[20])
                                                      1.219     6.785 r  mut10__4/PCOUT[20]
                         net (fo=1, unplaced)         0.000     6.785    mut10__4_n_133
                         DSP48E1                                      r  mut10__5/PCIN[20]
  -------------------------------------------------------------------    -------------------

                         (clock my_clk rise edge)     6.400     6.400 r  
                                                      0.000     6.400 r  clk (IN)
                         net (fo=0)                   0.000     6.400    clk
                         IBUF (Prop_ibuf_I_O)         0.654     7.054 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.443     7.497    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.083     7.580 r  clk_IBUF_BUFG_inst/O
                         net (fo=18740, unplaced)     0.439     8.019    clk_IBUF_BUFG
                         DSP48E1                                      r  mut10__5/CLK
                         clock pessimism              0.141     8.160    
                         clock uncertainty           -0.035     8.124    
                         DSP48E1 (Setup_dsp48e1_CLK_PCIN[20])
                                                     -0.995     7.129    mut10__5
  -------------------------------------------------------------------
                         required time                          7.129    
                         arrival time                          -6.785    
  -------------------------------------------------------------------
                         slack                                  0.344    

Slack (MET) :             0.344ns  (required time - arrival time)
  Source:                 re2_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by my_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            mut10__5/PCIN[21]
                            (rising edge-triggered cell DSP48E1 clocked by my_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             my_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (my_clk rise@6.400ns - my_clk rise@0.000ns)
  Data Path Delay:        4.880ns  (logic 4.414ns (90.443%)  route 0.466ns (9.557%))
  Logic Levels:           2  (DSP48E1=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.619ns = ( 8.019 - 6.400 ) 
    Source Clock Delay      (SCD):    1.905ns
    Clock Pessimism Removal (CPR):    0.141ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock my_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.761     0.761 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.466     1.228    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.093     1.321 r  clk_IBUF_BUFG_inst/O
                         net (fo=18740, unplaced)     0.584     1.905    clk_IBUF_BUFG
                         FDCE                                         r  re2_reg[16]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.233     2.138 r  re2_reg[16]/Q
                         net (fo=2, unplaced)         0.466     2.604    re2[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      2.962     5.566 r  mut10__3/PCOUT[47]
                         net (fo=1, unplaced)         0.000     5.566    mut10__3_n_106
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[21])
                                                      1.219     6.785 r  mut10__4/PCOUT[21]
                         net (fo=1, unplaced)         0.000     6.785    mut10__4_n_132
                         DSP48E1                                      r  mut10__5/PCIN[21]
  -------------------------------------------------------------------    -------------------

                         (clock my_clk rise edge)     6.400     6.400 r  
                                                      0.000     6.400 r  clk (IN)
                         net (fo=0)                   0.000     6.400    clk
                         IBUF (Prop_ibuf_I_O)         0.654     7.054 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.443     7.497    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.083     7.580 r  clk_IBUF_BUFG_inst/O
                         net (fo=18740, unplaced)     0.439     8.019    clk_IBUF_BUFG
                         DSP48E1                                      r  mut10__5/CLK
                         clock pessimism              0.141     8.160    
                         clock uncertainty           -0.035     8.124    
                         DSP48E1 (Setup_dsp48e1_CLK_PCIN[21])
                                                     -0.995     7.129    mut10__5
  -------------------------------------------------------------------
                         required time                          7.129    
                         arrival time                          -6.785    
  -------------------------------------------------------------------
                         slack                                  0.344    

Slack (MET) :             0.344ns  (required time - arrival time)
  Source:                 re2_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by my_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            mut10__5/PCIN[22]
                            (rising edge-triggered cell DSP48E1 clocked by my_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             my_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (my_clk rise@6.400ns - my_clk rise@0.000ns)
  Data Path Delay:        4.880ns  (logic 4.414ns (90.443%)  route 0.466ns (9.557%))
  Logic Levels:           2  (DSP48E1=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.619ns = ( 8.019 - 6.400 ) 
    Source Clock Delay      (SCD):    1.905ns
    Clock Pessimism Removal (CPR):    0.141ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock my_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.761     0.761 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.466     1.228    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.093     1.321 r  clk_IBUF_BUFG_inst/O
                         net (fo=18740, unplaced)     0.584     1.905    clk_IBUF_BUFG
                         FDCE                                         r  re2_reg[16]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.233     2.138 r  re2_reg[16]/Q
                         net (fo=2, unplaced)         0.466     2.604    re2[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      2.962     5.566 r  mut10__3/PCOUT[47]
                         net (fo=1, unplaced)         0.000     5.566    mut10__3_n_106
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[22])
                                                      1.219     6.785 r  mut10__4/PCOUT[22]
                         net (fo=1, unplaced)         0.000     6.785    mut10__4_n_131
                         DSP48E1                                      r  mut10__5/PCIN[22]
  -------------------------------------------------------------------    -------------------

                         (clock my_clk rise edge)     6.400     6.400 r  
                                                      0.000     6.400 r  clk (IN)
                         net (fo=0)                   0.000     6.400    clk
                         IBUF (Prop_ibuf_I_O)         0.654     7.054 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.443     7.497    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.083     7.580 r  clk_IBUF_BUFG_inst/O
                         net (fo=18740, unplaced)     0.439     8.019    clk_IBUF_BUFG
                         DSP48E1                                      r  mut10__5/CLK
                         clock pessimism              0.141     8.160    
                         clock uncertainty           -0.035     8.124    
                         DSP48E1 (Setup_dsp48e1_CLK_PCIN[22])
                                                     -0.995     7.129    mut10__5
  -------------------------------------------------------------------
                         required time                          7.129    
                         arrival time                          -6.785    
  -------------------------------------------------------------------
                         slack                                  0.344    

Slack (MET) :             0.344ns  (required time - arrival time)
  Source:                 re2_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by my_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            mut10__5/PCIN[23]
                            (rising edge-triggered cell DSP48E1 clocked by my_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             my_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (my_clk rise@6.400ns - my_clk rise@0.000ns)
  Data Path Delay:        4.880ns  (logic 4.414ns (90.443%)  route 0.466ns (9.557%))
  Logic Levels:           2  (DSP48E1=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.619ns = ( 8.019 - 6.400 ) 
    Source Clock Delay      (SCD):    1.905ns
    Clock Pessimism Removal (CPR):    0.141ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock my_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.761     0.761 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.466     1.228    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.093     1.321 r  clk_IBUF_BUFG_inst/O
                         net (fo=18740, unplaced)     0.584     1.905    clk_IBUF_BUFG
                         FDCE                                         r  re2_reg[16]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.233     2.138 r  re2_reg[16]/Q
                         net (fo=2, unplaced)         0.466     2.604    re2[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      2.962     5.566 r  mut10__3/PCOUT[47]
                         net (fo=1, unplaced)         0.000     5.566    mut10__3_n_106
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[23])
                                                      1.219     6.785 r  mut10__4/PCOUT[23]
                         net (fo=1, unplaced)         0.000     6.785    mut10__4_n_130
                         DSP48E1                                      r  mut10__5/PCIN[23]
  -------------------------------------------------------------------    -------------------

                         (clock my_clk rise edge)     6.400     6.400 r  
                                                      0.000     6.400 r  clk (IN)
                         net (fo=0)                   0.000     6.400    clk
                         IBUF (Prop_ibuf_I_O)         0.654     7.054 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.443     7.497    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.083     7.580 r  clk_IBUF_BUFG_inst/O
                         net (fo=18740, unplaced)     0.439     8.019    clk_IBUF_BUFG
                         DSP48E1                                      r  mut10__5/CLK
                         clock pessimism              0.141     8.160    
                         clock uncertainty           -0.035     8.124    
                         DSP48E1 (Setup_dsp48e1_CLK_PCIN[23])
                                                     -0.995     7.129    mut10__5
  -------------------------------------------------------------------
                         required time                          7.129    
                         arrival time                          -6.785    
  -------------------------------------------------------------------
                         slack                                  0.344    

Slack (MET) :             0.344ns  (required time - arrival time)
  Source:                 re2_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by my_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            mut10__5/PCIN[24]
                            (rising edge-triggered cell DSP48E1 clocked by my_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             my_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (my_clk rise@6.400ns - my_clk rise@0.000ns)
  Data Path Delay:        4.880ns  (logic 4.414ns (90.443%)  route 0.466ns (9.557%))
  Logic Levels:           2  (DSP48E1=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.619ns = ( 8.019 - 6.400 ) 
    Source Clock Delay      (SCD):    1.905ns
    Clock Pessimism Removal (CPR):    0.141ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock my_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.761     0.761 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.466     1.228    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.093     1.321 r  clk_IBUF_BUFG_inst/O
                         net (fo=18740, unplaced)     0.584     1.905    clk_IBUF_BUFG
                         FDCE                                         r  re2_reg[16]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.233     2.138 r  re2_reg[16]/Q
                         net (fo=2, unplaced)         0.466     2.604    re2[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      2.962     5.566 r  mut10__3/PCOUT[47]
                         net (fo=1, unplaced)         0.000     5.566    mut10__3_n_106
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[24])
                                                      1.219     6.785 r  mut10__4/PCOUT[24]
                         net (fo=1, unplaced)         0.000     6.785    mut10__4_n_129
                         DSP48E1                                      r  mut10__5/PCIN[24]
  -------------------------------------------------------------------    -------------------

                         (clock my_clk rise edge)     6.400     6.400 r  
                                                      0.000     6.400 r  clk (IN)
                         net (fo=0)                   0.000     6.400    clk
                         IBUF (Prop_ibuf_I_O)         0.654     7.054 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.443     7.497    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.083     7.580 r  clk_IBUF_BUFG_inst/O
                         net (fo=18740, unplaced)     0.439     8.019    clk_IBUF_BUFG
                         DSP48E1                                      r  mut10__5/CLK
                         clock pessimism              0.141     8.160    
                         clock uncertainty           -0.035     8.124    
                         DSP48E1 (Setup_dsp48e1_CLK_PCIN[24])
                                                     -0.995     7.129    mut10__5
  -------------------------------------------------------------------
                         required time                          7.129    
                         arrival time                          -6.785    
  -------------------------------------------------------------------
                         slack                                  0.344    

Slack (MET) :             0.344ns  (required time - arrival time)
  Source:                 re2_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by my_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            mut10__5/PCIN[25]
                            (rising edge-triggered cell DSP48E1 clocked by my_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             my_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (my_clk rise@6.400ns - my_clk rise@0.000ns)
  Data Path Delay:        4.880ns  (logic 4.414ns (90.443%)  route 0.466ns (9.557%))
  Logic Levels:           2  (DSP48E1=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.619ns = ( 8.019 - 6.400 ) 
    Source Clock Delay      (SCD):    1.905ns
    Clock Pessimism Removal (CPR):    0.141ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock my_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.761     0.761 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.466     1.228    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.093     1.321 r  clk_IBUF_BUFG_inst/O
                         net (fo=18740, unplaced)     0.584     1.905    clk_IBUF_BUFG
                         FDCE                                         r  re2_reg[16]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.233     2.138 r  re2_reg[16]/Q
                         net (fo=2, unplaced)         0.466     2.604    re2[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      2.962     5.566 r  mut10__3/PCOUT[47]
                         net (fo=1, unplaced)         0.000     5.566    mut10__3_n_106
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[25])
                                                      1.219     6.785 r  mut10__4/PCOUT[25]
                         net (fo=1, unplaced)         0.000     6.785    mut10__4_n_128
                         DSP48E1                                      r  mut10__5/PCIN[25]
  -------------------------------------------------------------------    -------------------

                         (clock my_clk rise edge)     6.400     6.400 r  
                                                      0.000     6.400 r  clk (IN)
                         net (fo=0)                   0.000     6.400    clk
                         IBUF (Prop_ibuf_I_O)         0.654     7.054 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.443     7.497    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.083     7.580 r  clk_IBUF_BUFG_inst/O
                         net (fo=18740, unplaced)     0.439     8.019    clk_IBUF_BUFG
                         DSP48E1                                      r  mut10__5/CLK
                         clock pessimism              0.141     8.160    
                         clock uncertainty           -0.035     8.124    
                         DSP48E1 (Setup_dsp48e1_CLK_PCIN[25])
                                                     -0.995     7.129    mut10__5
  -------------------------------------------------------------------
                         required time                          7.129    
                         arrival time                          -6.785    
  -------------------------------------------------------------------
                         slack                                  0.344    

Slack (MET) :             0.344ns  (required time - arrival time)
  Source:                 re2_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by my_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            mut10__5/PCIN[26]
                            (rising edge-triggered cell DSP48E1 clocked by my_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             my_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (my_clk rise@6.400ns - my_clk rise@0.000ns)
  Data Path Delay:        4.880ns  (logic 4.414ns (90.443%)  route 0.466ns (9.557%))
  Logic Levels:           2  (DSP48E1=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.619ns = ( 8.019 - 6.400 ) 
    Source Clock Delay      (SCD):    1.905ns
    Clock Pessimism Removal (CPR):    0.141ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock my_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.761     0.761 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.466     1.228    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.093     1.321 r  clk_IBUF_BUFG_inst/O
                         net (fo=18740, unplaced)     0.584     1.905    clk_IBUF_BUFG
                         FDCE                                         r  re2_reg[16]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.233     2.138 r  re2_reg[16]/Q
                         net (fo=2, unplaced)         0.466     2.604    re2[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      2.962     5.566 r  mut10__3/PCOUT[47]
                         net (fo=1, unplaced)         0.000     5.566    mut10__3_n_106
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[26])
                                                      1.219     6.785 r  mut10__4/PCOUT[26]
                         net (fo=1, unplaced)         0.000     6.785    mut10__4_n_127
                         DSP48E1                                      r  mut10__5/PCIN[26]
  -------------------------------------------------------------------    -------------------

                         (clock my_clk rise edge)     6.400     6.400 r  
                                                      0.000     6.400 r  clk (IN)
                         net (fo=0)                   0.000     6.400    clk
                         IBUF (Prop_ibuf_I_O)         0.654     7.054 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.443     7.497    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.083     7.580 r  clk_IBUF_BUFG_inst/O
                         net (fo=18740, unplaced)     0.439     8.019    clk_IBUF_BUFG
                         DSP48E1                                      r  mut10__5/CLK
                         clock pessimism              0.141     8.160    
                         clock uncertainty           -0.035     8.124    
                         DSP48E1 (Setup_dsp48e1_CLK_PCIN[26])
                                                     -0.995     7.129    mut10__5
  -------------------------------------------------------------------
                         required time                          7.129    
                         arrival time                          -6.785    
  -------------------------------------------------------------------
                         slack                                  0.344    

Slack (MET) :             0.344ns  (required time - arrival time)
  Source:                 re2_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by my_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            mut10__5/PCIN[27]
                            (rising edge-triggered cell DSP48E1 clocked by my_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             my_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (my_clk rise@6.400ns - my_clk rise@0.000ns)
  Data Path Delay:        4.880ns  (logic 4.414ns (90.443%)  route 0.466ns (9.557%))
  Logic Levels:           2  (DSP48E1=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.619ns = ( 8.019 - 6.400 ) 
    Source Clock Delay      (SCD):    1.905ns
    Clock Pessimism Removal (CPR):    0.141ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock my_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.761     0.761 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.466     1.228    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.093     1.321 r  clk_IBUF_BUFG_inst/O
                         net (fo=18740, unplaced)     0.584     1.905    clk_IBUF_BUFG
                         FDCE                                         r  re2_reg[16]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.233     2.138 r  re2_reg[16]/Q
                         net (fo=2, unplaced)         0.466     2.604    re2[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      2.962     5.566 r  mut10__3/PCOUT[47]
                         net (fo=1, unplaced)         0.000     5.566    mut10__3_n_106
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[27])
                                                      1.219     6.785 r  mut10__4/PCOUT[27]
                         net (fo=1, unplaced)         0.000     6.785    mut10__4_n_126
                         DSP48E1                                      r  mut10__5/PCIN[27]
  -------------------------------------------------------------------    -------------------

                         (clock my_clk rise edge)     6.400     6.400 r  
                                                      0.000     6.400 r  clk (IN)
                         net (fo=0)                   0.000     6.400    clk
                         IBUF (Prop_ibuf_I_O)         0.654     7.054 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.443     7.497    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.083     7.580 r  clk_IBUF_BUFG_inst/O
                         net (fo=18740, unplaced)     0.439     8.019    clk_IBUF_BUFG
                         DSP48E1                                      r  mut10__5/CLK
                         clock pessimism              0.141     8.160    
                         clock uncertainty           -0.035     8.124    
                         DSP48E1 (Setup_dsp48e1_CLK_PCIN[27])
                                                     -0.995     7.129    mut10__5
  -------------------------------------------------------------------
                         required time                          7.129    
                         arrival time                          -6.785    
  -------------------------------------------------------------------
                         slack                                  0.344    

Slack (MET) :             0.344ns  (required time - arrival time)
  Source:                 re2_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by my_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            mut10__5/PCIN[28]
                            (rising edge-triggered cell DSP48E1 clocked by my_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             my_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (my_clk rise@6.400ns - my_clk rise@0.000ns)
  Data Path Delay:        4.880ns  (logic 4.414ns (90.443%)  route 0.466ns (9.557%))
  Logic Levels:           2  (DSP48E1=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.619ns = ( 8.019 - 6.400 ) 
    Source Clock Delay      (SCD):    1.905ns
    Clock Pessimism Removal (CPR):    0.141ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock my_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.761     0.761 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.466     1.228    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.093     1.321 r  clk_IBUF_BUFG_inst/O
                         net (fo=18740, unplaced)     0.584     1.905    clk_IBUF_BUFG
                         FDCE                                         r  re2_reg[16]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.233     2.138 r  re2_reg[16]/Q
                         net (fo=2, unplaced)         0.466     2.604    re2[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      2.962     5.566 r  mut10__3/PCOUT[47]
                         net (fo=1, unplaced)         0.000     5.566    mut10__3_n_106
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[28])
                                                      1.219     6.785 r  mut10__4/PCOUT[28]
                         net (fo=1, unplaced)         0.000     6.785    mut10__4_n_125
                         DSP48E1                                      r  mut10__5/PCIN[28]
  -------------------------------------------------------------------    -------------------

                         (clock my_clk rise edge)     6.400     6.400 r  
                                                      0.000     6.400 r  clk (IN)
                         net (fo=0)                   0.000     6.400    clk
                         IBUF (Prop_ibuf_I_O)         0.654     7.054 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.443     7.497    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.083     7.580 r  clk_IBUF_BUFG_inst/O
                         net (fo=18740, unplaced)     0.439     8.019    clk_IBUF_BUFG
                         DSP48E1                                      r  mut10__5/CLK
                         clock pessimism              0.141     8.160    
                         clock uncertainty           -0.035     8.124    
                         DSP48E1 (Setup_dsp48e1_CLK_PCIN[28])
                                                     -0.995     7.129    mut10__5
  -------------------------------------------------------------------
                         required time                          7.129    
                         arrival time                          -6.785    
  -------------------------------------------------------------------
                         slack                                  0.344    

Slack (MET) :             0.344ns  (required time - arrival time)
  Source:                 re2_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by my_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            mut10__5/PCIN[29]
                            (rising edge-triggered cell DSP48E1 clocked by my_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             my_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (my_clk rise@6.400ns - my_clk rise@0.000ns)
  Data Path Delay:        4.880ns  (logic 4.414ns (90.443%)  route 0.466ns (9.557%))
  Logic Levels:           2  (DSP48E1=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.619ns = ( 8.019 - 6.400 ) 
    Source Clock Delay      (SCD):    1.905ns
    Clock Pessimism Removal (CPR):    0.141ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock my_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.761     0.761 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.466     1.228    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.093     1.321 r  clk_IBUF_BUFG_inst/O
                         net (fo=18740, unplaced)     0.584     1.905    clk_IBUF_BUFG
                         FDCE                                         r  re2_reg[16]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.233     2.138 r  re2_reg[16]/Q
                         net (fo=2, unplaced)         0.466     2.604    re2[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      2.962     5.566 r  mut10__3/PCOUT[47]
                         net (fo=1, unplaced)         0.000     5.566    mut10__3_n_106
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[29])
                                                      1.219     6.785 r  mut10__4/PCOUT[29]
                         net (fo=1, unplaced)         0.000     6.785    mut10__4_n_124
                         DSP48E1                                      r  mut10__5/PCIN[29]
  -------------------------------------------------------------------    -------------------

                         (clock my_clk rise edge)     6.400     6.400 r  
                                                      0.000     6.400 r  clk (IN)
                         net (fo=0)                   0.000     6.400    clk
                         IBUF (Prop_ibuf_I_O)         0.654     7.054 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.443     7.497    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.083     7.580 r  clk_IBUF_BUFG_inst/O
                         net (fo=18740, unplaced)     0.439     8.019    clk_IBUF_BUFG
                         DSP48E1                                      r  mut10__5/CLK
                         clock pessimism              0.141     8.160    
                         clock uncertainty           -0.035     8.124    
                         DSP48E1 (Setup_dsp48e1_CLK_PCIN[29])
                                                     -0.995     7.129    mut10__5
  -------------------------------------------------------------------
                         required time                          7.129    
                         arrival time                          -6.785    
  -------------------------------------------------------------------
                         slack                                  0.344    

Slack (MET) :             0.344ns  (required time - arrival time)
  Source:                 re2_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by my_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            mut10__5/PCIN[2]
                            (rising edge-triggered cell DSP48E1 clocked by my_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             my_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (my_clk rise@6.400ns - my_clk rise@0.000ns)
  Data Path Delay:        4.880ns  (logic 4.414ns (90.443%)  route 0.466ns (9.557%))
  Logic Levels:           2  (DSP48E1=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.619ns = ( 8.019 - 6.400 ) 
    Source Clock Delay      (SCD):    1.905ns
    Clock Pessimism Removal (CPR):    0.141ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock my_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.761     0.761 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.466     1.228    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.093     1.321 r  clk_IBUF_BUFG_inst/O
                         net (fo=18740, unplaced)     0.584     1.905    clk_IBUF_BUFG
                         FDCE                                         r  re2_reg[16]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.233     2.138 r  re2_reg[16]/Q
                         net (fo=2, unplaced)         0.466     2.604    re2[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      2.962     5.566 r  mut10__3/PCOUT[47]
                         net (fo=1, unplaced)         0.000     5.566    mut10__3_n_106
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[2])
                                                      1.219     6.785 r  mut10__4/PCOUT[2]
                         net (fo=1, unplaced)         0.000     6.785    mut10__4_n_151
                         DSP48E1                                      r  mut10__5/PCIN[2]
  -------------------------------------------------------------------    -------------------

                         (clock my_clk rise edge)     6.400     6.400 r  
                                                      0.000     6.400 r  clk (IN)
                         net (fo=0)                   0.000     6.400    clk
                         IBUF (Prop_ibuf_I_O)         0.654     7.054 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.443     7.497    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.083     7.580 r  clk_IBUF_BUFG_inst/O
                         net (fo=18740, unplaced)     0.439     8.019    clk_IBUF_BUFG
                         DSP48E1                                      r  mut10__5/CLK
                         clock pessimism              0.141     8.160    
                         clock uncertainty           -0.035     8.124    
                         DSP48E1 (Setup_dsp48e1_CLK_PCIN[2])
                                                     -0.995     7.129    mut10__5
  -------------------------------------------------------------------
                         required time                          7.129    
                         arrival time                          -6.785    
  -------------------------------------------------------------------
                         slack                                  0.344    

Slack (MET) :             0.344ns  (required time - arrival time)
  Source:                 re2_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by my_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            mut10__5/PCIN[30]
                            (rising edge-triggered cell DSP48E1 clocked by my_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             my_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (my_clk rise@6.400ns - my_clk rise@0.000ns)
  Data Path Delay:        4.880ns  (logic 4.414ns (90.443%)  route 0.466ns (9.557%))
  Logic Levels:           2  (DSP48E1=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.619ns = ( 8.019 - 6.400 ) 
    Source Clock Delay      (SCD):    1.905ns
    Clock Pessimism Removal (CPR):    0.141ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock my_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.761     0.761 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.466     1.228    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.093     1.321 r  clk_IBUF_BUFG_inst/O
                         net (fo=18740, unplaced)     0.584     1.905    clk_IBUF_BUFG
                         FDCE                                         r  re2_reg[16]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.233     2.138 r  re2_reg[16]/Q
                         net (fo=2, unplaced)         0.466     2.604    re2[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      2.962     5.566 r  mut10__3/PCOUT[47]
                         net (fo=1, unplaced)         0.000     5.566    mut10__3_n_106
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[30])
                                                      1.219     6.785 r  mut10__4/PCOUT[30]
                         net (fo=1, unplaced)         0.000     6.785    mut10__4_n_123
                         DSP48E1                                      r  mut10__5/PCIN[30]
  -------------------------------------------------------------------    -------------------

                         (clock my_clk rise edge)     6.400     6.400 r  
                                                      0.000     6.400 r  clk (IN)
                         net (fo=0)                   0.000     6.400    clk
                         IBUF (Prop_ibuf_I_O)         0.654     7.054 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.443     7.497    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.083     7.580 r  clk_IBUF_BUFG_inst/O
                         net (fo=18740, unplaced)     0.439     8.019    clk_IBUF_BUFG
                         DSP48E1                                      r  mut10__5/CLK
                         clock pessimism              0.141     8.160    
                         clock uncertainty           -0.035     8.124    
                         DSP48E1 (Setup_dsp48e1_CLK_PCIN[30])
                                                     -0.995     7.129    mut10__5
  -------------------------------------------------------------------
                         required time                          7.129    
                         arrival time                          -6.785    
  -------------------------------------------------------------------
                         slack                                  0.344    

Slack (MET) :             0.344ns  (required time - arrival time)
  Source:                 re2_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by my_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            mut10__5/PCIN[31]
                            (rising edge-triggered cell DSP48E1 clocked by my_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             my_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (my_clk rise@6.400ns - my_clk rise@0.000ns)
  Data Path Delay:        4.880ns  (logic 4.414ns (90.443%)  route 0.466ns (9.557%))
  Logic Levels:           2  (DSP48E1=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.619ns = ( 8.019 - 6.400 ) 
    Source Clock Delay      (SCD):    1.905ns
    Clock Pessimism Removal (CPR):    0.141ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock my_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.761     0.761 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.466     1.228    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.093     1.321 r  clk_IBUF_BUFG_inst/O
                         net (fo=18740, unplaced)     0.584     1.905    clk_IBUF_BUFG
                         FDCE                                         r  re2_reg[16]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.233     2.138 r  re2_reg[16]/Q
                         net (fo=2, unplaced)         0.466     2.604    re2[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      2.962     5.566 r  mut10__3/PCOUT[47]
                         net (fo=1, unplaced)         0.000     5.566    mut10__3_n_106
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[31])
                                                      1.219     6.785 r  mut10__4/PCOUT[31]
                         net (fo=1, unplaced)         0.000     6.785    mut10__4_n_122
                         DSP48E1                                      r  mut10__5/PCIN[31]
  -------------------------------------------------------------------    -------------------

                         (clock my_clk rise edge)     6.400     6.400 r  
                                                      0.000     6.400 r  clk (IN)
                         net (fo=0)                   0.000     6.400    clk
                         IBUF (Prop_ibuf_I_O)         0.654     7.054 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.443     7.497    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.083     7.580 r  clk_IBUF_BUFG_inst/O
                         net (fo=18740, unplaced)     0.439     8.019    clk_IBUF_BUFG
                         DSP48E1                                      r  mut10__5/CLK
                         clock pessimism              0.141     8.160    
                         clock uncertainty           -0.035     8.124    
                         DSP48E1 (Setup_dsp48e1_CLK_PCIN[31])
                                                     -0.995     7.129    mut10__5
  -------------------------------------------------------------------
                         required time                          7.129    
                         arrival time                          -6.785    
  -------------------------------------------------------------------
                         slack                                  0.344    

Slack (MET) :             0.344ns  (required time - arrival time)
  Source:                 re2_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by my_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            mut10__5/PCIN[32]
                            (rising edge-triggered cell DSP48E1 clocked by my_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             my_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (my_clk rise@6.400ns - my_clk rise@0.000ns)
  Data Path Delay:        4.880ns  (logic 4.414ns (90.443%)  route 0.466ns (9.557%))
  Logic Levels:           2  (DSP48E1=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.619ns = ( 8.019 - 6.400 ) 
    Source Clock Delay      (SCD):    1.905ns
    Clock Pessimism Removal (CPR):    0.141ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock my_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.761     0.761 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.466     1.228    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.093     1.321 r  clk_IBUF_BUFG_inst/O
                         net (fo=18740, unplaced)     0.584     1.905    clk_IBUF_BUFG
                         FDCE                                         r  re2_reg[16]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.233     2.138 r  re2_reg[16]/Q
                         net (fo=2, unplaced)         0.466     2.604    re2[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      2.962     5.566 r  mut10__3/PCOUT[47]
                         net (fo=1, unplaced)         0.000     5.566    mut10__3_n_106
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[32])
                                                      1.219     6.785 r  mut10__4/PCOUT[32]
                         net (fo=1, unplaced)         0.000     6.785    mut10__4_n_121
                         DSP48E1                                      r  mut10__5/PCIN[32]
  -------------------------------------------------------------------    -------------------

                         (clock my_clk rise edge)     6.400     6.400 r  
                                                      0.000     6.400 r  clk (IN)
                         net (fo=0)                   0.000     6.400    clk
                         IBUF (Prop_ibuf_I_O)         0.654     7.054 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.443     7.497    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.083     7.580 r  clk_IBUF_BUFG_inst/O
                         net (fo=18740, unplaced)     0.439     8.019    clk_IBUF_BUFG
                         DSP48E1                                      r  mut10__5/CLK
                         clock pessimism              0.141     8.160    
                         clock uncertainty           -0.035     8.124    
                         DSP48E1 (Setup_dsp48e1_CLK_PCIN[32])
                                                     -0.995     7.129    mut10__5
  -------------------------------------------------------------------
                         required time                          7.129    
                         arrival time                          -6.785    
  -------------------------------------------------------------------
                         slack                                  0.344    

Slack (MET) :             0.344ns  (required time - arrival time)
  Source:                 re2_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by my_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            mut10__5/PCIN[33]
                            (rising edge-triggered cell DSP48E1 clocked by my_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             my_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (my_clk rise@6.400ns - my_clk rise@0.000ns)
  Data Path Delay:        4.880ns  (logic 4.414ns (90.443%)  route 0.466ns (9.557%))
  Logic Levels:           2  (DSP48E1=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.619ns = ( 8.019 - 6.400 ) 
    Source Clock Delay      (SCD):    1.905ns
    Clock Pessimism Removal (CPR):    0.141ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock my_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.761     0.761 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.466     1.228    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.093     1.321 r  clk_IBUF_BUFG_inst/O
                         net (fo=18740, unplaced)     0.584     1.905    clk_IBUF_BUFG
                         FDCE                                         r  re2_reg[16]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.233     2.138 r  re2_reg[16]/Q
                         net (fo=2, unplaced)         0.466     2.604    re2[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      2.962     5.566 r  mut10__3/PCOUT[47]
                         net (fo=1, unplaced)         0.000     5.566    mut10__3_n_106
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[33])
                                                      1.219     6.785 r  mut10__4/PCOUT[33]
                         net (fo=1, unplaced)         0.000     6.785    mut10__4_n_120
                         DSP48E1                                      r  mut10__5/PCIN[33]
  -------------------------------------------------------------------    -------------------

                         (clock my_clk rise edge)     6.400     6.400 r  
                                                      0.000     6.400 r  clk (IN)
                         net (fo=0)                   0.000     6.400    clk
                         IBUF (Prop_ibuf_I_O)         0.654     7.054 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.443     7.497    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.083     7.580 r  clk_IBUF_BUFG_inst/O
                         net (fo=18740, unplaced)     0.439     8.019    clk_IBUF_BUFG
                         DSP48E1                                      r  mut10__5/CLK
                         clock pessimism              0.141     8.160    
                         clock uncertainty           -0.035     8.124    
                         DSP48E1 (Setup_dsp48e1_CLK_PCIN[33])
                                                     -0.995     7.129    mut10__5
  -------------------------------------------------------------------
                         required time                          7.129    
                         arrival time                          -6.785    
  -------------------------------------------------------------------
                         slack                                  0.344    

Slack (MET) :             0.344ns  (required time - arrival time)
  Source:                 re2_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by my_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            mut10__5/PCIN[34]
                            (rising edge-triggered cell DSP48E1 clocked by my_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             my_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (my_clk rise@6.400ns - my_clk rise@0.000ns)
  Data Path Delay:        4.880ns  (logic 4.414ns (90.443%)  route 0.466ns (9.557%))
  Logic Levels:           2  (DSP48E1=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.619ns = ( 8.019 - 6.400 ) 
    Source Clock Delay      (SCD):    1.905ns
    Clock Pessimism Removal (CPR):    0.141ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock my_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.761     0.761 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.466     1.228    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.093     1.321 r  clk_IBUF_BUFG_inst/O
                         net (fo=18740, unplaced)     0.584     1.905    clk_IBUF_BUFG
                         FDCE                                         r  re2_reg[16]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.233     2.138 r  re2_reg[16]/Q
                         net (fo=2, unplaced)         0.466     2.604    re2[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      2.962     5.566 r  mut10__3/PCOUT[47]
                         net (fo=1, unplaced)         0.000     5.566    mut10__3_n_106
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[34])
                                                      1.219     6.785 r  mut10__4/PCOUT[34]
                         net (fo=1, unplaced)         0.000     6.785    mut10__4_n_119
                         DSP48E1                                      r  mut10__5/PCIN[34]
  -------------------------------------------------------------------    -------------------

                         (clock my_clk rise edge)     6.400     6.400 r  
                                                      0.000     6.400 r  clk (IN)
                         net (fo=0)                   0.000     6.400    clk
                         IBUF (Prop_ibuf_I_O)         0.654     7.054 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.443     7.497    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.083     7.580 r  clk_IBUF_BUFG_inst/O
                         net (fo=18740, unplaced)     0.439     8.019    clk_IBUF_BUFG
                         DSP48E1                                      r  mut10__5/CLK
                         clock pessimism              0.141     8.160    
                         clock uncertainty           -0.035     8.124    
                         DSP48E1 (Setup_dsp48e1_CLK_PCIN[34])
                                                     -0.995     7.129    mut10__5
  -------------------------------------------------------------------
                         required time                          7.129    
                         arrival time                          -6.785    
  -------------------------------------------------------------------
                         slack                                  0.344    

Slack (MET) :             0.344ns  (required time - arrival time)
  Source:                 re2_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by my_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            mut10__5/PCIN[35]
                            (rising edge-triggered cell DSP48E1 clocked by my_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             my_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (my_clk rise@6.400ns - my_clk rise@0.000ns)
  Data Path Delay:        4.880ns  (logic 4.414ns (90.443%)  route 0.466ns (9.557%))
  Logic Levels:           2  (DSP48E1=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.619ns = ( 8.019 - 6.400 ) 
    Source Clock Delay      (SCD):    1.905ns
    Clock Pessimism Removal (CPR):    0.141ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock my_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.761     0.761 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.466     1.228    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.093     1.321 r  clk_IBUF_BUFG_inst/O
                         net (fo=18740, unplaced)     0.584     1.905    clk_IBUF_BUFG
                         FDCE                                         r  re2_reg[16]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.233     2.138 r  re2_reg[16]/Q
                         net (fo=2, unplaced)         0.466     2.604    re2[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      2.962     5.566 r  mut10__3/PCOUT[47]
                         net (fo=1, unplaced)         0.000     5.566    mut10__3_n_106
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[35])
                                                      1.219     6.785 r  mut10__4/PCOUT[35]
                         net (fo=1, unplaced)         0.000     6.785    mut10__4_n_118
                         DSP48E1                                      r  mut10__5/PCIN[35]
  -------------------------------------------------------------------    -------------------

                         (clock my_clk rise edge)     6.400     6.400 r  
                                                      0.000     6.400 r  clk (IN)
                         net (fo=0)                   0.000     6.400    clk
                         IBUF (Prop_ibuf_I_O)         0.654     7.054 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.443     7.497    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.083     7.580 r  clk_IBUF_BUFG_inst/O
                         net (fo=18740, unplaced)     0.439     8.019    clk_IBUF_BUFG
                         DSP48E1                                      r  mut10__5/CLK
                         clock pessimism              0.141     8.160    
                         clock uncertainty           -0.035     8.124    
                         DSP48E1 (Setup_dsp48e1_CLK_PCIN[35])
                                                     -0.995     7.129    mut10__5
  -------------------------------------------------------------------
                         required time                          7.129    
                         arrival time                          -6.785    
  -------------------------------------------------------------------
                         slack                                  0.344    

Slack (MET) :             0.344ns  (required time - arrival time)
  Source:                 re2_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by my_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            mut10__5/PCIN[36]
                            (rising edge-triggered cell DSP48E1 clocked by my_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             my_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (my_clk rise@6.400ns - my_clk rise@0.000ns)
  Data Path Delay:        4.880ns  (logic 4.414ns (90.443%)  route 0.466ns (9.557%))
  Logic Levels:           2  (DSP48E1=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.619ns = ( 8.019 - 6.400 ) 
    Source Clock Delay      (SCD):    1.905ns
    Clock Pessimism Removal (CPR):    0.141ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock my_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.761     0.761 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.466     1.228    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.093     1.321 r  clk_IBUF_BUFG_inst/O
                         net (fo=18740, unplaced)     0.584     1.905    clk_IBUF_BUFG
                         FDCE                                         r  re2_reg[16]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.233     2.138 r  re2_reg[16]/Q
                         net (fo=2, unplaced)         0.466     2.604    re2[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      2.962     5.566 r  mut10__3/PCOUT[47]
                         net (fo=1, unplaced)         0.000     5.566    mut10__3_n_106
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[36])
                                                      1.219     6.785 r  mut10__4/PCOUT[36]
                         net (fo=1, unplaced)         0.000     6.785    mut10__4_n_117
                         DSP48E1                                      r  mut10__5/PCIN[36]
  -------------------------------------------------------------------    -------------------

                         (clock my_clk rise edge)     6.400     6.400 r  
                                                      0.000     6.400 r  clk (IN)
                         net (fo=0)                   0.000     6.400    clk
                         IBUF (Prop_ibuf_I_O)         0.654     7.054 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.443     7.497    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.083     7.580 r  clk_IBUF_BUFG_inst/O
                         net (fo=18740, unplaced)     0.439     8.019    clk_IBUF_BUFG
                         DSP48E1                                      r  mut10__5/CLK
                         clock pessimism              0.141     8.160    
                         clock uncertainty           -0.035     8.124    
                         DSP48E1 (Setup_dsp48e1_CLK_PCIN[36])
                                                     -0.995     7.129    mut10__5
  -------------------------------------------------------------------
                         required time                          7.129    
                         arrival time                          -6.785    
  -------------------------------------------------------------------
                         slack                                  0.344    

Slack (MET) :             0.344ns  (required time - arrival time)
  Source:                 re2_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by my_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            mut10__5/PCIN[37]
                            (rising edge-triggered cell DSP48E1 clocked by my_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             my_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (my_clk rise@6.400ns - my_clk rise@0.000ns)
  Data Path Delay:        4.880ns  (logic 4.414ns (90.443%)  route 0.466ns (9.557%))
  Logic Levels:           2  (DSP48E1=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.619ns = ( 8.019 - 6.400 ) 
    Source Clock Delay      (SCD):    1.905ns
    Clock Pessimism Removal (CPR):    0.141ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock my_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.761     0.761 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.466     1.228    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.093     1.321 r  clk_IBUF_BUFG_inst/O
                         net (fo=18740, unplaced)     0.584     1.905    clk_IBUF_BUFG
                         FDCE                                         r  re2_reg[16]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.233     2.138 r  re2_reg[16]/Q
                         net (fo=2, unplaced)         0.466     2.604    re2[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      2.962     5.566 r  mut10__3/PCOUT[47]
                         net (fo=1, unplaced)         0.000     5.566    mut10__3_n_106
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[37])
                                                      1.219     6.785 r  mut10__4/PCOUT[37]
                         net (fo=1, unplaced)         0.000     6.785    mut10__4_n_116
                         DSP48E1                                      r  mut10__5/PCIN[37]
  -------------------------------------------------------------------    -------------------

                         (clock my_clk rise edge)     6.400     6.400 r  
                                                      0.000     6.400 r  clk (IN)
                         net (fo=0)                   0.000     6.400    clk
                         IBUF (Prop_ibuf_I_O)         0.654     7.054 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.443     7.497    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.083     7.580 r  clk_IBUF_BUFG_inst/O
                         net (fo=18740, unplaced)     0.439     8.019    clk_IBUF_BUFG
                         DSP48E1                                      r  mut10__5/CLK
                         clock pessimism              0.141     8.160    
                         clock uncertainty           -0.035     8.124    
                         DSP48E1 (Setup_dsp48e1_CLK_PCIN[37])
                                                     -0.995     7.129    mut10__5
  -------------------------------------------------------------------
                         required time                          7.129    
                         arrival time                          -6.785    
  -------------------------------------------------------------------
                         slack                                  0.344    

Slack (MET) :             0.344ns  (required time - arrival time)
  Source:                 re2_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by my_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            mut10__5/PCIN[38]
                            (rising edge-triggered cell DSP48E1 clocked by my_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             my_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (my_clk rise@6.400ns - my_clk rise@0.000ns)
  Data Path Delay:        4.880ns  (logic 4.414ns (90.443%)  route 0.466ns (9.557%))
  Logic Levels:           2  (DSP48E1=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.619ns = ( 8.019 - 6.400 ) 
    Source Clock Delay      (SCD):    1.905ns
    Clock Pessimism Removal (CPR):    0.141ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock my_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.761     0.761 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.466     1.228    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.093     1.321 r  clk_IBUF_BUFG_inst/O
                         net (fo=18740, unplaced)     0.584     1.905    clk_IBUF_BUFG
                         FDCE                                         r  re2_reg[16]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.233     2.138 r  re2_reg[16]/Q
                         net (fo=2, unplaced)         0.466     2.604    re2[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      2.962     5.566 r  mut10__3/PCOUT[47]
                         net (fo=1, unplaced)         0.000     5.566    mut10__3_n_106
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[38])
                                                      1.219     6.785 r  mut10__4/PCOUT[38]
                         net (fo=1, unplaced)         0.000     6.785    mut10__4_n_115
                         DSP48E1                                      r  mut10__5/PCIN[38]
  -------------------------------------------------------------------    -------------------

                         (clock my_clk rise edge)     6.400     6.400 r  
                                                      0.000     6.400 r  clk (IN)
                         net (fo=0)                   0.000     6.400    clk
                         IBUF (Prop_ibuf_I_O)         0.654     7.054 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.443     7.497    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.083     7.580 r  clk_IBUF_BUFG_inst/O
                         net (fo=18740, unplaced)     0.439     8.019    clk_IBUF_BUFG
                         DSP48E1                                      r  mut10__5/CLK
                         clock pessimism              0.141     8.160    
                         clock uncertainty           -0.035     8.124    
                         DSP48E1 (Setup_dsp48e1_CLK_PCIN[38])
                                                     -0.995     7.129    mut10__5
  -------------------------------------------------------------------
                         required time                          7.129    
                         arrival time                          -6.785    
  -------------------------------------------------------------------
                         slack                                  0.344    

Slack (MET) :             0.344ns  (required time - arrival time)
  Source:                 re2_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by my_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            mut10__5/PCIN[39]
                            (rising edge-triggered cell DSP48E1 clocked by my_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             my_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (my_clk rise@6.400ns - my_clk rise@0.000ns)
  Data Path Delay:        4.880ns  (logic 4.414ns (90.443%)  route 0.466ns (9.557%))
  Logic Levels:           2  (DSP48E1=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.619ns = ( 8.019 - 6.400 ) 
    Source Clock Delay      (SCD):    1.905ns
    Clock Pessimism Removal (CPR):    0.141ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock my_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.761     0.761 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.466     1.228    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.093     1.321 r  clk_IBUF_BUFG_inst/O
                         net (fo=18740, unplaced)     0.584     1.905    clk_IBUF_BUFG
                         FDCE                                         r  re2_reg[16]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.233     2.138 r  re2_reg[16]/Q
                         net (fo=2, unplaced)         0.466     2.604    re2[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      2.962     5.566 r  mut10__3/PCOUT[47]
                         net (fo=1, unplaced)         0.000     5.566    mut10__3_n_106
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[39])
                                                      1.219     6.785 r  mut10__4/PCOUT[39]
                         net (fo=1, unplaced)         0.000     6.785    mut10__4_n_114
                         DSP48E1                                      r  mut10__5/PCIN[39]
  -------------------------------------------------------------------    -------------------

                         (clock my_clk rise edge)     6.400     6.400 r  
                                                      0.000     6.400 r  clk (IN)
                         net (fo=0)                   0.000     6.400    clk
                         IBUF (Prop_ibuf_I_O)         0.654     7.054 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.443     7.497    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.083     7.580 r  clk_IBUF_BUFG_inst/O
                         net (fo=18740, unplaced)     0.439     8.019    clk_IBUF_BUFG
                         DSP48E1                                      r  mut10__5/CLK
                         clock pessimism              0.141     8.160    
                         clock uncertainty           -0.035     8.124    
                         DSP48E1 (Setup_dsp48e1_CLK_PCIN[39])
                                                     -0.995     7.129    mut10__5
  -------------------------------------------------------------------
                         required time                          7.129    
                         arrival time                          -6.785    
  -------------------------------------------------------------------
                         slack                                  0.344    

Slack (MET) :             0.344ns  (required time - arrival time)
  Source:                 re2_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by my_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            mut10__5/PCIN[3]
                            (rising edge-triggered cell DSP48E1 clocked by my_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             my_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (my_clk rise@6.400ns - my_clk rise@0.000ns)
  Data Path Delay:        4.880ns  (logic 4.414ns (90.443%)  route 0.466ns (9.557%))
  Logic Levels:           2  (DSP48E1=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.619ns = ( 8.019 - 6.400 ) 
    Source Clock Delay      (SCD):    1.905ns
    Clock Pessimism Removal (CPR):    0.141ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock my_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.761     0.761 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.466     1.228    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.093     1.321 r  clk_IBUF_BUFG_inst/O
                         net (fo=18740, unplaced)     0.584     1.905    clk_IBUF_BUFG
                         FDCE                                         r  re2_reg[16]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.233     2.138 r  re2_reg[16]/Q
                         net (fo=2, unplaced)         0.466     2.604    re2[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      2.962     5.566 r  mut10__3/PCOUT[47]
                         net (fo=1, unplaced)         0.000     5.566    mut10__3_n_106
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[3])
                                                      1.219     6.785 r  mut10__4/PCOUT[3]
                         net (fo=1, unplaced)         0.000     6.785    mut10__4_n_150
                         DSP48E1                                      r  mut10__5/PCIN[3]
  -------------------------------------------------------------------    -------------------

                         (clock my_clk rise edge)     6.400     6.400 r  
                                                      0.000     6.400 r  clk (IN)
                         net (fo=0)                   0.000     6.400    clk
                         IBUF (Prop_ibuf_I_O)         0.654     7.054 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.443     7.497    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.083     7.580 r  clk_IBUF_BUFG_inst/O
                         net (fo=18740, unplaced)     0.439     8.019    clk_IBUF_BUFG
                         DSP48E1                                      r  mut10__5/CLK
                         clock pessimism              0.141     8.160    
                         clock uncertainty           -0.035     8.124    
                         DSP48E1 (Setup_dsp48e1_CLK_PCIN[3])
                                                     -0.995     7.129    mut10__5
  -------------------------------------------------------------------
                         required time                          7.129    
                         arrival time                          -6.785    
  -------------------------------------------------------------------
                         slack                                  0.344    

Slack (MET) :             0.344ns  (required time - arrival time)
  Source:                 re2_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by my_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            mut10__5/PCIN[40]
                            (rising edge-triggered cell DSP48E1 clocked by my_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             my_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (my_clk rise@6.400ns - my_clk rise@0.000ns)
  Data Path Delay:        4.880ns  (logic 4.414ns (90.443%)  route 0.466ns (9.557%))
  Logic Levels:           2  (DSP48E1=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.619ns = ( 8.019 - 6.400 ) 
    Source Clock Delay      (SCD):    1.905ns
    Clock Pessimism Removal (CPR):    0.141ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock my_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.761     0.761 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.466     1.228    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.093     1.321 r  clk_IBUF_BUFG_inst/O
                         net (fo=18740, unplaced)     0.584     1.905    clk_IBUF_BUFG
                         FDCE                                         r  re2_reg[16]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.233     2.138 r  re2_reg[16]/Q
                         net (fo=2, unplaced)         0.466     2.604    re2[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      2.962     5.566 r  mut10__3/PCOUT[47]
                         net (fo=1, unplaced)         0.000     5.566    mut10__3_n_106
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[40])
                                                      1.219     6.785 r  mut10__4/PCOUT[40]
                         net (fo=1, unplaced)         0.000     6.785    mut10__4_n_113
                         DSP48E1                                      r  mut10__5/PCIN[40]
  -------------------------------------------------------------------    -------------------

                         (clock my_clk rise edge)     6.400     6.400 r  
                                                      0.000     6.400 r  clk (IN)
                         net (fo=0)                   0.000     6.400    clk
                         IBUF (Prop_ibuf_I_O)         0.654     7.054 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.443     7.497    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.083     7.580 r  clk_IBUF_BUFG_inst/O
                         net (fo=18740, unplaced)     0.439     8.019    clk_IBUF_BUFG
                         DSP48E1                                      r  mut10__5/CLK
                         clock pessimism              0.141     8.160    
                         clock uncertainty           -0.035     8.124    
                         DSP48E1 (Setup_dsp48e1_CLK_PCIN[40])
                                                     -0.995     7.129    mut10__5
  -------------------------------------------------------------------
                         required time                          7.129    
                         arrival time                          -6.785    
  -------------------------------------------------------------------
                         slack                                  0.344    

Slack (MET) :             0.344ns  (required time - arrival time)
  Source:                 re2_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by my_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            mut10__5/PCIN[41]
                            (rising edge-triggered cell DSP48E1 clocked by my_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             my_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (my_clk rise@6.400ns - my_clk rise@0.000ns)
  Data Path Delay:        4.880ns  (logic 4.414ns (90.443%)  route 0.466ns (9.557%))
  Logic Levels:           2  (DSP48E1=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.619ns = ( 8.019 - 6.400 ) 
    Source Clock Delay      (SCD):    1.905ns
    Clock Pessimism Removal (CPR):    0.141ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock my_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.761     0.761 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.466     1.228    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.093     1.321 r  clk_IBUF_BUFG_inst/O
                         net (fo=18740, unplaced)     0.584     1.905    clk_IBUF_BUFG
                         FDCE                                         r  re2_reg[16]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.233     2.138 r  re2_reg[16]/Q
                         net (fo=2, unplaced)         0.466     2.604    re2[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      2.962     5.566 r  mut10__3/PCOUT[47]
                         net (fo=1, unplaced)         0.000     5.566    mut10__3_n_106
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[41])
                                                      1.219     6.785 r  mut10__4/PCOUT[41]
                         net (fo=1, unplaced)         0.000     6.785    mut10__4_n_112
                         DSP48E1                                      r  mut10__5/PCIN[41]
  -------------------------------------------------------------------    -------------------

                         (clock my_clk rise edge)     6.400     6.400 r  
                                                      0.000     6.400 r  clk (IN)
                         net (fo=0)                   0.000     6.400    clk
                         IBUF (Prop_ibuf_I_O)         0.654     7.054 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.443     7.497    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.083     7.580 r  clk_IBUF_BUFG_inst/O
                         net (fo=18740, unplaced)     0.439     8.019    clk_IBUF_BUFG
                         DSP48E1                                      r  mut10__5/CLK
                         clock pessimism              0.141     8.160    
                         clock uncertainty           -0.035     8.124    
                         DSP48E1 (Setup_dsp48e1_CLK_PCIN[41])
                                                     -0.995     7.129    mut10__5
  -------------------------------------------------------------------
                         required time                          7.129    
                         arrival time                          -6.785    
  -------------------------------------------------------------------
                         slack                                  0.344    

Slack (MET) :             0.344ns  (required time - arrival time)
  Source:                 re2_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by my_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            mut10__5/PCIN[42]
                            (rising edge-triggered cell DSP48E1 clocked by my_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             my_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (my_clk rise@6.400ns - my_clk rise@0.000ns)
  Data Path Delay:        4.880ns  (logic 4.414ns (90.443%)  route 0.466ns (9.557%))
  Logic Levels:           2  (DSP48E1=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.619ns = ( 8.019 - 6.400 ) 
    Source Clock Delay      (SCD):    1.905ns
    Clock Pessimism Removal (CPR):    0.141ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock my_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.761     0.761 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.466     1.228    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.093     1.321 r  clk_IBUF_BUFG_inst/O
                         net (fo=18740, unplaced)     0.584     1.905    clk_IBUF_BUFG
                         FDCE                                         r  re2_reg[16]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.233     2.138 r  re2_reg[16]/Q
                         net (fo=2, unplaced)         0.466     2.604    re2[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      2.962     5.566 r  mut10__3/PCOUT[47]
                         net (fo=1, unplaced)         0.000     5.566    mut10__3_n_106
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[42])
                                                      1.219     6.785 r  mut10__4/PCOUT[42]
                         net (fo=1, unplaced)         0.000     6.785    mut10__4_n_111
                         DSP48E1                                      r  mut10__5/PCIN[42]
  -------------------------------------------------------------------    -------------------

                         (clock my_clk rise edge)     6.400     6.400 r  
                                                      0.000     6.400 r  clk (IN)
                         net (fo=0)                   0.000     6.400    clk
                         IBUF (Prop_ibuf_I_O)         0.654     7.054 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.443     7.497    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.083     7.580 r  clk_IBUF_BUFG_inst/O
                         net (fo=18740, unplaced)     0.439     8.019    clk_IBUF_BUFG
                         DSP48E1                                      r  mut10__5/CLK
                         clock pessimism              0.141     8.160    
                         clock uncertainty           -0.035     8.124    
                         DSP48E1 (Setup_dsp48e1_CLK_PCIN[42])
                                                     -0.995     7.129    mut10__5
  -------------------------------------------------------------------
                         required time                          7.129    
                         arrival time                          -6.785    
  -------------------------------------------------------------------
                         slack                                  0.344    

Slack (MET) :             0.344ns  (required time - arrival time)
  Source:                 re2_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by my_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            mut10__5/PCIN[43]
                            (rising edge-triggered cell DSP48E1 clocked by my_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             my_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (my_clk rise@6.400ns - my_clk rise@0.000ns)
  Data Path Delay:        4.880ns  (logic 4.414ns (90.443%)  route 0.466ns (9.557%))
  Logic Levels:           2  (DSP48E1=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.619ns = ( 8.019 - 6.400 ) 
    Source Clock Delay      (SCD):    1.905ns
    Clock Pessimism Removal (CPR):    0.141ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock my_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.761     0.761 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.466     1.228    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.093     1.321 r  clk_IBUF_BUFG_inst/O
                         net (fo=18740, unplaced)     0.584     1.905    clk_IBUF_BUFG
                         FDCE                                         r  re2_reg[16]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.233     2.138 r  re2_reg[16]/Q
                         net (fo=2, unplaced)         0.466     2.604    re2[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      2.962     5.566 r  mut10__3/PCOUT[47]
                         net (fo=1, unplaced)         0.000     5.566    mut10__3_n_106
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[43])
                                                      1.219     6.785 r  mut10__4/PCOUT[43]
                         net (fo=1, unplaced)         0.000     6.785    mut10__4_n_110
                         DSP48E1                                      r  mut10__5/PCIN[43]
  -------------------------------------------------------------------    -------------------

                         (clock my_clk rise edge)     6.400     6.400 r  
                                                      0.000     6.400 r  clk (IN)
                         net (fo=0)                   0.000     6.400    clk
                         IBUF (Prop_ibuf_I_O)         0.654     7.054 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.443     7.497    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.083     7.580 r  clk_IBUF_BUFG_inst/O
                         net (fo=18740, unplaced)     0.439     8.019    clk_IBUF_BUFG
                         DSP48E1                                      r  mut10__5/CLK
                         clock pessimism              0.141     8.160    
                         clock uncertainty           -0.035     8.124    
                         DSP48E1 (Setup_dsp48e1_CLK_PCIN[43])
                                                     -0.995     7.129    mut10__5
  -------------------------------------------------------------------
                         required time                          7.129    
                         arrival time                          -6.785    
  -------------------------------------------------------------------
                         slack                                  0.344    

Slack (MET) :             0.344ns  (required time - arrival time)
  Source:                 re2_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by my_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            mut10__5/PCIN[44]
                            (rising edge-triggered cell DSP48E1 clocked by my_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             my_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (my_clk rise@6.400ns - my_clk rise@0.000ns)
  Data Path Delay:        4.880ns  (logic 4.414ns (90.443%)  route 0.466ns (9.557%))
  Logic Levels:           2  (DSP48E1=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.619ns = ( 8.019 - 6.400 ) 
    Source Clock Delay      (SCD):    1.905ns
    Clock Pessimism Removal (CPR):    0.141ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock my_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.761     0.761 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.466     1.228    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.093     1.321 r  clk_IBUF_BUFG_inst/O
                         net (fo=18740, unplaced)     0.584     1.905    clk_IBUF_BUFG
                         FDCE                                         r  re2_reg[16]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.233     2.138 r  re2_reg[16]/Q
                         net (fo=2, unplaced)         0.466     2.604    re2[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      2.962     5.566 r  mut10__3/PCOUT[47]
                         net (fo=1, unplaced)         0.000     5.566    mut10__3_n_106
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[44])
                                                      1.219     6.785 r  mut10__4/PCOUT[44]
                         net (fo=1, unplaced)         0.000     6.785    mut10__4_n_109
                         DSP48E1                                      r  mut10__5/PCIN[44]
  -------------------------------------------------------------------    -------------------

                         (clock my_clk rise edge)     6.400     6.400 r  
                                                      0.000     6.400 r  clk (IN)
                         net (fo=0)                   0.000     6.400    clk
                         IBUF (Prop_ibuf_I_O)         0.654     7.054 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.443     7.497    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.083     7.580 r  clk_IBUF_BUFG_inst/O
                         net (fo=18740, unplaced)     0.439     8.019    clk_IBUF_BUFG
                         DSP48E1                                      r  mut10__5/CLK
                         clock pessimism              0.141     8.160    
                         clock uncertainty           -0.035     8.124    
                         DSP48E1 (Setup_dsp48e1_CLK_PCIN[44])
                                                     -0.995     7.129    mut10__5
  -------------------------------------------------------------------
                         required time                          7.129    
                         arrival time                          -6.785    
  -------------------------------------------------------------------
                         slack                                  0.344    

Slack (MET) :             0.344ns  (required time - arrival time)
  Source:                 re2_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by my_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            mut10__5/PCIN[45]
                            (rising edge-triggered cell DSP48E1 clocked by my_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             my_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (my_clk rise@6.400ns - my_clk rise@0.000ns)
  Data Path Delay:        4.880ns  (logic 4.414ns (90.443%)  route 0.466ns (9.557%))
  Logic Levels:           2  (DSP48E1=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.619ns = ( 8.019 - 6.400 ) 
    Source Clock Delay      (SCD):    1.905ns
    Clock Pessimism Removal (CPR):    0.141ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock my_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.761     0.761 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.466     1.228    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.093     1.321 r  clk_IBUF_BUFG_inst/O
                         net (fo=18740, unplaced)     0.584     1.905    clk_IBUF_BUFG
                         FDCE                                         r  re2_reg[16]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.233     2.138 r  re2_reg[16]/Q
                         net (fo=2, unplaced)         0.466     2.604    re2[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      2.962     5.566 r  mut10__3/PCOUT[47]
                         net (fo=1, unplaced)         0.000     5.566    mut10__3_n_106
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[45])
                                                      1.219     6.785 r  mut10__4/PCOUT[45]
                         net (fo=1, unplaced)         0.000     6.785    mut10__4_n_108
                         DSP48E1                                      r  mut10__5/PCIN[45]
  -------------------------------------------------------------------    -------------------

                         (clock my_clk rise edge)     6.400     6.400 r  
                                                      0.000     6.400 r  clk (IN)
                         net (fo=0)                   0.000     6.400    clk
                         IBUF (Prop_ibuf_I_O)         0.654     7.054 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.443     7.497    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.083     7.580 r  clk_IBUF_BUFG_inst/O
                         net (fo=18740, unplaced)     0.439     8.019    clk_IBUF_BUFG
                         DSP48E1                                      r  mut10__5/CLK
                         clock pessimism              0.141     8.160    
                         clock uncertainty           -0.035     8.124    
                         DSP48E1 (Setup_dsp48e1_CLK_PCIN[45])
                                                     -0.995     7.129    mut10__5
  -------------------------------------------------------------------
                         required time                          7.129    
                         arrival time                          -6.785    
  -------------------------------------------------------------------
                         slack                                  0.344    

Slack (MET) :             0.344ns  (required time - arrival time)
  Source:                 re2_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by my_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            mut10__5/PCIN[46]
                            (rising edge-triggered cell DSP48E1 clocked by my_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             my_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (my_clk rise@6.400ns - my_clk rise@0.000ns)
  Data Path Delay:        4.880ns  (logic 4.414ns (90.443%)  route 0.466ns (9.557%))
  Logic Levels:           2  (DSP48E1=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.619ns = ( 8.019 - 6.400 ) 
    Source Clock Delay      (SCD):    1.905ns
    Clock Pessimism Removal (CPR):    0.141ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock my_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.761     0.761 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.466     1.228    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.093     1.321 r  clk_IBUF_BUFG_inst/O
                         net (fo=18740, unplaced)     0.584     1.905    clk_IBUF_BUFG
                         FDCE                                         r  re2_reg[16]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.233     2.138 r  re2_reg[16]/Q
                         net (fo=2, unplaced)         0.466     2.604    re2[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      2.962     5.566 r  mut10__3/PCOUT[47]
                         net (fo=1, unplaced)         0.000     5.566    mut10__3_n_106
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[46])
                                                      1.219     6.785 r  mut10__4/PCOUT[46]
                         net (fo=1, unplaced)         0.000     6.785    mut10__4_n_107
                         DSP48E1                                      r  mut10__5/PCIN[46]
  -------------------------------------------------------------------    -------------------

                         (clock my_clk rise edge)     6.400     6.400 r  
                                                      0.000     6.400 r  clk (IN)
                         net (fo=0)                   0.000     6.400    clk
                         IBUF (Prop_ibuf_I_O)         0.654     7.054 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.443     7.497    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.083     7.580 r  clk_IBUF_BUFG_inst/O
                         net (fo=18740, unplaced)     0.439     8.019    clk_IBUF_BUFG
                         DSP48E1                                      r  mut10__5/CLK
                         clock pessimism              0.141     8.160    
                         clock uncertainty           -0.035     8.124    
                         DSP48E1 (Setup_dsp48e1_CLK_PCIN[46])
                                                     -0.995     7.129    mut10__5
  -------------------------------------------------------------------
                         required time                          7.129    
                         arrival time                          -6.785    
  -------------------------------------------------------------------
                         slack                                  0.344    

Slack (MET) :             0.344ns  (required time - arrival time)
  Source:                 re2_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by my_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            mut10__5/PCIN[47]
                            (rising edge-triggered cell DSP48E1 clocked by my_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             my_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (my_clk rise@6.400ns - my_clk rise@0.000ns)
  Data Path Delay:        4.880ns  (logic 4.414ns (90.443%)  route 0.466ns (9.557%))
  Logic Levels:           2  (DSP48E1=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.619ns = ( 8.019 - 6.400 ) 
    Source Clock Delay      (SCD):    1.905ns
    Clock Pessimism Removal (CPR):    0.141ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock my_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.761     0.761 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.466     1.228    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.093     1.321 r  clk_IBUF_BUFG_inst/O
                         net (fo=18740, unplaced)     0.584     1.905    clk_IBUF_BUFG
                         FDCE                                         r  re2_reg[16]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.233     2.138 r  re2_reg[16]/Q
                         net (fo=2, unplaced)         0.466     2.604    re2[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      2.962     5.566 r  mut10__3/PCOUT[47]
                         net (fo=1, unplaced)         0.000     5.566    mut10__3_n_106
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.219     6.785 r  mut10__4/PCOUT[47]
                         net (fo=1, unplaced)         0.000     6.785    mut10__4_n_106
                         DSP48E1                                      r  mut10__5/PCIN[47]
  -------------------------------------------------------------------    -------------------

                         (clock my_clk rise edge)     6.400     6.400 r  
                                                      0.000     6.400 r  clk (IN)
                         net (fo=0)                   0.000     6.400    clk
                         IBUF (Prop_ibuf_I_O)         0.654     7.054 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.443     7.497    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.083     7.580 r  clk_IBUF_BUFG_inst/O
                         net (fo=18740, unplaced)     0.439     8.019    clk_IBUF_BUFG
                         DSP48E1                                      r  mut10__5/CLK
                         clock pessimism              0.141     8.160    
                         clock uncertainty           -0.035     8.124    
                         DSP48E1 (Setup_dsp48e1_CLK_PCIN[47])
                                                     -0.995     7.129    mut10__5
  -------------------------------------------------------------------
                         required time                          7.129    
                         arrival time                          -6.785    
  -------------------------------------------------------------------
                         slack                                  0.344    

Slack (MET) :             0.344ns  (required time - arrival time)
  Source:                 re2_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by my_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            mut10__5/PCIN[4]
                            (rising edge-triggered cell DSP48E1 clocked by my_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             my_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (my_clk rise@6.400ns - my_clk rise@0.000ns)
  Data Path Delay:        4.880ns  (logic 4.414ns (90.443%)  route 0.466ns (9.557%))
  Logic Levels:           2  (DSP48E1=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.619ns = ( 8.019 - 6.400 ) 
    Source Clock Delay      (SCD):    1.905ns
    Clock Pessimism Removal (CPR):    0.141ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock my_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.761     0.761 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.466     1.228    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.093     1.321 r  clk_IBUF_BUFG_inst/O
                         net (fo=18740, unplaced)     0.584     1.905    clk_IBUF_BUFG
                         FDCE                                         r  re2_reg[16]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.233     2.138 r  re2_reg[16]/Q
                         net (fo=2, unplaced)         0.466     2.604    re2[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      2.962     5.566 r  mut10__3/PCOUT[47]
                         net (fo=1, unplaced)         0.000     5.566    mut10__3_n_106
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[4])
                                                      1.219     6.785 r  mut10__4/PCOUT[4]
                         net (fo=1, unplaced)         0.000     6.785    mut10__4_n_149
                         DSP48E1                                      r  mut10__5/PCIN[4]
  -------------------------------------------------------------------    -------------------

                         (clock my_clk rise edge)     6.400     6.400 r  
                                                      0.000     6.400 r  clk (IN)
                         net (fo=0)                   0.000     6.400    clk
                         IBUF (Prop_ibuf_I_O)         0.654     7.054 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.443     7.497    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.083     7.580 r  clk_IBUF_BUFG_inst/O
                         net (fo=18740, unplaced)     0.439     8.019    clk_IBUF_BUFG
                         DSP48E1                                      r  mut10__5/CLK
                         clock pessimism              0.141     8.160    
                         clock uncertainty           -0.035     8.124    
                         DSP48E1 (Setup_dsp48e1_CLK_PCIN[4])
                                                     -0.995     7.129    mut10__5
  -------------------------------------------------------------------
                         required time                          7.129    
                         arrival time                          -6.785    
  -------------------------------------------------------------------
                         slack                                  0.344    

Slack (MET) :             0.344ns  (required time - arrival time)
  Source:                 re2_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by my_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            mut10__5/PCIN[5]
                            (rising edge-triggered cell DSP48E1 clocked by my_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             my_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (my_clk rise@6.400ns - my_clk rise@0.000ns)
  Data Path Delay:        4.880ns  (logic 4.414ns (90.443%)  route 0.466ns (9.557%))
  Logic Levels:           2  (DSP48E1=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.619ns = ( 8.019 - 6.400 ) 
    Source Clock Delay      (SCD):    1.905ns
    Clock Pessimism Removal (CPR):    0.141ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock my_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.761     0.761 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.466     1.228    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.093     1.321 r  clk_IBUF_BUFG_inst/O
                         net (fo=18740, unplaced)     0.584     1.905    clk_IBUF_BUFG
                         FDCE                                         r  re2_reg[16]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.233     2.138 r  re2_reg[16]/Q
                         net (fo=2, unplaced)         0.466     2.604    re2[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      2.962     5.566 r  mut10__3/PCOUT[47]
                         net (fo=1, unplaced)         0.000     5.566    mut10__3_n_106
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[5])
                                                      1.219     6.785 r  mut10__4/PCOUT[5]
                         net (fo=1, unplaced)         0.000     6.785    mut10__4_n_148
                         DSP48E1                                      r  mut10__5/PCIN[5]
  -------------------------------------------------------------------    -------------------

                         (clock my_clk rise edge)     6.400     6.400 r  
                                                      0.000     6.400 r  clk (IN)
                         net (fo=0)                   0.000     6.400    clk
                         IBUF (Prop_ibuf_I_O)         0.654     7.054 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.443     7.497    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.083     7.580 r  clk_IBUF_BUFG_inst/O
                         net (fo=18740, unplaced)     0.439     8.019    clk_IBUF_BUFG
                         DSP48E1                                      r  mut10__5/CLK
                         clock pessimism              0.141     8.160    
                         clock uncertainty           -0.035     8.124    
                         DSP48E1 (Setup_dsp48e1_CLK_PCIN[5])
                                                     -0.995     7.129    mut10__5
  -------------------------------------------------------------------
                         required time                          7.129    
                         arrival time                          -6.785    
  -------------------------------------------------------------------
                         slack                                  0.344    

Slack (MET) :             0.344ns  (required time - arrival time)
  Source:                 re2_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by my_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            mut10__5/PCIN[6]
                            (rising edge-triggered cell DSP48E1 clocked by my_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             my_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (my_clk rise@6.400ns - my_clk rise@0.000ns)
  Data Path Delay:        4.880ns  (logic 4.414ns (90.443%)  route 0.466ns (9.557%))
  Logic Levels:           2  (DSP48E1=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.619ns = ( 8.019 - 6.400 ) 
    Source Clock Delay      (SCD):    1.905ns
    Clock Pessimism Removal (CPR):    0.141ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock my_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.761     0.761 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.466     1.228    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.093     1.321 r  clk_IBUF_BUFG_inst/O
                         net (fo=18740, unplaced)     0.584     1.905    clk_IBUF_BUFG
                         FDCE                                         r  re2_reg[16]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.233     2.138 r  re2_reg[16]/Q
                         net (fo=2, unplaced)         0.466     2.604    re2[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      2.962     5.566 r  mut10__3/PCOUT[47]
                         net (fo=1, unplaced)         0.000     5.566    mut10__3_n_106
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[6])
                                                      1.219     6.785 r  mut10__4/PCOUT[6]
                         net (fo=1, unplaced)         0.000     6.785    mut10__4_n_147
                         DSP48E1                                      r  mut10__5/PCIN[6]
  -------------------------------------------------------------------    -------------------

                         (clock my_clk rise edge)     6.400     6.400 r  
                                                      0.000     6.400 r  clk (IN)
                         net (fo=0)                   0.000     6.400    clk
                         IBUF (Prop_ibuf_I_O)         0.654     7.054 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.443     7.497    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.083     7.580 r  clk_IBUF_BUFG_inst/O
                         net (fo=18740, unplaced)     0.439     8.019    clk_IBUF_BUFG
                         DSP48E1                                      r  mut10__5/CLK
                         clock pessimism              0.141     8.160    
                         clock uncertainty           -0.035     8.124    
                         DSP48E1 (Setup_dsp48e1_CLK_PCIN[6])
                                                     -0.995     7.129    mut10__5
  -------------------------------------------------------------------
                         required time                          7.129    
                         arrival time                          -6.785    
  -------------------------------------------------------------------
                         slack                                  0.344    

Slack (MET) :             0.344ns  (required time - arrival time)
  Source:                 re2_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by my_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            mut10__5/PCIN[7]
                            (rising edge-triggered cell DSP48E1 clocked by my_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             my_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (my_clk rise@6.400ns - my_clk rise@0.000ns)
  Data Path Delay:        4.880ns  (logic 4.414ns (90.443%)  route 0.466ns (9.557%))
  Logic Levels:           2  (DSP48E1=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.619ns = ( 8.019 - 6.400 ) 
    Source Clock Delay      (SCD):    1.905ns
    Clock Pessimism Removal (CPR):    0.141ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock my_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.761     0.761 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.466     1.228    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.093     1.321 r  clk_IBUF_BUFG_inst/O
                         net (fo=18740, unplaced)     0.584     1.905    clk_IBUF_BUFG
                         FDCE                                         r  re2_reg[16]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.233     2.138 r  re2_reg[16]/Q
                         net (fo=2, unplaced)         0.466     2.604    re2[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      2.962     5.566 r  mut10__3/PCOUT[47]
                         net (fo=1, unplaced)         0.000     5.566    mut10__3_n_106
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[7])
                                                      1.219     6.785 r  mut10__4/PCOUT[7]
                         net (fo=1, unplaced)         0.000     6.785    mut10__4_n_146
                         DSP48E1                                      r  mut10__5/PCIN[7]
  -------------------------------------------------------------------    -------------------

                         (clock my_clk rise edge)     6.400     6.400 r  
                                                      0.000     6.400 r  clk (IN)
                         net (fo=0)                   0.000     6.400    clk
                         IBUF (Prop_ibuf_I_O)         0.654     7.054 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.443     7.497    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.083     7.580 r  clk_IBUF_BUFG_inst/O
                         net (fo=18740, unplaced)     0.439     8.019    clk_IBUF_BUFG
                         DSP48E1                                      r  mut10__5/CLK
                         clock pessimism              0.141     8.160    
                         clock uncertainty           -0.035     8.124    
                         DSP48E1 (Setup_dsp48e1_CLK_PCIN[7])
                                                     -0.995     7.129    mut10__5
  -------------------------------------------------------------------
                         required time                          7.129    
                         arrival time                          -6.785    
  -------------------------------------------------------------------
                         slack                                  0.344    

Slack (MET) :             0.344ns  (required time - arrival time)
  Source:                 re2_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by my_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            mut10__5/PCIN[8]
                            (rising edge-triggered cell DSP48E1 clocked by my_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             my_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (my_clk rise@6.400ns - my_clk rise@0.000ns)
  Data Path Delay:        4.880ns  (logic 4.414ns (90.443%)  route 0.466ns (9.557%))
  Logic Levels:           2  (DSP48E1=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.619ns = ( 8.019 - 6.400 ) 
    Source Clock Delay      (SCD):    1.905ns
    Clock Pessimism Removal (CPR):    0.141ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock my_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.761     0.761 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.466     1.228    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.093     1.321 r  clk_IBUF_BUFG_inst/O
                         net (fo=18740, unplaced)     0.584     1.905    clk_IBUF_BUFG
                         FDCE                                         r  re2_reg[16]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.233     2.138 r  re2_reg[16]/Q
                         net (fo=2, unplaced)         0.466     2.604    re2[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      2.962     5.566 r  mut10__3/PCOUT[47]
                         net (fo=1, unplaced)         0.000     5.566    mut10__3_n_106
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[8])
                                                      1.219     6.785 r  mut10__4/PCOUT[8]
                         net (fo=1, unplaced)         0.000     6.785    mut10__4_n_145
                         DSP48E1                                      r  mut10__5/PCIN[8]
  -------------------------------------------------------------------    -------------------

                         (clock my_clk rise edge)     6.400     6.400 r  
                                                      0.000     6.400 r  clk (IN)
                         net (fo=0)                   0.000     6.400    clk
                         IBUF (Prop_ibuf_I_O)         0.654     7.054 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.443     7.497    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.083     7.580 r  clk_IBUF_BUFG_inst/O
                         net (fo=18740, unplaced)     0.439     8.019    clk_IBUF_BUFG
                         DSP48E1                                      r  mut10__5/CLK
                         clock pessimism              0.141     8.160    
                         clock uncertainty           -0.035     8.124    
                         DSP48E1 (Setup_dsp48e1_CLK_PCIN[8])
                                                     -0.995     7.129    mut10__5
  -------------------------------------------------------------------
                         required time                          7.129    
                         arrival time                          -6.785    
  -------------------------------------------------------------------
                         slack                                  0.344    

Slack (MET) :             0.344ns  (required time - arrival time)
  Source:                 re2_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by my_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            mut10__5/PCIN[9]
                            (rising edge-triggered cell DSP48E1 clocked by my_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             my_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (my_clk rise@6.400ns - my_clk rise@0.000ns)
  Data Path Delay:        4.880ns  (logic 4.414ns (90.443%)  route 0.466ns (9.557%))
  Logic Levels:           2  (DSP48E1=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.619ns = ( 8.019 - 6.400 ) 
    Source Clock Delay      (SCD):    1.905ns
    Clock Pessimism Removal (CPR):    0.141ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock my_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.761     0.761 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.466     1.228    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.093     1.321 r  clk_IBUF_BUFG_inst/O
                         net (fo=18740, unplaced)     0.584     1.905    clk_IBUF_BUFG
                         FDCE                                         r  re2_reg[16]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.233     2.138 r  re2_reg[16]/Q
                         net (fo=2, unplaced)         0.466     2.604    re2[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      2.962     5.566 r  mut10__3/PCOUT[47]
                         net (fo=1, unplaced)         0.000     5.566    mut10__3_n_106
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[9])
                                                      1.219     6.785 r  mut10__4/PCOUT[9]
                         net (fo=1, unplaced)         0.000     6.785    mut10__4_n_144
                         DSP48E1                                      r  mut10__5/PCIN[9]
  -------------------------------------------------------------------    -------------------

                         (clock my_clk rise edge)     6.400     6.400 r  
                                                      0.000     6.400 r  clk (IN)
                         net (fo=0)                   0.000     6.400    clk
                         IBUF (Prop_ibuf_I_O)         0.654     7.054 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.443     7.497    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.083     7.580 r  clk_IBUF_BUFG_inst/O
                         net (fo=18740, unplaced)     0.439     8.019    clk_IBUF_BUFG
                         DSP48E1                                      r  mut10__5/CLK
                         clock pessimism              0.141     8.160    
                         clock uncertainty           -0.035     8.124    
                         DSP48E1 (Setup_dsp48e1_CLK_PCIN[9])
                                                     -0.995     7.129    mut10__5
  -------------------------------------------------------------------
                         required time                          7.129    
                         arrival time                          -6.785    
  -------------------------------------------------------------------
                         slack                                  0.344    

Slack (MET) :             0.344ns  (required time - arrival time)
  Source:                 re2_reg[67]/C
                            (rising edge-triggered cell FDCE clocked by my_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            mut20__2/PCIN[0]
                            (rising edge-triggered cell DSP48E1 clocked by my_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             my_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (my_clk rise@6.400ns - my_clk rise@0.000ns)
  Data Path Delay:        4.880ns  (logic 4.414ns (90.443%)  route 0.466ns (9.557%))
  Logic Levels:           2  (DSP48E1=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.619ns = ( 8.019 - 6.400 ) 
    Source Clock Delay      (SCD):    1.905ns
    Clock Pessimism Removal (CPR):    0.141ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock my_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.761     0.761 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.466     1.228    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.093     1.321 r  clk_IBUF_BUFG_inst/O
                         net (fo=18740, unplaced)     0.584     1.905    clk_IBUF_BUFG
                         FDCE                                         r  re2_reg[67]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.233     2.138 r  re2_reg[67]/Q
                         net (fo=2, unplaced)         0.466     2.604    re2[67]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      2.962     5.566 r  mut20__0/PCOUT[47]
                         net (fo=1, unplaced)         0.000     5.566    mut20__0_n_106
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[0])
                                                      1.219     6.785 r  mut20__1/PCOUT[0]
                         net (fo=1, unplaced)         0.000     6.785    mut20__1_n_153
                         DSP48E1                                      r  mut20__2/PCIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock my_clk rise edge)     6.400     6.400 r  
                                                      0.000     6.400 r  clk (IN)
                         net (fo=0)                   0.000     6.400    clk
                         IBUF (Prop_ibuf_I_O)         0.654     7.054 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.443     7.497    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.083     7.580 r  clk_IBUF_BUFG_inst/O
                         net (fo=18740, unplaced)     0.439     8.019    clk_IBUF_BUFG
                         DSP48E1                                      r  mut20__2/CLK
                         clock pessimism              0.141     8.160    
                         clock uncertainty           -0.035     8.124    
                         DSP48E1 (Setup_dsp48e1_CLK_PCIN[0])
                                                     -0.995     7.129    mut20__2
  -------------------------------------------------------------------
                         required time                          7.129    
                         arrival time                          -6.785    
  -------------------------------------------------------------------
                         slack                                  0.344    

Slack (MET) :             0.344ns  (required time - arrival time)
  Source:                 re2_reg[67]/C
                            (rising edge-triggered cell FDCE clocked by my_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            mut20__2/PCIN[10]
                            (rising edge-triggered cell DSP48E1 clocked by my_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             my_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (my_clk rise@6.400ns - my_clk rise@0.000ns)
  Data Path Delay:        4.880ns  (logic 4.414ns (90.443%)  route 0.466ns (9.557%))
  Logic Levels:           2  (DSP48E1=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.619ns = ( 8.019 - 6.400 ) 
    Source Clock Delay      (SCD):    1.905ns
    Clock Pessimism Removal (CPR):    0.141ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock my_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.761     0.761 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.466     1.228    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.093     1.321 r  clk_IBUF_BUFG_inst/O
                         net (fo=18740, unplaced)     0.584     1.905    clk_IBUF_BUFG
                         FDCE                                         r  re2_reg[67]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.233     2.138 r  re2_reg[67]/Q
                         net (fo=2, unplaced)         0.466     2.604    re2[67]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      2.962     5.566 r  mut20__0/PCOUT[47]
                         net (fo=1, unplaced)         0.000     5.566    mut20__0_n_106
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[10])
                                                      1.219     6.785 r  mut20__1/PCOUT[10]
                         net (fo=1, unplaced)         0.000     6.785    mut20__1_n_143
                         DSP48E1                                      r  mut20__2/PCIN[10]
  -------------------------------------------------------------------    -------------------

                         (clock my_clk rise edge)     6.400     6.400 r  
                                                      0.000     6.400 r  clk (IN)
                         net (fo=0)                   0.000     6.400    clk
                         IBUF (Prop_ibuf_I_O)         0.654     7.054 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.443     7.497    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.083     7.580 r  clk_IBUF_BUFG_inst/O
                         net (fo=18740, unplaced)     0.439     8.019    clk_IBUF_BUFG
                         DSP48E1                                      r  mut20__2/CLK
                         clock pessimism              0.141     8.160    
                         clock uncertainty           -0.035     8.124    
                         DSP48E1 (Setup_dsp48e1_CLK_PCIN[10])
                                                     -0.995     7.129    mut20__2
  -------------------------------------------------------------------
                         required time                          7.129    
                         arrival time                          -6.785    
  -------------------------------------------------------------------
                         slack                                  0.344    

Slack (MET) :             0.344ns  (required time - arrival time)
  Source:                 re2_reg[67]/C
                            (rising edge-triggered cell FDCE clocked by my_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            mut20__2/PCIN[11]
                            (rising edge-triggered cell DSP48E1 clocked by my_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             my_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (my_clk rise@6.400ns - my_clk rise@0.000ns)
  Data Path Delay:        4.880ns  (logic 4.414ns (90.443%)  route 0.466ns (9.557%))
  Logic Levels:           2  (DSP48E1=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.619ns = ( 8.019 - 6.400 ) 
    Source Clock Delay      (SCD):    1.905ns
    Clock Pessimism Removal (CPR):    0.141ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock my_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.761     0.761 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.466     1.228    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.093     1.321 r  clk_IBUF_BUFG_inst/O
                         net (fo=18740, unplaced)     0.584     1.905    clk_IBUF_BUFG
                         FDCE                                         r  re2_reg[67]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.233     2.138 r  re2_reg[67]/Q
                         net (fo=2, unplaced)         0.466     2.604    re2[67]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      2.962     5.566 r  mut20__0/PCOUT[47]
                         net (fo=1, unplaced)         0.000     5.566    mut20__0_n_106
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[11])
                                                      1.219     6.785 r  mut20__1/PCOUT[11]
                         net (fo=1, unplaced)         0.000     6.785    mut20__1_n_142
                         DSP48E1                                      r  mut20__2/PCIN[11]
  -------------------------------------------------------------------    -------------------

                         (clock my_clk rise edge)     6.400     6.400 r  
                                                      0.000     6.400 r  clk (IN)
                         net (fo=0)                   0.000     6.400    clk
                         IBUF (Prop_ibuf_I_O)         0.654     7.054 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.443     7.497    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.083     7.580 r  clk_IBUF_BUFG_inst/O
                         net (fo=18740, unplaced)     0.439     8.019    clk_IBUF_BUFG
                         DSP48E1                                      r  mut20__2/CLK
                         clock pessimism              0.141     8.160    
                         clock uncertainty           -0.035     8.124    
                         DSP48E1 (Setup_dsp48e1_CLK_PCIN[11])
                                                     -0.995     7.129    mut20__2
  -------------------------------------------------------------------
                         required time                          7.129    
                         arrival time                          -6.785    
  -------------------------------------------------------------------
                         slack                                  0.344    

Slack (MET) :             0.344ns  (required time - arrival time)
  Source:                 re2_reg[67]/C
                            (rising edge-triggered cell FDCE clocked by my_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            mut20__2/PCIN[12]
                            (rising edge-triggered cell DSP48E1 clocked by my_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             my_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (my_clk rise@6.400ns - my_clk rise@0.000ns)
  Data Path Delay:        4.880ns  (logic 4.414ns (90.443%)  route 0.466ns (9.557%))
  Logic Levels:           2  (DSP48E1=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.619ns = ( 8.019 - 6.400 ) 
    Source Clock Delay      (SCD):    1.905ns
    Clock Pessimism Removal (CPR):    0.141ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock my_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.761     0.761 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.466     1.228    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.093     1.321 r  clk_IBUF_BUFG_inst/O
                         net (fo=18740, unplaced)     0.584     1.905    clk_IBUF_BUFG
                         FDCE                                         r  re2_reg[67]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.233     2.138 r  re2_reg[67]/Q
                         net (fo=2, unplaced)         0.466     2.604    re2[67]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      2.962     5.566 r  mut20__0/PCOUT[47]
                         net (fo=1, unplaced)         0.000     5.566    mut20__0_n_106
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[12])
                                                      1.219     6.785 r  mut20__1/PCOUT[12]
                         net (fo=1, unplaced)         0.000     6.785    mut20__1_n_141
                         DSP48E1                                      r  mut20__2/PCIN[12]
  -------------------------------------------------------------------    -------------------

                         (clock my_clk rise edge)     6.400     6.400 r  
                                                      0.000     6.400 r  clk (IN)
                         net (fo=0)                   0.000     6.400    clk
                         IBUF (Prop_ibuf_I_O)         0.654     7.054 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.443     7.497    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.083     7.580 r  clk_IBUF_BUFG_inst/O
                         net (fo=18740, unplaced)     0.439     8.019    clk_IBUF_BUFG
                         DSP48E1                                      r  mut20__2/CLK
                         clock pessimism              0.141     8.160    
                         clock uncertainty           -0.035     8.124    
                         DSP48E1 (Setup_dsp48e1_CLK_PCIN[12])
                                                     -0.995     7.129    mut20__2
  -------------------------------------------------------------------
                         required time                          7.129    
                         arrival time                          -6.785    
  -------------------------------------------------------------------
                         slack                                  0.344    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 buffer_id1_p_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by my_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            buffer_id1_p_reg[1][0]/D
                            (rising edge-triggered cell FDCE clocked by my_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             my_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (my_clk rise@0.000ns - my_clk rise@0.000ns)
  Data Path Delay:        0.198ns  (logic 0.104ns (52.598%)  route 0.094ns (47.402%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.967ns
    Source Clock Delay      (SCD):    0.638ns
    Clock Pessimism Removal (CPR):    0.184ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock my_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.267     0.267 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.231     0.498    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.026     0.524 r  clk_IBUF_BUFG_inst/O
                         net (fo=18740, unplaced)     0.114     0.638    clk_IBUF_BUFG
                         FDCE                                         r  buffer_id1_p_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.104     0.742 r  buffer_id1_p_reg[0][0]/Q
                         net (fo=1, unplaced)         0.094     0.836    buffer_id1_p_reg[0]__0[0]
                         FDCE                                         r  buffer_id1_p_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock my_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.243     0.678    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.030     0.708 r  clk_IBUF_BUFG_inst/O
                         net (fo=18740, unplaced)     0.259     0.967    clk_IBUF_BUFG
                         FDCE                                         r  buffer_id1_p_reg[1][0]/C
                         clock pessimism             -0.184     0.783    
                         FDCE (Hold_fdce_C_D)        -0.013     0.770    buffer_id1_p_reg[1][0]
  -------------------------------------------------------------------
                         required time                         -0.770    
                         arrival time                           0.836    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 buffer_id1_p_reg[0][1]/C
                            (rising edge-triggered cell FDCE clocked by my_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            buffer_id1_p_reg[1][1]/D
                            (rising edge-triggered cell FDCE clocked by my_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             my_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (my_clk rise@0.000ns - my_clk rise@0.000ns)
  Data Path Delay:        0.198ns  (logic 0.104ns (52.598%)  route 0.094ns (47.402%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.967ns
    Source Clock Delay      (SCD):    0.638ns
    Clock Pessimism Removal (CPR):    0.184ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock my_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.267     0.267 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.231     0.498    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.026     0.524 r  clk_IBUF_BUFG_inst/O
                         net (fo=18740, unplaced)     0.114     0.638    clk_IBUF_BUFG
                         FDCE                                         r  buffer_id1_p_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.104     0.742 r  buffer_id1_p_reg[0][1]/Q
                         net (fo=1, unplaced)         0.094     0.836    buffer_id1_p_reg[0]__0[1]
                         FDCE                                         r  buffer_id1_p_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock my_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.243     0.678    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.030     0.708 r  clk_IBUF_BUFG_inst/O
                         net (fo=18740, unplaced)     0.259     0.967    clk_IBUF_BUFG
                         FDCE                                         r  buffer_id1_p_reg[1][1]/C
                         clock pessimism             -0.184     0.783    
                         FDCE (Hold_fdce_C_D)        -0.013     0.770    buffer_id1_p_reg[1][1]
  -------------------------------------------------------------------
                         required time                         -0.770    
                         arrival time                           0.836    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 buffer_id1_p_reg[0][2]/C
                            (rising edge-triggered cell FDCE clocked by my_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            buffer_id1_p_reg[1][2]/D
                            (rising edge-triggered cell FDCE clocked by my_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             my_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (my_clk rise@0.000ns - my_clk rise@0.000ns)
  Data Path Delay:        0.198ns  (logic 0.104ns (52.598%)  route 0.094ns (47.402%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.967ns
    Source Clock Delay      (SCD):    0.638ns
    Clock Pessimism Removal (CPR):    0.184ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock my_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.267     0.267 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.231     0.498    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.026     0.524 r  clk_IBUF_BUFG_inst/O
                         net (fo=18740, unplaced)     0.114     0.638    clk_IBUF_BUFG
                         FDCE                                         r  buffer_id1_p_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.104     0.742 r  buffer_id1_p_reg[0][2]/Q
                         net (fo=1, unplaced)         0.094     0.836    buffer_id1_p_reg[0]__0[2]
                         FDCE                                         r  buffer_id1_p_reg[1][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock my_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.243     0.678    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.030     0.708 r  clk_IBUF_BUFG_inst/O
                         net (fo=18740, unplaced)     0.259     0.967    clk_IBUF_BUFG
                         FDCE                                         r  buffer_id1_p_reg[1][2]/C
                         clock pessimism             -0.184     0.783    
                         FDCE (Hold_fdce_C_D)        -0.013     0.770    buffer_id1_p_reg[1][2]
  -------------------------------------------------------------------
                         required time                         -0.770    
                         arrival time                           0.836    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 buffer_id1_p_reg[0][3]/C
                            (rising edge-triggered cell FDCE clocked by my_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            buffer_id1_p_reg[1][3]/D
                            (rising edge-triggered cell FDCE clocked by my_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             my_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (my_clk rise@0.000ns - my_clk rise@0.000ns)
  Data Path Delay:        0.198ns  (logic 0.104ns (52.598%)  route 0.094ns (47.402%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.967ns
    Source Clock Delay      (SCD):    0.638ns
    Clock Pessimism Removal (CPR):    0.184ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock my_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.267     0.267 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.231     0.498    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.026     0.524 r  clk_IBUF_BUFG_inst/O
                         net (fo=18740, unplaced)     0.114     0.638    clk_IBUF_BUFG
                         FDCE                                         r  buffer_id1_p_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.104     0.742 r  buffer_id1_p_reg[0][3]/Q
                         net (fo=1, unplaced)         0.094     0.836    buffer_id1_p_reg[0]__0[3]
                         FDCE                                         r  buffer_id1_p_reg[1][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock my_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.243     0.678    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.030     0.708 r  clk_IBUF_BUFG_inst/O
                         net (fo=18740, unplaced)     0.259     0.967    clk_IBUF_BUFG
                         FDCE                                         r  buffer_id1_p_reg[1][3]/C
                         clock pessimism             -0.184     0.783    
                         FDCE (Hold_fdce_C_D)        -0.013     0.770    buffer_id1_p_reg[1][3]
  -------------------------------------------------------------------
                         required time                         -0.770    
                         arrival time                           0.836    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 buffer_id1_p_reg[0][4]/C
                            (rising edge-triggered cell FDCE clocked by my_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            buffer_id1_p_reg[1][4]/D
                            (rising edge-triggered cell FDCE clocked by my_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             my_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (my_clk rise@0.000ns - my_clk rise@0.000ns)
  Data Path Delay:        0.198ns  (logic 0.104ns (52.598%)  route 0.094ns (47.402%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.967ns
    Source Clock Delay      (SCD):    0.638ns
    Clock Pessimism Removal (CPR):    0.184ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock my_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.267     0.267 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.231     0.498    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.026     0.524 r  clk_IBUF_BUFG_inst/O
                         net (fo=18740, unplaced)     0.114     0.638    clk_IBUF_BUFG
                         FDCE                                         r  buffer_id1_p_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.104     0.742 r  buffer_id1_p_reg[0][4]/Q
                         net (fo=1, unplaced)         0.094     0.836    buffer_id1_p_reg[0]__0[4]
                         FDCE                                         r  buffer_id1_p_reg[1][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock my_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.243     0.678    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.030     0.708 r  clk_IBUF_BUFG_inst/O
                         net (fo=18740, unplaced)     0.259     0.967    clk_IBUF_BUFG
                         FDCE                                         r  buffer_id1_p_reg[1][4]/C
                         clock pessimism             -0.184     0.783    
                         FDCE (Hold_fdce_C_D)        -0.013     0.770    buffer_id1_p_reg[1][4]
  -------------------------------------------------------------------
                         required time                         -0.770    
                         arrival time                           0.836    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 buffer_id1_p_reg[0][5]/C
                            (rising edge-triggered cell FDCE clocked by my_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            buffer_id1_p_reg[1][5]/D
                            (rising edge-triggered cell FDCE clocked by my_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             my_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (my_clk rise@0.000ns - my_clk rise@0.000ns)
  Data Path Delay:        0.198ns  (logic 0.104ns (52.598%)  route 0.094ns (47.402%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.967ns
    Source Clock Delay      (SCD):    0.638ns
    Clock Pessimism Removal (CPR):    0.184ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock my_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.267     0.267 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.231     0.498    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.026     0.524 r  clk_IBUF_BUFG_inst/O
                         net (fo=18740, unplaced)     0.114     0.638    clk_IBUF_BUFG
                         FDCE                                         r  buffer_id1_p_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.104     0.742 r  buffer_id1_p_reg[0][5]/Q
                         net (fo=1, unplaced)         0.094     0.836    buffer_id1_p_reg[0]__0[5]
                         FDCE                                         r  buffer_id1_p_reg[1][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock my_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.243     0.678    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.030     0.708 r  clk_IBUF_BUFG_inst/O
                         net (fo=18740, unplaced)     0.259     0.967    clk_IBUF_BUFG
                         FDCE                                         r  buffer_id1_p_reg[1][5]/C
                         clock pessimism             -0.184     0.783    
                         FDCE (Hold_fdce_C_D)        -0.013     0.770    buffer_id1_p_reg[1][5]
  -------------------------------------------------------------------
                         required time                         -0.770    
                         arrival time                           0.836    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 buffer_id1_p_reg[0][6]/C
                            (rising edge-triggered cell FDCE clocked by my_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            buffer_id1_p_reg[1][6]/D
                            (rising edge-triggered cell FDCE clocked by my_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             my_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (my_clk rise@0.000ns - my_clk rise@0.000ns)
  Data Path Delay:        0.198ns  (logic 0.104ns (52.598%)  route 0.094ns (47.402%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.967ns
    Source Clock Delay      (SCD):    0.638ns
    Clock Pessimism Removal (CPR):    0.184ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock my_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.267     0.267 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.231     0.498    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.026     0.524 r  clk_IBUF_BUFG_inst/O
                         net (fo=18740, unplaced)     0.114     0.638    clk_IBUF_BUFG
                         FDCE                                         r  buffer_id1_p_reg[0][6]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.104     0.742 r  buffer_id1_p_reg[0][6]/Q
                         net (fo=1, unplaced)         0.094     0.836    buffer_id1_p_reg[0]__0[6]
                         FDCE                                         r  buffer_id1_p_reg[1][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock my_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.243     0.678    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.030     0.708 r  clk_IBUF_BUFG_inst/O
                         net (fo=18740, unplaced)     0.259     0.967    clk_IBUF_BUFG
                         FDCE                                         r  buffer_id1_p_reg[1][6]/C
                         clock pessimism             -0.184     0.783    
                         FDCE (Hold_fdce_C_D)        -0.013     0.770    buffer_id1_p_reg[1][6]
  -------------------------------------------------------------------
                         required time                         -0.770    
                         arrival time                           0.836    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 buffer_id1_p_reg[1][0]/C
                            (rising edge-triggered cell FDCE clocked by my_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            buffer_id1_p_reg[2][0]/D
                            (rising edge-triggered cell FDCE clocked by my_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             my_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (my_clk rise@0.000ns - my_clk rise@0.000ns)
  Data Path Delay:        0.198ns  (logic 0.104ns (52.598%)  route 0.094ns (47.402%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.967ns
    Source Clock Delay      (SCD):    0.638ns
    Clock Pessimism Removal (CPR):    0.184ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock my_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.267     0.267 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.231     0.498    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.026     0.524 r  clk_IBUF_BUFG_inst/O
                         net (fo=18740, unplaced)     0.114     0.638    clk_IBUF_BUFG
                         FDCE                                         r  buffer_id1_p_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.104     0.742 r  buffer_id1_p_reg[1][0]/Q
                         net (fo=1, unplaced)         0.094     0.836    buffer_id1_p_reg[1]__0[0]
                         FDCE                                         r  buffer_id1_p_reg[2][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock my_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.243     0.678    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.030     0.708 r  clk_IBUF_BUFG_inst/O
                         net (fo=18740, unplaced)     0.259     0.967    clk_IBUF_BUFG
                         FDCE                                         r  buffer_id1_p_reg[2][0]/C
                         clock pessimism             -0.184     0.783    
                         FDCE (Hold_fdce_C_D)        -0.013     0.770    buffer_id1_p_reg[2][0]
  -------------------------------------------------------------------
                         required time                         -0.770    
                         arrival time                           0.836    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 buffer_id1_p_reg[1][1]/C
                            (rising edge-triggered cell FDCE clocked by my_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            buffer_id1_p_reg[2][1]/D
                            (rising edge-triggered cell FDCE clocked by my_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             my_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (my_clk rise@0.000ns - my_clk rise@0.000ns)
  Data Path Delay:        0.198ns  (logic 0.104ns (52.598%)  route 0.094ns (47.402%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.967ns
    Source Clock Delay      (SCD):    0.638ns
    Clock Pessimism Removal (CPR):    0.184ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock my_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.267     0.267 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.231     0.498    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.026     0.524 r  clk_IBUF_BUFG_inst/O
                         net (fo=18740, unplaced)     0.114     0.638    clk_IBUF_BUFG
                         FDCE                                         r  buffer_id1_p_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.104     0.742 r  buffer_id1_p_reg[1][1]/Q
                         net (fo=1, unplaced)         0.094     0.836    buffer_id1_p_reg[1]__0[1]
                         FDCE                                         r  buffer_id1_p_reg[2][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock my_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.243     0.678    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.030     0.708 r  clk_IBUF_BUFG_inst/O
                         net (fo=18740, unplaced)     0.259     0.967    clk_IBUF_BUFG
                         FDCE                                         r  buffer_id1_p_reg[2][1]/C
                         clock pessimism             -0.184     0.783    
                         FDCE (Hold_fdce_C_D)        -0.013     0.770    buffer_id1_p_reg[2][1]
  -------------------------------------------------------------------
                         required time                         -0.770    
                         arrival time                           0.836    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 buffer_id1_p_reg[1][2]/C
                            (rising edge-triggered cell FDCE clocked by my_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            buffer_id1_p_reg[2][2]/D
                            (rising edge-triggered cell FDCE clocked by my_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             my_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (my_clk rise@0.000ns - my_clk rise@0.000ns)
  Data Path Delay:        0.198ns  (logic 0.104ns (52.598%)  route 0.094ns (47.402%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.967ns
    Source Clock Delay      (SCD):    0.638ns
    Clock Pessimism Removal (CPR):    0.184ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock my_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.267     0.267 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.231     0.498    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.026     0.524 r  clk_IBUF_BUFG_inst/O
                         net (fo=18740, unplaced)     0.114     0.638    clk_IBUF_BUFG
                         FDCE                                         r  buffer_id1_p_reg[1][2]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.104     0.742 r  buffer_id1_p_reg[1][2]/Q
                         net (fo=1, unplaced)         0.094     0.836    buffer_id1_p_reg[1]__0[2]
                         FDCE                                         r  buffer_id1_p_reg[2][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock my_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.243     0.678    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.030     0.708 r  clk_IBUF_BUFG_inst/O
                         net (fo=18740, unplaced)     0.259     0.967    clk_IBUF_BUFG
                         FDCE                                         r  buffer_id1_p_reg[2][2]/C
                         clock pessimism             -0.184     0.783    
                         FDCE (Hold_fdce_C_D)        -0.013     0.770    buffer_id1_p_reg[2][2]
  -------------------------------------------------------------------
                         required time                         -0.770    
                         arrival time                           0.836    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 buffer_id1_p_reg[1][3]/C
                            (rising edge-triggered cell FDCE clocked by my_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            buffer_id1_p_reg[2][3]/D
                            (rising edge-triggered cell FDCE clocked by my_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             my_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (my_clk rise@0.000ns - my_clk rise@0.000ns)
  Data Path Delay:        0.198ns  (logic 0.104ns (52.598%)  route 0.094ns (47.402%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.967ns
    Source Clock Delay      (SCD):    0.638ns
    Clock Pessimism Removal (CPR):    0.184ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock my_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.267     0.267 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.231     0.498    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.026     0.524 r  clk_IBUF_BUFG_inst/O
                         net (fo=18740, unplaced)     0.114     0.638    clk_IBUF_BUFG
                         FDCE                                         r  buffer_id1_p_reg[1][3]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.104     0.742 r  buffer_id1_p_reg[1][3]/Q
                         net (fo=1, unplaced)         0.094     0.836    buffer_id1_p_reg[1]__0[3]
                         FDCE                                         r  buffer_id1_p_reg[2][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock my_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.243     0.678    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.030     0.708 r  clk_IBUF_BUFG_inst/O
                         net (fo=18740, unplaced)     0.259     0.967    clk_IBUF_BUFG
                         FDCE                                         r  buffer_id1_p_reg[2][3]/C
                         clock pessimism             -0.184     0.783    
                         FDCE (Hold_fdce_C_D)        -0.013     0.770    buffer_id1_p_reg[2][3]
  -------------------------------------------------------------------
                         required time                         -0.770    
                         arrival time                           0.836    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 buffer_id1_p_reg[1][4]/C
                            (rising edge-triggered cell FDCE clocked by my_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            buffer_id1_p_reg[2][4]/D
                            (rising edge-triggered cell FDCE clocked by my_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             my_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (my_clk rise@0.000ns - my_clk rise@0.000ns)
  Data Path Delay:        0.198ns  (logic 0.104ns (52.598%)  route 0.094ns (47.402%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.967ns
    Source Clock Delay      (SCD):    0.638ns
    Clock Pessimism Removal (CPR):    0.184ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock my_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.267     0.267 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.231     0.498    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.026     0.524 r  clk_IBUF_BUFG_inst/O
                         net (fo=18740, unplaced)     0.114     0.638    clk_IBUF_BUFG
                         FDCE                                         r  buffer_id1_p_reg[1][4]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.104     0.742 r  buffer_id1_p_reg[1][4]/Q
                         net (fo=1, unplaced)         0.094     0.836    buffer_id1_p_reg[1]__0[4]
                         FDCE                                         r  buffer_id1_p_reg[2][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock my_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.243     0.678    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.030     0.708 r  clk_IBUF_BUFG_inst/O
                         net (fo=18740, unplaced)     0.259     0.967    clk_IBUF_BUFG
                         FDCE                                         r  buffer_id1_p_reg[2][4]/C
                         clock pessimism             -0.184     0.783    
                         FDCE (Hold_fdce_C_D)        -0.013     0.770    buffer_id1_p_reg[2][4]
  -------------------------------------------------------------------
                         required time                         -0.770    
                         arrival time                           0.836    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 buffer_id1_p_reg[1][5]/C
                            (rising edge-triggered cell FDCE clocked by my_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            buffer_id1_p_reg[2][5]/D
                            (rising edge-triggered cell FDCE clocked by my_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             my_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (my_clk rise@0.000ns - my_clk rise@0.000ns)
  Data Path Delay:        0.198ns  (logic 0.104ns (52.598%)  route 0.094ns (47.402%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.967ns
    Source Clock Delay      (SCD):    0.638ns
    Clock Pessimism Removal (CPR):    0.184ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock my_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.267     0.267 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.231     0.498    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.026     0.524 r  clk_IBUF_BUFG_inst/O
                         net (fo=18740, unplaced)     0.114     0.638    clk_IBUF_BUFG
                         FDCE                                         r  buffer_id1_p_reg[1][5]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.104     0.742 r  buffer_id1_p_reg[1][5]/Q
                         net (fo=1, unplaced)         0.094     0.836    buffer_id1_p_reg[1]__0[5]
                         FDCE                                         r  buffer_id1_p_reg[2][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock my_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.243     0.678    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.030     0.708 r  clk_IBUF_BUFG_inst/O
                         net (fo=18740, unplaced)     0.259     0.967    clk_IBUF_BUFG
                         FDCE                                         r  buffer_id1_p_reg[2][5]/C
                         clock pessimism             -0.184     0.783    
                         FDCE (Hold_fdce_C_D)        -0.013     0.770    buffer_id1_p_reg[2][5]
  -------------------------------------------------------------------
                         required time                         -0.770    
                         arrival time                           0.836    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 buffer_id1_p_reg[1][6]/C
                            (rising edge-triggered cell FDCE clocked by my_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            buffer_id1_p_reg[2][6]/D
                            (rising edge-triggered cell FDCE clocked by my_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             my_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (my_clk rise@0.000ns - my_clk rise@0.000ns)
  Data Path Delay:        0.198ns  (logic 0.104ns (52.598%)  route 0.094ns (47.402%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.967ns
    Source Clock Delay      (SCD):    0.638ns
    Clock Pessimism Removal (CPR):    0.184ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock my_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.267     0.267 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.231     0.498    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.026     0.524 r  clk_IBUF_BUFG_inst/O
                         net (fo=18740, unplaced)     0.114     0.638    clk_IBUF_BUFG
                         FDCE                                         r  buffer_id1_p_reg[1][6]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.104     0.742 r  buffer_id1_p_reg[1][6]/Q
                         net (fo=1, unplaced)         0.094     0.836    buffer_id1_p_reg[1]__0[6]
                         FDCE                                         r  buffer_id1_p_reg[2][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock my_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.243     0.678    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.030     0.708 r  clk_IBUF_BUFG_inst/O
                         net (fo=18740, unplaced)     0.259     0.967    clk_IBUF_BUFG
                         FDCE                                         r  buffer_id1_p_reg[2][6]/C
                         clock pessimism             -0.184     0.783    
                         FDCE (Hold_fdce_C_D)        -0.013     0.770    buffer_id1_p_reg[2][6]
  -------------------------------------------------------------------
                         required time                         -0.770    
                         arrival time                           0.836    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 buffer_id2_p_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by my_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            buffer_id2_p_reg[1][0]/D
                            (rising edge-triggered cell FDCE clocked by my_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             my_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (my_clk rise@0.000ns - my_clk rise@0.000ns)
  Data Path Delay:        0.198ns  (logic 0.104ns (52.598%)  route 0.094ns (47.402%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.967ns
    Source Clock Delay      (SCD):    0.638ns
    Clock Pessimism Removal (CPR):    0.184ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock my_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.267     0.267 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.231     0.498    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.026     0.524 r  clk_IBUF_BUFG_inst/O
                         net (fo=18740, unplaced)     0.114     0.638    clk_IBUF_BUFG
                         FDCE                                         r  buffer_id2_p_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.104     0.742 r  buffer_id2_p_reg[0][0]/Q
                         net (fo=1, unplaced)         0.094     0.836    buffer_id2_p_reg[0]__0[0]
                         FDCE                                         r  buffer_id2_p_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock my_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.243     0.678    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.030     0.708 r  clk_IBUF_BUFG_inst/O
                         net (fo=18740, unplaced)     0.259     0.967    clk_IBUF_BUFG
                         FDCE                                         r  buffer_id2_p_reg[1][0]/C
                         clock pessimism             -0.184     0.783    
                         FDCE (Hold_fdce_C_D)        -0.013     0.770    buffer_id2_p_reg[1][0]
  -------------------------------------------------------------------
                         required time                         -0.770    
                         arrival time                           0.836    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 buffer_id2_p_reg[0][1]/C
                            (rising edge-triggered cell FDCE clocked by my_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            buffer_id2_p_reg[1][1]/D
                            (rising edge-triggered cell FDCE clocked by my_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             my_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (my_clk rise@0.000ns - my_clk rise@0.000ns)
  Data Path Delay:        0.198ns  (logic 0.104ns (52.598%)  route 0.094ns (47.402%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.967ns
    Source Clock Delay      (SCD):    0.638ns
    Clock Pessimism Removal (CPR):    0.184ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock my_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.267     0.267 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.231     0.498    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.026     0.524 r  clk_IBUF_BUFG_inst/O
                         net (fo=18740, unplaced)     0.114     0.638    clk_IBUF_BUFG
                         FDCE                                         r  buffer_id2_p_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.104     0.742 r  buffer_id2_p_reg[0][1]/Q
                         net (fo=1, unplaced)         0.094     0.836    buffer_id2_p_reg[0]__0[1]
                         FDCE                                         r  buffer_id2_p_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock my_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.243     0.678    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.030     0.708 r  clk_IBUF_BUFG_inst/O
                         net (fo=18740, unplaced)     0.259     0.967    clk_IBUF_BUFG
                         FDCE                                         r  buffer_id2_p_reg[1][1]/C
                         clock pessimism             -0.184     0.783    
                         FDCE (Hold_fdce_C_D)        -0.013     0.770    buffer_id2_p_reg[1][1]
  -------------------------------------------------------------------
                         required time                         -0.770    
                         arrival time                           0.836    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 buffer_id2_p_reg[0][2]/C
                            (rising edge-triggered cell FDCE clocked by my_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            buffer_id2_p_reg[1][2]/D
                            (rising edge-triggered cell FDCE clocked by my_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             my_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (my_clk rise@0.000ns - my_clk rise@0.000ns)
  Data Path Delay:        0.198ns  (logic 0.104ns (52.598%)  route 0.094ns (47.402%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.967ns
    Source Clock Delay      (SCD):    0.638ns
    Clock Pessimism Removal (CPR):    0.184ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock my_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.267     0.267 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.231     0.498    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.026     0.524 r  clk_IBUF_BUFG_inst/O
                         net (fo=18740, unplaced)     0.114     0.638    clk_IBUF_BUFG
                         FDCE                                         r  buffer_id2_p_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.104     0.742 r  buffer_id2_p_reg[0][2]/Q
                         net (fo=1, unplaced)         0.094     0.836    buffer_id2_p_reg[0]__0[2]
                         FDCE                                         r  buffer_id2_p_reg[1][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock my_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.243     0.678    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.030     0.708 r  clk_IBUF_BUFG_inst/O
                         net (fo=18740, unplaced)     0.259     0.967    clk_IBUF_BUFG
                         FDCE                                         r  buffer_id2_p_reg[1][2]/C
                         clock pessimism             -0.184     0.783    
                         FDCE (Hold_fdce_C_D)        -0.013     0.770    buffer_id2_p_reg[1][2]
  -------------------------------------------------------------------
                         required time                         -0.770    
                         arrival time                           0.836    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 buffer_id2_p_reg[0][3]/C
                            (rising edge-triggered cell FDCE clocked by my_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            buffer_id2_p_reg[1][3]/D
                            (rising edge-triggered cell FDCE clocked by my_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             my_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (my_clk rise@0.000ns - my_clk rise@0.000ns)
  Data Path Delay:        0.198ns  (logic 0.104ns (52.598%)  route 0.094ns (47.402%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.967ns
    Source Clock Delay      (SCD):    0.638ns
    Clock Pessimism Removal (CPR):    0.184ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock my_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.267     0.267 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.231     0.498    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.026     0.524 r  clk_IBUF_BUFG_inst/O
                         net (fo=18740, unplaced)     0.114     0.638    clk_IBUF_BUFG
                         FDCE                                         r  buffer_id2_p_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.104     0.742 r  buffer_id2_p_reg[0][3]/Q
                         net (fo=1, unplaced)         0.094     0.836    buffer_id2_p_reg[0]__0[3]
                         FDCE                                         r  buffer_id2_p_reg[1][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock my_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.243     0.678    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.030     0.708 r  clk_IBUF_BUFG_inst/O
                         net (fo=18740, unplaced)     0.259     0.967    clk_IBUF_BUFG
                         FDCE                                         r  buffer_id2_p_reg[1][3]/C
                         clock pessimism             -0.184     0.783    
                         FDCE (Hold_fdce_C_D)        -0.013     0.770    buffer_id2_p_reg[1][3]
  -------------------------------------------------------------------
                         required time                         -0.770    
                         arrival time                           0.836    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 buffer_id2_p_reg[0][4]/C
                            (rising edge-triggered cell FDCE clocked by my_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            buffer_id2_p_reg[1][4]/D
                            (rising edge-triggered cell FDCE clocked by my_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             my_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (my_clk rise@0.000ns - my_clk rise@0.000ns)
  Data Path Delay:        0.198ns  (logic 0.104ns (52.598%)  route 0.094ns (47.402%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.967ns
    Source Clock Delay      (SCD):    0.638ns
    Clock Pessimism Removal (CPR):    0.184ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock my_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.267     0.267 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.231     0.498    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.026     0.524 r  clk_IBUF_BUFG_inst/O
                         net (fo=18740, unplaced)     0.114     0.638    clk_IBUF_BUFG
                         FDCE                                         r  buffer_id2_p_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.104     0.742 r  buffer_id2_p_reg[0][4]/Q
                         net (fo=1, unplaced)         0.094     0.836    buffer_id2_p_reg[0]__0[4]
                         FDCE                                         r  buffer_id2_p_reg[1][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock my_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.243     0.678    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.030     0.708 r  clk_IBUF_BUFG_inst/O
                         net (fo=18740, unplaced)     0.259     0.967    clk_IBUF_BUFG
                         FDCE                                         r  buffer_id2_p_reg[1][4]/C
                         clock pessimism             -0.184     0.783    
                         FDCE (Hold_fdce_C_D)        -0.013     0.770    buffer_id2_p_reg[1][4]
  -------------------------------------------------------------------
                         required time                         -0.770    
                         arrival time                           0.836    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 buffer_id2_p_reg[0][5]/C
                            (rising edge-triggered cell FDCE clocked by my_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            buffer_id2_p_reg[1][5]/D
                            (rising edge-triggered cell FDCE clocked by my_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             my_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (my_clk rise@0.000ns - my_clk rise@0.000ns)
  Data Path Delay:        0.198ns  (logic 0.104ns (52.598%)  route 0.094ns (47.402%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.967ns
    Source Clock Delay      (SCD):    0.638ns
    Clock Pessimism Removal (CPR):    0.184ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock my_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.267     0.267 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.231     0.498    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.026     0.524 r  clk_IBUF_BUFG_inst/O
                         net (fo=18740, unplaced)     0.114     0.638    clk_IBUF_BUFG
                         FDCE                                         r  buffer_id2_p_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.104     0.742 r  buffer_id2_p_reg[0][5]/Q
                         net (fo=1, unplaced)         0.094     0.836    buffer_id2_p_reg[0]__0[5]
                         FDCE                                         r  buffer_id2_p_reg[1][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock my_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.243     0.678    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.030     0.708 r  clk_IBUF_BUFG_inst/O
                         net (fo=18740, unplaced)     0.259     0.967    clk_IBUF_BUFG
                         FDCE                                         r  buffer_id2_p_reg[1][5]/C
                         clock pessimism             -0.184     0.783    
                         FDCE (Hold_fdce_C_D)        -0.013     0.770    buffer_id2_p_reg[1][5]
  -------------------------------------------------------------------
                         required time                         -0.770    
                         arrival time                           0.836    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 buffer_id2_p_reg[0][6]/C
                            (rising edge-triggered cell FDCE clocked by my_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            buffer_id2_p_reg[1][6]/D
                            (rising edge-triggered cell FDCE clocked by my_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             my_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (my_clk rise@0.000ns - my_clk rise@0.000ns)
  Data Path Delay:        0.198ns  (logic 0.104ns (52.598%)  route 0.094ns (47.402%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.967ns
    Source Clock Delay      (SCD):    0.638ns
    Clock Pessimism Removal (CPR):    0.184ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock my_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.267     0.267 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.231     0.498    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.026     0.524 r  clk_IBUF_BUFG_inst/O
                         net (fo=18740, unplaced)     0.114     0.638    clk_IBUF_BUFG
                         FDCE                                         r  buffer_id2_p_reg[0][6]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.104     0.742 r  buffer_id2_p_reg[0][6]/Q
                         net (fo=1, unplaced)         0.094     0.836    buffer_id2_p_reg[0]__0[6]
                         FDCE                                         r  buffer_id2_p_reg[1][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock my_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.243     0.678    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.030     0.708 r  clk_IBUF_BUFG_inst/O
                         net (fo=18740, unplaced)     0.259     0.967    clk_IBUF_BUFG
                         FDCE                                         r  buffer_id2_p_reg[1][6]/C
                         clock pessimism             -0.184     0.783    
                         FDCE (Hold_fdce_C_D)        -0.013     0.770    buffer_id2_p_reg[1][6]
  -------------------------------------------------------------------
                         required time                         -0.770    
                         arrival time                           0.836    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 buffer_id2_p_reg[1][0]/C
                            (rising edge-triggered cell FDCE clocked by my_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            buffer_id2_p_reg[2][0]/D
                            (rising edge-triggered cell FDCE clocked by my_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             my_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (my_clk rise@0.000ns - my_clk rise@0.000ns)
  Data Path Delay:        0.198ns  (logic 0.104ns (52.598%)  route 0.094ns (47.402%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.967ns
    Source Clock Delay      (SCD):    0.638ns
    Clock Pessimism Removal (CPR):    0.184ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock my_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.267     0.267 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.231     0.498    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.026     0.524 r  clk_IBUF_BUFG_inst/O
                         net (fo=18740, unplaced)     0.114     0.638    clk_IBUF_BUFG
                         FDCE                                         r  buffer_id2_p_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.104     0.742 r  buffer_id2_p_reg[1][0]/Q
                         net (fo=1, unplaced)         0.094     0.836    buffer_id2_p_reg[1]__0[0]
                         FDCE                                         r  buffer_id2_p_reg[2][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock my_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.243     0.678    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.030     0.708 r  clk_IBUF_BUFG_inst/O
                         net (fo=18740, unplaced)     0.259     0.967    clk_IBUF_BUFG
                         FDCE                                         r  buffer_id2_p_reg[2][0]/C
                         clock pessimism             -0.184     0.783    
                         FDCE (Hold_fdce_C_D)        -0.013     0.770    buffer_id2_p_reg[2][0]
  -------------------------------------------------------------------
                         required time                         -0.770    
                         arrival time                           0.836    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 buffer_id2_p_reg[1][1]/C
                            (rising edge-triggered cell FDCE clocked by my_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            buffer_id2_p_reg[2][1]/D
                            (rising edge-triggered cell FDCE clocked by my_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             my_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (my_clk rise@0.000ns - my_clk rise@0.000ns)
  Data Path Delay:        0.198ns  (logic 0.104ns (52.598%)  route 0.094ns (47.402%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.967ns
    Source Clock Delay      (SCD):    0.638ns
    Clock Pessimism Removal (CPR):    0.184ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock my_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.267     0.267 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.231     0.498    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.026     0.524 r  clk_IBUF_BUFG_inst/O
                         net (fo=18740, unplaced)     0.114     0.638    clk_IBUF_BUFG
                         FDCE                                         r  buffer_id2_p_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.104     0.742 r  buffer_id2_p_reg[1][1]/Q
                         net (fo=1, unplaced)         0.094     0.836    buffer_id2_p_reg[1]__0[1]
                         FDCE                                         r  buffer_id2_p_reg[2][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock my_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.243     0.678    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.030     0.708 r  clk_IBUF_BUFG_inst/O
                         net (fo=18740, unplaced)     0.259     0.967    clk_IBUF_BUFG
                         FDCE                                         r  buffer_id2_p_reg[2][1]/C
                         clock pessimism             -0.184     0.783    
                         FDCE (Hold_fdce_C_D)        -0.013     0.770    buffer_id2_p_reg[2][1]
  -------------------------------------------------------------------
                         required time                         -0.770    
                         arrival time                           0.836    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 buffer_id2_p_reg[1][2]/C
                            (rising edge-triggered cell FDCE clocked by my_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            buffer_id2_p_reg[2][2]/D
                            (rising edge-triggered cell FDCE clocked by my_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             my_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (my_clk rise@0.000ns - my_clk rise@0.000ns)
  Data Path Delay:        0.198ns  (logic 0.104ns (52.598%)  route 0.094ns (47.402%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.967ns
    Source Clock Delay      (SCD):    0.638ns
    Clock Pessimism Removal (CPR):    0.184ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock my_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.267     0.267 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.231     0.498    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.026     0.524 r  clk_IBUF_BUFG_inst/O
                         net (fo=18740, unplaced)     0.114     0.638    clk_IBUF_BUFG
                         FDCE                                         r  buffer_id2_p_reg[1][2]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.104     0.742 r  buffer_id2_p_reg[1][2]/Q
                         net (fo=1, unplaced)         0.094     0.836    buffer_id2_p_reg[1]__0[2]
                         FDCE                                         r  buffer_id2_p_reg[2][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock my_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.243     0.678    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.030     0.708 r  clk_IBUF_BUFG_inst/O
                         net (fo=18740, unplaced)     0.259     0.967    clk_IBUF_BUFG
                         FDCE                                         r  buffer_id2_p_reg[2][2]/C
                         clock pessimism             -0.184     0.783    
                         FDCE (Hold_fdce_C_D)        -0.013     0.770    buffer_id2_p_reg[2][2]
  -------------------------------------------------------------------
                         required time                         -0.770    
                         arrival time                           0.836    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 buffer_id2_p_reg[1][3]/C
                            (rising edge-triggered cell FDCE clocked by my_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            buffer_id2_p_reg[2][3]/D
                            (rising edge-triggered cell FDCE clocked by my_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             my_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (my_clk rise@0.000ns - my_clk rise@0.000ns)
  Data Path Delay:        0.198ns  (logic 0.104ns (52.598%)  route 0.094ns (47.402%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.967ns
    Source Clock Delay      (SCD):    0.638ns
    Clock Pessimism Removal (CPR):    0.184ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock my_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.267     0.267 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.231     0.498    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.026     0.524 r  clk_IBUF_BUFG_inst/O
                         net (fo=18740, unplaced)     0.114     0.638    clk_IBUF_BUFG
                         FDCE                                         r  buffer_id2_p_reg[1][3]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.104     0.742 r  buffer_id2_p_reg[1][3]/Q
                         net (fo=1, unplaced)         0.094     0.836    buffer_id2_p_reg[1]__0[3]
                         FDCE                                         r  buffer_id2_p_reg[2][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock my_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.243     0.678    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.030     0.708 r  clk_IBUF_BUFG_inst/O
                         net (fo=18740, unplaced)     0.259     0.967    clk_IBUF_BUFG
                         FDCE                                         r  buffer_id2_p_reg[2][3]/C
                         clock pessimism             -0.184     0.783    
                         FDCE (Hold_fdce_C_D)        -0.013     0.770    buffer_id2_p_reg[2][3]
  -------------------------------------------------------------------
                         required time                         -0.770    
                         arrival time                           0.836    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 buffer_id2_p_reg[1][4]/C
                            (rising edge-triggered cell FDCE clocked by my_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            buffer_id2_p_reg[2][4]/D
                            (rising edge-triggered cell FDCE clocked by my_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             my_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (my_clk rise@0.000ns - my_clk rise@0.000ns)
  Data Path Delay:        0.198ns  (logic 0.104ns (52.598%)  route 0.094ns (47.402%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.967ns
    Source Clock Delay      (SCD):    0.638ns
    Clock Pessimism Removal (CPR):    0.184ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock my_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.267     0.267 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.231     0.498    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.026     0.524 r  clk_IBUF_BUFG_inst/O
                         net (fo=18740, unplaced)     0.114     0.638    clk_IBUF_BUFG
                         FDCE                                         r  buffer_id2_p_reg[1][4]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.104     0.742 r  buffer_id2_p_reg[1][4]/Q
                         net (fo=1, unplaced)         0.094     0.836    buffer_id2_p_reg[1]__0[4]
                         FDCE                                         r  buffer_id2_p_reg[2][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock my_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.243     0.678    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.030     0.708 r  clk_IBUF_BUFG_inst/O
                         net (fo=18740, unplaced)     0.259     0.967    clk_IBUF_BUFG
                         FDCE                                         r  buffer_id2_p_reg[2][4]/C
                         clock pessimism             -0.184     0.783    
                         FDCE (Hold_fdce_C_D)        -0.013     0.770    buffer_id2_p_reg[2][4]
  -------------------------------------------------------------------
                         required time                         -0.770    
                         arrival time                           0.836    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 buffer_id2_p_reg[1][5]/C
                            (rising edge-triggered cell FDCE clocked by my_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            buffer_id2_p_reg[2][5]/D
                            (rising edge-triggered cell FDCE clocked by my_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             my_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (my_clk rise@0.000ns - my_clk rise@0.000ns)
  Data Path Delay:        0.198ns  (logic 0.104ns (52.598%)  route 0.094ns (47.402%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.967ns
    Source Clock Delay      (SCD):    0.638ns
    Clock Pessimism Removal (CPR):    0.184ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock my_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.267     0.267 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.231     0.498    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.026     0.524 r  clk_IBUF_BUFG_inst/O
                         net (fo=18740, unplaced)     0.114     0.638    clk_IBUF_BUFG
                         FDCE                                         r  buffer_id2_p_reg[1][5]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.104     0.742 r  buffer_id2_p_reg[1][5]/Q
                         net (fo=1, unplaced)         0.094     0.836    buffer_id2_p_reg[1]__0[5]
                         FDCE                                         r  buffer_id2_p_reg[2][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock my_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.243     0.678    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.030     0.708 r  clk_IBUF_BUFG_inst/O
                         net (fo=18740, unplaced)     0.259     0.967    clk_IBUF_BUFG
                         FDCE                                         r  buffer_id2_p_reg[2][5]/C
                         clock pessimism             -0.184     0.783    
                         FDCE (Hold_fdce_C_D)        -0.013     0.770    buffer_id2_p_reg[2][5]
  -------------------------------------------------------------------
                         required time                         -0.770    
                         arrival time                           0.836    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 buffer_id2_p_reg[1][6]/C
                            (rising edge-triggered cell FDCE clocked by my_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            buffer_id2_p_reg[2][6]/D
                            (rising edge-triggered cell FDCE clocked by my_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             my_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (my_clk rise@0.000ns - my_clk rise@0.000ns)
  Data Path Delay:        0.198ns  (logic 0.104ns (52.598%)  route 0.094ns (47.402%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.967ns
    Source Clock Delay      (SCD):    0.638ns
    Clock Pessimism Removal (CPR):    0.184ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock my_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.267     0.267 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.231     0.498    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.026     0.524 r  clk_IBUF_BUFG_inst/O
                         net (fo=18740, unplaced)     0.114     0.638    clk_IBUF_BUFG
                         FDCE                                         r  buffer_id2_p_reg[1][6]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.104     0.742 r  buffer_id2_p_reg[1][6]/Q
                         net (fo=1, unplaced)         0.094     0.836    buffer_id2_p_reg[1]__0[6]
                         FDCE                                         r  buffer_id2_p_reg[2][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock my_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.243     0.678    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.030     0.708 r  clk_IBUF_BUFG_inst/O
                         net (fo=18740, unplaced)     0.259     0.967    clk_IBUF_BUFG
                         FDCE                                         r  buffer_id2_p_reg[2][6]/C
                         clock pessimism             -0.184     0.783    
                         FDCE (Hold_fdce_C_D)        -0.013     0.770    buffer_id2_p_reg[2][6]
  -------------------------------------------------------------------
                         required time                         -0.770    
                         arrival time                           0.836    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 im1_reg[92]/C
                            (rising edge-triggered cell FDCE clocked by my_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            im1_p_reg[100]/D
                            (rising edge-triggered cell FDCE clocked by my_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             my_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (my_clk rise@0.000ns - my_clk rise@0.000ns)
  Data Path Delay:        0.198ns  (logic 0.104ns (52.598%)  route 0.094ns (47.402%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.967ns
    Source Clock Delay      (SCD):    0.638ns
    Clock Pessimism Removal (CPR):    0.184ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock my_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.267     0.267 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.231     0.498    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.026     0.524 r  clk_IBUF_BUFG_inst/O
                         net (fo=18740, unplaced)     0.114     0.638    clk_IBUF_BUFG
                         FDCE                                         r  im1_reg[92]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.104     0.742 r  im1_reg[92]/Q
                         net (fo=1, unplaced)         0.094     0.836    im1[92]
                         FDCE                                         r  im1_p_reg[100]/D
  -------------------------------------------------------------------    -------------------

                         (clock my_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.243     0.678    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.030     0.708 r  clk_IBUF_BUFG_inst/O
                         net (fo=18740, unplaced)     0.259     0.967    clk_IBUF_BUFG
                         FDCE                                         r  im1_p_reg[100]/C
                         clock pessimism             -0.184     0.783    
                         FDCE (Hold_fdce_C_D)        -0.013     0.770    im1_p_reg[100]
  -------------------------------------------------------------------
                         required time                         -0.770    
                         arrival time                           0.836    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 im1_reg[93]/C
                            (rising edge-triggered cell FDCE clocked by my_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            im1_p_reg[101]/D
                            (rising edge-triggered cell FDCE clocked by my_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             my_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (my_clk rise@0.000ns - my_clk rise@0.000ns)
  Data Path Delay:        0.198ns  (logic 0.104ns (52.598%)  route 0.094ns (47.402%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.967ns
    Source Clock Delay      (SCD):    0.638ns
    Clock Pessimism Removal (CPR):    0.184ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock my_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.267     0.267 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.231     0.498    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.026     0.524 r  clk_IBUF_BUFG_inst/O
                         net (fo=18740, unplaced)     0.114     0.638    clk_IBUF_BUFG
                         FDCE                                         r  im1_reg[93]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.104     0.742 r  im1_reg[93]/Q
                         net (fo=1, unplaced)         0.094     0.836    im1[93]
                         FDCE                                         r  im1_p_reg[101]/D
  -------------------------------------------------------------------    -------------------

                         (clock my_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.243     0.678    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.030     0.708 r  clk_IBUF_BUFG_inst/O
                         net (fo=18740, unplaced)     0.259     0.967    clk_IBUF_BUFG
                         FDCE                                         r  im1_p_reg[101]/C
                         clock pessimism             -0.184     0.783    
                         FDCE (Hold_fdce_C_D)        -0.013     0.770    im1_p_reg[101]
  -------------------------------------------------------------------
                         required time                         -0.770    
                         arrival time                           0.836    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 im1_reg[94]/C
                            (rising edge-triggered cell FDCE clocked by my_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            im1_p_reg[102]/D
                            (rising edge-triggered cell FDCE clocked by my_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             my_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (my_clk rise@0.000ns - my_clk rise@0.000ns)
  Data Path Delay:        0.198ns  (logic 0.104ns (52.598%)  route 0.094ns (47.402%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.967ns
    Source Clock Delay      (SCD):    0.638ns
    Clock Pessimism Removal (CPR):    0.184ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock my_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.267     0.267 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.231     0.498    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.026     0.524 r  clk_IBUF_BUFG_inst/O
                         net (fo=18740, unplaced)     0.114     0.638    clk_IBUF_BUFG
                         FDCE                                         r  im1_reg[94]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.104     0.742 r  im1_reg[94]/Q
                         net (fo=1, unplaced)         0.094     0.836    im1[94]
                         FDCE                                         r  im1_p_reg[102]/D
  -------------------------------------------------------------------    -------------------

                         (clock my_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.243     0.678    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.030     0.708 r  clk_IBUF_BUFG_inst/O
                         net (fo=18740, unplaced)     0.259     0.967    clk_IBUF_BUFG
                         FDCE                                         r  im1_p_reg[102]/C
                         clock pessimism             -0.184     0.783    
                         FDCE (Hold_fdce_C_D)        -0.013     0.770    im1_p_reg[102]
  -------------------------------------------------------------------
                         required time                         -0.770    
                         arrival time                           0.836    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 im1_reg[95]/C
                            (rising edge-triggered cell FDCE clocked by my_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            im1_p_reg[103]/D
                            (rising edge-triggered cell FDCE clocked by my_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             my_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (my_clk rise@0.000ns - my_clk rise@0.000ns)
  Data Path Delay:        0.198ns  (logic 0.104ns (52.598%)  route 0.094ns (47.402%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.967ns
    Source Clock Delay      (SCD):    0.638ns
    Clock Pessimism Removal (CPR):    0.184ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock my_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.267     0.267 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.231     0.498    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.026     0.524 r  clk_IBUF_BUFG_inst/O
                         net (fo=18740, unplaced)     0.114     0.638    clk_IBUF_BUFG
                         FDCE                                         r  im1_reg[95]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.104     0.742 r  im1_reg[95]/Q
                         net (fo=1, unplaced)         0.094     0.836    im1[95]
                         FDCE                                         r  im1_p_reg[103]/D
  -------------------------------------------------------------------    -------------------

                         (clock my_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.243     0.678    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.030     0.708 r  clk_IBUF_BUFG_inst/O
                         net (fo=18740, unplaced)     0.259     0.967    clk_IBUF_BUFG
                         FDCE                                         r  im1_p_reg[103]/C
                         clock pessimism             -0.184     0.783    
                         FDCE (Hold_fdce_C_D)        -0.013     0.770    im1_p_reg[103]
  -------------------------------------------------------------------
                         required time                         -0.770    
                         arrival time                           0.836    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 im1_reg[96]/C
                            (rising edge-triggered cell FDCE clocked by my_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            im1_p_reg[104]/D
                            (rising edge-triggered cell FDCE clocked by my_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             my_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (my_clk rise@0.000ns - my_clk rise@0.000ns)
  Data Path Delay:        0.198ns  (logic 0.104ns (52.598%)  route 0.094ns (47.402%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.967ns
    Source Clock Delay      (SCD):    0.638ns
    Clock Pessimism Removal (CPR):    0.184ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock my_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.267     0.267 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.231     0.498    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.026     0.524 r  clk_IBUF_BUFG_inst/O
                         net (fo=18740, unplaced)     0.114     0.638    clk_IBUF_BUFG
                         FDCE                                         r  im1_reg[96]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.104     0.742 r  im1_reg[96]/Q
                         net (fo=1, unplaced)         0.094     0.836    im1[96]
                         FDCE                                         r  im1_p_reg[104]/D
  -------------------------------------------------------------------    -------------------

                         (clock my_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.243     0.678    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.030     0.708 r  clk_IBUF_BUFG_inst/O
                         net (fo=18740, unplaced)     0.259     0.967    clk_IBUF_BUFG
                         FDCE                                         r  im1_p_reg[104]/C
                         clock pessimism             -0.184     0.783    
                         FDCE (Hold_fdce_C_D)        -0.013     0.770    im1_p_reg[104]
  -------------------------------------------------------------------
                         required time                         -0.770    
                         arrival time                           0.836    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 im1_reg[97]/C
                            (rising edge-triggered cell FDCE clocked by my_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            im1_p_reg[105]/D
                            (rising edge-triggered cell FDCE clocked by my_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             my_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (my_clk rise@0.000ns - my_clk rise@0.000ns)
  Data Path Delay:        0.198ns  (logic 0.104ns (52.598%)  route 0.094ns (47.402%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.967ns
    Source Clock Delay      (SCD):    0.638ns
    Clock Pessimism Removal (CPR):    0.184ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock my_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.267     0.267 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.231     0.498    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.026     0.524 r  clk_IBUF_BUFG_inst/O
                         net (fo=18740, unplaced)     0.114     0.638    clk_IBUF_BUFG
                         FDCE                                         r  im1_reg[97]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.104     0.742 r  im1_reg[97]/Q
                         net (fo=1, unplaced)         0.094     0.836    im1[97]
                         FDCE                                         r  im1_p_reg[105]/D
  -------------------------------------------------------------------    -------------------

                         (clock my_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.243     0.678    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.030     0.708 r  clk_IBUF_BUFG_inst/O
                         net (fo=18740, unplaced)     0.259     0.967    clk_IBUF_BUFG
                         FDCE                                         r  im1_p_reg[105]/C
                         clock pessimism             -0.184     0.783    
                         FDCE (Hold_fdce_C_D)        -0.013     0.770    im1_p_reg[105]
  -------------------------------------------------------------------
                         required time                         -0.770    
                         arrival time                           0.836    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 im1_reg[98]/C
                            (rising edge-triggered cell FDCE clocked by my_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            im1_p_reg[106]/D
                            (rising edge-triggered cell FDCE clocked by my_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             my_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (my_clk rise@0.000ns - my_clk rise@0.000ns)
  Data Path Delay:        0.198ns  (logic 0.104ns (52.598%)  route 0.094ns (47.402%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.967ns
    Source Clock Delay      (SCD):    0.638ns
    Clock Pessimism Removal (CPR):    0.184ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock my_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.267     0.267 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.231     0.498    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.026     0.524 r  clk_IBUF_BUFG_inst/O
                         net (fo=18740, unplaced)     0.114     0.638    clk_IBUF_BUFG
                         FDCE                                         r  im1_reg[98]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.104     0.742 r  im1_reg[98]/Q
                         net (fo=1, unplaced)         0.094     0.836    im1[98]
                         FDCE                                         r  im1_p_reg[106]/D
  -------------------------------------------------------------------    -------------------

                         (clock my_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.243     0.678    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.030     0.708 r  clk_IBUF_BUFG_inst/O
                         net (fo=18740, unplaced)     0.259     0.967    clk_IBUF_BUFG
                         FDCE                                         r  im1_p_reg[106]/C
                         clock pessimism             -0.184     0.783    
                         FDCE (Hold_fdce_C_D)        -0.013     0.770    im1_p_reg[106]
  -------------------------------------------------------------------
                         required time                         -0.770    
                         arrival time                           0.836    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 im1_reg[99]/C
                            (rising edge-triggered cell FDCE clocked by my_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            im1_p_reg[107]/D
                            (rising edge-triggered cell FDCE clocked by my_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             my_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (my_clk rise@0.000ns - my_clk rise@0.000ns)
  Data Path Delay:        0.198ns  (logic 0.104ns (52.598%)  route 0.094ns (47.402%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.967ns
    Source Clock Delay      (SCD):    0.638ns
    Clock Pessimism Removal (CPR):    0.184ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock my_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.267     0.267 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.231     0.498    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.026     0.524 r  clk_IBUF_BUFG_inst/O
                         net (fo=18740, unplaced)     0.114     0.638    clk_IBUF_BUFG
                         FDCE                                         r  im1_reg[99]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.104     0.742 r  im1_reg[99]/Q
                         net (fo=1, unplaced)         0.094     0.836    im1[99]
                         FDCE                                         r  im1_p_reg[107]/D
  -------------------------------------------------------------------    -------------------

                         (clock my_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.243     0.678    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.030     0.708 r  clk_IBUF_BUFG_inst/O
                         net (fo=18740, unplaced)     0.259     0.967    clk_IBUF_BUFG
                         FDCE                                         r  im1_p_reg[107]/C
                         clock pessimism             -0.184     0.783    
                         FDCE (Hold_fdce_C_D)        -0.013     0.770    im1_p_reg[107]
  -------------------------------------------------------------------
                         required time                         -0.770    
                         arrival time                           0.836    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 im1_reg[100]/C
                            (rising edge-triggered cell FDCE clocked by my_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            im1_p_reg[108]/D
                            (rising edge-triggered cell FDCE clocked by my_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             my_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (my_clk rise@0.000ns - my_clk rise@0.000ns)
  Data Path Delay:        0.198ns  (logic 0.104ns (52.598%)  route 0.094ns (47.402%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.967ns
    Source Clock Delay      (SCD):    0.638ns
    Clock Pessimism Removal (CPR):    0.184ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock my_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.267     0.267 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.231     0.498    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.026     0.524 r  clk_IBUF_BUFG_inst/O
                         net (fo=18740, unplaced)     0.114     0.638    clk_IBUF_BUFG
                         FDCE                                         r  im1_reg[100]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.104     0.742 r  im1_reg[100]/Q
                         net (fo=1, unplaced)         0.094     0.836    im1[100]
                         FDCE                                         r  im1_p_reg[108]/D
  -------------------------------------------------------------------    -------------------

                         (clock my_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.243     0.678    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.030     0.708 r  clk_IBUF_BUFG_inst/O
                         net (fo=18740, unplaced)     0.259     0.967    clk_IBUF_BUFG
                         FDCE                                         r  im1_p_reg[108]/C
                         clock pessimism             -0.184     0.783    
                         FDCE (Hold_fdce_C_D)        -0.013     0.770    im1_p_reg[108]
  -------------------------------------------------------------------
                         required time                         -0.770    
                         arrival time                           0.836    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 im1_reg[101]/C
                            (rising edge-triggered cell FDCE clocked by my_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            im1_p_reg[109]/D
                            (rising edge-triggered cell FDCE clocked by my_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             my_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (my_clk rise@0.000ns - my_clk rise@0.000ns)
  Data Path Delay:        0.198ns  (logic 0.104ns (52.598%)  route 0.094ns (47.402%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.967ns
    Source Clock Delay      (SCD):    0.638ns
    Clock Pessimism Removal (CPR):    0.184ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock my_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.267     0.267 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.231     0.498    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.026     0.524 r  clk_IBUF_BUFG_inst/O
                         net (fo=18740, unplaced)     0.114     0.638    clk_IBUF_BUFG
                         FDCE                                         r  im1_reg[101]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.104     0.742 r  im1_reg[101]/Q
                         net (fo=1, unplaced)         0.094     0.836    im1[101]
                         FDCE                                         r  im1_p_reg[109]/D
  -------------------------------------------------------------------    -------------------

                         (clock my_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.243     0.678    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.030     0.708 r  clk_IBUF_BUFG_inst/O
                         net (fo=18740, unplaced)     0.259     0.967    clk_IBUF_BUFG
                         FDCE                                         r  im1_p_reg[109]/C
                         clock pessimism             -0.184     0.783    
                         FDCE (Hold_fdce_C_D)        -0.013     0.770    im1_p_reg[109]
  -------------------------------------------------------------------
                         required time                         -0.770    
                         arrival time                           0.836    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 im1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by my_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            im1_p_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by my_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             my_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (my_clk rise@0.000ns - my_clk rise@0.000ns)
  Data Path Delay:        0.198ns  (logic 0.104ns (52.598%)  route 0.094ns (47.402%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.967ns
    Source Clock Delay      (SCD):    0.638ns
    Clock Pessimism Removal (CPR):    0.184ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock my_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.267     0.267 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.231     0.498    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.026     0.524 r  clk_IBUF_BUFG_inst/O
                         net (fo=18740, unplaced)     0.114     0.638    clk_IBUF_BUFG
                         FDCE                                         r  im1_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.104     0.742 r  im1_reg[2]/Q
                         net (fo=1, unplaced)         0.094     0.836    im1[2]
                         FDCE                                         r  im1_p_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock my_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.243     0.678    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.030     0.708 r  clk_IBUF_BUFG_inst/O
                         net (fo=18740, unplaced)     0.259     0.967    clk_IBUF_BUFG
                         FDCE                                         r  im1_p_reg[10]/C
                         clock pessimism             -0.184     0.783    
                         FDCE (Hold_fdce_C_D)        -0.013     0.770    im1_p_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.770    
                         arrival time                           0.836    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 im1_reg[102]/C
                            (rising edge-triggered cell FDCE clocked by my_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            im1_p_reg[110]/D
                            (rising edge-triggered cell FDCE clocked by my_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             my_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (my_clk rise@0.000ns - my_clk rise@0.000ns)
  Data Path Delay:        0.198ns  (logic 0.104ns (52.598%)  route 0.094ns (47.402%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.967ns
    Source Clock Delay      (SCD):    0.638ns
    Clock Pessimism Removal (CPR):    0.184ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock my_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.267     0.267 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.231     0.498    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.026     0.524 r  clk_IBUF_BUFG_inst/O
                         net (fo=18740, unplaced)     0.114     0.638    clk_IBUF_BUFG
                         FDCE                                         r  im1_reg[102]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.104     0.742 r  im1_reg[102]/Q
                         net (fo=1, unplaced)         0.094     0.836    im1[102]
                         FDCE                                         r  im1_p_reg[110]/D
  -------------------------------------------------------------------    -------------------

                         (clock my_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.243     0.678    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.030     0.708 r  clk_IBUF_BUFG_inst/O
                         net (fo=18740, unplaced)     0.259     0.967    clk_IBUF_BUFG
                         FDCE                                         r  im1_p_reg[110]/C
                         clock pessimism             -0.184     0.783    
                         FDCE (Hold_fdce_C_D)        -0.013     0.770    im1_p_reg[110]
  -------------------------------------------------------------------
                         required time                         -0.770    
                         arrival time                           0.836    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 im1_reg[103]/C
                            (rising edge-triggered cell FDCE clocked by my_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            im1_p_reg[111]/D
                            (rising edge-triggered cell FDCE clocked by my_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             my_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (my_clk rise@0.000ns - my_clk rise@0.000ns)
  Data Path Delay:        0.198ns  (logic 0.104ns (52.598%)  route 0.094ns (47.402%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.967ns
    Source Clock Delay      (SCD):    0.638ns
    Clock Pessimism Removal (CPR):    0.184ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock my_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.267     0.267 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.231     0.498    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.026     0.524 r  clk_IBUF_BUFG_inst/O
                         net (fo=18740, unplaced)     0.114     0.638    clk_IBUF_BUFG
                         FDCE                                         r  im1_reg[103]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.104     0.742 r  im1_reg[103]/Q
                         net (fo=1, unplaced)         0.094     0.836    im1[103]
                         FDCE                                         r  im1_p_reg[111]/D
  -------------------------------------------------------------------    -------------------

                         (clock my_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.243     0.678    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.030     0.708 r  clk_IBUF_BUFG_inst/O
                         net (fo=18740, unplaced)     0.259     0.967    clk_IBUF_BUFG
                         FDCE                                         r  im1_p_reg[111]/C
                         clock pessimism             -0.184     0.783    
                         FDCE (Hold_fdce_C_D)        -0.013     0.770    im1_p_reg[111]
  -------------------------------------------------------------------
                         required time                         -0.770    
                         arrival time                           0.836    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 im1_reg[104]/C
                            (rising edge-triggered cell FDCE clocked by my_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            im1_p_reg[112]/D
                            (rising edge-triggered cell FDCE clocked by my_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             my_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (my_clk rise@0.000ns - my_clk rise@0.000ns)
  Data Path Delay:        0.198ns  (logic 0.104ns (52.598%)  route 0.094ns (47.402%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.967ns
    Source Clock Delay      (SCD):    0.638ns
    Clock Pessimism Removal (CPR):    0.184ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock my_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.267     0.267 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.231     0.498    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.026     0.524 r  clk_IBUF_BUFG_inst/O
                         net (fo=18740, unplaced)     0.114     0.638    clk_IBUF_BUFG
                         FDCE                                         r  im1_reg[104]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.104     0.742 r  im1_reg[104]/Q
                         net (fo=1, unplaced)         0.094     0.836    im1[104]
                         FDCE                                         r  im1_p_reg[112]/D
  -------------------------------------------------------------------    -------------------

                         (clock my_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.243     0.678    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.030     0.708 r  clk_IBUF_BUFG_inst/O
                         net (fo=18740, unplaced)     0.259     0.967    clk_IBUF_BUFG
                         FDCE                                         r  im1_p_reg[112]/C
                         clock pessimism             -0.184     0.783    
                         FDCE (Hold_fdce_C_D)        -0.013     0.770    im1_p_reg[112]
  -------------------------------------------------------------------
                         required time                         -0.770    
                         arrival time                           0.836    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 im1_reg[105]/C
                            (rising edge-triggered cell FDCE clocked by my_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            im1_p_reg[113]/D
                            (rising edge-triggered cell FDCE clocked by my_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             my_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (my_clk rise@0.000ns - my_clk rise@0.000ns)
  Data Path Delay:        0.198ns  (logic 0.104ns (52.598%)  route 0.094ns (47.402%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.967ns
    Source Clock Delay      (SCD):    0.638ns
    Clock Pessimism Removal (CPR):    0.184ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock my_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.267     0.267 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.231     0.498    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.026     0.524 r  clk_IBUF_BUFG_inst/O
                         net (fo=18740, unplaced)     0.114     0.638    clk_IBUF_BUFG
                         FDCE                                         r  im1_reg[105]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.104     0.742 r  im1_reg[105]/Q
                         net (fo=1, unplaced)         0.094     0.836    im1[105]
                         FDCE                                         r  im1_p_reg[113]/D
  -------------------------------------------------------------------    -------------------

                         (clock my_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.243     0.678    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.030     0.708 r  clk_IBUF_BUFG_inst/O
                         net (fo=18740, unplaced)     0.259     0.967    clk_IBUF_BUFG
                         FDCE                                         r  im1_p_reg[113]/C
                         clock pessimism             -0.184     0.783    
                         FDCE (Hold_fdce_C_D)        -0.013     0.770    im1_p_reg[113]
  -------------------------------------------------------------------
                         required time                         -0.770    
                         arrival time                           0.836    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 im1_reg[106]/C
                            (rising edge-triggered cell FDCE clocked by my_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            im1_p_reg[114]/D
                            (rising edge-triggered cell FDCE clocked by my_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             my_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (my_clk rise@0.000ns - my_clk rise@0.000ns)
  Data Path Delay:        0.198ns  (logic 0.104ns (52.598%)  route 0.094ns (47.402%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.967ns
    Source Clock Delay      (SCD):    0.638ns
    Clock Pessimism Removal (CPR):    0.184ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock my_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.267     0.267 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.231     0.498    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.026     0.524 r  clk_IBUF_BUFG_inst/O
                         net (fo=18740, unplaced)     0.114     0.638    clk_IBUF_BUFG
                         FDCE                                         r  im1_reg[106]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.104     0.742 r  im1_reg[106]/Q
                         net (fo=1, unplaced)         0.094     0.836    im1[106]
                         FDCE                                         r  im1_p_reg[114]/D
  -------------------------------------------------------------------    -------------------

                         (clock my_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.243     0.678    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.030     0.708 r  clk_IBUF_BUFG_inst/O
                         net (fo=18740, unplaced)     0.259     0.967    clk_IBUF_BUFG
                         FDCE                                         r  im1_p_reg[114]/C
                         clock pessimism             -0.184     0.783    
                         FDCE (Hold_fdce_C_D)        -0.013     0.770    im1_p_reg[114]
  -------------------------------------------------------------------
                         required time                         -0.770    
                         arrival time                           0.836    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 im1_reg[107]/C
                            (rising edge-triggered cell FDCE clocked by my_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            im1_p_reg[115]/D
                            (rising edge-triggered cell FDCE clocked by my_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             my_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (my_clk rise@0.000ns - my_clk rise@0.000ns)
  Data Path Delay:        0.198ns  (logic 0.104ns (52.598%)  route 0.094ns (47.402%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.967ns
    Source Clock Delay      (SCD):    0.638ns
    Clock Pessimism Removal (CPR):    0.184ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock my_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.267     0.267 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.231     0.498    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.026     0.524 r  clk_IBUF_BUFG_inst/O
                         net (fo=18740, unplaced)     0.114     0.638    clk_IBUF_BUFG
                         FDCE                                         r  im1_reg[107]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.104     0.742 r  im1_reg[107]/Q
                         net (fo=1, unplaced)         0.094     0.836    im1[107]
                         FDCE                                         r  im1_p_reg[115]/D
  -------------------------------------------------------------------    -------------------

                         (clock my_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.243     0.678    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.030     0.708 r  clk_IBUF_BUFG_inst/O
                         net (fo=18740, unplaced)     0.259     0.967    clk_IBUF_BUFG
                         FDCE                                         r  im1_p_reg[115]/C
                         clock pessimism             -0.184     0.783    
                         FDCE (Hold_fdce_C_D)        -0.013     0.770    im1_p_reg[115]
  -------------------------------------------------------------------
                         required time                         -0.770    
                         arrival time                           0.836    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 im1_reg[108]/C
                            (rising edge-triggered cell FDCE clocked by my_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            im1_p_reg[116]/D
                            (rising edge-triggered cell FDCE clocked by my_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             my_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (my_clk rise@0.000ns - my_clk rise@0.000ns)
  Data Path Delay:        0.198ns  (logic 0.104ns (52.598%)  route 0.094ns (47.402%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.967ns
    Source Clock Delay      (SCD):    0.638ns
    Clock Pessimism Removal (CPR):    0.184ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock my_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.267     0.267 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.231     0.498    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.026     0.524 r  clk_IBUF_BUFG_inst/O
                         net (fo=18740, unplaced)     0.114     0.638    clk_IBUF_BUFG
                         FDCE                                         r  im1_reg[108]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.104     0.742 r  im1_reg[108]/Q
                         net (fo=1, unplaced)         0.094     0.836    im1[108]
                         FDCE                                         r  im1_p_reg[116]/D
  -------------------------------------------------------------------    -------------------

                         (clock my_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.243     0.678    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.030     0.708 r  clk_IBUF_BUFG_inst/O
                         net (fo=18740, unplaced)     0.259     0.967    clk_IBUF_BUFG
                         FDCE                                         r  im1_p_reg[116]/C
                         clock pessimism             -0.184     0.783    
                         FDCE (Hold_fdce_C_D)        -0.013     0.770    im1_p_reg[116]
  -------------------------------------------------------------------
                         required time                         -0.770    
                         arrival time                           0.836    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 im1_reg[109]/C
                            (rising edge-triggered cell FDCE clocked by my_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            im1_p_reg[117]/D
                            (rising edge-triggered cell FDCE clocked by my_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             my_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (my_clk rise@0.000ns - my_clk rise@0.000ns)
  Data Path Delay:        0.198ns  (logic 0.104ns (52.598%)  route 0.094ns (47.402%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.967ns
    Source Clock Delay      (SCD):    0.638ns
    Clock Pessimism Removal (CPR):    0.184ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock my_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.267     0.267 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.231     0.498    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.026     0.524 r  clk_IBUF_BUFG_inst/O
                         net (fo=18740, unplaced)     0.114     0.638    clk_IBUF_BUFG
                         FDCE                                         r  im1_reg[109]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.104     0.742 r  im1_reg[109]/Q
                         net (fo=1, unplaced)         0.094     0.836    im1[109]
                         FDCE                                         r  im1_p_reg[117]/D
  -------------------------------------------------------------------    -------------------

                         (clock my_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.243     0.678    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.030     0.708 r  clk_IBUF_BUFG_inst/O
                         net (fo=18740, unplaced)     0.259     0.967    clk_IBUF_BUFG
                         FDCE                                         r  im1_p_reg[117]/C
                         clock pessimism             -0.184     0.783    
                         FDCE (Hold_fdce_C_D)        -0.013     0.770    im1_p_reg[117]
  -------------------------------------------------------------------
                         required time                         -0.770    
                         arrival time                           0.836    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 im1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by my_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            im1_p_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by my_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             my_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (my_clk rise@0.000ns - my_clk rise@0.000ns)
  Data Path Delay:        0.198ns  (logic 0.104ns (52.598%)  route 0.094ns (47.402%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.967ns
    Source Clock Delay      (SCD):    0.638ns
    Clock Pessimism Removal (CPR):    0.184ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock my_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.267     0.267 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.231     0.498    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.026     0.524 r  clk_IBUF_BUFG_inst/O
                         net (fo=18740, unplaced)     0.114     0.638    clk_IBUF_BUFG
                         FDCE                                         r  im1_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.104     0.742 r  im1_reg[3]/Q
                         net (fo=1, unplaced)         0.094     0.836    im1[3]
                         FDCE                                         r  im1_p_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock my_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.243     0.678    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.030     0.708 r  clk_IBUF_BUFG_inst/O
                         net (fo=18740, unplaced)     0.259     0.967    clk_IBUF_BUFG
                         FDCE                                         r  im1_p_reg[11]/C
                         clock pessimism             -0.184     0.783    
                         FDCE (Hold_fdce_C_D)        -0.013     0.770    im1_p_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.770    
                         arrival time                           0.836    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 im1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by my_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            im1_p_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by my_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             my_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (my_clk rise@0.000ns - my_clk rise@0.000ns)
  Data Path Delay:        0.198ns  (logic 0.104ns (52.598%)  route 0.094ns (47.402%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.967ns
    Source Clock Delay      (SCD):    0.638ns
    Clock Pessimism Removal (CPR):    0.184ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock my_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.267     0.267 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.231     0.498    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.026     0.524 r  clk_IBUF_BUFG_inst/O
                         net (fo=18740, unplaced)     0.114     0.638    clk_IBUF_BUFG
                         FDCE                                         r  im1_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.104     0.742 r  im1_reg[4]/Q
                         net (fo=1, unplaced)         0.094     0.836    im1[4]
                         FDCE                                         r  im1_p_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock my_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.243     0.678    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.030     0.708 r  clk_IBUF_BUFG_inst/O
                         net (fo=18740, unplaced)     0.259     0.967    clk_IBUF_BUFG
                         FDCE                                         r  im1_p_reg[12]/C
                         clock pessimism             -0.184     0.783    
                         FDCE (Hold_fdce_C_D)        -0.013     0.770    im1_p_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.770    
                         arrival time                           0.836    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 im1_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by my_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            im1_p_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by my_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             my_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (my_clk rise@0.000ns - my_clk rise@0.000ns)
  Data Path Delay:        0.198ns  (logic 0.104ns (52.598%)  route 0.094ns (47.402%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.967ns
    Source Clock Delay      (SCD):    0.638ns
    Clock Pessimism Removal (CPR):    0.184ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock my_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.267     0.267 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.231     0.498    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.026     0.524 r  clk_IBUF_BUFG_inst/O
                         net (fo=18740, unplaced)     0.114     0.638    clk_IBUF_BUFG
                         FDCE                                         r  im1_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.104     0.742 r  im1_reg[5]/Q
                         net (fo=1, unplaced)         0.094     0.836    im1[5]
                         FDCE                                         r  im1_p_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock my_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.243     0.678    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.030     0.708 r  clk_IBUF_BUFG_inst/O
                         net (fo=18740, unplaced)     0.259     0.967    clk_IBUF_BUFG
                         FDCE                                         r  im1_p_reg[13]/C
                         clock pessimism             -0.184     0.783    
                         FDCE (Hold_fdce_C_D)        -0.013     0.770    im1_p_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.770    
                         arrival time                           0.836    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 im1_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by my_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            im1_p_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by my_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             my_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (my_clk rise@0.000ns - my_clk rise@0.000ns)
  Data Path Delay:        0.198ns  (logic 0.104ns (52.598%)  route 0.094ns (47.402%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.967ns
    Source Clock Delay      (SCD):    0.638ns
    Clock Pessimism Removal (CPR):    0.184ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock my_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.267     0.267 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.231     0.498    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.026     0.524 r  clk_IBUF_BUFG_inst/O
                         net (fo=18740, unplaced)     0.114     0.638    clk_IBUF_BUFG
                         FDCE                                         r  im1_reg[6]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.104     0.742 r  im1_reg[6]/Q
                         net (fo=1, unplaced)         0.094     0.836    im1[6]
                         FDCE                                         r  im1_p_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock my_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.243     0.678    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.030     0.708 r  clk_IBUF_BUFG_inst/O
                         net (fo=18740, unplaced)     0.259     0.967    clk_IBUF_BUFG
                         FDCE                                         r  im1_p_reg[14]/C
                         clock pessimism             -0.184     0.783    
                         FDCE (Hold_fdce_C_D)        -0.013     0.770    im1_p_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.770    
                         arrival time                           0.836    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 im1_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by my_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            im1_p_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by my_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             my_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (my_clk rise@0.000ns - my_clk rise@0.000ns)
  Data Path Delay:        0.198ns  (logic 0.104ns (52.598%)  route 0.094ns (47.402%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.967ns
    Source Clock Delay      (SCD):    0.638ns
    Clock Pessimism Removal (CPR):    0.184ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock my_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.267     0.267 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.231     0.498    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.026     0.524 r  clk_IBUF_BUFG_inst/O
                         net (fo=18740, unplaced)     0.114     0.638    clk_IBUF_BUFG
                         FDCE                                         r  im1_reg[7]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.104     0.742 r  im1_reg[7]/Q
                         net (fo=1, unplaced)         0.094     0.836    im1[7]
                         FDCE                                         r  im1_p_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock my_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.243     0.678    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.030     0.708 r  clk_IBUF_BUFG_inst/O
                         net (fo=18740, unplaced)     0.259     0.967    clk_IBUF_BUFG
                         FDCE                                         r  im1_p_reg[15]/C
                         clock pessimism             -0.184     0.783    
                         FDCE (Hold_fdce_C_D)        -0.013     0.770    im1_p_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.770    
                         arrival time                           0.836    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 im1_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by my_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            im1_p_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by my_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             my_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (my_clk rise@0.000ns - my_clk rise@0.000ns)
  Data Path Delay:        0.198ns  (logic 0.104ns (52.598%)  route 0.094ns (47.402%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.967ns
    Source Clock Delay      (SCD):    0.638ns
    Clock Pessimism Removal (CPR):    0.184ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock my_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.267     0.267 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.231     0.498    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.026     0.524 r  clk_IBUF_BUFG_inst/O
                         net (fo=18740, unplaced)     0.114     0.638    clk_IBUF_BUFG
                         FDCE                                         r  im1_reg[8]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.104     0.742 r  im1_reg[8]/Q
                         net (fo=1, unplaced)         0.094     0.836    im1[8]
                         FDCE                                         r  im1_p_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock my_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.243     0.678    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.030     0.708 r  clk_IBUF_BUFG_inst/O
                         net (fo=18740, unplaced)     0.259     0.967    clk_IBUF_BUFG
                         FDCE                                         r  im1_p_reg[16]/C
                         clock pessimism             -0.184     0.783    
                         FDCE (Hold_fdce_C_D)        -0.013     0.770    im1_p_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.770    
                         arrival time                           0.836    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 im1_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by my_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            im1_p_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by my_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             my_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (my_clk rise@0.000ns - my_clk rise@0.000ns)
  Data Path Delay:        0.198ns  (logic 0.104ns (52.598%)  route 0.094ns (47.402%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.967ns
    Source Clock Delay      (SCD):    0.638ns
    Clock Pessimism Removal (CPR):    0.184ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock my_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.267     0.267 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.231     0.498    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.026     0.524 r  clk_IBUF_BUFG_inst/O
                         net (fo=18740, unplaced)     0.114     0.638    clk_IBUF_BUFG
                         FDCE                                         r  im1_reg[9]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.104     0.742 r  im1_reg[9]/Q
                         net (fo=1, unplaced)         0.094     0.836    im1[9]
                         FDCE                                         r  im1_p_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock my_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.243     0.678    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.030     0.708 r  clk_IBUF_BUFG_inst/O
                         net (fo=18740, unplaced)     0.259     0.967    clk_IBUF_BUFG
                         FDCE                                         r  im1_p_reg[17]/C
                         clock pessimism             -0.184     0.783    
                         FDCE (Hold_fdce_C_D)        -0.013     0.770    im1_p_reg[17]
  -------------------------------------------------------------------
                         required time                         -0.770    
                         arrival time                           0.836    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 im1_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by my_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            im1_p_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by my_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             my_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (my_clk rise@0.000ns - my_clk rise@0.000ns)
  Data Path Delay:        0.198ns  (logic 0.104ns (52.598%)  route 0.094ns (47.402%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.967ns
    Source Clock Delay      (SCD):    0.638ns
    Clock Pessimism Removal (CPR):    0.184ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock my_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.267     0.267 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.231     0.498    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.026     0.524 r  clk_IBUF_BUFG_inst/O
                         net (fo=18740, unplaced)     0.114     0.638    clk_IBUF_BUFG
                         FDCE                                         r  im1_reg[10]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.104     0.742 r  im1_reg[10]/Q
                         net (fo=1, unplaced)         0.094     0.836    im1[10]
                         FDCE                                         r  im1_p_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock my_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.243     0.678    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.030     0.708 r  clk_IBUF_BUFG_inst/O
                         net (fo=18740, unplaced)     0.259     0.967    clk_IBUF_BUFG
                         FDCE                                         r  im1_p_reg[18]/C
                         clock pessimism             -0.184     0.783    
                         FDCE (Hold_fdce_C_D)        -0.013     0.770    im1_p_reg[18]
  -------------------------------------------------------------------
                         required time                         -0.770    
                         arrival time                           0.836    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 im1_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by my_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            im1_p_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by my_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             my_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (my_clk rise@0.000ns - my_clk rise@0.000ns)
  Data Path Delay:        0.198ns  (logic 0.104ns (52.598%)  route 0.094ns (47.402%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.967ns
    Source Clock Delay      (SCD):    0.638ns
    Clock Pessimism Removal (CPR):    0.184ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock my_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.267     0.267 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.231     0.498    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.026     0.524 r  clk_IBUF_BUFG_inst/O
                         net (fo=18740, unplaced)     0.114     0.638    clk_IBUF_BUFG
                         FDCE                                         r  im1_reg[11]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.104     0.742 r  im1_reg[11]/Q
                         net (fo=1, unplaced)         0.094     0.836    im1[11]
                         FDCE                                         r  im1_p_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock my_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.243     0.678    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.030     0.708 r  clk_IBUF_BUFG_inst/O
                         net (fo=18740, unplaced)     0.259     0.967    clk_IBUF_BUFG
                         FDCE                                         r  im1_p_reg[19]/C
                         clock pessimism             -0.184     0.783    
                         FDCE (Hold_fdce_C_D)        -0.013     0.770    im1_p_reg[19]
  -------------------------------------------------------------------
                         required time                         -0.770    
                         arrival time                           0.836    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 im1_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by my_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            im1_p_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by my_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             my_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (my_clk rise@0.000ns - my_clk rise@0.000ns)
  Data Path Delay:        0.198ns  (logic 0.104ns (52.598%)  route 0.094ns (47.402%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.967ns
    Source Clock Delay      (SCD):    0.638ns
    Clock Pessimism Removal (CPR):    0.184ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock my_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.267     0.267 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.231     0.498    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.026     0.524 r  clk_IBUF_BUFG_inst/O
                         net (fo=18740, unplaced)     0.114     0.638    clk_IBUF_BUFG
                         FDCE                                         r  im1_reg[12]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.104     0.742 r  im1_reg[12]/Q
                         net (fo=1, unplaced)         0.094     0.836    im1[12]
                         FDCE                                         r  im1_p_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock my_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.243     0.678    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.030     0.708 r  clk_IBUF_BUFG_inst/O
                         net (fo=18740, unplaced)     0.259     0.967    clk_IBUF_BUFG
                         FDCE                                         r  im1_p_reg[20]/C
                         clock pessimism             -0.184     0.783    
                         FDCE (Hold_fdce_C_D)        -0.013     0.770    im1_p_reg[20]
  -------------------------------------------------------------------
                         required time                         -0.770    
                         arrival time                           0.836    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 im1_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by my_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            im1_p_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by my_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             my_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (my_clk rise@0.000ns - my_clk rise@0.000ns)
  Data Path Delay:        0.198ns  (logic 0.104ns (52.598%)  route 0.094ns (47.402%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.967ns
    Source Clock Delay      (SCD):    0.638ns
    Clock Pessimism Removal (CPR):    0.184ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock my_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.267     0.267 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.231     0.498    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.026     0.524 r  clk_IBUF_BUFG_inst/O
                         net (fo=18740, unplaced)     0.114     0.638    clk_IBUF_BUFG
                         FDCE                                         r  im1_reg[13]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.104     0.742 r  im1_reg[13]/Q
                         net (fo=1, unplaced)         0.094     0.836    im1[13]
                         FDCE                                         r  im1_p_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock my_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.243     0.678    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.030     0.708 r  clk_IBUF_BUFG_inst/O
                         net (fo=18740, unplaced)     0.259     0.967    clk_IBUF_BUFG
                         FDCE                                         r  im1_p_reg[21]/C
                         clock pessimism             -0.184     0.783    
                         FDCE (Hold_fdce_C_D)        -0.013     0.770    im1_p_reg[21]
  -------------------------------------------------------------------
                         required time                         -0.770    
                         arrival time                           0.836    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 im1_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by my_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            im1_p_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by my_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             my_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (my_clk rise@0.000ns - my_clk rise@0.000ns)
  Data Path Delay:        0.198ns  (logic 0.104ns (52.598%)  route 0.094ns (47.402%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.967ns
    Source Clock Delay      (SCD):    0.638ns
    Clock Pessimism Removal (CPR):    0.184ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock my_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.267     0.267 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.231     0.498    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.026     0.524 r  clk_IBUF_BUFG_inst/O
                         net (fo=18740, unplaced)     0.114     0.638    clk_IBUF_BUFG
                         FDCE                                         r  im1_reg[14]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.104     0.742 r  im1_reg[14]/Q
                         net (fo=1, unplaced)         0.094     0.836    im1[14]
                         FDCE                                         r  im1_p_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock my_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.243     0.678    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.030     0.708 r  clk_IBUF_BUFG_inst/O
                         net (fo=18740, unplaced)     0.259     0.967    clk_IBUF_BUFG
                         FDCE                                         r  im1_p_reg[22]/C
                         clock pessimism             -0.184     0.783    
                         FDCE (Hold_fdce_C_D)        -0.013     0.770    im1_p_reg[22]
  -------------------------------------------------------------------
                         required time                         -0.770    
                         arrival time                           0.836    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 im1_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by my_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            im1_p_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by my_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             my_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (my_clk rise@0.000ns - my_clk rise@0.000ns)
  Data Path Delay:        0.198ns  (logic 0.104ns (52.598%)  route 0.094ns (47.402%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.967ns
    Source Clock Delay      (SCD):    0.638ns
    Clock Pessimism Removal (CPR):    0.184ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock my_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.267     0.267 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.231     0.498    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.026     0.524 r  clk_IBUF_BUFG_inst/O
                         net (fo=18740, unplaced)     0.114     0.638    clk_IBUF_BUFG
                         FDCE                                         r  im1_reg[15]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.104     0.742 r  im1_reg[15]/Q
                         net (fo=1, unplaced)         0.094     0.836    im1[15]
                         FDCE                                         r  im1_p_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock my_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.243     0.678    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.030     0.708 r  clk_IBUF_BUFG_inst/O
                         net (fo=18740, unplaced)     0.259     0.967    clk_IBUF_BUFG
                         FDCE                                         r  im1_p_reg[23]/C
                         clock pessimism             -0.184     0.783    
                         FDCE (Hold_fdce_C_D)        -0.013     0.770    im1_p_reg[23]
  -------------------------------------------------------------------
                         required time                         -0.770    
                         arrival time                           0.836    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 im1_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by my_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            im1_p_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by my_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             my_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (my_clk rise@0.000ns - my_clk rise@0.000ns)
  Data Path Delay:        0.198ns  (logic 0.104ns (52.598%)  route 0.094ns (47.402%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.967ns
    Source Clock Delay      (SCD):    0.638ns
    Clock Pessimism Removal (CPR):    0.184ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock my_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.267     0.267 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.231     0.498    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.026     0.524 r  clk_IBUF_BUFG_inst/O
                         net (fo=18740, unplaced)     0.114     0.638    clk_IBUF_BUFG
                         FDCE                                         r  im1_reg[16]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.104     0.742 r  im1_reg[16]/Q
                         net (fo=1, unplaced)         0.094     0.836    im1[16]
                         FDCE                                         r  im1_p_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock my_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.243     0.678    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.030     0.708 r  clk_IBUF_BUFG_inst/O
                         net (fo=18740, unplaced)     0.259     0.967    clk_IBUF_BUFG
                         FDCE                                         r  im1_p_reg[24]/C
                         clock pessimism             -0.184     0.783    
                         FDCE (Hold_fdce_C_D)        -0.013     0.770    im1_p_reg[24]
  -------------------------------------------------------------------
                         required time                         -0.770    
                         arrival time                           0.836    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 im1_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by my_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            im1_p_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by my_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             my_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (my_clk rise@0.000ns - my_clk rise@0.000ns)
  Data Path Delay:        0.198ns  (logic 0.104ns (52.598%)  route 0.094ns (47.402%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.967ns
    Source Clock Delay      (SCD):    0.638ns
    Clock Pessimism Removal (CPR):    0.184ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock my_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.267     0.267 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.231     0.498    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.026     0.524 r  clk_IBUF_BUFG_inst/O
                         net (fo=18740, unplaced)     0.114     0.638    clk_IBUF_BUFG
                         FDCE                                         r  im1_reg[17]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.104     0.742 r  im1_reg[17]/Q
                         net (fo=1, unplaced)         0.094     0.836    im1[17]
                         FDCE                                         r  im1_p_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock my_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.243     0.678    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.030     0.708 r  clk_IBUF_BUFG_inst/O
                         net (fo=18740, unplaced)     0.259     0.967    clk_IBUF_BUFG
                         FDCE                                         r  im1_p_reg[25]/C
                         clock pessimism             -0.184     0.783    
                         FDCE (Hold_fdce_C_D)        -0.013     0.770    im1_p_reg[25]
  -------------------------------------------------------------------
                         required time                         -0.770    
                         arrival time                           0.836    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 im1_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by my_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            im1_p_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by my_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             my_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (my_clk rise@0.000ns - my_clk rise@0.000ns)
  Data Path Delay:        0.198ns  (logic 0.104ns (52.598%)  route 0.094ns (47.402%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.967ns
    Source Clock Delay      (SCD):    0.638ns
    Clock Pessimism Removal (CPR):    0.184ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock my_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.267     0.267 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.231     0.498    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.026     0.524 r  clk_IBUF_BUFG_inst/O
                         net (fo=18740, unplaced)     0.114     0.638    clk_IBUF_BUFG
                         FDCE                                         r  im1_reg[18]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.104     0.742 r  im1_reg[18]/Q
                         net (fo=1, unplaced)         0.094     0.836    im1[18]
                         FDCE                                         r  im1_p_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock my_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.243     0.678    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.030     0.708 r  clk_IBUF_BUFG_inst/O
                         net (fo=18740, unplaced)     0.259     0.967    clk_IBUF_BUFG
                         FDCE                                         r  im1_p_reg[26]/C
                         clock pessimism             -0.184     0.783    
                         FDCE (Hold_fdce_C_D)        -0.013     0.770    im1_p_reg[26]
  -------------------------------------------------------------------
                         required time                         -0.770    
                         arrival time                           0.836    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 im1_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by my_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            im1_p_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by my_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             my_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (my_clk rise@0.000ns - my_clk rise@0.000ns)
  Data Path Delay:        0.198ns  (logic 0.104ns (52.598%)  route 0.094ns (47.402%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.967ns
    Source Clock Delay      (SCD):    0.638ns
    Clock Pessimism Removal (CPR):    0.184ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock my_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.267     0.267 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.231     0.498    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.026     0.524 r  clk_IBUF_BUFG_inst/O
                         net (fo=18740, unplaced)     0.114     0.638    clk_IBUF_BUFG
                         FDCE                                         r  im1_reg[19]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.104     0.742 r  im1_reg[19]/Q
                         net (fo=1, unplaced)         0.094     0.836    im1[19]
                         FDCE                                         r  im1_p_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock my_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.243     0.678    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.030     0.708 r  clk_IBUF_BUFG_inst/O
                         net (fo=18740, unplaced)     0.259     0.967    clk_IBUF_BUFG
                         FDCE                                         r  im1_p_reg[27]/C
                         clock pessimism             -0.184     0.783    
                         FDCE (Hold_fdce_C_D)        -0.013     0.770    im1_p_reg[27]
  -------------------------------------------------------------------
                         required time                         -0.770    
                         arrival time                           0.836    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 im1_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by my_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            im1_p_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by my_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             my_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (my_clk rise@0.000ns - my_clk rise@0.000ns)
  Data Path Delay:        0.198ns  (logic 0.104ns (52.598%)  route 0.094ns (47.402%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.967ns
    Source Clock Delay      (SCD):    0.638ns
    Clock Pessimism Removal (CPR):    0.184ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock my_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.267     0.267 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.231     0.498    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.026     0.524 r  clk_IBUF_BUFG_inst/O
                         net (fo=18740, unplaced)     0.114     0.638    clk_IBUF_BUFG
                         FDCE                                         r  im1_reg[20]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.104     0.742 r  im1_reg[20]/Q
                         net (fo=1, unplaced)         0.094     0.836    im1[20]
                         FDCE                                         r  im1_p_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock my_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.243     0.678    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.030     0.708 r  clk_IBUF_BUFG_inst/O
                         net (fo=18740, unplaced)     0.259     0.967    clk_IBUF_BUFG
                         FDCE                                         r  im1_p_reg[28]/C
                         clock pessimism             -0.184     0.783    
                         FDCE (Hold_fdce_C_D)        -0.013     0.770    im1_p_reg[28]
  -------------------------------------------------------------------
                         required time                         -0.770    
                         arrival time                           0.836    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 im1_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by my_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            im1_p_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by my_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             my_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (my_clk rise@0.000ns - my_clk rise@0.000ns)
  Data Path Delay:        0.198ns  (logic 0.104ns (52.598%)  route 0.094ns (47.402%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.967ns
    Source Clock Delay      (SCD):    0.638ns
    Clock Pessimism Removal (CPR):    0.184ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock my_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.267     0.267 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.231     0.498    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.026     0.524 r  clk_IBUF_BUFG_inst/O
                         net (fo=18740, unplaced)     0.114     0.638    clk_IBUF_BUFG
                         FDCE                                         r  im1_reg[21]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.104     0.742 r  im1_reg[21]/Q
                         net (fo=1, unplaced)         0.094     0.836    im1[21]
                         FDCE                                         r  im1_p_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock my_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.243     0.678    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.030     0.708 r  clk_IBUF_BUFG_inst/O
                         net (fo=18740, unplaced)     0.259     0.967    clk_IBUF_BUFG
                         FDCE                                         r  im1_p_reg[29]/C
                         clock pessimism             -0.184     0.783    
                         FDCE (Hold_fdce_C_D)        -0.013     0.770    im1_p_reg[29]
  -------------------------------------------------------------------
                         required time                         -0.770    
                         arrival time                           0.836    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 im1_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by my_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            im1_p_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by my_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             my_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (my_clk rise@0.000ns - my_clk rise@0.000ns)
  Data Path Delay:        0.198ns  (logic 0.104ns (52.598%)  route 0.094ns (47.402%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.967ns
    Source Clock Delay      (SCD):    0.638ns
    Clock Pessimism Removal (CPR):    0.184ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock my_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.267     0.267 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.231     0.498    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.026     0.524 r  clk_IBUF_BUFG_inst/O
                         net (fo=18740, unplaced)     0.114     0.638    clk_IBUF_BUFG
                         FDCE                                         r  im1_reg[22]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.104     0.742 r  im1_reg[22]/Q
                         net (fo=1, unplaced)         0.094     0.836    im1[22]
                         FDCE                                         r  im1_p_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock my_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.243     0.678    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.030     0.708 r  clk_IBUF_BUFG_inst/O
                         net (fo=18740, unplaced)     0.259     0.967    clk_IBUF_BUFG
                         FDCE                                         r  im1_p_reg[30]/C
                         clock pessimism             -0.184     0.783    
                         FDCE (Hold_fdce_C_D)        -0.013     0.770    im1_p_reg[30]
  -------------------------------------------------------------------
                         required time                         -0.770    
                         arrival time                           0.836    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 im1_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by my_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            im1_p_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by my_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             my_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (my_clk rise@0.000ns - my_clk rise@0.000ns)
  Data Path Delay:        0.198ns  (logic 0.104ns (52.598%)  route 0.094ns (47.402%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.967ns
    Source Clock Delay      (SCD):    0.638ns
    Clock Pessimism Removal (CPR):    0.184ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock my_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.267     0.267 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.231     0.498    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.026     0.524 r  clk_IBUF_BUFG_inst/O
                         net (fo=18740, unplaced)     0.114     0.638    clk_IBUF_BUFG
                         FDCE                                         r  im1_reg[23]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.104     0.742 r  im1_reg[23]/Q
                         net (fo=1, unplaced)         0.094     0.836    im1[23]
                         FDCE                                         r  im1_p_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock my_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.243     0.678    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.030     0.708 r  clk_IBUF_BUFG_inst/O
                         net (fo=18740, unplaced)     0.259     0.967    clk_IBUF_BUFG
                         FDCE                                         r  im1_p_reg[31]/C
                         clock pessimism             -0.184     0.783    
                         FDCE (Hold_fdce_C_D)        -0.013     0.770    im1_p_reg[31]
  -------------------------------------------------------------------
                         required time                         -0.770    
                         arrival time                           0.836    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 im1_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by my_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            im1_p_reg[32]/D
                            (rising edge-triggered cell FDCE clocked by my_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             my_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (my_clk rise@0.000ns - my_clk rise@0.000ns)
  Data Path Delay:        0.198ns  (logic 0.104ns (52.598%)  route 0.094ns (47.402%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.967ns
    Source Clock Delay      (SCD):    0.638ns
    Clock Pessimism Removal (CPR):    0.184ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock my_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.267     0.267 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.231     0.498    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.026     0.524 r  clk_IBUF_BUFG_inst/O
                         net (fo=18740, unplaced)     0.114     0.638    clk_IBUF_BUFG
                         FDCE                                         r  im1_reg[24]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.104     0.742 r  im1_reg[24]/Q
                         net (fo=1, unplaced)         0.094     0.836    im1[24]
                         FDCE                                         r  im1_p_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock my_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.243     0.678    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.030     0.708 r  clk_IBUF_BUFG_inst/O
                         net (fo=18740, unplaced)     0.259     0.967    clk_IBUF_BUFG
                         FDCE                                         r  im1_p_reg[32]/C
                         clock pessimism             -0.184     0.783    
                         FDCE (Hold_fdce_C_D)        -0.013     0.770    im1_p_reg[32]
  -------------------------------------------------------------------
                         required time                         -0.770    
                         arrival time                           0.836    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 im1_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by my_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            im1_p_reg[33]/D
                            (rising edge-triggered cell FDCE clocked by my_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             my_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (my_clk rise@0.000ns - my_clk rise@0.000ns)
  Data Path Delay:        0.198ns  (logic 0.104ns (52.598%)  route 0.094ns (47.402%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.967ns
    Source Clock Delay      (SCD):    0.638ns
    Clock Pessimism Removal (CPR):    0.184ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock my_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.267     0.267 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.231     0.498    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.026     0.524 r  clk_IBUF_BUFG_inst/O
                         net (fo=18740, unplaced)     0.114     0.638    clk_IBUF_BUFG
                         FDCE                                         r  im1_reg[25]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.104     0.742 r  im1_reg[25]/Q
                         net (fo=1, unplaced)         0.094     0.836    im1[25]
                         FDCE                                         r  im1_p_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock my_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.243     0.678    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.030     0.708 r  clk_IBUF_BUFG_inst/O
                         net (fo=18740, unplaced)     0.259     0.967    clk_IBUF_BUFG
                         FDCE                                         r  im1_p_reg[33]/C
                         clock pessimism             -0.184     0.783    
                         FDCE (Hold_fdce_C_D)        -0.013     0.770    im1_p_reg[33]
  -------------------------------------------------------------------
                         required time                         -0.770    
                         arrival time                           0.836    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 im1_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by my_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            im1_p_reg[34]/D
                            (rising edge-triggered cell FDCE clocked by my_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             my_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (my_clk rise@0.000ns - my_clk rise@0.000ns)
  Data Path Delay:        0.198ns  (logic 0.104ns (52.598%)  route 0.094ns (47.402%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.967ns
    Source Clock Delay      (SCD):    0.638ns
    Clock Pessimism Removal (CPR):    0.184ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock my_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.267     0.267 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.231     0.498    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.026     0.524 r  clk_IBUF_BUFG_inst/O
                         net (fo=18740, unplaced)     0.114     0.638    clk_IBUF_BUFG
                         FDCE                                         r  im1_reg[26]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.104     0.742 r  im1_reg[26]/Q
                         net (fo=1, unplaced)         0.094     0.836    im1[26]
                         FDCE                                         r  im1_p_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock my_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.243     0.678    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.030     0.708 r  clk_IBUF_BUFG_inst/O
                         net (fo=18740, unplaced)     0.259     0.967    clk_IBUF_BUFG
                         FDCE                                         r  im1_p_reg[34]/C
                         clock pessimism             -0.184     0.783    
                         FDCE (Hold_fdce_C_D)        -0.013     0.770    im1_p_reg[34]
  -------------------------------------------------------------------
                         required time                         -0.770    
                         arrival time                           0.836    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 im1_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by my_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            im1_p_reg[35]/D
                            (rising edge-triggered cell FDCE clocked by my_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             my_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (my_clk rise@0.000ns - my_clk rise@0.000ns)
  Data Path Delay:        0.198ns  (logic 0.104ns (52.598%)  route 0.094ns (47.402%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.967ns
    Source Clock Delay      (SCD):    0.638ns
    Clock Pessimism Removal (CPR):    0.184ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock my_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.267     0.267 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.231     0.498    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.026     0.524 r  clk_IBUF_BUFG_inst/O
                         net (fo=18740, unplaced)     0.114     0.638    clk_IBUF_BUFG
                         FDCE                                         r  im1_reg[27]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.104     0.742 r  im1_reg[27]/Q
                         net (fo=1, unplaced)         0.094     0.836    im1[27]
                         FDCE                                         r  im1_p_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock my_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.243     0.678    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.030     0.708 r  clk_IBUF_BUFG_inst/O
                         net (fo=18740, unplaced)     0.259     0.967    clk_IBUF_BUFG
                         FDCE                                         r  im1_p_reg[35]/C
                         clock pessimism             -0.184     0.783    
                         FDCE (Hold_fdce_C_D)        -0.013     0.770    im1_p_reg[35]
  -------------------------------------------------------------------
                         required time                         -0.770    
                         arrival time                           0.836    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 im1_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by my_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            im1_p_reg[36]/D
                            (rising edge-triggered cell FDCE clocked by my_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             my_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (my_clk rise@0.000ns - my_clk rise@0.000ns)
  Data Path Delay:        0.198ns  (logic 0.104ns (52.598%)  route 0.094ns (47.402%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.967ns
    Source Clock Delay      (SCD):    0.638ns
    Clock Pessimism Removal (CPR):    0.184ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock my_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.267     0.267 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.231     0.498    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.026     0.524 r  clk_IBUF_BUFG_inst/O
                         net (fo=18740, unplaced)     0.114     0.638    clk_IBUF_BUFG
                         FDCE                                         r  im1_reg[28]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.104     0.742 r  im1_reg[28]/Q
                         net (fo=1, unplaced)         0.094     0.836    im1[28]
                         FDCE                                         r  im1_p_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock my_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.243     0.678    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.030     0.708 r  clk_IBUF_BUFG_inst/O
                         net (fo=18740, unplaced)     0.259     0.967    clk_IBUF_BUFG
                         FDCE                                         r  im1_p_reg[36]/C
                         clock pessimism             -0.184     0.783    
                         FDCE (Hold_fdce_C_D)        -0.013     0.770    im1_p_reg[36]
  -------------------------------------------------------------------
                         required time                         -0.770    
                         arrival time                           0.836    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 im1_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by my_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            im1_p_reg[37]/D
                            (rising edge-triggered cell FDCE clocked by my_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             my_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (my_clk rise@0.000ns - my_clk rise@0.000ns)
  Data Path Delay:        0.198ns  (logic 0.104ns (52.598%)  route 0.094ns (47.402%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.967ns
    Source Clock Delay      (SCD):    0.638ns
    Clock Pessimism Removal (CPR):    0.184ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock my_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.267     0.267 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.231     0.498    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.026     0.524 r  clk_IBUF_BUFG_inst/O
                         net (fo=18740, unplaced)     0.114     0.638    clk_IBUF_BUFG
                         FDCE                                         r  im1_reg[29]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.104     0.742 r  im1_reg[29]/Q
                         net (fo=1, unplaced)         0.094     0.836    im1[29]
                         FDCE                                         r  im1_p_reg[37]/D
  -------------------------------------------------------------------    -------------------

                         (clock my_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.243     0.678    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.030     0.708 r  clk_IBUF_BUFG_inst/O
                         net (fo=18740, unplaced)     0.259     0.967    clk_IBUF_BUFG
                         FDCE                                         r  im1_p_reg[37]/C
                         clock pessimism             -0.184     0.783    
                         FDCE (Hold_fdce_C_D)        -0.013     0.770    im1_p_reg[37]
  -------------------------------------------------------------------
                         required time                         -0.770    
                         arrival time                           0.836    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 im1_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by my_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            im1_p_reg[38]/D
                            (rising edge-triggered cell FDCE clocked by my_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             my_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (my_clk rise@0.000ns - my_clk rise@0.000ns)
  Data Path Delay:        0.198ns  (logic 0.104ns (52.598%)  route 0.094ns (47.402%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.967ns
    Source Clock Delay      (SCD):    0.638ns
    Clock Pessimism Removal (CPR):    0.184ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock my_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.267     0.267 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.231     0.498    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.026     0.524 r  clk_IBUF_BUFG_inst/O
                         net (fo=18740, unplaced)     0.114     0.638    clk_IBUF_BUFG
                         FDCE                                         r  im1_reg[30]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.104     0.742 r  im1_reg[30]/Q
                         net (fo=1, unplaced)         0.094     0.836    im1[30]
                         FDCE                                         r  im1_p_reg[38]/D
  -------------------------------------------------------------------    -------------------

                         (clock my_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.243     0.678    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.030     0.708 r  clk_IBUF_BUFG_inst/O
                         net (fo=18740, unplaced)     0.259     0.967    clk_IBUF_BUFG
                         FDCE                                         r  im1_p_reg[38]/C
                         clock pessimism             -0.184     0.783    
                         FDCE (Hold_fdce_C_D)        -0.013     0.770    im1_p_reg[38]
  -------------------------------------------------------------------
                         required time                         -0.770    
                         arrival time                           0.836    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 im1_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by my_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            im1_p_reg[39]/D
                            (rising edge-triggered cell FDCE clocked by my_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             my_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (my_clk rise@0.000ns - my_clk rise@0.000ns)
  Data Path Delay:        0.198ns  (logic 0.104ns (52.598%)  route 0.094ns (47.402%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.967ns
    Source Clock Delay      (SCD):    0.638ns
    Clock Pessimism Removal (CPR):    0.184ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock my_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.267     0.267 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.231     0.498    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.026     0.524 r  clk_IBUF_BUFG_inst/O
                         net (fo=18740, unplaced)     0.114     0.638    clk_IBUF_BUFG
                         FDCE                                         r  im1_reg[31]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.104     0.742 r  im1_reg[31]/Q
                         net (fo=1, unplaced)         0.094     0.836    im1[31]
                         FDCE                                         r  im1_p_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock my_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.243     0.678    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.030     0.708 r  clk_IBUF_BUFG_inst/O
                         net (fo=18740, unplaced)     0.259     0.967    clk_IBUF_BUFG
                         FDCE                                         r  im1_p_reg[39]/C
                         clock pessimism             -0.184     0.783    
                         FDCE (Hold_fdce_C_D)        -0.013     0.770    im1_p_reg[39]
  -------------------------------------------------------------------
                         required time                         -0.770    
                         arrival time                           0.836    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 im1_reg[32]/C
                            (rising edge-triggered cell FDCE clocked by my_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            im1_p_reg[40]/D
                            (rising edge-triggered cell FDCE clocked by my_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             my_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (my_clk rise@0.000ns - my_clk rise@0.000ns)
  Data Path Delay:        0.198ns  (logic 0.104ns (52.598%)  route 0.094ns (47.402%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.967ns
    Source Clock Delay      (SCD):    0.638ns
    Clock Pessimism Removal (CPR):    0.184ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock my_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.267     0.267 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.231     0.498    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.026     0.524 r  clk_IBUF_BUFG_inst/O
                         net (fo=18740, unplaced)     0.114     0.638    clk_IBUF_BUFG
                         FDCE                                         r  im1_reg[32]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.104     0.742 r  im1_reg[32]/Q
                         net (fo=1, unplaced)         0.094     0.836    im1[32]
                         FDCE                                         r  im1_p_reg[40]/D
  -------------------------------------------------------------------    -------------------

                         (clock my_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.243     0.678    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.030     0.708 r  clk_IBUF_BUFG_inst/O
                         net (fo=18740, unplaced)     0.259     0.967    clk_IBUF_BUFG
                         FDCE                                         r  im1_p_reg[40]/C
                         clock pessimism             -0.184     0.783    
                         FDCE (Hold_fdce_C_D)        -0.013     0.770    im1_p_reg[40]
  -------------------------------------------------------------------
                         required time                         -0.770    
                         arrival time                           0.836    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 im1_reg[33]/C
                            (rising edge-triggered cell FDCE clocked by my_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            im1_p_reg[41]/D
                            (rising edge-triggered cell FDCE clocked by my_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             my_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (my_clk rise@0.000ns - my_clk rise@0.000ns)
  Data Path Delay:        0.198ns  (logic 0.104ns (52.598%)  route 0.094ns (47.402%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.967ns
    Source Clock Delay      (SCD):    0.638ns
    Clock Pessimism Removal (CPR):    0.184ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock my_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.267     0.267 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.231     0.498    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.026     0.524 r  clk_IBUF_BUFG_inst/O
                         net (fo=18740, unplaced)     0.114     0.638    clk_IBUF_BUFG
                         FDCE                                         r  im1_reg[33]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.104     0.742 r  im1_reg[33]/Q
                         net (fo=1, unplaced)         0.094     0.836    im1[33]
                         FDCE                                         r  im1_p_reg[41]/D
  -------------------------------------------------------------------    -------------------

                         (clock my_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.243     0.678    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.030     0.708 r  clk_IBUF_BUFG_inst/O
                         net (fo=18740, unplaced)     0.259     0.967    clk_IBUF_BUFG
                         FDCE                                         r  im1_p_reg[41]/C
                         clock pessimism             -0.184     0.783    
                         FDCE (Hold_fdce_C_D)        -0.013     0.770    im1_p_reg[41]
  -------------------------------------------------------------------
                         required time                         -0.770    
                         arrival time                           0.836    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 im1_reg[34]/C
                            (rising edge-triggered cell FDCE clocked by my_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            im1_p_reg[42]/D
                            (rising edge-triggered cell FDCE clocked by my_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             my_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (my_clk rise@0.000ns - my_clk rise@0.000ns)
  Data Path Delay:        0.198ns  (logic 0.104ns (52.598%)  route 0.094ns (47.402%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.967ns
    Source Clock Delay      (SCD):    0.638ns
    Clock Pessimism Removal (CPR):    0.184ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock my_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.267     0.267 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.231     0.498    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.026     0.524 r  clk_IBUF_BUFG_inst/O
                         net (fo=18740, unplaced)     0.114     0.638    clk_IBUF_BUFG
                         FDCE                                         r  im1_reg[34]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.104     0.742 r  im1_reg[34]/Q
                         net (fo=1, unplaced)         0.094     0.836    im1[34]
                         FDCE                                         r  im1_p_reg[42]/D
  -------------------------------------------------------------------    -------------------

                         (clock my_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.243     0.678    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.030     0.708 r  clk_IBUF_BUFG_inst/O
                         net (fo=18740, unplaced)     0.259     0.967    clk_IBUF_BUFG
                         FDCE                                         r  im1_p_reg[42]/C
                         clock pessimism             -0.184     0.783    
                         FDCE (Hold_fdce_C_D)        -0.013     0.770    im1_p_reg[42]
  -------------------------------------------------------------------
                         required time                         -0.770    
                         arrival time                           0.836    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 im1_reg[35]/C
                            (rising edge-triggered cell FDCE clocked by my_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            im1_p_reg[43]/D
                            (rising edge-triggered cell FDCE clocked by my_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             my_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (my_clk rise@0.000ns - my_clk rise@0.000ns)
  Data Path Delay:        0.198ns  (logic 0.104ns (52.598%)  route 0.094ns (47.402%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.967ns
    Source Clock Delay      (SCD):    0.638ns
    Clock Pessimism Removal (CPR):    0.184ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock my_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.267     0.267 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.231     0.498    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.026     0.524 r  clk_IBUF_BUFG_inst/O
                         net (fo=18740, unplaced)     0.114     0.638    clk_IBUF_BUFG
                         FDCE                                         r  im1_reg[35]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.104     0.742 r  im1_reg[35]/Q
                         net (fo=1, unplaced)         0.094     0.836    im1[35]
                         FDCE                                         r  im1_p_reg[43]/D
  -------------------------------------------------------------------    -------------------

                         (clock my_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.243     0.678    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.030     0.708 r  clk_IBUF_BUFG_inst/O
                         net (fo=18740, unplaced)     0.259     0.967    clk_IBUF_BUFG
                         FDCE                                         r  im1_p_reg[43]/C
                         clock pessimism             -0.184     0.783    
                         FDCE (Hold_fdce_C_D)        -0.013     0.770    im1_p_reg[43]
  -------------------------------------------------------------------
                         required time                         -0.770    
                         arrival time                           0.836    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 im1_reg[36]/C
                            (rising edge-triggered cell FDCE clocked by my_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            im1_p_reg[44]/D
                            (rising edge-triggered cell FDCE clocked by my_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             my_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (my_clk rise@0.000ns - my_clk rise@0.000ns)
  Data Path Delay:        0.198ns  (logic 0.104ns (52.598%)  route 0.094ns (47.402%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.967ns
    Source Clock Delay      (SCD):    0.638ns
    Clock Pessimism Removal (CPR):    0.184ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock my_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.267     0.267 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.231     0.498    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.026     0.524 r  clk_IBUF_BUFG_inst/O
                         net (fo=18740, unplaced)     0.114     0.638    clk_IBUF_BUFG
                         FDCE                                         r  im1_reg[36]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.104     0.742 r  im1_reg[36]/Q
                         net (fo=1, unplaced)         0.094     0.836    im1[36]
                         FDCE                                         r  im1_p_reg[44]/D
  -------------------------------------------------------------------    -------------------

                         (clock my_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.243     0.678    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.030     0.708 r  clk_IBUF_BUFG_inst/O
                         net (fo=18740, unplaced)     0.259     0.967    clk_IBUF_BUFG
                         FDCE                                         r  im1_p_reg[44]/C
                         clock pessimism             -0.184     0.783    
                         FDCE (Hold_fdce_C_D)        -0.013     0.770    im1_p_reg[44]
  -------------------------------------------------------------------
                         required time                         -0.770    
                         arrival time                           0.836    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 im1_reg[37]/C
                            (rising edge-triggered cell FDCE clocked by my_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            im1_p_reg[45]/D
                            (rising edge-triggered cell FDCE clocked by my_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             my_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (my_clk rise@0.000ns - my_clk rise@0.000ns)
  Data Path Delay:        0.198ns  (logic 0.104ns (52.598%)  route 0.094ns (47.402%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.967ns
    Source Clock Delay      (SCD):    0.638ns
    Clock Pessimism Removal (CPR):    0.184ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock my_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.267     0.267 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.231     0.498    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.026     0.524 r  clk_IBUF_BUFG_inst/O
                         net (fo=18740, unplaced)     0.114     0.638    clk_IBUF_BUFG
                         FDCE                                         r  im1_reg[37]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.104     0.742 r  im1_reg[37]/Q
                         net (fo=1, unplaced)         0.094     0.836    im1[37]
                         FDCE                                         r  im1_p_reg[45]/D
  -------------------------------------------------------------------    -------------------

                         (clock my_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.243     0.678    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.030     0.708 r  clk_IBUF_BUFG_inst/O
                         net (fo=18740, unplaced)     0.259     0.967    clk_IBUF_BUFG
                         FDCE                                         r  im1_p_reg[45]/C
                         clock pessimism             -0.184     0.783    
                         FDCE (Hold_fdce_C_D)        -0.013     0.770    im1_p_reg[45]
  -------------------------------------------------------------------
                         required time                         -0.770    
                         arrival time                           0.836    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 im1_reg[38]/C
                            (rising edge-triggered cell FDCE clocked by my_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            im1_p_reg[46]/D
                            (rising edge-triggered cell FDCE clocked by my_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             my_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (my_clk rise@0.000ns - my_clk rise@0.000ns)
  Data Path Delay:        0.198ns  (logic 0.104ns (52.598%)  route 0.094ns (47.402%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.967ns
    Source Clock Delay      (SCD):    0.638ns
    Clock Pessimism Removal (CPR):    0.184ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock my_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.267     0.267 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.231     0.498    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.026     0.524 r  clk_IBUF_BUFG_inst/O
                         net (fo=18740, unplaced)     0.114     0.638    clk_IBUF_BUFG
                         FDCE                                         r  im1_reg[38]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.104     0.742 r  im1_reg[38]/Q
                         net (fo=1, unplaced)         0.094     0.836    im1[38]
                         FDCE                                         r  im1_p_reg[46]/D
  -------------------------------------------------------------------    -------------------

                         (clock my_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.243     0.678    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.030     0.708 r  clk_IBUF_BUFG_inst/O
                         net (fo=18740, unplaced)     0.259     0.967    clk_IBUF_BUFG
                         FDCE                                         r  im1_p_reg[46]/C
                         clock pessimism             -0.184     0.783    
                         FDCE (Hold_fdce_C_D)        -0.013     0.770    im1_p_reg[46]
  -------------------------------------------------------------------
                         required time                         -0.770    
                         arrival time                           0.836    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 im1_reg[39]/C
                            (rising edge-triggered cell FDCE clocked by my_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            im1_p_reg[47]/D
                            (rising edge-triggered cell FDCE clocked by my_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             my_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (my_clk rise@0.000ns - my_clk rise@0.000ns)
  Data Path Delay:        0.198ns  (logic 0.104ns (52.598%)  route 0.094ns (47.402%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.967ns
    Source Clock Delay      (SCD):    0.638ns
    Clock Pessimism Removal (CPR):    0.184ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock my_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.267     0.267 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.231     0.498    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.026     0.524 r  clk_IBUF_BUFG_inst/O
                         net (fo=18740, unplaced)     0.114     0.638    clk_IBUF_BUFG
                         FDCE                                         r  im1_reg[39]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.104     0.742 r  im1_reg[39]/Q
                         net (fo=1, unplaced)         0.094     0.836    im1[39]
                         FDCE                                         r  im1_p_reg[47]/D
  -------------------------------------------------------------------    -------------------

                         (clock my_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.243     0.678    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.030     0.708 r  clk_IBUF_BUFG_inst/O
                         net (fo=18740, unplaced)     0.259     0.967    clk_IBUF_BUFG
                         FDCE                                         r  im1_p_reg[47]/C
                         clock pessimism             -0.184     0.783    
                         FDCE (Hold_fdce_C_D)        -0.013     0.770    im1_p_reg[47]
  -------------------------------------------------------------------
                         required time                         -0.770    
                         arrival time                           0.836    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 im1_reg[40]/C
                            (rising edge-triggered cell FDCE clocked by my_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            im1_p_reg[48]/D
                            (rising edge-triggered cell FDCE clocked by my_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             my_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (my_clk rise@0.000ns - my_clk rise@0.000ns)
  Data Path Delay:        0.198ns  (logic 0.104ns (52.598%)  route 0.094ns (47.402%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.967ns
    Source Clock Delay      (SCD):    0.638ns
    Clock Pessimism Removal (CPR):    0.184ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock my_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.267     0.267 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.231     0.498    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.026     0.524 r  clk_IBUF_BUFG_inst/O
                         net (fo=18740, unplaced)     0.114     0.638    clk_IBUF_BUFG
                         FDCE                                         r  im1_reg[40]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.104     0.742 r  im1_reg[40]/Q
                         net (fo=1, unplaced)         0.094     0.836    im1[40]
                         FDCE                                         r  im1_p_reg[48]/D
  -------------------------------------------------------------------    -------------------

                         (clock my_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.243     0.678    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.030     0.708 r  clk_IBUF_BUFG_inst/O
                         net (fo=18740, unplaced)     0.259     0.967    clk_IBUF_BUFG
                         FDCE                                         r  im1_p_reg[48]/C
                         clock pessimism             -0.184     0.783    
                         FDCE (Hold_fdce_C_D)        -0.013     0.770    im1_p_reg[48]
  -------------------------------------------------------------------
                         required time                         -0.770    
                         arrival time                           0.836    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 im1_reg[41]/C
                            (rising edge-triggered cell FDCE clocked by my_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            im1_p_reg[49]/D
                            (rising edge-triggered cell FDCE clocked by my_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             my_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (my_clk rise@0.000ns - my_clk rise@0.000ns)
  Data Path Delay:        0.198ns  (logic 0.104ns (52.598%)  route 0.094ns (47.402%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.967ns
    Source Clock Delay      (SCD):    0.638ns
    Clock Pessimism Removal (CPR):    0.184ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock my_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.267     0.267 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.231     0.498    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.026     0.524 r  clk_IBUF_BUFG_inst/O
                         net (fo=18740, unplaced)     0.114     0.638    clk_IBUF_BUFG
                         FDCE                                         r  im1_reg[41]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.104     0.742 r  im1_reg[41]/Q
                         net (fo=1, unplaced)         0.094     0.836    im1[41]
                         FDCE                                         r  im1_p_reg[49]/D
  -------------------------------------------------------------------    -------------------

                         (clock my_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.243     0.678    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.030     0.708 r  clk_IBUF_BUFG_inst/O
                         net (fo=18740, unplaced)     0.259     0.967    clk_IBUF_BUFG
                         FDCE                                         r  im1_p_reg[49]/C
                         clock pessimism             -0.184     0.783    
                         FDCE (Hold_fdce_C_D)        -0.013     0.770    im1_p_reg[49]
  -------------------------------------------------------------------
                         required time                         -0.770    
                         arrival time                           0.836    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 im1_reg[42]/C
                            (rising edge-triggered cell FDCE clocked by my_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            im1_p_reg[50]/D
                            (rising edge-triggered cell FDCE clocked by my_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             my_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (my_clk rise@0.000ns - my_clk rise@0.000ns)
  Data Path Delay:        0.198ns  (logic 0.104ns (52.598%)  route 0.094ns (47.402%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.967ns
    Source Clock Delay      (SCD):    0.638ns
    Clock Pessimism Removal (CPR):    0.184ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock my_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.267     0.267 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.231     0.498    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.026     0.524 r  clk_IBUF_BUFG_inst/O
                         net (fo=18740, unplaced)     0.114     0.638    clk_IBUF_BUFG
                         FDCE                                         r  im1_reg[42]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.104     0.742 r  im1_reg[42]/Q
                         net (fo=1, unplaced)         0.094     0.836    im1[42]
                         FDCE                                         r  im1_p_reg[50]/D
  -------------------------------------------------------------------    -------------------

                         (clock my_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.243     0.678    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.030     0.708 r  clk_IBUF_BUFG_inst/O
                         net (fo=18740, unplaced)     0.259     0.967    clk_IBUF_BUFG
                         FDCE                                         r  im1_p_reg[50]/C
                         clock pessimism             -0.184     0.783    
                         FDCE (Hold_fdce_C_D)        -0.013     0.770    im1_p_reg[50]
  -------------------------------------------------------------------
                         required time                         -0.770    
                         arrival time                           0.836    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 im1_reg[43]/C
                            (rising edge-triggered cell FDCE clocked by my_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            im1_p_reg[51]/D
                            (rising edge-triggered cell FDCE clocked by my_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             my_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (my_clk rise@0.000ns - my_clk rise@0.000ns)
  Data Path Delay:        0.198ns  (logic 0.104ns (52.598%)  route 0.094ns (47.402%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.967ns
    Source Clock Delay      (SCD):    0.638ns
    Clock Pessimism Removal (CPR):    0.184ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock my_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.267     0.267 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.231     0.498    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.026     0.524 r  clk_IBUF_BUFG_inst/O
                         net (fo=18740, unplaced)     0.114     0.638    clk_IBUF_BUFG
                         FDCE                                         r  im1_reg[43]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.104     0.742 r  im1_reg[43]/Q
                         net (fo=1, unplaced)         0.094     0.836    im1[43]
                         FDCE                                         r  im1_p_reg[51]/D
  -------------------------------------------------------------------    -------------------

                         (clock my_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.243     0.678    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.030     0.708 r  clk_IBUF_BUFG_inst/O
                         net (fo=18740, unplaced)     0.259     0.967    clk_IBUF_BUFG
                         FDCE                                         r  im1_p_reg[51]/C
                         clock pessimism             -0.184     0.783    
                         FDCE (Hold_fdce_C_D)        -0.013     0.770    im1_p_reg[51]
  -------------------------------------------------------------------
                         required time                         -0.770    
                         arrival time                           0.836    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 im1_reg[44]/C
                            (rising edge-triggered cell FDCE clocked by my_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            im1_p_reg[52]/D
                            (rising edge-triggered cell FDCE clocked by my_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             my_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (my_clk rise@0.000ns - my_clk rise@0.000ns)
  Data Path Delay:        0.198ns  (logic 0.104ns (52.598%)  route 0.094ns (47.402%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.967ns
    Source Clock Delay      (SCD):    0.638ns
    Clock Pessimism Removal (CPR):    0.184ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock my_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.267     0.267 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.231     0.498    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.026     0.524 r  clk_IBUF_BUFG_inst/O
                         net (fo=18740, unplaced)     0.114     0.638    clk_IBUF_BUFG
                         FDCE                                         r  im1_reg[44]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.104     0.742 r  im1_reg[44]/Q
                         net (fo=1, unplaced)         0.094     0.836    im1[44]
                         FDCE                                         r  im1_p_reg[52]/D
  -------------------------------------------------------------------    -------------------

                         (clock my_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.243     0.678    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.030     0.708 r  clk_IBUF_BUFG_inst/O
                         net (fo=18740, unplaced)     0.259     0.967    clk_IBUF_BUFG
                         FDCE                                         r  im1_p_reg[52]/C
                         clock pessimism             -0.184     0.783    
                         FDCE (Hold_fdce_C_D)        -0.013     0.770    im1_p_reg[52]
  -------------------------------------------------------------------
                         required time                         -0.770    
                         arrival time                           0.836    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 im1_reg[45]/C
                            (rising edge-triggered cell FDCE clocked by my_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            im1_p_reg[53]/D
                            (rising edge-triggered cell FDCE clocked by my_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             my_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (my_clk rise@0.000ns - my_clk rise@0.000ns)
  Data Path Delay:        0.198ns  (logic 0.104ns (52.598%)  route 0.094ns (47.402%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.967ns
    Source Clock Delay      (SCD):    0.638ns
    Clock Pessimism Removal (CPR):    0.184ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock my_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.267     0.267 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.231     0.498    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.026     0.524 r  clk_IBUF_BUFG_inst/O
                         net (fo=18740, unplaced)     0.114     0.638    clk_IBUF_BUFG
                         FDCE                                         r  im1_reg[45]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.104     0.742 r  im1_reg[45]/Q
                         net (fo=1, unplaced)         0.094     0.836    im1[45]
                         FDCE                                         r  im1_p_reg[53]/D
  -------------------------------------------------------------------    -------------------

                         (clock my_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.243     0.678    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.030     0.708 r  clk_IBUF_BUFG_inst/O
                         net (fo=18740, unplaced)     0.259     0.967    clk_IBUF_BUFG
                         FDCE                                         r  im1_p_reg[53]/C
                         clock pessimism             -0.184     0.783    
                         FDCE (Hold_fdce_C_D)        -0.013     0.770    im1_p_reg[53]
  -------------------------------------------------------------------
                         required time                         -0.770    
                         arrival time                           0.836    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 im1_reg[46]/C
                            (rising edge-triggered cell FDCE clocked by my_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            im1_p_reg[54]/D
                            (rising edge-triggered cell FDCE clocked by my_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             my_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (my_clk rise@0.000ns - my_clk rise@0.000ns)
  Data Path Delay:        0.198ns  (logic 0.104ns (52.598%)  route 0.094ns (47.402%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.967ns
    Source Clock Delay      (SCD):    0.638ns
    Clock Pessimism Removal (CPR):    0.184ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock my_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.267     0.267 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.231     0.498    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.026     0.524 r  clk_IBUF_BUFG_inst/O
                         net (fo=18740, unplaced)     0.114     0.638    clk_IBUF_BUFG
                         FDCE                                         r  im1_reg[46]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.104     0.742 r  im1_reg[46]/Q
                         net (fo=1, unplaced)         0.094     0.836    im1[46]
                         FDCE                                         r  im1_p_reg[54]/D
  -------------------------------------------------------------------    -------------------

                         (clock my_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.243     0.678    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.030     0.708 r  clk_IBUF_BUFG_inst/O
                         net (fo=18740, unplaced)     0.259     0.967    clk_IBUF_BUFG
                         FDCE                                         r  im1_p_reg[54]/C
                         clock pessimism             -0.184     0.783    
                         FDCE (Hold_fdce_C_D)        -0.013     0.770    im1_p_reg[54]
  -------------------------------------------------------------------
                         required time                         -0.770    
                         arrival time                           0.836    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 im1_reg[47]/C
                            (rising edge-triggered cell FDCE clocked by my_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            im1_p_reg[55]/D
                            (rising edge-triggered cell FDCE clocked by my_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             my_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (my_clk rise@0.000ns - my_clk rise@0.000ns)
  Data Path Delay:        0.198ns  (logic 0.104ns (52.598%)  route 0.094ns (47.402%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.967ns
    Source Clock Delay      (SCD):    0.638ns
    Clock Pessimism Removal (CPR):    0.184ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock my_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.267     0.267 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.231     0.498    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.026     0.524 r  clk_IBUF_BUFG_inst/O
                         net (fo=18740, unplaced)     0.114     0.638    clk_IBUF_BUFG
                         FDCE                                         r  im1_reg[47]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.104     0.742 r  im1_reg[47]/Q
                         net (fo=1, unplaced)         0.094     0.836    im1[47]
                         FDCE                                         r  im1_p_reg[55]/D
  -------------------------------------------------------------------    -------------------

                         (clock my_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.243     0.678    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.030     0.708 r  clk_IBUF_BUFG_inst/O
                         net (fo=18740, unplaced)     0.259     0.967    clk_IBUF_BUFG
                         FDCE                                         r  im1_p_reg[55]/C
                         clock pessimism             -0.184     0.783    
                         FDCE (Hold_fdce_C_D)        -0.013     0.770    im1_p_reg[55]
  -------------------------------------------------------------------
                         required time                         -0.770    
                         arrival time                           0.836    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 im1_reg[48]/C
                            (rising edge-triggered cell FDCE clocked by my_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            im1_p_reg[56]/D
                            (rising edge-triggered cell FDCE clocked by my_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             my_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (my_clk rise@0.000ns - my_clk rise@0.000ns)
  Data Path Delay:        0.198ns  (logic 0.104ns (52.598%)  route 0.094ns (47.402%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.967ns
    Source Clock Delay      (SCD):    0.638ns
    Clock Pessimism Removal (CPR):    0.184ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock my_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.267     0.267 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.231     0.498    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.026     0.524 r  clk_IBUF_BUFG_inst/O
                         net (fo=18740, unplaced)     0.114     0.638    clk_IBUF_BUFG
                         FDCE                                         r  im1_reg[48]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.104     0.742 r  im1_reg[48]/Q
                         net (fo=1, unplaced)         0.094     0.836    im1[48]
                         FDCE                                         r  im1_p_reg[56]/D
  -------------------------------------------------------------------    -------------------

                         (clock my_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.243     0.678    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.030     0.708 r  clk_IBUF_BUFG_inst/O
                         net (fo=18740, unplaced)     0.259     0.967    clk_IBUF_BUFG
                         FDCE                                         r  im1_p_reg[56]/C
                         clock pessimism             -0.184     0.783    
                         FDCE (Hold_fdce_C_D)        -0.013     0.770    im1_p_reg[56]
  -------------------------------------------------------------------
                         required time                         -0.770    
                         arrival time                           0.836    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 im1_reg[49]/C
                            (rising edge-triggered cell FDCE clocked by my_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            im1_p_reg[57]/D
                            (rising edge-triggered cell FDCE clocked by my_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             my_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (my_clk rise@0.000ns - my_clk rise@0.000ns)
  Data Path Delay:        0.198ns  (logic 0.104ns (52.598%)  route 0.094ns (47.402%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.967ns
    Source Clock Delay      (SCD):    0.638ns
    Clock Pessimism Removal (CPR):    0.184ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock my_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.267     0.267 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.231     0.498    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.026     0.524 r  clk_IBUF_BUFG_inst/O
                         net (fo=18740, unplaced)     0.114     0.638    clk_IBUF_BUFG
                         FDCE                                         r  im1_reg[49]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.104     0.742 r  im1_reg[49]/Q
                         net (fo=1, unplaced)         0.094     0.836    im1[49]
                         FDCE                                         r  im1_p_reg[57]/D
  -------------------------------------------------------------------    -------------------

                         (clock my_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.243     0.678    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.030     0.708 r  clk_IBUF_BUFG_inst/O
                         net (fo=18740, unplaced)     0.259     0.967    clk_IBUF_BUFG
                         FDCE                                         r  im1_p_reg[57]/C
                         clock pessimism             -0.184     0.783    
                         FDCE (Hold_fdce_C_D)        -0.013     0.770    im1_p_reg[57]
  -------------------------------------------------------------------
                         required time                         -0.770    
                         arrival time                           0.836    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 im1_reg[50]/C
                            (rising edge-triggered cell FDCE clocked by my_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            im1_p_reg[58]/D
                            (rising edge-triggered cell FDCE clocked by my_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             my_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (my_clk rise@0.000ns - my_clk rise@0.000ns)
  Data Path Delay:        0.198ns  (logic 0.104ns (52.598%)  route 0.094ns (47.402%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.967ns
    Source Clock Delay      (SCD):    0.638ns
    Clock Pessimism Removal (CPR):    0.184ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock my_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.267     0.267 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.231     0.498    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.026     0.524 r  clk_IBUF_BUFG_inst/O
                         net (fo=18740, unplaced)     0.114     0.638    clk_IBUF_BUFG
                         FDCE                                         r  im1_reg[50]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.104     0.742 r  im1_reg[50]/Q
                         net (fo=1, unplaced)         0.094     0.836    im1[50]
                         FDCE                                         r  im1_p_reg[58]/D
  -------------------------------------------------------------------    -------------------

                         (clock my_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.243     0.678    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.030     0.708 r  clk_IBUF_BUFG_inst/O
                         net (fo=18740, unplaced)     0.259     0.967    clk_IBUF_BUFG
                         FDCE                                         r  im1_p_reg[58]/C
                         clock pessimism             -0.184     0.783    
                         FDCE (Hold_fdce_C_D)        -0.013     0.770    im1_p_reg[58]
  -------------------------------------------------------------------
                         required time                         -0.770    
                         arrival time                           0.836    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 im1_reg[51]/C
                            (rising edge-triggered cell FDCE clocked by my_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            im1_p_reg[59]/D
                            (rising edge-triggered cell FDCE clocked by my_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             my_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (my_clk rise@0.000ns - my_clk rise@0.000ns)
  Data Path Delay:        0.198ns  (logic 0.104ns (52.598%)  route 0.094ns (47.402%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.967ns
    Source Clock Delay      (SCD):    0.638ns
    Clock Pessimism Removal (CPR):    0.184ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock my_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.267     0.267 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.231     0.498    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.026     0.524 r  clk_IBUF_BUFG_inst/O
                         net (fo=18740, unplaced)     0.114     0.638    clk_IBUF_BUFG
                         FDCE                                         r  im1_reg[51]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.104     0.742 r  im1_reg[51]/Q
                         net (fo=1, unplaced)         0.094     0.836    im1[51]
                         FDCE                                         r  im1_p_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock my_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.243     0.678    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.030     0.708 r  clk_IBUF_BUFG_inst/O
                         net (fo=18740, unplaced)     0.259     0.967    clk_IBUF_BUFG
                         FDCE                                         r  im1_p_reg[59]/C
                         clock pessimism             -0.184     0.783    
                         FDCE (Hold_fdce_C_D)        -0.013     0.770    im1_p_reg[59]
  -------------------------------------------------------------------
                         required time                         -0.770    
                         arrival time                           0.836    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 im1_reg[52]/C
                            (rising edge-triggered cell FDCE clocked by my_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            im1_p_reg[60]/D
                            (rising edge-triggered cell FDCE clocked by my_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             my_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (my_clk rise@0.000ns - my_clk rise@0.000ns)
  Data Path Delay:        0.198ns  (logic 0.104ns (52.598%)  route 0.094ns (47.402%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.967ns
    Source Clock Delay      (SCD):    0.638ns
    Clock Pessimism Removal (CPR):    0.184ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock my_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.267     0.267 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.231     0.498    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.026     0.524 r  clk_IBUF_BUFG_inst/O
                         net (fo=18740, unplaced)     0.114     0.638    clk_IBUF_BUFG
                         FDCE                                         r  im1_reg[52]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.104     0.742 r  im1_reg[52]/Q
                         net (fo=1, unplaced)         0.094     0.836    im1[52]
                         FDCE                                         r  im1_p_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock my_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.243     0.678    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.030     0.708 r  clk_IBUF_BUFG_inst/O
                         net (fo=18740, unplaced)     0.259     0.967    clk_IBUF_BUFG
                         FDCE                                         r  im1_p_reg[60]/C
                         clock pessimism             -0.184     0.783    
                         FDCE (Hold_fdce_C_D)        -0.013     0.770    im1_p_reg[60]
  -------------------------------------------------------------------
                         required time                         -0.770    
                         arrival time                           0.836    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 im1_reg[53]/C
                            (rising edge-triggered cell FDCE clocked by my_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            im1_p_reg[61]/D
                            (rising edge-triggered cell FDCE clocked by my_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             my_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (my_clk rise@0.000ns - my_clk rise@0.000ns)
  Data Path Delay:        0.198ns  (logic 0.104ns (52.598%)  route 0.094ns (47.402%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.967ns
    Source Clock Delay      (SCD):    0.638ns
    Clock Pessimism Removal (CPR):    0.184ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock my_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.267     0.267 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.231     0.498    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.026     0.524 r  clk_IBUF_BUFG_inst/O
                         net (fo=18740, unplaced)     0.114     0.638    clk_IBUF_BUFG
                         FDCE                                         r  im1_reg[53]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.104     0.742 r  im1_reg[53]/Q
                         net (fo=1, unplaced)         0.094     0.836    im1[53]
                         FDCE                                         r  im1_p_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock my_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.243     0.678    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.030     0.708 r  clk_IBUF_BUFG_inst/O
                         net (fo=18740, unplaced)     0.259     0.967    clk_IBUF_BUFG
                         FDCE                                         r  im1_p_reg[61]/C
                         clock pessimism             -0.184     0.783    
                         FDCE (Hold_fdce_C_D)        -0.013     0.770    im1_p_reg[61]
  -------------------------------------------------------------------
                         required time                         -0.770    
                         arrival time                           0.836    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 im1_reg[54]/C
                            (rising edge-triggered cell FDCE clocked by my_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            im1_p_reg[62]/D
                            (rising edge-triggered cell FDCE clocked by my_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             my_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (my_clk rise@0.000ns - my_clk rise@0.000ns)
  Data Path Delay:        0.198ns  (logic 0.104ns (52.598%)  route 0.094ns (47.402%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.967ns
    Source Clock Delay      (SCD):    0.638ns
    Clock Pessimism Removal (CPR):    0.184ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock my_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.267     0.267 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.231     0.498    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.026     0.524 r  clk_IBUF_BUFG_inst/O
                         net (fo=18740, unplaced)     0.114     0.638    clk_IBUF_BUFG
                         FDCE                                         r  im1_reg[54]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.104     0.742 r  im1_reg[54]/Q
                         net (fo=1, unplaced)         0.094     0.836    im1[54]
                         FDCE                                         r  im1_p_reg[62]/D
  -------------------------------------------------------------------    -------------------

                         (clock my_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.243     0.678    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.030     0.708 r  clk_IBUF_BUFG_inst/O
                         net (fo=18740, unplaced)     0.259     0.967    clk_IBUF_BUFG
                         FDCE                                         r  im1_p_reg[62]/C
                         clock pessimism             -0.184     0.783    
                         FDCE (Hold_fdce_C_D)        -0.013     0.770    im1_p_reg[62]
  -------------------------------------------------------------------
                         required time                         -0.770    
                         arrival time                           0.836    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 im1_reg[55]/C
                            (rising edge-triggered cell FDCE clocked by my_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            im1_p_reg[63]/D
                            (rising edge-triggered cell FDCE clocked by my_clk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             my_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (my_clk rise@0.000ns - my_clk rise@0.000ns)
  Data Path Delay:        0.198ns  (logic 0.104ns (52.598%)  route 0.094ns (47.402%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.967ns
    Source Clock Delay      (SCD):    0.638ns
    Clock Pessimism Removal (CPR):    0.184ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock my_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.267     0.267 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.231     0.498    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.026     0.524 r  clk_IBUF_BUFG_inst/O
                         net (fo=18740, unplaced)     0.114     0.638    clk_IBUF_BUFG
                         FDCE                                         r  im1_reg[55]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.104     0.742 r  im1_reg[55]/Q
                         net (fo=1, unplaced)         0.094     0.836    im1[55]
                         FDCE                                         r  im1_p_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock my_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.243     0.678    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.030     0.708 r  clk_IBUF_BUFG_inst/O
                         net (fo=18740, unplaced)     0.259     0.967    clk_IBUF_BUFG
                         FDCE                                         r  im1_p_reg[63]/C
                         clock pessimism             -0.184     0.783    
                         FDCE (Hold_fdce_C_D)        -0.013     0.770    im1_p_reg[63]
  -------------------------------------------------------------------
                         required time                         -0.770    
                         arrival time                           0.836    
  -------------------------------------------------------------------
                         slack                                  0.066    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         my_clk
Waveform(ns):       { 0.000 3.200 }
Period(ns):         6.400
Sources:            { clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     DSP48E1/CLK  n/a            1.538         6.400       4.862                mut20__2/CLK
Min Period        n/a     DSP48E1/CLK  n/a            1.538         6.400       4.862                mut20__5/CLK
Min Period        n/a     DSP48E1/CLK  n/a            1.538         6.400       4.862                mut20/CLK
Min Period        n/a     DSP48E1/CLK  n/a            1.538         6.400       4.862                mut30__2/CLK
Min Period        n/a     DSP48E1/CLK  n/a            1.538         6.400       4.862                mut30__5/CLK
Min Period        n/a     DSP48E1/CLK  n/a            1.538         6.400       4.862                mut10__2/CLK
Min Period        n/a     DSP48E1/CLK  n/a            1.538         6.400       4.862                mut10__5/CLK
Min Period        n/a     DSP48E1/CLK  n/a            1.538         6.400       4.862                mut30/CLK
Min Period        n/a     DSP48E1/CLK  n/a            1.538         6.400       4.862                mut40__2/CLK
Min Period        n/a     DSP48E1/CLK  n/a            1.538         6.400       4.862                mut40__5/CLK
Min Period        n/a     DSP48E1/CLK  n/a            1.538         6.400       4.862                mut40/CLK
Min Period        n/a     DSP48E1/CLK  n/a            1.538         6.400       4.862                mut10/CLK
Min Period        n/a     BUFG/I       n/a            1.409         6.400       4.992                clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C       n/a            0.700         6.400       5.700                buffer_im_reg[4322]/C
Min Period        n/a     FDCE/C       n/a            0.700         6.400       5.700                buffer_im_reg[4323]/C
Min Period        n/a     FDCE/C       n/a            0.700         6.400       5.700                buffer_im_reg[4324]/C
Min Period        n/a     FDCE/C       n/a            0.700         6.400       5.700                buffer_im_reg[4325]/C
Min Period        n/a     FDCE/C       n/a            0.700         6.400       5.700                buffer_im_reg[4326]/C
Min Period        n/a     FDCE/C       n/a            0.700         6.400       5.700                buffer_im_reg[4327]/C
Min Period        n/a     FDCE/C       n/a            0.700         6.400       5.700                buffer_im_reg[4328]/C
Min Period        n/a     FDCE/C       n/a            0.700         6.400       5.700                buffer_im_reg[4329]/C
Min Period        n/a     FDCE/C       n/a            0.700         6.400       5.700                buffer_im_reg[432]/C
Min Period        n/a     FDCE/C       n/a            0.700         6.400       5.700                buffer_im_reg[4330]/C
Min Period        n/a     FDCE/C       n/a            0.700         6.400       5.700                buffer_im_reg[4331]/C
Min Period        n/a     FDCE/C       n/a            0.700         6.400       5.700                buffer_im_reg[4332]/C
Min Period        n/a     FDCE/C       n/a            0.700         6.400       5.700                mut1_reg[0]__0/C
Min Period        n/a     FDCE/C       n/a            0.700         6.400       5.700                mut1_reg[0]__1/C
Min Period        n/a     FDCE/C       n/a            0.700         6.400       5.700                mut1_reg[0]__3/C
Min Period        n/a     FDCE/C       n/a            0.700         6.400       5.700                mut1_reg[0]__4/C
Min Period        n/a     FDCE/C       n/a            0.700         6.400       5.700                mut1_reg[10]__0/C
Min Period        n/a     FDCE/C       n/a            0.700         6.400       5.700                mut1_reg[10]__1/C
Min Period        n/a     FDCE/C       n/a            0.700         6.400       5.700                mut1_reg[10]__3/C
Min Period        n/a     FDCE/C       n/a            0.700         6.400       5.700                mut1_reg[10]__4/C
Min Period        n/a     FDCE/C       n/a            0.700         6.400       5.700                mut1_reg[11]__0/C
Min Period        n/a     FDCE/C       n/a            0.700         6.400       5.700                mut1_reg[11]__1/C
Min Period        n/a     FDCE/C       n/a            0.700         6.400       5.700                mut1_reg[11]__3/C
Min Period        n/a     FDCE/C       n/a            0.700         6.400       5.700                mut1_reg[11]__4/C
Min Period        n/a     FDCE/C       n/a            0.700         6.400       5.700                mut1_reg[12]__0/C
Min Period        n/a     FDCE/C       n/a            0.700         6.400       5.700                mut1_reg[12]__1/C
Min Period        n/a     FDCE/C       n/a            0.700         6.400       5.700                mut1_reg[12]__3/C
Min Period        n/a     FDCE/C       n/a            0.700         6.400       5.700                mut1_reg[12]__4/C
Min Period        n/a     FDCE/C       n/a            0.700         6.400       5.700                mut1_reg[13]__0/C
Min Period        n/a     FDCE/C       n/a            0.700         6.400       5.700                mut1_reg[13]__1/C
Min Period        n/a     FDCE/C       n/a            0.700         6.400       5.700                mut1_reg[13]__3/C
Min Period        n/a     FDCE/C       n/a            0.700         6.400       5.700                mut1_reg[13]__4/C
Min Period        n/a     FDCE/C       n/a            0.700         6.400       5.700                mut1_reg[14]__0/C
Min Period        n/a     FDCE/C       n/a            0.700         6.400       5.700                mut4_reg[0]__0/C
Min Period        n/a     FDCE/C       n/a            0.700         6.400       5.700                mut4_reg[0]__1/C
Min Period        n/a     FDCE/C       n/a            0.700         6.400       5.700                mut4_reg[0]__3/C
Min Period        n/a     FDCE/C       n/a            0.700         6.400       5.700                mut4_reg[0]__4/C
Min Period        n/a     FDCE/C       n/a            0.700         6.400       5.700                mut4_reg[10]__0/C
Min Period        n/a     FDCE/C       n/a            0.700         6.400       5.700                mut4_reg[10]__1/C
Min Period        n/a     FDCE/C       n/a            0.700         6.400       5.700                mut4_reg[10]__3/C
Min Period        n/a     FDCE/C       n/a            0.700         6.400       5.700                mut4_reg[10]__4/C
Min Period        n/a     FDCE/C       n/a            0.700         6.400       5.700                mut4_reg[11]__0/C
Min Period        n/a     FDCE/C       n/a            0.700         6.400       5.700                mut4_reg[11]__1/C
Min Period        n/a     FDCE/C       n/a            0.700         6.400       5.700                mut4_reg[11]__3/C
Min Period        n/a     FDCE/C       n/a            0.700         6.400       5.700                mut4_reg[11]__4/C
Min Period        n/a     FDCE/C       n/a            0.700         6.400       5.700                mut4_reg[12]__0/C
Min Period        n/a     FDCE/C       n/a            0.700         6.400       5.700                mut4_reg[12]__1/C
Min Period        n/a     FDCE/C       n/a            0.700         6.400       5.700                mut4_reg[12]__3/C
Min Period        n/a     FDCE/C       n/a            0.700         6.400       5.700                mut4_reg[12]__4/C
Min Period        n/a     FDCE/C       n/a            0.700         6.400       5.700                mut4_reg[13]__0/C
Min Period        n/a     FDCE/C       n/a            0.700         6.400       5.700                mut4_reg[13]__1/C
Min Period        n/a     FDCE/C       n/a            0.700         6.400       5.700                mut4_reg[13]__3/C
Min Period        n/a     FDCE/C       n/a            0.700         6.400       5.700                mut4_reg[13]__4/C
Min Period        n/a     FDCE/C       n/a            0.700         6.400       5.700                mut4_reg[14]__0/C
Min Period        n/a     FDCE/C       n/a            0.700         6.400       5.700                buffer_im_reg[4333]/C
Min Period        n/a     FDCE/C       n/a            0.700         6.400       5.700                buffer_im_reg[4334]/C
Min Period        n/a     FDCE/C       n/a            0.700         6.400       5.700                buffer_im_reg[4335]/C
Min Period        n/a     FDCE/C       n/a            0.700         6.400       5.700                buffer_im_reg[4336]/C
Min Period        n/a     FDCE/C       n/a            0.700         6.400       5.700                buffer_im_reg[4337]/C
Min Period        n/a     FDCE/C       n/a            0.700         6.400       5.700                buffer_im_reg[4338]/C
Min Period        n/a     FDCE/C       n/a            0.700         6.400       5.700                buffer_im_reg[4339]/C
Min Period        n/a     FDCE/C       n/a            0.700         6.400       5.700                buffer_im_reg[433]/C
Min Period        n/a     FDCE/C       n/a            0.700         6.400       5.700                buffer_im_reg[4340]/C
Min Period        n/a     FDCE/C       n/a            0.700         6.400       5.700                buffer_im_reg[4341]/C
Min Period        n/a     FDCE/C       n/a            0.700         6.400       5.700                buffer_im_reg[4342]/C
Min Period        n/a     FDCE/C       n/a            0.700         6.400       5.700                mut1_reg[14]__1/C
Min Period        n/a     FDCE/C       n/a            0.700         6.400       5.700                mut1_reg[14]__3/C
Min Period        n/a     FDCE/C       n/a            0.700         6.400       5.700                mut1_reg[14]__4/C
Min Period        n/a     FDCE/C       n/a            0.700         6.400       5.700                mut1_reg[15]__0/C
Min Period        n/a     FDCE/C       n/a            0.700         6.400       5.700                mut1_reg[15]__1/C
Min Period        n/a     FDCE/C       n/a            0.700         6.400       5.700                mut1_reg[15]__3/C
Min Period        n/a     FDCE/C       n/a            0.700         6.400       5.700                mut1_reg[15]__4/C
Min Period        n/a     FDCE/C       n/a            0.700         6.400       5.700                mut1_reg[16]__0/C
Min Period        n/a     FDCE/C       n/a            0.700         6.400       5.700                mut1_reg[16]__1/C
Min Period        n/a     FDCE/C       n/a            0.700         6.400       5.700                mut1_reg[16]__3/C
Min Period        n/a     FDCE/C       n/a            0.700         6.400       5.700                mut1_reg[16]__4/C
Min Period        n/a     FDCE/C       n/a            0.700         6.400       5.700                mut1_reg[1]__0/C
Min Period        n/a     FDCE/C       n/a            0.700         6.400       5.700                mut1_reg[1]__1/C
Min Period        n/a     FDCE/C       n/a            0.700         6.400       5.700                mut1_reg[1]__3/C
Min Period        n/a     FDCE/C       n/a            0.700         6.400       5.700                mut1_reg[1]__4/C
Min Period        n/a     FDCE/C       n/a            0.700         6.400       5.700                mut1_reg[2]__0/C
Min Period        n/a     FDCE/C       n/a            0.700         6.400       5.700                mut1_reg[2]__1/C
Min Period        n/a     FDCE/C       n/a            0.700         6.400       5.700                mut1_reg[2]__3/C
Min Period        n/a     FDCE/C       n/a            0.700         6.400       5.700                mut1_reg[2]__4/C
Min Period        n/a     FDCE/C       n/a            0.700         6.400       5.700                mut1_reg[3]__0/C
Min Period        n/a     FDCE/C       n/a            0.700         6.400       5.700                mut4_reg[14]__1/C
Min Period        n/a     FDCE/C       n/a            0.700         6.400       5.700                mut4_reg[14]__3/C
Low Pulse Width   Slow    FDCE/C       n/a            0.350         3.200       2.850                buffer_im_reg[4322]/C
Low Pulse Width   Slow    FDCE/C       n/a            0.350         3.200       2.850                buffer_im_reg[4323]/C
Low Pulse Width   Slow    FDCE/C       n/a            0.350         3.200       2.850                buffer_im_reg[4324]/C
Low Pulse Width   Slow    FDCE/C       n/a            0.350         3.200       2.850                buffer_im_reg[4325]/C
Low Pulse Width   Slow    FDCE/C       n/a            0.350         3.200       2.850                buffer_im_reg[4326]/C
Low Pulse Width   Slow    FDCE/C       n/a            0.350         3.200       2.850                buffer_im_reg[4327]/C
Low Pulse Width   Slow    FDCE/C       n/a            0.350         3.200       2.850                buffer_im_reg[4328]/C
Low Pulse Width   Slow    FDCE/C       n/a            0.350         3.200       2.850                buffer_im_reg[4329]/C
Low Pulse Width   Slow    FDCE/C       n/a            0.350         3.200       2.850                buffer_im_reg[432]/C
Low Pulse Width   Slow    FDCE/C       n/a            0.350         3.200       2.850                buffer_im_reg[4330]/C
Low Pulse Width   Slow    FDCE/C       n/a            0.350         3.200       2.850                buffer_im_reg[4331]/C
Low Pulse Width   Slow    FDCE/C       n/a            0.350         3.200       2.850                buffer_im_reg[4332]/C
Low Pulse Width   Slow    FDCE/C       n/a            0.350         3.200       2.850                mut1_reg[0]__0/C
Low Pulse Width   Slow    FDCE/C       n/a            0.350         3.200       2.850                mut1_reg[0]__1/C
Low Pulse Width   Slow    FDCE/C       n/a            0.350         3.200       2.850                mut1_reg[0]__3/C
Low Pulse Width   Slow    FDCE/C       n/a            0.350         3.200       2.850                mut1_reg[0]__4/C
Low Pulse Width   Slow    FDCE/C       n/a            0.350         3.200       2.850                mut1_reg[10]__0/C
Low Pulse Width   Slow    FDCE/C       n/a            0.350         3.200       2.850                mut1_reg[10]__1/C
Low Pulse Width   Slow    FDCE/C       n/a            0.350         3.200       2.850                mut1_reg[10]__3/C
Low Pulse Width   Slow    FDCE/C       n/a            0.350         3.200       2.850                mut1_reg[10]__4/C
Low Pulse Width   Slow    FDCE/C       n/a            0.350         3.200       2.850                mut1_reg[11]__0/C
Low Pulse Width   Slow    FDCE/C       n/a            0.350         3.200       2.850                mut1_reg[11]__1/C
Low Pulse Width   Slow    FDCE/C       n/a            0.350         3.200       2.850                mut1_reg[11]__3/C
Low Pulse Width   Slow    FDCE/C       n/a            0.350         3.200       2.850                mut1_reg[11]__4/C
Low Pulse Width   Slow    FDCE/C       n/a            0.350         3.200       2.850                mut1_reg[12]__0/C
Low Pulse Width   Slow    FDCE/C       n/a            0.350         3.200       2.850                mut1_reg[12]__1/C
Low Pulse Width   Slow    FDCE/C       n/a            0.350         3.200       2.850                mut1_reg[12]__3/C
Low Pulse Width   Slow    FDCE/C       n/a            0.350         3.200       2.850                mut1_reg[12]__4/C
Low Pulse Width   Slow    FDCE/C       n/a            0.350         3.200       2.850                mut1_reg[13]__0/C
Low Pulse Width   Slow    FDCE/C       n/a            0.350         3.200       2.850                mut1_reg[13]__1/C
Low Pulse Width   Slow    FDCE/C       n/a            0.350         3.200       2.850                mut1_reg[13]__3/C
Low Pulse Width   Slow    FDCE/C       n/a            0.350         3.200       2.850                mut1_reg[13]__4/C
Low Pulse Width   Slow    FDCE/C       n/a            0.350         3.200       2.850                mut1_reg[14]__0/C
Low Pulse Width   Slow    FDCE/C       n/a            0.350         3.200       2.850                mut4_reg[0]__0/C
Low Pulse Width   Slow    FDCE/C       n/a            0.350         3.200       2.850                mut4_reg[0]__1/C
Low Pulse Width   Slow    FDCE/C       n/a            0.350         3.200       2.850                mut4_reg[0]__3/C
Low Pulse Width   Slow    FDCE/C       n/a            0.350         3.200       2.850                mut4_reg[0]__4/C
Low Pulse Width   Slow    FDCE/C       n/a            0.350         3.200       2.850                mut4_reg[10]__0/C
Low Pulse Width   Slow    FDCE/C       n/a            0.350         3.200       2.850                mut4_reg[10]__1/C
Low Pulse Width   Slow    FDCE/C       n/a            0.350         3.200       2.850                mut4_reg[10]__3/C
Low Pulse Width   Slow    FDCE/C       n/a            0.350         3.200       2.850                mut4_reg[10]__4/C
Low Pulse Width   Slow    FDCE/C       n/a            0.350         3.200       2.850                mut4_reg[11]__0/C
Low Pulse Width   Slow    FDCE/C       n/a            0.350         3.200       2.850                mut4_reg[11]__1/C
Low Pulse Width   Slow    FDCE/C       n/a            0.350         3.200       2.850                mut4_reg[11]__3/C
Low Pulse Width   Slow    FDCE/C       n/a            0.350         3.200       2.850                mut4_reg[11]__4/C
Low Pulse Width   Slow    FDCE/C       n/a            0.350         3.200       2.850                mut4_reg[12]__0/C
Low Pulse Width   Slow    FDCE/C       n/a            0.350         3.200       2.850                mut4_reg[12]__1/C
Low Pulse Width   Slow    FDCE/C       n/a            0.350         3.200       2.850                mut4_reg[12]__3/C
Low Pulse Width   Slow    FDCE/C       n/a            0.350         3.200       2.850                mut4_reg[12]__4/C
Low Pulse Width   Slow    FDCE/C       n/a            0.350         3.200       2.850                mut4_reg[13]__0/C
Low Pulse Width   Slow    FDCE/C       n/a            0.350         3.200       2.850                mut4_reg[13]__1/C
Low Pulse Width   Slow    FDCE/C       n/a            0.350         3.200       2.850                mut4_reg[13]__3/C
Low Pulse Width   Slow    FDCE/C       n/a            0.350         3.200       2.850                mut4_reg[13]__4/C
Low Pulse Width   Slow    FDCE/C       n/a            0.350         3.200       2.850                mut4_reg[14]__0/C
Low Pulse Width   Slow    FDCE/C       n/a            0.350         3.200       2.850                buffer_im_reg[4333]/C
Low Pulse Width   Slow    FDCE/C       n/a            0.350         3.200       2.850                buffer_im_reg[4334]/C
Low Pulse Width   Slow    FDCE/C       n/a            0.350         3.200       2.850                buffer_im_reg[4335]/C
Low Pulse Width   Slow    FDCE/C       n/a            0.350         3.200       2.850                buffer_im_reg[4336]/C
Low Pulse Width   Slow    FDCE/C       n/a            0.350         3.200       2.850                buffer_im_reg[4337]/C
Low Pulse Width   Slow    FDCE/C       n/a            0.350         3.200       2.850                buffer_im_reg[4338]/C
Low Pulse Width   Slow    FDCE/C       n/a            0.350         3.200       2.850                buffer_im_reg[4339]/C
Low Pulse Width   Slow    FDCE/C       n/a            0.350         3.200       2.850                buffer_im_reg[433]/C
Low Pulse Width   Slow    FDCE/C       n/a            0.350         3.200       2.850                buffer_im_reg[4340]/C
Low Pulse Width   Slow    FDCE/C       n/a            0.350         3.200       2.850                buffer_im_reg[4341]/C
Low Pulse Width   Slow    FDCE/C       n/a            0.350         3.200       2.850                buffer_im_reg[4342]/C
Low Pulse Width   Slow    FDCE/C       n/a            0.350         3.200       2.850                mut1_reg[14]__1/C
Low Pulse Width   Slow    FDCE/C       n/a            0.350         3.200       2.850                mut1_reg[14]__3/C
Low Pulse Width   Slow    FDCE/C       n/a            0.350         3.200       2.850                mut1_reg[14]__4/C
Low Pulse Width   Slow    FDCE/C       n/a            0.350         3.200       2.850                mut1_reg[15]__0/C
Low Pulse Width   Slow    FDCE/C       n/a            0.350         3.200       2.850                mut1_reg[15]__1/C
Low Pulse Width   Slow    FDCE/C       n/a            0.350         3.200       2.850                mut1_reg[15]__3/C
Low Pulse Width   Slow    FDCE/C       n/a            0.350         3.200       2.850                mut1_reg[15]__4/C
Low Pulse Width   Slow    FDCE/C       n/a            0.350         3.200       2.850                mut1_reg[16]__0/C
Low Pulse Width   Slow    FDCE/C       n/a            0.350         3.200       2.850                mut1_reg[16]__1/C
Low Pulse Width   Slow    FDCE/C       n/a            0.350         3.200       2.850                mut1_reg[16]__3/C
Low Pulse Width   Slow    FDCE/C       n/a            0.350         3.200       2.850                mut1_reg[16]__4/C
Low Pulse Width   Slow    FDCE/C       n/a            0.350         3.200       2.850                mut1_reg[1]__0/C
Low Pulse Width   Slow    FDCE/C       n/a            0.350         3.200       2.850                mut1_reg[1]__1/C
Low Pulse Width   Slow    FDCE/C       n/a            0.350         3.200       2.850                mut1_reg[1]__3/C
Low Pulse Width   Slow    FDCE/C       n/a            0.350         3.200       2.850                mut1_reg[1]__4/C
Low Pulse Width   Slow    FDCE/C       n/a            0.350         3.200       2.850                mut1_reg[2]__0/C
Low Pulse Width   Slow    FDCE/C       n/a            0.350         3.200       2.850                mut1_reg[2]__1/C
Low Pulse Width   Slow    FDCE/C       n/a            0.350         3.200       2.850                mut1_reg[2]__3/C
Low Pulse Width   Slow    FDCE/C       n/a            0.350         3.200       2.850                mut1_reg[2]__4/C
Low Pulse Width   Slow    FDCE/C       n/a            0.350         3.200       2.850                mut1_reg[3]__0/C
Low Pulse Width   Slow    FDCE/C       n/a            0.350         3.200       2.850                mut4_reg[14]__1/C
Low Pulse Width   Slow    FDCE/C       n/a            0.350         3.200       2.850                mut4_reg[14]__3/C
Low Pulse Width   Slow    FDCE/C       n/a            0.350         3.200       2.850                mut4_reg[14]__4/C
Low Pulse Width   Slow    FDCE/C       n/a            0.350         3.200       2.850                mut4_reg[15]__0/C
Low Pulse Width   Slow    FDCE/C       n/a            0.350         3.200       2.850                mut4_reg[15]__1/C
Low Pulse Width   Slow    FDCE/C       n/a            0.350         3.200       2.850                mut4_reg[15]__3/C
Low Pulse Width   Slow    FDCE/C       n/a            0.350         3.200       2.850                mut4_reg[15]__4/C
Low Pulse Width   Slow    FDCE/C       n/a            0.350         3.200       2.850                mut4_reg[16]__0/C
Low Pulse Width   Slow    FDCE/C       n/a            0.350         3.200       2.850                mut4_reg[16]__1/C
Low Pulse Width   Slow    FDCE/C       n/a            0.350         3.200       2.850                mut4_reg[16]__3/C
Low Pulse Width   Slow    FDCE/C       n/a            0.350         3.200       2.850                mut4_reg[16]__4/C
Low Pulse Width   Slow    FDCE/C       n/a            0.350         3.200       2.850                mut4_reg[1]__0/C
Low Pulse Width   Slow    FDCE/C       n/a            0.350         3.200       2.850                mut4_reg[1]__1/C
Low Pulse Width   Slow    FDCE/C       n/a            0.350         3.200       2.850                mut4_reg[1]__3/C
Low Pulse Width   Slow    FDCE/C       n/a            0.350         3.200       2.850                mut4_reg[1]__4/C
High Pulse Width  Slow    FDCE/C       n/a            0.350         3.200       2.850                buffer_im_reg[4322]/C
High Pulse Width  Slow    FDCE/C       n/a            0.350         3.200       2.850                buffer_im_reg[4323]/C
High Pulse Width  Slow    FDCE/C       n/a            0.350         3.200       2.850                buffer_im_reg[4324]/C
High Pulse Width  Slow    FDCE/C       n/a            0.350         3.200       2.850                buffer_im_reg[4325]/C
High Pulse Width  Slow    FDCE/C       n/a            0.350         3.200       2.850                buffer_im_reg[4326]/C
High Pulse Width  Slow    FDCE/C       n/a            0.350         3.200       2.850                buffer_im_reg[4327]/C
High Pulse Width  Slow    FDCE/C       n/a            0.350         3.200       2.850                buffer_im_reg[4328]/C
High Pulse Width  Slow    FDCE/C       n/a            0.350         3.200       2.850                buffer_im_reg[4329]/C
High Pulse Width  Slow    FDCE/C       n/a            0.350         3.200       2.850                buffer_im_reg[432]/C
High Pulse Width  Slow    FDCE/C       n/a            0.350         3.200       2.850                buffer_im_reg[4330]/C
High Pulse Width  Slow    FDCE/C       n/a            0.350         3.200       2.850                buffer_im_reg[4331]/C
High Pulse Width  Slow    FDCE/C       n/a            0.350         3.200       2.850                buffer_im_reg[4332]/C
High Pulse Width  Slow    FDCE/C       n/a            0.350         3.200       2.850                mut1_reg[0]__0/C
High Pulse Width  Slow    FDCE/C       n/a            0.350         3.200       2.850                mut1_reg[0]__1/C
High Pulse Width  Slow    FDCE/C       n/a            0.350         3.200       2.850                mut1_reg[0]__3/C
High Pulse Width  Slow    FDCE/C       n/a            0.350         3.200       2.850                mut1_reg[0]__4/C
High Pulse Width  Slow    FDCE/C       n/a            0.350         3.200       2.850                mut1_reg[10]__0/C
High Pulse Width  Slow    FDCE/C       n/a            0.350         3.200       2.850                mut1_reg[10]__1/C
High Pulse Width  Slow    FDCE/C       n/a            0.350         3.200       2.850                mut1_reg[10]__3/C
High Pulse Width  Slow    FDCE/C       n/a            0.350         3.200       2.850                mut1_reg[10]__4/C
High Pulse Width  Slow    FDCE/C       n/a            0.350         3.200       2.850                mut1_reg[11]__0/C
High Pulse Width  Slow    FDCE/C       n/a            0.350         3.200       2.850                mut1_reg[11]__1/C
High Pulse Width  Slow    FDCE/C       n/a            0.350         3.200       2.850                mut1_reg[11]__3/C
High Pulse Width  Slow    FDCE/C       n/a            0.350         3.200       2.850                mut1_reg[11]__4/C
High Pulse Width  Slow    FDCE/C       n/a            0.350         3.200       2.850                mut1_reg[12]__0/C
High Pulse Width  Slow    FDCE/C       n/a            0.350         3.200       2.850                mut1_reg[12]__1/C
High Pulse Width  Slow    FDCE/C       n/a            0.350         3.200       2.850                mut1_reg[12]__3/C
High Pulse Width  Slow    FDCE/C       n/a            0.350         3.200       2.850                mut1_reg[12]__4/C
High Pulse Width  Slow    FDCE/C       n/a            0.350         3.200       2.850                mut1_reg[13]__0/C
High Pulse Width  Slow    FDCE/C       n/a            0.350         3.200       2.850                mut1_reg[13]__1/C
High Pulse Width  Slow    FDCE/C       n/a            0.350         3.200       2.850                mut1_reg[13]__3/C
High Pulse Width  Slow    FDCE/C       n/a            0.350         3.200       2.850                mut1_reg[13]__4/C
High Pulse Width  Slow    FDCE/C       n/a            0.350         3.200       2.850                mut1_reg[14]__0/C
High Pulse Width  Slow    FDCE/C       n/a            0.350         3.200       2.850                mut4_reg[0]__0/C
High Pulse Width  Slow    FDCE/C       n/a            0.350         3.200       2.850                mut4_reg[0]__1/C
High Pulse Width  Slow    FDCE/C       n/a            0.350         3.200       2.850                mut4_reg[0]__3/C
High Pulse Width  Slow    FDCE/C       n/a            0.350         3.200       2.850                mut4_reg[0]__4/C
High Pulse Width  Slow    FDCE/C       n/a            0.350         3.200       2.850                mut4_reg[10]__0/C
High Pulse Width  Slow    FDCE/C       n/a            0.350         3.200       2.850                mut4_reg[10]__1/C
High Pulse Width  Slow    FDCE/C       n/a            0.350         3.200       2.850                mut4_reg[10]__3/C
High Pulse Width  Slow    FDCE/C       n/a            0.350         3.200       2.850                mut4_reg[10]__4/C
High Pulse Width  Slow    FDCE/C       n/a            0.350         3.200       2.850                mut4_reg[11]__0/C
High Pulse Width  Slow    FDCE/C       n/a            0.350         3.200       2.850                mut4_reg[11]__1/C
High Pulse Width  Slow    FDCE/C       n/a            0.350         3.200       2.850                mut4_reg[11]__3/C
High Pulse Width  Slow    FDCE/C       n/a            0.350         3.200       2.850                mut4_reg[11]__4/C
High Pulse Width  Slow    FDCE/C       n/a            0.350         3.200       2.850                mut4_reg[12]__0/C
High Pulse Width  Slow    FDCE/C       n/a            0.350         3.200       2.850                mut4_reg[12]__1/C
High Pulse Width  Slow    FDCE/C       n/a            0.350         3.200       2.850                mut4_reg[12]__3/C
High Pulse Width  Slow    FDCE/C       n/a            0.350         3.200       2.850                mut4_reg[12]__4/C
High Pulse Width  Slow    FDCE/C       n/a            0.350         3.200       2.850                mut4_reg[13]__0/C
High Pulse Width  Slow    FDCE/C       n/a            0.350         3.200       2.850                mut4_reg[13]__1/C
High Pulse Width  Slow    FDCE/C       n/a            0.350         3.200       2.850                mut4_reg[13]__3/C
High Pulse Width  Slow    FDCE/C       n/a            0.350         3.200       2.850                mut4_reg[13]__4/C
High Pulse Width  Slow    FDCE/C       n/a            0.350         3.200       2.850                mut4_reg[14]__0/C
High Pulse Width  Slow    FDCE/C       n/a            0.350         3.200       2.850                buffer_im_reg[4333]/C
High Pulse Width  Slow    FDCE/C       n/a            0.350         3.200       2.850                buffer_im_reg[4334]/C
High Pulse Width  Slow    FDCE/C       n/a            0.350         3.200       2.850                buffer_im_reg[4335]/C
High Pulse Width  Slow    FDCE/C       n/a            0.350         3.200       2.850                buffer_im_reg[4336]/C
High Pulse Width  Slow    FDCE/C       n/a            0.350         3.200       2.850                buffer_im_reg[4337]/C
High Pulse Width  Slow    FDCE/C       n/a            0.350         3.200       2.850                buffer_im_reg[4338]/C
High Pulse Width  Slow    FDCE/C       n/a            0.350         3.200       2.850                buffer_im_reg[4339]/C
High Pulse Width  Slow    FDCE/C       n/a            0.350         3.200       2.850                buffer_im_reg[433]/C
High Pulse Width  Slow    FDCE/C       n/a            0.350         3.200       2.850                buffer_im_reg[4340]/C
High Pulse Width  Slow    FDCE/C       n/a            0.350         3.200       2.850                buffer_im_reg[4341]/C
High Pulse Width  Slow    FDCE/C       n/a            0.350         3.200       2.850                buffer_im_reg[4342]/C
High Pulse Width  Slow    FDCE/C       n/a            0.350         3.200       2.850                mut1_reg[14]__1/C
High Pulse Width  Slow    FDCE/C       n/a            0.350         3.200       2.850                mut1_reg[14]__3/C
High Pulse Width  Slow    FDCE/C       n/a            0.350         3.200       2.850                mut1_reg[14]__4/C
High Pulse Width  Slow    FDCE/C       n/a            0.350         3.200       2.850                mut1_reg[15]__0/C
High Pulse Width  Slow    FDCE/C       n/a            0.350         3.200       2.850                mut1_reg[15]__1/C
High Pulse Width  Slow    FDCE/C       n/a            0.350         3.200       2.850                mut1_reg[15]__3/C
High Pulse Width  Slow    FDCE/C       n/a            0.350         3.200       2.850                mut1_reg[15]__4/C
High Pulse Width  Slow    FDCE/C       n/a            0.350         3.200       2.850                mut1_reg[16]__0/C
High Pulse Width  Slow    FDCE/C       n/a            0.350         3.200       2.850                mut1_reg[16]__1/C
High Pulse Width  Slow    FDCE/C       n/a            0.350         3.200       2.850                mut1_reg[16]__3/C
High Pulse Width  Slow    FDCE/C       n/a            0.350         3.200       2.850                mut1_reg[16]__4/C
High Pulse Width  Slow    FDCE/C       n/a            0.350         3.200       2.850                mut1_reg[1]__0/C
High Pulse Width  Slow    FDCE/C       n/a            0.350         3.200       2.850                mut1_reg[1]__1/C
High Pulse Width  Slow    FDCE/C       n/a            0.350         3.200       2.850                mut1_reg[1]__3/C
High Pulse Width  Slow    FDCE/C       n/a            0.350         3.200       2.850                mut1_reg[1]__4/C
High Pulse Width  Slow    FDCE/C       n/a            0.350         3.200       2.850                mut1_reg[2]__0/C
High Pulse Width  Slow    FDCE/C       n/a            0.350         3.200       2.850                mut1_reg[2]__1/C
High Pulse Width  Slow    FDCE/C       n/a            0.350         3.200       2.850                mut1_reg[2]__3/C
High Pulse Width  Slow    FDCE/C       n/a            0.350         3.200       2.850                mut1_reg[2]__4/C
High Pulse Width  Slow    FDCE/C       n/a            0.350         3.200       2.850                mut1_reg[3]__0/C
High Pulse Width  Slow    FDCE/C       n/a            0.350         3.200       2.850                mut4_reg[14]__1/C
High Pulse Width  Slow    FDCE/C       n/a            0.350         3.200       2.850                mut4_reg[14]__3/C
High Pulse Width  Slow    FDCE/C       n/a            0.350         3.200       2.850                mut4_reg[14]__4/C
High Pulse Width  Slow    FDCE/C       n/a            0.350         3.200       2.850                mut4_reg[15]__0/C
High Pulse Width  Slow    FDCE/C       n/a            0.350         3.200       2.850                mut4_reg[15]__1/C
High Pulse Width  Slow    FDCE/C       n/a            0.350         3.200       2.850                mut4_reg[15]__3/C
High Pulse Width  Slow    FDCE/C       n/a            0.350         3.200       2.850                mut4_reg[15]__4/C
High Pulse Width  Slow    FDCE/C       n/a            0.350         3.200       2.850                mut4_reg[16]__0/C
High Pulse Width  Slow    FDCE/C       n/a            0.350         3.200       2.850                mut4_reg[16]__1/C
High Pulse Width  Slow    FDCE/C       n/a            0.350         3.200       2.850                mut4_reg[16]__3/C
High Pulse Width  Slow    FDCE/C       n/a            0.350         3.200       2.850                mut4_reg[16]__4/C
High Pulse Width  Slow    FDCE/C       n/a            0.350         3.200       2.850                mut4_reg[1]__0/C
High Pulse Width  Slow    FDCE/C       n/a            0.350         3.200       2.850                mut4_reg[1]__1/C
High Pulse Width  Slow    FDCE/C       n/a            0.350         3.200       2.850                mut4_reg[1]__3/C
High Pulse Width  Slow    FDCE/C       n/a            0.350         3.200       2.850                mut4_reg[1]__4/C



