INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/Github/SOFT130021.01_Digital_Design/Lab1/Lab1_2_encoder/Lab1_2_encoder.srcs/sim_1/new/sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim
