// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2017.1
// Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module fe_copy (
        f_0_read,
        f_1_read,
        f_2_read,
        f_3_read,
        f_4_read,
        f_5_read,
        f_6_read,
        f_7_read,
        f_8_read,
        f_9_read,
        ap_return_0,
        ap_return_1,
        ap_return_2,
        ap_return_3,
        ap_return_4,
        ap_return_5,
        ap_return_6,
        ap_return_7,
        ap_return_8,
        ap_return_9
);


input  [31:0] f_0_read;
input  [31:0] f_1_read;
input  [31:0] f_2_read;
input  [31:0] f_3_read;
input  [31:0] f_4_read;
input  [31:0] f_5_read;
input  [31:0] f_6_read;
input  [31:0] f_7_read;
input  [31:0] f_8_read;
input  [31:0] f_9_read;
output  [31:0] ap_return_0;
output  [31:0] ap_return_1;
output  [31:0] ap_return_2;
output  [31:0] ap_return_3;
output  [31:0] ap_return_4;
output  [31:0] ap_return_5;
output  [31:0] ap_return_6;
output  [31:0] ap_return_7;
output  [31:0] ap_return_8;
output  [31:0] ap_return_9;

assign ap_return_0 = f_0_read;

assign ap_return_1 = f_1_read;

assign ap_return_2 = f_2_read;

assign ap_return_3 = f_3_read;

assign ap_return_4 = f_4_read;

assign ap_return_5 = f_5_read;

assign ap_return_6 = f_6_read;

assign ap_return_7 = f_7_read;

assign ap_return_8 = f_8_read;

assign ap_return_9 = f_9_read;

endmodule //fe_copy
