#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Mon May 29 20:38:46 2023
# Process ID: 25156
# Current directory: D:/projects/sustech/computer_organization/labs/cpu/cpu.runs/synth_1
# Command line: vivado.exe -log board.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source board.tcl
# Log file: D:/projects/sustech/computer_organization/labs/cpu/cpu.runs/synth_1/board.vds
# Journal file: D:/projects/sustech/computer_organization/labs/cpu/cpu.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source board.tcl -notrace
Command: synth_design -top board -part xc7a35tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 26600 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 343.355 ; gain = 101.230
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'board' [D:/projects/sustech/computer_organization/labs/cpu/cpu.srcs/sources_1/new/board.v:23]
INFO: [Synth 8-638] synthesizing module 'clk_adjust' [D:/projects/sustech/computer_organization/labs/cpu/cpu.runs/synth_1/.Xil/Vivado-25156-LAPTOP-QCCN7SPL/realtime/clk_adjust_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'clk_adjust' (1#1) [D:/projects/sustech/computer_organization/labs/cpu/cpu.runs/synth_1/.Xil/Vivado-25156-LAPTOP-QCCN7SPL/realtime/clk_adjust_stub.v:5]
INFO: [Synth 8-638] synthesizing module 'uart' [D:/projects/sustech/computer_organization/labs/cpu/cpu.runs/synth_1/.Xil/Vivado-25156-LAPTOP-QCCN7SPL/realtime/uart_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'uart' (2#1) [D:/projects/sustech/computer_organization/labs/cpu/cpu.runs/synth_1/.Xil/Vivado-25156-LAPTOP-QCCN7SPL/realtime/uart_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'instruction_memory' [D:/projects/sustech/computer_organization/labs/cpu/cpu.srcs/sources_1/new/instruction_memory.v:23]
INFO: [Synth 8-638] synthesizing module 'data_memory_internal' [D:/projects/sustech/computer_organization/labs/cpu/cpu.runs/synth_1/.Xil/Vivado-25156-LAPTOP-QCCN7SPL/realtime/data_memory_internal_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'data_memory_internal' (3#1) [D:/projects/sustech/computer_organization/labs/cpu/cpu.runs/synth_1/.Xil/Vivado-25156-LAPTOP-QCCN7SPL/realtime/data_memory_internal_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'instruction_memory' (4#1) [D:/projects/sustech/computer_organization/labs/cpu/cpu.srcs/sources_1/new/instruction_memory.v:23]
INFO: [Synth 8-638] synthesizing module 'registers' [D:/projects/sustech/computer_organization/labs/cpu/cpu.srcs/sources_1/new/registers.v:23]
WARNING: [Synth 8-5788] Register data_reg[31] in module registers is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/projects/sustech/computer_organization/labs/cpu/cpu.srcs/sources_1/new/registers.v:51]
WARNING: [Synth 8-5788] Register data_reg[30] in module registers is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/projects/sustech/computer_organization/labs/cpu/cpu.srcs/sources_1/new/registers.v:51]
WARNING: [Synth 8-5788] Register data_reg[29] in module registers is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/projects/sustech/computer_organization/labs/cpu/cpu.srcs/sources_1/new/registers.v:51]
WARNING: [Synth 8-5788] Register data_reg[28] in module registers is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/projects/sustech/computer_organization/labs/cpu/cpu.srcs/sources_1/new/registers.v:51]
WARNING: [Synth 8-5788] Register data_reg[27] in module registers is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/projects/sustech/computer_organization/labs/cpu/cpu.srcs/sources_1/new/registers.v:51]
WARNING: [Synth 8-5788] Register data_reg[26] in module registers is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/projects/sustech/computer_organization/labs/cpu/cpu.srcs/sources_1/new/registers.v:51]
WARNING: [Synth 8-5788] Register data_reg[25] in module registers is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/projects/sustech/computer_organization/labs/cpu/cpu.srcs/sources_1/new/registers.v:51]
WARNING: [Synth 8-5788] Register data_reg[24] in module registers is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/projects/sustech/computer_organization/labs/cpu/cpu.srcs/sources_1/new/registers.v:51]
WARNING: [Synth 8-5788] Register data_reg[23] in module registers is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/projects/sustech/computer_organization/labs/cpu/cpu.srcs/sources_1/new/registers.v:51]
WARNING: [Synth 8-5788] Register data_reg[22] in module registers is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/projects/sustech/computer_organization/labs/cpu/cpu.srcs/sources_1/new/registers.v:51]
WARNING: [Synth 8-5788] Register data_reg[21] in module registers is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/projects/sustech/computer_organization/labs/cpu/cpu.srcs/sources_1/new/registers.v:51]
WARNING: [Synth 8-5788] Register data_reg[20] in module registers is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/projects/sustech/computer_organization/labs/cpu/cpu.srcs/sources_1/new/registers.v:51]
WARNING: [Synth 8-5788] Register data_reg[19] in module registers is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/projects/sustech/computer_organization/labs/cpu/cpu.srcs/sources_1/new/registers.v:51]
WARNING: [Synth 8-5788] Register data_reg[18] in module registers is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/projects/sustech/computer_organization/labs/cpu/cpu.srcs/sources_1/new/registers.v:51]
WARNING: [Synth 8-5788] Register data_reg[17] in module registers is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/projects/sustech/computer_organization/labs/cpu/cpu.srcs/sources_1/new/registers.v:51]
WARNING: [Synth 8-5788] Register data_reg[16] in module registers is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/projects/sustech/computer_organization/labs/cpu/cpu.srcs/sources_1/new/registers.v:51]
WARNING: [Synth 8-5788] Register data_reg[15] in module registers is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/projects/sustech/computer_organization/labs/cpu/cpu.srcs/sources_1/new/registers.v:51]
WARNING: [Synth 8-5788] Register data_reg[14] in module registers is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/projects/sustech/computer_organization/labs/cpu/cpu.srcs/sources_1/new/registers.v:51]
WARNING: [Synth 8-5788] Register data_reg[13] in module registers is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/projects/sustech/computer_organization/labs/cpu/cpu.srcs/sources_1/new/registers.v:51]
WARNING: [Synth 8-5788] Register data_reg[12] in module registers is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/projects/sustech/computer_organization/labs/cpu/cpu.srcs/sources_1/new/registers.v:51]
WARNING: [Synth 8-5788] Register data_reg[11] in module registers is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/projects/sustech/computer_organization/labs/cpu/cpu.srcs/sources_1/new/registers.v:51]
WARNING: [Synth 8-5788] Register data_reg[10] in module registers is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/projects/sustech/computer_organization/labs/cpu/cpu.srcs/sources_1/new/registers.v:51]
WARNING: [Synth 8-5788] Register data_reg[9] in module registers is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/projects/sustech/computer_organization/labs/cpu/cpu.srcs/sources_1/new/registers.v:51]
WARNING: [Synth 8-5788] Register data_reg[8] in module registers is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/projects/sustech/computer_organization/labs/cpu/cpu.srcs/sources_1/new/registers.v:51]
WARNING: [Synth 8-5788] Register data_reg[7] in module registers is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/projects/sustech/computer_organization/labs/cpu/cpu.srcs/sources_1/new/registers.v:51]
WARNING: [Synth 8-5788] Register data_reg[6] in module registers is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/projects/sustech/computer_organization/labs/cpu/cpu.srcs/sources_1/new/registers.v:51]
WARNING: [Synth 8-5788] Register data_reg[5] in module registers is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/projects/sustech/computer_organization/labs/cpu/cpu.srcs/sources_1/new/registers.v:51]
WARNING: [Synth 8-5788] Register data_reg[4] in module registers is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/projects/sustech/computer_organization/labs/cpu/cpu.srcs/sources_1/new/registers.v:51]
WARNING: [Synth 8-5788] Register data_reg[3] in module registers is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/projects/sustech/computer_organization/labs/cpu/cpu.srcs/sources_1/new/registers.v:51]
WARNING: [Synth 8-5788] Register data_reg[2] in module registers is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/projects/sustech/computer_organization/labs/cpu/cpu.srcs/sources_1/new/registers.v:51]
WARNING: [Synth 8-5788] Register data_reg[1] in module registers is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/projects/sustech/computer_organization/labs/cpu/cpu.srcs/sources_1/new/registers.v:51]
WARNING: [Synth 8-5788] Register data_reg[0] in module registers is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/projects/sustech/computer_organization/labs/cpu/cpu.srcs/sources_1/new/registers.v:51]
WARNING: [Synth 8-5788] Register read_data1_reg in module registers is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/projects/sustech/computer_organization/labs/cpu/cpu.srcs/sources_1/new/registers.v:57]
WARNING: [Synth 8-5788] Register read_data2_reg in module registers is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/projects/sustech/computer_organization/labs/cpu/cpu.srcs/sources_1/new/registers.v:58]
INFO: [Synth 8-256] done synthesizing module 'registers' (5#1) [D:/projects/sustech/computer_organization/labs/cpu/cpu.srcs/sources_1/new/registers.v:23]
INFO: [Synth 8-638] synthesizing module 'syscall' [D:/projects/sustech/computer_organization/labs/cpu/cpu.srcs/sources_1/new/syscall.v:23]
	Parameter blink_switch_threshold bound to: 11500000 - type: integer 
INFO: [Synth 8-638] synthesizing module 'number_input_pad' [D:/projects/sustech/computer_organization/labs/cpu/cpu.srcs/sources_1/imports/new/number_input_pad.v:23]
	Parameter max bound to: 9999999 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element temp_reg was removed.  [D:/projects/sustech/computer_organization/labs/cpu/cpu.srcs/sources_1/imports/new/number_input_pad.v:43]
WARNING: [Synth 8-5788] Register number_reg in module number_input_pad is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/projects/sustech/computer_organization/labs/cpu/cpu.srcs/sources_1/imports/new/number_input_pad.v:39]
INFO: [Synth 8-256] done synthesizing module 'number_input_pad' (6#1) [D:/projects/sustech/computer_organization/labs/cpu/cpu.srcs/sources_1/imports/new/number_input_pad.v:23]
INFO: [Synth 8-638] synthesizing module 'num_to_led' [D:/projects/sustech/computer_organization/labs/cpu/cpu.srcs/sources_1/imports/new/num_to_led.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [D:/projects/sustech/computer_organization/labs/cpu/cpu.srcs/sources_1/imports/new/num_to_led.v:41]
INFO: [Synth 8-155] case statement is not full and has no default [D:/projects/sustech/computer_organization/labs/cpu/cpu.srcs/sources_1/imports/new/num_to_led.v:41]
INFO: [Synth 8-155] case statement is not full and has no default [D:/projects/sustech/computer_organization/labs/cpu/cpu.srcs/sources_1/imports/new/num_to_led.v:41]
INFO: [Synth 8-155] case statement is not full and has no default [D:/projects/sustech/computer_organization/labs/cpu/cpu.srcs/sources_1/imports/new/num_to_led.v:41]
INFO: [Synth 8-155] case statement is not full and has no default [D:/projects/sustech/computer_organization/labs/cpu/cpu.srcs/sources_1/imports/new/num_to_led.v:41]
INFO: [Synth 8-155] case statement is not full and has no default [D:/projects/sustech/computer_organization/labs/cpu/cpu.srcs/sources_1/imports/new/num_to_led.v:41]
INFO: [Synth 8-155] case statement is not full and has no default [D:/projects/sustech/computer_organization/labs/cpu/cpu.srcs/sources_1/imports/new/num_to_led.v:41]
INFO: [Synth 8-155] case statement is not full and has no default [D:/projects/sustech/computer_organization/labs/cpu/cpu.srcs/sources_1/imports/new/num_to_led.v:41]
INFO: [Synth 8-256] done synthesizing module 'num_to_led' (7#1) [D:/projects/sustech/computer_organization/labs/cpu/cpu.srcs/sources_1/imports/new/num_to_led.v:23]
INFO: [Synth 8-638] synthesizing module 'led_show' [D:/projects/sustech/computer_organization/labs/cpu/cpu.srcs/sources_1/imports/new/led_show.v:23]
INFO: [Synth 8-256] done synthesizing module 'led_show' (8#1) [D:/projects/sustech/computer_organization/labs/cpu/cpu.srcs/sources_1/imports/new/led_show.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [D:/projects/sustech/computer_organization/labs/cpu/cpu.srcs/sources_1/new/syscall.v:99]
CRITICAL WARNING: [Synth 8-5413] Mix of synchronous and asynchronous control for register sleep_reg in module syscall. [D:/projects/sustech/computer_organization/labs/cpu/cpu.srcs/sources_1/new/syscall.v:50]
WARNING: [Synth 8-5788] Register light_reg in module syscall is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/projects/sustech/computer_organization/labs/cpu/cpu.srcs/sources_1/new/syscall.v:111]
INFO: [Synth 8-256] done synthesizing module 'syscall' (9#1) [D:/projects/sustech/computer_organization/labs/cpu/cpu.srcs/sources_1/new/syscall.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'mode' does not match port width (32) of module 'syscall' [D:/projects/sustech/computer_organization/labs/cpu/cpu.srcs/sources_1/new/board.v:97]
WARNING: [Synth 8-689] width (1) of port connection 'value_in' does not match port width (32) of module 'syscall' [D:/projects/sustech/computer_organization/labs/cpu/cpu.srcs/sources_1/new/board.v:97]
WARNING: [Synth 8-689] width (1) of port connection 'value_out' does not match port width (32) of module 'syscall' [D:/projects/sustech/computer_organization/labs/cpu/cpu.srcs/sources_1/new/board.v:97]
WARNING: [Synth 8-689] width (32) of port connection 'reg_write' does not match port width (1) of module 'syscall' [D:/projects/sustech/computer_organization/labs/cpu/cpu.srcs/sources_1/new/board.v:97]
INFO: [Synth 8-638] synthesizing module 'execute' [D:/projects/sustech/computer_organization/labs/cpu/cpu.srcs/sources_1/new/execute.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [D:/projects/sustech/computer_organization/labs/cpu/cpu.srcs/sources_1/new/execute.v:51]
INFO: [Synth 8-155] case statement is not full and has no default [D:/projects/sustech/computer_organization/labs/cpu/cpu.srcs/sources_1/new/execute.v:40]
INFO: [Synth 8-256] done synthesizing module 'execute' (10#1) [D:/projects/sustech/computer_organization/labs/cpu/cpu.srcs/sources_1/new/execute.v:23]
INFO: [Synth 8-638] synthesizing module 'data_memory' [D:/projects/sustech/computer_organization/labs/cpu/cpu.srcs/sources_1/new/data_memory.v:23]
INFO: [Synth 8-256] done synthesizing module 'data_memory' (11#1) [D:/projects/sustech/computer_organization/labs/cpu/cpu.srcs/sources_1/new/data_memory.v:23]
CRITICAL WARNING: [Synth 8-5413] Mix of synchronous and asynchronous control for register cpu_mode_reg in module board. [D:/projects/sustech/computer_organization/labs/cpu/cpu.srcs/sources_1/new/board.v:76]
INFO: [Synth 8-5837] Detected dual asynchronous set and preset for register cpu_mode_reg in module board. This is not a recommended register style for Xilinx devices  [D:/projects/sustech/computer_organization/labs/cpu/cpu.srcs/sources_1/new/board.v:76]
CRITICAL WARNING: [Synth 8-3352] multi-driven net immediate[0] with 1st driver pin 'board:/inst_mem/cpu_inst[0]' [D:/projects/sustech/computer_organization/labs/cpu/cpu.srcs/sources_1/new/board.v:100]
CRITICAL WARNING: [Synth 8-3352] multi-driven net immediate[0] with 2nd driver pin 'GND' [D:/projects/sustech/computer_organization/labs/cpu/cpu.srcs/sources_1/new/board.v:100]
CRITICAL WARNING: [Synth 8-5559] multi-driven net immediate[0] is connected to constant driver, other driver is ignored [D:/projects/sustech/computer_organization/labs/cpu/cpu.srcs/sources_1/new/board.v:100]
CRITICAL WARNING: [Synth 8-3352] multi-driven net funct[0] with 1st driver pin 'board:/inst_mem/cpu_inst[0]' [D:/projects/sustech/computer_organization/labs/cpu/cpu.srcs/sources_1/new/board.v:100]
CRITICAL WARNING: [Synth 8-3352] multi-driven net funct[0] with 2nd driver pin 'GND' [D:/projects/sustech/computer_organization/labs/cpu/cpu.srcs/sources_1/new/board.v:100]
CRITICAL WARNING: [Synth 8-5559] multi-driven net funct[0] is connected to constant driver, other driver is ignored [D:/projects/sustech/computer_organization/labs/cpu/cpu.srcs/sources_1/new/board.v:100]
INFO: [Synth 8-256] done synthesizing module 'board' (12#1) [D:/projects/sustech/computer_organization/labs/cpu/cpu.srcs/sources_1/new/board.v:23]
WARNING: [Synth 8-3331] design data_memory has unconnected port cpu_addr[31]
WARNING: [Synth 8-3331] design data_memory has unconnected port cpu_addr[30]
WARNING: [Synth 8-3331] design data_memory has unconnected port cpu_addr[29]
WARNING: [Synth 8-3331] design data_memory has unconnected port cpu_addr[28]
WARNING: [Synth 8-3331] design data_memory has unconnected port cpu_addr[27]
WARNING: [Synth 8-3331] design data_memory has unconnected port cpu_addr[26]
WARNING: [Synth 8-3331] design data_memory has unconnected port cpu_addr[25]
WARNING: [Synth 8-3331] design data_memory has unconnected port cpu_addr[24]
WARNING: [Synth 8-3331] design data_memory has unconnected port cpu_addr[23]
WARNING: [Synth 8-3331] design data_memory has unconnected port cpu_addr[22]
WARNING: [Synth 8-3331] design data_memory has unconnected port cpu_addr[21]
WARNING: [Synth 8-3331] design data_memory has unconnected port cpu_addr[20]
WARNING: [Synth 8-3331] design data_memory has unconnected port cpu_addr[19]
WARNING: [Synth 8-3331] design data_memory has unconnected port cpu_addr[18]
WARNING: [Synth 8-3331] design data_memory has unconnected port cpu_addr[17]
WARNING: [Synth 8-3331] design data_memory has unconnected port cpu_addr[16]
WARNING: [Synth 8-3331] design data_memory has unconnected port cpu_addr[15]
WARNING: [Synth 8-3331] design data_memory has unconnected port cpu_addr[14]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port cpu_next_addr[31]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port cpu_next_addr[30]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port cpu_next_addr[29]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port cpu_next_addr[28]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port cpu_next_addr[27]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port cpu_next_addr[26]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port cpu_next_addr[25]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port cpu_next_addr[24]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port cpu_next_addr[23]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port cpu_next_addr[22]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port cpu_next_addr[21]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port cpu_next_addr[20]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port cpu_next_addr[19]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port cpu_next_addr[18]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port cpu_next_addr[17]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port cpu_next_addr[16]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port cpu_next_addr[15]
WARNING: [Synth 8-3331] design instruction_memory has unconnected port cpu_next_addr[14]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 401.219 ; gain = 159.094
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 401.219 ; gain = 159.094
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/projects/sustech/computer_organization/labs/cpu/cpu.runs/synth_1/.Xil/Vivado-25156-LAPTOP-QCCN7SPL/dcp3/clk_wiz_0_in_context.xdc] for cell 'clk_adj'
Finished Parsing XDC File [D:/projects/sustech/computer_organization/labs/cpu/cpu.runs/synth_1/.Xil/Vivado-25156-LAPTOP-QCCN7SPL/dcp3/clk_wiz_0_in_context.xdc] for cell 'clk_adj'
Parsing XDC File [D:/projects/sustech/computer_organization/labs/cpu/cpu.runs/synth_1/.Xil/Vivado-25156-LAPTOP-QCCN7SPL/dcp4/uart_in_context.xdc] for cell 'u'
Finished Parsing XDC File [D:/projects/sustech/computer_organization/labs/cpu/cpu.runs/synth_1/.Xil/Vivado-25156-LAPTOP-QCCN7SPL/dcp4/uart_in_context.xdc] for cell 'u'
Parsing XDC File [D:/projects/sustech/computer_organization/labs/cpu/cpu.runs/synth_1/.Xil/Vivado-25156-LAPTOP-QCCN7SPL/dcp5/data_memory_internal_in_context.xdc] for cell 'inst_mem/inst_mem'
Finished Parsing XDC File [D:/projects/sustech/computer_organization/labs/cpu/cpu.runs/synth_1/.Xil/Vivado-25156-LAPTOP-QCCN7SPL/dcp5/data_memory_internal_in_context.xdc] for cell 'inst_mem/inst_mem'
Parsing XDC File [D:/projects/sustech/computer_organization/labs/cpu/cpu.runs/synth_1/.Xil/Vivado-25156-LAPTOP-QCCN7SPL/dcp5/data_memory_internal_in_context.xdc] for cell 'data_mem/data_mem'
Finished Parsing XDC File [D:/projects/sustech/computer_organization/labs/cpu/cpu.runs/synth_1/.Xil/Vivado-25156-LAPTOP-QCCN7SPL/dcp5/data_memory_internal_in_context.xdc] for cell 'data_mem/data_mem'
Parsing XDC File [D:/projects/sustech/computer_organization/labs/cpu/cpu.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/projects/sustech/computer_organization/labs/cpu/cpu.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 751.480 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 751.480 ; gain = 509.355
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 751.480 ; gain = 509.355
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk. (constraint file  D:/projects/sustech/computer_organization/labs/cpu/cpu.runs/synth_1/.Xil/Vivado-25156-LAPTOP-QCCN7SPL/dcp3/clk_wiz_0_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk. (constraint file  D:/projects/sustech/computer_organization/labs/cpu/cpu.runs/synth_1/.Xil/Vivado-25156-LAPTOP-QCCN7SPL/dcp3/clk_wiz_0_in_context.xdc, line 5).
Applied set_property IO_BUFFER_TYPE = NONE for reset. (constraint file  D:/projects/sustech/computer_organization/labs/cpu/cpu.runs/synth_1/.Xil/Vivado-25156-LAPTOP-QCCN7SPL/dcp4/uart_in_context.xdc, line 101).
Applied set_property CLOCK_BUFFER_TYPE = NONE for reset. (constraint file  D:/projects/sustech/computer_organization/labs/cpu/cpu.runs/synth_1/.Xil/Vivado-25156-LAPTOP-QCCN7SPL/dcp4/uart_in_context.xdc, line 102).
Applied set_property IO_BUFFER_TYPE = NONE for uart_rx. (constraint file  D:/projects/sustech/computer_organization/labs/cpu/cpu.runs/synth_1/.Xil/Vivado-25156-LAPTOP-QCCN7SPL/dcp4/uart_in_context.xdc, line 103).
Applied set_property CLOCK_BUFFER_TYPE = NONE for uart_rx. (constraint file  D:/projects/sustech/computer_organization/labs/cpu/cpu.runs/synth_1/.Xil/Vivado-25156-LAPTOP-QCCN7SPL/dcp4/uart_in_context.xdc, line 104).
Applied set_property IO_BUFFER_TYPE = NONE for uart_tx. (constraint file  D:/projects/sustech/computer_organization/labs/cpu/cpu.runs/synth_1/.Xil/Vivado-25156-LAPTOP-QCCN7SPL/dcp4/uart_in_context.xdc, line 105).
Applied set_property CLOCK_BUFFER_TYPE = NONE for uart_tx. (constraint file  D:/projects/sustech/computer_organization/labs/cpu/cpu.runs/synth_1/.Xil/Vivado-25156-LAPTOP-QCCN7SPL/dcp4/uart_in_context.xdc, line 106).
Applied set_property DONT_TOUCH = true for clk_adj. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for data_mem/data_mem. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst_mem/inst_mem. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 751.480 ; gain = 509.355
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "multiplier" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "num_show_sign" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "num_show_sign" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-6014] Unused sequential element blink_switch_count_reg was removed.  [D:/projects/sustech/computer_organization/labs/cpu/cpu.srcs/sources_1/new/syscall.v:56]
INFO: [Synth 8-5546] ROM "out" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 751.480 ; gain = 509.355
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 2     
	   2 Input     32 Bit       Adders := 7     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 41    
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Multipliers : 
	                15x32  Multipliers := 1     
	                 4x32  Multipliers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 7     
	   2 Input     47 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 192   
	   3 Input     32 Bit        Muxes := 8     
	  11 Input     32 Bit        Muxes := 1     
	   4 Input     29 Bit        Muxes := 1     
	   2 Input     29 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 5     
	   3 Input      4 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 8     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 76    
	   6 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 1     
	  14 Input      1 Bit        Muxes := 1     
	  11 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module board 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      5 Bit        Muxes := 5     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module instruction_memory 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module registers 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 34    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 161   
	   3 Input     32 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 65    
Module number_input_pad 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                4 Bit    Registers := 1     
+---Multipliers : 
	                 4x32  Multipliers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 11    
	   3 Input     32 Bit        Muxes := 4     
	   4 Input     29 Bit        Muxes := 1     
	   2 Input     29 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 1     
Module num_to_led 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
Module led_show 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input      8 Bit        Muxes := 2     
Module syscall 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Multipliers : 
	                15x32  Multipliers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 7     
	   2 Input     47 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 13    
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   6 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 1     
Module execute 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   3 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	  11 Input     32 Bit        Muxes := 1     
	  14 Input      1 Bit        Muxes := 1     
	  11 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module data_memory 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element blink_switch_count_reg was removed.  [D:/projects/sustech/computer_organization/labs/cpu/cpu.srcs/sources_1/new/syscall.v:56]
WARNING: [Synth 8-3331] design num_to_led has unconnected port dot[6]
WARNING: [Synth 8-3331] design num_to_led has unconnected port dot[5]
WARNING: [Synth 8-3331] design num_to_led has unconnected port dot[4]
WARNING: [Synth 8-3331] design num_to_led has unconnected port dot[3]
WARNING: [Synth 8-3331] design num_to_led has unconnected port dot[2]
WARNING: [Synth 8-3331] design num_to_led has unconnected port dot[1]
WARNING: [Synth 8-3331] design num_to_led has unconnected port dot[0]
INFO: [Synth 8-3333] propagating constant 0 across sequential element (regs/\data_reg[31][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (regs/\data_reg[30][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (regs/\data_reg[29][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (regs/\data_reg[28][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (regs/\data_reg[27][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (regs/\data_reg[26][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (regs/\data_reg[25][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (regs/\data_reg[24][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (regs/\data_reg[23][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (regs/\data_reg[22][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (regs/\data_reg[21][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (regs/\data_reg[20][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (regs/\data_reg[19][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (regs/\data_reg[18][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (regs/\data_reg[17][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (regs/\data_reg[16][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (regs/\data_reg[15][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (regs/\data_reg[14][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (regs/\data_reg[13][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (regs/\data_reg[12][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (regs/\data_reg[11][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (regs/\data_reg[10][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (regs/\data_reg[9][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (regs/\data_reg[8][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (regs/\data_reg[7][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (regs/\data_reg[6][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (regs/\data_reg[5][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (regs/\data_reg[4][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (regs/\data_reg[3][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (regs/\data_reg[2][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (regs/\data_reg[1][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (regs/\data_reg[31][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (regs/\data_reg[30][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (regs/\data_reg[28][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (regs/\data_reg[27][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (regs/\data_reg[26][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (regs/\data_reg[25][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (regs/\data_reg[24][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (regs/\data_reg[23][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (regs/\data_reg[22][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (regs/\data_reg[21][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (regs/\data_reg[20][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (regs/\data_reg[19][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (regs/\data_reg[18][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (regs/\data_reg[17][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (regs/\data_reg[16][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (regs/\data_reg[15][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (regs/\data_reg[14][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (regs/\data_reg[13][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (regs/\data_reg[12][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (regs/\data_reg[11][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (regs/\data_reg[10][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (regs/\data_reg[9][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (regs/\data_reg[8][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (regs/\data_reg[7][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (regs/\data_reg[6][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (regs/\data_reg[5][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (regs/\data_reg[4][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (regs/\data_reg[3][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (regs/\data_reg[2][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (regs/\data_reg[1][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (regs/\data_reg[31][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (regs/\data_reg[30][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (regs/\data_reg[28][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (regs/\data_reg[27][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (regs/\data_reg[26][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (regs/\data_reg[25][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (regs/\data_reg[24][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (regs/\data_reg[23][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (regs/\data_reg[22][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (regs/\data_reg[21][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (regs/\data_reg[20][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (regs/\data_reg[19][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (regs/\data_reg[18][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (regs/\data_reg[17][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (regs/\data_reg[16][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (regs/\data_reg[15][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (regs/\data_reg[14][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (regs/\data_reg[13][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (regs/\data_reg[12][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (regs/\data_reg[11][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (regs/\data_reg[10][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (regs/\data_reg[9][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (regs/\data_reg[8][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (regs/\data_reg[7][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (regs/\data_reg[6][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (regs/\data_reg[5][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (regs/\data_reg[4][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (regs/\data_reg[3][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (regs/\data_reg[2][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (regs/\data_reg[1][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (regs/\data_reg[31][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (regs/\data_reg[30][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (regs/\data_reg[28][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (regs/\data_reg[27][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (regs/\data_reg[26][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (regs/\data_reg[25][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (regs/\data_reg[24][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (regs/\data_reg[23][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (regs/\data_reg[22][4] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'regs/read_data2_reg[1]' (FDE) to 'regs/read_data1_reg[1]'
INFO: [Synth 8-3886] merging instance 'regs/read_data2_reg[2]' (FDE) to 'regs/read_data1_reg[2]'
INFO: [Synth 8-3886] merging instance 'regs/read_data2_reg[3]' (FDE) to 'regs/read_data1_reg[3]'
INFO: [Synth 8-3886] merging instance 'regs/read_data2_reg[4]' (FDE) to 'regs/read_data1_reg[4]'
INFO: [Synth 8-3886] merging instance 'regs/read_data2_reg[5]' (FDE) to 'regs/read_data1_reg[5]'
INFO: [Synth 8-3886] merging instance 'regs/read_data2_reg[6]' (FDE) to 'regs/read_data1_reg[6]'
INFO: [Synth 8-3886] merging instance 'regs/read_data2_reg[7]' (FDE) to 'regs/read_data1_reg[7]'
INFO: [Synth 8-3886] merging instance 'regs/read_data2_reg[8]' (FDE) to 'regs/read_data1_reg[8]'
INFO: [Synth 8-3886] merging instance 'regs/read_data2_reg[9]' (FDE) to 'regs/read_data1_reg[9]'
INFO: [Synth 8-3886] merging instance 'regs/read_data2_reg[10]' (FDE) to 'regs/read_data1_reg[10]'
INFO: [Synth 8-3886] merging instance 'regs/read_data2_reg[11]' (FDE) to 'regs/read_data1_reg[11]'
INFO: [Synth 8-3886] merging instance 'regs/read_data2_reg[12]' (FDE) to 'regs/read_data1_reg[12]'
INFO: [Synth 8-3886] merging instance 'regs/read_data2_reg[13]' (FDE) to 'regs/read_data1_reg[13]'
INFO: [Synth 8-3886] merging instance 'regs/read_data2_reg[14]' (FDE) to 'regs/read_data1_reg[14]'
INFO: [Synth 8-3886] merging instance 'regs/read_data2_reg[15]' (FDE) to 'regs/read_data1_reg[15]'
INFO: [Synth 8-3886] merging instance 'regs/read_data2_reg[16]' (FDE) to 'regs/read_data1_reg[16]'
INFO: [Synth 8-3886] merging instance 'regs/read_data2_reg[17]' (FDE) to 'regs/read_data1_reg[17]'
INFO: [Synth 8-3886] merging instance 'regs/read_data2_reg[18]' (FDE) to 'regs/read_data1_reg[18]'
INFO: [Synth 8-3886] merging instance 'regs/read_data2_reg[19]' (FDE) to 'regs/read_data1_reg[19]'
INFO: [Synth 8-3886] merging instance 'regs/read_data2_reg[20]' (FDE) to 'regs/read_data1_reg[20]'
INFO: [Synth 8-3886] merging instance 'regs/read_data2_reg[21]' (FDE) to 'regs/read_data1_reg[21]'
INFO: [Synth 8-3886] merging instance 'regs/read_data2_reg[22]' (FDE) to 'regs/read_data1_reg[22]'
INFO: [Synth 8-3886] merging instance 'regs/read_data2_reg[23]' (FDE) to 'regs/read_data1_reg[23]'
INFO: [Synth 8-3886] merging instance 'regs/read_data2_reg[24]' (FDE) to 'regs/read_data1_reg[24]'
INFO: [Synth 8-3886] merging instance 'regs/read_data2_reg[25]' (FDE) to 'regs/read_data1_reg[25]'
INFO: [Synth 8-3886] merging instance 'regs/read_data2_reg[26]' (FDE) to 'regs/read_data1_reg[26]'
INFO: [Synth 8-3886] merging instance 'regs/read_data2_reg[27]' (FDE) to 'regs/read_data1_reg[27]'
INFO: [Synth 8-3886] merging instance 'regs/read_data2_reg[28]' (FDE) to 'regs/read_data1_reg[28]'
INFO: [Synth 8-3886] merging instance 'regs/read_data2_reg[29]' (FDE) to 'regs/read_data1_reg[29]'
INFO: [Synth 8-3886] merging instance 'regs/read_data2_reg[30]' (FDE) to 'regs/read_data1_reg[30]'
INFO: [Synth 8-3886] merging instance 'regs/read_data2_reg[31]' (FDE) to 'regs/read_data1_reg[31]'
INFO: [Synth 8-3886] merging instance 'regs/read_data2_reg[0]' (FDE) to 'regs/read_data1_reg[0]'
INFO: [Synth 8-3886] merging instance 'sys/show/led_out_l_reg[0]' (FD) to 'sys/show/led_out_r_reg[0]'
WARNING: [Synth 8-3332] Sequential element (data_reg[31][31]) is unused and will be removed from module registers.
WARNING: [Synth 8-3332] Sequential element (data_reg[31][30]) is unused and will be removed from module registers.
WARNING: [Synth 8-3332] Sequential element (data_reg[31][29]) is unused and will be removed from module registers.
WARNING: [Synth 8-3332] Sequential element (data_reg[31][28]) is unused and will be removed from module registers.
WARNING: [Synth 8-3332] Sequential element (data_reg[31][27]) is unused and will be removed from module registers.
WARNING: [Synth 8-3332] Sequential element (data_reg[31][26]) is unused and will be removed from module registers.
WARNING: [Synth 8-3332] Sequential element (data_reg[31][25]) is unused and will be removed from module registers.
WARNING: [Synth 8-3332] Sequential element (data_reg[31][24]) is unused and will be removed from module registers.
WARNING: [Synth 8-3332] Sequential element (data_reg[31][23]) is unused and will be removed from module registers.
WARNING: [Synth 8-3332] Sequential element (data_reg[31][22]) is unused and will be removed from module registers.
WARNING: [Synth 8-3332] Sequential element (data_reg[31][21]) is unused and will be removed from module registers.
WARNING: [Synth 8-3332] Sequential element (data_reg[31][20]) is unused and will be removed from module registers.
WARNING: [Synth 8-3332] Sequential element (data_reg[31][19]) is unused and will be removed from module registers.
WARNING: [Synth 8-3332] Sequential element (data_reg[31][18]) is unused and will be removed from module registers.
WARNING: [Synth 8-3332] Sequential element (data_reg[31][17]) is unused and will be removed from module registers.
WARNING: [Synth 8-3332] Sequential element (data_reg[31][16]) is unused and will be removed from module registers.
WARNING: [Synth 8-3332] Sequential element (data_reg[31][15]) is unused and will be removed from module registers.
WARNING: [Synth 8-3332] Sequential element (data_reg[31][14]) is unused and will be removed from module registers.
WARNING: [Synth 8-3332] Sequential element (data_reg[31][13]) is unused and will be removed from module registers.
WARNING: [Synth 8-3332] Sequential element (data_reg[31][12]) is unused and will be removed from module registers.
WARNING: [Synth 8-3332] Sequential element (data_reg[31][11]) is unused and will be removed from module registers.
WARNING: [Synth 8-3332] Sequential element (data_reg[31][10]) is unused and will be removed from module registers.
WARNING: [Synth 8-3332] Sequential element (data_reg[31][9]) is unused and will be removed from module registers.
WARNING: [Synth 8-3332] Sequential element (data_reg[31][8]) is unused and will be removed from module registers.
WARNING: [Synth 8-3332] Sequential element (data_reg[31][7]) is unused and will be removed from module registers.
WARNING: [Synth 8-3332] Sequential element (data_reg[31][6]) is unused and will be removed from module registers.
WARNING: [Synth 8-3332] Sequential element (data_reg[31][5]) is unused and will be removed from module registers.
WARNING: [Synth 8-3332] Sequential element (data_reg[31][4]) is unused and will be removed from module registers.
WARNING: [Synth 8-3332] Sequential element (data_reg[31][3]) is unused and will be removed from module registers.
WARNING: [Synth 8-3332] Sequential element (data_reg[31][2]) is unused and will be removed from module registers.
WARNING: [Synth 8-3332] Sequential element (data_reg[31][1]) is unused and will be removed from module registers.
WARNING: [Synth 8-3332] Sequential element (data_reg[31][0]) is unused and will be removed from module registers.
WARNING: [Synth 8-3332] Sequential element (data_reg[30][31]) is unused and will be removed from module registers.
WARNING: [Synth 8-3332] Sequential element (data_reg[30][30]) is unused and will be removed from module registers.
WARNING: [Synth 8-3332] Sequential element (data_reg[30][29]) is unused and will be removed from module registers.
WARNING: [Synth 8-3332] Sequential element (data_reg[30][28]) is unused and will be removed from module registers.
WARNING: [Synth 8-3332] Sequential element (data_reg[30][27]) is unused and will be removed from module registers.
WARNING: [Synth 8-3332] Sequential element (data_reg[30][26]) is unused and will be removed from module registers.
WARNING: [Synth 8-3332] Sequential element (data_reg[30][25]) is unused and will be removed from module registers.
WARNING: [Synth 8-3332] Sequential element (data_reg[30][24]) is unused and will be removed from module registers.
WARNING: [Synth 8-3332] Sequential element (data_reg[30][23]) is unused and will be removed from module registers.
WARNING: [Synth 8-3332] Sequential element (data_reg[30][22]) is unused and will be removed from module registers.
WARNING: [Synth 8-3332] Sequential element (data_reg[30][21]) is unused and will be removed from module registers.
WARNING: [Synth 8-3332] Sequential element (data_reg[30][20]) is unused and will be removed from module registers.
WARNING: [Synth 8-3332] Sequential element (data_reg[30][19]) is unused and will be removed from module registers.
WARNING: [Synth 8-3332] Sequential element (data_reg[30][18]) is unused and will be removed from module registers.
WARNING: [Synth 8-3332] Sequential element (data_reg[30][17]) is unused and will be removed from module registers.
WARNING: [Synth 8-3332] Sequential element (data_reg[30][16]) is unused and will be removed from module registers.
WARNING: [Synth 8-3332] Sequential element (data_reg[30][15]) is unused and will be removed from module registers.
WARNING: [Synth 8-3332] Sequential element (data_reg[30][14]) is unused and will be removed from module registers.
WARNING: [Synth 8-3332] Sequential element (data_reg[30][13]) is unused and will be removed from module registers.
WARNING: [Synth 8-3332] Sequential element (data_reg[30][12]) is unused and will be removed from module registers.
WARNING: [Synth 8-3332] Sequential element (data_reg[30][11]) is unused and will be removed from module registers.
WARNING: [Synth 8-3332] Sequential element (data_reg[30][10]) is unused and will be removed from module registers.
WARNING: [Synth 8-3332] Sequential element (data_reg[30][9]) is unused and will be removed from module registers.
WARNING: [Synth 8-3332] Sequential element (data_reg[30][8]) is unused and will be removed from module registers.
WARNING: [Synth 8-3332] Sequential element (data_reg[30][7]) is unused and will be removed from module registers.
WARNING: [Synth 8-3332] Sequential element (data_reg[30][6]) is unused and will be removed from module registers.
WARNING: [Synth 8-3332] Sequential element (data_reg[30][5]) is unused and will be removed from module registers.
WARNING: [Synth 8-3332] Sequential element (data_reg[30][4]) is unused and will be removed from module registers.
WARNING: [Synth 8-3332] Sequential element (data_reg[30][3]) is unused and will be removed from module registers.
WARNING: [Synth 8-3332] Sequential element (data_reg[30][2]) is unused and will be removed from module registers.
WARNING: [Synth 8-3332] Sequential element (data_reg[30][1]) is unused and will be removed from module registers.
WARNING: [Synth 8-3332] Sequential element (data_reg[30][0]) is unused and will be removed from module registers.
WARNING: [Synth 8-3332] Sequential element (data_reg[29][31]) is unused and will be removed from module registers.
WARNING: [Synth 8-3332] Sequential element (data_reg[29][30]) is unused and will be removed from module registers.
WARNING: [Synth 8-3332] Sequential element (data_reg[29][29]) is unused and will be removed from module registers.
WARNING: [Synth 8-3332] Sequential element (data_reg[29][28]) is unused and will be removed from module registers.
WARNING: [Synth 8-3332] Sequential element (data_reg[29][27]) is unused and will be removed from module registers.
WARNING: [Synth 8-3332] Sequential element (data_reg[29][26]) is unused and will be removed from module registers.
WARNING: [Synth 8-3332] Sequential element (data_reg[29][25]) is unused and will be removed from module registers.
WARNING: [Synth 8-3332] Sequential element (data_reg[29][24]) is unused and will be removed from module registers.
WARNING: [Synth 8-3332] Sequential element (data_reg[29][23]) is unused and will be removed from module registers.
WARNING: [Synth 8-3332] Sequential element (data_reg[29][22]) is unused and will be removed from module registers.
WARNING: [Synth 8-3332] Sequential element (data_reg[29][21]) is unused and will be removed from module registers.
WARNING: [Synth 8-3332] Sequential element (data_reg[29][20]) is unused and will be removed from module registers.
WARNING: [Synth 8-3332] Sequential element (data_reg[29][19]) is unused and will be removed from module registers.
WARNING: [Synth 8-3332] Sequential element (data_reg[29][18]) is unused and will be removed from module registers.
WARNING: [Synth 8-3332] Sequential element (data_reg[29][17]) is unused and will be removed from module registers.
WARNING: [Synth 8-3332] Sequential element (data_reg[29][16]) is unused and will be removed from module registers.
WARNING: [Synth 8-3332] Sequential element (data_reg[29][15]) is unused and will be removed from module registers.
WARNING: [Synth 8-3332] Sequential element (data_reg[29][14]) is unused and will be removed from module registers.
WARNING: [Synth 8-3332] Sequential element (data_reg[29][13]) is unused and will be removed from module registers.
WARNING: [Synth 8-3332] Sequential element (data_reg[29][12]) is unused and will be removed from module registers.
WARNING: [Synth 8-3332] Sequential element (data_reg[29][11]) is unused and will be removed from module registers.
WARNING: [Synth 8-3332] Sequential element (data_reg[29][10]) is unused and will be removed from module registers.
WARNING: [Synth 8-3332] Sequential element (data_reg[29][9]) is unused and will be removed from module registers.
WARNING: [Synth 8-3332] Sequential element (data_reg[29][8]) is unused and will be removed from module registers.
WARNING: [Synth 8-3332] Sequential element (data_reg[29][7]) is unused and will be removed from module registers.
WARNING: [Synth 8-3332] Sequential element (data_reg[29][6]) is unused and will be removed from module registers.
WARNING: [Synth 8-3332] Sequential element (data_reg[29][5]) is unused and will be removed from module registers.
WARNING: [Synth 8-3332] Sequential element (data_reg[29][4]) is unused and will be removed from module registers.
WARNING: [Synth 8-3332] Sequential element (data_reg[29][3]) is unused and will be removed from module registers.
WARNING: [Synth 8-3332] Sequential element (data_reg[29][2]) is unused and will be removed from module registers.
WARNING: [Synth 8-3332] Sequential element (data_reg[29][1]) is unused and will be removed from module registers.
WARNING: [Synth 8-3332] Sequential element (data_reg[29][0]) is unused and will be removed from module registers.
WARNING: [Synth 8-3332] Sequential element (data_reg[28][31]) is unused and will be removed from module registers.
WARNING: [Synth 8-3332] Sequential element (data_reg[28][30]) is unused and will be removed from module registers.
WARNING: [Synth 8-3332] Sequential element (data_reg[28][29]) is unused and will be removed from module registers.
WARNING: [Synth 8-3332] Sequential element (data_reg[28][28]) is unused and will be removed from module registers.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'sys/show/led_out_r_reg[2]' (FD) to 'sys/show/led_out_r_reg[6]'
INFO: [Synth 8-3886] merging instance 'sys/show/led_out_l_reg[1]' (FD) to 'sys/show/led_out_l_reg[2]'
INFO: [Synth 8-3886] merging instance 'sys/show/led_out_l_reg[2]' (FD) to 'sys/show/led_out_l_reg[3]'
INFO: [Synth 8-3886] merging instance 'sys/show/led_out_l_reg[3]' (FD) to 'sys/show/led_out_l_reg[5]'
INFO: [Synth 8-3886] merging instance 'sys/show/led_out_l_reg[5]' (FD) to 'sys/show/led_out_l_reg[6]'
INFO: [Synth 8-3886] merging instance 'sys/show/led_out_l_reg[6]' (FD) to 'sys/show/led_out_l_reg[7]'
INFO: [Synth 8-3886] merging instance 'sys/show/led_out_r_reg[1]' (FD) to 'sys/show/led_out_r_reg[7]'
INFO: [Synth 8-3886] merging instance 'sys/show/led_out_r_reg[3]' (FD) to 'sys/show/led_out_r_reg[7]'
INFO: [Synth 8-3886] merging instance 'sys/show/led_out_r_reg[5]' (FD) to 'sys/show/led_out_r_reg[6]'
INFO: [Synth 8-3886] merging instance 'sys/show/led_out_r_reg[6]' (FD) to 'sys/show/led_out_r_reg[7]'
INFO: [Synth 8-3886] merging instance 'sys/show/led_out_r_reg[7]' (FD) to 'sys/show/led_out_l_reg[7]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 751.480 ; gain = 509.355
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'clk_adj/cpu_clk' to pin 'clk_adj/bbstub_cpu_clk/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'clk_adj/uart_clk' to pin 'clk_adj/bbstub_uart_clk/O'
INFO: [Synth 8-5819] Moved 2 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 751.480 ; gain = 509.355
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 751.480 ; gain = 509.355
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 751.480 ; gain = 509.355
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 751.480 ; gain = 509.355
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 751.480 ; gain = 509.355
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 751.480 ; gain = 509.355
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 751.480 ; gain = 509.355
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 751.480 ; gain = 509.355
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 751.480 ; gain = 509.355
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+---------------------+----------+
|      |BlackBox name        |Instances |
+------+---------------------+----------+
|1     |clk_adjust           |         1|
|2     |uart                 |         1|
|3     |data_memory_internal |         2|
+------+---------------------+----------+

Report Cell Usage: 
+------+------------------------+------+
|      |Cell                    |Count |
+------+------------------------+------+
|1     |clk_adjust              |     1|
|2     |data_memory_internal    |     1|
|3     |data_memory_internal__1 |     1|
|4     |uart                    |     1|
|5     |BUFG                    |     1|
|6     |CARRY4                  |    28|
|7     |LUT1                    |     1|
|8     |LUT2                    |     7|
|9     |LUT3                    |   192|
|10    |LUT4                    |   220|
|11    |LUT5                    |    44|
|12    |LUT6                    |     2|
|13    |FDCE                    |    65|
|14    |FDPE                    |    65|
|15    |FDRE                    |     6|
|16    |LDC                     |    65|
|17    |IBUF                    |     1|
|18    |OBUF                    |    52|
+------+------------------------+------+

Report Instance Areas: 
+------+-----------+-------------------+------+
|      |Instance   |Module             |Cells |
+------+-----------+-------------------+------+
|1     |top        |                   |   866|
|2     |  data_mem |data_memory        |    80|
|3     |  inst_mem |instruction_memory |    80|
|4     |  sys      |syscall            |   593|
|5     |    show   |led_show           |    12|
+------+-----------+-------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 751.480 ; gain = 509.355
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1336 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:19 ; elapsed = 00:00:25 . Memory (MB): peak = 751.480 ; gain = 159.094
Synthesis Optimization Complete : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 751.480 ; gain = 509.355
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 94 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 65 instances were transformed.
  LDC => LDCE: 65 instances

INFO: [Common 17-83] Releasing license: Synthesis
201 Infos, 186 Warnings, 8 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:32 ; elapsed = 00:00:35 . Memory (MB): peak = 751.480 ; gain = 520.836
INFO: [Common 17-1381] The checkpoint 'D:/projects/sustech/computer_organization/labs/cpu/cpu.runs/synth_1/board.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file board_utilization_synth.rpt -pb board_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 751.480 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon May 29 20:39:25 2023...
