{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 12 01:50:40 2013 " "Info: Processing started: Sat Oct 12 01:50:40 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off MultiPlexed7Seg -c MultiPlexed7Seg --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off MultiPlexed7Seg -c MultiPlexed7Seg --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK " "Info: Assuming node \"CLK\" is an undefined clock" {  } { { "MultiPlexed7Seg.bdf" "" { Schematic "C:/Github/Quartus_Projects/TRex-Multiplex-7Seg/MultiPlexed7Seg.bdf" { { 304 176 344 320 "CLK" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "inst38 " "Info: Detected ripple clock \"inst38\" as buffer" {  } { { "MultiPlexed7Seg.bdf" "" { Schematic "C:/Github/Quartus_Projects/TRex-Multiplex-7Seg/MultiPlexed7Seg.bdf" { { 360 744 808 440 "inst38" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst38" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLK register lpm_counter1:inst16\|lpm_counter:lpm_counter_component\|cntr_90j:auto_generated\|safe_q\[9\] register lpm_counter1:inst16\|lpm_counter:lpm_counter_component\|cntr_90j:auto_generated\|safe_q\[5\] 138.83 MHz 7.203 ns Internal " "Info: Clock \"CLK\" has Internal fmax of 138.83 MHz between source register \"lpm_counter1:inst16\|lpm_counter:lpm_counter_component\|cntr_90j:auto_generated\|safe_q\[9\]\" and destination register \"lpm_counter1:inst16\|lpm_counter:lpm_counter_component\|cntr_90j:auto_generated\|safe_q\[5\]\" (period= 7.203 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.962 ns + Longest register register " "Info: + Longest register to register delay is 6.962 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_counter1:inst16\|lpm_counter:lpm_counter_component\|cntr_90j:auto_generated\|safe_q\[9\] 1 REG LC_X21_Y12_N0 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X21_Y12_N0; Fanout = 6; REG Node = 'lpm_counter1:inst16\|lpm_counter:lpm_counter_component\|cntr_90j:auto_generated\|safe_q\[9\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_counter1:inst16|lpm_counter:lpm_counter_component|cntr_90j:auto_generated|safe_q[9] } "NODE_NAME" } } { "db/cntr_90j.tdf" "" { Text "C:/Github/Quartus_Projects/TRex-Multiplex-7Seg/db/cntr_90j.tdf" 184 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.244 ns) + CELL(0.114 ns) 1.358 ns lpm_counter1:inst16\|lpm_counter:lpm_counter_component\|cntr_90j:auto_generated\|cmpr_a6c:cmpr1\|result_wire\[0\]~2 2 COMB LC_X21_Y13_N0 1 " "Info: 2: + IC(1.244 ns) + CELL(0.114 ns) = 1.358 ns; Loc. = LC_X21_Y13_N0; Fanout = 1; COMB Node = 'lpm_counter1:inst16\|lpm_counter:lpm_counter_component\|cntr_90j:auto_generated\|cmpr_a6c:cmpr1\|result_wire\[0\]~2'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.358 ns" { lpm_counter1:inst16|lpm_counter:lpm_counter_component|cntr_90j:auto_generated|safe_q[9] lpm_counter1:inst16|lpm_counter:lpm_counter_component|cntr_90j:auto_generated|cmpr_a6c:cmpr1|result_wire[0]~2 } "NODE_NAME" } } { "db/cmpr_a6c.tdf" "" { Text "C:/Github/Quartus_Projects/TRex-Multiplex-7Seg/db/cmpr_a6c.tdf" 31 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.196 ns) + CELL(0.114 ns) 2.668 ns lpm_counter1:inst16\|lpm_counter:lpm_counter_component\|cntr_90j:auto_generated\|cmpr_a6c:cmpr1\|result_wire\[0\]~3 3 COMB LC_X20_Y12_N9 1 " "Info: 3: + IC(1.196 ns) + CELL(0.114 ns) = 2.668 ns; Loc. = LC_X20_Y12_N9; Fanout = 1; COMB Node = 'lpm_counter1:inst16\|lpm_counter:lpm_counter_component\|cntr_90j:auto_generated\|cmpr_a6c:cmpr1\|result_wire\[0\]~3'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.310 ns" { lpm_counter1:inst16|lpm_counter:lpm_counter_component|cntr_90j:auto_generated|cmpr_a6c:cmpr1|result_wire[0]~2 lpm_counter1:inst16|lpm_counter:lpm_counter_component|cntr_90j:auto_generated|cmpr_a6c:cmpr1|result_wire[0]~3 } "NODE_NAME" } } { "db/cmpr_a6c.tdf" "" { Text "C:/Github/Quartus_Projects/TRex-Multiplex-7Seg/db/cmpr_a6c.tdf" 31 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.693 ns) + CELL(0.114 ns) 3.475 ns lpm_counter1:inst16\|lpm_counter:lpm_counter_component\|cntr_90j:auto_generated\|cmpr_a6c:cmpr1\|result_wire\[0\] 4 COMB LC_X21_Y12_N9 1 " "Info: 4: + IC(0.693 ns) + CELL(0.114 ns) = 3.475 ns; Loc. = LC_X21_Y12_N9; Fanout = 1; COMB Node = 'lpm_counter1:inst16\|lpm_counter:lpm_counter_component\|cntr_90j:auto_generated\|cmpr_a6c:cmpr1\|result_wire\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.807 ns" { lpm_counter1:inst16|lpm_counter:lpm_counter_component|cntr_90j:auto_generated|cmpr_a6c:cmpr1|result_wire[0]~3 lpm_counter1:inst16|lpm_counter:lpm_counter_component|cntr_90j:auto_generated|cmpr_a6c:cmpr1|result_wire[0] } "NODE_NAME" } } { "db/cmpr_a6c.tdf" "" { Text "C:/Github/Quartus_Projects/TRex-Multiplex-7Seg/db/cmpr_a6c.tdf" 31 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.435 ns) + CELL(0.590 ns) 4.500 ns lpm_counter1:inst16\|lpm_counter:lpm_counter_component\|cntr_90j:auto_generated\|modulus_trigger 5 COMB LC_X21_Y12_N8 17 " "Info: 5: + IC(0.435 ns) + CELL(0.590 ns) = 4.500 ns; Loc. = LC_X21_Y12_N8; Fanout = 17; COMB Node = 'lpm_counter1:inst16\|lpm_counter:lpm_counter_component\|cntr_90j:auto_generated\|modulus_trigger'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.025 ns" { lpm_counter1:inst16|lpm_counter:lpm_counter_component|cntr_90j:auto_generated|cmpr_a6c:cmpr1|result_wire[0] lpm_counter1:inst16|lpm_counter:lpm_counter_component|cntr_90j:auto_generated|modulus_trigger } "NODE_NAME" } } { "db/cntr_90j.tdf" "" { Text "C:/Github/Quartus_Projects/TRex-Multiplex-7Seg/db/cntr_90j.tdf" 183 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.237 ns) + CELL(1.225 ns) 6.962 ns lpm_counter1:inst16\|lpm_counter:lpm_counter_component\|cntr_90j:auto_generated\|safe_q\[5\] 6 REG LC_X21_Y13_N6 5 " "Info: 6: + IC(1.237 ns) + CELL(1.225 ns) = 6.962 ns; Loc. = LC_X21_Y13_N6; Fanout = 5; REG Node = 'lpm_counter1:inst16\|lpm_counter:lpm_counter_component\|cntr_90j:auto_generated\|safe_q\[5\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.462 ns" { lpm_counter1:inst16|lpm_counter:lpm_counter_component|cntr_90j:auto_generated|modulus_trigger lpm_counter1:inst16|lpm_counter:lpm_counter_component|cntr_90j:auto_generated|safe_q[5] } "NODE_NAME" } } { "db/cntr_90j.tdf" "" { Text "C:/Github/Quartus_Projects/TRex-Multiplex-7Seg/db/cntr_90j.tdf" 184 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.157 ns ( 30.98 % ) " "Info: Total cell delay = 2.157 ns ( 30.98 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.805 ns ( 69.02 % ) " "Info: Total interconnect delay = 4.805 ns ( 69.02 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.962 ns" { lpm_counter1:inst16|lpm_counter:lpm_counter_component|cntr_90j:auto_generated|safe_q[9] lpm_counter1:inst16|lpm_counter:lpm_counter_component|cntr_90j:auto_generated|cmpr_a6c:cmpr1|result_wire[0]~2 lpm_counter1:inst16|lpm_counter:lpm_counter_component|cntr_90j:auto_generated|cmpr_a6c:cmpr1|result_wire[0]~3 lpm_counter1:inst16|lpm_counter:lpm_counter_component|cntr_90j:auto_generated|cmpr_a6c:cmpr1|result_wire[0] lpm_counter1:inst16|lpm_counter:lpm_counter_component|cntr_90j:auto_generated|modulus_trigger lpm_counter1:inst16|lpm_counter:lpm_counter_component|cntr_90j:auto_generated|safe_q[5] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.962 ns" { lpm_counter1:inst16|lpm_counter:lpm_counter_component|cntr_90j:auto_generated|safe_q[9] {} lpm_counter1:inst16|lpm_counter:lpm_counter_component|cntr_90j:auto_generated|cmpr_a6c:cmpr1|result_wire[0]~2 {} lpm_counter1:inst16|lpm_counter:lpm_counter_component|cntr_90j:auto_generated|cmpr_a6c:cmpr1|result_wire[0]~3 {} lpm_counter1:inst16|lpm_counter:lpm_counter_component|cntr_90j:auto_generated|cmpr_a6c:cmpr1|result_wire[0] {} lpm_counter1:inst16|lpm_counter:lpm_counter_component|cntr_90j:auto_generated|modulus_trigger {} lpm_counter1:inst16|lpm_counter:lpm_counter_component|cntr_90j:auto_generated|safe_q[5] {} } { 0.000ns 1.244ns 1.196ns 0.693ns 0.435ns 1.237ns } { 0.000ns 0.114ns 0.114ns 0.114ns 0.590ns 1.225ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.020 ns - Smallest " "Info: - Smallest clock skew is 0.020 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.962 ns + Shortest register " "Info: + Shortest clock path from clock \"CLK\" to destination register is 2.962 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns CLK 1 CLK PIN_28 18 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_28; Fanout = 18; CLK Node = 'CLK'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "MultiPlexed7Seg.bdf" "" { Schematic "C:/Github/Quartus_Projects/TRex-Multiplex-7Seg/MultiPlexed7Seg.bdf" { { 304 176 344 320 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.782 ns) + CELL(0.711 ns) 2.962 ns lpm_counter1:inst16\|lpm_counter:lpm_counter_component\|cntr_90j:auto_generated\|safe_q\[5\] 2 REG LC_X21_Y13_N6 5 " "Info: 2: + IC(0.782 ns) + CELL(0.711 ns) = 2.962 ns; Loc. = LC_X21_Y13_N6; Fanout = 5; REG Node = 'lpm_counter1:inst16\|lpm_counter:lpm_counter_component\|cntr_90j:auto_generated\|safe_q\[5\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.493 ns" { CLK lpm_counter1:inst16|lpm_counter:lpm_counter_component|cntr_90j:auto_generated|safe_q[5] } "NODE_NAME" } } { "db/cntr_90j.tdf" "" { Text "C:/Github/Quartus_Projects/TRex-Multiplex-7Seg/db/cntr_90j.tdf" 184 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 73.60 % ) " "Info: Total cell delay = 2.180 ns ( 73.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.782 ns ( 26.40 % ) " "Info: Total interconnect delay = 0.782 ns ( 26.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.962 ns" { CLK lpm_counter1:inst16|lpm_counter:lpm_counter_component|cntr_90j:auto_generated|safe_q[5] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.962 ns" { CLK {} CLK~out0 {} lpm_counter1:inst16|lpm_counter:lpm_counter_component|cntr_90j:auto_generated|safe_q[5] {} } { 0.000ns 0.000ns 0.782ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 2.942 ns - Longest register " "Info: - Longest clock path from clock \"CLK\" to source register is 2.942 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns CLK 1 CLK PIN_28 18 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_28; Fanout = 18; CLK Node = 'CLK'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "MultiPlexed7Seg.bdf" "" { Schematic "C:/Github/Quartus_Projects/TRex-Multiplex-7Seg/MultiPlexed7Seg.bdf" { { 304 176 344 320 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.762 ns) + CELL(0.711 ns) 2.942 ns lpm_counter1:inst16\|lpm_counter:lpm_counter_component\|cntr_90j:auto_generated\|safe_q\[9\] 2 REG LC_X21_Y12_N0 6 " "Info: 2: + IC(0.762 ns) + CELL(0.711 ns) = 2.942 ns; Loc. = LC_X21_Y12_N0; Fanout = 6; REG Node = 'lpm_counter1:inst16\|lpm_counter:lpm_counter_component\|cntr_90j:auto_generated\|safe_q\[9\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.473 ns" { CLK lpm_counter1:inst16|lpm_counter:lpm_counter_component|cntr_90j:auto_generated|safe_q[9] } "NODE_NAME" } } { "db/cntr_90j.tdf" "" { Text "C:/Github/Quartus_Projects/TRex-Multiplex-7Seg/db/cntr_90j.tdf" 184 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 74.10 % ) " "Info: Total cell delay = 2.180 ns ( 74.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.762 ns ( 25.90 % ) " "Info: Total interconnect delay = 0.762 ns ( 25.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.942 ns" { CLK lpm_counter1:inst16|lpm_counter:lpm_counter_component|cntr_90j:auto_generated|safe_q[9] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.942 ns" { CLK {} CLK~out0 {} lpm_counter1:inst16|lpm_counter:lpm_counter_component|cntr_90j:auto_generated|safe_q[9] {} } { 0.000ns 0.000ns 0.762ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.962 ns" { CLK lpm_counter1:inst16|lpm_counter:lpm_counter_component|cntr_90j:auto_generated|safe_q[5] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.962 ns" { CLK {} CLK~out0 {} lpm_counter1:inst16|lpm_counter:lpm_counter_component|cntr_90j:auto_generated|safe_q[5] {} } { 0.000ns 0.000ns 0.782ns } { 0.000ns 1.469ns 0.711ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.942 ns" { CLK lpm_counter1:inst16|lpm_counter:lpm_counter_component|cntr_90j:auto_generated|safe_q[9] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.942 ns" { CLK {} CLK~out0 {} lpm_counter1:inst16|lpm_counter:lpm_counter_component|cntr_90j:auto_generated|safe_q[9] {} } { 0.000ns 0.000ns 0.762ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns + " "Info: + Micro clock to output delay of source is 0.224 ns" {  } { { "db/cntr_90j.tdf" "" { Text "C:/Github/Quartus_Projects/TRex-Multiplex-7Seg/db/cntr_90j.tdf" 184 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.037 ns + " "Info: + Micro setup delay of destination is 0.037 ns" {  } { { "db/cntr_90j.tdf" "" { Text "C:/Github/Quartus_Projects/TRex-Multiplex-7Seg/db/cntr_90j.tdf" 184 8 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.962 ns" { lpm_counter1:inst16|lpm_counter:lpm_counter_component|cntr_90j:auto_generated|safe_q[9] lpm_counter1:inst16|lpm_counter:lpm_counter_component|cntr_90j:auto_generated|cmpr_a6c:cmpr1|result_wire[0]~2 lpm_counter1:inst16|lpm_counter:lpm_counter_component|cntr_90j:auto_generated|cmpr_a6c:cmpr1|result_wire[0]~3 lpm_counter1:inst16|lpm_counter:lpm_counter_component|cntr_90j:auto_generated|cmpr_a6c:cmpr1|result_wire[0] lpm_counter1:inst16|lpm_counter:lpm_counter_component|cntr_90j:auto_generated|modulus_trigger lpm_counter1:inst16|lpm_counter:lpm_counter_component|cntr_90j:auto_generated|safe_q[5] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.962 ns" { lpm_counter1:inst16|lpm_counter:lpm_counter_component|cntr_90j:auto_generated|safe_q[9] {} lpm_counter1:inst16|lpm_counter:lpm_counter_component|cntr_90j:auto_generated|cmpr_a6c:cmpr1|result_wire[0]~2 {} lpm_counter1:inst16|lpm_counter:lpm_counter_component|cntr_90j:auto_generated|cmpr_a6c:cmpr1|result_wire[0]~3 {} lpm_counter1:inst16|lpm_counter:lpm_counter_component|cntr_90j:auto_generated|cmpr_a6c:cmpr1|result_wire[0] {} lpm_counter1:inst16|lpm_counter:lpm_counter_component|cntr_90j:auto_generated|modulus_trigger {} lpm_counter1:inst16|lpm_counter:lpm_counter_component|cntr_90j:auto_generated|safe_q[5] {} } { 0.000ns 1.244ns 1.196ns 0.693ns 0.435ns 1.237ns } { 0.000ns 0.114ns 0.114ns 0.114ns 0.590ns 1.225ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.962 ns" { CLK lpm_counter1:inst16|lpm_counter:lpm_counter_component|cntr_90j:auto_generated|safe_q[5] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.962 ns" { CLK {} CLK~out0 {} lpm_counter1:inst16|lpm_counter:lpm_counter_component|cntr_90j:auto_generated|safe_q[5] {} } { 0.000ns 0.000ns 0.782ns } { 0.000ns 1.469ns 0.711ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.942 ns" { CLK lpm_counter1:inst16|lpm_counter:lpm_counter_component|cntr_90j:auto_generated|safe_q[9] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.942 ns" { CLK {} CLK~out0 {} lpm_counter1:inst16|lpm_counter:lpm_counter_component|cntr_90j:auto_generated|safe_q[9] {} } { 0.000ns 0.000ns 0.762ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK LED7 lpm_counter0:inst2\|lpm_counter:lpm_counter_component\|cntr_4dh:auto_generated\|safe_q\[0\] 17.522 ns register " "Info: tco from clock \"CLK\" to destination pin \"LED7\" through register \"lpm_counter0:inst2\|lpm_counter:lpm_counter_component\|cntr_4dh:auto_generated\|safe_q\[0\]\" is 17.522 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 8.602 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to source register is 8.602 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns CLK 1 CLK PIN_28 18 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_28; Fanout = 18; CLK Node = 'CLK'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "MultiPlexed7Seg.bdf" "" { Schematic "C:/Github/Quartus_Projects/TRex-Multiplex-7Seg/MultiPlexed7Seg.bdf" { { 304 176 344 320 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.762 ns) + CELL(0.935 ns) 3.166 ns inst38 2 REG LC_X20_Y12_N6 2 " "Info: 2: + IC(0.762 ns) + CELL(0.935 ns) = 3.166 ns; Loc. = LC_X20_Y12_N6; Fanout = 2; REG Node = 'inst38'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.697 ns" { CLK inst38 } "NODE_NAME" } } { "MultiPlexed7Seg.bdf" "" { Schematic "C:/Github/Quartus_Projects/TRex-Multiplex-7Seg/MultiPlexed7Seg.bdf" { { 360 744 808 440 "inst38" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.725 ns) + CELL(0.711 ns) 8.602 ns lpm_counter0:inst2\|lpm_counter:lpm_counter_component\|cntr_4dh:auto_generated\|safe_q\[0\] 3 REG LC_X24_Y19_N1 19 " "Info: 3: + IC(4.725 ns) + CELL(0.711 ns) = 8.602 ns; Loc. = LC_X24_Y19_N1; Fanout = 19; REG Node = 'lpm_counter0:inst2\|lpm_counter:lpm_counter_component\|cntr_4dh:auto_generated\|safe_q\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.436 ns" { inst38 lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_4dh:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_4dh.tdf" "" { Text "C:/Github/Quartus_Projects/TRex-Multiplex-7Seg/db/cntr_4dh.tdf" 50 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.115 ns ( 36.21 % ) " "Info: Total cell delay = 3.115 ns ( 36.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.487 ns ( 63.79 % ) " "Info: Total interconnect delay = 5.487 ns ( 63.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.602 ns" { CLK inst38 lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_4dh:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "8.602 ns" { CLK {} CLK~out0 {} inst38 {} lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_4dh:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 0.762ns 4.725ns } { 0.000ns 1.469ns 0.935ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns + " "Info: + Micro clock to output delay of source is 0.224 ns" {  } { { "db/cntr_4dh.tdf" "" { Text "C:/Github/Quartus_Projects/TRex-Multiplex-7Seg/db/cntr_4dh.tdf" 50 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.696 ns + Longest register pin " "Info: + Longest register to pin delay is 8.696 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_counter0:inst2\|lpm_counter:lpm_counter_component\|cntr_4dh:auto_generated\|safe_q\[0\] 1 REG LC_X24_Y19_N1 19 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X24_Y19_N1; Fanout = 19; REG Node = 'lpm_counter0:inst2\|lpm_counter:lpm_counter_component\|cntr_4dh:auto_generated\|safe_q\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_4dh:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_4dh.tdf" "" { Text "C:/Github/Quartus_Projects/TRex-Multiplex-7Seg/db/cntr_4dh.tdf" 50 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.191 ns) + CELL(0.442 ns) 1.633 ns lpm_mux0:inst30\|lpm_mux:lpm_mux_component\|mux_ord:auto_generated\|result_node\[0\]~34 2 COMB LC_X27_Y19_N9 7 " "Info: 2: + IC(1.191 ns) + CELL(0.442 ns) = 1.633 ns; Loc. = LC_X27_Y19_N9; Fanout = 7; COMB Node = 'lpm_mux0:inst30\|lpm_mux:lpm_mux_component\|mux_ord:auto_generated\|result_node\[0\]~34'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.633 ns" { lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_4dh:auto_generated|safe_q[0] lpm_mux0:inst30|lpm_mux:lpm_mux_component|mux_ord:auto_generated|result_node[0]~34 } "NODE_NAME" } } { "db/mux_ord.tdf" "" { Text "C:/Github/Quartus_Projects/TRex-Multiplex-7Seg/db/mux_ord.tdf" 29 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.203 ns) + CELL(0.590 ns) 3.426 ns lpm_mux0:inst30\|lpm_mux:lpm_mux_component\|mux_ord:auto_generated\|result_node\[7\]~74 3 COMB LC_X27_Y20_N9 1 " "Info: 3: + IC(1.203 ns) + CELL(0.590 ns) = 3.426 ns; Loc. = LC_X27_Y20_N9; Fanout = 1; COMB Node = 'lpm_mux0:inst30\|lpm_mux:lpm_mux_component\|mux_ord:auto_generated\|result_node\[7\]~74'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.793 ns" { lpm_mux0:inst30|lpm_mux:lpm_mux_component|mux_ord:auto_generated|result_node[0]~34 lpm_mux0:inst30|lpm_mux:lpm_mux_component|mux_ord:auto_generated|result_node[7]~74 } "NODE_NAME" } } { "db/mux_ord.tdf" "" { Text "C:/Github/Quartus_Projects/TRex-Multiplex-7Seg/db/mux_ord.tdf" 29 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.242 ns) + CELL(0.292 ns) 4.960 ns lpm_mux0:inst30\|lpm_mux:lpm_mux_component\|mux_ord:auto_generated\|result_node\[7\]~76 4 COMB LC_X26_Y19_N8 1 " "Info: 4: + IC(1.242 ns) + CELL(0.292 ns) = 4.960 ns; Loc. = LC_X26_Y19_N8; Fanout = 1; COMB Node = 'lpm_mux0:inst30\|lpm_mux:lpm_mux_component\|mux_ord:auto_generated\|result_node\[7\]~76'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.534 ns" { lpm_mux0:inst30|lpm_mux:lpm_mux_component|mux_ord:auto_generated|result_node[7]~74 lpm_mux0:inst30|lpm_mux:lpm_mux_component|mux_ord:auto_generated|result_node[7]~76 } "NODE_NAME" } } { "db/mux_ord.tdf" "" { Text "C:/Github/Quartus_Projects/TRex-Multiplex-7Seg/db/mux_ord.tdf" 29 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.628 ns) + CELL(2.108 ns) 8.696 ns LED7 5 PIN PIN_185 0 " "Info: 5: + IC(1.628 ns) + CELL(2.108 ns) = 8.696 ns; Loc. = PIN_185; Fanout = 0; PIN Node = 'LED7'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.736 ns" { lpm_mux0:inst30|lpm_mux:lpm_mux_component|mux_ord:auto_generated|result_node[7]~76 LED7 } "NODE_NAME" } } { "MultiPlexed7Seg.bdf" "" { Schematic "C:/Github/Quartus_Projects/TRex-Multiplex-7Seg/MultiPlexed7Seg.bdf" { { 56 1448 1624 72 "LED7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.432 ns ( 39.47 % ) " "Info: Total cell delay = 3.432 ns ( 39.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.264 ns ( 60.53 % ) " "Info: Total interconnect delay = 5.264 ns ( 60.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.696 ns" { lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_4dh:auto_generated|safe_q[0] lpm_mux0:inst30|lpm_mux:lpm_mux_component|mux_ord:auto_generated|result_node[0]~34 lpm_mux0:inst30|lpm_mux:lpm_mux_component|mux_ord:auto_generated|result_node[7]~74 lpm_mux0:inst30|lpm_mux:lpm_mux_component|mux_ord:auto_generated|result_node[7]~76 LED7 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "8.696 ns" { lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_4dh:auto_generated|safe_q[0] {} lpm_mux0:inst30|lpm_mux:lpm_mux_component|mux_ord:auto_generated|result_node[0]~34 {} lpm_mux0:inst30|lpm_mux:lpm_mux_component|mux_ord:auto_generated|result_node[7]~74 {} lpm_mux0:inst30|lpm_mux:lpm_mux_component|mux_ord:auto_generated|result_node[7]~76 {} LED7 {} } { 0.000ns 1.191ns 1.203ns 1.242ns 1.628ns } { 0.000ns 0.442ns 0.590ns 0.292ns 2.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.602 ns" { CLK inst38 lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_4dh:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "8.602 ns" { CLK {} CLK~out0 {} inst38 {} lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_4dh:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 0.762ns 4.725ns } { 0.000ns 1.469ns 0.935ns 0.711ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.696 ns" { lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_4dh:auto_generated|safe_q[0] lpm_mux0:inst30|lpm_mux:lpm_mux_component|mux_ord:auto_generated|result_node[0]~34 lpm_mux0:inst30|lpm_mux:lpm_mux_component|mux_ord:auto_generated|result_node[7]~74 lpm_mux0:inst30|lpm_mux:lpm_mux_component|mux_ord:auto_generated|result_node[7]~76 LED7 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "8.696 ns" { lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_4dh:auto_generated|safe_q[0] {} lpm_mux0:inst30|lpm_mux:lpm_mux_component|mux_ord:auto_generated|result_node[0]~34 {} lpm_mux0:inst30|lpm_mux:lpm_mux_component|mux_ord:auto_generated|result_node[7]~74 {} lpm_mux0:inst30|lpm_mux:lpm_mux_component|mux_ord:auto_generated|result_node[7]~76 {} LED7 {} } { 0.000ns 1.191ns 1.203ns 1.242ns 1.628ns } { 0.000ns 0.442ns 0.590ns 0.292ns 2.108ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "Seg1\[2\] LED6 15.928 ns Longest " "Info: Longest tpd from source pin \"Seg1\[2\]\" to destination pin \"LED6\" is 15.928 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.475 ns) 1.475 ns Seg1\[2\] 1 PIN PIN_106 7 " "Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_106; Fanout = 7; PIN Node = 'Seg1\[2\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Seg1[2] } "NODE_NAME" } } { "MultiPlexed7Seg.bdf" "" { Schematic "C:/Github/Quartus_Projects/TRex-Multiplex-7Seg/MultiPlexed7Seg.bdf" { { -176 400 416 -8 "Seg1\[3..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(7.173 ns) + CELL(0.590 ns) 9.238 ns lpm_mux0:inst30\|lpm_mux:lpm_mux_component\|mux_ord:auto_generated\|result_node\[6\]~67 2 COMB LC_X28_Y20_N1 1 " "Info: 2: + IC(7.173 ns) + CELL(0.590 ns) = 9.238 ns; Loc. = LC_X28_Y20_N1; Fanout = 1; COMB Node = 'lpm_mux0:inst30\|lpm_mux:lpm_mux_component\|mux_ord:auto_generated\|result_node\[6\]~67'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.763 ns" { Seg1[2] lpm_mux0:inst30|lpm_mux:lpm_mux_component|mux_ord:auto_generated|result_node[6]~67 } "NODE_NAME" } } { "db/mux_ord.tdf" "" { Text "C:/Github/Quartus_Projects/TRex-Multiplex-7Seg/db/mux_ord.tdf" 29 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.533 ns) + CELL(0.114 ns) 10.885 ns lpm_mux0:inst30\|lpm_mux:lpm_mux_component\|mux_ord:auto_generated\|result_node\[6\]~68 3 COMB LC_X25_Y19_N9 1 " "Info: 3: + IC(1.533 ns) + CELL(0.114 ns) = 10.885 ns; Loc. = LC_X25_Y19_N9; Fanout = 1; COMB Node = 'lpm_mux0:inst30\|lpm_mux:lpm_mux_component\|mux_ord:auto_generated\|result_node\[6\]~68'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.647 ns" { lpm_mux0:inst30|lpm_mux:lpm_mux_component|mux_ord:auto_generated|result_node[6]~67 lpm_mux0:inst30|lpm_mux:lpm_mux_component|mux_ord:auto_generated|result_node[6]~68 } "NODE_NAME" } } { "db/mux_ord.tdf" "" { Text "C:/Github/Quartus_Projects/TRex-Multiplex-7Seg/db/mux_ord.tdf" 29 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.423 ns) + CELL(0.590 ns) 11.898 ns lpm_mux0:inst30\|lpm_mux:lpm_mux_component\|mux_ord:auto_generated\|result_node\[6\]~70 4 COMB LC_X25_Y19_N2 1 " "Info: 4: + IC(0.423 ns) + CELL(0.590 ns) = 11.898 ns; Loc. = LC_X25_Y19_N2; Fanout = 1; COMB Node = 'lpm_mux0:inst30\|lpm_mux:lpm_mux_component\|mux_ord:auto_generated\|result_node\[6\]~70'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.013 ns" { lpm_mux0:inst30|lpm_mux:lpm_mux_component|mux_ord:auto_generated|result_node[6]~68 lpm_mux0:inst30|lpm_mux:lpm_mux_component|mux_ord:auto_generated|result_node[6]~70 } "NODE_NAME" } } { "db/mux_ord.tdf" "" { Text "C:/Github/Quartus_Projects/TRex-Multiplex-7Seg/db/mux_ord.tdf" 29 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.922 ns) + CELL(2.108 ns) 15.928 ns LED6 5 PIN PIN_186 0 " "Info: 5: + IC(1.922 ns) + CELL(2.108 ns) = 15.928 ns; Loc. = PIN_186; Fanout = 0; PIN Node = 'LED6'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.030 ns" { lpm_mux0:inst30|lpm_mux:lpm_mux_component|mux_ord:auto_generated|result_node[6]~70 LED6 } "NODE_NAME" } } { "MultiPlexed7Seg.bdf" "" { Schematic "C:/Github/Quartus_Projects/TRex-Multiplex-7Seg/MultiPlexed7Seg.bdf" { { 32 1448 1624 48 "LED6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.877 ns ( 30.62 % ) " "Info: Total cell delay = 4.877 ns ( 30.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "11.051 ns ( 69.38 % ) " "Info: Total interconnect delay = 11.051 ns ( 69.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "15.928 ns" { Seg1[2] lpm_mux0:inst30|lpm_mux:lpm_mux_component|mux_ord:auto_generated|result_node[6]~67 lpm_mux0:inst30|lpm_mux:lpm_mux_component|mux_ord:auto_generated|result_node[6]~68 lpm_mux0:inst30|lpm_mux:lpm_mux_component|mux_ord:auto_generated|result_node[6]~70 LED6 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "15.928 ns" { Seg1[2] {} Seg1[2]~out0 {} lpm_mux0:inst30|lpm_mux:lpm_mux_component|mux_ord:auto_generated|result_node[6]~67 {} lpm_mux0:inst30|lpm_mux:lpm_mux_component|mux_ord:auto_generated|result_node[6]~68 {} lpm_mux0:inst30|lpm_mux:lpm_mux_component|mux_ord:auto_generated|result_node[6]~70 {} LED6 {} } { 0.000ns 0.000ns 7.173ns 1.533ns 0.423ns 1.922ns } { 0.000ns 1.475ns 0.590ns 0.114ns 0.590ns 2.108ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "169 " "Info: Peak virtual memory: 169 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Oct 12 01:50:40 2013 " "Info: Processing ended: Sat Oct 12 01:50:40 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
