#! /c/iverilog/bin/vvp
:ivl_version "0.9.5 " "(v0_9_5)";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_002E3A80 .scope module, "Exemplo0047" "Exemplo0047" 2 26;
 .timescale 0 0;
v002E4910_0 .net "clock", 0 0, v002E48B8_0; 1 drivers
v002EF0E0_0 .net "p1", 0 0, v002E30C8_0; 1 drivers
S_002E4830 .scope module, "clk" "clock" 2 28, 3 7, S_002E3A80;
 .timescale 0 0;
v002E48B8_0 .var "clk", 0 0;
S_002E2FE8 .scope module, "pls1" "pulse1" 2 32, 2 11, S_002E3A80;
 .timescale 0 0;
v002E3070_0 .alias "clock", 0 0, v002E4910_0;
v002E30C8_0 .var "signal", 0 0;
E_002E9330 .event negedge, v002E3070_0;
    .scope S_002E4830;
T_0 ;
    %set/v v002E48B8_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_002E4830;
T_1 ;
    %delay 12, 0;
    %load/v 8, v002E48B8_0, 1;
    %inv 8, 1;
    %set/v v002E48B8_0, 8, 1;
    %jmp T_1;
    .thread T_1;
    .scope S_002E2FE8;
T_2 ;
    %wait E_002E9330;
    %set/v v002E30C8_0, 1, 1;
    %delay 60, 0;
    %set/v v002E30C8_0, 0, 1;
    %delay 60, 0;
    %set/v v002E30C8_0, 1, 1;
    %jmp T_2;
    .thread T_2;
    .scope S_002E3A80;
T_3 ;
    %vpi_call 2 37 "$dumpfile", " Exemplo0047.vcd";
    %vpi_call 2 38 "$display", "Yousef - 441714 \012";
    %vpi_call 2 39 "$dumpvars", 2'sb01, v002E4910_0, v002EF0E0_0;
    %vpi_call 2 41 "$display", "                  time - clock - p";
    %vpi_call 2 42 "$monitor", $time, "       ", v002E4910_0, "     ", v002EF0E0_0;
    %delay 480, 0;
    %vpi_call 2 44 "$finish";
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "E:\Exemplo0047.V";
    "./clock.v";
