// Seed: 3230470797
module module_0 (
    input  tri0 module_0,
    output tri  id_1,
    output wand id_2,
    output wire id_3,
    input  wire id_4,
    output tri0 id_5
);
  assign id_2 = id_0 == 1 ? id_4 : id_0;
  assign id_3 = id_4 > id_4;
endmodule
module module_1 (
    input wor id_0,
    input wand id_1,
    output wire id_2
    , id_13,
    output wor id_3
    , id_14,
    input wire id_4,
    input tri id_5,
    output tri0 id_6,
    output wire id_7,
    output wand id_8,
    input tri0 id_9,
    input uwire id_10,
    input supply0 id_11
);
  wire id_15;
  module_0(
      id_0, id_6, id_7, id_6, id_9, id_2
  );
  always @(*) id_3 = 1;
endmodule
