Release 12.3 - xst M.70d (lin64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> 
Reading design: pcpu.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "pcpu.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "pcpu"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : pcpu
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file \"/home/wu/ise12.3/lab6/myCpu/pcpu.v\" into library work
Parsing module <pcpu>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <pcpu>.
WARNING:HDLCompiler:1127 - "/home/wu/ise12.3/lab6/myCpu/pcpu.v" Line 269: Assignment to smdr1 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/wu/ise12.3/lab6/myCpu/pcpu.v" Line 327: Assignment to smdr1 ignored, since the identifier is never used

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <pcpu>.
    Related source file is "/home/wu/ise12.3/lab6/myCpu/pcpu.v".
        NOP = 5'b00000
        HALT = 5'b00001
        LOAD = 5'b00010
        STORE = 5'b00011
        ADD = 5'b01000
        ADDI = 5'b01001
        LDIH = 5'b10000
        ADDC = 5'b10001
        SUB = 5'b10010
        SUBI = 5'b10011
        SUBC = 5'b10100
        CMP = 5'b01100
        AND = 5'b01101
        OR = 5'b01110
        XOR = 5'b01111
        SLL = 5'b00100
        SLA = 5'b00101
        SRL = 5'b00110
        SRA = 5'b00111
        JUMP = 5'b11000
        JMPR = 5'b11001
        BZ = 5'b11010
        BNZ = 5'b11011
        BN = 5'b11100
        BNN = 5'b11101
        BC = 5'b11110
        BNC = 5'b11111
        GR0 = 3'b000
        GR1 = 3'b001
        GR2 = 3'b010
        GR3 = 3'b011
        IDLE = 1'b0
        EXEC = 1'b1
WARNING:Xst:647 - Input <ySelect<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 8-bit register for signal <iAddr>.
    Found 16-bit register for signal <idIr>.
    Found 16-bit register for signal <regB>.
    Found 16-bit register for signal <regA>.
    Found 16-bit register for signal <exIr>.
    Found 16-bit register for signal <regC>.
    Found 16-bit register for signal <memIr>.
    Found 16-bit register for signal <regC1>.
    Found 16-bit register for signal <wbIr>.
    Found 1-bit register for signal <gr<3><15>>.
    Found 1-bit register for signal <gr<3><14>>.
    Found 1-bit register for signal <gr<3><13>>.
    Found 1-bit register for signal <gr<3><12>>.
    Found 1-bit register for signal <gr<3><11>>.
    Found 1-bit register for signal <gr<3><10>>.
    Found 1-bit register for signal <gr<3><9>>.
    Found 1-bit register for signal <gr<3><8>>.
    Found 1-bit register for signal <gr<3><7>>.
    Found 1-bit register for signal <gr<3><6>>.
    Found 1-bit register for signal <gr<3><5>>.
    Found 1-bit register for signal <gr<3><4>>.
    Found 1-bit register for signal <gr<3><3>>.
    Found 1-bit register for signal <gr<3><2>>.
    Found 1-bit register for signal <gr<3><1>>.
    Found 1-bit register for signal <gr<3><0>>.
    Found 1-bit register for signal <gr<2><15>>.
    Found 1-bit register for signal <gr<2><14>>.
    Found 1-bit register for signal <gr<2><13>>.
    Found 1-bit register for signal <gr<2><12>>.
    Found 1-bit register for signal <gr<2><11>>.
    Found 1-bit register for signal <gr<2><10>>.
    Found 1-bit register for signal <gr<2><9>>.
    Found 1-bit register for signal <gr<2><8>>.
    Found 1-bit register for signal <gr<2><7>>.
    Found 1-bit register for signal <gr<2><6>>.
    Found 1-bit register for signal <gr<2><5>>.
    Found 1-bit register for signal <gr<2><4>>.
    Found 1-bit register for signal <gr<2><3>>.
    Found 1-bit register for signal <gr<2><2>>.
    Found 1-bit register for signal <gr<2><1>>.
    Found 1-bit register for signal <gr<2><0>>.
    Found 1-bit register for signal <gr<1><15>>.
    Found 1-bit register for signal <gr<1><14>>.
    Found 1-bit register for signal <gr<1><13>>.
    Found 1-bit register for signal <gr<1><12>>.
    Found 1-bit register for signal <gr<1><11>>.
    Found 1-bit register for signal <gr<1><10>>.
    Found 1-bit register for signal <gr<1><9>>.
    Found 1-bit register for signal <gr<1><8>>.
    Found 1-bit register for signal <gr<1><7>>.
    Found 1-bit register for signal <gr<1><6>>.
    Found 1-bit register for signal <gr<1><5>>.
    Found 1-bit register for signal <gr<1><4>>.
    Found 1-bit register for signal <gr<1><3>>.
    Found 1-bit register for signal <gr<1><2>>.
    Found 1-bit register for signal <gr<1><1>>.
    Found 1-bit register for signal <gr<1><0>>.
    Found 1-bit register for signal <gr<0><15>>.
    Found 1-bit register for signal <gr<0><14>>.
    Found 1-bit register for signal <gr<0><13>>.
    Found 1-bit register for signal <gr<0><12>>.
    Found 1-bit register for signal <gr<0><11>>.
    Found 1-bit register for signal <gr<0><10>>.
    Found 1-bit register for signal <gr<0><9>>.
    Found 1-bit register for signal <gr<0><8>>.
    Found 1-bit register for signal <gr<0><7>>.
    Found 1-bit register for signal <gr<0><6>>.
    Found 1-bit register for signal <gr<0><5>>.
    Found 1-bit register for signal <gr<0><4>>.
    Found 1-bit register for signal <gr<0><3>>.
    Found 1-bit register for signal <gr<0><2>>.
    Found 1-bit register for signal <gr<0><1>>.
    Found 1-bit register for signal <gr<0><0>>.
    Found 1-bit register for signal <zf>.
    Found 1-bit register for signal <nf>.
    Found 1-bit register for signal <cf>.
    Found 1-bit register for signal <state>.
    Found 1-bit register for signal <gr<7><15>>.
    Found 1-bit register for signal <gr<7><14>>.
    Found 1-bit register for signal <gr<7><13>>.
    Found 1-bit register for signal <gr<7><12>>.
    Found 1-bit register for signal <gr<7><11>>.
    Found 1-bit register for signal <gr<7><10>>.
    Found 1-bit register for signal <gr<7><9>>.
    Found 1-bit register for signal <gr<7><8>>.
    Found 1-bit register for signal <gr<7><7>>.
    Found 1-bit register for signal <gr<7><6>>.
    Found 1-bit register for signal <gr<7><5>>.
    Found 1-bit register for signal <gr<7><4>>.
    Found 1-bit register for signal <gr<7><3>>.
    Found 1-bit register for signal <gr<7><2>>.
    Found 1-bit register for signal <gr<7><1>>.
    Found 1-bit register for signal <gr<7><0>>.
    Found 1-bit register for signal <gr<6><15>>.
    Found 1-bit register for signal <gr<6><14>>.
    Found 1-bit register for signal <gr<6><13>>.
    Found 1-bit register for signal <gr<6><12>>.
    Found 1-bit register for signal <gr<6><11>>.
    Found 1-bit register for signal <gr<6><10>>.
    Found 1-bit register for signal <gr<6><9>>.
    Found 1-bit register for signal <gr<6><8>>.
    Found 1-bit register for signal <gr<6><7>>.
    Found 1-bit register for signal <gr<6><6>>.
    Found 1-bit register for signal <gr<6><5>>.
    Found 1-bit register for signal <gr<6><4>>.
    Found 1-bit register for signal <gr<6><3>>.
    Found 1-bit register for signal <gr<6><2>>.
    Found 1-bit register for signal <gr<6><1>>.
    Found 1-bit register for signal <gr<6><0>>.
    Found 1-bit register for signal <gr<5><15>>.
    Found 1-bit register for signal <gr<5><14>>.
    Found 1-bit register for signal <gr<5><13>>.
    Found 1-bit register for signal <gr<5><12>>.
    Found 1-bit register for signal <gr<5><11>>.
    Found 1-bit register for signal <gr<5><10>>.
    Found 1-bit register for signal <gr<5><9>>.
    Found 1-bit register for signal <gr<5><8>>.
    Found 1-bit register for signal <gr<5><7>>.
    Found 1-bit register for signal <gr<5><6>>.
    Found 1-bit register for signal <gr<5><5>>.
    Found 1-bit register for signal <gr<5><4>>.
    Found 1-bit register for signal <gr<5><3>>.
    Found 1-bit register for signal <gr<5><2>>.
    Found 1-bit register for signal <gr<5><1>>.
    Found 1-bit register for signal <gr<5><0>>.
    Found 1-bit register for signal <gr<4><15>>.
    Found 1-bit register for signal <gr<4><14>>.
    Found 1-bit register for signal <gr<4><13>>.
    Found 1-bit register for signal <gr<4><12>>.
    Found 1-bit register for signal <gr<4><11>>.
    Found 1-bit register for signal <gr<4><10>>.
    Found 1-bit register for signal <gr<4><9>>.
    Found 1-bit register for signal <gr<4><8>>.
    Found 1-bit register for signal <gr<4><7>>.
    Found 1-bit register for signal <gr<4><6>>.
    Found 1-bit register for signal <gr<4><5>>.
    Found 1-bit register for signal <gr<4><4>>.
    Found 1-bit register for signal <gr<4><3>>.
    Found 1-bit register for signal <gr<4><2>>.
    Found 1-bit register for signal <gr<4><1>>.
    Found 1-bit register for signal <gr<4><0>>.
    Found 17-bit subtractor for signal <GND_1_o_GND_1_o_sub_261_OUT> created at line 287.
    Found 17-bit subtractor for signal <GND_1_o_GND_1_o_sub_266_OUT> created at line 291.
    Found 8-bit adder for signal <pc[7]_GND_1_o_add_50_OUT> created at line 176.
    Found 17-bit adder for signal <n0708> created at line 285.
    Found 17-bit adder for signal <BUS_0003_GND_1_o_add_257_OUT> created at line 285.
    Found 17-bit shifter logical right for signal <regA[15]_regB[15]_shift_right_275_OUT> created at line 301
    Found 17-bit shifter logical left for signal <regA[15]_regB[15]_shift_left_277_OUT> created at line 303
    Found 17-bit shifter arithmetic right for signal <regA[15]_regB[15]_shift_right_279_OUT> created at line 305
    Found 16-bit 8-to-1 multiplexer for signal <idIr[10]_gr[7][15]_wide_mux_114_OUT> created at line 210.
    Found 16-bit 8-to-1 multiplexer for signal <idIr[6]_gr[7][15]_wide_mux_160_OUT> created at line 228.
    Found 16-bit 8-to-1 multiplexer for signal <idIr[2]_gr[7][15]_wide_mux_225_OUT> created at line 261.
    Found 3-bit comparator equal for signal <iDataIn[2]_idIr[10]_equal_16_o> created at line 135
    Found 3-bit comparator equal for signal <iDataIn[6]_idIr[10]_equal_17_o> created at line 136
    Found 4-bit comparator equal for signal <iDataIn[7]_GND_1_o_equal_24_o> created at line 144
    Found 3-bit comparator equal for signal <iDataIn[10]_idIr[10]_equal_36_o> created at line 157
    Found 3-bit comparator equal for signal <idIr[10]_exIr[10]_equal_74_o> created at line 194
    Found 3-bit comparator equal for signal <idIr[10]_memIr[10]_equal_95_o> created at line 202
    Found 3-bit comparator equal for signal <idIr[10]_wbIr[10]_equal_105_o> created at line 206
    Found 4-bit comparator equal for signal <idIr[7]_GND_1_o_equal_120_o> created at line 212
    Found 4-bit comparator equal for signal <idIr[7]_GND_1_o_equal_141_o> created at line 220
    Found 4-bit comparator equal for signal <idIr[7]_GND_1_o_equal_151_o> created at line 224
    Found 4-bit comparator equal for signal <idIr[3]_GND_1_o_equal_185_o> created at line 245
    Found 4-bit comparator equal for signal <idIr[3]_GND_1_o_equal_206_o> created at line 253
    Found 4-bit comparator equal for signal <idIr[3]_GND_1_o_equal_216_o> created at line 257
    Summary:
	inferred   5 Adder/Subtractor(s).
	inferred 268 D-type flip-flop(s).
	inferred  13 Comparator(s).
	inferred  56 Multiplexer(s).
	inferred   3 Combinational logic shifter(s).
Unit <pcpu> synthesized.
RTL-Simplification CPUSTAT: 0.66 
RTL-BasicInf CPUSTAT: 0.97 
RTL-BasicOpt CPUSTAT: 0.00 
RTL-Remain-Bus CPUSTAT: 0.02 

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 5
 17-bit adder                                          : 2
 17-bit subtractor                                     : 2
 8-bit adder                                           : 1
# Registers                                            : 81
 1-bit register                                        : 68
 16-bit register                                       : 12
 8-bit register                                        : 1
# Comparators                                          : 13
 3-bit comparator equal                                : 6
 4-bit comparator equal                                : 7
# Multiplexers                                         : 56
 1-bit 2-to-1 multiplexer                              : 14
 16-bit 2-to-1 multiplexer                             : 35
 16-bit 8-to-1 multiplexer                             : 3
 17-bit 2-to-1 multiplexer                             : 3
 8-bit 2-to-1 multiplexer                              : 1
# Logic shifters                                       : 3
 17-bit shifter arithmetic right                       : 1
 17-bit shifter logical left                           : 1
 17-bit shifter logical right                          : 1
# Xors                                                 : 1
 17-bit xor2                                           : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:2677 - Node <exIr_0> of sequential type is unconnected in block <pcpu>.
WARNING:Xst:2677 - Node <exIr_1> of sequential type is unconnected in block <pcpu>.
WARNING:Xst:2677 - Node <exIr_2> of sequential type is unconnected in block <pcpu>.
WARNING:Xst:2677 - Node <exIr_3> of sequential type is unconnected in block <pcpu>.
WARNING:Xst:2677 - Node <exIr_4> of sequential type is unconnected in block <pcpu>.
WARNING:Xst:2677 - Node <exIr_5> of sequential type is unconnected in block <pcpu>.
WARNING:Xst:2677 - Node <exIr_6> of sequential type is unconnected in block <pcpu>.
WARNING:Xst:2677 - Node <exIr_7> of sequential type is unconnected in block <pcpu>.
WARNING:Xst:2677 - Node <memIr_0> of sequential type is unconnected in block <pcpu>.
WARNING:Xst:2677 - Node <memIr_1> of sequential type is unconnected in block <pcpu>.
WARNING:Xst:2677 - Node <memIr_2> of sequential type is unconnected in block <pcpu>.
WARNING:Xst:2677 - Node <memIr_3> of sequential type is unconnected in block <pcpu>.
WARNING:Xst:2677 - Node <memIr_4> of sequential type is unconnected in block <pcpu>.
WARNING:Xst:2677 - Node <memIr_5> of sequential type is unconnected in block <pcpu>.
WARNING:Xst:2677 - Node <memIr_6> of sequential type is unconnected in block <pcpu>.
WARNING:Xst:2677 - Node <memIr_7> of sequential type is unconnected in block <pcpu>.
WARNING:Xst:2677 - Node <wbIr_0> of sequential type is unconnected in block <pcpu>.
WARNING:Xst:2677 - Node <wbIr_1> of sequential type is unconnected in block <pcpu>.
WARNING:Xst:2677 - Node <wbIr_2> of sequential type is unconnected in block <pcpu>.
WARNING:Xst:2677 - Node <wbIr_3> of sequential type is unconnected in block <pcpu>.
WARNING:Xst:2677 - Node <wbIr_4> of sequential type is unconnected in block <pcpu>.
WARNING:Xst:2677 - Node <wbIr_5> of sequential type is unconnected in block <pcpu>.
WARNING:Xst:2677 - Node <wbIr_6> of sequential type is unconnected in block <pcpu>.
WARNING:Xst:2677 - Node <wbIr_7> of sequential type is unconnected in block <pcpu>.

Synthesizing (advanced) Unit <pcpu>.
The following registers are absorbed into counter <pc>: 1 register on signal <pc>.
Unit <pcpu> synthesized (advanced).
WARNING:Xst:2677 - Node <exIr_0> of sequential type is unconnected in block <pcpu>.
WARNING:Xst:2677 - Node <exIr_1> of sequential type is unconnected in block <pcpu>.
WARNING:Xst:2677 - Node <exIr_2> of sequential type is unconnected in block <pcpu>.
WARNING:Xst:2677 - Node <exIr_3> of sequential type is unconnected in block <pcpu>.
WARNING:Xst:2677 - Node <exIr_4> of sequential type is unconnected in block <pcpu>.
WARNING:Xst:2677 - Node <exIr_5> of sequential type is unconnected in block <pcpu>.
WARNING:Xst:2677 - Node <exIr_6> of sequential type is unconnected in block <pcpu>.
WARNING:Xst:2677 - Node <exIr_7> of sequential type is unconnected in block <pcpu>.
WARNING:Xst:2677 - Node <memIr_0> of sequential type is unconnected in block <pcpu>.
WARNING:Xst:2677 - Node <memIr_1> of sequential type is unconnected in block <pcpu>.
WARNING:Xst:2677 - Node <memIr_2> of sequential type is unconnected in block <pcpu>.
WARNING:Xst:2677 - Node <memIr_3> of sequential type is unconnected in block <pcpu>.
WARNING:Xst:2677 - Node <memIr_4> of sequential type is unconnected in block <pcpu>.
WARNING:Xst:2677 - Node <memIr_5> of sequential type is unconnected in block <pcpu>.
WARNING:Xst:2677 - Node <memIr_6> of sequential type is unconnected in block <pcpu>.
WARNING:Xst:2677 - Node <memIr_7> of sequential type is unconnected in block <pcpu>.
WARNING:Xst:2677 - Node <wbIr_0> of sequential type is unconnected in block <pcpu>.
WARNING:Xst:2677 - Node <wbIr_1> of sequential type is unconnected in block <pcpu>.
WARNING:Xst:2677 - Node <wbIr_2> of sequential type is unconnected in block <pcpu>.
WARNING:Xst:2677 - Node <wbIr_3> of sequential type is unconnected in block <pcpu>.
WARNING:Xst:2677 - Node <wbIr_4> of sequential type is unconnected in block <pcpu>.
WARNING:Xst:2677 - Node <wbIr_5> of sequential type is unconnected in block <pcpu>.
WARNING:Xst:2677 - Node <wbIr_6> of sequential type is unconnected in block <pcpu>.
WARNING:Xst:2677 - Node <wbIr_7> of sequential type is unconnected in block <pcpu>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 4
 17-bit adder                                          : 2
 17-bit subtractor                                     : 2
# Counters                                             : 1
 8-bit up counter                                      : 1
# Registers                                            : 236
 Flip-Flops                                            : 236
# Comparators                                          : 13
 3-bit comparator equal                                : 6
 4-bit comparator equal                                : 7
# Multiplexers                                         : 54
 1-bit 2-to-1 multiplexer                              : 13
 16-bit 2-to-1 multiplexer                             : 35
 16-bit 8-to-1 multiplexer                             : 3
 17-bit 2-to-1 multiplexer                             : 3
# Logic shifters                                       : 3
 17-bit shifter arithmetic right                       : 1
 17-bit shifter logical left                           : 1
 17-bit shifter logical right                          : 1
# Xors                                                 : 1
 17-bit xor2                                           : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <pcpu> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block pcpu, actual ratio is 8.
FlipFlop exIr_11 has been replicated 1 time(s)
FlipFlop exIr_12 has been replicated 1 time(s)
FlipFlop exIr_13 has been replicated 1 time(s)
FlipFlop regA_15 has been replicated 1 time(s)
FlipFlop regB_0 has been replicated 2 time(s)
FlipFlop regB_1 has been replicated 1 time(s)
FlipFlop regB_2 has been replicated 1 time(s)
FlipFlop regB_3 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 253
 Flip-Flops                                            : 253

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : pcpu.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 834
#      GND                         : 1
#      INV                         : 18
#      LUT1                        : 23
#      LUT2                        : 55
#      LUT3                        : 37
#      LUT4                        : 39
#      LUT5                        : 105
#      LUT6                        : 344
#      MUXCY                       : 71
#      MUXF7                       : 65
#      VCC                         : 1
#      XORCY                       : 75
# FlipFlops/Latches                : 253
#      FDCE                        : 185
#      FDE                         : 66
#      FDR                         : 1
#      FDRE                        : 1
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 43
#      IBUF                        : 35
#      OBUF                        : 8

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:             253  out of  18224     1%  
 Number of Slice LUTs:                  621  out of   9112     6%  
    Number used as Logic:               621  out of   9112     6%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    781
   Number with an unused Flip Flop:     528  out of    781    67%  
   Number with an unused LUT:           160  out of    781    20%  
   Number of fully used LUT-FF pairs:    93  out of    781    11%  
   Number of unique control sets:        13

IO Utilization: 
 Number of IOs:                          89
 Number of bonded IOBs:                  44  out of    232    18%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clock                              | BUFGP                  | 253   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 8.095ns (Maximum Frequency: 123.537MHz)
   Minimum input arrival time before clock: 6.711ns
   Maximum output required time after clock: 3.856ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clock'
  Clock period: 8.095ns (frequency: 123.537MHz)
  Total number of paths / destination ports: 44830 / 505
-------------------------------------------------------------------------
Delay:               8.095ns (Levels of Logic = 7)
  Source:            regB_12 (FF)
  Destination:       zf (FF)
  Source Clock:      clock rising
  Destination Clock: clock rising

  Data Path: regB_12 to zf
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             4   0.525   1.139  regB_12 (regB_12)
     LUT6:I0->O            2   0.254   0.617  out_SW0 (N507)
     LUT6:I5->O           16   0.254   1.005  out (_n2222)
     LUT6:I5->O            1   0.254   0.580  Mmux_ALUo557 (Mmux_ALUo557)
     LUT6:I5->O            1   0.254   0.580  Mmux_ALUo559 (Mmux_ALUo559)
     LUT6:I5->O            4   0.254   1.114  Mmux_ALUo5511 (ALUo<4>)
     LUT6:I1->O            1   0.254   0.688  exZf1_SW0_SW0 (N569)
     LUT6:I4->O            1   0.250   0.000  exZf3 (exZf)
     FDE:D                     0.074          zf
    ----------------------------------------
    Total                      8.095ns (2.373ns logic, 5.722ns route)
                                       (29.3% logic, 70.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clock'
  Total number of paths / destination ports: 1070 / 350
-------------------------------------------------------------------------
Offset:              6.711ns (Levels of Logic = 5)
  Source:            iDataIn<1> (PAD)
  Destination:       pc_0 (FF)
  Destination Clock: clock rising

  Data Path: iDataIn<1> to pc_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   1.228   1.072  iDataIn_1_IBUF (iDataIn_1_IBUF)
     LUT6:I0->O            1   0.254   0.688  idIr[15]_iDataIn[2]_AND_3_o1 (idIr[15]_iDataIn[2]_AND_3_o1)
     LUT6:I4->O            1   0.250   0.580  idIr[15]_iDataIn[2]_AND_3_o3_SW0 (N583)
     LUT6:I5->O           17   0.254   1.028  idIr[15]_iDataIn[2]_AND_3_o3 (idIr[15]_iDataIn[2]_AND_3_o)
     LUT6:I5->O            8   0.254   0.802  _n1138_inv2 (_n1138_inv)
     FDCE:CE                   0.302          pc_0
    ----------------------------------------
    Total                      6.711ns (2.542ns logic, 4.169ns route)
                                       (37.9% logic, 62.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clock'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              3.856ns (Levels of Logic = 1)
  Source:            pc_7 (FF)
  Destination:       iAddr<7> (PAD)
  Source Clock:      clock rising

  Data Path: pc_7 to iAddr<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             2   0.525   0.616  pc_7 (pc_7)
     OBUF:I->O                 2.715          iAddr_7_OBUF (iAddr<7>)
    ----------------------------------------
    Total                      3.856ns (3.240ns logic, 0.616ns route)
                                       (84.0% logic, 16.0% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clock
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clock          |    8.095|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 20.00 secs
Total CPU time to Xst completion: 20.21 secs
 
--> 


Total memory usage is 366396 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   51 (   0 filtered)
Number of infos    :    0 (   0 filtered)

