

================================================================
== Vitis HLS Report for 'qubit_processor_fixed_dma'
================================================================
* Date:           Sun Aug 10 14:52:41 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        single_qubit_dma
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.300 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                       |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |       Loop Name       |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- process_stream_loop  |        ?|        ?|         5|          1|          1|     ?|       yes|
        +-----------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    4|       -|      -|    -|
|Expression       |        -|    -|       0|      6|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        0|    -|      44|     44|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    139|    -|
|Register         |        -|    -|     267|     32|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    4|     311|    221|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    1|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------+---------------+---------+----+----+----+-----+
    |     Instance    |     Module    | BRAM_18K| DSP| FF | LUT| URAM|
    +-----------------+---------------+---------+----+----+----+-----+
    |control_s_axi_U  |control_s_axi  |        0|   0|  44|  44|    0|
    +-----------------+---------------+---------+----+----+----+-----+
    |Total            |               |        0|   0|  44|  44|    0|
    +-----------------+---------------+---------+----+----+----+-----+

    * DSP: 
    +----------------------------------+-------------------------------+----------------+
    |             Instance             |             Module            |   Expression   |
    +----------------------------------+-------------------------------+----------------+
    |am_addmul_16s_16s_13ns_29_4_1_U1  |am_addmul_16s_16s_13ns_29_4_1  |  (i0 + i1) * i2|
    |am_addmul_16s_16s_13ns_29_4_1_U2  |am_addmul_16s_16s_13ns_29_4_1  |  (i0 + i1) * i2|
    |am_submul_16s_16s_13ns_29_4_1_U3  |am_submul_16s_16s_13ns_29_4_1  |  (i0 - i1) * i2|
    |am_submul_16s_16s_13ns_29_4_1_U4  |am_submul_16s_16s_13ns_29_4_1  |  (i0 - i1) * i2|
    +----------------------------------+-------------------------------+----------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |ap_condition_162           |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_01001  |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0|   6|           3|           4|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------------------+----+-----------+-----+-----------+
    |                       Name                      | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                        |  20|          4|    1|          4|
    |ap_enable_reg_pp0_iter4                          |   9|          2|    1|          2|
    |ap_phi_mux_temp_out_alpha_i_V_phi_fu_146_p6      |   9|          2|   16|         32|
    |ap_phi_mux_temp_out_alpha_r_V_phi_fu_135_p6      |   9|          2|   16|         32|
    |ap_phi_mux_temp_out_beta_i_V_phi_fu_168_p6       |   9|          2|   16|         32|
    |ap_phi_mux_temp_out_beta_r_V_phi_fu_157_p6       |   9|          2|   16|         32|
    |ap_phi_reg_pp0_iter1_temp_out_alpha_i_V_reg_143  |  14|          3|   16|         48|
    |ap_phi_reg_pp0_iter1_temp_out_alpha_r_V_reg_132  |  14|          3|   16|         48|
    |ap_phi_reg_pp0_iter1_temp_out_beta_i_V_reg_165   |  14|          3|   16|         48|
    |ap_phi_reg_pp0_iter1_temp_out_beta_r_V_reg_154   |  14|          3|   16|         48|
    |in_stream_TDATA_blk_n                            |   9|          2|    1|          2|
    |out_stream_TDATA_blk_n                           |   9|          2|    1|          2|
    +-------------------------------------------------+----+-----------+-----+-----------+
    |Total                                            | 139|         30|  132|        330|
    +-------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------+----+----+-----+-----------+
    |                       Name                      | FF | LUT| Bits| Const Bits|
    +-------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                        |   3|   0|    3|          0|
    |ap_enable_reg_pp0_iter0                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                          |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_temp_out_alpha_i_V_reg_143  |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter1_temp_out_alpha_r_V_reg_132  |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter1_temp_out_beta_i_V_reg_165   |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter1_temp_out_beta_r_V_reg_154   |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter2_temp_out_alpha_i_V_reg_143  |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter2_temp_out_alpha_r_V_reg_132  |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter2_temp_out_beta_i_V_reg_165   |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter2_temp_out_beta_r_V_reg_154   |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter3_temp_out_alpha_i_V_reg_143  |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter3_temp_out_alpha_r_V_reg_132  |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter3_temp_out_beta_i_V_reg_165   |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter3_temp_out_beta_r_V_reg_154   |  16|   0|   16|          0|
    |operation_read_reg_323                           |   2|   0|    2|          0|
    |tmp_last_V_reg_327                               |   1|   0|    1|          0|
    |tmp_last_V_reg_327                               |  64|  32|    1|          0|
    +-------------------------------------------------+----+----+-----+-----------+
    |Total                                            | 267|  32|  204|          0|
    +-------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+---------------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |       Source Object       |    C Type    |
+-----------------------+-----+-----+------------+---------------------------+--------------+
|s_axi_control_AWVALID  |   in|    1|       s_axi|                    control|        scalar|
|s_axi_control_AWREADY  |  out|    1|       s_axi|                    control|        scalar|
|s_axi_control_AWADDR   |   in|    5|       s_axi|                    control|        scalar|
|s_axi_control_WVALID   |   in|    1|       s_axi|                    control|        scalar|
|s_axi_control_WREADY   |  out|    1|       s_axi|                    control|        scalar|
|s_axi_control_WDATA    |   in|   32|       s_axi|                    control|        scalar|
|s_axi_control_WSTRB    |   in|    4|       s_axi|                    control|        scalar|
|s_axi_control_ARVALID  |   in|    1|       s_axi|                    control|        scalar|
|s_axi_control_ARREADY  |  out|    1|       s_axi|                    control|        scalar|
|s_axi_control_ARADDR   |   in|    5|       s_axi|                    control|        scalar|
|s_axi_control_RVALID   |  out|    1|       s_axi|                    control|        scalar|
|s_axi_control_RREADY   |   in|    1|       s_axi|                    control|        scalar|
|s_axi_control_RDATA    |  out|   32|       s_axi|                    control|        scalar|
|s_axi_control_RRESP    |  out|    2|       s_axi|                    control|        scalar|
|s_axi_control_BVALID   |  out|    1|       s_axi|                    control|        scalar|
|s_axi_control_BREADY   |   in|    1|       s_axi|                    control|        scalar|
|s_axi_control_BRESP    |  out|    2|       s_axi|                    control|        scalar|
|ap_clk                 |   in|    1|  ap_ctrl_hs|  qubit_processor_fixed_dma|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_hs|  qubit_processor_fixed_dma|  return value|
|interrupt              |  out|    1|  ap_ctrl_hs|  qubit_processor_fixed_dma|  return value|
|in_stream_TDATA        |   in|   64|        axis|         in_stream_V_data_V|       pointer|
|in_stream_TVALID       |   in|    1|        axis|         in_stream_V_last_V|       pointer|
|in_stream_TREADY       |  out|    1|        axis|         in_stream_V_last_V|       pointer|
|in_stream_TLAST        |   in|    1|        axis|         in_stream_V_last_V|       pointer|
|in_stream_TKEEP        |   in|    8|        axis|         in_stream_V_keep_V|       pointer|
|in_stream_TSTRB        |   in|    8|        axis|         in_stream_V_strb_V|       pointer|
|out_stream_TDATA       |  out|   64|        axis|        out_stream_V_data_V|       pointer|
|out_stream_TVALID      |  out|    1|        axis|        out_stream_V_last_V|       pointer|
|out_stream_TREADY      |   in|    1|        axis|        out_stream_V_last_V|       pointer|
|out_stream_TLAST       |  out|    1|        axis|        out_stream_V_last_V|       pointer|
|out_stream_TKEEP       |  out|    8|        axis|        out_stream_V_keep_V|       pointer|
|out_stream_TSTRB       |  out|    8|        axis|        out_stream_V_strb_V|       pointer|
+-----------------------+-----+-----+------------+---------------------------+--------------+

