V 50
K _ noiseclkctrl
Y 1
D 0 0 200 160
Z 10
i 9
P 1 0 120 20 120 0 2 0
L 20 120 10 0 2 0 1 0 reset
A 0 130 10 0 2 0 PINTYPE=IN
P 2 0 100 20 100 0 2 0
L 20 100 10 0 2 0 1 0 load
A 0 110 10 0 2 0 PINTYPE=IN
P 3 0 80 20 80 0 2 0
L 20 80 10 0 2 0 1 0 acqnum[7:0]
A 0 90 10 0 2 0 PINTYPE=IN
P 5 0 60 20 60 0 2 0
L 20 60 10 0 2 0 1 0 clkin
A 0 70 10 0 2 0 PINTYPE=IN
P 6 0 40 20 40 0 2 0
L 20 40 10 0 2 0 1 0 p1
A 0 50 10 0 2 0 PINTYPE=IN
P 4 200 120 180 120 0 3 0
L 160 120 10 0 2 0 1 0 en
A 180 130 10 0 2 0 PINTYPE=OUT
U 20 10 10 0 2 3 DEVICE=noiseclkctrl
U 20 0 10 0 3 0 VFILE=D:/FPGA_PROGRAM/NMR_FPGA/hdl/noiseclkctrl.v
U 20 -10 10 0 3 0 ACCEL=VCS
U 20 -20 10 0 3 0 LEVEL=VERILOG
U 20 -30 10 0 3 0 VERILOG=noiseclkctrl
U 20 -40 10 0 3 0 PINORDER=reset load acqnum[7:0] en clkin p1 
b 20 20 180 140
E
