// Seed: 3712009723
`timescale 1 ps / 1ps
module module_0 (
    output logic id_0,
    input id_1,
    input id_2,
    input id_3,
    output id_4,
    input logic id_5,
    output id_6,
    input id_7,
    output id_8,
    input id_9,
    input logic id_10,
    input id_11,
    input id_12,
    output id_13,
    input id_14
);
  assign id_8 = id_9;
  assign id_8 = 1;
endmodule
