// Seed: 2764385486
`timescale 1 ps / 1ps
module module_0 (
    id_1,
    id_2
);
  inout id_2;
  output id_1;
  initial begin
    id_2 = 1 - id_2;
  end
  always @(posedge id_2);
  initial begin
    @(1'h0);
  end
endmodule
