#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Mon Sep 26 21:34:49 2022
# Process ID: 11056
# Current directory: D:/workspace/vivado/fhm/fhm.runs/arm_axi_read_item_and_tid_0_0_synth_1
# Command line: vivado.exe -log arm_axi_read_item_and_tid_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source arm_axi_read_item_and_tid_0_0.tcl
# Log file: D:/workspace/vivado/fhm/fhm.runs/arm_axi_read_item_and_tid_0_0_synth_1/arm_axi_read_item_and_tid_0_0.vds
# Journal file: D:/workspace/vivado/fhm/fhm.runs/arm_axi_read_item_and_tid_0_0_synth_1\vivado.jou
#-----------------------------------------------------------
source arm_axi_read_item_and_tid_0_0.tcl -notrace
Command: synth_design -top arm_axi_read_item_and_tid_0_0 -part xc7z100ffg900-2 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z100'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z100'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 6304 
WARNING: [Synth 8-2507] parameter declaration becomes local in axi_read_item_and_tid_v1_0_S_AXIS_ITEMANDTID with formal parameter declaration list [d:/workspace/vivado/fhm/fhm.srcs/sources_1/bd/arm/ipshared/4e98/hdl/axi_read_item_and_tid_v1_0_S_AXIS_ITEMANDTID.v:56]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 431.082 ; gain = 114.348
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'arm_axi_read_item_and_tid_0_0' [d:/workspace/vivado/fhm/fhm.srcs/sources_1/bd/arm/ip/arm_axi_read_item_and_tid_0_0/synth/arm_axi_read_item_and_tid_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'axi_read_item_and_tid_v1_0' [d:/workspace/vivado/fhm/fhm.srcs/sources_1/bd/arm/ipshared/4e98/hdl/axi_read_item_and_tid_v1_0.v:4]
	Parameter C_S_AXIS_ITEMANDTID_TDATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_read_item_and_tid_v1_0_S_AXIS_ITEMANDTID' [d:/workspace/vivado/fhm/fhm.srcs/sources_1/bd/arm/ipshared/4e98/hdl/axi_read_item_and_tid_v1_0_S_AXIS_ITEMANDTID.v:4]
	Parameter C_S_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter NUMBER_OF_INPUT_WORDS bound to: 8 - type: integer 
	Parameter bit_num bound to: 3 - type: integer 
	Parameter IDLE bound to: 2'b00 
	Parameter WRITE_FIFO bound to: 2'b01 
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [d:/workspace/vivado/fhm/fhm.srcs/sources_1/bd/arm/ipshared/4e98/hdl/axi_read_item_and_tid_v1_0_S_AXIS_ITEMANDTID.v:36]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [d:/workspace/vivado/fhm/fhm.srcs/sources_1/bd/arm/ipshared/4e98/hdl/axi_read_item_and_tid_v1_0_S_AXIS_ITEMANDTID.v:60]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [d:/workspace/vivado/fhm/fhm.srcs/sources_1/bd/arm/ipshared/4e98/hdl/axi_read_item_and_tid_v1_0_S_AXIS_ITEMANDTID.v:64]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [d:/workspace/vivado/fhm/fhm.srcs/sources_1/bd/arm/ipshared/4e98/hdl/axi_read_item_and_tid_v1_0_S_AXIS_ITEMANDTID.v:66]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [d:/workspace/vivado/fhm/fhm.srcs/sources_1/bd/arm/ipshared/4e98/hdl/axi_read_item_and_tid_v1_0_S_AXIS_ITEMANDTID.v:68]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [d:/workspace/vivado/fhm/fhm.srcs/sources_1/bd/arm/ipshared/4e98/hdl/axi_read_item_and_tid_v1_0_S_AXIS_ITEMANDTID.v:70]
INFO: [Synth 8-5534] Detected attribute (* DONT_TOUCH = "TRUE" *) [d:/workspace/vivado/fhm/fhm.srcs/sources_1/bd/arm/ipshared/4e98/hdl/axi_read_item_and_tid_v1_0_S_AXIS_ITEMANDTID.v:146]
INFO: [Synth 8-256] done synthesizing module 'axi_read_item_and_tid_v1_0_S_AXIS_ITEMANDTID' (1#1) [d:/workspace/vivado/fhm/fhm.srcs/sources_1/bd/arm/ipshared/4e98/hdl/axi_read_item_and_tid_v1_0_S_AXIS_ITEMANDTID.v:4]
INFO: [Synth 8-256] done synthesizing module 'axi_read_item_and_tid_v1_0' (2#1) [d:/workspace/vivado/fhm/fhm.srcs/sources_1/bd/arm/ipshared/4e98/hdl/axi_read_item_and_tid_v1_0.v:4]
INFO: [Synth 8-256] done synthesizing module 'arm_axi_read_item_and_tid_0_0' (3#1) [d:/workspace/vivado/fhm/fhm.srcs/sources_1/bd/arm/ip/arm_axi_read_item_and_tid_0_0/synth/arm_axi_read_item_and_tid_0_0.v:57]
WARNING: [Synth 8-3331] design axi_read_item_and_tid_v1_0_S_AXIS_ITEMANDTID has unconnected port S_AXIS_TSTRB[3]
WARNING: [Synth 8-3331] design axi_read_item_and_tid_v1_0_S_AXIS_ITEMANDTID has unconnected port S_AXIS_TSTRB[2]
WARNING: [Synth 8-3331] design axi_read_item_and_tid_v1_0_S_AXIS_ITEMANDTID has unconnected port S_AXIS_TSTRB[1]
WARNING: [Synth 8-3331] design axi_read_item_and_tid_v1_0_S_AXIS_ITEMANDTID has unconnected port S_AXIS_TSTRB[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 462.578 ; gain = 145.844
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 462.578 ; gain = 145.844
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z100ffg900-2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 911.438 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 911.438 ; gain = 594.703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z100ffg900-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 911.438 ; gain = 594.703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 911.438 ; gain = 594.703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 911.438 ; gain = 594.703
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module axi_read_item_and_tid_v1_0_S_AXIS_ITEMANDTID 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2020 (col length:140)
BRAMs: 1510 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3331] design arm_axi_read_item_and_tid_0_0 has unconnected port s_axis_itemandtid_tstrb[3]
WARNING: [Synth 8-3331] design arm_axi_read_item_and_tid_0_0 has unconnected port s_axis_itemandtid_tstrb[2]
WARNING: [Synth 8-3331] design arm_axi_read_item_and_tid_0_0 has unconnected port s_axis_itemandtid_tstrb[1]
WARNING: [Synth 8-3331] design arm_axi_read_item_and_tid_0_0 has unconnected port s_axis_itemandtid_tstrb[0]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 911.438 ; gain = 594.703
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 911.438 ; gain = 594.703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 911.438 ; gain = 594.703
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 924.465 ; gain = 607.730
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-3295] tying undriven pin inst/axi_read_item_and_tid_v1_0_S_AXIS_ITEMANDTID_inst/fifo_full_flag_inferred:in0 to constant 0
INFO: [Synth 8-3295] tying undriven pin inst/axi_read_item_and_tid_v1_0_S_AXIS_ITEMANDTID_inst/stream_data_fifo[4]_inferred:in0[7] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst/axi_read_item_and_tid_v1_0_S_AXIS_ITEMANDTID_inst/stream_data_fifo[4]_inferred:in0[6] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst/axi_read_item_and_tid_v1_0_S_AXIS_ITEMANDTID_inst/stream_data_fifo[4]_inferred:in0[5] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst/axi_read_item_and_tid_v1_0_S_AXIS_ITEMANDTID_inst/stream_data_fifo[4]_inferred:in0[4] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst/axi_read_item_and_tid_v1_0_S_AXIS_ITEMANDTID_inst/stream_data_fifo[4]_inferred:in0[3] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst/axi_read_item_and_tid_v1_0_S_AXIS_ITEMANDTID_inst/stream_data_fifo[4]_inferred:in0[2] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst/axi_read_item_and_tid_v1_0_S_AXIS_ITEMANDTID_inst/stream_data_fifo[4]_inferred:in0[1] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst/axi_read_item_and_tid_v1_0_S_AXIS_ITEMANDTID_inst/stream_data_fifo[4]_inferred:in0[0] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst/axi_read_item_and_tid_v1_0_S_AXIS_ITEMANDTID_inst/stream_data_fifo[5]_inferred:in0[7] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst/axi_read_item_and_tid_v1_0_S_AXIS_ITEMANDTID_inst/stream_data_fifo[5]_inferred:in0[6] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst/axi_read_item_and_tid_v1_0_S_AXIS_ITEMANDTID_inst/stream_data_fifo[5]_inferred:in0[5] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst/axi_read_item_and_tid_v1_0_S_AXIS_ITEMANDTID_inst/stream_data_fifo[5]_inferred:in0[4] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst/axi_read_item_and_tid_v1_0_S_AXIS_ITEMANDTID_inst/stream_data_fifo[5]_inferred:in0[3] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst/axi_read_item_and_tid_v1_0_S_AXIS_ITEMANDTID_inst/stream_data_fifo[5]_inferred:in0[2] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst/axi_read_item_and_tid_v1_0_S_AXIS_ITEMANDTID_inst/stream_data_fifo[5]_inferred:in0[1] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst/axi_read_item_and_tid_v1_0_S_AXIS_ITEMANDTID_inst/stream_data_fifo[5]_inferred:in0[0] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst/axi_read_item_and_tid_v1_0_S_AXIS_ITEMANDTID_inst/stream_data_fifo[6]_inferred:in0[7] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst/axi_read_item_and_tid_v1_0_S_AXIS_ITEMANDTID_inst/stream_data_fifo[6]_inferred:in0[6] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst/axi_read_item_and_tid_v1_0_S_AXIS_ITEMANDTID_inst/stream_data_fifo[6]_inferred:in0[5] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst/axi_read_item_and_tid_v1_0_S_AXIS_ITEMANDTID_inst/stream_data_fifo[6]_inferred:in0[4] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst/axi_read_item_and_tid_v1_0_S_AXIS_ITEMANDTID_inst/stream_data_fifo[6]_inferred:in0[3] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst/axi_read_item_and_tid_v1_0_S_AXIS_ITEMANDTID_inst/stream_data_fifo[6]_inferred:in0[2] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst/axi_read_item_and_tid_v1_0_S_AXIS_ITEMANDTID_inst/stream_data_fifo[6]_inferred:in0[1] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst/axi_read_item_and_tid_v1_0_S_AXIS_ITEMANDTID_inst/stream_data_fifo[6]_inferred:in0[0] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst/axi_read_item_and_tid_v1_0_S_AXIS_ITEMANDTID_inst/stream_data_fifo[7]_inferred:in0[7] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst/axi_read_item_and_tid_v1_0_S_AXIS_ITEMANDTID_inst/stream_data_fifo[7]_inferred:in0[6] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst/axi_read_item_and_tid_v1_0_S_AXIS_ITEMANDTID_inst/stream_data_fifo[7]_inferred:in0[5] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst/axi_read_item_and_tid_v1_0_S_AXIS_ITEMANDTID_inst/stream_data_fifo[7]_inferred:in0[4] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst/axi_read_item_and_tid_v1_0_S_AXIS_ITEMANDTID_inst/stream_data_fifo[7]_inferred:in0[3] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst/axi_read_item_and_tid_v1_0_S_AXIS_ITEMANDTID_inst/stream_data_fifo[7]_inferred:in0[2] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst/axi_read_item_and_tid_v1_0_S_AXIS_ITEMANDTID_inst/stream_data_fifo[7]_inferred:in0[1] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst/axi_read_item_and_tid_v1_0_S_AXIS_ITEMANDTID_inst/stream_data_fifo[7]_inferred:in0[0] to constant 0
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 924.465 ; gain = 607.730
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 924.465 ; gain = 607.730
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 924.465 ; gain = 607.730
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 924.465 ; gain = 607.730
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 924.465 ; gain = 607.730
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 924.465 ; gain = 607.730
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |    65|
|2     |LUT2 |     2|
|3     |LUT4 |     2|
|4     |LUT5 |     1|
|5     |LUT6 |     2|
|6     |FDRE |    37|
+------+-----+------+

Report Instance Areas: 
+------+------------------------------------------------------+---------------------------------------------+------+
|      |Instance                                              |Module                                       |Cells |
+------+------------------------------------------------------+---------------------------------------------+------+
|1     |top                                                   |                                             |   109|
|2     |  inst                                                |axi_read_item_and_tid_v1_0                   |   109|
|3     |    axi_read_item_and_tid_v1_0_S_AXIS_ITEMANDTID_inst |axi_read_item_and_tid_v1_0_S_AXIS_ITEMANDTID |   109|
+------+------------------------------------------------------+---------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 924.465 ; gain = 607.730
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 4 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:20 . Memory (MB): peak = 924.465 ; gain = 158.871
Synthesis Optimization Complete : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 924.465 ; gain = 607.730
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
55 Infos, 9 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 935.062 ; gain = 628.277
INFO: [Common 17-1381] The checkpoint 'D:/workspace/vivado/fhm/fhm.runs/arm_axi_read_item_and_tid_0_0_synth_1/arm_axi_read_item_and_tid_0_0.dcp' has been generated.
INFO: [Coretcl 2-1482] Added synthesis output to IP cache for IP d:/workspace/vivado/fhm/fhm.srcs/sources_1/bd/arm/ip/arm_axi_read_item_and_tid_0_0/arm_axi_read_item_and_tid_0_0.xci
INFO: [Coretcl 2-1174] Renamed 2 cell refs.
INFO: [Common 17-1381] The checkpoint 'D:/workspace/vivado/fhm/fhm.runs/arm_axi_read_item_and_tid_0_0_synth_1/arm_axi_read_item_and_tid_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file arm_axi_read_item_and_tid_0_0_utilization_synth.rpt -pb arm_axi_read_item_and_tid_0_0_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.196 . Memory (MB): peak = 935.062 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon Sep 26 21:35:26 2022...
