# üìò 100 Days of RTL & Verification

This repository documents a structured 100-day learning journey through RTL design, Testbenches, Formal Verification, and UVM using SystemVerilog.

---

## üìö Table of Contents

### üõ†Ô∏è RTL Design
1. Day 1: RTL Mux  
2. Day 2: RTL DFF with asynchronous reset  
3. Day 3: RTL Edge detector  
4. Day 4: RTL ALU  
5. Day 5: RTL Odd counter  
6. Day 6: RTL Shift register  
7. Day 7: RTL LFSR  
8. Day 8: RTL Binary to one hot converter  
9. Day 9: RTL Binary to Gray converter  
10. Day 10: RTL Self Reloading Counter  
11. Day 11: RTL Parallel to serial shifter  
12. Day 12: RTL Sequence detector  
13. Day 13: RTL Ways to implement Mux  
14. Day 14: RTL Fixed Priority Arbiter  
15. Day 15: RTL Round Robin Arbiter  
16. Day 16: RTL APB Master  
17. Day 17: RTL Simple Memory Interface  
18. Day 18: RTL APB Slave  
19. Day 19: RTL Synchronous FIFO  
20. Day 20: RTL APB System  

### üß™ Testbenches (TB)
21. Day 21: TB Introduction  
22. Day 22: TB Hello World using SV Classes  
23. Day 23: TB Interfaces  
24. Day 24: TB Virtual Interfaces  
25. Day 25: TB `randomize()`  
26. Day 26: TB Constraints  
27. Day 27: TB Queues  
28. Day 28: TB Associative Array  
29. Day 29: TB Events  
30. Day 30: TB Mailbox  
31. Day 31: TB Functions vs Tasks  
32. Day 32: TB Clocking blocks  
33. Day 33: TB Fork and Join  
34. Day 34: TB Fork and Join_any  
35. Day 35: TB Fork and Join_none  
36. Day 36: TB Disable Fork  
37. Day 37: TB Wait Fork  
38. Day 38: TB Automatic Variables  
39. Day 39: TB DPI Calls  
40. Day 40: TB Mux  
41. Day 41: TB ALU  
42. Day 42: TB Fixed Priority Arbiter  
43. Day 43: TB DFF  
44. Day 44: TB Parameterized Classes  
45. Day 45: TB Self Reloading Counter  

### üßæ Formal Verification
46. Day 46: Formal Mux  
47. Day 47: Formal ALU  
48. Day 48: Formal DFF  
49. Day 49: Formal Self Reloading Counter  
50. Day 50: Formal Fixed Priority Arbiter  
51. Day 51: Formal Proofs for APB Master  
52. Day 52: Formal APB Slave  
53. Day 53: Formal APB Slave - 2  
54. Day 54: Formal APB Slave - 3  
55. Day 55: Formal FIFO  

### üß© UVM (Universal Verification Methodology)
56. Day 56: UVM - Hello World  
57. Day 57: UVM - Analysis Port  
58. Day 58: UVM - Driver/Sequencer Communication  
59. Day 59: UVM - Driver/Sequencer Communication  
60. Day 60: UVM - Driver/Sequencer Communication  
61. Day 61: UVM TB for APB Master - 1  
62. Day 62: UVM TB for APB Slave - 2  
63. Day 63: UVM TB for APB Slave - 3  
64. Day 64: Happy Independence Day üáÆüá≥  
65. Day 65: UVM TB for APB Slave - 4  
66. Day 66: UVM TB for APB Slave - 5  
67. Day 67: UVM TB for APB Slave - 6  
68. Day 68: UVM TB for APB Slave - 7  
69. Day 69: UVM TB for APB Slave - 8  
70. Day 70: UVM TB for APB Slave - 9  
71. Day 71: UVM TB for APB Slave - 10  
72. Day 72: UVM TB for APB Slave - 11  
73. Day 73: UVM TB for APB Master - 1  
74. Day 74: UVM TB for APB Master - 2  
75. Day 75: UVM TB for APB Master - 3  
76. Day 76: UVM TB for APB Master - 4  
77. Day 77: UVM TB for APB Master - 5  

### üß† RISC-V Design
78. Day 78 - Day 100: Single Cycle RISC-V  
(Spanning 23 days of implementation and refinement)

---

## üí° Summary

This repository tracks hands-on daily learning focused on:
- RTL design using SystemVerilog  
- Testbench construction (manual + constrained-random)  
- Formal property verification  
- UVM-based environment building  
- A complete Single-Cycle RISC-V CPU implementation  

Each day targets one concept or module, building both **depth and breadth** across digital design and verification.

---

## üìÑ License

MIT License
