module mux8(input logic [7:0]d, input logic [2:0]s, output logic y); 

	logic y0, y1;
	
	mux4 m1(d[0], d[1], d[2], d[3], s[1], y0);
	mux4 m2(d[4], d[5], d[6], d[7], s[0], y1);
	mux2 m3(y0, y1, s[2], y);

endmodule
