# Reading C:/intelFPGA_lite/17.0/modelsim_ase/tcl/vsim/pref.tcl
# do project1_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Users/joaod/Documents/GitHub/VHDL-Project-1/testbench.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:11:34 on Apr 08,2024
# vcom -reportprogress 300 -93 -work work C:/Users/joaod/Documents/GitHub/VHDL-Project-1/testbench.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity testbench
# -- Compiling architecture test of testbench
# End time: 20:11:34 on Apr 08,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/joaod/Documents/GitHub/VHDL-Project-1/subtracao.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:11:34 on Apr 08,2024
# vcom -reportprogress 300 -93 -work work C:/Users/joaod/Documents/GitHub/VHDL-Project-1/subtracao.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Subtracao
# -- Compiling architecture Behavior of Subtracao
# End time: 20:11:34 on Apr 08,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/joaod/Documents/GitHub/VHDL-Project-1/soma.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:11:34 on Apr 08,2024
# vcom -reportprogress 300 -93 -work work C:/Users/joaod/Documents/GitHub/VHDL-Project-1/soma.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Soma
# -- Compiling architecture Behavior of Soma
# End time: 20:11:34 on Apr 08,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/joaod/Documents/GitHub/VHDL-Project-1/shiftright.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:11:34 on Apr 08,2024
# vcom -reportprogress 300 -93 -work work C:/Users/joaod/Documents/GitHub/VHDL-Project-1/shiftright.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ShiftRight
# -- Compiling architecture Behavior of ShiftRight
# End time: 20:11:34 on Apr 08,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/joaod/Documents/GitHub/VHDL-Project-1/shiftleft.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:11:34 on Apr 08,2024
# vcom -reportprogress 300 -93 -work work C:/Users/joaod/Documents/GitHub/VHDL-Project-1/shiftleft.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ShiftLeft
# -- Compiling architecture Behavior of ShiftLeft
# End time: 20:11:34 on Apr 08,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/joaod/Documents/GitHub/VHDL-Project-1/sd.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:11:34 on Apr 08,2024
# vcom -reportprogress 300 -93 -work work C:/Users/joaod/Documents/GitHub/VHDL-Project-1/sd.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity sd
# -- Compiling architecture comportamento of sd
# End time: 20:11:34 on Apr 08,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/joaod/Documents/GitHub/VHDL-Project-1/orlogic.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:11:34 on Apr 08,2024
# vcom -reportprogress 300 -93 -work work C:/Users/joaod/Documents/GitHub/VHDL-Project-1/orlogic.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity orlogic
# -- Compiling architecture Behavior of orlogic
# End time: 20:11:34 on Apr 08,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/joaod/Documents/GitHub/VHDL-Project-1/notb.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:11:34 on Apr 08,2024
# vcom -reportprogress 300 -93 -work work C:/Users/joaod/Documents/GitHub/VHDL-Project-1/notb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity notb
# -- Compiling architecture comportamento of notb
# End time: 20:11:34 on Apr 08,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/joaod/Documents/GitHub/VHDL-Project-1/nota.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:11:34 on Apr 08,2024
# vcom -reportprogress 300 -93 -work work C:/Users/joaod/Documents/GitHub/VHDL-Project-1/nota.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity nota
# -- Compiling architecture comportamento of nota
# End time: 20:11:34 on Apr 08,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/joaod/Documents/GitHub/VHDL-Project-1/nmenosum.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:11:34 on Apr 08,2024
# vcom -reportprogress 300 -93 -work work C:/Users/joaod/Documents/GitHub/VHDL-Project-1/nmenosum.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity NmenosUm
# -- Compiling architecture Behavior of NmenosUm
# End time: 20:11:34 on Apr 08,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/joaod/Documents/GitHub/VHDL-Project-1/nmaisum.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:11:34 on Apr 08,2024
# vcom -reportprogress 300 -93 -work work C:/Users/joaod/Documents/GitHub/VHDL-Project-1/nmaisum.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity NmaisUm
# -- Compiling architecture Behavior of NmaisUm
# End time: 20:11:35 on Apr 08,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/joaod/Documents/GitHub/VHDL-Project-1/andlogic.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:11:35 on Apr 08,2024
# vcom -reportprogress 300 -93 -work work C:/Users/joaod/Documents/GitHub/VHDL-Project-1/andlogic.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity andlogic
# -- Compiling architecture Behavior of andlogic
# End time: 20:11:35 on Apr 08,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim work.testbench
# vsim work.testbench 
# Start time: 20:11:37 on Apr 08,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.testbench(test)
# Loading work.sd(comportamento)
# Loading work.soma(behavior)
# Loading work.subtracao(behavior)
# Loading work.andlogic(behavior)
# Loading work.orlogic(behavior)
# Loading work.nota(comportamento)
# Loading work.notb(comportamento)
# Loading work.shiftleft(behavior)
# Loading work.shiftright(behavior)
# Loading work.nmaisum(behavior)
# Loading work.nmenosum(behavior)
add wave -position insertpoint  \
sim:/testbench/A \
sim:/testbench/B \
sim:/testbench/S \
sim:/testbench/sel \
sim:/testbench/clock
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: joaod  Hostname: FOX  ProcessID: 20432
#           Attempting to use alternate WLF file "./wlftd4gsmg".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftd4gsmg
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 5 ns  Iteration: 0  Instance: /testbench
# ** Warning: (vsim-151) NUMERIC_STD.TO_INTEGER: Value -2 is not in bounds of subtype NATURAL.
#    Time: 15 ns  Iteration: 0  Instance: /testbench
# ** Warning: (vsim-151) NUMERIC_STD.TO_INTEGER: Value -14 is not in bounds of subtype NATURAL.
#    Time: 45 ns  Iteration: 0  Instance: /testbench
# ** Warning: (vsim-151) NUMERIC_STD.TO_INTEGER: Value -34 is not in bounds of subtype NATURAL.
#    Time: 55 ns  Iteration: 0  Instance: /testbench
# ** Fatal: (vsim-3551) TEXTIO : Read past end of file "c:\users\joaod\documents\gitHub\vhdl-project-1\entradas.txt".
#    Time: 165 ns  Iteration: 0  Process: /testbench/line__55 File: C:/Users/joaod/Documents/GitHub/VHDL-Project-1/testbench.vhd
# Fatal error in Process line__55 at C:/Users/joaod/Documents/GitHub/VHDL-Project-1/testbench.vhd line 66
# 
# HDL call sequence:
# Stopped at C:/Users/joaod/Documents/GitHub/VHDL-Project-1/testbench.vhd 66 Process line__55
# 
# End time: 20:15:56 on Apr 08,2024, Elapsed time: 0:04:19
# Errors: 2, Warnings: 6
