Netlist_File: /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/I_DELAY_primitive_inst/results_dir/I_DELAY_primitive_inst/run_1/synth_1_1/impl_1_1_1/packing/fabric_I_DELAY_primitive_inst_post_synth.net Netlist_ID: SHA256:e34df8f8decabded72777892efe204c5e928d273610614cc0f5833f7ea990c69
Array size: 106 x 70 logic blocks

#block name	x	y	subblk	layer	block number
#----------	--	--	------	-----	------------
$abc$192$li0_li0	51	29	0	0	#0
out:dff		53	1	30	0	#1
out:$auto$rs_design_edit.cc:657:execute$449	51	1	70	0	#2
out:$auto$rs_design_edit.cc:332:add_wire_btw_prims$456	56	68	46	0	#3
out:$auto$rs_design_edit.cc:657:execute$444	51	68	25	0	#4
out:$auto$rs_design_edit.cc:657:execute$446	51	1	40	0	#5
out:$auto$rs_design_edit.cc:657:execute$445	51	1	42	0	#6
out:$auto$rs_design_edit.cc:657:execute$448	50	1	32	0	#7
out:$auto$rs_design_edit.cc:657:execute$447	53	1	21	0	#8
$auto$clkbufmap.cc:298:execute$428	96	68	28	0	#9
$iopadmap$in	48	1	12	0	#10
$iopadmap$reset	53	68	64	0	#11
$auto$rs_design_edit.cc:332:add_wire_btw_prims$457	51	68	53	0	#12
