// Seed: 3468727863
module module_0 (
    input wor id_0,
    input uwire id_1,
    input uwire id_2,
    output wand id_3,
    output supply0 id_4,
    input tri1 id_5,
    input tri0 id_6,
    input tri id_7,
    input wire id_8
);
  wire id_10;
  wire id_11;
  assign id_3 = 1'h0;
endmodule
module module_1 (
    input supply1 id_0,
    output wand id_1,
    input uwire id_2,
    output wand id_3,
    input tri0 id_4,
    input tri1 id_5,
    output tri1 id_6,
    output wor id_7,
    output logic id_8,
    output supply0 id_9,
    input uwire id_10,
    input tri0 id_11,
    input wand id_12,
    output supply0 id_13,
    input wire id_14,
    output wand id_15,
    output tri1 id_16,
    output wand id_17,
    input tri0 id_18,
    output wand id_19
);
  id_21 :
  assert property (@(posedge (1)) 1)
  else $display(1, 1, id_13++);
  module_0(
      id_0, id_10, id_14, id_19, id_3, id_18, id_14, id_18, id_14
  );
  wire id_22;
  always @(posedge 1) id_8 = #id_23{id_0 & 1, 1'b0 ^ 1 ^ 1 ~^ id_10};
  wire id_24;
endmodule
