{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1622389958523 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1622389958532 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 31 00:52:38 2021 " "Processing started: Mon May 31 00:52:38 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1622389958532 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622389958532 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off digital_clock -c digital_clock " "Command: quartus_map --read_settings_files=on --write_settings_files=off digital_clock -c digital_clock" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622389958533 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1622389959149 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1622389959149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "digital_clock.v 1 1 " "Found 1 design units, including 1 entities, in source file digital_clock.v" { { "Info" "ISGN_ENTITY_NAME" "1 digital_clock " "Found entity 1: digital_clock" {  } { { "digital_clock.v" "" { Text "C:/intelFPGA_lite/Quartus_Projects/watch/digital_clock.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622389967867 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622389967867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "date.v 0 0 " "Found 0 design units, including 0 entities, in source file date.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622389967872 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "watch_date.v(75) " "Verilog HDL warning at watch_date.v(75): extended using \"x\" or \"z\"" {  } { { "watch_date.v" "" { Text "C:/intelFPGA_lite/Quartus_Projects/watch/watch_date.v" 75 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1622389967876 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "watch_date.v(84) " "Verilog HDL warning at watch_date.v(84): extended using \"x\" or \"z\"" {  } { { "watch_date.v" "" { Text "C:/intelFPGA_lite/Quartus_Projects/watch/watch_date.v" 84 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1622389967877 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "watch_date.v(93) " "Verilog HDL warning at watch_date.v(93): extended using \"x\" or \"z\"" {  } { { "watch_date.v" "" { Text "C:/intelFPGA_lite/Quartus_Projects/watch/watch_date.v" 93 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1622389967877 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "watch_date.v(102) " "Verilog HDL warning at watch_date.v(102): extended using \"x\" or \"z\"" {  } { { "watch_date.v" "" { Text "C:/intelFPGA_lite/Quartus_Projects/watch/watch_date.v" 102 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1622389967877 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "watch_date.v(111) " "Verilog HDL warning at watch_date.v(111): extended using \"x\" or \"z\"" {  } { { "watch_date.v" "" { Text "C:/intelFPGA_lite/Quartus_Projects/watch/watch_date.v" 111 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1622389967877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "watch_date.v 1 1 " "Found 1 design units, including 1 entities, in source file watch_date.v" { { "Info" "ISGN_ENTITY_NAME" "1 watch_date " "Found entity 1: watch_date" {  } { { "watch_date.v" "" { Text "C:/intelFPGA_lite/Quartus_Projects/watch/watch_date.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622389967878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622389967878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin2bcd.v 1 1 " "Found 1 design units, including 1 entities, in source file bin2bcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 bin2bcd " "Found entity 1: bin2bcd" {  } { { "bin2bcd.v" "" { Text "C:/intelFPGA_lite/Quartus_Projects/watch/bin2bcd.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622389967883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622389967883 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rstn digital_clock.v(27) " "Verilog HDL Implicit Net warning at digital_clock.v(27): created implicit net for \"rstn\"" {  } { { "digital_clock.v" "" { Text "C:/intelFPGA_lite/Quartus_Projects/watch/digital_clock.v" 27 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622389967883 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "digital_clock " "Elaborating entity \"digital_clock\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1622389967919 ""}
{ "Warning" "WSGN_SEARCH_FILE" "en_clk.v 1 1 " "Using design file en_clk.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 en_clk " "Found entity 1: en_clk" {  } { { "en_clk.v" "" { Text "C:/intelFPGA_lite/Quartus_Projects/watch/en_clk.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622389967939 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1622389967939 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "en_clk en_clk:U0 " "Elaborating entity \"en_clk\" for hierarchy \"en_clk:U0\"" {  } { { "digital_clock.v" "U0" { Text "C:/intelFPGA_lite/Quartus_Projects/watch/digital_clock.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622389967940 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "watch_date watch_date:TIME1 " "Elaborating entity \"watch_date\" for hierarchy \"watch_date:TIME1\"" {  } { { "digital_clock.v" "TIME1" { Text "C:/intelFPGA_lite/Quartus_Projects/watch/digital_clock.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622389967955 ""}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "watch_date.v(65) " "Verilog HDL Case Statement warning at watch_date.v(65): can't check case statement for completeness because the case expression has too many possible states" {  } { { "watch_date.v" "" { Text "C:/intelFPGA_lite/Quartus_Projects/watch/watch_date.v" 65 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1622389967957 "|digital_clock|watch_date:TIME1"}
{ "Warning" "WVRFX_L2_VERI_CASEXZ_ITEM_EXPRS_OVERLAP" "watch_date.v(102) " "Verilog HDL Casex/Casez warning at watch_date.v(102): casex/casez item expression overlaps with a previous casex/casez item expression" {  } { { "watch_date.v" "" { Text "C:/intelFPGA_lite/Quartus_Projects/watch/watch_date.v" 102 0 0 } }  } 0 10935 "Verilog HDL Casex/Casez warning at %1!s!: casex/casez item expression overlaps with a previous casex/casez item expression" 0 0 "Analysis & Synthesis" 0 -1 1622389967958 "|digital_clock|watch_date:TIME1"}
{ "Warning" "WVRFX_L2_VERI_CASEXZ_ITEM_EXPRS_OVERLAP" "watch_date.v(111) " "Verilog HDL Casex/Casez warning at watch_date.v(111): casex/casez item expression overlaps with a previous casex/casez item expression" {  } { { "watch_date.v" "" { Text "C:/intelFPGA_lite/Quartus_Projects/watch/watch_date.v" 111 0 0 } }  } 0 10935 "Verilog HDL Casex/Casez warning at %1!s!: casex/casez item expression overlaps with a previous casex/casez item expression" 0 0 "Analysis & Synthesis" 0 -1 1622389967958 "|digital_clock|watch_date:TIME1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bin2bcd bin2bcd:CVT_year " "Elaborating entity \"bin2bcd\" for hierarchy \"bin2bcd:CVT_year\"" {  } { { "digital_clock.v" "CVT_year" { Text "C:/intelFPGA_lite/Quartus_Projects/watch/digital_clock.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622389967960 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bin2bcd.v(27) " "Verilog HDL assignment warning at bin2bcd.v(27): truncated value with size 32 to match size of target (4)" {  } { { "bin2bcd.v" "" { Text "C:/intelFPGA_lite/Quartus_Projects/watch/bin2bcd.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622389967961 "|digital_clock|bin2bcd:CVT_year"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bin2bcd.v(29) " "Verilog HDL assignment warning at bin2bcd.v(29): truncated value with size 32 to match size of target (4)" {  } { { "bin2bcd.v" "" { Text "C:/intelFPGA_lite/Quartus_Projects/watch/bin2bcd.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622389967961 "|digital_clock|bin2bcd:CVT_year"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bin2bcd.v(31) " "Verilog HDL assignment warning at bin2bcd.v(31): truncated value with size 32 to match size of target (4)" {  } { { "bin2bcd.v" "" { Text "C:/intelFPGA_lite/Quartus_Projects/watch/bin2bcd.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622389967961 "|digital_clock|bin2bcd:CVT_year"}
{ "Warning" "WSGN_SEARCH_FILE" "lcd_display_list.v 1 1 " "Using design file lcd_display_list.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 lcd_display_list " "Found entity 1: lcd_display_list" {  } { { "lcd_display_list.v" "" { Text "C:/intelFPGA_lite/Quartus_Projects/watch/lcd_display_list.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622389967985 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1622389967985 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_display_list lcd_display_list:STL " "Elaborating entity \"lcd_display_list\" for hierarchy \"lcd_display_list:STL\"" {  } { { "digital_clock.v" "STL" { Text "C:/intelFPGA_lite/Quartus_Projects/watch/digital_clock.v" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622389967987 ""}
{ "Warning" "WSGN_SEARCH_FILE" "debouncer_clk.v 1 1 " "Using design file debouncer_clk.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 debouncer_clk " "Found entity 1: debouncer_clk" {  } { { "debouncer_clk.v" "" { Text "C:/intelFPGA_lite/Quartus_Projects/watch/debouncer_clk.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622389968007 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1622389968007 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debouncer_clk lcd_display_list:STL\|debouncer_clk:SW0 " "Elaborating entity \"debouncer_clk\" for hierarchy \"lcd_display_list:STL\|debouncer_clk:SW0\"" {  } { { "lcd_display_list.v" "SW0" { Text "C:/intelFPGA_lite/Quartus_Projects/watch/lcd_display_list.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622389968008 ""}
{ "Warning" "WSGN_SEARCH_FILE" "clk_div.v 1 1 " "Using design file clk_div.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 clk_div " "Found entity 1: clk_div" {  } { { "clk_div.v" "" { Text "C:/intelFPGA_lite/Quartus_Projects/watch/clk_div.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622389968028 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1622389968028 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_div lcd_display_list:STL\|debouncer_clk:SW0\|clk_div:U0 " "Elaborating entity \"clk_div\" for hierarchy \"lcd_display_list:STL\|debouncer_clk:SW0\|clk_div:U0\"" {  } { { "debouncer_clk.v" "U0" { Text "C:/intelFPGA_lite/Quartus_Projects/watch/debouncer_clk.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622389968029 ""}
{ "Warning" "WSGN_SEARCH_FILE" "d_ff.v 1 1 " "Using design file d_ff.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 d_ff " "Found entity 1: d_ff" {  } { { "d_ff.v" "" { Text "C:/intelFPGA_lite/Quartus_Projects/watch/d_ff.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622389968050 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1622389968050 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "d_ff lcd_display_list:STL\|debouncer_clk:SW0\|d_ff:U1 " "Elaborating entity \"d_ff\" for hierarchy \"lcd_display_list:STL\|debouncer_clk:SW0\|d_ff:U1\"" {  } { { "debouncer_clk.v" "U1" { Text "C:/intelFPGA_lite/Quartus_Projects/watch/debouncer_clk.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622389968051 ""}
{ "Warning" "WSGN_SEARCH_FILE" "en_clk_lcd.v 1 1 " "Using design file en_clk_lcd.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 en_clk_lcd " "Found entity 1: en_clk_lcd" {  } { { "en_clk_lcd.v" "" { Text "C:/intelFPGA_lite/Quartus_Projects/watch/en_clk_lcd.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622389968091 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1622389968091 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "en_clk_lcd en_clk_lcd:LCLK " "Elaborating entity \"en_clk_lcd\" for hierarchy \"en_clk_lcd:LCLK\"" {  } { { "digital_clock.v" "LCLK" { Text "C:/intelFPGA_lite/Quartus_Projects/watch/digital_clock.v" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622389968092 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "state STATE lcd_driver.v(34) " "Verilog HDL Declaration information at lcd_driver.v(34): object \"state\" differs only in case from object \"STATE\" in the same scope" {  } { { "lcd_driver.v" "" { Text "C:/intelFPGA_lite/Quartus_Projects/watch/lcd_driver.v" 34 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1622389968112 ""}
{ "Warning" "WSGN_SEARCH_FILE" "lcd_driver.v 1 1 " "Using design file lcd_driver.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 lcd_driver " "Found entity 1: lcd_driver" {  } { { "lcd_driver.v" "" { Text "C:/intelFPGA_lite/Quartus_Projects/watch/lcd_driver.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622389968114 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1622389968114 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_driver lcd_driver:DRV " "Elaborating entity \"lcd_driver\" for hierarchy \"lcd_driver:DRV\"" {  } { { "digital_clock.v" "DRV" { Text "C:/intelFPGA_lite/Quartus_Projects/watch/digital_clock.v" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622389968115 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "STATE lcd_driver.v(201) " "Verilog HDL or VHDL warning at lcd_driver.v(201): object \"STATE\" assigned a value but never read" {  } { { "lcd_driver.v" "" { Text "C:/intelFPGA_lite/Quartus_Projects/watch/lcd_driver.v" 201 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1622389968117 "|digital_clock|lcd_driver:comb_4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 22 lcd_driver.v(48) " "Verilog HDL assignment warning at lcd_driver.v(48): truncated value with size 32 to match size of target (22)" {  } { { "lcd_driver.v" "" { Text "C:/intelFPGA_lite/Quartus_Projects/watch/lcd_driver.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622389968117 "|digital_clock|lcd_driver:comb_4"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1622389968957 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_rw GND " "Pin \"lcd_rw\" is stuck at GND" {  } { { "digital_clock.v" "" { Text "C:/intelFPGA_lite/Quartus_Projects/watch/digital_clock.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622389970763 "|digital_clock|lcd_rw"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1622389970763 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1622389970831 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 " "3 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1622389971945 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/intelFPGA_lite/Quartus_Projects/watch/output_files/digital_clock.map.smsg " "Generated suppressed messages file C:/intelFPGA_lite/Quartus_Projects/watch/output_files/digital_clock.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622389971985 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1622389972085 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622389972085 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "4 " "Design contains 4 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw_in\[0\] " "No output dependent on input pin \"sw_in\[0\]\"" {  } { { "digital_clock.v" "" { Text "C:/intelFPGA_lite/Quartus_Projects/watch/digital_clock.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1622389972146 "|digital_clock|sw_in[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw_in\[1\] " "No output dependent on input pin \"sw_in\[1\]\"" {  } { { "digital_clock.v" "" { Text "C:/intelFPGA_lite/Quartus_Projects/watch/digital_clock.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1622389972146 "|digital_clock|sw_in[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw_in\[2\] " "No output dependent on input pin \"sw_in\[2\]\"" {  } { { "digital_clock.v" "" { Text "C:/intelFPGA_lite/Quartus_Projects/watch/digital_clock.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1622389972146 "|digital_clock|sw_in[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw_in\[3\] " "No output dependent on input pin \"sw_in\[3\]\"" {  } { { "digital_clock.v" "" { Text "C:/intelFPGA_lite/Quartus_Projects/watch/digital_clock.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1622389972146 "|digital_clock|sw_in[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1622389972146 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "768 " "Implemented 768 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1622389972146 ""} { "Info" "ICUT_CUT_TM_OPINS" "11 " "Implemented 11 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1622389972146 ""} { "Info" "ICUT_CUT_TM_LCELLS" "751 " "Implemented 751 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1622389972146 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1622389972146 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 25 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 25 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4767 " "Peak virtual memory: 4767 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1622389972161 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 31 00:52:52 2021 " "Processing ended: Mon May 31 00:52:52 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1622389972161 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1622389972161 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1622389972161 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1622389972161 ""}
