
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.10+12 (git sha1 72fac04, gcc 7.4.0-1ubuntu1~16.04~ppa1 -fPIC -Os)


-- Executing script file `out.ys' --

1. Executing Verilog-2005 frontend: /home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/sBox_8.v
Parsing SystemVerilog input from `/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/sBox_8.v' to AST representation.
Generating RTLIL representation for module `\sBox_8'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Finding top of design hierarchy..
root of   0 design levels: sBox_8              
Automatically selected sBox_8 as design top module.

2.2. Analyzing design hierarchy..
Top module:  \sBox_8

2.3. Analyzing design hierarchy..
Top module:  \sBox_8
Removed 0 unused modules.

3. Executing PROC pass (convert processes to netlists).

3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/sBox_8.v:0$318'.
Found and cleaned up 1 empty switch in `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/sBox_8.v:0$291'.
Cleaned up 2 empty switches.

3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 141 assignments to connections.

3.4. Executing PROC_INIT pass (extract init attributes).

3.5. Executing PROC_ARST pass (detect async resets in processes).

3.6. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/sBox_8.v:0$318'.
Creating decoders for process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/sBox_8.v:0$291'.
Creating decoders for process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/sBox_8.v:0$125'.
Creating decoders for process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/sBox_8.v:0$64'.
Creating decoders for process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/sBox_8.v:0$28'.
Creating decoders for process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/sBox_8.v:241$25'.

3.7. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\sBox_8.\isomorphism_inv$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/sBox_8.v:250$5.$result' from process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/sBox_8.v:0$318'.
No latch inferred for signal `\sBox_8.\isomorphism_inv$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/sBox_8.v:250$22.$result' from process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/sBox_8.v:0$318'.
No latch inferred for signal `\sBox_8.\isomorphism_inv$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/sBox_8.v:250$22.in' from process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/sBox_8.v:0$318'.
No latch inferred for signal `\sBox_8.\isomorphism_inv$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/sBox_8.v:250$22.r1' from process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/sBox_8.v:0$318'.
No latch inferred for signal `\sBox_8.\isomorphism_inv$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/sBox_8.v:250$22.r2' from process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/sBox_8.v:0$318'.
No latch inferred for signal `\sBox_8.\isomorphism_inv$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/sBox_8.v:250$22.r3' from process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/sBox_8.v:0$318'.
No latch inferred for signal `\sBox_8.\isomorphism_inv$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/sBox_8.v:250$22.r4' from process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/sBox_8.v:0$318'.
No latch inferred for signal `\sBox_8.\isomorphism_inv$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/sBox_8.v:250$22.r5' from process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/sBox_8.v:0$318'.
No latch inferred for signal `\sBox_8.\isomorphism_inv$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/sBox_8.v:250$22.r6' from process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/sBox_8.v:0$318'.
No latch inferred for signal `\sBox_8.\isomorphism_inv$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/sBox_8.v:250$22.r7' from process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/sBox_8.v:0$318'.
No latch inferred for signal `\sBox_8.\isomorphism_inv$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/sBox_8.v:250$22.r8' from process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/sBox_8.v:0$318'.
No latch inferred for signal `\sBox_8.\isomorphism_inv$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/sBox_8.v:250$22.r9' from process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/sBox_8.v:0$318'.
No latch inferred for signal `\sBox_8.\isomorphism_inv$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/sBox_8.v:250$22.r10' from process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/sBox_8.v:0$318'.
No latch inferred for signal `\sBox_8.\isomorphism_inv$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/sBox_8.v:249$4.$result' from process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/sBox_8.v:0$291'.
No latch inferred for signal `\sBox_8.\isomorphism_inv$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/sBox_8.v:249$21.$result' from process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/sBox_8.v:0$291'.
No latch inferred for signal `\sBox_8.\isomorphism_inv$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/sBox_8.v:249$21.in' from process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/sBox_8.v:0$291'.
No latch inferred for signal `\sBox_8.\isomorphism_inv$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/sBox_8.v:249$21.r1' from process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/sBox_8.v:0$291'.
No latch inferred for signal `\sBox_8.\isomorphism_inv$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/sBox_8.v:249$21.r2' from process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/sBox_8.v:0$291'.
No latch inferred for signal `\sBox_8.\isomorphism_inv$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/sBox_8.v:249$21.r3' from process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/sBox_8.v:0$291'.
No latch inferred for signal `\sBox_8.\isomorphism_inv$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/sBox_8.v:249$21.r4' from process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/sBox_8.v:0$291'.
No latch inferred for signal `\sBox_8.\isomorphism_inv$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/sBox_8.v:249$21.r5' from process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/sBox_8.v:0$291'.
No latch inferred for signal `\sBox_8.\isomorphism_inv$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/sBox_8.v:249$21.r6' from process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/sBox_8.v:0$291'.
No latch inferred for signal `\sBox_8.\isomorphism_inv$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/sBox_8.v:249$21.r7' from process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/sBox_8.v:0$291'.
No latch inferred for signal `\sBox_8.\isomorphism_inv$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/sBox_8.v:249$21.r8' from process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/sBox_8.v:0$291'.
No latch inferred for signal `\sBox_8.\isomorphism_inv$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/sBox_8.v:249$21.r9' from process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/sBox_8.v:0$291'.
No latch inferred for signal `\sBox_8.\isomorphism_inv$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/sBox_8.v:249$21.r10' from process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/sBox_8.v:0$291'.
No latch inferred for signal `\sBox_8.\gf_inv_8_stage2$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/sBox_8.v:247$3.$result' from process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/sBox_8.v:0$125'.
No latch inferred for signal `\sBox_8.\gf_inv_8_stage2$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/sBox_8.v:247$8.$result' from process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/sBox_8.v:0$125'.
No latch inferred for signal `\sBox_8.\gf_inv_8_stage2$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/sBox_8.v:247$8.in' from process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/sBox_8.v:0$125'.
No latch inferred for signal `\sBox_8.\gf_inv_8_stage2$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/sBox_8.v:247$8.c' from process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/sBox_8.v:0$125'.
No latch inferred for signal `\sBox_8.\gf_inv_8_stage2$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/sBox_8.v:247$8.in_hg' from process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/sBox_8.v:0$125'.
No latch inferred for signal `\sBox_8.\gf_inv_8_stage2$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/sBox_8.v:247$8.in_lw' from process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/sBox_8.v:0$125'.
No latch inferred for signal `\sBox_8.\gf_inv_8_stage2$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/sBox_8.v:247$8.out_gf_mul4_2' from process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/sBox_8.v:0$125'.
No latch inferred for signal `\sBox_8.\gf_inv_8_stage2$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/sBox_8.v:247$8.out_gf_mul4_3' from process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/sBox_8.v:0$125'.
No latch inferred for signal `\sBox_8.\gf_inv_8_stage2$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/sBox_8.v:247$8.out_gf_inv4_2' from process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/sBox_8.v:0$125'.
No latch inferred for signal `\sBox_8.\gf_inv_4$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/sBox_8.v:170$9.$result' from process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/sBox_8.v:0$125'.
No latch inferred for signal `\sBox_8.\gf_inv_4$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/sBox_8.v:170$9.in' from process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/sBox_8.v:0$125'.
No latch inferred for signal `\sBox_8.\gf_inv_4$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/sBox_8.v:170$9.in_hg' from process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/sBox_8.v:0$125'.
No latch inferred for signal `\sBox_8.\gf_inv_4$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/sBox_8.v:170$9.in_lw' from process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/sBox_8.v:0$125'.
No latch inferred for signal `\sBox_8.\gf_inv_4$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/sBox_8.v:170$9.out_gf_mul_2' from process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/sBox_8.v:0$125'.
No latch inferred for signal `\sBox_8.\gf_inv_4$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/sBox_8.v:170$9.out_gf_mul_3' from process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/sBox_8.v:0$125'.
No latch inferred for signal `\sBox_8.\gf_inv_4$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/sBox_8.v:170$9.out_gf_sq2_3' from process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/sBox_8.v:0$125'.
No latch inferred for signal `\sBox_8.\gf_inv_4$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/sBox_8.v:170$9.in_sq2_3' from process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/sBox_8.v:0$125'.
No latch inferred for signal `\sBox_8.\gf_inv_4$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/sBox_8.v:170$9.xor_in_hg' from process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/sBox_8.v:0$125'.
No latch inferred for signal `\sBox_8.\gf_inv_4$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/sBox_8.v:170$9.xor_in_lw' from process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/sBox_8.v:0$125'.
No latch inferred for signal `\sBox_8.\gf_sq_2$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/sBox_8.v:76$10.$result' from process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/sBox_8.v:0$125'.
No latch inferred for signal `\sBox_8.\gf_sq_2$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/sBox_8.v:76$10.in' from process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/sBox_8.v:0$125'.
No latch inferred for signal `\sBox_8.\gf_muls_2$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/sBox_8.v:77$11.$result' from process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/sBox_8.v:0$125'.
No latch inferred for signal `\sBox_8.\gf_muls_2$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/sBox_8.v:77$11.in1' from process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/sBox_8.v:0$125'.
No latch inferred for signal `\sBox_8.\gf_muls_2$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/sBox_8.v:77$11.in2' from process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/sBox_8.v:0$125'.
No latch inferred for signal `\sBox_8.\gf_muls_2$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/sBox_8.v:77$11.in3' from process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/sBox_8.v:0$125'.
No latch inferred for signal `\sBox_8.\gf_muls_2$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/sBox_8.v:77$11.in4' from process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/sBox_8.v:0$125'.
No latch inferred for signal `\sBox_8.\gf_muls_2$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/sBox_8.v:78$12.$result' from process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/sBox_8.v:0$125'.
No latch inferred for signal `\sBox_8.\gf_muls_2$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/sBox_8.v:78$12.in1' from process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/sBox_8.v:0$125'.
No latch inferred for signal `\sBox_8.\gf_muls_2$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/sBox_8.v:78$12.in2' from process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/sBox_8.v:0$125'.
No latch inferred for signal `\sBox_8.\gf_muls_2$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/sBox_8.v:78$12.in3' from process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/sBox_8.v:0$125'.
No latch inferred for signal `\sBox_8.\gf_muls_2$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/sBox_8.v:78$12.in4' from process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/sBox_8.v:0$125'.
No latch inferred for signal `\sBox_8.\gf_muls_4$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/sBox_8.v:171$13.$result' from process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/sBox_8.v:0$125'.
No latch inferred for signal `\sBox_8.\gf_muls_4$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/sBox_8.v:171$13.in1' from process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/sBox_8.v:0$125'.
No latch inferred for signal `\sBox_8.\gf_muls_4$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/sBox_8.v:171$13.in2' from process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/sBox_8.v:0$125'.
No latch inferred for signal `\sBox_8.\gf_muls_4$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/sBox_8.v:171$13.in1_hg' from process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/sBox_8.v:0$125'.
No latch inferred for signal `\sBox_8.\gf_muls_4$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/sBox_8.v:171$13.in1_lw' from process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/sBox_8.v:0$125'.
No latch inferred for signal `\sBox_8.\gf_muls_4$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/sBox_8.v:171$13.in2_hg' from process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/sBox_8.v:0$125'.
No latch inferred for signal `\sBox_8.\gf_muls_4$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/sBox_8.v:171$13.in2_lw' from process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/sBox_8.v:0$125'.
No latch inferred for signal `\sBox_8.\gf_muls_4$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/sBox_8.v:171$13.xor_in1_hl' from process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/sBox_8.v:0$125'.
No latch inferred for signal `\sBox_8.\gf_muls_4$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/sBox_8.v:171$13.xor_in2_hl' from process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/sBox_8.v:0$125'.
No latch inferred for signal `\sBox_8.\gf_muls_4$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/sBox_8.v:171$13.out_gf_mul_1' from process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/sBox_8.v:0$125'.
No latch inferred for signal `\sBox_8.\gf_muls_4$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/sBox_8.v:171$13.out_gf_mul_2' from process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/sBox_8.v:0$125'.
No latch inferred for signal `\sBox_8.\gf_muls_4$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/sBox_8.v:171$13.out_gf_mul_scl_1' from process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/sBox_8.v:0$125'.
No latch inferred for signal `\sBox_8.\gf_muls_2$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/sBox_8.v:125$14.$result' from process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/sBox_8.v:0$125'.
No latch inferred for signal `\sBox_8.\gf_muls_2$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/sBox_8.v:125$14.in1' from process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/sBox_8.v:0$125'.
No latch inferred for signal `\sBox_8.\gf_muls_2$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/sBox_8.v:125$14.in2' from process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/sBox_8.v:0$125'.
No latch inferred for signal `\sBox_8.\gf_muls_2$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/sBox_8.v:125$14.in3' from process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/sBox_8.v:0$125'.
No latch inferred for signal `\sBox_8.\gf_muls_2$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/sBox_8.v:125$14.in4' from process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/sBox_8.v:0$125'.
No latch inferred for signal `\sBox_8.\gf_muls_2$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/sBox_8.v:126$15.$result' from process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/sBox_8.v:0$125'.
No latch inferred for signal `\sBox_8.\gf_muls_2$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/sBox_8.v:126$15.in1' from process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/sBox_8.v:0$125'.
No latch inferred for signal `\sBox_8.\gf_muls_2$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/sBox_8.v:126$15.in2' from process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/sBox_8.v:0$125'.
No latch inferred for signal `\sBox_8.\gf_muls_2$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/sBox_8.v:126$15.in3' from process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/sBox_8.v:0$125'.
No latch inferred for signal `\sBox_8.\gf_muls_2$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/sBox_8.v:126$15.in4' from process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/sBox_8.v:0$125'.
No latch inferred for signal `\sBox_8.\gf_muls_scl_2$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/sBox_8.v:127$16.$result' from process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/sBox_8.v:0$125'.
No latch inferred for signal `\sBox_8.\gf_muls_scl_2$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/sBox_8.v:127$16.in1' from process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/sBox_8.v:0$125'.
No latch inferred for signal `\sBox_8.\gf_muls_scl_2$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/sBox_8.v:127$16.in2' from process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/sBox_8.v:0$125'.
No latch inferred for signal `\sBox_8.\gf_muls_scl_2$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/sBox_8.v:127$16.in3' from process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/sBox_8.v:0$125'.
No latch inferred for signal `\sBox_8.\gf_muls_scl_2$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/sBox_8.v:127$16.in4' from process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/sBox_8.v:0$125'.
No latch inferred for signal `\sBox_8.\gf_muls_scl_2$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/sBox_8.v:127$16.nand_in1_in2' from process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/sBox_8.v:0$125'.
No latch inferred for signal `\sBox_8.\gf_muls_scl_2$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/sBox_8.v:127$16.nand_in3_in4' from process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/sBox_8.v:0$125'.
No latch inferred for signal `\sBox_8.\gf_muls_4$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/sBox_8.v:172$17.$result' from process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/sBox_8.v:0$125'.
No latch inferred for signal `\sBox_8.\gf_muls_4$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/sBox_8.v:172$17.in1' from process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/sBox_8.v:0$125'.
No latch inferred for signal `\sBox_8.\gf_muls_4$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/sBox_8.v:172$17.in2' from process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/sBox_8.v:0$125'.
No latch inferred for signal `\sBox_8.\gf_muls_4$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/sBox_8.v:172$17.in1_hg' from process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/sBox_8.v:0$125'.
No latch inferred for signal `\sBox_8.\gf_muls_4$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/sBox_8.v:172$17.in1_lw' from process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/sBox_8.v:0$125'.
No latch inferred for signal `\sBox_8.\gf_muls_4$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/sBox_8.v:172$17.in2_hg' from process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/sBox_8.v:0$125'.
No latch inferred for signal `\sBox_8.\gf_muls_4$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/sBox_8.v:172$17.in2_lw' from process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/sBox_8.v:0$125'.
No latch inferred for signal `\sBox_8.\gf_muls_4$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/sBox_8.v:172$17.xor_in1_hl' from process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/sBox_8.v:0$125'.
No latch inferred for signal `\sBox_8.\gf_muls_4$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/sBox_8.v:172$17.xor_in2_hl' from process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/sBox_8.v:0$125'.
No latch inferred for signal `\sBox_8.\gf_muls_4$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/sBox_8.v:172$17.out_gf_mul_1' from process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/sBox_8.v:0$125'.
No latch inferred for signal `\sBox_8.\gf_muls_4$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/sBox_8.v:172$17.out_gf_mul_2' from process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/sBox_8.v:0$125'.
No latch inferred for signal `\sBox_8.\gf_muls_4$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/sBox_8.v:172$17.out_gf_mul_scl_1' from process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/sBox_8.v:0$125'.
No latch inferred for signal `\sBox_8.\gf_muls_2$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/sBox_8.v:125$18.$result' from process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/sBox_8.v:0$125'.
No latch inferred for signal `\sBox_8.\gf_muls_2$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/sBox_8.v:125$18.in1' from process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/sBox_8.v:0$125'.
No latch inferred for signal `\sBox_8.\gf_muls_2$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/sBox_8.v:125$18.in2' from process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/sBox_8.v:0$125'.
No latch inferred for signal `\sBox_8.\gf_muls_2$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/sBox_8.v:125$18.in3' from process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/sBox_8.v:0$125'.
No latch inferred for signal `\sBox_8.\gf_muls_2$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/sBox_8.v:125$18.in4' from process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/sBox_8.v:0$125'.
No latch inferred for signal `\sBox_8.\gf_muls_2$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/sBox_8.v:126$19.$result' from process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/sBox_8.v:0$125'.
No latch inferred for signal `\sBox_8.\gf_muls_2$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/sBox_8.v:126$19.in1' from process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/sBox_8.v:0$125'.
No latch inferred for signal `\sBox_8.\gf_muls_2$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/sBox_8.v:126$19.in2' from process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/sBox_8.v:0$125'.
No latch inferred for signal `\sBox_8.\gf_muls_2$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/sBox_8.v:126$19.in3' from process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/sBox_8.v:0$125'.
No latch inferred for signal `\sBox_8.\gf_muls_2$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/sBox_8.v:126$19.in4' from process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/sBox_8.v:0$125'.
No latch inferred for signal `\sBox_8.\gf_muls_scl_2$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/sBox_8.v:127$20.$result' from process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/sBox_8.v:0$125'.
No latch inferred for signal `\sBox_8.\gf_muls_scl_2$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/sBox_8.v:127$20.in1' from process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/sBox_8.v:0$125'.
No latch inferred for signal `\sBox_8.\gf_muls_scl_2$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/sBox_8.v:127$20.in2' from process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/sBox_8.v:0$125'.
No latch inferred for signal `\sBox_8.\gf_muls_scl_2$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/sBox_8.v:127$20.in3' from process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/sBox_8.v:0$125'.
No latch inferred for signal `\sBox_8.\gf_muls_scl_2$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/sBox_8.v:127$20.in4' from process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/sBox_8.v:0$125'.
No latch inferred for signal `\sBox_8.\gf_muls_scl_2$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/sBox_8.v:127$20.nand_in1_in2' from process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/sBox_8.v:0$125'.
No latch inferred for signal `\sBox_8.\gf_muls_scl_2$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/sBox_8.v:127$20.nand_in3_in4' from process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/sBox_8.v:0$125'.
No latch inferred for signal `\sBox_8.\gf_inv_8_stage1$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/sBox_8.v:239$2.$result' from process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/sBox_8.v:0$64'.
No latch inferred for signal `\sBox_8.\gf_inv_8_stage1$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/sBox_8.v:239$7.$result' from process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/sBox_8.v:0$64'.
No latch inferred for signal `\sBox_8.\gf_inv_8_stage1$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/sBox_8.v:239$7.in' from process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/sBox_8.v:0$64'.
No latch inferred for signal `\sBox_8.\gf_inv_8_stage1$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/sBox_8.v:239$7.in_hg' from process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/sBox_8.v:0$64'.
No latch inferred for signal `\sBox_8.\gf_inv_8_stage1$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/sBox_8.v:239$7.in_lw' from process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/sBox_8.v:0$64'.
No latch inferred for signal `\sBox_8.\gf_inv_8_stage1$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/sBox_8.v:239$7.c1' from process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/sBox_8.v:0$64'.
No latch inferred for signal `\sBox_8.\gf_inv_8_stage1$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/sBox_8.v:239$7.c2' from process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/sBox_8.v:0$64'.
No latch inferred for signal `\sBox_8.\gf_inv_8_stage1$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/sBox_8.v:239$7.c3' from process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/sBox_8.v:0$64'.
No latch inferred for signal `\sBox_8.\isomorphism$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/sBox_8.v:236$1.$result' from process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/sBox_8.v:0$28'.
No latch inferred for signal `\sBox_8.\isomorphism$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/sBox_8.v:236$6.$result' from process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/sBox_8.v:0$28'.
No latch inferred for signal `\sBox_8.\isomorphism$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/sBox_8.v:236$6.in' from process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/sBox_8.v:0$28'.
No latch inferred for signal `\sBox_8.\isomorphism$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/sBox_8.v:236$6.r1' from process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/sBox_8.v:0$28'.
No latch inferred for signal `\sBox_8.\isomorphism$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/sBox_8.v:236$6.r2' from process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/sBox_8.v:0$28'.
No latch inferred for signal `\sBox_8.\isomorphism$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/sBox_8.v:236$6.r3' from process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/sBox_8.v:0$28'.
No latch inferred for signal `\sBox_8.\isomorphism$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/sBox_8.v:236$6.r4' from process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/sBox_8.v:0$28'.
No latch inferred for signal `\sBox_8.\isomorphism$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/sBox_8.v:236$6.r5' from process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/sBox_8.v:0$28'.
No latch inferred for signal `\sBox_8.\isomorphism$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/sBox_8.v:236$6.r6' from process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/sBox_8.v:0$28'.
No latch inferred for signal `\sBox_8.\isomorphism$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/sBox_8.v:236$6.r7' from process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/sBox_8.v:0$28'.
No latch inferred for signal `\sBox_8.\isomorphism$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/sBox_8.v:236$6.r8' from process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/sBox_8.v:0$28'.
No latch inferred for signal `\sBox_8.\isomorphism$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/sBox_8.v:236$6.r9' from process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/sBox_8.v:0$28'.
No latch inferred for signal `\sBox_8.\isomorphism$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/sBox_8.v:236$6.enc' from process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/sBox_8.v:0$28'.
No latch inferred for signal `\sBox_8.\isomorphism$func$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/sBox_8.v:236$6.dec' from process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/sBox_8.v:0$28'.

3.8. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\sBox_8.\out_gf_pp' using process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/sBox_8.v:241$25'.
  created $dff cell `$procdff$350' with positive edge clock.
Creating register for signal `\sBox_8.\base_new_pp' using process `\sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/sBox_8.v:241$25'.
  created $dff cell `$procdff$351' with positive edge clock.

3.9. Executing PROC_MEMWR pass (convert process memory writes to cells).

3.10. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/sBox_8.v:0$318'.
Removing empty process `sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/sBox_8.v:0$291'.
Removing empty process `sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/sBox_8.v:0$125'.
Removing empty process `sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/sBox_8.v:0$64'.
Removing empty process `sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/sBox_8.v:0$28'.
Removing empty process `sBox_8.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/apbtoaes_submodules/sBox_8.v:241$25'.
Cleaned up 0 empty switches.

3.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module sBox_8.

4. Executing OPT pass (performing simple optimizations).

4.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module sBox_8.

4.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\sBox_8'.
<suppressed ~63 debug messages>
Removed a total of 21 cells.

4.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \sBox_8..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

4.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \sBox_8.
Performed a total of 0 changes.

4.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\sBox_8'.
Removed a total of 0 cells.

4.6. Executing OPT_DFF pass (perform DFF optimizations).

4.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \sBox_8..
Removed 0 unused cells and 234 unused wires.
<suppressed ~7 debug messages>

4.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module sBox_8.

4.9. Rerunning OPT passes. (Maybe there is more to do..)

4.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \sBox_8..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

4.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \sBox_8.
Performed a total of 0 changes.

4.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\sBox_8'.
Removed a total of 0 cells.

4.13. Executing OPT_DFF pass (perform DFF optimizations).

4.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \sBox_8..

4.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module sBox_8.

4.16. Finished OPT passes. (There is nothing left to do.)

5. Printing statistics.

=== sBox_8 ===

   Number of wires:                244
   Number of wire bits:            490
   Number of public wires:         130
   Number of public wire bits:     340
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                163
     $and                           34
     $dff                           12
     $mux                            8
     $not                           66
     $or                             6
     $reduce_xor                    24
     $xnor                          13
     $xor                           81

End of script. Logfile hash: b9fb6d0e68, CPU: user 0.12s system 0.00s, MEM: 13.85 MB peak
Yosys 0.10+12 (git sha1 72fac04, gcc 7.4.0-1ubuntu1~16.04~ppa1 -fPIC -Os)
Time spent: 39% 2x read_verilog (0 sec), 23% 4x opt_expr (0 sec), ...
