Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Wed Jan 12 22:08:43 2022
| Host         : koopa.ece.utexas.edu running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_drc -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/bgm/post_imp_drc.rpt
| Design       : bgm
| Device       : xc7z020clg484-3
| Speed File   : -3
| Design State : Fully Routed
-------------------------------------------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: bgm
          Floorplan: design_1
      Design limits: <entire design considered>
           Ruledeck: default
             Max violations: <unlimited>
             Violations found: 105
+----------+----------+------------------------------+------------+
| Rule     | Severity | Description                  | Violations |
+----------+----------+------------------------------+------------+
| DPIP-1   | Warning  | Input pipelining             | 33         |
| DPOP-1   | Warning  | PREG Output pipelining       | 10         |
| DPOP-2   | Warning  | MREG Output pipelining       | 11         |
| PDRC-153 | Warning  | Gated clock check            | 40         |
| ZPS7-1   | Warning  | PS7 block required           | 1          |
| REQP-31  | Advisory | enum_PREG_0_connects_CEP_GND | 10         |
+----------+----------+------------------------------+------------+

2. REPORT DETAILS
-----------------
DPIP-1#1 Warning
Input pipelining  
DSP x0_mul/u5/prod1_reg input x0_mul/u5/prod1_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2 Warning
Input pipelining  
DSP x0_mul/u5/prod_reg__0 input x0_mul/u5/prod_reg__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#3 Warning
Input pipelining  
DSP x0_mul/u5/prod_reg__0 input x0_mul/u5/prod_reg__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#4 Warning
Input pipelining  
DSP x10_mul/u5/prod1_reg input x10_mul/u5/prod1_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#5 Warning
Input pipelining  
DSP x10_mul/u5/prod_reg__0 input x10_mul/u5/prod_reg__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#6 Warning
Input pipelining  
DSP x10_mul/u5/prod_reg__0 input x10_mul/u5/prod_reg__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#7 Warning
Input pipelining  
DSP x1_mul/u5/prod1_reg input x1_mul/u5/prod1_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#8 Warning
Input pipelining  
DSP x1_mul/u5/prod_reg__0 input x1_mul/u5/prod_reg__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#9 Warning
Input pipelining  
DSP x1_mul/u5/prod_reg__0 input x1_mul/u5/prod_reg__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#10 Warning
Input pipelining  
DSP x2_mul/u5/prod1_reg input x2_mul/u5/prod1_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#11 Warning
Input pipelining  
DSP x2_mul/u5/prod_reg__0 input x2_mul/u5/prod_reg__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#12 Warning
Input pipelining  
DSP x2_mul/u5/prod_reg__0 input x2_mul/u5/prod_reg__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#13 Warning
Input pipelining  
DSP x3_mul/u5/prod1_reg input x3_mul/u5/prod1_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#14 Warning
Input pipelining  
DSP x3_mul/u5/prod_reg__0 input x3_mul/u5/prod_reg__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#15 Warning
Input pipelining  
DSP x3_mul/u5/prod_reg__0 input x3_mul/u5/prod_reg__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#16 Warning
Input pipelining  
DSP x4_mul/u5/prod1_reg input x4_mul/u5/prod1_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#17 Warning
Input pipelining  
DSP x4_mul/u5/prod_reg__0 input x4_mul/u5/prod_reg__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#18 Warning
Input pipelining  
DSP x4_mul/u5/prod_reg__0 input x4_mul/u5/prod_reg__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#19 Warning
Input pipelining  
DSP x5_mul/u5/prod1_reg input x5_mul/u5/prod1_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#20 Warning
Input pipelining  
DSP x5_mul/u5/prod_reg__0 input x5_mul/u5/prod_reg__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#21 Warning
Input pipelining  
DSP x5_mul/u5/prod_reg__0 input x5_mul/u5/prod_reg__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#22 Warning
Input pipelining  
DSP x6_mul/u5/prod1_reg input x6_mul/u5/prod1_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#23 Warning
Input pipelining  
DSP x6_mul/u5/prod_reg__0 input x6_mul/u5/prod_reg__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#24 Warning
Input pipelining  
DSP x6_mul/u5/prod_reg__0 input x6_mul/u5/prod_reg__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#25 Warning
Input pipelining  
DSP x7_mul/u5/prod1_reg input x7_mul/u5/prod1_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#26 Warning
Input pipelining  
DSP x7_mul/u5/prod_reg__0 input x7_mul/u5/prod_reg__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#27 Warning
Input pipelining  
DSP x7_mul/u5/prod_reg__0 input x7_mul/u5/prod_reg__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#28 Warning
Input pipelining  
DSP x8_mul/u5/prod1_reg input x8_mul/u5/prod1_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#29 Warning
Input pipelining  
DSP x8_mul/u5/prod_reg__0 input x8_mul/u5/prod_reg__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#30 Warning
Input pipelining  
DSP x8_mul/u5/prod_reg__0 input x8_mul/u5/prod_reg__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#31 Warning
Input pipelining  
DSP x9_mul/u5/prod1_reg input x9_mul/u5/prod1_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#32 Warning
Input pipelining  
DSP x9_mul/u5/prod_reg__0 input x9_mul/u5/prod_reg__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#33 Warning
Input pipelining  
DSP x9_mul/u5/prod_reg__0 input x9_mul/u5/prod_reg__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPOP-1#1 Warning
PREG Output pipelining  
DSP x0_mul/u5/prod_reg__0 output x0_mul/u5/prod_reg__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#2 Warning
PREG Output pipelining  
DSP x10_mul/u5/prod_reg__0 output x10_mul/u5/prod_reg__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#3 Warning
PREG Output pipelining  
DSP x2_mul/u5/prod_reg__0 output x2_mul/u5/prod_reg__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#4 Warning
PREG Output pipelining  
DSP x3_mul/u5/prod_reg__0 output x3_mul/u5/prod_reg__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#5 Warning
PREG Output pipelining  
DSP x4_mul/u5/prod_reg__0 output x4_mul/u5/prod_reg__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#6 Warning
PREG Output pipelining  
DSP x5_mul/u5/prod_reg__0 output x5_mul/u5/prod_reg__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#7 Warning
PREG Output pipelining  
DSP x6_mul/u5/prod_reg__0 output x6_mul/u5/prod_reg__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#8 Warning
PREG Output pipelining  
DSP x7_mul/u5/prod_reg__0 output x7_mul/u5/prod_reg__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#9 Warning
PREG Output pipelining  
DSP x8_mul/u5/prod_reg__0 output x8_mul/u5/prod_reg__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#10 Warning
PREG Output pipelining  
DSP x9_mul/u5/prod_reg__0 output x9_mul/u5/prod_reg__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-2#1 Warning
MREG Output pipelining  
DSP x0_mul/u5/prod1_reg multiplier stage x0_mul/u5/prod1_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#2 Warning
MREG Output pipelining  
DSP x10_mul/u5/prod1_reg multiplier stage x10_mul/u5/prod1_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#3 Warning
MREG Output pipelining  
DSP x1_mul/u5/prod1_reg multiplier stage x1_mul/u5/prod1_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#4 Warning
MREG Output pipelining  
DSP x2_mul/u5/prod1_reg multiplier stage x2_mul/u5/prod1_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#5 Warning
MREG Output pipelining  
DSP x3_mul/u5/prod1_reg multiplier stage x3_mul/u5/prod1_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#6 Warning
MREG Output pipelining  
DSP x4_mul/u5/prod1_reg multiplier stage x4_mul/u5/prod1_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#7 Warning
MREG Output pipelining  
DSP x5_mul/u5/prod1_reg multiplier stage x5_mul/u5/prod1_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#8 Warning
MREG Output pipelining  
DSP x6_mul/u5/prod1_reg multiplier stage x6_mul/u5/prod1_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#9 Warning
MREG Output pipelining  
DSP x7_mul/u5/prod1_reg multiplier stage x7_mul/u5/prod1_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#10 Warning
MREG Output pipelining  
DSP x8_mul/u5/prod1_reg multiplier stage x8_mul/u5/prod1_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#11 Warning
MREG Output pipelining  
DSP x9_mul/u5/prod1_reg multiplier stage x9_mul/u5/prod1_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

PDRC-153#1 Warning
Gated clock check  
Net a0_add/u1/u7/shift_out_reg[26]_i_2__2_n_0 is a gated clock net sourced by a combinational pin a0_add/u1/u7/shift_out_reg[26]_i_2__2/O, cell a0_add/u1/u7/shift_out_reg[26]_i_2__2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#2 Warning
Gated clock check  
Net a0_add/u4/u7/shift_out_reg[47]_i_1__5_n_0 is a gated clock net sourced by a combinational pin a0_add/u4/u7/shift_out_reg[47]_i_1__5/O, cell a0_add/u4/u7/shift_out_reg[47]_i_1__5. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#3 Warning
Gated clock check  
Net a1_add/u1/u7/shift_out_reg[26]_i_2__3_n_0 is a gated clock net sourced by a combinational pin a1_add/u1/u7/shift_out_reg[26]_i_2__3/O, cell a1_add/u1/u7/shift_out_reg[26]_i_2__3. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#4 Warning
Gated clock check  
Net a1_add/u4/u7/shift_out_reg[47]_i_1__6_n_0 is a gated clock net sourced by a combinational pin a1_add/u4/u7/shift_out_reg[47]_i_1__6/O, cell a1_add/u4/u7/shift_out_reg[47]_i_1__6. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#5 Warning
Gated clock check  
Net a2_add/u1/u7/shift_out_reg[26]_i_2__4_n_0 is a gated clock net sourced by a combinational pin a2_add/u1/u7/shift_out_reg[26]_i_2__4/O, cell a2_add/u1/u7/shift_out_reg[26]_i_2__4. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#6 Warning
Gated clock check  
Net a2_add/u4/u7/shift_out_reg[47]_i_1__7_n_0 is a gated clock net sourced by a combinational pin a2_add/u4/u7/shift_out_reg[47]_i_1__7/O, cell a2_add/u4/u7/shift_out_reg[47]_i_1__7. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#7 Warning
Gated clock check  
Net a3_add/u1/u7/shift_out_reg[26]_i_2__11_n_0 is a gated clock net sourced by a combinational pin a3_add/u1/u7/shift_out_reg[26]_i_2__11/O, cell a3_add/u1/u7/shift_out_reg[26]_i_2__11. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#8 Warning
Gated clock check  
Net a3_add/u4/u7/shift_out_reg[47]_i_1__20_n_0 is a gated clock net sourced by a combinational pin a3_add/u4/u7/shift_out_reg[47]_i_1__20/O, cell a3_add/u4/u7/shift_out_reg[47]_i_1__20. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#9 Warning
Gated clock check  
Net a4_add/u1/u7/shift_out_reg[26]_i_2__12_n_0 is a gated clock net sourced by a combinational pin a4_add/u1/u7/shift_out_reg[26]_i_2__12/O, cell a4_add/u1/u7/shift_out_reg[26]_i_2__12. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#10 Warning
Gated clock check  
Net a4_add/u4/u7/shift_out_reg[47]_i_1__21_n_0 is a gated clock net sourced by a combinational pin a4_add/u4/u7/shift_out_reg[47]_i_1__21/O, cell a4_add/u4/u7/shift_out_reg[47]_i_1__21. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#11 Warning
Gated clock check  
Net a5_add/u1/u7/shift_out_reg[26]_i_2__13_n_0 is a gated clock net sourced by a combinational pin a5_add/u1/u7/shift_out_reg[26]_i_2__13/O, cell a5_add/u1/u7/shift_out_reg[26]_i_2__13. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#12 Warning
Gated clock check  
Net a5_add/u4/u7/shift_out_reg[47]_i_1__22_n_0 is a gated clock net sourced by a combinational pin a5_add/u4/u7/shift_out_reg[47]_i_1__22/O, cell a5_add/u4/u7/shift_out_reg[47]_i_1__22. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#13 Warning
Gated clock check  
Net a6_add/u1/u7/shift_out_reg[26]_i_2__14_n_0 is a gated clock net sourced by a combinational pin a6_add/u1/u7/shift_out_reg[26]_i_2__14/O, cell a6_add/u1/u7/shift_out_reg[26]_i_2__14. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#14 Warning
Gated clock check  
Net a6_add/u4/u7/shift_out_reg[47]_i_1__23_n_0 is a gated clock net sourced by a combinational pin a6_add/u4/u7/shift_out_reg[47]_i_1__23/O, cell a6_add/u4/u7/shift_out_reg[47]_i_1__23. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#15 Warning
Gated clock check  
Net a7_add/u1/u7/shift_out_reg[26]_i_2__16_n_0 is a gated clock net sourced by a combinational pin a7_add/u1/u7/shift_out_reg[26]_i_2__16/O, cell a7_add/u1/u7/shift_out_reg[26]_i_2__16. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#16 Warning
Gated clock check  
Net a7_add/u4/u7/shift_out_reg[47]_i_1__26_n_0 is a gated clock net sourced by a combinational pin a7_add/u4/u7/shift_out_reg[47]_i_1__26/O, cell a7_add/u4/u7/shift_out_reg[47]_i_1__26. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#17 Warning
Gated clock check  
Net a8_add/u1/u7/shift_out_reg[26]_i_2__18_n_0 is a gated clock net sourced by a combinational pin a8_add/u1/u7/shift_out_reg[26]_i_2__18/O, cell a8_add/u1/u7/shift_out_reg[26]_i_2__18. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#18 Warning
Gated clock check  
Net a8_add/u4/u7/shift_out_reg[47]_i_1__29_n_0 is a gated clock net sourced by a combinational pin a8_add/u4/u7/shift_out_reg[47]_i_1__29/O, cell a8_add/u4/u7/shift_out_reg[47]_i_1__29. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#19 Warning
Gated clock check  
Net x0_mul/u4/u1/shift_out_reg[47]_i_2_n_0 is a gated clock net sourced by a combinational pin x0_mul/u4/u1/shift_out_reg[47]_i_2/O, cell x0_mul/u4/u1/shift_out_reg[47]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#20 Warning
Gated clock check  
Net x0_mul/u4/u7/shift_out_reg[47]_i_2__0_n_0 is a gated clock net sourced by a combinational pin x0_mul/u4/u7/shift_out_reg[47]_i_2__0/O, cell x0_mul/u4/u7/shift_out_reg[47]_i_2__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#21 Warning
Gated clock check  
Net x10_mul/u4/u1/shift_out_reg[47]_i_2__19_n_0 is a gated clock net sourced by a combinational pin x10_mul/u4/u1/shift_out_reg[47]_i_2__19/O, cell x10_mul/u4/u1/shift_out_reg[47]_i_2__19. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#22 Warning
Gated clock check  
Net x10_mul/u4/u7/shift_out_reg[47]_i_2__20_n_0 is a gated clock net sourced by a combinational pin x10_mul/u4/u7/shift_out_reg[47]_i_2__20/O, cell x10_mul/u4/u7/shift_out_reg[47]_i_2__20. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#23 Warning
Gated clock check  
Net x1_mul/u4/u1/shift_out_reg[47]_i_2__1_n_0 is a gated clock net sourced by a combinational pin x1_mul/u4/u1/shift_out_reg[47]_i_2__1/O, cell x1_mul/u4/u1/shift_out_reg[47]_i_2__1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#24 Warning
Gated clock check  
Net x1_mul/u4/u7/shift_out_reg[47]_i_2__2_n_0 is a gated clock net sourced by a combinational pin x1_mul/u4/u7/shift_out_reg[47]_i_2__2/O, cell x1_mul/u4/u7/shift_out_reg[47]_i_2__2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#25 Warning
Gated clock check  
Net x2_mul/u4/u1/shift_out_reg[47]_i_2__3_n_0 is a gated clock net sourced by a combinational pin x2_mul/u4/u1/shift_out_reg[47]_i_2__3/O, cell x2_mul/u4/u1/shift_out_reg[47]_i_2__3. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#26 Warning
Gated clock check  
Net x2_mul/u4/u7/shift_out_reg[47]_i_2__4_n_0 is a gated clock net sourced by a combinational pin x2_mul/u4/u7/shift_out_reg[47]_i_2__4/O, cell x2_mul/u4/u7/shift_out_reg[47]_i_2__4. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#27 Warning
Gated clock check  
Net x3_mul/u4/u1/shift_out_reg[47]_i_2__5_n_0 is a gated clock net sourced by a combinational pin x3_mul/u4/u1/shift_out_reg[47]_i_2__5/O, cell x3_mul/u4/u1/shift_out_reg[47]_i_2__5. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#28 Warning
Gated clock check  
Net x3_mul/u4/u7/shift_out_reg[47]_i_2__6_n_0 is a gated clock net sourced by a combinational pin x3_mul/u4/u7/shift_out_reg[47]_i_2__6/O, cell x3_mul/u4/u7/shift_out_reg[47]_i_2__6. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#29 Warning
Gated clock check  
Net x4_mul/u4/u1/shift_out_reg[47]_i_2__7_n_0 is a gated clock net sourced by a combinational pin x4_mul/u4/u1/shift_out_reg[47]_i_2__7/O, cell x4_mul/u4/u1/shift_out_reg[47]_i_2__7. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#30 Warning
Gated clock check  
Net x4_mul/u4/u7/shift_out_reg[47]_i_2__8_n_0 is a gated clock net sourced by a combinational pin x4_mul/u4/u7/shift_out_reg[47]_i_2__8/O, cell x4_mul/u4/u7/shift_out_reg[47]_i_2__8. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#31 Warning
Gated clock check  
Net x5_mul/u4/u1/shift_out_reg[47]_i_2__9_n_0 is a gated clock net sourced by a combinational pin x5_mul/u4/u1/shift_out_reg[47]_i_2__9/O, cell x5_mul/u4/u1/shift_out_reg[47]_i_2__9. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#32 Warning
Gated clock check  
Net x5_mul/u4/u7/shift_out_reg[47]_i_2__10_n_0 is a gated clock net sourced by a combinational pin x5_mul/u4/u7/shift_out_reg[47]_i_2__10/O, cell x5_mul/u4/u7/shift_out_reg[47]_i_2__10. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#33 Warning
Gated clock check  
Net x6_mul/u4/u1/shift_out_reg[47]_i_2__11_n_0 is a gated clock net sourced by a combinational pin x6_mul/u4/u1/shift_out_reg[47]_i_2__11/O, cell x6_mul/u4/u1/shift_out_reg[47]_i_2__11. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#34 Warning
Gated clock check  
Net x6_mul/u4/u7/shift_out_reg[47]_i_2__12_n_0 is a gated clock net sourced by a combinational pin x6_mul/u4/u7/shift_out_reg[47]_i_2__12/O, cell x6_mul/u4/u7/shift_out_reg[47]_i_2__12. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#35 Warning
Gated clock check  
Net x7_mul/u4/u1/shift_out_reg[47]_i_2__13_n_0 is a gated clock net sourced by a combinational pin x7_mul/u4/u1/shift_out_reg[47]_i_2__13/O, cell x7_mul/u4/u1/shift_out_reg[47]_i_2__13. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#36 Warning
Gated clock check  
Net x7_mul/u4/u7/shift_out_reg[47]_i_2__14_n_0 is a gated clock net sourced by a combinational pin x7_mul/u4/u7/shift_out_reg[47]_i_2__14/O, cell x7_mul/u4/u7/shift_out_reg[47]_i_2__14. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#37 Warning
Gated clock check  
Net x8_mul/u4/u1/shift_out_reg[47]_i_2__15_n_0 is a gated clock net sourced by a combinational pin x8_mul/u4/u1/shift_out_reg[47]_i_2__15/O, cell x8_mul/u4/u1/shift_out_reg[47]_i_2__15. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#38 Warning
Gated clock check  
Net x8_mul/u4/u7/shift_out_reg[47]_i_2__16_n_0 is a gated clock net sourced by a combinational pin x8_mul/u4/u7/shift_out_reg[47]_i_2__16/O, cell x8_mul/u4/u7/shift_out_reg[47]_i_2__16. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#39 Warning
Gated clock check  
Net x9_mul/u4/u1/shift_out_reg[47]_i_2__17_n_0 is a gated clock net sourced by a combinational pin x9_mul/u4/u1/shift_out_reg[47]_i_2__17/O, cell x9_mul/u4/u1/shift_out_reg[47]_i_2__17. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#40 Warning
Gated clock check  
Net x9_mul/u4/u7/shift_out_reg[47]_i_2__18_n_0 is a gated clock net sourced by a combinational pin x9_mul/u4/u7/shift_out_reg[47]_i_2__18/O, cell x9_mul/u4/u7/shift_out_reg[47]_i_2__18. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

ZPS7-1#1 Warning
PS7 block required  
The PS7 cell must be used in this Zynq design in order to enable correct default configuration.
Related violations: <none>

REQP-31#1 Advisory
enum_PREG_0_connects_CEP_GND  
x0_mul/u5/prod_reg__0: When the DSP48E1 PREG attribute is set to 0, the CEP input pin should be tied to GND to save power.
Related violations: <none>

REQP-31#2 Advisory
enum_PREG_0_connects_CEP_GND  
x10_mul/u5/prod_reg__0: When the DSP48E1 PREG attribute is set to 0, the CEP input pin should be tied to GND to save power.
Related violations: <none>

REQP-31#3 Advisory
enum_PREG_0_connects_CEP_GND  
x2_mul/u5/prod_reg__0: When the DSP48E1 PREG attribute is set to 0, the CEP input pin should be tied to GND to save power.
Related violations: <none>

REQP-31#4 Advisory
enum_PREG_0_connects_CEP_GND  
x3_mul/u5/prod_reg__0: When the DSP48E1 PREG attribute is set to 0, the CEP input pin should be tied to GND to save power.
Related violations: <none>

REQP-31#5 Advisory
enum_PREG_0_connects_CEP_GND  
x4_mul/u5/prod_reg__0: When the DSP48E1 PREG attribute is set to 0, the CEP input pin should be tied to GND to save power.
Related violations: <none>

REQP-31#6 Advisory
enum_PREG_0_connects_CEP_GND  
x5_mul/u5/prod_reg__0: When the DSP48E1 PREG attribute is set to 0, the CEP input pin should be tied to GND to save power.
Related violations: <none>

REQP-31#7 Advisory
enum_PREG_0_connects_CEP_GND  
x6_mul/u5/prod_reg__0: When the DSP48E1 PREG attribute is set to 0, the CEP input pin should be tied to GND to save power.
Related violations: <none>

REQP-31#8 Advisory
enum_PREG_0_connects_CEP_GND  
x7_mul/u5/prod_reg__0: When the DSP48E1 PREG attribute is set to 0, the CEP input pin should be tied to GND to save power.
Related violations: <none>

REQP-31#9 Advisory
enum_PREG_0_connects_CEP_GND  
x8_mul/u5/prod_reg__0: When the DSP48E1 PREG attribute is set to 0, the CEP input pin should be tied to GND to save power.
Related violations: <none>

REQP-31#10 Advisory
enum_PREG_0_connects_CEP_GND  
x9_mul/u5/prod_reg__0: When the DSP48E1 PREG attribute is set to 0, the CEP input pin should be tied to GND to save power.
Related violations: <none>


