
*** Running vivado
    with args -log system_axi_gpio_0_1.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source system_axi_gpio_0_1.tcl


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source system_axi_gpio_0_1.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 380.188 ; gain = 83.773
INFO: [Synth 8-638] synthesizing module 'system_axi_gpio_0_1' [c:/Chirag/Fall18/EGR680_PYNQ/Labs/Lab4_Week4/GPIO_App/GPIO_App.srcs/sources_1/bd/system/ip/system_axi_gpio_0_1/synth/system_axi_gpio_0_1.vhd:84]
INFO: [Synth 8-638] synthesizing module 'axi_gpio' [c:/Chirag/Fall18/EGR680_PYNQ/Labs/Lab4_Week4/GPIO_App/GPIO_App.srcs/sources_1/bd/system/ipshared/cb07/hdl/axi_gpio_v2_0_vh_rfs.vhd:1257]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif' [c:/Chirag/Fall18/EGR680_PYNQ/Labs/Lab4_Week4/GPIO_App/GPIO_App.srcs/sources_1/bd/system/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
INFO: [Synth 8-638] synthesizing module 'slave_attachment' [c:/Chirag/Fall18/EGR680_PYNQ/Labs/Lab4_Week4/GPIO_App/GPIO_App.srcs/sources_1/bd/system/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
INFO: [Synth 8-638] synthesizing module 'address_decoder' [c:/Chirag/Fall18/EGR680_PYNQ/Labs/Lab4_Week4/GPIO_App/GPIO_App.srcs/sources_1/bd/system/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
INFO: [Synth 8-638] synthesizing module 'pselect_f' [c:/Chirag/Fall18/EGR680_PYNQ/Labs/Lab4_Week4/GPIO_App/GPIO_App.srcs/sources_1/bd/system/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f' (1#1) [c:/Chirag/Fall18/EGR680_PYNQ/Labs/Lab4_Week4/GPIO_App/GPIO_App.srcs/sources_1/bd/system/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized0' [c:/Chirag/Fall18/EGR680_PYNQ/Labs/Lab4_Week4/GPIO_App/GPIO_App.srcs/sources_1/bd/system/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized0' (1#1) [c:/Chirag/Fall18/EGR680_PYNQ/Labs/Lab4_Week4/GPIO_App/GPIO_App.srcs/sources_1/bd/system/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized1' [c:/Chirag/Fall18/EGR680_PYNQ/Labs/Lab4_Week4/GPIO_App/GPIO_App.srcs/sources_1/bd/system/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized1' (1#1) [c:/Chirag/Fall18/EGR680_PYNQ/Labs/Lab4_Week4/GPIO_App/GPIO_App.srcs/sources_1/bd/system/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized2' [c:/Chirag/Fall18/EGR680_PYNQ/Labs/Lab4_Week4/GPIO_App/GPIO_App.srcs/sources_1/bd/system/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized2' (1#1) [c:/Chirag/Fall18/EGR680_PYNQ/Labs/Lab4_Week4/GPIO_App/GPIO_App.srcs/sources_1/bd/system/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'address_decoder' (2#1) [c:/Chirag/Fall18/EGR680_PYNQ/Labs/Lab4_Week4/GPIO_App/GPIO_App.srcs/sources_1/bd/system/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
INFO: [Synth 8-256] done synthesizing module 'slave_attachment' (3#1) [c:/Chirag/Fall18/EGR680_PYNQ/Labs/Lab4_Week4/GPIO_App/GPIO_App.srcs/sources_1/bd/system/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif' (4#1) [c:/Chirag/Fall18/EGR680_PYNQ/Labs/Lab4_Week4/GPIO_App/GPIO_App.srcs/sources_1/bd/system/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
INFO: [Synth 8-638] synthesizing module 'GPIO_Core' [c:/Chirag/Fall18/EGR680_PYNQ/Labs/Lab4_Week4/GPIO_App/GPIO_App.srcs/sources_1/bd/system/ipshared/cb07/hdl/axi_gpio_v2_0_vh_rfs.vhd:177]
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [c:/Chirag/Fall18/EGR680_PYNQ/Labs/Lab4_Week4/GPIO_App/GPIO_App.srcs/sources_1/bd/system/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (5#1) [c:/Chirag/Fall18/EGR680_PYNQ/Labs/Lab4_Week4/GPIO_App/GPIO_App.srcs/sources_1/bd/system/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'GPIO_Core' (6#1) [c:/Chirag/Fall18/EGR680_PYNQ/Labs/Lab4_Week4/GPIO_App/GPIO_App.srcs/sources_1/bd/system/ipshared/cb07/hdl/axi_gpio_v2_0_vh_rfs.vhd:177]
INFO: [Synth 8-256] done synthesizing module 'axi_gpio' (7#1) [c:/Chirag/Fall18/EGR680_PYNQ/Labs/Lab4_Week4/GPIO_App/GPIO_App.srcs/sources_1/bd/system/ipshared/cb07/hdl/axi_gpio_v2_0_vh_rfs.vhd:1257]
INFO: [Synth 8-256] done synthesizing module 'system_axi_gpio_0_1' (8#1) [c:/Chirag/Fall18/EGR680_PYNQ/Labs/Lab4_Week4/GPIO_App/GPIO_App.srcs/sources_1/bd/system/ip/system_axi_gpio_0_1/synth/system_axi_gpio_0_1.vhd:84]
Finished RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 432.277 ; gain = 135.863
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 432.277 ; gain = 135.863
INFO: [Device 21-403] Loading part xc7z020clg400-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.402 . Memory (MB): peak = 780.836 ; gain = 1.500
Finished Constraint Validation : Time (s): cpu = 00:00:37 ; elapsed = 00:00:42 . Memory (MB): peak = 780.836 ; gain = 484.422
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:37 ; elapsed = 00:00:42 . Memory (MB): peak = 780.836 ; gain = 484.422
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:37 ; elapsed = 00:00:43 . Memory (MB): peak = 780.836 ; gain = 484.422
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:38 ; elapsed = 00:00:43 . Memory (MB): peak = 780.836 ; gain = 484.422
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:39 ; elapsed = 00:00:45 . Memory (MB): peak = 780.836 ; gain = 484.422
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:04 ; elapsed = 00:01:10 . Memory (MB): peak = 780.836 ; gain = 484.422
Finished Timing Optimization : Time (s): cpu = 00:01:04 ; elapsed = 00:01:10 . Memory (MB): peak = 780.836 ; gain = 484.422
Finished Technology Mapping : Time (s): cpu = 00:01:04 ; elapsed = 00:01:10 . Memory (MB): peak = 787.266 ; gain = 490.852
Finished IO Insertion : Time (s): cpu = 00:01:06 ; elapsed = 00:01:12 . Memory (MB): peak = 787.266 ; gain = 490.852
Finished Renaming Generated Instances : Time (s): cpu = 00:01:06 ; elapsed = 00:01:12 . Memory (MB): peak = 787.266 ; gain = 490.852
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:06 ; elapsed = 00:01:12 . Memory (MB): peak = 787.266 ; gain = 490.852
Finished Renaming Generated Ports : Time (s): cpu = 00:01:06 ; elapsed = 00:01:12 . Memory (MB): peak = 787.266 ; gain = 490.852
Finished Handling Custom Attributes : Time (s): cpu = 00:01:06 ; elapsed = 00:01:12 . Memory (MB): peak = 787.266 ; gain = 490.852
Finished Renaming Generated Nets : Time (s): cpu = 00:01:06 ; elapsed = 00:01:12 . Memory (MB): peak = 787.266 ; gain = 490.852

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     2|
|2     |LUT2 |     5|
|3     |LUT3 |     4|
|4     |LUT4 |     7|
|5     |LUT5 |    11|
|6     |LUT6 |    10|
|7     |FDR  |    16|
|8     |FDRE |    41|
|9     |FDSE |     4|
+------+-----+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:01:06 ; elapsed = 00:01:12 . Memory (MB): peak = 787.266 ; gain = 490.852
synth_design: Time (s): cpu = 00:01:10 ; elapsed = 00:01:17 . Memory (MB): peak = 788.730 ; gain = 499.719
