Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Tue Apr  6 01:29:11 2021
| Host         : Tars running 64-bit Ubuntu 18.04.4 LTS
| Command      : report_timing_summary -max_paths 10 -file conv_timing_summary_routed.rpt -pb conv_timing_summary_routed.pb -rpx conv_timing_summary_routed.rpx -warn_on_violation
| Design       : conv
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 3 register/latch pins with no clock driven by root clock pin: f1_reg/L7/Q (HIGH)

 There are 72 register/latch pins with no clock driven by root clock pin: f2_reg/L7/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: fill_image/full_reg/Q (HIGH)

 There are 78 register/latch pins with no clock driven by root clock pin: flag_reg/Q (HIGH)

 There are 73 register/latch pins with no clock driven by root clock pin: i_reg[0]/Q (HIGH)

 There are 73 register/latch pins with no clock driven by root clock pin: i_reg[1]/Q (HIGH)

 There are 74 register/latch pins with no clock driven by root clock pin: j_reg[0]/Q (HIGH)

 There are 74 register/latch pins with no clock driven by root clock pin: j_reg[1]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 81 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 4 combinational latch loops in the design through latch input (HIGH)



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.000    -1583.293                   5008                19040        0.225        0.000                      0                19040        3.500        0.000                       0                  6383  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -1.000    -1583.293                   5008                19040        0.225        0.000                      0                19040        3.500        0.000                       0                  6383  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :         5008  Failing Endpoints,  Worst Slack       -1.000ns,  Total Violation    -1583.293ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.225ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.000ns  (required time - arrival time)
  Source:                 fill_image/row_i_reg[1]_rep__11/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            fill_image/image/register_reg[22][21][7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.752ns  (logic 2.122ns (24.246%)  route 6.630ns (75.754%))
  Logic Levels:           8  (LUT6=5 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.902ns = ( 12.902 - 8.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=6382, routed)        1.641     5.310    fill_image/clk_IBUF_BUFG
    SLICE_X26Y73         FDRE                                         r  fill_image/row_i_reg[1]_rep__11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y73         FDRE (Prop_fdre_C_Q)         0.419     5.729 r  fill_image/row_i_reg[1]_rep__11/Q
                         net (fo=120, routed)         1.743     7.472    fill_image/image/register_reg[0][0][4]_i_209_0
    SLICE_X13Y62         LUT6 (Prop_lut6_I2_O)        0.297     7.769 r  fill_image/image/register[0][0][7]_i_247/O
                         net (fo=1, routed)           0.000     7.769    fill_image/image/register[0][0][7]_i_247_n_0
    SLICE_X13Y62         MUXF7 (Prop_muxf7_I0_O)      0.212     7.981 r  fill_image/image/register_reg[0][0][7]_i_202/O
                         net (fo=1, routed)           0.000     7.981    fill_image/image/register_reg[0][0][7]_i_202_n_0
    SLICE_X13Y62         MUXF8 (Prop_muxf8_I1_O)      0.094     8.075 r  fill_image/image/register_reg[0][0][7]_i_117/O
                         net (fo=1, routed)           0.991     9.066    fill_image/image/register_reg[0][0][7]_i_117_n_0
    SLICE_X22Y61         LUT6 (Prop_lut6_I0_O)        0.316     9.382 r  fill_image/image/register[0][0][7]_i_67/O
                         net (fo=1, routed)           0.000     9.382    fill_image/image/register[0][0][7]_i_67_n_0
    SLICE_X22Y61         MUXF7 (Prop_muxf7_I0_O)      0.238     9.620 r  fill_image/image/register_reg[0][0][7]_i_23/O
                         net (fo=2, routed)           0.797    10.417    fill_image/image/register_reg[0][0][7]_i_23_n_0
    SLICE_X31Y61         LUT6 (Prop_lut6_I5_O)        0.298    10.715 r  fill_image/image/register[0][0][7]_i_10/O
                         net (fo=1, routed)           0.590    11.305    fill_image/image/register[0][0][7]_i_10_n_0
    SLICE_X30Y62         LUT6 (Prop_lut6_I0_O)        0.124    11.429 r  fill_image/image/register[0][0][7]_i_5/O
                         net (fo=7, routed)           1.335    12.764    fill_image/image/register[0][0][7]_i_5_n_0
    SLICE_X15Y44         LUT6 (Prop_lut6_I4_O)        0.124    12.888 r  fill_image/image/register[0][20][7]_i_2/O
                         net (fo=112, routed)         1.174    14.062    fill_image/image/register[0][20][7]_i_2_n_0
    SLICE_X9Y42          FDRE                                         r  fill_image/image/register_reg[22][21][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=6382, routed)        1.509    12.901    fill_image/image/clk_IBUF_BUFG
    SLICE_X9Y42          FDRE                                         r  fill_image/image/register_reg[22][21][7]/C
                         clock pessimism              0.277    13.178    
                         clock uncertainty           -0.035    13.143    
    SLICE_X9Y42          FDRE (Setup_fdre_C_D)       -0.081    13.062    fill_image/image/register_reg[22][21][7]
  -------------------------------------------------------------------
                         required time                         13.062    
                         arrival time                         -14.062    
  -------------------------------------------------------------------
                         slack                                 -1.000    

Slack (VIOLATED) :        -0.988ns  (required time - arrival time)
  Source:                 fill_image/row_i_reg[1]_rep__11/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            fill_image/image/register_reg[18][20][7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.775ns  (logic 2.122ns (24.183%)  route 6.653ns (75.817%))
  Logic Levels:           8  (LUT6=5 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.902ns = ( 12.903 - 8.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=6382, routed)        1.641     5.310    fill_image/clk_IBUF_BUFG
    SLICE_X26Y73         FDRE                                         r  fill_image/row_i_reg[1]_rep__11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y73         FDRE (Prop_fdre_C_Q)         0.419     5.729 r  fill_image/row_i_reg[1]_rep__11/Q
                         net (fo=120, routed)         1.743     7.472    fill_image/image/register_reg[0][0][4]_i_209_0
    SLICE_X13Y62         LUT6 (Prop_lut6_I2_O)        0.297     7.769 r  fill_image/image/register[0][0][7]_i_247/O
                         net (fo=1, routed)           0.000     7.769    fill_image/image/register[0][0][7]_i_247_n_0
    SLICE_X13Y62         MUXF7 (Prop_muxf7_I0_O)      0.212     7.981 r  fill_image/image/register_reg[0][0][7]_i_202/O
                         net (fo=1, routed)           0.000     7.981    fill_image/image/register_reg[0][0][7]_i_202_n_0
    SLICE_X13Y62         MUXF8 (Prop_muxf8_I1_O)      0.094     8.075 r  fill_image/image/register_reg[0][0][7]_i_117/O
                         net (fo=1, routed)           0.991     9.066    fill_image/image/register_reg[0][0][7]_i_117_n_0
    SLICE_X22Y61         LUT6 (Prop_lut6_I0_O)        0.316     9.382 r  fill_image/image/register[0][0][7]_i_67/O
                         net (fo=1, routed)           0.000     9.382    fill_image/image/register[0][0][7]_i_67_n_0
    SLICE_X22Y61         MUXF7 (Prop_muxf7_I0_O)      0.238     9.620 r  fill_image/image/register_reg[0][0][7]_i_23/O
                         net (fo=2, routed)           0.797    10.417    fill_image/image/register_reg[0][0][7]_i_23_n_0
    SLICE_X31Y61         LUT6 (Prop_lut6_I5_O)        0.298    10.715 r  fill_image/image/register[0][0][7]_i_10/O
                         net (fo=1, routed)           0.590    11.305    fill_image/image/register[0][0][7]_i_10_n_0
    SLICE_X30Y62         LUT6 (Prop_lut6_I0_O)        0.124    11.429 r  fill_image/image/register[0][0][7]_i_5/O
                         net (fo=7, routed)           1.335    12.764    fill_image/image/register[0][0][7]_i_5_n_0
    SLICE_X15Y44         LUT6 (Prop_lut6_I4_O)        0.124    12.888 r  fill_image/image/register[0][20][7]_i_2/O
                         net (fo=112, routed)         1.197    14.085    fill_image/image/register[0][20][7]_i_2_n_0
    SLICE_X9Y43          FDRE                                         r  fill_image/image/register_reg[18][20][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=6382, routed)        1.510    12.902    fill_image/image/clk_IBUF_BUFG
    SLICE_X9Y43          FDRE                                         r  fill_image/image/register_reg[18][20][7]/C
                         clock pessimism              0.277    13.179    
                         clock uncertainty           -0.035    13.144    
    SLICE_X9Y43          FDRE (Setup_fdre_C_D)       -0.047    13.097    fill_image/image/register_reg[18][20][7]
  -------------------------------------------------------------------
                         required time                         13.097    
                         arrival time                         -14.085    
  -------------------------------------------------------------------
                         slack                                 -0.988    

Slack (VIOLATED) :        -0.969ns  (required time - arrival time)
  Source:                 fill_image/row_i_reg[1]_rep__11/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            fill_image/image/register_reg[18][22][7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.738ns  (logic 2.122ns (24.285%)  route 6.616ns (75.715%))
  Logic Levels:           8  (LUT6=5 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.899ns = ( 12.899 - 8.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=6382, routed)        1.641     5.310    fill_image/clk_IBUF_BUFG
    SLICE_X26Y73         FDRE                                         r  fill_image/row_i_reg[1]_rep__11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y73         FDRE (Prop_fdre_C_Q)         0.419     5.729 r  fill_image/row_i_reg[1]_rep__11/Q
                         net (fo=120, routed)         1.743     7.472    fill_image/image/register_reg[0][0][4]_i_209_0
    SLICE_X13Y62         LUT6 (Prop_lut6_I2_O)        0.297     7.769 r  fill_image/image/register[0][0][7]_i_247/O
                         net (fo=1, routed)           0.000     7.769    fill_image/image/register[0][0][7]_i_247_n_0
    SLICE_X13Y62         MUXF7 (Prop_muxf7_I0_O)      0.212     7.981 r  fill_image/image/register_reg[0][0][7]_i_202/O
                         net (fo=1, routed)           0.000     7.981    fill_image/image/register_reg[0][0][7]_i_202_n_0
    SLICE_X13Y62         MUXF8 (Prop_muxf8_I1_O)      0.094     8.075 r  fill_image/image/register_reg[0][0][7]_i_117/O
                         net (fo=1, routed)           0.991     9.066    fill_image/image/register_reg[0][0][7]_i_117_n_0
    SLICE_X22Y61         LUT6 (Prop_lut6_I0_O)        0.316     9.382 r  fill_image/image/register[0][0][7]_i_67/O
                         net (fo=1, routed)           0.000     9.382    fill_image/image/register[0][0][7]_i_67_n_0
    SLICE_X22Y61         MUXF7 (Prop_muxf7_I0_O)      0.238     9.620 r  fill_image/image/register_reg[0][0][7]_i_23/O
                         net (fo=2, routed)           0.797    10.417    fill_image/image/register_reg[0][0][7]_i_23_n_0
    SLICE_X31Y61         LUT6 (Prop_lut6_I5_O)        0.298    10.715 r  fill_image/image/register[0][0][7]_i_10/O
                         net (fo=1, routed)           0.590    11.305    fill_image/image/register[0][0][7]_i_10_n_0
    SLICE_X30Y62         LUT6 (Prop_lut6_I0_O)        0.124    11.429 r  fill_image/image/register[0][0][7]_i_5/O
                         net (fo=7, routed)           1.335    12.764    fill_image/image/register[0][0][7]_i_5_n_0
    SLICE_X15Y44         LUT6 (Prop_lut6_I4_O)        0.124    12.888 r  fill_image/image/register[0][20][7]_i_2/O
                         net (fo=112, routed)         1.160    14.048    fill_image/image/register[0][20][7]_i_2_n_0
    SLICE_X13Y37         FDRE                                         r  fill_image/image/register_reg[18][22][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=6382, routed)        1.506    12.898    fill_image/image/clk_IBUF_BUFG
    SLICE_X13Y37         FDRE                                         r  fill_image/image/register_reg[18][22][7]/C
                         clock pessimism              0.277    13.175    
                         clock uncertainty           -0.035    13.140    
    SLICE_X13Y37         FDRE (Setup_fdre_C_D)       -0.061    13.079    fill_image/image/register_reg[18][22][7]
  -------------------------------------------------------------------
                         required time                         13.079    
                         arrival time                         -14.048    
  -------------------------------------------------------------------
                         slack                                 -0.969    

Slack (VIOLATED) :        -0.950ns  (required time - arrival time)
  Source:                 fill_image/row_i_reg[1]_rep__11/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            fill_image/image/register_reg[23][22][7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.729ns  (logic 2.122ns (24.309%)  route 6.607ns (75.691%))
  Logic Levels:           8  (LUT6=5 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.881ns = ( 12.881 - 8.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=6382, routed)        1.641     5.310    fill_image/clk_IBUF_BUFG
    SLICE_X26Y73         FDRE                                         r  fill_image/row_i_reg[1]_rep__11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y73         FDRE (Prop_fdre_C_Q)         0.419     5.729 r  fill_image/row_i_reg[1]_rep__11/Q
                         net (fo=120, routed)         1.743     7.472    fill_image/image/register_reg[0][0][4]_i_209_0
    SLICE_X13Y62         LUT6 (Prop_lut6_I2_O)        0.297     7.769 r  fill_image/image/register[0][0][7]_i_247/O
                         net (fo=1, routed)           0.000     7.769    fill_image/image/register[0][0][7]_i_247_n_0
    SLICE_X13Y62         MUXF7 (Prop_muxf7_I0_O)      0.212     7.981 r  fill_image/image/register_reg[0][0][7]_i_202/O
                         net (fo=1, routed)           0.000     7.981    fill_image/image/register_reg[0][0][7]_i_202_n_0
    SLICE_X13Y62         MUXF8 (Prop_muxf8_I1_O)      0.094     8.075 r  fill_image/image/register_reg[0][0][7]_i_117/O
                         net (fo=1, routed)           0.991     9.066    fill_image/image/register_reg[0][0][7]_i_117_n_0
    SLICE_X22Y61         LUT6 (Prop_lut6_I0_O)        0.316     9.382 r  fill_image/image/register[0][0][7]_i_67/O
                         net (fo=1, routed)           0.000     9.382    fill_image/image/register[0][0][7]_i_67_n_0
    SLICE_X22Y61         MUXF7 (Prop_muxf7_I0_O)      0.238     9.620 r  fill_image/image/register_reg[0][0][7]_i_23/O
                         net (fo=2, routed)           0.797    10.417    fill_image/image/register_reg[0][0][7]_i_23_n_0
    SLICE_X31Y61         LUT6 (Prop_lut6_I5_O)        0.298    10.715 r  fill_image/image/register[0][0][7]_i_10/O
                         net (fo=1, routed)           0.590    11.305    fill_image/image/register[0][0][7]_i_10_n_0
    SLICE_X30Y62         LUT6 (Prop_lut6_I0_O)        0.124    11.429 r  fill_image/image/register[0][0][7]_i_5/O
                         net (fo=7, routed)           1.335    12.764    fill_image/image/register[0][0][7]_i_5_n_0
    SLICE_X15Y44         LUT6 (Prop_lut6_I4_O)        0.124    12.888 r  fill_image/image/register[0][20][7]_i_2/O
                         net (fo=112, routed)         1.151    14.039    fill_image/image/register[0][20][7]_i_2_n_0
    SLICE_X14Y51         FDRE                                         r  fill_image/image/register_reg[23][22][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=6382, routed)        1.489    12.881    fill_image/image/clk_IBUF_BUFG
    SLICE_X14Y51         FDRE                                         r  fill_image/image/register_reg[23][22][7]/C
                         clock pessimism              0.291    13.171    
                         clock uncertainty           -0.035    13.136    
    SLICE_X14Y51         FDRE (Setup_fdre_C_D)       -0.047    13.089    fill_image/image/register_reg[23][22][7]
  -------------------------------------------------------------------
                         required time                         13.089    
                         arrival time                         -14.039    
  -------------------------------------------------------------------
                         slack                                 -0.950    

Slack (VIOLATED) :        -0.947ns  (required time - arrival time)
  Source:                 fill_image/row_i_reg[1]_rep__11/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            fill_image/image/register_reg[19][21][7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.738ns  (logic 2.122ns (24.285%)  route 6.616ns (75.715%))
  Logic Levels:           8  (LUT6=5 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.902ns = ( 12.903 - 8.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=6382, routed)        1.641     5.310    fill_image/clk_IBUF_BUFG
    SLICE_X26Y73         FDRE                                         r  fill_image/row_i_reg[1]_rep__11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y73         FDRE (Prop_fdre_C_Q)         0.419     5.729 r  fill_image/row_i_reg[1]_rep__11/Q
                         net (fo=120, routed)         1.743     7.472    fill_image/image/register_reg[0][0][4]_i_209_0
    SLICE_X13Y62         LUT6 (Prop_lut6_I2_O)        0.297     7.769 r  fill_image/image/register[0][0][7]_i_247/O
                         net (fo=1, routed)           0.000     7.769    fill_image/image/register[0][0][7]_i_247_n_0
    SLICE_X13Y62         MUXF7 (Prop_muxf7_I0_O)      0.212     7.981 r  fill_image/image/register_reg[0][0][7]_i_202/O
                         net (fo=1, routed)           0.000     7.981    fill_image/image/register_reg[0][0][7]_i_202_n_0
    SLICE_X13Y62         MUXF8 (Prop_muxf8_I1_O)      0.094     8.075 r  fill_image/image/register_reg[0][0][7]_i_117/O
                         net (fo=1, routed)           0.991     9.066    fill_image/image/register_reg[0][0][7]_i_117_n_0
    SLICE_X22Y61         LUT6 (Prop_lut6_I0_O)        0.316     9.382 r  fill_image/image/register[0][0][7]_i_67/O
                         net (fo=1, routed)           0.000     9.382    fill_image/image/register[0][0][7]_i_67_n_0
    SLICE_X22Y61         MUXF7 (Prop_muxf7_I0_O)      0.238     9.620 r  fill_image/image/register_reg[0][0][7]_i_23/O
                         net (fo=2, routed)           0.797    10.417    fill_image/image/register_reg[0][0][7]_i_23_n_0
    SLICE_X31Y61         LUT6 (Prop_lut6_I5_O)        0.298    10.715 r  fill_image/image/register[0][0][7]_i_10/O
                         net (fo=1, routed)           0.590    11.305    fill_image/image/register[0][0][7]_i_10_n_0
    SLICE_X30Y62         LUT6 (Prop_lut6_I0_O)        0.124    11.429 r  fill_image/image/register[0][0][7]_i_5/O
                         net (fo=7, routed)           1.335    12.764    fill_image/image/register[0][0][7]_i_5_n_0
    SLICE_X15Y44         LUT6 (Prop_lut6_I4_O)        0.124    12.888 r  fill_image/image/register[0][20][7]_i_2/O
                         net (fo=112, routed)         1.160    14.048    fill_image/image/register[0][20][7]_i_2_n_0
    SLICE_X9Y44          FDRE                                         r  fill_image/image/register_reg[19][21][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=6382, routed)        1.510    12.902    fill_image/image/clk_IBUF_BUFG
    SLICE_X9Y44          FDRE                                         r  fill_image/image/register_reg[19][21][7]/C
                         clock pessimism              0.277    13.179    
                         clock uncertainty           -0.035    13.144    
    SLICE_X9Y44          FDRE (Setup_fdre_C_D)       -0.043    13.101    fill_image/image/register_reg[19][21][7]
  -------------------------------------------------------------------
                         required time                         13.101    
                         arrival time                         -14.048    
  -------------------------------------------------------------------
                         slack                                 -0.947    

Slack (VIOLATED) :        -0.942ns  (required time - arrival time)
  Source:                 fill_image/row_i_reg[1]_rep__11/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            fill_image/image/register_reg[27][23][7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.685ns  (logic 2.122ns (24.434%)  route 6.563ns (75.566%))
  Logic Levels:           8  (LUT6=5 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.893ns = ( 12.892 - 8.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=6382, routed)        1.641     5.310    fill_image/clk_IBUF_BUFG
    SLICE_X26Y73         FDRE                                         r  fill_image/row_i_reg[1]_rep__11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y73         FDRE (Prop_fdre_C_Q)         0.419     5.729 r  fill_image/row_i_reg[1]_rep__11/Q
                         net (fo=120, routed)         1.743     7.472    fill_image/image/register_reg[0][0][4]_i_209_0
    SLICE_X13Y62         LUT6 (Prop_lut6_I2_O)        0.297     7.769 r  fill_image/image/register[0][0][7]_i_247/O
                         net (fo=1, routed)           0.000     7.769    fill_image/image/register[0][0][7]_i_247_n_0
    SLICE_X13Y62         MUXF7 (Prop_muxf7_I0_O)      0.212     7.981 r  fill_image/image/register_reg[0][0][7]_i_202/O
                         net (fo=1, routed)           0.000     7.981    fill_image/image/register_reg[0][0][7]_i_202_n_0
    SLICE_X13Y62         MUXF8 (Prop_muxf8_I1_O)      0.094     8.075 r  fill_image/image/register_reg[0][0][7]_i_117/O
                         net (fo=1, routed)           0.991     9.066    fill_image/image/register_reg[0][0][7]_i_117_n_0
    SLICE_X22Y61         LUT6 (Prop_lut6_I0_O)        0.316     9.382 r  fill_image/image/register[0][0][7]_i_67/O
                         net (fo=1, routed)           0.000     9.382    fill_image/image/register[0][0][7]_i_67_n_0
    SLICE_X22Y61         MUXF7 (Prop_muxf7_I0_O)      0.238     9.620 r  fill_image/image/register_reg[0][0][7]_i_23/O
                         net (fo=2, routed)           0.797    10.417    fill_image/image/register_reg[0][0][7]_i_23_n_0
    SLICE_X31Y61         LUT6 (Prop_lut6_I5_O)        0.298    10.715 r  fill_image/image/register[0][0][7]_i_10/O
                         net (fo=1, routed)           0.590    11.305    fill_image/image/register[0][0][7]_i_10_n_0
    SLICE_X30Y62         LUT6 (Prop_lut6_I0_O)        0.124    11.429 r  fill_image/image/register[0][0][7]_i_5/O
                         net (fo=7, routed)           1.335    12.764    fill_image/image/register[0][0][7]_i_5_n_0
    SLICE_X15Y44         LUT6 (Prop_lut6_I4_O)        0.124    12.888 r  fill_image/image/register[0][20][7]_i_2/O
                         net (fo=112, routed)         1.107    13.994    fill_image/image/register[0][20][7]_i_2_n_0
    SLICE_X15Y37         FDRE                                         r  fill_image/image/register_reg[27][23][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=6382, routed)        1.500    12.892    fill_image/image/clk_IBUF_BUFG
    SLICE_X15Y37         FDRE                                         r  fill_image/image/register_reg[27][23][7]/C
                         clock pessimism              0.277    13.169    
                         clock uncertainty           -0.035    13.134    
    SLICE_X15Y37         FDRE (Setup_fdre_C_D)       -0.081    13.053    fill_image/image/register_reg[27][23][7]
  -------------------------------------------------------------------
                         required time                         13.053    
                         arrival time                         -13.994    
  -------------------------------------------------------------------
                         slack                                 -0.942    

Slack (VIOLATED) :        -0.934ns  (required time - arrival time)
  Source:                 fill_image/row_i_reg[1]_rep__11/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            fill_image/image/register_reg[27][18][7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.662ns  (logic 2.122ns (24.497%)  route 6.540ns (75.503%))
  Logic Levels:           8  (LUT6=5 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.878ns = ( 12.878 - 8.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=6382, routed)        1.641     5.310    fill_image/clk_IBUF_BUFG
    SLICE_X26Y73         FDRE                                         r  fill_image/row_i_reg[1]_rep__11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y73         FDRE (Prop_fdre_C_Q)         0.419     5.729 r  fill_image/row_i_reg[1]_rep__11/Q
                         net (fo=120, routed)         1.743     7.472    fill_image/image/register_reg[0][0][4]_i_209_0
    SLICE_X13Y62         LUT6 (Prop_lut6_I2_O)        0.297     7.769 r  fill_image/image/register[0][0][7]_i_247/O
                         net (fo=1, routed)           0.000     7.769    fill_image/image/register[0][0][7]_i_247_n_0
    SLICE_X13Y62         MUXF7 (Prop_muxf7_I0_O)      0.212     7.981 r  fill_image/image/register_reg[0][0][7]_i_202/O
                         net (fo=1, routed)           0.000     7.981    fill_image/image/register_reg[0][0][7]_i_202_n_0
    SLICE_X13Y62         MUXF8 (Prop_muxf8_I1_O)      0.094     8.075 r  fill_image/image/register_reg[0][0][7]_i_117/O
                         net (fo=1, routed)           0.991     9.066    fill_image/image/register_reg[0][0][7]_i_117_n_0
    SLICE_X22Y61         LUT6 (Prop_lut6_I0_O)        0.316     9.382 r  fill_image/image/register[0][0][7]_i_67/O
                         net (fo=1, routed)           0.000     9.382    fill_image/image/register[0][0][7]_i_67_n_0
    SLICE_X22Y61         MUXF7 (Prop_muxf7_I0_O)      0.238     9.620 r  fill_image/image/register_reg[0][0][7]_i_23/O
                         net (fo=2, routed)           0.797    10.417    fill_image/image/register_reg[0][0][7]_i_23_n_0
    SLICE_X31Y61         LUT6 (Prop_lut6_I5_O)        0.298    10.715 r  fill_image/image/register[0][0][7]_i_10/O
                         net (fo=1, routed)           0.590    11.305    fill_image/image/register[0][0][7]_i_10_n_0
    SLICE_X30Y62         LUT6 (Prop_lut6_I0_O)        0.124    11.429 r  fill_image/image/register[0][0][7]_i_5/O
                         net (fo=7, routed)           1.081    12.510    fill_image/image/register[0][0][7]_i_5_n_0
    SLICE_X29Y41         LUT6 (Prop_lut6_I4_O)        0.124    12.634 r  fill_image/image/register[0][16][7]_i_2/O
                         net (fo=112, routed)         1.338    13.972    fill_image/image/register[0][16][7]_i_2_n_0
    SLICE_X27Y24         FDRE                                         r  fill_image/image/register_reg[27][18][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=6382, routed)        1.485    12.877    fill_image/image/clk_IBUF_BUFG
    SLICE_X27Y24         FDRE                                         r  fill_image/image/register_reg[27][18][7]/C
                         clock pessimism              0.277    13.154    
                         clock uncertainty           -0.035    13.119    
    SLICE_X27Y24         FDRE (Setup_fdre_C_D)       -0.081    13.038    fill_image/image/register_reg[27][18][7]
  -------------------------------------------------------------------
                         required time                         13.038    
                         arrival time                         -13.972    
  -------------------------------------------------------------------
                         slack                                 -0.934    

Slack (VIOLATED) :        -0.930ns  (required time - arrival time)
  Source:                 fill_image/row_i_reg[1]_rep__11/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            fill_image/image/register_reg[16][18][7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.677ns  (logic 2.122ns (24.456%)  route 6.555ns (75.544%))
  Logic Levels:           8  (LUT6=5 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.882ns = ( 12.882 - 8.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=6382, routed)        1.641     5.310    fill_image/clk_IBUF_BUFG
    SLICE_X26Y73         FDRE                                         r  fill_image/row_i_reg[1]_rep__11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y73         FDRE (Prop_fdre_C_Q)         0.419     5.729 r  fill_image/row_i_reg[1]_rep__11/Q
                         net (fo=120, routed)         1.743     7.472    fill_image/image/register_reg[0][0][4]_i_209_0
    SLICE_X13Y62         LUT6 (Prop_lut6_I2_O)        0.297     7.769 r  fill_image/image/register[0][0][7]_i_247/O
                         net (fo=1, routed)           0.000     7.769    fill_image/image/register[0][0][7]_i_247_n_0
    SLICE_X13Y62         MUXF7 (Prop_muxf7_I0_O)      0.212     7.981 r  fill_image/image/register_reg[0][0][7]_i_202/O
                         net (fo=1, routed)           0.000     7.981    fill_image/image/register_reg[0][0][7]_i_202_n_0
    SLICE_X13Y62         MUXF8 (Prop_muxf8_I1_O)      0.094     8.075 r  fill_image/image/register_reg[0][0][7]_i_117/O
                         net (fo=1, routed)           0.991     9.066    fill_image/image/register_reg[0][0][7]_i_117_n_0
    SLICE_X22Y61         LUT6 (Prop_lut6_I0_O)        0.316     9.382 r  fill_image/image/register[0][0][7]_i_67/O
                         net (fo=1, routed)           0.000     9.382    fill_image/image/register[0][0][7]_i_67_n_0
    SLICE_X22Y61         MUXF7 (Prop_muxf7_I0_O)      0.238     9.620 r  fill_image/image/register_reg[0][0][7]_i_23/O
                         net (fo=2, routed)           0.797    10.417    fill_image/image/register_reg[0][0][7]_i_23_n_0
    SLICE_X31Y61         LUT6 (Prop_lut6_I5_O)        0.298    10.715 r  fill_image/image/register[0][0][7]_i_10/O
                         net (fo=1, routed)           0.590    11.305    fill_image/image/register[0][0][7]_i_10_n_0
    SLICE_X30Y62         LUT6 (Prop_lut6_I0_O)        0.124    11.429 r  fill_image/image/register[0][0][7]_i_5/O
                         net (fo=7, routed)           1.081    12.510    fill_image/image/register[0][0][7]_i_5_n_0
    SLICE_X29Y41         LUT6 (Prop_lut6_I4_O)        0.124    12.634 r  fill_image/image/register[0][16][7]_i_2/O
                         net (fo=112, routed)         1.353    13.987    fill_image/image/register[0][16][7]_i_2_n_0
    SLICE_X31Y28         FDRE                                         r  fill_image/image/register_reg[16][18][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=6382, routed)        1.490    12.882    fill_image/image/clk_IBUF_BUFG
    SLICE_X31Y28         FDRE                                         r  fill_image/image/register_reg[16][18][7]/C
                         clock pessimism              0.277    13.159    
                         clock uncertainty           -0.035    13.124    
    SLICE_X31Y28         FDRE (Setup_fdre_C_D)       -0.067    13.057    fill_image/image/register_reg[16][18][7]
  -------------------------------------------------------------------
                         required time                         13.057    
                         arrival time                         -13.987    
  -------------------------------------------------------------------
                         slack                                 -0.930    

Slack (VIOLATED) :        -0.928ns  (required time - arrival time)
  Source:                 fill_image/row_i_reg[1]_rep__11/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            fill_image/image/register_reg[18][23][7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.721ns  (logic 2.122ns (24.333%)  route 6.599ns (75.667%))
  Logic Levels:           8  (LUT6=5 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.902ns = ( 12.902 - 8.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=6382, routed)        1.641     5.310    fill_image/clk_IBUF_BUFG
    SLICE_X26Y73         FDRE                                         r  fill_image/row_i_reg[1]_rep__11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y73         FDRE (Prop_fdre_C_Q)         0.419     5.729 r  fill_image/row_i_reg[1]_rep__11/Q
                         net (fo=120, routed)         1.743     7.472    fill_image/image/register_reg[0][0][4]_i_209_0
    SLICE_X13Y62         LUT6 (Prop_lut6_I2_O)        0.297     7.769 r  fill_image/image/register[0][0][7]_i_247/O
                         net (fo=1, routed)           0.000     7.769    fill_image/image/register[0][0][7]_i_247_n_0
    SLICE_X13Y62         MUXF7 (Prop_muxf7_I0_O)      0.212     7.981 r  fill_image/image/register_reg[0][0][7]_i_202/O
                         net (fo=1, routed)           0.000     7.981    fill_image/image/register_reg[0][0][7]_i_202_n_0
    SLICE_X13Y62         MUXF8 (Prop_muxf8_I1_O)      0.094     8.075 r  fill_image/image/register_reg[0][0][7]_i_117/O
                         net (fo=1, routed)           0.991     9.066    fill_image/image/register_reg[0][0][7]_i_117_n_0
    SLICE_X22Y61         LUT6 (Prop_lut6_I0_O)        0.316     9.382 r  fill_image/image/register[0][0][7]_i_67/O
                         net (fo=1, routed)           0.000     9.382    fill_image/image/register[0][0][7]_i_67_n_0
    SLICE_X22Y61         MUXF7 (Prop_muxf7_I0_O)      0.238     9.620 r  fill_image/image/register_reg[0][0][7]_i_23/O
                         net (fo=2, routed)           0.797    10.417    fill_image/image/register_reg[0][0][7]_i_23_n_0
    SLICE_X31Y61         LUT6 (Prop_lut6_I5_O)        0.298    10.715 r  fill_image/image/register[0][0][7]_i_10/O
                         net (fo=1, routed)           0.590    11.305    fill_image/image/register[0][0][7]_i_10_n_0
    SLICE_X30Y62         LUT6 (Prop_lut6_I0_O)        0.124    11.429 r  fill_image/image/register[0][0][7]_i_5/O
                         net (fo=7, routed)           1.335    12.764    fill_image/image/register[0][0][7]_i_5_n_0
    SLICE_X15Y44         LUT6 (Prop_lut6_I4_O)        0.124    12.888 r  fill_image/image/register[0][20][7]_i_2/O
                         net (fo=112, routed)         1.143    14.031    fill_image/image/register[0][20][7]_i_2_n_0
    SLICE_X13Y41         FDRE                                         r  fill_image/image/register_reg[18][23][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=6382, routed)        1.509    12.901    fill_image/image/clk_IBUF_BUFG
    SLICE_X13Y41         FDRE                                         r  fill_image/image/register_reg[18][23][7]/C
                         clock pessimism              0.277    13.178    
                         clock uncertainty           -0.035    13.143    
    SLICE_X13Y41         FDRE (Setup_fdre_C_D)       -0.040    13.103    fill_image/image/register_reg[18][23][7]
  -------------------------------------------------------------------
                         required time                         13.103    
                         arrival time                         -14.031    
  -------------------------------------------------------------------
                         slack                                 -0.928    

Slack (VIOLATED) :        -0.926ns  (required time - arrival time)
  Source:                 fill_image/row_i_reg[1]_rep__11/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            fill_image/image/register_reg[17][20][7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.729ns  (logic 2.122ns (24.310%)  route 6.607ns (75.690%))
  Logic Levels:           8  (LUT6=5 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.902ns = ( 12.902 - 8.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=6382, routed)        1.641     5.310    fill_image/clk_IBUF_BUFG
    SLICE_X26Y73         FDRE                                         r  fill_image/row_i_reg[1]_rep__11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y73         FDRE (Prop_fdre_C_Q)         0.419     5.729 r  fill_image/row_i_reg[1]_rep__11/Q
                         net (fo=120, routed)         1.743     7.472    fill_image/image/register_reg[0][0][4]_i_209_0
    SLICE_X13Y62         LUT6 (Prop_lut6_I2_O)        0.297     7.769 r  fill_image/image/register[0][0][7]_i_247/O
                         net (fo=1, routed)           0.000     7.769    fill_image/image/register[0][0][7]_i_247_n_0
    SLICE_X13Y62         MUXF7 (Prop_muxf7_I0_O)      0.212     7.981 r  fill_image/image/register_reg[0][0][7]_i_202/O
                         net (fo=1, routed)           0.000     7.981    fill_image/image/register_reg[0][0][7]_i_202_n_0
    SLICE_X13Y62         MUXF8 (Prop_muxf8_I1_O)      0.094     8.075 r  fill_image/image/register_reg[0][0][7]_i_117/O
                         net (fo=1, routed)           0.991     9.066    fill_image/image/register_reg[0][0][7]_i_117_n_0
    SLICE_X22Y61         LUT6 (Prop_lut6_I0_O)        0.316     9.382 r  fill_image/image/register[0][0][7]_i_67/O
                         net (fo=1, routed)           0.000     9.382    fill_image/image/register[0][0][7]_i_67_n_0
    SLICE_X22Y61         MUXF7 (Prop_muxf7_I0_O)      0.238     9.620 r  fill_image/image/register_reg[0][0][7]_i_23/O
                         net (fo=2, routed)           0.797    10.417    fill_image/image/register_reg[0][0][7]_i_23_n_0
    SLICE_X31Y61         LUT6 (Prop_lut6_I5_O)        0.298    10.715 r  fill_image/image/register[0][0][7]_i_10/O
                         net (fo=1, routed)           0.590    11.305    fill_image/image/register[0][0][7]_i_10_n_0
    SLICE_X30Y62         LUT6 (Prop_lut6_I0_O)        0.124    11.429 r  fill_image/image/register[0][0][7]_i_5/O
                         net (fo=7, routed)           1.335    12.764    fill_image/image/register[0][0][7]_i_5_n_0
    SLICE_X15Y44         LUT6 (Prop_lut6_I4_O)        0.124    12.888 r  fill_image/image/register[0][20][7]_i_2/O
                         net (fo=112, routed)         1.151    14.039    fill_image/image/register[0][20][7]_i_2_n_0
    SLICE_X12Y41         FDRE                                         r  fill_image/image/register_reg[17][20][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=6382, routed)        1.509    12.901    fill_image/image/clk_IBUF_BUFG
    SLICE_X12Y41         FDRE                                         r  fill_image/image/register_reg[17][20][7]/C
                         clock pessimism              0.277    13.178    
                         clock uncertainty           -0.035    13.143    
    SLICE_X12Y41         FDRE (Setup_fdre_C_D)       -0.030    13.113    fill_image/image/register_reg[17][20][7]
  -------------------------------------------------------------------
                         required time                         13.113    
                         arrival time                         -14.039    
  -------------------------------------------------------------------
                         slack                                 -0.926    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 fill_image/k_reg_rep[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            fill_image/wdata_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.186ns (55.945%)  route 0.146ns (44.055%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=6382, routed)        0.587     1.499    fill_image/clk_IBUF_BUFG
    SLICE_X43Y59         FDRE                                         r  fill_image/k_reg_rep[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y59         FDRE (Prop_fdre_C_Q)         0.141     1.640 r  fill_image/k_reg_rep[4]/Q
                         net (fo=10, routed)          0.146     1.787    fill_image/k_2[4]
    SLICE_X40Y60         LUT5 (Prop_lut5_I3_O)        0.045     1.832 r  fill_image/wdata[2]_i_1/O
                         net (fo=1, routed)           0.000     1.832    fill_image/wdata[2]_i_1_n_0
    SLICE_X40Y60         FDRE                                         r  fill_image/wdata_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=6382, routed)        0.856     2.015    fill_image/clk_IBUF_BUFG
    SLICE_X40Y60         FDRE                                         r  fill_image/wdata_reg[2]/C
                         clock pessimism             -0.501     1.514    
    SLICE_X40Y60         FDRE (Hold_fdre_C_D)         0.092     1.606    fill_image/wdata_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 fill_image/k_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            fill_image/k_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.209ns (58.301%)  route 0.149ns (41.699%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=6382, routed)        0.586     1.498    fill_image/clk_IBUF_BUFG
    SLICE_X42Y60         FDRE                                         r  fill_image/k_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y60         FDRE (Prop_fdre_C_Q)         0.164     1.662 r  fill_image/k_reg[3]/Q
                         net (fo=6, routed)           0.149     1.812    fill_image/k[3]
    SLICE_X43Y59         LUT6 (Prop_lut6_I3_O)        0.045     1.857 r  fill_image/k_rep[4]_i_1/O
                         net (fo=2, routed)           0.000     1.857    fill_image/k__0[4]
    SLICE_X43Y59         FDRE                                         r  fill_image/k_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=6382, routed)        0.857     2.016    fill_image/clk_IBUF_BUFG
    SLICE_X43Y59         FDRE                                         r  fill_image/k_reg[4]/C
                         clock pessimism             -0.501     1.515    
    SLICE_X43Y59         FDRE (Hold_fdre_C_D)         0.091     1.606    fill_image/k_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 fill_image/wdata_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            fill_image/wdata_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=6382, routed)        0.586     1.498    fill_image/clk_IBUF_BUFG
    SLICE_X41Y60         FDRE                                         r  fill_image/wdata_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y60         FDRE (Prop_fdre_C_Q)         0.141     1.639 r  fill_image/wdata_reg[1]/Q
                         net (fo=8, routed)           0.168     1.808    fill_image/wdata[1]
    SLICE_X41Y60         LUT4 (Prop_lut4_I0_O)        0.045     1.853 r  fill_image/wdata[1]_i_1/O
                         net (fo=1, routed)           0.000     1.853    fill_image/wdata[1]_i_1_n_0
    SLICE_X41Y60         FDRE                                         r  fill_image/wdata_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=6382, routed)        0.856     2.015    fill_image/clk_IBUF_BUFG
    SLICE_X41Y60         FDRE                                         r  fill_image/wdata_reg[1]/C
                         clock pessimism             -0.517     1.498    
    SLICE_X41Y60         FDRE (Hold_fdre_C_D)         0.091     1.589    fill_image/wdata_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 fill_image/full_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            fill_image/full_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    1.493ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=6382, routed)        0.581     1.493    fill_image/clk_IBUF_BUFG
    SLICE_X42Y68         FDRE                                         r  fill_image/full_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y68         FDRE (Prop_fdre_C_Q)         0.164     1.657 r  fill_image/full_reg/Q
                         net (fo=4, routed)           0.175     1.833    fill_image/full
    SLICE_X42Y68         LUT3 (Prop_lut3_I0_O)        0.045     1.878 r  fill_image/full_i_1/O
                         net (fo=1, routed)           0.000     1.878    fill_image/full_i_1_n_0
    SLICE_X42Y68         FDRE                                         r  fill_image/full_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=6382, routed)        0.849     2.008    fill_image/clk_IBUF_BUFG
    SLICE_X42Y68         FDRE                                         r  fill_image/full_reg/C
                         clock pessimism             -0.515     1.493    
    SLICE_X42Y68         FDRE (Hold_fdre_C_D)         0.120     1.613    fill_image/full_reg
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 fill_image/wdata_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            fill_image/wdata_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.300%)  route 0.170ns (47.700%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=6382, routed)        0.585     1.497    fill_image/clk_IBUF_BUFG
    SLICE_X41Y62         FDRE                                         r  fill_image/wdata_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y62         FDRE (Prop_fdre_C_Q)         0.141     1.638 r  fill_image/wdata_reg[5]/Q
                         net (fo=8, routed)           0.170     1.808    fill_image/wdata[5]
    SLICE_X41Y62         LUT4 (Prop_lut4_I0_O)        0.045     1.853 r  fill_image/wdata[5]_i_1/O
                         net (fo=1, routed)           0.000     1.853    fill_image/wdata[5]_i_1_n_0
    SLICE_X41Y62         FDRE                                         r  fill_image/wdata_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=6382, routed)        0.854     2.013    fill_image/clk_IBUF_BUFG
    SLICE_X41Y62         FDRE                                         r  fill_image/wdata_reg[5]/C
                         clock pessimism             -0.516     1.497    
    SLICE_X41Y62         FDRE (Hold_fdre_C_D)         0.091     1.588    fill_image/wdata_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 fill_image/col_j_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            fill_image/col_j_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.209ns (52.711%)  route 0.188ns (47.289%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=6382, routed)        0.557     1.469    fill_image/clk_IBUF_BUFG
    SLICE_X34Y60         FDRE                                         r  fill_image/col_j_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y60         FDRE (Prop_fdre_C_Q)         0.164     1.633 r  fill_image/col_j_reg[2]/Q
                         net (fo=69, routed)          0.188     1.821    fill_image/col_j_reg_n_0_[2]
    SLICE_X34Y60         LUT4 (Prop_lut4_I3_O)        0.045     1.866 r  fill_image/col_j[2]_i_1/O
                         net (fo=1, routed)           0.000     1.866    fill_image/p_1_in[2]
    SLICE_X34Y60         FDRE                                         r  fill_image/col_j_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=6382, routed)        0.827     1.986    fill_image/clk_IBUF_BUFG
    SLICE_X34Y60         FDRE                                         r  fill_image/col_j_reg[2]/C
                         clock pessimism             -0.517     1.469    
    SLICE_X34Y60         FDRE (Hold_fdre_C_D)         0.120     1.589    fill_image/col_j_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.866    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 fill_image/row_i_reg[1]_rep__20/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            fill_image/row_i_reg[1]_rep__20/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.171%)  route 0.185ns (49.829%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=6382, routed)        0.576     1.488    fill_image/clk_IBUF_BUFG
    SLICE_X40Y76         FDRE                                         r  fill_image/row_i_reg[1]_rep__20/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y76         FDRE (Prop_fdre_C_Q)         0.141     1.629 r  fill_image/row_i_reg[1]_rep__20/Q
                         net (fo=35, routed)          0.185     1.814    fill_image/row_i_reg[1]_rep__20_n_0
    SLICE_X40Y76         LUT5 (Prop_lut5_I4_O)        0.045     1.859 r  fill_image/row_i[1]_rep__20_i_1/O
                         net (fo=1, routed)           0.000     1.859    fill_image/row_i[1]_rep__20_i_1_n_0
    SLICE_X40Y76         FDRE                                         r  fill_image/row_i_reg[1]_rep__20/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=6382, routed)        0.843     2.002    fill_image/clk_IBUF_BUFG
    SLICE_X40Y76         FDRE                                         r  fill_image/row_i_reg[1]_rep__20/C
                         clock pessimism             -0.514     1.488    
    SLICE_X40Y76         FDRE (Hold_fdre_C_D)         0.091     1.579    fill_image/row_i_reg[1]_rep__20
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 fill_image/k_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            fill_image/k_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.207ns (51.181%)  route 0.197ns (48.819%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=6382, routed)        0.587     1.499    fill_image/clk_IBUF_BUFG
    SLICE_X42Y59         FDRE                                         r  fill_image/k_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y59         FDRE (Prop_fdre_C_Q)         0.164     1.663 f  fill_image/k_reg[0]/Q
                         net (fo=9, routed)           0.197     1.861    fill_image/k[0]
    SLICE_X42Y59         LUT1 (Prop_lut1_I0_O)        0.043     1.904 r  fill_image/k_rep[0]_i_1/O
                         net (fo=2, routed)           0.000     1.904    fill_image/k_rep[0]_i_1_n_0
    SLICE_X42Y59         FDRE                                         r  fill_image/k_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=6382, routed)        0.857     2.016    fill_image/clk_IBUF_BUFG
    SLICE_X42Y59         FDRE                                         r  fill_image/k_reg[0]/C
                         clock pessimism             -0.517     1.499    
    SLICE_X42Y59         FDRE (Hold_fdre_C_D)         0.123     1.622    fill_image/k_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.904    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 fill_image/row_i_reg[0]_rep__19/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            fill_image/row_i_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.226ns (60.433%)  route 0.148ns (39.567%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.972ns
    Source Clock Delay      (SCD):    1.459ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=6382, routed)        0.547     1.459    fill_image/clk_IBUF_BUFG
    SLICE_X26Y73         FDRE                                         r  fill_image/row_i_reg[0]_rep__19/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y73         FDRE (Prop_fdre_C_Q)         0.128     1.587 r  fill_image/row_i_reg[0]_rep__19/Q
                         net (fo=122, routed)         0.148     1.735    fill_image/row_i_reg[0]_rep__19_n_0
    SLICE_X26Y73         LUT5 (Prop_lut5_I3_O)        0.098     1.833 r  fill_image/row_i[1]_i_1/O
                         net (fo=1, routed)           0.000     1.833    fill_image/row_i[1]_i_1_n_0
    SLICE_X26Y73         FDRE                                         r  fill_image/row_i_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=6382, routed)        0.813     1.972    fill_image/clk_IBUF_BUFG
    SLICE_X26Y73         FDRE                                         r  fill_image/row_i_reg[1]/C
                         clock pessimism             -0.513     1.459    
    SLICE_X26Y73         FDRE (Hold_fdre_C_D)         0.092     1.551    fill_image/row_i_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 fill_image/row_i_reg[0]_rep__19/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            fill_image/row_i_reg[1]_rep__4/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.226ns (59.842%)  route 0.152ns (40.158%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.972ns
    Source Clock Delay      (SCD):    1.459ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=6382, routed)        0.547     1.459    fill_image/clk_IBUF_BUFG
    SLICE_X26Y73         FDRE                                         r  fill_image/row_i_reg[0]_rep__19/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y73         FDRE (Prop_fdre_C_Q)         0.128     1.587 r  fill_image/row_i_reg[0]_rep__19/Q
                         net (fo=122, routed)         0.152     1.739    fill_image/row_i_reg[0]_rep__19_n_0
    SLICE_X26Y73         LUT5 (Prop_lut5_I3_O)        0.098     1.837 r  fill_image/row_i[1]_rep__4_i_1/O
                         net (fo=1, routed)           0.000     1.837    fill_image/row_i[1]_rep__4_i_1_n_0
    SLICE_X26Y73         FDRE                                         r  fill_image/row_i_reg[1]_rep__4/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=6382, routed)        0.813     1.972    fill_image/clk_IBUF_BUFG
    SLICE_X26Y73         FDRE                                         r  fill_image/row_i_reg[1]_rep__4/C
                         clock pessimism             -0.513     1.459    
    SLICE_X26Y73         FDRE (Hold_fdre_C_D)         0.092     1.551    fill_image/row_i_reg[1]_rep__4
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.286    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X12Y55    fill_image/image/register_reg[10][10][0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X12Y55    fill_image/image/register_reg[10][10][1]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X12Y55    fill_image/image/register_reg[10][10][2]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X12Y55    fill_image/image/register_reg[10][10][3]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X12Y55    fill_image/image/register_reg[10][10][4]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X12Y55    fill_image/image/register_reg[10][10][5]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X12Y55    fill_image/image/register_reg[10][10][6]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X12Y55    fill_image/image/register_reg[10][10][7]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X16Y53    fill_image/image/register_reg[10][11][0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X12Y55    fill_image/image/register_reg[10][10][0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X12Y55    fill_image/image/register_reg[10][10][1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X12Y55    fill_image/image/register_reg[10][10][2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X12Y55    fill_image/image/register_reg[10][10][3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X12Y55    fill_image/image/register_reg[10][10][4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X12Y55    fill_image/image/register_reg[10][10][5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X12Y55    fill_image/image/register_reg[10][10][6]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X12Y55    fill_image/image/register_reg[10][10][7]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X38Y63    fill_image/image/register_reg[12][27][7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X10Y63    fill_image/image/register_reg[12][2][1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X12Y55    fill_image/image/register_reg[10][10][0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X12Y55    fill_image/image/register_reg[10][10][1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X12Y55    fill_image/image/register_reg[10][10][2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X12Y55    fill_image/image/register_reg[10][10][3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X12Y55    fill_image/image/register_reg[10][10][4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X12Y55    fill_image/image/register_reg[10][10][5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X12Y55    fill_image/image/register_reg[10][10][6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X12Y55    fill_image/image/register_reg[10][10][7]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X16Y53    fill_image/image/register_reg[10][11][0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X16Y53    fill_image/image/register_reg[10][11][1]/C



