Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Thu May  9 23:27:17 2024
| Host         : saker-V1-10 running 64-bit Ubuntu 23.10
| Command      : report_methodology -file Master_Protocol_methodology_drc_routed.rpt -pb Master_Protocol_methodology_drc_routed.pb -rpx Master_Protocol_methodology_drc_routed.rpx
| Design       : Master_Protocol
| Device       : xc7a100tcsg324-1
| Speed File   : -1
| Design State : Fully Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 13
+-----------+----------+--------------------------------+------------+
| Rule      | Severity | Description                    | Violations |
+-----------+----------+--------------------------------+------------+
| TIMING-18 | Warning  | Missing input or output delay  | 3          |
| TIMING-20 | Warning  | Non-clocked latch              | 9          |
| LATCH-1   | Advisory | Existing latches in the design | 1          |
+-----------+----------+--------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on rst relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An output delay is missing on ONE_WIRE_OUT relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An output delay is missing on sens_detect relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-20#1 Warning
Non-clocked latch  
The latch Write8bmap/write8bitfsm/FSM_sequential_next_state_reg[0] cannot be properly analyzed as its control pin Write8bmap/write8bitfsm/FSM_sequential_next_state_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#2 Warning
Non-clocked latch  
The latch Write8bmap/write8bitfsm/FSM_sequential_next_state_reg[1] cannot be properly analyzed as its control pin Write8bmap/write8bitfsm/FSM_sequential_next_state_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#3 Warning
Non-clocked latch  
The latch Write8bmap/write8bitfsm/FSM_sequential_next_state_reg[2] cannot be properly analyzed as its control pin Write8bmap/write8bitfsm/FSM_sequential_next_state_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#4 Warning
Non-clocked latch  
The latch Write8bmap/write8bitfsm/bit_index_reg[0] cannot be properly analyzed as its control pin Write8bmap/write8bitfsm/bit_index_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#5 Warning
Non-clocked latch  
The latch Write8bmap/write8bitfsm/bit_index_reg[1] cannot be properly analyzed as its control pin Write8bmap/write8bitfsm/bit_index_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#6 Warning
Non-clocked latch  
The latch initmap/init/FSM_sequential_nstate_reg[0] cannot be properly analyzed as its control pin initmap/init/FSM_sequential_nstate_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#7 Warning
Non-clocked latch  
The latch initmap/init/FSM_sequential_nstate_reg[1] cannot be properly analyzed as its control pin initmap/init/FSM_sequential_nstate_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#8 Warning
Non-clocked latch  
The latch initmap/init/FSM_sequential_nstate_reg[2] cannot be properly analyzed as its control pin initmap/init/FSM_sequential_nstate_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#9 Warning
Non-clocked latch  
The latch initmap/init/en_timer480_reg cannot be properly analyzed as its control pin initmap/init/en_timer480_reg/G is not reached by a timing clock
Related violations: <none>

LATCH-1#1 Advisory
Existing latches in the design  
There are 9 latches found in the design. Inferred latches are often the result of HDL coding mistakes, such as incomplete if or case statements.
Related violations: <none>


