#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Thu Aug  1 12:21:06 2019
# Process ID: 42459
# Current directory: /home/dlau/tmp/pcie_git/pcie_exdes/pcie4c_uscale_plus_0_ex/pcie4c_uscale_plus_0_ex.runs/synth_1
# Command line: vivado -log xilinx_pcie4_uscale_ep.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source xilinx_pcie4_uscale_ep.tcl
# Log file: /home/dlau/tmp/pcie_git/pcie_exdes/pcie4c_uscale_plus_0_ex/pcie4c_uscale_plus_0_ex.runs/synth_1/xilinx_pcie4_uscale_ep.vds
# Journal file: /home/dlau/tmp/pcie_git/pcie_exdes/pcie4c_uscale_plus_0_ex/pcie4c_uscale_plus_0_ex.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source xilinx_pcie4_uscale_ep.tcl -notrace
Command: synth_design -top xilinx_pcie4_uscale_ep -part xcvu37p-fsvh2892-3-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcvu37p'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcvu37p'
INFO: [Device 21-403] Loading part xcvu37p-fsvh2892-3-e
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 43547 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2721.551 ; gain = 50.719 ; free physical = 50978 ; free virtual = 133911
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'xilinx_pcie4_uscale_ep' [/home/dlau/tmp/pcie_git/pcie_exdes/pcie4c_uscale_plus_0_ex/imports/xilinx_pcie4_uscale_ep.v:63]
	Parameter PL_LINK_CAP_MAX_LINK_WIDTH bound to: 5'b00001 
	Parameter C_DATA_WIDTH bound to: 64 - type: integer 
	Parameter AXISTEN_IF_MC_RX_STRADDLE bound to: 0 - type: integer 
	Parameter PL_LINK_CAP_MAX_LINK_SPEED bound to: 1 - type: integer 
	Parameter KEEP_WIDTH bound to: 2 - type: integer 
	Parameter EXT_PIPE_SIM bound to: FALSE - type: string 
	Parameter AXISTEN_IF_CC_ALIGNMENT_MODE bound to: FALSE - type: string 
	Parameter AXISTEN_IF_CQ_ALIGNMENT_MODE bound to: FALSE - type: string 
	Parameter AXISTEN_IF_RQ_ALIGNMENT_MODE bound to: FALSE - type: string 
	Parameter AXISTEN_IF_RC_ALIGNMENT_MODE bound to: FALSE - type: string 
	Parameter AXI4_CQ_TUSER_WIDTH bound to: 88 - type: integer 
	Parameter AXI4_CC_TUSER_WIDTH bound to: 33 - type: integer 
	Parameter AXI4_RQ_TUSER_WIDTH bound to: 62 - type: integer 
	Parameter AXI4_RC_TUSER_WIDTH bound to: 75 - type: integer 
	Parameter AXISTEN_IF_ENABLE_CLIENT_TAG bound to: 0 - type: integer 
	Parameter RQ_AVAIL_TAG_IDX bound to: 8 - type: integer 
	Parameter RQ_AVAIL_TAG bound to: 256 - type: integer 
	Parameter AXISTEN_IF_RQ_PARITY_CHECK bound to: 0 - type: integer 
	Parameter AXISTEN_IF_CC_PARITY_CHECK bound to: 0 - type: integer 
	Parameter AXISTEN_IF_RC_PARITY_CHECK bound to: 0 - type: integer 
	Parameter AXISTEN_IF_CQ_PARITY_CHECK bound to: 0 - type: integer 
	Parameter AXISTEN_IF_ENABLE_RX_MSG_INTFC bound to: 0 - type: integer 
	Parameter AXISTEN_IF_ENABLE_MSG_ROUTE bound to: 18'b101111111111111111 
	Parameter CCIX_ENABLE bound to: FALSE - type: string 
	Parameter AXIS_CCIX_RX_TDATA_WIDTH bound to: 256 - type: integer 
	Parameter AXIS_CCIX_TX_TDATA_WIDTH bound to: 256 - type: integer 
	Parameter AXIS_CCIX_RX_TUSER_WIDTH bound to: 47 - type: integer 
	Parameter AXIS_CCIX_TX_TUSER_WIDTH bound to: 47 - type: integer 
	Parameter TCQ bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'IBUF' [/proj/gsd/vivado/Vivado/2019.1/scripts/rt/data/unisim_comp.v:32856]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IBUF' (1#1) [/proj/gsd/vivado/Vivado/2019.1/scripts/rt/data/unisim_comp.v:32856]
INFO: [Synth 8-6157] synthesizing module 'IBUFDS_GTE4' [/proj/gsd/vivado/Vivado/2019.1/scripts/rt/data/unisim_comp.v:33047]
	Parameter REFCLK_EN_TX_PATH bound to: 1'b0 
	Parameter REFCLK_HROW_CK_SEL bound to: 2'b00 
	Parameter REFCLK_ICNTL_RX bound to: 2'b00 
INFO: [Synth 8-6155] done synthesizing module 'IBUFDS_GTE4' (2#1) [/proj/gsd/vivado/Vivado/2019.1/scripts/rt/data/unisim_comp.v:33047]
INFO: [Synth 8-6157] synthesizing module 'pcie4c_uscale_plus_0' [/home/dlau/tmp/pcie_git/pcie_exdes/pcie4c_uscale_plus_0_ex/pcie4c_uscale_plus_0_ex.runs/synth_1/.Xil/Vivado-42459-xsjapps55/realtime/pcie4c_uscale_plus_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'pcie4c_uscale_plus_0' (3#1) [/home/dlau/tmp/pcie_git/pcie_exdes/pcie4c_uscale_plus_0_ex/pcie4c_uscale_plus_0_ex.runs/synth_1/.Xil/Vivado-42459-xsjapps55/realtime/pcie4c_uscale_plus_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'pcie_app_uscale' [/home/dlau/tmp/pcie_git/pcie_exdes/pcie4c_uscale_plus_0_ex/imports/pcie_app_uscale.v:67]
	Parameter C_DATA_WIDTH bound to: 64 - type: integer 
	Parameter KEEP_WIDTH bound to: 2 - type: integer 
	Parameter TCQ bound to: 1 - type: integer 
	Parameter AXISTEN_IF_WIDTH bound to: 2'b00 
	Parameter AXISTEN_IF_RQ_ALIGNMENT_MODE bound to: FALSE - type: string 
	Parameter AXISTEN_IF_RC_ALIGNMENT_MODE bound to: FALSE - type: string 
	Parameter AXISTEN_IF_CC_ALIGNMENT_MODE bound to: FALSE - type: string 
	Parameter AXISTEN_IF_CQ_ALIGNMENT_MODE bound to: FALSE - type: string 
	Parameter AXI4_CQ_TUSER_WIDTH bound to: 88 - type: integer 
	Parameter AXI4_CC_TUSER_WIDTH bound to: 33 - type: integer 
	Parameter AXI4_RQ_TUSER_WIDTH bound to: 62 - type: integer 
	Parameter AXI4_RC_TUSER_WIDTH bound to: 75 - type: integer 
	Parameter AXISTEN_IF_ENABLE_CLIENT_TAG bound to: 0 - type: integer 
	Parameter AXISTEN_IF_RQ_PARITY_CHECK bound to: 0 - type: integer 
	Parameter AXISTEN_IF_CC_PARITY_CHECK bound to: 0 - type: integer 
	Parameter AXISTEN_IF_RC_PARITY_CHECK bound to: 0 - type: integer 
	Parameter AXISTEN_IF_CQ_PARITY_CHECK bound to: 0 - type: integer 
	Parameter AXISTEN_IF_MC_RX_STRADDLE bound to: 0 - type: integer 
	Parameter AXISTEN_IF_ENABLE_RX_MSG_INTFC bound to: 0 - type: integer 
	Parameter AXISTEN_IF_ENABLE_MSG_ROUTE bound to: 18'b101111111111111111 
INFO: [Synth 8-6157] synthesizing module 'pio' [/home/dlau/tmp/pcie_git/pcie_exdes/pcie4c_uscale_plus_0_ex/imports/pio.v:68]
	Parameter TCQ bound to: 1 - type: integer 
	Parameter AXISTEN_IF_WIDTH bound to: 2'b00 
	Parameter AXISTEN_IF_RQ_ALIGNMENT_MODE bound to: FALSE - type: string 
	Parameter AXISTEN_IF_CC_ALIGNMENT_MODE bound to: FALSE - type: string 
	Parameter AXISTEN_IF_CQ_ALIGNMENT_MODE bound to: FALSE - type: string 
	Parameter AXISTEN_IF_RC_ALIGNMENT_MODE bound to: FALSE - type: string 
	Parameter AXI4_CQ_TUSER_WIDTH bound to: 88 - type: integer 
	Parameter AXI4_CC_TUSER_WIDTH bound to: 33 - type: integer 
	Parameter AXI4_RQ_TUSER_WIDTH bound to: 62 - type: integer 
	Parameter AXI4_RC_TUSER_WIDTH bound to: 75 - type: integer 
	Parameter AXISTEN_IF_ENABLE_CLIENT_TAG bound to: 0 - type: integer 
	Parameter AXISTEN_IF_RQ_PARITY_CHECK bound to: 0 - type: integer 
	Parameter AXISTEN_IF_CC_PARITY_CHECK bound to: 0 - type: integer 
	Parameter AXISTEN_IF_RC_PARITY_CHECK bound to: 0 - type: integer 
	Parameter AXISTEN_IF_CQ_PARITY_CHECK bound to: 0 - type: integer 
	Parameter AXISTEN_IF_MC_RX_STRADDLE bound to: 0 - type: integer 
	Parameter AXISTEN_IF_ENABLE_RX_MSG_INTFC bound to: 0 - type: integer 
	Parameter AXISTEN_IF_ENABLE_MSG_ROUTE bound to: 18'b101111111111111111 
	Parameter C_DATA_WIDTH bound to: 64 - type: integer 
	Parameter PARITY_WIDTH bound to: 8 - type: integer 
	Parameter KEEP_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'pio_ep' [/home/dlau/tmp/pcie_git/pcie_exdes/pcie4c_uscale_plus_0_ex/imports/pio_ep.v:63]
	Parameter TCQ bound to: 1 - type: integer 
	Parameter AXISTEN_IF_WIDTH bound to: 2'b00 
	Parameter AXISTEN_IF_RQ_ALIGNMENT_MODE bound to: FALSE - type: string 
	Parameter AXISTEN_IF_CC_ALIGNMENT_MODE bound to: FALSE - type: string 
	Parameter AXISTEN_IF_CQ_ALIGNMENT_MODE bound to: FALSE - type: string 
	Parameter AXISTEN_IF_RC_ALIGNMENT_MODE bound to: FALSE - type: string 
	Parameter AXI4_CQ_TUSER_WIDTH bound to: 88 - type: integer 
	Parameter AXI4_CC_TUSER_WIDTH bound to: 33 - type: integer 
	Parameter AXI4_RQ_TUSER_WIDTH bound to: 62 - type: integer 
	Parameter AXI4_RC_TUSER_WIDTH bound to: 75 - type: integer 
	Parameter AXISTEN_IF_ENABLE_CLIENT_TAG bound to: 0 - type: integer 
	Parameter AXISTEN_IF_RQ_PARITY_CHECK bound to: 0 - type: integer 
	Parameter AXISTEN_IF_CC_PARITY_CHECK bound to: 0 - type: integer 
	Parameter AXISTEN_IF_RC_PARITY_CHECK bound to: 0 - type: integer 
	Parameter AXISTEN_IF_CQ_PARITY_CHECK bound to: 0 - type: integer 
	Parameter AXISTEN_IF_RC_STRADDLE bound to: 0 - type: integer 
	Parameter AXISTEN_IF_ENABLE_RX_MSG_INTFC bound to: 0 - type: integer 
	Parameter AXISTEN_IF_ENABLE_MSG_ROUTE bound to: 18'b101111111111111111 
	Parameter C_DATA_WIDTH bound to: 64 - type: integer 
	Parameter PARITY_WIDTH bound to: 8 - type: integer 
	Parameter KEEP_WIDTH bound to: 2 - type: integer 
	Parameter ADDR_W bound to: 8 - type: integer 
	Parameter MEM_W bound to: 64 - type: integer 
	Parameter BYTE_EN_W bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'pio_ep_mem_access' [/home/dlau/tmp/pcie_git/pcie_exdes/pcie4c_uscale_plus_0_ex/imports/pio_ep_mem_access.v:71]
	Parameter TCQ bound to: 1 - type: integer 
	Parameter C_DATA_WIDTH bound to: 64 - type: integer 
	Parameter ADDR_W bound to: 8 - type: integer 
	Parameter MEM_W bound to: 64 - type: integer 
	Parameter BYTE_EN_W bound to: 8 - type: integer 
	Parameter PIO_MRD_TR_GEN_REG bound to: 11'b01110101010 
	Parameter PIO_INTR_GEN_REG bound to: 11'b01110111011 
	Parameter WRITE_DATA_RST bound to: 0 - type: integer 
	Parameter WRITE_DATA_WAIT bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'pio_ep_xpm_sdpram_wrap' [/home/dlau/tmp/pcie_git/pcie_exdes/pcie4c_uscale_plus_0_ex/imports/pio_ep_xpm_sdpram_wrap.sv:355]
	Parameter MEM_W bound to: 64 - type: integer 
	Parameter ADR_W bound to: 8 - type: integer 
	Parameter WBE_W bound to: 8 - type: integer 
	Parameter PAR_W bound to: 8 - type: integer 
	Parameter ECC_ENABLE bound to: 0 - type: integer 
	Parameter PARITY_ENABLE bound to: 0 - type: integer 
	Parameter RDT_FFOUT bound to: 0 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
	Parameter TOTAL_MEM_W bound to: 64 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: block - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter WRITE_MODE_B bound to: read_first - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 2048 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_sdpram' [/proj/gsd/vivado/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8320]
	Parameter MEMORY_SIZE bound to: 2048 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: block - type: string 
	Parameter CLOCKING_MODE bound to: common_clock - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 1 - type: integer 
	Parameter WAKEUP_TIME bound to: disable_sleep - type: string 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 8 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 8 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 8 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter READ_DATA_WIDTH_B bound to: 8 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 8 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: read_first - type: string 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: 2 - type: integer 
	Parameter P_CLOCKING_MODE bound to: 0 - type: integer 
	Parameter P_ECC_MODE bound to: 0 - type: integer 
	Parameter P_WAKEUP_TIME bound to: 0 - type: integer 
	Parameter P_WRITE_MODE_B bound to: 1 - type: integer 
	Parameter P_MEMORY_OPTIMIZATION bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base' [/proj/gsd/vivado/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 2048 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 2 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 1 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 8 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 8 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 8 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 8 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 1 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 8 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 8 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 8 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 8 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: 1 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: block - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 8 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 8 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 8 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 8 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 256 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 8 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 8 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 8 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 8 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 8 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 8 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter rsta_loop_iter bound to: 8 - type: integer 
	Parameter rstb_loop_iter bound to: 8 - type: integer 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 8 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's.   [/proj/gsd/vivado/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:488]
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base' (4#1) [/proj/gsd/vivado/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_sdpram' (5#1) [/proj/gsd/vivado/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8320]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'pio_ep_xpm_sdpram_wrap' (6#1) [/home/dlau/tmp/pcie_git/pcie_exdes/pcie4c_uscale_plus_0_ex/imports/pio_ep_xpm_sdpram_wrap.sv:355]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'pio_ep_mem_access' (7#1) [/home/dlau/tmp/pcie_git/pcie_exdes/pcie4c_uscale_plus_0_ex/imports/pio_ep_mem_access.v:71]
INFO: [Synth 8-6157] synthesizing module 'pio_rx_engine' [/home/dlau/tmp/pcie_git/pcie_exdes/pcie4c_uscale_plus_0_ex/imports/pio_rx_engine.v:64]
	Parameter TCQ bound to: 1 - type: integer 
	Parameter AXISTEN_IF_WIDTH bound to: 2'b00 
	Parameter AXISTEN_IF_CQ_ALIGNMENT_MODE bound to: FALSE - type: string 
	Parameter AXISTEN_IF_RC_ALIGNMENT_MODE bound to: FALSE - type: string 
	Parameter AXISTEN_IF_RC_STRADDLE bound to: 0 - type: integer 
	Parameter AXISTEN_IF_ENABLE_RX_MSG_INTFC bound to: 0 - type: integer 
	Parameter AXISTEN_IF_CQ_PARITY_CHECK bound to: 0 - type: integer 
	Parameter AXISTEN_IF_RC_PARITY_CHECK bound to: 0 - type: integer 
	Parameter AXISTEN_IF_ENABLE_MSG_ROUTE bound to: 18'b101111111111111111 
	Parameter AXI4_CQ_TUSER_WIDTH bound to: 88 - type: integer 
	Parameter AXI4_RC_TUSER_WIDTH bound to: 75 - type: integer 
	Parameter C_DATA_WIDTH bound to: 64 - type: integer 
	Parameter ADDR_W bound to: 8 - type: integer 
	Parameter MEM_W bound to: 64 - type: integer 
	Parameter BYTE_EN_W bound to: 8 - type: integer 
	Parameter STRB_WIDTH bound to: 8 - type: integer 
	Parameter KEEP_WIDTH bound to: 2 - type: integer 
	Parameter PARITY_WIDTH bound to: 8 - type: integer 
	Parameter PIO_RX_MEM_RD_FMT_TYPE bound to: 4'b0000 
	Parameter PIO_RX_MEM_WR_FMT_TYPE bound to: 4'b0001 
	Parameter PIO_RX_IO_RD_FMT_TYPE bound to: 4'b0010 
	Parameter PIO_RX_IO_WR_FMT_TYPE bound to: 4'b0011 
	Parameter PIO_RX_ATOP_FAA_FMT_TYPE bound to: 4'b0100 
	Parameter PIO_RX_ATOP_UCS_FMT_TYPE bound to: 4'b0101 
	Parameter PIO_RX_ATOP_CAS_FMT_TYPE bound to: 4'b0110 
	Parameter PIO_RX_MEM_LK_RD_FMT_TYPE bound to: 4'b0111 
	Parameter PIO_RX_MSG_FMT_TYPE bound to: 4'b1100 
	Parameter PIO_RX_MSG_VD_FMT_TYPE bound to: 4'b1101 
	Parameter PIO_RX_MSG_ATS_FMT_TYPE bound to: 4'b1110 
	Parameter PIO_RX_RST_STATE bound to: 8'b00000000 
	Parameter PIO_RX_WAIT_STATE bound to: 8'b00000001 
	Parameter PIO_RX_64_QW1 bound to: 8'b00000010 
	Parameter PIO_RX_DATA bound to: 8'b00000011 
	Parameter PIO_RX_DATA2 bound to: 8'b00000100 
	Parameter PIO_RX_DATA_WR bound to: 8'b00000101 
	Parameter BAR_ID_SELECT bound to: 48 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/dlau/tmp/pcie_git/pcie_exdes/pcie4c_uscale_plus_0_ex/imports/pio_rx_engine.v:829]
WARNING: [Synth 8-6014] Unused sequential element pio_rx_sm_64_dword_aligned.data_start_loc_reg was removed.  [/home/dlau/tmp/pcie_git/pcie_exdes/pcie4c_uscale_plus_0_ex/imports/pio_rx_engine.v:385]
WARNING: [Synth 8-6014] Unused sequential element pio_rx_sm_64_dword_aligned.req_snoop_latency_reg was removed.  [/home/dlau/tmp/pcie_git/pcie_exdes/pcie4c_uscale_plus_0_ex/imports/pio_rx_engine.v:390]
WARNING: [Synth 8-6014] Unused sequential element pio_rx_sm_64_dword_aligned.req_no_snoop_latency_reg was removed.  [/home/dlau/tmp/pcie_git/pcie_exdes/pcie4c_uscale_plus_0_ex/imports/pio_rx_engine.v:391]
WARNING: [Synth 8-6014] Unused sequential element pio_rx_sm_64_dword_aligned.req_obff_code_reg was removed.  [/home/dlau/tmp/pcie_git/pcie_exdes/pcie4c_uscale_plus_0_ex/imports/pio_rx_engine.v:392]
WARNING: [Synth 8-6014] Unused sequential element pio_rx_sm_64_dword_aligned.req_msg_code_reg was removed.  [/home/dlau/tmp/pcie_git/pcie_exdes/pcie4c_uscale_plus_0_ex/imports/pio_rx_engine.v:393]
WARNING: [Synth 8-6014] Unused sequential element pio_rx_sm_64_dword_aligned.req_msg_route_reg was removed.  [/home/dlau/tmp/pcie_git/pcie_exdes/pcie4c_uscale_plus_0_ex/imports/pio_rx_engine.v:394]
WARNING: [Synth 8-6014] Unused sequential element pio_rx_sm_64_dword_aligned.req_dst_id_reg was removed.  [/home/dlau/tmp/pcie_git/pcie_exdes/pcie4c_uscale_plus_0_ex/imports/pio_rx_engine.v:395]
WARNING: [Synth 8-6014] Unused sequential element pio_rx_sm_64_dword_aligned.req_vend_id_reg was removed.  [/home/dlau/tmp/pcie_git/pcie_exdes/pcie4c_uscale_plus_0_ex/imports/pio_rx_engine.v:396]
WARNING: [Synth 8-6014] Unused sequential element pio_rx_sm_64_dword_aligned.req_vend_hdr_reg was removed.  [/home/dlau/tmp/pcie_git/pcie_exdes/pcie4c_uscale_plus_0_ex/imports/pio_rx_engine.v:397]
WARNING: [Synth 8-6014] Unused sequential element pio_rx_sm_64_dword_aligned.req_tl_hdr_reg was removed.  [/home/dlau/tmp/pcie_git/pcie_exdes/pcie4c_uscale_plus_0_ex/imports/pio_rx_engine.v:398]
WARNING: [Synth 8-6014] Unused sequential element pio_rx_sm_64_dword_aligned.m_axis_cq_tparity_reg was removed.  [/home/dlau/tmp/pcie_git/pcie_exdes/pcie4c_uscale_plus_0_ex/imports/pio_rx_engine.v:409]
WARNING: [Synth 8-6014] Unused sequential element pio_rx_sm_64_dword_aligned.m_axis_cq_tparity_q_reg was removed.  [/home/dlau/tmp/pcie_git/pcie_exdes/pcie4c_uscale_plus_0_ex/imports/pio_rx_engine.v:410]
WARNING: [Synth 8-6014] Unused sequential element m_axis_cq_tdata_q_reg was removed.  [/home/dlau/tmp/pcie_git/pcie_exdes/pcie4c_uscale_plus_0_ex/imports/pio_rx_engine.v:263]
WARNING: [Synth 8-6014] Unused sequential element m_axis_cq_tuser_reg_reg was removed.  [/home/dlau/tmp/pcie_git/pcie_exdes/pcie4c_uscale_plus_0_ex/imports/pio_rx_engine.v:264]
INFO: [Synth 8-6155] done synthesizing module 'pio_rx_engine' (8#1) [/home/dlau/tmp/pcie_git/pcie_exdes/pcie4c_uscale_plus_0_ex/imports/pio_rx_engine.v:64]
INFO: [Synth 8-6157] synthesizing module 'pio_tx_engine' [/home/dlau/tmp/pcie_git/pcie_exdes/pcie4c_uscale_plus_0_ex/imports/pio_tx_engine.v:62]
	Parameter TCQ bound to: 1 - type: integer 
	Parameter AXISTEN_IF_WIDTH bound to: 2'b00 
	Parameter AXI4_CC_TUSER_WIDTH bound to: 33 - type: integer 
	Parameter AXI4_RQ_TUSER_WIDTH bound to: 62 - type: integer 
	Parameter AXISTEN_IF_RQ_ALIGNMENT_MODE bound to: FALSE - type: string 
	Parameter AXISTEN_IF_CC_ALIGNMENT_MODE bound to: FALSE - type: string 
	Parameter AXISTEN_IF_ENABLE_CLIENT_TAG bound to: 0 - type: integer 
	Parameter AXISTEN_IF_RQ_PARITY_CHECK bound to: 0 - type: integer 
	Parameter AXISTEN_IF_CC_PARITY_CHECK bound to: 0 - type: integer 
	Parameter C_DATA_WIDTH bound to: 64 - type: integer 
	Parameter ADDR_W bound to: 8 - type: integer 
	Parameter MEM_W bound to: 64 - type: integer 
	Parameter BYTE_EN_W bound to: 8 - type: integer 
	Parameter PARITY_WIDTH bound to: 8 - type: integer 
	Parameter KEEP_WIDTH bound to: 2 - type: integer 
	Parameter STRB_WIDTH bound to: 8 - type: integer 
	Parameter PIO_TX_RST_STATE bound to: 4'b0000 
	Parameter PIO_TX_COMPL_C1 bound to: 4'b0001 
	Parameter PIO_TX_COMPL_C2 bound to: 4'b0010 
	Parameter PIO_TX_COMPL_WD_C1 bound to: 4'b0011 
	Parameter PIO_TX_COMPL_WD_C2 bound to: 4'b0100 
	Parameter PIO_TX_COMPL_PYLD bound to: 4'b0101 
	Parameter PIO_TX_CPL_UR_C1 bound to: 4'b0110 
	Parameter PIO_TX_CPL_UR_C2 bound to: 4'b0111 
	Parameter PIO_TX_CPL_UR_C3 bound to: 4'b1000 
	Parameter PIO_TX_CPL_UR_C4 bound to: 4'b1001 
	Parameter PIO_TX_MRD_C1 bound to: 4'b1010 
	Parameter PIO_TX_MRD_C2 bound to: 4'b1011 
	Parameter PIO_TX_COMPL_WD_2DW bound to: 4'b1100 
	Parameter PIO_TX_COMPL_WD_2DW_ADDR_ALGN_C1 bound to: 4'b1101 
	Parameter PIO_TX_COMPL_WD_2DW_ADDR_ALGN_C2 bound to: 4'b1110 
	Parameter PIO_TX_COMPL_WD_N_DW bound to: 4'b1111 
INFO: [Synth 8-155] case statement is not full and has no default [/home/dlau/tmp/pcie_git/pcie_exdes/pcie4c_uscale_plus_0_ex/imports/pio_tx_engine.v:3099]
INFO: [Synth 8-155] case statement is not full and has no default [/home/dlau/tmp/pcie_git/pcie_exdes/pcie4c_uscale_plus_0_ex/imports/pio_tx_engine.v:2668]
WARNING: [Synth 8-6014] Unused sequential element pio_tx_sm_64.rd_data_ready_reg was removed.  [/home/dlau/tmp/pcie_git/pcie_exdes/pcie4c_uscale_plus_0_ex/imports/pio_tx_engine.v:352]
WARNING: [Synth 8-6014] Unused sequential element dword_count_reg was removed.  [/home/dlau/tmp/pcie_git/pcie_exdes/pcie4c_uscale_plus_0_ex/imports/pio_tx_engine.v:2661]
WARNING: [Synth 8-6014] Unused sequential element req_compl_wd_qqqq_reg was removed.  [/home/dlau/tmp/pcie_git/pcie_exdes/pcie4c_uscale_plus_0_ex/imports/pio_tx_engine.v:1043]
WARNING: [Synth 8-6014] Unused sequential element req_compl_wd_qqqqq_reg was removed.  [/home/dlau/tmp/pcie_git/pcie_exdes/pcie4c_uscale_plus_0_ex/imports/pio_tx_engine.v:1044]
INFO: [Synth 8-6155] done synthesizing module 'pio_tx_engine' (9#1) [/home/dlau/tmp/pcie_git/pcie_exdes/pcie4c_uscale_plus_0_ex/imports/pio_tx_engine.v:62]
INFO: [Synth 8-6157] synthesizing module 'pio_intr_ctrl' [/home/dlau/tmp/pcie_git/pcie_exdes/pcie4c_uscale_plus_0_ex/imports/pio_intr_ctrl.v:70]
	Parameter TCQ bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pio_intr_ctrl' (10#1) [/home/dlau/tmp/pcie_git/pcie_exdes/pcie4c_uscale_plus_0_ex/imports/pio_intr_ctrl.v:70]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'pio_ep' (11#1) [/home/dlau/tmp/pcie_git/pcie_exdes/pcie4c_uscale_plus_0_ex/imports/pio_ep.v:63]
INFO: [Synth 8-6157] synthesizing module 'pio_to_ctrl' [/home/dlau/tmp/pcie_git/pcie_exdes/pcie4c_uscale_plus_0_ex/imports/pio_to_ctrl.v:63]
	Parameter TCQ bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pio_to_ctrl' (12#1) [/home/dlau/tmp/pcie_git/pcie_exdes/pcie4c_uscale_plus_0_ex/imports/pio_to_ctrl.v:63]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'pio' (13#1) [/home/dlau/tmp/pcie_git/pcie_exdes/pcie4c_uscale_plus_0_ex/imports/pio.v:68]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'pcie_app_uscale' (14#1) [/home/dlau/tmp/pcie_git/pcie_exdes/pcie4c_uscale_plus_0_ex/imports/pcie_app_uscale.v:67]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xilinx_pcie4_uscale_ep' (15#1) [/home/dlau/tmp/pcie_git/pcie_exdes/pcie4c_uscale_plus_0_ex/imports/xilinx_pcie4_uscale_ep.v:63]
WARNING: [Synth 8-3331] design pio_intr_ctrl has unconnected port cfg_interrupt_sent
WARNING: [Synth 8-3331] design pio_tx_engine has unconnected port cfg_msg_transmit_done
WARNING: [Synth 8-3331] design pio_tx_engine has unconnected port pcie_rq_tag[5]
WARNING: [Synth 8-3331] design pio_tx_engine has unconnected port pcie_rq_tag[4]
WARNING: [Synth 8-3331] design pio_tx_engine has unconnected port pcie_rq_tag[3]
WARNING: [Synth 8-3331] design pio_tx_engine has unconnected port pcie_rq_tag[2]
WARNING: [Synth 8-3331] design pio_tx_engine has unconnected port pcie_rq_tag[1]
WARNING: [Synth 8-3331] design pio_tx_engine has unconnected port pcie_rq_tag[0]
WARNING: [Synth 8-3331] design pio_tx_engine has unconnected port pcie_rq_tag_vld
WARNING: [Synth 8-3331] design pio_tx_engine has unconnected port pcie_tfc_nph_av[1]
WARNING: [Synth 8-3331] design pio_tx_engine has unconnected port pcie_tfc_nph_av[0]
WARNING: [Synth 8-3331] design pio_tx_engine has unconnected port pcie_tfc_npd_av[1]
WARNING: [Synth 8-3331] design pio_tx_engine has unconnected port pcie_tfc_npd_av[0]
WARNING: [Synth 8-3331] design pio_tx_engine has unconnected port pcie_tfc_np_pl_empty
WARNING: [Synth 8-3331] design pio_tx_engine has unconnected port pcie_rq_seq_num[3]
WARNING: [Synth 8-3331] design pio_tx_engine has unconnected port pcie_rq_seq_num[2]
WARNING: [Synth 8-3331] design pio_tx_engine has unconnected port pcie_rq_seq_num[1]
WARNING: [Synth 8-3331] design pio_tx_engine has unconnected port pcie_rq_seq_num[0]
WARNING: [Synth 8-3331] design pio_tx_engine has unconnected port pcie_rq_seq_num_vld
WARNING: [Synth 8-3331] design pio_tx_engine has unconnected port cfg_fc_ph[7]
WARNING: [Synth 8-3331] design pio_tx_engine has unconnected port cfg_fc_ph[6]
WARNING: [Synth 8-3331] design pio_tx_engine has unconnected port cfg_fc_ph[5]
WARNING: [Synth 8-3331] design pio_tx_engine has unconnected port cfg_fc_ph[4]
WARNING: [Synth 8-3331] design pio_tx_engine has unconnected port cfg_fc_ph[3]
WARNING: [Synth 8-3331] design pio_tx_engine has unconnected port cfg_fc_ph[2]
WARNING: [Synth 8-3331] design pio_tx_engine has unconnected port cfg_fc_ph[1]
WARNING: [Synth 8-3331] design pio_tx_engine has unconnected port cfg_fc_ph[0]
WARNING: [Synth 8-3331] design pio_tx_engine has unconnected port cfg_fc_nph[7]
WARNING: [Synth 8-3331] design pio_tx_engine has unconnected port cfg_fc_nph[6]
WARNING: [Synth 8-3331] design pio_tx_engine has unconnected port cfg_fc_nph[5]
WARNING: [Synth 8-3331] design pio_tx_engine has unconnected port cfg_fc_nph[4]
WARNING: [Synth 8-3331] design pio_tx_engine has unconnected port cfg_fc_nph[3]
WARNING: [Synth 8-3331] design pio_tx_engine has unconnected port cfg_fc_nph[2]
WARNING: [Synth 8-3331] design pio_tx_engine has unconnected port cfg_fc_nph[1]
WARNING: [Synth 8-3331] design pio_tx_engine has unconnected port cfg_fc_nph[0]
WARNING: [Synth 8-3331] design pio_tx_engine has unconnected port cfg_fc_cplh[7]
WARNING: [Synth 8-3331] design pio_tx_engine has unconnected port cfg_fc_cplh[6]
WARNING: [Synth 8-3331] design pio_tx_engine has unconnected port cfg_fc_cplh[5]
WARNING: [Synth 8-3331] design pio_tx_engine has unconnected port cfg_fc_cplh[4]
WARNING: [Synth 8-3331] design pio_tx_engine has unconnected port cfg_fc_cplh[3]
WARNING: [Synth 8-3331] design pio_tx_engine has unconnected port cfg_fc_cplh[2]
WARNING: [Synth 8-3331] design pio_tx_engine has unconnected port cfg_fc_cplh[1]
WARNING: [Synth 8-3331] design pio_tx_engine has unconnected port cfg_fc_cplh[0]
WARNING: [Synth 8-3331] design pio_tx_engine has unconnected port cfg_fc_pd[11]
WARNING: [Synth 8-3331] design pio_tx_engine has unconnected port cfg_fc_pd[10]
WARNING: [Synth 8-3331] design pio_tx_engine has unconnected port cfg_fc_pd[9]
WARNING: [Synth 8-3331] design pio_tx_engine has unconnected port cfg_fc_pd[8]
WARNING: [Synth 8-3331] design pio_tx_engine has unconnected port cfg_fc_pd[7]
WARNING: [Synth 8-3331] design pio_tx_engine has unconnected port cfg_fc_pd[6]
WARNING: [Synth 8-3331] design pio_tx_engine has unconnected port cfg_fc_pd[5]
WARNING: [Synth 8-3331] design pio_tx_engine has unconnected port cfg_fc_pd[4]
WARNING: [Synth 8-3331] design pio_tx_engine has unconnected port cfg_fc_pd[3]
WARNING: [Synth 8-3331] design pio_tx_engine has unconnected port cfg_fc_pd[2]
WARNING: [Synth 8-3331] design pio_tx_engine has unconnected port cfg_fc_pd[1]
WARNING: [Synth 8-3331] design pio_tx_engine has unconnected port cfg_fc_pd[0]
WARNING: [Synth 8-3331] design pio_tx_engine has unconnected port cfg_fc_npd[11]
WARNING: [Synth 8-3331] design pio_tx_engine has unconnected port cfg_fc_npd[10]
WARNING: [Synth 8-3331] design pio_tx_engine has unconnected port cfg_fc_npd[9]
WARNING: [Synth 8-3331] design pio_tx_engine has unconnected port cfg_fc_npd[8]
WARNING: [Synth 8-3331] design pio_tx_engine has unconnected port cfg_fc_npd[7]
WARNING: [Synth 8-3331] design pio_tx_engine has unconnected port cfg_fc_npd[6]
WARNING: [Synth 8-3331] design pio_tx_engine has unconnected port cfg_fc_npd[5]
WARNING: [Synth 8-3331] design pio_tx_engine has unconnected port cfg_fc_npd[4]
WARNING: [Synth 8-3331] design pio_tx_engine has unconnected port cfg_fc_npd[3]
WARNING: [Synth 8-3331] design pio_tx_engine has unconnected port cfg_fc_npd[2]
WARNING: [Synth 8-3331] design pio_tx_engine has unconnected port cfg_fc_npd[1]
WARNING: [Synth 8-3331] design pio_tx_engine has unconnected port cfg_fc_npd[0]
WARNING: [Synth 8-3331] design pio_tx_engine has unconnected port cfg_fc_cpld[11]
WARNING: [Synth 8-3331] design pio_tx_engine has unconnected port cfg_fc_cpld[10]
WARNING: [Synth 8-3331] design pio_tx_engine has unconnected port cfg_fc_cpld[9]
WARNING: [Synth 8-3331] design pio_tx_engine has unconnected port cfg_fc_cpld[8]
WARNING: [Synth 8-3331] design pio_tx_engine has unconnected port cfg_fc_cpld[7]
WARNING: [Synth 8-3331] design pio_tx_engine has unconnected port cfg_fc_cpld[6]
WARNING: [Synth 8-3331] design pio_tx_engine has unconnected port cfg_fc_cpld[5]
WARNING: [Synth 8-3331] design pio_tx_engine has unconnected port cfg_fc_cpld[4]
WARNING: [Synth 8-3331] design pio_tx_engine has unconnected port cfg_fc_cpld[3]
WARNING: [Synth 8-3331] design pio_tx_engine has unconnected port cfg_fc_cpld[2]
WARNING: [Synth 8-3331] design pio_tx_engine has unconnected port cfg_fc_cpld[1]
WARNING: [Synth 8-3331] design pio_tx_engine has unconnected port cfg_fc_cpld[0]
WARNING: [Synth 8-3331] design pio_tx_engine has unconnected port req_td
WARNING: [Synth 8-3331] design pio_tx_engine has unconnected port req_ep
WARNING: [Synth 8-3331] design pio_tx_engine has unconnected port req_len[10]
WARNING: [Synth 8-3331] design pio_tx_engine has unconnected port req_len[9]
WARNING: [Synth 8-3331] design pio_tx_engine has unconnected port req_len[8]
WARNING: [Synth 8-3331] design pio_tx_engine has unconnected port req_len[7]
WARNING: [Synth 8-3331] design pio_tx_engine has unconnected port req_len[6]
WARNING: [Synth 8-3331] design pio_tx_engine has unconnected port req_len[5]
WARNING: [Synth 8-3331] design pio_tx_engine has unconnected port req_len[4]
WARNING: [Synth 8-3331] design pio_tx_engine has unconnected port req_len[3]
WARNING: [Synth 8-3331] design pio_tx_engine has unconnected port req_len[2]
WARNING: [Synth 8-3331] design pio_tx_engine has unconnected port req_len[1]
WARNING: [Synth 8-3331] design pio_tx_engine has unconnected port req_len[0]
WARNING: [Synth 8-3331] design pio_tx_engine has unconnected port req_addr[12]
WARNING: [Synth 8-3331] design pio_tx_engine has unconnected port req_addr[11]
WARNING: [Synth 8-3331] design pio_tx_engine has unconnected port req_addr[1]
WARNING: [Synth 8-3331] design pio_tx_engine has unconnected port req_addr[0]
WARNING: [Synth 8-3331] design pio_tx_engine has unconnected port completer_id[15]
WARNING: [Synth 8-3331] design pio_tx_engine has unconnected port completer_id[14]
WARNING: [Synth 8-3331] design pio_tx_engine has unconnected port completer_id[13]
WARNING: [Synth 8-3331] design pio_tx_engine has unconnected port completer_id[12]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2782.238 ; gain = 111.406 ; free physical = 51014 ; free virtual = 133947
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2797.113 ; gain = 126.281 ; free physical = 51014 ; free virtual = 133948
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2797.113 ; gain = 126.281 ; free physical = 51014 ; free virtual = 133948
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/dlau/tmp/pcie_git/pcie_exdes/pcie4c_uscale_plus_0_ex/pcie4c_uscale_plus_0_ex.srcs/sources_1/ip/pcie4c_uscale_plus_0/pcie4c_uscale_plus_0/pcie4c_uscale_plus_0_in_context.xdc] for cell 'pcie4c_uscale_plus_0_i'
Finished Parsing XDC File [/home/dlau/tmp/pcie_git/pcie_exdes/pcie4c_uscale_plus_0_ex/pcie4c_uscale_plus_0_ex.srcs/sources_1/ip/pcie4c_uscale_plus_0/pcie4c_uscale_plus_0/pcie4c_uscale_plus_0_in_context.xdc] for cell 'pcie4c_uscale_plus_0_i'
Parsing XDC File [/home/dlau/tmp/pcie_git/pcie_exdes/pcie4c_uscale_plus_0_ex/imports/xilinx_pcie4_uscale_plus_x1y0.xdc]
INFO: [Vivado 12-1808] Property 'LOC' is not supported for elaborated designs for objects of type 'port'. [/home/dlau/tmp/pcie_git/pcie_exdes/pcie4c_uscale_plus_0_ex/imports/xilinx_pcie4_uscale_plus_x1y0.xdc:87]
INFO: [Vivado 12-1808] Property 'LOC' is not supported for elaborated designs for objects of type 'port'. [/home/dlau/tmp/pcie_git/pcie_exdes/pcie4c_uscale_plus_0_ex/imports/xilinx_pcie4_uscale_plus_x1y0.xdc:94]
INFO: [Vivado 12-1808] Property 'LOC' is not supported for elaborated designs for objects of type 'port'. [/home/dlau/tmp/pcie_git/pcie_exdes/pcie4c_uscale_plus_0_ex/imports/xilinx_pcie4_uscale_plus_x1y0.xdc:95]
WARNING: [Vivado 12-508] No pins matched 'get_pins -hierarchical -filter {NAME =~ *gen_channel_container[*].*gen_gtye4_channel_inst[*].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK}'. [/home/dlau/tmp/pcie_git/pcie_exdes/pcie4c_uscale_plus_0_ex/imports/xilinx_pcie4_uscale_plus_x1y0.xdc:116]
WARNING: [Vivado 12-508] No pins matched 'get_pins -hierarchical -filter {NAME =~ *gen_channel_container[*].*gen_gtye4_channel_inst[*].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK}'. [/home/dlau/tmp/pcie_git/pcie_exdes/pcie4c_uscale_plus_0_ex/imports/xilinx_pcie4_uscale_plus_x1y0.xdc:117]
WARNING: [Vivado 12-508] No pins matched 'pcie4c_uscale_plus_0_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_pclk/O'. [/home/dlau/tmp/pcie_git/pcie_exdes/pcie4c_uscale_plus_0_ex/imports/xilinx_pcie4_uscale_plus_x1y0.xdc:119]
WARNING: [Vivado 12-508] No pins matched 'pcie4c_uscale_plus_0_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_pclk/O'. [/home/dlau/tmp/pcie_git/pcie_exdes/pcie4c_uscale_plus_0_ex/imports/xilinx_pcie4_uscale_plus_x1y0.xdc:120]
WARNING: [Vivado 12-508] No pins matched 'pcie4c_uscale_plus_0_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O'. [/home/dlau/tmp/pcie_git/pcie_exdes/pcie4c_uscale_plus_0_ex/imports/xilinx_pcie4_uscale_plus_x1y0.xdc:123]
WARNING: [Vivado 12-508] No pins matched 'pcie4c_uscale_plus_0_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O'. [/home/dlau/tmp/pcie_git/pcie_exdes/pcie4c_uscale_plus_0_ex/imports/xilinx_pcie4_uscale_plus_x1y0.xdc:124]
WARNING: [Vivado 12-508] No pins matched 'pcie4c_uscale_plus_0_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O'. [/home/dlau/tmp/pcie_git/pcie_exdes/pcie4c_uscale_plus_0_ex/imports/xilinx_pcie4_uscale_plus_x1y0.xdc:133]
Finished Parsing XDC File [/home/dlau/tmp/pcie_git/pcie_exdes/pcie4c_uscale_plus_0_ex/imports/xilinx_pcie4_uscale_plus_x1y0.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [/home/dlau/tmp/pcie_git/pcie_exdes/pcie4c_uscale_plus_0_ex/imports/xilinx_pcie4_uscale_plus_x1y0.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/xilinx_pcie4_uscale_ep_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/dlau/tmp/pcie_git/pcie_exdes/pcie4c_uscale_plus_0_ex/imports/xilinx_pcie4_uscale_plus_x1y0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/xilinx_pcie4_uscale_ep_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/xilinx_pcie4_uscale_ep_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Sourcing Tcl File [/proj/gsd/vivado/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'pcie_app_uscale_i/PIO_i/pio_ep/ep_mem/ep_xpm_sdpram/xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/proj/gsd/vivado/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [/proj/gsd/vivado/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'pcie_app_uscale_i/PIO_i/pio_ep/ep_mem/ep_xpm_sdpram/xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst'
Sourcing Tcl File [/proj/gsd/vivado/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'pcie_app_uscale_i/PIO_i/pio_ep/ep_mem/ep_xpm_sdpram/xpm_memory_sdpram_inst_loop[1].xpm_memory_sdpram_inst'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/proj/gsd/vivado/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [/proj/gsd/vivado/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'pcie_app_uscale_i/PIO_i/pio_ep/ep_mem/ep_xpm_sdpram/xpm_memory_sdpram_inst_loop[1].xpm_memory_sdpram_inst'
Sourcing Tcl File [/proj/gsd/vivado/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'pcie_app_uscale_i/PIO_i/pio_ep/ep_mem/ep_xpm_sdpram/xpm_memory_sdpram_inst_loop[2].xpm_memory_sdpram_inst'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/proj/gsd/vivado/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [/proj/gsd/vivado/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'pcie_app_uscale_i/PIO_i/pio_ep/ep_mem/ep_xpm_sdpram/xpm_memory_sdpram_inst_loop[2].xpm_memory_sdpram_inst'
Sourcing Tcl File [/proj/gsd/vivado/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'pcie_app_uscale_i/PIO_i/pio_ep/ep_mem/ep_xpm_sdpram/xpm_memory_sdpram_inst_loop[3].xpm_memory_sdpram_inst'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/proj/gsd/vivado/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [/proj/gsd/vivado/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'pcie_app_uscale_i/PIO_i/pio_ep/ep_mem/ep_xpm_sdpram/xpm_memory_sdpram_inst_loop[3].xpm_memory_sdpram_inst'
Sourcing Tcl File [/proj/gsd/vivado/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'pcie_app_uscale_i/PIO_i/pio_ep/ep_mem/ep_xpm_sdpram/xpm_memory_sdpram_inst_loop[4].xpm_memory_sdpram_inst'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/proj/gsd/vivado/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [/proj/gsd/vivado/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'pcie_app_uscale_i/PIO_i/pio_ep/ep_mem/ep_xpm_sdpram/xpm_memory_sdpram_inst_loop[4].xpm_memory_sdpram_inst'
Sourcing Tcl File [/proj/gsd/vivado/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'pcie_app_uscale_i/PIO_i/pio_ep/ep_mem/ep_xpm_sdpram/xpm_memory_sdpram_inst_loop[5].xpm_memory_sdpram_inst'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/proj/gsd/vivado/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [/proj/gsd/vivado/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'pcie_app_uscale_i/PIO_i/pio_ep/ep_mem/ep_xpm_sdpram/xpm_memory_sdpram_inst_loop[5].xpm_memory_sdpram_inst'
Sourcing Tcl File [/proj/gsd/vivado/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'pcie_app_uscale_i/PIO_i/pio_ep/ep_mem/ep_xpm_sdpram/xpm_memory_sdpram_inst_loop[6].xpm_memory_sdpram_inst'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/proj/gsd/vivado/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [/proj/gsd/vivado/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'pcie_app_uscale_i/PIO_i/pio_ep/ep_mem/ep_xpm_sdpram/xpm_memory_sdpram_inst_loop[6].xpm_memory_sdpram_inst'
Sourcing Tcl File [/proj/gsd/vivado/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'pcie_app_uscale_i/PIO_i/pio_ep/ep_mem/ep_xpm_sdpram/xpm_memory_sdpram_inst_loop[7].xpm_memory_sdpram_inst'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [/proj/gsd/vivado/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [/proj/gsd/vivado/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'pcie_app_uscale_i/PIO_i/pio_ep/ep_mem/ep_xpm_sdpram/xpm_memory_sdpram_inst_loop[7].xpm_memory_sdpram_inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/proj/gsd/vivado/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/xilinx_pcie4_uscale_ep_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/xilinx_pcie4_uscale_ep_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3022.395 ; gain = 0.000 ; free physical = 50871 ; free virtual = 133805
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  IBUF => IBUF (IBUFCTRL, INBUF): 1 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3022.395 ; gain = 0.000 ; free physical = 50870 ; free virtual = 133804
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 3022.395 ; gain = 351.562 ; free physical = 50998 ; free virtual = 133932
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcvu37p-fsvh2892-3-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 3022.395 ; gain = 351.562 ; free physical = 50998 ; free virtual = 133932
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for pci_exp_rxn[0]. (constraint file  /home/dlau/tmp/pcie_git/pcie_exdes/pcie4c_uscale_plus_0_ex/pcie4c_uscale_plus_0_ex.srcs/sources_1/ip/pcie4c_uscale_plus_0/pcie4c_uscale_plus_0/pcie4c_uscale_plus_0_in_context.xdc, line 2).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pci_exp_rxn[0]. (constraint file  /home/dlau/tmp/pcie_git/pcie_exdes/pcie4c_uscale_plus_0_ex/pcie4c_uscale_plus_0_ex.srcs/sources_1/ip/pcie4c_uscale_plus_0/pcie4c_uscale_plus_0/pcie4c_uscale_plus_0_in_context.xdc, line 3).
Applied set_property IO_BUFFER_TYPE = NONE for pci_exp_rxp[0]. (constraint file  /home/dlau/tmp/pcie_git/pcie_exdes/pcie4c_uscale_plus_0_ex/pcie4c_uscale_plus_0_ex.srcs/sources_1/ip/pcie4c_uscale_plus_0/pcie4c_uscale_plus_0/pcie4c_uscale_plus_0_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pci_exp_rxp[0]. (constraint file  /home/dlau/tmp/pcie_git/pcie_exdes/pcie4c_uscale_plus_0_ex/pcie4c_uscale_plus_0_ex.srcs/sources_1/ip/pcie4c_uscale_plus_0/pcie4c_uscale_plus_0/pcie4c_uscale_plus_0_in_context.xdc, line 5).
Applied set_property IO_BUFFER_TYPE = NONE for pci_exp_txn[0]. (constraint file  /home/dlau/tmp/pcie_git/pcie_exdes/pcie4c_uscale_plus_0_ex/pcie4c_uscale_plus_0_ex.srcs/sources_1/ip/pcie4c_uscale_plus_0/pcie4c_uscale_plus_0/pcie4c_uscale_plus_0_in_context.xdc, line 6).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pci_exp_txn[0]. (constraint file  /home/dlau/tmp/pcie_git/pcie_exdes/pcie4c_uscale_plus_0_ex/pcie4c_uscale_plus_0_ex.srcs/sources_1/ip/pcie4c_uscale_plus_0/pcie4c_uscale_plus_0/pcie4c_uscale_plus_0_in_context.xdc, line 7).
Applied set_property IO_BUFFER_TYPE = NONE for pci_exp_txp[0]. (constraint file  /home/dlau/tmp/pcie_git/pcie_exdes/pcie4c_uscale_plus_0_ex/pcie4c_uscale_plus_0_ex.srcs/sources_1/ip/pcie4c_uscale_plus_0/pcie4c_uscale_plus_0/pcie4c_uscale_plus_0_in_context.xdc, line 8).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pci_exp_txp[0]. (constraint file  /home/dlau/tmp/pcie_git/pcie_exdes/pcie4c_uscale_plus_0_ex/pcie4c_uscale_plus_0_ex.srcs/sources_1/ip/pcie4c_uscale_plus_0/pcie4c_uscale_plus_0/pcie4c_uscale_plus_0_in_context.xdc, line 9).
Applied set_property DONT_TOUCH = true for pcie4c_uscale_plus_0_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pcie_app_uscale_i/PIO_i/pio_ep/ep_mem/ep_xpm_sdpram/\xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pcie_app_uscale_i/PIO_i/pio_ep/ep_mem/ep_xpm_sdpram/\xpm_memory_sdpram_inst_loop[1].xpm_memory_sdpram_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pcie_app_uscale_i/PIO_i/pio_ep/ep_mem/ep_xpm_sdpram/\xpm_memory_sdpram_inst_loop[2].xpm_memory_sdpram_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pcie_app_uscale_i/PIO_i/pio_ep/ep_mem/ep_xpm_sdpram/\xpm_memory_sdpram_inst_loop[3].xpm_memory_sdpram_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pcie_app_uscale_i/PIO_i/pio_ep/ep_mem/ep_xpm_sdpram/\xpm_memory_sdpram_inst_loop[4].xpm_memory_sdpram_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pcie_app_uscale_i/PIO_i/pio_ep/ep_mem/ep_xpm_sdpram/\xpm_memory_sdpram_inst_loop[5].xpm_memory_sdpram_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pcie_app_uscale_i/PIO_i/pio_ep/ep_mem/ep_xpm_sdpram/\xpm_memory_sdpram_inst_loop[6].xpm_memory_sdpram_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pcie_app_uscale_i/PIO_i/pio_ep/ep_mem/ep_xpm_sdpram/\xpm_memory_sdpram_inst_loop[7].xpm_memory_sdpram_inst . (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 3022.395 ; gain = 351.562 ; free physical = 50998 ; free virtual = 133932
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'pio_rx_sm_64_dword_aligned.state_reg' in module 'pio_rx_engine'
INFO: [Synth 8-5544] ROM "m_axis_cq_tready" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "req_compl_wd" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "req_len" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "region_select" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "wr_data" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "req_mem" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "m_axis_cq_tready" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "req_compl_wd" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "req_len" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "region_select" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "wr_data" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "req_mem" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-3936] Found unconnected internal register 'lower_addr_qq_reg' and it is trimmed from '7' to '3' bits. [/home/dlau/tmp/pcie_git/pcie_exdes/pcie4c_uscale_plus_0_ex/imports/pio_tx_engine.v:1054]
INFO: [Synth 8-3936] Found unconnected internal register 'tkeep_qq_reg' and it is trimmed from '16' to '2' bits. [/home/dlau/tmp/pcie_git/pcie_exdes/pcie4c_uscale_plus_0_ex/imports/pio_tx_engine.v:1053]
INFO: [Synth 8-5544] ROM "s_axis_rq_tdata" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cfg_msg_transmit" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'cfg_interrupt_int_reg' in module 'pio_intr_ctrl'
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"xpm_memory_base:/gen_wr_a.gen_word_narrow.mem_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "xpm_memory_base:/gen_wr_a.gen_word_narrow.mem_reg"
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
        PIO_RX_RST_STATE |                              000 |                         00000000
           PIO_RX_64_QW1 |                              001 |                         00000010
             PIO_RX_DATA |                              010 |                         00000011
          PIO_RX_DATA_WR |                              011 |                         00000101
       PIO_RX_WAIT_STATE |                              100 |                         00000001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'pio_rx_sm_64_dword_aligned.state_reg' using encoding 'sequential' in module 'pio_rx_engine'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                                0 |                             0000
                  iSTATE |                                1 |                             0001
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cfg_interrupt_int_reg' using encoding 'sequential' in module 'pio_intr_ctrl'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:20 . Memory (MB): peak = 3022.395 ; gain = 351.562 ; free physical = 50987 ; free virtual = 133922
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 5     
	   2 Input     11 Bit       Adders := 10    
	   2 Input      8 Bit       Adders := 3     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	              192 Bit    Registers := 2     
	               96 Bit    Registers := 1     
	               64 Bit    Registers := 7     
	               62 Bit    Registers := 1     
	               33 Bit    Registers := 1     
	               32 Bit    Registers := 4     
	               24 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	               13 Bit    Registers := 1     
	               11 Bit    Registers := 8     
	                8 Bit    Registers := 17    
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 5     
	                2 Bit    Registers := 8     
	                1 Bit    Registers := 42    
+---RAMs : 
	               2K Bit         RAMs := 8     
+---Muxes : 
	   2 Input    192 Bit        Muxes := 8     
	   2 Input    160 Bit        Muxes := 3     
	   2 Input    128 Bit        Muxes := 4     
	   2 Input     64 Bit        Muxes := 6     
	   3 Input     64 Bit        Muxes := 3     
	   5 Input     64 Bit        Muxes := 3     
	  16 Input     64 Bit        Muxes := 1     
	  16 Input     62 Bit        Muxes := 1     
	   5 Input     32 Bit        Muxes := 2     
	   2 Input     24 Bit        Muxes := 3     
	   2 Input     20 Bit        Muxes := 3     
	   2 Input     16 Bit        Muxes := 1     
	  28 Input     13 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 19    
	  10 Input     11 Bit        Muxes := 1     
	   5 Input     11 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   3 Input      8 Bit        Muxes := 1     
	   5 Input      8 Bit        Muxes := 3     
	   6 Input      7 Bit        Muxes := 2     
	   5 Input      4 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 4     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 15    
	   5 Input      3 Bit        Muxes := 1     
	  10 Input      3 Bit        Muxes := 1     
	  16 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 33    
	   3 Input      1 Bit        Muxes := 14    
	   6 Input      1 Bit        Muxes := 2     
	  10 Input      1 Bit        Muxes := 13    
	   5 Input      1 Bit        Muxes := 22    
	  16 Input      1 Bit        Muxes := 7     
	   4 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module xpm_memory_base 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               2K Bit         RAMs := 1     
Module pio_ep_xpm_sdpram_wrap 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 1     
Module pio_ep_mem_access 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	              192 Bit    Registers := 1     
	               24 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input    192 Bit        Muxes := 3     
	   2 Input    160 Bit        Muxes := 3     
	   2 Input     24 Bit        Muxes := 3     
	   2 Input     20 Bit        Muxes := 3     
	   2 Input     11 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 15    
	   3 Input      1 Bit        Muxes := 12    
Module pio_rx_engine 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 2     
+---Registers : 
	               64 Bit    Registers := 4     
	               16 Bit    Registers := 1     
	               13 Bit    Registers := 1     
	               11 Bit    Registers := 4     
	                8 Bit    Registers := 6     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 13    
+---Muxes : 
	   2 Input     64 Bit        Muxes := 4     
	   3 Input     64 Bit        Muxes := 2     
	   5 Input     64 Bit        Muxes := 2     
	  10 Input     11 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 2     
	   5 Input     11 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   3 Input      8 Bit        Muxes := 1     
	   5 Input      8 Bit        Muxes := 3     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 9     
	  10 Input      3 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   6 Input      1 Bit        Muxes := 1     
	  10 Input      1 Bit        Muxes := 13    
	   3 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 20    
Module pio_tx_engine 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   2 Input     11 Bit       Adders := 6     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	              192 Bit    Registers := 1     
	               96 Bit    Registers := 1     
	               64 Bit    Registers := 2     
	               62 Bit    Registers := 1     
	               33 Bit    Registers := 1     
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	               11 Bit    Registers := 3     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 15    
+---Muxes : 
	   2 Input    192 Bit        Muxes := 5     
	   2 Input    128 Bit        Muxes := 4     
	   2 Input     64 Bit        Muxes := 2     
	   3 Input     64 Bit        Muxes := 1     
	  16 Input     64 Bit        Muxes := 1     
	  16 Input     62 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	  28 Input     13 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 14    
	   2 Input      8 Bit        Muxes := 1     
	   6 Input      7 Bit        Muxes := 2     
	   5 Input      4 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 2     
	  16 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	  16 Input      1 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 10    
	   3 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
Module pio_intr_ctrl 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   5 Input     64 Bit        Muxes := 1     
	   5 Input     32 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 4     
	   5 Input      1 Bit        Muxes := 1     
Module pio_to_ctrl 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pcie_app_uscale 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                2 Bit    Registers := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 9024 (col length:94)
BRAMs: 4032 (col length: RAMB18 288 RAMB36 144)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5544] ROM "region_select" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"xpm_memory_sdpram:/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "xpm_memory_sdpram:/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg"
INFO: [Synth 8-3886] merging instance 'pcie_app_uscale_i/PIO_i/pio_ep/ep_tx/pio_tx_sm_64.rd_data_s0_reg[160]' (FDCE) to 'pcie_app_uscale_i/PIO_i/pio_ep/ep_tx/pio_tx_sm_64.rd_data_s0_reg[161]'
INFO: [Synth 8-3886] merging instance 'pcie_app_uscale_i/PIO_i/pio_ep/ep_tx/pio_tx_sm_64.rd_data_s0_reg[161]' (FDCE) to 'pcie_app_uscale_i/PIO_i/pio_ep/ep_tx/pio_tx_sm_64.rd_data_s0_reg[162]'
INFO: [Synth 8-3886] merging instance 'pcie_app_uscale_i/PIO_i/pio_ep/ep_tx/pio_tx_sm_64.rd_data_s0_reg[162]' (FDCE) to 'pcie_app_uscale_i/PIO_i/pio_ep/ep_tx/pio_tx_sm_64.rd_data_s0_reg[163]'
INFO: [Synth 8-3886] merging instance 'pcie_app_uscale_i/PIO_i/pio_ep/ep_tx/pio_tx_sm_64.rd_data_s0_reg[163]' (FDCE) to 'pcie_app_uscale_i/PIO_i/pio_ep/ep_tx/pio_tx_sm_64.rd_data_s0_reg[164]'
INFO: [Synth 8-3886] merging instance 'pcie_app_uscale_i/PIO_i/pio_ep/ep_tx/pio_tx_sm_64.rd_data_s0_reg[164]' (FDCE) to 'pcie_app_uscale_i/PIO_i/pio_ep/ep_tx/pio_tx_sm_64.rd_data_s0_reg[165]'
INFO: [Synth 8-3886] merging instance 'pcie_app_uscale_i/PIO_i/pio_ep/ep_tx/pio_tx_sm_64.rd_data_s0_reg[165]' (FDCE) to 'pcie_app_uscale_i/PIO_i/pio_ep/ep_tx/pio_tx_sm_64.rd_data_s0_reg[166]'
INFO: [Synth 8-3886] merging instance 'pcie_app_uscale_i/PIO_i/pio_ep/ep_tx/pio_tx_sm_64.rd_data_s0_reg[166]' (FDCE) to 'pcie_app_uscale_i/PIO_i/pio_ep/ep_tx/pio_tx_sm_64.rd_data_s0_reg[167]'
INFO: [Synth 8-3886] merging instance 'pcie_app_uscale_i/PIO_i/pio_ep/ep_tx/pio_tx_sm_64.rd_data_s0_reg[167]' (FDCE) to 'pcie_app_uscale_i/PIO_i/pio_ep/ep_tx/pio_tx_sm_64.rd_data_s0_reg[168]'
INFO: [Synth 8-3886] merging instance 'pcie_app_uscale_i/PIO_i/pio_ep/ep_tx/pio_tx_sm_64.rd_data_s0_reg[168]' (FDCE) to 'pcie_app_uscale_i/PIO_i/pio_ep/ep_tx/pio_tx_sm_64.rd_data_s0_reg[169]'
INFO: [Synth 8-3886] merging instance 'pcie_app_uscale_i/PIO_i/pio_ep/ep_tx/pio_tx_sm_64.rd_data_s0_reg[169]' (FDCE) to 'pcie_app_uscale_i/PIO_i/pio_ep/ep_tx/pio_tx_sm_64.rd_data_s0_reg[170]'
INFO: [Synth 8-3886] merging instance 'pcie_app_uscale_i/PIO_i/pio_ep/ep_tx/pio_tx_sm_64.rd_data_s0_reg[170]' (FDCE) to 'pcie_app_uscale_i/PIO_i/pio_ep/ep_tx/pio_tx_sm_64.rd_data_s0_reg[171]'
INFO: [Synth 8-3886] merging instance 'pcie_app_uscale_i/PIO_i/pio_ep/ep_tx/pio_tx_sm_64.rd_data_s0_reg[171]' (FDCE) to 'pcie_app_uscale_i/PIO_i/pio_ep/ep_tx/pio_tx_sm_64.rd_data_s0_reg[172]'
INFO: [Synth 8-3886] merging instance 'pcie_app_uscale_i/PIO_i/pio_ep/ep_tx/pio_tx_sm_64.rd_data_s0_reg[172]' (FDCE) to 'pcie_app_uscale_i/PIO_i/pio_ep/ep_tx/pio_tx_sm_64.rd_data_s0_reg[173]'
INFO: [Synth 8-3886] merging instance 'pcie_app_uscale_i/PIO_i/pio_ep/ep_tx/pio_tx_sm_64.rd_data_s0_reg[173]' (FDCE) to 'pcie_app_uscale_i/PIO_i/pio_ep/ep_tx/pio_tx_sm_64.rd_data_s0_reg[174]'
INFO: [Synth 8-3886] merging instance 'pcie_app_uscale_i/PIO_i/pio_ep/ep_tx/pio_tx_sm_64.rd_data_s0_reg[174]' (FDCE) to 'pcie_app_uscale_i/PIO_i/pio_ep/ep_tx/pio_tx_sm_64.rd_data_s0_reg[175]'
INFO: [Synth 8-3886] merging instance 'pcie_app_uscale_i/PIO_i/pio_ep/ep_tx/pio_tx_sm_64.rd_data_s0_reg[175]' (FDCE) to 'pcie_app_uscale_i/PIO_i/pio_ep/ep_tx/pio_tx_sm_64.rd_data_s0_reg[176]'
INFO: [Synth 8-3886] merging instance 'pcie_app_uscale_i/PIO_i/pio_ep/ep_tx/pio_tx_sm_64.rd_data_s0_reg[176]' (FDCE) to 'pcie_app_uscale_i/PIO_i/pio_ep/ep_tx/pio_tx_sm_64.rd_data_s0_reg[177]'
INFO: [Synth 8-3886] merging instance 'pcie_app_uscale_i/PIO_i/pio_ep/ep_tx/pio_tx_sm_64.rd_data_s0_reg[177]' (FDCE) to 'pcie_app_uscale_i/PIO_i/pio_ep/ep_tx/pio_tx_sm_64.rd_data_s0_reg[178]'
INFO: [Synth 8-3886] merging instance 'pcie_app_uscale_i/PIO_i/pio_ep/ep_tx/pio_tx_sm_64.rd_data_s0_reg[178]' (FDCE) to 'pcie_app_uscale_i/PIO_i/pio_ep/ep_tx/pio_tx_sm_64.rd_data_s0_reg[179]'
INFO: [Synth 8-3886] merging instance 'pcie_app_uscale_i/PIO_i/pio_ep/ep_tx/pio_tx_sm_64.rd_data_s0_reg[179]' (FDCE) to 'pcie_app_uscale_i/PIO_i/pio_ep/ep_tx/pio_tx_sm_64.rd_data_s0_reg[180]'
INFO: [Synth 8-3886] merging instance 'pcie_app_uscale_i/PIO_i/pio_ep/ep_tx/pio_tx_sm_64.rd_data_s0_reg[180]' (FDCE) to 'pcie_app_uscale_i/PIO_i/pio_ep/ep_tx/pio_tx_sm_64.rd_data_s0_reg[181]'
INFO: [Synth 8-3886] merging instance 'pcie_app_uscale_i/PIO_i/pio_ep/ep_tx/pio_tx_sm_64.rd_data_s0_reg[181]' (FDCE) to 'pcie_app_uscale_i/PIO_i/pio_ep/ep_tx/pio_tx_sm_64.rd_data_s0_reg[182]'
INFO: [Synth 8-3886] merging instance 'pcie_app_uscale_i/PIO_i/pio_ep/ep_tx/pio_tx_sm_64.rd_data_s0_reg[182]' (FDCE) to 'pcie_app_uscale_i/PIO_i/pio_ep/ep_tx/pio_tx_sm_64.rd_data_s0_reg[183]'
INFO: [Synth 8-3886] merging instance 'pcie_app_uscale_i/PIO_i/pio_ep/ep_tx/pio_tx_sm_64.rd_data_s0_reg[183]' (FDCE) to 'pcie_app_uscale_i/PIO_i/pio_ep/ep_tx/pio_tx_sm_64.rd_data_s0_reg[184]'
INFO: [Synth 8-3886] merging instance 'pcie_app_uscale_i/PIO_i/pio_ep/ep_tx/pio_tx_sm_64.rd_data_s0_reg[184]' (FDCE) to 'pcie_app_uscale_i/PIO_i/pio_ep/ep_tx/pio_tx_sm_64.rd_data_s0_reg[185]'
INFO: [Synth 8-3886] merging instance 'pcie_app_uscale_i/PIO_i/pio_ep/ep_tx/pio_tx_sm_64.rd_data_s0_reg[185]' (FDCE) to 'pcie_app_uscale_i/PIO_i/pio_ep/ep_tx/pio_tx_sm_64.rd_data_s0_reg[186]'
INFO: [Synth 8-3886] merging instance 'pcie_app_uscale_i/PIO_i/pio_ep/ep_tx/pio_tx_sm_64.rd_data_s0_reg[186]' (FDCE) to 'pcie_app_uscale_i/PIO_i/pio_ep/ep_tx/pio_tx_sm_64.rd_data_s0_reg[187]'
INFO: [Synth 8-3886] merging instance 'pcie_app_uscale_i/PIO_i/pio_ep/ep_tx/pio_tx_sm_64.rd_data_s0_reg[187]' (FDCE) to 'pcie_app_uscale_i/PIO_i/pio_ep/ep_tx/pio_tx_sm_64.rd_data_s0_reg[188]'
INFO: [Synth 8-3886] merging instance 'pcie_app_uscale_i/PIO_i/pio_ep/ep_tx/pio_tx_sm_64.rd_data_s0_reg[188]' (FDCE) to 'pcie_app_uscale_i/PIO_i/pio_ep/ep_tx/pio_tx_sm_64.rd_data_s0_reg[189]'
INFO: [Synth 8-3886] merging instance 'pcie_app_uscale_i/PIO_i/pio_ep/ep_tx/pio_tx_sm_64.rd_data_s0_reg[189]' (FDCE) to 'pcie_app_uscale_i/PIO_i/pio_ep/ep_tx/pio_tx_sm_64.rd_data_s0_reg[190]'
INFO: [Synth 8-3886] merging instance 'pcie_app_uscale_i/PIO_i/pio_ep/ep_tx/pio_tx_sm_64.rd_data_s0_reg[190]' (FDCE) to 'pcie_app_uscale_i/PIO_i/pio_ep/ep_tx/pio_tx_sm_64.rd_data_s0_reg[191]'
INFO: [Synth 8-3886] merging instance 'pcie_app_uscale_i/PIO_i/pio_ep/ep_tx/pio_tx_sm_64.rd_data_s0_reg[191]' (FDCE) to 'pcie_app_uscale_i/PIO_i/pio_ep/ep_tx/pio_tx_sm_64.rd_data_s0_reg[128]'
INFO: [Synth 8-3886] merging instance 'pcie_app_uscale_i/PIO_i/pio_ep/ep_mem/pio_ep_mem_access_64.wr_data_reg0_reg[160]' (FDCE) to 'pcie_app_uscale_i/PIO_i/pio_ep/ep_mem/pio_ep_mem_access_64.wr_data_reg0_reg[161]'
INFO: [Synth 8-3886] merging instance 'pcie_app_uscale_i/PIO_i/pio_ep/ep_mem/pio_ep_mem_access_64.wr_data_reg0_reg[161]' (FDCE) to 'pcie_app_uscale_i/PIO_i/pio_ep/ep_mem/pio_ep_mem_access_64.wr_data_reg0_reg[162]'
INFO: [Synth 8-3886] merging instance 'pcie_app_uscale_i/PIO_i/pio_ep/ep_mem/pio_ep_mem_access_64.wr_data_reg0_reg[162]' (FDCE) to 'pcie_app_uscale_i/PIO_i/pio_ep/ep_mem/pio_ep_mem_access_64.wr_data_reg0_reg[163]'
INFO: [Synth 8-3886] merging instance 'pcie_app_uscale_i/PIO_i/pio_ep/ep_mem/pio_ep_mem_access_64.wr_data_reg0_reg[163]' (FDCE) to 'pcie_app_uscale_i/PIO_i/pio_ep/ep_mem/pio_ep_mem_access_64.wr_data_reg0_reg[164]'
INFO: [Synth 8-3886] merging instance 'pcie_app_uscale_i/PIO_i/pio_ep/ep_mem/pio_ep_mem_access_64.wr_data_reg0_reg[164]' (FDCE) to 'pcie_app_uscale_i/PIO_i/pio_ep/ep_mem/pio_ep_mem_access_64.wr_data_reg0_reg[165]'
INFO: [Synth 8-3886] merging instance 'pcie_app_uscale_i/PIO_i/pio_ep/ep_mem/pio_ep_mem_access_64.wr_data_reg0_reg[165]' (FDCE) to 'pcie_app_uscale_i/PIO_i/pio_ep/ep_mem/pio_ep_mem_access_64.wr_data_reg0_reg[166]'
INFO: [Synth 8-3886] merging instance 'pcie_app_uscale_i/PIO_i/pio_ep/ep_mem/pio_ep_mem_access_64.wr_data_reg0_reg[166]' (FDCE) to 'pcie_app_uscale_i/PIO_i/pio_ep/ep_mem/pio_ep_mem_access_64.wr_data_reg0_reg[167]'
INFO: [Synth 8-3886] merging instance 'pcie_app_uscale_i/PIO_i/pio_ep/ep_mem/pio_ep_mem_access_64.wr_data_reg0_reg[167]' (FDCE) to 'pcie_app_uscale_i/PIO_i/pio_ep/ep_mem/pio_ep_mem_access_64.wr_data_reg0_reg[168]'
INFO: [Synth 8-3886] merging instance 'pcie_app_uscale_i/PIO_i/pio_ep/ep_mem/pio_ep_mem_access_64.wr_mem_be_reg[20]' (FDCE) to 'pcie_app_uscale_i/PIO_i/pio_ep/ep_mem/pio_ep_mem_access_64.wr_data_reg0_reg[168]'
INFO: [Synth 8-3886] merging instance 'pcie_app_uscale_i/PIO_i/pio_ep/ep_mem/pio_ep_mem_access_64.wr_data_reg0_reg[168]' (FDCE) to 'pcie_app_uscale_i/PIO_i/pio_ep/ep_mem/pio_ep_mem_access_64.wr_data_reg0_reg[169]'
INFO: [Synth 8-3886] merging instance 'pcie_app_uscale_i/PIO_i/pio_ep/ep_mem/pio_ep_mem_access_64.wr_data_reg0_reg[169]' (FDCE) to 'pcie_app_uscale_i/PIO_i/pio_ep/ep_mem/pio_ep_mem_access_64.wr_data_reg0_reg[170]'
INFO: [Synth 8-3886] merging instance 'pcie_app_uscale_i/PIO_i/pio_ep/ep_mem/pio_ep_mem_access_64.wr_data_reg0_reg[170]' (FDCE) to 'pcie_app_uscale_i/PIO_i/pio_ep/ep_mem/pio_ep_mem_access_64.wr_data_reg0_reg[171]'
INFO: [Synth 8-3886] merging instance 'pcie_app_uscale_i/PIO_i/pio_ep/ep_mem/pio_ep_mem_access_64.wr_data_reg0_reg[171]' (FDCE) to 'pcie_app_uscale_i/PIO_i/pio_ep/ep_mem/pio_ep_mem_access_64.wr_data_reg0_reg[172]'
INFO: [Synth 8-3886] merging instance 'pcie_app_uscale_i/PIO_i/pio_ep/ep_mem/pio_ep_mem_access_64.wr_data_reg0_reg[172]' (FDCE) to 'pcie_app_uscale_i/PIO_i/pio_ep/ep_mem/pio_ep_mem_access_64.wr_data_reg0_reg[173]'
INFO: [Synth 8-3886] merging instance 'pcie_app_uscale_i/PIO_i/pio_ep/ep_mem/pio_ep_mem_access_64.wr_data_reg0_reg[173]' (FDCE) to 'pcie_app_uscale_i/PIO_i/pio_ep/ep_mem/pio_ep_mem_access_64.wr_data_reg0_reg[174]'
INFO: [Synth 8-3886] merging instance 'pcie_app_uscale_i/PIO_i/pio_ep/ep_mem/pio_ep_mem_access_64.wr_data_reg0_reg[174]' (FDCE) to 'pcie_app_uscale_i/PIO_i/pio_ep/ep_mem/pio_ep_mem_access_64.wr_data_reg0_reg[175]'
INFO: [Synth 8-3886] merging instance 'pcie_app_uscale_i/PIO_i/pio_ep/ep_mem/pio_ep_mem_access_64.wr_data_reg0_reg[175]' (FDCE) to 'pcie_app_uscale_i/PIO_i/pio_ep/ep_mem/pio_ep_mem_access_64.wr_data_reg0_reg[176]'
INFO: [Synth 8-3886] merging instance 'pcie_app_uscale_i/PIO_i/pio_ep/ep_mem/pio_ep_mem_access_64.wr_mem_be_reg[21]' (FDCE) to 'pcie_app_uscale_i/PIO_i/pio_ep/ep_mem/pio_ep_mem_access_64.wr_data_reg0_reg[176]'
INFO: [Synth 8-3886] merging instance 'pcie_app_uscale_i/PIO_i/pio_ep/ep_mem/pio_ep_mem_access_64.wr_data_reg0_reg[176]' (FDCE) to 'pcie_app_uscale_i/PIO_i/pio_ep/ep_mem/pio_ep_mem_access_64.wr_data_reg0_reg[177]'
INFO: [Synth 8-3886] merging instance 'pcie_app_uscale_i/PIO_i/pio_ep/ep_mem/pio_ep_mem_access_64.wr_data_reg0_reg[177]' (FDCE) to 'pcie_app_uscale_i/PIO_i/pio_ep/ep_mem/pio_ep_mem_access_64.wr_data_reg0_reg[178]'
INFO: [Synth 8-3886] merging instance 'pcie_app_uscale_i/PIO_i/pio_ep/ep_mem/pio_ep_mem_access_64.wr_data_reg0_reg[178]' (FDCE) to 'pcie_app_uscale_i/PIO_i/pio_ep/ep_mem/pio_ep_mem_access_64.wr_data_reg0_reg[179]'
INFO: [Synth 8-3886] merging instance 'pcie_app_uscale_i/PIO_i/pio_ep/ep_mem/pio_ep_mem_access_64.wr_data_reg0_reg[179]' (FDCE) to 'pcie_app_uscale_i/PIO_i/pio_ep/ep_mem/pio_ep_mem_access_64.wr_data_reg0_reg[180]'
INFO: [Synth 8-3886] merging instance 'pcie_app_uscale_i/PIO_i/pio_ep/ep_mem/pio_ep_mem_access_64.wr_data_reg0_reg[180]' (FDCE) to 'pcie_app_uscale_i/PIO_i/pio_ep/ep_mem/pio_ep_mem_access_64.wr_data_reg0_reg[181]'
INFO: [Synth 8-3886] merging instance 'pcie_app_uscale_i/PIO_i/pio_ep/ep_mem/pio_ep_mem_access_64.wr_data_reg0_reg[181]' (FDCE) to 'pcie_app_uscale_i/PIO_i/pio_ep/ep_mem/pio_ep_mem_access_64.wr_data_reg0_reg[182]'
INFO: [Synth 8-3886] merging instance 'pcie_app_uscale_i/PIO_i/pio_ep/ep_mem/pio_ep_mem_access_64.wr_data_reg0_reg[182]' (FDCE) to 'pcie_app_uscale_i/PIO_i/pio_ep/ep_mem/pio_ep_mem_access_64.wr_data_reg0_reg[183]'
INFO: [Synth 8-3886] merging instance 'pcie_app_uscale_i/PIO_i/pio_ep/ep_mem/pio_ep_mem_access_64.wr_data_reg0_reg[183]' (FDCE) to 'pcie_app_uscale_i/PIO_i/pio_ep/ep_mem/pio_ep_mem_access_64.wr_data_reg0_reg[184]'
INFO: [Synth 8-3886] merging instance 'pcie_app_uscale_i/PIO_i/pio_ep/ep_mem/pio_ep_mem_access_64.wr_mem_be_reg[22]' (FDCE) to 'pcie_app_uscale_i/PIO_i/pio_ep/ep_mem/pio_ep_mem_access_64.wr_data_reg0_reg[184]'
INFO: [Synth 8-3886] merging instance 'pcie_app_uscale_i/PIO_i/pio_ep/ep_mem/pio_ep_mem_access_64.wr_data_reg0_reg[184]' (FDCE) to 'pcie_app_uscale_i/PIO_i/pio_ep/ep_mem/pio_ep_mem_access_64.wr_data_reg0_reg[185]'
INFO: [Synth 8-3886] merging instance 'pcie_app_uscale_i/PIO_i/pio_ep/ep_mem/pio_ep_mem_access_64.wr_data_reg0_reg[185]' (FDCE) to 'pcie_app_uscale_i/PIO_i/pio_ep/ep_mem/pio_ep_mem_access_64.wr_data_reg0_reg[186]'
INFO: [Synth 8-3886] merging instance 'pcie_app_uscale_i/PIO_i/pio_ep/ep_mem/pio_ep_mem_access_64.wr_data_reg0_reg[186]' (FDCE) to 'pcie_app_uscale_i/PIO_i/pio_ep/ep_mem/pio_ep_mem_access_64.wr_data_reg0_reg[187]'
INFO: [Synth 8-3886] merging instance 'pcie_app_uscale_i/PIO_i/pio_ep/ep_mem/pio_ep_mem_access_64.wr_data_reg0_reg[187]' (FDCE) to 'pcie_app_uscale_i/PIO_i/pio_ep/ep_mem/pio_ep_mem_access_64.wr_data_reg0_reg[188]'
INFO: [Synth 8-3886] merging instance 'pcie_app_uscale_i/PIO_i/pio_ep/ep_mem/pio_ep_mem_access_64.wr_data_reg0_reg[188]' (FDCE) to 'pcie_app_uscale_i/PIO_i/pio_ep/ep_mem/pio_ep_mem_access_64.wr_data_reg0_reg[189]'
INFO: [Synth 8-3886] merging instance 'pcie_app_uscale_i/PIO_i/pio_ep/ep_mem/pio_ep_mem_access_64.wr_data_reg0_reg[189]' (FDCE) to 'pcie_app_uscale_i/PIO_i/pio_ep/ep_mem/pio_ep_mem_access_64.wr_data_reg0_reg[190]'
INFO: [Synth 8-3886] merging instance 'pcie_app_uscale_i/PIO_i/pio_ep/ep_mem/pio_ep_mem_access_64.wr_data_reg0_reg[190]' (FDCE) to 'pcie_app_uscale_i/PIO_i/pio_ep/ep_mem/pio_ep_mem_access_64.wr_data_reg0_reg[191]'
INFO: [Synth 8-3886] merging instance 'pcie_app_uscale_i/PIO_i/pio_ep/ep_mem/pio_ep_mem_access_64.wr_data_reg0_reg[191]' (FDCE) to 'pcie_app_uscale_i/PIO_i/pio_ep/ep_mem/pio_ep_mem_access_64.wr_mem_be_reg[23]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pcie_app_uscale_i/PIO_i/pio_ep /ep_mem/\pio_ep_mem_access_64.wr_mem_be_reg[23] )
INFO: [Synth 8-3886] merging instance 'pcie_app_uscale_i/PIO_i/pio_ep/ep_tx/pio_tx_sm_64.rd_data_s0_reg[128]' (FDCE) to 'pcie_app_uscale_i/PIO_i/pio_ep/ep_tx/pio_tx_sm_64.rd_data_s0_reg[129]'
INFO: [Synth 8-3886] merging instance 'pcie_app_uscale_i/PIO_i/pio_ep/ep_tx/pio_tx_sm_64.rd_data_s0_reg[129]' (FDCE) to 'pcie_app_uscale_i/PIO_i/pio_ep/ep_tx/pio_tx_sm_64.rd_data_s0_reg[130]'
INFO: [Synth 8-3886] merging instance 'pcie_app_uscale_i/PIO_i/pio_ep/ep_tx/pio_tx_sm_64.rd_data_s0_reg[130]' (FDCE) to 'pcie_app_uscale_i/PIO_i/pio_ep/ep_tx/pio_tx_sm_64.rd_data_s0_reg[131]'
INFO: [Synth 8-3886] merging instance 'pcie_app_uscale_i/PIO_i/pio_ep/ep_tx/pio_tx_sm_64.rd_data_s0_reg[131]' (FDCE) to 'pcie_app_uscale_i/PIO_i/pio_ep/ep_tx/pio_tx_sm_64.rd_data_s0_reg[132]'
INFO: [Synth 8-3886] merging instance 'pcie_app_uscale_i/PIO_i/pio_ep/ep_tx/pio_tx_sm_64.rd_data_s0_reg[132]' (FDCE) to 'pcie_app_uscale_i/PIO_i/pio_ep/ep_tx/pio_tx_sm_64.rd_data_s0_reg[133]'
INFO: [Synth 8-3886] merging instance 'pcie_app_uscale_i/PIO_i/pio_ep/ep_tx/pio_tx_sm_64.rd_data_s0_reg[133]' (FDCE) to 'pcie_app_uscale_i/PIO_i/pio_ep/ep_tx/pio_tx_sm_64.rd_data_s0_reg[134]'
INFO: [Synth 8-3886] merging instance 'pcie_app_uscale_i/PIO_i/pio_ep/ep_tx/pio_tx_sm_64.rd_data_s0_reg[134]' (FDCE) to 'pcie_app_uscale_i/PIO_i/pio_ep/ep_tx/pio_tx_sm_64.rd_data_s0_reg[135]'
INFO: [Synth 8-3886] merging instance 'pcie_app_uscale_i/PIO_i/pio_ep/ep_tx/pio_tx_sm_64.rd_data_s0_reg[135]' (FDCE) to 'pcie_app_uscale_i/PIO_i/pio_ep/ep_tx/pio_tx_sm_64.rd_data_s0_reg[136]'
INFO: [Synth 8-3886] merging instance 'pcie_app_uscale_i/PIO_i/pio_ep/ep_tx/pio_tx_sm_64.rd_data_s0_reg[136]' (FDCE) to 'pcie_app_uscale_i/PIO_i/pio_ep/ep_tx/pio_tx_sm_64.rd_data_s0_reg[137]'
INFO: [Synth 8-3886] merging instance 'pcie_app_uscale_i/PIO_i/pio_ep/ep_tx/pio_tx_sm_64.rd_data_s0_reg[137]' (FDCE) to 'pcie_app_uscale_i/PIO_i/pio_ep/ep_tx/pio_tx_sm_64.rd_data_s0_reg[138]'
INFO: [Synth 8-3886] merging instance 'pcie_app_uscale_i/PIO_i/pio_ep/ep_tx/pio_tx_sm_64.rd_data_s0_reg[138]' (FDCE) to 'pcie_app_uscale_i/PIO_i/pio_ep/ep_tx/pio_tx_sm_64.rd_data_s0_reg[139]'
INFO: [Synth 8-3886] merging instance 'pcie_app_uscale_i/PIO_i/pio_ep/ep_tx/pio_tx_sm_64.rd_data_s0_reg[139]' (FDCE) to 'pcie_app_uscale_i/PIO_i/pio_ep/ep_tx/pio_tx_sm_64.rd_data_s0_reg[140]'
INFO: [Synth 8-3886] merging instance 'pcie_app_uscale_i/PIO_i/pio_ep/ep_tx/pio_tx_sm_64.rd_data_s0_reg[140]' (FDCE) to 'pcie_app_uscale_i/PIO_i/pio_ep/ep_tx/pio_tx_sm_64.rd_data_s0_reg[141]'
INFO: [Synth 8-3886] merging instance 'pcie_app_uscale_i/PIO_i/pio_ep/ep_tx/pio_tx_sm_64.rd_data_s0_reg[141]' (FDCE) to 'pcie_app_uscale_i/PIO_i/pio_ep/ep_tx/pio_tx_sm_64.rd_data_s0_reg[142]'
INFO: [Synth 8-3886] merging instance 'pcie_app_uscale_i/PIO_i/pio_ep/ep_tx/pio_tx_sm_64.rd_data_s0_reg[142]' (FDCE) to 'pcie_app_uscale_i/PIO_i/pio_ep/ep_tx/pio_tx_sm_64.rd_data_s0_reg[143]'
INFO: [Synth 8-3886] merging instance 'pcie_app_uscale_i/PIO_i/pio_ep/ep_tx/pio_tx_sm_64.rd_data_s0_reg[143]' (FDCE) to 'pcie_app_uscale_i/PIO_i/pio_ep/ep_tx/pio_tx_sm_64.rd_data_s0_reg[144]'
INFO: [Synth 8-3886] merging instance 'pcie_app_uscale_i/PIO_i/pio_ep/ep_tx/pio_tx_sm_64.rd_data_s0_reg[144]' (FDCE) to 'pcie_app_uscale_i/PIO_i/pio_ep/ep_tx/pio_tx_sm_64.rd_data_s0_reg[145]'
INFO: [Synth 8-3886] merging instance 'pcie_app_uscale_i/PIO_i/pio_ep/ep_tx/pio_tx_sm_64.rd_data_s0_reg[145]' (FDCE) to 'pcie_app_uscale_i/PIO_i/pio_ep/ep_tx/pio_tx_sm_64.rd_data_s0_reg[146]'
INFO: [Synth 8-3886] merging instance 'pcie_app_uscale_i/PIO_i/pio_ep/ep_tx/pio_tx_sm_64.rd_data_s0_reg[146]' (FDCE) to 'pcie_app_uscale_i/PIO_i/pio_ep/ep_tx/pio_tx_sm_64.rd_data_s0_reg[147]'
INFO: [Synth 8-3886] merging instance 'pcie_app_uscale_i/PIO_i/pio_ep/ep_tx/pio_tx_sm_64.rd_data_s0_reg[147]' (FDCE) to 'pcie_app_uscale_i/PIO_i/pio_ep/ep_tx/pio_tx_sm_64.rd_data_s0_reg[148]'
INFO: [Synth 8-3886] merging instance 'pcie_app_uscale_i/PIO_i/pio_ep/ep_tx/pio_tx_sm_64.rd_data_s0_reg[148]' (FDCE) to 'pcie_app_uscale_i/PIO_i/pio_ep/ep_tx/pio_tx_sm_64.rd_data_s0_reg[149]'
INFO: [Synth 8-3886] merging instance 'pcie_app_uscale_i/PIO_i/pio_ep/ep_tx/pio_tx_sm_64.rd_data_s0_reg[149]' (FDCE) to 'pcie_app_uscale_i/PIO_i/pio_ep/ep_tx/pio_tx_sm_64.rd_data_s0_reg[150]'
INFO: [Synth 8-3886] merging instance 'pcie_app_uscale_i/PIO_i/pio_ep/ep_tx/pio_tx_sm_64.rd_data_s0_reg[150]' (FDCE) to 'pcie_app_uscale_i/PIO_i/pio_ep/ep_tx/pio_tx_sm_64.rd_data_s0_reg[151]'
INFO: [Synth 8-3886] merging instance 'pcie_app_uscale_i/PIO_i/pio_ep/ep_tx/pio_tx_sm_64.rd_data_s0_reg[151]' (FDCE) to 'pcie_app_uscale_i/PIO_i/pio_ep/ep_tx/pio_tx_sm_64.rd_data_s0_reg[152]'
INFO: [Synth 8-3886] merging instance 'pcie_app_uscale_i/PIO_i/pio_ep/ep_tx/pio_tx_sm_64.rd_data_s0_reg[152]' (FDCE) to 'pcie_app_uscale_i/PIO_i/pio_ep/ep_tx/pio_tx_sm_64.rd_data_s0_reg[153]'
INFO: [Synth 8-3886] merging instance 'pcie_app_uscale_i/PIO_i/pio_ep/ep_tx/pio_tx_sm_64.rd_data_s0_reg[153]' (FDCE) to 'pcie_app_uscale_i/PIO_i/pio_ep/ep_tx/pio_tx_sm_64.rd_data_s0_reg[154]'
INFO: [Synth 8-3886] merging instance 'pcie_app_uscale_i/PIO_i/pio_ep/ep_tx/pio_tx_sm_64.rd_data_s0_reg[154]' (FDCE) to 'pcie_app_uscale_i/PIO_i/pio_ep/ep_tx/pio_tx_sm_64.rd_data_s0_reg[155]'
INFO: [Synth 8-3886] merging instance 'pcie_app_uscale_i/PIO_i/pio_ep/ep_tx/pio_tx_sm_64.rd_data_s0_reg[155]' (FDCE) to 'pcie_app_uscale_i/PIO_i/pio_ep/ep_tx/pio_tx_sm_64.rd_data_s0_reg[156]'
INFO: [Synth 8-3886] merging instance 'pcie_app_uscale_i/PIO_i/pio_ep/ep_tx/pio_tx_sm_64.rd_data_s0_reg[156]' (FDCE) to 'pcie_app_uscale_i/PIO_i/pio_ep/ep_tx/pio_tx_sm_64.rd_data_s0_reg[157]'
INFO: [Synth 8-3886] merging instance 'pcie_app_uscale_i/PIO_i/pio_ep/ep_tx/pio_tx_sm_64.rd_data_s0_reg[157]' (FDCE) to 'pcie_app_uscale_i/PIO_i/pio_ep/ep_tx/pio_tx_sm_64.rd_data_s0_reg[158]'
INFO: [Synth 8-3886] merging instance 'pcie_app_uscale_i/PIO_i/pio_ep/ep_tx/pio_tx_sm_64.rd_data_s0_reg[158]' (FDCE) to 'pcie_app_uscale_i/PIO_i/pio_ep/ep_tx/pio_tx_sm_64.rd_data_s0_reg[159]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pcie_app_uscale_i/PIO_i/pio_ep /ep_tx/\pio_tx_sm_64.rd_data_s0_reg[159] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\pcie_app_uscale_i/PIO_i/pio_ep /ep_tx/\tkeep_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pcie_app_uscale_i/PIO_i/pio_ep /ep_tx/\pio_tx_sm_64.rd_data_state_reg[1] )
INFO: [Synth 8-3886] merging instance 'pcie_app_uscale_i/PIO_i/pio_ep/ep_tx/rd_data_reg_reg[0]' (FDRE) to 'pcie_app_uscale_i/PIO_i/pio_ep/ep_tx/rd_data_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'pcie_app_uscale_i/PIO_i/pio_ep/ep_tx/rd_data_reg_reg[1]' (FDRE) to 'pcie_app_uscale_i/PIO_i/pio_ep/ep_tx/rd_data_reg_reg[2]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pcie_app_uscale_i/PIO_i/pio_ep /ep_tx/\rd_data_reg_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pcie_app_uscale_i/PIO_i/pio_ep /ep_intr_ctrl/\cfg_interrupt_msi_int_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pcie_app_uscale_i/PIO_i/pio_ep /ep_tx/cfg_msg_transmit_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\pcie_app_uscale_i/PIO_i/pio_ep /ep_rx/\pio_rx_sm_64_dword_aligned.pcie_cq_np_req_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pcie_app_uscale_i/PIO_i/pio_ep /ep_tx/\s_axis_cc_tuser_wo_parity_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\pcie_app_uscale_i/PIO_i/pio_ep /ep_rx/\pio_rx_sm_64_dword_aligned.m_axis_rc_tready_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pcie_app_uscale_i/PIO_i/pio_ep /ep_tx/\s_axis_rq_tdata_reg[62] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\pcie_app_uscale_i/PIO_i/pio_ep /ep_tx/\tkeep_qq_reg[0] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:29 . Memory (MB): peak = 3022.395 ; gain = 351.562 ; free physical = 50960 ; free virtual = 133900
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+-----------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name      | RTL Object                       | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+-----------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|xpm_memory_base: | gen_wr_a.gen_word_narrow.mem_reg | 256 x 8(READ_FIRST)    | W |   | 256 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|xpm_memory_base: | gen_wr_a.gen_word_narrow.mem_reg | 256 x 8(READ_FIRST)    | W |   | 256 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|xpm_memory_base: | gen_wr_a.gen_word_narrow.mem_reg | 256 x 8(READ_FIRST)    | W |   | 256 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|xpm_memory_base: | gen_wr_a.gen_word_narrow.mem_reg | 256 x 8(READ_FIRST)    | W |   | 256 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|xpm_memory_base: | gen_wr_a.gen_word_narrow.mem_reg | 256 x 8(READ_FIRST)    | W |   | 256 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|xpm_memory_base: | gen_wr_a.gen_word_narrow.mem_reg | 256 x 8(READ_FIRST)    | W |   | 256 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|xpm_memory_base: | gen_wr_a.gen_word_narrow.mem_reg | 256 x 8(READ_FIRST)    | W |   | 256 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|xpm_memory_base: | gen_wr_a.gen_word_narrow.mem_reg | 256 x 8(READ_FIRST)    | W |   | 256 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
+-----------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance pcie_app_uscale_i/PIO_i/pio_ep/ep_mem/ep_xpm_sdpram/xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst/xpm_memory_base_inst/i_0/gen_wr_a.gen_word_narrow.mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance pcie_app_uscale_i/PIO_i/pio_ep/ep_mem/ep_xpm_sdpram/xpm_memory_sdpram_inst_loop[1].xpm_memory_sdpram_inst/xpm_memory_base_inst/i_0/gen_wr_a.gen_word_narrow.mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance pcie_app_uscale_i/PIO_i/pio_ep/ep_mem/ep_xpm_sdpram/xpm_memory_sdpram_inst_loop[2].xpm_memory_sdpram_inst/xpm_memory_base_inst/i_0/gen_wr_a.gen_word_narrow.mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance pcie_app_uscale_i/PIO_i/pio_ep/ep_mem/ep_xpm_sdpram/xpm_memory_sdpram_inst_loop[3].xpm_memory_sdpram_inst/xpm_memory_base_inst/i_0/gen_wr_a.gen_word_narrow.mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance pcie_app_uscale_i/PIO_i/pio_ep/ep_mem/ep_xpm_sdpram/xpm_memory_sdpram_inst_loop[4].xpm_memory_sdpram_inst/xpm_memory_base_inst/i_0/gen_wr_a.gen_word_narrow.mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance pcie_app_uscale_i/PIO_i/pio_ep/ep_mem/ep_xpm_sdpram/xpm_memory_sdpram_inst_loop[5].xpm_memory_sdpram_inst/xpm_memory_base_inst/i_0/gen_wr_a.gen_word_narrow.mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance pcie_app_uscale_i/PIO_i/pio_ep/ep_mem/ep_xpm_sdpram/xpm_memory_sdpram_inst_loop[6].xpm_memory_sdpram_inst/xpm_memory_base_inst/i_0/gen_wr_a.gen_word_narrow.mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance pcie_app_uscale_i/PIO_i/pio_ep/ep_mem/ep_xpm_sdpram/xpm_memory_sdpram_inst_loop[7].xpm_memory_sdpram_inst/xpm_memory_base_inst/i_0/gen_wr_a.gen_word_narrow.mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'pcie4c_uscale_plus_0_i/user_clk' to pin 'pcie4c_uscale_plus_0_i/bbstub_user_clk/O'
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:46 ; elapsed = 00:01:14 . Memory (MB): peak = 3300.895 ; gain = 630.062 ; free physical = 50446 ; free virtual = 133387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:47 ; elapsed = 00:01:16 . Memory (MB): peak = 3331.926 ; gain = 661.094 ; free physical = 50440 ; free virtual = 133381
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+-----------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name      | RTL Object                       | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+-----------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|xpm_memory_base: | gen_wr_a.gen_word_narrow.mem_reg | 256 x 8(READ_FIRST)    | W |   | 256 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|xpm_memory_base: | gen_wr_a.gen_word_narrow.mem_reg | 256 x 8(READ_FIRST)    | W |   | 256 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|xpm_memory_base: | gen_wr_a.gen_word_narrow.mem_reg | 256 x 8(READ_FIRST)    | W |   | 256 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|xpm_memory_base: | gen_wr_a.gen_word_narrow.mem_reg | 256 x 8(READ_FIRST)    | W |   | 256 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|xpm_memory_base: | gen_wr_a.gen_word_narrow.mem_reg | 256 x 8(READ_FIRST)    | W |   | 256 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|xpm_memory_base: | gen_wr_a.gen_word_narrow.mem_reg | 256 x 8(READ_FIRST)    | W |   | 256 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|xpm_memory_base: | gen_wr_a.gen_word_narrow.mem_reg | 256 x 8(READ_FIRST)    | W |   | 256 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|xpm_memory_base: | gen_wr_a.gen_word_narrow.mem_reg | 256 x 8(READ_FIRST)    | W |   | 256 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
+-----------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance pcie_app_uscale_i/PIO_i/pio_ep/ep_mem/ep_xpm_sdpram/xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance pcie_app_uscale_i/PIO_i/pio_ep/ep_mem/ep_xpm_sdpram/xpm_memory_sdpram_inst_loop[1].xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance pcie_app_uscale_i/PIO_i/pio_ep/ep_mem/ep_xpm_sdpram/xpm_memory_sdpram_inst_loop[2].xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance pcie_app_uscale_i/PIO_i/pio_ep/ep_mem/ep_xpm_sdpram/xpm_memory_sdpram_inst_loop[3].xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance pcie_app_uscale_i/PIO_i/pio_ep/ep_mem/ep_xpm_sdpram/xpm_memory_sdpram_inst_loop[4].xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance pcie_app_uscale_i/PIO_i/pio_ep/ep_mem/ep_xpm_sdpram/xpm_memory_sdpram_inst_loop[5].xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance pcie_app_uscale_i/PIO_i/pio_ep/ep_mem/ep_xpm_sdpram/xpm_memory_sdpram_inst_loop[6].xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance pcie_app_uscale_i/PIO_i/pio_ep/ep_mem/ep_xpm_sdpram/xpm_memory_sdpram_inst_loop[7].xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:48 ; elapsed = 00:01:17 . Memory (MB): peak = 3347.941 ; gain = 677.109 ; free physical = 50434 ; free virtual = 133375
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:49 ; elapsed = 00:01:18 . Memory (MB): peak = 3350.910 ; gain = 680.078 ; free physical = 50434 ; free virtual = 133375
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:49 ; elapsed = 00:01:18 . Memory (MB): peak = 3350.910 ; gain = 680.078 ; free physical = 50434 ; free virtual = 133375
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:50 ; elapsed = 00:01:18 . Memory (MB): peak = 3350.910 ; gain = 680.078 ; free physical = 50434 ; free virtual = 133374
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:50 ; elapsed = 00:01:18 . Memory (MB): peak = 3350.910 ; gain = 680.078 ; free physical = 50434 ; free virtual = 133374
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:50 ; elapsed = 00:01:18 . Memory (MB): peak = 3350.910 ; gain = 680.078 ; free physical = 50434 ; free virtual = 133374
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:50 ; elapsed = 00:01:18 . Memory (MB): peak = 3350.910 ; gain = 680.078 ; free physical = 50434 ; free virtual = 133374
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+---------------------+----------+
|      |BlackBox name        |Instances |
+------+---------------------+----------+
|1     |pcie4c_uscale_plus_0 |         1|
+------+---------------------+----------+

Report Cell Usage: 
+------+---------------------+------+
|      |Cell                 |Count |
+------+---------------------+------+
|1     |pcie4c_uscale_plus_0 |     1|
|2     |IBUFDS_GTE4          |     1|
|3     |LUT1                 |     2|
|4     |LUT2                 |    66|
|5     |LUT3                 |    46|
|6     |LUT4                 |   248|
|7     |LUT5                 |   246|
|8     |LUT6                 |   387|
|9     |RAMB18E2             |     8|
|10    |FDCE                 |   364|
|11    |FDRE                 |   550|
|12    |FDSE                 |     1|
|13    |IBUF                 |     1|
+------+---------------------+------+

Report Instance Areas: 
+------+--------------------------------------------------------------------+-----------------------+------+
|      |Instance                                                            |Module                 |Cells |
+------+--------------------------------------------------------------------+-----------------------+------+
|1     |top                                                                 |                       |  5062|
|2     |  pcie_app_uscale_i                                                 |pcie_app_uscale        |  1918|
|3     |    PIO_i                                                           |pio                    |  1892|
|4     |      pio_ep                                                        |pio_ep                 |  1884|
|5     |        ep_intr_ctrl                                                |pio_intr_ctrl          |     4|
|6     |        ep_mem                                                      |pio_ep_mem_access      |   353|
|7     |          ep_xpm_sdpram                                             |pio_ep_xpm_sdpram_wrap |    25|
|8     |            \xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst  |xpm_memory_sdpram__1   |     2|
|9     |              xpm_memory_base_inst                                  |xpm_memory_base__1     |     2|
|10    |            \xpm_memory_sdpram_inst_loop[1].xpm_memory_sdpram_inst  |xpm_memory_sdpram__2   |     2|
|11    |              xpm_memory_base_inst                                  |xpm_memory_base__2     |     2|
|12    |            \xpm_memory_sdpram_inst_loop[2].xpm_memory_sdpram_inst  |xpm_memory_sdpram__3   |     2|
|13    |              xpm_memory_base_inst                                  |xpm_memory_base__3     |     2|
|14    |            \xpm_memory_sdpram_inst_loop[3].xpm_memory_sdpram_inst  |xpm_memory_sdpram__4   |     2|
|15    |              xpm_memory_base_inst                                  |xpm_memory_base__4     |     2|
|16    |            \xpm_memory_sdpram_inst_loop[4].xpm_memory_sdpram_inst  |xpm_memory_sdpram__5   |     2|
|17    |              xpm_memory_base_inst                                  |xpm_memory_base__5     |     2|
|18    |            \xpm_memory_sdpram_inst_loop[5].xpm_memory_sdpram_inst  |xpm_memory_sdpram__6   |     2|
|19    |              xpm_memory_base_inst                                  |xpm_memory_base__6     |     2|
|20    |            \xpm_memory_sdpram_inst_loop[6].xpm_memory_sdpram_inst  |xpm_memory_sdpram__7   |     2|
|21    |              xpm_memory_base_inst                                  |xpm_memory_base__7     |     2|
|22    |            \xpm_memory_sdpram_inst_loop[7].xpm_memory_sdpram_inst  |xpm_memory_sdpram      |     2|
|23    |              xpm_memory_base_inst                                  |xpm_memory_base        |     2|
|24    |        ep_rx                                                       |pio_rx_engine          |   734|
|25    |        ep_tx                                                       |pio_tx_engine          |   793|
|26    |      pio_to                                                        |pio_to_ctrl            |     4|
+------+--------------------------------------------------------------------+-----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:50 ; elapsed = 00:01:18 . Memory (MB): peak = 3350.910 ; gain = 680.078 ; free physical = 50434 ; free virtual = 133374
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 375 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:42 ; elapsed = 00:01:09 . Memory (MB): peak = 3350.910 ; gain = 454.797 ; free physical = 50470 ; free virtual = 133411
Synthesis Optimization Complete : Time (s): cpu = 00:00:50 ; elapsed = 00:01:18 . Memory (MB): peak = 3350.918 ; gain = 680.078 ; free physical = 50484 ; free virtual = 133425
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3439.371 ; gain = 0.000 ; free physical = 50378 ; free virtual = 133319
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  IBUF => IBUF (IBUFCTRL, INBUF): 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
267 Infos, 134 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:08 ; elapsed = 00:01:46 . Memory (MB): peak = 3439.371 ; gain = 2008.473 ; free physical = 50479 ; free virtual = 133420
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3439.371 ; gain = 0.000 ; free physical = 50479 ; free virtual = 133420
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/dlau/tmp/pcie_git/pcie_exdes/pcie4c_uscale_plus_0_ex/pcie4c_uscale_plus_0_ex.runs/synth_1/xilinx_pcie4_uscale_ep.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file xilinx_pcie4_uscale_ep_utilization_synth.rpt -pb xilinx_pcie4_uscale_ep_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Aug  1 12:23:09 2019...
