# RiscvSingleCycle Core Configuration (for PdatRiscvDsl)
# Single-cycle RISC-V implementation with RV32E (16 registers)

core_name: "riscvsinglecycle"
architecture: "rv32"

# Where to inject inline assumptions (single injection point for DSL codegen)
injection:
  module_path: "RiscvSingleCycle_riscv_core"
  description: "Top-level core - has sequential context with PC/regfile"

# Signal naming conventions
signals:
  # Clock/reset
  clk: "clk"
  rst_n: "rst_n"  # Active-low reset in top-level core

  # Instruction signal in top-level core
  instruction_data: "imem_rdata"  # Instruction from memory

  # PC signal
  pc: "pc"

# VCD analysis configuration
vcd:
  testbench_prefix: "tb_riscv.dut"
