OpenROAD v2.0-21872-gd51df1dea5 
Features included (+) or not (-): +GPU +GUI +Python
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO ORD-0030] Using 24 thread(s).
source /home/h3sun/720-noc-project/OpenROAD-flow-scripts/flow/platforms/asap7/liberty_suppressions.tcl
suppress_message STA 1212
[INFO DRT-0149] Reading tech and libs.

Units:                1000
Number of layers:     21
Number of macros:     212
Number of vias:       14
Number of viarulegen: 11

[INFO DRT-0150] Reading design.

Design:                   credit_pi_switch_wrap
Die area:                 ( 0 0 ) ( 133652 133652 )
Number of track patterns: 32
Number of DEF vias:       0
Number of components:     57369
Number of terminals:      166
Number of snets:          2
Number of nets:           55110

[INFO DRT-0167] List of default vias:
  Layer V2
    default via: VIA23
  Layer V3
    default via: VIA34
  Layer V4
    default via: VIA45
  Layer V5
    default via: VIA56
  Layer V6
    default via: VIA67
  Layer V7
    default via: VIA78
  Layer V8
    default via: VIA89
  Layer V9
    default via: VIA9Pad
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
[INFO DRT-0164] Number of unique instances = 250.
[INFO DRT-0168] Init region query.
[INFO DRT-0024]   Complete Active.
[INFO DRT-0024]   Complete V0.
[INFO DRT-0024]   Complete M1.
[INFO DRT-0024]   Complete V1.
[INFO DRT-0024]   Complete M2.
[INFO DRT-0024]   Complete V2.
[INFO DRT-0024]   Complete M3.
[INFO DRT-0024]   Complete V3.
[INFO DRT-0024]   Complete M4.
[INFO DRT-0024]   Complete V4.
[INFO DRT-0024]   Complete M5.
[INFO DRT-0024]   Complete V5.
[INFO DRT-0024]   Complete M6.
[INFO DRT-0024]   Complete V6.
[INFO DRT-0024]   Complete M7.
[INFO DRT-0024]   Complete V7.
[INFO DRT-0024]   Complete M8.
[INFO DRT-0024]   Complete V8.
[INFO DRT-0024]   Complete M9.
[INFO DRT-0024]   Complete V9.
[INFO DRT-0024]   Complete Pad.
[INFO DRT-0033] Active shape region query size = 0.
[INFO DRT-0033] V0 shape region query size = 0.
[INFO DRT-0033] M1 shape region query size = 1026296.
[INFO DRT-0033] V1 shape region query size = 1814896.
[INFO DRT-0033] M2 shape region query size = 41450.
[INFO DRT-0033] V2 shape region query size = 34560.
[INFO DRT-0033] M3 shape region query size = 34560.
[INFO DRT-0033] V3 shape region query size = 23040.
[INFO DRT-0033] M4 shape region query size = 23164.
[INFO DRT-0033] V4 shape region query size = 23040.
[INFO DRT-0033] M5 shape region query size = 12762.
[INFO DRT-0033] V5 shape region query size = 2304.
[INFO DRT-0033] M6 shape region query size = 1200.
[INFO DRT-0033] V6 shape region query size = 0.
[INFO DRT-0033] M7 shape region query size = 0.
[INFO DRT-0033] V7 shape region query size = 0.
[INFO DRT-0033] M8 shape region query size = 0.
[INFO DRT-0033] V8 shape region query size = 0.
[INFO DRT-0033] M9 shape region query size = 0.
[INFO DRT-0033] V9 shape region query size = 0.
[INFO DRT-0033] Pad shape region query size = 0.
[INFO DRT-0165] Start pin access.
[INFO DRT-0076]   Complete 1000 pins.
[INFO DRT-0078]   Complete 1439 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0079]   Complete 200 unique inst patterns.
[INFO DRT-0081]   Complete 250 unique inst patterns.
[INFO DRT-0082]   Complete 10000 groups.
[INFO DRT-0082]   Complete 20000 groups.
[INFO DRT-0082]   Complete 30000 groups.
[INFO DRT-0084]   Complete 37047 groups.
#scanned instances     = 57369
#unique  instances     = 250
#stdCellGenAp          = 7567
#stdCellValidPlanarAp  = 66
#stdCellValidViaAp     = 6225
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 180506
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:11:50, elapsed time = 00:00:34, memory = 491.21 (MB), peak = 530.52 (MB)
global_route -congestion_report_file ./reports/asap7/credit-pi-switch-top/base/congestion.rpt -congestion_iterations 30 -congestion_report_iter_step 5 -verbose
[INFO GRT-0020] Min routing layer: M2
[INFO GRT-0021] Max routing layer: M7
[INFO GRT-0022] Global adjustment: 0%
[INFO GRT-0023] Grid origin: (0, 0)
[INFO GRT-0043] No OR_DEFAULT vias defined.
[INFO GRT-0088] Layer M1      Track-Pitch = 0.0360  line-2-Via Pitch: 0.0360
[INFO GRT-0088] Layer M2      Track-Pitch = 0.0390  line-2-Via Pitch: 0.0360
[INFO GRT-0088] Layer M3      Track-Pitch = 0.0360  line-2-Via Pitch: 0.0360
[INFO GRT-0088] Layer M4      Track-Pitch = 0.0480  line-2-Via Pitch: 0.0480
[INFO GRT-0088] Layer M5      Track-Pitch = 0.0480  line-2-Via Pitch: 0.0480
[INFO GRT-0088] Layer M6      Track-Pitch = 0.0640  line-2-Via Pitch: 0.0640
[INFO GRT-0088] Layer M7      Track-Pitch = 0.0640  line-2-Via Pitch: 0.0640
[INFO GRT-0003] Macros: 0
[INFO GRT-0043] No OR_DEFAULT vias defined.
[INFO GRT-0004] Blockages: 28932
[INFO GRT-0019] Found 229 clock nets.
[INFO GRT-0001] Minimum degree: 2
[INFO GRT-0002] Maximum degree: 52

[INFO GRT-0053] Routing resources analysis:
          Routing      Original      Derated      Resource
Layer     Direction    Resources     Resources    Reduction (%)
---------------------------------------------------------------
M1         Vertical            0             0          0.00%
M2         Horizontal     794846        412121          48.15%
M3         Vertical       916864        640836          30.11%
M4         Horizontal     672334        475536          29.27%
M5         Vertical       672334        458304          31.83%
M6         Horizontal     489060        320958          34.37%
M7         Vertical       489060        365310          25.30%
---------------------------------------------------------------

[INFO GRT-0197] Via related to pin nodes: 331820
[INFO GRT-0198] Via related Steiner nodes: 11589
[INFO GRT-0199] Via filling finished.
[INFO GRT-0111] Final number of vias: 430689
[INFO GRT-0112] Final usage 3D: 1761569

[INFO GRT-0096] Final congestion report:
Layer         Resource        Demand        Usage (%)    Max H / Max V / Total Overflow
---------------------------------------------------------------------------------------
M1                   0             0            0.00%             0 /  0 /  0
M2              412121        166247           40.34%             0 /  0 /  0
M3              640836        208625           32.56%             0 /  0 /  0
M4              475536         72736           15.30%             0 /  0 /  0
M5              458304         18862            4.12%             0 /  0 /  0
M6              320958          2264            0.71%             0 /  0 /  0
M7              365310           768            0.21%             0 /  0 /  0
---------------------------------------------------------------------------------------
Total          2673065        469502           17.56%             0 /  0 /  0

[INFO GRT-0018] Total wirelength: 336972 um
[INFO GRT-0014] Routed nets: 55078
Perform buffer insertion and gate resizing...
repair_design -verbose
[INFO RSZ-0058] Using max wire length 162um.
Iteration |   Area    | Resized | Buffers | Nets repaired | Remaining
---------------------------------------------------------------------
        0 |     +0.0% |       0 |       0 |             0 |     55463
     1000 |     +0.0% |       0 |       0 |             0 |     54463
     2000 |     +0.0% |       0 |       0 |             0 |     53463
     3000 |     +0.0% |       0 |       0 |             0 |     52463
     4000 |     +0.0% |       0 |       0 |             0 |     51463
     5000 |     +0.0% |       0 |       0 |             0 |     50463
     6000 |     +0.0% |       0 |       0 |             0 |     49463
     7000 |     +0.0% |       0 |       0 |             0 |     48463
     8000 |     +0.0% |       0 |       0 |             0 |     47463
     9000 |     +0.0% |       0 |       0 |             0 |     46463
    10000 |     +0.0% |       0 |       0 |             0 |     45463
    11000 |     +0.0% |       0 |       0 |             0 |     44463
    12000 |     +0.0% |       0 |       0 |             0 |     43463
    13000 |     +0.0% |       0 |       0 |             0 |     42463
    14000 |     +0.0% |       0 |       0 |             0 |     41463
    15000 |     +0.0% |       0 |       0 |             0 |     40463
    16000 |     +0.0% |       0 |       0 |             0 |     39463
    17000 |     +0.0% |       0 |       0 |             0 |     38463
    18000 |     +0.0% |       0 |       0 |             0 |     37463
    19000 |     +0.0% |       0 |       0 |             0 |     36463
    20000 |     +0.0% |       0 |       0 |             0 |     35463
    21000 |     +0.0% |       0 |       0 |             0 |     34463
    22000 |     +0.0% |       0 |       0 |             0 |     33463
    23000 |     +0.0% |       0 |       0 |             0 |     32463
    24000 |     +0.0% |       0 |       0 |             0 |     31463
    25000 |     +0.0% |       0 |       0 |             0 |     30463
    26000 |     +0.0% |       0 |       0 |             0 |     29463
    27000 |     +0.0% |       0 |       0 |             0 |     28463
    28000 |     +0.0% |       0 |       0 |             0 |     27463
    29000 |     +0.0% |       0 |       0 |             0 |     26463
    30000 |     +0.0% |       0 |       0 |             0 |     25463
    31000 |     +0.0% |       0 |       0 |             0 |     24463
    32000 |     +0.0% |       0 |       0 |             0 |     23463
    33000 |     +0.0% |       0 |       0 |             0 |     22463
    34000 |     +0.0% |       0 |       0 |             0 |     21463
    35000 |     +0.0% |       0 |       0 |             0 |     20463
    36000 |     +0.0% |       0 |       0 |             0 |     19463
    37000 |     +0.0% |       0 |       0 |             0 |     18463
    38000 |     +0.0% |       0 |       0 |             0 |     17463
    39000 |     +0.0% |       0 |       0 |             0 |     16463
    40000 |     +0.0% |       0 |       0 |             0 |     15463
    41000 |     +0.0% |       0 |       0 |             0 |     14463
    42000 |     +0.0% |       0 |       0 |             0 |     13463
    43000 |     +0.0% |       0 |       0 |             0 |     12463
    44000 |     +0.0% |       0 |       0 |             0 |     11463
    45000 |     +0.0% |       0 |       0 |             0 |     10463
    46000 |     +0.0% |       0 |       0 |             0 |      9463
    47000 |     +0.0% |       0 |       0 |             0 |      8463
    48000 |     +0.0% |       0 |       0 |             0 |      7463
    49000 |     +0.0% |       0 |       0 |             0 |      6463
    50000 |     +0.0% |       0 |       0 |             0 |      5463
    51000 |     +0.0% |       0 |       0 |             0 |      4463
    52000 |     +0.0% |       0 |       0 |             0 |      3463
    53000 |     +0.0% |       0 |       0 |             0 |      2463
    54000 |     +0.0% |       0 |       0 |             0 |      1463
    55000 |     +0.0% |       0 |       0 |             0 |       463
    final |     +0.0% |       0 |       0 |             0 |         0
---------------------------------------------------------------------
global_route -start_incremental
detailed_placement
Placement Analysis
---------------------------------
total displacement          0.0 u
average displacement        0.0 u
max displacement            0.0 u
original HPWL          214273.2 u
legalized HPWL         214273.2 u
delta HPWL                    0 %

global_route -end_incremental -congestion_report_file ./reports/asap7/credit-pi-switch-top/base/congestion_post_repair_design.rpt
Repair setup and hold violations...
repair_timing -verbose -setup_margin 0 -hold_margin 0 -repair_tns 100
[INFO RSZ-0100] Repair move sequence: UnbufferMove SizeMove SwapPinsMove BufferMove CloneMove SplitLoadMove 
[INFO RSZ-0098] No setup violations found
[INFO RSZ-0033] No hold violations found.
global_route -start_incremental
detailed_placement
Placement Analysis
---------------------------------
total displacement          0.0 u
average displacement        0.0 u
max displacement            0.0 u
original HPWL          214273.2 u
legalized HPWL         214273.2 u
delta HPWL                    0 %

global_route -end_incremental -congestion_report_file ./reports/asap7/credit-pi-switch-top/base/congestion_post_repair_timing.rpt
global_route -start_incremental
global_route -end_incremental -congestion_report_file ./reports/asap7/credit-pi-switch-top/base/congestion_post_recover_power.rpt
Repair antennas...
[WARNING GRT-0246] No diode with LEF class CORE ANTENNACELL found.
[INFO ANT-0002] Found 0 net violations.
[INFO ANT-0001] Found 0 pin violations.
Estimate parasitics...
Report metrics stage 5, global route...

==========================================================================
global route report_design_area
--------------------------------------------------------------------------
Design area 7570 u^2 45% utilization.
[INFO FLW-0007] clock core_clock period 1000.000000
[INFO FLW-0008] Clock core_clock period 841.192
[INFO FLW-0009] Clock core_clock slack 114.534
[INFO FLW-0011] Path endpoint path count 10029
Elapsed time: 1:14.60[h:]min:sec. CPU time: user 798.68 sys 41.12 (1125%). Peak memory: 1368896KB.
