Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Sun Apr 24 23:13:22 2022
| Host         : LAPTOP-9P7C5HJO running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file lpdc_test_exdes_timing_summary_routed.rpt -rpx lpdc_test_exdes_timing_summary_routed.rpx -warn_on_violation
| Design       : lpdc_test_exdes
| Device       : 7k325t-ffg900
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.475        0.000                      0                 6217        0.044        0.000                      0                 6193        4.232        0.000                       0                  3036  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                         Waveform(ns)       Period(ns)      Frequency(MHz)
-----                                                                                         ------------       ----------      --------------
Q2_CLK0_GTREFCLK_PAD_P_IN                                                                     {0.000 6.250}      12.500          80.000          
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK    {0.000 16.500}     33.000          30.303          
drpclk_in_i                                                                                   {0.000 5.000}      10.000          100.000         
lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/RXOUTCLKFABRIC  {0.000 6.250}      12.500          80.000          
lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK        {0.000 10.000}     20.000          50.000          
lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLKFABRIC  {0.000 6.250}      12.500          80.000          
uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1                                                 {0.000 10.000}     20.000          50.000          
  clk_out1_clk_wiz_0                                                                          {0.000 10.000}     20.000          50.000          
  clk_out2_clk_wiz_0                                                                          {0.000 5.000}      10.000          100.000         
  clkfbout_clk_wiz_0                                                                          {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
Q2_CLK0_GTREFCLK_PAD_P_IN                                                                        11.529        0.000                      0                    7        0.172        0.000                      0                    7        5.608        0.000                       0                    12  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       29.415        0.000                      0                  923        0.044        0.000                      0                  923       15.732        0.000                       0                   480  
drpclk_in_i                                                                                       7.463        0.000                      0                  449        0.105        0.000                      0                  449        4.286        0.000                       0                   229  
lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK           17.355        0.000                      0                  208        0.098        0.000                      0                  208        9.600        0.000                       0                   111  
uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1                                                                                                                                                                                                 7.000        0.000                       0                     1  
  clk_out1_clk_wiz_0                                                                             17.515        0.000                      0                  219        0.106        0.000                      0                  219        9.358        0.000                       0                   135  
  clk_out2_clk_wiz_0                                                                              1.475        0.000                      0                 3854        0.071        0.000                      0                 3854        4.232        0.000                       0                  2065  
  clkfbout_clk_wiz_0                                                                                                                                                                                                                         18.592        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                                                              To Clock                                                                                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                              --------                                                                                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK  clk_out1_clk_wiz_0                                                                           15.596        0.000                      0                   20        1.067        0.000                      0                   20  
clk_out2_clk_wiz_0                                                                      clk_out1_clk_wiz_0                                                                            9.313        0.000                      0                   12                                                                        
lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK  clk_out2_clk_wiz_0                                                                            5.923        0.000                      0                    1        1.437        0.000                      0                    1  
clk_out1_clk_wiz_0                                                                      clk_out2_clk_wiz_0                                                                            6.971        0.000                      0                   24        0.302        0.000                      0                   12  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                  From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  ----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                                           lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK      clk_out1_clk_wiz_0                                                                               16.461        0.000                      0                   20        0.960        0.000                      0                   20  
**async_default**                                                                           clk_out2_clk_wiz_0                                                                          clk_out2_clk_wiz_0                                                                                7.998        0.000                      0                   91        0.279        0.000                      0                   91  
**async_default**                                                                           lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK      clk_out2_clk_wiz_0                                                                                2.453        0.000                      0                  297        0.838        0.000                      0                  297  
**async_default**                                                                           dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       29.992        0.000                      0                  100        0.257        0.000                      0                  100  
**async_default**                                                                           lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK      lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK           17.045        0.000                      0                    3        1.352        0.000                      0                    3  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  Q2_CLK0_GTREFCLK_PAD_P_IN
  To Clock:  Q2_CLK0_GTREFCLK_PAD_P_IN

Setup :            0  Failing Endpoints,  Worst Slack       11.529ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.172ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.608ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.529ns  (required time - arrival time)
  Source:                 lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/cpllpd_wait_reg[94]_srl31/CLK
                            (rising edge-triggered cell SRLC32E clocked by Q2_CLK0_GTREFCLK_PAD_P_IN  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/cpllpd_wait_reg[95]/D
                            (rising edge-triggered cell FDRE clocked by Q2_CLK0_GTREFCLK_PAD_P_IN  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             Q2_CLK0_GTREFCLK_PAD_P_IN
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (Q2_CLK0_GTREFCLK_PAD_P_IN rise@12.500ns - Q2_CLK0_GTREFCLK_PAD_P_IN rise@0.000ns)
  Data Path Delay:        1.000ns  (logic 1.000ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.558ns = ( 15.058 - 12.500 ) 
    Source Clock Delay      (SCD):    3.634ns
    Clock Pessimism Removal (CPR):    1.076ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q2_CLK0_GTREFCLK_PAD_P_IN rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  Q2_CLK0_GTREFCLK_PAD_P_IN (IN)
                         net (fo=0)                   0.000     0.000    Q2_CLK0_GTREFCLK_PAD_P_IN
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  Q2_CLK0_GTREFCLK_PAD_P_IN_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    lpdc_test_support_i/gt_usrclk_source/Q2_CLK0_GTREFCLK_PAD_P_IN
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  lpdc_test_support_i/gt_usrclk_source/ibufds_instQ2_CLK0/O
                         net (fo=2, routed)           0.587     2.943    lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/gt0_gtrefclk0_in
    BUFHCE_X0Y60         BUFH (Prop_bufh_I_O)         0.103     3.046 r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/refclk_buf/O
                         net (fo=9, routed)           0.588     3.634    lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/refclk_buf_n_0
    SLICE_X78Y255        SRLC32E                                      r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/cpllpd_wait_reg[94]_srl31/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y255        SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.000     4.634 r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/cpllpd_wait_reg[94]_srl31/Q
                         net (fo=1, routed)           0.000     4.634    lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/cpllpd_wait_reg[94]_srl31_n_0
    SLICE_X78Y255        FDRE                                         r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/cpllpd_wait_reg[95]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q2_CLK0_GTREFCLK_PAD_P_IN rise edge)
                                                     12.500    12.500 r  
    G8                                                0.000    12.500 r  Q2_CLK0_GTREFCLK_PAD_P_IN (IN)
                         net (fo=0)                   0.000    12.500    Q2_CLK0_GTREFCLK_PAD_P_IN
    G8                   IBUF (Prop_ibuf_I_O)         0.000    12.500 r  Q2_CLK0_GTREFCLK_PAD_P_IN_IBUF_inst/O
                         net (fo=1, routed)           0.000    12.500    lpdc_test_support_i/gt_usrclk_source/Q2_CLK0_GTREFCLK_PAD_P_IN
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    13.918 r  lpdc_test_support_i/gt_usrclk_source/ibufds_instQ2_CLK0/O
                         net (fo=2, routed)           0.531    14.450    lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/gt0_gtrefclk0_in
    BUFHCE_X0Y60         BUFH (Prop_bufh_I_O)         0.066    14.516 r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/refclk_buf/O
                         net (fo=9, routed)           0.542    15.058    lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/refclk_buf_n_0
    SLICE_X78Y255        FDRE                                         r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/cpllpd_wait_reg[95]/C
                         clock pessimism              1.076    16.134    
                         clock uncertainty           -0.035    16.098    
    SLICE_X78Y255        FDRE (Setup_fdre_C_D)        0.064    16.162    lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/cpllpd_wait_reg[95]
  -------------------------------------------------------------------
                         required time                         16.162    
                         arrival time                          -4.634    
  -------------------------------------------------------------------
                         slack                                 11.529    

Slack (MET) :             11.529ns  (required time - arrival time)
  Source:                 lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/cpllreset_wait_reg[126]_srl31/CLK
                            (rising edge-triggered cell SRLC32E clocked by Q2_CLK0_GTREFCLK_PAD_P_IN  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/cpllreset_wait_reg[127]/D
                            (rising edge-triggered cell FDRE clocked by Q2_CLK0_GTREFCLK_PAD_P_IN  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             Q2_CLK0_GTREFCLK_PAD_P_IN
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (Q2_CLK0_GTREFCLK_PAD_P_IN rise@12.500ns - Q2_CLK0_GTREFCLK_PAD_P_IN rise@0.000ns)
  Data Path Delay:        1.000ns  (logic 1.000ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.558ns = ( 15.058 - 12.500 ) 
    Source Clock Delay      (SCD):    3.634ns
    Clock Pessimism Removal (CPR):    1.076ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q2_CLK0_GTREFCLK_PAD_P_IN rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  Q2_CLK0_GTREFCLK_PAD_P_IN (IN)
                         net (fo=0)                   0.000     0.000    Q2_CLK0_GTREFCLK_PAD_P_IN
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  Q2_CLK0_GTREFCLK_PAD_P_IN_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    lpdc_test_support_i/gt_usrclk_source/Q2_CLK0_GTREFCLK_PAD_P_IN
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  lpdc_test_support_i/gt_usrclk_source/ibufds_instQ2_CLK0/O
                         net (fo=2, routed)           0.587     2.943    lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/gt0_gtrefclk0_in
    BUFHCE_X0Y60         BUFH (Prop_bufh_I_O)         0.103     3.046 r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/refclk_buf/O
                         net (fo=9, routed)           0.588     3.634    lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/refclk_buf_n_0
    SLICE_X78Y254        SRLC32E                                      r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/cpllreset_wait_reg[126]_srl31/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y254        SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.000     4.634 r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/cpllreset_wait_reg[126]_srl31/Q
                         net (fo=1, routed)           0.000     4.634    lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/cpllreset_wait_reg[126]_srl31_n_0
    SLICE_X78Y254        FDRE                                         r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/cpllreset_wait_reg[127]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q2_CLK0_GTREFCLK_PAD_P_IN rise edge)
                                                     12.500    12.500 r  
    G8                                                0.000    12.500 r  Q2_CLK0_GTREFCLK_PAD_P_IN (IN)
                         net (fo=0)                   0.000    12.500    Q2_CLK0_GTREFCLK_PAD_P_IN
    G8                   IBUF (Prop_ibuf_I_O)         0.000    12.500 r  Q2_CLK0_GTREFCLK_PAD_P_IN_IBUF_inst/O
                         net (fo=1, routed)           0.000    12.500    lpdc_test_support_i/gt_usrclk_source/Q2_CLK0_GTREFCLK_PAD_P_IN
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    13.918 r  lpdc_test_support_i/gt_usrclk_source/ibufds_instQ2_CLK0/O
                         net (fo=2, routed)           0.531    14.450    lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/gt0_gtrefclk0_in
    BUFHCE_X0Y60         BUFH (Prop_bufh_I_O)         0.066    14.516 r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/refclk_buf/O
                         net (fo=9, routed)           0.542    15.058    lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/refclk_buf_n_0
    SLICE_X78Y254        FDRE                                         r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/cpllreset_wait_reg[127]/C
                         clock pessimism              1.076    16.134    
                         clock uncertainty           -0.035    16.098    
    SLICE_X78Y254        FDRE (Setup_fdre_C_D)        0.064    16.162    lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/cpllreset_wait_reg[127]
  -------------------------------------------------------------------
                         required time                         16.162    
                         arrival time                          -4.634    
  -------------------------------------------------------------------
                         slack                                 11.529    

Slack (MET) :             11.692ns  (required time - arrival time)
  Source:                 lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/cpllreset_wait_reg[31]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by Q2_CLK0_GTREFCLK_PAD_P_IN  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/cpllreset_wait_reg[63]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by Q2_CLK0_GTREFCLK_PAD_P_IN  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             Q2_CLK0_GTREFCLK_PAD_P_IN
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (Q2_CLK0_GTREFCLK_PAD_P_IN rise@12.500ns - Q2_CLK0_GTREFCLK_PAD_P_IN rise@0.000ns)
  Data Path Delay:        0.737ns  (logic 0.737ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.558ns = ( 15.058 - 12.500 ) 
    Source Clock Delay      (SCD):    3.634ns
    Clock Pessimism Removal (CPR):    1.076ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q2_CLK0_GTREFCLK_PAD_P_IN rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  Q2_CLK0_GTREFCLK_PAD_P_IN (IN)
                         net (fo=0)                   0.000     0.000    Q2_CLK0_GTREFCLK_PAD_P_IN
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  Q2_CLK0_GTREFCLK_PAD_P_IN_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    lpdc_test_support_i/gt_usrclk_source/Q2_CLK0_GTREFCLK_PAD_P_IN
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  lpdc_test_support_i/gt_usrclk_source/ibufds_instQ2_CLK0/O
                         net (fo=2, routed)           0.587     2.943    lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/gt0_gtrefclk0_in
    BUFHCE_X0Y60         BUFH (Prop_bufh_I_O)         0.103     3.046 r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/refclk_buf/O
                         net (fo=9, routed)           0.588     3.634    lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/refclk_buf_n_0
    SLICE_X78Y254        SRLC32E                                      r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/cpllreset_wait_reg[31]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y254        SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.737     4.371 r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/cpllreset_wait_reg[31]_srl32/Q31
                         net (fo=1, routed)           0.000     4.371    lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/cpllreset_wait_reg[31]_srl32_n_1
    SLICE_X78Y254        SRLC32E                                      r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/cpllreset_wait_reg[63]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock Q2_CLK0_GTREFCLK_PAD_P_IN rise edge)
                                                     12.500    12.500 r  
    G8                                                0.000    12.500 r  Q2_CLK0_GTREFCLK_PAD_P_IN (IN)
                         net (fo=0)                   0.000    12.500    Q2_CLK0_GTREFCLK_PAD_P_IN
    G8                   IBUF (Prop_ibuf_I_O)         0.000    12.500 r  Q2_CLK0_GTREFCLK_PAD_P_IN_IBUF_inst/O
                         net (fo=1, routed)           0.000    12.500    lpdc_test_support_i/gt_usrclk_source/Q2_CLK0_GTREFCLK_PAD_P_IN
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    13.918 r  lpdc_test_support_i/gt_usrclk_source/ibufds_instQ2_CLK0/O
                         net (fo=2, routed)           0.531    14.450    lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/gt0_gtrefclk0_in
    BUFHCE_X0Y60         BUFH (Prop_bufh_I_O)         0.066    14.516 r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/refclk_buf/O
                         net (fo=9, routed)           0.542    15.058    lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/refclk_buf_n_0
    SLICE_X78Y254        SRLC32E                                      r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/cpllreset_wait_reg[63]_srl32/CLK
                         clock pessimism              1.076    16.134    
                         clock uncertainty           -0.035    16.098    
    SLICE_X78Y254        SRLC32E (Setup_srlc32e_CLK_D)
                                                     -0.036    16.062    lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/cpllreset_wait_reg[63]_srl32
  -------------------------------------------------------------------
                         required time                         16.062    
                         arrival time                          -4.371    
  -------------------------------------------------------------------
                         slack                                 11.692    

Slack (MET) :             11.700ns  (required time - arrival time)
  Source:                 lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/cpllpd_wait_reg[63]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by Q2_CLK0_GTREFCLK_PAD_P_IN  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/cpllpd_wait_reg[94]_srl31/D
                            (rising edge-triggered cell SRLC32E clocked by Q2_CLK0_GTREFCLK_PAD_P_IN  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             Q2_CLK0_GTREFCLK_PAD_P_IN
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (Q2_CLK0_GTREFCLK_PAD_P_IN rise@12.500ns - Q2_CLK0_GTREFCLK_PAD_P_IN rise@0.000ns)
  Data Path Delay:        0.743ns  (logic 0.743ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.558ns = ( 15.058 - 12.500 ) 
    Source Clock Delay      (SCD):    3.634ns
    Clock Pessimism Removal (CPR):    1.076ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q2_CLK0_GTREFCLK_PAD_P_IN rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  Q2_CLK0_GTREFCLK_PAD_P_IN (IN)
                         net (fo=0)                   0.000     0.000    Q2_CLK0_GTREFCLK_PAD_P_IN
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  Q2_CLK0_GTREFCLK_PAD_P_IN_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    lpdc_test_support_i/gt_usrclk_source/Q2_CLK0_GTREFCLK_PAD_P_IN
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  lpdc_test_support_i/gt_usrclk_source/ibufds_instQ2_CLK0/O
                         net (fo=2, routed)           0.587     2.943    lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/gt0_gtrefclk0_in
    BUFHCE_X0Y60         BUFH (Prop_bufh_I_O)         0.103     3.046 r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/refclk_buf/O
                         net (fo=9, routed)           0.588     3.634    lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/refclk_buf_n_0
    SLICE_X78Y255        SRLC32E                                      r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/cpllpd_wait_reg[63]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y255        SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.743     4.377 r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/cpllpd_wait_reg[63]_srl32/Q31
                         net (fo=1, routed)           0.000     4.377    lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/cpllpd_wait_reg[63]_srl32_n_1
    SLICE_X78Y255        SRLC32E                                      r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/cpllpd_wait_reg[94]_srl31/D
  -------------------------------------------------------------------    -------------------

                         (clock Q2_CLK0_GTREFCLK_PAD_P_IN rise edge)
                                                     12.500    12.500 r  
    G8                                                0.000    12.500 r  Q2_CLK0_GTREFCLK_PAD_P_IN (IN)
                         net (fo=0)                   0.000    12.500    Q2_CLK0_GTREFCLK_PAD_P_IN
    G8                   IBUF (Prop_ibuf_I_O)         0.000    12.500 r  Q2_CLK0_GTREFCLK_PAD_P_IN_IBUF_inst/O
                         net (fo=1, routed)           0.000    12.500    lpdc_test_support_i/gt_usrclk_source/Q2_CLK0_GTREFCLK_PAD_P_IN
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    13.918 r  lpdc_test_support_i/gt_usrclk_source/ibufds_instQ2_CLK0/O
                         net (fo=2, routed)           0.531    14.450    lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/gt0_gtrefclk0_in
    BUFHCE_X0Y60         BUFH (Prop_bufh_I_O)         0.066    14.516 r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/refclk_buf/O
                         net (fo=9, routed)           0.542    15.058    lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/refclk_buf_n_0
    SLICE_X78Y255        SRLC32E                                      r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/cpllpd_wait_reg[94]_srl31/CLK
                         clock pessimism              1.076    16.134    
                         clock uncertainty           -0.035    16.098    
    SLICE_X78Y255        SRLC32E (Setup_srlc32e_CLK_D)
                                                     -0.022    16.076    lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/cpllpd_wait_reg[94]_srl31
  -------------------------------------------------------------------
                         required time                         16.076    
                         arrival time                          -4.377    
  -------------------------------------------------------------------
                         slack                                 11.700    

Slack (MET) :             11.700ns  (required time - arrival time)
  Source:                 lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/cpllreset_wait_reg[95]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by Q2_CLK0_GTREFCLK_PAD_P_IN  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/cpllreset_wait_reg[126]_srl31/D
                            (rising edge-triggered cell SRLC32E clocked by Q2_CLK0_GTREFCLK_PAD_P_IN  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             Q2_CLK0_GTREFCLK_PAD_P_IN
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (Q2_CLK0_GTREFCLK_PAD_P_IN rise@12.500ns - Q2_CLK0_GTREFCLK_PAD_P_IN rise@0.000ns)
  Data Path Delay:        0.743ns  (logic 0.743ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.558ns = ( 15.058 - 12.500 ) 
    Source Clock Delay      (SCD):    3.634ns
    Clock Pessimism Removal (CPR):    1.076ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q2_CLK0_GTREFCLK_PAD_P_IN rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  Q2_CLK0_GTREFCLK_PAD_P_IN (IN)
                         net (fo=0)                   0.000     0.000    Q2_CLK0_GTREFCLK_PAD_P_IN
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  Q2_CLK0_GTREFCLK_PAD_P_IN_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    lpdc_test_support_i/gt_usrclk_source/Q2_CLK0_GTREFCLK_PAD_P_IN
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  lpdc_test_support_i/gt_usrclk_source/ibufds_instQ2_CLK0/O
                         net (fo=2, routed)           0.587     2.943    lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/gt0_gtrefclk0_in
    BUFHCE_X0Y60         BUFH (Prop_bufh_I_O)         0.103     3.046 r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/refclk_buf/O
                         net (fo=9, routed)           0.588     3.634    lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/refclk_buf_n_0
    SLICE_X78Y254        SRLC32E                                      r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/cpllreset_wait_reg[95]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y254        SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.743     4.377 r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/cpllreset_wait_reg[95]_srl32/Q31
                         net (fo=1, routed)           0.000     4.377    lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/cpllreset_wait_reg[95]_srl32_n_1
    SLICE_X78Y254        SRLC32E                                      r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/cpllreset_wait_reg[126]_srl31/D
  -------------------------------------------------------------------    -------------------

                         (clock Q2_CLK0_GTREFCLK_PAD_P_IN rise edge)
                                                     12.500    12.500 r  
    G8                                                0.000    12.500 r  Q2_CLK0_GTREFCLK_PAD_P_IN (IN)
                         net (fo=0)                   0.000    12.500    Q2_CLK0_GTREFCLK_PAD_P_IN
    G8                   IBUF (Prop_ibuf_I_O)         0.000    12.500 r  Q2_CLK0_GTREFCLK_PAD_P_IN_IBUF_inst/O
                         net (fo=1, routed)           0.000    12.500    lpdc_test_support_i/gt_usrclk_source/Q2_CLK0_GTREFCLK_PAD_P_IN
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    13.918 r  lpdc_test_support_i/gt_usrclk_source/ibufds_instQ2_CLK0/O
                         net (fo=2, routed)           0.531    14.450    lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/gt0_gtrefclk0_in
    BUFHCE_X0Y60         BUFH (Prop_bufh_I_O)         0.066    14.516 r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/refclk_buf/O
                         net (fo=9, routed)           0.542    15.058    lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/refclk_buf_n_0
    SLICE_X78Y254        SRLC32E                                      r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/cpllreset_wait_reg[126]_srl31/CLK
                         clock pessimism              1.076    16.134    
                         clock uncertainty           -0.035    16.098    
    SLICE_X78Y254        SRLC32E (Setup_srlc32e_CLK_D)
                                                     -0.022    16.076    lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/cpllreset_wait_reg[126]_srl31
  -------------------------------------------------------------------
                         required time                         16.076    
                         arrival time                          -4.377    
  -------------------------------------------------------------------
                         slack                                 11.700    

Slack (MET) :             11.704ns  (required time - arrival time)
  Source:                 lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/cpllpd_wait_reg[31]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by Q2_CLK0_GTREFCLK_PAD_P_IN  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/cpllpd_wait_reg[63]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by Q2_CLK0_GTREFCLK_PAD_P_IN  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             Q2_CLK0_GTREFCLK_PAD_P_IN
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (Q2_CLK0_GTREFCLK_PAD_P_IN rise@12.500ns - Q2_CLK0_GTREFCLK_PAD_P_IN rise@0.000ns)
  Data Path Delay:        0.735ns  (logic 0.735ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.558ns = ( 15.058 - 12.500 ) 
    Source Clock Delay      (SCD):    3.634ns
    Clock Pessimism Removal (CPR):    1.076ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q2_CLK0_GTREFCLK_PAD_P_IN rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  Q2_CLK0_GTREFCLK_PAD_P_IN (IN)
                         net (fo=0)                   0.000     0.000    Q2_CLK0_GTREFCLK_PAD_P_IN
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  Q2_CLK0_GTREFCLK_PAD_P_IN_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    lpdc_test_support_i/gt_usrclk_source/Q2_CLK0_GTREFCLK_PAD_P_IN
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  lpdc_test_support_i/gt_usrclk_source/ibufds_instQ2_CLK0/O
                         net (fo=2, routed)           0.587     2.943    lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/gt0_gtrefclk0_in
    BUFHCE_X0Y60         BUFH (Prop_bufh_I_O)         0.103     3.046 r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/refclk_buf/O
                         net (fo=9, routed)           0.588     3.634    lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/refclk_buf_n_0
    SLICE_X78Y255        SRLC32E                                      r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/cpllpd_wait_reg[31]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y255        SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.735     4.369 r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/cpllpd_wait_reg[31]_srl32/Q31
                         net (fo=1, routed)           0.000     4.369    lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/cpllpd_wait_reg[31]_srl32_n_1
    SLICE_X78Y255        SRLC32E                                      r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/cpllpd_wait_reg[63]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock Q2_CLK0_GTREFCLK_PAD_P_IN rise edge)
                                                     12.500    12.500 r  
    G8                                                0.000    12.500 r  Q2_CLK0_GTREFCLK_PAD_P_IN (IN)
                         net (fo=0)                   0.000    12.500    Q2_CLK0_GTREFCLK_PAD_P_IN
    G8                   IBUF (Prop_ibuf_I_O)         0.000    12.500 r  Q2_CLK0_GTREFCLK_PAD_P_IN_IBUF_inst/O
                         net (fo=1, routed)           0.000    12.500    lpdc_test_support_i/gt_usrclk_source/Q2_CLK0_GTREFCLK_PAD_P_IN
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    13.918 r  lpdc_test_support_i/gt_usrclk_source/ibufds_instQ2_CLK0/O
                         net (fo=2, routed)           0.531    14.450    lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/gt0_gtrefclk0_in
    BUFHCE_X0Y60         BUFH (Prop_bufh_I_O)         0.066    14.516 r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/refclk_buf/O
                         net (fo=9, routed)           0.542    15.058    lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/refclk_buf_n_0
    SLICE_X78Y255        SRLC32E                                      r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/cpllpd_wait_reg[63]_srl32/CLK
                         clock pessimism              1.076    16.134    
                         clock uncertainty           -0.035    16.098    
    SLICE_X78Y255        SRLC32E (Setup_srlc32e_CLK_D)
                                                     -0.026    16.072    lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/cpllpd_wait_reg[63]_srl32
  -------------------------------------------------------------------
                         required time                         16.072    
                         arrival time                          -4.369    
  -------------------------------------------------------------------
                         slack                                 11.704    

Slack (MET) :             11.704ns  (required time - arrival time)
  Source:                 lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/cpllreset_wait_reg[63]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by Q2_CLK0_GTREFCLK_PAD_P_IN  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/cpllreset_wait_reg[95]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by Q2_CLK0_GTREFCLK_PAD_P_IN  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             Q2_CLK0_GTREFCLK_PAD_P_IN
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (Q2_CLK0_GTREFCLK_PAD_P_IN rise@12.500ns - Q2_CLK0_GTREFCLK_PAD_P_IN rise@0.000ns)
  Data Path Delay:        0.735ns  (logic 0.735ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.558ns = ( 15.058 - 12.500 ) 
    Source Clock Delay      (SCD):    3.634ns
    Clock Pessimism Removal (CPR):    1.076ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q2_CLK0_GTREFCLK_PAD_P_IN rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  Q2_CLK0_GTREFCLK_PAD_P_IN (IN)
                         net (fo=0)                   0.000     0.000    Q2_CLK0_GTREFCLK_PAD_P_IN
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  Q2_CLK0_GTREFCLK_PAD_P_IN_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    lpdc_test_support_i/gt_usrclk_source/Q2_CLK0_GTREFCLK_PAD_P_IN
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  lpdc_test_support_i/gt_usrclk_source/ibufds_instQ2_CLK0/O
                         net (fo=2, routed)           0.587     2.943    lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/gt0_gtrefclk0_in
    BUFHCE_X0Y60         BUFH (Prop_bufh_I_O)         0.103     3.046 r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/refclk_buf/O
                         net (fo=9, routed)           0.588     3.634    lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/refclk_buf_n_0
    SLICE_X78Y254        SRLC32E                                      r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/cpllreset_wait_reg[63]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y254        SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.735     4.369 r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/cpllreset_wait_reg[63]_srl32/Q31
                         net (fo=1, routed)           0.000     4.369    lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/cpllreset_wait_reg[63]_srl32_n_1
    SLICE_X78Y254        SRLC32E                                      r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/cpllreset_wait_reg[95]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock Q2_CLK0_GTREFCLK_PAD_P_IN rise edge)
                                                     12.500    12.500 r  
    G8                                                0.000    12.500 r  Q2_CLK0_GTREFCLK_PAD_P_IN (IN)
                         net (fo=0)                   0.000    12.500    Q2_CLK0_GTREFCLK_PAD_P_IN
    G8                   IBUF (Prop_ibuf_I_O)         0.000    12.500 r  Q2_CLK0_GTREFCLK_PAD_P_IN_IBUF_inst/O
                         net (fo=1, routed)           0.000    12.500    lpdc_test_support_i/gt_usrclk_source/Q2_CLK0_GTREFCLK_PAD_P_IN
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    13.918 r  lpdc_test_support_i/gt_usrclk_source/ibufds_instQ2_CLK0/O
                         net (fo=2, routed)           0.531    14.450    lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/gt0_gtrefclk0_in
    BUFHCE_X0Y60         BUFH (Prop_bufh_I_O)         0.066    14.516 r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/refclk_buf/O
                         net (fo=9, routed)           0.542    15.058    lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/refclk_buf_n_0
    SLICE_X78Y254        SRLC32E                                      r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/cpllreset_wait_reg[95]_srl32/CLK
                         clock pessimism              1.076    16.134    
                         clock uncertainty           -0.035    16.098    
    SLICE_X78Y254        SRLC32E (Setup_srlc32e_CLK_D)
                                                     -0.026    16.072    lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/cpllreset_wait_reg[95]_srl32
  -------------------------------------------------------------------
                         required time                         16.072    
                         arrival time                          -4.369    
  -------------------------------------------------------------------
                         slack                                 11.704    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/cpllpd_wait_reg[31]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by Q2_CLK0_GTREFCLK_PAD_P_IN  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/cpllpd_wait_reg[63]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by Q2_CLK0_GTREFCLK_PAD_P_IN  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             Q2_CLK0_GTREFCLK_PAD_P_IN
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q2_CLK0_GTREFCLK_PAD_P_IN rise@0.000ns - Q2_CLK0_GTREFCLK_PAD_P_IN rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.271ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.390ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.495ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q2_CLK0_GTREFCLK_PAD_P_IN rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  Q2_CLK0_GTREFCLK_PAD_P_IN (IN)
                         net (fo=0)                   0.000     0.000    Q2_CLK0_GTREFCLK_PAD_P_IN
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  Q2_CLK0_GTREFCLK_PAD_P_IN_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    lpdc_test_support_i/gt_usrclk_source/Q2_CLK0_GTREFCLK_PAD_P_IN
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  lpdc_test_support_i/gt_usrclk_source/ibufds_instQ2_CLK0/O
                         net (fo=2, routed)           0.145     0.587    lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/gt0_gtrefclk0_in
    BUFHCE_X0Y60         BUFH (Prop_bufh_I_O)         0.023     0.610 r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/refclk_buf/O
                         net (fo=9, routed)           0.285     0.895    lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/refclk_buf_n_0
    SLICE_X78Y255        SRLC32E                                      r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/cpllpd_wait_reg[31]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y255        SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.271     1.166 r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/cpllpd_wait_reg[31]_srl32/Q31
                         net (fo=1, routed)           0.000     1.166    lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/cpllpd_wait_reg[31]_srl32_n_1
    SLICE_X78Y255        SRLC32E                                      r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/cpllpd_wait_reg[63]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock Q2_CLK0_GTREFCLK_PAD_P_IN rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  Q2_CLK0_GTREFCLK_PAD_P_IN (IN)
                         net (fo=0)                   0.000     0.000    Q2_CLK0_GTREFCLK_PAD_P_IN
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  Q2_CLK0_GTREFCLK_PAD_P_IN_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    lpdc_test_support_i/gt_usrclk_source/Q2_CLK0_GTREFCLK_PAD_P_IN
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  lpdc_test_support_i/gt_usrclk_source/ibufds_instQ2_CLK0/O
                         net (fo=2, routed)           0.175     0.908    lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/gt0_gtrefclk0_in
    BUFHCE_X0Y60         BUFH (Prop_bufh_I_O)         0.045     0.953 r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/refclk_buf/O
                         net (fo=9, routed)           0.437     1.390    lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/refclk_buf_n_0
    SLICE_X78Y255        SRLC32E                                      r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/cpllpd_wait_reg[63]_srl32/CLK
                         clock pessimism             -0.495     0.895    
    SLICE_X78Y255        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.099     0.994    lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/cpllpd_wait_reg[63]_srl32
  -------------------------------------------------------------------
                         required time                         -0.994    
                         arrival time                           1.166    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/cpllreset_wait_reg[63]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by Q2_CLK0_GTREFCLK_PAD_P_IN  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/cpllreset_wait_reg[95]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by Q2_CLK0_GTREFCLK_PAD_P_IN  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             Q2_CLK0_GTREFCLK_PAD_P_IN
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q2_CLK0_GTREFCLK_PAD_P_IN rise@0.000ns - Q2_CLK0_GTREFCLK_PAD_P_IN rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.271ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.390ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.495ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q2_CLK0_GTREFCLK_PAD_P_IN rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  Q2_CLK0_GTREFCLK_PAD_P_IN (IN)
                         net (fo=0)                   0.000     0.000    Q2_CLK0_GTREFCLK_PAD_P_IN
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  Q2_CLK0_GTREFCLK_PAD_P_IN_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    lpdc_test_support_i/gt_usrclk_source/Q2_CLK0_GTREFCLK_PAD_P_IN
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  lpdc_test_support_i/gt_usrclk_source/ibufds_instQ2_CLK0/O
                         net (fo=2, routed)           0.145     0.587    lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/gt0_gtrefclk0_in
    BUFHCE_X0Y60         BUFH (Prop_bufh_I_O)         0.023     0.610 r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/refclk_buf/O
                         net (fo=9, routed)           0.285     0.895    lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/refclk_buf_n_0
    SLICE_X78Y254        SRLC32E                                      r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/cpllreset_wait_reg[63]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y254        SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.271     1.166 r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/cpllreset_wait_reg[63]_srl32/Q31
                         net (fo=1, routed)           0.000     1.166    lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/cpllreset_wait_reg[63]_srl32_n_1
    SLICE_X78Y254        SRLC32E                                      r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/cpllreset_wait_reg[95]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock Q2_CLK0_GTREFCLK_PAD_P_IN rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  Q2_CLK0_GTREFCLK_PAD_P_IN (IN)
                         net (fo=0)                   0.000     0.000    Q2_CLK0_GTREFCLK_PAD_P_IN
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  Q2_CLK0_GTREFCLK_PAD_P_IN_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    lpdc_test_support_i/gt_usrclk_source/Q2_CLK0_GTREFCLK_PAD_P_IN
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  lpdc_test_support_i/gt_usrclk_source/ibufds_instQ2_CLK0/O
                         net (fo=2, routed)           0.175     0.908    lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/gt0_gtrefclk0_in
    BUFHCE_X0Y60         BUFH (Prop_bufh_I_O)         0.045     0.953 r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/refclk_buf/O
                         net (fo=9, routed)           0.437     1.390    lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/refclk_buf_n_0
    SLICE_X78Y254        SRLC32E                                      r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/cpllreset_wait_reg[95]_srl32/CLK
                         clock pessimism             -0.495     0.895    
    SLICE_X78Y254        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.099     0.994    lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/cpllreset_wait_reg[95]_srl32
  -------------------------------------------------------------------
                         required time                         -0.994    
                         arrival time                           1.166    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/cpllpd_wait_reg[63]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by Q2_CLK0_GTREFCLK_PAD_P_IN  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/cpllpd_wait_reg[94]_srl31/D
                            (rising edge-triggered cell SRLC32E clocked by Q2_CLK0_GTREFCLK_PAD_P_IN  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             Q2_CLK0_GTREFCLK_PAD_P_IN
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q2_CLK0_GTREFCLK_PAD_P_IN rise@0.000ns - Q2_CLK0_GTREFCLK_PAD_P_IN rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.276ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.390ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.495ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q2_CLK0_GTREFCLK_PAD_P_IN rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  Q2_CLK0_GTREFCLK_PAD_P_IN (IN)
                         net (fo=0)                   0.000     0.000    Q2_CLK0_GTREFCLK_PAD_P_IN
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  Q2_CLK0_GTREFCLK_PAD_P_IN_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    lpdc_test_support_i/gt_usrclk_source/Q2_CLK0_GTREFCLK_PAD_P_IN
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  lpdc_test_support_i/gt_usrclk_source/ibufds_instQ2_CLK0/O
                         net (fo=2, routed)           0.145     0.587    lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/gt0_gtrefclk0_in
    BUFHCE_X0Y60         BUFH (Prop_bufh_I_O)         0.023     0.610 r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/refclk_buf/O
                         net (fo=9, routed)           0.285     0.895    lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/refclk_buf_n_0
    SLICE_X78Y255        SRLC32E                                      r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/cpllpd_wait_reg[63]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y255        SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.276     1.171 r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/cpllpd_wait_reg[63]_srl32/Q31
                         net (fo=1, routed)           0.000     1.171    lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/cpllpd_wait_reg[63]_srl32_n_1
    SLICE_X78Y255        SRLC32E                                      r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/cpllpd_wait_reg[94]_srl31/D
  -------------------------------------------------------------------    -------------------

                         (clock Q2_CLK0_GTREFCLK_PAD_P_IN rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  Q2_CLK0_GTREFCLK_PAD_P_IN (IN)
                         net (fo=0)                   0.000     0.000    Q2_CLK0_GTREFCLK_PAD_P_IN
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  Q2_CLK0_GTREFCLK_PAD_P_IN_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    lpdc_test_support_i/gt_usrclk_source/Q2_CLK0_GTREFCLK_PAD_P_IN
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  lpdc_test_support_i/gt_usrclk_source/ibufds_instQ2_CLK0/O
                         net (fo=2, routed)           0.175     0.908    lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/gt0_gtrefclk0_in
    BUFHCE_X0Y60         BUFH (Prop_bufh_I_O)         0.045     0.953 r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/refclk_buf/O
                         net (fo=9, routed)           0.437     1.390    lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/refclk_buf_n_0
    SLICE_X78Y255        SRLC32E                                      r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/cpllpd_wait_reg[94]_srl31/CLK
                         clock pessimism             -0.495     0.895    
    SLICE_X78Y255        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.102     0.997    lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/cpllpd_wait_reg[94]_srl31
  -------------------------------------------------------------------
                         required time                         -0.997    
                         arrival time                           1.171    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/cpllreset_wait_reg[95]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by Q2_CLK0_GTREFCLK_PAD_P_IN  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/cpllreset_wait_reg[126]_srl31/D
                            (rising edge-triggered cell SRLC32E clocked by Q2_CLK0_GTREFCLK_PAD_P_IN  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             Q2_CLK0_GTREFCLK_PAD_P_IN
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q2_CLK0_GTREFCLK_PAD_P_IN rise@0.000ns - Q2_CLK0_GTREFCLK_PAD_P_IN rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.276ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.390ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.495ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q2_CLK0_GTREFCLK_PAD_P_IN rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  Q2_CLK0_GTREFCLK_PAD_P_IN (IN)
                         net (fo=0)                   0.000     0.000    Q2_CLK0_GTREFCLK_PAD_P_IN
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  Q2_CLK0_GTREFCLK_PAD_P_IN_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    lpdc_test_support_i/gt_usrclk_source/Q2_CLK0_GTREFCLK_PAD_P_IN
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  lpdc_test_support_i/gt_usrclk_source/ibufds_instQ2_CLK0/O
                         net (fo=2, routed)           0.145     0.587    lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/gt0_gtrefclk0_in
    BUFHCE_X0Y60         BUFH (Prop_bufh_I_O)         0.023     0.610 r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/refclk_buf/O
                         net (fo=9, routed)           0.285     0.895    lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/refclk_buf_n_0
    SLICE_X78Y254        SRLC32E                                      r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/cpllreset_wait_reg[95]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y254        SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.276     1.171 r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/cpllreset_wait_reg[95]_srl32/Q31
                         net (fo=1, routed)           0.000     1.171    lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/cpllreset_wait_reg[95]_srl32_n_1
    SLICE_X78Y254        SRLC32E                                      r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/cpllreset_wait_reg[126]_srl31/D
  -------------------------------------------------------------------    -------------------

                         (clock Q2_CLK0_GTREFCLK_PAD_P_IN rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  Q2_CLK0_GTREFCLK_PAD_P_IN (IN)
                         net (fo=0)                   0.000     0.000    Q2_CLK0_GTREFCLK_PAD_P_IN
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  Q2_CLK0_GTREFCLK_PAD_P_IN_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    lpdc_test_support_i/gt_usrclk_source/Q2_CLK0_GTREFCLK_PAD_P_IN
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  lpdc_test_support_i/gt_usrclk_source/ibufds_instQ2_CLK0/O
                         net (fo=2, routed)           0.175     0.908    lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/gt0_gtrefclk0_in
    BUFHCE_X0Y60         BUFH (Prop_bufh_I_O)         0.045     0.953 r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/refclk_buf/O
                         net (fo=9, routed)           0.437     1.390    lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/refclk_buf_n_0
    SLICE_X78Y254        SRLC32E                                      r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/cpllreset_wait_reg[126]_srl31/CLK
                         clock pessimism             -0.495     0.895    
    SLICE_X78Y254        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.102     0.997    lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/cpllreset_wait_reg[126]_srl31
  -------------------------------------------------------------------
                         required time                         -0.997    
                         arrival time                           1.171    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/cpllreset_wait_reg[31]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by Q2_CLK0_GTREFCLK_PAD_P_IN  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/cpllreset_wait_reg[63]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by Q2_CLK0_GTREFCLK_PAD_P_IN  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             Q2_CLK0_GTREFCLK_PAD_P_IN
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q2_CLK0_GTREFCLK_PAD_P_IN rise@0.000ns - Q2_CLK0_GTREFCLK_PAD_P_IN rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.276ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.390ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.495ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q2_CLK0_GTREFCLK_PAD_P_IN rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  Q2_CLK0_GTREFCLK_PAD_P_IN (IN)
                         net (fo=0)                   0.000     0.000    Q2_CLK0_GTREFCLK_PAD_P_IN
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  Q2_CLK0_GTREFCLK_PAD_P_IN_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    lpdc_test_support_i/gt_usrclk_source/Q2_CLK0_GTREFCLK_PAD_P_IN
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  lpdc_test_support_i/gt_usrclk_source/ibufds_instQ2_CLK0/O
                         net (fo=2, routed)           0.145     0.587    lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/gt0_gtrefclk0_in
    BUFHCE_X0Y60         BUFH (Prop_bufh_I_O)         0.023     0.610 r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/refclk_buf/O
                         net (fo=9, routed)           0.285     0.895    lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/refclk_buf_n_0
    SLICE_X78Y254        SRLC32E                                      r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/cpllreset_wait_reg[31]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y254        SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.276     1.171 r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/cpllreset_wait_reg[31]_srl32/Q31
                         net (fo=1, routed)           0.000     1.171    lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/cpllreset_wait_reg[31]_srl32_n_1
    SLICE_X78Y254        SRLC32E                                      r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/cpllreset_wait_reg[63]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock Q2_CLK0_GTREFCLK_PAD_P_IN rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  Q2_CLK0_GTREFCLK_PAD_P_IN (IN)
                         net (fo=0)                   0.000     0.000    Q2_CLK0_GTREFCLK_PAD_P_IN
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  Q2_CLK0_GTREFCLK_PAD_P_IN_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    lpdc_test_support_i/gt_usrclk_source/Q2_CLK0_GTREFCLK_PAD_P_IN
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  lpdc_test_support_i/gt_usrclk_source/ibufds_instQ2_CLK0/O
                         net (fo=2, routed)           0.175     0.908    lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/gt0_gtrefclk0_in
    BUFHCE_X0Y60         BUFH (Prop_bufh_I_O)         0.045     0.953 r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/refclk_buf/O
                         net (fo=9, routed)           0.437     1.390    lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/refclk_buf_n_0
    SLICE_X78Y254        SRLC32E                                      r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/cpllreset_wait_reg[63]_srl32/CLK
                         clock pessimism             -0.495     0.895    
    SLICE_X78Y254        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.094     0.989    lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/cpllreset_wait_reg[63]_srl32
  -------------------------------------------------------------------
                         required time                         -0.989    
                         arrival time                           1.171    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.311ns  (arrival time - required time)
  Source:                 lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/cpllpd_wait_reg[94]_srl31/CLK
                            (rising edge-triggered cell SRLC32E clocked by Q2_CLK0_GTREFCLK_PAD_P_IN  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/cpllpd_wait_reg[95]/D
                            (rising edge-triggered cell FDRE clocked by Q2_CLK0_GTREFCLK_PAD_P_IN  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             Q2_CLK0_GTREFCLK_PAD_P_IN
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q2_CLK0_GTREFCLK_PAD_P_IN rise@0.000ns - Q2_CLK0_GTREFCLK_PAD_P_IN rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.398ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.390ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.495ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q2_CLK0_GTREFCLK_PAD_P_IN rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  Q2_CLK0_GTREFCLK_PAD_P_IN (IN)
                         net (fo=0)                   0.000     0.000    Q2_CLK0_GTREFCLK_PAD_P_IN
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  Q2_CLK0_GTREFCLK_PAD_P_IN_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    lpdc_test_support_i/gt_usrclk_source/Q2_CLK0_GTREFCLK_PAD_P_IN
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  lpdc_test_support_i/gt_usrclk_source/ibufds_instQ2_CLK0/O
                         net (fo=2, routed)           0.145     0.587    lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/gt0_gtrefclk0_in
    BUFHCE_X0Y60         BUFH (Prop_bufh_I_O)         0.023     0.610 r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/refclk_buf/O
                         net (fo=9, routed)           0.285     0.895    lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/refclk_buf_n_0
    SLICE_X78Y255        SRLC32E                                      r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/cpllpd_wait_reg[94]_srl31/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y255        SRLC32E (Prop_srlc32e_CLK_Q)
                                                      0.398     1.293 r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/cpllpd_wait_reg[94]_srl31/Q
                         net (fo=1, routed)           0.000     1.293    lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/cpllpd_wait_reg[94]_srl31_n_0
    SLICE_X78Y255        FDRE                                         r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/cpllpd_wait_reg[95]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q2_CLK0_GTREFCLK_PAD_P_IN rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  Q2_CLK0_GTREFCLK_PAD_P_IN (IN)
                         net (fo=0)                   0.000     0.000    Q2_CLK0_GTREFCLK_PAD_P_IN
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  Q2_CLK0_GTREFCLK_PAD_P_IN_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    lpdc_test_support_i/gt_usrclk_source/Q2_CLK0_GTREFCLK_PAD_P_IN
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  lpdc_test_support_i/gt_usrclk_source/ibufds_instQ2_CLK0/O
                         net (fo=2, routed)           0.175     0.908    lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/gt0_gtrefclk0_in
    BUFHCE_X0Y60         BUFH (Prop_bufh_I_O)         0.045     0.953 r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/refclk_buf/O
                         net (fo=9, routed)           0.437     1.390    lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/refclk_buf_n_0
    SLICE_X78Y255        FDRE                                         r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/cpllpd_wait_reg[95]/C
                         clock pessimism             -0.495     0.895    
    SLICE_X78Y255        FDRE (Hold_fdre_C_D)         0.087     0.982    lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/cpllpd_wait_reg[95]
  -------------------------------------------------------------------
                         required time                         -0.982    
                         arrival time                           1.293    
  -------------------------------------------------------------------
                         slack                                  0.311    

Slack (MET) :             0.311ns  (arrival time - required time)
  Source:                 lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/cpllreset_wait_reg[126]_srl31/CLK
                            (rising edge-triggered cell SRLC32E clocked by Q2_CLK0_GTREFCLK_PAD_P_IN  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/cpllreset_wait_reg[127]/D
                            (rising edge-triggered cell FDRE clocked by Q2_CLK0_GTREFCLK_PAD_P_IN  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             Q2_CLK0_GTREFCLK_PAD_P_IN
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q2_CLK0_GTREFCLK_PAD_P_IN rise@0.000ns - Q2_CLK0_GTREFCLK_PAD_P_IN rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.398ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.390ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.495ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q2_CLK0_GTREFCLK_PAD_P_IN rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  Q2_CLK0_GTREFCLK_PAD_P_IN (IN)
                         net (fo=0)                   0.000     0.000    Q2_CLK0_GTREFCLK_PAD_P_IN
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  Q2_CLK0_GTREFCLK_PAD_P_IN_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    lpdc_test_support_i/gt_usrclk_source/Q2_CLK0_GTREFCLK_PAD_P_IN
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  lpdc_test_support_i/gt_usrclk_source/ibufds_instQ2_CLK0/O
                         net (fo=2, routed)           0.145     0.587    lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/gt0_gtrefclk0_in
    BUFHCE_X0Y60         BUFH (Prop_bufh_I_O)         0.023     0.610 r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/refclk_buf/O
                         net (fo=9, routed)           0.285     0.895    lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/refclk_buf_n_0
    SLICE_X78Y254        SRLC32E                                      r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/cpllreset_wait_reg[126]_srl31/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y254        SRLC32E (Prop_srlc32e_CLK_Q)
                                                      0.398     1.293 r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/cpllreset_wait_reg[126]_srl31/Q
                         net (fo=1, routed)           0.000     1.293    lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/cpllreset_wait_reg[126]_srl31_n_0
    SLICE_X78Y254        FDRE                                         r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/cpllreset_wait_reg[127]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q2_CLK0_GTREFCLK_PAD_P_IN rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  Q2_CLK0_GTREFCLK_PAD_P_IN (IN)
                         net (fo=0)                   0.000     0.000    Q2_CLK0_GTREFCLK_PAD_P_IN
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  Q2_CLK0_GTREFCLK_PAD_P_IN_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    lpdc_test_support_i/gt_usrclk_source/Q2_CLK0_GTREFCLK_PAD_P_IN
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  lpdc_test_support_i/gt_usrclk_source/ibufds_instQ2_CLK0/O
                         net (fo=2, routed)           0.175     0.908    lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/gt0_gtrefclk0_in
    BUFHCE_X0Y60         BUFH (Prop_bufh_I_O)         0.045     0.953 r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/refclk_buf/O
                         net (fo=9, routed)           0.437     1.390    lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/refclk_buf_n_0
    SLICE_X78Y254        FDRE                                         r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/cpllreset_wait_reg[127]/C
                         clock pessimism             -0.495     0.895    
    SLICE_X78Y254        FDRE (Hold_fdre_C_D)         0.087     0.982    lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/cpllreset_wait_reg[127]
  -------------------------------------------------------------------
                         required time                         -0.982    
                         arrival time                           1.293    
  -------------------------------------------------------------------
                         slack                                  0.311    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         Q2_CLK0_GTREFCLK_PAD_P_IN
Waveform(ns):       { 0.000 6.250 }
Period(ns):         12.500
Sources:            { Q2_CLK0_GTREFCLK_PAD_P_IN }

Check Type        Corner  Lib Pin                  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTXE2_CHANNEL/GTREFCLK0  n/a            1.538         12.500      10.962     GTXE2_CHANNEL_X0Y8  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/GTREFCLK0
Min Period        n/a     BUFH/I                   n/a            1.409         12.500      11.091     BUFHCE_X0Y60        lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/refclk_buf/I
Min Period        n/a     IBUFDS_GTE2/I            n/a            1.408         12.500      11.092     IBUFDS_GTE2_X0Y4    lpdc_test_support_i/gt_usrclk_source/ibufds_instQ2_CLK0/I
Min Period        n/a     FDRE/C                   n/a            0.700         12.500      11.800     SLICE_X78Y255       lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/cpllpd_wait_reg[95]/C
Min Period        n/a     FDRE/C                   n/a            0.700         12.500      11.800     SLICE_X78Y254       lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/cpllreset_wait_reg[127]/C
Low Pulse Width   Slow    SRLC32E/CLK              n/a            0.642         6.250       5.608      SLICE_X78Y255       lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/cpllpd_wait_reg[31]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK              n/a            0.642         6.250       5.608      SLICE_X78Y255       lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/cpllpd_wait_reg[63]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK              n/a            0.642         6.250       5.608      SLICE_X78Y255       lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/cpllpd_wait_reg[94]_srl31/CLK
Low Pulse Width   Slow    SRLC32E/CLK              n/a            0.642         6.250       5.608      SLICE_X78Y254       lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/cpllreset_wait_reg[126]_srl31/CLK
Low Pulse Width   Slow    SRLC32E/CLK              n/a            0.642         6.250       5.608      SLICE_X78Y254       lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/cpllreset_wait_reg[31]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK              n/a            0.642         6.250       5.608      SLICE_X78Y254       lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/cpllreset_wait_reg[63]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK              n/a            0.642         6.250       5.608      SLICE_X78Y254       lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/cpllreset_wait_reg[95]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK              n/a            0.642         6.250       5.608      SLICE_X78Y255       lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/cpllpd_wait_reg[31]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK              n/a            0.642         6.250       5.608      SLICE_X78Y255       lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/cpllpd_wait_reg[63]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK              n/a            0.642         6.250       5.608      SLICE_X78Y255       lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/cpllpd_wait_reg[94]_srl31/CLK
High Pulse Width  Slow    SRLC32E/CLK              n/a            0.642         6.250       5.608      SLICE_X78Y255       lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/cpllpd_wait_reg[31]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK              n/a            0.642         6.250       5.608      SLICE_X78Y255       lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/cpllpd_wait_reg[31]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK              n/a            0.642         6.250       5.608      SLICE_X78Y255       lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/cpllpd_wait_reg[63]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK              n/a            0.642         6.250       5.608      SLICE_X78Y255       lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/cpllpd_wait_reg[63]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK              n/a            0.642         6.250       5.608      SLICE_X78Y255       lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/cpllpd_wait_reg[94]_srl31/CLK
High Pulse Width  Fast    SRLC32E/CLK              n/a            0.642         6.250       5.608      SLICE_X78Y255       lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/cpllpd_wait_reg[94]_srl31/CLK
High Pulse Width  Slow    SRLC32E/CLK              n/a            0.642         6.250       5.608      SLICE_X78Y254       lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/cpllreset_wait_reg[126]_srl31/CLK
High Pulse Width  Fast    SRLC32E/CLK              n/a            0.642         6.250       5.608      SLICE_X78Y254       lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/cpllreset_wait_reg[126]_srl31/CLK
High Pulse Width  Slow    SRLC32E/CLK              n/a            0.642         6.250       5.608      SLICE_X78Y254       lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/cpllreset_wait_reg[31]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK              n/a            0.642         6.250       5.608      SLICE_X78Y254       lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/cpll_railing0_i/cpllreset_wait_reg[31]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       29.415ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.044ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.732ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             29.415ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.536ns  (logic 0.693ns (19.601%)  route 2.843ns (80.399%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.586ns = ( 36.586 - 33.000 ) 
    Source Clock Delay      (SCD):    4.163ns
    Clock Pessimism Removal (CPR):    0.529ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.827     2.827    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.920 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.243     4.163    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X106Y190       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y190       FDRE (Prop_fdre_C_Q)         0.236     4.399 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=49, routed)          1.124     5.524    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X102Y190       LUT4 (Prop_lut4_I3_O)        0.123     5.647 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_16/O
                         net (fo=3, routed)           0.636     6.282    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[16]
    SLICE_X101Y191       LUT6 (Prop_lut6_I4_O)        0.043     6.325 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_10/O
                         net (fo=1, routed)           0.000     6.325    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_10_n_0
    SLICE_X101Y191       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195     6.520 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.520    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4_n_0
    SLICE_X101Y192       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.573 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3/CO[3]
                         net (fo=9, routed)           1.083     7.656    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3_n_0
    SLICE_X105Y190       LUT5 (Prop_lut5_I2_O)        0.043     7.699 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[4]_i_1/O
                         net (fo=1, routed)           0.000     7.699    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[4]_i_1_n_0
    SLICE_X105Y190       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.394    35.394    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    35.477 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.109    36.586    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X105Y190       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/C
                         clock pessimism              0.529    37.115    
                         clock uncertainty           -0.035    37.080    
    SLICE_X105Y190       FDRE (Setup_fdre_C_D)        0.034    37.114    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]
  -------------------------------------------------------------------
                         required time                         37.114    
                         arrival time                          -7.699    
  -------------------------------------------------------------------
                         slack                                 29.415    

Slack (MET) :             29.490ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.460ns  (logic 0.693ns (20.032%)  route 2.767ns (79.968%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.586ns = ( 36.586 - 33.000 ) 
    Source Clock Delay      (SCD):    4.163ns
    Clock Pessimism Removal (CPR):    0.529ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.827     2.827    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.920 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.243     4.163    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X106Y190       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y190       FDRE (Prop_fdre_C_Q)         0.236     4.399 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=49, routed)          1.124     5.524    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X102Y190       LUT4 (Prop_lut4_I3_O)        0.123     5.647 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_16/O
                         net (fo=3, routed)           0.636     6.282    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[16]
    SLICE_X101Y191       LUT6 (Prop_lut6_I4_O)        0.043     6.325 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_10/O
                         net (fo=1, routed)           0.000     6.325    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_10_n_0
    SLICE_X101Y191       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195     6.520 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.520    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4_n_0
    SLICE_X101Y192       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.573 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3/CO[3]
                         net (fo=9, routed)           1.007     7.580    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3_n_0
    SLICE_X105Y190       LUT5 (Prop_lut5_I2_O)        0.043     7.623 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_1/O
                         net (fo=1, routed)           0.000     7.623    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_1_n_0
    SLICE_X105Y190       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.394    35.394    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    35.477 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.109    36.586    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X105Y190       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/C
                         clock pessimism              0.529    37.115    
                         clock uncertainty           -0.035    37.080    
    SLICE_X105Y190       FDRE (Setup_fdre_C_D)        0.033    37.113    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]
  -------------------------------------------------------------------
                         required time                         37.113    
                         arrival time                          -7.623    
  -------------------------------------------------------------------
                         slack                                 29.490    

Slack (MET) :             29.544ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.429ns  (logic 0.693ns (20.209%)  route 2.736ns (79.791%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.587ns = ( 36.587 - 33.000 ) 
    Source Clock Delay      (SCD):    4.163ns
    Clock Pessimism Removal (CPR):    0.551ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.827     2.827    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.920 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.243     4.163    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X106Y190       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y190       FDRE (Prop_fdre_C_Q)         0.236     4.399 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=49, routed)          1.124     5.524    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X102Y190       LUT4 (Prop_lut4_I3_O)        0.123     5.647 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_16/O
                         net (fo=3, routed)           0.636     6.282    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[16]
    SLICE_X101Y191       LUT6 (Prop_lut6_I4_O)        0.043     6.325 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_10/O
                         net (fo=1, routed)           0.000     6.325    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_10_n_0
    SLICE_X101Y191       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195     6.520 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.520    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4_n_0
    SLICE_X101Y192       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.573 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3/CO[3]
                         net (fo=9, routed)           0.976     7.550    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3_n_0
    SLICE_X107Y191       LUT5 (Prop_lut5_I2_O)        0.043     7.593 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[3]_i_1/O
                         net (fo=1, routed)           0.000     7.593    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[3]_i_1_n_0
    SLICE_X107Y191       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.394    35.394    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    35.477 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.110    36.587    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X107Y191       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/C
                         clock pessimism              0.551    37.138    
                         clock uncertainty           -0.035    37.103    
    SLICE_X107Y191       FDRE (Setup_fdre_C_D)        0.034    37.137    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]
  -------------------------------------------------------------------
                         required time                         37.137    
                         arrival time                          -7.593    
  -------------------------------------------------------------------
                         slack                                 29.544    

Slack (MET) :             29.560ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.413ns  (logic 0.693ns (20.304%)  route 2.720ns (79.696%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.587ns = ( 36.587 - 33.000 ) 
    Source Clock Delay      (SCD):    4.163ns
    Clock Pessimism Removal (CPR):    0.551ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.827     2.827    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.920 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.243     4.163    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X106Y190       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y190       FDRE (Prop_fdre_C_Q)         0.236     4.399 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=49, routed)          1.124     5.524    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X102Y190       LUT4 (Prop_lut4_I3_O)        0.123     5.647 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_16/O
                         net (fo=3, routed)           0.636     6.282    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[16]
    SLICE_X101Y191       LUT6 (Prop_lut6_I4_O)        0.043     6.325 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_10/O
                         net (fo=1, routed)           0.000     6.325    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_10_n_0
    SLICE_X101Y191       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195     6.520 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.520    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4_n_0
    SLICE_X101Y192       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.573 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3/CO[3]
                         net (fo=9, routed)           0.960     7.533    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3_n_0
    SLICE_X107Y191       LUT5 (Prop_lut5_I2_O)        0.043     7.576 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[0]_i_1/O
                         net (fo=1, routed)           0.000     7.576    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[0]_i_1_n_0
    SLICE_X107Y191       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.394    35.394    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    35.477 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.110    36.587    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X107Y191       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/C
                         clock pessimism              0.551    37.138    
                         clock uncertainty           -0.035    37.103    
    SLICE_X107Y191       FDRE (Setup_fdre_C_D)        0.034    37.137    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         37.137    
                         arrival time                          -7.576    
  -------------------------------------------------------------------
                         slack                                 29.560    

Slack (MET) :             29.595ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.921ns  (logic 0.445ns (15.233%)  route 2.476ns (84.767%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.575ns = ( 36.575 - 33.000 ) 
    Source Clock Delay      (SCD):    4.162ns
    Clock Pessimism Removal (CPR):    0.443ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.827     2.827    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.920 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.242     4.162    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X106Y189       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y189       FDRE (Prop_fdre_C_Q)         0.236     4.398 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=49, routed)          1.062     5.461    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X110Y192       LUT5 (Prop_lut5_I3_O)        0.123     5.584 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=7, routed)           0.865     6.448    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]
    SLICE_X112Y202       LUT4 (Prop_lut4_I1_O)        0.043     6.491 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.258     6.749    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X110Y203       LUT6 (Prop_lut6_I5_O)        0.043     6.792 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.291     7.084    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X109Y202       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.394    35.394    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    35.477 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.098    36.575    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X109Y202       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/C
                         clock pessimism              0.443    37.018    
                         clock uncertainty           -0.035    36.983    
    SLICE_X109Y202       FDRE (Setup_fdre_C_R)       -0.304    36.679    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]
  -------------------------------------------------------------------
                         required time                         36.679    
                         arrival time                          -7.084    
  -------------------------------------------------------------------
                         slack                                 29.595    

Slack (MET) :             29.595ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.921ns  (logic 0.445ns (15.233%)  route 2.476ns (84.767%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.575ns = ( 36.575 - 33.000 ) 
    Source Clock Delay      (SCD):    4.162ns
    Clock Pessimism Removal (CPR):    0.443ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.827     2.827    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.920 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.242     4.162    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X106Y189       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y189       FDRE (Prop_fdre_C_Q)         0.236     4.398 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=49, routed)          1.062     5.461    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X110Y192       LUT5 (Prop_lut5_I3_O)        0.123     5.584 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=7, routed)           0.865     6.448    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]
    SLICE_X112Y202       LUT4 (Prop_lut4_I1_O)        0.043     6.491 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.258     6.749    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X110Y203       LUT6 (Prop_lut6_I5_O)        0.043     6.792 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.291     7.084    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X109Y202       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.394    35.394    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    35.477 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.098    36.575    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X109Y202       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/C
                         clock pessimism              0.443    37.018    
                         clock uncertainty           -0.035    36.983    
    SLICE_X109Y202       FDRE (Setup_fdre_C_R)       -0.304    36.679    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]
  -------------------------------------------------------------------
                         required time                         36.679    
                         arrival time                          -7.084    
  -------------------------------------------------------------------
                         slack                                 29.595    

Slack (MET) :             29.595ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.921ns  (logic 0.445ns (15.233%)  route 2.476ns (84.767%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.575ns = ( 36.575 - 33.000 ) 
    Source Clock Delay      (SCD):    4.162ns
    Clock Pessimism Removal (CPR):    0.443ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.827     2.827    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.920 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.242     4.162    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X106Y189       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y189       FDRE (Prop_fdre_C_Q)         0.236     4.398 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=49, routed)          1.062     5.461    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X110Y192       LUT5 (Prop_lut5_I3_O)        0.123     5.584 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=7, routed)           0.865     6.448    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]
    SLICE_X112Y202       LUT4 (Prop_lut4_I1_O)        0.043     6.491 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.258     6.749    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X110Y203       LUT6 (Prop_lut6_I5_O)        0.043     6.792 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.291     7.084    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X109Y202       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.394    35.394    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    35.477 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.098    36.575    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X109Y202       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/C
                         clock pessimism              0.443    37.018    
                         clock uncertainty           -0.035    36.983    
    SLICE_X109Y202       FDRE (Setup_fdre_C_R)       -0.304    36.679    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]
  -------------------------------------------------------------------
                         required time                         36.679    
                         arrival time                          -7.084    
  -------------------------------------------------------------------
                         slack                                 29.595    

Slack (MET) :             29.595ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.921ns  (logic 0.445ns (15.233%)  route 2.476ns (84.767%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.575ns = ( 36.575 - 33.000 ) 
    Source Clock Delay      (SCD):    4.162ns
    Clock Pessimism Removal (CPR):    0.443ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.827     2.827    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.920 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.242     4.162    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X106Y189       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y189       FDRE (Prop_fdre_C_Q)         0.236     4.398 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=49, routed)          1.062     5.461    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X110Y192       LUT5 (Prop_lut5_I3_O)        0.123     5.584 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=7, routed)           0.865     6.448    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]
    SLICE_X112Y202       LUT4 (Prop_lut4_I1_O)        0.043     6.491 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.258     6.749    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X110Y203       LUT6 (Prop_lut6_I5_O)        0.043     6.792 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.291     7.084    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X109Y202       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.394    35.394    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    35.477 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.098    36.575    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X109Y202       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/C
                         clock pessimism              0.443    37.018    
                         clock uncertainty           -0.035    36.983    
    SLICE_X109Y202       FDRE (Setup_fdre_C_R)       -0.304    36.679    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]
  -------------------------------------------------------------------
                         required time                         36.679    
                         arrival time                          -7.084    
  -------------------------------------------------------------------
                         slack                                 29.595    

Slack (MET) :             29.595ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.921ns  (logic 0.445ns (15.233%)  route 2.476ns (84.767%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.575ns = ( 36.575 - 33.000 ) 
    Source Clock Delay      (SCD):    4.162ns
    Clock Pessimism Removal (CPR):    0.443ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.827     2.827    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.920 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.242     4.162    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X106Y189       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y189       FDRE (Prop_fdre_C_Q)         0.236     4.398 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=49, routed)          1.062     5.461    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X110Y192       LUT5 (Prop_lut5_I3_O)        0.123     5.584 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=7, routed)           0.865     6.448    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]
    SLICE_X112Y202       LUT4 (Prop_lut4_I1_O)        0.043     6.491 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.258     6.749    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X110Y203       LUT6 (Prop_lut6_I5_O)        0.043     6.792 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.291     7.084    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X109Y202       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.394    35.394    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    35.477 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.098    36.575    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X109Y202       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/C
                         clock pessimism              0.443    37.018    
                         clock uncertainty           -0.035    36.983    
    SLICE_X109Y202       FDRE (Setup_fdre_C_R)       -0.304    36.679    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]
  -------------------------------------------------------------------
                         required time                         36.679    
                         arrival time                          -7.084    
  -------------------------------------------------------------------
                         slack                                 29.595    

Slack (MET) :             29.595ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.921ns  (logic 0.445ns (15.233%)  route 2.476ns (84.767%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.575ns = ( 36.575 - 33.000 ) 
    Source Clock Delay      (SCD):    4.162ns
    Clock Pessimism Removal (CPR):    0.443ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.827     2.827    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.920 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.242     4.162    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X106Y189       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y189       FDRE (Prop_fdre_C_Q)         0.236     4.398 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=49, routed)          1.062     5.461    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X110Y192       LUT5 (Prop_lut5_I3_O)        0.123     5.584 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=7, routed)           0.865     6.448    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]
    SLICE_X112Y202       LUT4 (Prop_lut4_I1_O)        0.043     6.491 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.258     6.749    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X110Y203       LUT6 (Prop_lut6_I5_O)        0.043     6.792 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.291     7.084    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X109Y202       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.394    35.394    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    35.477 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.098    36.575    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X109Y202       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/C
                         clock pessimism              0.443    37.018    
                         clock uncertainty           -0.035    36.983    
    SLICE_X109Y202       FDRE (Setup_fdre_C_R)       -0.304    36.679    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]
  -------------------------------------------------------------------
                         required time                         36.679    
                         arrival time                          -7.084    
  -------------------------------------------------------------------
                         slack                                 29.595    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.151ns  (logic 0.091ns (60.456%)  route 0.060ns (39.544%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.536ns
    Source Clock Delay      (SCD):    2.068ns
    Clock Pessimism Removal (CPR):    0.457ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.500     1.500    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.526 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.542     2.068    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X117Y212       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y212       FDCE (Prop_fdce_C_Q)         0.091     2.159 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[9]/Q
                         net (fo=2, routed)           0.060     2.219    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/DIB0
    SLICE_X116Y212       RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.761     1.761    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.791 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.745     2.536    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X116Y212       RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/CLK
                         clock pessimism             -0.457     2.079    
    SLICE_X116Y212       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.096     2.175    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB
  -------------------------------------------------------------------
                         required time                         -2.175    
                         arrival time                           2.219    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.214ns  (logic 0.100ns (46.808%)  route 0.114ns (53.192%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.536ns
    Source Clock Delay      (SCD):    2.068ns
    Clock Pessimism Removal (CPR):    0.438ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.500     1.500    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.526 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.542     2.068    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X117Y212       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y212       FDCE (Prop_fdce_C_Q)         0.100     2.168 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[13]/Q
                         net (fo=2, routed)           0.114     2.282    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/DIA0
    SLICE_X114Y212       RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.761     1.761    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.791 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.745     2.536    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X114Y212       RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
                         clock pessimism             -0.438     2.098    
    SLICE_X114Y212       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.131     2.229    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA
  -------------------------------------------------------------------
                         required time                         -2.229    
                         arrival time                           2.282    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.153ns  (logic 0.091ns (59.376%)  route 0.062ns (40.623%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.536ns
    Source Clock Delay      (SCD):    2.068ns
    Clock Pessimism Removal (CPR):    0.457ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.500     1.500    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.526 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.542     2.068    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X117Y212       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y212       FDCE (Prop_fdce_C_Q)         0.091     2.159 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[8]/Q
                         net (fo=2, routed)           0.062     2.222    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/DIA1
    SLICE_X116Y212       RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.761     1.761    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.791 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.745     2.536    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X116Y212       RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/CLK
                         clock pessimism             -0.457     2.079    
    SLICE_X116Y212       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.072     2.151    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -2.151    
                         arrival time                           2.222    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDI_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.118ns (36.556%)  route 0.205ns (63.444%))
  Logic Levels:           0  
  Clock Path Skew:        0.191ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.540ns
    Source Clock Delay      (SCD):    2.084ns
    Clock Pessimism Removal (CPR):    0.265ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.500     1.500    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.526 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.558     2.084    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/m_bscan_tck[0]
    SLICE_X110Y199       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDI_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y199       FDRE (Prop_fdre_C_Q)         0.118     2.202 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDI_reg_reg/Q
                         net (fo=4, routed)           0.205     2.407    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/D[0]
    SLICE_X110Y200       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.761     1.761    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.791 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.749     2.540    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X110Y200       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                         clock pessimism             -0.265     2.275    
    SLICE_X110Y200       FDCE (Hold_fdce_C_D)         0.040     2.315    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.315    
                         arrival time                           2.407    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.204ns  (logic 0.091ns (44.588%)  route 0.113ns (55.412%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.538ns
    Source Clock Delay      (SCD):    2.069ns
    Clock Pessimism Removal (CPR):    0.458ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.500     1.500    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.526 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.543     2.069    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X117Y211       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y211       FDCE (Prop_fdce_C_Q)         0.091     2.160 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[5]/Q
                         net (fo=2, routed)           0.113     2.273    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIC0
    SLICE_X116Y211       RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.761     1.761    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.791 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.747     2.538    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X116Y211       RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
                         clock pessimism             -0.458     2.080    
    SLICE_X116Y211       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.093     2.173    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -2.173    
                         arrival time                           2.273    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.539ns
    Source Clock Delay      (SCD):    2.069ns
    Clock Pessimism Removal (CPR):    0.470ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.500     1.500    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.526 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.543     2.069    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/m_bscan_tck[0]
    SLICE_X119Y211       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y211       FDCE (Prop_fdce_C_Q)         0.100     2.169 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/Q
                         net (fo=1, routed)           0.055     2.224    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]_0[3]
    SLICE_X119Y211       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.761     1.761    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.791 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.748     2.539    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/m_bscan_tck[0]
    SLICE_X119Y211       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.470     2.069    
    SLICE_X119Y211       FDCE (Hold_fdce_C_D)         0.047     2.116    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.116    
                         arrival time                           2.224    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.568ns
    Source Clock Delay      (SCD):    2.098ns
    Clock Pessimism Removal (CPR):    0.470ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.500     1.500    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.526 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.572     2.098    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/m_bscan_tck[0]
    SLICE_X125Y208       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y208       FDCE (Prop_fdce_C_Q)         0.100     2.198 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.055     2.253    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]_0[0]
    SLICE_X125Y208       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.761     1.761    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.791 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.777     2.568    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/m_bscan_tck[0]
    SLICE_X125Y208       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.470     2.098    
    SLICE_X125Y208       FDCE (Hold_fdce_C_D)         0.047     2.145    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.145    
                         arrival time                           2.253    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.568ns
    Source Clock Delay      (SCD):    2.098ns
    Clock Pessimism Removal (CPR):    0.470ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.500     1.500    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.526 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.572     2.098    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/m_bscan_tck[0]
    SLICE_X125Y208       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y208       FDCE (Prop_fdce_C_Q)         0.100     2.198 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/Q
                         net (fo=1, routed)           0.055     2.253    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]_0[2]
    SLICE_X125Y208       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.761     1.761    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.791 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.777     2.568    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/m_bscan_tck[0]
    SLICE_X125Y208       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.470     2.098    
    SLICE_X125Y208       FDCE (Hold_fdce_C_D)         0.047     2.145    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.145    
                         arrival time                           2.253    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_1_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_2_reg/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.538ns
    Source Clock Delay      (SCD):    2.068ns
    Clock Pessimism Removal (CPR):    0.470ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.500     1.500    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.526 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.542     2.068    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X113Y210       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y210       FDRE (Prop_fdre_C_Q)         0.100     2.168 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_1_reg/Q
                         net (fo=1, routed)           0.055     2.223    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_1
    SLICE_X113Y210       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.761     1.761    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.791 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.747     2.538    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X113Y210       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_2_reg/C
                         clock pessimism             -0.470     2.068    
    SLICE_X113Y210       FDRE (Hold_fdre_C_D)         0.047     2.115    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_2_reg
  -------------------------------------------------------------------
                         required time                         -2.115    
                         arrival time                           2.223    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.539ns
    Source Clock Delay      (SCD):    2.069ns
    Clock Pessimism Removal (CPR):    0.470ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.500     1.500    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.526 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.543     2.069    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/m_bscan_tck[0]
    SLICE_X119Y211       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y211       FDCE (Prop_fdce_C_Q)         0.100     2.169 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/Q
                         net (fo=1, routed)           0.055     2.224    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]_0[2]
    SLICE_X119Y211       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.761     1.761    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.791 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.748     2.539    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/m_bscan_tck[0]
    SLICE_X119Y211       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.470     2.069    
    SLICE_X119Y211       FDCE (Hold_fdce_C_D)         0.044     2.113    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.113    
                         arrival time                           2.224    
  -------------------------------------------------------------------
                         slack                                  0.111    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
Waveform(ns):       { 0.000 16.500 }
Period(ns):         33.000
Sources:            { dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I      n/a            1.409         33.000      31.591     BUFGCTRL_X0Y2   dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X107Y204  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[1]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X115Y205  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in_reg[3]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X114Y204  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[0]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X113Y205  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[1]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X115Y204  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[2]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X116Y204  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[3]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X113Y205  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_en_reg/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X113Y206  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in_reg[2]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X112Y206  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[0]/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X116Y211  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X116Y211  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X116Y211  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X116Y211  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X116Y211  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X116Y211  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X116Y211  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X116Y211  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X116Y211  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X116Y211  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X114Y212  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X114Y212  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X114Y212  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X114Y212  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X114Y212  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X114Y212  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            0.768         16.500      15.732     SLICE_X114Y212  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            0.768         16.500      15.732     SLICE_X114Y212  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X116Y211  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X116Y211  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  drpclk_in_i
  To Clock:  drpclk_in_i

Setup :            0  Failing Endpoints,  Worst Slack        7.463ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.105ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.286ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.463ns  (required time - arrival time)
  Source:                 lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/time_out_counter_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/time_out_2ms_reg/D
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             drpclk_in_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (drpclk_in_i rise@10.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        2.380ns  (logic 0.360ns (15.125%)  route 2.020ns (84.875%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.340ns = ( 14.340 - 10.000 ) 
    Source Clock Delay      (SCD):    4.589ns
    Clock Pessimism Removal (CPR):    0.251ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           2.299     3.205    DRPCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  DRP_CLK_BUFG/O
                         net (fo=228, routed)         1.291     4.589    lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/sysclk_in
    SLICE_X139Y247       FDRE                                         r  lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/time_out_counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X139Y247       FDRE (Prop_fdre_C_Q)         0.223     4.812 f  lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/time_out_counter_reg[13]/Q
                         net (fo=5, routed)           0.670     5.482    lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/time_out_counter_reg[13]
    SLICE_X138Y247       LUT4 (Prop_lut4_I1_O)        0.043     5.525 f  lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/time_out_2ms_i_5/O
                         net (fo=1, routed)           0.539     6.064    lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/time_out_2ms_i_5_n_0
    SLICE_X138Y246       LUT5 (Prop_lut5_I3_O)        0.043     6.107 r  lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/time_out_2ms_i_2/O
                         net (fo=1, routed)           0.480     6.587    lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/time_out_2ms
    SLICE_X140Y251       LUT3 (Prop_lut3_I1_O)        0.051     6.638 r  lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/time_out_2ms_i_1__0/O
                         net (fo=1, routed)           0.331     6.969    lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/time_out_2ms_i_1__0_n_0
    SLICE_X141Y251       FDRE                                         r  lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/time_out_2ms_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000    10.000    DRP_CLK_IN_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           2.173    12.976    DRPCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    13.059 r  DRP_CLK_BUFG/O
                         net (fo=228, routed)         1.281    14.340    lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/sysclk_in
    SLICE_X141Y251       FDRE                                         r  lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/time_out_2ms_reg/C
                         clock pessimism              0.251    14.592    
                         clock uncertainty           -0.035    14.556    
    SLICE_X141Y251       FDRE (Setup_fdre_C_D)       -0.124    14.432    lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/time_out_2ms_reg
  -------------------------------------------------------------------
                         required time                         14.432    
                         arrival time                          -6.969    
  -------------------------------------------------------------------
                         slack                                  7.463    

Slack (MET) :             7.475ns  (required time - arrival time)
  Source:                 lpdc_test_support_i/lpdc_test_init_i/inst/gt0_rxresetfsm_i/time_out_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lpdc_test_support_i/lpdc_test_init_i/inst/gt0_rxresetfsm_i/time_out_2ms_reg/D
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             drpclk_in_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (drpclk_in_i rise@10.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        2.509ns  (logic 0.352ns (14.027%)  route 2.157ns (85.973%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.338ns = ( 14.338 - 10.000 ) 
    Source Clock Delay      (SCD):    4.745ns
    Clock Pessimism Removal (CPR):    0.361ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           2.299     3.205    DRPCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  DRP_CLK_BUFG/O
                         net (fo=228, routed)         1.447     4.745    lpdc_test_support_i/lpdc_test_init_i/inst/gt0_rxresetfsm_i/sysclk_in
    SLICE_X127Y253       FDRE                                         r  lpdc_test_support_i/lpdc_test_init_i/inst/gt0_rxresetfsm_i/time_out_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y253       FDRE (Prop_fdre_C_Q)         0.223     4.968 r  lpdc_test_support_i/lpdc_test_init_i/inst/gt0_rxresetfsm_i/time_out_counter_reg[6]/Q
                         net (fo=4, routed)           0.573     5.540    lpdc_test_support_i/lpdc_test_init_i/inst/gt0_rxresetfsm_i/time_out_counter_reg[6]
    SLICE_X128Y253       LUT4 (Prop_lut4_I0_O)        0.043     5.583 f  lpdc_test_support_i/lpdc_test_init_i/inst/gt0_rxresetfsm_i/time_out_1us_i_3/O
                         net (fo=2, routed)           0.547     6.130    lpdc_test_support_i/lpdc_test_init_i/inst/gt0_rxresetfsm_i/time_out_1us_i_3_n_0
    SLICE_X126Y254       LUT6 (Prop_lut6_I5_O)        0.043     6.173 f  lpdc_test_support_i/lpdc_test_init_i/inst/gt0_rxresetfsm_i/time_out_counter[0]_i_3/O
                         net (fo=19, routed)          1.038     7.211    lpdc_test_support_i/lpdc_test_init_i/inst/gt0_rxresetfsm_i/time_out_counter
    SLICE_X132Y257       LUT2 (Prop_lut2_I0_O)        0.043     7.254 r  lpdc_test_support_i/lpdc_test_init_i/inst/gt0_rxresetfsm_i/time_out_2ms_i_1/O
                         net (fo=1, routed)           0.000     7.254    lpdc_test_support_i/lpdc_test_init_i/inst/gt0_rxresetfsm_i/time_out_2ms_i_1_n_0
    SLICE_X132Y257       FDRE                                         r  lpdc_test_support_i/lpdc_test_init_i/inst/gt0_rxresetfsm_i/time_out_2ms_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000    10.000    DRP_CLK_IN_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           2.173    12.976    DRPCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    13.059 r  DRP_CLK_BUFG/O
                         net (fo=228, routed)         1.279    14.338    lpdc_test_support_i/lpdc_test_init_i/inst/gt0_rxresetfsm_i/sysclk_in
    SLICE_X132Y257       FDRE                                         r  lpdc_test_support_i/lpdc_test_init_i/inst/gt0_rxresetfsm_i/time_out_2ms_reg/C
                         clock pessimism              0.361    14.700    
                         clock uncertainty           -0.035    14.664    
    SLICE_X132Y257       FDRE (Setup_fdre_C_D)        0.065    14.729    lpdc_test_support_i/lpdc_test_init_i/inst/gt0_rxresetfsm_i/time_out_2ms_reg
  -------------------------------------------------------------------
                         required time                         14.729    
                         arrival time                          -7.254    
  -------------------------------------------------------------------
                         slack                                  7.475    

Slack (MET) :             7.480ns  (required time - arrival time)
  Source:                 lpdc_test_support_i/lpdc_test_init_i/inst/gt0_rxresetfsm_i/init_wait_count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lpdc_test_support_i/lpdc_test_init_i/inst/gt0_rxresetfsm_i/init_wait_count_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             drpclk_in_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (drpclk_in_i rise@10.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        2.281ns  (logic 0.345ns (15.122%)  route 1.936ns (84.878%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.209ns = ( 14.209 - 10.000 ) 
    Source Clock Delay      (SCD):    4.589ns
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           2.299     3.205    DRPCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  DRP_CLK_BUFG/O
                         net (fo=228, routed)         1.291     4.589    lpdc_test_support_i/lpdc_test_init_i/inst/gt0_rxresetfsm_i/sysclk_in
    SLICE_X134Y249       FDCE                                         r  lpdc_test_support_i/lpdc_test_init_i/inst/gt0_rxresetfsm_i/init_wait_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X134Y249       FDCE (Prop_fdce_C_Q)         0.259     4.848 f  lpdc_test_support_i/lpdc_test_init_i/inst/gt0_rxresetfsm_i/init_wait_count_reg[3]/Q
                         net (fo=6, routed)           0.731     5.579    lpdc_test_support_i/lpdc_test_init_i/inst/gt0_rxresetfsm_i/init_wait_count_reg__0[3]
    SLICE_X134Y250       LUT4 (Prop_lut4_I1_O)        0.043     5.622 f  lpdc_test_support_i/lpdc_test_init_i/inst/gt0_rxresetfsm_i/init_wait_count[7]_i_3__0/O
                         net (fo=2, routed)           0.430     6.052    lpdc_test_support_i/lpdc_test_init_i/inst/gt0_rxresetfsm_i/init_wait_count[7]_i_3__0_n_0
    SLICE_X134Y252       LUT5 (Prop_lut5_I4_O)        0.043     6.095 r  lpdc_test_support_i/lpdc_test_init_i/inst/gt0_rxresetfsm_i/init_wait_count[7]_i_1__0/O
                         net (fo=8, routed)           0.775     6.870    lpdc_test_support_i/lpdc_test_init_i/inst/gt0_rxresetfsm_i/init_wait_count
    SLICE_X134Y248       FDCE                                         r  lpdc_test_support_i/lpdc_test_init_i/inst/gt0_rxresetfsm_i/init_wait_count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000    10.000    DRP_CLK_IN_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           2.173    12.976    DRPCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    13.059 r  DRP_CLK_BUFG/O
                         net (fo=228, routed)         1.150    14.209    lpdc_test_support_i/lpdc_test_init_i/inst/gt0_rxresetfsm_i/sysclk_in
    SLICE_X134Y248       FDCE                                         r  lpdc_test_support_i/lpdc_test_init_i/inst/gt0_rxresetfsm_i/init_wait_count_reg[0]/C
                         clock pessimism              0.354    14.564    
                         clock uncertainty           -0.035    14.528    
    SLICE_X134Y248       FDCE (Setup_fdce_C_CE)      -0.178    14.350    lpdc_test_support_i/lpdc_test_init_i/inst/gt0_rxresetfsm_i/init_wait_count_reg[0]
  -------------------------------------------------------------------
                         required time                         14.350    
                         arrival time                          -6.870    
  -------------------------------------------------------------------
                         slack                                  7.480    

Slack (MET) :             7.480ns  (required time - arrival time)
  Source:                 lpdc_test_support_i/lpdc_test_init_i/inst/gt0_rxresetfsm_i/init_wait_count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lpdc_test_support_i/lpdc_test_init_i/inst/gt0_rxresetfsm_i/init_wait_count_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             drpclk_in_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (drpclk_in_i rise@10.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        2.281ns  (logic 0.345ns (15.122%)  route 1.936ns (84.878%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.209ns = ( 14.209 - 10.000 ) 
    Source Clock Delay      (SCD):    4.589ns
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           2.299     3.205    DRPCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  DRP_CLK_BUFG/O
                         net (fo=228, routed)         1.291     4.589    lpdc_test_support_i/lpdc_test_init_i/inst/gt0_rxresetfsm_i/sysclk_in
    SLICE_X134Y249       FDCE                                         r  lpdc_test_support_i/lpdc_test_init_i/inst/gt0_rxresetfsm_i/init_wait_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X134Y249       FDCE (Prop_fdce_C_Q)         0.259     4.848 f  lpdc_test_support_i/lpdc_test_init_i/inst/gt0_rxresetfsm_i/init_wait_count_reg[3]/Q
                         net (fo=6, routed)           0.731     5.579    lpdc_test_support_i/lpdc_test_init_i/inst/gt0_rxresetfsm_i/init_wait_count_reg__0[3]
    SLICE_X134Y250       LUT4 (Prop_lut4_I1_O)        0.043     5.622 f  lpdc_test_support_i/lpdc_test_init_i/inst/gt0_rxresetfsm_i/init_wait_count[7]_i_3__0/O
                         net (fo=2, routed)           0.430     6.052    lpdc_test_support_i/lpdc_test_init_i/inst/gt0_rxresetfsm_i/init_wait_count[7]_i_3__0_n_0
    SLICE_X134Y252       LUT5 (Prop_lut5_I4_O)        0.043     6.095 r  lpdc_test_support_i/lpdc_test_init_i/inst/gt0_rxresetfsm_i/init_wait_count[7]_i_1__0/O
                         net (fo=8, routed)           0.775     6.870    lpdc_test_support_i/lpdc_test_init_i/inst/gt0_rxresetfsm_i/init_wait_count
    SLICE_X134Y248       FDCE                                         r  lpdc_test_support_i/lpdc_test_init_i/inst/gt0_rxresetfsm_i/init_wait_count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000    10.000    DRP_CLK_IN_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           2.173    12.976    DRPCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    13.059 r  DRP_CLK_BUFG/O
                         net (fo=228, routed)         1.150    14.209    lpdc_test_support_i/lpdc_test_init_i/inst/gt0_rxresetfsm_i/sysclk_in
    SLICE_X134Y248       FDCE                                         r  lpdc_test_support_i/lpdc_test_init_i/inst/gt0_rxresetfsm_i/init_wait_count_reg[1]/C
                         clock pessimism              0.354    14.564    
                         clock uncertainty           -0.035    14.528    
    SLICE_X134Y248       FDCE (Setup_fdce_C_CE)      -0.178    14.350    lpdc_test_support_i/lpdc_test_init_i/inst/gt0_rxresetfsm_i/init_wait_count_reg[1]
  -------------------------------------------------------------------
                         required time                         14.350    
                         arrival time                          -6.870    
  -------------------------------------------------------------------
                         slack                                  7.480    

Slack (MET) :             7.486ns  (required time - arrival time)
  Source:                 lpdc_test_support_i/lpdc_test_init_i/inst/gt0_rx_cdrlock_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lpdc_test_support_i/lpdc_test_init_i/inst/gt0_rx_cdrlock_counter_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             drpclk_in_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (drpclk_in_i rise@10.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        2.495ns  (logic 0.352ns (14.106%)  route 2.143ns (85.894%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.338ns = ( 14.338 - 10.000 ) 
    Source Clock Delay      (SCD):    4.749ns
    Clock Pessimism Removal (CPR):    0.361ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           2.299     3.205    DRPCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  DRP_CLK_BUFG/O
                         net (fo=228, routed)         1.451     4.749    lpdc_test_support_i/lpdc_test_init_i/inst/sysclk_in
    SLICE_X140Y253       FDRE                                         r  lpdc_test_support_i/lpdc_test_init_i/inst/gt0_rx_cdrlock_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y253       FDRE (Prop_fdre_C_Q)         0.223     4.972 f  lpdc_test_support_i/lpdc_test_init_i/inst/gt0_rx_cdrlock_counter_reg[4]/Q
                         net (fo=2, routed)           0.634     5.606    lpdc_test_support_i/lpdc_test_init_i/inst/gt0_rx_cdrlock_counter_reg_n_0_[4]
    SLICE_X140Y253       LUT4 (Prop_lut4_I0_O)        0.043     5.649 r  lpdc_test_support_i/lpdc_test_init_i/inst/gt0_rx_cdrlock_counter[31]_i_9/O
                         net (fo=1, routed)           0.344     5.993    lpdc_test_support_i/lpdc_test_init_i/inst/gt0_rx_cdrlock_counter[31]_i_9_n_0
    SLICE_X138Y253       LUT5 (Prop_lut5_I4_O)        0.043     6.036 r  lpdc_test_support_i/lpdc_test_init_i/inst/gt0_rx_cdrlock_counter[31]_i_4/O
                         net (fo=33, routed)          1.165     7.201    lpdc_test_support_i/lpdc_test_init_i/inst/gt0_rx_cdrlock_counter[31]_i_4_n_0
    SLICE_X138Y258       LUT5 (Prop_lut5_I2_O)        0.043     7.244 r  lpdc_test_support_i/lpdc_test_init_i/inst/gt0_rx_cdrlock_counter[28]_i_1/O
                         net (fo=1, routed)           0.000     7.244    lpdc_test_support_i/lpdc_test_init_i/inst/gt0_rx_cdrlock_counter[28]
    SLICE_X138Y258       FDRE                                         r  lpdc_test_support_i/lpdc_test_init_i/inst/gt0_rx_cdrlock_counter_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000    10.000    DRP_CLK_IN_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           2.173    12.976    DRPCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    13.059 r  DRP_CLK_BUFG/O
                         net (fo=228, routed)         1.279    14.338    lpdc_test_support_i/lpdc_test_init_i/inst/sysclk_in
    SLICE_X138Y258       FDRE                                         r  lpdc_test_support_i/lpdc_test_init_i/inst/gt0_rx_cdrlock_counter_reg[28]/C
                         clock pessimism              0.361    14.700    
                         clock uncertainty           -0.035    14.664    
    SLICE_X138Y258       FDRE (Setup_fdre_C_D)        0.066    14.730    lpdc_test_support_i/lpdc_test_init_i/inst/gt0_rx_cdrlock_counter_reg[28]
  -------------------------------------------------------------------
                         required time                         14.730    
                         arrival time                          -7.244    
  -------------------------------------------------------------------
                         slack                                  7.486    

Slack (MET) :             7.519ns  (required time - arrival time)
  Source:                 lpdc_test_support_i/lpdc_test_init_i/inst/gt0_rx_cdrlock_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lpdc_test_support_i/lpdc_test_init_i/inst/gt0_rx_cdrlock_counter_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             drpclk_in_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (drpclk_in_i rise@10.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        2.461ns  (logic 0.352ns (14.303%)  route 2.109ns (85.697%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.338ns = ( 14.338 - 10.000 ) 
    Source Clock Delay      (SCD):    4.749ns
    Clock Pessimism Removal (CPR):    0.361ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           2.299     3.205    DRPCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  DRP_CLK_BUFG/O
                         net (fo=228, routed)         1.451     4.749    lpdc_test_support_i/lpdc_test_init_i/inst/sysclk_in
    SLICE_X140Y253       FDRE                                         r  lpdc_test_support_i/lpdc_test_init_i/inst/gt0_rx_cdrlock_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y253       FDRE (Prop_fdre_C_Q)         0.223     4.972 f  lpdc_test_support_i/lpdc_test_init_i/inst/gt0_rx_cdrlock_counter_reg[4]/Q
                         net (fo=2, routed)           0.634     5.606    lpdc_test_support_i/lpdc_test_init_i/inst/gt0_rx_cdrlock_counter_reg_n_0_[4]
    SLICE_X140Y253       LUT4 (Prop_lut4_I0_O)        0.043     5.649 r  lpdc_test_support_i/lpdc_test_init_i/inst/gt0_rx_cdrlock_counter[31]_i_9/O
                         net (fo=1, routed)           0.344     5.993    lpdc_test_support_i/lpdc_test_init_i/inst/gt0_rx_cdrlock_counter[31]_i_9_n_0
    SLICE_X138Y253       LUT5 (Prop_lut5_I4_O)        0.043     6.036 r  lpdc_test_support_i/lpdc_test_init_i/inst/gt0_rx_cdrlock_counter[31]_i_4/O
                         net (fo=33, routed)          1.131     7.167    lpdc_test_support_i/lpdc_test_init_i/inst/gt0_rx_cdrlock_counter[31]_i_4_n_0
    SLICE_X138Y259       LUT5 (Prop_lut5_I2_O)        0.043     7.210 r  lpdc_test_support_i/lpdc_test_init_i/inst/gt0_rx_cdrlock_counter[29]_i_1/O
                         net (fo=1, routed)           0.000     7.210    lpdc_test_support_i/lpdc_test_init_i/inst/gt0_rx_cdrlock_counter[29]
    SLICE_X138Y259       FDRE                                         r  lpdc_test_support_i/lpdc_test_init_i/inst/gt0_rx_cdrlock_counter_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000    10.000    DRP_CLK_IN_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           2.173    12.976    DRPCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    13.059 r  DRP_CLK_BUFG/O
                         net (fo=228, routed)         1.279    14.338    lpdc_test_support_i/lpdc_test_init_i/inst/sysclk_in
    SLICE_X138Y259       FDRE                                         r  lpdc_test_support_i/lpdc_test_init_i/inst/gt0_rx_cdrlock_counter_reg[29]/C
                         clock pessimism              0.361    14.700    
                         clock uncertainty           -0.035    14.664    
    SLICE_X138Y259       FDRE (Setup_fdre_C_D)        0.064    14.728    lpdc_test_support_i/lpdc_test_init_i/inst/gt0_rx_cdrlock_counter_reg[29]
  -------------------------------------------------------------------
                         required time                         14.728    
                         arrival time                          -7.210    
  -------------------------------------------------------------------
                         slack                                  7.519    

Slack (MET) :             7.522ns  (required time - arrival time)
  Source:                 lpdc_test_support_i/lpdc_test_init_i/inst/gt0_rx_cdrlock_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lpdc_test_support_i/lpdc_test_init_i/inst/gt0_rx_cdrlock_counter_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             drpclk_in_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (drpclk_in_i rise@10.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        2.459ns  (logic 0.352ns (14.314%)  route 2.107ns (85.686%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.338ns = ( 14.338 - 10.000 ) 
    Source Clock Delay      (SCD):    4.749ns
    Clock Pessimism Removal (CPR):    0.361ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           2.299     3.205    DRPCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  DRP_CLK_BUFG/O
                         net (fo=228, routed)         1.451     4.749    lpdc_test_support_i/lpdc_test_init_i/inst/sysclk_in
    SLICE_X140Y253       FDRE                                         r  lpdc_test_support_i/lpdc_test_init_i/inst/gt0_rx_cdrlock_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y253       FDRE (Prop_fdre_C_Q)         0.223     4.972 f  lpdc_test_support_i/lpdc_test_init_i/inst/gt0_rx_cdrlock_counter_reg[4]/Q
                         net (fo=2, routed)           0.634     5.606    lpdc_test_support_i/lpdc_test_init_i/inst/gt0_rx_cdrlock_counter_reg_n_0_[4]
    SLICE_X140Y253       LUT4 (Prop_lut4_I0_O)        0.043     5.649 r  lpdc_test_support_i/lpdc_test_init_i/inst/gt0_rx_cdrlock_counter[31]_i_9/O
                         net (fo=1, routed)           0.344     5.993    lpdc_test_support_i/lpdc_test_init_i/inst/gt0_rx_cdrlock_counter[31]_i_9_n_0
    SLICE_X138Y253       LUT5 (Prop_lut5_I4_O)        0.043     6.036 r  lpdc_test_support_i/lpdc_test_init_i/inst/gt0_rx_cdrlock_counter[31]_i_4/O
                         net (fo=33, routed)          1.129     7.165    lpdc_test_support_i/lpdc_test_init_i/inst/gt0_rx_cdrlock_counter[31]_i_4_n_0
    SLICE_X138Y259       LUT5 (Prop_lut5_I2_O)        0.043     7.208 r  lpdc_test_support_i/lpdc_test_init_i/inst/gt0_rx_cdrlock_counter[30]_i_1/O
                         net (fo=1, routed)           0.000     7.208    lpdc_test_support_i/lpdc_test_init_i/inst/gt0_rx_cdrlock_counter[30]
    SLICE_X138Y259       FDRE                                         r  lpdc_test_support_i/lpdc_test_init_i/inst/gt0_rx_cdrlock_counter_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000    10.000    DRP_CLK_IN_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           2.173    12.976    DRPCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    13.059 r  DRP_CLK_BUFG/O
                         net (fo=228, routed)         1.279    14.338    lpdc_test_support_i/lpdc_test_init_i/inst/sysclk_in
    SLICE_X138Y259       FDRE                                         r  lpdc_test_support_i/lpdc_test_init_i/inst/gt0_rx_cdrlock_counter_reg[30]/C
                         clock pessimism              0.361    14.700    
                         clock uncertainty           -0.035    14.664    
    SLICE_X138Y259       FDRE (Setup_fdre_C_D)        0.065    14.729    lpdc_test_support_i/lpdc_test_init_i/inst/gt0_rx_cdrlock_counter_reg[30]
  -------------------------------------------------------------------
                         required time                         14.729    
                         arrival time                          -7.208    
  -------------------------------------------------------------------
                         slack                                  7.522    

Slack (MET) :             7.524ns  (required time - arrival time)
  Source:                 lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/time_out_counter_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/time_out_counter_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             drpclk_in_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (drpclk_in_i rise@10.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        2.215ns  (logic 0.455ns (20.543%)  route 1.760ns (79.457%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.210ns = ( 14.210 - 10.000 ) 
    Source Clock Delay      (SCD):    4.589ns
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           2.299     3.205    DRPCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  DRP_CLK_BUFG/O
                         net (fo=228, routed)         1.291     4.589    lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/sysclk_in
    SLICE_X139Y247       FDRE                                         r  lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/time_out_counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X139Y247       FDRE (Prop_fdre_C_Q)         0.223     4.812 r  lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/time_out_counter_reg[13]/Q
                         net (fo=5, routed)           0.670     5.482    lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/time_out_counter_reg[13]
    SLICE_X138Y247       LUT2 (Prop_lut2_I0_O)        0.051     5.533 r  lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/time_out_counter[0]_i_6__0/O
                         net (fo=1, routed)           0.164     5.697    lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/time_out_counter[0]_i_6__0_n_0
    SLICE_X138Y247       LUT6 (Prop_lut6_I5_O)        0.138     5.835 r  lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/time_out_counter[0]_i_3__0/O
                         net (fo=1, routed)           0.459     6.293    lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/time_out_counter[0]_i_3__0_n_0
    SLICE_X138Y247       LUT5 (Prop_lut5_I3_O)        0.043     6.336 r  lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/time_out_counter[0]_i_1__0/O
                         net (fo=18, routed)          0.467     6.804    lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/time_out_counter
    SLICE_X139Y244       FDRE                                         r  lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/time_out_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000    10.000    DRP_CLK_IN_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           2.173    12.976    DRPCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    13.059 r  DRP_CLK_BUFG/O
                         net (fo=228, routed)         1.151    14.210    lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/sysclk_in
    SLICE_X139Y244       FDRE                                         r  lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/time_out_counter_reg[0]/C
                         clock pessimism              0.353    14.564    
                         clock uncertainty           -0.035    14.528    
    SLICE_X139Y244       FDRE (Setup_fdre_C_CE)      -0.201    14.327    lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/time_out_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.327    
                         arrival time                          -6.804    
  -------------------------------------------------------------------
                         slack                                  7.524    

Slack (MET) :             7.524ns  (required time - arrival time)
  Source:                 lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/time_out_counter_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/time_out_counter_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             drpclk_in_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (drpclk_in_i rise@10.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        2.215ns  (logic 0.455ns (20.543%)  route 1.760ns (79.457%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.210ns = ( 14.210 - 10.000 ) 
    Source Clock Delay      (SCD):    4.589ns
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           2.299     3.205    DRPCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  DRP_CLK_BUFG/O
                         net (fo=228, routed)         1.291     4.589    lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/sysclk_in
    SLICE_X139Y247       FDRE                                         r  lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/time_out_counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X139Y247       FDRE (Prop_fdre_C_Q)         0.223     4.812 r  lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/time_out_counter_reg[13]/Q
                         net (fo=5, routed)           0.670     5.482    lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/time_out_counter_reg[13]
    SLICE_X138Y247       LUT2 (Prop_lut2_I0_O)        0.051     5.533 r  lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/time_out_counter[0]_i_6__0/O
                         net (fo=1, routed)           0.164     5.697    lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/time_out_counter[0]_i_6__0_n_0
    SLICE_X138Y247       LUT6 (Prop_lut6_I5_O)        0.138     5.835 r  lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/time_out_counter[0]_i_3__0/O
                         net (fo=1, routed)           0.459     6.293    lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/time_out_counter[0]_i_3__0_n_0
    SLICE_X138Y247       LUT5 (Prop_lut5_I3_O)        0.043     6.336 r  lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/time_out_counter[0]_i_1__0/O
                         net (fo=18, routed)          0.467     6.804    lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/time_out_counter
    SLICE_X139Y244       FDRE                                         r  lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/time_out_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000    10.000    DRP_CLK_IN_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           2.173    12.976    DRPCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    13.059 r  DRP_CLK_BUFG/O
                         net (fo=228, routed)         1.151    14.210    lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/sysclk_in
    SLICE_X139Y244       FDRE                                         r  lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/time_out_counter_reg[1]/C
                         clock pessimism              0.353    14.564    
                         clock uncertainty           -0.035    14.528    
    SLICE_X139Y244       FDRE (Setup_fdre_C_CE)      -0.201    14.327    lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/time_out_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.327    
                         arrival time                          -6.804    
  -------------------------------------------------------------------
                         slack                                  7.524    

Slack (MET) :             7.524ns  (required time - arrival time)
  Source:                 lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/time_out_counter_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/time_out_counter_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             drpclk_in_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (drpclk_in_i rise@10.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        2.215ns  (logic 0.455ns (20.543%)  route 1.760ns (79.457%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.210ns = ( 14.210 - 10.000 ) 
    Source Clock Delay      (SCD):    4.589ns
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           2.299     3.205    DRPCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  DRP_CLK_BUFG/O
                         net (fo=228, routed)         1.291     4.589    lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/sysclk_in
    SLICE_X139Y247       FDRE                                         r  lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/time_out_counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X139Y247       FDRE (Prop_fdre_C_Q)         0.223     4.812 r  lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/time_out_counter_reg[13]/Q
                         net (fo=5, routed)           0.670     5.482    lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/time_out_counter_reg[13]
    SLICE_X138Y247       LUT2 (Prop_lut2_I0_O)        0.051     5.533 r  lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/time_out_counter[0]_i_6__0/O
                         net (fo=1, routed)           0.164     5.697    lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/time_out_counter[0]_i_6__0_n_0
    SLICE_X138Y247       LUT6 (Prop_lut6_I5_O)        0.138     5.835 r  lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/time_out_counter[0]_i_3__0/O
                         net (fo=1, routed)           0.459     6.293    lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/time_out_counter[0]_i_3__0_n_0
    SLICE_X138Y247       LUT5 (Prop_lut5_I3_O)        0.043     6.336 r  lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/time_out_counter[0]_i_1__0/O
                         net (fo=18, routed)          0.467     6.804    lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/time_out_counter
    SLICE_X139Y244       FDRE                                         r  lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/time_out_counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000    10.000    DRP_CLK_IN_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           2.173    12.976    DRPCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    13.059 r  DRP_CLK_BUFG/O
                         net (fo=228, routed)         1.151    14.210    lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/sysclk_in
    SLICE_X139Y244       FDRE                                         r  lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/time_out_counter_reg[2]/C
                         clock pessimism              0.353    14.564    
                         clock uncertainty           -0.035    14.528    
    SLICE_X139Y244       FDRE (Setup_fdre_C_CE)      -0.201    14.327    lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/time_out_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         14.327    
                         arrival time                          -6.804    
  -------------------------------------------------------------------
                         slack                                  7.524    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/pll_reset_asserted_reg/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/CPLL_RESET_reg/D
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             drpclk_in_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (drpclk_in_i rise@0.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.128ns (63.073%)  route 0.075ns (36.927%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.538ns
    Source Clock Delay      (SCD):    2.155ns
    Clock Pessimism Removal (CPR):    0.371ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           1.083     1.471    DRPCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  DRP_CLK_BUFG/O
                         net (fo=228, routed)         0.658     2.155    lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/sysclk_in
    SLICE_X143Y252       FDRE                                         r  lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/pll_reset_asserted_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X143Y252       FDRE (Prop_fdre_C_Q)         0.100     2.255 f  lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/pll_reset_asserted_reg/Q
                         net (fo=3, routed)           0.075     2.330    lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/pll_reset_asserted_reg_n_0
    SLICE_X142Y252       LUT6 (Prop_lut6_I0_O)        0.028     2.358 r  lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/CPLL_RESET_i_1/O
                         net (fo=1, routed)           0.000     2.358    lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/CPLL_RESET_i_1_n_0
    SLICE_X142Y252       FDRE                                         r  lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/CPLL_RESET_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           1.154     1.624    DRPCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  DRP_CLK_BUFG/O
                         net (fo=228, routed)         0.884     2.538    lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/sysclk_in
    SLICE_X142Y252       FDRE                                         r  lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/CPLL_RESET_reg/C
                         clock pessimism             -0.371     2.166    
    SLICE_X142Y252       FDRE (Hold_fdre_C_D)         0.087     2.253    lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/CPLL_RESET_reg
  -------------------------------------------------------------------
                         required time                         -2.253    
                         arrival time                           2.358    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 lpdc_test_support_i/lpdc_test_init_i/inst/gt0_rxresetfsm_i/sync_data_valid/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lpdc_test_support_i/lpdc_test_init_i/inst/gt0_rxresetfsm_i/sync_data_valid/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             drpclk_in_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (drpclk_in_i rise@0.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.536ns
    Source Clock Delay      (SCD):    2.153ns
    Clock Pessimism Removal (CPR):    0.382ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           1.083     1.471    DRPCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  DRP_CLK_BUFG/O
                         net (fo=228, routed)         0.656     2.153    lpdc_test_support_i/lpdc_test_init_i/inst/gt0_rxresetfsm_i/sync_data_valid/sysclk_in
    SLICE_X133Y255       FDRE                                         r  lpdc_test_support_i/lpdc_test_init_i/inst/gt0_rxresetfsm_i/sync_data_valid/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y255       FDRE (Prop_fdre_C_Q)         0.100     2.253 r  lpdc_test_support_i/lpdc_test_init_i/inst/gt0_rxresetfsm_i/sync_data_valid/data_sync_reg1/Q
                         net (fo=1, routed)           0.055     2.308    lpdc_test_support_i/lpdc_test_init_i/inst/gt0_rxresetfsm_i/sync_data_valid/data_sync1
    SLICE_X133Y255       FDRE                                         r  lpdc_test_support_i/lpdc_test_init_i/inst/gt0_rxresetfsm_i/sync_data_valid/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           1.154     1.624    DRPCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  DRP_CLK_BUFG/O
                         net (fo=228, routed)         0.882     2.536    lpdc_test_support_i/lpdc_test_init_i/inst/gt0_rxresetfsm_i/sync_data_valid/sysclk_in
    SLICE_X133Y255       FDRE                                         r  lpdc_test_support_i/lpdc_test_init_i/inst/gt0_rxresetfsm_i/sync_data_valid/data_sync_reg2/C
                         clock pessimism             -0.382     2.153    
    SLICE_X133Y255       FDRE (Hold_fdre_C_D)         0.047     2.200    lpdc_test_support_i/lpdc_test_init_i/inst/gt0_rxresetfsm_i/sync_data_valid/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -2.200    
                         arrival time                           2.308    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 lpdc_test_support_i/lpdc_test_init_i/inst/gt0_rxresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lpdc_test_support_i/lpdc_test_init_i/inst/gt0_rxresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             drpclk_in_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (drpclk_in_i rise@0.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.536ns
    Source Clock Delay      (SCD):    2.153ns
    Clock Pessimism Removal (CPR):    0.382ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           1.083     1.471    DRPCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  DRP_CLK_BUFG/O
                         net (fo=228, routed)         0.656     2.153    lpdc_test_support_i/lpdc_test_init_i/inst/gt0_rxresetfsm_i/sync_mmcm_lock_reclocked/sysclk_in
    SLICE_X137Y257       FDRE                                         r  lpdc_test_support_i/lpdc_test_init_i/inst/gt0_rxresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y257       FDRE (Prop_fdre_C_Q)         0.100     2.253 r  lpdc_test_support_i/lpdc_test_init_i/inst/gt0_rxresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg1/Q
                         net (fo=1, routed)           0.055     2.308    lpdc_test_support_i/lpdc_test_init_i/inst/gt0_rxresetfsm_i/sync_mmcm_lock_reclocked/data_sync1
    SLICE_X137Y257       FDRE                                         r  lpdc_test_support_i/lpdc_test_init_i/inst/gt0_rxresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           1.154     1.624    DRPCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  DRP_CLK_BUFG/O
                         net (fo=228, routed)         0.882     2.536    lpdc_test_support_i/lpdc_test_init_i/inst/gt0_rxresetfsm_i/sync_mmcm_lock_reclocked/sysclk_in
    SLICE_X137Y257       FDRE                                         r  lpdc_test_support_i/lpdc_test_init_i/inst/gt0_rxresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg2/C
                         clock pessimism             -0.382     2.153    
    SLICE_X137Y257       FDRE (Hold_fdre_C_D)         0.047     2.200    lpdc_test_support_i/lpdc_test_init_i/inst/gt0_rxresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -2.200    
                         arrival time                           2.308    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/sync_TXRESETDONE/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/sync_TXRESETDONE/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             drpclk_in_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (drpclk_in_i rise@0.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.537ns
    Source Clock Delay      (SCD):    2.154ns
    Clock Pessimism Removal (CPR):    0.382ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           1.083     1.471    DRPCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  DRP_CLK_BUFG/O
                         net (fo=228, routed)         0.657     2.154    lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/sync_TXRESETDONE/sysclk_in
    SLICE_X145Y254       FDRE                                         r  lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/sync_TXRESETDONE/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y254       FDRE (Prop_fdre_C_Q)         0.100     2.254 r  lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/sync_TXRESETDONE/data_sync_reg1/Q
                         net (fo=1, routed)           0.055     2.309    lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/sync_TXRESETDONE/data_sync1
    SLICE_X145Y254       FDRE                                         r  lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/sync_TXRESETDONE/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           1.154     1.624    DRPCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  DRP_CLK_BUFG/O
                         net (fo=228, routed)         0.883     2.537    lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/sync_TXRESETDONE/sysclk_in
    SLICE_X145Y254       FDRE                                         r  lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/sync_TXRESETDONE/data_sync_reg2/C
                         clock pessimism             -0.382     2.154    
    SLICE_X145Y254       FDRE (Hold_fdre_C_D)         0.047     2.201    lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/sync_TXRESETDONE/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -2.201    
                         arrival time                           2.309    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/sync_cplllock/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/sync_cplllock/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             drpclk_in_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (drpclk_in_i rise@0.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.537ns
    Source Clock Delay      (SCD):    2.154ns
    Clock Pessimism Removal (CPR):    0.382ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           1.083     1.471    DRPCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  DRP_CLK_BUFG/O
                         net (fo=228, routed)         0.657     2.154    lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/sync_cplllock/sysclk_in
    SLICE_X141Y253       FDRE                                         r  lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/sync_cplllock/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y253       FDRE (Prop_fdre_C_Q)         0.100     2.254 r  lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/sync_cplllock/data_sync_reg1/Q
                         net (fo=1, routed)           0.055     2.309    lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/sync_cplllock/data_sync1
    SLICE_X141Y253       FDRE                                         r  lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/sync_cplllock/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           1.154     1.624    DRPCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  DRP_CLK_BUFG/O
                         net (fo=228, routed)         0.883     2.537    lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/sync_cplllock/sysclk_in
    SLICE_X141Y253       FDRE                                         r  lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/sync_cplllock/data_sync_reg2/C
                         clock pessimism             -0.382     2.154    
    SLICE_X141Y253       FDRE (Hold_fdre_C_D)         0.047     2.201    lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/sync_cplllock/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -2.201    
                         arrival time                           2.309    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             drpclk_in_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (drpclk_in_i rise@0.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.438ns
    Source Clock Delay      (SCD):    2.075ns
    Clock Pessimism Removal (CPR):    0.362ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           1.083     1.471    DRPCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  DRP_CLK_BUFG/O
                         net (fo=228, routed)         0.578     2.075    lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/sync_mmcm_lock_reclocked/sysclk_in
    SLICE_X137Y247       FDRE                                         r  lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y247       FDRE (Prop_fdre_C_Q)         0.100     2.175 r  lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg1/Q
                         net (fo=1, routed)           0.055     2.230    lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/sync_mmcm_lock_reclocked/data_sync1
    SLICE_X137Y247       FDRE                                         r  lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           1.154     1.624    DRPCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  DRP_CLK_BUFG/O
                         net (fo=228, routed)         0.784     2.438    lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/sync_mmcm_lock_reclocked/sysclk_in
    SLICE_X137Y247       FDRE                                         r  lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg2/C
                         clock pessimism             -0.362     2.075    
    SLICE_X137Y247       FDRE (Hold_fdre_C_D)         0.047     2.122    lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -2.122    
                         arrival time                           2.230    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/sync_time_out_wait_bypass/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/sync_time_out_wait_bypass/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             drpclk_in_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (drpclk_in_i rise@0.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.437ns
    Source Clock Delay      (SCD):    2.074ns
    Clock Pessimism Removal (CPR):    0.362ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           1.083     1.471    DRPCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  DRP_CLK_BUFG/O
                         net (fo=228, routed)         0.577     2.074    lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/sync_time_out_wait_bypass/sysclk_in
    SLICE_X141Y246       FDRE                                         r  lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/sync_time_out_wait_bypass/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y246       FDRE (Prop_fdre_C_Q)         0.100     2.174 r  lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/sync_time_out_wait_bypass/data_sync_reg1/Q
                         net (fo=1, routed)           0.055     2.229    lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/sync_time_out_wait_bypass/data_sync1
    SLICE_X141Y246       FDRE                                         r  lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/sync_time_out_wait_bypass/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           1.154     1.624    DRPCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  DRP_CLK_BUFG/O
                         net (fo=228, routed)         0.783     2.437    lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/sync_time_out_wait_bypass/sysclk_in
    SLICE_X141Y246       FDRE                                         r  lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/sync_time_out_wait_bypass/data_sync_reg2/C
                         clock pessimism             -0.362     2.074    
    SLICE_X141Y246       FDRE (Hold_fdre_C_D)         0.047     2.121    lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/sync_time_out_wait_bypass/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -2.121    
                         arrival time                           2.229    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/time_out_wait_bypass_s3_reg/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/FSM_sequential_tx_state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             drpclk_in_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (drpclk_in_i rise@0.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        0.467ns  (logic 0.128ns (27.393%)  route 0.339ns (72.607%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.538ns
    Source Clock Delay      (SCD):    2.074ns
    Clock Pessimism Removal (CPR):    0.164ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           1.083     1.471    DRPCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  DRP_CLK_BUFG/O
                         net (fo=228, routed)         0.577     2.074    lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/sysclk_in
    SLICE_X140Y246       FDRE                                         r  lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/time_out_wait_bypass_s3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y246       FDRE (Prop_fdre_C_Q)         0.100     2.174 f  lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/time_out_wait_bypass_s3_reg/Q
                         net (fo=1, routed)           0.339     2.514    lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/time_out_wait_bypass_s3
    SLICE_X141Y250       LUT5 (Prop_lut5_I1_O)        0.028     2.542 r  lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/FSM_sequential_tx_state[3]_i_2/O
                         net (fo=1, routed)           0.000     2.542    lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/FSM_sequential_tx_state[3]_i_2_n_0
    SLICE_X141Y250       FDRE                                         r  lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/FSM_sequential_tx_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           1.154     1.624    DRPCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  DRP_CLK_BUFG/O
                         net (fo=228, routed)         0.884     2.538    lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/sysclk_in
    SLICE_X141Y250       FDRE                                         r  lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/FSM_sequential_tx_state_reg[3]/C
                         clock pessimism             -0.164     2.373    
    SLICE_X141Y250       FDRE (Hold_fdre_C_D)         0.060     2.433    lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/FSM_sequential_tx_state_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.433    
                         arrival time                           2.542    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 lpdc_test_support_i/lpdc_test_init_i/inst/gt0_rxresetfsm_i/init_wait_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lpdc_test_support_i/lpdc_test_init_i/inst/gt0_rxresetfsm_i/init_wait_done_reg/D
                            (rising edge-triggered cell FDCE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             drpclk_in_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (drpclk_in_i rise@0.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.146ns (29.242%)  route 0.353ns (70.758%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.537ns
    Source Clock Delay      (SCD):    2.075ns
    Clock Pessimism Removal (CPR):    0.164ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           1.083     1.471    DRPCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  DRP_CLK_BUFG/O
                         net (fo=228, routed)         0.578     2.075    lpdc_test_support_i/lpdc_test_init_i/inst/gt0_rxresetfsm_i/sysclk_in
    SLICE_X134Y248       FDCE                                         r  lpdc_test_support_i/lpdc_test_init_i/inst/gt0_rxresetfsm_i/init_wait_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X134Y248       FDCE (Prop_fdce_C_Q)         0.118     2.193 f  lpdc_test_support_i/lpdc_test_init_i/inst/gt0_rxresetfsm_i/init_wait_count_reg[0]/Q
                         net (fo=10, routed)          0.353     2.547    lpdc_test_support_i/lpdc_test_init_i/inst/gt0_rxresetfsm_i/init_wait_count_reg__0[0]
    SLICE_X134Y252       LUT6 (Prop_lut6_I0_O)        0.028     2.575 r  lpdc_test_support_i/lpdc_test_init_i/inst/gt0_rxresetfsm_i/init_wait_done_i_1__0/O
                         net (fo=1, routed)           0.000     2.575    lpdc_test_support_i/lpdc_test_init_i/inst/gt0_rxresetfsm_i/init_wait_done_i_1__0_n_0
    SLICE_X134Y252       FDCE                                         r  lpdc_test_support_i/lpdc_test_init_i/inst/gt0_rxresetfsm_i/init_wait_done_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           1.154     1.624    DRPCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  DRP_CLK_BUFG/O
                         net (fo=228, routed)         0.883     2.537    lpdc_test_support_i/lpdc_test_init_i/inst/gt0_rxresetfsm_i/sysclk_in
    SLICE_X134Y252       FDCE                                         r  lpdc_test_support_i/lpdc_test_init_i/inst/gt0_rxresetfsm_i/init_wait_done_reg/C
                         clock pessimism             -0.164     2.372    
    SLICE_X134Y252       FDCE (Hold_fdce_C_D)         0.087     2.459    lpdc_test_support_i/lpdc_test_init_i/inst/gt0_rxresetfsm_i/init_wait_done_reg
  -------------------------------------------------------------------
                         required time                         -2.459    
                         arrival time                           2.575    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 lpdc_test_support_i/lpdc_test_init_i/inst/gt0_rxresetfsm_i/sync_RXRESETDONE/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lpdc_test_support_i/lpdc_test_init_i/inst/gt0_rxresetfsm_i/sync_RXRESETDONE/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             drpclk_in_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (drpclk_in_i rise@0.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        0.173ns  (logic 0.118ns (68.255%)  route 0.055ns (31.745%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.536ns
    Source Clock Delay      (SCD):    2.154ns
    Clock Pessimism Removal (CPR):    0.381ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           1.083     1.471    DRPCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  DRP_CLK_BUFG/O
                         net (fo=228, routed)         0.657     2.154    lpdc_test_support_i/lpdc_test_init_i/inst/gt0_rxresetfsm_i/sync_RXRESETDONE/sysclk_in
    SLICE_X134Y256       FDRE                                         r  lpdc_test_support_i/lpdc_test_init_i/inst/gt0_rxresetfsm_i/sync_RXRESETDONE/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X134Y256       FDRE (Prop_fdre_C_Q)         0.118     2.272 r  lpdc_test_support_i/lpdc_test_init_i/inst/gt0_rxresetfsm_i/sync_RXRESETDONE/data_sync_reg1/Q
                         net (fo=1, routed)           0.055     2.327    lpdc_test_support_i/lpdc_test_init_i/inst/gt0_rxresetfsm_i/sync_RXRESETDONE/data_sync1
    SLICE_X134Y256       FDRE                                         r  lpdc_test_support_i/lpdc_test_init_i/inst/gt0_rxresetfsm_i/sync_RXRESETDONE/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  DRP_CLK_IN_P (IN)
                         net (fo=0)                   0.000     0.000    DRP_CLK_IN_P
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS_DRP_CLK/O
                         net (fo=1, routed)           1.154     1.624    DRPCLK_IN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  DRP_CLK_BUFG/O
                         net (fo=228, routed)         0.882     2.536    lpdc_test_support_i/lpdc_test_init_i/inst/gt0_rxresetfsm_i/sync_RXRESETDONE/sysclk_in
    SLICE_X134Y256       FDRE                                         r  lpdc_test_support_i/lpdc_test_init_i/inst/gt0_rxresetfsm_i/sync_RXRESETDONE/data_sync_reg2/C
                         clock pessimism             -0.381     2.154    
    SLICE_X134Y256       FDRE (Hold_fdre_C_D)         0.042     2.196    lpdc_test_support_i/lpdc_test_init_i/inst/gt0_rxresetfsm_i/sync_RXRESETDONE/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -2.196    
                         arrival time                           2.327    
  -------------------------------------------------------------------
                         slack                                  0.131    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         drpclk_in_i
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { DRP_CLK_IN_P }

Check Type        Corner  Lib Pin                       Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTXE2_CHANNEL/DRPCLK          n/a            5.714         10.000      4.286      GTXE2_CHANNEL_X0Y8  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/DRPCLK
Min Period        n/a     GTXE2_CHANNEL/CPLLLOCKDETCLK  n/a            1.538         10.000      8.462      GTXE2_CHANNEL_X0Y8  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/CPLLLOCKDETCLK
Min Period        n/a     GTXE2_COMMON/QPLLLOCKDETCLK   n/a            1.493         10.000      8.507      GTXE2_COMMON_X0Y2   lpdc_test_support_i/common0_i/gtxe2_common_i/QPLLLOCKDETCLK
Min Period        n/a     BUFG/I                        n/a            1.409         10.000      8.592      BUFGCTRL_X0Y0       DRP_CLK_BUFG/I
Min Period        n/a     FDCE/C                        n/a            0.750         10.000      9.250      SLICE_X134Y248      lpdc_test_support_i/lpdc_test_init_i/inst/gt0_rxresetfsm_i/init_wait_count_reg[1]/C
Min Period        n/a     FDCE/C                        n/a            0.750         10.000      9.250      SLICE_X134Y249      lpdc_test_support_i/lpdc_test_init_i/inst/gt0_rxresetfsm_i/init_wait_count_reg[4]/C
Min Period        n/a     FDRE/C                        n/a            0.750         10.000      9.250      SLICE_X136Y258      lpdc_test_support_i/lpdc_test_init_i/inst/gt0_rxresetfsm_i/mmcm_lock_count_reg[1]/C
Min Period        n/a     FDRE/C                        n/a            0.750         10.000      9.250      SLICE_X136Y258      lpdc_test_support_i/lpdc_test_init_i/inst/gt0_rxresetfsm_i/mmcm_lock_count_reg[3]/C
Min Period        n/a     FDRE/C                        n/a            0.750         10.000      9.250      SLICE_X136Y257      lpdc_test_support_i/lpdc_test_init_i/inst/gt0_rxresetfsm_i/mmcm_lock_count_reg[8]/C
Min Period        n/a     FDRE/C                        n/a            0.750         10.000      9.250      SLICE_X134Y256      lpdc_test_support_i/lpdc_test_init_i/inst/gt0_rxresetfsm_i/sync_RXRESETDONE/data_sync_reg2/C
Low Pulse Width   Slow    FDRE/C                        n/a            0.400         5.000       4.600      SLICE_X136Y257      lpdc_test_support_i/lpdc_test_init_i/inst/gt0_rxresetfsm_i/mmcm_lock_count_reg[8]/C
Low Pulse Width   Slow    FDRE/C                        n/a            0.400         5.000       4.600      SLICE_X134Y256      lpdc_test_support_i/lpdc_test_init_i/inst/gt0_rxresetfsm_i/sync_RXRESETDONE/data_sync_reg2/C
Low Pulse Width   Slow    FDRE/C                        n/a            0.400         5.000       4.600      SLICE_X134Y256      lpdc_test_support_i/lpdc_test_init_i/inst/gt0_rxresetfsm_i/sync_RXRESETDONE/data_sync_reg3/C
Low Pulse Width   Slow    FDRE/C                        n/a            0.400         5.000       4.600      SLICE_X134Y256      lpdc_test_support_i/lpdc_test_init_i/inst/gt0_rxresetfsm_i/sync_RXRESETDONE/data_sync_reg5/C
Low Pulse Width   Slow    FDRE/C                        n/a            0.400         5.000       4.600      SLICE_X136Y256      lpdc_test_support_i/lpdc_test_init_i/inst/gt0_rxresetfsm_i/sync_cplllock/data_sync_reg2/C
Low Pulse Width   Slow    FDRE/C                        n/a            0.400         5.000       4.600      SLICE_X136Y256      lpdc_test_support_i/lpdc_test_init_i/inst/gt0_rxresetfsm_i/sync_cplllock/data_sync_reg3/C
Low Pulse Width   Slow    FDRE/C                        n/a            0.400         5.000       4.600      SLICE_X136Y256      lpdc_test_support_i/lpdc_test_init_i/inst/gt0_rxresetfsm_i/sync_cplllock/data_sync_reg5/C
Low Pulse Width   Slow    FDRE/C                        n/a            0.400         5.000       4.600      SLICE_X133Y255      lpdc_test_support_i/lpdc_test_init_i/inst/gt0_rxresetfsm_i/sync_data_valid/data_sync_reg2/C
Low Pulse Width   Slow    FDRE/C                        n/a            0.400         5.000       4.600      SLICE_X133Y255      lpdc_test_support_i/lpdc_test_init_i/inst/gt0_rxresetfsm_i/sync_data_valid/data_sync_reg3/C
Low Pulse Width   Slow    FDRE/C                        n/a            0.400         5.000       4.600      SLICE_X133Y255      lpdc_test_support_i/lpdc_test_init_i/inst/gt0_rxresetfsm_i/sync_data_valid/data_sync_reg5/C
High Pulse Width  Fast    FDRE/C                        n/a            0.350         5.000       4.650      SLICE_X144Y251      lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/wait_time_cnt_reg[0]/C
High Pulse Width  Fast    FDRE/C                        n/a            0.350         5.000       4.650      SLICE_X144Y251      lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/wait_time_cnt_reg[1]/C
High Pulse Width  Fast    FDRE/C                        n/a            0.350         5.000       4.650      SLICE_X144Y251      lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/wait_time_cnt_reg[2]/C
High Pulse Width  Fast    FDSE/C                        n/a            0.350         5.000       4.650      SLICE_X144Y251      lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/wait_time_cnt_reg[3]/C
High Pulse Width  Fast    FDRE/C                        n/a            0.350         5.000       4.650      SLICE_X144Y252      lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/wait_time_cnt_reg[4]/C
High Pulse Width  Fast    FDSE/C                        n/a            0.350         5.000       4.650      SLICE_X144Y252      lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/wait_time_cnt_reg[5]/C
High Pulse Width  Fast    FDSE/C                        n/a            0.350         5.000       4.650      SLICE_X144Y252      lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/wait_time_cnt_reg[6]/C
High Pulse Width  Fast    FDSE/C                        n/a            0.350         5.000       4.650      SLICE_X144Y252      lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/wait_time_cnt_reg[7]/C
High Pulse Width  Fast    FDRE/C                        n/a            0.350         5.000       4.650      SLICE_X142Y252      lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/CPLL_RESET_reg/C
High Pulse Width  Fast    FDRE/C                        n/a            0.350         5.000       4.650      SLICE_X141Y250      lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/FSM_sequential_tx_state_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK
  To Clock:  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK

Setup :            0  Failing Endpoints,  Worst Slack       17.355ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.098ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.355ns  (required time - arrival time)
  Source:                 lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/wait_bypass_count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/wait_bypass_count_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise@20.000ns - lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        2.121ns  (logic 0.352ns (16.599%)  route 1.769ns (83.401%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.276ns = ( 22.276 - 20.000 ) 
    Source Clock Delay      (SCD):    2.662ns
    Clock Pessimism Removal (CPR):    0.098ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.119     1.119    lpdc_test_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.212 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=110, routed)         1.450     2.662    lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/gt0_txusrclk_in
    SLICE_X144Y250       FDRE                                         r  lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/wait_bypass_count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y250       FDRE (Prop_fdre_C_Q)         0.223     2.885 f  lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/wait_bypass_count_reg[16]/Q
                         net (fo=2, routed)           0.584     3.469    lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/wait_bypass_count_reg[16]
    SLICE_X145Y246       LUT5 (Prop_lut5_I2_O)        0.043     3.512 r  lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_7/O
                         net (fo=1, routed)           0.341     3.853    lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_7_n_0
    SLICE_X145Y247       LUT4 (Prop_lut4_I1_O)        0.043     3.896 r  lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_4/O
                         net (fo=2, routed)           0.441     4.337    lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_4_n_0
    SLICE_X145Y246       LUT2 (Prop_lut2_I0_O)        0.043     4.380 r  lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.403     4.783    lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_2_n_0
    SLICE_X144Y247       FDRE                                         r  lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/wait_bypass_count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise edge)
                                                     20.000    20.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000    20.000 r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.044    21.044    lpdc_test_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    21.127 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=110, routed)         1.149    22.276    lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/gt0_txusrclk_in
    SLICE_X144Y247       FDRE                                         r  lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/wait_bypass_count_reg[4]/C
                         clock pessimism              0.098    22.374    
                         clock uncertainty           -0.035    22.339    
    SLICE_X144Y247       FDRE (Setup_fdre_C_CE)      -0.201    22.138    lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/wait_bypass_count_reg[4]
  -------------------------------------------------------------------
                         required time                         22.138    
                         arrival time                          -4.783    
  -------------------------------------------------------------------
                         slack                                 17.355    

Slack (MET) :             17.355ns  (required time - arrival time)
  Source:                 lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/wait_bypass_count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/wait_bypass_count_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise@20.000ns - lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        2.121ns  (logic 0.352ns (16.599%)  route 1.769ns (83.401%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.276ns = ( 22.276 - 20.000 ) 
    Source Clock Delay      (SCD):    2.662ns
    Clock Pessimism Removal (CPR):    0.098ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.119     1.119    lpdc_test_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.212 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=110, routed)         1.450     2.662    lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/gt0_txusrclk_in
    SLICE_X144Y250       FDRE                                         r  lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/wait_bypass_count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y250       FDRE (Prop_fdre_C_Q)         0.223     2.885 f  lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/wait_bypass_count_reg[16]/Q
                         net (fo=2, routed)           0.584     3.469    lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/wait_bypass_count_reg[16]
    SLICE_X145Y246       LUT5 (Prop_lut5_I2_O)        0.043     3.512 r  lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_7/O
                         net (fo=1, routed)           0.341     3.853    lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_7_n_0
    SLICE_X145Y247       LUT4 (Prop_lut4_I1_O)        0.043     3.896 r  lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_4/O
                         net (fo=2, routed)           0.441     4.337    lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_4_n_0
    SLICE_X145Y246       LUT2 (Prop_lut2_I0_O)        0.043     4.380 r  lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.403     4.783    lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_2_n_0
    SLICE_X144Y247       FDRE                                         r  lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/wait_bypass_count_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise edge)
                                                     20.000    20.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000    20.000 r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.044    21.044    lpdc_test_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    21.127 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=110, routed)         1.149    22.276    lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/gt0_txusrclk_in
    SLICE_X144Y247       FDRE                                         r  lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/wait_bypass_count_reg[5]/C
                         clock pessimism              0.098    22.374    
                         clock uncertainty           -0.035    22.339    
    SLICE_X144Y247       FDRE (Setup_fdre_C_CE)      -0.201    22.138    lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/wait_bypass_count_reg[5]
  -------------------------------------------------------------------
                         required time                         22.138    
                         arrival time                          -4.783    
  -------------------------------------------------------------------
                         slack                                 17.355    

Slack (MET) :             17.355ns  (required time - arrival time)
  Source:                 lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/wait_bypass_count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/wait_bypass_count_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise@20.000ns - lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        2.121ns  (logic 0.352ns (16.599%)  route 1.769ns (83.401%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.276ns = ( 22.276 - 20.000 ) 
    Source Clock Delay      (SCD):    2.662ns
    Clock Pessimism Removal (CPR):    0.098ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.119     1.119    lpdc_test_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.212 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=110, routed)         1.450     2.662    lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/gt0_txusrclk_in
    SLICE_X144Y250       FDRE                                         r  lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/wait_bypass_count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y250       FDRE (Prop_fdre_C_Q)         0.223     2.885 f  lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/wait_bypass_count_reg[16]/Q
                         net (fo=2, routed)           0.584     3.469    lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/wait_bypass_count_reg[16]
    SLICE_X145Y246       LUT5 (Prop_lut5_I2_O)        0.043     3.512 r  lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_7/O
                         net (fo=1, routed)           0.341     3.853    lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_7_n_0
    SLICE_X145Y247       LUT4 (Prop_lut4_I1_O)        0.043     3.896 r  lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_4/O
                         net (fo=2, routed)           0.441     4.337    lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_4_n_0
    SLICE_X145Y246       LUT2 (Prop_lut2_I0_O)        0.043     4.380 r  lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.403     4.783    lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_2_n_0
    SLICE_X144Y247       FDRE                                         r  lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/wait_bypass_count_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise edge)
                                                     20.000    20.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000    20.000 r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.044    21.044    lpdc_test_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    21.127 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=110, routed)         1.149    22.276    lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/gt0_txusrclk_in
    SLICE_X144Y247       FDRE                                         r  lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/wait_bypass_count_reg[6]/C
                         clock pessimism              0.098    22.374    
                         clock uncertainty           -0.035    22.339    
    SLICE_X144Y247       FDRE (Setup_fdre_C_CE)      -0.201    22.138    lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/wait_bypass_count_reg[6]
  -------------------------------------------------------------------
                         required time                         22.138    
                         arrival time                          -4.783    
  -------------------------------------------------------------------
                         slack                                 17.355    

Slack (MET) :             17.355ns  (required time - arrival time)
  Source:                 lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/wait_bypass_count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/wait_bypass_count_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise@20.000ns - lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        2.121ns  (logic 0.352ns (16.599%)  route 1.769ns (83.401%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.276ns = ( 22.276 - 20.000 ) 
    Source Clock Delay      (SCD):    2.662ns
    Clock Pessimism Removal (CPR):    0.098ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.119     1.119    lpdc_test_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.212 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=110, routed)         1.450     2.662    lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/gt0_txusrclk_in
    SLICE_X144Y250       FDRE                                         r  lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/wait_bypass_count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y250       FDRE (Prop_fdre_C_Q)         0.223     2.885 f  lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/wait_bypass_count_reg[16]/Q
                         net (fo=2, routed)           0.584     3.469    lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/wait_bypass_count_reg[16]
    SLICE_X145Y246       LUT5 (Prop_lut5_I2_O)        0.043     3.512 r  lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_7/O
                         net (fo=1, routed)           0.341     3.853    lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_7_n_0
    SLICE_X145Y247       LUT4 (Prop_lut4_I1_O)        0.043     3.896 r  lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_4/O
                         net (fo=2, routed)           0.441     4.337    lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_4_n_0
    SLICE_X145Y246       LUT2 (Prop_lut2_I0_O)        0.043     4.380 r  lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.403     4.783    lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_2_n_0
    SLICE_X144Y247       FDRE                                         r  lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/wait_bypass_count_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise edge)
                                                     20.000    20.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000    20.000 r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.044    21.044    lpdc_test_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    21.127 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=110, routed)         1.149    22.276    lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/gt0_txusrclk_in
    SLICE_X144Y247       FDRE                                         r  lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/wait_bypass_count_reg[7]/C
                         clock pessimism              0.098    22.374    
                         clock uncertainty           -0.035    22.339    
    SLICE_X144Y247       FDRE (Setup_fdre_C_CE)      -0.201    22.138    lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/wait_bypass_count_reg[7]
  -------------------------------------------------------------------
                         required time                         22.138    
                         arrival time                          -4.783    
  -------------------------------------------------------------------
                         slack                                 17.355    

Slack (MET) :             17.448ns  (required time - arrival time)
  Source:                 lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/wait_bypass_count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/wait_bypass_count_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise@20.000ns - lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        2.028ns  (logic 0.352ns (17.357%)  route 1.676ns (82.643%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.276ns = ( 22.276 - 20.000 ) 
    Source Clock Delay      (SCD):    2.662ns
    Clock Pessimism Removal (CPR):    0.098ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.119     1.119    lpdc_test_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.212 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=110, routed)         1.450     2.662    lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/gt0_txusrclk_in
    SLICE_X144Y250       FDRE                                         r  lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/wait_bypass_count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y250       FDRE (Prop_fdre_C_Q)         0.223     2.885 f  lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/wait_bypass_count_reg[16]/Q
                         net (fo=2, routed)           0.584     3.469    lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/wait_bypass_count_reg[16]
    SLICE_X145Y246       LUT5 (Prop_lut5_I2_O)        0.043     3.512 r  lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_7/O
                         net (fo=1, routed)           0.341     3.853    lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_7_n_0
    SLICE_X145Y247       LUT4 (Prop_lut4_I1_O)        0.043     3.896 r  lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_4/O
                         net (fo=2, routed)           0.441     4.337    lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_4_n_0
    SLICE_X145Y246       LUT2 (Prop_lut2_I0_O)        0.043     4.380 r  lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.310     4.690    lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_2_n_0
    SLICE_X144Y249       FDRE                                         r  lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/wait_bypass_count_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise edge)
                                                     20.000    20.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000    20.000 r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.044    21.044    lpdc_test_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    21.127 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=110, routed)         1.149    22.276    lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/gt0_txusrclk_in
    SLICE_X144Y249       FDRE                                         r  lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/wait_bypass_count_reg[12]/C
                         clock pessimism              0.098    22.374    
                         clock uncertainty           -0.035    22.339    
    SLICE_X144Y249       FDRE (Setup_fdre_C_CE)      -0.201    22.138    lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/wait_bypass_count_reg[12]
  -------------------------------------------------------------------
                         required time                         22.138    
                         arrival time                          -4.690    
  -------------------------------------------------------------------
                         slack                                 17.448    

Slack (MET) :             17.448ns  (required time - arrival time)
  Source:                 lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/wait_bypass_count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/wait_bypass_count_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise@20.000ns - lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        2.028ns  (logic 0.352ns (17.357%)  route 1.676ns (82.643%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.276ns = ( 22.276 - 20.000 ) 
    Source Clock Delay      (SCD):    2.662ns
    Clock Pessimism Removal (CPR):    0.098ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.119     1.119    lpdc_test_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.212 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=110, routed)         1.450     2.662    lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/gt0_txusrclk_in
    SLICE_X144Y250       FDRE                                         r  lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/wait_bypass_count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y250       FDRE (Prop_fdre_C_Q)         0.223     2.885 f  lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/wait_bypass_count_reg[16]/Q
                         net (fo=2, routed)           0.584     3.469    lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/wait_bypass_count_reg[16]
    SLICE_X145Y246       LUT5 (Prop_lut5_I2_O)        0.043     3.512 r  lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_7/O
                         net (fo=1, routed)           0.341     3.853    lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_7_n_0
    SLICE_X145Y247       LUT4 (Prop_lut4_I1_O)        0.043     3.896 r  lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_4/O
                         net (fo=2, routed)           0.441     4.337    lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_4_n_0
    SLICE_X145Y246       LUT2 (Prop_lut2_I0_O)        0.043     4.380 r  lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.310     4.690    lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_2_n_0
    SLICE_X144Y249       FDRE                                         r  lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/wait_bypass_count_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise edge)
                                                     20.000    20.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000    20.000 r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.044    21.044    lpdc_test_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    21.127 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=110, routed)         1.149    22.276    lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/gt0_txusrclk_in
    SLICE_X144Y249       FDRE                                         r  lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/wait_bypass_count_reg[13]/C
                         clock pessimism              0.098    22.374    
                         clock uncertainty           -0.035    22.339    
    SLICE_X144Y249       FDRE (Setup_fdre_C_CE)      -0.201    22.138    lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/wait_bypass_count_reg[13]
  -------------------------------------------------------------------
                         required time                         22.138    
                         arrival time                          -4.690    
  -------------------------------------------------------------------
                         slack                                 17.448    

Slack (MET) :             17.448ns  (required time - arrival time)
  Source:                 lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/wait_bypass_count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/wait_bypass_count_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise@20.000ns - lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        2.028ns  (logic 0.352ns (17.357%)  route 1.676ns (82.643%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.276ns = ( 22.276 - 20.000 ) 
    Source Clock Delay      (SCD):    2.662ns
    Clock Pessimism Removal (CPR):    0.098ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.119     1.119    lpdc_test_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.212 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=110, routed)         1.450     2.662    lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/gt0_txusrclk_in
    SLICE_X144Y250       FDRE                                         r  lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/wait_bypass_count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y250       FDRE (Prop_fdre_C_Q)         0.223     2.885 f  lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/wait_bypass_count_reg[16]/Q
                         net (fo=2, routed)           0.584     3.469    lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/wait_bypass_count_reg[16]
    SLICE_X145Y246       LUT5 (Prop_lut5_I2_O)        0.043     3.512 r  lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_7/O
                         net (fo=1, routed)           0.341     3.853    lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_7_n_0
    SLICE_X145Y247       LUT4 (Prop_lut4_I1_O)        0.043     3.896 r  lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_4/O
                         net (fo=2, routed)           0.441     4.337    lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_4_n_0
    SLICE_X145Y246       LUT2 (Prop_lut2_I0_O)        0.043     4.380 r  lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.310     4.690    lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_2_n_0
    SLICE_X144Y249       FDRE                                         r  lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/wait_bypass_count_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise edge)
                                                     20.000    20.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000    20.000 r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.044    21.044    lpdc_test_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    21.127 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=110, routed)         1.149    22.276    lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/gt0_txusrclk_in
    SLICE_X144Y249       FDRE                                         r  lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/wait_bypass_count_reg[14]/C
                         clock pessimism              0.098    22.374    
                         clock uncertainty           -0.035    22.339    
    SLICE_X144Y249       FDRE (Setup_fdre_C_CE)      -0.201    22.138    lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/wait_bypass_count_reg[14]
  -------------------------------------------------------------------
                         required time                         22.138    
                         arrival time                          -4.690    
  -------------------------------------------------------------------
                         slack                                 17.448    

Slack (MET) :             17.448ns  (required time - arrival time)
  Source:                 lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/wait_bypass_count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/wait_bypass_count_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise@20.000ns - lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        2.028ns  (logic 0.352ns (17.357%)  route 1.676ns (82.643%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.276ns = ( 22.276 - 20.000 ) 
    Source Clock Delay      (SCD):    2.662ns
    Clock Pessimism Removal (CPR):    0.098ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.119     1.119    lpdc_test_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.212 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=110, routed)         1.450     2.662    lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/gt0_txusrclk_in
    SLICE_X144Y250       FDRE                                         r  lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/wait_bypass_count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y250       FDRE (Prop_fdre_C_Q)         0.223     2.885 f  lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/wait_bypass_count_reg[16]/Q
                         net (fo=2, routed)           0.584     3.469    lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/wait_bypass_count_reg[16]
    SLICE_X145Y246       LUT5 (Prop_lut5_I2_O)        0.043     3.512 r  lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_7/O
                         net (fo=1, routed)           0.341     3.853    lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_7_n_0
    SLICE_X145Y247       LUT4 (Prop_lut4_I1_O)        0.043     3.896 r  lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_4/O
                         net (fo=2, routed)           0.441     4.337    lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_4_n_0
    SLICE_X145Y246       LUT2 (Prop_lut2_I0_O)        0.043     4.380 r  lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.310     4.690    lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_2_n_0
    SLICE_X144Y249       FDRE                                         r  lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/wait_bypass_count_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise edge)
                                                     20.000    20.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000    20.000 r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.044    21.044    lpdc_test_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    21.127 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=110, routed)         1.149    22.276    lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/gt0_txusrclk_in
    SLICE_X144Y249       FDRE                                         r  lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/wait_bypass_count_reg[15]/C
                         clock pessimism              0.098    22.374    
                         clock uncertainty           -0.035    22.339    
    SLICE_X144Y249       FDRE (Setup_fdre_C_CE)      -0.201    22.138    lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/wait_bypass_count_reg[15]
  -------------------------------------------------------------------
                         required time                         22.138    
                         arrival time                          -4.690    
  -------------------------------------------------------------------
                         slack                                 17.448    

Slack (MET) :             17.527ns  (required time - arrival time)
  Source:                 lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/wait_bypass_count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/wait_bypass_count_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise@20.000ns - lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.949ns  (logic 0.352ns (18.059%)  route 1.597ns (81.941%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.276ns = ( 22.276 - 20.000 ) 
    Source Clock Delay      (SCD):    2.662ns
    Clock Pessimism Removal (CPR):    0.098ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.119     1.119    lpdc_test_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.212 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=110, routed)         1.450     2.662    lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/gt0_txusrclk_in
    SLICE_X144Y250       FDRE                                         r  lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/wait_bypass_count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y250       FDRE (Prop_fdre_C_Q)         0.223     2.885 f  lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/wait_bypass_count_reg[16]/Q
                         net (fo=2, routed)           0.584     3.469    lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/wait_bypass_count_reg[16]
    SLICE_X145Y246       LUT5 (Prop_lut5_I2_O)        0.043     3.512 r  lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_7/O
                         net (fo=1, routed)           0.341     3.853    lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_7_n_0
    SLICE_X145Y247       LUT4 (Prop_lut4_I1_O)        0.043     3.896 r  lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_4/O
                         net (fo=2, routed)           0.441     4.337    lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_4_n_0
    SLICE_X145Y246       LUT2 (Prop_lut2_I0_O)        0.043     4.380 r  lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.232     4.611    lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_2_n_0
    SLICE_X144Y246       FDRE                                         r  lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/wait_bypass_count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise edge)
                                                     20.000    20.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000    20.000 r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.044    21.044    lpdc_test_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    21.127 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=110, routed)         1.149    22.276    lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/gt0_txusrclk_in
    SLICE_X144Y246       FDRE                                         r  lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/wait_bypass_count_reg[0]/C
                         clock pessimism              0.098    22.374    
                         clock uncertainty           -0.035    22.339    
    SLICE_X144Y246       FDRE (Setup_fdre_C_CE)      -0.201    22.138    lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/wait_bypass_count_reg[0]
  -------------------------------------------------------------------
                         required time                         22.138    
                         arrival time                          -4.611    
  -------------------------------------------------------------------
                         slack                                 17.527    

Slack (MET) :             17.527ns  (required time - arrival time)
  Source:                 lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/wait_bypass_count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/wait_bypass_count_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise@20.000ns - lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.949ns  (logic 0.352ns (18.059%)  route 1.597ns (81.941%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.276ns = ( 22.276 - 20.000 ) 
    Source Clock Delay      (SCD):    2.662ns
    Clock Pessimism Removal (CPR):    0.098ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.119     1.119    lpdc_test_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.212 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=110, routed)         1.450     2.662    lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/gt0_txusrclk_in
    SLICE_X144Y250       FDRE                                         r  lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/wait_bypass_count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y250       FDRE (Prop_fdre_C_Q)         0.223     2.885 f  lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/wait_bypass_count_reg[16]/Q
                         net (fo=2, routed)           0.584     3.469    lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/wait_bypass_count_reg[16]
    SLICE_X145Y246       LUT5 (Prop_lut5_I2_O)        0.043     3.512 r  lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_7/O
                         net (fo=1, routed)           0.341     3.853    lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_7_n_0
    SLICE_X145Y247       LUT4 (Prop_lut4_I1_O)        0.043     3.896 r  lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_4/O
                         net (fo=2, routed)           0.441     4.337    lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_4_n_0
    SLICE_X145Y246       LUT2 (Prop_lut2_I0_O)        0.043     4.380 r  lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.232     4.611    lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_2_n_0
    SLICE_X144Y246       FDRE                                         r  lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/wait_bypass_count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise edge)
                                                     20.000    20.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000    20.000 r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.044    21.044    lpdc_test_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    21.127 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=110, routed)         1.149    22.276    lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/gt0_txusrclk_in
    SLICE_X144Y246       FDRE                                         r  lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/wait_bypass_count_reg[1]/C
                         clock pessimism              0.098    22.374    
                         clock uncertainty           -0.035    22.339    
    SLICE_X144Y246       FDRE (Setup_fdre_C_CE)      -0.201    22.138    lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/wait_bypass_count_reg[1]
  -------------------------------------------------------------------
                         required time                         22.138    
                         arrival time                          -4.611    
  -------------------------------------------------------------------
                         slack                                 17.527    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/wait_bypass_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/wait_bypass_count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise@0.000ns - lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.467ns  (logic 0.308ns (66.013%)  route 0.159ns (33.988%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.493ns
    Source Clock Delay      (SCD):    1.143ns
    Clock Pessimism Removal (CPR):    0.052ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    lpdc_test_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.567 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=110, routed)         0.576     1.143    lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/gt0_txusrclk_in
    SLICE_X144Y248       FDRE                                         r  lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/wait_bypass_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y248       FDRE (Prop_fdre_C_Q)         0.100     1.243 r  lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/wait_bypass_count_reg[8]/Q
                         net (fo=2, routed)           0.158     1.401    lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/wait_bypass_count_reg[8]
    SLICE_X144Y248       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.142     1.543 r  lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/wait_bypass_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.543    lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/wait_bypass_count_reg[8]_i_1_n_0
    SLICE_X144Y249       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     1.568 r  lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/wait_bypass_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.569    lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/wait_bypass_count_reg[12]_i_1_n_0
    SLICE_X144Y250       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041     1.610 r  lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/wait_bypass_count_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.610    lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/wait_bypass_count_reg[16]_i_1_n_7
    SLICE_X144Y250       FDRE                                         r  lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/wait_bypass_count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.581     0.581    lpdc_test_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.611 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=110, routed)         0.882     1.493    lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/gt0_txusrclk_in
    SLICE_X144Y250       FDRE                                         r  lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/wait_bypass_count_reg[16]/C
                         clock pessimism             -0.052     1.441    
    SLICE_X144Y250       FDRE (Hold_fdre_C_D)         0.071     1.512    lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/wait_bypass_count_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.512    
                         arrival time                           1.610    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 gt0_rxresetdone_r2_reg/C
                            (rising edge-triggered cell FDCE clocked by lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            gt0_rxresetdone_r3_reg/D
                            (rising edge-triggered cell FDCE clocked by lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise@0.000ns - lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.392ns
    Source Clock Delay      (SCD):    1.142ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    lpdc_test_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.567 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=110, routed)         0.575     1.142    gt0_rxusrclk2_i
    SLICE_X133Y248       FDCE                                         r  gt0_rxresetdone_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y248       FDCE (Prop_fdce_C_Q)         0.100     1.242 r  gt0_rxresetdone_r2_reg/Q
                         net (fo=1, routed)           0.055     1.297    gt0_rxresetdone_r2
    SLICE_X133Y248       FDCE                                         r  gt0_rxresetdone_r3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.581     0.581    lpdc_test_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.611 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=110, routed)         0.781     1.392    gt0_rxusrclk2_i
    SLICE_X133Y248       FDCE                                         r  gt0_rxresetdone_r3_reg/C
                         clock pessimism             -0.250     1.142    
    SLICE_X133Y248       FDCE (Hold_fdce_C_D)         0.047     1.189    gt0_rxresetdone_r3_reg
  -------------------------------------------------------------------
                         required time                         -1.189    
                         arrival time                           1.297    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise@0.000ns - lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.393ns
    Source Clock Delay      (SCD):    1.143ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    lpdc_test_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.567 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=110, routed)         0.576     1.143    lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/gt0_txusrclk_in
    SLICE_X145Y248       FDRE                                         r  lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y248       FDRE (Prop_fdre_C_Q)         0.100     1.243 r  lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg1/Q
                         net (fo=1, routed)           0.055     1.298    lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync1
    SLICE_X145Y248       FDRE                                         r  lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.581     0.581    lpdc_test_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.611 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=110, routed)         0.782     1.393    lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/gt0_txusrclk_in
    SLICE_X145Y248       FDRE                                         r  lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg2/C
                         clock pessimism             -0.250     1.143    
    SLICE_X145Y248       FDRE (Hold_fdre_C_D)         0.047     1.190    lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -1.190    
                         arrival time                           1.298    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 lpdc_test_support_i/lpdc_test_init_i/inst/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            lpdc_test_support_i/lpdc_test_init_i/inst/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise@0.000ns - lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.491ns
    Source Clock Delay      (SCD):    1.222ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    lpdc_test_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.567 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=110, routed)         0.655     1.222    lpdc_test_support_i/lpdc_test_init_i/inst/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/gt0_rxusrclk_in
    SLICE_X135Y253       FDRE                                         r  lpdc_test_support_i/lpdc_test_init_i/inst/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y253       FDRE (Prop_fdre_C_Q)         0.100     1.322 r  lpdc_test_support_i/lpdc_test_init_i/inst/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg1/Q
                         net (fo=1, routed)           0.055     1.377    lpdc_test_support_i/lpdc_test_init_i/inst/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync1
    SLICE_X135Y253       FDRE                                         r  lpdc_test_support_i/lpdc_test_init_i/inst/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.581     0.581    lpdc_test_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.611 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=110, routed)         0.880     1.491    lpdc_test_support_i/lpdc_test_init_i/inst/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/gt0_rxusrclk_in
    SLICE_X135Y253       FDRE                                         r  lpdc_test_support_i/lpdc_test_init_i/inst/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg2/C
                         clock pessimism             -0.269     1.222    
    SLICE_X135Y253       FDRE (Hold_fdre_C_D)         0.047     1.269    lpdc_test_support_i/lpdc_test_init_i/inst/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -1.269    
                         arrival time                           1.377    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 lpdc_test_support_i/lpdc_test_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            lpdc_test_support_i/lpdc_test_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise@0.000ns - lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.283ns (58.176%)  route 0.203ns (41.824%))
  Logic Levels:           3  (CARRY4=2 LUT1=1)
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.492ns
    Source Clock Delay      (SCD):    1.143ns
    Clock Pessimism Removal (CPR):    0.052ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    lpdc_test_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.567 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=110, routed)         0.576     1.143    lpdc_test_support_i/lpdc_test_init_i/inst/gt0_rxresetfsm_i/gt0_rxusrclk_in
    SLICE_X135Y249       FDRE                                         r  lpdc_test_support_i/lpdc_test_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y249       FDRE (Prop_fdre_C_Q)         0.100     1.243 f  lpdc_test_support_i/lpdc_test_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[0]/Q
                         net (fo=2, routed)           0.203     1.446    lpdc_test_support_i/lpdc_test_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[0]
    SLICE_X135Y249       LUT1 (Prop_lut1_I0_O)        0.028     1.474 r  lpdc_test_support_i/lpdc_test_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count[0]_i_5__0/O
                         net (fo=1, routed)           0.000     1.474    lpdc_test_support_i/lpdc_test_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count[0]_i_5__0_n_0
    SLICE_X135Y249       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.114     1.588 r  lpdc_test_support_i/lpdc_test_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[0]_i_3__0/CO[3]
                         net (fo=1, routed)           0.001     1.588    lpdc_test_support_i/lpdc_test_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[0]_i_3__0_n_0
    SLICE_X135Y250       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041     1.629 r  lpdc_test_support_i/lpdc_test_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[4]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     1.629    lpdc_test_support_i/lpdc_test_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[4]_i_1__0_n_7
    SLICE_X135Y250       FDRE                                         r  lpdc_test_support_i/lpdc_test_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.581     0.581    lpdc_test_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.611 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=110, routed)         0.881     1.492    lpdc_test_support_i/lpdc_test_init_i/inst/gt0_rxresetfsm_i/gt0_rxusrclk_in
    SLICE_X135Y250       FDRE                                         r  lpdc_test_support_i/lpdc_test_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[4]/C
                         clock pessimism             -0.052     1.440    
    SLICE_X135Y250       FDRE (Hold_fdre_C_D)         0.071     1.511    lpdc_test_support_i/lpdc_test_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.511    
                         arrival time                           1.629    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 lpdc_test_support_i/lpdc_test_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            lpdc_test_support_i/lpdc_test_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise@0.000ns - lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.497ns  (logic 0.294ns (59.100%)  route 0.203ns (40.900%))
  Logic Levels:           3  (CARRY4=2 LUT1=1)
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.492ns
    Source Clock Delay      (SCD):    1.143ns
    Clock Pessimism Removal (CPR):    0.052ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    lpdc_test_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.567 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=110, routed)         0.576     1.143    lpdc_test_support_i/lpdc_test_init_i/inst/gt0_rxresetfsm_i/gt0_rxusrclk_in
    SLICE_X135Y249       FDRE                                         r  lpdc_test_support_i/lpdc_test_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y249       FDRE (Prop_fdre_C_Q)         0.100     1.243 f  lpdc_test_support_i/lpdc_test_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[0]/Q
                         net (fo=2, routed)           0.203     1.446    lpdc_test_support_i/lpdc_test_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[0]
    SLICE_X135Y249       LUT1 (Prop_lut1_I0_O)        0.028     1.474 r  lpdc_test_support_i/lpdc_test_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count[0]_i_5__0/O
                         net (fo=1, routed)           0.000     1.474    lpdc_test_support_i/lpdc_test_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count[0]_i_5__0_n_0
    SLICE_X135Y249       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.114     1.588 r  lpdc_test_support_i/lpdc_test_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[0]_i_3__0/CO[3]
                         net (fo=1, routed)           0.001     1.588    lpdc_test_support_i/lpdc_test_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[0]_i_3__0_n_0
    SLICE_X135Y250       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.052     1.640 r  lpdc_test_support_i/lpdc_test_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[4]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.640    lpdc_test_support_i/lpdc_test_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[4]_i_1__0_n_5
    SLICE_X135Y250       FDRE                                         r  lpdc_test_support_i/lpdc_test_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.581     0.581    lpdc_test_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.611 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=110, routed)         0.881     1.492    lpdc_test_support_i/lpdc_test_init_i/inst/gt0_rxresetfsm_i/gt0_rxusrclk_in
    SLICE_X135Y250       FDRE                                         r  lpdc_test_support_i/lpdc_test_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[6]/C
                         clock pessimism             -0.052     1.440    
    SLICE_X135Y250       FDRE (Hold_fdre_C_D)         0.071     1.511    lpdc_test_support_i/lpdc_test_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.511    
                         arrival time                           1.640    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 lpdc_test_support_i/lpdc_test_init_i/inst/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            lpdc_test_support_i/lpdc_test_init_i/inst/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise@0.000ns - lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.173ns  (logic 0.118ns (68.255%)  route 0.055ns (31.745%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.493ns
    Source Clock Delay      (SCD):    1.223ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    lpdc_test_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.567 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=110, routed)         0.656     1.223    lpdc_test_support_i/lpdc_test_init_i/inst/gt0_rxresetfsm_i/sync_run_phase_alignment_int/gt0_rxusrclk_in
    SLICE_X136Y251       FDRE                                         r  lpdc_test_support_i/lpdc_test_init_i/inst/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y251       FDRE (Prop_fdre_C_Q)         0.118     1.341 r  lpdc_test_support_i/lpdc_test_init_i/inst/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/Q
                         net (fo=1, routed)           0.055     1.396    lpdc_test_support_i/lpdc_test_init_i/inst/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync1
    SLICE_X136Y251       FDRE                                         r  lpdc_test_support_i/lpdc_test_init_i/inst/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.581     0.581    lpdc_test_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.611 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=110, routed)         0.882     1.493    lpdc_test_support_i/lpdc_test_init_i/inst/gt0_rxresetfsm_i/sync_run_phase_alignment_int/gt0_rxusrclk_in
    SLICE_X136Y251       FDRE                                         r  lpdc_test_support_i/lpdc_test_init_i/inst/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/C
                         clock pessimism             -0.270     1.223    
    SLICE_X136Y251       FDRE (Hold_fdre_C_D)         0.042     1.265    lpdc_test_support_i/lpdc_test_init_i/inst/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -1.265    
                         arrival time                           1.396    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise@0.000ns - lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.173ns  (logic 0.118ns (68.255%)  route 0.055ns (31.745%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.393ns
    Source Clock Delay      (SCD):    1.143ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    lpdc_test_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.567 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=110, routed)         0.576     1.143    lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/sync_run_phase_alignment_int/gt0_txusrclk_in
    SLICE_X142Y247       FDRE                                         r  lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y247       FDRE (Prop_fdre_C_Q)         0.118     1.261 r  lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/Q
                         net (fo=1, routed)           0.055     1.316    lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync1
    SLICE_X142Y247       FDRE                                         r  lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.581     0.581    lpdc_test_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.611 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=110, routed)         0.782     1.393    lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/sync_run_phase_alignment_int/gt0_txusrclk_in
    SLICE_X142Y247       FDRE                                         r  lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/C
                         clock pessimism             -0.250     1.143    
    SLICE_X142Y247       FDRE (Hold_fdre_C_D)         0.042     1.185    lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -1.185    
                         arrival time                           1.316    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 lpdc_test_support_i/lpdc_test_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            lpdc_test_support_i/lpdc_test_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise@0.000ns - lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.505ns  (logic 0.302ns (59.748%)  route 0.203ns (40.252%))
  Logic Levels:           3  (CARRY4=2 LUT1=1)
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.492ns
    Source Clock Delay      (SCD):    1.143ns
    Clock Pessimism Removal (CPR):    0.052ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    lpdc_test_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.567 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=110, routed)         0.576     1.143    lpdc_test_support_i/lpdc_test_init_i/inst/gt0_rxresetfsm_i/gt0_rxusrclk_in
    SLICE_X135Y249       FDRE                                         r  lpdc_test_support_i/lpdc_test_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y249       FDRE (Prop_fdre_C_Q)         0.100     1.243 f  lpdc_test_support_i/lpdc_test_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[0]/Q
                         net (fo=2, routed)           0.203     1.446    lpdc_test_support_i/lpdc_test_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[0]
    SLICE_X135Y249       LUT1 (Prop_lut1_I0_O)        0.028     1.474 r  lpdc_test_support_i/lpdc_test_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count[0]_i_5__0/O
                         net (fo=1, routed)           0.000     1.474    lpdc_test_support_i/lpdc_test_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count[0]_i_5__0_n_0
    SLICE_X135Y249       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.114     1.588 r  lpdc_test_support_i/lpdc_test_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[0]_i_3__0/CO[3]
                         net (fo=1, routed)           0.001     1.588    lpdc_test_support_i/lpdc_test_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[0]_i_3__0_n_0
    SLICE_X135Y250       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.060     1.648 r  lpdc_test_support_i/lpdc_test_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[4]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     1.648    lpdc_test_support_i/lpdc_test_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[4]_i_1__0_n_6
    SLICE_X135Y250       FDRE                                         r  lpdc_test_support_i/lpdc_test_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.581     0.581    lpdc_test_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.611 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=110, routed)         0.881     1.492    lpdc_test_support_i/lpdc_test_init_i/inst/gt0_rxresetfsm_i/gt0_rxusrclk_in
    SLICE_X135Y250       FDRE                                         r  lpdc_test_support_i/lpdc_test_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[5]/C
                         clock pessimism             -0.052     1.440    
    SLICE_X135Y250       FDRE (Hold_fdre_C_D)         0.071     1.511    lpdc_test_support_i/lpdc_test_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.511    
                         arrival time                           1.648    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 gt0_frame_gen/system_reset_r_reg/C
                            (rising edge-triggered cell FDRE clocked by lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            gt0_frame_gen/system_reset_r2_reg/D
                            (rising edge-triggered cell FDRE clocked by lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise@0.000ns - lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.161ns  (logic 0.107ns (66.547%)  route 0.054ns (33.453%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.492ns
    Source Clock Delay      (SCD):    1.222ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    lpdc_test_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.567 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=110, routed)         0.655     1.222    gt0_frame_gen/GT0_TXUSRCLK_OUT
    SLICE_X142Y255       FDRE                                         r  gt0_frame_gen/system_reset_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y255       FDRE (Prop_fdre_C_Q)         0.107     1.329 r  gt0_frame_gen/system_reset_r_reg/Q
                         net (fo=1, routed)           0.054     1.383    gt0_frame_gen/system_reset_r
    SLICE_X142Y255       FDRE                                         r  gt0_frame_gen/system_reset_r2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.581     0.581    lpdc_test_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.611 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=110, routed)         0.881     1.492    gt0_frame_gen/GT0_TXUSRCLK_OUT
    SLICE_X142Y255       FDRE                                         r  gt0_frame_gen/system_reset_r2_reg/C
                         clock pessimism             -0.270     1.222    
    SLICE_X142Y255       FDRE (Hold_fdre_C_D)         0.023     1.245    gt0_frame_gen/system_reset_r2_reg
  -------------------------------------------------------------------
                         required time                         -1.245    
                         arrival time                           1.383    
  -------------------------------------------------------------------
                         slack                                  0.138    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK }

Check Type        Corner  Lib Pin                  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTXE2_CHANNEL/RXUSRCLK   n/a            3.030         20.000      16.970     GTXE2_CHANNEL_X0Y8  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/RXUSRCLK
Min Period        n/a     GTXE2_CHANNEL/RXUSRCLK2  n/a            3.030         20.000      16.970     GTXE2_CHANNEL_X0Y8  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/RXUSRCLK2
Min Period        n/a     GTXE2_CHANNEL/TXUSRCLK   n/a            3.030         20.000      16.970     GTXE2_CHANNEL_X0Y8  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXUSRCLK
Min Period        n/a     GTXE2_CHANNEL/TXUSRCLK2  n/a            3.030         20.000      16.970     GTXE2_CHANNEL_X0Y8  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXUSRCLK2
Min Period        n/a     GTXE2_CHANNEL/TXOUTCLK   n/a            2.424         20.000      17.576     GTXE2_CHANNEL_X0Y8  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK
Min Period        n/a     BUFG/I                   n/a            1.409         20.000      18.592     BUFGCTRL_X0Y16      lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/I
Min Period        n/a     FDRE/C                   n/a            0.750         20.000      19.250     SLICE_X141Y257      gt0_frame_gen/read_counter_i_reg[8]/C
Min Period        n/a     FDRE/C                   n/a            0.750         20.000      19.250     SLICE_X143Y257      gt0_frame_gen/read_counter_i_reg_rep[1]/C
Min Period        n/a     FDRE/C                   n/a            0.750         20.000      19.250     SLICE_X143Y257      gt0_frame_gen/read_counter_i_reg_rep[2]/C
Min Period        n/a     FDRE/C                   n/a            0.750         20.000      19.250     SLICE_X142Y255      gt0_frame_gen/system_reset_r_reg/C
Low Pulse Width   Slow    FDCE/C                   n/a            0.400         10.000      9.600      SLICE_X133Y248      gt0_rxresetdone_r3_reg/C
Low Pulse Width   Slow    FDCE/C                   n/a            0.400         10.000      9.600      SLICE_X133Y248      gt0_rxresetdone_r_reg/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         10.000      9.600      SLICE_X142Y247      lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         10.000      9.600      SLICE_X142Y247      lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg3/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         10.000      9.600      SLICE_X142Y247      lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg5/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         10.000      9.600      SLICE_X145Y248      lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg2/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         10.000      9.600      SLICE_X145Y248      lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg3/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         10.000      9.600      SLICE_X145Y248      lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg5/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         10.000      9.600      SLICE_X145Y246      lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/tx_fsm_reset_done_int_s3_reg/C
Low Pulse Width   Fast    FDRE/C                   n/a            0.400         10.000      9.600      SLICE_X141Y257      gt0_frame_gen/read_counter_i_reg[8]/C
High Pulse Width  Slow    FDRE/C                   n/a            0.350         10.000      9.650      SLICE_X144Y246      lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/wait_bypass_count_reg[0]/C
High Pulse Width  Fast    FDRE/C                   n/a            0.350         10.000      9.650      SLICE_X144Y246      lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/wait_bypass_count_reg[0]/C
High Pulse Width  Slow    FDRE/C                   n/a            0.350         10.000      9.650      SLICE_X144Y248      lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/wait_bypass_count_reg[10]/C
High Pulse Width  Fast    FDRE/C                   n/a            0.350         10.000      9.650      SLICE_X144Y248      lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/wait_bypass_count_reg[10]/C
High Pulse Width  Slow    FDRE/C                   n/a            0.350         10.000      9.650      SLICE_X144Y248      lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/wait_bypass_count_reg[11]/C
High Pulse Width  Fast    FDRE/C                   n/a            0.350         10.000      9.650      SLICE_X144Y248      lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/wait_bypass_count_reg[11]/C
High Pulse Width  Slow    FDRE/C                   n/a            0.350         10.000      9.650      SLICE_X144Y249      lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/wait_bypass_count_reg[12]/C
High Pulse Width  Fast    FDRE/C                   n/a            0.350         10.000      9.650      SLICE_X144Y249      lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/wait_bypass_count_reg[12]/C
High Pulse Width  Slow    FDRE/C                   n/a            0.350         10.000      9.650      SLICE_X144Y249      lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/wait_bypass_count_reg[13]/C
High Pulse Width  Fast    FDRE/C                   n/a            0.350         10.000      9.650      SLICE_X144Y249      lpdc_test_support_i/lpdc_test_init_i/inst/gt0_txresetfsm_i/wait_bypass_count_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
  To Clock:  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1 }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.071         20.000      18.929     PLLE2_ADV_X0Y3  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        20.000      32.633     PLLE2_ADV_X0Y3  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            3.000         10.000      7.000      PLLE2_ADV_X0Y3  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            3.000         10.000      7.000      PLLE2_ADV_X0Y3  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            3.000         10.000      7.000      PLLE2_ADV_X0Y3  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            3.000         10.000      7.000      PLLE2_ADV_X0Y3  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       17.515ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.106ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.358ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.515ns  (required time - arrival time)
  Source:                 uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.366ns  (logic 0.732ns (30.934%)  route 1.634ns (69.066%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT5=1)
  Clock Path Skew:        0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.279ns = ( 21.279 - 20.000 ) 
    Source Clock Delay      (SCD):    1.290ns
    Clock Pessimism Removal (CPR):    0.013ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=110, routed)         1.444     1.444    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.998    -1.554 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.463    -0.091    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     0.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout1_buf/O
                         net (fo=133, routed)         1.288     1.290    uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X128Y249       FDRE                                         r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X128Y249       FDRE (Prop_fdre_C_Q)         0.223     1.513 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/Q
                         net (fo=3, routed)           1.008     2.521    uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/D[2]
    SLICE_X128Y252       LUT4 (Prop_lut4_I0_O)        0.043     2.564 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/gmux.gm[1].gms.ms_i_1/O
                         net (fo=1, routed)           0.000     2.564    uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/v1_reg[1]
    SLICE_X128Y252       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     2.831 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/gmux.gm[0].gm1.m1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.831    uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/carrynet_3
    SLICE_X128Y253       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077     2.908 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/gmux.gm[4].gms.ms_CARRY4/CO[1]
                         net (fo=1, routed)           0.325     3.233    uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/comp2
    SLICE_X130Y253       LUT5 (Prop_lut5_I1_O)        0.122     3.355 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts//i_/O
                         net (fo=2, routed)           0.301     3.656    uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts//i__n_0
    SLICE_X130Y253       FDSE                                         r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=110, routed)         1.287    21.287    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.721    18.566 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.353    19.919    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    20.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout1_buf/O
                         net (fo=133, routed)         1.277    21.279    uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X130Y253       FDSE                                         r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism              0.013    21.292    
                         clock uncertainty           -0.111    21.181    
    SLICE_X130Y253       FDSE (Setup_fdse_C_D)       -0.010    21.171    uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         21.171    
                         arrival time                          -3.656    
  -------------------------------------------------------------------
                         slack                                 17.515    

Slack (MET) :             17.645ns  (required time - arrival time)
  Source:                 uut/ldpc_i/ldpc_1_0/inst/u1/wr_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.918ns  (logic 0.362ns (18.870%)  route 1.556ns (81.130%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.308ns = ( 21.308 - 20.000 ) 
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.145ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=110, routed)         1.444     1.444    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.998    -1.554 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.463    -0.091    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     0.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout1_buf/O
                         net (fo=133, routed)         1.448     1.450    uut/ldpc_i/ldpc_1_0/inst/u1/wr_clk
    SLICE_X132Y259       FDCE                                         r  uut/ldpc_i/ldpc_1_0/inst/u1/wr_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y259       FDCE (Prop_fdce_C_Q)         0.236     1.686 r  uut/ldpc_i/ldpc_1_0/inst/u1/wr_en_reg/Q
                         net (fo=3, routed)           0.654     2.340    uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X130Y253       LUT2 (Prop_lut2_I0_O)        0.126     2.466 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_4/O
                         net (fo=38, routed)          0.902     3.368    uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/WEA[0]
    RAMB36_X5Y52         RAMB36E1                                     r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=110, routed)         1.287    21.287    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.721    18.566 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.353    19.919    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    20.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout1_buf/O
                         net (fo=133, routed)         1.306    21.308    uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X5Y52         RAMB36E1                                     r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.145    21.453    
                         clock uncertainty           -0.111    21.342    
    RAMB36_X5Y52         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.328    21.014    uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         21.014    
                         arrival time                          -3.368    
  -------------------------------------------------------------------
                         slack                                 17.645    

Slack (MET) :             17.661ns  (required time - arrival time)
  Source:                 uut/ldpc_i/ldpc_1_0/inst/u1/data_temp_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uut/ldpc_i/ldpc_1_0/inst/u1/wr_en_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.288ns  (logic 0.423ns (18.484%)  route 1.865ns (81.516%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.280ns = ( 21.280 - 20.000 ) 
    Source Clock Delay      (SCD):    1.451ns
    Clock Pessimism Removal (CPR):    0.145ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=110, routed)         1.444     1.444    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.998    -1.554 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.463    -0.091    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     0.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout1_buf/O
                         net (fo=133, routed)         1.449     1.451    uut/ldpc_i/ldpc_1_0/inst/u1/wr_clk
    SLICE_X133Y257       FDCE                                         r  uut/ldpc_i/ldpc_1_0/inst/u1/data_temp_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y257       FDCE (Prop_fdce_C_Q)         0.204     1.655 f  uut/ldpc_i/ldpc_1_0/inst/u1/data_temp_reg[15]/Q
                         net (fo=2, routed)           1.010     2.665    uut/ldpc_i/ldpc_1_0/inst/u1/data_temp[15]
    SLICE_X133Y257       LUT6 (Prop_lut6_I4_O)        0.123     2.788 r  uut/ldpc_i/ldpc_1_0/inst/u1/wr_en_i_3/O
                         net (fo=1, routed)           0.528     3.316    uut/ldpc_i/ldpc_1_0/inst/u1/wr_en_i_3_n_0
    SLICE_X132Y260       LUT6 (Prop_lut6_I0_O)        0.043     3.359 r  uut/ldpc_i/ldpc_1_0/inst/u1/wr_en_i_2/O
                         net (fo=1, routed)           0.328     3.686    uut/ldpc_i/ldpc_1_0/inst/u1/wr_en_i_2_n_0
    SLICE_X132Y259       LUT3 (Prop_lut3_I0_O)        0.053     3.739 r  uut/ldpc_i/ldpc_1_0/inst/u1/wr_en_i_1/O
                         net (fo=1, routed)           0.000     3.739    uut/ldpc_i/ldpc_1_0/inst/u1/wr_en_i_1_n_0
    SLICE_X132Y259       FDCE                                         r  uut/ldpc_i/ldpc_1_0/inst/u1/wr_en_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=110, routed)         1.287    21.287    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.721    18.566 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.353    19.919    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    20.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout1_buf/O
                         net (fo=133, routed)         1.278    21.280    uut/ldpc_i/ldpc_1_0/inst/u1/wr_clk
    SLICE_X132Y259       FDCE                                         r  uut/ldpc_i/ldpc_1_0/inst/u1/wr_en_reg/C
                         clock pessimism              0.145    21.425    
                         clock uncertainty           -0.111    21.314    
    SLICE_X132Y259       FDCE (Setup_fdce_C_D)        0.086    21.400    uut/ldpc_i/ldpc_1_0/inst/u1/wr_en_reg
  -------------------------------------------------------------------
                         required time                         21.400    
                         arrival time                          -3.739    
  -------------------------------------------------------------------
                         slack                                 17.661    

Slack (MET) :             17.890ns  (required time - arrival time)
  Source:                 uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.065ns  (logic 0.732ns (35.444%)  route 1.333ns (64.556%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT5=1)
  Clock Path Skew:        0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.279ns = ( 21.279 - 20.000 ) 
    Source Clock Delay      (SCD):    1.290ns
    Clock Pessimism Removal (CPR):    0.013ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=110, routed)         1.444     1.444    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.998    -1.554 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.463    -0.091    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     0.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout1_buf/O
                         net (fo=133, routed)         1.288     1.290    uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X128Y249       FDRE                                         r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X128Y249       FDRE (Prop_fdre_C_Q)         0.223     1.513 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/Q
                         net (fo=3, routed)           1.008     2.521    uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/D[2]
    SLICE_X128Y252       LUT4 (Prop_lut4_I0_O)        0.043     2.564 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/gmux.gm[1].gms.ms_i_1/O
                         net (fo=1, routed)           0.000     2.564    uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/v1_reg[1]
    SLICE_X128Y252       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     2.831 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/gmux.gm[0].gm1.m1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.831    uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/carrynet_3
    SLICE_X128Y253       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077     2.908 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/gmux.gm[4].gms.ms_CARRY4/CO[1]
                         net (fo=1, routed)           0.325     3.233    uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/comp2
    SLICE_X130Y253       LUT5 (Prop_lut5_I1_O)        0.122     3.355 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts//i_/O
                         net (fo=2, routed)           0.000     3.355    uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts//i__n_0
    SLICE_X130Y253       FDSE                                         r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=110, routed)         1.287    21.287    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.721    18.566 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.353    19.919    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    20.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout1_buf/O
                         net (fo=133, routed)         1.277    21.279    uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X130Y253       FDSE                                         r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.013    21.292    
                         clock uncertainty           -0.111    21.181    
    SLICE_X130Y253       FDSE (Setup_fdse_C_D)        0.064    21.245    uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         21.245    
                         arrival time                          -3.355    
  -------------------------------------------------------------------
                         slack                                 17.890    

Slack (MET) :             17.929ns  (required time - arrival time)
  Source:                 uut/ldpc_i/ldpc_1_0/inst/u1/wr_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.637ns  (logic 0.362ns (22.118%)  route 1.275ns (77.882%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.310ns = ( 21.310 - 20.000 ) 
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.145ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=110, routed)         1.444     1.444    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.998    -1.554 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.463    -0.091    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     0.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout1_buf/O
                         net (fo=133, routed)         1.448     1.450    uut/ldpc_i/ldpc_1_0/inst/u1/wr_clk
    SLICE_X132Y259       FDCE                                         r  uut/ldpc_i/ldpc_1_0/inst/u1/wr_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y259       FDCE (Prop_fdce_C_Q)         0.236     1.686 r  uut/ldpc_i/ldpc_1_0/inst/u1/wr_en_reg/Q
                         net (fo=3, routed)           0.654     2.340    uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X130Y253       LUT2 (Prop_lut2_I0_O)        0.126     2.466 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_4/O
                         net (fo=38, routed)          0.620     3.087    uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/WEA[0]
    RAMB36_X5Y51         RAMB36E1                                     r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=110, routed)         1.287    21.287    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.721    18.566 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.353    19.919    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    20.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout1_buf/O
                         net (fo=133, routed)         1.308    21.310    uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X5Y51         RAMB36E1                                     r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.145    21.455    
                         clock uncertainty           -0.111    21.344    
    RAMB36_X5Y51         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.328    21.016    uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         21.016    
                         arrival time                          -3.087    
  -------------------------------------------------------------------
                         slack                                 17.929    

Slack (MET) :             17.977ns  (required time - arrival time)
  Source:                 uut/ldpc_i/ldpc_1_0/inst/u1/wr_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.423ns  (logic 0.362ns (25.445%)  route 1.061ns (74.555%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.149ns = ( 21.149 - 20.000 ) 
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.013ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=110, routed)         1.444     1.444    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.998    -1.554 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.463    -0.091    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     0.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout1_buf/O
                         net (fo=133, routed)         1.448     1.450    uut/ldpc_i/ldpc_1_0/inst/u1/wr_clk
    SLICE_X132Y259       FDCE                                         r  uut/ldpc_i/ldpc_1_0/inst/u1/wr_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y259       FDCE (Prop_fdce_C_Q)         0.236     1.686 r  uut/ldpc_i/ldpc_1_0/inst/u1/wr_en_reg/Q
                         net (fo=3, routed)           0.654     2.340    uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X130Y253       LUT2 (Prop_lut2_I0_O)        0.126     2.466 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_4/O
                         net (fo=38, routed)          0.406     2.873    uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_en_reg
    SLICE_X128Y249       FDRE                                         r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=110, routed)         1.287    21.287    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.721    18.566 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.353    19.919    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    20.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout1_buf/O
                         net (fo=133, routed)         1.147    21.149    uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X128Y249       FDRE                                         r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/C
                         clock pessimism              0.013    21.162    
                         clock uncertainty           -0.111    21.051    
    SLICE_X128Y249       FDRE (Setup_fdre_C_CE)      -0.201    20.850    uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         20.850    
                         arrival time                          -2.873    
  -------------------------------------------------------------------
                         slack                                 17.977    

Slack (MET) :             17.977ns  (required time - arrival time)
  Source:                 uut/ldpc_i/ldpc_1_0/inst/u1/wr_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.423ns  (logic 0.362ns (25.445%)  route 1.061ns (74.555%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.149ns = ( 21.149 - 20.000 ) 
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.013ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=110, routed)         1.444     1.444    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.998    -1.554 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.463    -0.091    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     0.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout1_buf/O
                         net (fo=133, routed)         1.448     1.450    uut/ldpc_i/ldpc_1_0/inst/u1/wr_clk
    SLICE_X132Y259       FDCE                                         r  uut/ldpc_i/ldpc_1_0/inst/u1/wr_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y259       FDCE (Prop_fdce_C_Q)         0.236     1.686 r  uut/ldpc_i/ldpc_1_0/inst/u1/wr_en_reg/Q
                         net (fo=3, routed)           0.654     2.340    uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X130Y253       LUT2 (Prop_lut2_I0_O)        0.126     2.466 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_4/O
                         net (fo=38, routed)          0.406     2.873    uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_en_reg
    SLICE_X128Y249       FDSE                                         r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=110, routed)         1.287    21.287    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.721    18.566 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.353    19.919    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    20.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout1_buf/O
                         net (fo=133, routed)         1.147    21.149    uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X128Y249       FDSE                                         r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/C
                         clock pessimism              0.013    21.162    
                         clock uncertainty           -0.111    21.051    
    SLICE_X128Y249       FDSE (Setup_fdse_C_CE)      -0.201    20.850    uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         20.850    
                         arrival time                          -2.873    
  -------------------------------------------------------------------
                         slack                                 17.977    

Slack (MET) :             17.977ns  (required time - arrival time)
  Source:                 uut/ldpc_i/ldpc_1_0/inst/u1/wr_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.423ns  (logic 0.362ns (25.445%)  route 1.061ns (74.555%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.149ns = ( 21.149 - 20.000 ) 
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.013ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=110, routed)         1.444     1.444    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.998    -1.554 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.463    -0.091    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     0.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout1_buf/O
                         net (fo=133, routed)         1.448     1.450    uut/ldpc_i/ldpc_1_0/inst/u1/wr_clk
    SLICE_X132Y259       FDCE                                         r  uut/ldpc_i/ldpc_1_0/inst/u1/wr_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y259       FDCE (Prop_fdce_C_Q)         0.236     1.686 r  uut/ldpc_i/ldpc_1_0/inst/u1/wr_en_reg/Q
                         net (fo=3, routed)           0.654     2.340    uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X130Y253       LUT2 (Prop_lut2_I0_O)        0.126     2.466 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_4/O
                         net (fo=38, routed)          0.406     2.873    uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_en_reg
    SLICE_X128Y249       FDRE                                         r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=110, routed)         1.287    21.287    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.721    18.566 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.353    19.919    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    20.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout1_buf/O
                         net (fo=133, routed)         1.147    21.149    uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X128Y249       FDRE                                         r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/C
                         clock pessimism              0.013    21.162    
                         clock uncertainty           -0.111    21.051    
    SLICE_X128Y249       FDRE (Setup_fdre_C_CE)      -0.201    20.850    uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         20.850    
                         arrival time                          -2.873    
  -------------------------------------------------------------------
                         slack                                 17.977    

Slack (MET) :             17.977ns  (required time - arrival time)
  Source:                 uut/ldpc_i/ldpc_1_0/inst/u1/wr_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.423ns  (logic 0.362ns (25.445%)  route 1.061ns (74.555%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.149ns = ( 21.149 - 20.000 ) 
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.013ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=110, routed)         1.444     1.444    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.998    -1.554 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.463    -0.091    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     0.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout1_buf/O
                         net (fo=133, routed)         1.448     1.450    uut/ldpc_i/ldpc_1_0/inst/u1/wr_clk
    SLICE_X132Y259       FDCE                                         r  uut/ldpc_i/ldpc_1_0/inst/u1/wr_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y259       FDCE (Prop_fdce_C_Q)         0.236     1.686 r  uut/ldpc_i/ldpc_1_0/inst/u1/wr_en_reg/Q
                         net (fo=3, routed)           0.654     2.340    uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X130Y253       LUT2 (Prop_lut2_I0_O)        0.126     2.466 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_4/O
                         net (fo=38, routed)          0.406     2.873    uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_en_reg
    SLICE_X128Y249       FDRE                                         r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=110, routed)         1.287    21.287    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.721    18.566 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.353    19.919    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    20.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout1_buf/O
                         net (fo=133, routed)         1.147    21.149    uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X128Y249       FDRE                                         r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/C
                         clock pessimism              0.013    21.162    
                         clock uncertainty           -0.111    21.051    
    SLICE_X128Y249       FDRE (Setup_fdre_C_CE)      -0.201    20.850    uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         20.850    
                         arrival time                          -2.873    
  -------------------------------------------------------------------
                         slack                                 17.977    

Slack (MET) :             18.107ns  (required time - arrival time)
  Source:                 uut/ldpc_i/ldpc_1_0/inst/u1/wr_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.533ns  (logic 0.362ns (23.618%)  route 1.171ns (76.382%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.279ns = ( 21.279 - 20.000 ) 
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.123ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=110, routed)         1.444     1.444    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.998    -1.554 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.463    -0.091    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     0.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout1_buf/O
                         net (fo=133, routed)         1.448     1.450    uut/ldpc_i/ldpc_1_0/inst/u1/wr_clk
    SLICE_X132Y259       FDCE                                         r  uut/ldpc_i/ldpc_1_0/inst/u1/wr_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y259       FDCE (Prop_fdce_C_Q)         0.236     1.686 r  uut/ldpc_i/ldpc_1_0/inst/u1/wr_en_reg/Q
                         net (fo=3, routed)           0.654     2.340    uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X130Y253       LUT2 (Prop_lut2_I0_O)        0.126     2.466 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_4/O
                         net (fo=38, routed)          0.516     2.983    uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_en_reg
    SLICE_X128Y255       FDRE                                         r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=110, routed)         1.287    21.287    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.721    18.566 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.353    19.919    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    20.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout1_buf/O
                         net (fo=133, routed)         1.277    21.279    uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X128Y255       FDRE                                         r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[11]/C
                         clock pessimism              0.123    21.402    
                         clock uncertainty           -0.111    21.291    
    SLICE_X128Y255       FDRE (Setup_fdre_C_CE)      -0.201    21.090    uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[11]
  -------------------------------------------------------------------
                         required time                         21.090    
                         arrival time                          -2.983    
  -------------------------------------------------------------------
                         slack                                 18.107    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.879ns
    Source Clock Delay      (SCD):    0.654ns
    Clock Pessimism Removal (CPR):    0.225ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=110, routed)         0.612     0.612    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.228    -0.616 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -0.024    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout1_buf/O
                         net (fo=133, routed)         0.652     0.654    uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X123Y253       FDRE                                         r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y253       FDRE (Prop_fdre_C_Q)         0.100     0.754 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/Q
                         net (fo=1, routed)           0.055     0.809    uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][8]
    SLICE_X123Y253       FDRE                                         r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=110, routed)         0.823     0.823    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.508    -0.685 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.657    -0.028    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout1_buf/O
                         net (fo=133, routed)         0.877     0.879    uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X123Y253       FDRE                                         r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/C
                         clock pessimism             -0.225     0.654    
    SLICE_X123Y253       FDRE (Hold_fdre_C_D)         0.049     0.703    uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][8]
  -------------------------------------------------------------------
                         required time                         -0.703    
                         arrival time                           0.809    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.879ns
    Source Clock Delay      (SCD):    0.654ns
    Clock Pessimism Removal (CPR):    0.225ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=110, routed)         0.612     0.612    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.228    -0.616 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -0.024    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout1_buf/O
                         net (fo=133, routed)         0.652     0.654    uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X123Y253       FDRE                                         r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y253       FDRE (Prop_fdre_C_Q)         0.100     0.754 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/Q
                         net (fo=1, routed)           0.055     0.809    uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][0]
    SLICE_X123Y253       FDRE                                         r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=110, routed)         0.823     0.823    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.508    -0.685 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.657    -0.028    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout1_buf/O
                         net (fo=133, routed)         0.877     0.879    uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X123Y253       FDRE                                         r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/C
                         clock pessimism             -0.225     0.654    
    SLICE_X123Y253       FDRE (Hold_fdre_C_D)         0.047     0.701    uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0]
  -------------------------------------------------------------------
                         required time                         -0.701    
                         arrival time                           0.809    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.879ns
    Source Clock Delay      (SCD):    0.654ns
    Clock Pessimism Removal (CPR):    0.225ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=110, routed)         0.612     0.612    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.228    -0.616 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -0.024    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout1_buf/O
                         net (fo=133, routed)         0.652     0.654    uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X123Y255       FDRE                                         r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y255       FDRE (Prop_fdre_C_Q)         0.100     0.754 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/Q
                         net (fo=1, routed)           0.055     0.809    uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][2]
    SLICE_X123Y255       FDRE                                         r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=110, routed)         0.823     0.823    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.508    -0.685 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.657    -0.028    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout1_buf/O
                         net (fo=133, routed)         0.877     0.879    uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X123Y255       FDRE                                         r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/C
                         clock pessimism             -0.225     0.654    
    SLICE_X123Y255       FDRE (Hold_fdre_C_D)         0.047     0.701    uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]
  -------------------------------------------------------------------
                         required time                         -0.701    
                         arrival time                           0.809    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.879ns
    Source Clock Delay      (SCD):    0.654ns
    Clock Pessimism Removal (CPR):    0.225ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=110, routed)         0.612     0.612    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.228    -0.616 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -0.024    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout1_buf/O
                         net (fo=133, routed)         0.652     0.654    uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X123Y253       FDRE                                         r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y253       FDRE (Prop_fdre_C_Q)         0.100     0.754 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/Q
                         net (fo=1, routed)           0.055     0.809    uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][3]
    SLICE_X123Y253       FDRE                                         r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=110, routed)         0.823     0.823    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.508    -0.685 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.657    -0.028    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout1_buf/O
                         net (fo=133, routed)         0.877     0.879    uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X123Y253       FDRE                                         r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/C
                         clock pessimism             -0.225     0.654    
    SLICE_X123Y253       FDRE (Hold_fdre_C_D)         0.047     0.701    uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3]
  -------------------------------------------------------------------
                         required time                         -0.701    
                         arrival time                           0.809    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.881ns
    Source Clock Delay      (SCD):    0.656ns
    Clock Pessimism Removal (CPR):    0.225ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=110, routed)         0.612     0.612    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.228    -0.616 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -0.024    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout1_buf/O
                         net (fo=133, routed)         0.654     0.656    uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X125Y251       FDRE                                         r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y251       FDRE (Prop_fdre_C_Q)         0.100     0.756 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/Q
                         net (fo=1, routed)           0.055     0.811    uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][10]
    SLICE_X125Y251       FDRE                                         r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=110, routed)         0.823     0.823    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.508    -0.685 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.657    -0.028    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout1_buf/O
                         net (fo=133, routed)         0.879     0.881    uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X125Y251       FDRE                                         r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][10]/C
                         clock pessimism             -0.225     0.656    
    SLICE_X125Y251       FDRE (Hold_fdre_C_D)         0.047     0.703    uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][10]
  -------------------------------------------------------------------
                         required time                         -0.703    
                         arrival time                           0.811    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.782ns
    Source Clock Delay      (SCD):    0.577ns
    Clock Pessimism Removal (CPR):    0.205ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=110, routed)         0.612     0.612    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.228    -0.616 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -0.024    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout1_buf/O
                         net (fo=133, routed)         0.575     0.577    uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X129Y247       FDRE                                         r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y247       FDRE (Prop_fdre_C_Q)         0.100     0.677 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.055     0.732    uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff[0]
    SLICE_X129Y247       FDRE                                         r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=110, routed)         0.823     0.823    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.508    -0.685 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.657    -0.028    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout1_buf/O
                         net (fo=133, routed)         0.780     0.782    uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X129Y247       FDRE                                         r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[1]/C
                         clock pessimism             -0.205     0.577    
    SLICE_X129Y247       FDRE (Hold_fdre_C_D)         0.047     0.624    uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.624    
                         arrival time                           0.732    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.880ns
    Source Clock Delay      (SCD):    0.655ns
    Clock Pessimism Removal (CPR):    0.225ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=110, routed)         0.612     0.612    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.228    -0.616 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -0.024    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout1_buf/O
                         net (fo=133, routed)         0.653     0.655    uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X125Y253       FDRE                                         r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y253       FDRE (Prop_fdre_C_Q)         0.100     0.755 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/Q
                         net (fo=1, routed)           0.055     0.810    uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][5]
    SLICE_X125Y253       FDRE                                         r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=110, routed)         0.823     0.823    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.508    -0.685 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.657    -0.028    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout1_buf/O
                         net (fo=133, routed)         0.878     0.880    uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X125Y253       FDRE                                         r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/C
                         clock pessimism             -0.225     0.655    
    SLICE_X125Y253       FDRE (Hold_fdre_C_D)         0.047     0.702    uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][5]
  -------------------------------------------------------------------
                         required time                         -0.702    
                         arrival time                           0.810    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.158ns  (logic 0.100ns (63.290%)  route 0.058ns (36.710%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.880ns
    Source Clock Delay      (SCD):    0.655ns
    Clock Pessimism Removal (CPR):    0.225ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=110, routed)         0.612     0.612    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.228    -0.616 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -0.024    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout1_buf/O
                         net (fo=133, routed)         0.653     0.655    uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X124Y254       FDRE                                         r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y254       FDRE (Prop_fdre_C_Q)         0.100     0.755 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/Q
                         net (fo=1, routed)           0.058     0.813    uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][9]
    SLICE_X124Y254       FDRE                                         r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=110, routed)         0.823     0.823    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.508    -0.685 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.657    -0.028    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout1_buf/O
                         net (fo=133, routed)         0.878     0.880    uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X124Y254       FDRE                                         r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/C
                         clock pessimism             -0.225     0.655    
    SLICE_X124Y254       FDRE (Hold_fdre_C_D)         0.049     0.704    uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][9]
  -------------------------------------------------------------------
                         required time                         -0.704    
                         arrival time                           0.813    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.157ns  (logic 0.100ns (63.608%)  route 0.057ns (36.392%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.880ns
    Source Clock Delay      (SCD):    0.655ns
    Clock Pessimism Removal (CPR):    0.225ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=110, routed)         0.612     0.612    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.228    -0.616 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -0.024    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout1_buf/O
                         net (fo=133, routed)         0.653     0.655    uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X124Y254       FDRE                                         r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y254       FDRE (Prop_fdre_C_Q)         0.100     0.755 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/Q
                         net (fo=1, routed)           0.057     0.812    uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][7]
    SLICE_X124Y254       FDRE                                         r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=110, routed)         0.823     0.823    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.508    -0.685 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.657    -0.028    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout1_buf/O
                         net (fo=133, routed)         0.878     0.880    uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X124Y254       FDRE                                         r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/C
                         clock pessimism             -0.225     0.655    
    SLICE_X124Y254       FDRE (Hold_fdre_C_D)         0.047     0.702    uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][7]
  -------------------------------------------------------------------
                         required time                         -0.702    
                         arrival time                           0.812    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.879ns
    Source Clock Delay      (SCD):    0.654ns
    Clock Pessimism Removal (CPR):    0.225ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=110, routed)         0.612     0.612    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.228    -0.616 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -0.024    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout1_buf/O
                         net (fo=133, routed)         0.652     0.654    uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X123Y253       FDRE                                         r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y253       FDRE (Prop_fdre_C_Q)         0.100     0.754 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/Q
                         net (fo=1, routed)           0.055     0.809    uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][1]
    SLICE_X123Y253       FDRE                                         r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=110, routed)         0.823     0.823    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.508    -0.685 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.657    -0.028    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout1_buf/O
                         net (fo=133, routed)         0.877     0.879    uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X123Y253       FDRE                                         r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/C
                         clock pessimism             -0.225     0.654    
    SLICE_X123Y253       FDRE (Hold_fdre_C_D)         0.044     0.698    uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][1]
  -------------------------------------------------------------------
                         required time                         -0.698    
                         arrival time                           0.809    
  -------------------------------------------------------------------
                         slack                                  0.111    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         20.000      18.161     RAMB36_X5Y52    uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         20.000      18.161     RAMB36_X5Y51    uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            1.409         20.000      18.592     BUFGCTRL_X0Y3   uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0   n/a            1.071         20.000      18.929     PLLE2_ADV_X0Y3  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            0.750         20.000      19.250     SLICE_X132Y259  uut/ldpc_i/ldpc_1_0/inst/u1/cnt_reg[2]/C
Min Period        n/a     FDCE/C              n/a            0.750         20.000      19.250     SLICE_X133Y257  uut/ldpc_i/ldpc_1_0/inst/u1/data_temp_reg[14]/C
Min Period        n/a     FDCE/C              n/a            0.750         20.000      19.250     SLICE_X133Y257  uut/ldpc_i/ldpc_1_0/inst/u1/data_temp_reg[15]/C
Min Period        n/a     FDRE/C              n/a            0.750         20.000      19.250     SLICE_X123Y253  uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/C
Min Period        n/a     FDRE/C              n/a            0.750         20.000      19.250     SLICE_X125Y251  uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][10]/C
Min Period        n/a     FDRE/C              n/a            0.750         20.000      19.250     SLICE_X126Y252  uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][11]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       20.000      140.000    PLLE2_ADV_X0Y3  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         10.000      9.358      SLICE_X130Y259  uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         10.000      9.358      SLICE_X130Y259  uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    FDCE/C              n/a            0.400         10.000      9.600      SLICE_X132Y259  uut/ldpc_i/ldpc_1_0/inst/u1/cnt_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.400         10.000      9.600      SLICE_X133Y257  uut/ldpc_i/ldpc_1_0/inst/u1/data_temp_reg[14]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.400         10.000      9.600      SLICE_X133Y257  uut/ldpc_i/ldpc_1_0/inst/u1/data_temp_reg[15]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         10.000      9.600      SLICE_X123Y253  uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         10.000      9.600      SLICE_X125Y251  uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         10.000      9.600      SLICE_X126Y252  uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         10.000      9.600      SLICE_X123Y253  uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         10.000      9.600      SLICE_X123Y255  uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         10.000      9.358      SLICE_X130Y259  uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         10.000      9.358      SLICE_X130Y259  uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    FDCE/C              n/a            0.350         10.000      9.650      SLICE_X132Y259  uut/ldpc_i/ldpc_1_0/inst/u1/cnt_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         10.000      9.650      SLICE_X132Y259  uut/ldpc_i/ldpc_1_0/inst/u1/cnt_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         10.000      9.650      SLICE_X132Y259  uut/ldpc_i/ldpc_1_0/inst/u1/cnt_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         10.000      9.650      SLICE_X132Y259  uut/ldpc_i/ldpc_1_0/inst/u1/cnt_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         10.000      9.650      SLICE_X132Y259  uut/ldpc_i/ldpc_1_0/inst/u1/cnt_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         10.000      9.650      SLICE_X132Y259  uut/ldpc_i/ldpc_1_0/inst/u1/cnt_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         10.000      9.650      SLICE_X133Y260  uut/ldpc_i/ldpc_1_0/inst/u1/data_temp_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         10.000      9.650      SLICE_X133Y260  uut/ldpc_i/ldpc_1_0/inst/u1/data_temp_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        1.475ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.071ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.232ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.475ns  (required time - arrival time)
  Source:                 uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut/ldpc_i/ldpc_1_0/inst/u2/u3/p_out_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.073ns  (logic 1.886ns (23.361%)  route 6.187ns (76.639%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.392ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.089ns = ( 11.089 - 10.000 ) 
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=110, routed)         1.444     1.444    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.998    -1.554 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.463    -0.091    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     0.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout2_buf/O
                         net (fo=2063, routed)        1.479     1.481    uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X5Y51         RAMB36E1                                     r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y51         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[5])
                                                      1.800     3.281 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[5]
                         net (fo=257, routed)         5.634     8.914    uut/ldpc_i/ldpc_1_0/inst/u2/u3/data_in[14]
    SLICE_X51Y185        LUT5 (Prop_lut5_I0_O)        0.043     8.957 r  uut/ldpc_i/ldpc_1_0/inst/u2/u3/p_out[1]_i_3__1/O
                         net (fo=1, routed)           0.553     9.511    uut/ldpc_i/ldpc_1_0/inst/u2/u3/p_out[1]_i_3__1_n_0
    SLICE_X51Y187        LUT6 (Prop_lut6_I1_O)        0.043     9.554 r  uut/ldpc_i/ldpc_1_0/inst/u2/u3/p_out[1]_i_1__1/O
                         net (fo=1, routed)           0.000     9.554    uut/ldpc_i/ldpc_1_0/inst/u2/u3/p_out[1]_i_1__1_n_0
    SLICE_X51Y187        FDCE                                         r  uut/ldpc_i/ldpc_1_0/inst/u2/u3/p_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=110, routed)         1.287    11.287    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.721     8.566 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.353     9.919    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    10.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout2_buf/O
                         net (fo=2063, routed)        1.087    11.089    uut/ldpc_i/ldpc_1_0/inst/u2/u3/clk
    SLICE_X51Y187        FDCE                                         r  uut/ldpc_i/ldpc_1_0/inst/u2/u3/p_out_reg[1]/C
                         clock pessimism              0.000    11.089    
                         clock uncertainty           -0.094    10.995    
    SLICE_X51Y187        FDCE (Setup_fdce_C_D)        0.034    11.029    uut/ldpc_i/ldpc_1_0/inst/u2/u3/p_out_reg[1]
  -------------------------------------------------------------------
                         required time                         11.029    
                         arrival time                          -9.554    
  -------------------------------------------------------------------
                         slack                                  1.475    

Slack (MET) :             1.493ns  (required time - arrival time)
  Source:                 uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut/ldpc_i/ldpc_1_0/inst/u2/u3/p_out_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.058ns  (logic 1.886ns (23.405%)  route 6.172ns (76.595%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.389ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.092ns = ( 11.092 - 10.000 ) 
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=110, routed)         1.444     1.444    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.998    -1.554 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.463    -0.091    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     0.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout2_buf/O
                         net (fo=2063, routed)        1.479     1.481    uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X5Y51         RAMB36E1                                     r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y51         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[4])
                                                      1.800     3.281 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[4]
                         net (fo=257, routed)         5.768     9.048    uut/ldpc_i/ldpc_1_0/inst/u2/u3/data_in[13]
    SLICE_X50Y191        LUT5 (Prop_lut5_I2_O)        0.043     9.091 r  uut/ldpc_i/ldpc_1_0/inst/u2/u3/p_out[2]_i_3__1/O
                         net (fo=1, routed)           0.404     9.496    uut/ldpc_i/ldpc_1_0/inst/u2/u3/p_out[2]_i_3__1_n_0
    SLICE_X51Y192        LUT6 (Prop_lut6_I1_O)        0.043     9.539 r  uut/ldpc_i/ldpc_1_0/inst/u2/u3/p_out[2]_i_1__1/O
                         net (fo=1, routed)           0.000     9.539    uut/ldpc_i/ldpc_1_0/inst/u2/u3/p_out[2]_i_1__1_n_0
    SLICE_X51Y192        FDCE                                         r  uut/ldpc_i/ldpc_1_0/inst/u2/u3/p_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=110, routed)         1.287    11.287    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.721     8.566 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.353     9.919    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    10.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout2_buf/O
                         net (fo=2063, routed)        1.090    11.092    uut/ldpc_i/ldpc_1_0/inst/u2/u3/clk
    SLICE_X51Y192        FDCE                                         r  uut/ldpc_i/ldpc_1_0/inst/u2/u3/p_out_reg[2]/C
                         clock pessimism              0.000    11.092    
                         clock uncertainty           -0.094    10.998    
    SLICE_X51Y192        FDCE (Setup_fdce_C_D)        0.034    11.032    uut/ldpc_i/ldpc_1_0/inst/u2/u3/p_out_reg[2]
  -------------------------------------------------------------------
                         required time                         11.032    
                         arrival time                          -9.539    
  -------------------------------------------------------------------
                         slack                                  1.493    

Slack (MET) :             1.500ns  (required time - arrival time)
  Source:                 uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut/ldpc_i/ldpc_1_0/inst/u2/u3/p_out_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.082ns  (logic 1.886ns (23.337%)  route 6.196ns (76.663%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.388ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.093ns = ( 11.093 - 10.000 ) 
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=110, routed)         1.444     1.444    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.998    -1.554 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.463    -0.091    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     0.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout2_buf/O
                         net (fo=2063, routed)        1.479     1.481    uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X5Y51         RAMB36E1                                     r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y51         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[4])
                                                      1.800     3.281 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[4]
                         net (fo=257, routed)         5.769     9.049    uut/ldpc_i/ldpc_1_0/inst/u2/u3/data_in[13]
    SLICE_X50Y191        LUT5 (Prop_lut5_I2_O)        0.043     9.092 r  uut/ldpc_i/ldpc_1_0/inst/u2/u3/p_out[3]_i_3__1/O
                         net (fo=1, routed)           0.427     9.519    uut/ldpc_i/ldpc_1_0/inst/u2/u3/p_out[3]_i_3__1_n_0
    SLICE_X52Y193        LUT6 (Prop_lut6_I1_O)        0.043     9.562 r  uut/ldpc_i/ldpc_1_0/inst/u2/u3/p_out[3]_i_1__1/O
                         net (fo=1, routed)           0.000     9.562    uut/ldpc_i/ldpc_1_0/inst/u2/u3/p_out[3]_i_1__1_n_0
    SLICE_X52Y193        FDCE                                         r  uut/ldpc_i/ldpc_1_0/inst/u2/u3/p_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=110, routed)         1.287    11.287    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.721     8.566 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.353     9.919    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    10.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout2_buf/O
                         net (fo=2063, routed)        1.091    11.093    uut/ldpc_i/ldpc_1_0/inst/u2/u3/clk
    SLICE_X52Y193        FDCE                                         r  uut/ldpc_i/ldpc_1_0/inst/u2/u3/p_out_reg[3]/C
                         clock pessimism              0.000    11.093    
                         clock uncertainty           -0.094    10.999    
    SLICE_X52Y193        FDCE (Setup_fdce_C_D)        0.064    11.063    uut/ldpc_i/ldpc_1_0/inst/u2/u3/p_out_reg[3]
  -------------------------------------------------------------------
                         required time                         11.063    
                         arrival time                          -9.562    
  -------------------------------------------------------------------
                         slack                                  1.500    

Slack (MET) :             1.551ns  (required time - arrival time)
  Source:                 uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut/ldpc_i/ldpc_1_0/inst/u2/u3/p_out_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.027ns  (logic 1.886ns (23.497%)  route 6.141ns (76.503%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.392ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.089ns = ( 11.089 - 10.000 ) 
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=110, routed)         1.444     1.444    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.998    -1.554 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.463    -0.091    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     0.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout2_buf/O
                         net (fo=2063, routed)        1.479     1.481    uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X5Y51         RAMB36E1                                     r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y51         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[4])
                                                      1.800     3.281 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[4]
                         net (fo=257, routed)         5.896     9.177    uut/ldpc_i/ldpc_1_0/inst/u2/u3/data_in[13]
    SLICE_X50Y186        LUT5 (Prop_lut5_I2_O)        0.043     9.220 r  uut/ldpc_i/ldpc_1_0/inst/u2/u3/p_out[0]_i_3__1/O
                         net (fo=1, routed)           0.244     9.464    uut/ldpc_i/ldpc_1_0/inst/u2/u3/p_out[0]_i_3__1_n_0
    SLICE_X50Y186        LUT6 (Prop_lut6_I1_O)        0.043     9.507 r  uut/ldpc_i/ldpc_1_0/inst/u2/u3/p_out[0]_i_1__1/O
                         net (fo=1, routed)           0.000     9.507    uut/ldpc_i/ldpc_1_0/inst/u2/u3/p_out[0]_i_1__1_n_0
    SLICE_X50Y186        FDCE                                         r  uut/ldpc_i/ldpc_1_0/inst/u2/u3/p_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=110, routed)         1.287    11.287    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.721     8.566 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.353     9.919    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    10.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout2_buf/O
                         net (fo=2063, routed)        1.087    11.089    uut/ldpc_i/ldpc_1_0/inst/u2/u3/clk
    SLICE_X50Y186        FDCE                                         r  uut/ldpc_i/ldpc_1_0/inst/u2/u3/p_out_reg[0]/C
                         clock pessimism              0.000    11.089    
                         clock uncertainty           -0.094    10.995    
    SLICE_X50Y186        FDCE (Setup_fdce_C_D)        0.064    11.059    uut/ldpc_i/ldpc_1_0/inst/u2/u3/p_out_reg[0]
  -------------------------------------------------------------------
                         required time                         11.059    
                         arrival time                          -9.507    
  -------------------------------------------------------------------
                         slack                                  1.551    

Slack (MET) :             1.558ns  (required time - arrival time)
  Source:                 uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut/ldpc_i/ldpc_1_0/inst/u2/u1/p_out_reg[35]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.036ns  (logic 1.886ns (23.470%)  route 6.150ns (76.530%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.376ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.102ns = ( 11.102 - 10.000 ) 
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=110, routed)         1.444     1.444    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.998    -1.554 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.463    -0.091    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     0.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout2_buf/O
                         net (fo=2063, routed)        1.476     1.478    uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X5Y52         RAMB36E1                                     r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y52         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[5])
                                                      1.800     3.278 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[5]
                         net (fo=257, routed)         5.810     9.087    uut/ldpc_i/ldpc_1_0/inst/u2/u1/data_in[5]
    SLICE_X104Y176       LUT5 (Prop_lut5_I2_O)        0.043     9.130 r  uut/ldpc_i/ldpc_1_0/inst/u2/u1/p_out[35]_i_5/O
                         net (fo=1, routed)           0.340     9.470    uut/ldpc_i/ldpc_1_0/inst/u2/u1/p_out[35]_i_5_n_0
    SLICE_X106Y178       LUT6 (Prop_lut6_I3_O)        0.043     9.513 r  uut/ldpc_i/ldpc_1_0/inst/u2/u1/p_out[35]_i_1/O
                         net (fo=1, routed)           0.000     9.513    uut/ldpc_i/ldpc_1_0/inst/u2/u1/p_out[35]_i_1_n_0
    SLICE_X106Y178       FDCE                                         r  uut/ldpc_i/ldpc_1_0/inst/u2/u1/p_out_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=110, routed)         1.287    11.287    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.721     8.566 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.353     9.919    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    10.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout2_buf/O
                         net (fo=2063, routed)        1.100    11.102    uut/ldpc_i/ldpc_1_0/inst/u2/u1/clk
    SLICE_X106Y178       FDCE                                         r  uut/ldpc_i/ldpc_1_0/inst/u2/u1/p_out_reg[35]/C
                         clock pessimism              0.000    11.102    
                         clock uncertainty           -0.094    11.008    
    SLICE_X106Y178       FDCE (Setup_fdce_C_D)        0.064    11.072    uut/ldpc_i/ldpc_1_0/inst/u2/u1/p_out_reg[35]
  -------------------------------------------------------------------
                         required time                         11.072    
                         arrival time                          -9.513    
  -------------------------------------------------------------------
                         slack                                  1.558    

Slack (MET) :             1.560ns  (required time - arrival time)
  Source:                 uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut/ldpc_i/ldpc_1_0/inst/u2/u1/p_out_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.995ns  (logic 1.886ns (23.591%)  route 6.109ns (76.409%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.385ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.093ns = ( 11.093 - 10.000 ) 
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=110, routed)         1.444     1.444    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.998    -1.554 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.463    -0.091    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     0.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout2_buf/O
                         net (fo=2063, routed)        1.476     1.478    uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X5Y52         RAMB36E1                                     r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y52         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[6])
                                                      1.800     3.278 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[6]
                         net (fo=257, routed)         5.897     9.174    uut/ldpc_i/ldpc_1_0/inst/u2/u1/data_in[6]
    SLICE_X50Y198        LUT5 (Prop_lut5_I0_O)        0.043     9.217 r  uut/ldpc_i/ldpc_1_0/inst/u2/u1/p_out[4]_i_5/O
                         net (fo=1, routed)           0.212     9.429    uut/ldpc_i/ldpc_1_0/inst/u2/u1/p_out[4]_i_5_n_0
    SLICE_X51Y198        LUT6 (Prop_lut6_I3_O)        0.043     9.472 r  uut/ldpc_i/ldpc_1_0/inst/u2/u1/p_out[4]_i_1/O
                         net (fo=1, routed)           0.000     9.472    uut/ldpc_i/ldpc_1_0/inst/u2/u1/p_out[4]_i_1_n_0
    SLICE_X51Y198        FDCE                                         r  uut/ldpc_i/ldpc_1_0/inst/u2/u1/p_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=110, routed)         1.287    11.287    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.721     8.566 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.353     9.919    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    10.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout2_buf/O
                         net (fo=2063, routed)        1.091    11.093    uut/ldpc_i/ldpc_1_0/inst/u2/u1/clk
    SLICE_X51Y198        FDCE                                         r  uut/ldpc_i/ldpc_1_0/inst/u2/u1/p_out_reg[4]/C
                         clock pessimism              0.000    11.093    
                         clock uncertainty           -0.094    10.999    
    SLICE_X51Y198        FDCE (Setup_fdce_C_D)        0.034    11.033    uut/ldpc_i/ldpc_1_0/inst/u2/u1/p_out_reg[4]
  -------------------------------------------------------------------
                         required time                         11.033    
                         arrival time                          -9.472    
  -------------------------------------------------------------------
                         slack                                  1.560    

Slack (MET) :             1.601ns  (required time - arrival time)
  Source:                 uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut/ldpc_i/ldpc_1_0/inst/u2/u1/p_out_reg[37]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.962ns  (logic 1.886ns (23.688%)  route 6.076ns (76.312%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.377ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.101ns = ( 11.101 - 10.000 ) 
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=110, routed)         1.444     1.444    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.998    -1.554 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.463    -0.091    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     0.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout2_buf/O
                         net (fo=2063, routed)        1.476     1.478    uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X5Y52         RAMB36E1                                     r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y52         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[5])
                                                      1.800     3.278 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[5]
                         net (fo=257, routed)         5.627     8.904    uut/ldpc_i/ldpc_1_0/inst/u2/u1/data_in[5]
    SLICE_X106Y177       LUT5 (Prop_lut5_I2_O)        0.043     8.947 r  uut/ldpc_i/ldpc_1_0/inst/u2/u1/p_out[37]_i_5/O
                         net (fo=1, routed)           0.449     9.396    uut/ldpc_i/ldpc_1_0/inst/u2/u1/p_out[37]_i_5_n_0
    SLICE_X105Y178       LUT6 (Prop_lut6_I3_O)        0.043     9.439 r  uut/ldpc_i/ldpc_1_0/inst/u2/u1/p_out[37]_i_1/O
                         net (fo=1, routed)           0.000     9.439    uut/ldpc_i/ldpc_1_0/inst/u2/u1/p_out[37]_i_1_n_0
    SLICE_X105Y178       FDCE                                         r  uut/ldpc_i/ldpc_1_0/inst/u2/u1/p_out_reg[37]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=110, routed)         1.287    11.287    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.721     8.566 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.353     9.919    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    10.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout2_buf/O
                         net (fo=2063, routed)        1.099    11.101    uut/ldpc_i/ldpc_1_0/inst/u2/u1/clk
    SLICE_X105Y178       FDCE                                         r  uut/ldpc_i/ldpc_1_0/inst/u2/u1/p_out_reg[37]/C
                         clock pessimism              0.000    11.101    
                         clock uncertainty           -0.094    11.007    
    SLICE_X105Y178       FDCE (Setup_fdce_C_D)        0.034    11.041    uut/ldpc_i/ldpc_1_0/inst/u2/u1/p_out_reg[37]
  -------------------------------------------------------------------
                         required time                         11.041    
                         arrival time                          -9.439    
  -------------------------------------------------------------------
                         slack                                  1.601    

Slack (MET) :             1.604ns  (required time - arrival time)
  Source:                 uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut/ldpc_i/ldpc_1_0/inst/u2/u3/p_out_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.978ns  (logic 1.886ns (23.640%)  route 6.092ns (76.360%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.388ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.077ns = ( 11.077 - 10.000 ) 
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.013ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=110, routed)         1.444     1.444    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.998    -1.554 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.463    -0.091    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     0.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout2_buf/O
                         net (fo=2063, routed)        1.476     1.478    uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X5Y52         RAMB36E1                                     r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y52         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      1.800     3.278 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[0]
                         net (fo=257, routed)         5.553     8.830    uut/ldpc_i/ldpc_1_0/inst/u2/u3/data_in[0]
    SLICE_X50Y204        LUT5 (Prop_lut5_I2_O)        0.043     8.873 r  uut/ldpc_i/ldpc_1_0/inst/u2/u3/p_out[21]_i_4__1/O
                         net (fo=1, routed)           0.539     9.412    uut/ldpc_i/ldpc_1_0/inst/u2/u3/p_out[21]_i_4__1_n_0
    SLICE_X50Y200        LUT6 (Prop_lut6_I2_O)        0.043     9.455 r  uut/ldpc_i/ldpc_1_0/inst/u2/u3/p_out[21]_i_1__1/O
                         net (fo=1, routed)           0.000     9.455    uut/ldpc_i/ldpc_1_0/inst/u2/u3/p_out[21]_i_1__1_n_0
    SLICE_X50Y200        FDCE                                         r  uut/ldpc_i/ldpc_1_0/inst/u2/u3/p_out_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=110, routed)         1.287    11.287    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.721     8.566 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.353     9.919    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    10.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout2_buf/O
                         net (fo=2063, routed)        1.075    11.077    uut/ldpc_i/ldpc_1_0/inst/u2/u3/clk
    SLICE_X50Y200        FDCE                                         r  uut/ldpc_i/ldpc_1_0/inst/u2/u3/p_out_reg[21]/C
                         clock pessimism              0.013    11.090    
                         clock uncertainty           -0.094    10.996    
    SLICE_X50Y200        FDCE (Setup_fdce_C_D)        0.064    11.060    uut/ldpc_i/ldpc_1_0/inst/u2/u3/p_out_reg[21]
  -------------------------------------------------------------------
                         required time                         11.060    
                         arrival time                          -9.455    
  -------------------------------------------------------------------
                         slack                                  1.604    

Slack (MET) :             1.641ns  (required time - arrival time)
  Source:                 uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut/ldpc_i/ldpc_1_0/inst/u2/u3/p_out_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.910ns  (logic 1.886ns (23.845%)  route 6.024ns (76.155%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.389ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.092ns = ( 11.092 - 10.000 ) 
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=110, routed)         1.444     1.444    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.998    -1.554 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.463    -0.091    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     0.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout2_buf/O
                         net (fo=2063, routed)        1.479     1.481    uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X5Y51         RAMB36E1                                     r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y51         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[4])
                                                      1.800     3.281 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[4]
                         net (fo=257, routed)         5.675     8.956    uut/ldpc_i/ldpc_1_0/inst/u2/u3/data_in[13]
    SLICE_X50Y193        LUT5 (Prop_lut5_I2_O)        0.043     8.999 r  uut/ldpc_i/ldpc_1_0/inst/u2/u3/p_out[4]_i_3__1/O
                         net (fo=1, routed)           0.348     9.347    uut/ldpc_i/ldpc_1_0/inst/u2/u3/p_out[4]_i_3__1_n_0
    SLICE_X51Y193        LUT6 (Prop_lut6_I1_O)        0.043     9.390 r  uut/ldpc_i/ldpc_1_0/inst/u2/u3/p_out[4]_i_1__1/O
                         net (fo=1, routed)           0.000     9.390    uut/ldpc_i/ldpc_1_0/inst/u2/u3/p_out[4]_i_1__1_n_0
    SLICE_X51Y193        FDCE                                         r  uut/ldpc_i/ldpc_1_0/inst/u2/u3/p_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=110, routed)         1.287    11.287    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.721     8.566 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.353     9.919    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    10.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout2_buf/O
                         net (fo=2063, routed)        1.090    11.092    uut/ldpc_i/ldpc_1_0/inst/u2/u3/clk
    SLICE_X51Y193        FDCE                                         r  uut/ldpc_i/ldpc_1_0/inst/u2/u3/p_out_reg[4]/C
                         clock pessimism              0.000    11.092    
                         clock uncertainty           -0.094    10.998    
    SLICE_X51Y193        FDCE (Setup_fdce_C_D)        0.034    11.032    uut/ldpc_i/ldpc_1_0/inst/u2/u3/p_out_reg[4]
  -------------------------------------------------------------------
                         required time                         11.032    
                         arrival time                          -9.390    
  -------------------------------------------------------------------
                         slack                                  1.641    

Slack (MET) :             1.642ns  (required time - arrival time)
  Source:                 uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut/ldpc_i/ldpc_1_0/inst/u2/u3/p_out_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.908ns  (logic 1.886ns (23.850%)  route 6.022ns (76.150%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.389ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.092ns = ( 11.092 - 10.000 ) 
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=110, routed)         1.444     1.444    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.998    -1.554 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.463    -0.091    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     0.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout2_buf/O
                         net (fo=2063, routed)        1.479     1.481    uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X5Y51         RAMB36E1                                     r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y51         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[4])
                                                      1.800     3.281 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[4]
                         net (fo=257, routed)         5.756     9.036    uut/ldpc_i/ldpc_1_0/inst/u2/u3/data_in[13]
    SLICE_X50Y192        LUT5 (Prop_lut5_I2_O)        0.043     9.079 r  uut/ldpc_i/ldpc_1_0/inst/u2/u3/p_out[5]_i_3__1/O
                         net (fo=1, routed)           0.266     9.345    uut/ldpc_i/ldpc_1_0/inst/u2/u3/p_out[5]_i_3__1_n_0
    SLICE_X51Y192        LUT6 (Prop_lut6_I1_O)        0.043     9.388 r  uut/ldpc_i/ldpc_1_0/inst/u2/u3/p_out[5]_i_1__1/O
                         net (fo=1, routed)           0.000     9.388    uut/ldpc_i/ldpc_1_0/inst/u2/u3/p_out[5]_i_1__1_n_0
    SLICE_X51Y192        FDCE                                         r  uut/ldpc_i/ldpc_1_0/inst/u2/u3/p_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=110, routed)         1.287    11.287    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.721     8.566 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.353     9.919    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    10.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout2_buf/O
                         net (fo=2063, routed)        1.090    11.092    uut/ldpc_i/ldpc_1_0/inst/u2/u3/clk
    SLICE_X51Y192        FDCE                                         r  uut/ldpc_i/ldpc_1_0/inst/u2/u3/p_out_reg[5]/C
                         clock pessimism              0.000    11.092    
                         clock uncertainty           -0.094    10.998    
    SLICE_X51Y192        FDCE (Setup_fdce_C_D)        0.033    11.031    uut/ldpc_i/ldpc_1_0/inst/u2/u3/p_out_reg[5]
  -------------------------------------------------------------------
                         required time                         11.031    
                         arrival time                          -9.388    
  -------------------------------------------------------------------
                         slack                                  1.642    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 uut/ldpc_i/ldpc_1_0/inst/u2/ldpc/inst/ila_core_inst/shifted_data_in_reg[8][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut/ldpc_i/ldpc_1_0/inst/u2/ldpc/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.107ns (43.120%)  route 0.141ns (56.880%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.770ns
    Source Clock Delay      (SCD):    0.538ns
    Clock Pessimism Removal (CPR):    0.173ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=110, routed)         0.612     0.612    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.228    -0.616 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.592    -0.024    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout2_buf/O
                         net (fo=2063, routed)        0.536     0.538    uut/ldpc_i/ldpc_1_0/inst/u2/ldpc/inst/ila_core_inst/gt0_rxresetdone_r3_reg
    SLICE_X106Y217       FDRE                                         r  uut/ldpc_i/ldpc_1_0/inst/u2/ldpc/inst/ila_core_inst/shifted_data_in_reg[8][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y217       FDRE (Prop_fdre_C_Q)         0.107     0.645 r  uut/ldpc_i/ldpc_1_0/inst/u2/ldpc/inst/ila_core_inst/shifted_data_in_reg[8][6]/Q
                         net (fo=1, routed)           0.141     0.786    uut/ldpc_i/ldpc_1_0/inst/u2/ldpc/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DIADI[6]
    RAMB18_X3Y86         RAMB18E1                                     r  uut/ldpc_i/ldpc_1_0/inst/u2/ldpc/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=110, routed)         0.823     0.823    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.508    -0.685 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.657    -0.028    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout2_buf/O
                         net (fo=2063, routed)        0.768     0.770    uut/ldpc_i/ldpc_1_0/inst/u2/ldpc/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gt0_rxresetdone_r3_reg
    RAMB18_X3Y86         RAMB18E1                                     r  uut/ldpc_i/ldpc_1_0/inst/u2/ldpc/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.173     0.597    
    RAMB18_X3Y86         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[6])
                                                      0.119     0.716    uut/ldpc_i/ldpc_1_0/inst/u2/ldpc/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.716    
                         arrival time                           0.786    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 uut/ldpc_i/ldpc_1_0/inst/u2/ldpc/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut/ldpc_i/ldpc_1_0/inst/u2/ldpc/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.u_selx/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.100ns (48.719%)  route 0.105ns (51.281%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.741ns
    Source Clock Delay      (SCD):    0.539ns
    Clock Pessimism Removal (CPR):    0.173ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=110, routed)         0.612     0.612    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.228    -0.616 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.592    -0.024    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout2_buf/O
                         net (fo=2063, routed)        0.537     0.539    uut/ldpc_i/ldpc_1_0/inst/u2/ldpc/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/s_dclk_o
    SLICE_X96Y205        FDRE                                         r  uut/ldpc_i/ldpc_1_0/inst/u2/ldpc/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y205        FDRE (Prop_fdre_C_Q)         0.100     0.639 r  uut/ldpc_i/ldpc_1_0/inst/u2/ldpc/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[16]/Q
                         net (fo=1, routed)           0.105     0.744    uut/ldpc_i/ldpc_1_0/inst/u2/ldpc/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec[16]
    SLICE_X94Y205        SRL16E                                       r  uut/ldpc_i/ldpc_1_0/inst/u2/ldpc/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.u_selx/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=110, routed)         0.823     0.823    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.508    -0.685 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.657    -0.028    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout2_buf/O
                         net (fo=2063, routed)        0.739     0.741    uut/ldpc_i/ldpc_1_0/inst/u2/ldpc/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/s_dclk_o
    SLICE_X94Y205        SRL16E                                       r  uut/ldpc_i/ldpc_1_0/inst/u2/ldpc/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.u_selx/CLK
                         clock pessimism             -0.173     0.568    
    SLICE_X94Y205        SRL16E (Hold_srl16e_CLK_D)
                                                      0.098     0.666    uut/ldpc_i/ldpc_1_0/inst/u2/ldpc/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.u_selx
  -------------------------------------------------------------------
                         required time                         -0.666    
                         arrival time                           0.744    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 uut/ldpc_i/ldpc_1_0/inst/u2/data_out_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut/ldpc_i/ldpc_1_0/inst/u2/ldpc/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.213ns  (logic 0.100ns (47.030%)  route 0.113ns (52.970%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.741ns
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.173ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=110, routed)         0.612     0.612    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.228    -0.616 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.592    -0.024    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout2_buf/O
                         net (fo=2063, routed)        0.535     0.537    uut/ldpc_i/ldpc_1_0/inst/u2/clk
    SLICE_X105Y218       FDCE                                         r  uut/ldpc_i/ldpc_1_0/inst/u2/data_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y218       FDCE (Prop_fdce_C_Q)         0.100     0.637 r  uut/ldpc_i/ldpc_1_0/inst/u2/data_out_reg[4]/Q
                         net (fo=2, routed)           0.113     0.750    uut/ldpc_i/ldpc_1_0/inst/u2/ldpc/inst/ila_core_inst/probe0[4]
    SLICE_X106Y217       SRL16E                                       r  uut/ldpc_i/ldpc_1_0/inst/u2/ldpc/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=110, routed)         0.823     0.823    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.508    -0.685 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.657    -0.028    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout2_buf/O
                         net (fo=2063, routed)        0.739     0.741    uut/ldpc_i/ldpc_1_0/inst/u2/ldpc/inst/ila_core_inst/gt0_rxresetdone_r3_reg
    SLICE_X106Y217       SRL16E                                       r  uut/ldpc_i/ldpc_1_0/inst/u2/ldpc/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/CLK
                         clock pessimism             -0.173     0.568    
    SLICE_X106Y217       SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     0.670    uut/ldpc_i/ldpc_1_0/inst/u2/ldpc/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8
  -------------------------------------------------------------------
                         required time                         -0.670    
                         arrival time                           0.750    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 uut/ldpc_i/ldpc_1_0/inst/u2/ldpc/inst/ila_core_inst/shifted_data_in_reg[8][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut/ldpc_i/ldpc_1_0/inst/u2/ldpc/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.107ns (42.900%)  route 0.142ns (57.100%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.770ns
    Source Clock Delay      (SCD):    0.538ns
    Clock Pessimism Removal (CPR):    0.173ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=110, routed)         0.612     0.612    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.228    -0.616 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.592    -0.024    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout2_buf/O
                         net (fo=2063, routed)        0.536     0.538    uut/ldpc_i/ldpc_1_0/inst/u2/ldpc/inst/ila_core_inst/gt0_rxresetdone_r3_reg
    SLICE_X106Y217       FDRE                                         r  uut/ldpc_i/ldpc_1_0/inst/u2/ldpc/inst/ila_core_inst/shifted_data_in_reg[8][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y217       FDRE (Prop_fdre_C_Q)         0.107     0.645 r  uut/ldpc_i/ldpc_1_0/inst/u2/ldpc/inst/ila_core_inst/shifted_data_in_reg[8][7]/Q
                         net (fo=1, routed)           0.142     0.787    uut/ldpc_i/ldpc_1_0/inst/u2/ldpc/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DIADI[7]
    RAMB18_X3Y86         RAMB18E1                                     r  uut/ldpc_i/ldpc_1_0/inst/u2/ldpc/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=110, routed)         0.823     0.823    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.508    -0.685 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.657    -0.028    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout2_buf/O
                         net (fo=2063, routed)        0.768     0.770    uut/ldpc_i/ldpc_1_0/inst/u2/ldpc/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gt0_rxresetdone_r3_reg
    RAMB18_X3Y86         RAMB18E1                                     r  uut/ldpc_i/ldpc_1_0/inst/u2/ldpc/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.173     0.597    
    RAMB18_X3Y86         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[7])
                                                      0.111     0.708    uut/ldpc_i/ldpc_1_0/inst/u2/ldpc/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.708    
                         arrival time                           0.787    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 uut/ldpc_i/ldpc_1_0/inst/u2/data_out_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut/ldpc_i/ldpc_1_0/inst/u2/ldpc/inst/ila_core_inst/shifted_data_in_reg[7][5]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.217ns  (logic 0.100ns (46.123%)  route 0.117ns (53.877%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.741ns
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.173ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=110, routed)         0.612     0.612    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.228    -0.616 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.592    -0.024    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout2_buf/O
                         net (fo=2063, routed)        0.535     0.537    uut/ldpc_i/ldpc_1_0/inst/u2/clk
    SLICE_X105Y218       FDCE                                         r  uut/ldpc_i/ldpc_1_0/inst/u2/data_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y218       FDCE (Prop_fdce_C_Q)         0.100     0.637 r  uut/ldpc_i/ldpc_1_0/inst/u2/data_out_reg[5]/Q
                         net (fo=2, routed)           0.117     0.754    uut/ldpc_i/ldpc_1_0/inst/u2/ldpc/inst/ila_core_inst/probe0[5]
    SLICE_X106Y217       SRL16E                                       r  uut/ldpc_i/ldpc_1_0/inst/u2/ldpc/inst/ila_core_inst/shifted_data_in_reg[7][5]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=110, routed)         0.823     0.823    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.508    -0.685 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.657    -0.028    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout2_buf/O
                         net (fo=2063, routed)        0.739     0.741    uut/ldpc_i/ldpc_1_0/inst/u2/ldpc/inst/ila_core_inst/gt0_rxresetdone_r3_reg
    SLICE_X106Y217       SRL16E                                       r  uut/ldpc_i/ldpc_1_0/inst/u2/ldpc/inst/ila_core_inst/shifted_data_in_reg[7][5]_srl8/CLK
                         clock pessimism             -0.173     0.568    
    SLICE_X106Y217       SRL16E (Hold_srl16e_CLK_D)
                                                      0.099     0.667    uut/ldpc_i/ldpc_1_0/inst/u2/ldpc/inst/ila_core_inst/shifted_data_in_reg[7][5]_srl8
  -------------------------------------------------------------------
                         required time                         -0.667    
                         arrival time                           0.754    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 uut/ldpc_i/ldpc_1_0/inst/u2/data_out_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut/ldpc_i/ldpc_1_0/inst/u2/ldpc/inst/ila_core_inst/shifted_data_in_reg[7][9]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.100ns (49.220%)  route 0.103ns (50.780%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.740ns
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.192ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=110, routed)         0.612     0.612    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.228    -0.616 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.592    -0.024    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout2_buf/O
                         net (fo=2063, routed)        0.535     0.537    uut/ldpc_i/ldpc_1_0/inst/u2/clk
    SLICE_X105Y218       FDCE                                         r  uut/ldpc_i/ldpc_1_0/inst/u2/data_out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y218       FDCE (Prop_fdce_C_Q)         0.100     0.637 r  uut/ldpc_i/ldpc_1_0/inst/u2/data_out_reg[9]/Q
                         net (fo=2, routed)           0.103     0.740    uut/ldpc_i/ldpc_1_0/inst/u2/ldpc/inst/ila_core_inst/probe0[9]
    SLICE_X104Y218       SRL16E                                       r  uut/ldpc_i/ldpc_1_0/inst/u2/ldpc/inst/ila_core_inst/shifted_data_in_reg[7][9]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=110, routed)         0.823     0.823    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.508    -0.685 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.657    -0.028    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout2_buf/O
                         net (fo=2063, routed)        0.738     0.740    uut/ldpc_i/ldpc_1_0/inst/u2/ldpc/inst/ila_core_inst/gt0_rxresetdone_r3_reg
    SLICE_X104Y218       SRL16E                                       r  uut/ldpc_i/ldpc_1_0/inst/u2/ldpc/inst/ila_core_inst/shifted_data_in_reg[7][9]_srl8/CLK
                         clock pessimism             -0.192     0.548    
    SLICE_X104Y218       SRL16E (Hold_srl16e_CLK_D)
                                                      0.098     0.646    uut/ldpc_i/ldpc_1_0/inst/u2/ldpc/inst/ila_core_inst/shifted_data_in_reg[7][9]_srl8
  -------------------------------------------------------------------
                         required time                         -0.646    
                         arrival time                           0.740    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 uut/ldpc_i/ldpc_1_0/inst/u2/data_out_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut/ldpc_i/ldpc_1_0/inst/u2/ldpc/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.202ns  (logic 0.100ns (49.464%)  route 0.102ns (50.536%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.741ns
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.191ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=110, routed)         0.612     0.612    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.228    -0.616 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.592    -0.024    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout2_buf/O
                         net (fo=2063, routed)        0.535     0.537    uut/ldpc_i/ldpc_1_0/inst/u2/clk
    SLICE_X107Y218       FDCE                                         r  uut/ldpc_i/ldpc_1_0/inst/u2/data_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y218       FDCE (Prop_fdce_C_Q)         0.100     0.637 r  uut/ldpc_i/ldpc_1_0/inst/u2/data_out_reg[0]/Q
                         net (fo=2, routed)           0.102     0.739    uut/ldpc_i/ldpc_1_0/inst/u2/ldpc/inst/ila_core_inst/probe0[0]
    SLICE_X106Y217       SRL16E                                       r  uut/ldpc_i/ldpc_1_0/inst/u2/ldpc/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=110, routed)         0.823     0.823    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.508    -0.685 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.657    -0.028    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout2_buf/O
                         net (fo=2063, routed)        0.739     0.741    uut/ldpc_i/ldpc_1_0/inst/u2/ldpc/inst/ila_core_inst/gt0_rxresetdone_r3_reg
    SLICE_X106Y217       SRL16E                                       r  uut/ldpc_i/ldpc_1_0/inst/u2/ldpc/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/CLK
                         clock pessimism             -0.191     0.550    
    SLICE_X106Y217       SRL16E (Hold_srl16e_CLK_D)
                                                      0.092     0.642    uut/ldpc_i/ldpc_1_0/inst/u2/ldpc/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8
  -------------------------------------------------------------------
                         required time                         -0.642    
                         arrival time                           0.739    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 uut/ldpc_i/ldpc_1_0/inst/u2/ldpc/inst/ila_core_inst/shifted_data_in_reg[8][16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut/ldpc_i/ldpc_1_0/inst/u2/ldpc/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.118ns (37.730%)  route 0.195ns (62.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.774ns
    Source Clock Delay      (SCD):    0.540ns
    Clock Pessimism Removal (CPR):    0.173ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=110, routed)         0.612     0.612    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.228    -0.616 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.592    -0.024    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout2_buf/O
                         net (fo=2063, routed)        0.538     0.540    uut/ldpc_i/ldpc_1_0/inst/u2/ldpc/inst/ila_core_inst/gt0_rxresetdone_r3_reg
    SLICE_X106Y214       FDRE                                         r  uut/ldpc_i/ldpc_1_0/inst/u2/ldpc/inst/ila_core_inst/shifted_data_in_reg[8][16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y214       FDRE (Prop_fdre_C_Q)         0.118     0.658 r  uut/ldpc_i/ldpc_1_0/inst/u2/ldpc/inst/ila_core_inst/shifted_data_in_reg[8][16]/Q
                         net (fo=1, routed)           0.195     0.853    uut/ldpc_i/ldpc_1_0/inst/u2/ldpc/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/CAP_TRIGGER_O_reg[7]
    RAMB36_X3Y42         RAMB36E1                                     r  uut/ldpc_i/ldpc_1_0/inst/u2/ldpc/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=110, routed)         0.823     0.823    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.508    -0.685 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.657    -0.028    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout2_buf/O
                         net (fo=2063, routed)        0.772     0.774    uut/ldpc_i/ldpc_1_0/inst/u2/ldpc/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/gt0_rxresetdone_r3_reg
    RAMB36_X3Y42         RAMB36E1                                     r  uut/ldpc_i/ldpc_1_0/inst/u2/ldpc/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.173     0.601    
    RAMB36_X3Y42         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[10])
                                                      0.155     0.756    uut/ldpc_i/ldpc_1_0/inst/u2/ldpc/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.756    
                         arrival time                           0.853    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 uut/ldpc_i/ldpc_1_0/inst/u2/ldpc/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut/ldpc_i/ldpc_1_0/inst/u2/ldpc/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.211ns  (logic 0.130ns (61.749%)  route 0.081ns (38.251%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.746ns
    Source Clock Delay      (SCD):    0.542ns
    Clock Pessimism Removal (CPR):    0.193ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=110, routed)         0.612     0.612    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.228    -0.616 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.592    -0.024    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout2_buf/O
                         net (fo=2063, routed)        0.540     0.542    uut/ldpc_i/ldpc_1_0/inst/u2/ldpc/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X115Y214       FDRE                                         r  uut/ldpc_i/ldpc_1_0/inst/u2/ldpc/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y214       FDRE (Prop_fdre_C_Q)         0.100     0.642 r  uut/ldpc_i/ldpc_1_0/inst/u2/ldpc/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do_reg[15]/Q
                         net (fo=1, routed)           0.081     0.723    uut/ldpc_i/ldpc_1_0/inst/u2/ldpc/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do_reg_n_0_[15]
    SLICE_X114Y214       LUT3 (Prop_lut3_I0_O)        0.030     0.753 r  uut/ldpc_i/ldpc_1_0/inst/u2/ldpc/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r[15]_i_1/O
                         net (fo=1, routed)           0.000     0.753    uut/ldpc_i/ldpc_1_0/inst/u2/ldpc/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/p_0_in[15]
    SLICE_X114Y214       FDRE                                         r  uut/ldpc_i/ldpc_1_0/inst/u2/ldpc/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=110, routed)         0.823     0.823    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.508    -0.685 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.657    -0.028    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout2_buf/O
                         net (fo=2063, routed)        0.744     0.746    uut/ldpc_i/ldpc_1_0/inst/u2/ldpc/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X114Y214       FDRE                                         r  uut/ldpc_i/ldpc_1_0/inst/u2/ldpc/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r_reg[15]/C
                         clock pessimism             -0.193     0.553    
    SLICE_X114Y214       FDRE (Hold_fdre_C_D)         0.096     0.649    uut/ldpc_i/ldpc_1_0/inst/u2/ldpc/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.649    
                         arrival time                           0.753    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 uut/ldpc_i/ldpc_1_0/inst/u2/data_out_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut/ldpc_i/ldpc_1_0/inst/u2/ldpc/inst/ila_core_inst/shifted_data_in_reg[7][2]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.100ns (49.167%)  route 0.103ns (50.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.741ns
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.191ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=110, routed)         0.612     0.612    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.228    -0.616 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.592    -0.024    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout2_buf/O
                         net (fo=2063, routed)        0.535     0.537    uut/ldpc_i/ldpc_1_0/inst/u2/clk
    SLICE_X107Y218       FDCE                                         r  uut/ldpc_i/ldpc_1_0/inst/u2/data_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y218       FDCE (Prop_fdce_C_Q)         0.100     0.637 r  uut/ldpc_i/ldpc_1_0/inst/u2/data_out_reg[2]/Q
                         net (fo=2, routed)           0.103     0.740    uut/ldpc_i/ldpc_1_0/inst/u2/ldpc/inst/ila_core_inst/probe0[2]
    SLICE_X106Y217       SRL16E                                       r  uut/ldpc_i/ldpc_1_0/inst/u2/ldpc/inst/ila_core_inst/shifted_data_in_reg[7][2]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=110, routed)         0.823     0.823    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.508    -0.685 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.657    -0.028    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout2_buf/O
                         net (fo=2063, routed)        0.739     0.741    uut/ldpc_i/ldpc_1_0/inst/u2/ldpc/inst/ila_core_inst/gt0_rxresetdone_r3_reg
    SLICE_X106Y217       SRL16E                                       r  uut/ldpc_i/ldpc_1_0/inst/u2/ldpc/inst/ila_core_inst/shifted_data_in_reg[7][2]_srl8/CLK
                         clock pessimism             -0.191     0.550    
    SLICE_X106Y217       SRL16E (Hold_srl16e_CLK_D)
                                                      0.086     0.636    uut/ldpc_i/ldpc_1_0/inst/u2/ldpc/inst/ila_core_inst/shifted_data_in_reg[7][2]_srl8
  -------------------------------------------------------------------
                         required time                         -0.636    
                         arrival time                           0.740    
  -------------------------------------------------------------------
                         slack                                  0.104    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.095         10.000      7.905      RAMB18_X3Y86    uut/ldpc_i/ldpc_1_0/inst/u2/ldpc/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.095         10.000      7.905      RAMB18_X3Y86    uut/ldpc_i/ldpc_1_0/inst/u2/ldpc/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         10.000      7.905      RAMB36_X3Y42    uut/ldpc_i/ldpc_1_0/inst/u2/ldpc/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.095         10.000      7.905      RAMB36_X3Y42    uut/ldpc_i/ldpc_1_0/inst/u2/ldpc/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         10.000      8.161      RAMB36_X5Y38    uut/ldpc_i/ldpc_1_0/inst/u2/h1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839         10.000      8.161      RAMB36_X5Y38    uut/ldpc_i/ldpc_1_0/inst/u2/h1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         10.000      8.161      RAMB36_X2Y47    uut/ldpc_i/ldpc_1_0/inst/u2/h1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839         10.000      8.161      RAMB36_X2Y47    uut/ldpc_i/ldpc_1_0/inst/u2/h1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         10.000      8.161      RAMB36_X4Y45    uut/ldpc_i/ldpc_1_0/inst/u2/h1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839         10.000      8.161      RAMB36_X4Y45    uut/ldpc_i/ldpc_1_0/inst/u2/h1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     PLLE2_ADV/CLKOUT1   n/a            160.000       10.000      150.000    PLLE2_ADV_X0Y3  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT1
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X122Y208  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X122Y208  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X122Y208  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X122Y208  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X122Y208  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X122Y208  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            0.768         5.000       4.232      SLICE_X122Y208  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            0.768         5.000       4.232      SLICE_X122Y208  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X122Y210  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X122Y210  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X122Y208  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X122Y208  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X122Y208  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X122Y208  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X122Y208  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X122Y208  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X122Y208  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X122Y208  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X122Y208  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X122Y208  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       18.592ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            1.409         20.000      18.592     BUFGCTRL_X0Y4   uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.071         20.000      18.929     PLLE2_ADV_X0Y3  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.071         20.000      18.929     PLLE2_ADV_X0Y3  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        20.000      32.633     PLLE2_ADV_X0Y3  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       20.000      140.000    PLLE2_ADV_X0Y3  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       15.596ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.067ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.596ns  (required time - arrival time)
  Source:                 lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uut/ldpc_i/ldpc_1_0/inst/u1/cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        2.644ns  (logic 1.138ns (43.035%)  route 1.506ns (56.965%))
  Logic Levels:           3  (LUT3=1 LUT4=2)
  Clock Path Skew:        -1.552ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.280ns = ( 21.280 - 20.000 ) 
    Source Clock Delay      (SCD):    2.832ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.272ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.162ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.119     1.119    lpdc_test_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.212 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=110, routed)         1.620     2.832    lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gt0_rxusrclk2_in
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                                r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXDATA[14])
                                                      1.009     3.841 r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/RXDATA[14]
                         net (fo=2, routed)           0.793     4.634    uut/ldpc_i/ldpc_1_0/inst/u1/data_gtx[14]
    SLICE_X133Y257       LUT4 (Prop_lut4_I3_O)        0.043     4.677 r  uut/ldpc_i/ldpc_1_0/inst/u1/cnt[2]_i_5/O
                         net (fo=1, routed)           0.458     5.135    uut/ldpc_i/ldpc_1_0/inst/u1/cnt[2]_i_5_n_0
    SLICE_X132Y259       LUT4 (Prop_lut4_I2_O)        0.043     5.178 r  uut/ldpc_i/ldpc_1_0/inst/u1/cnt[2]_i_2/O
                         net (fo=4, routed)           0.256     5.434    uut/ldpc_i/ldpc_1_0/inst/u1/cnt[2]_i_2_n_0
    SLICE_X132Y259       LUT3 (Prop_lut3_I1_O)        0.043     5.477 r  uut/ldpc_i/ldpc_1_0/inst/u1/cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     5.477    uut/ldpc_i/ldpc_1_0/inst/u1/cnt[1]_i_1_n_0
    SLICE_X132Y259       FDCE                                         r  uut/ldpc_i/ldpc_1_0/inst/u1/cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=110, routed)         1.287    21.287    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.721    18.566 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.353    19.919    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    20.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout1_buf/O
                         net (fo=133, routed)         1.278    21.280    uut/ldpc_i/ldpc_1_0/inst/u1/wr_clk
    SLICE_X132Y259       FDCE                                         r  uut/ldpc_i/ldpc_1_0/inst/u1/cnt_reg[1]/C
                         clock pessimism              0.000    21.280    
                         clock uncertainty           -0.272    21.008    
    SLICE_X132Y259       FDCE (Setup_fdce_C_D)        0.065    21.073    uut/ldpc_i/ldpc_1_0/inst/u1/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         21.073    
                         arrival time                          -5.477    
  -------------------------------------------------------------------
                         slack                                 15.596    

Slack (MET) :             15.597ns  (required time - arrival time)
  Source:                 lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uut/ldpc_i/ldpc_1_0/inst/u1/cnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        2.642ns  (logic 1.138ns (43.068%)  route 1.504ns (56.932%))
  Logic Levels:           3  (LUT4=3)
  Clock Path Skew:        -1.552ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.280ns = ( 21.280 - 20.000 ) 
    Source Clock Delay      (SCD):    2.832ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.272ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.162ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.119     1.119    lpdc_test_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.212 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=110, routed)         1.620     2.832    lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gt0_rxusrclk2_in
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                                r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXDATA[14])
                                                      1.009     3.841 r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/RXDATA[14]
                         net (fo=2, routed)           0.793     4.634    uut/ldpc_i/ldpc_1_0/inst/u1/data_gtx[14]
    SLICE_X133Y257       LUT4 (Prop_lut4_I3_O)        0.043     4.677 r  uut/ldpc_i/ldpc_1_0/inst/u1/cnt[2]_i_5/O
                         net (fo=1, routed)           0.458     5.135    uut/ldpc_i/ldpc_1_0/inst/u1/cnt[2]_i_5_n_0
    SLICE_X132Y259       LUT4 (Prop_lut4_I2_O)        0.043     5.178 r  uut/ldpc_i/ldpc_1_0/inst/u1/cnt[2]_i_2/O
                         net (fo=4, routed)           0.254     5.432    uut/ldpc_i/ldpc_1_0/inst/u1/cnt[2]_i_2_n_0
    SLICE_X132Y259       LUT4 (Prop_lut4_I2_O)        0.043     5.475 r  uut/ldpc_i/ldpc_1_0/inst/u1/cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     5.475    uut/ldpc_i/ldpc_1_0/inst/u1/cnt[0]_i_1_n_0
    SLICE_X132Y259       FDCE                                         r  uut/ldpc_i/ldpc_1_0/inst/u1/cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=110, routed)         1.287    21.287    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.721    18.566 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.353    19.919    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    20.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout1_buf/O
                         net (fo=133, routed)         1.278    21.280    uut/ldpc_i/ldpc_1_0/inst/u1/wr_clk
    SLICE_X132Y259       FDCE                                         r  uut/ldpc_i/ldpc_1_0/inst/u1/cnt_reg[0]/C
                         clock pessimism              0.000    21.280    
                         clock uncertainty           -0.272    21.008    
    SLICE_X132Y259       FDCE (Setup_fdce_C_D)        0.064    21.072    uut/ldpc_i/ldpc_1_0/inst/u1/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         21.072    
                         arrival time                          -5.475    
  -------------------------------------------------------------------
                         slack                                 15.597    

Slack (MET) :             15.609ns  (required time - arrival time)
  Source:                 lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uut/ldpc_i/ldpc_1_0/inst/u1/wr_en_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        2.652ns  (logic 1.146ns (43.207%)  route 1.506ns (56.793%))
  Logic Levels:           3  (LUT3=1 LUT4=2)
  Clock Path Skew:        -1.552ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.280ns = ( 21.280 - 20.000 ) 
    Source Clock Delay      (SCD):    2.832ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.272ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.162ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.119     1.119    lpdc_test_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.212 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=110, routed)         1.620     2.832    lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gt0_rxusrclk2_in
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                                r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXDATA[14])
                                                      1.009     3.841 r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/RXDATA[14]
                         net (fo=2, routed)           0.793     4.634    uut/ldpc_i/ldpc_1_0/inst/u1/data_gtx[14]
    SLICE_X133Y257       LUT4 (Prop_lut4_I3_O)        0.043     4.677 r  uut/ldpc_i/ldpc_1_0/inst/u1/cnt[2]_i_5/O
                         net (fo=1, routed)           0.458     5.135    uut/ldpc_i/ldpc_1_0/inst/u1/cnt[2]_i_5_n_0
    SLICE_X132Y259       LUT4 (Prop_lut4_I2_O)        0.043     5.178 r  uut/ldpc_i/ldpc_1_0/inst/u1/cnt[2]_i_2/O
                         net (fo=4, routed)           0.256     5.434    uut/ldpc_i/ldpc_1_0/inst/u1/cnt[2]_i_2_n_0
    SLICE_X132Y259       LUT3 (Prop_lut3_I1_O)        0.051     5.485 r  uut/ldpc_i/ldpc_1_0/inst/u1/wr_en_i_1/O
                         net (fo=1, routed)           0.000     5.485    uut/ldpc_i/ldpc_1_0/inst/u1/wr_en_i_1_n_0
    SLICE_X132Y259       FDCE                                         r  uut/ldpc_i/ldpc_1_0/inst/u1/wr_en_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=110, routed)         1.287    21.287    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.721    18.566 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.353    19.919    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    20.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout1_buf/O
                         net (fo=133, routed)         1.278    21.280    uut/ldpc_i/ldpc_1_0/inst/u1/wr_clk
    SLICE_X132Y259       FDCE                                         r  uut/ldpc_i/ldpc_1_0/inst/u1/wr_en_reg/C
                         clock pessimism              0.000    21.280    
                         clock uncertainty           -0.272    21.008    
    SLICE_X132Y259       FDCE (Setup_fdce_C_D)        0.086    21.094    uut/ldpc_i/ldpc_1_0/inst/u1/wr_en_reg
  -------------------------------------------------------------------
                         required time                         21.094    
                         arrival time                          -5.485    
  -------------------------------------------------------------------
                         slack                                 15.609    

Slack (MET) :             15.615ns  (required time - arrival time)
  Source:                 lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uut/ldpc_i/ldpc_1_0/inst/u1/cnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        2.646ns  (logic 1.142ns (43.154%)  route 1.504ns (56.846%))
  Logic Levels:           3  (LUT4=3)
  Clock Path Skew:        -1.552ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.280ns = ( 21.280 - 20.000 ) 
    Source Clock Delay      (SCD):    2.832ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.272ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.162ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.119     1.119    lpdc_test_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.212 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=110, routed)         1.620     2.832    lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gt0_rxusrclk2_in
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                                r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXDATA[14])
                                                      1.009     3.841 r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/RXDATA[14]
                         net (fo=2, routed)           0.793     4.634    uut/ldpc_i/ldpc_1_0/inst/u1/data_gtx[14]
    SLICE_X133Y257       LUT4 (Prop_lut4_I3_O)        0.043     4.677 r  uut/ldpc_i/ldpc_1_0/inst/u1/cnt[2]_i_5/O
                         net (fo=1, routed)           0.458     5.135    uut/ldpc_i/ldpc_1_0/inst/u1/cnt[2]_i_5_n_0
    SLICE_X132Y259       LUT4 (Prop_lut4_I2_O)        0.043     5.178 r  uut/ldpc_i/ldpc_1_0/inst/u1/cnt[2]_i_2/O
                         net (fo=4, routed)           0.254     5.432    uut/ldpc_i/ldpc_1_0/inst/u1/cnt[2]_i_2_n_0
    SLICE_X132Y259       LUT4 (Prop_lut4_I2_O)        0.047     5.479 r  uut/ldpc_i/ldpc_1_0/inst/u1/cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     5.479    uut/ldpc_i/ldpc_1_0/inst/u1/cnt[2]_i_1_n_0
    SLICE_X132Y259       FDCE                                         r  uut/ldpc_i/ldpc_1_0/inst/u1/cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=110, routed)         1.287    21.287    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.721    18.566 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.353    19.919    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    20.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout1_buf/O
                         net (fo=133, routed)         1.278    21.280    uut/ldpc_i/ldpc_1_0/inst/u1/wr_clk
    SLICE_X132Y259       FDCE                                         r  uut/ldpc_i/ldpc_1_0/inst/u1/cnt_reg[2]/C
                         clock pessimism              0.000    21.280    
                         clock uncertainty           -0.272    21.008    
    SLICE_X132Y259       FDCE (Setup_fdce_C_D)        0.086    21.094    uut/ldpc_i/ldpc_1_0/inst/u1/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         21.094    
                         arrival time                          -5.479    
  -------------------------------------------------------------------
                         slack                                 15.615    

Slack (MET) :             16.196ns  (required time - arrival time)
  Source:                 lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uut/ldpc_i/ldpc_1_0/inst/u1/data_temp_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.976ns  (logic 1.009ns (51.071%)  route 0.967ns (48.929%))
  Logic Levels:           0  
  Clock Path Skew:        -1.553ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.279ns = ( 21.279 - 20.000 ) 
    Source Clock Delay      (SCD):    2.832ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.272ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.162ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.119     1.119    lpdc_test_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.212 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=110, routed)         1.620     2.832    lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gt0_rxusrclk2_in
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                                r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXDATA[2])
                                                      1.009     3.841 r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/RXDATA[2]
                         net (fo=2, routed)           0.967     4.808    uut/ldpc_i/ldpc_1_0/inst/u1/data_gtx[2]
    SLICE_X132Y260       FDCE                                         r  uut/ldpc_i/ldpc_1_0/inst/u1/data_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=110, routed)         1.287    21.287    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.721    18.566 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.353    19.919    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    20.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout1_buf/O
                         net (fo=133, routed)         1.277    21.279    uut/ldpc_i/ldpc_1_0/inst/u1/wr_clk
    SLICE_X132Y260       FDCE                                         r  uut/ldpc_i/ldpc_1_0/inst/u1/data_temp_reg[2]/C
                         clock pessimism              0.000    21.279    
                         clock uncertainty           -0.272    21.007    
    SLICE_X132Y260       FDCE (Setup_fdce_C_D)       -0.002    21.005    uut/ldpc_i/ldpc_1_0/inst/u1/data_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         21.005    
                         arrival time                          -4.808    
  -------------------------------------------------------------------
                         slack                                 16.196    

Slack (MET) :             16.423ns  (required time - arrival time)
  Source:                 lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uut/ldpc_i/ldpc_1_0/inst/u1/data_temp_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.745ns  (logic 1.009ns (57.830%)  route 0.736ns (42.170%))
  Logic Levels:           0  
  Clock Path Skew:        -1.551ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.281ns = ( 21.281 - 20.000 ) 
    Source Clock Delay      (SCD):    2.832ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.272ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.162ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.119     1.119    lpdc_test_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.212 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=110, routed)         1.620     2.832    lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gt0_rxusrclk2_in
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                                r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXDATA[10])
                                                      1.009     3.841 r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/RXDATA[10]
                         net (fo=2, routed)           0.736     4.577    uut/ldpc_i/ldpc_1_0/inst/u1/data_gtx[10]
    SLICE_X133Y257       FDCE                                         r  uut/ldpc_i/ldpc_1_0/inst/u1/data_temp_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=110, routed)         1.287    21.287    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.721    18.566 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.353    19.919    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    20.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout1_buf/O
                         net (fo=133, routed)         1.279    21.281    uut/ldpc_i/ldpc_1_0/inst/u1/wr_clk
    SLICE_X133Y257       FDCE                                         r  uut/ldpc_i/ldpc_1_0/inst/u1/data_temp_reg[10]/C
                         clock pessimism              0.000    21.281    
                         clock uncertainty           -0.272    21.009    
    SLICE_X133Y257       FDCE (Setup_fdce_C_D)       -0.008    21.001    uut/ldpc_i/ldpc_1_0/inst/u1/data_temp_reg[10]
  -------------------------------------------------------------------
                         required time                         21.001    
                         arrival time                          -4.577    
  -------------------------------------------------------------------
                         slack                                 16.423    

Slack (MET) :             16.428ns  (required time - arrival time)
  Source:                 lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uut/ldpc_i/ldpc_1_0/inst/u1/data_temp_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.729ns  (logic 1.009ns (58.356%)  route 0.720ns (41.644%))
  Logic Levels:           0  
  Clock Path Skew:        -1.551ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.281ns = ( 21.281 - 20.000 ) 
    Source Clock Delay      (SCD):    2.832ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.272ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.162ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.119     1.119    lpdc_test_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.212 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=110, routed)         1.620     2.832    lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gt0_rxusrclk2_in
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                                r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXDATA[12])
                                                      1.009     3.841 r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/RXDATA[12]
                         net (fo=2, routed)           0.720     4.562    uut/ldpc_i/ldpc_1_0/inst/u1/data_gtx[12]
    SLICE_X133Y257       FDCE                                         r  uut/ldpc_i/ldpc_1_0/inst/u1/data_temp_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=110, routed)         1.287    21.287    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.721    18.566 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.353    19.919    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    20.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout1_buf/O
                         net (fo=133, routed)         1.279    21.281    uut/ldpc_i/ldpc_1_0/inst/u1/wr_clk
    SLICE_X133Y257       FDCE                                         r  uut/ldpc_i/ldpc_1_0/inst/u1/data_temp_reg[12]/C
                         clock pessimism              0.000    21.281    
                         clock uncertainty           -0.272    21.009    
    SLICE_X133Y257       FDCE (Setup_fdce_C_D)       -0.019    20.990    uut/ldpc_i/ldpc_1_0/inst/u1/data_temp_reg[12]
  -------------------------------------------------------------------
                         required time                         20.990    
                         arrival time                          -4.562    
  -------------------------------------------------------------------
                         slack                                 16.428    

Slack (MET) :             16.429ns  (required time - arrival time)
  Source:                 lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uut/ldpc_i/ldpc_1_0/inst/u1/data_temp_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.727ns  (logic 1.009ns (58.438%)  route 0.718ns (41.562%))
  Logic Levels:           0  
  Clock Path Skew:        -1.552ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.280ns = ( 21.280 - 20.000 ) 
    Source Clock Delay      (SCD):    2.832ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.272ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.162ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.119     1.119    lpdc_test_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.212 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=110, routed)         1.620     2.832    lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gt0_rxusrclk2_in
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                                r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXDATA[8])
                                                      1.009     3.841 r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/RXDATA[8]
                         net (fo=2, routed)           0.718     4.559    uut/ldpc_i/ldpc_1_0/inst/u1/data_gtx[8]
    SLICE_X133Y259       FDCE                                         r  uut/ldpc_i/ldpc_1_0/inst/u1/data_temp_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=110, routed)         1.287    21.287    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.721    18.566 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.353    19.919    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    20.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout1_buf/O
                         net (fo=133, routed)         1.278    21.280    uut/ldpc_i/ldpc_1_0/inst/u1/wr_clk
    SLICE_X133Y259       FDCE                                         r  uut/ldpc_i/ldpc_1_0/inst/u1/data_temp_reg[8]/C
                         clock pessimism              0.000    21.280    
                         clock uncertainty           -0.272    21.008    
    SLICE_X133Y259       FDCE (Setup_fdce_C_D)       -0.019    20.989    uut/ldpc_i/ldpc_1_0/inst/u1/data_temp_reg[8]
  -------------------------------------------------------------------
                         required time                         20.989    
                         arrival time                          -4.559    
  -------------------------------------------------------------------
                         slack                                 16.429    

Slack (MET) :             16.466ns  (required time - arrival time)
  Source:                 lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uut/ldpc_i/ldpc_1_0/inst/u1/data_temp_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.708ns  (logic 1.009ns (59.072%)  route 0.699ns (40.928%))
  Logic Levels:           0  
  Clock Path Skew:        -1.553ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.279ns = ( 21.279 - 20.000 ) 
    Source Clock Delay      (SCD):    2.832ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.272ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.162ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.119     1.119    lpdc_test_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.212 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=110, routed)         1.620     2.832    lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gt0_rxusrclk2_in
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                                r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXDATA[5])
                                                      1.009     3.841 r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/RXDATA[5]
                         net (fo=2, routed)           0.699     4.541    uut/ldpc_i/ldpc_1_0/inst/u1/data_gtx[5]
    SLICE_X132Y260       FDCE                                         r  uut/ldpc_i/ldpc_1_0/inst/u1/data_temp_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=110, routed)         1.287    21.287    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.721    18.566 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.353    19.919    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    20.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout1_buf/O
                         net (fo=133, routed)         1.277    21.279    uut/ldpc_i/ldpc_1_0/inst/u1/wr_clk
    SLICE_X132Y260       FDCE                                         r  uut/ldpc_i/ldpc_1_0/inst/u1/data_temp_reg[5]/C
                         clock pessimism              0.000    21.279    
                         clock uncertainty           -0.272    21.007    
    SLICE_X132Y260       FDCE (Setup_fdce_C_D)        0.000    21.007    uut/ldpc_i/ldpc_1_0/inst/u1/data_temp_reg[5]
  -------------------------------------------------------------------
                         required time                         21.007    
                         arrival time                          -4.541    
  -------------------------------------------------------------------
                         slack                                 16.466    

Slack (MET) :             16.478ns  (required time - arrival time)
  Source:                 lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uut/ldpc_i/ldpc_1_0/inst/u1/data_temp_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.696ns  (logic 1.009ns (59.489%)  route 0.687ns (40.511%))
  Logic Levels:           0  
  Clock Path Skew:        -1.553ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.279ns = ( 21.279 - 20.000 ) 
    Source Clock Delay      (SCD):    2.832ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.272ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.162ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.119     1.119    lpdc_test_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.212 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=110, routed)         1.620     2.832    lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gt0_rxusrclk2_in
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                                r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXDATA[4])
                                                      1.009     3.841 r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/RXDATA[4]
                         net (fo=2, routed)           0.687     4.529    uut/ldpc_i/ldpc_1_0/inst/u1/data_gtx[4]
    SLICE_X132Y260       FDCE                                         r  uut/ldpc_i/ldpc_1_0/inst/u1/data_temp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=110, routed)         1.287    21.287    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.721    18.566 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.353    19.919    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    20.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout1_buf/O
                         net (fo=133, routed)         1.277    21.279    uut/ldpc_i/ldpc_1_0/inst/u1/wr_clk
    SLICE_X132Y260       FDCE                                         r  uut/ldpc_i/ldpc_1_0/inst/u1/data_temp_reg[4]/C
                         clock pessimism              0.000    21.279    
                         clock uncertainty           -0.272    21.007    
    SLICE_X132Y260       FDCE (Setup_fdce_C_D)        0.000    21.007    uut/ldpc_i/ldpc_1_0/inst/u1/data_temp_reg[4]
  -------------------------------------------------------------------
                         required time                         21.007    
                         arrival time                          -4.529    
  -------------------------------------------------------------------
                         slack                                 16.478    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.067ns  (arrival time - required time)
  Source:                 lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uut/ldpc_i/ldpc_1_0/inst/u1/data_temp_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.874ns  (logic 0.603ns (69.020%)  route 0.271ns (30.980%))
  Logic Levels:           0  
  Clock Path Skew:        -0.509ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.883ns
    Source Clock Delay      (SCD):    1.392ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.272ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.162ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    lpdc_test_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.567 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=110, routed)         0.825     1.392    lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gt0_rxusrclk2_in
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                                r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXDATA[15])
                                                      0.603     1.995 r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/RXDATA[15]
                         net (fo=2, routed)           0.271     2.266    uut/ldpc_i/ldpc_1_0/inst/u1/data_gtx[15]
    SLICE_X133Y257       FDCE                                         r  uut/ldpc_i/ldpc_1_0/inst/u1/data_temp_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=110, routed)         0.823     0.823    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.508    -0.685 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.657    -0.028    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout1_buf/O
                         net (fo=133, routed)         0.881     0.883    uut/ldpc_i/ldpc_1_0/inst/u1/wr_clk
    SLICE_X133Y257       FDCE                                         r  uut/ldpc_i/ldpc_1_0/inst/u1/data_temp_reg[15]/C
                         clock pessimism              0.000     0.883    
                         clock uncertainty            0.272     1.155    
    SLICE_X133Y257       FDCE (Hold_fdce_C_D)         0.044     1.199    uut/ldpc_i/ldpc_1_0/inst/u1/data_temp_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.199    
                         arrival time                           2.266    
  -------------------------------------------------------------------
                         slack                                  1.067    

Slack (MET) :             1.073ns  (arrival time - required time)
  Source:                 lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uut/ldpc_i/ldpc_1_0/inst/u1/data_temp_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.874ns  (logic 0.603ns (69.020%)  route 0.271ns (30.980%))
  Logic Levels:           0  
  Clock Path Skew:        -0.509ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.883ns
    Source Clock Delay      (SCD):    1.392ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.272ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.162ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    lpdc_test_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.567 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=110, routed)         0.825     1.392    lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gt0_rxusrclk2_in
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                                r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXDATA[7])
                                                      0.603     1.995 r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/RXDATA[7]
                         net (fo=2, routed)           0.271     2.266    uut/ldpc_i/ldpc_1_0/inst/u1/data_gtx[7]
    SLICE_X133Y259       FDCE                                         r  uut/ldpc_i/ldpc_1_0/inst/u1/data_temp_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=110, routed)         0.823     0.823    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.508    -0.685 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.657    -0.028    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout1_buf/O
                         net (fo=133, routed)         0.881     0.883    uut/ldpc_i/ldpc_1_0/inst/u1/wr_clk
    SLICE_X133Y259       FDCE                                         r  uut/ldpc_i/ldpc_1_0/inst/u1/data_temp_reg[7]/C
                         clock pessimism              0.000     0.883    
                         clock uncertainty            0.272     1.155    
    SLICE_X133Y259       FDCE (Hold_fdce_C_D)         0.038     1.193    uut/ldpc_i/ldpc_1_0/inst/u1/data_temp_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.193    
                         arrival time                           2.266    
  -------------------------------------------------------------------
                         slack                                  1.073    

Slack (MET) :             1.075ns  (arrival time - required time)
  Source:                 lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uut/ldpc_i/ldpc_1_0/inst/u1/data_temp_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.869ns  (logic 0.603ns (69.424%)  route 0.266ns (30.576%))
  Logic Levels:           0  
  Clock Path Skew:        -0.510ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.882ns
    Source Clock Delay      (SCD):    1.392ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.272ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.162ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    lpdc_test_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.567 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=110, routed)         0.825     1.392    lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gt0_rxusrclk2_in
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                                r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXDATA[3])
                                                      0.603     1.995 r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/RXDATA[3]
                         net (fo=2, routed)           0.266     2.261    uut/ldpc_i/ldpc_1_0/inst/u1/data_gtx[3]
    SLICE_X132Y260       FDCE                                         r  uut/ldpc_i/ldpc_1_0/inst/u1/data_temp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=110, routed)         0.823     0.823    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.508    -0.685 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.657    -0.028    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout1_buf/O
                         net (fo=133, routed)         0.880     0.882    uut/ldpc_i/ldpc_1_0/inst/u1/wr_clk
    SLICE_X132Y260       FDCE                                         r  uut/ldpc_i/ldpc_1_0/inst/u1/data_temp_reg[3]/C
                         clock pessimism              0.000     0.882    
                         clock uncertainty            0.272     1.154    
    SLICE_X132Y260       FDCE (Hold_fdce_C_D)         0.032     1.186    uut/ldpc_i/ldpc_1_0/inst/u1/data_temp_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.186    
                         arrival time                           2.261    
  -------------------------------------------------------------------
                         slack                                  1.075    

Slack (MET) :             1.091ns  (arrival time - required time)
  Source:                 lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uut/ldpc_i/ldpc_1_0/inst/u1/data_temp_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.894ns  (logic 0.603ns (67.459%)  route 0.291ns (32.541%))
  Logic Levels:           0  
  Clock Path Skew:        -0.509ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.883ns
    Source Clock Delay      (SCD):    1.392ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.272ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.162ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    lpdc_test_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.567 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=110, routed)         0.825     1.392    lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gt0_rxusrclk2_in
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                                r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXDATA[6])
                                                      0.603     1.995 r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/RXDATA[6]
                         net (fo=2, routed)           0.291     2.286    uut/ldpc_i/ldpc_1_0/inst/u1/data_gtx[6]
    SLICE_X133Y259       FDCE                                         r  uut/ldpc_i/ldpc_1_0/inst/u1/data_temp_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=110, routed)         0.823     0.823    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.508    -0.685 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.657    -0.028    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout1_buf/O
                         net (fo=133, routed)         0.881     0.883    uut/ldpc_i/ldpc_1_0/inst/u1/wr_clk
    SLICE_X133Y259       FDCE                                         r  uut/ldpc_i/ldpc_1_0/inst/u1/data_temp_reg[6]/C
                         clock pessimism              0.000     0.883    
                         clock uncertainty            0.272     1.155    
    SLICE_X133Y259       FDCE (Hold_fdce_C_D)         0.040     1.195    uut/ldpc_i/ldpc_1_0/inst/u1/data_temp_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.195    
                         arrival time                           2.286    
  -------------------------------------------------------------------
                         slack                                  1.091    

Slack (MET) :             1.112ns  (arrival time - required time)
  Source:                 lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uut/ldpc_i/ldpc_1_0/inst/u1/data_temp_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.918ns  (logic 0.603ns (65.717%)  route 0.315ns (34.283%))
  Logic Levels:           0  
  Clock Path Skew:        -0.509ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.883ns
    Source Clock Delay      (SCD):    1.392ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.272ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.162ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    lpdc_test_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.567 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=110, routed)         0.825     1.392    lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gt0_rxusrclk2_in
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                                r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXDATA[9])
                                                      0.603     1.995 r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/RXDATA[9]
                         net (fo=2, routed)           0.315     2.310    uut/ldpc_i/ldpc_1_0/inst/u1/data_gtx[9]
    SLICE_X133Y259       FDCE                                         r  uut/ldpc_i/ldpc_1_0/inst/u1/data_temp_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=110, routed)         0.823     0.823    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.508    -0.685 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.657    -0.028    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout1_buf/O
                         net (fo=133, routed)         0.881     0.883    uut/ldpc_i/ldpc_1_0/inst/u1/wr_clk
    SLICE_X133Y259       FDCE                                         r  uut/ldpc_i/ldpc_1_0/inst/u1/data_temp_reg[9]/C
                         clock pessimism              0.000     0.883    
                         clock uncertainty            0.272     1.155    
    SLICE_X133Y259       FDCE (Hold_fdce_C_D)         0.043     1.198    uut/ldpc_i/ldpc_1_0/inst/u1/data_temp_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.198    
                         arrival time                           2.310    
  -------------------------------------------------------------------
                         slack                                  1.112    

Slack (MET) :             1.113ns  (arrival time - required time)
  Source:                 lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uut/ldpc_i/ldpc_1_0/inst/u1/data_temp_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.908ns  (logic 0.603ns (66.439%)  route 0.305ns (33.561%))
  Logic Levels:           0  
  Clock Path Skew:        -0.509ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.883ns
    Source Clock Delay      (SCD):    1.392ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.272ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.162ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    lpdc_test_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.567 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=110, routed)         0.825     1.392    lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gt0_rxusrclk2_in
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                                r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXDATA[11])
                                                      0.603     1.995 r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/RXDATA[11]
                         net (fo=2, routed)           0.305     2.300    uut/ldpc_i/ldpc_1_0/inst/u1/data_gtx[11]
    SLICE_X133Y257       FDCE                                         r  uut/ldpc_i/ldpc_1_0/inst/u1/data_temp_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=110, routed)         0.823     0.823    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.508    -0.685 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.657    -0.028    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout1_buf/O
                         net (fo=133, routed)         0.881     0.883    uut/ldpc_i/ldpc_1_0/inst/u1/wr_clk
    SLICE_X133Y257       FDCE                                         r  uut/ldpc_i/ldpc_1_0/inst/u1/data_temp_reg[11]/C
                         clock pessimism              0.000     0.883    
                         clock uncertainty            0.272     1.155    
    SLICE_X133Y257       FDCE (Hold_fdce_C_D)         0.032     1.187    uut/ldpc_i/ldpc_1_0/inst/u1/data_temp_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.187    
                         arrival time                           2.300    
  -------------------------------------------------------------------
                         slack                                  1.113    

Slack (MET) :             1.119ns  (arrival time - required time)
  Source:                 lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uut/ldpc_i/ldpc_1_0/inst/u1/data_temp_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.929ns  (logic 0.603ns (64.941%)  route 0.326ns (35.059%))
  Logic Levels:           0  
  Clock Path Skew:        -0.509ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.883ns
    Source Clock Delay      (SCD):    1.392ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.272ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.162ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    lpdc_test_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.567 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=110, routed)         0.825     1.392    lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gt0_rxusrclk2_in
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                                r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXDATA[14])
                                                      0.603     1.995 r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/RXDATA[14]
                         net (fo=2, routed)           0.326     2.321    uut/ldpc_i/ldpc_1_0/inst/u1/data_gtx[14]
    SLICE_X133Y257       FDCE                                         r  uut/ldpc_i/ldpc_1_0/inst/u1/data_temp_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=110, routed)         0.823     0.823    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.508    -0.685 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.657    -0.028    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout1_buf/O
                         net (fo=133, routed)         0.881     0.883    uut/ldpc_i/ldpc_1_0/inst/u1/wr_clk
    SLICE_X133Y257       FDCE                                         r  uut/ldpc_i/ldpc_1_0/inst/u1/data_temp_reg[14]/C
                         clock pessimism              0.000     0.883    
                         clock uncertainty            0.272     1.155    
    SLICE_X133Y257       FDCE (Hold_fdce_C_D)         0.047     1.202    uut/ldpc_i/ldpc_1_0/inst/u1/data_temp_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.202    
                         arrival time                           2.321    
  -------------------------------------------------------------------
                         slack                                  1.119    

Slack (MET) :             1.120ns  (arrival time - required time)
  Source:                 lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uut/ldpc_i/ldpc_1_0/inst/u1/data_temp_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.926ns  (logic 0.603ns (65.150%)  route 0.323ns (34.850%))
  Logic Levels:           0  
  Clock Path Skew:        -0.509ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.883ns
    Source Clock Delay      (SCD):    1.392ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.272ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.162ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    lpdc_test_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.567 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=110, routed)         0.825     1.392    lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gt0_rxusrclk2_in
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                                r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXDATA[13])
                                                      0.603     1.995 r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/RXDATA[13]
                         net (fo=2, routed)           0.323     2.318    uut/ldpc_i/ldpc_1_0/inst/u1/data_gtx[13]
    SLICE_X133Y257       FDCE                                         r  uut/ldpc_i/ldpc_1_0/inst/u1/data_temp_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=110, routed)         0.823     0.823    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.508    -0.685 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.657    -0.028    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout1_buf/O
                         net (fo=133, routed)         0.881     0.883    uut/ldpc_i/ldpc_1_0/inst/u1/wr_clk
    SLICE_X133Y257       FDCE                                         r  uut/ldpc_i/ldpc_1_0/inst/u1/data_temp_reg[13]/C
                         clock pessimism              0.000     0.883    
                         clock uncertainty            0.272     1.155    
    SLICE_X133Y257       FDCE (Hold_fdce_C_D)         0.043     1.198    uut/ldpc_i/ldpc_1_0/inst/u1/data_temp_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.198    
                         arrival time                           2.318    
  -------------------------------------------------------------------
                         slack                                  1.120    

Slack (MET) :             1.126ns  (arrival time - required time)
  Source:                 lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uut/ldpc_i/ldpc_1_0/inst/u1/data_temp_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.926ns  (logic 0.603ns (65.118%)  route 0.323ns (34.882%))
  Logic Levels:           0  
  Clock Path Skew:        -0.510ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.882ns
    Source Clock Delay      (SCD):    1.392ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.272ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.162ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    lpdc_test_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.567 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=110, routed)         0.825     1.392    lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gt0_rxusrclk2_in
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                                r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXDATA[1])
                                                      0.603     1.995 r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/RXDATA[1]
                         net (fo=2, routed)           0.323     2.318    uut/ldpc_i/ldpc_1_0/inst/u1/data_gtx[1]
    SLICE_X133Y260       FDCE                                         r  uut/ldpc_i/ldpc_1_0/inst/u1/data_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=110, routed)         0.823     0.823    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.508    -0.685 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.657    -0.028    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout1_buf/O
                         net (fo=133, routed)         0.880     0.882    uut/ldpc_i/ldpc_1_0/inst/u1/wr_clk
    SLICE_X133Y260       FDCE                                         r  uut/ldpc_i/ldpc_1_0/inst/u1/data_temp_reg[1]/C
                         clock pessimism              0.000     0.882    
                         clock uncertainty            0.272     1.154    
    SLICE_X133Y260       FDCE (Hold_fdce_C_D)         0.038     1.192    uut/ldpc_i/ldpc_1_0/inst/u1/data_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.192    
                         arrival time                           2.318    
  -------------------------------------------------------------------
                         slack                                  1.126    

Slack (MET) :             1.127ns  (arrival time - required time)
  Source:                 lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uut/ldpc_i/ldpc_1_0/inst/u1/data_temp_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.929ns  (logic 0.603ns (64.941%)  route 0.326ns (35.059%))
  Logic Levels:           0  
  Clock Path Skew:        -0.510ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.882ns
    Source Clock Delay      (SCD):    1.392ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.272ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.162ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    lpdc_test_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.567 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=110, routed)         0.825     1.392    lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gt0_rxusrclk2_in
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                                r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXDATA[0])
                                                      0.603     1.995 r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/RXDATA[0]
                         net (fo=2, routed)           0.326     2.321    uut/ldpc_i/ldpc_1_0/inst/u1/data_gtx[0]
    SLICE_X133Y260       FDCE                                         r  uut/ldpc_i/ldpc_1_0/inst/u1/data_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=110, routed)         0.823     0.823    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.508    -0.685 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.657    -0.028    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout1_buf/O
                         net (fo=133, routed)         0.880     0.882    uut/ldpc_i/ldpc_1_0/inst/u1/wr_clk
    SLICE_X133Y260       FDCE                                         r  uut/ldpc_i/ldpc_1_0/inst/u1/data_temp_reg[0]/C
                         clock pessimism              0.000     0.882    
                         clock uncertainty            0.272     1.154    
    SLICE_X133Y260       FDCE (Hold_fdce_C_D)         0.040     1.194    uut/ldpc_i/ldpc_1_0/inst/u1/data_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.194    
                         arrival time                           2.321    
  -------------------------------------------------------------------
                         slack                                  1.127    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        9.313ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.313ns  (required time - arrival time)
  Source:                 uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.597ns  (logic 0.236ns (39.525%)  route 0.361ns (60.475%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y253                                    0.000     0.000 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X122Y253       FDRE (Prop_fdre_C_Q)         0.236     0.236 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.361     0.597    uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X123Y253       FDRE                                         r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X123Y253       FDRE (Setup_fdre_C_D)       -0.090     9.910    uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          9.910    
                         arrival time                          -0.597    
  -------------------------------------------------------------------
                         slack                                  9.313    

Slack (MET) :             9.387ns  (required time - arrival time)
  Source:                 uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.604ns  (logic 0.259ns (42.895%)  route 0.345ns (57.105%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y253                                    0.000     0.000 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X122Y253       FDRE (Prop_fdre_C_Q)         0.259     0.259 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.345     0.604    uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X123Y253       FDRE                                         r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X123Y253       FDRE (Setup_fdre_C_D)       -0.009     9.991    uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          9.991    
                         arrival time                          -0.604    
  -------------------------------------------------------------------
                         slack                                  9.387    

Slack (MET) :             9.397ns  (required time - arrival time)
  Source:                 uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.511ns  (logic 0.204ns (39.919%)  route 0.307ns (60.081%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y254                                    0.000     0.000 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X123Y254       FDRE (Prop_fdre_C_Q)         0.204     0.204 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.307     0.511    uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[7]
    SLICE_X124Y254       FDRE                                         r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X124Y254       FDRE (Setup_fdre_C_D)       -0.092     9.908    uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                          9.908    
                         arrival time                          -0.511    
  -------------------------------------------------------------------
                         slack                                  9.397    

Slack (MET) :             9.423ns  (required time - arrival time)
  Source:                 uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.488ns  (logic 0.204ns (41.770%)  route 0.284ns (58.230%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y254                                    0.000     0.000 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
    SLICE_X123Y254       FDRE (Prop_fdre_C_Q)         0.204     0.204 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.284     0.488    uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[9]
    SLICE_X124Y254       FDRE                                         r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X124Y254       FDRE (Setup_fdre_C_D)       -0.089     9.911    uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                          9.911    
                         arrival time                          -0.488    
  -------------------------------------------------------------------
                         slack                                  9.423    

Slack (MET) :             9.425ns  (required time - arrival time)
  Source:                 uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.483ns  (logic 0.204ns (42.261%)  route 0.279ns (57.739%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y254                                    0.000     0.000 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X125Y254       FDRE (Prop_fdre_C_Q)         0.204     0.204 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.279     0.483    uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[5]
    SLICE_X125Y253       FDRE                                         r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X125Y253       FDRE (Setup_fdre_C_D)       -0.092     9.908    uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          9.908    
                         arrival time                          -0.483    
  -------------------------------------------------------------------
                         slack                                  9.425    

Slack (MET) :             9.426ns  (required time - arrival time)
  Source:                 uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.482ns  (logic 0.204ns (42.319%)  route 0.278ns (57.681%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y255                                    0.000     0.000 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X124Y255       FDRE (Prop_fdre_C_Q)         0.204     0.204 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.278     0.482    uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X123Y253       FDRE                                         r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X123Y253       FDRE (Setup_fdre_C_D)       -0.092     9.908    uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          9.908    
                         arrival time                          -0.482    
  -------------------------------------------------------------------
                         slack                                  9.426    

Slack (MET) :             9.440ns  (required time - arrival time)
  Source:                 uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.552ns  (logic 0.223ns (40.387%)  route 0.329ns (59.613%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y255                                    0.000     0.000 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X124Y255       FDRE (Prop_fdre_C_Q)         0.223     0.223 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.329     0.552    uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X123Y255       FDRE                                         r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X123Y255       FDRE (Setup_fdre_C_D)       -0.008     9.992    uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          9.992    
                         arrival time                          -0.552    
  -------------------------------------------------------------------
                         slack                                  9.440    

Slack (MET) :             9.456ns  (required time - arrival time)
  Source:                 uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.482ns  (logic 0.204ns (42.346%)  route 0.278ns (57.654%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y252                                    0.000     0.000 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[11]/C
    SLICE_X125Y252       FDRE (Prop_fdre_C_Q)         0.204     0.204 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[11]/Q
                         net (fo=1, routed)           0.278     0.482    uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[11]
    SLICE_X126Y252       FDRE                                         r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][11]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X126Y252       FDRE (Setup_fdre_C_D)       -0.062     9.938    uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][11]
  -------------------------------------------------------------------
                         required time                          9.938    
                         arrival time                          -0.482    
  -------------------------------------------------------------------
                         slack                                  9.456    

Slack (MET) :             9.470ns  (required time - arrival time)
  Source:                 uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.521ns  (logic 0.223ns (42.810%)  route 0.298ns (57.190%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y254                                    0.000     0.000 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X125Y254       FDRE (Prop_fdre_C_Q)         0.223     0.223 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.298     0.521    uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[4]
    SLICE_X124Y254       FDRE                                         r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X124Y254       FDRE (Setup_fdre_C_D)       -0.009     9.991    uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                          9.991    
                         arrival time                          -0.521    
  -------------------------------------------------------------------
                         slack                                  9.470    

Slack (MET) :             9.475ns  (required time - arrival time)
  Source:                 uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.516ns  (logic 0.223ns (43.223%)  route 0.293ns (56.777%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y252                                    0.000     0.000 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[10]/C
    SLICE_X125Y252       FDRE (Prop_fdre_C_Q)         0.223     0.223 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[10]/Q
                         net (fo=1, routed)           0.293     0.516    uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[10]
    SLICE_X125Y251       FDRE                                         r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X125Y251       FDRE (Setup_fdre_C_D)       -0.009     9.991    uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][10]
  -------------------------------------------------------------------
                         required time                          9.991    
                         arrival time                          -0.516    
  -------------------------------------------------------------------
                         slack                                  9.475    





---------------------------------------------------------------------------------------------------
From Clock:  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        5.923ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.437ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.923ns  (required time - arrival time)
  Source:                 gt0_rxresetdone_r3_reg/C
                            (rising edge-triggered cell FDCE clocked by lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uut/ldpc_i/ldpc_1_0/inst/u2/state_c_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        2.464ns  (logic 0.330ns (13.392%)  route 2.134ns (86.608%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -1.421ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.079ns = ( 11.079 - 10.000 ) 
    Source Clock Delay      (SCD):    2.500ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.256ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.162ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.119     1.119    lpdc_test_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.212 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=110, routed)         1.288     2.500    gt0_rxusrclk2_i
    SLICE_X133Y248       FDCE                                         r  gt0_rxresetdone_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y248       FDCE (Prop_fdce_C_Q)         0.204     2.704 r  gt0_rxresetdone_r3_reg/Q
                         net (fo=7, routed)           2.134     4.838    uut/ldpc_i/ldpc_1_0/inst/u2/rst_n
    SLICE_X102Y223       LUT5 (Prop_lut5_I4_O)        0.126     4.964 r  uut/ldpc_i/ldpc_1_0/inst/u2/state_c[0]_i_1/O
                         net (fo=1, routed)           0.000     4.964    uut/ldpc_i/ldpc_1_0/inst/u2/state_c[0]_i_1_n_0
    SLICE_X102Y223       FDCE                                         r  uut/ldpc_i/ldpc_1_0/inst/u2/state_c_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=110, routed)         1.287    11.287    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.721     8.566 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.353     9.919    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    10.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout2_buf/O
                         net (fo=2063, routed)        1.077    11.079    uut/ldpc_i/ldpc_1_0/inst/u2/clk
    SLICE_X102Y223       FDCE                                         r  uut/ldpc_i/ldpc_1_0/inst/u2/state_c_reg[0]/C
                         clock pessimism              0.000    11.079    
                         clock uncertainty           -0.256    10.823    
    SLICE_X102Y223       FDCE (Setup_fdce_C_D)        0.064    10.887    uut/ldpc_i/ldpc_1_0/inst/u2/state_c_reg[0]
  -------------------------------------------------------------------
                         required time                         10.887    
                         arrival time                          -4.964    
  -------------------------------------------------------------------
                         slack                                  5.923    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.437ns  (arrival time - required time)
  Source:                 gt0_rxresetdone_r3_reg/C
                            (rising edge-triggered cell FDCE clocked by lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uut/ldpc_i/ldpc_1_0/inst/u2/state_c_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.368ns  (logic 0.157ns (11.476%)  route 1.211ns (88.524%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.412ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.730ns
    Source Clock Delay      (SCD):    1.142ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.256ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.162ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    lpdc_test_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.567 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=110, routed)         0.575     1.142    gt0_rxusrclk2_i
    SLICE_X133Y248       FDCE                                         r  gt0_rxresetdone_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y248       FDCE (Prop_fdce_C_Q)         0.091     1.233 r  gt0_rxresetdone_r3_reg/Q
                         net (fo=7, routed)           1.211     2.444    uut/ldpc_i/ldpc_1_0/inst/u2/rst_n
    SLICE_X102Y223       LUT5 (Prop_lut5_I4_O)        0.066     2.510 r  uut/ldpc_i/ldpc_1_0/inst/u2/state_c[0]_i_1/O
                         net (fo=1, routed)           0.000     2.510    uut/ldpc_i/ldpc_1_0/inst/u2/state_c[0]_i_1_n_0
    SLICE_X102Y223       FDCE                                         r  uut/ldpc_i/ldpc_1_0/inst/u2/state_c_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=110, routed)         0.823     0.823    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.508    -0.685 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.657    -0.028    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout2_buf/O
                         net (fo=2063, routed)        0.728     0.730    uut/ldpc_i/ldpc_1_0/inst/u2/clk
    SLICE_X102Y223       FDCE                                         r  uut/ldpc_i/ldpc_1_0/inst/u2/state_c_reg[0]/C
                         clock pessimism              0.000     0.730    
                         clock uncertainty            0.256     0.986    
    SLICE_X102Y223       FDCE (Hold_fdce_C_D)         0.087     1.073    uut/ldpc_i/ldpc_1_0/inst/u2/state_c_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.073    
                         arrival time                           2.510    
  -------------------------------------------------------------------
                         slack                                  1.437    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        6.971ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.302ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.971ns  (required time - arrival time)
  Source:                 uut/ldpc_i/ldpc_1_0/inst/u1/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uut/ldpc_i/ldpc_1_0/inst/u1/cnt1_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.572ns  (logic 0.484ns (18.818%)  route 2.088ns (81.182%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.280ns = ( 11.280 - 10.000 ) 
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    -0.120ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=110, routed)         1.444     1.444    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.998    -1.554 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.463    -0.091    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     0.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout1_buf/O
                         net (fo=133, routed)         1.448     1.450    uut/ldpc_i/ldpc_1_0/inst/u1/wr_clk
    SLICE_X132Y259       FDCE                                         r  uut/ldpc_i/ldpc_1_0/inst/u1/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y259       FDCE (Prop_fdce_C_Q)         0.259     1.709 r  uut/ldpc_i/ldpc_1_0/inst/u1/cnt_reg[1]/Q
                         net (fo=6, routed)           0.903     2.612    uut/ldpc_i/ldpc_1_0/inst/u1/cnt_reg_n_0_[1]
    SLICE_X132Y258       LUT4 (Prop_lut4_I1_O)        0.050     2.662 r  uut/ldpc_i/ldpc_1_0/inst/u1/cnt1[5]_i_5/O
                         net (fo=1, routed)           0.372     3.034    uut/ldpc_i/ldpc_1_0/inst/u1/cnt1[5]_i_5_n_0
    SLICE_X132Y258       LUT6 (Prop_lut6_I5_O)        0.132     3.166 r  uut/ldpc_i/ldpc_1_0/inst/u1/cnt1[5]_i_3/O
                         net (fo=5, routed)           0.813     3.979    uut/ldpc_i/ldpc_1_0/inst/u1/cnt1[5]_i_3_n_0
    SLICE_X132Y258       LUT6 (Prop_lut6_I0_O)        0.043     4.022 r  uut/ldpc_i/ldpc_1_0/inst/u1/cnt1[5]_i_2/O
                         net (fo=1, routed)           0.000     4.022    uut/ldpc_i/ldpc_1_0/inst/u1/p_0_in[5]
    SLICE_X132Y258       FDCE                                         r  uut/ldpc_i/ldpc_1_0/inst/u1/cnt1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=110, routed)         1.287    11.287    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.721     8.566 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.353     9.919    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    10.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout2_buf/O
                         net (fo=2063, routed)        1.278    11.280    uut/ldpc_i/ldpc_1_0/inst/u1/rd_clk
    SLICE_X132Y258       FDCE                                         r  uut/ldpc_i/ldpc_1_0/inst/u1/cnt1_reg[5]/C
                         clock pessimism             -0.120    11.160    
                         clock uncertainty           -0.231    10.929    
    SLICE_X132Y258       FDCE (Setup_fdce_C_D)        0.064    10.993    uut/ldpc_i/ldpc_1_0/inst/u1/cnt1_reg[5]
  -------------------------------------------------------------------
                         required time                         10.993    
                         arrival time                          -4.022    
  -------------------------------------------------------------------
                         slack                                  6.971    

Slack (MET) :             7.051ns  (required time - arrival time)
  Source:                 uut/ldpc_i/ldpc_1_0/inst/u1/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uut/ldpc_i/ldpc_1_0/inst/u1/cnt1_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.493ns  (logic 0.484ns (19.412%)  route 2.009ns (80.588%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.280ns = ( 11.280 - 10.000 ) 
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    -0.120ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=110, routed)         1.444     1.444    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.998    -1.554 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.463    -0.091    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     0.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout1_buf/O
                         net (fo=133, routed)         1.448     1.450    uut/ldpc_i/ldpc_1_0/inst/u1/wr_clk
    SLICE_X132Y259       FDCE                                         r  uut/ldpc_i/ldpc_1_0/inst/u1/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y259       FDCE (Prop_fdce_C_Q)         0.259     1.709 r  uut/ldpc_i/ldpc_1_0/inst/u1/cnt_reg[1]/Q
                         net (fo=6, routed)           0.903     2.612    uut/ldpc_i/ldpc_1_0/inst/u1/cnt_reg_n_0_[1]
    SLICE_X132Y258       LUT4 (Prop_lut4_I1_O)        0.050     2.662 r  uut/ldpc_i/ldpc_1_0/inst/u1/cnt1[5]_i_5/O
                         net (fo=1, routed)           0.372     3.034    uut/ldpc_i/ldpc_1_0/inst/u1/cnt1[5]_i_5_n_0
    SLICE_X132Y258       LUT6 (Prop_lut6_I5_O)        0.132     3.166 r  uut/ldpc_i/ldpc_1_0/inst/u1/cnt1[5]_i_3/O
                         net (fo=5, routed)           0.734     3.900    uut/ldpc_i/ldpc_1_0/inst/u1/cnt1[5]_i_3_n_0
    SLICE_X132Y258       LUT6 (Prop_lut6_I0_O)        0.043     3.943 r  uut/ldpc_i/ldpc_1_0/inst/u1/cnt1[4]_i_1/O
                         net (fo=1, routed)           0.000     3.943    uut/ldpc_i/ldpc_1_0/inst/u1/p_0_in[4]
    SLICE_X132Y258       FDCE                                         r  uut/ldpc_i/ldpc_1_0/inst/u1/cnt1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=110, routed)         1.287    11.287    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.721     8.566 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.353     9.919    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    10.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout2_buf/O
                         net (fo=2063, routed)        1.278    11.280    uut/ldpc_i/ldpc_1_0/inst/u1/rd_clk
    SLICE_X132Y258       FDCE                                         r  uut/ldpc_i/ldpc_1_0/inst/u1/cnt1_reg[4]/C
                         clock pessimism             -0.120    11.160    
                         clock uncertainty           -0.231    10.929    
    SLICE_X132Y258       FDCE (Setup_fdce_C_D)        0.065    10.994    uut/ldpc_i/ldpc_1_0/inst/u1/cnt1_reg[4]
  -------------------------------------------------------------------
                         required time                         10.994    
                         arrival time                          -3.943    
  -------------------------------------------------------------------
                         slack                                  7.051    

Slack (MET) :             7.237ns  (required time - arrival time)
  Source:                 uut/ldpc_i/ldpc_1_0/inst/u1/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uut/ldpc_i/ldpc_1_0/inst/u1/cnt1_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.275ns  (logic 0.484ns (21.272%)  route 1.791ns (78.728%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.280ns = ( 11.280 - 10.000 ) 
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    -0.120ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=110, routed)         1.444     1.444    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.998    -1.554 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.463    -0.091    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     0.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout1_buf/O
                         net (fo=133, routed)         1.448     1.450    uut/ldpc_i/ldpc_1_0/inst/u1/wr_clk
    SLICE_X132Y259       FDCE                                         r  uut/ldpc_i/ldpc_1_0/inst/u1/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y259       FDCE (Prop_fdce_C_Q)         0.259     1.709 r  uut/ldpc_i/ldpc_1_0/inst/u1/cnt_reg[1]/Q
                         net (fo=6, routed)           0.903     2.612    uut/ldpc_i/ldpc_1_0/inst/u1/cnt_reg_n_0_[1]
    SLICE_X132Y258       LUT4 (Prop_lut4_I1_O)        0.050     2.662 r  uut/ldpc_i/ldpc_1_0/inst/u1/cnt1[5]_i_5/O
                         net (fo=1, routed)           0.372     3.034    uut/ldpc_i/ldpc_1_0/inst/u1/cnt1[5]_i_5_n_0
    SLICE_X132Y258       LUT6 (Prop_lut6_I5_O)        0.132     3.166 r  uut/ldpc_i/ldpc_1_0/inst/u1/cnt1[5]_i_3/O
                         net (fo=5, routed)           0.516     3.682    uut/ldpc_i/ldpc_1_0/inst/u1/cnt1[5]_i_3_n_0
    SLICE_X133Y258       LUT4 (Prop_lut4_I0_O)        0.043     3.725 r  uut/ldpc_i/ldpc_1_0/inst/u1/cnt1[2]_i_1/O
                         net (fo=1, routed)           0.000     3.725    uut/ldpc_i/ldpc_1_0/inst/u1/p_0_in[2]
    SLICE_X133Y258       FDCE                                         r  uut/ldpc_i/ldpc_1_0/inst/u1/cnt1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=110, routed)         1.287    11.287    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.721     8.566 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.353     9.919    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    10.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout2_buf/O
                         net (fo=2063, routed)        1.278    11.280    uut/ldpc_i/ldpc_1_0/inst/u1/rd_clk
    SLICE_X133Y258       FDCE                                         r  uut/ldpc_i/ldpc_1_0/inst/u1/cnt1_reg[2]/C
                         clock pessimism             -0.120    11.160    
                         clock uncertainty           -0.231    10.929    
    SLICE_X133Y258       FDCE (Setup_fdce_C_D)        0.033    10.962    uut/ldpc_i/ldpc_1_0/inst/u1/cnt1_reg[2]
  -------------------------------------------------------------------
                         required time                         10.962    
                         arrival time                          -3.725    
  -------------------------------------------------------------------
                         slack                                  7.237    

Slack (MET) :             7.251ns  (required time - arrival time)
  Source:                 uut/ldpc_i/ldpc_1_0/inst/u1/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uut/ldpc_i/ldpc_1_0/inst/u1/cnt1_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.286ns  (logic 0.495ns (21.650%)  route 1.791ns (78.350%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.280ns = ( 11.280 - 10.000 ) 
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    -0.120ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=110, routed)         1.444     1.444    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.998    -1.554 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.463    -0.091    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     0.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout1_buf/O
                         net (fo=133, routed)         1.448     1.450    uut/ldpc_i/ldpc_1_0/inst/u1/wr_clk
    SLICE_X132Y259       FDCE                                         r  uut/ldpc_i/ldpc_1_0/inst/u1/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y259       FDCE (Prop_fdce_C_Q)         0.259     1.709 r  uut/ldpc_i/ldpc_1_0/inst/u1/cnt_reg[1]/Q
                         net (fo=6, routed)           0.903     2.612    uut/ldpc_i/ldpc_1_0/inst/u1/cnt_reg_n_0_[1]
    SLICE_X132Y258       LUT4 (Prop_lut4_I1_O)        0.050     2.662 r  uut/ldpc_i/ldpc_1_0/inst/u1/cnt1[5]_i_5/O
                         net (fo=1, routed)           0.372     3.034    uut/ldpc_i/ldpc_1_0/inst/u1/cnt1[5]_i_5_n_0
    SLICE_X132Y258       LUT6 (Prop_lut6_I5_O)        0.132     3.166 r  uut/ldpc_i/ldpc_1_0/inst/u1/cnt1[5]_i_3/O
                         net (fo=5, routed)           0.516     3.682    uut/ldpc_i/ldpc_1_0/inst/u1/cnt1[5]_i_3_n_0
    SLICE_X133Y258       LUT5 (Prop_lut5_I0_O)        0.054     3.736 r  uut/ldpc_i/ldpc_1_0/inst/u1/cnt1[3]_i_1/O
                         net (fo=1, routed)           0.000     3.736    uut/ldpc_i/ldpc_1_0/inst/u1/p_0_in[3]
    SLICE_X133Y258       FDCE                                         r  uut/ldpc_i/ldpc_1_0/inst/u1/cnt1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=110, routed)         1.287    11.287    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.721     8.566 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.353     9.919    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    10.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout2_buf/O
                         net (fo=2063, routed)        1.278    11.280    uut/ldpc_i/ldpc_1_0/inst/u1/rd_clk
    SLICE_X133Y258       FDCE                                         r  uut/ldpc_i/ldpc_1_0/inst/u1/cnt1_reg[3]/C
                         clock pessimism             -0.120    11.160    
                         clock uncertainty           -0.231    10.929    
    SLICE_X133Y258       FDCE (Setup_fdce_C_D)        0.058    10.987    uut/ldpc_i/ldpc_1_0/inst/u1/cnt1_reg[3]
  -------------------------------------------------------------------
                         required time                         10.987    
                         arrival time                          -3.736    
  -------------------------------------------------------------------
                         slack                                  7.251    

Slack (MET) :             7.309ns  (required time - arrival time)
  Source:                 uut/ldpc_i/ldpc_1_0/inst/u1/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uut/ldpc_i/ldpc_1_0/inst/u1/cnt1_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.970ns  (logic 0.302ns (15.333%)  route 1.668ns (84.667%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.280ns = ( 11.280 - 10.000 ) 
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    -0.120ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=110, routed)         1.444     1.444    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.998    -1.554 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.463    -0.091    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     0.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout1_buf/O
                         net (fo=133, routed)         1.448     1.450    uut/ldpc_i/ldpc_1_0/inst/u1/wr_clk
    SLICE_X132Y259       FDCE                                         r  uut/ldpc_i/ldpc_1_0/inst/u1/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y259       FDCE (Prop_fdce_C_Q)         0.259     1.709 f  uut/ldpc_i/ldpc_1_0/inst/u1/cnt_reg[1]/Q
                         net (fo=6, routed)           0.881     2.590    uut/ldpc_i/ldpc_1_0/inst/u1/cnt_reg_n_0_[1]
    SLICE_X130Y259       LUT3 (Prop_lut3_I1_O)        0.043     2.633 r  uut/ldpc_i/ldpc_1_0/inst/u1/cnt1[5]_i_1/O
                         net (fo=6, routed)           0.787     3.420    uut/ldpc_i/ldpc_1_0/inst/u1/add_cnt1
    SLICE_X133Y258       FDCE                                         r  uut/ldpc_i/ldpc_1_0/inst/u1/cnt1_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=110, routed)         1.287    11.287    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.721     8.566 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.353     9.919    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    10.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout2_buf/O
                         net (fo=2063, routed)        1.278    11.280    uut/ldpc_i/ldpc_1_0/inst/u1/rd_clk
    SLICE_X133Y258       FDCE                                         r  uut/ldpc_i/ldpc_1_0/inst/u1/cnt1_reg[0]/C
                         clock pessimism             -0.120    11.160    
                         clock uncertainty           -0.231    10.929    
    SLICE_X133Y258       FDCE (Setup_fdce_C_CE)      -0.201    10.728    uut/ldpc_i/ldpc_1_0/inst/u1/cnt1_reg[0]
  -------------------------------------------------------------------
                         required time                         10.728    
                         arrival time                          -3.420    
  -------------------------------------------------------------------
                         slack                                  7.309    

Slack (MET) :             7.309ns  (required time - arrival time)
  Source:                 uut/ldpc_i/ldpc_1_0/inst/u1/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uut/ldpc_i/ldpc_1_0/inst/u1/cnt1_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.970ns  (logic 0.302ns (15.333%)  route 1.668ns (84.667%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.280ns = ( 11.280 - 10.000 ) 
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    -0.120ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=110, routed)         1.444     1.444    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.998    -1.554 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.463    -0.091    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     0.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout1_buf/O
                         net (fo=133, routed)         1.448     1.450    uut/ldpc_i/ldpc_1_0/inst/u1/wr_clk
    SLICE_X132Y259       FDCE                                         r  uut/ldpc_i/ldpc_1_0/inst/u1/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y259       FDCE (Prop_fdce_C_Q)         0.259     1.709 f  uut/ldpc_i/ldpc_1_0/inst/u1/cnt_reg[1]/Q
                         net (fo=6, routed)           0.881     2.590    uut/ldpc_i/ldpc_1_0/inst/u1/cnt_reg_n_0_[1]
    SLICE_X130Y259       LUT3 (Prop_lut3_I1_O)        0.043     2.633 r  uut/ldpc_i/ldpc_1_0/inst/u1/cnt1[5]_i_1/O
                         net (fo=6, routed)           0.787     3.420    uut/ldpc_i/ldpc_1_0/inst/u1/add_cnt1
    SLICE_X133Y258       FDCE                                         r  uut/ldpc_i/ldpc_1_0/inst/u1/cnt1_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=110, routed)         1.287    11.287    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.721     8.566 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.353     9.919    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    10.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout2_buf/O
                         net (fo=2063, routed)        1.278    11.280    uut/ldpc_i/ldpc_1_0/inst/u1/rd_clk
    SLICE_X133Y258       FDCE                                         r  uut/ldpc_i/ldpc_1_0/inst/u1/cnt1_reg[1]/C
                         clock pessimism             -0.120    11.160    
                         clock uncertainty           -0.231    10.929    
    SLICE_X133Y258       FDCE (Setup_fdce_C_CE)      -0.201    10.728    uut/ldpc_i/ldpc_1_0/inst/u1/cnt1_reg[1]
  -------------------------------------------------------------------
                         required time                         10.728    
                         arrival time                          -3.420    
  -------------------------------------------------------------------
                         slack                                  7.309    

Slack (MET) :             7.309ns  (required time - arrival time)
  Source:                 uut/ldpc_i/ldpc_1_0/inst/u1/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uut/ldpc_i/ldpc_1_0/inst/u1/cnt1_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.970ns  (logic 0.302ns (15.333%)  route 1.668ns (84.667%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.280ns = ( 11.280 - 10.000 ) 
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    -0.120ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=110, routed)         1.444     1.444    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.998    -1.554 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.463    -0.091    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     0.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout1_buf/O
                         net (fo=133, routed)         1.448     1.450    uut/ldpc_i/ldpc_1_0/inst/u1/wr_clk
    SLICE_X132Y259       FDCE                                         r  uut/ldpc_i/ldpc_1_0/inst/u1/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y259       FDCE (Prop_fdce_C_Q)         0.259     1.709 f  uut/ldpc_i/ldpc_1_0/inst/u1/cnt_reg[1]/Q
                         net (fo=6, routed)           0.881     2.590    uut/ldpc_i/ldpc_1_0/inst/u1/cnt_reg_n_0_[1]
    SLICE_X130Y259       LUT3 (Prop_lut3_I1_O)        0.043     2.633 r  uut/ldpc_i/ldpc_1_0/inst/u1/cnt1[5]_i_1/O
                         net (fo=6, routed)           0.787     3.420    uut/ldpc_i/ldpc_1_0/inst/u1/add_cnt1
    SLICE_X133Y258       FDCE                                         r  uut/ldpc_i/ldpc_1_0/inst/u1/cnt1_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=110, routed)         1.287    11.287    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.721     8.566 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.353     9.919    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    10.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout2_buf/O
                         net (fo=2063, routed)        1.278    11.280    uut/ldpc_i/ldpc_1_0/inst/u1/rd_clk
    SLICE_X133Y258       FDCE                                         r  uut/ldpc_i/ldpc_1_0/inst/u1/cnt1_reg[2]/C
                         clock pessimism             -0.120    11.160    
                         clock uncertainty           -0.231    10.929    
    SLICE_X133Y258       FDCE (Setup_fdce_C_CE)      -0.201    10.728    uut/ldpc_i/ldpc_1_0/inst/u1/cnt1_reg[2]
  -------------------------------------------------------------------
                         required time                         10.728    
                         arrival time                          -3.420    
  -------------------------------------------------------------------
                         slack                                  7.309    

Slack (MET) :             7.309ns  (required time - arrival time)
  Source:                 uut/ldpc_i/ldpc_1_0/inst/u1/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uut/ldpc_i/ldpc_1_0/inst/u1/cnt1_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.970ns  (logic 0.302ns (15.333%)  route 1.668ns (84.667%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.280ns = ( 11.280 - 10.000 ) 
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    -0.120ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=110, routed)         1.444     1.444    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.998    -1.554 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.463    -0.091    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     0.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout1_buf/O
                         net (fo=133, routed)         1.448     1.450    uut/ldpc_i/ldpc_1_0/inst/u1/wr_clk
    SLICE_X132Y259       FDCE                                         r  uut/ldpc_i/ldpc_1_0/inst/u1/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y259       FDCE (Prop_fdce_C_Q)         0.259     1.709 f  uut/ldpc_i/ldpc_1_0/inst/u1/cnt_reg[1]/Q
                         net (fo=6, routed)           0.881     2.590    uut/ldpc_i/ldpc_1_0/inst/u1/cnt_reg_n_0_[1]
    SLICE_X130Y259       LUT3 (Prop_lut3_I1_O)        0.043     2.633 r  uut/ldpc_i/ldpc_1_0/inst/u1/cnt1[5]_i_1/O
                         net (fo=6, routed)           0.787     3.420    uut/ldpc_i/ldpc_1_0/inst/u1/add_cnt1
    SLICE_X133Y258       FDCE                                         r  uut/ldpc_i/ldpc_1_0/inst/u1/cnt1_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=110, routed)         1.287    11.287    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.721     8.566 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.353     9.919    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    10.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout2_buf/O
                         net (fo=2063, routed)        1.278    11.280    uut/ldpc_i/ldpc_1_0/inst/u1/rd_clk
    SLICE_X133Y258       FDCE                                         r  uut/ldpc_i/ldpc_1_0/inst/u1/cnt1_reg[3]/C
                         clock pessimism             -0.120    11.160    
                         clock uncertainty           -0.231    10.929    
    SLICE_X133Y258       FDCE (Setup_fdce_C_CE)      -0.201    10.728    uut/ldpc_i/ldpc_1_0/inst/u1/cnt1_reg[3]
  -------------------------------------------------------------------
                         required time                         10.728    
                         arrival time                          -3.420    
  -------------------------------------------------------------------
                         slack                                  7.309    

Slack (MET) :             7.310ns  (required time - arrival time)
  Source:                 uut/ldpc_i/ldpc_1_0/inst/u1/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uut/ldpc_i/ldpc_1_0/inst/u1/cnt1_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.203ns  (logic 0.484ns (21.972%)  route 1.719ns (78.028%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.280ns = ( 11.280 - 10.000 ) 
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    -0.120ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=110, routed)         1.444     1.444    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.998    -1.554 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.463    -0.091    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     0.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout1_buf/O
                         net (fo=133, routed)         1.448     1.450    uut/ldpc_i/ldpc_1_0/inst/u1/wr_clk
    SLICE_X132Y259       FDCE                                         r  uut/ldpc_i/ldpc_1_0/inst/u1/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y259       FDCE (Prop_fdce_C_Q)         0.259     1.709 r  uut/ldpc_i/ldpc_1_0/inst/u1/cnt_reg[1]/Q
                         net (fo=6, routed)           0.903     2.612    uut/ldpc_i/ldpc_1_0/inst/u1/cnt_reg_n_0_[1]
    SLICE_X132Y258       LUT4 (Prop_lut4_I1_O)        0.050     2.662 r  uut/ldpc_i/ldpc_1_0/inst/u1/cnt1[5]_i_5/O
                         net (fo=1, routed)           0.372     3.034    uut/ldpc_i/ldpc_1_0/inst/u1/cnt1[5]_i_5_n_0
    SLICE_X132Y258       LUT6 (Prop_lut6_I5_O)        0.132     3.166 r  uut/ldpc_i/ldpc_1_0/inst/u1/cnt1[5]_i_3/O
                         net (fo=5, routed)           0.444     3.610    uut/ldpc_i/ldpc_1_0/inst/u1/cnt1[5]_i_3_n_0
    SLICE_X133Y258       LUT3 (Prop_lut3_I0_O)        0.043     3.653 r  uut/ldpc_i/ldpc_1_0/inst/u1/cnt1[1]_i_1/O
                         net (fo=1, routed)           0.000     3.653    uut/ldpc_i/ldpc_1_0/inst/u1/p_0_in[1]
    SLICE_X133Y258       FDCE                                         r  uut/ldpc_i/ldpc_1_0/inst/u1/cnt1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=110, routed)         1.287    11.287    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.721     8.566 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.353     9.919    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    10.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout2_buf/O
                         net (fo=2063, routed)        1.278    11.280    uut/ldpc_i/ldpc_1_0/inst/u1/rd_clk
    SLICE_X133Y258       FDCE                                         r  uut/ldpc_i/ldpc_1_0/inst/u1/cnt1_reg[1]/C
                         clock pessimism             -0.120    11.160    
                         clock uncertainty           -0.231    10.929    
    SLICE_X133Y258       FDCE (Setup_fdce_C_D)        0.034    10.963    uut/ldpc_i/ldpc_1_0/inst/u1/cnt1_reg[1]
  -------------------------------------------------------------------
                         required time                         10.963    
                         arrival time                          -3.653    
  -------------------------------------------------------------------
                         slack                                  7.310    

Slack (MET) :             7.442ns  (required time - arrival time)
  Source:                 uut/ldpc_i/ldpc_1_0/inst/u1/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uut/ldpc_i/ldpc_1_0/inst/u1/cnt1_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.859ns  (logic 0.302ns (16.243%)  route 1.557ns (83.757%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.280ns = ( 11.280 - 10.000 ) 
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    -0.120ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=110, routed)         1.444     1.444    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.998    -1.554 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.463    -0.091    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     0.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout1_buf/O
                         net (fo=133, routed)         1.448     1.450    uut/ldpc_i/ldpc_1_0/inst/u1/wr_clk
    SLICE_X132Y259       FDCE                                         r  uut/ldpc_i/ldpc_1_0/inst/u1/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y259       FDCE (Prop_fdce_C_Q)         0.259     1.709 f  uut/ldpc_i/ldpc_1_0/inst/u1/cnt_reg[1]/Q
                         net (fo=6, routed)           0.881     2.590    uut/ldpc_i/ldpc_1_0/inst/u1/cnt_reg_n_0_[1]
    SLICE_X130Y259       LUT3 (Prop_lut3_I1_O)        0.043     2.633 r  uut/ldpc_i/ldpc_1_0/inst/u1/cnt1[5]_i_1/O
                         net (fo=6, routed)           0.676     3.309    uut/ldpc_i/ldpc_1_0/inst/u1/add_cnt1
    SLICE_X132Y258       FDCE                                         r  uut/ldpc_i/ldpc_1_0/inst/u1/cnt1_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=110, routed)         1.287    11.287    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.721     8.566 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.353     9.919    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    10.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout2_buf/O
                         net (fo=2063, routed)        1.278    11.280    uut/ldpc_i/ldpc_1_0/inst/u1/rd_clk
    SLICE_X132Y258       FDCE                                         r  uut/ldpc_i/ldpc_1_0/inst/u1/cnt1_reg[4]/C
                         clock pessimism             -0.120    11.160    
                         clock uncertainty           -0.231    10.929    
    SLICE_X132Y258       FDCE (Setup_fdce_C_CE)      -0.178    10.751    uut/ldpc_i/ldpc_1_0/inst/u1/cnt1_reg[4]
  -------------------------------------------------------------------
                         required time                         10.751    
                         arrival time                          -3.309    
  -------------------------------------------------------------------
                         slack                                  7.442    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 uut/ldpc_i/ldpc_1_0/inst/u1/cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uut/ldpc_i/ldpc_1_0/inst/u1/cnt1_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.858ns  (logic 0.171ns (19.940%)  route 0.687ns (80.060%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.883ns
    Source Clock Delay      (SCD):    0.657ns
    Clock Pessimism Removal (CPR):    -0.069ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=110, routed)         0.612     0.612    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.228    -0.616 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -0.024    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout1_buf/O
                         net (fo=133, routed)         0.655     0.657    uut/ldpc_i/ldpc_1_0/inst/u1/wr_clk
    SLICE_X132Y259       FDCE                                         r  uut/ldpc_i/ldpc_1_0/inst/u1/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y259       FDCE (Prop_fdce_C_Q)         0.107     0.764 r  uut/ldpc_i/ldpc_1_0/inst/u1/cnt_reg[2]/Q
                         net (fo=5, routed)           0.325     1.089    uut/ldpc_i/ldpc_1_0/inst/u1/cnt_reg_n_0_[2]
    SLICE_X130Y259       LUT3 (Prop_lut3_I2_O)        0.064     1.153 r  uut/ldpc_i/ldpc_1_0/inst/u1/cnt1[5]_i_1/O
                         net (fo=6, routed)           0.361     1.515    uut/ldpc_i/ldpc_1_0/inst/u1/add_cnt1
    SLICE_X132Y258       FDCE                                         r  uut/ldpc_i/ldpc_1_0/inst/u1/cnt1_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=110, routed)         0.823     0.823    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.508    -0.685 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.657    -0.028    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout2_buf/O
                         net (fo=2063, routed)        0.881     0.883    uut/ldpc_i/ldpc_1_0/inst/u1/rd_clk
    SLICE_X132Y258       FDCE                                         r  uut/ldpc_i/ldpc_1_0/inst/u1/cnt1_reg[4]/C
                         clock pessimism              0.069     0.952    
                         clock uncertainty            0.231     1.183    
    SLICE_X132Y258       FDCE (Hold_fdce_C_CE)        0.030     1.213    uut/ldpc_i/ldpc_1_0/inst/u1/cnt1_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.213    
                         arrival time                           1.515    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 uut/ldpc_i/ldpc_1_0/inst/u1/cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uut/ldpc_i/ldpc_1_0/inst/u1/cnt1_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.858ns  (logic 0.171ns (19.940%)  route 0.687ns (80.060%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.883ns
    Source Clock Delay      (SCD):    0.657ns
    Clock Pessimism Removal (CPR):    -0.069ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=110, routed)         0.612     0.612    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.228    -0.616 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -0.024    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout1_buf/O
                         net (fo=133, routed)         0.655     0.657    uut/ldpc_i/ldpc_1_0/inst/u1/wr_clk
    SLICE_X132Y259       FDCE                                         r  uut/ldpc_i/ldpc_1_0/inst/u1/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y259       FDCE (Prop_fdce_C_Q)         0.107     0.764 r  uut/ldpc_i/ldpc_1_0/inst/u1/cnt_reg[2]/Q
                         net (fo=5, routed)           0.325     1.089    uut/ldpc_i/ldpc_1_0/inst/u1/cnt_reg_n_0_[2]
    SLICE_X130Y259       LUT3 (Prop_lut3_I2_O)        0.064     1.153 r  uut/ldpc_i/ldpc_1_0/inst/u1/cnt1[5]_i_1/O
                         net (fo=6, routed)           0.361     1.515    uut/ldpc_i/ldpc_1_0/inst/u1/add_cnt1
    SLICE_X132Y258       FDCE                                         r  uut/ldpc_i/ldpc_1_0/inst/u1/cnt1_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=110, routed)         0.823     0.823    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.508    -0.685 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.657    -0.028    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout2_buf/O
                         net (fo=2063, routed)        0.881     0.883    uut/ldpc_i/ldpc_1_0/inst/u1/rd_clk
    SLICE_X132Y258       FDCE                                         r  uut/ldpc_i/ldpc_1_0/inst/u1/cnt1_reg[5]/C
                         clock pessimism              0.069     0.952    
                         clock uncertainty            0.231     1.183    
    SLICE_X132Y258       FDCE (Hold_fdce_C_CE)        0.030     1.213    uut/ldpc_i/ldpc_1_0/inst/u1/cnt1_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.213    
                         arrival time                           1.515    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.336ns  (arrival time - required time)
  Source:                 uut/ldpc_i/ldpc_1_0/inst/u1/cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uut/ldpc_i/ldpc_1_0/inst/u1/rd_en_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.899ns  (logic 0.146ns (16.239%)  route 0.753ns (83.761%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.292ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.880ns
    Source Clock Delay      (SCD):    0.657ns
    Clock Pessimism Removal (CPR):    -0.069ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=110, routed)         0.612     0.612    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.228    -0.616 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -0.024    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout1_buf/O
                         net (fo=133, routed)         0.655     0.657    uut/ldpc_i/ldpc_1_0/inst/u1/wr_clk
    SLICE_X132Y259       FDCE                                         r  uut/ldpc_i/ldpc_1_0/inst/u1/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y259       FDCE (Prop_fdce_C_Q)         0.118     0.775 f  uut/ldpc_i/ldpc_1_0/inst/u1/cnt_reg[0]/Q
                         net (fo=6, routed)           0.354     1.129    uut/ldpc_i/ldpc_1_0/inst/u1/cnt_reg_n_0_[0]
    SLICE_X132Y258       LUT5 (Prop_lut5_I3_O)        0.028     1.157 r  uut/ldpc_i/ldpc_1_0/inst/u1/rd_en_i_1/O
                         net (fo=1, routed)           0.399     1.556    uut/ldpc_i/ldpc_1_0/inst/u1/rd_start
    SLICE_X131Y258       FDCE                                         r  uut/ldpc_i/ldpc_1_0/inst/u1/rd_en_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=110, routed)         0.823     0.823    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.508    -0.685 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.657    -0.028    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout2_buf/O
                         net (fo=2063, routed)        0.878     0.880    uut/ldpc_i/ldpc_1_0/inst/u1/rd_clk
    SLICE_X131Y258       FDCE                                         r  uut/ldpc_i/ldpc_1_0/inst/u1/rd_en_reg/C
                         clock pessimism              0.069     0.949    
                         clock uncertainty            0.231     1.180    
    SLICE_X131Y258       FDCE (Hold_fdce_C_D)         0.040     1.220    uut/ldpc_i/ldpc_1_0/inst/u1/rd_en_reg
  -------------------------------------------------------------------
                         required time                         -1.220    
                         arrival time                           1.556    
  -------------------------------------------------------------------
                         slack                                  0.336    

Slack (MET) :             0.374ns  (arrival time - required time)
  Source:                 uut/ldpc_i/ldpc_1_0/inst/u1/cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uut/ldpc_i/ldpc_1_0/inst/u1/cnt1_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.910ns  (logic 0.171ns (18.793%)  route 0.739ns (81.207%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.883ns
    Source Clock Delay      (SCD):    0.657ns
    Clock Pessimism Removal (CPR):    -0.069ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=110, routed)         0.612     0.612    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.228    -0.616 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -0.024    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout1_buf/O
                         net (fo=133, routed)         0.655     0.657    uut/ldpc_i/ldpc_1_0/inst/u1/wr_clk
    SLICE_X132Y259       FDCE                                         r  uut/ldpc_i/ldpc_1_0/inst/u1/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y259       FDCE (Prop_fdce_C_Q)         0.107     0.764 r  uut/ldpc_i/ldpc_1_0/inst/u1/cnt_reg[2]/Q
                         net (fo=5, routed)           0.325     1.089    uut/ldpc_i/ldpc_1_0/inst/u1/cnt_reg_n_0_[2]
    SLICE_X130Y259       LUT3 (Prop_lut3_I2_O)        0.064     1.153 r  uut/ldpc_i/ldpc_1_0/inst/u1/cnt1[5]_i_1/O
                         net (fo=6, routed)           0.414     1.567    uut/ldpc_i/ldpc_1_0/inst/u1/add_cnt1
    SLICE_X133Y258       FDCE                                         r  uut/ldpc_i/ldpc_1_0/inst/u1/cnt1_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=110, routed)         0.823     0.823    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.508    -0.685 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.657    -0.028    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout2_buf/O
                         net (fo=2063, routed)        0.881     0.883    uut/ldpc_i/ldpc_1_0/inst/u1/rd_clk
    SLICE_X133Y258       FDCE                                         r  uut/ldpc_i/ldpc_1_0/inst/u1/cnt1_reg[0]/C
                         clock pessimism              0.069     0.952    
                         clock uncertainty            0.231     1.183    
    SLICE_X133Y258       FDCE (Hold_fdce_C_CE)        0.010     1.193    uut/ldpc_i/ldpc_1_0/inst/u1/cnt1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.193    
                         arrival time                           1.567    
  -------------------------------------------------------------------
                         slack                                  0.374    

Slack (MET) :             0.374ns  (arrival time - required time)
  Source:                 uut/ldpc_i/ldpc_1_0/inst/u1/cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uut/ldpc_i/ldpc_1_0/inst/u1/cnt1_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.910ns  (logic 0.171ns (18.793%)  route 0.739ns (81.207%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.883ns
    Source Clock Delay      (SCD):    0.657ns
    Clock Pessimism Removal (CPR):    -0.069ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=110, routed)         0.612     0.612    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.228    -0.616 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -0.024    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout1_buf/O
                         net (fo=133, routed)         0.655     0.657    uut/ldpc_i/ldpc_1_0/inst/u1/wr_clk
    SLICE_X132Y259       FDCE                                         r  uut/ldpc_i/ldpc_1_0/inst/u1/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y259       FDCE (Prop_fdce_C_Q)         0.107     0.764 r  uut/ldpc_i/ldpc_1_0/inst/u1/cnt_reg[2]/Q
                         net (fo=5, routed)           0.325     1.089    uut/ldpc_i/ldpc_1_0/inst/u1/cnt_reg_n_0_[2]
    SLICE_X130Y259       LUT3 (Prop_lut3_I2_O)        0.064     1.153 r  uut/ldpc_i/ldpc_1_0/inst/u1/cnt1[5]_i_1/O
                         net (fo=6, routed)           0.414     1.567    uut/ldpc_i/ldpc_1_0/inst/u1/add_cnt1
    SLICE_X133Y258       FDCE                                         r  uut/ldpc_i/ldpc_1_0/inst/u1/cnt1_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=110, routed)         0.823     0.823    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.508    -0.685 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.657    -0.028    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout2_buf/O
                         net (fo=2063, routed)        0.881     0.883    uut/ldpc_i/ldpc_1_0/inst/u1/rd_clk
    SLICE_X133Y258       FDCE                                         r  uut/ldpc_i/ldpc_1_0/inst/u1/cnt1_reg[1]/C
                         clock pessimism              0.069     0.952    
                         clock uncertainty            0.231     1.183    
    SLICE_X133Y258       FDCE (Hold_fdce_C_CE)        0.010     1.193    uut/ldpc_i/ldpc_1_0/inst/u1/cnt1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.193    
                         arrival time                           1.567    
  -------------------------------------------------------------------
                         slack                                  0.374    

Slack (MET) :             0.374ns  (arrival time - required time)
  Source:                 uut/ldpc_i/ldpc_1_0/inst/u1/cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uut/ldpc_i/ldpc_1_0/inst/u1/cnt1_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.910ns  (logic 0.171ns (18.793%)  route 0.739ns (81.207%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.883ns
    Source Clock Delay      (SCD):    0.657ns
    Clock Pessimism Removal (CPR):    -0.069ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=110, routed)         0.612     0.612    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.228    -0.616 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -0.024    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout1_buf/O
                         net (fo=133, routed)         0.655     0.657    uut/ldpc_i/ldpc_1_0/inst/u1/wr_clk
    SLICE_X132Y259       FDCE                                         r  uut/ldpc_i/ldpc_1_0/inst/u1/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y259       FDCE (Prop_fdce_C_Q)         0.107     0.764 r  uut/ldpc_i/ldpc_1_0/inst/u1/cnt_reg[2]/Q
                         net (fo=5, routed)           0.325     1.089    uut/ldpc_i/ldpc_1_0/inst/u1/cnt_reg_n_0_[2]
    SLICE_X130Y259       LUT3 (Prop_lut3_I2_O)        0.064     1.153 r  uut/ldpc_i/ldpc_1_0/inst/u1/cnt1[5]_i_1/O
                         net (fo=6, routed)           0.414     1.567    uut/ldpc_i/ldpc_1_0/inst/u1/add_cnt1
    SLICE_X133Y258       FDCE                                         r  uut/ldpc_i/ldpc_1_0/inst/u1/cnt1_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=110, routed)         0.823     0.823    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.508    -0.685 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.657    -0.028    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout2_buf/O
                         net (fo=2063, routed)        0.881     0.883    uut/ldpc_i/ldpc_1_0/inst/u1/rd_clk
    SLICE_X133Y258       FDCE                                         r  uut/ldpc_i/ldpc_1_0/inst/u1/cnt1_reg[2]/C
                         clock pessimism              0.069     0.952    
                         clock uncertainty            0.231     1.183    
    SLICE_X133Y258       FDCE (Hold_fdce_C_CE)        0.010     1.193    uut/ldpc_i/ldpc_1_0/inst/u1/cnt1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.193    
                         arrival time                           1.567    
  -------------------------------------------------------------------
                         slack                                  0.374    

Slack (MET) :             0.374ns  (arrival time - required time)
  Source:                 uut/ldpc_i/ldpc_1_0/inst/u1/cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uut/ldpc_i/ldpc_1_0/inst/u1/cnt1_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.910ns  (logic 0.171ns (18.793%)  route 0.739ns (81.207%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.883ns
    Source Clock Delay      (SCD):    0.657ns
    Clock Pessimism Removal (CPR):    -0.069ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=110, routed)         0.612     0.612    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.228    -0.616 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -0.024    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout1_buf/O
                         net (fo=133, routed)         0.655     0.657    uut/ldpc_i/ldpc_1_0/inst/u1/wr_clk
    SLICE_X132Y259       FDCE                                         r  uut/ldpc_i/ldpc_1_0/inst/u1/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y259       FDCE (Prop_fdce_C_Q)         0.107     0.764 r  uut/ldpc_i/ldpc_1_0/inst/u1/cnt_reg[2]/Q
                         net (fo=5, routed)           0.325     1.089    uut/ldpc_i/ldpc_1_0/inst/u1/cnt_reg_n_0_[2]
    SLICE_X130Y259       LUT3 (Prop_lut3_I2_O)        0.064     1.153 r  uut/ldpc_i/ldpc_1_0/inst/u1/cnt1[5]_i_1/O
                         net (fo=6, routed)           0.414     1.567    uut/ldpc_i/ldpc_1_0/inst/u1/add_cnt1
    SLICE_X133Y258       FDCE                                         r  uut/ldpc_i/ldpc_1_0/inst/u1/cnt1_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=110, routed)         0.823     0.823    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.508    -0.685 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.657    -0.028    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout2_buf/O
                         net (fo=2063, routed)        0.881     0.883    uut/ldpc_i/ldpc_1_0/inst/u1/rd_clk
    SLICE_X133Y258       FDCE                                         r  uut/ldpc_i/ldpc_1_0/inst/u1/cnt1_reg[3]/C
                         clock pessimism              0.069     0.952    
                         clock uncertainty            0.231     1.183    
    SLICE_X133Y258       FDCE (Hold_fdce_C_CE)        0.010     1.193    uut/ldpc_i/ldpc_1_0/inst/u1/cnt1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.193    
                         arrival time                           1.567    
  -------------------------------------------------------------------
                         slack                                  0.374    

Slack (MET) :             0.432ns  (arrival time - required time)
  Source:                 uut/ldpc_i/ldpc_1_0/inst/u1/cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uut/ldpc_i/ldpc_1_0/inst/u1/cnt1_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.018ns  (logic 0.240ns (23.576%)  route 0.778ns (76.424%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.883ns
    Source Clock Delay      (SCD):    0.657ns
    Clock Pessimism Removal (CPR):    -0.069ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=110, routed)         0.612     0.612    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.228    -0.616 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -0.024    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout1_buf/O
                         net (fo=133, routed)         0.655     0.657    uut/ldpc_i/ldpc_1_0/inst/u1/wr_clk
    SLICE_X132Y259       FDCE                                         r  uut/ldpc_i/ldpc_1_0/inst/u1/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y259       FDCE (Prop_fdce_C_Q)         0.118     0.775 r  uut/ldpc_i/ldpc_1_0/inst/u1/cnt_reg[0]/Q
                         net (fo=6, routed)           0.354     1.129    uut/ldpc_i/ldpc_1_0/inst/u1/cnt_reg_n_0_[0]
    SLICE_X132Y258       LUT4 (Prop_lut4_I0_O)        0.026     1.155 r  uut/ldpc_i/ldpc_1_0/inst/u1/cnt1[5]_i_5/O
                         net (fo=1, routed)           0.194     1.349    uut/ldpc_i/ldpc_1_0/inst/u1/cnt1[5]_i_5_n_0
    SLICE_X132Y258       LUT6 (Prop_lut6_I5_O)        0.068     1.417 r  uut/ldpc_i/ldpc_1_0/inst/u1/cnt1[5]_i_3/O
                         net (fo=5, routed)           0.230     1.647    uut/ldpc_i/ldpc_1_0/inst/u1/cnt1[5]_i_3_n_0
    SLICE_X133Y258       LUT3 (Prop_lut3_I0_O)        0.028     1.675 r  uut/ldpc_i/ldpc_1_0/inst/u1/cnt1[1]_i_1/O
                         net (fo=1, routed)           0.000     1.675    uut/ldpc_i/ldpc_1_0/inst/u1/p_0_in[1]
    SLICE_X133Y258       FDCE                                         r  uut/ldpc_i/ldpc_1_0/inst/u1/cnt1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=110, routed)         0.823     0.823    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.508    -0.685 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.657    -0.028    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout2_buf/O
                         net (fo=2063, routed)        0.881     0.883    uut/ldpc_i/ldpc_1_0/inst/u1/rd_clk
    SLICE_X133Y258       FDCE                                         r  uut/ldpc_i/ldpc_1_0/inst/u1/cnt1_reg[1]/C
                         clock pessimism              0.069     0.952    
                         clock uncertainty            0.231     1.183    
    SLICE_X133Y258       FDCE (Hold_fdce_C_D)         0.060     1.243    uut/ldpc_i/ldpc_1_0/inst/u1/cnt1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.243    
                         arrival time                           1.675    
  -------------------------------------------------------------------
                         slack                                  0.432    

Slack (MET) :             0.465ns  (arrival time - required time)
  Source:                 uut/ldpc_i/ldpc_1_0/inst/u1/cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uut/ldpc_i/ldpc_1_0/inst/u1/cnt1_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.065ns  (logic 0.245ns (22.994%)  route 0.820ns (77.006%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.883ns
    Source Clock Delay      (SCD):    0.657ns
    Clock Pessimism Removal (CPR):    -0.069ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=110, routed)         0.612     0.612    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.228    -0.616 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -0.024    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout1_buf/O
                         net (fo=133, routed)         0.655     0.657    uut/ldpc_i/ldpc_1_0/inst/u1/wr_clk
    SLICE_X132Y259       FDCE                                         r  uut/ldpc_i/ldpc_1_0/inst/u1/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y259       FDCE (Prop_fdce_C_Q)         0.118     0.775 r  uut/ldpc_i/ldpc_1_0/inst/u1/cnt_reg[0]/Q
                         net (fo=6, routed)           0.354     1.129    uut/ldpc_i/ldpc_1_0/inst/u1/cnt_reg_n_0_[0]
    SLICE_X132Y258       LUT4 (Prop_lut4_I0_O)        0.026     1.155 r  uut/ldpc_i/ldpc_1_0/inst/u1/cnt1[5]_i_5/O
                         net (fo=1, routed)           0.194     1.349    uut/ldpc_i/ldpc_1_0/inst/u1/cnt1[5]_i_5_n_0
    SLICE_X132Y258       LUT6 (Prop_lut6_I5_O)        0.068     1.417 r  uut/ldpc_i/ldpc_1_0/inst/u1/cnt1[5]_i_3/O
                         net (fo=5, routed)           0.272     1.689    uut/ldpc_i/ldpc_1_0/inst/u1/cnt1[5]_i_3_n_0
    SLICE_X133Y258       LUT5 (Prop_lut5_I0_O)        0.033     1.722 r  uut/ldpc_i/ldpc_1_0/inst/u1/cnt1[3]_i_1/O
                         net (fo=1, routed)           0.000     1.722    uut/ldpc_i/ldpc_1_0/inst/u1/p_0_in[3]
    SLICE_X133Y258       FDCE                                         r  uut/ldpc_i/ldpc_1_0/inst/u1/cnt1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=110, routed)         0.823     0.823    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.508    -0.685 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.657    -0.028    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout2_buf/O
                         net (fo=2063, routed)        0.881     0.883    uut/ldpc_i/ldpc_1_0/inst/u1/rd_clk
    SLICE_X133Y258       FDCE                                         r  uut/ldpc_i/ldpc_1_0/inst/u1/cnt1_reg[3]/C
                         clock pessimism              0.069     0.952    
                         clock uncertainty            0.231     1.183    
    SLICE_X133Y258       FDCE (Hold_fdce_C_D)         0.075     1.258    uut/ldpc_i/ldpc_1_0/inst/u1/cnt1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.258    
                         arrival time                           1.722    
  -------------------------------------------------------------------
                         slack                                  0.465    

Slack (MET) :             0.475ns  (arrival time - required time)
  Source:                 uut/ldpc_i/ldpc_1_0/inst/u1/cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uut/ldpc_i/ldpc_1_0/inst/u1/cnt1_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.060ns  (logic 0.240ns (22.631%)  route 0.820ns (77.369%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.883ns
    Source Clock Delay      (SCD):    0.657ns
    Clock Pessimism Removal (CPR):    -0.069ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=110, routed)         0.612     0.612    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.228    -0.616 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.592    -0.024    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout1_buf/O
                         net (fo=133, routed)         0.655     0.657    uut/ldpc_i/ldpc_1_0/inst/u1/wr_clk
    SLICE_X132Y259       FDCE                                         r  uut/ldpc_i/ldpc_1_0/inst/u1/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y259       FDCE (Prop_fdce_C_Q)         0.118     0.775 r  uut/ldpc_i/ldpc_1_0/inst/u1/cnt_reg[0]/Q
                         net (fo=6, routed)           0.354     1.129    uut/ldpc_i/ldpc_1_0/inst/u1/cnt_reg_n_0_[0]
    SLICE_X132Y258       LUT4 (Prop_lut4_I0_O)        0.026     1.155 r  uut/ldpc_i/ldpc_1_0/inst/u1/cnt1[5]_i_5/O
                         net (fo=1, routed)           0.194     1.349    uut/ldpc_i/ldpc_1_0/inst/u1/cnt1[5]_i_5_n_0
    SLICE_X132Y258       LUT6 (Prop_lut6_I5_O)        0.068     1.417 r  uut/ldpc_i/ldpc_1_0/inst/u1/cnt1[5]_i_3/O
                         net (fo=5, routed)           0.272     1.689    uut/ldpc_i/ldpc_1_0/inst/u1/cnt1[5]_i_3_n_0
    SLICE_X133Y258       LUT4 (Prop_lut4_I0_O)        0.028     1.717 r  uut/ldpc_i/ldpc_1_0/inst/u1/cnt1[2]_i_1/O
                         net (fo=1, routed)           0.000     1.717    uut/ldpc_i/ldpc_1_0/inst/u1/p_0_in[2]
    SLICE_X133Y258       FDCE                                         r  uut/ldpc_i/ldpc_1_0/inst/u1/cnt1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=110, routed)         0.823     0.823    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.508    -0.685 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.657    -0.028    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout2_buf/O
                         net (fo=2063, routed)        0.881     0.883    uut/ldpc_i/ldpc_1_0/inst/u1/rd_clk
    SLICE_X133Y258       FDCE                                         r  uut/ldpc_i/ldpc_1_0/inst/u1/cnt1_reg[2]/C
                         clock pessimism              0.069     0.952    
                         clock uncertainty            0.231     1.183    
    SLICE_X133Y258       FDCE (Hold_fdce_C_D)         0.060     1.243    uut/ldpc_i/ldpc_1_0/inst/u1/cnt1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.243    
                         arrival time                           1.717    
  -------------------------------------------------------------------
                         slack                                  0.475    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       16.461ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.960ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.461ns  (required time - arrival time)
  Source:                 gt0_rxresetdone_r3_reg/C
                            (rising edge-triggered cell FDCE clocked by lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uut/ldpc_i/ldpc_1_0/inst/u1/data_temp_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.834ns  (logic 0.330ns (17.994%)  route 1.504ns (82.006%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.279ns = ( 21.279 - 20.000 ) 
    Source Clock Delay      (SCD):    2.500ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.272ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.162ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.119     1.119    lpdc_test_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.212 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=110, routed)         1.288     2.500    gt0_rxusrclk2_i
    SLICE_X133Y248       FDCE                                         r  gt0_rxresetdone_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y248       FDCE (Prop_fdce_C_Q)         0.204     2.704 r  gt0_rxresetdone_r3_reg/Q
                         net (fo=7, routed)           0.565     3.269    uut/ldpc_i/ldpc_1_0/inst/u1/rst_n
    SLICE_X128Y247       LUT1 (Prop_lut1_I0_O)        0.126     3.395 f  uut/ldpc_i/ldpc_1_0/inst/u1/fifo_i_1/O
                         net (fo=29, routed)          0.939     4.334    uut/ldpc_i/ldpc_1_0/inst/u1/fifo_i_1_n_0
    SLICE_X133Y260       FDCE                                         f  uut/ldpc_i/ldpc_1_0/inst/u1/data_temp_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=110, routed)         1.287    21.287    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.721    18.566 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.353    19.919    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    20.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout1_buf/O
                         net (fo=133, routed)         1.277    21.279    uut/ldpc_i/ldpc_1_0/inst/u1/wr_clk
    SLICE_X133Y260       FDCE                                         r  uut/ldpc_i/ldpc_1_0/inst/u1/data_temp_reg[0]/C
                         clock pessimism              0.000    21.279    
                         clock uncertainty           -0.272    21.007    
    SLICE_X133Y260       FDCE (Recov_fdce_C_CLR)     -0.212    20.795    uut/ldpc_i/ldpc_1_0/inst/u1/data_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         20.795    
                         arrival time                          -4.334    
  -------------------------------------------------------------------
                         slack                                 16.461    

Slack (MET) :             16.461ns  (required time - arrival time)
  Source:                 gt0_rxresetdone_r3_reg/C
                            (rising edge-triggered cell FDCE clocked by lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uut/ldpc_i/ldpc_1_0/inst/u1/data_temp_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.834ns  (logic 0.330ns (17.994%)  route 1.504ns (82.006%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.279ns = ( 21.279 - 20.000 ) 
    Source Clock Delay      (SCD):    2.500ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.272ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.162ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.119     1.119    lpdc_test_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.212 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=110, routed)         1.288     2.500    gt0_rxusrclk2_i
    SLICE_X133Y248       FDCE                                         r  gt0_rxresetdone_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y248       FDCE (Prop_fdce_C_Q)         0.204     2.704 r  gt0_rxresetdone_r3_reg/Q
                         net (fo=7, routed)           0.565     3.269    uut/ldpc_i/ldpc_1_0/inst/u1/rst_n
    SLICE_X128Y247       LUT1 (Prop_lut1_I0_O)        0.126     3.395 f  uut/ldpc_i/ldpc_1_0/inst/u1/fifo_i_1/O
                         net (fo=29, routed)          0.939     4.334    uut/ldpc_i/ldpc_1_0/inst/u1/fifo_i_1_n_0
    SLICE_X133Y260       FDCE                                         f  uut/ldpc_i/ldpc_1_0/inst/u1/data_temp_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=110, routed)         1.287    21.287    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.721    18.566 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.353    19.919    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    20.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout1_buf/O
                         net (fo=133, routed)         1.277    21.279    uut/ldpc_i/ldpc_1_0/inst/u1/wr_clk
    SLICE_X133Y260       FDCE                                         r  uut/ldpc_i/ldpc_1_0/inst/u1/data_temp_reg[1]/C
                         clock pessimism              0.000    21.279    
                         clock uncertainty           -0.272    21.007    
    SLICE_X133Y260       FDCE (Recov_fdce_C_CLR)     -0.212    20.795    uut/ldpc_i/ldpc_1_0/inst/u1/data_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         20.795    
                         arrival time                          -4.334    
  -------------------------------------------------------------------
                         slack                                 16.461    

Slack (MET) :             16.519ns  (required time - arrival time)
  Source:                 gt0_rxresetdone_r3_reg/C
                            (rising edge-triggered cell FDCE clocked by lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uut/ldpc_i/ldpc_1_0/inst/u1/data_temp_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.834ns  (logic 0.330ns (17.994%)  route 1.504ns (82.006%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.279ns = ( 21.279 - 20.000 ) 
    Source Clock Delay      (SCD):    2.500ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.272ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.162ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.119     1.119    lpdc_test_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.212 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=110, routed)         1.288     2.500    gt0_rxusrclk2_i
    SLICE_X133Y248       FDCE                                         r  gt0_rxresetdone_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y248       FDCE (Prop_fdce_C_Q)         0.204     2.704 r  gt0_rxresetdone_r3_reg/Q
                         net (fo=7, routed)           0.565     3.269    uut/ldpc_i/ldpc_1_0/inst/u1/rst_n
    SLICE_X128Y247       LUT1 (Prop_lut1_I0_O)        0.126     3.395 f  uut/ldpc_i/ldpc_1_0/inst/u1/fifo_i_1/O
                         net (fo=29, routed)          0.939     4.334    uut/ldpc_i/ldpc_1_0/inst/u1/fifo_i_1_n_0
    SLICE_X132Y260       FDCE                                         f  uut/ldpc_i/ldpc_1_0/inst/u1/data_temp_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=110, routed)         1.287    21.287    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.721    18.566 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.353    19.919    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    20.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout1_buf/O
                         net (fo=133, routed)         1.277    21.279    uut/ldpc_i/ldpc_1_0/inst/u1/wr_clk
    SLICE_X132Y260       FDCE                                         r  uut/ldpc_i/ldpc_1_0/inst/u1/data_temp_reg[2]/C
                         clock pessimism              0.000    21.279    
                         clock uncertainty           -0.272    21.007    
    SLICE_X132Y260       FDCE (Recov_fdce_C_CLR)     -0.154    20.853    uut/ldpc_i/ldpc_1_0/inst/u1/data_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         20.853    
                         arrival time                          -4.334    
  -------------------------------------------------------------------
                         slack                                 16.519    

Slack (MET) :             16.519ns  (required time - arrival time)
  Source:                 gt0_rxresetdone_r3_reg/C
                            (rising edge-triggered cell FDCE clocked by lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uut/ldpc_i/ldpc_1_0/inst/u1/data_temp_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.834ns  (logic 0.330ns (17.994%)  route 1.504ns (82.006%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.279ns = ( 21.279 - 20.000 ) 
    Source Clock Delay      (SCD):    2.500ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.272ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.162ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.119     1.119    lpdc_test_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.212 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=110, routed)         1.288     2.500    gt0_rxusrclk2_i
    SLICE_X133Y248       FDCE                                         r  gt0_rxresetdone_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y248       FDCE (Prop_fdce_C_Q)         0.204     2.704 r  gt0_rxresetdone_r3_reg/Q
                         net (fo=7, routed)           0.565     3.269    uut/ldpc_i/ldpc_1_0/inst/u1/rst_n
    SLICE_X128Y247       LUT1 (Prop_lut1_I0_O)        0.126     3.395 f  uut/ldpc_i/ldpc_1_0/inst/u1/fifo_i_1/O
                         net (fo=29, routed)          0.939     4.334    uut/ldpc_i/ldpc_1_0/inst/u1/fifo_i_1_n_0
    SLICE_X132Y260       FDCE                                         f  uut/ldpc_i/ldpc_1_0/inst/u1/data_temp_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=110, routed)         1.287    21.287    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.721    18.566 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.353    19.919    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    20.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout1_buf/O
                         net (fo=133, routed)         1.277    21.279    uut/ldpc_i/ldpc_1_0/inst/u1/wr_clk
    SLICE_X132Y260       FDCE                                         r  uut/ldpc_i/ldpc_1_0/inst/u1/data_temp_reg[3]/C
                         clock pessimism              0.000    21.279    
                         clock uncertainty           -0.272    21.007    
    SLICE_X132Y260       FDCE (Recov_fdce_C_CLR)     -0.154    20.853    uut/ldpc_i/ldpc_1_0/inst/u1/data_temp_reg[3]
  -------------------------------------------------------------------
                         required time                         20.853    
                         arrival time                          -4.334    
  -------------------------------------------------------------------
                         slack                                 16.519    

Slack (MET) :             16.519ns  (required time - arrival time)
  Source:                 gt0_rxresetdone_r3_reg/C
                            (rising edge-triggered cell FDCE clocked by lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uut/ldpc_i/ldpc_1_0/inst/u1/data_temp_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.834ns  (logic 0.330ns (17.994%)  route 1.504ns (82.006%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.279ns = ( 21.279 - 20.000 ) 
    Source Clock Delay      (SCD):    2.500ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.272ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.162ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.119     1.119    lpdc_test_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.212 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=110, routed)         1.288     2.500    gt0_rxusrclk2_i
    SLICE_X133Y248       FDCE                                         r  gt0_rxresetdone_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y248       FDCE (Prop_fdce_C_Q)         0.204     2.704 r  gt0_rxresetdone_r3_reg/Q
                         net (fo=7, routed)           0.565     3.269    uut/ldpc_i/ldpc_1_0/inst/u1/rst_n
    SLICE_X128Y247       LUT1 (Prop_lut1_I0_O)        0.126     3.395 f  uut/ldpc_i/ldpc_1_0/inst/u1/fifo_i_1/O
                         net (fo=29, routed)          0.939     4.334    uut/ldpc_i/ldpc_1_0/inst/u1/fifo_i_1_n_0
    SLICE_X132Y260       FDCE                                         f  uut/ldpc_i/ldpc_1_0/inst/u1/data_temp_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=110, routed)         1.287    21.287    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.721    18.566 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.353    19.919    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    20.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout1_buf/O
                         net (fo=133, routed)         1.277    21.279    uut/ldpc_i/ldpc_1_0/inst/u1/wr_clk
    SLICE_X132Y260       FDCE                                         r  uut/ldpc_i/ldpc_1_0/inst/u1/data_temp_reg[4]/C
                         clock pessimism              0.000    21.279    
                         clock uncertainty           -0.272    21.007    
    SLICE_X132Y260       FDCE (Recov_fdce_C_CLR)     -0.154    20.853    uut/ldpc_i/ldpc_1_0/inst/u1/data_temp_reg[4]
  -------------------------------------------------------------------
                         required time                         20.853    
                         arrival time                          -4.334    
  -------------------------------------------------------------------
                         slack                                 16.519    

Slack (MET) :             16.519ns  (required time - arrival time)
  Source:                 gt0_rxresetdone_r3_reg/C
                            (rising edge-triggered cell FDCE clocked by lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uut/ldpc_i/ldpc_1_0/inst/u1/data_temp_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.834ns  (logic 0.330ns (17.994%)  route 1.504ns (82.006%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.279ns = ( 21.279 - 20.000 ) 
    Source Clock Delay      (SCD):    2.500ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.272ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.162ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.119     1.119    lpdc_test_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.212 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=110, routed)         1.288     2.500    gt0_rxusrclk2_i
    SLICE_X133Y248       FDCE                                         r  gt0_rxresetdone_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y248       FDCE (Prop_fdce_C_Q)         0.204     2.704 r  gt0_rxresetdone_r3_reg/Q
                         net (fo=7, routed)           0.565     3.269    uut/ldpc_i/ldpc_1_0/inst/u1/rst_n
    SLICE_X128Y247       LUT1 (Prop_lut1_I0_O)        0.126     3.395 f  uut/ldpc_i/ldpc_1_0/inst/u1/fifo_i_1/O
                         net (fo=29, routed)          0.939     4.334    uut/ldpc_i/ldpc_1_0/inst/u1/fifo_i_1_n_0
    SLICE_X132Y260       FDCE                                         f  uut/ldpc_i/ldpc_1_0/inst/u1/data_temp_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=110, routed)         1.287    21.287    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.721    18.566 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.353    19.919    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    20.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout1_buf/O
                         net (fo=133, routed)         1.277    21.279    uut/ldpc_i/ldpc_1_0/inst/u1/wr_clk
    SLICE_X132Y260       FDCE                                         r  uut/ldpc_i/ldpc_1_0/inst/u1/data_temp_reg[5]/C
                         clock pessimism              0.000    21.279    
                         clock uncertainty           -0.272    21.007    
    SLICE_X132Y260       FDCE (Recov_fdce_C_CLR)     -0.154    20.853    uut/ldpc_i/ldpc_1_0/inst/u1/data_temp_reg[5]
  -------------------------------------------------------------------
                         required time                         20.853    
                         arrival time                          -4.334    
  -------------------------------------------------------------------
                         slack                                 16.519    

Slack (MET) :             16.548ns  (required time - arrival time)
  Source:                 gt0_rxresetdone_r3_reg/C
                            (rising edge-triggered cell FDCE clocked by lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uut/ldpc_i/ldpc_1_0/inst/u1/data_temp_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.748ns  (logic 0.330ns (18.882%)  route 1.418ns (81.118%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.280ns = ( 21.280 - 20.000 ) 
    Source Clock Delay      (SCD):    2.500ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.272ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.162ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.119     1.119    lpdc_test_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.212 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=110, routed)         1.288     2.500    gt0_rxusrclk2_i
    SLICE_X133Y248       FDCE                                         r  gt0_rxresetdone_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y248       FDCE (Prop_fdce_C_Q)         0.204     2.704 r  gt0_rxresetdone_r3_reg/Q
                         net (fo=7, routed)           0.565     3.269    uut/ldpc_i/ldpc_1_0/inst/u1/rst_n
    SLICE_X128Y247       LUT1 (Prop_lut1_I0_O)        0.126     3.395 f  uut/ldpc_i/ldpc_1_0/inst/u1/fifo_i_1/O
                         net (fo=29, routed)          0.853     4.248    uut/ldpc_i/ldpc_1_0/inst/u1/fifo_i_1_n_0
    SLICE_X133Y259       FDCE                                         f  uut/ldpc_i/ldpc_1_0/inst/u1/data_temp_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=110, routed)         1.287    21.287    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.721    18.566 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.353    19.919    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    20.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout1_buf/O
                         net (fo=133, routed)         1.278    21.280    uut/ldpc_i/ldpc_1_0/inst/u1/wr_clk
    SLICE_X133Y259       FDCE                                         r  uut/ldpc_i/ldpc_1_0/inst/u1/data_temp_reg[6]/C
                         clock pessimism              0.000    21.280    
                         clock uncertainty           -0.272    21.008    
    SLICE_X133Y259       FDCE (Recov_fdce_C_CLR)     -0.212    20.796    uut/ldpc_i/ldpc_1_0/inst/u1/data_temp_reg[6]
  -------------------------------------------------------------------
                         required time                         20.796    
                         arrival time                          -4.248    
  -------------------------------------------------------------------
                         slack                                 16.548    

Slack (MET) :             16.548ns  (required time - arrival time)
  Source:                 gt0_rxresetdone_r3_reg/C
                            (rising edge-triggered cell FDCE clocked by lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uut/ldpc_i/ldpc_1_0/inst/u1/data_temp_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.748ns  (logic 0.330ns (18.882%)  route 1.418ns (81.118%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.280ns = ( 21.280 - 20.000 ) 
    Source Clock Delay      (SCD):    2.500ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.272ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.162ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.119     1.119    lpdc_test_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.212 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=110, routed)         1.288     2.500    gt0_rxusrclk2_i
    SLICE_X133Y248       FDCE                                         r  gt0_rxresetdone_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y248       FDCE (Prop_fdce_C_Q)         0.204     2.704 r  gt0_rxresetdone_r3_reg/Q
                         net (fo=7, routed)           0.565     3.269    uut/ldpc_i/ldpc_1_0/inst/u1/rst_n
    SLICE_X128Y247       LUT1 (Prop_lut1_I0_O)        0.126     3.395 f  uut/ldpc_i/ldpc_1_0/inst/u1/fifo_i_1/O
                         net (fo=29, routed)          0.853     4.248    uut/ldpc_i/ldpc_1_0/inst/u1/fifo_i_1_n_0
    SLICE_X133Y259       FDCE                                         f  uut/ldpc_i/ldpc_1_0/inst/u1/data_temp_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=110, routed)         1.287    21.287    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.721    18.566 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.353    19.919    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    20.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout1_buf/O
                         net (fo=133, routed)         1.278    21.280    uut/ldpc_i/ldpc_1_0/inst/u1/wr_clk
    SLICE_X133Y259       FDCE                                         r  uut/ldpc_i/ldpc_1_0/inst/u1/data_temp_reg[7]/C
                         clock pessimism              0.000    21.280    
                         clock uncertainty           -0.272    21.008    
    SLICE_X133Y259       FDCE (Recov_fdce_C_CLR)     -0.212    20.796    uut/ldpc_i/ldpc_1_0/inst/u1/data_temp_reg[7]
  -------------------------------------------------------------------
                         required time                         20.796    
                         arrival time                          -4.248    
  -------------------------------------------------------------------
                         slack                                 16.548    

Slack (MET) :             16.548ns  (required time - arrival time)
  Source:                 gt0_rxresetdone_r3_reg/C
                            (rising edge-triggered cell FDCE clocked by lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uut/ldpc_i/ldpc_1_0/inst/u1/data_temp_reg[8]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.748ns  (logic 0.330ns (18.882%)  route 1.418ns (81.118%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.280ns = ( 21.280 - 20.000 ) 
    Source Clock Delay      (SCD):    2.500ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.272ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.162ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.119     1.119    lpdc_test_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.212 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=110, routed)         1.288     2.500    gt0_rxusrclk2_i
    SLICE_X133Y248       FDCE                                         r  gt0_rxresetdone_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y248       FDCE (Prop_fdce_C_Q)         0.204     2.704 r  gt0_rxresetdone_r3_reg/Q
                         net (fo=7, routed)           0.565     3.269    uut/ldpc_i/ldpc_1_0/inst/u1/rst_n
    SLICE_X128Y247       LUT1 (Prop_lut1_I0_O)        0.126     3.395 f  uut/ldpc_i/ldpc_1_0/inst/u1/fifo_i_1/O
                         net (fo=29, routed)          0.853     4.248    uut/ldpc_i/ldpc_1_0/inst/u1/fifo_i_1_n_0
    SLICE_X133Y259       FDCE                                         f  uut/ldpc_i/ldpc_1_0/inst/u1/data_temp_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=110, routed)         1.287    21.287    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.721    18.566 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.353    19.919    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    20.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout1_buf/O
                         net (fo=133, routed)         1.278    21.280    uut/ldpc_i/ldpc_1_0/inst/u1/wr_clk
    SLICE_X133Y259       FDCE                                         r  uut/ldpc_i/ldpc_1_0/inst/u1/data_temp_reg[8]/C
                         clock pessimism              0.000    21.280    
                         clock uncertainty           -0.272    21.008    
    SLICE_X133Y259       FDCE (Recov_fdce_C_CLR)     -0.212    20.796    uut/ldpc_i/ldpc_1_0/inst/u1/data_temp_reg[8]
  -------------------------------------------------------------------
                         required time                         20.796    
                         arrival time                          -4.248    
  -------------------------------------------------------------------
                         slack                                 16.548    

Slack (MET) :             16.548ns  (required time - arrival time)
  Source:                 gt0_rxresetdone_r3_reg/C
                            (rising edge-triggered cell FDCE clocked by lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uut/ldpc_i/ldpc_1_0/inst/u1/data_temp_reg[9]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.748ns  (logic 0.330ns (18.882%)  route 1.418ns (81.118%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.280ns = ( 21.280 - 20.000 ) 
    Source Clock Delay      (SCD):    2.500ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.272ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.162ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.119     1.119    lpdc_test_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.212 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=110, routed)         1.288     2.500    gt0_rxusrclk2_i
    SLICE_X133Y248       FDCE                                         r  gt0_rxresetdone_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y248       FDCE (Prop_fdce_C_Q)         0.204     2.704 r  gt0_rxresetdone_r3_reg/Q
                         net (fo=7, routed)           0.565     3.269    uut/ldpc_i/ldpc_1_0/inst/u1/rst_n
    SLICE_X128Y247       LUT1 (Prop_lut1_I0_O)        0.126     3.395 f  uut/ldpc_i/ldpc_1_0/inst/u1/fifo_i_1/O
                         net (fo=29, routed)          0.853     4.248    uut/ldpc_i/ldpc_1_0/inst/u1/fifo_i_1_n_0
    SLICE_X133Y259       FDCE                                         f  uut/ldpc_i/ldpc_1_0/inst/u1/data_temp_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=110, routed)         1.287    21.287    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.721    18.566 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.353    19.919    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    20.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout1_buf/O
                         net (fo=133, routed)         1.278    21.280    uut/ldpc_i/ldpc_1_0/inst/u1/wr_clk
    SLICE_X133Y259       FDCE                                         r  uut/ldpc_i/ldpc_1_0/inst/u1/data_temp_reg[9]/C
                         clock pessimism              0.000    21.280    
                         clock uncertainty           -0.272    21.008    
    SLICE_X133Y259       FDCE (Recov_fdce_C_CLR)     -0.212    20.796    uut/ldpc_i/ldpc_1_0/inst/u1/data_temp_reg[9]
  -------------------------------------------------------------------
                         required time                         20.796    
                         arrival time                          -4.248    
  -------------------------------------------------------------------
                         slack                                 16.548    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.960ns  (arrival time - required time)
  Source:                 gt0_rxresetdone_r3_reg/C
                            (rising edge-triggered cell FDCE clocked by lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uut/ldpc_i/ldpc_1_0/inst/u1/cnt_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.924ns  (logic 0.157ns (16.997%)  route 0.767ns (83.003%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.883ns
    Source Clock Delay      (SCD):    1.142ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.272ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.162ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    lpdc_test_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.567 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=110, routed)         0.575     1.142    gt0_rxusrclk2_i
    SLICE_X133Y248       FDCE                                         r  gt0_rxresetdone_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y248       FDCE (Prop_fdce_C_Q)         0.091     1.233 r  gt0_rxresetdone_r3_reg/Q
                         net (fo=7, routed)           0.304     1.537    uut/ldpc_i/ldpc_1_0/inst/u1/rst_n
    SLICE_X128Y247       LUT1 (Prop_lut1_I0_O)        0.066     1.603 f  uut/ldpc_i/ldpc_1_0/inst/u1/fifo_i_1/O
                         net (fo=29, routed)          0.463     2.066    uut/ldpc_i/ldpc_1_0/inst/u1/fifo_i_1_n_0
    SLICE_X132Y259       FDCE                                         f  uut/ldpc_i/ldpc_1_0/inst/u1/cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=110, routed)         0.823     0.823    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.508    -0.685 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.657    -0.028    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout1_buf/O
                         net (fo=133, routed)         0.881     0.883    uut/ldpc_i/ldpc_1_0/inst/u1/wr_clk
    SLICE_X132Y259       FDCE                                         r  uut/ldpc_i/ldpc_1_0/inst/u1/cnt_reg[0]/C
                         clock pessimism              0.000     0.883    
                         clock uncertainty            0.272     1.155    
    SLICE_X132Y259       FDCE (Remov_fdce_C_CLR)     -0.050     1.105    uut/ldpc_i/ldpc_1_0/inst/u1/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.105    
                         arrival time                           2.066    
  -------------------------------------------------------------------
                         slack                                  0.960    

Slack (MET) :             0.960ns  (arrival time - required time)
  Source:                 gt0_rxresetdone_r3_reg/C
                            (rising edge-triggered cell FDCE clocked by lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uut/ldpc_i/ldpc_1_0/inst/u1/cnt_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.924ns  (logic 0.157ns (16.997%)  route 0.767ns (83.003%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.883ns
    Source Clock Delay      (SCD):    1.142ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.272ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.162ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    lpdc_test_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.567 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=110, routed)         0.575     1.142    gt0_rxusrclk2_i
    SLICE_X133Y248       FDCE                                         r  gt0_rxresetdone_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y248       FDCE (Prop_fdce_C_Q)         0.091     1.233 r  gt0_rxresetdone_r3_reg/Q
                         net (fo=7, routed)           0.304     1.537    uut/ldpc_i/ldpc_1_0/inst/u1/rst_n
    SLICE_X128Y247       LUT1 (Prop_lut1_I0_O)        0.066     1.603 f  uut/ldpc_i/ldpc_1_0/inst/u1/fifo_i_1/O
                         net (fo=29, routed)          0.463     2.066    uut/ldpc_i/ldpc_1_0/inst/u1/fifo_i_1_n_0
    SLICE_X132Y259       FDCE                                         f  uut/ldpc_i/ldpc_1_0/inst/u1/cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=110, routed)         0.823     0.823    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.508    -0.685 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.657    -0.028    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout1_buf/O
                         net (fo=133, routed)         0.881     0.883    uut/ldpc_i/ldpc_1_0/inst/u1/wr_clk
    SLICE_X132Y259       FDCE                                         r  uut/ldpc_i/ldpc_1_0/inst/u1/cnt_reg[1]/C
                         clock pessimism              0.000     0.883    
                         clock uncertainty            0.272     1.155    
    SLICE_X132Y259       FDCE (Remov_fdce_C_CLR)     -0.050     1.105    uut/ldpc_i/ldpc_1_0/inst/u1/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.105    
                         arrival time                           2.066    
  -------------------------------------------------------------------
                         slack                                  0.960    

Slack (MET) :             0.960ns  (arrival time - required time)
  Source:                 gt0_rxresetdone_r3_reg/C
                            (rising edge-triggered cell FDCE clocked by lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uut/ldpc_i/ldpc_1_0/inst/u1/cnt_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.924ns  (logic 0.157ns (16.997%)  route 0.767ns (83.003%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.883ns
    Source Clock Delay      (SCD):    1.142ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.272ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.162ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    lpdc_test_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.567 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=110, routed)         0.575     1.142    gt0_rxusrclk2_i
    SLICE_X133Y248       FDCE                                         r  gt0_rxresetdone_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y248       FDCE (Prop_fdce_C_Q)         0.091     1.233 r  gt0_rxresetdone_r3_reg/Q
                         net (fo=7, routed)           0.304     1.537    uut/ldpc_i/ldpc_1_0/inst/u1/rst_n
    SLICE_X128Y247       LUT1 (Prop_lut1_I0_O)        0.066     1.603 f  uut/ldpc_i/ldpc_1_0/inst/u1/fifo_i_1/O
                         net (fo=29, routed)          0.463     2.066    uut/ldpc_i/ldpc_1_0/inst/u1/fifo_i_1_n_0
    SLICE_X132Y259       FDCE                                         f  uut/ldpc_i/ldpc_1_0/inst/u1/cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=110, routed)         0.823     0.823    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.508    -0.685 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.657    -0.028    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout1_buf/O
                         net (fo=133, routed)         0.881     0.883    uut/ldpc_i/ldpc_1_0/inst/u1/wr_clk
    SLICE_X132Y259       FDCE                                         r  uut/ldpc_i/ldpc_1_0/inst/u1/cnt_reg[2]/C
                         clock pessimism              0.000     0.883    
                         clock uncertainty            0.272     1.155    
    SLICE_X132Y259       FDCE (Remov_fdce_C_CLR)     -0.050     1.105    uut/ldpc_i/ldpc_1_0/inst/u1/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.105    
                         arrival time                           2.066    
  -------------------------------------------------------------------
                         slack                                  0.960    

Slack (MET) :             0.960ns  (arrival time - required time)
  Source:                 gt0_rxresetdone_r3_reg/C
                            (rising edge-triggered cell FDCE clocked by lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uut/ldpc_i/ldpc_1_0/inst/u1/wr_en_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.924ns  (logic 0.157ns (16.997%)  route 0.767ns (83.003%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.883ns
    Source Clock Delay      (SCD):    1.142ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.272ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.162ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    lpdc_test_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.567 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=110, routed)         0.575     1.142    gt0_rxusrclk2_i
    SLICE_X133Y248       FDCE                                         r  gt0_rxresetdone_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y248       FDCE (Prop_fdce_C_Q)         0.091     1.233 r  gt0_rxresetdone_r3_reg/Q
                         net (fo=7, routed)           0.304     1.537    uut/ldpc_i/ldpc_1_0/inst/u1/rst_n
    SLICE_X128Y247       LUT1 (Prop_lut1_I0_O)        0.066     1.603 f  uut/ldpc_i/ldpc_1_0/inst/u1/fifo_i_1/O
                         net (fo=29, routed)          0.463     2.066    uut/ldpc_i/ldpc_1_0/inst/u1/fifo_i_1_n_0
    SLICE_X132Y259       FDCE                                         f  uut/ldpc_i/ldpc_1_0/inst/u1/wr_en_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=110, routed)         0.823     0.823    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.508    -0.685 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.657    -0.028    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout1_buf/O
                         net (fo=133, routed)         0.881     0.883    uut/ldpc_i/ldpc_1_0/inst/u1/wr_clk
    SLICE_X132Y259       FDCE                                         r  uut/ldpc_i/ldpc_1_0/inst/u1/wr_en_reg/C
                         clock pessimism              0.000     0.883    
                         clock uncertainty            0.272     1.155    
    SLICE_X132Y259       FDCE (Remov_fdce_C_CLR)     -0.050     1.105    uut/ldpc_i/ldpc_1_0/inst/u1/wr_en_reg
  -------------------------------------------------------------------
                         required time                         -1.105    
                         arrival time                           2.066    
  -------------------------------------------------------------------
                         slack                                  0.960    

Slack (MET) :             0.966ns  (arrival time - required time)
  Source:                 gt0_rxresetdone_r3_reg/C
                            (rising edge-triggered cell FDCE clocked by lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uut/ldpc_i/ldpc_1_0/inst/u1/data_temp_reg[10]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.911ns  (logic 0.157ns (17.241%)  route 0.754ns (82.759%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.883ns
    Source Clock Delay      (SCD):    1.142ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.272ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.162ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    lpdc_test_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.567 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=110, routed)         0.575     1.142    gt0_rxusrclk2_i
    SLICE_X133Y248       FDCE                                         r  gt0_rxresetdone_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y248       FDCE (Prop_fdce_C_Q)         0.091     1.233 r  gt0_rxresetdone_r3_reg/Q
                         net (fo=7, routed)           0.304     1.537    uut/ldpc_i/ldpc_1_0/inst/u1/rst_n
    SLICE_X128Y247       LUT1 (Prop_lut1_I0_O)        0.066     1.603 f  uut/ldpc_i/ldpc_1_0/inst/u1/fifo_i_1/O
                         net (fo=29, routed)          0.450     2.053    uut/ldpc_i/ldpc_1_0/inst/u1/fifo_i_1_n_0
    SLICE_X133Y257       FDCE                                         f  uut/ldpc_i/ldpc_1_0/inst/u1/data_temp_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=110, routed)         0.823     0.823    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.508    -0.685 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.657    -0.028    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout1_buf/O
                         net (fo=133, routed)         0.881     0.883    uut/ldpc_i/ldpc_1_0/inst/u1/wr_clk
    SLICE_X133Y257       FDCE                                         r  uut/ldpc_i/ldpc_1_0/inst/u1/data_temp_reg[10]/C
                         clock pessimism              0.000     0.883    
                         clock uncertainty            0.272     1.155    
    SLICE_X133Y257       FDCE (Remov_fdce_C_CLR)     -0.069     1.086    uut/ldpc_i/ldpc_1_0/inst/u1/data_temp_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.086    
                         arrival time                           2.053    
  -------------------------------------------------------------------
                         slack                                  0.966    

Slack (MET) :             0.966ns  (arrival time - required time)
  Source:                 gt0_rxresetdone_r3_reg/C
                            (rising edge-triggered cell FDCE clocked by lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uut/ldpc_i/ldpc_1_0/inst/u1/data_temp_reg[11]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.911ns  (logic 0.157ns (17.241%)  route 0.754ns (82.759%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.883ns
    Source Clock Delay      (SCD):    1.142ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.272ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.162ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    lpdc_test_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.567 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=110, routed)         0.575     1.142    gt0_rxusrclk2_i
    SLICE_X133Y248       FDCE                                         r  gt0_rxresetdone_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y248       FDCE (Prop_fdce_C_Q)         0.091     1.233 r  gt0_rxresetdone_r3_reg/Q
                         net (fo=7, routed)           0.304     1.537    uut/ldpc_i/ldpc_1_0/inst/u1/rst_n
    SLICE_X128Y247       LUT1 (Prop_lut1_I0_O)        0.066     1.603 f  uut/ldpc_i/ldpc_1_0/inst/u1/fifo_i_1/O
                         net (fo=29, routed)          0.450     2.053    uut/ldpc_i/ldpc_1_0/inst/u1/fifo_i_1_n_0
    SLICE_X133Y257       FDCE                                         f  uut/ldpc_i/ldpc_1_0/inst/u1/data_temp_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=110, routed)         0.823     0.823    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.508    -0.685 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.657    -0.028    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout1_buf/O
                         net (fo=133, routed)         0.881     0.883    uut/ldpc_i/ldpc_1_0/inst/u1/wr_clk
    SLICE_X133Y257       FDCE                                         r  uut/ldpc_i/ldpc_1_0/inst/u1/data_temp_reg[11]/C
                         clock pessimism              0.000     0.883    
                         clock uncertainty            0.272     1.155    
    SLICE_X133Y257       FDCE (Remov_fdce_C_CLR)     -0.069     1.086    uut/ldpc_i/ldpc_1_0/inst/u1/data_temp_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.086    
                         arrival time                           2.053    
  -------------------------------------------------------------------
                         slack                                  0.966    

Slack (MET) :             0.966ns  (arrival time - required time)
  Source:                 gt0_rxresetdone_r3_reg/C
                            (rising edge-triggered cell FDCE clocked by lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uut/ldpc_i/ldpc_1_0/inst/u1/data_temp_reg[12]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.911ns  (logic 0.157ns (17.241%)  route 0.754ns (82.759%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.883ns
    Source Clock Delay      (SCD):    1.142ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.272ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.162ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    lpdc_test_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.567 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=110, routed)         0.575     1.142    gt0_rxusrclk2_i
    SLICE_X133Y248       FDCE                                         r  gt0_rxresetdone_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y248       FDCE (Prop_fdce_C_Q)         0.091     1.233 r  gt0_rxresetdone_r3_reg/Q
                         net (fo=7, routed)           0.304     1.537    uut/ldpc_i/ldpc_1_0/inst/u1/rst_n
    SLICE_X128Y247       LUT1 (Prop_lut1_I0_O)        0.066     1.603 f  uut/ldpc_i/ldpc_1_0/inst/u1/fifo_i_1/O
                         net (fo=29, routed)          0.450     2.053    uut/ldpc_i/ldpc_1_0/inst/u1/fifo_i_1_n_0
    SLICE_X133Y257       FDCE                                         f  uut/ldpc_i/ldpc_1_0/inst/u1/data_temp_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=110, routed)         0.823     0.823    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.508    -0.685 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.657    -0.028    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout1_buf/O
                         net (fo=133, routed)         0.881     0.883    uut/ldpc_i/ldpc_1_0/inst/u1/wr_clk
    SLICE_X133Y257       FDCE                                         r  uut/ldpc_i/ldpc_1_0/inst/u1/data_temp_reg[12]/C
                         clock pessimism              0.000     0.883    
                         clock uncertainty            0.272     1.155    
    SLICE_X133Y257       FDCE (Remov_fdce_C_CLR)     -0.069     1.086    uut/ldpc_i/ldpc_1_0/inst/u1/data_temp_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.086    
                         arrival time                           2.053    
  -------------------------------------------------------------------
                         slack                                  0.966    

Slack (MET) :             0.966ns  (arrival time - required time)
  Source:                 gt0_rxresetdone_r3_reg/C
                            (rising edge-triggered cell FDCE clocked by lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uut/ldpc_i/ldpc_1_0/inst/u1/data_temp_reg[13]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.911ns  (logic 0.157ns (17.241%)  route 0.754ns (82.759%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.883ns
    Source Clock Delay      (SCD):    1.142ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.272ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.162ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    lpdc_test_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.567 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=110, routed)         0.575     1.142    gt0_rxusrclk2_i
    SLICE_X133Y248       FDCE                                         r  gt0_rxresetdone_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y248       FDCE (Prop_fdce_C_Q)         0.091     1.233 r  gt0_rxresetdone_r3_reg/Q
                         net (fo=7, routed)           0.304     1.537    uut/ldpc_i/ldpc_1_0/inst/u1/rst_n
    SLICE_X128Y247       LUT1 (Prop_lut1_I0_O)        0.066     1.603 f  uut/ldpc_i/ldpc_1_0/inst/u1/fifo_i_1/O
                         net (fo=29, routed)          0.450     2.053    uut/ldpc_i/ldpc_1_0/inst/u1/fifo_i_1_n_0
    SLICE_X133Y257       FDCE                                         f  uut/ldpc_i/ldpc_1_0/inst/u1/data_temp_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=110, routed)         0.823     0.823    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.508    -0.685 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.657    -0.028    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout1_buf/O
                         net (fo=133, routed)         0.881     0.883    uut/ldpc_i/ldpc_1_0/inst/u1/wr_clk
    SLICE_X133Y257       FDCE                                         r  uut/ldpc_i/ldpc_1_0/inst/u1/data_temp_reg[13]/C
                         clock pessimism              0.000     0.883    
                         clock uncertainty            0.272     1.155    
    SLICE_X133Y257       FDCE (Remov_fdce_C_CLR)     -0.069     1.086    uut/ldpc_i/ldpc_1_0/inst/u1/data_temp_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.086    
                         arrival time                           2.053    
  -------------------------------------------------------------------
                         slack                                  0.966    

Slack (MET) :             0.966ns  (arrival time - required time)
  Source:                 gt0_rxresetdone_r3_reg/C
                            (rising edge-triggered cell FDCE clocked by lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uut/ldpc_i/ldpc_1_0/inst/u1/data_temp_reg[14]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.911ns  (logic 0.157ns (17.241%)  route 0.754ns (82.759%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.883ns
    Source Clock Delay      (SCD):    1.142ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.272ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.162ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    lpdc_test_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.567 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=110, routed)         0.575     1.142    gt0_rxusrclk2_i
    SLICE_X133Y248       FDCE                                         r  gt0_rxresetdone_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y248       FDCE (Prop_fdce_C_Q)         0.091     1.233 r  gt0_rxresetdone_r3_reg/Q
                         net (fo=7, routed)           0.304     1.537    uut/ldpc_i/ldpc_1_0/inst/u1/rst_n
    SLICE_X128Y247       LUT1 (Prop_lut1_I0_O)        0.066     1.603 f  uut/ldpc_i/ldpc_1_0/inst/u1/fifo_i_1/O
                         net (fo=29, routed)          0.450     2.053    uut/ldpc_i/ldpc_1_0/inst/u1/fifo_i_1_n_0
    SLICE_X133Y257       FDCE                                         f  uut/ldpc_i/ldpc_1_0/inst/u1/data_temp_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=110, routed)         0.823     0.823    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.508    -0.685 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.657    -0.028    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout1_buf/O
                         net (fo=133, routed)         0.881     0.883    uut/ldpc_i/ldpc_1_0/inst/u1/wr_clk
    SLICE_X133Y257       FDCE                                         r  uut/ldpc_i/ldpc_1_0/inst/u1/data_temp_reg[14]/C
                         clock pessimism              0.000     0.883    
                         clock uncertainty            0.272     1.155    
    SLICE_X133Y257       FDCE (Remov_fdce_C_CLR)     -0.069     1.086    uut/ldpc_i/ldpc_1_0/inst/u1/data_temp_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.086    
                         arrival time                           2.053    
  -------------------------------------------------------------------
                         slack                                  0.966    

Slack (MET) :             0.966ns  (arrival time - required time)
  Source:                 gt0_rxresetdone_r3_reg/C
                            (rising edge-triggered cell FDCE clocked by lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uut/ldpc_i/ldpc_1_0/inst/u1/data_temp_reg[15]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.911ns  (logic 0.157ns (17.241%)  route 0.754ns (82.759%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.883ns
    Source Clock Delay      (SCD):    1.142ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.272ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.162ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    lpdc_test_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.567 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=110, routed)         0.575     1.142    gt0_rxusrclk2_i
    SLICE_X133Y248       FDCE                                         r  gt0_rxresetdone_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y248       FDCE (Prop_fdce_C_Q)         0.091     1.233 r  gt0_rxresetdone_r3_reg/Q
                         net (fo=7, routed)           0.304     1.537    uut/ldpc_i/ldpc_1_0/inst/u1/rst_n
    SLICE_X128Y247       LUT1 (Prop_lut1_I0_O)        0.066     1.603 f  uut/ldpc_i/ldpc_1_0/inst/u1/fifo_i_1/O
                         net (fo=29, routed)          0.450     2.053    uut/ldpc_i/ldpc_1_0/inst/u1/fifo_i_1_n_0
    SLICE_X133Y257       FDCE                                         f  uut/ldpc_i/ldpc_1_0/inst/u1/data_temp_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=110, routed)         0.823     0.823    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.508    -0.685 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.657    -0.028    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout1_buf/O
                         net (fo=133, routed)         0.881     0.883    uut/ldpc_i/ldpc_1_0/inst/u1/wr_clk
    SLICE_X133Y257       FDCE                                         r  uut/ldpc_i/ldpc_1_0/inst/u1/data_temp_reg[15]/C
                         clock pessimism              0.000     0.883    
                         clock uncertainty            0.272     1.155    
    SLICE_X133Y257       FDCE (Remov_fdce_C_CLR)     -0.069     1.086    uut/ldpc_i/ldpc_1_0/inst/u1/data_temp_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.086    
                         arrival time                           2.053    
  -------------------------------------------------------------------
                         slack                                  0.966    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        7.998ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.279ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.998ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_write_mode_reg/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.652ns  (logic 0.259ns (15.678%)  route 1.393ns (84.322%))
  Logic Levels:           0  
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.101ns = ( 11.101 - 10.000 ) 
    Source Clock Delay      (SCD):    1.238ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=110, routed)         1.444     1.444    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.998    -1.554 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.463    -0.091    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     0.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout2_buf/O
                         net (fo=2063, routed)        1.236     1.238    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X106Y204       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y204       FDRE (Prop_fdre_C_Q)         0.259     1.497 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         1.393     2.890    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X112Y204       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_write_mode_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=110, routed)         1.287    11.287    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.721     8.566 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.353     9.919    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    10.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout2_buf/O
                         net (fo=2063, routed)        1.099    11.101    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X112Y204       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_write_mode_reg/C
                         clock pessimism              0.093    11.194    
                         clock uncertainty           -0.094    11.100    
    SLICE_X112Y204       FDCE (Recov_fdce_C_CLR)     -0.212    10.888    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_write_mode_reg
  -------------------------------------------------------------------
                         required time                         10.888    
                         arrival time                          -2.890    
  -------------------------------------------------------------------
                         slack                                  7.998    

Slack (MET) :             7.998ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.652ns  (logic 0.259ns (15.678%)  route 1.393ns (84.322%))
  Logic Levels:           0  
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.101ns = ( 11.101 - 10.000 ) 
    Source Clock Delay      (SCD):    1.238ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=110, routed)         1.444     1.444    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.998    -1.554 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.463    -0.091    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     0.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout2_buf/O
                         net (fo=2063, routed)        1.236     1.238    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X106Y204       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y204       FDRE (Prop_fdre_C_Q)         0.259     1.497 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         1.393     2.890    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X112Y204       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=110, routed)         1.287    11.287    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.721     8.566 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.353     9.919    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    10.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout2_buf/O
                         net (fo=2063, routed)        1.099    11.101    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X112Y204       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[0]/C
                         clock pessimism              0.093    11.194    
                         clock uncertainty           -0.094    11.100    
    SLICE_X112Y204       FDCE (Recov_fdce_C_CLR)     -0.212    10.888    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[0]
  -------------------------------------------------------------------
                         required time                         10.888    
                         arrival time                          -2.890    
  -------------------------------------------------------------------
                         slack                                  7.998    

Slack (MET) :             7.998ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.652ns  (logic 0.259ns (15.678%)  route 1.393ns (84.322%))
  Logic Levels:           0  
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.101ns = ( 11.101 - 10.000 ) 
    Source Clock Delay      (SCD):    1.238ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=110, routed)         1.444     1.444    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.998    -1.554 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.463    -0.091    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     0.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout2_buf/O
                         net (fo=2063, routed)        1.236     1.238    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X106Y204       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y204       FDRE (Prop_fdre_C_Q)         0.259     1.497 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         1.393     2.890    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X112Y204       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=110, routed)         1.287    11.287    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.721     8.566 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.353     9.919    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    10.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout2_buf/O
                         net (fo=2063, routed)        1.099    11.101    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X112Y204       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]/C
                         clock pessimism              0.093    11.194    
                         clock uncertainty           -0.094    11.100    
    SLICE_X112Y204       FDCE (Recov_fdce_C_CLR)     -0.212    10.888    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]
  -------------------------------------------------------------------
                         required time                         10.888    
                         arrival time                          -2.890    
  -------------------------------------------------------------------
                         slack                                  7.998    

Slack (MET) :             8.032ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst_reg/PRE
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.652ns  (logic 0.259ns (15.678%)  route 1.393ns (84.322%))
  Logic Levels:           0  
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.101ns = ( 11.101 - 10.000 ) 
    Source Clock Delay      (SCD):    1.238ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=110, routed)         1.444     1.444    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.998    -1.554 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.463    -0.091    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     0.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout2_buf/O
                         net (fo=2063, routed)        1.236     1.238    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X106Y204       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y204       FDRE (Prop_fdre_C_Q)         0.259     1.497 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         1.393     2.890    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X112Y204       FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=110, routed)         1.287    11.287    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.721     8.566 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.353     9.919    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    10.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout2_buf/O
                         net (fo=2063, routed)        1.099    11.101    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X112Y204       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst_reg/C
                         clock pessimism              0.093    11.194    
                         clock uncertainty           -0.094    11.100    
    SLICE_X112Y204       FDPE (Recov_fdpe_C_PRE)     -0.178    10.922    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst_reg
  -------------------------------------------------------------------
                         required time                         10.922    
                         arrival time                          -2.890    
  -------------------------------------------------------------------
                         slack                                  8.032    

Slack (MET) :             8.078ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.569ns  (logic 0.259ns (16.506%)  route 1.310ns (83.494%))
  Logic Levels:           0  
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.099ns = ( 11.099 - 10.000 ) 
    Source Clock Delay      (SCD):    1.238ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=110, routed)         1.444     1.444    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.998    -1.554 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.463    -0.091    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     0.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout2_buf/O
                         net (fo=2063, routed)        1.236     1.238    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X106Y204       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y204       FDRE (Prop_fdre_C_Q)         0.259     1.497 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         1.310     2.807    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X115Y208       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=110, routed)         1.287    11.287    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.721     8.566 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.353     9.919    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    10.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout2_buf/O
                         net (fo=2063, routed)        1.097    11.099    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X115Y208       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/C
                         clock pessimism              0.093    11.192    
                         clock uncertainty           -0.094    11.098    
    SLICE_X115Y208       FDCE (Recov_fdce_C_CLR)     -0.212    10.886    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg
  -------------------------------------------------------------------
                         required time                         10.886    
                         arrival time                          -2.807    
  -------------------------------------------------------------------
                         slack                                  8.078    

Slack (MET) :             8.078ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.569ns  (logic 0.259ns (16.506%)  route 1.310ns (83.494%))
  Logic Levels:           0  
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.099ns = ( 11.099 - 10.000 ) 
    Source Clock Delay      (SCD):    1.238ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=110, routed)         1.444     1.444    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.998    -1.554 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.463    -0.091    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     0.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout2_buf/O
                         net (fo=2063, routed)        1.236     1.238    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X106Y204       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y204       FDRE (Prop_fdre_C_Q)         0.259     1.497 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         1.310     2.807    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X115Y208       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=110, routed)         1.287    11.287    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.721     8.566 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.353     9.919    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    10.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout2_buf/O
                         net (fo=2063, routed)        1.097    11.099    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X115Y208       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[0]/C
                         clock pessimism              0.093    11.192    
                         clock uncertainty           -0.094    11.098    
    SLICE_X115Y208       FDCE (Recov_fdce_C_CLR)     -0.212    10.886    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[0]
  -------------------------------------------------------------------
                         required time                         10.886    
                         arrival time                          -2.807    
  -------------------------------------------------------------------
                         slack                                  8.078    

Slack (MET) :             8.078ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_wr_pop_r_reg/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.569ns  (logic 0.259ns (16.506%)  route 1.310ns (83.494%))
  Logic Levels:           0  
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.099ns = ( 11.099 - 10.000 ) 
    Source Clock Delay      (SCD):    1.238ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=110, routed)         1.444     1.444    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.998    -1.554 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.463    -0.091    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     0.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout2_buf/O
                         net (fo=2063, routed)        1.236     1.238    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X106Y204       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y204       FDRE (Prop_fdre_C_Q)         0.259     1.497 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         1.310     2.807    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X115Y208       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_wr_pop_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=110, routed)         1.287    11.287    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.721     8.566 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.353     9.919    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    10.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout2_buf/O
                         net (fo=2063, routed)        1.097    11.099    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X115Y208       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_wr_pop_r_reg/C
                         clock pessimism              0.093    11.192    
                         clock uncertainty           -0.094    11.098    
    SLICE_X115Y208       FDCE (Recov_fdce_C_CLR)     -0.212    10.886    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_wr_pop_r_reg
  -------------------------------------------------------------------
                         required time                         10.886    
                         arrival time                          -2.807    
  -------------------------------------------------------------------
                         slack                                  8.078    

Slack (MET) :             8.080ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_idle_mode_reg/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.569ns  (logic 0.259ns (16.510%)  route 1.310ns (83.490%))
  Logic Levels:           0  
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.100ns = ( 11.100 - 10.000 ) 
    Source Clock Delay      (SCD):    1.238ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=110, routed)         1.444     1.444    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.998    -1.554 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.463    -0.091    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     0.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout2_buf/O
                         net (fo=2063, routed)        1.236     1.238    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X106Y204       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y204       FDRE (Prop_fdre_C_Q)         0.259     1.497 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         1.310     2.807    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X115Y206       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_idle_mode_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=110, routed)         1.287    11.287    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.721     8.566 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.353     9.919    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    10.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout2_buf/O
                         net (fo=2063, routed)        1.098    11.100    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X115Y206       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_idle_mode_reg/C
                         clock pessimism              0.093    11.193    
                         clock uncertainty           -0.094    11.099    
    SLICE_X115Y206       FDCE (Recov_fdce_C_CLR)     -0.212    10.887    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_idle_mode_reg
  -------------------------------------------------------------------
                         required time                         10.887    
                         arrival time                          -2.807    
  -------------------------------------------------------------------
                         slack                                  8.080    

Slack (MET) :             8.080ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_normal_mode_reg/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.569ns  (logic 0.259ns (16.510%)  route 1.310ns (83.490%))
  Logic Levels:           0  
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.100ns = ( 11.100 - 10.000 ) 
    Source Clock Delay      (SCD):    1.238ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=110, routed)         1.444     1.444    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.998    -1.554 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.463    -0.091    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     0.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout2_buf/O
                         net (fo=2063, routed)        1.236     1.238    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X106Y204       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y204       FDRE (Prop_fdre_C_Q)         0.259     1.497 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         1.310     2.807    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X115Y206       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_normal_mode_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=110, routed)         1.287    11.287    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.721     8.566 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.353     9.919    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    10.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout2_buf/O
                         net (fo=2063, routed)        1.098    11.100    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X115Y206       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_normal_mode_reg/C
                         clock pessimism              0.093    11.193    
                         clock uncertainty           -0.094    11.099    
    SLICE_X115Y206       FDCE (Recov_fdce_C_CLR)     -0.212    10.887    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_normal_mode_reg
  -------------------------------------------------------------------
                         required time                         10.887    
                         arrival time                          -2.807    
  -------------------------------------------------------------------
                         slack                                  8.080    

Slack (MET) :             8.080ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_read_mode_reg/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.569ns  (logic 0.259ns (16.510%)  route 1.310ns (83.490%))
  Logic Levels:           0  
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.100ns = ( 11.100 - 10.000 ) 
    Source Clock Delay      (SCD):    1.238ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=110, routed)         1.444     1.444    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.998    -1.554 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.463    -0.091    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     0.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout2_buf/O
                         net (fo=2063, routed)        1.236     1.238    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X106Y204       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y204       FDRE (Prop_fdre_C_Q)         0.259     1.497 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         1.310     2.807    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X115Y206       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_read_mode_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=110, routed)         1.287    11.287    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.721     8.566 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.353     9.919    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    10.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout2_buf/O
                         net (fo=2063, routed)        1.098    11.100    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X115Y206       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_read_mode_reg/C
                         clock pessimism              0.093    11.193    
                         clock uncertainty           -0.094    11.099    
    SLICE_X115Y206       FDCE (Recov_fdce_C_CLR)     -0.212    10.887    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_read_mode_reg
  -------------------------------------------------------------------
                         required time                         10.887    
                         arrival time                          -2.807    
  -------------------------------------------------------------------
                         slack                                  8.080    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.091ns (49.639%)  route 0.092ns (50.361%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.780ns
    Source Clock Delay      (SCD):    0.575ns
    Clock Pessimism Removal (CPR):    0.191ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=110, routed)         0.612     0.612    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.228    -0.616 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.592    -0.024    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout2_buf/O
                         net (fo=2063, routed)        0.573     0.575    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X129Y207       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y207       FDPE (Prop_fdpe_C_Q)         0.091     0.666 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=1, routed)           0.092     0.758    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X129Y208       FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=110, routed)         0.823     0.823    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.508    -0.685 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.657    -0.028    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout2_buf/O
                         net (fo=2063, routed)        0.778     0.780    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X129Y208       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism             -0.191     0.589    
    SLICE_X129Y208       FDPE (Remov_fdpe_C_PRE)     -0.110     0.479    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -0.479    
                         arrival time                           0.758    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.100ns (39.465%)  route 0.153ns (60.535%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.750ns
    Source Clock Delay      (SCD):    0.545ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=110, routed)         0.612     0.612    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.228    -0.616 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.592    -0.024    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout2_buf/O
                         net (fo=2063, routed)        0.543     0.545    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X115Y208       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y208       FDCE (Prop_fdce_C_Q)         0.100     0.645 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/Q
                         net (fo=2, routed)           0.153     0.798    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/clr_rd_req
    SLICE_X114Y208       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=110, routed)         0.823     0.823    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.508    -0.685 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.657    -0.028    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout2_buf/O
                         net (fo=2063, routed)        0.748     0.750    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/clk
    SLICE_X114Y208       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/C
                         clock pessimism             -0.194     0.556    
    SLICE_X114Y208       FDCE (Remov_fdce_C_CLR)     -0.050     0.506    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg
  -------------------------------------------------------------------
                         required time                         -0.506    
                         arrival time                           0.798    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.326ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.107ns (42.664%)  route 0.144ns (57.336%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.780ns
    Source Clock Delay      (SCD):    0.574ns
    Clock Pessimism Removal (CPR):    0.173ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=110, routed)         0.612     0.612    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.228    -0.616 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.592    -0.024    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout2_buf/O
                         net (fo=2063, routed)        0.572     0.574    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X126Y209       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X126Y209       FDPE (Prop_fdpe_C_Q)         0.107     0.681 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/Q
                         net (fo=1, routed)           0.144     0.825    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X128Y209       FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=110, routed)         0.823     0.823    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.508    -0.685 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.657    -0.028    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout2_buf/O
                         net (fo=2063, routed)        0.778     0.780    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X128Y209       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism             -0.173     0.607    
    SLICE_X128Y209       FDPE (Remov_fdpe_C_PRE)     -0.108     0.499    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -0.499    
                         arrival time                           0.825    
  -------------------------------------------------------------------
                         slack                                  0.326    

Slack (MET) :             0.341ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.118ns (38.734%)  route 0.187ns (61.266%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.750ns
    Source Clock Delay      (SCD):    0.545ns
    Clock Pessimism Removal (CPR):    0.191ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=110, routed)         0.612     0.612    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.228    -0.616 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.592    -0.024    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout2_buf/O
                         net (fo=2063, routed)        0.543     0.545    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X114Y207       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y207       FDCE (Prop_fdce_C_Q)         0.118     0.663 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/Q
                         net (fo=2, routed)           0.187     0.850    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/clr_abort_rd
    SLICE_X114Y209       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=110, routed)         0.823     0.823    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.508    -0.685 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.657    -0.028    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout2_buf/O
                         net (fo=2063, routed)        0.748     0.750    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/clk
    SLICE_X114Y209       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg/C
                         clock pessimism             -0.191     0.559    
    SLICE_X114Y209       FDCE (Remov_fdce_C_CLR)     -0.050     0.509    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg
  -------------------------------------------------------------------
                         required time                         -0.509    
                         arrival time                           0.850    
  -------------------------------------------------------------------
                         slack                                  0.341    

Slack (MET) :             0.341ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.100ns (35.123%)  route 0.185ns (64.877%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.778ns
    Source Clock Delay      (SCD):    0.574ns
    Clock Pessimism Removal (CPR):    0.191ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=110, routed)         0.612     0.612    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.228    -0.616 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.592    -0.024    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout2_buf/O
                         net (fo=2063, routed)        0.572     0.574    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X123Y206       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y206       FDPE (Prop_fdpe_C_Q)         0.100     0.674 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.185     0.859    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/AR[0]
    SLICE_X123Y208       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=110, routed)         0.823     0.823    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.508    -0.685 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.657    -0.028    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout2_buf/O
                         net (fo=2063, routed)        0.776     0.778    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/clk
    SLICE_X123Y208       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.191     0.587    
    SLICE_X123Y208       FDCE (Remov_fdce_C_CLR)     -0.069     0.518    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.518    
                         arrival time                           0.859    
  -------------------------------------------------------------------
                         slack                                  0.341    

Slack (MET) :             0.341ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.100ns (35.123%)  route 0.185ns (64.877%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.778ns
    Source Clock Delay      (SCD):    0.574ns
    Clock Pessimism Removal (CPR):    0.191ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=110, routed)         0.612     0.612    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.228    -0.616 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.592    -0.024    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout2_buf/O
                         net (fo=2063, routed)        0.572     0.574    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X123Y206       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y206       FDPE (Prop_fdpe_C_Q)         0.100     0.674 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.185     0.859    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/AR[0]
    SLICE_X123Y208       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=110, routed)         0.823     0.823    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.508    -0.685 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.657    -0.028    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout2_buf/O
                         net (fo=2063, routed)        0.776     0.778    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/clk
    SLICE_X123Y208       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.191     0.587    
    SLICE_X123Y208       FDCE (Remov_fdce_C_CLR)     -0.069     0.518    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.518    
                         arrival time                           0.859    
  -------------------------------------------------------------------
                         slack                                  0.341    

Slack (MET) :             0.341ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.100ns (35.123%)  route 0.185ns (64.877%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.778ns
    Source Clock Delay      (SCD):    0.574ns
    Clock Pessimism Removal (CPR):    0.191ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=110, routed)         0.612     0.612    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.228    -0.616 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.592    -0.024    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout2_buf/O
                         net (fo=2063, routed)        0.572     0.574    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X123Y206       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y206       FDPE (Prop_fdpe_C_Q)         0.100     0.674 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.185     0.859    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X123Y208       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=110, routed)         0.823     0.823    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.508    -0.685 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.657    -0.028    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout2_buf/O
                         net (fo=2063, routed)        0.776     0.778    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/clk
    SLICE_X123Y208       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                         clock pessimism             -0.191     0.587    
    SLICE_X123Y208       FDCE (Remov_fdce_C_CLR)     -0.069     0.518    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.518    
                         arrival time                           0.859    
  -------------------------------------------------------------------
                         slack                                  0.341    

Slack (MET) :             0.341ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.100ns (35.123%)  route 0.185ns (64.877%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.778ns
    Source Clock Delay      (SCD):    0.574ns
    Clock Pessimism Removal (CPR):    0.191ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=110, routed)         0.612     0.612    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.228    -0.616 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.592    -0.024    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout2_buf/O
                         net (fo=2063, routed)        0.572     0.574    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X123Y206       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y206       FDPE (Prop_fdpe_C_Q)         0.100     0.674 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.185     0.859    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X123Y208       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=110, routed)         0.823     0.823    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.508    -0.685 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.657    -0.028    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout2_buf/O
                         net (fo=2063, routed)        0.776     0.778    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/clk
    SLICE_X123Y208       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                         clock pessimism             -0.191     0.587    
    SLICE_X123Y208       FDCE (Remov_fdce_C_CLR)     -0.069     0.518    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.518    
                         arrival time                           0.859    
  -------------------------------------------------------------------
                         slack                                  0.341    

Slack (MET) :             0.341ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.100ns (35.123%)  route 0.185ns (64.877%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.778ns
    Source Clock Delay      (SCD):    0.574ns
    Clock Pessimism Removal (CPR):    0.191ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=110, routed)         0.612     0.612    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.228    -0.616 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.592    -0.024    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout2_buf/O
                         net (fo=2063, routed)        0.572     0.574    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X123Y206       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y206       FDPE (Prop_fdpe_C_Q)         0.100     0.674 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.185     0.859    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X123Y208       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=110, routed)         0.823     0.823    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.508    -0.685 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.657    -0.028    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout2_buf/O
                         net (fo=2063, routed)        0.776     0.778    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/clk
    SLICE_X123Y208       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                         clock pessimism             -0.191     0.587    
    SLICE_X123Y208       FDCE (Remov_fdce_C_CLR)     -0.069     0.518    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.518    
                         arrival time                           0.859    
  -------------------------------------------------------------------
                         slack                                  0.341    

Slack (MET) :             0.341ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.100ns (35.123%)  route 0.185ns (64.877%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.778ns
    Source Clock Delay      (SCD):    0.574ns
    Clock Pessimism Removal (CPR):    0.191ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=110, routed)         0.612     0.612    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.228    -0.616 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.592    -0.024    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout2_buf/O
                         net (fo=2063, routed)        0.572     0.574    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X123Y206       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y206       FDPE (Prop_fdpe_C_Q)         0.100     0.674 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.185     0.859    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X123Y208       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=110, routed)         0.823     0.823    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.508    -0.685 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.657    -0.028    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout2_buf/O
                         net (fo=2063, routed)        0.776     0.778    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/clk
    SLICE_X123Y208       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                         clock pessimism             -0.191     0.587    
    SLICE_X123Y208       FDCE (Remov_fdce_C_CLR)     -0.069     0.518    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.518    
                         arrival time                           0.859    
  -------------------------------------------------------------------
                         slack                                  0.341    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        2.453ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.838ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.453ns  (required time - arrival time)
  Source:                 gt0_rxresetdone_r3_reg/C
                            (rising edge-triggered cell FDCE clocked by lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uut/ldpc_i/ldpc_1_0/inst/u2/u3/p_out_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        5.668ns  (logic 0.330ns (5.822%)  route 5.338ns (94.178%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.411ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.089ns = ( 11.089 - 10.000 ) 
    Source Clock Delay      (SCD):    2.500ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.256ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.162ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.119     1.119    lpdc_test_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.212 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=110, routed)         1.288     2.500    gt0_rxusrclk2_i
    SLICE_X133Y248       FDCE                                         r  gt0_rxresetdone_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y248       FDCE (Prop_fdce_C_Q)         0.204     2.704 r  gt0_rxresetdone_r3_reg/Q
                         net (fo=7, routed)           1.440     4.144    uut/ldpc_i/ldpc_1_0/inst/u2/u3/rst_n
    SLICE_X108Y227       LUT1 (Prop_lut1_I0_O)        0.126     4.270 f  uut/ldpc_i/ldpc_1_0/inst/u2/u3/p_out[63]_i_2/O
                         net (fo=91, routed)          3.898     8.168    uut/ldpc_i/ldpc_1_0/inst/u2/u3/p_out_reg[0]_0
    SLICE_X51Y187        FDCE                                         f  uut/ldpc_i/ldpc_1_0/inst/u2/u3/p_out_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=110, routed)         1.287    11.287    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.721     8.566 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.353     9.919    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    10.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout2_buf/O
                         net (fo=2063, routed)        1.087    11.089    uut/ldpc_i/ldpc_1_0/inst/u2/u3/clk
    SLICE_X51Y187        FDCE                                         r  uut/ldpc_i/ldpc_1_0/inst/u2/u3/p_out_reg[1]/C
                         clock pessimism              0.000    11.089    
                         clock uncertainty           -0.256    10.833    
    SLICE_X51Y187        FDCE (Recov_fdce_C_CLR)     -0.212    10.621    uut/ldpc_i/ldpc_1_0/inst/u2/u3/p_out_reg[1]
  -------------------------------------------------------------------
                         required time                         10.621    
                         arrival time                          -8.168    
  -------------------------------------------------------------------
                         slack                                  2.453    

Slack (MET) :             2.596ns  (required time - arrival time)
  Source:                 gt0_rxresetdone_r3_reg/C
                            (rising edge-triggered cell FDCE clocked by lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uut/ldpc_i/ldpc_1_0/inst/u2/u3/p_out_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        5.583ns  (logic 0.330ns (5.911%)  route 5.253ns (94.089%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.411ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.089ns = ( 11.089 - 10.000 ) 
    Source Clock Delay      (SCD):    2.500ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.256ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.162ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.119     1.119    lpdc_test_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.212 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=110, routed)         1.288     2.500    gt0_rxusrclk2_i
    SLICE_X133Y248       FDCE                                         r  gt0_rxresetdone_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y248       FDCE (Prop_fdce_C_Q)         0.204     2.704 r  gt0_rxresetdone_r3_reg/Q
                         net (fo=7, routed)           1.440     4.144    uut/ldpc_i/ldpc_1_0/inst/u2/u3/rst_n
    SLICE_X108Y227       LUT1 (Prop_lut1_I0_O)        0.126     4.270 f  uut/ldpc_i/ldpc_1_0/inst/u2/u3/p_out[63]_i_2/O
                         net (fo=91, routed)          3.813     8.083    uut/ldpc_i/ldpc_1_0/inst/u2/u3/p_out_reg[0]_0
    SLICE_X50Y186        FDCE                                         f  uut/ldpc_i/ldpc_1_0/inst/u2/u3/p_out_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=110, routed)         1.287    11.287    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.721     8.566 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.353     9.919    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    10.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout2_buf/O
                         net (fo=2063, routed)        1.087    11.089    uut/ldpc_i/ldpc_1_0/inst/u2/u3/clk
    SLICE_X50Y186        FDCE                                         r  uut/ldpc_i/ldpc_1_0/inst/u2/u3/p_out_reg[0]/C
                         clock pessimism              0.000    11.089    
                         clock uncertainty           -0.256    10.833    
    SLICE_X50Y186        FDCE (Recov_fdce_C_CLR)     -0.154    10.679    uut/ldpc_i/ldpc_1_0/inst/u2/u3/p_out_reg[0]
  -------------------------------------------------------------------
                         required time                         10.679    
                         arrival time                          -8.083    
  -------------------------------------------------------------------
                         slack                                  2.596    

Slack (MET) :             2.601ns  (required time - arrival time)
  Source:                 gt0_rxresetdone_r3_reg/C
                            (rising edge-triggered cell FDCE clocked by lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uut/ldpc_i/ldpc_1_0/inst/u2/u3/p_out_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        5.523ns  (logic 0.330ns (5.975%)  route 5.193ns (94.025%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.408ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.092ns = ( 11.092 - 10.000 ) 
    Source Clock Delay      (SCD):    2.500ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.256ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.162ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.119     1.119    lpdc_test_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.212 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=110, routed)         1.288     2.500    gt0_rxusrclk2_i
    SLICE_X133Y248       FDCE                                         r  gt0_rxresetdone_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y248       FDCE (Prop_fdce_C_Q)         0.204     2.704 r  gt0_rxresetdone_r3_reg/Q
                         net (fo=7, routed)           1.440     4.144    uut/ldpc_i/ldpc_1_0/inst/u2/u3/rst_n
    SLICE_X108Y227       LUT1 (Prop_lut1_I0_O)        0.126     4.270 f  uut/ldpc_i/ldpc_1_0/inst/u2/u3/p_out[63]_i_2/O
                         net (fo=91, routed)          3.753     8.023    uut/ldpc_i/ldpc_1_0/inst/u2/u3/p_out_reg[0]_0
    SLICE_X51Y193        FDCE                                         f  uut/ldpc_i/ldpc_1_0/inst/u2/u3/p_out_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=110, routed)         1.287    11.287    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.721     8.566 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.353     9.919    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    10.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout2_buf/O
                         net (fo=2063, routed)        1.090    11.092    uut/ldpc_i/ldpc_1_0/inst/u2/u3/clk
    SLICE_X51Y193        FDCE                                         r  uut/ldpc_i/ldpc_1_0/inst/u2/u3/p_out_reg[4]/C
                         clock pessimism              0.000    11.092    
                         clock uncertainty           -0.256    10.836    
    SLICE_X51Y193        FDCE (Recov_fdce_C_CLR)     -0.212    10.624    uut/ldpc_i/ldpc_1_0/inst/u2/u3/p_out_reg[4]
  -------------------------------------------------------------------
                         required time                         10.624    
                         arrival time                          -8.023    
  -------------------------------------------------------------------
                         slack                                  2.601    

Slack (MET) :             2.665ns  (required time - arrival time)
  Source:                 gt0_rxresetdone_r3_reg/C
                            (rising edge-triggered cell FDCE clocked by lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uut/ldpc_i/ldpc_1_0/inst/u2/u3/p_out_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        5.517ns  (logic 0.330ns (5.981%)  route 5.187ns (94.019%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.407ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.093ns = ( 11.093 - 10.000 ) 
    Source Clock Delay      (SCD):    2.500ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.256ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.162ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.119     1.119    lpdc_test_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.212 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=110, routed)         1.288     2.500    gt0_rxusrclk2_i
    SLICE_X133Y248       FDCE                                         r  gt0_rxresetdone_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y248       FDCE (Prop_fdce_C_Q)         0.204     2.704 r  gt0_rxresetdone_r3_reg/Q
                         net (fo=7, routed)           1.440     4.144    uut/ldpc_i/ldpc_1_0/inst/u2/u3/rst_n
    SLICE_X108Y227       LUT1 (Prop_lut1_I0_O)        0.126     4.270 f  uut/ldpc_i/ldpc_1_0/inst/u2/u3/p_out[63]_i_2/O
                         net (fo=91, routed)          3.747     8.017    uut/ldpc_i/ldpc_1_0/inst/u2/u3/p_out_reg[0]_0
    SLICE_X52Y193        FDCE                                         f  uut/ldpc_i/ldpc_1_0/inst/u2/u3/p_out_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=110, routed)         1.287    11.287    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.721     8.566 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.353     9.919    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    10.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout2_buf/O
                         net (fo=2063, routed)        1.091    11.093    uut/ldpc_i/ldpc_1_0/inst/u2/u3/clk
    SLICE_X52Y193        FDCE                                         r  uut/ldpc_i/ldpc_1_0/inst/u2/u3/p_out_reg[3]/C
                         clock pessimism              0.000    11.093    
                         clock uncertainty           -0.256    10.837    
    SLICE_X52Y193        FDCE (Recov_fdce_C_CLR)     -0.154    10.683    uut/ldpc_i/ldpc_1_0/inst/u2/u3/p_out_reg[3]
  -------------------------------------------------------------------
                         required time                         10.683    
                         arrival time                          -8.017    
  -------------------------------------------------------------------
                         slack                                  2.665    

Slack (MET) :             2.686ns  (required time - arrival time)
  Source:                 gt0_rxresetdone_r3_reg/C
                            (rising edge-triggered cell FDCE clocked by lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uut/ldpc_i/ldpc_1_0/inst/u2/u3/p_out_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        5.437ns  (logic 0.330ns (6.069%)  route 5.107ns (93.931%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.408ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.092ns = ( 11.092 - 10.000 ) 
    Source Clock Delay      (SCD):    2.500ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.256ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.162ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.119     1.119    lpdc_test_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.212 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=110, routed)         1.288     2.500    gt0_rxusrclk2_i
    SLICE_X133Y248       FDCE                                         r  gt0_rxresetdone_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y248       FDCE (Prop_fdce_C_Q)         0.204     2.704 r  gt0_rxresetdone_r3_reg/Q
                         net (fo=7, routed)           1.440     4.144    uut/ldpc_i/ldpc_1_0/inst/u2/u3/rst_n
    SLICE_X108Y227       LUT1 (Prop_lut1_I0_O)        0.126     4.270 f  uut/ldpc_i/ldpc_1_0/inst/u2/u3/p_out[63]_i_2/O
                         net (fo=91, routed)          3.667     7.937    uut/ldpc_i/ldpc_1_0/inst/u2/u3/p_out_reg[0]_0
    SLICE_X51Y192        FDCE                                         f  uut/ldpc_i/ldpc_1_0/inst/u2/u3/p_out_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=110, routed)         1.287    11.287    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.721     8.566 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.353     9.919    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    10.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout2_buf/O
                         net (fo=2063, routed)        1.090    11.092    uut/ldpc_i/ldpc_1_0/inst/u2/u3/clk
    SLICE_X51Y192        FDCE                                         r  uut/ldpc_i/ldpc_1_0/inst/u2/u3/p_out_reg[2]/C
                         clock pessimism              0.000    11.092    
                         clock uncertainty           -0.256    10.836    
    SLICE_X51Y192        FDCE (Recov_fdce_C_CLR)     -0.212    10.624    uut/ldpc_i/ldpc_1_0/inst/u2/u3/p_out_reg[2]
  -------------------------------------------------------------------
                         required time                         10.624    
                         arrival time                          -7.937    
  -------------------------------------------------------------------
                         slack                                  2.686    

Slack (MET) :             2.686ns  (required time - arrival time)
  Source:                 gt0_rxresetdone_r3_reg/C
                            (rising edge-triggered cell FDCE clocked by lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uut/ldpc_i/ldpc_1_0/inst/u2/u3/p_out_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        5.437ns  (logic 0.330ns (6.069%)  route 5.107ns (93.931%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.408ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.092ns = ( 11.092 - 10.000 ) 
    Source Clock Delay      (SCD):    2.500ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.256ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.162ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.119     1.119    lpdc_test_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.212 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=110, routed)         1.288     2.500    gt0_rxusrclk2_i
    SLICE_X133Y248       FDCE                                         r  gt0_rxresetdone_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y248       FDCE (Prop_fdce_C_Q)         0.204     2.704 r  gt0_rxresetdone_r3_reg/Q
                         net (fo=7, routed)           1.440     4.144    uut/ldpc_i/ldpc_1_0/inst/u2/u3/rst_n
    SLICE_X108Y227       LUT1 (Prop_lut1_I0_O)        0.126     4.270 f  uut/ldpc_i/ldpc_1_0/inst/u2/u3/p_out[63]_i_2/O
                         net (fo=91, routed)          3.667     7.937    uut/ldpc_i/ldpc_1_0/inst/u2/u3/p_out_reg[0]_0
    SLICE_X51Y192        FDCE                                         f  uut/ldpc_i/ldpc_1_0/inst/u2/u3/p_out_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=110, routed)         1.287    11.287    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.721     8.566 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.353     9.919    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    10.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout2_buf/O
                         net (fo=2063, routed)        1.090    11.092    uut/ldpc_i/ldpc_1_0/inst/u2/u3/clk
    SLICE_X51Y192        FDCE                                         r  uut/ldpc_i/ldpc_1_0/inst/u2/u3/p_out_reg[5]/C
                         clock pessimism              0.000    11.092    
                         clock uncertainty           -0.256    10.836    
    SLICE_X51Y192        FDCE (Recov_fdce_C_CLR)     -0.212    10.624    uut/ldpc_i/ldpc_1_0/inst/u2/u3/p_out_reg[5]
  -------------------------------------------------------------------
                         required time                         10.624    
                         arrival time                          -7.937    
  -------------------------------------------------------------------
                         slack                                  2.686    

Slack (MET) :             2.708ns  (required time - arrival time)
  Source:                 gt0_rxresetdone_r3_reg/C
                            (rising edge-triggered cell FDCE clocked by lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uut/ldpc_i/ldpc_1_0/inst/u2/u3/p_out_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        5.417ns  (logic 0.330ns (6.092%)  route 5.087ns (93.908%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.407ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.093ns = ( 11.093 - 10.000 ) 
    Source Clock Delay      (SCD):    2.500ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.256ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.162ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.119     1.119    lpdc_test_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.212 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=110, routed)         1.288     2.500    gt0_rxusrclk2_i
    SLICE_X133Y248       FDCE                                         r  gt0_rxresetdone_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y248       FDCE (Prop_fdce_C_Q)         0.204     2.704 r  gt0_rxresetdone_r3_reg/Q
                         net (fo=7, routed)           1.440     4.144    uut/ldpc_i/ldpc_1_0/inst/u2/u3/rst_n
    SLICE_X108Y227       LUT1 (Prop_lut1_I0_O)        0.126     4.270 f  uut/ldpc_i/ldpc_1_0/inst/u2/u3/p_out[63]_i_2/O
                         net (fo=91, routed)          3.647     7.917    uut/ldpc_i/ldpc_1_0/inst/u2/u3/p_out_reg[0]_0
    SLICE_X51Y194        FDCE                                         f  uut/ldpc_i/ldpc_1_0/inst/u2/u3/p_out_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=110, routed)         1.287    11.287    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.721     8.566 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.353     9.919    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    10.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout2_buf/O
                         net (fo=2063, routed)        1.091    11.093    uut/ldpc_i/ldpc_1_0/inst/u2/u3/clk
    SLICE_X51Y194        FDCE                                         r  uut/ldpc_i/ldpc_1_0/inst/u2/u3/p_out_reg[6]/C
                         clock pessimism              0.000    11.093    
                         clock uncertainty           -0.256    10.837    
    SLICE_X51Y194        FDCE (Recov_fdce_C_CLR)     -0.212    10.625    uut/ldpc_i/ldpc_1_0/inst/u2/u3/p_out_reg[6]
  -------------------------------------------------------------------
                         required time                         10.625    
                         arrival time                          -7.917    
  -------------------------------------------------------------------
                         slack                                  2.708    

Slack (MET) :             2.812ns  (required time - arrival time)
  Source:                 gt0_rxresetdone_r3_reg/C
                            (rising edge-triggered cell FDCE clocked by lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uut/ldpc_i/ldpc_1_0/inst/u2/u3/p_out_reg[20]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        5.297ns  (logic 0.330ns (6.230%)  route 4.967ns (93.770%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.423ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.077ns = ( 11.077 - 10.000 ) 
    Source Clock Delay      (SCD):    2.500ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.256ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.162ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.119     1.119    lpdc_test_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.212 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=110, routed)         1.288     2.500    gt0_rxusrclk2_i
    SLICE_X133Y248       FDCE                                         r  gt0_rxresetdone_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y248       FDCE (Prop_fdce_C_Q)         0.204     2.704 r  gt0_rxresetdone_r3_reg/Q
                         net (fo=7, routed)           1.440     4.144    uut/ldpc_i/ldpc_1_0/inst/u2/u3/rst_n
    SLICE_X108Y227       LUT1 (Prop_lut1_I0_O)        0.126     4.270 f  uut/ldpc_i/ldpc_1_0/inst/u2/u3/p_out[63]_i_2/O
                         net (fo=91, routed)          3.527     7.797    uut/ldpc_i/ldpc_1_0/inst/u2/u3/p_out_reg[0]_0
    SLICE_X57Y202        FDCE                                         f  uut/ldpc_i/ldpc_1_0/inst/u2/u3/p_out_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=110, routed)         1.287    11.287    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.721     8.566 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.353     9.919    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    10.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout2_buf/O
                         net (fo=2063, routed)        1.075    11.077    uut/ldpc_i/ldpc_1_0/inst/u2/u3/clk
    SLICE_X57Y202        FDCE                                         r  uut/ldpc_i/ldpc_1_0/inst/u2/u3/p_out_reg[20]/C
                         clock pessimism              0.000    11.077    
                         clock uncertainty           -0.256    10.821    
    SLICE_X57Y202        FDCE (Recov_fdce_C_CLR)     -0.212    10.609    uut/ldpc_i/ldpc_1_0/inst/u2/u3/p_out_reg[20]
  -------------------------------------------------------------------
                         required time                         10.609    
                         arrival time                          -7.797    
  -------------------------------------------------------------------
                         slack                                  2.812    

Slack (MET) :             2.847ns  (required time - arrival time)
  Source:                 gt0_rxresetdone_r3_reg/C
                            (rising edge-triggered cell FDCE clocked by lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uut/ldpc_i/ldpc_1_0/inst/u2/u3/p_out_reg[22]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        5.262ns  (logic 0.330ns (6.272%)  route 4.932ns (93.728%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.423ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.077ns = ( 11.077 - 10.000 ) 
    Source Clock Delay      (SCD):    2.500ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.256ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.162ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.119     1.119    lpdc_test_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.212 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=110, routed)         1.288     2.500    gt0_rxusrclk2_i
    SLICE_X133Y248       FDCE                                         r  gt0_rxresetdone_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y248       FDCE (Prop_fdce_C_Q)         0.204     2.704 r  gt0_rxresetdone_r3_reg/Q
                         net (fo=7, routed)           1.440     4.144    uut/ldpc_i/ldpc_1_0/inst/u2/u3/rst_n
    SLICE_X108Y227       LUT1 (Prop_lut1_I0_O)        0.126     4.270 f  uut/ldpc_i/ldpc_1_0/inst/u2/u3/p_out[63]_i_2/O
                         net (fo=91, routed)          3.492     7.762    uut/ldpc_i/ldpc_1_0/inst/u2/u3/p_out_reg[0]_0
    SLICE_X51Y203        FDCE                                         f  uut/ldpc_i/ldpc_1_0/inst/u2/u3/p_out_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=110, routed)         1.287    11.287    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.721     8.566 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.353     9.919    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    10.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout2_buf/O
                         net (fo=2063, routed)        1.075    11.077    uut/ldpc_i/ldpc_1_0/inst/u2/u3/clk
    SLICE_X51Y203        FDCE                                         r  uut/ldpc_i/ldpc_1_0/inst/u2/u3/p_out_reg[22]/C
                         clock pessimism              0.000    11.077    
                         clock uncertainty           -0.256    10.821    
    SLICE_X51Y203        FDCE (Recov_fdce_C_CLR)     -0.212    10.609    uut/ldpc_i/ldpc_1_0/inst/u2/u3/p_out_reg[22]
  -------------------------------------------------------------------
                         required time                         10.609    
                         arrival time                          -7.762    
  -------------------------------------------------------------------
                         slack                                  2.847    

Slack (MET) :             2.851ns  (required time - arrival time)
  Source:                 gt0_rxresetdone_r3_reg/C
                            (rising edge-triggered cell FDCE clocked by lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uut/ldpc_i/ldpc_1_0/inst/u2/u3/p_out_reg[53]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        5.316ns  (logic 0.330ns (6.207%)  route 4.986ns (93.793%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.423ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.077ns = ( 11.077 - 10.000 ) 
    Source Clock Delay      (SCD):    2.500ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.256ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.162ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.119     1.119    lpdc_test_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.212 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=110, routed)         1.288     2.500    gt0_rxusrclk2_i
    SLICE_X133Y248       FDCE                                         r  gt0_rxresetdone_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y248       FDCE (Prop_fdce_C_Q)         0.204     2.704 r  gt0_rxresetdone_r3_reg/Q
                         net (fo=7, routed)           1.440     4.144    uut/ldpc_i/ldpc_1_0/inst/u2/u3/rst_n
    SLICE_X108Y227       LUT1 (Prop_lut1_I0_O)        0.126     4.270 f  uut/ldpc_i/ldpc_1_0/inst/u2/u3/p_out[63]_i_2/O
                         net (fo=91, routed)          3.546     7.816    uut/ldpc_i/ldpc_1_0/inst/u2/u3/p_out_reg[0]_0
    SLICE_X52Y207        FDCE                                         f  uut/ldpc_i/ldpc_1_0/inst/u2/u3/p_out_reg[53]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=110, routed)         1.287    11.287    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.721     8.566 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.353     9.919    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    10.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout2_buf/O
                         net (fo=2063, routed)        1.075    11.077    uut/ldpc_i/ldpc_1_0/inst/u2/u3/clk
    SLICE_X52Y207        FDCE                                         r  uut/ldpc_i/ldpc_1_0/inst/u2/u3/p_out_reg[53]/C
                         clock pessimism              0.000    11.077    
                         clock uncertainty           -0.256    10.821    
    SLICE_X52Y207        FDCE (Recov_fdce_C_CLR)     -0.154    10.667    uut/ldpc_i/ldpc_1_0/inst/u2/u3/p_out_reg[53]
  -------------------------------------------------------------------
                         required time                         10.667    
                         arrival time                          -7.816    
  -------------------------------------------------------------------
                         slack                                  2.851    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.838ns  (arrival time - required time)
  Source:                 gt0_rxresetdone_r3_reg/C
                            (rising edge-triggered cell FDCE clocked by lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uut/ldpc_i/ldpc_1_0/inst/u1/rd_en_reg/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.763ns  (logic 0.157ns (20.571%)  route 0.606ns (79.429%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.880ns
    Source Clock Delay      (SCD):    1.142ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.256ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.162ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    lpdc_test_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.567 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=110, routed)         0.575     1.142    gt0_rxusrclk2_i
    SLICE_X133Y248       FDCE                                         r  gt0_rxresetdone_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y248       FDCE (Prop_fdce_C_Q)         0.091     1.233 r  gt0_rxresetdone_r3_reg/Q
                         net (fo=7, routed)           0.304     1.537    uut/ldpc_i/ldpc_1_0/inst/u1/rst_n
    SLICE_X128Y247       LUT1 (Prop_lut1_I0_O)        0.066     1.603 f  uut/ldpc_i/ldpc_1_0/inst/u1/fifo_i_1/O
                         net (fo=29, routed)          0.302     1.905    uut/ldpc_i/ldpc_1_0/inst/u1/fifo_i_1_n_0
    SLICE_X131Y258       FDCE                                         f  uut/ldpc_i/ldpc_1_0/inst/u1/rd_en_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=110, routed)         0.823     0.823    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.508    -0.685 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.657    -0.028    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout2_buf/O
                         net (fo=2063, routed)        0.878     0.880    uut/ldpc_i/ldpc_1_0/inst/u1/rd_clk
    SLICE_X131Y258       FDCE                                         r  uut/ldpc_i/ldpc_1_0/inst/u1/rd_en_reg/C
                         clock pessimism              0.000     0.880    
                         clock uncertainty            0.256     1.136    
    SLICE_X131Y258       FDCE (Remov_fdce_C_CLR)     -0.069     1.067    uut/ldpc_i/ldpc_1_0/inst/u1/rd_en_reg
  -------------------------------------------------------------------
                         required time                         -1.067    
                         arrival time                           1.905    
  -------------------------------------------------------------------
                         slack                                  0.838    

Slack (MET) :             0.928ns  (arrival time - required time)
  Source:                 gt0_rxresetdone_r3_reg/C
                            (rising edge-triggered cell FDCE clocked by lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uut/ldpc_i/ldpc_1_0/inst/u1/cnt1_reg[4]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.875ns  (logic 0.157ns (17.936%)  route 0.718ns (82.064%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.883ns
    Source Clock Delay      (SCD):    1.142ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.256ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.162ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    lpdc_test_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.567 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=110, routed)         0.575     1.142    gt0_rxusrclk2_i
    SLICE_X133Y248       FDCE                                         r  gt0_rxresetdone_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y248       FDCE (Prop_fdce_C_Q)         0.091     1.233 r  gt0_rxresetdone_r3_reg/Q
                         net (fo=7, routed)           0.304     1.537    uut/ldpc_i/ldpc_1_0/inst/u1/rst_n
    SLICE_X128Y247       LUT1 (Prop_lut1_I0_O)        0.066     1.603 f  uut/ldpc_i/ldpc_1_0/inst/u1/fifo_i_1/O
                         net (fo=29, routed)          0.414     2.017    uut/ldpc_i/ldpc_1_0/inst/u1/fifo_i_1_n_0
    SLICE_X132Y258       FDCE                                         f  uut/ldpc_i/ldpc_1_0/inst/u1/cnt1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=110, routed)         0.823     0.823    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.508    -0.685 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.657    -0.028    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout2_buf/O
                         net (fo=2063, routed)        0.881     0.883    uut/ldpc_i/ldpc_1_0/inst/u1/rd_clk
    SLICE_X132Y258       FDCE                                         r  uut/ldpc_i/ldpc_1_0/inst/u1/cnt1_reg[4]/C
                         clock pessimism              0.000     0.883    
                         clock uncertainty            0.256     1.139    
    SLICE_X132Y258       FDCE (Remov_fdce_C_CLR)     -0.050     1.089    uut/ldpc_i/ldpc_1_0/inst/u1/cnt1_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.089    
                         arrival time                           2.017    
  -------------------------------------------------------------------
                         slack                                  0.928    

Slack (MET) :             0.928ns  (arrival time - required time)
  Source:                 gt0_rxresetdone_r3_reg/C
                            (rising edge-triggered cell FDCE clocked by lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uut/ldpc_i/ldpc_1_0/inst/u1/cnt1_reg[5]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.875ns  (logic 0.157ns (17.936%)  route 0.718ns (82.064%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.883ns
    Source Clock Delay      (SCD):    1.142ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.256ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.162ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    lpdc_test_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.567 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=110, routed)         0.575     1.142    gt0_rxusrclk2_i
    SLICE_X133Y248       FDCE                                         r  gt0_rxresetdone_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y248       FDCE (Prop_fdce_C_Q)         0.091     1.233 r  gt0_rxresetdone_r3_reg/Q
                         net (fo=7, routed)           0.304     1.537    uut/ldpc_i/ldpc_1_0/inst/u1/rst_n
    SLICE_X128Y247       LUT1 (Prop_lut1_I0_O)        0.066     1.603 f  uut/ldpc_i/ldpc_1_0/inst/u1/fifo_i_1/O
                         net (fo=29, routed)          0.414     2.017    uut/ldpc_i/ldpc_1_0/inst/u1/fifo_i_1_n_0
    SLICE_X132Y258       FDCE                                         f  uut/ldpc_i/ldpc_1_0/inst/u1/cnt1_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=110, routed)         0.823     0.823    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.508    -0.685 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.657    -0.028    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout2_buf/O
                         net (fo=2063, routed)        0.881     0.883    uut/ldpc_i/ldpc_1_0/inst/u1/rd_clk
    SLICE_X132Y258       FDCE                                         r  uut/ldpc_i/ldpc_1_0/inst/u1/cnt1_reg[5]/C
                         clock pessimism              0.000     0.883    
                         clock uncertainty            0.256     1.139    
    SLICE_X132Y258       FDCE (Remov_fdce_C_CLR)     -0.050     1.089    uut/ldpc_i/ldpc_1_0/inst/u1/cnt1_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.089    
                         arrival time                           2.017    
  -------------------------------------------------------------------
                         slack                                  0.928    

Slack (MET) :             0.947ns  (arrival time - required time)
  Source:                 gt0_rxresetdone_r3_reg/C
                            (rising edge-triggered cell FDCE clocked by lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uut/ldpc_i/ldpc_1_0/inst/u1/cnt1_reg[0]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.875ns  (logic 0.157ns (17.936%)  route 0.718ns (82.064%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.883ns
    Source Clock Delay      (SCD):    1.142ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.256ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.162ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    lpdc_test_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.567 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=110, routed)         0.575     1.142    gt0_rxusrclk2_i
    SLICE_X133Y248       FDCE                                         r  gt0_rxresetdone_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y248       FDCE (Prop_fdce_C_Q)         0.091     1.233 r  gt0_rxresetdone_r3_reg/Q
                         net (fo=7, routed)           0.304     1.537    uut/ldpc_i/ldpc_1_0/inst/u1/rst_n
    SLICE_X128Y247       LUT1 (Prop_lut1_I0_O)        0.066     1.603 f  uut/ldpc_i/ldpc_1_0/inst/u1/fifo_i_1/O
                         net (fo=29, routed)          0.414     2.017    uut/ldpc_i/ldpc_1_0/inst/u1/fifo_i_1_n_0
    SLICE_X133Y258       FDCE                                         f  uut/ldpc_i/ldpc_1_0/inst/u1/cnt1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=110, routed)         0.823     0.823    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.508    -0.685 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.657    -0.028    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout2_buf/O
                         net (fo=2063, routed)        0.881     0.883    uut/ldpc_i/ldpc_1_0/inst/u1/rd_clk
    SLICE_X133Y258       FDCE                                         r  uut/ldpc_i/ldpc_1_0/inst/u1/cnt1_reg[0]/C
                         clock pessimism              0.000     0.883    
                         clock uncertainty            0.256     1.139    
    SLICE_X133Y258       FDCE (Remov_fdce_C_CLR)     -0.069     1.070    uut/ldpc_i/ldpc_1_0/inst/u1/cnt1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.070    
                         arrival time                           2.017    
  -------------------------------------------------------------------
                         slack                                  0.947    

Slack (MET) :             0.947ns  (arrival time - required time)
  Source:                 gt0_rxresetdone_r3_reg/C
                            (rising edge-triggered cell FDCE clocked by lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uut/ldpc_i/ldpc_1_0/inst/u1/cnt1_reg[1]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.875ns  (logic 0.157ns (17.936%)  route 0.718ns (82.064%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.883ns
    Source Clock Delay      (SCD):    1.142ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.256ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.162ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    lpdc_test_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.567 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=110, routed)         0.575     1.142    gt0_rxusrclk2_i
    SLICE_X133Y248       FDCE                                         r  gt0_rxresetdone_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y248       FDCE (Prop_fdce_C_Q)         0.091     1.233 r  gt0_rxresetdone_r3_reg/Q
                         net (fo=7, routed)           0.304     1.537    uut/ldpc_i/ldpc_1_0/inst/u1/rst_n
    SLICE_X128Y247       LUT1 (Prop_lut1_I0_O)        0.066     1.603 f  uut/ldpc_i/ldpc_1_0/inst/u1/fifo_i_1/O
                         net (fo=29, routed)          0.414     2.017    uut/ldpc_i/ldpc_1_0/inst/u1/fifo_i_1_n_0
    SLICE_X133Y258       FDCE                                         f  uut/ldpc_i/ldpc_1_0/inst/u1/cnt1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=110, routed)         0.823     0.823    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.508    -0.685 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.657    -0.028    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout2_buf/O
                         net (fo=2063, routed)        0.881     0.883    uut/ldpc_i/ldpc_1_0/inst/u1/rd_clk
    SLICE_X133Y258       FDCE                                         r  uut/ldpc_i/ldpc_1_0/inst/u1/cnt1_reg[1]/C
                         clock pessimism              0.000     0.883    
                         clock uncertainty            0.256     1.139    
    SLICE_X133Y258       FDCE (Remov_fdce_C_CLR)     -0.069     1.070    uut/ldpc_i/ldpc_1_0/inst/u1/cnt1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.070    
                         arrival time                           2.017    
  -------------------------------------------------------------------
                         slack                                  0.947    

Slack (MET) :             0.947ns  (arrival time - required time)
  Source:                 gt0_rxresetdone_r3_reg/C
                            (rising edge-triggered cell FDCE clocked by lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uut/ldpc_i/ldpc_1_0/inst/u1/cnt1_reg[2]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.875ns  (logic 0.157ns (17.936%)  route 0.718ns (82.064%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.883ns
    Source Clock Delay      (SCD):    1.142ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.256ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.162ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    lpdc_test_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.567 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=110, routed)         0.575     1.142    gt0_rxusrclk2_i
    SLICE_X133Y248       FDCE                                         r  gt0_rxresetdone_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y248       FDCE (Prop_fdce_C_Q)         0.091     1.233 r  gt0_rxresetdone_r3_reg/Q
                         net (fo=7, routed)           0.304     1.537    uut/ldpc_i/ldpc_1_0/inst/u1/rst_n
    SLICE_X128Y247       LUT1 (Prop_lut1_I0_O)        0.066     1.603 f  uut/ldpc_i/ldpc_1_0/inst/u1/fifo_i_1/O
                         net (fo=29, routed)          0.414     2.017    uut/ldpc_i/ldpc_1_0/inst/u1/fifo_i_1_n_0
    SLICE_X133Y258       FDCE                                         f  uut/ldpc_i/ldpc_1_0/inst/u1/cnt1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=110, routed)         0.823     0.823    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.508    -0.685 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.657    -0.028    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout2_buf/O
                         net (fo=2063, routed)        0.881     0.883    uut/ldpc_i/ldpc_1_0/inst/u1/rd_clk
    SLICE_X133Y258       FDCE                                         r  uut/ldpc_i/ldpc_1_0/inst/u1/cnt1_reg[2]/C
                         clock pessimism              0.000     0.883    
                         clock uncertainty            0.256     1.139    
    SLICE_X133Y258       FDCE (Remov_fdce_C_CLR)     -0.069     1.070    uut/ldpc_i/ldpc_1_0/inst/u1/cnt1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.070    
                         arrival time                           2.017    
  -------------------------------------------------------------------
                         slack                                  0.947    

Slack (MET) :             0.947ns  (arrival time - required time)
  Source:                 gt0_rxresetdone_r3_reg/C
                            (rising edge-triggered cell FDCE clocked by lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uut/ldpc_i/ldpc_1_0/inst/u1/cnt1_reg[3]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.875ns  (logic 0.157ns (17.936%)  route 0.718ns (82.064%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.883ns
    Source Clock Delay      (SCD):    1.142ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.256ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.162ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    lpdc_test_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.567 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=110, routed)         0.575     1.142    gt0_rxusrclk2_i
    SLICE_X133Y248       FDCE                                         r  gt0_rxresetdone_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y248       FDCE (Prop_fdce_C_Q)         0.091     1.233 r  gt0_rxresetdone_r3_reg/Q
                         net (fo=7, routed)           0.304     1.537    uut/ldpc_i/ldpc_1_0/inst/u1/rst_n
    SLICE_X128Y247       LUT1 (Prop_lut1_I0_O)        0.066     1.603 f  uut/ldpc_i/ldpc_1_0/inst/u1/fifo_i_1/O
                         net (fo=29, routed)          0.414     2.017    uut/ldpc_i/ldpc_1_0/inst/u1/fifo_i_1_n_0
    SLICE_X133Y258       FDCE                                         f  uut/ldpc_i/ldpc_1_0/inst/u1/cnt1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=110, routed)         0.823     0.823    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.508    -0.685 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.657    -0.028    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout2_buf/O
                         net (fo=2063, routed)        0.881     0.883    uut/ldpc_i/ldpc_1_0/inst/u1/rd_clk
    SLICE_X133Y258       FDCE                                         r  uut/ldpc_i/ldpc_1_0/inst/u1/cnt1_reg[3]/C
                         clock pessimism              0.000     0.883    
                         clock uncertainty            0.256     1.139    
    SLICE_X133Y258       FDCE (Remov_fdce_C_CLR)     -0.069     1.070    uut/ldpc_i/ldpc_1_0/inst/u1/cnt1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.070    
                         arrival time                           2.017    
  -------------------------------------------------------------------
                         slack                                  0.947    

Slack (MET) :             1.361ns  (arrival time - required time)
  Source:                 gt0_rxresetdone_r3_reg/C
                            (rising edge-triggered cell FDCE clocked by lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uut/ldpc_i/ldpc_1_0/inst/u2/addra_reg[0]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.159ns  (logic 0.157ns (13.548%)  route 1.002ns (86.452%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.408ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.734ns
    Source Clock Delay      (SCD):    1.142ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.256ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.162ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    lpdc_test_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.567 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=110, routed)         0.575     1.142    gt0_rxusrclk2_i
    SLICE_X133Y248       FDCE                                         r  gt0_rxresetdone_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y248       FDCE (Prop_fdce_C_Q)         0.091     1.233 r  gt0_rxresetdone_r3_reg/Q
                         net (fo=7, routed)           0.833     2.066    uut/ldpc_i/ldpc_1_0/inst/u2/u1/rst_n
    SLICE_X108Y227       LUT1 (Prop_lut1_I0_O)        0.066     2.132 f  uut/ldpc_i/ldpc_1_0/inst/u2/u1/p_out[63]_i_3/O
                         net (fo=91, routed)          0.169     2.301    uut/ldpc_i/ldpc_1_0/inst/u2/u1_n_0
    SLICE_X108Y224       FDCE                                         f  uut/ldpc_i/ldpc_1_0/inst/u2/addra_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=110, routed)         0.823     0.823    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.508    -0.685 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.657    -0.028    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout2_buf/O
                         net (fo=2063, routed)        0.732     0.734    uut/ldpc_i/ldpc_1_0/inst/u2/clk
    SLICE_X108Y224       FDCE                                         r  uut/ldpc_i/ldpc_1_0/inst/u2/addra_reg[0]/C
                         clock pessimism              0.000     0.734    
                         clock uncertainty            0.256     0.990    
    SLICE_X108Y224       FDCE (Remov_fdce_C_CLR)     -0.050     0.940    uut/ldpc_i/ldpc_1_0/inst/u2/addra_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.940    
                         arrival time                           2.301    
  -------------------------------------------------------------------
                         slack                                  1.361    

Slack (MET) :             1.361ns  (arrival time - required time)
  Source:                 gt0_rxresetdone_r3_reg/C
                            (rising edge-triggered cell FDCE clocked by lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uut/ldpc_i/ldpc_1_0/inst/u2/addra_reg[1]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.159ns  (logic 0.157ns (13.548%)  route 1.002ns (86.452%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.408ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.734ns
    Source Clock Delay      (SCD):    1.142ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.256ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.162ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    lpdc_test_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.567 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=110, routed)         0.575     1.142    gt0_rxusrclk2_i
    SLICE_X133Y248       FDCE                                         r  gt0_rxresetdone_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y248       FDCE (Prop_fdce_C_Q)         0.091     1.233 r  gt0_rxresetdone_r3_reg/Q
                         net (fo=7, routed)           0.833     2.066    uut/ldpc_i/ldpc_1_0/inst/u2/u1/rst_n
    SLICE_X108Y227       LUT1 (Prop_lut1_I0_O)        0.066     2.132 f  uut/ldpc_i/ldpc_1_0/inst/u2/u1/p_out[63]_i_3/O
                         net (fo=91, routed)          0.169     2.301    uut/ldpc_i/ldpc_1_0/inst/u2/u1_n_0
    SLICE_X108Y224       FDCE                                         f  uut/ldpc_i/ldpc_1_0/inst/u2/addra_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=110, routed)         0.823     0.823    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.508    -0.685 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.657    -0.028    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout2_buf/O
                         net (fo=2063, routed)        0.732     0.734    uut/ldpc_i/ldpc_1_0/inst/u2/clk
    SLICE_X108Y224       FDCE                                         r  uut/ldpc_i/ldpc_1_0/inst/u2/addra_reg[1]/C
                         clock pessimism              0.000     0.734    
                         clock uncertainty            0.256     0.990    
    SLICE_X108Y224       FDCE (Remov_fdce_C_CLR)     -0.050     0.940    uut/ldpc_i/ldpc_1_0/inst/u2/addra_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.940    
                         arrival time                           2.301    
  -------------------------------------------------------------------
                         slack                                  1.361    

Slack (MET) :             1.362ns  (arrival time - required time)
  Source:                 gt0_rxresetdone_r3_reg/C
                            (rising edge-triggered cell FDCE clocked by lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uut/ldpc_i/ldpc_1_0/inst/u2/u4/p_out_reg[33]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.162ns  (logic 0.157ns (13.515%)  route 1.005ns (86.485%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.406ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.736ns
    Source Clock Delay      (SCD):    1.142ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.256ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.162ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    lpdc_test_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.567 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=110, routed)         0.575     1.142    gt0_rxusrclk2_i
    SLICE_X133Y248       FDCE                                         r  gt0_rxresetdone_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y248       FDCE (Prop_fdce_C_Q)         0.091     1.233 r  gt0_rxresetdone_r3_reg/Q
                         net (fo=7, routed)           0.808     2.041    uut/ldpc_i/ldpc_1_0/inst/u2/u4/rst_n
    SLICE_X108Y227       LUT1 (Prop_lut1_I0_O)        0.066     2.107 f  uut/ldpc_i/ldpc_1_0/inst/u2/u4/p_out[43]_i_2/O
                         net (fo=91, routed)          0.197     2.304    uut/ldpc_i/ldpc_1_0/inst/u2/u4/p_out_reg[17]_0
    SLICE_X106Y227       FDCE                                         f  uut/ldpc_i/ldpc_1_0/inst/u2/u4/p_out_reg[33]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=110, routed)         0.823     0.823    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.508    -0.685 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.657    -0.028    uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.002 r  uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkout2_buf/O
                         net (fo=2063, routed)        0.734     0.736    uut/ldpc_i/ldpc_1_0/inst/u2/u4/clk
    SLICE_X106Y227       FDCE                                         r  uut/ldpc_i/ldpc_1_0/inst/u2/u4/p_out_reg[33]/C
                         clock pessimism              0.000     0.736    
                         clock uncertainty            0.256     0.992    
    SLICE_X106Y227       FDCE (Remov_fdce_C_CLR)     -0.050     0.942    uut/ldpc_i/ldpc_1_0/inst/u2/u4/p_out_reg[33]
  -------------------------------------------------------------------
                         required time                         -0.942    
                         arrival time                           2.304    
  -------------------------------------------------------------------
                         slack                                  1.362    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       29.992ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.257ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             29.992ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.641ns  (logic 0.416ns (15.749%)  route 2.225ns (84.251%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.575ns = ( 36.575 - 33.000 ) 
    Source Clock Delay      (SCD):    4.162ns
    Clock Pessimism Removal (CPR):    0.443ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.827     2.827    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.920 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.242     4.162    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X105Y191       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y191       FDRE (Prop_fdre_C_Q)         0.204     4.366 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=3, routed)           0.744     5.110    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X110Y191       LUT6 (Prop_lut6_I2_O)        0.126     5.236 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.256     5.492    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X110Y192       LUT4 (Prop_lut4_I0_O)        0.043     5.535 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.757     6.292    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]_0
    SLICE_X110Y200       LUT1 (Prop_lut1_I0_O)        0.043     6.335 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.469     6.804    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X110Y202       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.394    35.394    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    35.477 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.098    36.575    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X110Y202       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                         clock pessimism              0.443    37.018    
                         clock uncertainty           -0.035    36.983    
    SLICE_X110Y202       FDCE (Recov_fdce_C_CLR)     -0.187    36.796    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]
  -------------------------------------------------------------------
                         required time                         36.796    
                         arrival time                          -6.804    
  -------------------------------------------------------------------
                         slack                                 29.992    

Slack (MET) :             29.992ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.641ns  (logic 0.416ns (15.749%)  route 2.225ns (84.251%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.575ns = ( 36.575 - 33.000 ) 
    Source Clock Delay      (SCD):    4.162ns
    Clock Pessimism Removal (CPR):    0.443ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.827     2.827    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.920 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.242     4.162    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X105Y191       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y191       FDRE (Prop_fdre_C_Q)         0.204     4.366 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=3, routed)           0.744     5.110    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X110Y191       LUT6 (Prop_lut6_I2_O)        0.126     5.236 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.256     5.492    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X110Y192       LUT4 (Prop_lut4_I0_O)        0.043     5.535 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.757     6.292    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]_0
    SLICE_X110Y200       LUT1 (Prop_lut1_I0_O)        0.043     6.335 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.469     6.804    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X110Y202       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.394    35.394    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    35.477 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.098    36.575    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X110Y202       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/C
                         clock pessimism              0.443    37.018    
                         clock uncertainty           -0.035    36.983    
    SLICE_X110Y202       FDCE (Recov_fdce_C_CLR)     -0.187    36.796    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]
  -------------------------------------------------------------------
                         required time                         36.796    
                         arrival time                          -6.804    
  -------------------------------------------------------------------
                         slack                                 29.992    

Slack (MET) :             29.992ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.641ns  (logic 0.416ns (15.749%)  route 2.225ns (84.251%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.575ns = ( 36.575 - 33.000 ) 
    Source Clock Delay      (SCD):    4.162ns
    Clock Pessimism Removal (CPR):    0.443ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.827     2.827    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.920 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.242     4.162    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X105Y191       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y191       FDRE (Prop_fdre_C_Q)         0.204     4.366 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=3, routed)           0.744     5.110    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X110Y191       LUT6 (Prop_lut6_I2_O)        0.126     5.236 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.256     5.492    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X110Y192       LUT4 (Prop_lut4_I0_O)        0.043     5.535 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.757     6.292    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]_0
    SLICE_X110Y200       LUT1 (Prop_lut1_I0_O)        0.043     6.335 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.469     6.804    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X110Y202       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.394    35.394    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    35.477 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.098    36.575    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X110Y202       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/C
                         clock pessimism              0.443    37.018    
                         clock uncertainty           -0.035    36.983    
    SLICE_X110Y202       FDCE (Recov_fdce_C_CLR)     -0.187    36.796    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]
  -------------------------------------------------------------------
                         required time                         36.796    
                         arrival time                          -6.804    
  -------------------------------------------------------------------
                         slack                                 29.992    

Slack (MET) :             30.025ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.641ns  (logic 0.416ns (15.749%)  route 2.225ns (84.251%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.575ns = ( 36.575 - 33.000 ) 
    Source Clock Delay      (SCD):    4.162ns
    Clock Pessimism Removal (CPR):    0.443ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.827     2.827    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.920 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.242     4.162    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X105Y191       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y191       FDRE (Prop_fdre_C_Q)         0.204     4.366 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=3, routed)           0.744     5.110    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X110Y191       LUT6 (Prop_lut6_I2_O)        0.126     5.236 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.256     5.492    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X110Y192       LUT4 (Prop_lut4_I0_O)        0.043     5.535 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.757     6.292    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]_0
    SLICE_X110Y200       LUT1 (Prop_lut1_I0_O)        0.043     6.335 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.469     6.804    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X110Y202       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.394    35.394    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    35.477 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.098    36.575    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X110Y202       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/C
                         clock pessimism              0.443    37.018    
                         clock uncertainty           -0.035    36.983    
    SLICE_X110Y202       FDCE (Recov_fdce_C_CLR)     -0.154    36.829    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]
  -------------------------------------------------------------------
                         required time                         36.829    
                         arrival time                          -6.804    
  -------------------------------------------------------------------
                         slack                                 30.025    

Slack (MET) :             30.025ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.641ns  (logic 0.416ns (15.749%)  route 2.225ns (84.251%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.575ns = ( 36.575 - 33.000 ) 
    Source Clock Delay      (SCD):    4.162ns
    Clock Pessimism Removal (CPR):    0.443ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.827     2.827    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.920 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.242     4.162    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X105Y191       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y191       FDRE (Prop_fdre_C_Q)         0.204     4.366 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=3, routed)           0.744     5.110    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X110Y191       LUT6 (Prop_lut6_I2_O)        0.126     5.236 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.256     5.492    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X110Y192       LUT4 (Prop_lut4_I0_O)        0.043     5.535 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.757     6.292    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]_0
    SLICE_X110Y200       LUT1 (Prop_lut1_I0_O)        0.043     6.335 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.469     6.804    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X110Y202       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.394    35.394    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    35.477 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.098    36.575    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X110Y202       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/C
                         clock pessimism              0.443    37.018    
                         clock uncertainty           -0.035    36.983    
    SLICE_X110Y202       FDCE (Recov_fdce_C_CLR)     -0.154    36.829    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]
  -------------------------------------------------------------------
                         required time                         36.829    
                         arrival time                          -6.804    
  -------------------------------------------------------------------
                         slack                                 30.025    

Slack (MET) :             30.025ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.641ns  (logic 0.416ns (15.749%)  route 2.225ns (84.251%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.575ns = ( 36.575 - 33.000 ) 
    Source Clock Delay      (SCD):    4.162ns
    Clock Pessimism Removal (CPR):    0.443ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.827     2.827    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.920 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.242     4.162    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X105Y191       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y191       FDRE (Prop_fdre_C_Q)         0.204     4.366 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=3, routed)           0.744     5.110    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X110Y191       LUT6 (Prop_lut6_I2_O)        0.126     5.236 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.256     5.492    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X110Y192       LUT4 (Prop_lut4_I0_O)        0.043     5.535 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.757     6.292    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]_0
    SLICE_X110Y200       LUT1 (Prop_lut1_I0_O)        0.043     6.335 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.469     6.804    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X110Y202       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.394    35.394    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    35.477 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.098    36.575    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X110Y202       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                         clock pessimism              0.443    37.018    
                         clock uncertainty           -0.035    36.983    
    SLICE_X110Y202       FDCE (Recov_fdce_C_CLR)     -0.154    36.829    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]
  -------------------------------------------------------------------
                         required time                         36.829    
                         arrival time                          -6.804    
  -------------------------------------------------------------------
                         slack                                 30.025    

Slack (MET) :             30.025ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.641ns  (logic 0.416ns (15.749%)  route 2.225ns (84.251%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.575ns = ( 36.575 - 33.000 ) 
    Source Clock Delay      (SCD):    4.162ns
    Clock Pessimism Removal (CPR):    0.443ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.827     2.827    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.920 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.242     4.162    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X105Y191       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y191       FDRE (Prop_fdre_C_Q)         0.204     4.366 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=3, routed)           0.744     5.110    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X110Y191       LUT6 (Prop_lut6_I2_O)        0.126     5.236 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.256     5.492    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X110Y192       LUT4 (Prop_lut4_I0_O)        0.043     5.535 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.757     6.292    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]_0
    SLICE_X110Y200       LUT1 (Prop_lut1_I0_O)        0.043     6.335 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.469     6.804    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X110Y202       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.394    35.394    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    35.477 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.098    36.575    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X110Y202       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
                         clock pessimism              0.443    37.018    
                         clock uncertainty           -0.035    36.983    
    SLICE_X110Y202       FDCE (Recov_fdce_C_CLR)     -0.154    36.829    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]
  -------------------------------------------------------------------
                         required time                         36.829    
                         arrival time                          -6.804    
  -------------------------------------------------------------------
                         slack                                 30.025    

Slack (MET) :             30.174ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.493ns  (logic 0.416ns (16.686%)  route 2.077ns (83.314%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.575ns = ( 36.575 - 33.000 ) 
    Source Clock Delay      (SCD):    4.162ns
    Clock Pessimism Removal (CPR):    0.443ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.827     2.827    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.920 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.242     4.162    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X105Y191       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y191       FDRE (Prop_fdre_C_Q)         0.204     4.366 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=3, routed)           0.744     5.110    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X110Y191       LUT6 (Prop_lut6_I2_O)        0.126     5.236 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.256     5.492    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X110Y192       LUT4 (Prop_lut4_I0_O)        0.043     5.535 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.757     6.292    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]_0
    SLICE_X110Y200       LUT1 (Prop_lut1_I0_O)        0.043     6.335 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.321     6.655    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X110Y200       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.394    35.394    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    35.477 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.098    36.575    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X110Y200       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
                         clock pessimism              0.443    37.018    
                         clock uncertainty           -0.035    36.983    
    SLICE_X110Y200       FDCE (Recov_fdce_C_CLR)     -0.154    36.829    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]
  -------------------------------------------------------------------
                         required time                         36.829    
                         arrival time                          -6.655    
  -------------------------------------------------------------------
                         slack                                 30.174    

Slack (MET) :             30.174ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.493ns  (logic 0.416ns (16.686%)  route 2.077ns (83.314%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.575ns = ( 36.575 - 33.000 ) 
    Source Clock Delay      (SCD):    4.162ns
    Clock Pessimism Removal (CPR):    0.443ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.827     2.827    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.920 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.242     4.162    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X105Y191       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y191       FDRE (Prop_fdre_C_Q)         0.204     4.366 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=3, routed)           0.744     5.110    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X110Y191       LUT6 (Prop_lut6_I2_O)        0.126     5.236 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.256     5.492    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X110Y192       LUT4 (Prop_lut4_I0_O)        0.043     5.535 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.757     6.292    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]_0
    SLICE_X110Y200       LUT1 (Prop_lut1_I0_O)        0.043     6.335 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.321     6.655    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X110Y200       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.394    35.394    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    35.477 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.098    36.575    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X110Y200       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
                         clock pessimism              0.443    37.018    
                         clock uncertainty           -0.035    36.983    
    SLICE_X110Y200       FDCE (Recov_fdce_C_CLR)     -0.154    36.829    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]
  -------------------------------------------------------------------
                         required time                         36.829    
                         arrival time                          -6.655    
  -------------------------------------------------------------------
                         slack                                 30.174    

Slack (MET) :             30.174ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.493ns  (logic 0.416ns (16.686%)  route 2.077ns (83.314%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.575ns = ( 36.575 - 33.000 ) 
    Source Clock Delay      (SCD):    4.162ns
    Clock Pessimism Removal (CPR):    0.443ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.827     2.827    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.920 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.242     4.162    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X105Y191       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y191       FDRE (Prop_fdre_C_Q)         0.204     4.366 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=3, routed)           0.744     5.110    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X110Y191       LUT6 (Prop_lut6_I2_O)        0.126     5.236 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.256     5.492    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X110Y192       LUT4 (Prop_lut4_I0_O)        0.043     5.535 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.757     6.292    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]_0
    SLICE_X110Y200       LUT1 (Prop_lut1_I0_O)        0.043     6.335 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.321     6.655    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X110Y200       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.394    35.394    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    35.477 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.098    36.575    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X110Y200       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                         clock pessimism              0.443    37.018    
                         clock uncertainty           -0.035    36.983    
    SLICE_X110Y200       FDCE (Recov_fdce_C_CLR)     -0.154    36.829    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]
  -------------------------------------------------------------------
                         required time                         36.829    
                         arrival time                          -6.655    
  -------------------------------------------------------------------
                         slack                                 30.174    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.202ns  (logic 0.100ns (49.547%)  route 0.102ns (50.453%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.568ns
    Source Clock Delay      (SCD):    2.098ns
    Clock Pessimism Removal (CPR):    0.456ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.500     1.500    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.526 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.572     2.098    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X127Y208       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y208       FDPE (Prop_fdpe_C_Q)         0.100     2.198 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.102     2.300    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X125Y208       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.761     1.761    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.791 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.777     2.568    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/m_bscan_tck[0]
    SLICE_X125Y208       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.456     2.112    
    SLICE_X125Y208       FDCE (Remov_fdce_C_CLR)     -0.069     2.043    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.043    
                         arrival time                           2.300    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.202ns  (logic 0.100ns (49.547%)  route 0.102ns (50.453%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.568ns
    Source Clock Delay      (SCD):    2.098ns
    Clock Pessimism Removal (CPR):    0.456ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.500     1.500    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.526 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.572     2.098    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X127Y208       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y208       FDPE (Prop_fdpe_C_Q)         0.100     2.198 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.102     2.300    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X125Y208       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.761     1.761    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.791 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.777     2.568    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/m_bscan_tck[0]
    SLICE_X125Y208       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.456     2.112    
    SLICE_X125Y208       FDCE (Remov_fdce_C_CLR)     -0.069     2.043    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.043    
                         arrival time                           2.300    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.202ns  (logic 0.100ns (49.547%)  route 0.102ns (50.453%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.568ns
    Source Clock Delay      (SCD):    2.098ns
    Clock Pessimism Removal (CPR):    0.456ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.500     1.500    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.526 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.572     2.098    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X127Y208       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y208       FDPE (Prop_fdpe_C_Q)         0.100     2.198 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.102     2.300    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X125Y208       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.761     1.761    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.791 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.777     2.568    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/m_bscan_tck[0]
    SLICE_X125Y208       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.456     2.112    
    SLICE_X125Y208       FDCE (Remov_fdce_C_CLR)     -0.069     2.043    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.043    
                         arrival time                           2.300    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.202ns  (logic 0.100ns (49.547%)  route 0.102ns (50.453%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.568ns
    Source Clock Delay      (SCD):    2.098ns
    Clock Pessimism Removal (CPR):    0.456ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.500     1.500    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.526 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.572     2.098    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X127Y208       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y208       FDPE (Prop_fdpe_C_Q)         0.100     2.198 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.102     2.300    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X125Y208       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.761     1.761    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.791 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.777     2.568    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/m_bscan_tck[0]
    SLICE_X125Y208       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.456     2.112    
    SLICE_X125Y208       FDCE (Remov_fdce_C_CLR)     -0.069     2.043    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.043    
                         arrival time                           2.300    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.202ns  (logic 0.100ns (49.547%)  route 0.102ns (50.453%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.568ns
    Source Clock Delay      (SCD):    2.098ns
    Clock Pessimism Removal (CPR):    0.456ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.500     1.500    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.526 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.572     2.098    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X127Y208       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y208       FDPE (Prop_fdpe_C_Q)         0.100     2.198 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.102     2.300    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X125Y208       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.761     1.761    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.791 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.777     2.568    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/m_bscan_tck[0]
    SLICE_X125Y208       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.456     2.112    
    SLICE_X125Y208       FDCE (Remov_fdce_C_CLR)     -0.069     2.043    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.043    
                         arrival time                           2.300    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.202ns  (logic 0.100ns (49.547%)  route 0.102ns (50.453%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.568ns
    Source Clock Delay      (SCD):    2.098ns
    Clock Pessimism Removal (CPR):    0.456ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.500     1.500    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.526 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.572     2.098    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X127Y208       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y208       FDPE (Prop_fdpe_C_Q)         0.100     2.198 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.102     2.300    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X125Y208       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.761     1.761    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.791 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.777     2.568    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/m_bscan_tck[0]
    SLICE_X125Y208       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.456     2.112    
    SLICE_X125Y208       FDCE (Remov_fdce_C_CLR)     -0.069     2.043    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.043    
                         arrival time                           2.300    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.204ns  (logic 0.100ns (49.037%)  route 0.104ns (50.963%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.568ns
    Source Clock Delay      (SCD):    2.098ns
    Clock Pessimism Removal (CPR):    0.456ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.500     1.500    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.526 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.572     2.098    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X127Y208       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y208       FDPE (Prop_fdpe_C_Q)         0.100     2.198 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.104     2.302    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X124Y208       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.761     1.761    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.791 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.777     2.568    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/m_bscan_tck[0]
    SLICE_X124Y208       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.456     2.112    
    SLICE_X124Y208       FDCE (Remov_fdce_C_CLR)     -0.069     2.043    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.043    
                         arrival time                           2.302    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.204ns  (logic 0.100ns (49.037%)  route 0.104ns (50.963%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.568ns
    Source Clock Delay      (SCD):    2.098ns
    Clock Pessimism Removal (CPR):    0.456ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.500     1.500    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.526 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.572     2.098    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X127Y208       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y208       FDPE (Prop_fdpe_C_Q)         0.100     2.198 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.104     2.302    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X124Y208       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.761     1.761    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.791 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.777     2.568    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/m_bscan_tck[0]
    SLICE_X124Y208       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.456     2.112    
    SLICE_X124Y208       FDCE (Remov_fdce_C_CLR)     -0.069     2.043    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.043    
                         arrival time                           2.302    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.204ns  (logic 0.100ns (49.037%)  route 0.104ns (50.963%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.568ns
    Source Clock Delay      (SCD):    2.098ns
    Clock Pessimism Removal (CPR):    0.456ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.500     1.500    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.526 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.572     2.098    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X127Y208       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y208       FDPE (Prop_fdpe_C_Q)         0.100     2.198 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.104     2.302    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X124Y208       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.761     1.761    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.791 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.777     2.568    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/m_bscan_tck[0]
    SLICE_X124Y208       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                         clock pessimism             -0.456     2.112    
    SLICE_X124Y208       FDCE (Remov_fdce_C_CLR)     -0.069     2.043    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.043    
                         arrival time                           2.302    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.204ns  (logic 0.100ns (49.037%)  route 0.104ns (50.963%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.568ns
    Source Clock Delay      (SCD):    2.098ns
    Clock Pessimism Removal (CPR):    0.456ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.500     1.500    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.526 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.572     2.098    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X127Y208       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y208       FDPE (Prop_fdpe_C_Q)         0.100     2.198 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.104     2.302    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X124Y208       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.761     1.761    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.791 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.777     2.568    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/m_bscan_tck[0]
    SLICE_X124Y208       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                         clock pessimism             -0.456     2.112    
    SLICE_X124Y208       FDCE (Remov_fdce_C_CLR)     -0.069     2.043    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.043    
                         arrival time                           2.302    
  -------------------------------------------------------------------
                         slack                                  0.259    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK
  To Clock:  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK

Setup :            0  Failing Endpoints,  Worst Slack       17.045ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.352ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.045ns  (required time - arrival time)
  Source:                 lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            gt0_rxresetdone_r2_reg/CLR
                            (recovery check against rising-edge clock lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise@20.000ns - lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        2.248ns  (logic 1.052ns (46.801%)  route 1.196ns (53.199%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.459ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.275ns = ( 22.275 - 20.000 ) 
    Source Clock Delay      (SCD):    2.832ns
    Clock Pessimism Removal (CPR):    0.098ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.119     1.119    lpdc_test_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.212 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=110, routed)         1.620     2.832    lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gt0_rxusrclk2_in
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                                r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXRESETDONE)
                                                      1.009     3.841 r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/RXRESETDONE
                         net (fo=2, routed)           0.961     4.802    lpdc_test_support_i/gt0_rxresetdone_i
    SLICE_X133Y248       LUT1 (Prop_lut1_I0_O)        0.043     4.845 f  lpdc_test_support_i/gt0_rxresetdone_r_i_1/O
                         net (fo=3, routed)           0.235     5.080    lpdc_test_support_i_n_19
    SLICE_X133Y248       FDCE                                         f  gt0_rxresetdone_r2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise edge)
                                                     20.000    20.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000    20.000 r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.044    21.044    lpdc_test_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    21.127 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=110, routed)         1.148    22.275    gt0_rxusrclk2_i
    SLICE_X133Y248       FDCE                                         r  gt0_rxresetdone_r2_reg/C
                         clock pessimism              0.098    22.373    
                         clock uncertainty           -0.035    22.338    
    SLICE_X133Y248       FDCE (Recov_fdce_C_CLR)     -0.212    22.126    gt0_rxresetdone_r2_reg
  -------------------------------------------------------------------
                         required time                         22.126    
                         arrival time                          -5.080    
  -------------------------------------------------------------------
                         slack                                 17.045    

Slack (MET) :             17.045ns  (required time - arrival time)
  Source:                 lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            gt0_rxresetdone_r3_reg/CLR
                            (recovery check against rising-edge clock lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise@20.000ns - lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        2.248ns  (logic 1.052ns (46.801%)  route 1.196ns (53.199%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.459ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.275ns = ( 22.275 - 20.000 ) 
    Source Clock Delay      (SCD):    2.832ns
    Clock Pessimism Removal (CPR):    0.098ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.119     1.119    lpdc_test_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.212 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=110, routed)         1.620     2.832    lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gt0_rxusrclk2_in
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                                r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXRESETDONE)
                                                      1.009     3.841 r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/RXRESETDONE
                         net (fo=2, routed)           0.961     4.802    lpdc_test_support_i/gt0_rxresetdone_i
    SLICE_X133Y248       LUT1 (Prop_lut1_I0_O)        0.043     4.845 f  lpdc_test_support_i/gt0_rxresetdone_r_i_1/O
                         net (fo=3, routed)           0.235     5.080    lpdc_test_support_i_n_19
    SLICE_X133Y248       FDCE                                         f  gt0_rxresetdone_r3_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise edge)
                                                     20.000    20.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000    20.000 r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.044    21.044    lpdc_test_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    21.127 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=110, routed)         1.148    22.275    gt0_rxusrclk2_i
    SLICE_X133Y248       FDCE                                         r  gt0_rxresetdone_r3_reg/C
                         clock pessimism              0.098    22.373    
                         clock uncertainty           -0.035    22.338    
    SLICE_X133Y248       FDCE (Recov_fdce_C_CLR)     -0.212    22.126    gt0_rxresetdone_r3_reg
  -------------------------------------------------------------------
                         required time                         22.126    
                         arrival time                          -5.080    
  -------------------------------------------------------------------
                         slack                                 17.045    

Slack (MET) :             17.045ns  (required time - arrival time)
  Source:                 lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            gt0_rxresetdone_r_reg/CLR
                            (recovery check against rising-edge clock lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise@20.000ns - lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        2.248ns  (logic 1.052ns (46.801%)  route 1.196ns (53.199%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.459ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.275ns = ( 22.275 - 20.000 ) 
    Source Clock Delay      (SCD):    2.832ns
    Clock Pessimism Removal (CPR):    0.098ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.119     1.119    lpdc_test_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.212 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=110, routed)         1.620     2.832    lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gt0_rxusrclk2_in
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                                r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXRESETDONE)
                                                      1.009     3.841 r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/RXRESETDONE
                         net (fo=2, routed)           0.961     4.802    lpdc_test_support_i/gt0_rxresetdone_i
    SLICE_X133Y248       LUT1 (Prop_lut1_I0_O)        0.043     4.845 f  lpdc_test_support_i/gt0_rxresetdone_r_i_1/O
                         net (fo=3, routed)           0.235     5.080    lpdc_test_support_i_n_19
    SLICE_X133Y248       FDCE                                         f  gt0_rxresetdone_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise edge)
                                                     20.000    20.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000    20.000 r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.044    21.044    lpdc_test_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    21.127 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=110, routed)         1.148    22.275    gt0_rxusrclk2_i
    SLICE_X133Y248       FDCE                                         r  gt0_rxresetdone_r_reg/C
                         clock pessimism              0.098    22.373    
                         clock uncertainty           -0.035    22.338    
    SLICE_X133Y248       FDCE (Recov_fdce_C_CLR)     -0.212    22.126    gt0_rxresetdone_r_reg
  -------------------------------------------------------------------
                         required time                         22.126    
                         arrival time                          -5.080    
  -------------------------------------------------------------------
                         slack                                 17.045    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.352ns  (arrival time - required time)
  Source:                 lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            gt0_rxresetdone_r2_reg/CLR
                            (removal check against rising-edge clock lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise@0.000ns - lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.231ns  (logic 0.631ns (51.266%)  route 0.600ns (48.734%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.392ns
    Source Clock Delay      (SCD):    1.392ns
    Clock Pessimism Removal (CPR):    0.052ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    lpdc_test_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.567 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=110, routed)         0.825     1.392    lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gt0_rxusrclk2_in
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                                r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXRESETDONE)
                                                      0.603     1.995 r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/RXRESETDONE
                         net (fo=2, routed)           0.499     2.494    lpdc_test_support_i/gt0_rxresetdone_i
    SLICE_X133Y248       LUT1 (Prop_lut1_I0_O)        0.028     2.522 f  lpdc_test_support_i/gt0_rxresetdone_r_i_1/O
                         net (fo=3, routed)           0.101     2.623    lpdc_test_support_i_n_19
    SLICE_X133Y248       FDCE                                         f  gt0_rxresetdone_r2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.581     0.581    lpdc_test_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.611 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=110, routed)         0.781     1.392    gt0_rxusrclk2_i
    SLICE_X133Y248       FDCE                                         r  gt0_rxresetdone_r2_reg/C
                         clock pessimism             -0.052     1.340    
    SLICE_X133Y248       FDCE (Remov_fdce_C_CLR)     -0.069     1.271    gt0_rxresetdone_r2_reg
  -------------------------------------------------------------------
                         required time                         -1.271    
                         arrival time                           2.623    
  -------------------------------------------------------------------
                         slack                                  1.352    

Slack (MET) :             1.352ns  (arrival time - required time)
  Source:                 lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            gt0_rxresetdone_r3_reg/CLR
                            (removal check against rising-edge clock lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise@0.000ns - lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.231ns  (logic 0.631ns (51.266%)  route 0.600ns (48.734%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.392ns
    Source Clock Delay      (SCD):    1.392ns
    Clock Pessimism Removal (CPR):    0.052ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    lpdc_test_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.567 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=110, routed)         0.825     1.392    lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gt0_rxusrclk2_in
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                                r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXRESETDONE)
                                                      0.603     1.995 r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/RXRESETDONE
                         net (fo=2, routed)           0.499     2.494    lpdc_test_support_i/gt0_rxresetdone_i
    SLICE_X133Y248       LUT1 (Prop_lut1_I0_O)        0.028     2.522 f  lpdc_test_support_i/gt0_rxresetdone_r_i_1/O
                         net (fo=3, routed)           0.101     2.623    lpdc_test_support_i_n_19
    SLICE_X133Y248       FDCE                                         f  gt0_rxresetdone_r3_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.581     0.581    lpdc_test_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.611 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=110, routed)         0.781     1.392    gt0_rxusrclk2_i
    SLICE_X133Y248       FDCE                                         r  gt0_rxresetdone_r3_reg/C
                         clock pessimism             -0.052     1.340    
    SLICE_X133Y248       FDCE (Remov_fdce_C_CLR)     -0.069     1.271    gt0_rxresetdone_r3_reg
  -------------------------------------------------------------------
                         required time                         -1.271    
                         arrival time                           2.623    
  -------------------------------------------------------------------
                         slack                                  1.352    

Slack (MET) :             1.352ns  (arrival time - required time)
  Source:                 lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            gt0_rxresetdone_r_reg/CLR
                            (removal check against rising-edge clock lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise@0.000ns - lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.231ns  (logic 0.631ns (51.266%)  route 0.600ns (48.734%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.392ns
    Source Clock Delay      (SCD):    1.392ns
    Clock Pessimism Removal (CPR):    0.052ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    lpdc_test_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.567 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=110, routed)         0.825     1.392    lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gt0_rxusrclk2_in
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                                r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXRESETDONE)
                                                      0.603     1.995 r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/RXRESETDONE
                         net (fo=2, routed)           0.499     2.494    lpdc_test_support_i/gt0_rxresetdone_i
    SLICE_X133Y248       LUT1 (Prop_lut1_I0_O)        0.028     2.522 f  lpdc_test_support_i/gt0_rxresetdone_r_i_1/O
                         net (fo=3, routed)           0.101     2.623    lpdc_test_support_i_n_19
    SLICE_X133Y248       FDCE                                         f  gt0_rxresetdone_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.581     0.581    lpdc_test_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.611 r  lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=110, routed)         0.781     1.392    gt0_rxusrclk2_i
    SLICE_X133Y248       FDCE                                         r  gt0_rxresetdone_r_reg/C
                         clock pessimism             -0.052     1.340    
    SLICE_X133Y248       FDCE (Remov_fdce_C_CLR)     -0.069     1.271    gt0_rxresetdone_r_reg
  -------------------------------------------------------------------
                         required time                         -1.271    
                         arrival time                           2.623    
  -------------------------------------------------------------------
                         slack                                  1.352    





