<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/alainmarcel/uhdm-integration" target="_blank">yosys-uhdm</a></h3>
<pre class="test-passed">
description: Test imported from ivtest
rc: 0 (means success: 1)
tags: ivtest
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/ivtest /tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/ivtest/ivltests/pr1907192.v.html" target="file-frame">third_party/tests/ivtest/ivltests/pr1907192.v</a>
defines: 
time_elapsed: 1.508s
ram usage: 37312 KB
</pre>
<pre class="log">

sh /tmpfs/tmp/tmp1sdh6hjs/scr.sh
+ surelog-uhdm -nopython -nobuiltin -parse -sverilog -I/tmpfs/src/github/sv-tests/third_party/tests/ivtest -I/tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests <a href="../../../../third_party/tests/ivtest/ivltests/pr1907192.v.html" target="file-frame">third_party/tests/ivtest/ivltests/pr1907192.v</a>
[INF:CM0023] Creating log file ./slpp_all/surelog.log.

[WRN:PA0205] <a href="../../../../third_party/tests/ivtest/ivltests/pr1907192.v.html#l-1" target="file-frame">third_party/tests/ivtest/ivltests/pr1907192.v:1</a>: No timescale set for &#34;top&#34;.

[WRN:PA0205] <a href="../../../../third_party/tests/ivtest/ivltests/pr1907192.v.html#l-13" target="file-frame">third_party/tests/ivtest/ivltests/pr1907192.v:13</a>: No timescale set for &#34;lower&#34;.

[INF:CP0300] Compilation...

[INF:CP0303] <a href="../../../../third_party/tests/ivtest/ivltests/pr1907192.v.html#l-13" target="file-frame">third_party/tests/ivtest/ivltests/pr1907192.v:13</a>: Compile module &#34;work@lower&#34;.

[INF:CP0303] <a href="../../../../third_party/tests/ivtest/ivltests/pr1907192.v.html#l-1" target="file-frame">third_party/tests/ivtest/ivltests/pr1907192.v:1</a>: Compile module &#34;work@top&#34;.

[INF:EL0526] Design Elaboration...

[NTE:EL0503] <a href="../../../../third_party/tests/ivtest/ivltests/pr1907192.v.html#l-1" target="file-frame">third_party/tests/ivtest/ivltests/pr1907192.v:1</a>: Top level module &#34;work@top&#34;.

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 2.

[NTE:EL0510] Nb instances: 2.

[NTE:EL0511] Nb leaf instances: 1.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 2
[   NOTE] : 5
+ cat /tmpfs/tmp/tmp1sdh6hjs/yosys-script
read_uhdm slpp_all/surelog.uhdm
hierarchy -check -top \work_top
proc
check
memory_dff
memory_collect
stat
check
write_json
write_verilog
+ yosys-uhdm -s /tmpfs/tmp/tmp1sdh6hjs/yosys-script

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Wolf &lt;claire@symbioticeda.com&gt;          |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED &#34;AS IS&#34; AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+2406 (git sha1 410a291f, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1594060930077/work=/usr/local/src/conda/uhdm-integration-0.0_0090_g40649a7 -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)


-- Executing script file `/tmpfs/tmp/tmp1sdh6hjs/yosys-script&#39; --

1. Executing UHDM frontend.
design: (work@top)
 |vpiName:work@top
 |uhdmallPackages:
 \_package: builtin, parent:work@top
   |vpiDefName:builtin
   |vpiFullName:builtin
 |uhdmallClasses:
 \_class_defn: (builtin::array)
   |vpiName:builtin::array
   |vpiFullName:builtin.builtin::array
 |uhdmallClasses:
 \_class_defn: (builtin::queue)
   |vpiName:builtin::queue
   |vpiFullName:builtin.builtin::queue
 |uhdmallClasses:
 \_class_defn: (builtin::string)
   |vpiName:builtin::string
   |vpiFullName:builtin.builtin::string
 |uhdmallClasses:
 \_class_defn: (builtin::system)
   |vpiName:builtin::system
   |vpiFullName:builtin.builtin::system
 |uhdmallModules:
 \_module: work@lower, file:<a href="../../../../third_party/tests/ivtest/ivltests/pr1907192.v.html" target="file-frame">third_party/tests/ivtest/ivltests/pr1907192.v</a>, line:13, parent:work@top
   |vpiDefName:work@lower
   |vpiFullName:work@lower
   |vpiProcess:
   \_initial: 
     |vpiStmt:
     \_if_else: , line:15
       |vpiCondition:
       \_operation: , line:15
         |vpiOpType:15
         |vpiOperand:
         \_ref_obj: (lwrval), line:15
           |vpiName:lwrval
           |vpiFullName:work@lower.lwrval
         |vpiOperand:
         \_constant: , line:15
           |vpiConstType:2
           |vpiDecompile:6.0
           |REAL:6.000000
       |vpiStmt:
       \_sys_func_call: ($display), line:15
         |vpiName:$display
         |vpiArgument:
         \_constant: , line:15
           |vpiConstType:6
           |vpiDecompile:&#34;FAILED&#34;
           |vpiSize:8
           |STRING:&#34;FAILED&#34;
       |vpiElseStmt:
       \_sys_func_call: ($display), line:15
         |vpiName:$display
         |vpiArgument:
         \_constant: , line:15
           |vpiConstType:6
           |vpiDecompile:&#34;PASSED&#34;
           |vpiSize:8
           |STRING:&#34;PASSED&#34;
   |vpiParamAssign:
   \_param_assign: , line:14
     |vpiRhs:
     \_constant: , line:14
       |vpiConstType:7
       |vpiDecompile:4
       |vpiSize:32
       |INT:4
     |vpiLhs:
     \_parameter: (lwrval), line:14
       |vpiName:lwrval
   |vpiParameter:
   \_parameter: (lwrval), line:14
 |uhdmallModules:
 \_module: work@top, file:<a href="../../../../third_party/tests/ivtest/ivltests/pr1907192.v.html" target="file-frame">third_party/tests/ivtest/ivltests/pr1907192.v</a>, line:1, parent:work@top
   |vpiDefName:work@top
   |vpiFullName:work@top
   |vpiParamAssign:
   \_param_assign: , line:3
     |vpiRhs:
     \_constant: , line:3
       |vpiConstType:7
       |vpiDecompile:1
       |vpiSize:32
       |INT:1
     |vpiLhs:
     \_parameter: (cond), line:3
       |vpiName:cond
   |vpiParamAssign:
   \_param_assign: , line:4
     |vpiRhs:
     \_constant: , line:4
       |vpiConstType:7
       |vpiDecompile:25
       |vpiSize:32
       |INT:25
     |vpiLhs:
     \_parameter: (value), line:4
       |vpiName:value
   |vpiParamAssign:
   \_param_assign: , line:5
     |vpiRhs:
     \_operation: , line:5
       |vpiOpType:32
       |vpiOperand:
       \_constant: , line:5
         |vpiConstType:7
         |vpiDecompile:1
         |vpiSize:32
         |INT:1
       |vpiOperand:
       \_constant: , line:5
         |vpiConstType:7
         |vpiDecompile:5
         |vpiSize:32
         |INT:5
       |vpiOperand:
       \_constant: , line:5
         |vpiConstType:7
         |vpiDecompile:0
         |vpiSize:32
         |INT:0
     |vpiLhs:
     \_parameter: (test), line:5
       |vpiName:test
   |vpiParameter:
   \_parameter: (cond), line:3
   |vpiParameter:
   \_parameter: (value), line:4
   |vpiParameter:
   \_parameter: (test), line:5
 |uhdmtopModules:
 \_module: work@top (work@top), file:<a href="../../../../third_party/tests/ivtest/ivltests/pr1907192.v.html" target="file-frame">third_party/tests/ivtest/ivltests/pr1907192.v</a>, line:1
   |vpiDefName:work@top
   |vpiName:work@top
   |vpiModule:
   \_module: work@lower (dut), file:<a href="../../../../third_party/tests/ivtest/ivltests/pr1907192.v.html" target="file-frame">third_party/tests/ivtest/ivltests/pr1907192.v</a>, line:9, parent:work@top
     |vpiDefName:work@lower
     |vpiName:dut
     |vpiFullName:work@top.dut
     |vpiInstance:
     \_module: work@top (work@top), file:<a href="../../../../third_party/tests/ivtest/ivltests/pr1907192.v.html" target="file-frame">third_party/tests/ivtest/ivltests/pr1907192.v</a>, line:1
     |vpiParameter:
     \_parameter: (lwrval)
       |vpiName:lwrval
       |INT:1
   |vpiParameter:
   \_parameter: (cond), line:3
     |vpiName:cond
     |INT:1
   |vpiParameter:
   \_parameter: (test), line:5
     |vpiName:test
     |INT:1
   |vpiParameter:
   \_parameter: (value), line:4
     |vpiName:value
     |INT:25
Object: \work_top of type 3000
Object: \work_top of type 32
Object: \dut of type 32
Object: \lwrval of type 41
Object: \cond of type 41
Object: \test of type 41
Object: \value of type 41
Object: \work_lower of type 32
Object:  of type 24
Object:  of type 23
Object:  of type 39
Object: \lwrval of type 608
Object:  of type 7
Object: \$display of type 56
Object:  of type 7
Object: \$display of type 56
Object:  of type 7
Object: \lwrval of type 41
Object:  of type 40
Object: \lwrval of type 41
Object:  of type 7
Object: \work_top of type 32
Object: \cond of type 41
Object: \value of type 41
Object: \test of type 41
Object:  of type 40
Object: \cond of type 41
Object:  of type 7
Object:  of type 40
Object: \value of type 41
Object:  of type 7
Object:  of type 40
Object: \test of type 41
Object:  of type 39
Object:  of type 7
Object:  of type 7
Object:  of type 7
Object: \builtin of type 600
Generating RTLIL representation for module `\work_lower&#39;.
Dumping AST before simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2efc840] str=&#39;\work_lower&#39;
      AST_PARAMETER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1907192.v.html#l-14" target="file-frame">third_party/tests/ivtest/ivltests/pr1907192.v:14</a>.0-14.0&gt; [0x2efcea0] str=&#39;\lwrval&#39;
        AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1907192.v.html#l-14" target="file-frame">third_party/tests/ivtest/ivltests/pr1907192.v:14</a>.0-14.0&gt; [0x2effec0] bits=&#39;00000000000000000000000000000100&#39;(32) range=[31:0] int=4
      AST_INITIAL &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2efdc40]
        AST_BLOCK &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1907192.v.html#l-15" target="file-frame">third_party/tests/ivtest/ivltests/pr1907192.v:15</a>.0-15.0&gt; [0x2efdd80]
          AST_CASE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2efdf00]
            AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1907192.v.html#l-15" target="file-frame">third_party/tests/ivtest/ivltests/pr1907192.v:15</a>.0-15.0&gt; [0x2efe1e0]
              AST_LOGIC_NOT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2efe390]
                AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2efe4d0]
                  AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1907192.v.html#l-15" target="file-frame">third_party/tests/ivtest/ivltests/pr1907192.v:15</a>.0-15.0&gt; [0x2efe8b0] str=&#39;\lwrval&#39;
                  AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1907192.v.html#l-15" target="file-frame">third_party/tests/ivtest/ivltests/pr1907192.v:15</a>.0-15.0&gt; [0x2efed10] real=6.000000e+00
            AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2efee90]
              AST_CONSTANT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2efefb0] bits=&#39;1&#39;(1) range=[0:0] int=1
              AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2eff230]
                AST_TCALL &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1907192.v.html#l-15" target="file-frame">third_party/tests/ivtest/ivltests/pr1907192.v:15</a>.0-15.0&gt; [0x2eff0d0] str=&#39;$display&#39;
                  AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1907192.v.html#l-15" target="file-frame">third_party/tests/ivtest/ivltests/pr1907192.v:15</a>.0-15.0&gt; [0x2eff440] str=&#39;&#34;FAILED&#34;&#39; bits=&#39;0010001001000110010000010100100101001100010001010100010000100010&#39;(64) range=[63:0] int=1279607842
            AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2eff610]
              AST_DEFAULT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2eff730]
              AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2eff9b0]
                AST_TCALL &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1907192.v.html#l-15" target="file-frame">third_party/tests/ivtest/ivltests/pr1907192.v:15</a>.0-15.0&gt; [0x2eff850] str=&#39;$display&#39;
                  AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1907192.v.html#l-15" target="file-frame">third_party/tests/ivtest/ivltests/pr1907192.v:15</a>.0-15.0&gt; [0x2effb70] str=&#39;&#34;PASSED&#34;&#39; bits=&#39;0010001001010000010000010101001101010011010001010100010000100010&#39;(64) range=[63:0] int=1397048354
--- END OF AST DUMP ---
&#34;FAILED&#34;
Dumping AST after simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2efc840] str=&#39;\work_lower&#39; basic_prep
      AST_PARAMETER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1907192.v.html#l-14" target="file-frame">third_party/tests/ivtest/ivltests/pr1907192.v:14</a>.0-14.0&gt; [0x2efcea0] str=&#39;\lwrval&#39; basic_prep
        AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1907192.v.html#l-14" target="file-frame">third_party/tests/ivtest/ivltests/pr1907192.v:14</a>.0-14.0&gt; [0x2effec0] bits=&#39;00000000000000000000000000000100&#39;(32) basic_prep range=[31:0] int=4
      AST_INITIAL &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2efdc40] basic_prep
        AST_BLOCK &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1907192.v.html#l-15" target="file-frame">third_party/tests/ivtest/ivltests/pr1907192.v:15</a>.0-15.0&gt; [0x2efdd80] basic_prep
          AST_CASE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2efdf00] basic_prep
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1907192.v.html#l-15" target="file-frame">third_party/tests/ivtest/ivltests/pr1907192.v:15</a>.0-15.0&gt; [0x2efe1e0] bits=&#39;1&#39;(1) basic_prep range=[0:0] int=1
            AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2efee90] basic_prep
              AST_CONSTANT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2efefb0] bits=&#39;1&#39;(1) basic_prep range=[0:0] int=1
              AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2eff230] basic_prep
                AST_TCALL &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1907192.v.html#l-15" target="file-frame">third_party/tests/ivtest/ivltests/pr1907192.v:15</a>.0-15.0&gt; [0x2eff0d0] basic_prep
--- END OF AST DUMP ---
Generating RTLIL representation for module `\work_top&#39;.
Dumping AST before simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2ef3cd0] str=&#39;\work_top&#39;
      AST_CELL &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1907192.v.html#l-9" target="file-frame">third_party/tests/ivtest/ivltests/pr1907192.v:9</a>.0-9.0&gt; [0x2efc690] str=&#39;\dut&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2efcaa0] str=&#39;\work_lower&#39;
      AST_PARAMETER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1907192.v.html#l-3" target="file-frame">third_party/tests/ivtest/ivltests/pr1907192.v:3</a>.0-3.0&gt; [0x2efd800] str=&#39;\cond&#39;
        AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1907192.v.html#l-3" target="file-frame">third_party/tests/ivtest/ivltests/pr1907192.v:3</a>.0-3.0&gt; [0x2efd4c0] bits=&#39;00000000000000000000000000000001&#39;(32) range=[31:0] int=1
      AST_PARAMETER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1907192.v.html#l-5" target="file-frame">third_party/tests/ivtest/ivltests/pr1907192.v:5</a>.0-5.0&gt; [0x2effd40] str=&#39;\test&#39;
        AST_TERNARY &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1907192.v.html#l-5" target="file-frame">third_party/tests/ivtest/ivltests/pr1907192.v:5</a>.0-5.0&gt; [0x2efd180]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1907192.v.html#l-5" target="file-frame">third_party/tests/ivtest/ivltests/pr1907192.v:5</a>.0-5.0&gt; [0x2f113d0] bits=&#39;00000000000000000000000000000001&#39;(32) range=[31:0] int=1
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1907192.v.html#l-5" target="file-frame">third_party/tests/ivtest/ivltests/pr1907192.v:5</a>.0-5.0&gt; [0x2f114f0] bits=&#39;00000000000000000000000000000101&#39;(32) range=[31:0] int=5
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1907192.v.html#l-5" target="file-frame">third_party/tests/ivtest/ivltests/pr1907192.v:5</a>.0-5.0&gt; [0x2f11610] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_PARAMETER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1907192.v.html#l-4" target="file-frame">third_party/tests/ivtest/ivltests/pr1907192.v:4</a>.0-4.0&gt; [0x2efd920] str=&#39;\value&#39;
        AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1907192.v.html#l-4" target="file-frame">third_party/tests/ivtest/ivltests/pr1907192.v:4</a>.0-4.0&gt; [0x2f00000] bits=&#39;00000000000000000000000000011001&#39;(32) range=[31:0] int=25
--- END OF AST DUMP ---
Dumping AST after simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2ef3cd0] str=&#39;\work_top&#39; basic_prep
      AST_CELL &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1907192.v.html#l-9" target="file-frame">third_party/tests/ivtest/ivltests/pr1907192.v:9</a>.0-9.0&gt; [0x2efc690] str=&#39;\dut&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2efcaa0] str=&#39;\work_lower&#39; basic_prep
      AST_PARAMETER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1907192.v.html#l-3" target="file-frame">third_party/tests/ivtest/ivltests/pr1907192.v:3</a>.0-3.0&gt; [0x2efd800] str=&#39;\cond&#39; basic_prep
        AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1907192.v.html#l-3" target="file-frame">third_party/tests/ivtest/ivltests/pr1907192.v:3</a>.0-3.0&gt; [0x2efd4c0] bits=&#39;00000000000000000000000000000001&#39;(32) basic_prep range=[31:0] int=1
      AST_PARAMETER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1907192.v.html#l-5" target="file-frame">third_party/tests/ivtest/ivltests/pr1907192.v:5</a>.0-5.0&gt; [0x2effd40] str=&#39;\test&#39; basic_prep
        AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1907192.v.html#l-5" target="file-frame">third_party/tests/ivtest/ivltests/pr1907192.v:5</a>.0-5.0&gt; [0x2efd180] bits=&#39;00000000000000000000000000000101&#39;(32) basic_prep range=[31:0] int=5
      AST_PARAMETER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1907192.v.html#l-4" target="file-frame">third_party/tests/ivtest/ivltests/pr1907192.v:4</a>.0-4.0&gt; [0x2efd920] str=&#39;\value&#39; basic_prep
        AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1907192.v.html#l-4" target="file-frame">third_party/tests/ivtest/ivltests/pr1907192.v:4</a>.0-4.0&gt; [0x2f00000] bits=&#39;00000000000000000000000000011001&#39;(32) basic_prep range=[31:0] int=25
--- END OF AST DUMP ---

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Analyzing design hierarchy..
Top module:  \work_top
Used module:     \work_lower

2.2. Analyzing design hierarchy..
Top module:  \work_top
Used module:     \work_lower
Removed 0 unused modules.

3. Executing PROC pass (convert processes to netlists).

3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `\work_lower.$proc$slpp_all/surelog.uhdm:0$1&#39;.
Removing empty process `work_lower.$proc$slpp_all/surelog.uhdm:0$1&#39;.
Cleaned up 1 empty switch.

3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 0 assignments to connections.

3.4. Executing PROC_INIT pass (extract init attributes).

3.5. Executing PROC_ARST pass (detect async resets in processes).

3.6. Executing PROC_MUX pass (convert decision trees to multiplexers).

3.7. Executing PROC_DLATCH pass (convert process syncs to latches).

3.8. Executing PROC_DFF pass (convert process syncs to FFs).

3.9. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

4. Executing CHECK pass (checking for obvious problems).
checking module work_top..
checking module work_lower..
found and reported 0 problems.

5. Executing MEMORY_DFF pass (merging $dff cells to $memrd and $memwr).

6. Executing MEMORY_COLLECT pass (generating $mem cells).

7. Printing statistics.

=== work_top ===

   Number of wires:                  0
   Number of wire bits:              0
   Number of public wires:           0
   Number of public wire bits:       0
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     work_lower                      1

=== work_lower ===

   Number of wires:                  0
   Number of wire bits:              0
   Number of public wires:           0
   Number of public wire bits:       0
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  0

=== design hierarchy ===

   work_top                          1
     work_lower                      1

   Number of wires:                  0
   Number of wire bits:              0
   Number of public wires:           0
   Number of public wire bits:       0
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  0

8. Executing CHECK pass (checking for obvious problems).
checking module work_top..
checking module work_lower..
found and reported 0 problems.

9. Executing JSON backend.
{
  &#34;creator&#34;: &#34;Yosys 0.9+2406 (git sha1 410a291f, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1594060930077/work=/usr/local/src/conda/uhdm-integration-0.0_0090_g40649a7 -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)&#34;,
  &#34;modules&#34;: {
    &#34;work_lower&#34;: {
      &#34;attributes&#34;: {
        &#34;src&#34;: &#34;slpp_all/surelog.uhdm:0.0-0.0&#34;
      },
      &#34;parameter_default_values&#34;: {
        &#34;lwrval&#34;: &#34;00000000000000000000000000000100&#34;
      },
      &#34;ports&#34;: {
      },
      &#34;cells&#34;: {
      },
      &#34;netnames&#34;: {
      }
    },
    &#34;work_top&#34;: {
      &#34;attributes&#34;: {
        &#34;top&#34;: &#34;00000000000000000000000000000001&#34;,
        &#34;src&#34;: &#34;slpp_all/surelog.uhdm:0.0-0.0&#34;
      },
      &#34;parameter_default_values&#34;: {
        &#34;cond&#34;: &#34;00000000000000000000000000000001&#34;,
        &#34;test&#34;: &#34;00000000000000000000000000000101&#34;,
        &#34;value&#34;: &#34;00000000000000000000000000011001&#34;
      },
      &#34;ports&#34;: {
      },
      &#34;cells&#34;: {
        &#34;dut&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;type&#34;: &#34;work_lower&#34;,
          &#34;parameters&#34;: {
          },
          &#34;attributes&#34;: {
            &#34;module_not_derived&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/ivtest/ivltests/pr1907192.v.html#l-9" target="file-frame">third_party/tests/ivtest/ivltests/pr1907192.v:9</a>.0-9.0&#34;
          },
          &#34;port_directions&#34;: {
          },
          &#34;connections&#34;: {
          }
        }
      },
      &#34;netnames&#34;: {
      }
    }
  }
}

10. Executing Verilog backend.
/* Generated by Yosys 0.9+2406 (git sha1 410a291f, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1594060930077/work=/usr/local/src/conda/uhdm-integration-0.0_0090_g40649a7 -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os) */
Dumping module `\work_lower&#39;.

(* src = &#34;slpp_all/surelog.uhdm:0.0-0.0&#34; *)
module work_lower();
endmodule
Dumping module `\work_top&#39;.

(* top =  1  *)
(* src = &#34;slpp_all/surelog.uhdm:0.0-0.0&#34; *)
module work_top();
  (* module_not_derived = 32&#39;d1 *)
  (* src = &#34;<a href="../../../../third_party/tests/ivtest/ivltests/pr1907192.v.html#l-9" target="file-frame">third_party/tests/ivtest/ivltests/pr1907192.v:9</a>.0-9.0&#34; *)
  work_lower dut (
  );
endmodule

End of script. Logfile hash: e6db5e1be6, CPU: user 0.01s system 0.00s, MEM: 13.99 MB peak
Yosys 0.9+2406 (git sha1 410a291f, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1594060930077/work=/usr/local/src/conda/uhdm-integration-0.0_0090_g40649a7 -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)
Time spent: 49% 2x write_verilog (0 sec), 49% 2x read_uhdm (0 sec), ...

</pre>
</body>