Analysis & Synthesis report for an108_adda_vga_test
Sat Feb 26 12:26:39 2022
Quartus Prime Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |an108_adda_vga_test|ad9280_sample:ad9280_sample_m0|state
 11. Registers Removed During Synthesis
 12. Removed Registers Triggering Further Register Optimizations
 13. General Register Statistics
 14. Inverted Register Statistics
 15. Multiplexer Restructuring Statistics (Restructuring Performed)
 16. Source assignments for dvi_encoder:dvi_encoder_m0|serdes_4b_10to1:serdes_4b_10to1_m0|altddio_out:altddio_out_0
 17. Source assignments for dvi_encoder:dvi_encoder_m0|serdes_4b_10to1:serdes_4b_10to1_m0|altddio_out:altddio_out_0|ddio_out_s9j:auto_generated
 18. Source assignments for dvi_encoder:dvi_encoder_m0|serdes_4b_10to1:serdes_4b_10to1_m0|altddio_out:altddio_out_1
 19. Source assignments for dvi_encoder:dvi_encoder_m0|serdes_4b_10to1:serdes_4b_10to1_m0|altddio_out:altddio_out_1|ddio_out_s9j:auto_generated
 20. Source assignments for dds:dds_inst|rom_wave:rom_wave_inst|altsyncram:altsyncram_component|altsyncram_bj91:auto_generated
 21. Source assignments for wav_display:wav_display_m0|dpram1024x8:buffer|altsyncram:altsyncram_component|altsyncram_8bk1:auto_generated
 22. Parameter Settings for User Entity Instance: video_pll:video_pll_m0|altpll:altpll_component
 23. Parameter Settings for User Entity Instance: dvi_encoder:dvi_encoder_m0|encode:encb
 24. Parameter Settings for User Entity Instance: dvi_encoder:dvi_encoder_m0|encode:encr
 25. Parameter Settings for User Entity Instance: dvi_encoder:dvi_encoder_m0|encode:encg
 26. Parameter Settings for User Entity Instance: dvi_encoder:dvi_encoder_m0|serdes_4b_10to1:serdes_4b_10to1_m0|altddio_out:altddio_out_0
 27. Parameter Settings for User Entity Instance: dvi_encoder:dvi_encoder_m0|serdes_4b_10to1:serdes_4b_10to1_m0|altddio_out:altddio_out_1
 28. Parameter Settings for User Entity Instance: adda_pll:adda_pll_m0|altpll:altpll_component
 29. Parameter Settings for User Entity Instance: color_bar:color_bar_m0
 30. Parameter Settings for User Entity Instance: dds:dds_inst
 31. Parameter Settings for User Entity Instance: dds:dds_inst|rom_wave:rom_wave_inst|altsyncram:altsyncram_component
 32. Parameter Settings for User Entity Instance: dds:dds_inst|key_filter:key_filter_inst3
 33. Parameter Settings for User Entity Instance: dds:dds_inst|key_filter:key_filter_inst2
 34. Parameter Settings for User Entity Instance: dds:dds_inst|key_filter:key_filter_inst1
 35. Parameter Settings for User Entity Instance: key_control:key_control_inst
 36. Parameter Settings for User Entity Instance: key_control:key_control_inst|key_filter:key_filter_inst0
 37. Parameter Settings for User Entity Instance: grid_display:grid_display_m0|timing_gen_xy:timing_gen_xy_m0
 38. Parameter Settings for User Entity Instance: wav_display:wav_display_m0|dpram1024x8:buffer|altsyncram:altsyncram_component
 39. Parameter Settings for User Entity Instance: wav_display:wav_display_m0|timing_gen_xy:timing_gen_xy_m0
 40. altpll Parameter Settings by Entity Instance
 41. altsyncram Parameter Settings by Entity Instance
 42. Port Connectivity Checks: "wav_display:wav_display_m0"
 43. Port Connectivity Checks: "ad9280_sample:ad9280_sample_m0"
 44. Port Connectivity Checks: "dvi_encoder:dvi_encoder_m0|serdes_4b_10to1:serdes_4b_10to1_m0"
 45. Port Connectivity Checks: "dvi_encoder:dvi_encoder_m0|encode:encg"
 46. Port Connectivity Checks: "dvi_encoder:dvi_encoder_m0|encode:encr"
 47. Post-Synthesis Netlist Statistics for Top Partition
 48. Elapsed Time Per Partition
 49. Analysis & Synthesis Messages
 50. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sat Feb 26 12:26:39 2022           ;
; Quartus Prime Version              ; 18.0.0 Build 614 04/24/2018 SJ Standard Edition ;
; Revision Name                      ; an108_adda_vga_test                             ;
; Top-level Entity Name              ; an108_adda_vga_test                             ;
; Family                             ; Cyclone IV E                                    ;
; Total logic elements               ; 858                                             ;
;     Total combinational functions  ; 788                                             ;
;     Dedicated logic registers      ; 516                                             ;
; Total registers                    ; 532                                             ;
; Total pins                         ; 32                                              ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 24,576                                          ;
; Embedded Multiplier 9-bit elements ; 0                                               ;
; Total PLLs                         ; 2                                               ;
+------------------------------------+-------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                ;
+------------------------------------------------------------------+---------------------+---------------------+
; Option                                                           ; Setting             ; Default Value       ;
+------------------------------------------------------------------+---------------------+---------------------+
; Device                                                           ; EP4CE10F17C8        ;                     ;
; Top-level entity name                                            ; an108_adda_vga_test ; an108_adda_vga_test ;
; Family name                                                      ; Cyclone IV E        ; Cyclone V           ;
; Use smart compilation                                            ; Off                 ; Off                 ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                  ; On                  ;
; Enable compact report table                                      ; Off                 ; Off                 ;
; Restructure Multiplexers                                         ; Auto                ; Auto                ;
; Create Debugging Nodes for IP Cores                              ; Off                 ; Off                 ;
; Preserve fewer node names                                        ; On                  ; On                  ;
; Intel FPGA IP Evaluation Mode                                    ; Enable              ; Enable              ;
; Verilog Version                                                  ; Verilog_2001        ; Verilog_2001        ;
; VHDL Version                                                     ; VHDL_1993           ; VHDL_1993           ;
; State Machine Processing                                         ; Auto                ; Auto                ;
; Safe State Machine                                               ; Off                 ; Off                 ;
; Extract Verilog State Machines                                   ; On                  ; On                  ;
; Extract VHDL State Machines                                      ; On                  ; On                  ;
; Ignore Verilog initial constructs                                ; Off                 ; Off                 ;
; Iteration limit for constant Verilog loops                       ; 5000                ; 5000                ;
; Iteration limit for non-constant Verilog loops                   ; 250                 ; 250                 ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                  ; On                  ;
; Infer RAMs from Raw Logic                                        ; On                  ; On                  ;
; Parallel Synthesis                                               ; On                  ; On                  ;
; DSP Block Balancing                                              ; Auto                ; Auto                ;
; NOT Gate Push-Back                                               ; On                  ; On                  ;
; Power-Up Don't Care                                              ; On                  ; On                  ;
; Remove Redundant Logic Cells                                     ; Off                 ; Off                 ;
; Remove Duplicate Registers                                       ; On                  ; On                  ;
; Ignore CARRY Buffers                                             ; Off                 ; Off                 ;
; Ignore CASCADE Buffers                                           ; Off                 ; Off                 ;
; Ignore GLOBAL Buffers                                            ; Off                 ; Off                 ;
; Ignore ROW GLOBAL Buffers                                        ; Off                 ; Off                 ;
; Ignore LCELL Buffers                                             ; Off                 ; Off                 ;
; Ignore SOFT Buffers                                              ; On                  ; On                  ;
; Limit AHDL Integers to 32 Bits                                   ; Off                 ; Off                 ;
; Optimization Technique                                           ; Balanced            ; Balanced            ;
; Carry Chain Length                                               ; 70                  ; 70                  ;
; Auto Carry Chains                                                ; On                  ; On                  ;
; Auto Open-Drain Pins                                             ; On                  ; On                  ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                 ; Off                 ;
; Auto ROM Replacement                                             ; On                  ; On                  ;
; Auto RAM Replacement                                             ; On                  ; On                  ;
; Auto DSP Block Replacement                                       ; On                  ; On                  ;
; Auto Shift Register Replacement                                  ; Auto                ; Auto                ;
; Allow Shift Register Merging across Hierarchies                  ; Auto                ; Auto                ;
; Auto Clock Enable Replacement                                    ; On                  ; On                  ;
; Strict RAM Replacement                                           ; Off                 ; Off                 ;
; Allow Synchronous Control Signals                                ; On                  ; On                  ;
; Force Use of Synchronous Clear Signals                           ; Off                 ; Off                 ;
; Auto RAM Block Balancing                                         ; On                  ; On                  ;
; Auto RAM to Logic Cell Conversion                                ; Off                 ; Off                 ;
; Auto Resource Sharing                                            ; Off                 ; Off                 ;
; Allow Any RAM Size For Recognition                               ; Off                 ; Off                 ;
; Allow Any ROM Size For Recognition                               ; Off                 ; Off                 ;
; Allow Any Shift Register Size For Recognition                    ; Off                 ; Off                 ;
; Use LogicLock Constraints during Resource Balancing              ; On                  ; On                  ;
; Ignore translate_off and synthesis_off directives                ; Off                 ; Off                 ;
; Timing-Driven Synthesis                                          ; On                  ; On                  ;
; Report Parameter Settings                                        ; On                  ; On                  ;
; Report Source Assignments                                        ; On                  ; On                  ;
; Report Connectivity Checks                                       ; On                  ; On                  ;
; Ignore Maximum Fan-Out Assignments                               ; Off                 ; Off                 ;
; Synchronization Register Chain Length                            ; 2                   ; 2                   ;
; Power Optimization During Synthesis                              ; Normal compilation  ; Normal compilation  ;
; HDL message level                                                ; Level2              ; Level2              ;
; Suppress Register Optimization Related Messages                  ; Off                 ; Off                 ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000                ; 5000                ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000                ; 5000                ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                 ; 100                 ;
; Clock MUX Protection                                             ; On                  ; On                  ;
; Auto Gated Clock Conversion                                      ; Off                 ; Off                 ;
; Block Design Naming                                              ; Auto                ; Auto                ;
; SDC constraint protection                                        ; Off                 ; Off                 ;
; Synthesis Effort                                                 ; Auto                ; Auto                ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                  ; On                  ;
; Pre-Mapping Resynthesis Optimization                             ; Off                 ; Off                 ;
; Analysis & Synthesis Message Level                               ; Medium              ; Medium              ;
; Disable Register Merging Across Hierarchies                      ; Auto                ; Auto                ;
; Resource Aware Inference For Block RAM                           ; On                  ; On                  ;
+------------------------------------------------------------------+---------------------+---------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                             ;
+----------------------------------+-----------------+----------------------------------------+--------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                               ; Library ;
+----------------------------------+-----------------+----------------------------------------+--------------------------------------------------------------------------------------------+---------+
; key_control.v                    ; yes             ; User Verilog HDL File                  ; C:/Users/86156/Desktop/chusai/xinhaofashengqi/signal generator/key_control.v               ;         ;
; dds.v                            ; yes             ; User Verilog HDL File                  ; C:/Users/86156/Desktop/chusai/xinhaofashengqi/signal generator/dds.v                       ;         ;
; adda_pll.v                       ; yes             ; User Wizard-Generated File             ; C:/Users/86156/Desktop/chusai/xinhaofashengqi/signal generator/adda_pll.v                  ;         ;
; wav_display.v                    ; yes             ; User Verilog HDL File                  ; C:/Users/86156/Desktop/chusai/xinhaofashengqi/signal generator/wav_display.v               ;         ;
; video_pll.v                      ; yes             ; User Wizard-Generated File             ; C:/Users/86156/Desktop/chusai/xinhaofashengqi/signal generator/video_pll.v                 ;         ;
; video_define.v                   ; yes             ; User Verilog HDL File                  ; C:/Users/86156/Desktop/chusai/xinhaofashengqi/signal generator/video_define.v              ;         ;
; timing_gen_xy.v                  ; yes             ; User Verilog HDL File                  ; C:/Users/86156/Desktop/chusai/xinhaofashengqi/signal generator/timing_gen_xy.v             ;         ;
; serdes_4b_10to1.v                ; yes             ; User Verilog HDL File                  ; C:/Users/86156/Desktop/chusai/xinhaofashengqi/signal generator/serdes_4b_10to1.v           ;         ;
; key_filter.v                     ; yes             ; User Verilog HDL File                  ; C:/Users/86156/Desktop/chusai/xinhaofashengqi/signal generator/key_filter.v                ;         ;
; grid_display.v                   ; yes             ; User Verilog HDL File                  ; C:/Users/86156/Desktop/chusai/xinhaofashengqi/signal generator/grid_display.v              ;         ;
; encode.v                         ; yes             ; User Verilog HDL File                  ; C:/Users/86156/Desktop/chusai/xinhaofashengqi/signal generator/encode.v                    ;         ;
; dvi_encoder.v                    ; yes             ; User Verilog HDL File                  ; C:/Users/86156/Desktop/chusai/xinhaofashengqi/signal generator/dvi_encoder.v               ;         ;
; dpram1024x8.v                    ; yes             ; User Wizard-Generated File             ; C:/Users/86156/Desktop/chusai/xinhaofashengqi/signal generator/dpram1024x8.v               ;         ;
; color_bar.v                      ; yes             ; User Verilog HDL File                  ; C:/Users/86156/Desktop/chusai/xinhaofashengqi/signal generator/color_bar.v                 ;         ;
; an108_adda_vga_test.v            ; yes             ; User Verilog HDL File                  ; C:/Users/86156/Desktop/chusai/xinhaofashengqi/signal generator/an108_adda_vga_test.v       ;         ;
; ad9280_sample.v                  ; yes             ; User Verilog HDL File                  ; C:/Users/86156/Desktop/chusai/xinhaofashengqi/signal generator/ad9280_sample.v             ;         ;
; ip_core/rom_wave/rom_wave.v      ; yes             ; User Wizard-Generated File             ; C:/Users/86156/Desktop/chusai/xinhaofashengqi/signal generator/ip_core/rom_wave/rom_wave.v ;         ;
; altpll.tdf                       ; yes             ; Megafunction                           ; c:/intelfpga/18.0/quartus/libraries/megafunctions/altpll.tdf                               ;         ;
; aglobal180.inc                   ; yes             ; Megafunction                           ; c:/intelfpga/18.0/quartus/libraries/megafunctions/aglobal180.inc                           ;         ;
; stratix_pll.inc                  ; yes             ; Megafunction                           ; c:/intelfpga/18.0/quartus/libraries/megafunctions/stratix_pll.inc                          ;         ;
; stratixii_pll.inc                ; yes             ; Megafunction                           ; c:/intelfpga/18.0/quartus/libraries/megafunctions/stratixii_pll.inc                        ;         ;
; cycloneii_pll.inc                ; yes             ; Megafunction                           ; c:/intelfpga/18.0/quartus/libraries/megafunctions/cycloneii_pll.inc                        ;         ;
; db/video_pll_altpll1.v           ; yes             ; Auto-Generated Megafunction            ; C:/Users/86156/Desktop/chusai/xinhaofashengqi/signal generator/db/video_pll_altpll1.v      ;         ;
; altddio_out.tdf                  ; yes             ; Megafunction                           ; c:/intelfpga/18.0/quartus/libraries/megafunctions/altddio_out.tdf                          ;         ;
; stratix_ddio.inc                 ; yes             ; Megafunction                           ; c:/intelfpga/18.0/quartus/libraries/megafunctions/stratix_ddio.inc                         ;         ;
; cyclone_ddio.inc                 ; yes             ; Megafunction                           ; c:/intelfpga/18.0/quartus/libraries/megafunctions/cyclone_ddio.inc                         ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                           ; c:/intelfpga/18.0/quartus/libraries/megafunctions/lpm_mux.inc                              ;         ;
; stratix_lcell.inc                ; yes             ; Megafunction                           ; c:/intelfpga/18.0/quartus/libraries/megafunctions/stratix_lcell.inc                        ;         ;
; db/ddio_out_s9j.tdf              ; yes             ; Auto-Generated Megafunction            ; C:/Users/86156/Desktop/chusai/xinhaofashengqi/signal generator/db/ddio_out_s9j.tdf         ;         ;
; db/adda_pll_altpll1.v            ; yes             ; Auto-Generated Megafunction            ; C:/Users/86156/Desktop/chusai/xinhaofashengqi/signal generator/db/adda_pll_altpll1.v       ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                           ; c:/intelfpga/18.0/quartus/libraries/megafunctions/altsyncram.tdf                           ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                           ; c:/intelfpga/18.0/quartus/libraries/megafunctions/stratix_ram_block.inc                    ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                           ; c:/intelfpga/18.0/quartus/libraries/megafunctions/lpm_decode.inc                           ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                           ; c:/intelfpga/18.0/quartus/libraries/megafunctions/a_rdenreg.inc                            ;         ;
; altrom.inc                       ; yes             ; Megafunction                           ; c:/intelfpga/18.0/quartus/libraries/megafunctions/altrom.inc                               ;         ;
; altram.inc                       ; yes             ; Megafunction                           ; c:/intelfpga/18.0/quartus/libraries/megafunctions/altram.inc                               ;         ;
; altdpram.inc                     ; yes             ; Megafunction                           ; c:/intelfpga/18.0/quartus/libraries/megafunctions/altdpram.inc                             ;         ;
; db/altsyncram_bj91.tdf           ; yes             ; Auto-Generated Megafunction            ; C:/Users/86156/Desktop/chusai/xinhaofashengqi/signal generator/db/altsyncram_bj91.tdf      ;         ;
; wave_2048x8.mif                  ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/86156/Desktop/chusai/xinhaofashengqi/signal generator/wave_2048x8.mif             ;         ;
; db/altsyncram_8bk1.tdf           ; yes             ; Auto-Generated Megafunction            ; C:/Users/86156/Desktop/chusai/xinhaofashengqi/signal generator/db/altsyncram_8bk1.tdf      ;         ;
+----------------------------------+-----------------+----------------------------------------+--------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary               ;
+---------------------------------------------+-------------+
; Resource                                    ; Usage       ;
+---------------------------------------------+-------------+
; Estimated Total logic elements              ; 858         ;
;                                             ;             ;
; Total combinational functions               ; 788         ;
; Logic element usage by number of LUT inputs ;             ;
;     -- 4 input functions                    ; 213         ;
;     -- 3 input functions                    ; 230         ;
;     -- <=2 input functions                  ; 345         ;
;                                             ;             ;
; Logic elements by mode                      ;             ;
;     -- normal mode                          ; 420         ;
;     -- arithmetic mode                      ; 368         ;
;                                             ;             ;
; Total registers                             ; 532         ;
;     -- Dedicated logic registers            ; 516         ;
;     -- I/O registers                        ; 32          ;
;                                             ;             ;
; I/O pins                                    ; 32          ;
; Total memory bits                           ; 24576       ;
;                                             ;             ;
; Embedded Multiplier 9-bit elements          ; 0           ;
;                                             ;             ;
; Total PLLs                                  ; 2           ;
;     -- PLLs                                 ; 2           ;
;                                             ;             ;
; Maximum fan-out node                        ; rst_n~input ;
; Maximum fan-out                             ; 360         ;
; Total fan-out                               ; 4339        ;
; Average fan-out                             ; 3.11        ;
+---------------------------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                     ;
+----------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
; Compilation Hierarchy Node                   ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                      ; Entity Name         ; Library Name ;
+----------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
; |an108_adda_vga_test                         ; 788 (0)             ; 516 (0)                   ; 24576       ; 0            ; 0       ; 0         ; 32   ; 0            ; |an108_adda_vga_test                                                                                                                     ; an108_adda_vga_test ; work         ;
;    |ad9280_sample:ad9280_sample_m0|          ; 74 (74)             ; 53 (53)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |an108_adda_vga_test|ad9280_sample:ad9280_sample_m0                                                                                      ; ad9280_sample       ; work         ;
;    |adda_pll:adda_pll_m0|                    ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |an108_adda_vga_test|adda_pll:adda_pll_m0                                                                                                ; adda_pll            ; work         ;
;       |altpll:altpll_component|              ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |an108_adda_vga_test|adda_pll:adda_pll_m0|altpll:altpll_component                                                                        ; altpll              ; work         ;
;          |adda_pll_altpll1:auto_generated|   ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |an108_adda_vga_test|adda_pll:adda_pll_m0|altpll:altpll_component|adda_pll_altpll1:auto_generated                                        ; adda_pll_altpll1    ; work         ;
;    |color_bar:color_bar_m0|                  ; 98 (98)             ; 46 (46)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |an108_adda_vga_test|color_bar:color_bar_m0                                                                                              ; color_bar           ; work         ;
;    |dds:dds_inst|                            ; 167 (83)            ; 155 (92)                  ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |an108_adda_vga_test|dds:dds_inst                                                                                                        ; dds                 ; work         ;
;       |key_filter:key_filter_inst1|          ; 28 (28)             ; 21 (21)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |an108_adda_vga_test|dds:dds_inst|key_filter:key_filter_inst1                                                                            ; key_filter          ; work         ;
;       |key_filter:key_filter_inst2|          ; 28 (28)             ; 21 (21)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |an108_adda_vga_test|dds:dds_inst|key_filter:key_filter_inst2                                                                            ; key_filter          ; work         ;
;       |key_filter:key_filter_inst3|          ; 28 (28)             ; 21 (21)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |an108_adda_vga_test|dds:dds_inst|key_filter:key_filter_inst3                                                                            ; key_filter          ; work         ;
;       |rom_wave:rom_wave_inst|               ; 0 (0)               ; 0 (0)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |an108_adda_vga_test|dds:dds_inst|rom_wave:rom_wave_inst                                                                                 ; rom_wave            ; work         ;
;          |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |an108_adda_vga_test|dds:dds_inst|rom_wave:rom_wave_inst|altsyncram:altsyncram_component                                                 ; altsyncram          ; work         ;
;             |altsyncram_bj91:auto_generated| ; 0 (0)               ; 0 (0)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |an108_adda_vga_test|dds:dds_inst|rom_wave:rom_wave_inst|altsyncram:altsyncram_component|altsyncram_bj91:auto_generated                  ; altsyncram_bj91     ; work         ;
;    |dvi_encoder:dvi_encoder_m0|              ; 274 (0)             ; 126 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |an108_adda_vga_test|dvi_encoder:dvi_encoder_m0                                                                                          ; dvi_encoder         ; work         ;
;       |encode:encb|                          ; 77 (77)             ; 30 (30)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |an108_adda_vga_test|dvi_encoder:dvi_encoder_m0|encode:encb                                                                              ; encode              ; work         ;
;       |encode:encg|                          ; 81 (81)             ; 28 (28)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |an108_adda_vga_test|dvi_encoder:dvi_encoder_m0|encode:encg                                                                              ; encode              ; work         ;
;       |encode:encr|                          ; 76 (76)             ; 27 (27)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |an108_adda_vga_test|dvi_encoder:dvi_encoder_m0|encode:encr                                                                              ; encode              ; work         ;
;       |serdes_4b_10to1:serdes_4b_10to1_m0|   ; 40 (40)             ; 41 (41)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |an108_adda_vga_test|dvi_encoder:dvi_encoder_m0|serdes_4b_10to1:serdes_4b_10to1_m0                                                       ; serdes_4b_10to1     ; work         ;
;          |altddio_out:altddio_out_0|         ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |an108_adda_vga_test|dvi_encoder:dvi_encoder_m0|serdes_4b_10to1:serdes_4b_10to1_m0|altddio_out:altddio_out_0                             ; altddio_out         ; work         ;
;             |ddio_out_s9j:auto_generated|    ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |an108_adda_vga_test|dvi_encoder:dvi_encoder_m0|serdes_4b_10to1:serdes_4b_10to1_m0|altddio_out:altddio_out_0|ddio_out_s9j:auto_generated ; ddio_out_s9j        ; work         ;
;          |altddio_out:altddio_out_1|         ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |an108_adda_vga_test|dvi_encoder:dvi_encoder_m0|serdes_4b_10to1:serdes_4b_10to1_m0|altddio_out:altddio_out_1                             ; altddio_out         ; work         ;
;             |ddio_out_s9j:auto_generated|    ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |an108_adda_vga_test|dvi_encoder:dvi_encoder_m0|serdes_4b_10to1:serdes_4b_10to1_m0|altddio_out:altddio_out_1|ddio_out_s9j:auto_generated ; ddio_out_s9j        ; work         ;
;    |grid_display:grid_display_m0|            ; 70 (44)             ; 52 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |an108_adda_vga_test|grid_display:grid_display_m0                                                                                        ; grid_display        ; work         ;
;       |timing_gen_xy:timing_gen_xy_m0|       ; 26 (26)             ; 36 (36)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |an108_adda_vga_test|grid_display:grid_display_m0|timing_gen_xy:timing_gen_xy_m0                                                         ; timing_gen_xy       ; work         ;
;    |key_control:key_control_inst|            ; 33 (5)              ; 25 (4)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |an108_adda_vga_test|key_control:key_control_inst                                                                                        ; key_control         ; work         ;
;       |key_filter:key_filter_inst0|          ; 28 (28)             ; 21 (21)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |an108_adda_vga_test|key_control:key_control_inst|key_filter:key_filter_inst0                                                            ; key_filter          ; work         ;
;    |video_pll:video_pll_m0|                  ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |an108_adda_vga_test|video_pll:video_pll_m0                                                                                              ; video_pll           ; work         ;
;       |altpll:altpll_component|              ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |an108_adda_vga_test|video_pll:video_pll_m0|altpll:altpll_component                                                                      ; altpll              ; work         ;
;          |video_pll_altpll1:auto_generated|  ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |an108_adda_vga_test|video_pll:video_pll_m0|altpll:altpll_component|video_pll_altpll1:auto_generated                                     ; video_pll_altpll1   ; work         ;
;    |wav_display:wav_display_m0|              ; 72 (46)             ; 59 (17)                   ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |an108_adda_vga_test|wav_display:wav_display_m0                                                                                          ; wav_display         ; work         ;
;       |dpram1024x8:buffer|                   ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |an108_adda_vga_test|wav_display:wav_display_m0|dpram1024x8:buffer                                                                       ; dpram1024x8         ; work         ;
;          |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |an108_adda_vga_test|wav_display:wav_display_m0|dpram1024x8:buffer|altsyncram:altsyncram_component                                       ; altsyncram          ; work         ;
;             |altsyncram_8bk1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |an108_adda_vga_test|wav_display:wav_display_m0|dpram1024x8:buffer|altsyncram:altsyncram_component|altsyncram_8bk1:auto_generated        ; altsyncram_8bk1     ; work         ;
;       |timing_gen_xy:timing_gen_xy_m0|       ; 26 (26)             ; 42 (42)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |an108_adda_vga_test|wav_display:wav_display_m0|timing_gen_xy:timing_gen_xy_m0                                                           ; timing_gen_xy       ; work         ;
+----------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                        ;
+-------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+-----------------+
; Name                                                                                                                    ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF             ;
+-------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+-----------------+
; dds:dds_inst|rom_wave:rom_wave_inst|altsyncram:altsyncram_component|altsyncram_bj91:auto_generated|ALTSYNCRAM           ; AUTO ; ROM              ; 2048         ; 8            ; --           ; --           ; 16384 ; wave_2048x8.mif ;
; wav_display:wav_display_m0|dpram1024x8:buffer|altsyncram:altsyncram_component|altsyncram_8bk1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 1024         ; 8            ; 1024         ; 8            ; 8192  ; None            ;
+-------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                  ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------------------+-----------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                          ; IP Include File             ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------------------+-----------------------------+
; Altera ; ROM: 1-PORT  ; 18.0    ; N/A          ; N/A          ; |an108_adda_vga_test|dds:dds_inst|rom_wave:rom_wave_inst ; ip_core/rom_wave/rom_wave.v ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------------------+-----------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------+
; State Machine - |an108_adda_vga_test|ad9280_sample:ad9280_sample_m0|state ;
+----------------+--------------+--------------+----------------------------+
; Name           ; state.S_IDLE ; state.S_WAIT ; state.S_SAMPLE             ;
+----------------+--------------+--------------+----------------------------+
; state.S_IDLE   ; 0            ; 0            ; 0                          ;
; state.S_SAMPLE ; 1            ; 0            ; 1                          ;
; state.S_WAIT   ; 1            ; 1            ; 0                          ;
+----------------+--------------+--------------+----------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                          ;
+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+
; Register name                                                                  ; Reason for Removal                                                                         ;
+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+
; dvi_encoder:dvi_encoder_m0|encode:encg|c1_q                                    ; Stuck at GND due to stuck port data_in                                                     ;
; dvi_encoder:dvi_encoder_m0|encode:encg|c0_q                                    ; Stuck at GND due to stuck port data_in                                                     ;
; dvi_encoder:dvi_encoder_m0|encode:encr|c1_q                                    ; Stuck at GND due to stuck port data_in                                                     ;
; dvi_encoder:dvi_encoder_m0|encode:encr|c0_q                                    ; Stuck at GND due to stuck port data_in                                                     ;
; dvi_encoder:dvi_encoder_m0|encode:encg|c1_reg                                  ; Stuck at GND due to stuck port data_in                                                     ;
; dvi_encoder:dvi_encoder_m0|encode:encg|c0_reg                                  ; Stuck at GND due to stuck port data_in                                                     ;
; dvi_encoder:dvi_encoder_m0|encode:encr|c1_reg                                  ; Stuck at GND due to stuck port data_in                                                     ;
; dvi_encoder:dvi_encoder_m0|encode:encr|c0_reg                                  ; Stuck at GND due to stuck port data_in                                                     ;
; color_bar:color_bar_m0|rgb_b_reg[1..7]                                         ; Merged with color_bar:color_bar_m0|rgb_b_reg[0]                                            ;
; color_bar:color_bar_m0|rgb_r_reg[0..6]                                         ; Merged with color_bar:color_bar_m0|rgb_r_reg[7]                                            ;
; color_bar:color_bar_m0|rgb_g_reg[0..6]                                         ; Merged with color_bar:color_bar_m0|rgb_g_reg[7]                                            ;
; dvi_encoder:dvi_encoder_m0|serdes_4b_10to1:serdes_4b_10to1_m0|TMDS_shift_3h[4] ; Merged with dvi_encoder:dvi_encoder_m0|serdes_4b_10to1:serdes_4b_10to1_m0|TMDS_shift_3l[4] ;
; dvi_encoder:dvi_encoder_m0|encode:encb|de_q                                    ; Merged with dvi_encoder:dvi_encoder_m0|encode:encg|de_q                                    ;
; dvi_encoder:dvi_encoder_m0|encode:encr|de_q                                    ; Merged with dvi_encoder:dvi_encoder_m0|encode:encg|de_q                                    ;
; dvi_encoder:dvi_encoder_m0|encode:encg|de_reg                                  ; Merged with dvi_encoder:dvi_encoder_m0|encode:encr|de_reg                                  ;
; dvi_encoder:dvi_encoder_m0|encode:encb|de_reg                                  ; Merged with dvi_encoder:dvi_encoder_m0|encode:encr|de_reg                                  ;
; grid_display:grid_display_m0|timing_gen_xy:timing_gen_xy_m0|i_data_d0[1..7]    ; Merged with grid_display:grid_display_m0|timing_gen_xy:timing_gen_xy_m0|i_data_d0[0]       ;
; grid_display:grid_display_m0|timing_gen_xy:timing_gen_xy_m0|i_data_d0[9..15]   ; Merged with grid_display:grid_display_m0|timing_gen_xy:timing_gen_xy_m0|i_data_d0[8]       ;
; grid_display:grid_display_m0|timing_gen_xy:timing_gen_xy_m0|i_data_d0[17..23]  ; Merged with grid_display:grid_display_m0|timing_gen_xy:timing_gen_xy_m0|i_data_d0[16]      ;
; grid_display:grid_display_m0|timing_gen_xy:timing_gen_xy_m0|i_data_d1[1..7]    ; Merged with grid_display:grid_display_m0|timing_gen_xy:timing_gen_xy_m0|i_data_d1[0]       ;
; grid_display:grid_display_m0|timing_gen_xy:timing_gen_xy_m0|i_data_d1[9..15]   ; Merged with grid_display:grid_display_m0|timing_gen_xy:timing_gen_xy_m0|i_data_d1[8]       ;
; grid_display:grid_display_m0|timing_gen_xy:timing_gen_xy_m0|i_data_d1[17..23]  ; Merged with grid_display:grid_display_m0|timing_gen_xy:timing_gen_xy_m0|i_data_d1[16]      ;
; dvi_encoder:dvi_encoder_m0|serdes_4b_10to1:serdes_4b_10to1_m0|TMDS_shift_3l[3] ; Merged with dvi_encoder:dvi_encoder_m0|serdes_4b_10to1:serdes_4b_10to1_m0|TMDS_shift_3h[3] ;
; dvi_encoder:dvi_encoder_m0|encode:encb|din_q[2..4]                             ; Merged with dvi_encoder:dvi_encoder_m0|encode:encb|din_q[0]                                ;
; dvi_encoder:dvi_encoder_m0|encode:encb|din_q[5..7]                             ; Merged with dvi_encoder:dvi_encoder_m0|encode:encb|din_q[1]                                ;
; dvi_encoder:dvi_encoder_m0|encode:encr|din_q[7]                                ; Merged with dvi_encoder:dvi_encoder_m0|encode:encr|din_q[0]                                ;
; dvi_encoder:dvi_encoder_m0|encode:encr|din_q[2..6]                             ; Merged with dvi_encoder:dvi_encoder_m0|encode:encr|din_q[1]                                ;
; wav_display:wav_display_m0|v_data[5..7]                                        ; Merged with wav_display:wav_display_m0|v_data[1]                                           ;
; wav_display:wav_display_m0|v_data[2..4]                                        ; Merged with wav_display:wav_display_m0|v_data[0]                                           ;
; wav_display:wav_display_m0|v_data[9,11..14]                                    ; Merged with wav_display:wav_display_m0|v_data[10]                                          ;
; wav_display:wav_display_m0|v_data[8]                                           ; Merged with wav_display:wav_display_m0|v_data[15]                                          ;
; dvi_encoder:dvi_encoder_m0|encode:encg|din_q[1,3,7]                            ; Merged with dvi_encoder:dvi_encoder_m0|encode:encg|din_q[0]                                ;
; dvi_encoder:dvi_encoder_m0|encode:encg|din_q[4..6]                             ; Merged with dvi_encoder:dvi_encoder_m0|encode:encg|din_q[2]                                ;
; wav_display:wav_display_m0|timing_gen_xy:timing_gen_xy_m0|i_data_d1[5..7]      ; Merged with wav_display:wav_display_m0|timing_gen_xy:timing_gen_xy_m0|i_data_d1[1]         ;
; wav_display:wav_display_m0|timing_gen_xy:timing_gen_xy_m0|i_data_d1[2..4]      ; Merged with wav_display:wav_display_m0|timing_gen_xy:timing_gen_xy_m0|i_data_d1[0]         ;
; wav_display:wav_display_m0|timing_gen_xy:timing_gen_xy_m0|i_data_d1[9,11..14]  ; Merged with wav_display:wav_display_m0|timing_gen_xy:timing_gen_xy_m0|i_data_d1[10]        ;
; wav_display:wav_display_m0|timing_gen_xy:timing_gen_xy_m0|i_data_d1[8]         ; Merged with wav_display:wav_display_m0|timing_gen_xy:timing_gen_xy_m0|i_data_d1[15]        ;
; wav_display:wav_display_m0|v_data[17,19,23]                                    ; Merged with wav_display:wav_display_m0|v_data[16]                                          ;
; wav_display:wav_display_m0|v_data[20..22]                                      ; Merged with wav_display:wav_display_m0|v_data[18]                                          ;
; wav_display:wav_display_m0|timing_gen_xy:timing_gen_xy_m0|i_data_d0[5..7]      ; Merged with wav_display:wav_display_m0|timing_gen_xy:timing_gen_xy_m0|i_data_d0[1]         ;
; wav_display:wav_display_m0|timing_gen_xy:timing_gen_xy_m0|i_data_d0[2..4]      ; Merged with wav_display:wav_display_m0|timing_gen_xy:timing_gen_xy_m0|i_data_d0[0]         ;
; wav_display:wav_display_m0|timing_gen_xy:timing_gen_xy_m0|i_data_d0[9,11..14]  ; Merged with wav_display:wav_display_m0|timing_gen_xy:timing_gen_xy_m0|i_data_d0[10]        ;
; wav_display:wav_display_m0|timing_gen_xy:timing_gen_xy_m0|i_data_d0[8]         ; Merged with wav_display:wav_display_m0|timing_gen_xy:timing_gen_xy_m0|i_data_d0[15]        ;
; wav_display:wav_display_m0|timing_gen_xy:timing_gen_xy_m0|i_data_d1[17,19,23]  ; Merged with wav_display:wav_display_m0|timing_gen_xy:timing_gen_xy_m0|i_data_d1[16]        ;
; wav_display:wav_display_m0|timing_gen_xy:timing_gen_xy_m0|i_data_d1[20..22]    ; Merged with wav_display:wav_display_m0|timing_gen_xy:timing_gen_xy_m0|i_data_d1[18]        ;
; grid_display:grid_display_m0|v_data[5..7]                                      ; Merged with grid_display:grid_display_m0|v_data[1]                                         ;
; grid_display:grid_display_m0|v_data[2..4]                                      ; Merged with grid_display:grid_display_m0|v_data[0]                                         ;
; grid_display:grid_display_m0|v_data[9,11..14]                                  ; Merged with grid_display:grid_display_m0|v_data[10]                                        ;
; grid_display:grid_display_m0|v_data[8]                                         ; Merged with grid_display:grid_display_m0|v_data[15]                                        ;
; wav_display:wav_display_m0|timing_gen_xy:timing_gen_xy_m0|i_data_d0[17,19,23]  ; Merged with wav_display:wav_display_m0|timing_gen_xy:timing_gen_xy_m0|i_data_d0[16]        ;
; wav_display:wav_display_m0|timing_gen_xy:timing_gen_xy_m0|i_data_d0[20..22]    ; Merged with wav_display:wav_display_m0|timing_gen_xy:timing_gen_xy_m0|i_data_d0[18]        ;
; grid_display:grid_display_m0|v_data[17,19,23]                                  ; Merged with grid_display:grid_display_m0|v_data[16]                                        ;
; grid_display:grid_display_m0|v_data[20..22]                                    ; Merged with grid_display:grid_display_m0|v_data[18]                                        ;
; dvi_encoder:dvi_encoder_m0|encode:encg|n1q_m[0]                                ; Merged with dvi_encoder:dvi_encoder_m0|encode:encg|n0q_m[0]                                ;
; dvi_encoder:dvi_encoder_m0|encode:encr|n1q_m[0]                                ; Merged with dvi_encoder:dvi_encoder_m0|encode:encr|n0q_m[0]                                ;
; dvi_encoder:dvi_encoder_m0|encode:encb|n1q_m[0]                                ; Merged with dvi_encoder:dvi_encoder_m0|encode:encb|n0q_m[0]                                ;
; dvi_encoder:dvi_encoder_m0|encode:encb|q_m_reg[3]                              ; Merged with dvi_encoder:dvi_encoder_m0|encode:encb|q_m_reg[1]                              ;
; dvi_encoder:dvi_encoder_m0|encode:encb|q_m_reg[5,7]                            ; Merged with dvi_encoder:dvi_encoder_m0|encode:encb|q_m_reg[8]                              ;
; dvi_encoder:dvi_encoder_m0|encode:encr|q_m_reg[3,5]                            ; Merged with dvi_encoder:dvi_encoder_m0|encode:encr|q_m_reg[1]                              ;
; dvi_encoder:dvi_encoder_m0|encode:encr|q_m_reg[7]                              ; Merged with dvi_encoder:dvi_encoder_m0|encode:encr|q_m_reg[8]                              ;
; dvi_encoder:dvi_encoder_m0|encode:encr|q_m_reg[2,4,6]                          ; Merged with dvi_encoder:dvi_encoder_m0|encode:encr|q_m_reg[0]                              ;
; dvi_encoder:dvi_encoder_m0|encode:encb|q_m_reg[4,6]                            ; Merged with dvi_encoder:dvi_encoder_m0|encode:encb|q_m_reg[2]                              ;
; dvi_encoder:dvi_encoder_m0|encode:encg|q_m_reg[5]                              ; Merged with dvi_encoder:dvi_encoder_m0|encode:encg|q_m_reg[3]                              ;
; dvi_encoder:dvi_encoder_m0|encode:encg|q_m_reg[7]                              ; Merged with dvi_encoder:dvi_encoder_m0|encode:encg|q_m_reg[8]                              ;
; dvi_encoder:dvi_encoder_m0|encode:encg|q_m_reg[6]                              ; Merged with dvi_encoder:dvi_encoder_m0|encode:encg|q_m_reg[4]                              ;
; dvi_encoder:dvi_encoder_m0|encode:encb|dout[3]                                 ; Merged with dvi_encoder:dvi_encoder_m0|encode:encb|dout[1]                                 ;
; dvi_encoder:dvi_encoder_m0|encode:encr|dout[3,5]                               ; Merged with dvi_encoder:dvi_encoder_m0|encode:encr|dout[1]                                 ;
; dvi_encoder:dvi_encoder_m0|encode:encb|dout[4,6]                               ; Merged with dvi_encoder:dvi_encoder_m0|encode:encb|dout[2]                                 ;
; dvi_encoder:dvi_encoder_m0|encode:encr|dout[4,6]                               ; Merged with dvi_encoder:dvi_encoder_m0|encode:encr|dout[2]                                 ;
; dvi_encoder:dvi_encoder_m0|encode:encg|dout[5]                                 ; Merged with dvi_encoder:dvi_encoder_m0|encode:encg|dout[3]                                 ;
; dvi_encoder:dvi_encoder_m0|encode:encb|dout[7]                                 ; Merged with dvi_encoder:dvi_encoder_m0|encode:encb|dout[5]                                 ;
; dvi_encoder:dvi_encoder_m0|encode:encg|dout[6]                                 ; Merged with dvi_encoder:dvi_encoder_m0|encode:encg|dout[4]                                 ;
; ad9280_sample:ad9280_sample_m0|state~8                                         ; Lost fanout                                                                                ;
; dvi_encoder:dvi_encoder_m0|encode:encb|n1d[0]                                  ; Stuck at GND due to stuck port data_in                                                     ;
; dvi_encoder:dvi_encoder_m0|encode:encr|n1d[0]                                  ; Stuck at GND due to stuck port data_in                                                     ;
; dvi_encoder:dvi_encoder_m0|encode:encb|n1d[1]                                  ; Stuck at GND due to stuck port data_in                                                     ;
; ad9280_sample:ad9280_sample_m0|state.S_IDLE                                    ; Lost fanout                                                                                ;
; dds:dds_inst|PHASE_CTRL[9..11]                                                 ; Lost fanout                                                                                ;
; dvi_encoder:dvi_encoder_m0|encode:encg|n1d[0]                                  ; Stuck at GND due to stuck port data_in                                                     ;
; Total Number of Removed Registers = 203                                        ;                                                                                            ;
+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                             ;
+---------------------------------------------+---------------------------+-----------------------------------------------+
; Register name                               ; Reason for Removal        ; Registers Removed due to This Register        ;
+---------------------------------------------+---------------------------+-----------------------------------------------+
; dvi_encoder:dvi_encoder_m0|encode:encg|c1_q ; Stuck at GND              ; dvi_encoder:dvi_encoder_m0|encode:encg|c1_reg ;
;                                             ; due to stuck port data_in ;                                               ;
; dvi_encoder:dvi_encoder_m0|encode:encg|c0_q ; Stuck at GND              ; dvi_encoder:dvi_encoder_m0|encode:encg|c0_reg ;
;                                             ; due to stuck port data_in ;                                               ;
; dvi_encoder:dvi_encoder_m0|encode:encr|c1_q ; Stuck at GND              ; dvi_encoder:dvi_encoder_m0|encode:encr|c1_reg ;
;                                             ; due to stuck port data_in ;                                               ;
; dvi_encoder:dvi_encoder_m0|encode:encr|c0_q ; Stuck at GND              ; dvi_encoder:dvi_encoder_m0|encode:encr|c0_reg ;
;                                             ; due to stuck port data_in ;                                               ;
+---------------------------------------------+---------------------------+-----------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 516   ;
; Number of registers using Synchronous Clear  ; 169   ;
; Number of registers using Synchronous Load   ; 7     ;
; Number of registers using Asynchronous Clear ; 360   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 214   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------+
; Inverted Register Statistics                      ;
+-----------------------------------------+---------+
; Inverted Register                       ; Fan out ;
+-----------------------------------------+---------+
; dds:dds_inst|PHASE_CTRL[8]              ; 2       ;
; dds:dds_inst|FREQ_CTRL[22]              ; 2       ;
; dds:dds_inst|FREQ_CTRL[18]              ; 2       ;
; dds:dds_inst|FREQ_CTRL[17]              ; 2       ;
; dds:dds_inst|FREQ_CTRL[16]              ; 2       ;
; dds:dds_inst|FREQ_CTRL[15]              ; 2       ;
; dds:dds_inst|FREQ_CTRL[13]              ; 2       ;
; dds:dds_inst|FREQ_CTRL[11]              ; 2       ;
; dds:dds_inst|FREQ_CTRL[10]              ; 2       ;
; dds:dds_inst|FREQ_CTRL[9]               ; 2       ;
; dds:dds_inst|FREQ_CTRL[4]               ; 2       ;
; dds:dds_inst|FREQ_CTRL[2]               ; 2       ;
; dds:dds_inst|FREQ_CTRL[24]              ; 2       ;
; Total number of inverted registers = 13 ;         ;
+-----------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------+
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |an108_adda_vga_test|dvi_encoder:dvi_encoder_m0|encode:encb|dout[4]                        ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |an108_adda_vga_test|dvi_encoder:dvi_encoder_m0|encode:encr|dout[3]                        ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |an108_adda_vga_test|dvi_encoder:dvi_encoder_m0|encode:encg|dout[5]                        ;
; 3:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |an108_adda_vga_test|wav_display:wav_display_m0|timing_gen_xy:timing_gen_xy_m0|y_cnt[7]    ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |an108_adda_vga_test|grid_display:grid_display_m0|grid_x[6]                                ;
; 3:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |an108_adda_vga_test|grid_display:grid_display_m0|timing_gen_xy:timing_gen_xy_m0|y_cnt[1]  ;
; 3:1                ; 20 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |an108_adda_vga_test|key_control:key_control_inst|key_filter:key_filter_inst0|cnt_20ms[17] ;
; 3:1                ; 20 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |an108_adda_vga_test|dds:dds_inst|key_filter:key_filter_inst2|cnt_20ms[8]                  ;
; 3:1                ; 20 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |an108_adda_vga_test|dds:dds_inst|key_filter:key_filter_inst1|cnt_20ms[4]                  ;
; 3:1                ; 20 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |an108_adda_vga_test|dds:dds_inst|key_filter:key_filter_inst3|cnt_20ms[7]                  ;
; 10:1               ; 3 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; Yes        ; |an108_adda_vga_test|color_bar:color_bar_m0|rgb_r_reg[7]                                   ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |an108_adda_vga_test|dvi_encoder:dvi_encoder_m0|encode:encb|Add16                          ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |an108_adda_vga_test|dvi_encoder:dvi_encoder_m0|encode:encr|Add16                          ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |an108_adda_vga_test|dvi_encoder:dvi_encoder_m0|encode:encg|Add16                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Source assignments for dvi_encoder:dvi_encoder_m0|serdes_4b_10to1:serdes_4b_10to1_m0|altddio_out:altddio_out_0 ;
+-------------------------+-------------+------+-----------------------------------------------------------------+
; Assignment              ; Value       ; From ; To                                                              ;
+-------------------------+-------------+------+-----------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED ; NEVER_ALLOW ; -    ; -                                                               ;
; PRESERVE_REGISTER       ; ON          ; -    ; output_cell_L                                                   ;
; DDIO_OUTPUT_REGISTER    ; LOW         ; -    ; output_cell_L                                                   ;
; DDIO_OUTPUT_REGISTER    ; HIGH        ; -    ; mux                                                             ;
+-------------------------+-------------+------+-----------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dvi_encoder:dvi_encoder_m0|serdes_4b_10to1:serdes_4b_10to1_m0|altddio_out:altddio_out_0|ddio_out_s9j:auto_generated ;
+-----------------------------+---------+------+---------------------------------------------------------------------------------------------+
; Assignment                  ; Value   ; From ; To                                                                                          ;
+-----------------------------+---------+------+---------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF     ; -    ; -                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED     ; DEFAULT ; -    ; -                                                                                           ;
+-----------------------------+---------+------+---------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Source assignments for dvi_encoder:dvi_encoder_m0|serdes_4b_10to1:serdes_4b_10to1_m0|altddio_out:altddio_out_1 ;
+-------------------------+-------------+------+-----------------------------------------------------------------+
; Assignment              ; Value       ; From ; To                                                              ;
+-------------------------+-------------+------+-----------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED ; NEVER_ALLOW ; -    ; -                                                               ;
; PRESERVE_REGISTER       ; ON          ; -    ; output_cell_L                                                   ;
; DDIO_OUTPUT_REGISTER    ; LOW         ; -    ; output_cell_L                                                   ;
; DDIO_OUTPUT_REGISTER    ; HIGH        ; -    ; mux                                                             ;
+-------------------------+-------------+------+-----------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dvi_encoder:dvi_encoder_m0|serdes_4b_10to1:serdes_4b_10to1_m0|altddio_out:altddio_out_1|ddio_out_s9j:auto_generated ;
+-----------------------------+---------+------+---------------------------------------------------------------------------------------------+
; Assignment                  ; Value   ; From ; To                                                                                          ;
+-----------------------------+---------+------+---------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF     ; -    ; -                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED     ; DEFAULT ; -    ; -                                                                                           ;
+-----------------------------+---------+------+---------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dds:dds_inst|rom_wave:rom_wave_inst|altsyncram:altsyncram_component|altsyncram_bj91:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                          ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                           ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for wav_display:wav_display_m0|dpram1024x8:buffer|altsyncram:altsyncram_component|altsyncram_8bk1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                    ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                     ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: video_pll:video_pll_m0|altpll:altpll_component ;
+-------------------------------+-----------------------------+-------------------------------+
; Parameter Name                ; Value                       ; Type                          ;
+-------------------------------+-----------------------------+-------------------------------+
; OPERATION_MODE                ; NORMAL                      ; Untyped                       ;
; PLL_TYPE                      ; AUTO                        ; Untyped                       ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=video_pll ; Untyped                       ;
; QUALIFY_CONF_DONE             ; OFF                         ; Untyped                       ;
; COMPENSATE_CLOCK              ; CLK0                        ; Untyped                       ;
; SCAN_CHAIN                    ; LONG                        ; Untyped                       ;
; PRIMARY_CLOCK                 ; INCLK0                      ; Untyped                       ;
; INCLK0_INPUT_FREQUENCY        ; 20000                       ; Signed Integer                ;
; INCLK1_INPUT_FREQUENCY        ; 0                           ; Untyped                       ;
; GATE_LOCK_SIGNAL              ; NO                          ; Untyped                       ;
; GATE_LOCK_COUNTER             ; 0                           ; Untyped                       ;
; LOCK_HIGH                     ; 1                           ; Untyped                       ;
; LOCK_LOW                      ; 1                           ; Untyped                       ;
; VALID_LOCK_MULTIPLIER         ; 1                           ; Untyped                       ;
; INVALID_LOCK_MULTIPLIER       ; 5                           ; Untyped                       ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                         ; Untyped                       ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                         ; Untyped                       ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                         ; Untyped                       ;
; SKIP_VCO                      ; OFF                         ; Untyped                       ;
; SWITCH_OVER_COUNTER           ; 0                           ; Untyped                       ;
; SWITCH_OVER_TYPE              ; AUTO                        ; Untyped                       ;
; FEEDBACK_SOURCE               ; EXTCLK0                     ; Untyped                       ;
; BANDWIDTH                     ; 0                           ; Untyped                       ;
; BANDWIDTH_TYPE                ; AUTO                        ; Untyped                       ;
; SPREAD_FREQUENCY              ; 0                           ; Untyped                       ;
; DOWN_SPREAD                   ; 0                           ; Untyped                       ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                         ; Untyped                       ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                         ; Untyped                       ;
; CLK9_MULTIPLY_BY              ; 0                           ; Untyped                       ;
; CLK8_MULTIPLY_BY              ; 0                           ; Untyped                       ;
; CLK7_MULTIPLY_BY              ; 0                           ; Untyped                       ;
; CLK6_MULTIPLY_BY              ; 0                           ; Untyped                       ;
; CLK5_MULTIPLY_BY              ; 1                           ; Untyped                       ;
; CLK4_MULTIPLY_BY              ; 1                           ; Untyped                       ;
; CLK3_MULTIPLY_BY              ; 1                           ; Untyped                       ;
; CLK2_MULTIPLY_BY              ; 1                           ; Untyped                       ;
; CLK1_MULTIPLY_BY              ; 13                          ; Signed Integer                ;
; CLK0_MULTIPLY_BY              ; 13                          ; Signed Integer                ;
; CLK9_DIVIDE_BY                ; 0                           ; Untyped                       ;
; CLK8_DIVIDE_BY                ; 0                           ; Untyped                       ;
; CLK7_DIVIDE_BY                ; 0                           ; Untyped                       ;
; CLK6_DIVIDE_BY                ; 0                           ; Untyped                       ;
; CLK5_DIVIDE_BY                ; 1                           ; Untyped                       ;
; CLK4_DIVIDE_BY                ; 1                           ; Untyped                       ;
; CLK3_DIVIDE_BY                ; 1                           ; Untyped                       ;
; CLK2_DIVIDE_BY                ; 1                           ; Untyped                       ;
; CLK1_DIVIDE_BY                ; 2                           ; Signed Integer                ;
; CLK0_DIVIDE_BY                ; 10                          ; Signed Integer                ;
; CLK9_PHASE_SHIFT              ; 0                           ; Untyped                       ;
; CLK8_PHASE_SHIFT              ; 0                           ; Untyped                       ;
; CLK7_PHASE_SHIFT              ; 0                           ; Untyped                       ;
; CLK6_PHASE_SHIFT              ; 0                           ; Untyped                       ;
; CLK5_PHASE_SHIFT              ; 0                           ; Untyped                       ;
; CLK4_PHASE_SHIFT              ; 0                           ; Untyped                       ;
; CLK3_PHASE_SHIFT              ; 0                           ; Untyped                       ;
; CLK2_PHASE_SHIFT              ; 0                           ; Untyped                       ;
; CLK1_PHASE_SHIFT              ; 0                           ; Untyped                       ;
; CLK0_PHASE_SHIFT              ; 0                           ; Untyped                       ;
; CLK5_TIME_DELAY               ; 0                           ; Untyped                       ;
; CLK4_TIME_DELAY               ; 0                           ; Untyped                       ;
; CLK3_TIME_DELAY               ; 0                           ; Untyped                       ;
; CLK2_TIME_DELAY               ; 0                           ; Untyped                       ;
; CLK1_TIME_DELAY               ; 0                           ; Untyped                       ;
; CLK0_TIME_DELAY               ; 0                           ; Untyped                       ;
; CLK9_DUTY_CYCLE               ; 50                          ; Untyped                       ;
; CLK8_DUTY_CYCLE               ; 50                          ; Untyped                       ;
; CLK7_DUTY_CYCLE               ; 50                          ; Untyped                       ;
; CLK6_DUTY_CYCLE               ; 50                          ; Untyped                       ;
; CLK5_DUTY_CYCLE               ; 50                          ; Untyped                       ;
; CLK4_DUTY_CYCLE               ; 50                          ; Untyped                       ;
; CLK3_DUTY_CYCLE               ; 50                          ; Untyped                       ;
; CLK2_DUTY_CYCLE               ; 50                          ; Untyped                       ;
; CLK1_DUTY_CYCLE               ; 50                          ; Signed Integer                ;
; CLK0_DUTY_CYCLE               ; 50                          ; Signed Integer                ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                       ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                       ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                       ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                       ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                       ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                       ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                       ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                       ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                       ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                       ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                       ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                       ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                       ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                       ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                       ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                       ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                       ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                       ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                       ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                       ;
; LOCK_WINDOW_UI                ;  0.05                       ; Untyped                       ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                      ; Untyped                       ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                      ; Untyped                       ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                      ; Untyped                       ;
; DPA_MULTIPLY_BY               ; 0                           ; Untyped                       ;
; DPA_DIVIDE_BY                 ; 1                           ; Untyped                       ;
; DPA_DIVIDER                   ; 0                           ; Untyped                       ;
; EXTCLK3_MULTIPLY_BY           ; 1                           ; Untyped                       ;
; EXTCLK2_MULTIPLY_BY           ; 1                           ; Untyped                       ;
; EXTCLK1_MULTIPLY_BY           ; 1                           ; Untyped                       ;
; EXTCLK0_MULTIPLY_BY           ; 1                           ; Untyped                       ;
; EXTCLK3_DIVIDE_BY             ; 1                           ; Untyped                       ;
; EXTCLK2_DIVIDE_BY             ; 1                           ; Untyped                       ;
; EXTCLK1_DIVIDE_BY             ; 1                           ; Untyped                       ;
; EXTCLK0_DIVIDE_BY             ; 1                           ; Untyped                       ;
; EXTCLK3_PHASE_SHIFT           ; 0                           ; Untyped                       ;
; EXTCLK2_PHASE_SHIFT           ; 0                           ; Untyped                       ;
; EXTCLK1_PHASE_SHIFT           ; 0                           ; Untyped                       ;
; EXTCLK0_PHASE_SHIFT           ; 0                           ; Untyped                       ;
; EXTCLK3_TIME_DELAY            ; 0                           ; Untyped                       ;
; EXTCLK2_TIME_DELAY            ; 0                           ; Untyped                       ;
; EXTCLK1_TIME_DELAY            ; 0                           ; Untyped                       ;
; EXTCLK0_TIME_DELAY            ; 0                           ; Untyped                       ;
; EXTCLK3_DUTY_CYCLE            ; 50                          ; Untyped                       ;
; EXTCLK2_DUTY_CYCLE            ; 50                          ; Untyped                       ;
; EXTCLK1_DUTY_CYCLE            ; 50                          ; Untyped                       ;
; EXTCLK0_DUTY_CYCLE            ; 50                          ; Untyped                       ;
; VCO_MULTIPLY_BY               ; 0                           ; Untyped                       ;
; VCO_DIVIDE_BY                 ; 0                           ; Untyped                       ;
; SCLKOUT0_PHASE_SHIFT          ; 0                           ; Untyped                       ;
; SCLKOUT1_PHASE_SHIFT          ; 0                           ; Untyped                       ;
; VCO_MIN                       ; 0                           ; Untyped                       ;
; VCO_MAX                       ; 0                           ; Untyped                       ;
; VCO_CENTER                    ; 0                           ; Untyped                       ;
; PFD_MIN                       ; 0                           ; Untyped                       ;
; PFD_MAX                       ; 0                           ; Untyped                       ;
; M_INITIAL                     ; 0                           ; Untyped                       ;
; M                             ; 0                           ; Untyped                       ;
; N                             ; 1                           ; Untyped                       ;
; M2                            ; 1                           ; Untyped                       ;
; N2                            ; 1                           ; Untyped                       ;
; SS                            ; 1                           ; Untyped                       ;
; C0_HIGH                       ; 0                           ; Untyped                       ;
; C1_HIGH                       ; 0                           ; Untyped                       ;
; C2_HIGH                       ; 0                           ; Untyped                       ;
; C3_HIGH                       ; 0                           ; Untyped                       ;
; C4_HIGH                       ; 0                           ; Untyped                       ;
; C5_HIGH                       ; 0                           ; Untyped                       ;
; C6_HIGH                       ; 0                           ; Untyped                       ;
; C7_HIGH                       ; 0                           ; Untyped                       ;
; C8_HIGH                       ; 0                           ; Untyped                       ;
; C9_HIGH                       ; 0                           ; Untyped                       ;
; C0_LOW                        ; 0                           ; Untyped                       ;
; C1_LOW                        ; 0                           ; Untyped                       ;
; C2_LOW                        ; 0                           ; Untyped                       ;
; C3_LOW                        ; 0                           ; Untyped                       ;
; C4_LOW                        ; 0                           ; Untyped                       ;
; C5_LOW                        ; 0                           ; Untyped                       ;
; C6_LOW                        ; 0                           ; Untyped                       ;
; C7_LOW                        ; 0                           ; Untyped                       ;
; C8_LOW                        ; 0                           ; Untyped                       ;
; C9_LOW                        ; 0                           ; Untyped                       ;
; C0_INITIAL                    ; 0                           ; Untyped                       ;
; C1_INITIAL                    ; 0                           ; Untyped                       ;
; C2_INITIAL                    ; 0                           ; Untyped                       ;
; C3_INITIAL                    ; 0                           ; Untyped                       ;
; C4_INITIAL                    ; 0                           ; Untyped                       ;
; C5_INITIAL                    ; 0                           ; Untyped                       ;
; C6_INITIAL                    ; 0                           ; Untyped                       ;
; C7_INITIAL                    ; 0                           ; Untyped                       ;
; C8_INITIAL                    ; 0                           ; Untyped                       ;
; C9_INITIAL                    ; 0                           ; Untyped                       ;
; C0_MODE                       ; BYPASS                      ; Untyped                       ;
; C1_MODE                       ; BYPASS                      ; Untyped                       ;
; C2_MODE                       ; BYPASS                      ; Untyped                       ;
; C3_MODE                       ; BYPASS                      ; Untyped                       ;
; C4_MODE                       ; BYPASS                      ; Untyped                       ;
; C5_MODE                       ; BYPASS                      ; Untyped                       ;
; C6_MODE                       ; BYPASS                      ; Untyped                       ;
; C7_MODE                       ; BYPASS                      ; Untyped                       ;
; C8_MODE                       ; BYPASS                      ; Untyped                       ;
; C9_MODE                       ; BYPASS                      ; Untyped                       ;
; C0_PH                         ; 0                           ; Untyped                       ;
; C1_PH                         ; 0                           ; Untyped                       ;
; C2_PH                         ; 0                           ; Untyped                       ;
; C3_PH                         ; 0                           ; Untyped                       ;
; C4_PH                         ; 0                           ; Untyped                       ;
; C5_PH                         ; 0                           ; Untyped                       ;
; C6_PH                         ; 0                           ; Untyped                       ;
; C7_PH                         ; 0                           ; Untyped                       ;
; C8_PH                         ; 0                           ; Untyped                       ;
; C9_PH                         ; 0                           ; Untyped                       ;
; L0_HIGH                       ; 1                           ; Untyped                       ;
; L1_HIGH                       ; 1                           ; Untyped                       ;
; G0_HIGH                       ; 1                           ; Untyped                       ;
; G1_HIGH                       ; 1                           ; Untyped                       ;
; G2_HIGH                       ; 1                           ; Untyped                       ;
; G3_HIGH                       ; 1                           ; Untyped                       ;
; E0_HIGH                       ; 1                           ; Untyped                       ;
; E1_HIGH                       ; 1                           ; Untyped                       ;
; E2_HIGH                       ; 1                           ; Untyped                       ;
; E3_HIGH                       ; 1                           ; Untyped                       ;
; L0_LOW                        ; 1                           ; Untyped                       ;
; L1_LOW                        ; 1                           ; Untyped                       ;
; G0_LOW                        ; 1                           ; Untyped                       ;
; G1_LOW                        ; 1                           ; Untyped                       ;
; G2_LOW                        ; 1                           ; Untyped                       ;
; G3_LOW                        ; 1                           ; Untyped                       ;
; E0_LOW                        ; 1                           ; Untyped                       ;
; E1_LOW                        ; 1                           ; Untyped                       ;
; E2_LOW                        ; 1                           ; Untyped                       ;
; E3_LOW                        ; 1                           ; Untyped                       ;
; L0_INITIAL                    ; 1                           ; Untyped                       ;
; L1_INITIAL                    ; 1                           ; Untyped                       ;
; G0_INITIAL                    ; 1                           ; Untyped                       ;
; G1_INITIAL                    ; 1                           ; Untyped                       ;
; G2_INITIAL                    ; 1                           ; Untyped                       ;
; G3_INITIAL                    ; 1                           ; Untyped                       ;
; E0_INITIAL                    ; 1                           ; Untyped                       ;
; E1_INITIAL                    ; 1                           ; Untyped                       ;
; E2_INITIAL                    ; 1                           ; Untyped                       ;
; E3_INITIAL                    ; 1                           ; Untyped                       ;
; L0_MODE                       ; BYPASS                      ; Untyped                       ;
; L1_MODE                       ; BYPASS                      ; Untyped                       ;
; G0_MODE                       ; BYPASS                      ; Untyped                       ;
; G1_MODE                       ; BYPASS                      ; Untyped                       ;
; G2_MODE                       ; BYPASS                      ; Untyped                       ;
; G3_MODE                       ; BYPASS                      ; Untyped                       ;
; E0_MODE                       ; BYPASS                      ; Untyped                       ;
; E1_MODE                       ; BYPASS                      ; Untyped                       ;
; E2_MODE                       ; BYPASS                      ; Untyped                       ;
; E3_MODE                       ; BYPASS                      ; Untyped                       ;
; L0_PH                         ; 0                           ; Untyped                       ;
; L1_PH                         ; 0                           ; Untyped                       ;
; G0_PH                         ; 0                           ; Untyped                       ;
; G1_PH                         ; 0                           ; Untyped                       ;
; G2_PH                         ; 0                           ; Untyped                       ;
; G3_PH                         ; 0                           ; Untyped                       ;
; E0_PH                         ; 0                           ; Untyped                       ;
; E1_PH                         ; 0                           ; Untyped                       ;
; E2_PH                         ; 0                           ; Untyped                       ;
; E3_PH                         ; 0                           ; Untyped                       ;
; M_PH                          ; 0                           ; Untyped                       ;
; C1_USE_CASC_IN                ; OFF                         ; Untyped                       ;
; C2_USE_CASC_IN                ; OFF                         ; Untyped                       ;
; C3_USE_CASC_IN                ; OFF                         ; Untyped                       ;
; C4_USE_CASC_IN                ; OFF                         ; Untyped                       ;
; C5_USE_CASC_IN                ; OFF                         ; Untyped                       ;
; C6_USE_CASC_IN                ; OFF                         ; Untyped                       ;
; C7_USE_CASC_IN                ; OFF                         ; Untyped                       ;
; C8_USE_CASC_IN                ; OFF                         ; Untyped                       ;
; C9_USE_CASC_IN                ; OFF                         ; Untyped                       ;
; CLK0_COUNTER                  ; G0                          ; Untyped                       ;
; CLK1_COUNTER                  ; G0                          ; Untyped                       ;
; CLK2_COUNTER                  ; G0                          ; Untyped                       ;
; CLK3_COUNTER                  ; G0                          ; Untyped                       ;
; CLK4_COUNTER                  ; G0                          ; Untyped                       ;
; CLK5_COUNTER                  ; G0                          ; Untyped                       ;
; CLK6_COUNTER                  ; E0                          ; Untyped                       ;
; CLK7_COUNTER                  ; E1                          ; Untyped                       ;
; CLK8_COUNTER                  ; E2                          ; Untyped                       ;
; CLK9_COUNTER                  ; E3                          ; Untyped                       ;
; L0_TIME_DELAY                 ; 0                           ; Untyped                       ;
; L1_TIME_DELAY                 ; 0                           ; Untyped                       ;
; G0_TIME_DELAY                 ; 0                           ; Untyped                       ;
; G1_TIME_DELAY                 ; 0                           ; Untyped                       ;
; G2_TIME_DELAY                 ; 0                           ; Untyped                       ;
; G3_TIME_DELAY                 ; 0                           ; Untyped                       ;
; E0_TIME_DELAY                 ; 0                           ; Untyped                       ;
; E1_TIME_DELAY                 ; 0                           ; Untyped                       ;
; E2_TIME_DELAY                 ; 0                           ; Untyped                       ;
; E3_TIME_DELAY                 ; 0                           ; Untyped                       ;
; M_TIME_DELAY                  ; 0                           ; Untyped                       ;
; N_TIME_DELAY                  ; 0                           ; Untyped                       ;
; EXTCLK3_COUNTER               ; E3                          ; Untyped                       ;
; EXTCLK2_COUNTER               ; E2                          ; Untyped                       ;
; EXTCLK1_COUNTER               ; E1                          ; Untyped                       ;
; EXTCLK0_COUNTER               ; E0                          ; Untyped                       ;
; ENABLE0_COUNTER               ; L0                          ; Untyped                       ;
; ENABLE1_COUNTER               ; L0                          ; Untyped                       ;
; CHARGE_PUMP_CURRENT           ; 2                           ; Untyped                       ;
; LOOP_FILTER_R                 ;  1.000000                   ; Untyped                       ;
; LOOP_FILTER_C                 ; 5                           ; Untyped                       ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                        ; Untyped                       ;
; LOOP_FILTER_R_BITS            ; 9999                        ; Untyped                       ;
; LOOP_FILTER_C_BITS            ; 9999                        ; Untyped                       ;
; VCO_POST_SCALE                ; 0                           ; Untyped                       ;
; CLK2_OUTPUT_FREQUENCY         ; 0                           ; Untyped                       ;
; CLK1_OUTPUT_FREQUENCY         ; 0                           ; Untyped                       ;
; CLK0_OUTPUT_FREQUENCY         ; 0                           ; Untyped                       ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E                ; Untyped                       ;
; PORT_CLKENA0                  ; PORT_UNUSED                 ; Untyped                       ;
; PORT_CLKENA1                  ; PORT_UNUSED                 ; Untyped                       ;
; PORT_CLKENA2                  ; PORT_UNUSED                 ; Untyped                       ;
; PORT_CLKENA3                  ; PORT_UNUSED                 ; Untyped                       ;
; PORT_CLKENA4                  ; PORT_UNUSED                 ; Untyped                       ;
; PORT_CLKENA5                  ; PORT_UNUSED                 ; Untyped                       ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY           ; Untyped                       ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY           ; Untyped                       ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY           ; Untyped                       ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY           ; Untyped                       ;
; PORT_EXTCLK0                  ; PORT_UNUSED                 ; Untyped                       ;
; PORT_EXTCLK1                  ; PORT_UNUSED                 ; Untyped                       ;
; PORT_EXTCLK2                  ; PORT_UNUSED                 ; Untyped                       ;
; PORT_EXTCLK3                  ; PORT_UNUSED                 ; Untyped                       ;
; PORT_CLKBAD0                  ; PORT_UNUSED                 ; Untyped                       ;
; PORT_CLKBAD1                  ; PORT_UNUSED                 ; Untyped                       ;
; PORT_CLK0                     ; PORT_USED                   ; Untyped                       ;
; PORT_CLK1                     ; PORT_USED                   ; Untyped                       ;
; PORT_CLK2                     ; PORT_UNUSED                 ; Untyped                       ;
; PORT_CLK3                     ; PORT_UNUSED                 ; Untyped                       ;
; PORT_CLK4                     ; PORT_UNUSED                 ; Untyped                       ;
; PORT_CLK5                     ; PORT_UNUSED                 ; Untyped                       ;
; PORT_CLK6                     ; PORT_UNUSED                 ; Untyped                       ;
; PORT_CLK7                     ; PORT_UNUSED                 ; Untyped                       ;
; PORT_CLK8                     ; PORT_UNUSED                 ; Untyped                       ;
; PORT_CLK9                     ; PORT_UNUSED                 ; Untyped                       ;
; PORT_SCANDATA                 ; PORT_UNUSED                 ; Untyped                       ;
; PORT_SCANDATAOUT              ; PORT_UNUSED                 ; Untyped                       ;
; PORT_SCANDONE                 ; PORT_UNUSED                 ; Untyped                       ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY           ; Untyped                       ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY           ; Untyped                       ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED                 ; Untyped                       ;
; PORT_CLKLOSS                  ; PORT_UNUSED                 ; Untyped                       ;
; PORT_INCLK1                   ; PORT_UNUSED                 ; Untyped                       ;
; PORT_INCLK0                   ; PORT_USED                   ; Untyped                       ;
; PORT_FBIN                     ; PORT_UNUSED                 ; Untyped                       ;
; PORT_PLLENA                   ; PORT_UNUSED                 ; Untyped                       ;
; PORT_CLKSWITCH                ; PORT_UNUSED                 ; Untyped                       ;
; PORT_ARESET                   ; PORT_UNUSED                 ; Untyped                       ;
; PORT_PFDENA                   ; PORT_UNUSED                 ; Untyped                       ;
; PORT_SCANCLK                  ; PORT_UNUSED                 ; Untyped                       ;
; PORT_SCANACLR                 ; PORT_UNUSED                 ; Untyped                       ;
; PORT_SCANREAD                 ; PORT_UNUSED                 ; Untyped                       ;
; PORT_SCANWRITE                ; PORT_UNUSED                 ; Untyped                       ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY           ; Untyped                       ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY           ; Untyped                       ;
; PORT_LOCKED                   ; PORT_UNUSED                 ; Untyped                       ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED                 ; Untyped                       ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY           ; Untyped                       ;
; PORT_PHASEDONE                ; PORT_UNUSED                 ; Untyped                       ;
; PORT_PHASESTEP                ; PORT_UNUSED                 ; Untyped                       ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED                 ; Untyped                       ;
; PORT_SCANCLKENA               ; PORT_UNUSED                 ; Untyped                       ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED                 ; Untyped                       ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY           ; Untyped                       ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY           ; Untyped                       ;
; M_TEST_SOURCE                 ; 5                           ; Untyped                       ;
; C0_TEST_SOURCE                ; 5                           ; Untyped                       ;
; C1_TEST_SOURCE                ; 5                           ; Untyped                       ;
; C2_TEST_SOURCE                ; 5                           ; Untyped                       ;
; C3_TEST_SOURCE                ; 5                           ; Untyped                       ;
; C4_TEST_SOURCE                ; 5                           ; Untyped                       ;
; C5_TEST_SOURCE                ; 5                           ; Untyped                       ;
; C6_TEST_SOURCE                ; 5                           ; Untyped                       ;
; C7_TEST_SOURCE                ; 5                           ; Untyped                       ;
; C8_TEST_SOURCE                ; 5                           ; Untyped                       ;
; C9_TEST_SOURCE                ; 5                           ; Untyped                       ;
; CBXI_PARAMETER                ; video_pll_altpll1           ; Untyped                       ;
; VCO_FREQUENCY_CONTROL         ; AUTO                        ; Untyped                       ;
; VCO_PHASE_SHIFT_STEP          ; 0                           ; Untyped                       ;
; WIDTH_CLOCK                   ; 5                           ; Signed Integer                ;
; WIDTH_PHASECOUNTERSELECT      ; 4                           ; Untyped                       ;
; USING_FBMIMICBIDIR_PORT       ; OFF                         ; Untyped                       ;
; DEVICE_FAMILY                 ; Cyclone IV E                ; Untyped                       ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                      ; Untyped                       ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                         ; Untyped                       ;
; AUTO_CARRY_CHAINS             ; ON                          ; AUTO_CARRY                    ;
; IGNORE_CARRY_BUFFERS          ; OFF                         ; IGNORE_CARRY                  ;
; AUTO_CASCADE_CHAINS           ; ON                          ; AUTO_CASCADE                  ;
; IGNORE_CASCADE_BUFFERS        ; OFF                         ; IGNORE_CASCADE                ;
+-------------------------------+-----------------------------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dvi_encoder:dvi_encoder_m0|encode:encb ;
+----------------+------------+-------------------------------------------------------+
; Parameter Name ; Value      ; Type                                                  ;
+----------------+------------+-------------------------------------------------------+
; CTRLTOKEN0     ; 1101010100 ; Unsigned Binary                                       ;
; CTRLTOKEN1     ; 0010101011 ; Unsigned Binary                                       ;
; CTRLTOKEN2     ; 0101010100 ; Unsigned Binary                                       ;
; CTRLTOKEN3     ; 1010101011 ; Unsigned Binary                                       ;
+----------------+------------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dvi_encoder:dvi_encoder_m0|encode:encr ;
+----------------+------------+-------------------------------------------------------+
; Parameter Name ; Value      ; Type                                                  ;
+----------------+------------+-------------------------------------------------------+
; CTRLTOKEN0     ; 1101010100 ; Unsigned Binary                                       ;
; CTRLTOKEN1     ; 0010101011 ; Unsigned Binary                                       ;
; CTRLTOKEN2     ; 0101010100 ; Unsigned Binary                                       ;
; CTRLTOKEN3     ; 1010101011 ; Unsigned Binary                                       ;
+----------------+------------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dvi_encoder:dvi_encoder_m0|encode:encg ;
+----------------+------------+-------------------------------------------------------+
; Parameter Name ; Value      ; Type                                                  ;
+----------------+------------+-------------------------------------------------------+
; CTRLTOKEN0     ; 1101010100 ; Unsigned Binary                                       ;
; CTRLTOKEN1     ; 0010101011 ; Unsigned Binary                                       ;
; CTRLTOKEN2     ; 0101010100 ; Unsigned Binary                                       ;
; CTRLTOKEN3     ; 1010101011 ; Unsigned Binary                                       ;
+----------------+------------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dvi_encoder:dvi_encoder_m0|serdes_4b_10to1:serdes_4b_10to1_m0|altddio_out:altddio_out_0 ;
+------------------------+--------------+----------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                         ;
+------------------------+--------------+----------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                   ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                 ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                 ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                               ;
; WIDTH                  ; 4            ; Signed Integer                                                                               ;
; POWER_UP_HIGH          ; OFF          ; Untyped                                                                                      ;
; OE_REG                 ; UNREGISTERED ; Untyped                                                                                      ;
; extend_oe_disable      ; OFF          ; Untyped                                                                                      ;
; INTENDED_DEVICE_FAMILY ; Stratix      ; Untyped                                                                                      ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                      ;
; CBXI_PARAMETER         ; ddio_out_s9j ; Untyped                                                                                      ;
+------------------------+--------------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dvi_encoder:dvi_encoder_m0|serdes_4b_10to1:serdes_4b_10to1_m0|altddio_out:altddio_out_1 ;
+------------------------+--------------+----------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                         ;
+------------------------+--------------+----------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                   ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                 ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                 ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                               ;
; WIDTH                  ; 4            ; Signed Integer                                                                               ;
; POWER_UP_HIGH          ; OFF          ; Untyped                                                                                      ;
; OE_REG                 ; UNREGISTERED ; Untyped                                                                                      ;
; extend_oe_disable      ; OFF          ; Untyped                                                                                      ;
; INTENDED_DEVICE_FAMILY ; Stratix      ; Untyped                                                                                      ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                      ;
; CBXI_PARAMETER         ; ddio_out_s9j ; Untyped                                                                                      ;
+------------------------+--------------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: adda_pll:adda_pll_m0|altpll:altpll_component ;
+-------------------------------+----------------------------+------------------------------+
; Parameter Name                ; Value                      ; Type                         ;
+-------------------------------+----------------------------+------------------------------+
; OPERATION_MODE                ; NORMAL                     ; Untyped                      ;
; PLL_TYPE                      ; AUTO                       ; Untyped                      ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=adda_pll ; Untyped                      ;
; QUALIFY_CONF_DONE             ; OFF                        ; Untyped                      ;
; COMPENSATE_CLOCK              ; CLK0                       ; Untyped                      ;
; SCAN_CHAIN                    ; LONG                       ; Untyped                      ;
; PRIMARY_CLOCK                 ; INCLK0                     ; Untyped                      ;
; INCLK0_INPUT_FREQUENCY        ; 20000                      ; Signed Integer               ;
; INCLK1_INPUT_FREQUENCY        ; 0                          ; Untyped                      ;
; GATE_LOCK_SIGNAL              ; NO                         ; Untyped                      ;
; GATE_LOCK_COUNTER             ; 0                          ; Untyped                      ;
; LOCK_HIGH                     ; 1                          ; Untyped                      ;
; LOCK_LOW                      ; 1                          ; Untyped                      ;
; VALID_LOCK_MULTIPLIER         ; 1                          ; Untyped                      ;
; INVALID_LOCK_MULTIPLIER       ; 5                          ; Untyped                      ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                        ; Untyped                      ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                        ; Untyped                      ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                        ; Untyped                      ;
; SKIP_VCO                      ; OFF                        ; Untyped                      ;
; SWITCH_OVER_COUNTER           ; 0                          ; Untyped                      ;
; SWITCH_OVER_TYPE              ; AUTO                       ; Untyped                      ;
; FEEDBACK_SOURCE               ; EXTCLK0                    ; Untyped                      ;
; BANDWIDTH                     ; 0                          ; Untyped                      ;
; BANDWIDTH_TYPE                ; AUTO                       ; Untyped                      ;
; SPREAD_FREQUENCY              ; 0                          ; Untyped                      ;
; DOWN_SPREAD                   ; 0                          ; Untyped                      ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                        ; Untyped                      ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                        ; Untyped                      ;
; CLK9_MULTIPLY_BY              ; 0                          ; Untyped                      ;
; CLK8_MULTIPLY_BY              ; 0                          ; Untyped                      ;
; CLK7_MULTIPLY_BY              ; 0                          ; Untyped                      ;
; CLK6_MULTIPLY_BY              ; 0                          ; Untyped                      ;
; CLK5_MULTIPLY_BY              ; 1                          ; Untyped                      ;
; CLK4_MULTIPLY_BY              ; 1                          ; Untyped                      ;
; CLK3_MULTIPLY_BY              ; 1                          ; Untyped                      ;
; CLK2_MULTIPLY_BY              ; 1                          ; Untyped                      ;
; CLK1_MULTIPLY_BY              ; 25                         ; Signed Integer               ;
; CLK0_MULTIPLY_BY              ; 5                          ; Signed Integer               ;
; CLK9_DIVIDE_BY                ; 0                          ; Untyped                      ;
; CLK8_DIVIDE_BY                ; 0                          ; Untyped                      ;
; CLK7_DIVIDE_BY                ; 0                          ; Untyped                      ;
; CLK6_DIVIDE_BY                ; 0                          ; Untyped                      ;
; CLK5_DIVIDE_BY                ; 1                          ; Untyped                      ;
; CLK4_DIVIDE_BY                ; 1                          ; Untyped                      ;
; CLK3_DIVIDE_BY                ; 1                          ; Untyped                      ;
; CLK2_DIVIDE_BY                ; 1                          ; Untyped                      ;
; CLK1_DIVIDE_BY                ; 39                         ; Signed Integer               ;
; CLK0_DIVIDE_BY                ; 2                          ; Signed Integer               ;
; CLK9_PHASE_SHIFT              ; 0                          ; Untyped                      ;
; CLK8_PHASE_SHIFT              ; 0                          ; Untyped                      ;
; CLK7_PHASE_SHIFT              ; 0                          ; Untyped                      ;
; CLK6_PHASE_SHIFT              ; 0                          ; Untyped                      ;
; CLK5_PHASE_SHIFT              ; 0                          ; Untyped                      ;
; CLK4_PHASE_SHIFT              ; 0                          ; Untyped                      ;
; CLK3_PHASE_SHIFT              ; 0                          ; Untyped                      ;
; CLK2_PHASE_SHIFT              ; 0                          ; Untyped                      ;
; CLK1_PHASE_SHIFT              ; 0                          ; Untyped                      ;
; CLK0_PHASE_SHIFT              ; 0                          ; Untyped                      ;
; CLK5_TIME_DELAY               ; 0                          ; Untyped                      ;
; CLK4_TIME_DELAY               ; 0                          ; Untyped                      ;
; CLK3_TIME_DELAY               ; 0                          ; Untyped                      ;
; CLK2_TIME_DELAY               ; 0                          ; Untyped                      ;
; CLK1_TIME_DELAY               ; 0                          ; Untyped                      ;
; CLK0_TIME_DELAY               ; 0                          ; Untyped                      ;
; CLK9_DUTY_CYCLE               ; 50                         ; Untyped                      ;
; CLK8_DUTY_CYCLE               ; 50                         ; Untyped                      ;
; CLK7_DUTY_CYCLE               ; 50                         ; Untyped                      ;
; CLK6_DUTY_CYCLE               ; 50                         ; Untyped                      ;
; CLK5_DUTY_CYCLE               ; 50                         ; Untyped                      ;
; CLK4_DUTY_CYCLE               ; 50                         ; Untyped                      ;
; CLK3_DUTY_CYCLE               ; 50                         ; Untyped                      ;
; CLK2_DUTY_CYCLE               ; 50                         ; Untyped                      ;
; CLK1_DUTY_CYCLE               ; 50                         ; Signed Integer               ;
; CLK0_DUTY_CYCLE               ; 50                         ; Signed Integer               ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                      ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                      ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                      ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                      ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                      ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                      ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                      ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                      ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                      ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                      ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                      ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                      ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                      ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                      ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                      ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                      ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                      ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                      ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                      ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                      ;
; LOCK_WINDOW_UI                ;  0.05                      ; Untyped                      ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                     ; Untyped                      ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                     ; Untyped                      ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                     ; Untyped                      ;
; DPA_MULTIPLY_BY               ; 0                          ; Untyped                      ;
; DPA_DIVIDE_BY                 ; 1                          ; Untyped                      ;
; DPA_DIVIDER                   ; 0                          ; Untyped                      ;
; EXTCLK3_MULTIPLY_BY           ; 1                          ; Untyped                      ;
; EXTCLK2_MULTIPLY_BY           ; 1                          ; Untyped                      ;
; EXTCLK1_MULTIPLY_BY           ; 1                          ; Untyped                      ;
; EXTCLK0_MULTIPLY_BY           ; 1                          ; Untyped                      ;
; EXTCLK3_DIVIDE_BY             ; 1                          ; Untyped                      ;
; EXTCLK2_DIVIDE_BY             ; 1                          ; Untyped                      ;
; EXTCLK1_DIVIDE_BY             ; 1                          ; Untyped                      ;
; EXTCLK0_DIVIDE_BY             ; 1                          ; Untyped                      ;
; EXTCLK3_PHASE_SHIFT           ; 0                          ; Untyped                      ;
; EXTCLK2_PHASE_SHIFT           ; 0                          ; Untyped                      ;
; EXTCLK1_PHASE_SHIFT           ; 0                          ; Untyped                      ;
; EXTCLK0_PHASE_SHIFT           ; 0                          ; Untyped                      ;
; EXTCLK3_TIME_DELAY            ; 0                          ; Untyped                      ;
; EXTCLK2_TIME_DELAY            ; 0                          ; Untyped                      ;
; EXTCLK1_TIME_DELAY            ; 0                          ; Untyped                      ;
; EXTCLK0_TIME_DELAY            ; 0                          ; Untyped                      ;
; EXTCLK3_DUTY_CYCLE            ; 50                         ; Untyped                      ;
; EXTCLK2_DUTY_CYCLE            ; 50                         ; Untyped                      ;
; EXTCLK1_DUTY_CYCLE            ; 50                         ; Untyped                      ;
; EXTCLK0_DUTY_CYCLE            ; 50                         ; Untyped                      ;
; VCO_MULTIPLY_BY               ; 0                          ; Untyped                      ;
; VCO_DIVIDE_BY                 ; 0                          ; Untyped                      ;
; SCLKOUT0_PHASE_SHIFT          ; 0                          ; Untyped                      ;
; SCLKOUT1_PHASE_SHIFT          ; 0                          ; Untyped                      ;
; VCO_MIN                       ; 0                          ; Untyped                      ;
; VCO_MAX                       ; 0                          ; Untyped                      ;
; VCO_CENTER                    ; 0                          ; Untyped                      ;
; PFD_MIN                       ; 0                          ; Untyped                      ;
; PFD_MAX                       ; 0                          ; Untyped                      ;
; M_INITIAL                     ; 0                          ; Untyped                      ;
; M                             ; 0                          ; Untyped                      ;
; N                             ; 1                          ; Untyped                      ;
; M2                            ; 1                          ; Untyped                      ;
; N2                            ; 1                          ; Untyped                      ;
; SS                            ; 1                          ; Untyped                      ;
; C0_HIGH                       ; 0                          ; Untyped                      ;
; C1_HIGH                       ; 0                          ; Untyped                      ;
; C2_HIGH                       ; 0                          ; Untyped                      ;
; C3_HIGH                       ; 0                          ; Untyped                      ;
; C4_HIGH                       ; 0                          ; Untyped                      ;
; C5_HIGH                       ; 0                          ; Untyped                      ;
; C6_HIGH                       ; 0                          ; Untyped                      ;
; C7_HIGH                       ; 0                          ; Untyped                      ;
; C8_HIGH                       ; 0                          ; Untyped                      ;
; C9_HIGH                       ; 0                          ; Untyped                      ;
; C0_LOW                        ; 0                          ; Untyped                      ;
; C1_LOW                        ; 0                          ; Untyped                      ;
; C2_LOW                        ; 0                          ; Untyped                      ;
; C3_LOW                        ; 0                          ; Untyped                      ;
; C4_LOW                        ; 0                          ; Untyped                      ;
; C5_LOW                        ; 0                          ; Untyped                      ;
; C6_LOW                        ; 0                          ; Untyped                      ;
; C7_LOW                        ; 0                          ; Untyped                      ;
; C8_LOW                        ; 0                          ; Untyped                      ;
; C9_LOW                        ; 0                          ; Untyped                      ;
; C0_INITIAL                    ; 0                          ; Untyped                      ;
; C1_INITIAL                    ; 0                          ; Untyped                      ;
; C2_INITIAL                    ; 0                          ; Untyped                      ;
; C3_INITIAL                    ; 0                          ; Untyped                      ;
; C4_INITIAL                    ; 0                          ; Untyped                      ;
; C5_INITIAL                    ; 0                          ; Untyped                      ;
; C6_INITIAL                    ; 0                          ; Untyped                      ;
; C7_INITIAL                    ; 0                          ; Untyped                      ;
; C8_INITIAL                    ; 0                          ; Untyped                      ;
; C9_INITIAL                    ; 0                          ; Untyped                      ;
; C0_MODE                       ; BYPASS                     ; Untyped                      ;
; C1_MODE                       ; BYPASS                     ; Untyped                      ;
; C2_MODE                       ; BYPASS                     ; Untyped                      ;
; C3_MODE                       ; BYPASS                     ; Untyped                      ;
; C4_MODE                       ; BYPASS                     ; Untyped                      ;
; C5_MODE                       ; BYPASS                     ; Untyped                      ;
; C6_MODE                       ; BYPASS                     ; Untyped                      ;
; C7_MODE                       ; BYPASS                     ; Untyped                      ;
; C8_MODE                       ; BYPASS                     ; Untyped                      ;
; C9_MODE                       ; BYPASS                     ; Untyped                      ;
; C0_PH                         ; 0                          ; Untyped                      ;
; C1_PH                         ; 0                          ; Untyped                      ;
; C2_PH                         ; 0                          ; Untyped                      ;
; C3_PH                         ; 0                          ; Untyped                      ;
; C4_PH                         ; 0                          ; Untyped                      ;
; C5_PH                         ; 0                          ; Untyped                      ;
; C6_PH                         ; 0                          ; Untyped                      ;
; C7_PH                         ; 0                          ; Untyped                      ;
; C8_PH                         ; 0                          ; Untyped                      ;
; C9_PH                         ; 0                          ; Untyped                      ;
; L0_HIGH                       ; 1                          ; Untyped                      ;
; L1_HIGH                       ; 1                          ; Untyped                      ;
; G0_HIGH                       ; 1                          ; Untyped                      ;
; G1_HIGH                       ; 1                          ; Untyped                      ;
; G2_HIGH                       ; 1                          ; Untyped                      ;
; G3_HIGH                       ; 1                          ; Untyped                      ;
; E0_HIGH                       ; 1                          ; Untyped                      ;
; E1_HIGH                       ; 1                          ; Untyped                      ;
; E2_HIGH                       ; 1                          ; Untyped                      ;
; E3_HIGH                       ; 1                          ; Untyped                      ;
; L0_LOW                        ; 1                          ; Untyped                      ;
; L1_LOW                        ; 1                          ; Untyped                      ;
; G0_LOW                        ; 1                          ; Untyped                      ;
; G1_LOW                        ; 1                          ; Untyped                      ;
; G2_LOW                        ; 1                          ; Untyped                      ;
; G3_LOW                        ; 1                          ; Untyped                      ;
; E0_LOW                        ; 1                          ; Untyped                      ;
; E1_LOW                        ; 1                          ; Untyped                      ;
; E2_LOW                        ; 1                          ; Untyped                      ;
; E3_LOW                        ; 1                          ; Untyped                      ;
; L0_INITIAL                    ; 1                          ; Untyped                      ;
; L1_INITIAL                    ; 1                          ; Untyped                      ;
; G0_INITIAL                    ; 1                          ; Untyped                      ;
; G1_INITIAL                    ; 1                          ; Untyped                      ;
; G2_INITIAL                    ; 1                          ; Untyped                      ;
; G3_INITIAL                    ; 1                          ; Untyped                      ;
; E0_INITIAL                    ; 1                          ; Untyped                      ;
; E1_INITIAL                    ; 1                          ; Untyped                      ;
; E2_INITIAL                    ; 1                          ; Untyped                      ;
; E3_INITIAL                    ; 1                          ; Untyped                      ;
; L0_MODE                       ; BYPASS                     ; Untyped                      ;
; L1_MODE                       ; BYPASS                     ; Untyped                      ;
; G0_MODE                       ; BYPASS                     ; Untyped                      ;
; G1_MODE                       ; BYPASS                     ; Untyped                      ;
; G2_MODE                       ; BYPASS                     ; Untyped                      ;
; G3_MODE                       ; BYPASS                     ; Untyped                      ;
; E0_MODE                       ; BYPASS                     ; Untyped                      ;
; E1_MODE                       ; BYPASS                     ; Untyped                      ;
; E2_MODE                       ; BYPASS                     ; Untyped                      ;
; E3_MODE                       ; BYPASS                     ; Untyped                      ;
; L0_PH                         ; 0                          ; Untyped                      ;
; L1_PH                         ; 0                          ; Untyped                      ;
; G0_PH                         ; 0                          ; Untyped                      ;
; G1_PH                         ; 0                          ; Untyped                      ;
; G2_PH                         ; 0                          ; Untyped                      ;
; G3_PH                         ; 0                          ; Untyped                      ;
; E0_PH                         ; 0                          ; Untyped                      ;
; E1_PH                         ; 0                          ; Untyped                      ;
; E2_PH                         ; 0                          ; Untyped                      ;
; E3_PH                         ; 0                          ; Untyped                      ;
; M_PH                          ; 0                          ; Untyped                      ;
; C1_USE_CASC_IN                ; OFF                        ; Untyped                      ;
; C2_USE_CASC_IN                ; OFF                        ; Untyped                      ;
; C3_USE_CASC_IN                ; OFF                        ; Untyped                      ;
; C4_USE_CASC_IN                ; OFF                        ; Untyped                      ;
; C5_USE_CASC_IN                ; OFF                        ; Untyped                      ;
; C6_USE_CASC_IN                ; OFF                        ; Untyped                      ;
; C7_USE_CASC_IN                ; OFF                        ; Untyped                      ;
; C8_USE_CASC_IN                ; OFF                        ; Untyped                      ;
; C9_USE_CASC_IN                ; OFF                        ; Untyped                      ;
; CLK0_COUNTER                  ; G0                         ; Untyped                      ;
; CLK1_COUNTER                  ; G0                         ; Untyped                      ;
; CLK2_COUNTER                  ; G0                         ; Untyped                      ;
; CLK3_COUNTER                  ; G0                         ; Untyped                      ;
; CLK4_COUNTER                  ; G0                         ; Untyped                      ;
; CLK5_COUNTER                  ; G0                         ; Untyped                      ;
; CLK6_COUNTER                  ; E0                         ; Untyped                      ;
; CLK7_COUNTER                  ; E1                         ; Untyped                      ;
; CLK8_COUNTER                  ; E2                         ; Untyped                      ;
; CLK9_COUNTER                  ; E3                         ; Untyped                      ;
; L0_TIME_DELAY                 ; 0                          ; Untyped                      ;
; L1_TIME_DELAY                 ; 0                          ; Untyped                      ;
; G0_TIME_DELAY                 ; 0                          ; Untyped                      ;
; G1_TIME_DELAY                 ; 0                          ; Untyped                      ;
; G2_TIME_DELAY                 ; 0                          ; Untyped                      ;
; G3_TIME_DELAY                 ; 0                          ; Untyped                      ;
; E0_TIME_DELAY                 ; 0                          ; Untyped                      ;
; E1_TIME_DELAY                 ; 0                          ; Untyped                      ;
; E2_TIME_DELAY                 ; 0                          ; Untyped                      ;
; E3_TIME_DELAY                 ; 0                          ; Untyped                      ;
; M_TIME_DELAY                  ; 0                          ; Untyped                      ;
; N_TIME_DELAY                  ; 0                          ; Untyped                      ;
; EXTCLK3_COUNTER               ; E3                         ; Untyped                      ;
; EXTCLK2_COUNTER               ; E2                         ; Untyped                      ;
; EXTCLK1_COUNTER               ; E1                         ; Untyped                      ;
; EXTCLK0_COUNTER               ; E0                         ; Untyped                      ;
; ENABLE0_COUNTER               ; L0                         ; Untyped                      ;
; ENABLE1_COUNTER               ; L0                         ; Untyped                      ;
; CHARGE_PUMP_CURRENT           ; 2                          ; Untyped                      ;
; LOOP_FILTER_R                 ;  1.000000                  ; Untyped                      ;
; LOOP_FILTER_C                 ; 5                          ; Untyped                      ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                       ; Untyped                      ;
; LOOP_FILTER_R_BITS            ; 9999                       ; Untyped                      ;
; LOOP_FILTER_C_BITS            ; 9999                       ; Untyped                      ;
; VCO_POST_SCALE                ; 0                          ; Untyped                      ;
; CLK2_OUTPUT_FREQUENCY         ; 0                          ; Untyped                      ;
; CLK1_OUTPUT_FREQUENCY         ; 0                          ; Untyped                      ;
; CLK0_OUTPUT_FREQUENCY         ; 0                          ; Untyped                      ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E               ; Untyped                      ;
; PORT_CLKENA0                  ; PORT_UNUSED                ; Untyped                      ;
; PORT_CLKENA1                  ; PORT_UNUSED                ; Untyped                      ;
; PORT_CLKENA2                  ; PORT_UNUSED                ; Untyped                      ;
; PORT_CLKENA3                  ; PORT_UNUSED                ; Untyped                      ;
; PORT_CLKENA4                  ; PORT_UNUSED                ; Untyped                      ;
; PORT_CLKENA5                  ; PORT_UNUSED                ; Untyped                      ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY          ; Untyped                      ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY          ; Untyped                      ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY          ; Untyped                      ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY          ; Untyped                      ;
; PORT_EXTCLK0                  ; PORT_UNUSED                ; Untyped                      ;
; PORT_EXTCLK1                  ; PORT_UNUSED                ; Untyped                      ;
; PORT_EXTCLK2                  ; PORT_UNUSED                ; Untyped                      ;
; PORT_EXTCLK3                  ; PORT_UNUSED                ; Untyped                      ;
; PORT_CLKBAD0                  ; PORT_UNUSED                ; Untyped                      ;
; PORT_CLKBAD1                  ; PORT_UNUSED                ; Untyped                      ;
; PORT_CLK0                     ; PORT_USED                  ; Untyped                      ;
; PORT_CLK1                     ; PORT_USED                  ; Untyped                      ;
; PORT_CLK2                     ; PORT_UNUSED                ; Untyped                      ;
; PORT_CLK3                     ; PORT_UNUSED                ; Untyped                      ;
; PORT_CLK4                     ; PORT_UNUSED                ; Untyped                      ;
; PORT_CLK5                     ; PORT_UNUSED                ; Untyped                      ;
; PORT_CLK6                     ; PORT_UNUSED                ; Untyped                      ;
; PORT_CLK7                     ; PORT_UNUSED                ; Untyped                      ;
; PORT_CLK8                     ; PORT_UNUSED                ; Untyped                      ;
; PORT_CLK9                     ; PORT_UNUSED                ; Untyped                      ;
; PORT_SCANDATA                 ; PORT_UNUSED                ; Untyped                      ;
; PORT_SCANDATAOUT              ; PORT_UNUSED                ; Untyped                      ;
; PORT_SCANDONE                 ; PORT_UNUSED                ; Untyped                      ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY          ; Untyped                      ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY          ; Untyped                      ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED                ; Untyped                      ;
; PORT_CLKLOSS                  ; PORT_UNUSED                ; Untyped                      ;
; PORT_INCLK1                   ; PORT_UNUSED                ; Untyped                      ;
; PORT_INCLK0                   ; PORT_USED                  ; Untyped                      ;
; PORT_FBIN                     ; PORT_UNUSED                ; Untyped                      ;
; PORT_PLLENA                   ; PORT_UNUSED                ; Untyped                      ;
; PORT_CLKSWITCH                ; PORT_UNUSED                ; Untyped                      ;
; PORT_ARESET                   ; PORT_UNUSED                ; Untyped                      ;
; PORT_PFDENA                   ; PORT_UNUSED                ; Untyped                      ;
; PORT_SCANCLK                  ; PORT_UNUSED                ; Untyped                      ;
; PORT_SCANACLR                 ; PORT_UNUSED                ; Untyped                      ;
; PORT_SCANREAD                 ; PORT_UNUSED                ; Untyped                      ;
; PORT_SCANWRITE                ; PORT_UNUSED                ; Untyped                      ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY          ; Untyped                      ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY          ; Untyped                      ;
; PORT_LOCKED                   ; PORT_UNUSED                ; Untyped                      ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED                ; Untyped                      ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY          ; Untyped                      ;
; PORT_PHASEDONE                ; PORT_UNUSED                ; Untyped                      ;
; PORT_PHASESTEP                ; PORT_UNUSED                ; Untyped                      ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED                ; Untyped                      ;
; PORT_SCANCLKENA               ; PORT_UNUSED                ; Untyped                      ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED                ; Untyped                      ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY          ; Untyped                      ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY          ; Untyped                      ;
; M_TEST_SOURCE                 ; 5                          ; Untyped                      ;
; C0_TEST_SOURCE                ; 5                          ; Untyped                      ;
; C1_TEST_SOURCE                ; 5                          ; Untyped                      ;
; C2_TEST_SOURCE                ; 5                          ; Untyped                      ;
; C3_TEST_SOURCE                ; 5                          ; Untyped                      ;
; C4_TEST_SOURCE                ; 5                          ; Untyped                      ;
; C5_TEST_SOURCE                ; 5                          ; Untyped                      ;
; C6_TEST_SOURCE                ; 5                          ; Untyped                      ;
; C7_TEST_SOURCE                ; 5                          ; Untyped                      ;
; C8_TEST_SOURCE                ; 5                          ; Untyped                      ;
; C9_TEST_SOURCE                ; 5                          ; Untyped                      ;
; CBXI_PARAMETER                ; adda_pll_altpll1           ; Untyped                      ;
; VCO_FREQUENCY_CONTROL         ; AUTO                       ; Untyped                      ;
; VCO_PHASE_SHIFT_STEP          ; 0                          ; Untyped                      ;
; WIDTH_CLOCK                   ; 5                          ; Signed Integer               ;
; WIDTH_PHASECOUNTERSELECT      ; 4                          ; Untyped                      ;
; USING_FBMIMICBIDIR_PORT       ; OFF                        ; Untyped                      ;
; DEVICE_FAMILY                 ; Cyclone IV E               ; Untyped                      ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                     ; Untyped                      ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                        ; Untyped                      ;
; AUTO_CARRY_CHAINS             ; ON                         ; AUTO_CARRY                   ;
; IGNORE_CARRY_BUFFERS          ; OFF                        ; IGNORE_CARRY                 ;
; AUTO_CASCADE_CHAINS           ; ON                         ; AUTO_CASCADE                 ;
; IGNORE_CASCADE_BUFFERS        ; OFF                        ; IGNORE_CASCADE               ;
+-------------------------------+----------------------------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: color_bar:color_bar_m0 ;
+----------------+------------------+---------------------------------+
; Parameter Name ; Value            ; Type                            ;
+----------------+------------------+---------------------------------+
; H_ACTIVE       ; 0000010100000000 ; Unsigned Binary                 ;
; H_FP           ; 0000000001101110 ; Unsigned Binary                 ;
; H_SYNC         ; 0000000000101000 ; Unsigned Binary                 ;
; H_BP           ; 0000000011011100 ; Unsigned Binary                 ;
; V_ACTIVE       ; 0000001011010000 ; Unsigned Binary                 ;
; V_FP           ; 0000000000000101 ; Unsigned Binary                 ;
; V_SYNC         ; 0000000000000101 ; Unsigned Binary                 ;
; V_BP           ; 0000000000010100 ; Unsigned Binary                 ;
; HS_POL         ; 1                ; Unsigned Binary                 ;
; VS_POL         ; 1                ; Unsigned Binary                 ;
; H_TOTAL        ; 0000011001110010 ; Unsigned Binary                 ;
; V_TOTAL        ; 0000001011101110 ; Unsigned Binary                 ;
; WHITE_R        ; 11111111         ; Unsigned Binary                 ;
; WHITE_G        ; 11111111         ; Unsigned Binary                 ;
; WHITE_B        ; 11111111         ; Unsigned Binary                 ;
; YELLOW_R       ; 11111111         ; Unsigned Binary                 ;
; YELLOW_G       ; 11111111         ; Unsigned Binary                 ;
; YELLOW_B       ; 00000000         ; Unsigned Binary                 ;
; CYAN_R         ; 00000000         ; Unsigned Binary                 ;
; CYAN_G         ; 11111111         ; Unsigned Binary                 ;
; CYAN_B         ; 11111111         ; Unsigned Binary                 ;
; GREEN_R        ; 00000000         ; Unsigned Binary                 ;
; GREEN_G        ; 11111111         ; Unsigned Binary                 ;
; GREEN_B        ; 00000000         ; Unsigned Binary                 ;
; MAGENTA_R      ; 11111111         ; Unsigned Binary                 ;
; MAGENTA_G      ; 00000000         ; Unsigned Binary                 ;
; MAGENTA_B      ; 11111111         ; Unsigned Binary                 ;
; RED_R          ; 11111111         ; Unsigned Binary                 ;
; RED_G          ; 00000000         ; Unsigned Binary                 ;
; RED_B          ; 00000000         ; Unsigned Binary                 ;
; BLUE_R         ; 00000000         ; Unsigned Binary                 ;
; BLUE_G         ; 00000000         ; Unsigned Binary                 ;
; BLUE_B         ; 11111111         ; Unsigned Binary                 ;
; BLACK_R        ; 00000000         ; Unsigned Binary                 ;
; BLACK_G        ; 00000000         ; Unsigned Binary                 ;
; BLACK_B        ; 00000000         ; Unsigned Binary                 ;
+----------------+------------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------+
; Parameter Settings for User Entity Instance: dds:dds_inst ;
+----------------+----------------------+-------------------+
; Parameter Name ; Value                ; Type              ;
+----------------+----------------------+-------------------+
; CNT_MAX        ; 11110100001000111111 ; Unsigned Binary   ;
; sin_wave       ; 00                   ; Unsigned Binary   ;
; squ_wave       ; 01                   ; Unsigned Binary   ;
; tri_wave       ; 10                   ; Unsigned Binary   ;
; saw_wave       ; 11                   ; Unsigned Binary   ;
+----------------+----------------------+-------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dds:dds_inst|rom_wave:rom_wave_inst|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                 ;
+------------------------------------+----------------------+------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                              ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                              ;
; WIDTH_A                            ; 8                    ; Signed Integer                                       ;
; WIDTHAD_A                          ; 11                   ; Signed Integer                                       ;
; NUMWORDS_A                         ; 2048                 ; Signed Integer                                       ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                              ;
; WIDTH_B                            ; 1                    ; Untyped                                              ;
; WIDTHAD_B                          ; 1                    ; Untyped                                              ;
; NUMWORDS_B                         ; 1                    ; Untyped                                              ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                              ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                              ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                              ;
; BYTE_SIZE                          ; 8                    ; Untyped                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                              ;
; INIT_FILE                          ; wave_2048x8.mif      ; Untyped                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                              ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                              ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                              ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                              ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                              ;
; CBXI_PARAMETER                     ; altsyncram_bj91      ; Untyped                                              ;
+------------------------------------+----------------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dds:dds_inst|key_filter:key_filter_inst3 ;
+----------------+----------------------+-----------------------------------------------+
; Parameter Name ; Value                ; Type                                          ;
+----------------+----------------------+-----------------------------------------------+
; CNT_MAX        ; 11110100001000111111 ; Unsigned Binary                               ;
+----------------+----------------------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dds:dds_inst|key_filter:key_filter_inst2 ;
+----------------+----------------------+-----------------------------------------------+
; Parameter Name ; Value                ; Type                                          ;
+----------------+----------------------+-----------------------------------------------+
; CNT_MAX        ; 11110100001000111111 ; Unsigned Binary                               ;
+----------------+----------------------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dds:dds_inst|key_filter:key_filter_inst1 ;
+----------------+----------------------+-----------------------------------------------+
; Parameter Name ; Value                ; Type                                          ;
+----------------+----------------------+-----------------------------------------------+
; CNT_MAX        ; 11110100001000111111 ; Unsigned Binary                               ;
+----------------+----------------------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: key_control:key_control_inst ;
+----------------+----------------------+-----------------------------------+
; Parameter Name ; Value                ; Type                              ;
+----------------+----------------------+-----------------------------------+
; sin_wave       ; 00                   ; Unsigned Binary                   ;
; squ_wave       ; 01                   ; Unsigned Binary                   ;
; tri_wave       ; 10                   ; Unsigned Binary                   ;
; saw_wave       ; 11                   ; Unsigned Binary                   ;
; CNT_MAX        ; 11110100001000111111 ; Unsigned Binary                   ;
+----------------+----------------------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: key_control:key_control_inst|key_filter:key_filter_inst0 ;
+----------------+----------------------+---------------------------------------------------------------+
; Parameter Name ; Value                ; Type                                                          ;
+----------------+----------------------+---------------------------------------------------------------+
; CNT_MAX        ; 11110100001000111111 ; Unsigned Binary                                               ;
+----------------+----------------------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: grid_display:grid_display_m0|timing_gen_xy:timing_gen_xy_m0 ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; DATA_WIDTH     ; 24    ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wav_display:wav_display_m0|dpram1024x8:buffer|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                           ;
+------------------------------------+----------------------+----------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                        ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                        ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                 ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                                                 ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                        ;
; WIDTH_B                            ; 8                    ; Signed Integer                                                 ;
; WIDTHAD_B                          ; 10                   ; Signed Integer                                                 ;
; NUMWORDS_B                         ; 1024                 ; Signed Integer                                                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                        ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                        ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                        ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                        ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                        ;
; CBXI_PARAMETER                     ; altsyncram_8bk1      ; Untyped                                                        ;
+------------------------------------+----------------------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wav_display:wav_display_m0|timing_gen_xy:timing_gen_xy_m0 ;
+----------------+-------+-------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------+
; DATA_WIDTH     ; 24    ; Signed Integer                                                                ;
+----------------+-------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                   ;
+-------------------------------+------------------------------------------------+
; Name                          ; Value                                          ;
+-------------------------------+------------------------------------------------+
; Number of entity instances    ; 2                                              ;
; Entity Instance               ; video_pll:video_pll_m0|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                         ;
;     -- PLL_TYPE               ; AUTO                                           ;
;     -- PRIMARY_CLOCK          ; INCLK0                                         ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                          ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                              ;
;     -- VCO_MULTIPLY_BY        ; 0                                              ;
;     -- VCO_DIVIDE_BY          ; 0                                              ;
; Entity Instance               ; adda_pll:adda_pll_m0|altpll:altpll_component   ;
;     -- OPERATION_MODE         ; NORMAL                                         ;
;     -- PLL_TYPE               ; AUTO                                           ;
;     -- PRIMARY_CLOCK          ; INCLK0                                         ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                          ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                              ;
;     -- VCO_MULTIPLY_BY        ; 0                                              ;
;     -- VCO_DIVIDE_BY          ; 0                                              ;
+-------------------------------+------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                          ;
+-------------------------------------------+-------------------------------------------------------------------------------+
; Name                                      ; Value                                                                         ;
+-------------------------------------------+-------------------------------------------------------------------------------+
; Number of entity instances                ; 2                                                                             ;
; Entity Instance                           ; dds:dds_inst|rom_wave:rom_wave_inst|altsyncram:altsyncram_component           ;
;     -- OPERATION_MODE                     ; ROM                                                                           ;
;     -- WIDTH_A                            ; 8                                                                             ;
;     -- NUMWORDS_A                         ; 2048                                                                          ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                        ;
;     -- WIDTH_B                            ; 1                                                                             ;
;     -- NUMWORDS_B                         ; 1                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                     ;
; Entity Instance                           ; wav_display:wav_display_m0|dpram1024x8:buffer|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                     ;
;     -- WIDTH_A                            ; 8                                                                             ;
;     -- NUMWORDS_A                         ; 1024                                                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                  ;
;     -- WIDTH_B                            ; 8                                                                             ;
;     -- NUMWORDS_B                         ; 1024                                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                     ;
+-------------------------------------------+-------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "wav_display:wav_display_m0"                                                                                                                                           ;
+--------------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type  ; Severity ; Details                                                                                                                                                  ;
+--------------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; wave_color[23..16] ; Input ; Info     ; Stuck at VCC                                                                                                                                             ;
; wave_color[15..0]  ; Input ; Info     ; Stuck at GND                                                                                                                                             ;
; adc_buf_addr       ; Input ; Warning  ; Input port expression (11 bits) is smaller than the input port (12 bits) it drives.  Extra input bit(s) "adc_buf_addr[11..11]" will be connected to GND. ;
+--------------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ad9280_sample:ad9280_sample_m0"                                                                                                               ;
+----------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------+
; adc_data_valid ; Input  ; Info     ; Stuck at VCC                                                                                                                        ;
; adc_buf_addr   ; Output ; Warning  ; Output or bidir port (12 bits) is wider than the port expression (11 bits) it drives; bit(s) "adc_buf_addr[11..11]" have no fanouts ;
+----------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "dvi_encoder:dvi_encoder_m0|serdes_4b_10to1:serdes_4b_10to1_m0" ;
+----------------+-------+----------+-------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                               ;
+----------------+-------+----------+-------------------------------------------------------+
; datain_3[9..5] ; Input ; Info     ; Stuck at VCC                                          ;
; datain_3[4..0] ; Input ; Info     ; Stuck at GND                                          ;
+----------------+-------+----------+-------------------------------------------------------+


+--------------------------------------------------------------------+
; Port Connectivity Checks: "dvi_encoder:dvi_encoder_m0|encode:encg" ;
+------+-------+----------+------------------------------------------+
; Port ; Type  ; Severity ; Details                                  ;
+------+-------+----------+------------------------------------------+
; c0   ; Input ; Info     ; Stuck at GND                             ;
; c1   ; Input ; Info     ; Stuck at GND                             ;
+------+-------+----------+------------------------------------------+


+--------------------------------------------------------------------+
; Port Connectivity Checks: "dvi_encoder:dvi_encoder_m0|encode:encr" ;
+------+-------+----------+------------------------------------------+
; Port ; Type  ; Severity ; Details                                  ;
+------+-------+----------+------------------------------------------+
; c0   ; Input ; Info     ; Stuck at GND                             ;
; c1   ; Input ; Info     ; Stuck at GND                             ;
+------+-------+----------+------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 32                          ;
; cycloneiii_ddio_out   ; 8                           ;
; cycloneiii_ff         ; 516                         ;
;     CLR               ; 95                          ;
;     CLR SCLR          ; 44                          ;
;     CLR SLD           ; 7                           ;
;     ENA CLR           ; 110                         ;
;     ENA CLR SCLR      ; 104                         ;
;     SCLR              ; 21                          ;
;     plain             ; 135                         ;
; cycloneiii_lcell_comb ; 788                         ;
;     arith             ; 368                         ;
;         2 data inputs ; 231                         ;
;         3 data inputs ; 137                         ;
;     normal            ; 420                         ;
;         0 data inputs ; 7                           ;
;         1 data inputs ; 31                          ;
;         2 data inputs ; 76                          ;
;         3 data inputs ; 93                          ;
;         4 data inputs ; 213                         ;
; cycloneiii_pll        ; 2                           ;
; cycloneiii_ram_block  ; 16                          ;
;                       ;                             ;
; Max LUT depth         ; 7.30                        ;
; Average LUT depth     ; 3.03                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition
    Info: Processing started: Sat Feb 26 12:26:24 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off dds -c an108_adda_vga_test
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file key_control.v
    Info (12023): Found entity 1: key_control File: C:/Users/86156/Desktop/chusai/xinhaofashengqi/signal generator/key_control.v Line: 20
Info (12021): Found 1 design units, including 1 entities, in source file dds.v
    Info (12023): Found entity 1: dds File: C:/Users/86156/Desktop/chusai/xinhaofashengqi/signal generator/dds.v Line: 20
Info (12021): Found 1 design units, including 1 entities, in source file adda_pll.v
    Info (12023): Found entity 1: adda_pll File: C:/Users/86156/Desktop/chusai/xinhaofashengqi/signal generator/adda_pll.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file wav_display.v
    Info (12023): Found entity 1: wav_display File: C:/Users/86156/Desktop/chusai/xinhaofashengqi/signal generator/wav_display.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file video_pll_altpll.v
    Info (12023): Found entity 1: video_pll_altpll File: C:/Users/86156/Desktop/chusai/xinhaofashengqi/signal generator/video_pll_altpll.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file video_pll.v
    Info (12023): Found entity 1: video_pll File: C:/Users/86156/Desktop/chusai/xinhaofashengqi/signal generator/video_pll.v Line: 40
Info (12021): Found 0 design units, including 0 entities, in source file video_define.v
Info (12021): Found 1 design units, including 1 entities, in source file timing_gen_xy.v
    Info (12023): Found entity 1: timing_gen_xy File: C:/Users/86156/Desktop/chusai/xinhaofashengqi/signal generator/timing_gen_xy.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file serdes_4b_10to1.v
    Info (12023): Found entity 1: serdes_4b_10to1 File: C:/Users/86156/Desktop/chusai/xinhaofashengqi/signal generator/serdes_4b_10to1.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file key_filter.v
    Info (12023): Found entity 1: key_filter File: C:/Users/86156/Desktop/chusai/xinhaofashengqi/signal generator/key_filter.v Line: 20
Info (12021): Found 1 design units, including 1 entities, in source file grid_display.v
    Info (12023): Found entity 1: grid_display File: C:/Users/86156/Desktop/chusai/xinhaofashengqi/signal generator/grid_display.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file encode.v
    Info (12023): Found entity 1: encode File: C:/Users/86156/Desktop/chusai/xinhaofashengqi/signal generator/encode.v Line: 46
Info (12021): Found 1 design units, including 1 entities, in source file dvi_encoder.v
    Info (12023): Found entity 1: dvi_encoder File: C:/Users/86156/Desktop/chusai/xinhaofashengqi/signal generator/dvi_encoder.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file dpram1024x8.v
    Info (12023): Found entity 1: dpram1024x8 File: C:/Users/86156/Desktop/chusai/xinhaofashengqi/signal generator/dpram1024x8.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file da_rom.v
    Info (12023): Found entity 1: da_rom File: C:/Users/86156/Desktop/chusai/xinhaofashengqi/signal generator/da_rom.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file color_bar.v
    Info (12023): Found entity 1: color_bar File: C:/Users/86156/Desktop/chusai/xinhaofashengqi/signal generator/color_bar.v Line: 33
Warning (10275): Verilog HDL Module Instantiation warning at an108_adda_vga_test.v(126): ignored dangling comma in List of Port Connections File: C:/Users/86156/Desktop/chusai/xinhaofashengqi/signal generator/an108_adda_vga_test.v Line: 126
Info (12021): Found 1 design units, including 1 entities, in source file an108_adda_vga_test.v
    Info (12023): Found entity 1: an108_adda_vga_test File: C:/Users/86156/Desktop/chusai/xinhaofashengqi/signal generator/an108_adda_vga_test.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file adda_pll_altpll.v
    Info (12023): Found entity 1: adda_pll_altpll File: C:/Users/86156/Desktop/chusai/xinhaofashengqi/signal generator/adda_pll_altpll.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file ad9280_sample.v
    Info (12023): Found entity 1: ad9280_sample File: C:/Users/86156/Desktop/chusai/xinhaofashengqi/signal generator/ad9280_sample.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file ip_core/rom_wave/rom_wave.v
    Info (12023): Found entity 1: rom_wave File: C:/Users/86156/Desktop/chusai/xinhaofashengqi/signal generator/ip_core/rom_wave/rom_wave.v Line: 39
Info (12127): Elaborating entity "an108_adda_vga_test" for the top level hierarchy
Info (12128): Elaborating entity "video_pll" for hierarchy "video_pll:video_pll_m0" File: C:/Users/86156/Desktop/chusai/xinhaofashengqi/signal generator/an108_adda_vga_test.v Line: 104
Info (12128): Elaborating entity "altpll" for hierarchy "video_pll:video_pll_m0|altpll:altpll_component" File: C:/Users/86156/Desktop/chusai/xinhaofashengqi/signal generator/video_pll.v Line: 95
Info (12130): Elaborated megafunction instantiation "video_pll:video_pll_m0|altpll:altpll_component" File: C:/Users/86156/Desktop/chusai/xinhaofashengqi/signal generator/video_pll.v Line: 95
Info (12133): Instantiated megafunction "video_pll:video_pll_m0|altpll:altpll_component" with the following parameter: File: C:/Users/86156/Desktop/chusai/xinhaofashengqi/signal generator/video_pll.v Line: 95
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "10"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "13"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "2"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "13"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=video_pll"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/video_pll_altpll1.v
    Info (12023): Found entity 1: video_pll_altpll1 File: C:/Users/86156/Desktop/chusai/xinhaofashengqi/signal generator/db/video_pll_altpll1.v Line: 29
Info (12128): Elaborating entity "video_pll_altpll1" for hierarchy "video_pll:video_pll_m0|altpll:altpll_component|video_pll_altpll1:auto_generated" File: c:/intelfpga/18.0/quartus/libraries/megafunctions/altpll.tdf Line: 897
Info (12128): Elaborating entity "dvi_encoder" for hierarchy "dvi_encoder:dvi_encoder_m0" File: C:/Users/86156/Desktop/chusai/xinhaofashengqi/signal generator/an108_adda_vga_test.v Line: 121
Info (12128): Elaborating entity "encode" for hierarchy "dvi_encoder:dvi_encoder_m0|encode:encb" File: C:/Users/86156/Desktop/chusai/xinhaofashengqi/signal generator/dvi_encoder.v Line: 30
Warning (10230): Verilog HDL assignment warning at encode.v(167): truncated value with size 9 to match size of target (8) File: C:/Users/86156/Desktop/chusai/xinhaofashengqi/signal generator/encode.v Line: 167
Info (12128): Elaborating entity "serdes_4b_10to1" for hierarchy "dvi_encoder:dvi_encoder_m0|serdes_4b_10to1:serdes_4b_10to1_m0" File: C:/Users/86156/Desktop/chusai/xinhaofashengqi/signal generator/dvi_encoder.v Line: 65
Info (12128): Elaborating entity "altddio_out" for hierarchy "dvi_encoder:dvi_encoder_m0|serdes_4b_10to1:serdes_4b_10to1_m0|altddio_out:altddio_out_0" File: C:/Users/86156/Desktop/chusai/xinhaofashengqi/signal generator/serdes_4b_10to1.v Line: 63
Info (12130): Elaborated megafunction instantiation "dvi_encoder:dvi_encoder_m0|serdes_4b_10to1:serdes_4b_10to1_m0|altddio_out:altddio_out_0" File: C:/Users/86156/Desktop/chusai/xinhaofashengqi/signal generator/serdes_4b_10to1.v Line: 63
Info (12133): Instantiated megafunction "dvi_encoder:dvi_encoder_m0|serdes_4b_10to1:serdes_4b_10to1_m0|altddio_out:altddio_out_0" with the following parameter: File: C:/Users/86156/Desktop/chusai/xinhaofashengqi/signal generator/serdes_4b_10to1.v Line: 63
    Info (12134): Parameter "extend_oe_disable" = "OFF"
    Info (12134): Parameter "invert_output" = "OFF"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altddio_out"
    Info (12134): Parameter "oe_reg" = "UNREGISTERED"
    Info (12134): Parameter "power_up_high" = "OFF"
    Info (12134): Parameter "width" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/ddio_out_s9j.tdf
    Info (12023): Found entity 1: ddio_out_s9j File: C:/Users/86156/Desktop/chusai/xinhaofashengqi/signal generator/db/ddio_out_s9j.tdf Line: 27
Info (12128): Elaborating entity "ddio_out_s9j" for hierarchy "dvi_encoder:dvi_encoder_m0|serdes_4b_10to1:serdes_4b_10to1_m0|altddio_out:altddio_out_0|ddio_out_s9j:auto_generated" File: c:/intelfpga/18.0/quartus/libraries/megafunctions/altddio_out.tdf Line: 100
Info (12128): Elaborating entity "adda_pll" for hierarchy "adda_pll:adda_pll_m0" File: C:/Users/86156/Desktop/chusai/xinhaofashengqi/signal generator/an108_adda_vga_test.v Line: 126
Info (12128): Elaborating entity "altpll" for hierarchy "adda_pll:adda_pll_m0|altpll:altpll_component" File: C:/Users/86156/Desktop/chusai/xinhaofashengqi/signal generator/adda_pll.v Line: 94
Info (12130): Elaborated megafunction instantiation "adda_pll:adda_pll_m0|altpll:altpll_component" File: C:/Users/86156/Desktop/chusai/xinhaofashengqi/signal generator/adda_pll.v Line: 94
Info (12133): Instantiated megafunction "adda_pll:adda_pll_m0|altpll:altpll_component" with the following parameter: File: C:/Users/86156/Desktop/chusai/xinhaofashengqi/signal generator/adda_pll.v Line: 94
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "2"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "5"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "39"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "25"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=adda_pll"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/adda_pll_altpll1.v
    Info (12023): Found entity 1: adda_pll_altpll1 File: C:/Users/86156/Desktop/chusai/xinhaofashengqi/signal generator/db/adda_pll_altpll1.v Line: 29
Info (12128): Elaborating entity "adda_pll_altpll1" for hierarchy "adda_pll:adda_pll_m0|altpll:altpll_component|adda_pll_altpll1:auto_generated" File: c:/intelfpga/18.0/quartus/libraries/megafunctions/altpll.tdf Line: 897
Info (12128): Elaborating entity "color_bar" for hierarchy "color_bar:color_bar_m0" File: C:/Users/86156/Desktop/chusai/xinhaofashengqi/signal generator/an108_adda_vga_test.v Line: 137
Info (12128): Elaborating entity "dds" for hierarchy "dds:dds_inst" File: C:/Users/86156/Desktop/chusai/xinhaofashengqi/signal generator/an108_adda_vga_test.v Line: 148
Warning (10240): Verilog HDL Always Construct warning at dds.v(69): inferring latch(es) for variable "PHASE_CTRL", which holds its previous value in one or more paths through the always construct File: C:/Users/86156/Desktop/chusai/xinhaofashengqi/signal generator/dds.v Line: 69
Warning (10230): Verilog HDL assignment warning at dds.v(109): truncated value with size 12 to match size of target (9) File: C:/Users/86156/Desktop/chusai/xinhaofashengqi/signal generator/dds.v Line: 109
Info (10041): Inferred latch for "PHASE_CTRL[0]" at dds.v(69) File: C:/Users/86156/Desktop/chusai/xinhaofashengqi/signal generator/dds.v Line: 69
Info (10041): Inferred latch for "PHASE_CTRL[1]" at dds.v(69) File: C:/Users/86156/Desktop/chusai/xinhaofashengqi/signal generator/dds.v Line: 69
Info (12128): Elaborating entity "rom_wave" for hierarchy "dds:dds_inst|rom_wave:rom_wave_inst" File: C:/Users/86156/Desktop/chusai/xinhaofashengqi/signal generator/dds.v Line: 150
Info (12128): Elaborating entity "altsyncram" for hierarchy "dds:dds_inst|rom_wave:rom_wave_inst|altsyncram:altsyncram_component" File: C:/Users/86156/Desktop/chusai/xinhaofashengqi/signal generator/ip_core/rom_wave/rom_wave.v Line: 81
Info (12130): Elaborated megafunction instantiation "dds:dds_inst|rom_wave:rom_wave_inst|altsyncram:altsyncram_component" File: C:/Users/86156/Desktop/chusai/xinhaofashengqi/signal generator/ip_core/rom_wave/rom_wave.v Line: 81
Info (12133): Instantiated megafunction "dds:dds_inst|rom_wave:rom_wave_inst|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/86156/Desktop/chusai/xinhaofashengqi/signal generator/ip_core/rom_wave/rom_wave.v Line: 81
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "wave_2048x8.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "2048"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "11"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_bj91.tdf
    Info (12023): Found entity 1: altsyncram_bj91 File: C:/Users/86156/Desktop/chusai/xinhaofashengqi/signal generator/db/altsyncram_bj91.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_bj91" for hierarchy "dds:dds_inst|rom_wave:rom_wave_inst|altsyncram:altsyncram_component|altsyncram_bj91:auto_generated" File: c:/intelfpga/18.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "key_filter" for hierarchy "dds:dds_inst|key_filter:key_filter_inst3" File: C:/Users/86156/Desktop/chusai/xinhaofashengqi/signal generator/dds.v Line: 166
Info (12128): Elaborating entity "key_control" for hierarchy "key_control:key_control_inst" File: C:/Users/86156/Desktop/chusai/xinhaofashengqi/signal generator/an108_adda_vga_test.v Line: 157
Warning (10230): Verilog HDL assignment warning at key_control.v(54): truncated value with size 32 to match size of target (4) File: C:/Users/86156/Desktop/chusai/xinhaofashengqi/signal generator/key_control.v Line: 54
Info (12128): Elaborating entity "grid_display" for hierarchy "grid_display:grid_display_m0" File: C:/Users/86156/Desktop/chusai/xinhaofashengqi/signal generator/an108_adda_vga_test.v Line: 171
Info (12128): Elaborating entity "timing_gen_xy" for hierarchy "grid_display:grid_display_m0|timing_gen_xy:timing_gen_xy_m0" File: C:/Users/86156/Desktop/chusai/xinhaofashengqi/signal generator/grid_display.v Line: 95
Info (12128): Elaborating entity "ad9280_sample" for hierarchy "ad9280_sample:ad9280_sample_m0" File: C:/Users/86156/Desktop/chusai/xinhaofashengqi/signal generator/an108_adda_vga_test.v Line: 181
Warning (10036): Verilog HDL or VHDL warning at ad9280_sample.v(46): object "adc_data_d1" assigned a value but never read File: C:/Users/86156/Desktop/chusai/xinhaofashengqi/signal generator/ad9280_sample.v Line: 46
Info (12128): Elaborating entity "wav_display" for hierarchy "wav_display:wav_display_m0" File: C:/Users/86156/Desktop/chusai/xinhaofashengqi/signal generator/an108_adda_vga_test.v Line: 200
Info (12128): Elaborating entity "dpram1024x8" for hierarchy "wav_display:wav_display_m0|dpram1024x8:buffer" File: C:/Users/86156/Desktop/chusai/xinhaofashengqi/signal generator/wav_display.v Line: 97
Info (12128): Elaborating entity "altsyncram" for hierarchy "wav_display:wav_display_m0|dpram1024x8:buffer|altsyncram:altsyncram_component" File: C:/Users/86156/Desktop/chusai/xinhaofashengqi/signal generator/dpram1024x8.v Line: 90
Info (12130): Elaborated megafunction instantiation "wav_display:wav_display_m0|dpram1024x8:buffer|altsyncram:altsyncram_component" File: C:/Users/86156/Desktop/chusai/xinhaofashengqi/signal generator/dpram1024x8.v Line: 90
Info (12133): Instantiated megafunction "wav_display:wav_display_m0|dpram1024x8:buffer|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/86156/Desktop/chusai/xinhaofashengqi/signal generator/dpram1024x8.v Line: 90
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "numwords_b" = "1024"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "widthad_b" = "10"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_b" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_8bk1.tdf
    Info (12023): Found entity 1: altsyncram_8bk1 File: C:/Users/86156/Desktop/chusai/xinhaofashengqi/signal generator/db/altsyncram_8bk1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_8bk1" for hierarchy "wav_display:wav_display_m0|dpram1024x8:buffer|altsyncram:altsyncram_component|altsyncram_8bk1:auto_generated" File: c:/intelfpga/18.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Warning (12241): 2 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (286030): Timing-Driven Synthesis is running
Info (17049): 5 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file C:/Users/86156/Desktop/chusai/xinhaofashengqi/signal generator/output_files/an108_adda_vga_test.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 2 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 921 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 14 input pins
    Info (21059): Implemented 18 output pins
    Info (21061): Implemented 863 logic cells
    Info (21064): Implemented 16 RAM segments
    Info (21065): Implemented 2 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 8 warnings
    Info: Peak virtual memory: 4802 megabytes
    Info: Processing ended: Sat Feb 26 12:26:39 2022
    Info: Elapsed time: 00:00:15
    Info: Total CPU time (on all processors): 00:00:32


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/86156/Desktop/chusai/xinhaofashengqi/signal generator/output_files/an108_adda_vga_test.map.smsg.


