
*** Running vivado
    with args -log absolute_top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source absolute_top.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source absolute_top.tcl -notrace
Command: synth_design -top absolute_top -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 9840 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 344.098 ; gain = 101.289
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'absolute_top' [C:/Users/Onur Ozdemir/pipelined_processor/pipelined_processor.srcs/sources_1/new/absolute_top.sv:23]
INFO: [Synth 8-638] synthesizing module 'top_mips' [C:/Users/Onur Ozdemir/pipelined_processor/pipelined_processor.srcs/sources_1/new/top_mips.sv:24]
INFO: [Synth 8-638] synthesizing module 'controller' [C:/Users/Onur Ozdemir/pipelined_processor/pipelined_processor.srcs/sources_1/new/controller.sv:26]
INFO: [Synth 8-638] synthesizing module 'maindec' [C:/Users/Onur Ozdemir/pipelined_processor/pipelined_processor.srcs/sources_1/new/maindec.sv:23]
INFO: [Synth 8-256] done synthesizing module 'maindec' (1#1) [C:/Users/Onur Ozdemir/pipelined_processor/pipelined_processor.srcs/sources_1/new/maindec.sv:23]
INFO: [Synth 8-638] synthesizing module 'aludec' [C:/Users/Onur Ozdemir/pipelined_processor/pipelined_processor.srcs/sources_1/new/aludec.sv:22]
INFO: [Synth 8-256] done synthesizing module 'aludec' (2#1) [C:/Users/Onur Ozdemir/pipelined_processor/pipelined_processor.srcs/sources_1/new/aludec.sv:22]
INFO: [Synth 8-256] done synthesizing module 'controller' (3#1) [C:/Users/Onur Ozdemir/pipelined_processor/pipelined_processor.srcs/sources_1/new/controller.sv:26]
INFO: [Synth 8-638] synthesizing module 'datapath' [C:/Users/Onur Ozdemir/pipelined_processor/pipelined_processor.srcs/sources_1/new/datapath.sv:42]
INFO: [Synth 8-638] synthesizing module 'PipeWtoF' [C:/Users/Onur Ozdemir/pipelined_processor/pipelined_processor.srcs/sources_1/new/PipeWtoF.sv:25]
INFO: [Synth 8-256] done synthesizing module 'PipeWtoF' (4#1) [C:/Users/Onur Ozdemir/pipelined_processor/pipelined_processor.srcs/sources_1/new/PipeWtoF.sv:25]
INFO: [Synth 8-638] synthesizing module 'mux2' [C:/Users/Onur Ozdemir/pipelined_processor/pipelined_processor.srcs/sources_1/new/mux2.sv:23]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mux2' (5#1) [C:/Users/Onur Ozdemir/pipelined_processor/pipelined_processor.srcs/sources_1/new/mux2.sv:23]
INFO: [Synth 8-638] synthesizing module 'imem' [C:/Users/Onur Ozdemir/pipelined_processor/pipelined_processor.srcs/sources_1/new/imem.sv:27]
INFO: [Synth 8-256] done synthesizing module 'imem' (6#1) [C:/Users/Onur Ozdemir/pipelined_processor/pipelined_processor.srcs/sources_1/new/imem.sv:27]
INFO: [Synth 8-638] synthesizing module 'PipeFtoD' [C:/Users/Onur Ozdemir/pipelined_processor/pipelined_processor.srcs/sources_1/new/PipeFtoD.sv:23]
INFO: [Synth 8-256] done synthesizing module 'PipeFtoD' (7#1) [C:/Users/Onur Ozdemir/pipelined_processor/pipelined_processor.srcs/sources_1/new/PipeFtoD.sv:23]
INFO: [Synth 8-638] synthesizing module 'regfile' [C:/Users/Onur Ozdemir/pipelined_processor/pipelined_processor.srcs/sources_1/new/regfile.sv:22]
INFO: [Synth 8-256] done synthesizing module 'regfile' (8#1) [C:/Users/Onur Ozdemir/pipelined_processor/pipelined_processor.srcs/sources_1/new/regfile.sv:22]
INFO: [Synth 8-638] synthesizing module 'signext' [C:/Users/Onur Ozdemir/pipelined_processor/pipelined_processor.srcs/sources_1/new/signext.sv:22]
INFO: [Synth 8-256] done synthesizing module 'signext' (9#1) [C:/Users/Onur Ozdemir/pipelined_processor/pipelined_processor.srcs/sources_1/new/signext.sv:22]
INFO: [Synth 8-638] synthesizing module 'sl2' [C:/Users/Onur Ozdemir/pipelined_processor/pipelined_processor.srcs/sources_1/new/sl2.sv:22]
INFO: [Synth 8-256] done synthesizing module 'sl2' (10#1) [C:/Users/Onur Ozdemir/pipelined_processor/pipelined_processor.srcs/sources_1/new/sl2.sv:22]
INFO: [Synth 8-638] synthesizing module 'adder' [C:/Users/Onur Ozdemir/pipelined_processor/pipelined_processor.srcs/sources_1/new/adder.sv:22]
INFO: [Synth 8-256] done synthesizing module 'adder' (11#1) [C:/Users/Onur Ozdemir/pipelined_processor/pipelined_processor.srcs/sources_1/new/adder.sv:22]
INFO: [Synth 8-638] synthesizing module 'PipeDtoE' [C:/Users/Onur Ozdemir/pipelined_processor/pipelined_processor.srcs/sources_1/new/PipeDtoE.sv:23]
INFO: [Synth 8-256] done synthesizing module 'PipeDtoE' (12#1) [C:/Users/Onur Ozdemir/pipelined_processor/pipelined_processor.srcs/sources_1/new/PipeDtoE.sv:23]
INFO: [Synth 8-638] synthesizing module 'mux4' [C:/Users/Onur Ozdemir/pipelined_processor/pipelined_processor.srcs/sources_1/new/mux4.sv:23]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mux4' (13#1) [C:/Users/Onur Ozdemir/pipelined_processor/pipelined_processor.srcs/sources_1/new/mux4.sv:23]
INFO: [Synth 8-638] synthesizing module 'alu' [C:/Users/Onur Ozdemir/pipelined_processor/pipelined_processor.srcs/sources_1/new/alu.sv:22]
INFO: [Synth 8-256] done synthesizing module 'alu' (14#1) [C:/Users/Onur Ozdemir/pipelined_processor/pipelined_processor.srcs/sources_1/new/alu.sv:22]
WARNING: [Synth 8-350] instance 'alu' of module 'alu' requires 5 connections, but only 4 given [C:/Users/Onur Ozdemir/pipelined_processor/pipelined_processor.srcs/sources_1/new/datapath.sv:138]
INFO: [Synth 8-638] synthesizing module 'mux2__parameterized0' [C:/Users/Onur Ozdemir/pipelined_processor/pipelined_processor.srcs/sources_1/new/mux2.sv:23]
	Parameter WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mux2__parameterized0' (14#1) [C:/Users/Onur Ozdemir/pipelined_processor/pipelined_processor.srcs/sources_1/new/mux2.sv:23]
INFO: [Synth 8-638] synthesizing module 'PipeEtoM' [C:/Users/Onur Ozdemir/pipelined_processor/pipelined_processor.srcs/sources_1/new/PipeEtoM.sv:21]
INFO: [Synth 8-256] done synthesizing module 'PipeEtoM' (15#1) [C:/Users/Onur Ozdemir/pipelined_processor/pipelined_processor.srcs/sources_1/new/PipeEtoM.sv:21]
INFO: [Synth 8-638] synthesizing module 'dmem' [C:/Users/Onur Ozdemir/pipelined_processor/pipelined_processor.srcs/sources_1/new/dmem.sv:23]
INFO: [Synth 8-256] done synthesizing module 'dmem' (16#1) [C:/Users/Onur Ozdemir/pipelined_processor/pipelined_processor.srcs/sources_1/new/dmem.sv:23]
INFO: [Synth 8-638] synthesizing module 'PipeMtoW' [C:/Users/Onur Ozdemir/pipelined_processor/pipelined_processor.srcs/sources_1/new/PipeMtoW.sv:22]
INFO: [Synth 8-256] done synthesizing module 'PipeMtoW' (17#1) [C:/Users/Onur Ozdemir/pipelined_processor/pipelined_processor.srcs/sources_1/new/PipeMtoW.sv:22]
INFO: [Synth 8-638] synthesizing module 'HazardUnit' [C:/Users/Onur Ozdemir/pipelined_processor/pipelined_processor.srcs/sources_1/new/HazardUnit.sv:30]
INFO: [Synth 8-256] done synthesizing module 'HazardUnit' (18#1) [C:/Users/Onur Ozdemir/pipelined_processor/pipelined_processor.srcs/sources_1/new/HazardUnit.sv:30]
WARNING: [Synth 8-3848] Net empty in module/entity datapath does not have driver. [C:/Users/Onur Ozdemir/pipelined_processor/pipelined_processor.srcs/sources_1/new/datapath.sv:132]
INFO: [Synth 8-256] done synthesizing module 'datapath' (19#1) [C:/Users/Onur Ozdemir/pipelined_processor/pipelined_processor.srcs/sources_1/new/datapath.sv:42]
INFO: [Synth 8-256] done synthesizing module 'top_mips' (20#1) [C:/Users/Onur Ozdemir/pipelined_processor/pipelined_processor.srcs/sources_1/new/top_mips.sv:24]
INFO: [Synth 8-638] synthesizing module 'pulse_controller' [C:/Users/Onur Ozdemir/pipelined_processor/pipelined_processor.srcs/sources_1/new/pulse_controller.sv:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Onur Ozdemir/pipelined_processor/pipelined_processor.srcs/sources_1/new/pulse_controller.sv:52]
INFO: [Synth 8-256] done synthesizing module 'pulse_controller' (21#1) [C:/Users/Onur Ozdemir/pipelined_processor/pipelined_processor.srcs/sources_1/new/pulse_controller.sv:23]
INFO: [Synth 8-638] synthesizing module 'display_controller' [C:/Users/Onur Ozdemir/pipelined_processor/pipelined_processor.srcs/sources_1/new/display_controller.sv:23]
	Parameter N bound to: 18 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'display_controller' (22#1) [C:/Users/Onur Ozdemir/pipelined_processor/pipelined_processor.srcs/sources_1/new/display_controller.sv:23]
INFO: [Synth 8-256] done synthesizing module 'absolute_top' (23#1) [C:/Users/Onur Ozdemir/pipelined_processor/pipelined_processor.srcs/sources_1/new/absolute_top.sv:23]
WARNING: [Synth 8-3331] design dmem has unconnected port a[31]
WARNING: [Synth 8-3331] design dmem has unconnected port a[30]
WARNING: [Synth 8-3331] design dmem has unconnected port a[29]
WARNING: [Synth 8-3331] design dmem has unconnected port a[28]
WARNING: [Synth 8-3331] design dmem has unconnected port a[27]
WARNING: [Synth 8-3331] design dmem has unconnected port a[26]
WARNING: [Synth 8-3331] design dmem has unconnected port a[25]
WARNING: [Synth 8-3331] design dmem has unconnected port a[24]
WARNING: [Synth 8-3331] design dmem has unconnected port a[23]
WARNING: [Synth 8-3331] design dmem has unconnected port a[22]
WARNING: [Synth 8-3331] design dmem has unconnected port a[21]
WARNING: [Synth 8-3331] design dmem has unconnected port a[20]
WARNING: [Synth 8-3331] design dmem has unconnected port a[19]
WARNING: [Synth 8-3331] design dmem has unconnected port a[18]
WARNING: [Synth 8-3331] design dmem has unconnected port a[17]
WARNING: [Synth 8-3331] design dmem has unconnected port a[16]
WARNING: [Synth 8-3331] design dmem has unconnected port a[15]
WARNING: [Synth 8-3331] design dmem has unconnected port a[14]
WARNING: [Synth 8-3331] design dmem has unconnected port a[13]
WARNING: [Synth 8-3331] design dmem has unconnected port a[12]
WARNING: [Synth 8-3331] design dmem has unconnected port a[11]
WARNING: [Synth 8-3331] design dmem has unconnected port a[10]
WARNING: [Synth 8-3331] design dmem has unconnected port a[9]
WARNING: [Synth 8-3331] design dmem has unconnected port a[8]
WARNING: [Synth 8-3331] design dmem has unconnected port a[1]
WARNING: [Synth 8-3331] design dmem has unconnected port a[0]
WARNING: [Synth 8-3331] design sl2 has unconnected port a[31]
WARNING: [Synth 8-3331] design sl2 has unconnected port a[30]
WARNING: [Synth 8-3331] design aludec has unconnected port reset
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 396.637 ; gain = 153.828
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin srcA:d3[31] to constant 0 [C:/Users/Onur Ozdemir/pipelined_processor/pipelined_processor.srcs/sources_1/new/datapath.sv:133]
WARNING: [Synth 8-3295] tying undriven pin srcA:d3[30] to constant 0 [C:/Users/Onur Ozdemir/pipelined_processor/pipelined_processor.srcs/sources_1/new/datapath.sv:133]
WARNING: [Synth 8-3295] tying undriven pin srcA:d3[29] to constant 0 [C:/Users/Onur Ozdemir/pipelined_processor/pipelined_processor.srcs/sources_1/new/datapath.sv:133]
WARNING: [Synth 8-3295] tying undriven pin srcA:d3[28] to constant 0 [C:/Users/Onur Ozdemir/pipelined_processor/pipelined_processor.srcs/sources_1/new/datapath.sv:133]
WARNING: [Synth 8-3295] tying undriven pin srcA:d3[27] to constant 0 [C:/Users/Onur Ozdemir/pipelined_processor/pipelined_processor.srcs/sources_1/new/datapath.sv:133]
WARNING: [Synth 8-3295] tying undriven pin srcA:d3[26] to constant 0 [C:/Users/Onur Ozdemir/pipelined_processor/pipelined_processor.srcs/sources_1/new/datapath.sv:133]
WARNING: [Synth 8-3295] tying undriven pin srcA:d3[25] to constant 0 [C:/Users/Onur Ozdemir/pipelined_processor/pipelined_processor.srcs/sources_1/new/datapath.sv:133]
WARNING: [Synth 8-3295] tying undriven pin srcA:d3[24] to constant 0 [C:/Users/Onur Ozdemir/pipelined_processor/pipelined_processor.srcs/sources_1/new/datapath.sv:133]
WARNING: [Synth 8-3295] tying undriven pin srcA:d3[23] to constant 0 [C:/Users/Onur Ozdemir/pipelined_processor/pipelined_processor.srcs/sources_1/new/datapath.sv:133]
WARNING: [Synth 8-3295] tying undriven pin srcA:d3[22] to constant 0 [C:/Users/Onur Ozdemir/pipelined_processor/pipelined_processor.srcs/sources_1/new/datapath.sv:133]
WARNING: [Synth 8-3295] tying undriven pin srcA:d3[21] to constant 0 [C:/Users/Onur Ozdemir/pipelined_processor/pipelined_processor.srcs/sources_1/new/datapath.sv:133]
WARNING: [Synth 8-3295] tying undriven pin srcA:d3[20] to constant 0 [C:/Users/Onur Ozdemir/pipelined_processor/pipelined_processor.srcs/sources_1/new/datapath.sv:133]
WARNING: [Synth 8-3295] tying undriven pin srcA:d3[19] to constant 0 [C:/Users/Onur Ozdemir/pipelined_processor/pipelined_processor.srcs/sources_1/new/datapath.sv:133]
WARNING: [Synth 8-3295] tying undriven pin srcA:d3[18] to constant 0 [C:/Users/Onur Ozdemir/pipelined_processor/pipelined_processor.srcs/sources_1/new/datapath.sv:133]
WARNING: [Synth 8-3295] tying undriven pin srcA:d3[17] to constant 0 [C:/Users/Onur Ozdemir/pipelined_processor/pipelined_processor.srcs/sources_1/new/datapath.sv:133]
WARNING: [Synth 8-3295] tying undriven pin srcA:d3[16] to constant 0 [C:/Users/Onur Ozdemir/pipelined_processor/pipelined_processor.srcs/sources_1/new/datapath.sv:133]
WARNING: [Synth 8-3295] tying undriven pin srcA:d3[15] to constant 0 [C:/Users/Onur Ozdemir/pipelined_processor/pipelined_processor.srcs/sources_1/new/datapath.sv:133]
WARNING: [Synth 8-3295] tying undriven pin srcA:d3[14] to constant 0 [C:/Users/Onur Ozdemir/pipelined_processor/pipelined_processor.srcs/sources_1/new/datapath.sv:133]
WARNING: [Synth 8-3295] tying undriven pin srcA:d3[13] to constant 0 [C:/Users/Onur Ozdemir/pipelined_processor/pipelined_processor.srcs/sources_1/new/datapath.sv:133]
WARNING: [Synth 8-3295] tying undriven pin srcA:d3[12] to constant 0 [C:/Users/Onur Ozdemir/pipelined_processor/pipelined_processor.srcs/sources_1/new/datapath.sv:133]
WARNING: [Synth 8-3295] tying undriven pin srcA:d3[11] to constant 0 [C:/Users/Onur Ozdemir/pipelined_processor/pipelined_processor.srcs/sources_1/new/datapath.sv:133]
WARNING: [Synth 8-3295] tying undriven pin srcA:d3[10] to constant 0 [C:/Users/Onur Ozdemir/pipelined_processor/pipelined_processor.srcs/sources_1/new/datapath.sv:133]
WARNING: [Synth 8-3295] tying undriven pin srcA:d3[9] to constant 0 [C:/Users/Onur Ozdemir/pipelined_processor/pipelined_processor.srcs/sources_1/new/datapath.sv:133]
WARNING: [Synth 8-3295] tying undriven pin srcA:d3[8] to constant 0 [C:/Users/Onur Ozdemir/pipelined_processor/pipelined_processor.srcs/sources_1/new/datapath.sv:133]
WARNING: [Synth 8-3295] tying undriven pin srcA:d3[7] to constant 0 [C:/Users/Onur Ozdemir/pipelined_processor/pipelined_processor.srcs/sources_1/new/datapath.sv:133]
WARNING: [Synth 8-3295] tying undriven pin srcA:d3[6] to constant 0 [C:/Users/Onur Ozdemir/pipelined_processor/pipelined_processor.srcs/sources_1/new/datapath.sv:133]
WARNING: [Synth 8-3295] tying undriven pin srcA:d3[5] to constant 0 [C:/Users/Onur Ozdemir/pipelined_processor/pipelined_processor.srcs/sources_1/new/datapath.sv:133]
WARNING: [Synth 8-3295] tying undriven pin srcA:d3[4] to constant 0 [C:/Users/Onur Ozdemir/pipelined_processor/pipelined_processor.srcs/sources_1/new/datapath.sv:133]
WARNING: [Synth 8-3295] tying undriven pin srcA:d3[3] to constant 0 [C:/Users/Onur Ozdemir/pipelined_processor/pipelined_processor.srcs/sources_1/new/datapath.sv:133]
WARNING: [Synth 8-3295] tying undriven pin srcA:d3[2] to constant 0 [C:/Users/Onur Ozdemir/pipelined_processor/pipelined_processor.srcs/sources_1/new/datapath.sv:133]
WARNING: [Synth 8-3295] tying undriven pin srcA:d3[1] to constant 0 [C:/Users/Onur Ozdemir/pipelined_processor/pipelined_processor.srcs/sources_1/new/datapath.sv:133]
WARNING: [Synth 8-3295] tying undriven pin srcA:d3[0] to constant 0 [C:/Users/Onur Ozdemir/pipelined_processor/pipelined_processor.srcs/sources_1/new/datapath.sv:133]
WARNING: [Synth 8-3295] tying undriven pin srcB:d3[31] to constant 0 [C:/Users/Onur Ozdemir/pipelined_processor/pipelined_processor.srcs/sources_1/new/datapath.sv:134]
WARNING: [Synth 8-3295] tying undriven pin srcB:d3[30] to constant 0 [C:/Users/Onur Ozdemir/pipelined_processor/pipelined_processor.srcs/sources_1/new/datapath.sv:134]
WARNING: [Synth 8-3295] tying undriven pin srcB:d3[29] to constant 0 [C:/Users/Onur Ozdemir/pipelined_processor/pipelined_processor.srcs/sources_1/new/datapath.sv:134]
WARNING: [Synth 8-3295] tying undriven pin srcB:d3[28] to constant 0 [C:/Users/Onur Ozdemir/pipelined_processor/pipelined_processor.srcs/sources_1/new/datapath.sv:134]
WARNING: [Synth 8-3295] tying undriven pin srcB:d3[27] to constant 0 [C:/Users/Onur Ozdemir/pipelined_processor/pipelined_processor.srcs/sources_1/new/datapath.sv:134]
WARNING: [Synth 8-3295] tying undriven pin srcB:d3[26] to constant 0 [C:/Users/Onur Ozdemir/pipelined_processor/pipelined_processor.srcs/sources_1/new/datapath.sv:134]
WARNING: [Synth 8-3295] tying undriven pin srcB:d3[25] to constant 0 [C:/Users/Onur Ozdemir/pipelined_processor/pipelined_processor.srcs/sources_1/new/datapath.sv:134]
WARNING: [Synth 8-3295] tying undriven pin srcB:d3[24] to constant 0 [C:/Users/Onur Ozdemir/pipelined_processor/pipelined_processor.srcs/sources_1/new/datapath.sv:134]
WARNING: [Synth 8-3295] tying undriven pin srcB:d3[23] to constant 0 [C:/Users/Onur Ozdemir/pipelined_processor/pipelined_processor.srcs/sources_1/new/datapath.sv:134]
WARNING: [Synth 8-3295] tying undriven pin srcB:d3[22] to constant 0 [C:/Users/Onur Ozdemir/pipelined_processor/pipelined_processor.srcs/sources_1/new/datapath.sv:134]
WARNING: [Synth 8-3295] tying undriven pin srcB:d3[21] to constant 0 [C:/Users/Onur Ozdemir/pipelined_processor/pipelined_processor.srcs/sources_1/new/datapath.sv:134]
WARNING: [Synth 8-3295] tying undriven pin srcB:d3[20] to constant 0 [C:/Users/Onur Ozdemir/pipelined_processor/pipelined_processor.srcs/sources_1/new/datapath.sv:134]
WARNING: [Synth 8-3295] tying undriven pin srcB:d3[19] to constant 0 [C:/Users/Onur Ozdemir/pipelined_processor/pipelined_processor.srcs/sources_1/new/datapath.sv:134]
WARNING: [Synth 8-3295] tying undriven pin srcB:d3[18] to constant 0 [C:/Users/Onur Ozdemir/pipelined_processor/pipelined_processor.srcs/sources_1/new/datapath.sv:134]
WARNING: [Synth 8-3295] tying undriven pin srcB:d3[17] to constant 0 [C:/Users/Onur Ozdemir/pipelined_processor/pipelined_processor.srcs/sources_1/new/datapath.sv:134]
WARNING: [Synth 8-3295] tying undriven pin srcB:d3[16] to constant 0 [C:/Users/Onur Ozdemir/pipelined_processor/pipelined_processor.srcs/sources_1/new/datapath.sv:134]
WARNING: [Synth 8-3295] tying undriven pin srcB:d3[15] to constant 0 [C:/Users/Onur Ozdemir/pipelined_processor/pipelined_processor.srcs/sources_1/new/datapath.sv:134]
WARNING: [Synth 8-3295] tying undriven pin srcB:d3[14] to constant 0 [C:/Users/Onur Ozdemir/pipelined_processor/pipelined_processor.srcs/sources_1/new/datapath.sv:134]
WARNING: [Synth 8-3295] tying undriven pin srcB:d3[13] to constant 0 [C:/Users/Onur Ozdemir/pipelined_processor/pipelined_processor.srcs/sources_1/new/datapath.sv:134]
WARNING: [Synth 8-3295] tying undriven pin srcB:d3[12] to constant 0 [C:/Users/Onur Ozdemir/pipelined_processor/pipelined_processor.srcs/sources_1/new/datapath.sv:134]
WARNING: [Synth 8-3295] tying undriven pin srcB:d3[11] to constant 0 [C:/Users/Onur Ozdemir/pipelined_processor/pipelined_processor.srcs/sources_1/new/datapath.sv:134]
WARNING: [Synth 8-3295] tying undriven pin srcB:d3[10] to constant 0 [C:/Users/Onur Ozdemir/pipelined_processor/pipelined_processor.srcs/sources_1/new/datapath.sv:134]
WARNING: [Synth 8-3295] tying undriven pin srcB:d3[9] to constant 0 [C:/Users/Onur Ozdemir/pipelined_processor/pipelined_processor.srcs/sources_1/new/datapath.sv:134]
WARNING: [Synth 8-3295] tying undriven pin srcB:d3[8] to constant 0 [C:/Users/Onur Ozdemir/pipelined_processor/pipelined_processor.srcs/sources_1/new/datapath.sv:134]
WARNING: [Synth 8-3295] tying undriven pin srcB:d3[7] to constant 0 [C:/Users/Onur Ozdemir/pipelined_processor/pipelined_processor.srcs/sources_1/new/datapath.sv:134]
WARNING: [Synth 8-3295] tying undriven pin srcB:d3[6] to constant 0 [C:/Users/Onur Ozdemir/pipelined_processor/pipelined_processor.srcs/sources_1/new/datapath.sv:134]
WARNING: [Synth 8-3295] tying undriven pin srcB:d3[5] to constant 0 [C:/Users/Onur Ozdemir/pipelined_processor/pipelined_processor.srcs/sources_1/new/datapath.sv:134]
WARNING: [Synth 8-3295] tying undriven pin srcB:d3[4] to constant 0 [C:/Users/Onur Ozdemir/pipelined_processor/pipelined_processor.srcs/sources_1/new/datapath.sv:134]
WARNING: [Synth 8-3295] tying undriven pin srcB:d3[3] to constant 0 [C:/Users/Onur Ozdemir/pipelined_processor/pipelined_processor.srcs/sources_1/new/datapath.sv:134]
WARNING: [Synth 8-3295] tying undriven pin srcB:d3[2] to constant 0 [C:/Users/Onur Ozdemir/pipelined_processor/pipelined_processor.srcs/sources_1/new/datapath.sv:134]
WARNING: [Synth 8-3295] tying undriven pin srcB:d3[1] to constant 0 [C:/Users/Onur Ozdemir/pipelined_processor/pipelined_processor.srcs/sources_1/new/datapath.sv:134]
WARNING: [Synth 8-3295] tying undriven pin srcB:d3[0] to constant 0 [C:/Users/Onur Ozdemir/pipelined_processor/pipelined_processor.srcs/sources_1/new/datapath.sv:134]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 396.637 ; gain = 153.828
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Onur Ozdemir/pipelined_processor/pipelined_processor.srcs/constrs_1/new/const.xdc]
Finished Parsing XDC File [C:/Users/Onur Ozdemir/pipelined_processor/pipelined_processor.srcs/constrs_1/new/const.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Onur Ozdemir/pipelined_processor/pipelined_processor.srcs/constrs_1/new/const.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/absolute_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/absolute_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 741.781 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:22 . Memory (MB): peak = 741.781 ; gain = 498.973
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:22 . Memory (MB): peak = 741.781 ; gain = 498.973
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:22 . Memory (MB): peak = 741.781 ; gain = 498.973
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "jr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/Onur Ozdemir/pipelined_processor/pipelined_processor.srcs/sources_1/new/alu.sv:28]
INFO: [Synth 8-5545] ROM "zero" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'pulse_controller'
INFO: [Synth 8-5544] ROM "clk_pulse" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "CNT" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextstate" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextstate" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextstate" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element count_reg was removed.  [C:/Users/Onur Ozdemir/pipelined_processor/pipelined_processor.srcs/sources_1/new/display_controller.sv:35]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              000 |                              000
                 iSTATE0 |                              001 |                              001
                 iSTATE1 |                              010 |                              010
                 iSTATE2 |                              011 |                              011
                 iSTATE3 |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'pulse_controller'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:23 . Memory (MB): peak = 741.781 ; gain = 498.973
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   3 Input     32 Bit       Adders := 1     
	   2 Input     28 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 10    
	               28 Bit    Registers := 2     
	                5 Bit    Registers := 5     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 113   
	  10 Input     32 Bit        Muxes := 1     
	   6 Input     32 Bit        Muxes := 1     
	   5 Input     28 Bit        Muxes := 2     
	   6 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 2     
	   9 Input      3 Bit        Muxes := 1     
	  10 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   9 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 97    
	   5 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module maindec 
Detailed RTL Component Info : 
+---Muxes : 
	   6 Input      8 Bit        Muxes := 1     
Module aludec 
Detailed RTL Component Info : 
+---Muxes : 
	   9 Input      3 Bit        Muxes := 1     
	   9 Input      1 Bit        Muxes := 1     
Module PipeWtoF 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mux2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module imem 
Detailed RTL Component Info : 
+---Muxes : 
	  10 Input     32 Bit        Muxes := 1     
Module PipeFtoD 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module regfile 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 98    
	   2 Input      1 Bit        Muxes := 96    
Module adder 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
Module PipeDtoE 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
	                5 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
Module mux4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
Module alu 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
+---Muxes : 
	   6 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module mux2__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
Module PipeEtoM 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module PipeMtoW 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module HazardUnit 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
Module datapath 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
Module pulse_controller 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               28 Bit    Registers := 1     
+---Muxes : 
	   5 Input     28 Bit        Muxes := 1     
	  10 Input      3 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 2     
Module display_controller 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      4 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element dc/count_reg was removed.  [C:/Users/Onur Ozdemir/pipelined_processor/pipelined_processor.srcs/sources_1/new/display_controller.sv:35]
WARNING: [Synth 8-3917] design absolute_top has port dp driven by constant 1
INFO: [Synth 8-3886] merging instance 'tm/DP/FtoD/instrD_reg[6]' (FDCE) to 'tm/DP/FtoD/instrD_reg[0]'
INFO: [Synth 8-3886] merging instance 'tm/DP/FtoD/instrD_reg[30]' (FDCE) to 'tm/DP/FtoD/instrD_reg[0]'
INFO: [Synth 8-3886] merging instance 'tm/DP/FtoD/instrD_reg[7]' (FDCE) to 'tm/DP/FtoD/instrD_reg[0]'
INFO: [Synth 8-3886] merging instance 'tm/DP/FtoD/instrD_reg[8]' (FDCE) to 'tm/DP/FtoD/instrD_reg[0]'
INFO: [Synth 8-3886] merging instance 'tm/DP/FtoD/instrD_reg[9]' (FDCE) to 'tm/DP/FtoD/instrD_reg[0]'
INFO: [Synth 8-3886] merging instance 'tm/DP/FtoD/instrD_reg[10]' (FDCE) to 'tm/DP/FtoD/instrD_reg[0]'
INFO: [Synth 8-3886] merging instance 'tm/DP/FtoD/instrD_reg[14]' (FDCE) to 'tm/DP/FtoD/instrD_reg[5]'
INFO: [Synth 8-3886] merging instance 'tm/DP/FtoD/instrD_reg[15]' (FDCE) to 'tm/DP/FtoD/instrD_reg[0]'
INFO: [Synth 8-3886] merging instance 'tm/DP/FtoD/instrD_reg[11]' (FDCE) to 'tm/DP/FtoD/instrD_reg[5]'
INFO: [Synth 8-3886] merging instance 'tm/DP/FtoD/instrD_reg[12]' (FDCE) to 'tm/DP/FtoD/instrD_reg[5]'
INFO: [Synth 8-3886] merging instance 'tm/DP/FtoD/instrD_reg[13]' (FDCE) to 'tm/DP/FtoD/instrD_reg[0]'
INFO: [Synth 8-3886] merging instance 'tm/DP/DtoE/SignImmE_reg[5]' (FDC) to 'tm/DP/DtoE/RdE_reg[1]'
INFO: [Synth 8-3886] merging instance 'tm/DP/DtoE/SignImmE_reg[6]' (FDC) to 'tm/DP/DtoE/RdE_reg[2]'
INFO: [Synth 8-3886] merging instance 'tm/DP/DtoE/SignImmE_reg[7]' (FDC) to 'tm/DP/DtoE/RdE_reg[2]'
INFO: [Synth 8-3886] merging instance 'tm/DP/DtoE/SignImmE_reg[8]' (FDC) to 'tm/DP/DtoE/RdE_reg[2]'
INFO: [Synth 8-3886] merging instance 'tm/DP/DtoE/SignImmE_reg[9]' (FDC) to 'tm/DP/DtoE/RdE_reg[2]'
INFO: [Synth 8-3886] merging instance 'tm/DP/DtoE/SignImmE_reg[10]' (FDC) to 'tm/DP/DtoE/RdE_reg[2]'
INFO: [Synth 8-3886] merging instance 'tm/DP/DtoE/SignImmE_reg[11]' (FDC) to 'tm/DP/DtoE/RdE_reg[1]'
INFO: [Synth 8-3886] merging instance 'tm/DP/DtoE/SignImmE_reg[12]' (FDC) to 'tm/DP/DtoE/RdE_reg[1]'
INFO: [Synth 8-3886] merging instance 'tm/DP/DtoE/SignImmE_reg[13]' (FDC) to 'tm/DP/DtoE/RdE_reg[2]'
INFO: [Synth 8-3886] merging instance 'tm/DP/DtoE/SignImmE_reg[14]' (FDC) to 'tm/DP/DtoE/RdE_reg[1]'
INFO: [Synth 8-3886] merging instance 'tm/DP/DtoE/SignImmE_reg[15]' (FDC) to 'tm/DP/DtoE/RdE_reg[2]'
INFO: [Synth 8-3886] merging instance 'tm/DP/DtoE/SignImmE_reg[16]' (FDC) to 'tm/DP/DtoE/RdE_reg[2]'
INFO: [Synth 8-3886] merging instance 'tm/DP/DtoE/SignImmE_reg[17]' (FDC) to 'tm/DP/DtoE/RdE_reg[2]'
INFO: [Synth 8-3886] merging instance 'tm/DP/DtoE/SignImmE_reg[18]' (FDC) to 'tm/DP/DtoE/RdE_reg[2]'
INFO: [Synth 8-3886] merging instance 'tm/DP/DtoE/SignImmE_reg[19]' (FDC) to 'tm/DP/DtoE/RdE_reg[2]'
INFO: [Synth 8-3886] merging instance 'tm/DP/DtoE/SignImmE_reg[20]' (FDC) to 'tm/DP/DtoE/RdE_reg[2]'
INFO: [Synth 8-3886] merging instance 'tm/DP/DtoE/SignImmE_reg[21]' (FDC) to 'tm/DP/DtoE/RdE_reg[2]'
INFO: [Synth 8-3886] merging instance 'tm/DP/DtoE/SignImmE_reg[22]' (FDC) to 'tm/DP/DtoE/RdE_reg[2]'
INFO: [Synth 8-3886] merging instance 'tm/DP/DtoE/SignImmE_reg[23]' (FDC) to 'tm/DP/DtoE/RdE_reg[2]'
INFO: [Synth 8-3886] merging instance 'tm/DP/DtoE/SignImmE_reg[24]' (FDC) to 'tm/DP/DtoE/RdE_reg[2]'
INFO: [Synth 8-3886] merging instance 'tm/DP/DtoE/SignImmE_reg[25]' (FDC) to 'tm/DP/DtoE/RdE_reg[2]'
INFO: [Synth 8-3886] merging instance 'tm/DP/DtoE/SignImmE_reg[26]' (FDC) to 'tm/DP/DtoE/RdE_reg[2]'
INFO: [Synth 8-3886] merging instance 'tm/DP/DtoE/SignImmE_reg[27]' (FDC) to 'tm/DP/DtoE/RdE_reg[2]'
INFO: [Synth 8-3886] merging instance 'tm/DP/DtoE/SignImmE_reg[28]' (FDC) to 'tm/DP/DtoE/RdE_reg[2]'
INFO: [Synth 8-3886] merging instance 'tm/DP/DtoE/SignImmE_reg[29]' (FDC) to 'tm/DP/DtoE/RdE_reg[2]'
INFO: [Synth 8-3886] merging instance 'tm/DP/DtoE/SignImmE_reg[30]' (FDC) to 'tm/DP/DtoE/RdE_reg[2]'
INFO: [Synth 8-3886] merging instance 'tm/DP/DtoE/SignImmE_reg[31]' (FDC) to 'tm/DP/DtoE/RdE_reg[2]'
INFO: [Synth 8-3886] merging instance 'tm/DP/DtoE/SignImmE_reg[0]' (FDC) to 'tm/DP/DtoE/RdE_reg[2]'
INFO: [Synth 8-3886] merging instance 'tm/DP/FtoD/instrD_reg[1]' (FDCE) to 'tm/DP/FtoD/instrD_reg[28]'
INFO: [Synth 8-3886] merging instance 'tm/DP/FtoD/instrD_reg[4]' (FDCE) to 'tm/DP/FtoD/instrD_reg[0]'
INFO: [Synth 8-3886] merging instance 'tm/DP/FtoD/instrD_reg[0]' (FDCE) to 'tm/DP/FtoD/instrD_reg[18]'
INFO: [Synth 8-3886] merging instance 'tm/DP/FtoD/instrD_reg[25]' (FDCE) to 'tm/DP/FtoD/instrD_reg[18]'
INFO: [Synth 8-3886] merging instance 'tm/DP/FtoD/instrD_reg[23]' (FDCE) to 'tm/DP/FtoD/instrD_reg[18]'
INFO: [Synth 8-3886] merging instance 'tm/DP/DtoE/RdE_reg[3]' (FDC) to 'tm/DP/DtoE/RdE_reg[1]'
INFO: [Synth 8-3886] merging instance 'tm/DP/DtoE/RdE_reg[4]' (FDC) to 'tm/DP/DtoE/RsE_reg[2]'
INFO: [Synth 8-3886] merging instance 'tm/DP/DtoE/RdE_reg[0]' (FDC) to 'tm/DP/DtoE/RdE_reg[1]'
INFO: [Synth 8-3886] merging instance 'tm/DP/DtoE/RdE_reg[2]' (FDC) to 'tm/DP/DtoE/RsE_reg[2]'
INFO: [Synth 8-3886] merging instance 'tm/DP/DtoE/RtE_reg[2]' (FDC) to 'tm/DP/DtoE/RsE_reg[2]'
INFO: [Synth 8-3886] merging instance 'tm/DP/FtoD/instrD_reg[20]' (FDCE) to 'tm/DP/FtoD/instrD_reg[18]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tm/DP/FtoD/instrD_reg[18] )
INFO: [Synth 8-3886] merging instance 'tm/DP/FtoD/instrD_reg[31]' (FDCE) to 'tm/DP/FtoD/instrD_reg[26]'
INFO: [Synth 8-3886] merging instance 'tm/DP/DtoE/SignImmE_reg[1]' (FDC) to 'tm/DP/DtoE/ALUControlE_reg[2]'
INFO: [Synth 8-3886] merging instance 'tm/DP/MtoW/WriteRegW_reg[4]' (FDC) to 'tm/DP/MtoW/WriteRegW_reg[2]'
INFO: [Synth 8-3886] merging instance 'tm/DP/DtoE/RsE_reg[4]' (FDC) to 'tm/DP/MtoW/WriteRegW_reg[2]'
INFO: [Synth 8-3886] merging instance 'tm/DP/DtoE/RsE_reg[2]' (FDC) to 'tm/DP/MtoW/WriteRegW_reg[2]'
INFO: [Synth 8-3886] merging instance 'tm/DP/EtoM/WriteRegM_reg[4]' (FDC) to 'tm/DP/MtoW/WriteRegW_reg[2]'
INFO: [Synth 8-3886] merging instance 'tm/DP/EtoM/WriteRegM_reg[2]' (FDC) to 'tm/DP/MtoW/WriteRegW_reg[2]'
INFO: [Synth 8-3886] merging instance 'tm/DP/DtoE/RtE_reg[4]' (FDC) to 'tm/DP/MtoW/WriteRegW_reg[2]'
INFO: [Synth 8-3886] merging instance 'tm/DP/DtoE/SignImmE_reg[4]' (FDC) to 'tm/DP/MtoW/WriteRegW_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tm/DP/MtoW/WriteRegW_reg[2] )
WARNING: [Synth 8-3332] Sequential element (rf_reg[31][31]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (rf_reg[31][30]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (rf_reg[31][29]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (rf_reg[31][28]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (rf_reg[31][27]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (rf_reg[31][26]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (rf_reg[31][25]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (rf_reg[31][24]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (rf_reg[31][23]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (rf_reg[31][22]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (rf_reg[31][21]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (rf_reg[31][20]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (rf_reg[31][19]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (rf_reg[31][18]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (rf_reg[31][17]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (rf_reg[31][16]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (rf_reg[31][15]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (rf_reg[31][14]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (rf_reg[31][13]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (rf_reg[31][12]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (rf_reg[31][11]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (rf_reg[31][10]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (rf_reg[31][9]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (rf_reg[31][8]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (rf_reg[31][7]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (rf_reg[31][6]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (rf_reg[31][5]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (rf_reg[31][4]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (rf_reg[31][3]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (rf_reg[31][2]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (rf_reg[31][1]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (rf_reg[31][0]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (rf_reg[30][31]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (rf_reg[30][30]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (rf_reg[30][29]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (rf_reg[30][28]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (rf_reg[30][27]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (rf_reg[30][26]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (rf_reg[30][25]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (rf_reg[30][24]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (rf_reg[30][23]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (rf_reg[30][22]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (rf_reg[30][21]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (rf_reg[30][20]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (rf_reg[30][19]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (rf_reg[30][18]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (rf_reg[30][17]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (rf_reg[30][16]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (rf_reg[30][15]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (rf_reg[30][14]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (rf_reg[30][13]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (rf_reg[30][12]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (rf_reg[30][11]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (rf_reg[30][10]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (rf_reg[30][9]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (rf_reg[30][8]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (rf_reg[30][7]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (rf_reg[30][6]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (rf_reg[30][5]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (rf_reg[30][4]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (rf_reg[30][3]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (rf_reg[30][2]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (rf_reg[30][1]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (rf_reg[30][0]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (rf_reg[29][31]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (rf_reg[29][30]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (rf_reg[29][29]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (rf_reg[29][28]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (rf_reg[29][27]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (rf_reg[29][26]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (rf_reg[29][25]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (rf_reg[29][24]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (rf_reg[29][23]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (rf_reg[29][22]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (rf_reg[29][21]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (rf_reg[29][20]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (rf_reg[29][19]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (rf_reg[29][18]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (rf_reg[29][17]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (rf_reg[29][16]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (rf_reg[29][15]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (rf_reg[29][14]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (rf_reg[29][13]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (rf_reg[29][12]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (rf_reg[29][11]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (rf_reg[29][10]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (rf_reg[29][9]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (rf_reg[29][8]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (rf_reg[29][7]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (rf_reg[29][6]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (rf_reg[29][5]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (rf_reg[29][4]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (rf_reg[29][3]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (rf_reg[29][2]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (rf_reg[29][1]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (rf_reg[29][0]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (rf_reg[28][31]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (rf_reg[28][30]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (rf_reg[28][29]) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (rf_reg[28][28]) is unused and will be removed from module regfile.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:32 . Memory (MB): peak = 741.781 ; gain = 498.973
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+-------------------+--------------+---------------+----------------+
|Module Name        | RTL Object   | Depth x Width | Implemented As | 
+-------------------+--------------+---------------+----------------+
|display_controller | sseg_LEDs    | 32x7          | LUT            | 
|absolute_top       | dc/sseg_LEDs | 32x7          | LUT            | 
+-------------------+--------------+---------------+----------------+


Block RAM: Preliminary Mapping  Report (see note below)
+-------------+------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name  | RTL Object       | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-------------+------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|absolute_top | tm/DP/DM/RAM_reg | 64 x 32(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
+-------------+------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The tale above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:33 ; elapsed = 00:00:43 . Memory (MB): peak = 764.449 ; gain = 521.641
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:33 ; elapsed = 00:00:43 . Memory (MB): peak = 784.832 ; gain = 542.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+-------------+------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name  | RTL Object       | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-------------+------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|absolute_top | tm/DP/DM/RAM_reg | 64 x 32(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
+-------------+------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance tm/DP/DM/RAM_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance tm/DP/DM/RAM_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:34 ; elapsed = 00:00:44 . Memory (MB): peak = 797.137 ; gain = 554.328
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:35 ; elapsed = 00:00:45 . Memory (MB): peak = 797.137 ; gain = 554.328
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:35 ; elapsed = 00:00:45 . Memory (MB): peak = 797.137 ; gain = 554.328
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:35 ; elapsed = 00:00:45 . Memory (MB): peak = 797.137 ; gain = 554.328
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:35 ; elapsed = 00:00:45 . Memory (MB): peak = 797.137 ; gain = 554.328
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:35 ; elapsed = 00:00:45 . Memory (MB): peak = 797.137 ; gain = 554.328
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:35 ; elapsed = 00:00:45 . Memory (MB): peak = 797.137 ; gain = 554.328
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     2|
|2     |CARRY4   |    38|
|3     |LUT1     |    59|
|4     |LUT2     |    27|
|5     |LUT3     |    57|
|6     |LUT4     |    94|
|7     |LUT5     |   386|
|8     |LUT6     |   183|
|9     |MUXF7    |    64|
|10    |RAMB18E1 |     1|
|11    |FDCE     |   223|
|12    |FDRE     |   274|
|13    |FDSE     |    24|
|14    |IBUF     |     4|
|15    |OBUF     |    15|
+------+---------+------+

Report Instance Areas: 
+------+----------------+-------------------+------+
|      |Instance        |Module             |Cells |
+------+----------------+-------------------+------+
|1     |top             |                   |  1451|
|2     |  dc            |display_controller |    28|
|3     |  pulse_one     |pulse_controller   |    78|
|4     |  pulse_two     |pulse_controller_0 |    79|
|5     |  tm            |top_mips           |  1244|
|6     |    DP          |datapath           |  1244|
|7     |      DM        |dmem               |     1|
|8     |      DtoE      |PipeDtoE           |   182|
|9     |      EtoM      |PipeEtoM           |   176|
|10    |      FtoD      |PipeFtoD           |    48|
|11    |      MtoW      |PipeMtoW           |   347|
|12    |      WtoF      |PipeWtoF           |    29|
|13    |      alu       |alu                |    12|
|14    |      branchadd |adder              |     2|
|15    |      rf        |regfile            |   442|
+------+----------------+-------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:35 ; elapsed = 00:00:45 . Memory (MB): peak = 797.137 ; gain = 554.328
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 854 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:23 ; elapsed = 00:00:38 . Memory (MB): peak = 797.137 ; gain = 209.184
Synthesis Optimization Complete : Time (s): cpu = 00:00:35 ; elapsed = 00:00:45 . Memory (MB): peak = 797.137 ; gain = 554.328
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 107 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
135 Infos, 198 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:37 ; elapsed = 00:00:50 . Memory (MB): peak = 797.137 ; gain = 567.234
INFO: [Common 17-1381] The checkpoint 'C:/Users/Onur Ozdemir/pipelined_processor/pipelined_processor.runs/synth_1/absolute_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file absolute_top_utilization_synth.rpt -pb absolute_top_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.056 . Memory (MB): peak = 797.137 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Fri May 12 14:32:50 2023...
