#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000002c035dee2d0 .scope module, "tb_tt_um_jk2102" "tb_tt_um_jk2102" 2 1;
 .timescale 0 0;
L_000002c035e524e0 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000002c035e3a790_0 .net/2u *"_ivl_0", 5 0, L_000002c035e524e0;  1 drivers
v000002c035e3ac90_0 .net *"_ivl_12", 5 0, L_000002c035e3c200;  1 drivers
v000002c035e3b2d0_0 .net *"_ivl_14", 0 0, L_000002c035e3d1a0;  1 drivers
o000002c035df4a48 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v000002c035e3a510_0 name=_ivl_22
o000002c035df4a78 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v000002c035e3b5f0_0 name=_ivl_25
v000002c035e3a830_0 .net *"_ivl_4", 5 0, L_000002c035e3d4c0;  1 drivers
v000002c035e3bff0_0 .net *"_ivl_6", 0 0, L_000002c035e3c8e0;  1 drivers
v000002c035e3bb90_0 .var "clk_tb", 0 0;
v000002c035e3b690_0 .var "ena_tb", 0 0;
v000002c035e3af10_0 .var "rst_n_tb", 0 0;
v000002c035e3ab50_0 .var "scl_out_tb", 0 0;
v000002c035e3a150_0 .net "sda_in_tb", 0 0, L_000002c035e3c840;  1 drivers
v000002c035e3b9b0_0 .net "sda_oe_tb", 0 0, L_000002c035e3db00;  1 drivers
v000002c035e3a8d0_0 .var "sda_out_tb", 0 0;
v000002c035e3bcd0_0 .var "ui_in_tb", 7 0;
v000002c035e3b870_0 .net "uio_oe_tb", 7 0, L_000002c035e3cca0;  1 drivers
v000002c035e3b230_0 .net "uio_out_tb", 7 0, L_000002c035e3cf20;  1 drivers
v000002c035e3a290_0 .net "uo_out_tb", 7 0, L_000002c035dd2bf0;  1 drivers
L_000002c035e3cc00 .concat [ 1 1 6 0], v000002c035e3ab50_0, v000002c035e3a8d0_0, L_000002c035e524e0;
L_000002c035e3d4c0 .part L_000002c035e3d420, 2, 6;
L_000002c035e3c840 .part L_000002c035e3d420, 1, 1;
L_000002c035e3c8e0 .part L_000002c035e3d420, 0, 1;
L_000002c035e3c200 .part L_000002c035e3dd80, 2, 6;
L_000002c035e3db00 .part L_000002c035e3dd80, 1, 1;
L_000002c035e3d1a0 .part L_000002c035e3dd80, 0, 1;
L_000002c035e3cf20 .concat [ 1 1 6 0], L_000002c035e3c8e0, o000002c035df4a48, L_000002c035e3d4c0;
L_000002c035e3cca0 .concat [ 1 1 6 0], L_000002c035e3d1a0, o000002c035df4a78, L_000002c035e3c200;
S_000002c035dc5600 .scope module, "dut" "tt_um_jk2102" 2 15, 3 4 0, S_000002c035dee2d0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "ui_in";
    .port_info 1 /OUTPUT 8 "uo_out";
    .port_info 2 /INPUT 8 "uio_in";
    .port_info 3 /OUTPUT 8 "uio_out";
    .port_info 4 /OUTPUT 8 "uio_oe";
    .port_info 5 /INPUT 1 "ena";
    .port_info 6 /INPUT 1 "clk";
    .port_info 7 /INPUT 1 "rst_n";
L_000002c035dd2cd0 .functor AND 1, v000002c035e3b690_0, L_000002c035e3add0, C4<1>, C4<1>;
L_000002c035e52018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002c035e381e0_0 .net/2u *"_ivl_0", 0 0, L_000002c035e52018;  1 drivers
L_000002c035e520f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002c035e386e0_0 .net/2u *"_ivl_21", 0 0, L_000002c035e520f0;  1 drivers
L_000002c035e52138 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002c035e399a0_0 .net/2u *"_ivl_23", 0 0, L_000002c035e52138;  1 drivers
L_000002c035e52180 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002c035e39cc0_0 .net/2u *"_ivl_25", 0 0, L_000002c035e52180;  1 drivers
L_000002c035e521c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002c035e39d60_0 .net/2u *"_ivl_27", 0 0, L_000002c035e521c8;  1 drivers
L_000002c035e52210 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002c035e38280_0 .net/2u *"_ivl_29", 0 0, L_000002c035e52210;  1 drivers
L_000002c035e52258 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002c035e39900_0 .net/2u *"_ivl_31", 0 0, L_000002c035e52258;  1 drivers
L_000002c035e522a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002c035e38320_0 .net/2u *"_ivl_33", 0 0, L_000002c035e522a0;  1 drivers
L_000002c035e522e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002c035e392c0_0 .net/2u *"_ivl_37", 0 0, L_000002c035e522e8;  1 drivers
L_000002c035e52330 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002c035e394a0_0 .net/2u *"_ivl_39", 0 0, L_000002c035e52330;  1 drivers
L_000002c035e52378 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002c035e38460_0 .net/2u *"_ivl_41", 0 0, L_000002c035e52378;  1 drivers
L_000002c035e523c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002c035e38aa0_0 .net/2u *"_ivl_43", 0 0, L_000002c035e523c0;  1 drivers
L_000002c035e52408 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002c035e383c0_0 .net/2u *"_ivl_45", 0 0, L_000002c035e52408;  1 drivers
L_000002c035e52450 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002c035e39540_0 .net/2u *"_ivl_47", 0 0, L_000002c035e52450;  1 drivers
v000002c035e38fa0_0 .net *"_ivl_50", 0 0, L_000002c035e3d100;  1 drivers
L_000002c035e52498 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002c035e39680_0 .net/2u *"_ivl_51", 0 0, L_000002c035e52498;  1 drivers
L_000002c035e52060 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v000002c035e39720_0 .net *"_ivl_7", 3 0, L_000002c035e52060;  1 drivers
v000002c035e38500_0 .net "clk", 0 0, v000002c035e3bb90_0;  1 drivers
v000002c035e388c0_0 .net "clk_div", 0 0, L_000002c035e3c160;  1 drivers
v000002c035e385a0_0 .net "count", 15 0, L_000002c035e3aab0;  1 drivers
v000002c035e38640_0 .net "count_done", 15 0, L_000002c035dd26b0;  1 drivers
v000002c035e38780_0 .net "div_clk", 0 0, L_000002c035e3bd70;  1 drivers
o000002c035df3d58 .functor BUFZ 1, C4<z>; HiZ drive
v000002c035e390e0_0 .net "done", 0 0, o000002c035df3d58;  0 drivers
v000002c035e38820_0 .net "ena", 0 0, v000002c035e3b690_0;  1 drivers
v000002c035e38960_0 .net "period", 15 0, L_000002c035e3a330;  1 drivers
v000002c035e3bf50_0 .net "pulse_out", 0 0, L_000002c035dd2aa0;  1 drivers
v000002c035e3aa10_0 .net "reg_data_addr", 7 0, v000002c035de61c0_0;  1 drivers
v000002c035e3be10_0 .net "reg_data_in", 7 0, L_000002c035dd2a30;  1 drivers
v000002c035e3ae70_0 .net "reg_data_out", 7 0, v000002c035de7980_0;  1 drivers
v000002c035e3baf0_0 .net "reg_write", 0 0, v000002c035de7160_0;  1 drivers
v000002c035e3afb0_0 .net "rst_n", 0 0, v000002c035e3af10_0;  1 drivers
v000002c035e3abf0_0 .net "rstn_int", 0 0, L_000002c035e3b0f0;  1 drivers
v000002c035e3b730_0 .net "run_controller", 0 0, L_000002c035dd2cd0;  1 drivers
v000002c035e3beb0_0 .net "run_ppt", 0 0, L_000002c035e3add0;  1 drivers
v000002c035e3ad30_0 .net "scl", 0 0, L_000002c035e3cac0;  1 drivers
v000002c035e3a6f0_0 .net "sda", 0 0, L_000002c035e3dec0;  1 drivers
v000002c035e3a5b0_0 .net "sda_out", 0 0, v000002c035de75c0_0;  1 drivers
o000002c035df46e8 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v000002c035e3a1f0_0 .net "top_count", 15 0, o000002c035df46e8;  0 drivers
v000002c035e3a3d0_0 .net "ui_in", 7 0, v000002c035e3bcd0_0;  1 drivers
v000002c035e3a650_0 .net "uio_in", 7 0, L_000002c035e3cc00;  1 drivers
v000002c035e3b4b0_0 .net "uio_oe", 7 0, L_000002c035e3dd80;  1 drivers
v000002c035e3b7d0_0 .net "uio_out", 7 0, L_000002c035e3d420;  1 drivers
v000002c035e3ba50_0 .net "uo_out", 7 0, L_000002c035dd2bf0;  alias, 1 drivers
v000002c035e3b550_0 .net "width", 15 0, L_000002c035e3a970;  1 drivers
L_000002c035e3b0f0 .functor MUXZ 1, L_000002c035e52018, v000002c035e3af10_0, v000002c035e3b690_0, C4<>;
L_000002c035e3b370 .concat [ 1 4 0 0], L_000002c035e3c160, L_000002c035e52060;
L_000002c035e3b050 .part v000002c035de61c0_0, 0, 4;
L_000002c035e3c160 .part L_000002c035e3bc30, 0, 1;
L_000002c035e3c700 .part o000002c035df46e8, 8, 8;
L_000002c035e3cac0 .part L_000002c035e3cc00, 0, 1;
L_000002c035e3dec0 .part L_000002c035e3cc00, 1, 1;
LS_000002c035e3d420_0_0 .concat [ 1 1 1 1], L_000002c035e522a0, v000002c035de75c0_0, L_000002c035e52258, L_000002c035e52210;
LS_000002c035e3d420_0_4 .concat [ 1 1 1 1], L_000002c035e521c8, L_000002c035e52180, L_000002c035e52138, L_000002c035e520f0;
L_000002c035e3d420 .concat [ 4 4 0 0], LS_000002c035e3d420_0_0, LS_000002c035e3d420_0_4;
L_000002c035e3d100 .reduce/nor v000002c035de75c0_0;
LS_000002c035e3dd80_0_0 .concat [ 1 1 1 1], L_000002c035e52498, L_000002c035e3d100, L_000002c035e52450, L_000002c035e52408;
LS_000002c035e3dd80_0_4 .concat [ 1 1 1 1], L_000002c035e523c0, L_000002c035e52378, L_000002c035e52330, L_000002c035e522e8;
L_000002c035e3dd80 .concat [ 4 4 0 0], LS_000002c035e3dd80_0_0, LS_000002c035e3dd80_0_4;
S_000002c035dc5790 .scope module, "clk_div_inst" "clock_divider" 3 30, 4 3 0, S_000002c035dc5600;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 5 "sel";
    .port_info 3 /OUTPUT 1 "clk_out";
v000002c035de6080_0 .net "clk", 0 0, v000002c035e3bb90_0;  alias, 1 drivers
v000002c035de7e80_0 .net "clk_out", 0 0, L_000002c035e3bd70;  alias, 1 drivers
v000002c035de7020_0 .var "counter", 31 0;
v000002c035de7ca0_0 .net "rst_n", 0 0, L_000002c035e3b0f0;  alias, 1 drivers
v000002c035de78e0_0 .net "sel", 4 0, L_000002c035e3b370;  1 drivers
E_000002c035ddee40/0 .event negedge, v000002c035de7ca0_0;
E_000002c035ddee40/1 .event posedge, v000002c035de6080_0;
E_000002c035ddee40 .event/or E_000002c035ddee40/0, E_000002c035ddee40/1;
L_000002c035e3bd70 .part/v v000002c035de7020_0, L_000002c035e3b370, 1;
S_000002c035dba900 .scope module, "i2c_slave_inst" "i2c_slave" 3 38, 5 3 0, S_000002c035dc5600;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "scl";
    .port_info 1 /INPUT 1 "sda";
    .port_info 2 /OUTPUT 1 "sda_out";
    .port_info 3 /INPUT 1 "rstn";
    .port_info 4 /INPUT 8 "reg_data_in";
    .port_info 5 /OUTPUT 8 "reg_data_out";
    .port_info 6 /OUTPUT 8 "reg_data_addr";
    .port_info 7 /OUTPUT 1 "reg_write";
P_000002c035dbaa90 .param/l "ACK_ADDR" 1 5 20, C4<011>;
P_000002c035dbaac8 .param/l "ACK_DATA" 1 5 23, C4<110>;
P_000002c035dbab00 .param/l "ADDR" 1 5 19, C4<010>;
P_000002c035dbab38 .param/l "IDLE" 1 5 17, C4<000>;
P_000002c035dbab70 .param/l "READ" 1 5 21, C4<100>;
P_000002c035dbaba8 .param/l "START" 1 5 18, C4<001>;
P_000002c035dbabe0 .param/l "STOPorSTART" 1 5 24, C4<111>;
P_000002c035dbac18 .param/l "WRITE" 1 5 22, C4<101>;
v000002c035de73e0_0 .var "bit_count", 2 0;
v000002c035de7d40_0 .var "data_in", 7 0;
v000002c035de77a0_0 .var "data_out", 7 0;
v000002c035de6760_0 .var "next_bit_count", 2 0;
v000002c035de68a0_0 .var "next_state", 2 0;
v000002c035de6940_0 .var "reg_addr_or_data", 0 0;
v000002c035de61c0_0 .var "reg_data_addr", 7 0;
v000002c035de69e0_0 .net "reg_data_in", 7 0, L_000002c035dd2a30;  alias, 1 drivers
v000002c035de7980_0 .var "reg_data_out", 7 0;
v000002c035de7160_0 .var "reg_write", 0 0;
v000002c035de6d00_0 .net "rstn", 0 0, L_000002c035e3b0f0;  alias, 1 drivers
v000002c035de6ee0_0 .net "scl", 0 0, L_000002c035e3cac0;  alias, 1 drivers
v000002c035de6f80_0 .net "sda", 0 0, L_000002c035e3dec0;  alias, 1 drivers
v000002c035de75c0_0 .var "sda_out", 0 0;
v000002c035de70c0_0 .var "sda_read", 0 0;
v000002c035de7200_0 .var "slave_address", 6 0;
v000002c035de6120_0 .var "start_pattern", 0 0;
v000002c035de7a20_0 .var "state", 2 0;
v000002c035de7ac0_0 .var "stop_pattern", 0 0;
E_000002c035ddf080/0 .event anyedge, v000002c035de7ac0_0, v000002c035de6120_0, v000002c035de77a0_0, v000002c035de7d40_0;
E_000002c035ddf080/1 .event anyedge, v000002c035de73e0_0, v000002c035de6f80_0, v000002c035de7a20_0;
E_000002c035ddf080 .event/or E_000002c035ddf080/0, E_000002c035ddf080/1;
E_000002c035ddf480/0 .event negedge, v000002c035de7ca0_0;
E_000002c035ddf480/1 .event posedge, v000002c035de6ee0_0;
E_000002c035ddf480 .event/or E_000002c035ddf480/0, E_000002c035ddf480/1;
E_000002c035ddf6c0 .event negedge, v000002c035de7ca0_0, v000002c035de6ee0_0;
E_000002c035ddc480/0 .event negedge, v000002c035de7ca0_0;
E_000002c035ddc480/1 .event posedge, v000002c035de6f80_0;
E_000002c035ddc480 .event/or E_000002c035ddc480/0, E_000002c035ddc480/1;
E_000002c035ddc600 .event negedge, v000002c035de7ca0_0, v000002c035de6f80_0;
S_000002c035d94050 .scope module, "pulse_counter_inst" "pulse_counter" 3 89, 6 2 0, S_000002c035dc5600;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "in_pulse";
    .port_info 3 /INPUT 1 "run";
    .port_info 4 /OUTPUT 16 "count";
L_000002c035dd26b0 .functor BUFZ 16, v000002c035de7660_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v000002c035de72a0_0 .net "clk", 0 0, L_000002c035e3bd70;  alias, 1 drivers
v000002c035de7f20_0 .net "count", 15 0, L_000002c035dd26b0;  alias, 1 drivers
v000002c035de7340_0 .net "in_pulse", 0 0, L_000002c035dd2aa0;  alias, 1 drivers
v000002c035de6300_0 .var "prev_pulse", 0 0;
v000002c035de7660_0 .var "pulse_count", 15 0;
v000002c035de7b60_0 .net "rst_n", 0 0, L_000002c035e3b0f0;  alias, 1 drivers
v000002c035de7c00_0 .net "run", 0 0, L_000002c035dd2cd0;  alias, 1 drivers
E_000002c035ddbe00/0 .event negedge, v000002c035de7ca0_0;
E_000002c035ddbe00/1 .event posedge, v000002c035de7e80_0;
E_000002c035ddbe00 .event/or E_000002c035ddbe00/0, E_000002c035ddbe00/1;
S_000002c035d941e0 .scope module, "pulse_gen_inst" "pulse_generator" 3 79, 7 3 0, S_000002c035dc5600;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "run";
    .port_info 3 /INPUT 16 "pulse_period";
    .port_info 4 /INPUT 16 "pulse_width";
    .port_info 5 /OUTPUT 1 "pulse_out";
L_000002c035dd2aa0 .functor BUFZ 1, v000002c035dd7780_0, C4<0>, C4<0>, C4<0>;
v000002c035dd7460_0 .net "clk", 0 0, L_000002c035e3bd70;  alias, 1 drivers
v000002c035dd76e0_0 .var "counter", 15 0;
v000002c035dd7780_0 .var "pulse_active", 0 0;
v000002c035dd78c0_0 .net "pulse_out", 0 0, L_000002c035dd2aa0;  alias, 1 drivers
v000002c035dd7aa0_0 .net "pulse_period", 15 0, L_000002c035e3a330;  alias, 1 drivers
v000002c035dd7b40_0 .net "pulse_width", 15 0, L_000002c035e3a970;  alias, 1 drivers
v000002c035e39ea0_0 .net "rst_n", 0 0, L_000002c035e3b0f0;  alias, 1 drivers
v000002c035e38a00_0 .net "run", 0 0, L_000002c035dd2cd0;  alias, 1 drivers
S_000002c035d99cd0 .scope module, "sync_inst" "synchronizer" 3 71, 8 3 0, S_000002c035dc5600;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 8 "in_data";
    .port_info 3 /OUTPUT 8 "out_data";
P_000002c035ddb840 .param/l "WIDTH" 0 8 9, +C4<00000000000000000000000000001000>;
L_000002c035dd2bf0 .functor BUFZ 8, v000002c035e39ae0_0, C4<00000000>, C4<00000000>, C4<00000000>;
v000002c035e38be0_0 .net "clk", 0 0, L_000002c035e3bd70;  alias, 1 drivers
v000002c035e39f40_0 .net "in_data", 7 0, L_000002c035e3c700;  1 drivers
v000002c035e38c80_0 .net "out_data", 7 0, L_000002c035dd2bf0;  alias, 1 drivers
v000002c035e39860_0 .net "rst_n", 0 0, L_000002c035e3b0f0;  alias, 1 drivers
v000002c035e397c0_0 .var "stage1", 7 0;
v000002c035e39ae0_0 .var "stage2", 7 0;
S_000002c035d99e60 .scope module, "u_register_map" "register_map" 3 52, 9 3 0, S_000002c035dc5600;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "address";
    .port_info 1 /INPUT 8 "data_in";
    .port_info 2 /OUTPUT 8 "data_out";
    .port_info 3 /INPUT 1 "write_enable";
    .port_info 4 /INPUT 1 "clk";
    .port_info 5 /INPUT 1 "rstn";
    .port_info 6 /OUTPUT 5 "clk_div";
    .port_info 7 /OUTPUT 16 "period";
    .port_info 8 /OUTPUT 16 "width";
    .port_info 9 /OUTPUT 16 "count";
    .port_info 10 /OUTPUT 1 "run_ppt";
    .port_info 11 /INPUT 16 "count_done";
    .port_info 12 /INPUT 1 "done";
L_000002c035dd2a30 .functor BUFZ 8, L_000002c035e3b910, C4<00000000>, C4<00000000>, C4<00000000>;
v000002c035e39e00_0 .net *"_ivl_0", 7 0, L_000002c035e3b910;  1 drivers
v000002c035e39fe0_0 .net *"_ivl_2", 5 0, L_000002c035e3b410;  1 drivers
L_000002c035e520a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002c035e38d20_0 .net *"_ivl_5", 1 0, L_000002c035e520a8;  1 drivers
v000002c035e395e0_0 .net "address", 3 0, L_000002c035e3b050;  1 drivers
v000002c035e39a40_0 .net "clk", 0 0, L_000002c035e3cac0;  alias, 1 drivers
v000002c035e39360_0 .net "clk_div", 4 0, L_000002c035e3bc30;  1 drivers
v000002c035e38b40_0 .net "count", 15 0, L_000002c035e3aab0;  alias, 1 drivers
v000002c035e38dc0_0 .net "count_done", 15 0, L_000002c035dd26b0;  alias, 1 drivers
v000002c035e39220_0 .net "data_in", 7 0, v000002c035de7980_0;  alias, 1 drivers
v000002c035e38f00_0 .net "data_out", 7 0, L_000002c035dd2a30;  alias, 1 drivers
v000002c035e39b80_0 .net "done", 0 0, o000002c035df3d58;  alias, 0 drivers
v000002c035e39040 .array "memory", 0 15, 7 0;
v000002c035e39180_0 .net "period", 15 0, L_000002c035e3a330;  alias, 1 drivers
v000002c035e38e60_0 .net "rstn", 0 0, L_000002c035e3b0f0;  alias, 1 drivers
v000002c035e39400_0 .net "run_ppt", 0 0, L_000002c035e3add0;  alias, 1 drivers
v000002c035e38140_0 .net "width", 15 0, L_000002c035e3a970;  alias, 1 drivers
v000002c035e39c20_0 .net "write_enable", 0 0, v000002c035de7160_0;  alias, 1 drivers
L_000002c035e3b910 .array/port v000002c035e39040, L_000002c035e3b410;
L_000002c035e3b410 .concat [ 4 2 0 0], L_000002c035e3b050, L_000002c035e520a8;
v000002c035e39040_0 .array/port v000002c035e39040, 0;
L_000002c035e3bc30 .part v000002c035e39040_0, 0, 5;
v000002c035e39040_1 .array/port v000002c035e39040, 1;
v000002c035e39040_2 .array/port v000002c035e39040, 2;
L_000002c035e3a330 .concat [ 8 8 0 0], v000002c035e39040_1, v000002c035e39040_2;
v000002c035e39040_3 .array/port v000002c035e39040, 3;
v000002c035e39040_4 .array/port v000002c035e39040, 4;
L_000002c035e3a970 .concat [ 8 8 0 0], v000002c035e39040_3, v000002c035e39040_4;
v000002c035e39040_5 .array/port v000002c035e39040, 5;
v000002c035e39040_6 .array/port v000002c035e39040, 6;
L_000002c035e3aab0 .concat [ 8 8 0 0], v000002c035e39040_5, v000002c035e39040_6;
v000002c035e39040_7 .array/port v000002c035e39040, 7;
L_000002c035e3add0 .part v000002c035e39040_7, 0, 1;
S_000002c035d9d6d0 .scope task, "send_byte" "send_byte" 2 130, 2 130 0, S_000002c035dee2d0;
 .timescale 0 0;
v000002c035e3a470_0 .var "data", 7 0;
v000002c035e3b190_0 .var/i "i", 31 0;
TD_tb_tt_um_jk2102.send_byte ;
    %pushi/vec4 7, 0, 32;
    %store/vec4 v000002c035e3b190_0, 0, 32;
T_0.0 ;
    %load/vec4 v000002c035e3b190_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz T_0.1, 5;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002c035e3ab50_0, 0, 1;
    %load/vec4 v000002c035e3a470_0;
    %load/vec4 v000002c035e3b190_0;
    %part/s 1;
    %store/vec4 v000002c035e3a8d0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002c035e3ab50_0, 0, 1;
    %load/vec4 v000002c035e3b190_0;
    %subi 1, 0, 32;
    %store/vec4 v000002c035e3b190_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002c035e3ab50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002c035e3a8d0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002c035e3ab50_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002c035e3ab50_0, 0, 1;
    %end;
    .scope S_000002c035dc5790;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002c035de7020_0, 0, 32;
    %end;
    .thread T_1;
    .scope S_000002c035dc5790;
T_2 ;
    %wait E_000002c035ddee40;
    %load/vec4 v000002c035de7ca0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002c035de7020_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v000002c035de7020_0;
    %addi 1, 0, 32;
    %assign/vec4 v000002c035de7020_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000002c035dba900;
T_3 ;
    %pushi/vec4 90, 0, 7;
    %store/vec4 v000002c035de7200_0, 0, 7;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v000002c035de73e0_0, 0, 3;
    %end;
    .thread T_3;
    .scope S_000002c035dba900;
T_4 ;
    %wait E_000002c035ddc600;
    %load/vec4 v000002c035de6d00_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002c035de6120_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000002c035de6ee0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002c035de6120_0, 0;
    %jmp T_4.3;
T_4.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002c035de6120_0, 0;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_000002c035dba900;
T_5 ;
    %wait E_000002c035ddc480;
    %load/vec4 v000002c035de6d00_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002c035de7ac0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v000002c035de6ee0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002c035de7ac0_0, 0;
    %jmp T_5.3;
T_5.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002c035de7ac0_0, 0;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_000002c035dba900;
T_6 ;
    %wait E_000002c035ddf6c0;
    %load/vec4 v000002c035de6d00_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000002c035de7a20_0, 0;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v000002c035de73e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002c035de75c0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000002c035de61c0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000002c035de7980_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002c035de6940_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002c035de7160_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v000002c035de68a0_0;
    %assign/vec4 v000002c035de7a20_0, 0;
    %load/vec4 v000002c035de6760_0;
    %assign/vec4 v000002c035de73e0_0, 0;
    %load/vec4 v000002c035de70c0_0;
    %assign/vec4 v000002c035de75c0_0, 0;
    %load/vec4 v000002c035de7a20_0;
    %cmpi/e 2, 0, 3;
    %jmp/0xz  T_6.2, 4;
    %load/vec4 v000002c035de69e0_0;
    %assign/vec4 v000002c035de77a0_0, 0;
T_6.2 ;
    %load/vec4 v000002c035de7a20_0;
    %cmpi/e 6, 0, 3;
    %jmp/0xz  T_6.4, 4;
    %load/vec4 v000002c035de6940_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.6, 8;
    %load/vec4 v000002c035de7d40_0;
    %assign/vec4 v000002c035de61c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002c035de7160_0, 0;
    %jmp T_6.7;
T_6.6 ;
    %load/vec4 v000002c035de7d40_0;
    %assign/vec4 v000002c035de7980_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002c035de7160_0, 0;
T_6.7 ;
    %load/vec4 v000002c035de6940_0;
    %nor/r;
    %assign/vec4 v000002c035de6940_0, 0;
    %jmp T_6.5;
T_6.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002c035de7160_0, 0;
T_6.5 ;
    %load/vec4 v000002c035de7a20_0;
    %pushi/vec4 4, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000002c035de68a0_0;
    %pushi/vec4 7, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.8, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002c035de6940_0, 0;
T_6.8 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_000002c035dba900;
T_7 ;
    %wait E_000002c035ddf480;
    %load/vec4 v000002c035de6d00_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000002c035de7d40_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v000002c035de7a20_0;
    %pushi/vec4 2, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000002c035de7a20_0;
    %pushi/vec4 5, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v000002c035de6f80_0;
    %ix/load 5, 0, 0;
    %ix/getv 4, v000002c035de73e0_0;
    %assign/vec4/off/d v000002c035de7d40_0, 4, 5;
T_7.2 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_000002c035dba900;
T_8 ;
    %wait E_000002c035ddf080;
    %load/vec4 v000002c035de7a20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000002c035de68a0_0, 0, 3;
    %jmp T_8.9;
T_8.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002c035de70c0_0, 0, 1;
    %load/vec4 v000002c035de6120_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.10, 8;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v000002c035de68a0_0, 0, 3;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v000002c035de6760_0, 0, 3;
    %jmp T_8.11;
T_8.10 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000002c035de68a0_0, 0, 3;
T_8.11 ;
    %jmp T_8.9;
T_8.1 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v000002c035de68a0_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000002c035de6760_0, 0, 3;
    %jmp T_8.9;
T_8.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002c035de70c0_0, 0, 1;
    %load/vec4 v000002c035de73e0_0;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_8.12, 4;
    %load/vec4 v000002c035de7d40_0;
    %parti/s 7, 1, 2;
    %load/vec4 v000002c035de7200_0;
    %cmp/e;
    %jmp/0xz  T_8.14, 4;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v000002c035de68a0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002c035de70c0_0, 0, 1;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v000002c035de6760_0, 0, 3;
    %jmp T_8.15;
T_8.14 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000002c035de68a0_0, 0, 3;
T_8.15 ;
    %jmp T_8.13;
T_8.12 ;
    %load/vec4 v000002c035de73e0_0;
    %subi 1, 0, 3;
    %store/vec4 v000002c035de6760_0, 0, 3;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v000002c035de68a0_0, 0, 3;
T_8.13 ;
    %jmp T_8.9;
T_8.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002c035de70c0_0, 0, 1;
    %load/vec4 v000002c035de7d40_0;
    %parti/s 1, 0, 2;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_8.16, 4;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v000002c035de68a0_0, 0, 3;
    %jmp T_8.17;
T_8.16 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v000002c035de68a0_0, 0, 3;
    %load/vec4 v000002c035de77a0_0;
    %load/vec4 v000002c035de73e0_0;
    %part/u 1;
    %store/vec4 v000002c035de70c0_0, 0, 1;
    %load/vec4 v000002c035de73e0_0;
    %subi 1, 0, 3;
    %store/vec4 v000002c035de6760_0, 0, 3;
T_8.17 ;
    %jmp T_8.9;
T_8.4 ;
    %load/vec4 v000002c035de77a0_0;
    %load/vec4 v000002c035de73e0_0;
    %part/u 1;
    %store/vec4 v000002c035de70c0_0, 0, 1;
    %load/vec4 v000002c035de73e0_0;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_8.18, 4;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v000002c035de68a0_0, 0, 3;
    %jmp T_8.19;
T_8.18 ;
    %load/vec4 v000002c035de73e0_0;
    %subi 1, 0, 3;
    %store/vec4 v000002c035de6760_0, 0, 3;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v000002c035de68a0_0, 0, 3;
T_8.19 ;
    %jmp T_8.9;
T_8.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002c035de70c0_0, 0, 1;
    %load/vec4 v000002c035de73e0_0;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_8.20, 4;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v000002c035de68a0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002c035de70c0_0, 0, 1;
    %jmp T_8.21;
T_8.20 ;
    %load/vec4 v000002c035de73e0_0;
    %subi 1, 0, 3;
    %store/vec4 v000002c035de6760_0, 0, 3;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v000002c035de68a0_0, 0, 3;
T_8.21 ;
    %jmp T_8.9;
T_8.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002c035de70c0_0, 0, 1;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v000002c035de68a0_0, 0, 3;
    %jmp T_8.9;
T_8.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002c035de70c0_0, 0, 1;
    %load/vec4 v000002c035de6120_0;
    %load/vec4 v000002c035de7ac0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.22, 8;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v000002c035de68a0_0, 0, 3;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v000002c035de6760_0, 0, 3;
    %jmp T_8.23;
T_8.22 ;
    %load/vec4 v000002c035de7ac0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.24, 8;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000002c035de68a0_0, 0, 3;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v000002c035de6760_0, 0, 3;
    %jmp T_8.25;
T_8.24 ;
    %load/vec4 v000002c035de6120_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.26, 8;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v000002c035de68a0_0, 0, 3;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v000002c035de6760_0, 0, 3;
    %jmp T_8.27;
T_8.26 ;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v000002c035de68a0_0, 0, 3;
T_8.27 ;
T_8.25 ;
T_8.23 ;
    %jmp T_8.9;
T_8.9 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_000002c035d99e60;
T_9 ;
    %wait E_000002c035ddf480;
    %load/vec4 v000002c035e38e60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 9, 0, 8;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002c035e39040, 0, 4;
    %pushi/vec4 128, 0, 8;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002c035e39040, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002c035e39040, 0, 4;
    %pushi/vec4 1, 0, 8;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002c035e39040, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002c035e39040, 0, 4;
    %pushi/vec4 16, 0, 8;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002c035e39040, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002c035e39040, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002c035e39040, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002c035e39040, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002c035e39040, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002c035e39040, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002c035e39040, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002c035e39040, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002c035e39040, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002c035e39040, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002c035e39040, 0, 4;
T_9.0 ;
    %load/vec4 v000002c035e39c20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v000002c035e39220_0;
    %load/vec4 v000002c035e395e0_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002c035e39040, 0, 4;
    %jmp T_9.3;
T_9.2 ;
    %load/vec4 v000002c035e38dc0_0;
    %parti/s 8, 0, 2;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002c035e39040, 0, 4;
    %load/vec4 v000002c035e38dc0_0;
    %parti/s 8, 8, 5;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002c035e39040, 0, 4;
    %pushi/vec4 0, 0, 7;
    %load/vec4 v000002c035e39b80_0;
    %concat/vec4; draw_concat_vec4
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002c035e39040, 0, 4;
T_9.3 ;
    %jmp T_9;
    .thread T_9;
    .scope S_000002c035d99cd0;
T_10 ;
    %wait E_000002c035ddbe00;
    %load/vec4 v000002c035e39860_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000002c035e397c0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000002c035e39ae0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v000002c035e39f40_0;
    %assign/vec4 v000002c035e397c0_0, 0;
    %load/vec4 v000002c035e397c0_0;
    %assign/vec4 v000002c035e39ae0_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_000002c035d941e0;
T_11 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v000002c035dd76e0_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002c035dd7780_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_000002c035d941e0;
T_12 ;
    %wait E_000002c035ddbe00;
    %load/vec4 v000002c035e39ea0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000002c035dd76e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002c035dd7780_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v000002c035e38a00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v000002c035dd76e0_0;
    %load/vec4 v000002c035dd7b40_0;
    %cmp/u;
    %jmp/0xz  T_12.4, 5;
    %load/vec4 v000002c035dd76e0_0;
    %addi 1, 0, 16;
    %assign/vec4 v000002c035dd76e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002c035dd7780_0, 0;
    %jmp T_12.5;
T_12.4 ;
    %load/vec4 v000002c035dd76e0_0;
    %load/vec4 v000002c035dd7aa0_0;
    %cmp/u;
    %jmp/0xz  T_12.6, 5;
    %load/vec4 v000002c035dd76e0_0;
    %addi 1, 0, 16;
    %assign/vec4 v000002c035dd76e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002c035dd7780_0, 0;
    %jmp T_12.7;
T_12.6 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000002c035dd76e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002c035dd7780_0, 0;
T_12.7 ;
T_12.5 ;
    %jmp T_12.3;
T_12.2 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000002c035dd76e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002c035dd7780_0, 0;
T_12.3 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_000002c035d94050;
T_13 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v000002c035de7660_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002c035de6300_0, 0, 1;
    %end;
    .thread T_13;
    .scope S_000002c035d94050;
T_14 ;
    %wait E_000002c035ddbe00;
    %load/vec4 v000002c035de7b60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000002c035de7660_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002c035de6300_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v000002c035de7c00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.2, 8;
    %load/vec4 v000002c035de7340_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_14.6, 9;
    %load/vec4 v000002c035de6300_0;
    %nor/r;
    %and;
T_14.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.4, 8;
    %load/vec4 v000002c035de7660_0;
    %addi 1, 0, 16;
    %assign/vec4 v000002c035de7660_0, 0;
T_14.4 ;
T_14.2 ;
    %load/vec4 v000002c035de7340_0;
    %assign/vec4 v000002c035de6300_0, 0;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_000002c035dee2d0;
T_15 ;
    %delay 5, 0;
    %load/vec4 v000002c035e3bb90_0;
    %inv;
    %store/vec4 v000002c035e3bb90_0, 0, 1;
    %jmp T_15;
    .thread T_15;
    .scope S_000002c035dee2d0;
T_16 ;
    %vpi_call 2 36 "$dumpfile", "simulation_output.vcd" {0 0 0};
    %vpi_call 2 37 "$dumpvars", 32'sb00000000000000000000000000000000, S_000002c035dc5600 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002c035e3bb90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002c035e3af10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002c035e3b690_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000002c035e3bcd0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002c035e3a8d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002c035e3ab50_0, 0, 1;
    %delay 10, 0;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002c035e3af10_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002c035e3b690_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002c035e3a8d0_0, 0, 1;
    %pushi/vec4 180, 0, 8;
    %store/vec4 v000002c035e3a470_0, 0, 8;
    %fork TD_tb_tt_um_jk2102.send_byte, S_000002c035d9d6d0;
    %join;
    %pushi/vec4 5, 0, 8;
    %store/vec4 v000002c035e3a470_0, 0, 8;
    %fork TD_tb_tt_um_jk2102.send_byte, S_000002c035d9d6d0;
    %join;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002c035e3ab50_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002c035e3a8d0_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002c035e3ab50_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002c035e3a8d0_0, 0, 1;
    %delay 25, 0;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002c035e3a8d0_0, 0, 1;
    %pushi/vec4 180, 0, 8;
    %store/vec4 v000002c035e3a470_0, 0, 8;
    %fork TD_tb_tt_um_jk2102.send_byte, S_000002c035d9d6d0;
    %join;
    %pushi/vec4 239, 0, 8;
    %store/vec4 v000002c035e3a470_0, 0, 8;
    %fork TD_tb_tt_um_jk2102.send_byte, S_000002c035d9d6d0;
    %join;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002c035e3ab50_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002c035e3a8d0_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002c035e3ab50_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002c035e3a8d0_0, 0, 1;
    %delay 25, 0;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002c035e3a8d0_0, 0, 1;
    %pushi/vec4 180, 0, 8;
    %store/vec4 v000002c035e3a470_0, 0, 8;
    %fork TD_tb_tt_um_jk2102.send_byte, S_000002c035d9d6d0;
    %join;
    %pushi/vec4 3, 0, 8;
    %store/vec4 v000002c035e3a470_0, 0, 8;
    %fork TD_tb_tt_um_jk2102.send_byte, S_000002c035d9d6d0;
    %join;
    %delay 25, 0;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002c035e3ab50_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002c035e3a8d0_0, 0, 1;
    %pushi/vec4 181, 0, 8;
    %store/vec4 v000002c035e3a470_0, 0, 8;
    %fork TD_tb_tt_um_jk2102.send_byte, S_000002c035d9d6d0;
    %join;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v000002c035e3a470_0, 0, 8;
    %fork TD_tb_tt_um_jk2102.send_byte, S_000002c035d9d6d0;
    %join;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002c035e3ab50_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002c035e3a8d0_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002c035e3ab50_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002c035e3a8d0_0, 0, 1;
    %delay 25, 0;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002c035e3b690_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002c035e3af10_0, 0, 1;
    %delay 10, 0;
    %vpi_call 2 127 "$finish" {0 0 0};
    %end;
    .thread T_16;
# The file index is used to find the file name in the following table.
:file_names 10;
    "N/A";
    "<interactive>";
    "../tb/tt_um_jk2102_tb.v";
    "../src/tt_um_jk2102.v";
    "../src/clock_divider.v";
    "../src/i2c_slave.v";
    "../src/pulse_counter.v";
    "../src/pulse_generator.v";
    "../src/synchronizer.v";
    "../src/register_map.v";
