[2024-10-26 19:28:31.974] [UGRAMM] [info] Parsed Device-Model Pragma: 
[GATE] :: GATE :: AND
[IO] :: IO :: INPUT :: OUTPUT
[2024-10-26 19:28:31.974] [UGRAMM] [info] Checking compatibility of SupportedOps of [GATE]
[2024-10-26 19:28:31.974] [UGRAMM] [info] [PASSED] The token AND found in GATE
[2024-10-26 19:28:31.974] [UGRAMM] [info] Checking compatibility of SupportedOps of [IO]
[2024-10-26 19:28:31.974] [UGRAMM] [info] [PASSED] The token INPUT found in IO
[2024-10-26 19:28:31.974] [UGRAMM] [info] [PASSED] The token OUTPUT found in IO
[2024-10-26 19:28:31.991] [DRC Checks] [info] --------------------------------------------------
[2024-10-26 19:28:31.991] [DRC Checks] [info] Executing DRC Rules Check
[2024-10-26 19:28:31.991] [DRC Checks] [info] --------------------------------------------------
[2024-10-26 19:28:31.991] [DRC Checks] [info] --------------------------------------------------
[2024-10-26 19:28:31.991] [DRC Checks] [info] DRC Passed --- Continueing to UGRAMM Mapping
[2024-10-26 19:28:31.991] [DRC Checks] [info] --------------------------------------------------
[2024-10-26 19:28:31.991] [UGRAMM] [info] ***** BEGINNING OUTER WHILE LOOP ***** ITER 1
[2024-10-26 19:28:31.991] [UGRAMM] [info] TOTAL OVERUSE: 0
[2024-10-26 19:28:31.991] [UGRAMM] [info] FRACTION OVERLAP: 0
[2024-10-26 19:28:31.991] [UGRAMM] [info] SUCCESS! :: [iterCount] :: 1 :: [frac] :: 0 :: [num_vertices(H)] :: 4
[2024-10-26 19:28:31.991] [UGRAMM] [info] ** routing for And1 | (GATE1)'s output pin :: 
[2024-10-26 19:28:31.992] [UGRAMM] [info] 	 3 	 GATE1.OUTPINA
[2024-10-26 19:28:31.992] [UGRAMM] [info] 	 4 	 REG1
[2024-10-26 19:28:31.992] [UGRAMM] [info] 	 5 	 IO3.INPINA
[2024-10-26 19:28:31.992] [UGRAMM] [info] ** routing for Input1 | (IO1)'s output pin :: 
[2024-10-26 19:28:31.992] [UGRAMM] [info] 	 8 	 IO1.OUTPINA
[2024-10-26 19:28:31.992] [UGRAMM] [info] 	 12 	 MUX1
[2024-10-26 19:28:31.992] [UGRAMM] [info] 	 14 	 GATE1.INPINA
[2024-10-26 19:28:31.992] [UGRAMM] [info] ** routing for Input2 | (IO2)'s output pin :: 
[2024-10-26 19:28:31.992] [UGRAMM] [info] 	 11 	 IO2.OUTPINA
[2024-10-26 19:28:31.992] [UGRAMM] [info] 	 13 	 MUX2
[2024-10-26 19:28:31.992] [UGRAMM] [info] 	 15 	 GATE1.INPINB
[2024-10-26 19:28:31.992] [UGRAMM] [info] ** routing for Output1 | (IO3)'s output pin :: 
[2024-10-26 19:28:31.992] [UGRAMM] [info] 	 Empty vertex model (no-fanouts for the node)
[2024-10-26 19:28:31.992] [UGRAMM] [info] Writing the positioned mapping output in file 'positioned_dot_output.dot'
[2024-10-26 19:28:31.992] [UGRAMM] [info] Writing the unpositioned mapping output in file 'unpositioned_dot_output.dot'
[2024-10-26 19:28:31.993] [UGRAMM] [info] Total time taken for [DRC] :: 0.000296 Seconds
[2024-10-26 19:28:31.993] [UGRAMM] [info] Total time taken for [mapping] :: 0.001517 Seconds
[2024-10-26 19:28:31.993] [UGRAMM] [info] Total time taken for [UGRAMM]:: 0.019274 Seconds
