<!-- This comment will put IE 6, 7 and 8 in quirks mode -->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>gem5: BaseCache Class Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javaScript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body onload='searchBox.OnSelectItem(0);'>
<!-- Generated by Doxygen 1.6.1 -->
<script type="text/javascript"><!--
var searchBox = new SearchBox("searchBox", "search",false,'Search');
--></script>
<div class="navigation" id="top">
  <div class="tabs">
    <ul>
      <li><a href="index.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="pages.html"><span>Related&nbsp;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="namespaces.html"><span>Namespaces</span></a></li>
      <li class="current"><a href="annotated.html"><span>Classes</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <img id="MSearchSelect" src="search/search.png"
             onmouseover="return searchBox.OnSearchSelectShow()"
             onmouseout="return searchBox.OnSearchSelectHide()"
             alt=""/>
        <input type="text" id="MSearchField" value="Search" accesskey="S"
             onfocus="searchBox.OnSearchFieldFocus(true)" 
             onblur="searchBox.OnSearchFieldFocus(false)" 
             onkeyup="searchBox.OnSearchFieldChange(event)"/>
        <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
        </div>
      </li>
    </ul>
  </div>
  <div class="tabs">
    <ul>
      <li><a href="annotated.html"><span>Class&nbsp;List</span></a></li>
      <li><a href="classes.html"><span>Class&nbsp;Index</span></a></li>
      <li><a href="hierarchy.html"><span>Class&nbsp;Hierarchy</span></a></li>
      <li><a href="functions.html"><span>Class&nbsp;Members</span></a></li>
    </ul>
  </div>
</div>
<div class="contents">
<h1>BaseCache Class Reference</h1><!-- doxytag: class="BaseCache" --><!-- doxytag: inherits="MemObject" -->
<p>A basic cache interface.  
<a href="#_details">More...</a></p>

<p><code>#include &lt;<a class="el" href="mem_2cache_2base_8hh_source.html">base.hh</a>&gt;</code></p>
<div class="dynheader">
Inheritance diagram for BaseCache:</div>
<div class="dynsection">
 <div class="center">
  <img src="classBaseCache.gif" usemap="#BaseCache_map" alt=""/>
  <map id="BaseCache_map" name="BaseCache_map">
<area href="classMemObject.html" alt="MemObject" shape="rect" coords="105,168,200,192"/>
<area href="classClockedObject.html" alt="ClockedObject" shape="rect" coords="105,112,200,136"/>
<area href="classSimObject.html" alt="SimObject" shape="rect" coords="105,56,200,80"/>
<area href="classEventManager.html" alt="EventManager" shape="rect" coords="0,0,95,24"/>
<area href="classSerializable.html" alt="Serializable" shape="rect" coords="105,0,200,24"/>
<area href="classDrainable.html" alt="Drainable" shape="rect" coords="210,0,305,24"/>
<area href="classCache.html" alt="Cache" shape="rect" coords="105,280,200,304"/>
</map>
 </div>
</div>

<p><a href="classBaseCache-members.html">List of all members.</a></p>
<table border="0" cellpadding="0" cellspacing="0">
<tr><td colspan="2"><h2>Classes</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">class &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseCache_1_1CacheMasterPort.html">CacheMasterPort</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">A cache master port is used for the memory-side port of the cache, and in addition to the basic timing port that only sends response packets through a transmit list, it also offers the ability to schedule and send request packets (requests &amp; writebacks).  <a href="classBaseCache_1_1CacheMasterPort.html#_details">More...</a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">class &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseCache_1_1CacheSlavePort.html">CacheSlavePort</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">A cache slave port is used for the CPU-side port of the cache, and it is basically a simple timing port that uses a transmit list for responses to the CPU (or connected master).  <a href="classBaseCache_1_1CacheSlavePort.html#_details">More...</a><br/></td></tr>
<tr><td colspan="2"><h2>Public Types</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">enum &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseCache.html#ab7498d1d026342fb73c3a8e2a2f54d55">BlockedCause</a> { <a class="el" href="classBaseCache.html#ab7498d1d026342fb73c3a8e2a2f54d55aaed69709886665d01ed82df7f5e4fedf">Blocked_NoMSHRs</a> =  MSHRQueue_MSHRs, 
<a class="el" href="classBaseCache.html#ab7498d1d026342fb73c3a8e2a2f54d55a0a82b0d7a2689437a1f689ac1b0d2644">Blocked_NoWBBuffers</a> =  MSHRQueue_WriteBuffer, 
<a class="el" href="classBaseCache.html#ab7498d1d026342fb73c3a8e2a2f54d55adc0dffbb9c1530f39717a29958eb6df9">Blocked_NoTargets</a>, 
<a class="el" href="classBaseCache.html#ab7498d1d026342fb73c3a8e2a2f54d55ad6743e83ea734f3b1ba10453d66aff3e">NUM_BLOCKED_CAUSES</a>
 }</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight"><p>Reasons for caches to be blocked. </p>
 <a href="classBaseCache.html#ab7498d1d026342fb73c3a8e2a2f54d55">More...</a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">enum &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseCache.html#a5e38457fdb4cead14a0df59dec3d1436">RequestCause</a> { <a class="el" href="classBaseCache.html#a5e38457fdb4cead14a0df59dec3d1436a0ffa968247c1ad67d26c75db4af5464a">Request_MSHR</a> =  MSHRQueue_MSHRs, 
<a class="el" href="classBaseCache.html#a5e38457fdb4cead14a0df59dec3d1436a5b48c2696aad2f296aeba66ab4249fda">Request_WB</a> =  MSHRQueue_WriteBuffer, 
<a class="el" href="classBaseCache.html#a5e38457fdb4cead14a0df59dec3d1436a1af45cd349b8eba88b2e3092facfe8ec">Request_PF</a>, 
<a class="el" href="classBaseCache.html#a5e38457fdb4cead14a0df59dec3d1436ab669fbf86d8c22f7ccc8783b62ddfd5c">NUM_REQUEST_CAUSES</a>
 }</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight"><p>Reasons for cache to request a bus. </p>
 <a href="classBaseCache.html#a5e38457fdb4cead14a0df59dec3d1436">More...</a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">typedef BaseCacheParams&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseCache.html#a3d59d3bdf82bf66b06fca0819ebb8eae">Params</a></td></tr>
<tr><td colspan="2"><h2>Public Member Functions</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">virtual void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseCache.html#aec8565e7e41af56ce83040ca060c9713">regStats</a> ()</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Register stats for this object.  <a href="#aec8565e7e41af56ce83040ca060c9713"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseCache.html#af7d72e00254991adfcaca8fcd86a265d">BaseCache</a> (const <a class="el" href="classBaseCache.html#a3d59d3bdf82bf66b06fca0819ebb8eae">Params</a> *p)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseCache.html#ac478c17d31d42cc43836e6eeec728820">~BaseCache</a> ()</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">virtual void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseCache.html#a915871d024152ed7f995e16d86424c8c">init</a> ()</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight"><a class="el" href="classBaseCache.html#a915871d024152ed7f995e16d86424c8c" title="init() is called after all C++ SimObjects have been created and all ports are connected...">init()</a> is called after all C++ SimObjects have been created and all ports are connected.  <a href="#a915871d024152ed7f995e16d86424c8c"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classBaseMasterPort.html">BaseMasterPort</a> &amp;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseCache.html#a298a7064f970f6e7045ffeec6ea170a4">getMasterPort</a> (const std::string &amp;if_name, <a class="el" href="base_2types_8hh.html#acef4d7d41cb21fdc252e20c04cd7bb8e">PortID</a> idx=<a class="el" href="base_2types_8hh.html#a65bf40f138cf863f0c5e2d8ca1144126">InvalidPortID</a>)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Get a master port with a given name and index.  <a href="#a298a7064f970f6e7045ffeec6ea170a4"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classBaseSlavePort.html">BaseSlavePort</a> &amp;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseCache.html#aa29909ce8b79d470d655ba422446448f">getSlavePort</a> (const std::string &amp;if_name, <a class="el" href="base_2types_8hh.html#acef4d7d41cb21fdc252e20c04cd7bb8e">PortID</a> idx=<a class="el" href="base_2types_8hh.html#a65bf40f138cf863f0c5e2d8ca1144126">InvalidPortID</a>)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Get a slave port with a given name and index.  <a href="#aa29909ce8b79d470d655ba422446448f"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">unsigned&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseCache.html#a5ded66b855ea494316f15840d6503e97">getBlockSize</a> () const </td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Query block size of a cache.  <a href="#a5ded66b855ea494316f15840d6503e97"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseCache.html#a9a4480e9d28beb37663b7e4cee880eb6">blockAlign</a> (<a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> addr) const </td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const <a class="el" href="classstd_1_1list.html">AddrRangeList</a> &amp;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseCache.html#abf32ab1d5d495813c0b37ca5a8a2b96b">getAddrRanges</a> () const </td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classMSHR.html">MSHR</a> *&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseCache.html#ac3884aef23039ff2b1acd21e87b0e78f">allocateMissBuffer</a> (<a class="el" href="classPacket.html">PacketPtr</a> pkt, <a class="el" href="base_2types_8hh.html#a5c8ed81b7d238c9083e1037ba6d61643">Tick</a> time, bool requestBus)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classMSHR.html">MSHR</a> *&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseCache.html#a3995c8ba9b13cc0e80160e46544839d0">allocateWriteBuffer</a> (<a class="el" href="classPacket.html">PacketPtr</a> pkt, <a class="el" href="base_2types_8hh.html#a5c8ed81b7d238c9083e1037ba6d61643">Tick</a> time, bool requestBus)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">bool&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseCache.html#a21ebb12c94e5c7c9b469d99116efa54e">isBlocked</a> () const </td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Returns true if the cache is blocked for accesses.  <a href="#a21ebb12c94e5c7c9b469d99116efa54e"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseCache.html#a45c4807bac491875320686b49466e042">setBlocked</a> (<a class="el" href="classBaseCache.html#ab7498d1d026342fb73c3a8e2a2f54d55">BlockedCause</a> cause)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Marks the access path of the cache as blocked for the given cause.  <a href="#a45c4807bac491875320686b49466e042"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseCache.html#a5340ffb2ce8eb1d2dc93033cba32166d">clearBlocked</a> (<a class="el" href="classBaseCache.html#ab7498d1d026342fb73c3a8e2a2f54d55">BlockedCause</a> cause)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Marks the cache as unblocked for the given cause.  <a href="#a5340ffb2ce8eb1d2dc93033cba32166d"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseCache.html#acb27da28ede2c2caf92dd2bf2433a5c2">requestMemSideBus</a> (<a class="el" href="classBaseCache.html#a5e38457fdb4cead14a0df59dec3d1436">RequestCause</a> cause, <a class="el" href="base_2types_8hh.html#a5c8ed81b7d238c9083e1037ba6d61643">Tick</a> time)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight"><a class="el" href="classRequest.html">Request</a> the master bus for the given cause and time.  <a href="#acb27da28ede2c2caf92dd2bf2433a5c2"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseCache.html#aa7886d85ea99726ad448cbf25d3b840a">deassertMemSideBusRequest</a> (<a class="el" href="classBaseCache.html#a5e38457fdb4cead14a0df59dec3d1436">RequestCause</a> cause)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Clear the master bus request for the given cause.  <a href="#aa7886d85ea99726ad448cbf25d3b840a"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">virtual unsigned int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseCache.html#a6b1f53bfd0cba2dea923811773e15ff7">drain</a> (<a class="el" href="classDrainManager.html">DrainManager</a> *dm)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Provide a default implementation of the drain interface that simply returns 0 (draining completed) and sets the drain state to Drained.  <a href="#a6b1f53bfd0cba2dea923811773e15ff7"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">virtual bool&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseCache.html#a530a46e27524e0e47694cd47ed5d9245">inCache</a> (<a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> addr, bool is_secure) const =0</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">virtual bool&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseCache.html#a28ada1cb3f973d3840d3727b72d5cfa2">inMissQueue</a> (<a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> addr, bool is_secure) const =0</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseCache.html#a7a26123ca2f1e00d27beb47c8d17ae2a">incMissCount</a> (<a class="el" href="classPacket.html">PacketPtr</a> pkt)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseCache.html#aba38be5d117cc8bbea893c098a56c670">incHitCount</a> (<a class="el" href="classPacket.html">PacketPtr</a> pkt)</td></tr>
<tr><td colspan="2"><h2>Public Attributes</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classSystem.html">System</a> *&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseCache.html#abfde4b7031bd01341cdc9919731487a2">system</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight"><a class="el" href="classSystem.html">System</a> we are currently operating in.  <a href="#abfde4b7031bd01341cdc9919731487a2"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classStats_1_1Vector.html">Stats::Vector</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CacheStatistics.html#ga153cb952138103cc07925811694be9a9">hits</a> [MemCmd::NUM_MEM_CMDS]</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Number of hits per thread for each type of command.  <a href="group__CacheStatistics.html#ga153cb952138103cc07925811694be9a9"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classStats_1_1Formula.html">Stats::Formula</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CacheStatistics.html#ga6c09034b2102fd4709cad48ad620df9b">demandHits</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Number of hits for demand accesses.  <a href="group__CacheStatistics.html#ga6c09034b2102fd4709cad48ad620df9b"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classStats_1_1Formula.html">Stats::Formula</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CacheStatistics.html#gaaa7a1bc0452e765917a69e33178e72f7">overallHits</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Number of hit for all accesses.  <a href="group__CacheStatistics.html#gaaa7a1bc0452e765917a69e33178e72f7"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classStats_1_1Vector.html">Stats::Vector</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CacheStatistics.html#ga1106ee0c9976ca179cc770e0f73b8782">misses</a> [MemCmd::NUM_MEM_CMDS]</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Number of misses per thread for each type of command.  <a href="group__CacheStatistics.html#ga1106ee0c9976ca179cc770e0f73b8782"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classStats_1_1Formula.html">Stats::Formula</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CacheStatistics.html#ga4eb4577ad6ca0589612748cff4b7f757">demandMisses</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Number of misses for demand accesses.  <a href="group__CacheStatistics.html#ga4eb4577ad6ca0589612748cff4b7f757"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classStats_1_1Formula.html">Stats::Formula</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CacheStatistics.html#gad850acb13d26080ea7400f3c2a536b8d">overallMisses</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Number of misses for all accesses.  <a href="group__CacheStatistics.html#gad850acb13d26080ea7400f3c2a536b8d"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classStats_1_1Vector.html">Stats::Vector</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CacheStatistics.html#gae7aa7a4baf8cae0158c9631b88e5d447">missLatency</a> [MemCmd::NUM_MEM_CMDS]</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Total number of cycles per thread/command spent waiting for a miss.  <a href="group__CacheStatistics.html#gae7aa7a4baf8cae0158c9631b88e5d447"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classStats_1_1Formula.html">Stats::Formula</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CacheStatistics.html#gae94703d202a2052df46b52d6fa1505ad">demandMissLatency</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Total number of cycles spent waiting for demand misses.  <a href="group__CacheStatistics.html#gae94703d202a2052df46b52d6fa1505ad"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classStats_1_1Formula.html">Stats::Formula</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CacheStatistics.html#ga7724797e6fde8643e5877014e9b1987c">overallMissLatency</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Total number of cycles spent waiting for all misses.  <a href="group__CacheStatistics.html#ga7724797e6fde8643e5877014e9b1987c"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classStats_1_1Formula.html">Stats::Formula</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CacheStatistics.html#ga46304f668099c3b3147f5c5ab0563a03">accesses</a> [MemCmd::NUM_MEM_CMDS]</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">The number of accesses per command and thread.  <a href="group__CacheStatistics.html#ga46304f668099c3b3147f5c5ab0563a03"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classStats_1_1Formula.html">Stats::Formula</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CacheStatistics.html#gac9fbf8c1abce7a12057731412002a303">demandAccesses</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">The number of demand accesses.  <a href="group__CacheStatistics.html#gac9fbf8c1abce7a12057731412002a303"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classStats_1_1Formula.html">Stats::Formula</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CacheStatistics.html#ga8a1f44b094f15cc85e79f2e1fa852d44">overallAccesses</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">The number of overall accesses.  <a href="group__CacheStatistics.html#ga8a1f44b094f15cc85e79f2e1fa852d44"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classStats_1_1Formula.html">Stats::Formula</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CacheStatistics.html#gaa504cc78ce549a90c994d3e8ecb45269">missRate</a> [MemCmd::NUM_MEM_CMDS]</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">The miss rate per command and thread.  <a href="group__CacheStatistics.html#gaa504cc78ce549a90c994d3e8ecb45269"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classStats_1_1Formula.html">Stats::Formula</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CacheStatistics.html#ga39cb540565d05ade5a6e25e98834eda4">demandMissRate</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">The miss rate of all demand accesses.  <a href="group__CacheStatistics.html#ga39cb540565d05ade5a6e25e98834eda4"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classStats_1_1Formula.html">Stats::Formula</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CacheStatistics.html#ga24b2f7a6a8b9ae36077bba1cd55fa1c2">overallMissRate</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">The miss rate for all accesses.  <a href="group__CacheStatistics.html#ga24b2f7a6a8b9ae36077bba1cd55fa1c2"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classStats_1_1Formula.html">Stats::Formula</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CacheStatistics.html#ga768980ddcbcfe0ac17f91fdd1bdaae9d">avgMissLatency</a> [MemCmd::NUM_MEM_CMDS]</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">The average miss latency per command and thread.  <a href="group__CacheStatistics.html#ga768980ddcbcfe0ac17f91fdd1bdaae9d"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classStats_1_1Formula.html">Stats::Formula</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CacheStatistics.html#gaeb0d5ab3a3c43084371939f3c7bd5129">demandAvgMissLatency</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">The average miss latency for demand misses.  <a href="group__CacheStatistics.html#gaeb0d5ab3a3c43084371939f3c7bd5129"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classStats_1_1Formula.html">Stats::Formula</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CacheStatistics.html#ga15d40b69441f6a56d844a6f4f36334a9">overallAvgMissLatency</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">The average miss latency for all misses.  <a href="group__CacheStatistics.html#ga15d40b69441f6a56d844a6f4f36334a9"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classStats_1_1Vector.html">Stats::Vector</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CacheStatistics.html#ga7ca66dbd9b05474907814f45b1367f5d">blocked_cycles</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">The total number of cycles blocked for each blocked cause.  <a href="group__CacheStatistics.html#ga7ca66dbd9b05474907814f45b1367f5d"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classStats_1_1Vector.html">Stats::Vector</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CacheStatistics.html#gabbded4c19ac2d0f8aa089cc41122ea9f">blocked_causes</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">The number of times this cache blocked for each blocked cause.  <a href="group__CacheStatistics.html#gabbded4c19ac2d0f8aa089cc41122ea9f"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classStats_1_1Formula.html">Stats::Formula</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CacheStatistics.html#ga4a3053f744875893d05655384bb87a70">avg_blocked</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">The average number of cycles blocked for each blocked cause.  <a href="group__CacheStatistics.html#ga4a3053f744875893d05655384bb87a70"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classStats_1_1Scalar.html">Stats::Scalar</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CacheStatistics.html#ga8d398aebf54ca2434af226c445fc4751">fastWrites</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">The number of fast writes (WH64) performed.  <a href="group__CacheStatistics.html#ga8d398aebf54ca2434af226c445fc4751"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classStats_1_1Scalar.html">Stats::Scalar</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CacheStatistics.html#gaa6801a810ce1f88389dee13f97c9aab0">cacheCopies</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">The number of cache copies performed.  <a href="group__CacheStatistics.html#gaa6801a810ce1f88389dee13f97c9aab0"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classStats_1_1Vector.html">Stats::Vector</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CacheStatistics.html#gac38ce50e03c62b0cecfc4ee2eb99c151">writebacks</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Number of blocks written back per thread.  <a href="group__CacheStatistics.html#gac38ce50e03c62b0cecfc4ee2eb99c151"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classStats_1_1Vector.html">Stats::Vector</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CacheStatistics.html#ga281f20c8fe5bac809bb8d24cc9b673d7">mshr_hits</a> [MemCmd::NUM_MEM_CMDS]</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Number of misses that hit in the MSHRs per command and thread.  <a href="group__CacheStatistics.html#ga281f20c8fe5bac809bb8d24cc9b673d7"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classStats_1_1Formula.html">Stats::Formula</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CacheStatistics.html#gae02f97419ea7956208fffc38d3881d77">demandMshrHits</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Demand misses that hit in the MSHRs.  <a href="group__CacheStatistics.html#gae02f97419ea7956208fffc38d3881d77"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classStats_1_1Formula.html">Stats::Formula</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CacheStatistics.html#gacb5d0a180ae07b1d477c848e89744948">overallMshrHits</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Total number of misses that hit in the MSHRs.  <a href="group__CacheStatistics.html#gacb5d0a180ae07b1d477c848e89744948"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classStats_1_1Vector.html">Stats::Vector</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CacheStatistics.html#ga4746f9ce5ac1cc9f9064df9337ef0a5e">mshr_misses</a> [MemCmd::NUM_MEM_CMDS]</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Number of misses that miss in the MSHRs, per command and thread.  <a href="group__CacheStatistics.html#ga4746f9ce5ac1cc9f9064df9337ef0a5e"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classStats_1_1Formula.html">Stats::Formula</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CacheStatistics.html#ga4925c03957f80718ceb2d9b4ac5a4181">demandMshrMisses</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Demand misses that miss in the MSHRs.  <a href="group__CacheStatistics.html#ga4925c03957f80718ceb2d9b4ac5a4181"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classStats_1_1Formula.html">Stats::Formula</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CacheStatistics.html#gab1087c8d7b650001dce6cb268b6c7323">overallMshrMisses</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Total number of misses that miss in the MSHRs.  <a href="group__CacheStatistics.html#gab1087c8d7b650001dce6cb268b6c7323"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classStats_1_1Vector.html">Stats::Vector</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CacheStatistics.html#ga3b80bacf7663b7a135d8dae460e15d55">mshr_uncacheable</a> [MemCmd::NUM_MEM_CMDS]</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Number of misses that miss in the MSHRs, per command and thread.  <a href="group__CacheStatistics.html#ga3b80bacf7663b7a135d8dae460e15d55"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classStats_1_1Formula.html">Stats::Formula</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CacheStatistics.html#ga339ec32b13054225fb3e989fd3860cc2">overallMshrUncacheable</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Total number of misses that miss in the MSHRs.  <a href="group__CacheStatistics.html#ga339ec32b13054225fb3e989fd3860cc2"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classStats_1_1Vector.html">Stats::Vector</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CacheStatistics.html#gacafc595c022685560ee4f3914479ecec">mshr_miss_latency</a> [MemCmd::NUM_MEM_CMDS]</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Total cycle latency of each <a class="el" href="classMSHR.html" title="Miss Status and handling Register.">MSHR</a> miss, per command and thread.  <a href="group__CacheStatistics.html#gacafc595c022685560ee4f3914479ecec"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classStats_1_1Formula.html">Stats::Formula</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CacheStatistics.html#ga0a3cf54bb44d5dc4abbbbbc13cb3fac3">demandMshrMissLatency</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Total cycle latency of demand <a class="el" href="classMSHR.html" title="Miss Status and handling Register.">MSHR</a> misses.  <a href="group__CacheStatistics.html#ga0a3cf54bb44d5dc4abbbbbc13cb3fac3"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classStats_1_1Formula.html">Stats::Formula</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CacheStatistics.html#gaba3771a090f4d193bf3bea35a9438a21">overallMshrMissLatency</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Total cycle latency of overall <a class="el" href="classMSHR.html" title="Miss Status and handling Register.">MSHR</a> misses.  <a href="group__CacheStatistics.html#gaba3771a090f4d193bf3bea35a9438a21"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classStats_1_1Vector.html">Stats::Vector</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CacheStatistics.html#gadcd7162af77395a93e66536da593b864">mshr_uncacheable_lat</a> [MemCmd::NUM_MEM_CMDS]</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Total cycle latency of each <a class="el" href="classMSHR.html" title="Miss Status and handling Register.">MSHR</a> miss, per command and thread.  <a href="group__CacheStatistics.html#gadcd7162af77395a93e66536da593b864"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classStats_1_1Formula.html">Stats::Formula</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CacheStatistics.html#ga57136d6774874b05ca9f2a7d90663b96">overallMshrUncacheableLatency</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Total cycle latency of overall <a class="el" href="classMSHR.html" title="Miss Status and handling Register.">MSHR</a> misses.  <a href="group__CacheStatistics.html#ga57136d6774874b05ca9f2a7d90663b96"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classStats_1_1Formula.html">Stats::Formula</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CacheStatistics.html#ga3926b9e510aeb1d4e13ac117006a93c0">mshrMissRate</a> [MemCmd::NUM_MEM_CMDS]</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">The miss rate in the MSHRs pre command and thread.  <a href="group__CacheStatistics.html#ga3926b9e510aeb1d4e13ac117006a93c0"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classStats_1_1Formula.html">Stats::Formula</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CacheStatistics.html#ga90e8a0b065168c5405ceff6aa2dc123c">demandMshrMissRate</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">The demand miss rate in the MSHRs.  <a href="group__CacheStatistics.html#ga90e8a0b065168c5405ceff6aa2dc123c"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classStats_1_1Formula.html">Stats::Formula</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CacheStatistics.html#ga01dd6981b5f76875882386f5c4239a8e">overallMshrMissRate</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">The overall miss rate in the MSHRs.  <a href="group__CacheStatistics.html#ga01dd6981b5f76875882386f5c4239a8e"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classStats_1_1Formula.html">Stats::Formula</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CacheStatistics.html#gaeb16fa413ad2d75380278051b6ac9886">avgMshrMissLatency</a> [MemCmd::NUM_MEM_CMDS]</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">The average latency of an <a class="el" href="classMSHR.html" title="Miss Status and handling Register.">MSHR</a> miss, per command and thread.  <a href="group__CacheStatistics.html#gaeb16fa413ad2d75380278051b6ac9886"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classStats_1_1Formula.html">Stats::Formula</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CacheStatistics.html#gaf1c21c8dbe0bdf5d4aac6af405b3b920">demandAvgMshrMissLatency</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">The average latency of a demand <a class="el" href="classMSHR.html" title="Miss Status and handling Register.">MSHR</a> miss.  <a href="group__CacheStatistics.html#gaf1c21c8dbe0bdf5d4aac6af405b3b920"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classStats_1_1Formula.html">Stats::Formula</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CacheStatistics.html#gaf795af0da0e2604efb2ac349192da417">overallAvgMshrMissLatency</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">The average overall latency of an <a class="el" href="classMSHR.html" title="Miss Status and handling Register.">MSHR</a> miss.  <a href="group__CacheStatistics.html#gaf795af0da0e2604efb2ac349192da417"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classStats_1_1Formula.html">Stats::Formula</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CacheStatistics.html#gabb5dac65be8a887b6c56f1adc1b3fff5">avgMshrUncacheableLatency</a> [MemCmd::NUM_MEM_CMDS]</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">The average latency of an <a class="el" href="classMSHR.html" title="Miss Status and handling Register.">MSHR</a> miss, per command and thread.  <a href="group__CacheStatistics.html#gabb5dac65be8a887b6c56f1adc1b3fff5"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classStats_1_1Formula.html">Stats::Formula</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CacheStatistics.html#gafc8e04c74a53d3efbc6553d4d7799735">overallAvgMshrUncacheableLatency</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">The average overall latency of an <a class="el" href="classMSHR.html" title="Miss Status and handling Register.">MSHR</a> miss.  <a href="group__CacheStatistics.html#gafc8e04c74a53d3efbc6553d4d7799735"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classStats_1_1Vector.html">Stats::Vector</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CacheStatistics.html#gab06268dc50f3df63ee89d9a8b929eaf1">mshr_cap_events</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">The number of times a thread hit its <a class="el" href="classMSHR.html" title="Miss Status and handling Register.">MSHR</a> cap.  <a href="group__CacheStatistics.html#gab06268dc50f3df63ee89d9a8b929eaf1"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classStats_1_1Vector.html">Stats::Vector</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CacheStatistics.html#gad43d9a655fd7c370ed3f35ee499bc4d3">soft_prefetch_mshr_full</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">The number of times software prefetches caused the <a class="el" href="classMSHR.html" title="Miss Status and handling Register.">MSHR</a> to block.  <a href="group__CacheStatistics.html#gad43d9a655fd7c370ed3f35ee499bc4d3"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classStats_1_1Scalar.html">Stats::Scalar</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CacheStatistics.html#gadf562585c59f2f5e145c5eb276ef09b8">mshr_no_allocate_misses</a></td></tr>
<tr><td colspan="2"><h2>Protected Member Functions</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classMSHR.html">MSHR</a> *&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseCache.html#a028be45dc791f4c8cec60b773d7ca486">allocateBufferInternal</a> (<a class="el" href="classMSHRQueue.html">MSHRQueue</a> *mq, <a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> addr, int size, <a class="el" href="classPacket.html">PacketPtr</a> pkt, <a class="el" href="base_2types_8hh.html#a5c8ed81b7d238c9083e1037ba6d61643">Tick</a> time, bool requestBus)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Allocate a buffer, passing the time indicating when schedule an event to the queued port to go and ask the <a class="el" href="classMSHR.html" title="Miss Status and handling Register.">MSHR</a> and write queue if they have packets to send.  <a href="#a028be45dc791f4c8cec60b773d7ca486"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseCache.html#a05c396e9a8ab56b43b84fc503a6942fb">markInServiceInternal</a> (<a class="el" href="classMSHR.html">MSHR</a> *mshr, bool pending_dirty_resp)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">virtual void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseCache.html#a44da9a76d76a82080868276b382fadfa">memWriteback</a> ()=0</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Write back dirty blocks in the cache using functional accesses.  <a href="#a44da9a76d76a82080868276b382fadfa"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">virtual void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseCache.html#a576c813c988e11a183fc2f018a2aebcb">memInvalidate</a> ()=0</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Invalidates all blocks in the cache.  <a href="#a576c813c988e11a183fc2f018a2aebcb"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">virtual bool&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseCache.html#a43fe1e07ca0987b35206e1eb6716b928">isDirty</a> () const =0</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Determine if there are any dirty blocks in the cache.  <a href="#a43fe1e07ca0987b35206e1eb6716b928"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">bool&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseCache.html#a4d3e13504ffd883b6f58053794795ff7">inRange</a> (<a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> addr) const </td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Determine if an address is in the ranges covered by this cache.  <a href="#a4d3e13504ffd883b6f58053794795ff7"></a><br/></td></tr>
<tr><td colspan="2"><h2>Protected Attributes</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classBaseCache_1_1CacheSlavePort.html">CacheSlavePort</a> *&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseCache.html#ab62831ac3f3568122738ebc57bd0971d">cpuSidePort</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classBaseCache_1_1CacheMasterPort.html">CacheMasterPort</a> *&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseCache.html#a484d288d214d342732830ca1b438637d">memSidePort</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classMSHRQueue.html">MSHRQueue</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseCache.html#a81d149b39280e1470e7285677f352bda">mshrQueue</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Miss status registers.  <a href="#a81d149b39280e1470e7285677f352bda"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classMSHRQueue.html">MSHRQueue</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseCache.html#aa120300c8f9c5558238c525ba016eccc">writeBuffer</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Write/writeback buffer.  <a href="#aa120300c8f9c5558238c525ba016eccc"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const unsigned&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseCache.html#ac977421e6358b9b7ec2f17bb5a537f26">blkSize</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Block size of this cache.  <a href="#ac977421e6358b9b7ec2f17bb5a537f26"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const <a class="el" href="classCycles.html">Cycles</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseCache.html#a8426e8964f5df5173130903a39323e62">lookupLatency</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">The latency of tag lookup of a cache.  <a href="#a8426e8964f5df5173130903a39323e62"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const <a class="el" href="classCycles.html">Cycles</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseCache.html#a883a316213d56a880e13ac4cc43e761b">forwardLatency</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">This is the forward latency of the cache.  <a href="#a883a316213d56a880e13ac4cc43e761b"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const <a class="el" href="classCycles.html">Cycles</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseCache.html#acec38a82c154e435e264ad95cbe5a2b1">fillLatency</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">The latency to fill a cache block.  <a href="#acec38a82c154e435e264ad95cbe5a2b1"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const <a class="el" href="classCycles.html">Cycles</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseCache.html#a90460436425bc171f6aa478c50cabe04">responseLatency</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">The latency of sending reponse to its upper level cache/core on a linefill.  <a href="#a90460436425bc171f6aa478c50cabe04"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseCache.html#a3bae1b66febd6ed64b12bac3302b12b2">numTarget</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">The number of targets for each <a class="el" href="classMSHR.html" title="Miss Status and handling Register.">MSHR</a>.  <a href="#a3bae1b66febd6ed64b12bac3302b12b2"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const bool&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseCache.html#a77e390da67ed2ab6feb42765594eb696">forwardSnoops</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Do we forward snoops from mem side port through to cpu side port?  <a href="#a77e390da67ed2ab6feb42765594eb696"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const bool&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseCache.html#a8823ab527a2c38a909ba3502463a9a3a">isTopLevel</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Is this cache a toplevel cache (e.g.  <a href="#a8823ab527a2c38a909ba3502463a9a3a"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint8_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseCache.html#a25bed8a0eac63925919cadd3dcccf1ef">blocked</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Bit vector of the blocking reasons for the access path.  <a href="#a25bed8a0eac63925919cadd3dcccf1ef"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint64_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseCache.html#a680f2910da959f01f85e09740e72e53d">order</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Increasing order number assigned to each incoming request.  <a href="#a680f2910da959f01f85e09740e72e53d"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classCycles.html">Cycles</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseCache.html#aa2c79afd5fe77a70d7dc8568012a9e2d">blockedCycle</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Stores time the cache blocked for statistics.  <a href="#aa2c79afd5fe77a70d7dc8568012a9e2d"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classMSHR.html">MSHR</a> *&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseCache.html#ad4f47d83a7cddde8a3420aeeff77b7d5">noTargetMSHR</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Pointer to the <a class="el" href="classMSHR.html" title="Miss Status and handling Register.">MSHR</a> that has no targets.  <a href="#ad4f47d83a7cddde8a3420aeeff77b7d5"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="base_2types_8hh.html#ae1475755791765b8e6f6a8bb091e273e">Counter</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseCache.html#a02554355646a2ae8c8deecb68b2d9bce">missCount</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">The number of misses to trigger an exit event.  <a href="#a02554355646a2ae8c8deecb68b2d9bce"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const <a class="el" href="classstd_1_1list.html">AddrRangeList</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseCache.html#ad1d4e0e25482f70d23ef650555be7970">addrRanges</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">The address range to which the cache responds on the CPU side.  <a href="#ad1d4e0e25482f70d23ef650555be7970"></a><br/></td></tr>
<tr><td colspan="2"><h2>Private Types</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">enum &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classBaseCache.html#a60478abd3ae42d613106265d60fd9916">MSHRQueueIndex</a> { <a class="el" href="classBaseCache.html#a60478abd3ae42d613106265d60fd9916a1754a42d34f6cf0fa506dd2767a0f7b7">MSHRQueue_MSHRs</a>, 
<a class="el" href="classBaseCache.html#a60478abd3ae42d613106265d60fd9916aac6f5fea331a1bdf297d195978889d8f">MSHRQueue_WriteBuffer</a>
 }</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight"><p>Indexes to enumerate the <a class="el" href="classMSHR.html" title="Miss Status and handling Register.">MSHR</a> queues. </p>
 <a href="classBaseCache.html#a60478abd3ae42d613106265d60fd9916">More...</a><br/></td></tr>
</table>
<hr/><a name="_details"></a><h2>Detailed Description</h2>
<p>A basic cache interface. </p>
<p>Implements some common functions for speed. </p>

<p>Definition at line <a class="el" href="mem_2cache_2base_8hh_source.html#l00079">79</a> of file <a class="el" href="mem_2cache_2base_8hh_source.html">base.hh</a>.</p>
<hr/><h2>Member Typedef Documentation</h2>
<a class="anchor" id="a3d59d3bdf82bf66b06fca0819ebb8eae"></a><!-- doxytag: member="BaseCache::Params" ref="a3d59d3bdf82bf66b06fca0819ebb8eae" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef BaseCacheParams <a class="el" href="classBaseCache.html#a3d59d3bdf82bf66b06fca0819ebb8eae">BaseCache::Params</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Reimplemented from <a class="el" href="classMemObject.html#a062117db619925abc0345bdba6818a46">MemObject</a>.</p>

<p>Definition at line <a class="el" href="mem_2cache_2base_8hh_source.html#l00483">483</a> of file <a class="el" href="mem_2cache_2base_8hh_source.html">base.hh</a>.</p>

</div>
</div>
<hr/><h2>Member Enumeration Documentation</h2>
<a class="anchor" id="ab7498d1d026342fb73c3a8e2a2f54d55"></a><!-- doxytag: member="BaseCache::BlockedCause" ref="ab7498d1d026342fb73c3a8e2a2f54d55" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="classBaseCache.html#ab7498d1d026342fb73c3a8e2a2f54d55">BaseCache::BlockedCause</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Reasons for caches to be blocked. </p>
<dl><dt><b>Enumerator: </b></dt><dd><table border="0" cellspacing="2" cellpadding="0">
<tr><td valign="top"><em><a class="anchor" id="ab7498d1d026342fb73c3a8e2a2f54d55aaed69709886665d01ed82df7f5e4fedf"></a><!-- doxytag: member="Blocked_NoMSHRs" ref="ab7498d1d026342fb73c3a8e2a2f54d55aaed69709886665d01ed82df7f5e4fedf" args="" -->Blocked_NoMSHRs</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ab7498d1d026342fb73c3a8e2a2f54d55a0a82b0d7a2689437a1f689ac1b0d2644"></a><!-- doxytag: member="Blocked_NoWBBuffers" ref="ab7498d1d026342fb73c3a8e2a2f54d55a0a82b0d7a2689437a1f689ac1b0d2644" args="" -->Blocked_NoWBBuffers</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ab7498d1d026342fb73c3a8e2a2f54d55adc0dffbb9c1530f39717a29958eb6df9"></a><!-- doxytag: member="Blocked_NoTargets" ref="ab7498d1d026342fb73c3a8e2a2f54d55adc0dffbb9c1530f39717a29958eb6df9" args="" -->Blocked_NoTargets</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ab7498d1d026342fb73c3a8e2a2f54d55ad6743e83ea734f3b1ba10453d66aff3e"></a><!-- doxytag: member="NUM_BLOCKED_CAUSES" ref="ab7498d1d026342fb73c3a8e2a2f54d55ad6743e83ea734f3b1ba10453d66aff3e" args="" -->NUM_BLOCKED_CAUSES</em>&nbsp;</td><td>
</td></tr>
</table>
</dd>
</dl>

<p>Definition at line <a class="el" href="mem_2cache_2base_8hh_source.html#l00093">93</a> of file <a class="el" href="mem_2cache_2base_8hh_source.html">base.hh</a>.</p>

</div>
</div>
<a class="anchor" id="a60478abd3ae42d613106265d60fd9916"></a><!-- doxytag: member="BaseCache::MSHRQueueIndex" ref="a60478abd3ae42d613106265d60fd9916" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="classBaseCache.html#a60478abd3ae42d613106265d60fd9916">BaseCache::MSHRQueueIndex</a><code> [private]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Indexes to enumerate the <a class="el" href="classMSHR.html" title="Miss Status and handling Register.">MSHR</a> queues. </p>
<dl><dt><b>Enumerator: </b></dt><dd><table border="0" cellspacing="2" cellpadding="0">
<tr><td valign="top"><em><a class="anchor" id="a60478abd3ae42d613106265d60fd9916a1754a42d34f6cf0fa506dd2767a0f7b7"></a><!-- doxytag: member="MSHRQueue_MSHRs" ref="a60478abd3ae42d613106265d60fd9916a1754a42d34f6cf0fa506dd2767a0f7b7" args="" -->MSHRQueue_MSHRs</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a60478abd3ae42d613106265d60fd9916aac6f5fea331a1bdf297d195978889d8f"></a><!-- doxytag: member="MSHRQueue_WriteBuffer" ref="a60478abd3ae42d613106265d60fd9916aac6f5fea331a1bdf297d195978889d8f" args="" -->MSHRQueue_WriteBuffer</em>&nbsp;</td><td>
</td></tr>
</table>
</dd>
</dl>

<p>Definition at line <a class="el" href="mem_2cache_2base_8hh_source.html#l00084">84</a> of file <a class="el" href="mem_2cache_2base_8hh_source.html">base.hh</a>.</p>

</div>
</div>
<a class="anchor" id="a5e38457fdb4cead14a0df59dec3d1436"></a><!-- doxytag: member="BaseCache::RequestCause" ref="a5e38457fdb4cead14a0df59dec3d1436" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="classBaseCache.html#a5e38457fdb4cead14a0df59dec3d1436">BaseCache::RequestCause</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Reasons for cache to request a bus. </p>
<dl><dt><b>Enumerator: </b></dt><dd><table border="0" cellspacing="2" cellpadding="0">
<tr><td valign="top"><em><a class="anchor" id="a5e38457fdb4cead14a0df59dec3d1436a0ffa968247c1ad67d26c75db4af5464a"></a><!-- doxytag: member="Request_MSHR" ref="a5e38457fdb4cead14a0df59dec3d1436a0ffa968247c1ad67d26c75db4af5464a" args="" -->Request_MSHR</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a5e38457fdb4cead14a0df59dec3d1436a5b48c2696aad2f296aeba66ab4249fda"></a><!-- doxytag: member="Request_WB" ref="a5e38457fdb4cead14a0df59dec3d1436a5b48c2696aad2f296aeba66ab4249fda" args="" -->Request_WB</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a5e38457fdb4cead14a0df59dec3d1436a1af45cd349b8eba88b2e3092facfe8ec"></a><!-- doxytag: member="Request_PF" ref="a5e38457fdb4cead14a0df59dec3d1436a1af45cd349b8eba88b2e3092facfe8ec" args="" -->Request_PF</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a5e38457fdb4cead14a0df59dec3d1436ab669fbf86d8c22f7ccc8783b62ddfd5c"></a><!-- doxytag: member="NUM_REQUEST_CAUSES" ref="a5e38457fdb4cead14a0df59dec3d1436ab669fbf86d8c22f7ccc8783b62ddfd5c" args="" -->NUM_REQUEST_CAUSES</em>&nbsp;</td><td>
</td></tr>
</table>
</dd>
</dl>

<p>Definition at line <a class="el" href="mem_2cache_2base_8hh_source.html#l00103">103</a> of file <a class="el" href="mem_2cache_2base_8hh_source.html">base.hh</a>.</p>

</div>
</div>
<hr/><h2>Constructor &amp; Destructor Documentation</h2>
<a class="anchor" id="af7d72e00254991adfcaca8fcd86a265d"></a><!-- doxytag: member="BaseCache::BaseCache" ref="af7d72e00254991adfcaca8fcd86a265d" args="(const Params *p)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">BaseCache::BaseCache </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="classBaseCache.html#a3d59d3bdf82bf66b06fca0819ebb8eae">Params</a> *&nbsp;</td>
          <td class="paramname"> <em>p</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="mem_2cache_2base_8cc_source.html#l00068">68</a> of file <a class="el" href="mem_2cache_2base_8cc_source.html">base.cc</a>.</p>

</div>
</div>
<a class="anchor" id="ac478c17d31d42cc43836e6eeec728820"></a><!-- doxytag: member="BaseCache::~BaseCache" ref="ac478c17d31d42cc43836e6eeec728820" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">BaseCache::~BaseCache </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="mem_2cache_2base_8hh_source.html#l00485">485</a> of file <a class="el" href="mem_2cache_2base_8hh_source.html">base.hh</a>.</p>

</div>
</div>
<hr/><h2>Member Function Documentation</h2>
<a class="anchor" id="a028be45dc791f4c8cec60b773d7ca486"></a><!-- doxytag: member="BaseCache::allocateBufferInternal" ref="a028be45dc791f4c8cec60b773d7ca486" args="(MSHRQueue *mq, Addr addr, int size, PacketPtr pkt, Tick time, bool requestBus)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classMSHR.html">MSHR</a>* BaseCache::allocateBufferInternal </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classMSHRQueue.html">MSHRQueue</a> *&nbsp;</td>
          <td class="paramname"> <em>mq</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&nbsp;</td>
          <td class="paramname"> <em>addr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&nbsp;</td>
          <td class="paramname"> <em>size</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classPacket.html">PacketPtr</a>&nbsp;</td>
          <td class="paramname"> <em>pkt</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="base_2types_8hh.html#a5c8ed81b7d238c9083e1037ba6d61643">Tick</a>&nbsp;</td>
          <td class="paramname"> <em>time</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&nbsp;</td>
          <td class="paramname"> <em>requestBus</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [inline, protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Allocate a buffer, passing the time indicating when schedule an event to the queued port to go and ask the <a class="el" href="classMSHR.html" title="Miss Status and handling Register.">MSHR</a> and write queue if they have packets to send. </p>
<p><a class="el" href="classBaseCache.html#a028be45dc791f4c8cec60b773d7ca486" title="Allocate a buffer, passing the time indicating when schedule an event to the queued...">allocateBufferInternal()</a> function is called in:</p>
<ul>
<li><a class="el" href="classMSHR.html" title="Miss Status and handling Register.">MSHR</a> allocateWriteBuffer (unchached write forwarded to WriteBuffer);</li>
<li><a class="el" href="classMSHR.html" title="Miss Status and handling Register.">MSHR</a> allocateMissBuffer (miss in <a class="el" href="classMSHR.html" title="Miss Status and handling Register.">MSHR</a> queue); </li>
</ul>

<p>Definition at line <a class="el" href="mem_2cache_2base_8hh_source.html#l00215">215</a> of file <a class="el" href="mem_2cache_2base_8hh_source.html">base.hh</a>.</p>

<p>References <a class="el" href="mshr__queue_8cc_source.html#l00148">MSHRQueue::allocate()</a>, <a class="el" href="mem_2cache_2base_8hh_source.html#l00505">blockAlign()</a>, <a class="el" href="mshr__queue_8hh_source.html#l00108">MSHRQueue::index</a>, <a class="el" href="mshr__queue_8hh_source.html#l00230">MSHRQueue::isFull()</a>, <a class="el" href="mem_2cache_2base_8hh_source.html#l00319">order</a>, <a class="el" href="mem_2cache_2base_8hh_source.html#l00573">requestMemSideBus()</a>, and <a class="el" href="mem_2cache_2base_8hh_source.html#l00538">setBlocked()</a>.</p>

<p>Referenced by <a class="el" href="mem_2cache_2base_8hh_source.html#l00510">allocateMissBuffer()</a>, and <a class="el" href="mem_2cache_2base_8hh_source.html#l00517">allocateWriteBuffer()</a>.</p>

</div>
</div>
<a class="anchor" id="ac3884aef23039ff2b1acd21e87b0e78f"></a><!-- doxytag: member="BaseCache::allocateMissBuffer" ref="ac3884aef23039ff2b1acd21e87b0e78f" args="(PacketPtr pkt, Tick time, bool requestBus)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classMSHR.html">MSHR</a>* BaseCache::allocateMissBuffer </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classPacket.html">PacketPtr</a>&nbsp;</td>
          <td class="paramname"> <em>pkt</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="base_2types_8hh.html#a5c8ed81b7d238c9083e1037ba6d61643">Tick</a>&nbsp;</td>
          <td class="paramname"> <em>time</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&nbsp;</td>
          <td class="paramname"> <em>requestBus</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="mem_2cache_2base_8hh_source.html#l00510">510</a> of file <a class="el" href="mem_2cache_2base_8hh_source.html">base.hh</a>.</p>

<p>References <a class="el" href="mem_2cache_2base_8hh_source.html#l00215">allocateBufferInternal()</a>, <a class="el" href="mem_2cache_2base_8hh_source.html#l00276">blkSize</a>, <a class="el" href="mem_2cache_2base_8hh_source.html#l00505">blockAlign()</a>, <a class="el" href="packet_8hh_source.html#l00525">Packet::getAddr()</a>, and <a class="el" href="mem_2cache_2base_8hh_source.html#l00201">mshrQueue</a>.</p>

<p>Referenced by <a class="el" href="cache__impl_8hh_source.html#l01888">Cache::getNextMSHR()</a>, and <a class="el" href="cache__impl_8hh_source.html#l00467">Cache::recvTimingReq()</a>.</p>

</div>
</div>
<a class="anchor" id="a3995c8ba9b13cc0e80160e46544839d0"></a><!-- doxytag: member="BaseCache::allocateWriteBuffer" ref="a3995c8ba9b13cc0e80160e46544839d0" args="(PacketPtr pkt, Tick time, bool requestBus)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classMSHR.html">MSHR</a>* BaseCache::allocateWriteBuffer </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classPacket.html">PacketPtr</a>&nbsp;</td>
          <td class="paramname"> <em>pkt</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="base_2types_8hh.html#a5c8ed81b7d238c9083e1037ba6d61643">Tick</a>&nbsp;</td>
          <td class="paramname"> <em>time</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&nbsp;</td>
          <td class="paramname"> <em>requestBus</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="mem_2cache_2base_8hh_source.html#l00517">517</a> of file <a class="el" href="mem_2cache_2base_8hh_source.html">base.hh</a>.</p>

<p>References <a class="el" href="mem_2cache_2base_8hh_source.html#l00215">allocateBufferInternal()</a>, <a class="el" href="mem_2cache_2base_8hh_source.html#l00276">blkSize</a>, <a class="el" href="mem_2cache_2base_8hh_source.html#l00505">blockAlign()</a>, <a class="el" href="packet_8hh_source.html#l00525">Packet::getAddr()</a>, <a class="el" href="packet_8hh_source.html#l00475">Packet::isRead()</a>, <a class="el" href="packet_8hh_source.html#l00476">Packet::isWrite()</a>, and <a class="el" href="mem_2cache_2base_8hh_source.html#l00204">writeBuffer</a>.</p>

<p>Referenced by <a class="el" href="cache__impl_8hh_source.html#l00467">Cache::recvTimingReq()</a>, and <a class="el" href="cache__impl_8hh_source.html#l01090">Cache::recvTimingResp()</a>.</p>

</div>
</div>
<a class="anchor" id="a9a4480e9d28beb37663b7e4cee880eb6"></a><!-- doxytag: member="BaseCache::blockAlign" ref="a9a4480e9d28beb37663b7e4cee880eb6" args="(Addr addr) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> BaseCache::blockAlign </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&nbsp;</td>
          <td class="paramname"> <em>addr</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td> const<code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="mem_2cache_2base_8hh_source.html#l00505">505</a> of file <a class="el" href="mem_2cache_2base_8hh_source.html">base.hh</a>.</p>

<p>References <a class="el" href="mem_2cache_2base_8hh_source.html#l00276">blkSize</a>.</p>

<p>Referenced by <a class="el" href="mem_2cache_2base_8hh_source.html#l00215">allocateBufferInternal()</a>, <a class="el" href="mem_2cache_2base_8hh_source.html#l00510">allocateMissBuffer()</a>, <a class="el" href="mem_2cache_2base_8hh_source.html#l00517">allocateWriteBuffer()</a>, <a class="el" href="cache__impl_8hh_source.html#l01014">Cache::functionalAccess()</a>, <a class="el" href="cache__impl_8hh_source.html#l00789">Cache::getBusPacket()</a>, <a class="el" href="cache__impl_8hh_source.html#l01888">Cache::getNextMSHR()</a>, <a class="el" href="cache__impl_8hh_source.html#l00467">Cache::recvTimingReq()</a>, and <a class="el" href="cache__impl_8hh_source.html#l01776">Cache::recvTimingSnoopReq()</a>.</p>

</div>
</div>
<a class="anchor" id="a5340ffb2ce8eb1d2dc93033cba32166d"></a><!-- doxytag: member="BaseCache::clearBlocked" ref="a5340ffb2ce8eb1d2dc93033cba32166d" args="(BlockedCause cause)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void BaseCache::clearBlocked </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classBaseCache.html#ab7498d1d026342fb73c3a8e2a2f54d55">BlockedCause</a>&nbsp;</td>
          <td class="paramname"> <em>cause</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Marks the cache as unblocked for the given cause. </p>
<p>This also clears the blocked flags in the appropriate interfaces. </p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>cause</em>&nbsp;</td><td>The newly unblocked cause. </td></tr>
  </table>
  </dd>
</dl>
<dl class="warning"><dt><b>Warning:</b></dt><dd>Calling this function can cause a blocked request on the bus to access the cache. The cache must be in a state to handle that request. </dd></dl>

<p>Definition at line <a class="el" href="mem_2cache_2base_8hh_source.html#l00557">557</a> of file <a class="el" href="mem_2cache_2base_8hh_source.html">base.hh</a>.</p>

<p>References <a class="el" href="mem_2cache_2base_8hh_source.html#l00316">blocked</a>, <a class="el" href="mem_2cache_2base_8hh_source.html#l00391">blocked_cycles</a>, <a class="el" href="mem_2cache_2base_8hh_source.html#l00322">blockedCycle</a>, <a class="el" href="mem_2cache_2base_8cc_source.html#l00107">BaseCache::CacheSlavePort::clearBlocked()</a>, <a class="el" href="mem_2cache_2base_8hh_source.html#l00195">cpuSidePort</a>, <a class="el" href="clocked__object_8hh_source.html#l00188">ClockedObject::curCycle()</a>, and <a class="el" href="base_2trace_8hh_source.html#l00211">DPRINTF</a>.</p>

<p>Referenced by <a class="el" href="cache__impl_8hh_source.html#l01971">Cache::getTimingPacket()</a>, <a class="el" href="mem_2cache_2base_8hh_source.html#l00236">markInServiceInternal()</a>, <a class="el" href="cache__impl_8hh_source.html#l01090">Cache::recvTimingResp()</a>, and <a class="el" href="cache__impl_8hh_source.html#l00284">Cache::squash()</a>.</p>

</div>
</div>
<a class="anchor" id="aa7886d85ea99726ad448cbf25d3b840a"></a><!-- doxytag: member="BaseCache::deassertMemSideBusRequest" ref="aa7886d85ea99726ad448cbf25d3b840a" args="(RequestCause cause)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void BaseCache::deassertMemSideBusRequest </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classBaseCache.html#a5e38457fdb4cead14a0df59dec3d1436">RequestCause</a>&nbsp;</td>
          <td class="paramname"> <em>cause</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Clear the master bus request for the given cause. </p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>cause</em>&nbsp;</td><td>The request reason to clear. </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="mem_2cache_2base_8hh_source.html#l00582">582</a> of file <a class="el" href="mem_2cache_2base_8hh_source.html">base.hh</a>.</p>

<p>Referenced by <a class="el" href="cache__impl_8hh_source.html#l00267">Cache::markInService()</a>, and <a class="el" href="queued_8cc_source.html#l00062">QueuedPrefetcher::notify()</a>.</p>

</div>
</div>
<a class="anchor" id="a6b1f53bfd0cba2dea923811773e15ff7"></a><!-- doxytag: member="BaseCache::drain" ref="a6b1f53bfd0cba2dea923811773e15ff7" args="(DrainManager *dm)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned int BaseCache::drain </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classDrainManager.html">DrainManager</a> *&nbsp;</td>
          <td class="paramname"> <em>drainManger</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Provide a default implementation of the drain interface that simply returns 0 (draining completed) and sets the drain state to Drained. </p>

<p>Reimplemented from <a class="el" href="classSimObject.html#a2f35c3af76edda938cf66ceda6e08047">SimObject</a>.</p>

<p>Definition at line <a class="el" href="mem_2cache_2base_8cc_source.html#l00778">778</a> of file <a class="el" href="mem_2cache_2base_8cc_source.html">base.cc</a>.</p>

<p>References <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00695">X86ISA::count</a>, <a class="el" href="mem_2cache_2base_8hh_source.html#l00195">cpuSidePort</a>, <a class="el" href="base_2trace_8hh_source.html#l00211">DPRINTF</a>, <a class="el" href="mshr__queue_8cc_source.html#l00269">MSHRQueue::drain()</a>, <a class="el" href="qport_8hh_source.html#l00099">QueuedSlavePort::drain()</a>, <a class="el" href="qport_8hh_source.html#l00170">QueuedMasterPort::drain()</a>, <a class="el" href="drain_8hh_source.html#l00165">Drainable::Drained</a>, <a class="el" href="drain_8hh_source.html#l00164">Drainable::Draining</a>, <a class="el" href="mem_2cache_2base_8hh_source.html#l00196">memSidePort</a>, <a class="el" href="mem_2cache_2base_8hh_source.html#l00201">mshrQueue</a>, <a class="el" href="drain_8hh_source.html#l00231">Drainable::setDrainState()</a>, and <a class="el" href="mem_2cache_2base_8hh_source.html#l00204">writeBuffer</a>.</p>

</div>
</div>
<a class="anchor" id="abf32ab1d5d495813c0b37ca5a8a2b96b"></a><!-- doxytag: member="BaseCache::getAddrRanges" ref="abf32ab1d5d495813c0b37ca5a8a2b96b" args="() const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="classstd_1_1list.html">AddrRangeList</a>&amp; BaseCache::getAddrRanges </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td> const<code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="mem_2cache_2base_8hh_source.html#l00508">508</a> of file <a class="el" href="mem_2cache_2base_8hh_source.html">base.hh</a>.</p>

<p>References <a class="el" href="mem_2cache_2base_8hh_source.html#l00333">addrRanges</a>.</p>

<p>Referenced by <a class="el" href="cache__impl_8hh_source.html#l02118">Cache::CpuSidePort::getAddrRanges()</a>.</p>

</div>
</div>
<a class="anchor" id="a5ded66b855ea494316f15840d6503e97"></a><!-- doxytag: member="BaseCache::getBlockSize" ref="a5ded66b855ea494316f15840d6503e97" args="() const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned BaseCache::getBlockSize </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td> const<code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Query block size of a cache. </p>
<dl class="return"><dt><b>Returns:</b></dt><dd>The block size </dd></dl>

<p>Definition at line <a class="el" href="mem_2cache_2base_8hh_source.html#l00499">499</a> of file <a class="el" href="mem_2cache_2base_8hh_source.html">base.hh</a>.</p>

<p>References <a class="el" href="mem_2cache_2base_8hh_source.html#l00276">blkSize</a>.</p>

<p>Referenced by <a class="el" href="mem_2cache_2prefetch_2base_8cc_source.html#l00065">BasePrefetcher::setCache()</a>.</p>

</div>
</div>
<a class="anchor" id="a298a7064f970f6e7045ffeec6ea170a4"></a><!-- doxytag: member="BaseCache::getMasterPort" ref="a298a7064f970f6e7045ffeec6ea170a4" args="(const std::string &amp;if_name, PortID idx=InvalidPortID)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classBaseMasterPort.html">BaseMasterPort</a> &amp; BaseCache::getMasterPort </td>
          <td>(</td>
          <td class="paramtype">const std::string &amp;&nbsp;</td>
          <td class="paramname"> <em>if_name</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="base_2types_8hh.html#acef4d7d41cb21fdc252e20c04cd7bb8e">PortID</a>&nbsp;</td>
          <td class="paramname"> <em>idx</em> = <code><a class="el" href="base_2types_8hh.html#a65bf40f138cf863f0c5e2d8ca1144126">InvalidPortID</a></code></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Get a master port with a given name and index. </p>
<p>This is used at binding time and returns a reference to a protocol-agnostic base master port.</p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>if_name</em>&nbsp;</td><td><a class="el" href="classPort.html" title="Ports are used to interface memory objects to each other.">Port</a> name </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>idx</em>&nbsp;</td><td>Index in the case of a VectorPort</td></tr>
  </table>
  </dd>
</dl>
<dl class="return"><dt><b>Returns:</b></dt><dd>A reference to the given port </dd></dl>

<p>Reimplemented from <a class="el" href="classMemObject.html#aa37deab2c27a8c2f8151ff679238fe30">MemObject</a>.</p>

<p>Definition at line <a class="el" href="mem_2cache_2base_8cc_source.html#l00137">137</a> of file <a class="el" href="mem_2cache_2base_8cc_source.html">base.cc</a>.</p>

<p>References <a class="el" href="mem_2cache_2base_8hh_source.html#l00196">memSidePort</a>.</p>

</div>
</div>
<a class="anchor" id="aa29909ce8b79d470d655ba422446448f"></a><!-- doxytag: member="BaseCache::getSlavePort" ref="aa29909ce8b79d470d655ba422446448f" args="(const std::string &amp;if_name, PortID idx=InvalidPortID)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classBaseSlavePort.html">BaseSlavePort</a> &amp; BaseCache::getSlavePort </td>
          <td>(</td>
          <td class="paramtype">const std::string &amp;&nbsp;</td>
          <td class="paramname"> <em>if_name</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="base_2types_8hh.html#acef4d7d41cb21fdc252e20c04cd7bb8e">PortID</a>&nbsp;</td>
          <td class="paramname"> <em>idx</em> = <code><a class="el" href="base_2types_8hh.html#a65bf40f138cf863f0c5e2d8ca1144126">InvalidPortID</a></code></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Get a slave port with a given name and index. </p>
<p>This is used at binding time and returns a reference to a protocol-agnostic base master port.</p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>if_name</em>&nbsp;</td><td><a class="el" href="classPort.html" title="Ports are used to interface memory objects to each other.">Port</a> name </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>idx</em>&nbsp;</td><td>Index in the case of a VectorPort</td></tr>
  </table>
  </dd>
</dl>
<dl class="return"><dt><b>Returns:</b></dt><dd>A reference to the given port </dd></dl>

<p>Reimplemented from <a class="el" href="classMemObject.html#a51d400deb86bb1f483ca6b5525070c23">MemObject</a>.</p>

<p>Definition at line <a class="el" href="mem_2cache_2base_8cc_source.html#l00147">147</a> of file <a class="el" href="mem_2cache_2base_8cc_source.html">base.cc</a>.</p>

<p>References <a class="el" href="mem_2cache_2base_8hh_source.html#l00195">cpuSidePort</a>.</p>

</div>
</div>
<a class="anchor" id="a530a46e27524e0e47694cd47ed5d9245"></a><!-- doxytag: member="BaseCache::inCache" ref="a530a46e27524e0e47694cd47ed5d9245" args="(Addr addr, bool is_secure) const =0" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">virtual bool BaseCache::inCache </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&nbsp;</td>
          <td class="paramname"> <em>addr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&nbsp;</td>
          <td class="paramname"> <em>is_secure</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td> const<code> [pure virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Implemented in <a class="el" href="classCache.html#a7671e091864732d150a01f4cdc519112">Cache</a>.</p>

<p>Referenced by <a class="el" href="mem_2cache_2prefetch_2base_8cc_source.html#l00106">BasePrefetcher::inCache()</a>.</p>

</div>
</div>
<a class="anchor" id="aba38be5d117cc8bbea893c098a56c670"></a><!-- doxytag: member="BaseCache::incHitCount" ref="aba38be5d117cc8bbea893c098a56c670" args="(PacketPtr pkt)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void BaseCache::incHitCount </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classPacket.html">PacketPtr</a>&nbsp;</td>
          <td class="paramname"> <em>pkt</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="mem_2cache_2base_8hh_source.html#l00608">608</a> of file <a class="el" href="mem_2cache_2base_8hh_source.html">base.hh</a>.</p>

<p>References <a class="el" href="packet_8hh_source.html#l00473">Packet::cmdToIndex()</a>, <a class="el" href="mem_2cache_2base_8hh_source.html#l00346">hits</a>, <a class="el" href="request_8hh_source.html#l00509">Request::masterId()</a>, <a class="el" href="sim_2system_8hh_source.html#l00332">System::maxMasters()</a>, <a class="el" href="packet_8hh_source.html#l00277">Packet::req</a>, and <a class="el" href="mem_2cache_2base_8hh_source.html#l00337">system</a>.</p>

<p>Referenced by <a class="el" href="cache__impl_8hh_source.html#l00311">Cache::access()</a>.</p>

</div>
</div>
<a class="anchor" id="a7a26123ca2f1e00d27beb47c8d17ae2a"></a><!-- doxytag: member="BaseCache::incMissCount" ref="a7a26123ca2f1e00d27beb47c8d17ae2a" args="(PacketPtr pkt)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void BaseCache::incMissCount </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classPacket.html">PacketPtr</a>&nbsp;</td>
          <td class="paramname"> <em>pkt</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="mem_2cache_2base_8hh_source.html#l00597">597</a> of file <a class="el" href="mem_2cache_2base_8hh_source.html">base.hh</a>.</p>

<p>References <a class="el" href="packet_8hh_source.html#l00473">Packet::cmdToIndex()</a>, <a class="el" href="sim__events_8cc_source.html#l00083">exitSimLoop()</a>, <a class="el" href="request_8hh_source.html#l00618">Request::incAccessDepth()</a>, <a class="el" href="request_8hh_source.html#l00509">Request::masterId()</a>, <a class="el" href="sim_2system_8hh_source.html#l00332">System::maxMasters()</a>, <a class="el" href="mem_2cache_2base_8hh_source.html#l00328">missCount</a>, <a class="el" href="mem_2cache_2base_8hh_source.html#l00353">misses</a>, <a class="el" href="packet_8hh_source.html#l00277">Packet::req</a>, and <a class="el" href="mem_2cache_2base_8hh_source.html#l00337">system</a>.</p>

<p>Referenced by <a class="el" href="cache__impl_8hh_source.html#l00311">Cache::access()</a>.</p>

</div>
</div>
<a class="anchor" id="a915871d024152ed7f995e16d86424c8c"></a><!-- doxytag: member="BaseCache::init" ref="a915871d024152ed7f995e16d86424c8c" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void BaseCache::init </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><a class="el" href="classBaseCache.html#a915871d024152ed7f995e16d86424c8c" title="init() is called after all C++ SimObjects have been created and all ports are connected...">init()</a> is called after all C++ SimObjects have been created and all ports are connected. </p>
<p>Initializations that are independent of unserialization but rely on a fully instantiated and connected <a class="el" href="classSimObject.html" title="Abstract superclass for simulation objects.">SimObject</a> graph should be done here. </p>

<p>Reimplemented from <a class="el" href="classSimObject.html#a2a1c25d4de5184cccaca7f9b0b703a5d">SimObject</a>.</p>

<p>Definition at line <a class="el" href="mem_2cache_2base_8cc_source.html#l00129">129</a> of file <a class="el" href="mem_2cache_2base_8cc_source.html">base.cc</a>.</p>

<p>References <a class="el" href="mem_2cache_2base_8hh_source.html#l00195">cpuSidePort</a>, <a class="el" href="base_2misc_8hh_source.html#l00113">fatal</a>, <a class="el" href="port_8cc_source.html#l00083">BaseMasterPort::isConnected()</a>, <a class="el" href="port_8cc_source.html#l00109">BaseSlavePort::isConnected()</a>, <a class="el" href="mem_2cache_2base_8hh_source.html#l00196">memSidePort</a>, <a class="el" href="sim__object_8hh_source.html#l00108">SimObject::name()</a>, and <a class="el" href="port_8hh_source.html#l00410">SlavePort::sendRangeChange()</a>.</p>

</div>
</div>
<a class="anchor" id="a28ada1cb3f973d3840d3727b72d5cfa2"></a><!-- doxytag: member="BaseCache::inMissQueue" ref="a28ada1cb3f973d3840d3727b72d5cfa2" args="(Addr addr, bool is_secure) const =0" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">virtual bool BaseCache::inMissQueue </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&nbsp;</td>
          <td class="paramname"> <em>addr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&nbsp;</td>
          <td class="paramname"> <em>is_secure</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td> const<code> [pure virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Implemented in <a class="el" href="classCache.html#aa6c7e238a12d45145252b051f7f96e8b">Cache</a>.</p>

<p>Referenced by <a class="el" href="mem_2cache_2prefetch_2base_8cc_source.html#l00115">BasePrefetcher::inMissQueue()</a>.</p>

</div>
</div>
<a class="anchor" id="a4d3e13504ffd883b6f58053794795ff7"></a><!-- doxytag: member="BaseCache::inRange" ref="a4d3e13504ffd883b6f58053794795ff7" args="(Addr addr) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool BaseCache::inRange </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&nbsp;</td>
          <td class="paramname"> <em>addr</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td> const<code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Determine if an address is in the ranges covered by this cache. </p>
<p>This is useful to filter snoops.</p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>addr</em>&nbsp;</td><td><a class="el" href="classAddress.html">Address</a> to check against</td></tr>
  </table>
  </dd>
</dl>
<dl class="return"><dt><b>Returns:</b></dt><dd>If the address in question is in range </dd></dl>

<p>Definition at line <a class="el" href="mem_2cache_2base_8cc_source.html#l00157">157</a> of file <a class="el" href="mem_2cache_2base_8cc_source.html">base.cc</a>.</p>

<p>References <a class="el" href="mem_2cache_2base_8hh_source.html#l00333">addrRanges</a>, and <a class="el" href="pra__constants_8hh_source.html#l00097">MipsISA::r</a>.</p>

<p>Referenced by <a class="el" href="cache__impl_8hh_source.html#l01870">Cache::recvAtomicSnoop()</a>, and <a class="el" href="cache__impl_8hh_source.html#l01776">Cache::recvTimingSnoopReq()</a>.</p>

</div>
</div>
<a class="anchor" id="a21ebb12c94e5c7c9b469d99116efa54e"></a><!-- doxytag: member="BaseCache::isBlocked" ref="a21ebb12c94e5c7c9b469d99116efa54e" args="() const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool BaseCache::isBlocked </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td> const<code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Returns true if the cache is blocked for accesses. </p>

<p>Definition at line <a class="el" href="mem_2cache_2base_8hh_source.html#l00528">528</a> of file <a class="el" href="mem_2cache_2base_8hh_source.html">base.hh</a>.</p>

<p>References <a class="el" href="mem_2cache_2base_8hh_source.html#l00316">blocked</a>.</p>

</div>
</div>
<a class="anchor" id="a43fe1e07ca0987b35206e1eb6716b928"></a><!-- doxytag: member="BaseCache::isDirty" ref="a43fe1e07ca0987b35206e1eb6716b928" args="() const =0" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">virtual bool BaseCache::isDirty </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td> const<code> [protected, pure virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Determine if there are any dirty blocks in the cache. </p>
<dl class="return"><dt><b>Returns:</b></dt><dd>true if at least one block is dirty, false otherwise. </dd></dl>

<p>Implemented in <a class="el" href="classCache.html#acbef02adf51571fc4cff0c3058c640ad">Cache</a>.</p>

</div>
</div>
<a class="anchor" id="a05c396e9a8ab56b43b84fc503a6942fb"></a><!-- doxytag: member="BaseCache::markInServiceInternal" ref="a05c396e9a8ab56b43b84fc503a6942fb" args="(MSHR *mshr, bool pending_dirty_resp)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void BaseCache::markInServiceInternal </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classMSHR.html">MSHR</a> *&nbsp;</td>
          <td class="paramname"> <em>mshr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&nbsp;</td>
          <td class="paramname"> <em>pending_dirty_resp</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [inline, protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="mem_2cache_2base_8hh_source.html#l00236">236</a> of file <a class="el" href="mem_2cache_2base_8hh_source.html">base.hh</a>.</p>

<p>References <a class="el" href="mem_2cache_2base_8hh_source.html#l00557">clearBlocked()</a>, <a class="el" href="mshr__queue_8hh_source.html#l00108">MSHRQueue::index</a>, <a class="el" href="mshr__queue_8hh_source.html#l00230">MSHRQueue::isFull()</a>, <a class="el" href="mshr__queue_8cc_source.html#l00205">MSHRQueue::markInService()</a>, and <a class="el" href="mshr_8hh_source.html#l00144">MSHR::queue</a>.</p>

<p>Referenced by <a class="el" href="cache__impl_8hh_source.html#l00267">Cache::markInService()</a>.</p>

</div>
</div>
<a class="anchor" id="a576c813c988e11a183fc2f018a2aebcb"></a><!-- doxytag: member="BaseCache::memInvalidate" ref="a576c813c988e11a183fc2f018a2aebcb" args="()=0" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">virtual void BaseCache::memInvalidate </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [protected, pure virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Invalidates all blocks in the cache. </p>
<p>Dirty cache lines will not be written back to memory. Make sure to call functionalWriteback() first if you want the to write them to memory. </p>

<p>Reimplemented from <a class="el" href="classDrainable.html#aae461d54fc843a1e3570490b01e56945">Drainable</a>.</p>

<p>Implemented in <a class="el" href="classCache.html#a8b62677234d5ec418aa841db27d40f42">Cache</a>.</p>

</div>
</div>
<a class="anchor" id="a44da9a76d76a82080868276b382fadfa"></a><!-- doxytag: member="BaseCache::memWriteback" ref="a44da9a76d76a82080868276b382fadfa" args="()=0" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">virtual void BaseCache::memWriteback </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [protected, pure virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Write back dirty blocks in the cache using functional accesses. </p>

<p>Reimplemented from <a class="el" href="classDrainable.html#acf323efe6856218c6cdfde5b0ec3653d">Drainable</a>.</p>

<p>Implemented in <a class="el" href="classCache.html#a3a7464d3e539882729133f1408f9b3b8">Cache</a>.</p>

</div>
</div>
<a class="anchor" id="aec8565e7e41af56ce83040ca060c9713"></a><!-- doxytag: member="BaseCache::regStats" ref="aec8565e7e41af56ce83040ca060c9713" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void BaseCache::regStats </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Register stats for this object. </p>

<p>Reimplemented from <a class="el" href="classSimObject.html#afdfbd617cd603ccd8e19c3ceae507261">SimObject</a>.</p>

<p>Reimplemented in <a class="el" href="classCache.html#a6466b2c07a973f7851c12e93dd0162d0">Cache</a>.</p>

<p>Definition at line <a class="el" href="mem_2cache_2base_8cc_source.html#l00168">168</a> of file <a class="el" href="mem_2cache_2base_8cc_source.html">base.cc</a>.</p>

<p>References <a class="el" href="mem_2cache_2base_8hh_source.html#l00370">accesses</a>, <a class="el" href="mem_2cache_2base_8hh_source.html#l00396">avg_blocked</a>, <a class="el" href="mem_2cache_2base_8hh_source.html#l00384">avgMissLatency</a>, <a class="el" href="mem_2cache_2base_8hh_source.html#l00455">avgMshrMissLatency</a>, <a class="el" href="mem_2cache_2base_8hh_source.html#l00462">avgMshrUncacheableLatency</a>, <a class="el" href="mem_2cache_2base_8hh_source.html#l00393">blocked_causes</a>, <a class="el" href="mem_2cache_2base_8hh_source.html#l00391">blocked_cycles</a>, <a class="el" href="mem_2cache_2base_8hh_source.html#l00094">Blocked_NoMSHRs</a>, <a class="el" href="mem_2cache_2base_8hh_source.html#l00096">Blocked_NoTargets</a>, <a class="el" href="mem_2cache_2base_8hh_source.html#l00402">cacheCopies</a>, <a class="el" href="mem_2cache_2base_8hh_source.html#l00372">demandAccesses</a>, <a class="el" href="mem_2cache_2base_8hh_source.html#l00386">demandAvgMissLatency</a>, <a class="el" href="mem_2cache_2base_8hh_source.html#l00457">demandAvgMshrMissLatency</a>, <a class="el" href="mem_2cache_2base_8hh_source.html#l00348">demandHits</a>, <a class="el" href="mem_2cache_2base_8hh_source.html#l00355">demandMisses</a>, <a class="el" href="mem_2cache_2base_8hh_source.html#l00365">demandMissLatency</a>, <a class="el" href="mem_2cache_2base_8hh_source.html#l00379">demandMissRate</a>, <a class="el" href="mem_2cache_2base_8hh_source.html#l00410">demandMshrHits</a>, <a class="el" href="mem_2cache_2base_8hh_source.html#l00417">demandMshrMisses</a>, <a class="el" href="mem_2cache_2base_8hh_source.html#l00429">demandMshrMissLatency</a>, <a class="el" href="mem_2cache_2base_8hh_source.html#l00450">demandMshrMissRate</a>, <a class="el" href="mem_2cache_2base_8hh_source.html#l00399">fastWrites</a>, <a class="el" href="sim_2system_8cc_source.html#l00481">System::getMasterName()</a>, <a class="el" href="mem_2cache_2base_8hh_source.html#l00346">hits</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l01377">ArmISA::i</a>, <a class="el" href="statistics_8hh_source.html#l01114">Stats::VectorBase&lt; Derived, Stor &gt;::init()</a>, <a class="el" href="sim_2system_8hh_source.html#l00332">System::maxMasters()</a>, <a class="el" href="mem_2cache_2base_8hh_source.html#l00353">misses</a>, <a class="el" href="mem_2cache_2base_8hh_source.html#l00363">missLatency</a>, <a class="el" href="mem_2cache_2base_8hh_source.html#l00377">missRate</a>, <a class="el" href="mem_2cache_2base_8hh_source.html#l00467">mshr_cap_events</a>, <a class="el" href="mem_2cache_2base_8hh_source.html#l00408">mshr_hits</a>, <a class="el" href="mem_2cache_2base_8hh_source.html#l00427">mshr_miss_latency</a>, <a class="el" href="mem_2cache_2base_8hh_source.html#l00415">mshr_misses</a>, <a class="el" href="mem_2cache_2base_8hh_source.html#l00471">mshr_no_allocate_misses</a>, <a class="el" href="mem_2cache_2base_8hh_source.html#l00422">mshr_uncacheable</a>, <a class="el" href="mem_2cache_2base_8hh_source.html#l00434">mshr_uncacheable_lat</a>, <a class="el" href="mem_2cache_2base_8hh_source.html#l00448">mshrMissRate</a>, <a class="el" href="statistics_8hh_source.html#l00250">Stats::DataWrap&lt; Derived, InfoProxyType &gt;::name()</a>, <a class="el" href="sim__object_8hh_source.html#l00108">SimObject::name()</a>, <a class="el" href="info_8hh_source.html#l00059">Stats::nonan</a>, <a class="el" href="info_8hh_source.html#l00057">Stats::nozero</a>, <a class="el" href="mem_2cache_2base_8hh_source.html#l00097">NUM_BLOCKED_CAUSES</a>, <a class="el" href="packet_8hh_source.html#l00123">MemCmd::NUM_MEM_CMDS</a>, <a class="el" href="mem_2cache_2base_8hh_source.html#l00374">overallAccesses</a>, <a class="el" href="mem_2cache_2base_8hh_source.html#l00388">overallAvgMissLatency</a>, <a class="el" href="mem_2cache_2base_8hh_source.html#l00459">overallAvgMshrMissLatency</a>, <a class="el" href="mem_2cache_2base_8hh_source.html#l00464">overallAvgMshrUncacheableLatency</a>, <a class="el" href="mem_2cache_2base_8hh_source.html#l00350">overallHits</a>, <a class="el" href="mem_2cache_2base_8hh_source.html#l00357">overallMisses</a>, <a class="el" href="mem_2cache_2base_8hh_source.html#l00367">overallMissLatency</a>, <a class="el" href="mem_2cache_2base_8hh_source.html#l00381">overallMissRate</a>, <a class="el" href="mem_2cache_2base_8hh_source.html#l00412">overallMshrHits</a>, <a class="el" href="mem_2cache_2base_8hh_source.html#l00419">overallMshrMisses</a>, <a class="el" href="mem_2cache_2base_8hh_source.html#l00431">overallMshrMissLatency</a>, <a class="el" href="mem_2cache_2base_8hh_source.html#l00452">overallMshrMissRate</a>, <a class="el" href="mem_2cache_2base_8hh_source.html#l00424">overallMshrUncacheable</a>, <a class="el" href="mem_2cache_2base_8hh_source.html#l00436">overallMshrUncacheableLatency</a>, <a class="el" href="mem_2cache_2base_8hh_source.html#l00469">soft_prefetch_mshr_full</a>, <a class="el" href="statistics_8hh_source.html#l00354">Stats::DataWrapVec&lt; Derived, InfoProxyType &gt;::subname()</a>, <a class="el" href="mem_2cache_2base_8cc.html#a15ba2990e32b8762240968c67c453242">SUM_DEMAND</a>, <a class="el" href="mem_2cache_2base_8cc.html#a4c67c78f0f3868f4dd37f31d26bb9c95">SUM_NON_DEMAND</a>, <a class="el" href="mem_2cache_2base_8hh_source.html#l00337">system</a>, <a class="el" href="packet_8hh_source.html#l00213">MemCmd::toString()</a>, <a class="el" href="info_8hh_source.html#l00049">Stats::total</a>, and <a class="el" href="mem_2cache_2base_8hh_source.html#l00405">writebacks</a>.</p>

</div>
</div>
<a class="anchor" id="acb27da28ede2c2caf92dd2bf2433a5c2"></a><!-- doxytag: member="BaseCache::requestMemSideBus" ref="acb27da28ede2c2caf92dd2bf2433a5c2" args="(RequestCause cause, Tick time)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void BaseCache::requestMemSideBus </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classBaseCache.html#a5e38457fdb4cead14a0df59dec3d1436">RequestCause</a>&nbsp;</td>
          <td class="paramname"> <em>cause</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="base_2types_8hh.html#a5c8ed81b7d238c9083e1037ba6d61643">Tick</a>&nbsp;</td>
          <td class="paramname"> <em>time</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><a class="el" href="classRequest.html">Request</a> the master bus for the given cause and time. </p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>cause</em>&nbsp;</td><td>The reason for the request. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>time</em>&nbsp;</td><td>The time to make the request. </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="mem_2cache_2base_8hh_source.html#l00573">573</a> of file <a class="el" href="mem_2cache_2base_8hh_source.html">base.hh</a>.</p>

<p>References <a class="el" href="mem_2cache_2base_8hh_source.html#l00196">memSidePort</a>, and <a class="el" href="mem_2cache_2base_8hh_source.html#l00130">BaseCache::CacheMasterPort::requestBus()</a>.</p>

<p>Referenced by <a class="el" href="mem_2cache_2base_8hh_source.html#l00215">allocateBufferInternal()</a>, <a class="el" href="cache__impl_8hh_source.html#l00467">Cache::recvTimingReq()</a>, and <a class="el" href="cache__impl_8hh_source.html#l01090">Cache::recvTimingResp()</a>.</p>

</div>
</div>
<a class="anchor" id="a45c4807bac491875320686b49466e042"></a><!-- doxytag: member="BaseCache::setBlocked" ref="a45c4807bac491875320686b49466e042" args="(BlockedCause cause)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void BaseCache::setBlocked </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classBaseCache.html#ab7498d1d026342fb73c3a8e2a2f54d55">BlockedCause</a>&nbsp;</td>
          <td class="paramname"> <em>cause</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Marks the access path of the cache as blocked for the given cause. </p>
<p>This also sets the blocked flag in the slave interface. </p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>cause</em>&nbsp;</td><td>The reason for the cache blocking. </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="mem_2cache_2base_8hh_source.html#l00538">538</a> of file <a class="el" href="mem_2cache_2base_8hh_source.html">base.hh</a>.</p>

<p>References <a class="el" href="mem_2cache_2base_8hh_source.html#l00316">blocked</a>, <a class="el" href="mem_2cache_2base_8hh_source.html#l00393">blocked_causes</a>, <a class="el" href="mem_2cache_2base_8hh_source.html#l00322">blockedCycle</a>, <a class="el" href="mem_2cache_2base_8hh_source.html#l00195">cpuSidePort</a>, <a class="el" href="clocked__object_8hh_source.html#l00188">ClockedObject::curCycle()</a>, <a class="el" href="base_2trace_8hh_source.html#l00211">DPRINTF</a>, and <a class="el" href="mem_2cache_2base_8cc_source.html#l00092">BaseCache::CacheSlavePort::setBlocked()</a>.</p>

<p>Referenced by <a class="el" href="mem_2cache_2base_8hh_source.html#l00215">allocateBufferInternal()</a>, and <a class="el" href="cache__impl_8hh_source.html#l00467">Cache::recvTimingReq()</a>.</p>

</div>
</div>
<hr/><h2>Member Data Documentation</h2>
<a class="anchor" id="ad1d4e0e25482f70d23ef650555be7970"></a><!-- doxytag: member="BaseCache::addrRanges" ref="ad1d4e0e25482f70d23ef650555be7970" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="classstd_1_1list.html">AddrRangeList</a> <a class="el" href="classBaseCache.html#ad1d4e0e25482f70d23ef650555be7970">BaseCache::addrRanges</a><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The address range to which the cache responds on the CPU side. </p>
<p>Normally this is all possible memory addresses. </p>

<p>Definition at line <a class="el" href="mem_2cache_2base_8hh_source.html#l00333">333</a> of file <a class="el" href="mem_2cache_2base_8hh_source.html">base.hh</a>.</p>

<p>Referenced by <a class="el" href="mem_2cache_2base_8hh_source.html#l00508">getAddrRanges()</a>, and <a class="el" href="mem_2cache_2base_8cc_source.html#l00157">inRange()</a>.</p>

</div>
</div>
<a class="anchor" id="ac977421e6358b9b7ec2f17bb5a537f26"></a><!-- doxytag: member="BaseCache::blkSize" ref="ac977421e6358b9b7ec2f17bb5a537f26" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const unsigned <a class="el" href="classBaseCache.html#ac977421e6358b9b7ec2f17bb5a537f26">BaseCache::blkSize</a><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Block size of this cache. </p>

<p>Definition at line <a class="el" href="mem_2cache_2base_8hh_source.html#l00276">276</a> of file <a class="el" href="mem_2cache_2base_8hh_source.html">base.hh</a>.</p>

<p>Referenced by <a class="el" href="cache__impl_8hh_source.html#l00311">Cache::access()</a>, <a class="el" href="mem_2cache_2base_8hh_source.html#l00510">allocateMissBuffer()</a>, <a class="el" href="mem_2cache_2base_8hh_source.html#l00517">allocateWriteBuffer()</a>, <a class="el" href="mem_2cache_2base_8hh_source.html#l00505">blockAlign()</a>, <a class="el" href="cache__impl_8hh_source.html#l00071">Cache::Cache()</a>, <a class="el" href="cache__impl_8hh_source.html#l01568">Cache::doTimingSupplyResponse()</a>, <a class="el" href="cache__impl_8hh_source.html#l01014">Cache::functionalAccess()</a>, <a class="el" href="mem_2cache_2base_8hh_source.html#l00499">getBlockSize()</a>, <a class="el" href="cache__impl_8hh_source.html#l00789">Cache::getBusPacket()</a>, <a class="el" href="cache__impl_8hh_source.html#l01476">Cache::handleFill()</a>, <a class="el" href="cache__impl_8hh_source.html#l01615">Cache::handleSnoop()</a>, <a class="el" href="cache__impl_8hh_source.html#l00455">Cache::promoteWholeLineWrites()</a>, <a class="el" href="cache__impl_8hh_source.html#l01090">Cache::recvTimingResp()</a>, <a class="el" href="cache__impl_8hh_source.html#l00160">Cache::satisfyCpuSideRequest()</a>, <a class="el" href="cache__impl_8hh_source.html#l01350">Cache::writebackBlk()</a>, and <a class="el" href="cache__impl_8hh_source.html#l01401">Cache::writebackVisitor()</a>.</p>

</div>
</div>
<a class="anchor" id="a25bed8a0eac63925919cadd3dcccf1ef"></a><!-- doxytag: member="BaseCache::blocked" ref="a25bed8a0eac63925919cadd3dcccf1ef" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t <a class="el" href="classBaseCache.html#a25bed8a0eac63925919cadd3dcccf1ef">BaseCache::blocked</a><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Bit vector of the blocking reasons for the access path. </p>
<dl class="see"><dt><b>See also:</b></dt><dd><a class="el" href="classBaseCache.html#ab7498d1d026342fb73c3a8e2a2f54d55" title="Reasons for caches to be blocked.">BlockedCause</a> </dd></dl>

<p>Definition at line <a class="el" href="mem_2cache_2base_8hh_source.html#l00316">316</a> of file <a class="el" href="mem_2cache_2base_8hh_source.html">base.hh</a>.</p>

<p>Referenced by <a class="el" href="mem_2cache_2base_8hh_source.html#l00557">clearBlocked()</a>, <a class="el" href="mem_2cache_2base_8hh_source.html#l00528">isBlocked()</a>, <a class="el" href="cache__impl_8hh_source.html#l02124">Cache::CpuSidePort::recvTimingReq()</a>, and <a class="el" href="mem_2cache_2base_8hh_source.html#l00538">setBlocked()</a>.</p>

</div>
</div>
<a class="anchor" id="aa2c79afd5fe77a70d7dc8568012a9e2d"></a><!-- doxytag: member="BaseCache::blockedCycle" ref="aa2c79afd5fe77a70d7dc8568012a9e2d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classCycles.html">Cycles</a> <a class="el" href="classBaseCache.html#aa2c79afd5fe77a70d7dc8568012a9e2d">BaseCache::blockedCycle</a><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Stores time the cache blocked for statistics. </p>

<p>Definition at line <a class="el" href="mem_2cache_2base_8hh_source.html#l00322">322</a> of file <a class="el" href="mem_2cache_2base_8hh_source.html">base.hh</a>.</p>

<p>Referenced by <a class="el" href="mem_2cache_2base_8hh_source.html#l00557">clearBlocked()</a>, and <a class="el" href="mem_2cache_2base_8hh_source.html#l00538">setBlocked()</a>.</p>

</div>
</div>
<a class="anchor" id="ab62831ac3f3568122738ebc57bd0971d"></a><!-- doxytag: member="BaseCache::cpuSidePort" ref="ab62831ac3f3568122738ebc57bd0971d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classBaseCache_1_1CacheSlavePort.html">CacheSlavePort</a>* <a class="el" href="classBaseCache.html#ab62831ac3f3568122738ebc57bd0971d">BaseCache::cpuSidePort</a><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="mem_2cache_2base_8hh_source.html#l00195">195</a> of file <a class="el" href="mem_2cache_2base_8hh_source.html">base.hh</a>.</p>

<p>Referenced by <a class="el" href="cache__impl_8hh_source.html#l00071">Cache::Cache()</a>, <a class="el" href="mem_2cache_2base_8hh_source.html#l00557">clearBlocked()</a>, <a class="el" href="mem_2cache_2base_8cc_source.html#l00778">drain()</a>, <a class="el" href="cache__impl_8hh_source.html#l01014">Cache::functionalAccess()</a>, <a class="el" href="mem_2cache_2base_8cc_source.html#l00147">getSlavePort()</a>, <a class="el" href="cache__impl_8hh_source.html#l01971">Cache::getTimingPacket()</a>, <a class="el" href="cache__impl_8hh_source.html#l01615">Cache::handleSnoop()</a>, <a class="el" href="mem_2cache_2base_8cc_source.html#l00129">init()</a>, <a class="el" href="cache__impl_8hh_source.html#l00467">Cache::recvTimingReq()</a>, <a class="el" href="cache__impl_8hh_source.html#l01090">Cache::recvTimingResp()</a>, <a class="el" href="mem_2cache_2base_8hh_source.html#l00538">setBlocked()</a>, and <a class="el" href="cache__impl_8hh_source.html#l00100">Cache::~Cache()</a>.</p>

</div>
</div>
<a class="anchor" id="acec38a82c154e435e264ad95cbe5a2b1"></a><!-- doxytag: member="BaseCache::fillLatency" ref="acec38a82c154e435e264ad95cbe5a2b1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="classCycles.html">Cycles</a> <a class="el" href="classBaseCache.html#acec38a82c154e435e264ad95cbe5a2b1">BaseCache::fillLatency</a><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The latency to fill a cache block. </p>

<p>Definition at line <a class="el" href="mem_2cache_2base_8hh_source.html#l00292">292</a> of file <a class="el" href="mem_2cache_2base_8hh_source.html">base.hh</a>.</p>

<p>Referenced by <a class="el" href="cache__impl_8hh_source.html#l01476">Cache::handleFill()</a>.</p>

</div>
</div>
<a class="anchor" id="a883a316213d56a880e13ac4cc43e761b"></a><!-- doxytag: member="BaseCache::forwardLatency" ref="a883a316213d56a880e13ac4cc43e761b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="classCycles.html">Cycles</a> <a class="el" href="classBaseCache.html#a883a316213d56a880e13ac4cc43e761b">BaseCache::forwardLatency</a><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>This is the forward latency of the cache. </p>
<p>It occurs when there is a cache miss and a request is forwarded downstream, in particular an outbound miss. </p>

<p>Definition at line <a class="el" href="mem_2cache_2base_8hh_source.html#l00289">289</a> of file <a class="el" href="mem_2cache_2base_8hh_source.html">base.hh</a>.</p>

<p>Referenced by <a class="el" href="cache__impl_8hh_source.html#l01568">Cache::doTimingSupplyResponse()</a>, <a class="el" href="cache__impl_8hh_source.html#l01870">Cache::recvAtomicSnoop()</a>, <a class="el" href="cache__impl_8hh_source.html#l00467">Cache::recvTimingReq()</a>, <a class="el" href="cache__impl_8hh_source.html#l01090">Cache::recvTimingResp()</a>, and <a class="el" href="cache__impl_8hh_source.html#l00417">Cache::recvTimingSnoopResp()</a>.</p>

</div>
</div>
<a class="anchor" id="a77e390da67ed2ab6feb42765594eb696"></a><!-- doxytag: member="BaseCache::forwardSnoops" ref="a77e390da67ed2ab6feb42765594eb696" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const bool <a class="el" href="classBaseCache.html#a77e390da67ed2ab6feb42765594eb696">BaseCache::forwardSnoops</a><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Do we forward snoops from mem side port through to cpu side port? </p>

<p>Definition at line <a class="el" href="mem_2cache_2base_8hh_source.html#l00305">305</a> of file <a class="el" href="mem_2cache_2base_8hh_source.html">base.hh</a>.</p>

<p>Referenced by <a class="el" href="cache__impl_8hh_source.html#l01014">Cache::functionalAccess()</a>, <a class="el" href="cache__impl_8hh_source.html#l01971">Cache::getTimingPacket()</a>, and <a class="el" href="cache__impl_8hh_source.html#l01615">Cache::handleSnoop()</a>.</p>

</div>
</div>
<a class="anchor" id="a8823ab527a2c38a909ba3502463a9a3a"></a><!-- doxytag: member="BaseCache::isTopLevel" ref="a8823ab527a2c38a909ba3502463a9a3a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const bool <a class="el" href="classBaseCache.html#a8823ab527a2c38a909ba3502463a9a3a">BaseCache::isTopLevel</a><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Is this cache a toplevel cache (e.g. </p>
<p>L1, I/O cache). If so we should never try to forward ownership and similar optimizations to the cpu side </p>

<p>Definition at line <a class="el" href="mem_2cache_2base_8hh_source.html#l00310">310</a> of file <a class="el" href="mem_2cache_2base_8hh_source.html">base.hh</a>.</p>

<p>Referenced by <a class="el" href="cache__impl_8hh_source.html#l00455">Cache::promoteWholeLineWrites()</a>, <a class="el" href="cache__impl_8hh_source.html#l00863">Cache::recvAtomic()</a>, <a class="el" href="cache__impl_8hh_source.html#l00467">Cache::recvTimingReq()</a>, <a class="el" href="cache__impl_8hh_source.html#l01090">Cache::recvTimingResp()</a>, and <a class="el" href="cache__impl_8hh_source.html#l00160">Cache::satisfyCpuSideRequest()</a>.</p>

</div>
</div>
<a class="anchor" id="a8426e8964f5df5173130903a39323e62"></a><!-- doxytag: member="BaseCache::lookupLatency" ref="a8426e8964f5df5173130903a39323e62" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="classCycles.html">Cycles</a> <a class="el" href="classBaseCache.html#a8426e8964f5df5173130903a39323e62">BaseCache::lookupLatency</a><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The latency of tag lookup of a cache. </p>
<p>It occurs when there is an access to the cache. </p>

<p>Definition at line <a class="el" href="mem_2cache_2base_8hh_source.html#l00282">282</a> of file <a class="el" href="mem_2cache_2base_8hh_source.html">base.hh</a>.</p>

<p>Referenced by <a class="el" href="cache__impl_8hh_source.html#l00311">Cache::access()</a>, <a class="el" href="cache__impl_8hh_source.html#l00863">Cache::recvAtomic()</a>, and <a class="el" href="cache__impl_8hh_source.html#l00467">Cache::recvTimingReq()</a>.</p>

</div>
</div>
<a class="anchor" id="a484d288d214d342732830ca1b438637d"></a><!-- doxytag: member="BaseCache::memSidePort" ref="a484d288d214d342732830ca1b438637d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classBaseCache_1_1CacheMasterPort.html">CacheMasterPort</a>* <a class="el" href="classBaseCache.html#a484d288d214d342732830ca1b438637d">BaseCache::memSidePort</a><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="mem_2cache_2base_8hh_source.html#l00196">196</a> of file <a class="el" href="mem_2cache_2base_8hh_source.html">base.hh</a>.</p>

<p>Referenced by <a class="el" href="cache__impl_8hh_source.html#l00071">Cache::Cache()</a>, <a class="el" href="cache__impl_8hh_source.html#l01568">Cache::doTimingSupplyResponse()</a>, <a class="el" href="mem_2cache_2base_8cc_source.html#l00778">drain()</a>, <a class="el" href="cache__impl_8hh_source.html#l01014">Cache::functionalAccess()</a>, <a class="el" href="mem_2cache_2base_8cc_source.html#l00137">getMasterPort()</a>, <a class="el" href="mem_2cache_2base_8cc_source.html#l00129">init()</a>, <a class="el" href="cache__impl_8hh_source.html#l00863">Cache::recvAtomic()</a>, <a class="el" href="cache__impl_8hh_source.html#l00467">Cache::recvTimingReq()</a>, <a class="el" href="cache__impl_8hh_source.html#l00417">Cache::recvTimingSnoopResp()</a>, <a class="el" href="mem_2cache_2base_8hh_source.html#l00573">requestMemSideBus()</a>, <a class="el" href="cache__impl_8hh_source.html#l01401">Cache::writebackVisitor()</a>, and <a class="el" href="cache__impl_8hh_source.html#l00100">Cache::~Cache()</a>.</p>

</div>
</div>
<a class="anchor" id="a02554355646a2ae8c8deecb68b2d9bce"></a><!-- doxytag: member="BaseCache::missCount" ref="a02554355646a2ae8c8deecb68b2d9bce" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="base_2types_8hh.html#ae1475755791765b8e6f6a8bb091e273e">Counter</a> <a class="el" href="classBaseCache.html#a02554355646a2ae8c8deecb68b2d9bce">BaseCache::missCount</a><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The number of misses to trigger an exit event. </p>

<p>Definition at line <a class="el" href="mem_2cache_2base_8hh_source.html#l00328">328</a> of file <a class="el" href="mem_2cache_2base_8hh_source.html">base.hh</a>.</p>

<p>Referenced by <a class="el" href="mem_2cache_2base_8hh_source.html#l00597">incMissCount()</a>.</p>

</div>
</div>
<a class="anchor" id="a81d149b39280e1470e7285677f352bda"></a><!-- doxytag: member="BaseCache::mshrQueue" ref="a81d149b39280e1470e7285677f352bda" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classMSHRQueue.html">MSHRQueue</a> <a class="el" href="classBaseCache.html#a81d149b39280e1470e7285677f352bda">BaseCache::mshrQueue</a><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Miss status registers. </p>

<p>Definition at line <a class="el" href="mem_2cache_2base_8hh_source.html#l00201">201</a> of file <a class="el" href="mem_2cache_2base_8hh_source.html">base.hh</a>.</p>

<p>Referenced by <a class="el" href="cache__impl_8hh_source.html#l01438">Cache::allocateBlock()</a>, <a class="el" href="mem_2cache_2base_8hh_source.html#l00510">allocateMissBuffer()</a>, <a class="el" href="mem_2cache_2base_8cc_source.html#l00778">drain()</a>, <a class="el" href="cache__impl_8hh_source.html#l01014">Cache::functionalAccess()</a>, <a class="el" href="cache__impl_8hh_source.html#l01888">Cache::getNextMSHR()</a>, <a class="el" href="cache_8hh_source.html#l00399">Cache::inMissQueue()</a>, <a class="el" href="cache__impl_8hh_source.html#l02064">Cache::nextMSHRReadyTime()</a>, <a class="el" href="cache_8hh_source.html#l00386">Cache::outstandingMisses()</a>, <a class="el" href="cache__impl_8hh_source.html#l00467">Cache::recvTimingReq()</a>, <a class="el" href="cache__impl_8hh_source.html#l01090">Cache::recvTimingResp()</a>, <a class="el" href="cache__impl_8hh_source.html#l01776">Cache::recvTimingSnoopReq()</a>, and <a class="el" href="cache__impl_8hh_source.html#l00284">Cache::squash()</a>.</p>

</div>
</div>
<a class="anchor" id="ad4f47d83a7cddde8a3420aeeff77b7d5"></a><!-- doxytag: member="BaseCache::noTargetMSHR" ref="ad4f47d83a7cddde8a3420aeeff77b7d5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classMSHR.html">MSHR</a>* <a class="el" href="classBaseCache.html#ad4f47d83a7cddde8a3420aeeff77b7d5">BaseCache::noTargetMSHR</a><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Pointer to the <a class="el" href="classMSHR.html" title="Miss Status and handling Register.">MSHR</a> that has no targets. </p>

<p>Definition at line <a class="el" href="mem_2cache_2base_8hh_source.html#l00325">325</a> of file <a class="el" href="mem_2cache_2base_8hh_source.html">base.hh</a>.</p>

<p>Referenced by <a class="el" href="cache__impl_8hh_source.html#l00467">Cache::recvTimingReq()</a>, <a class="el" href="cache__impl_8hh_source.html#l01090">Cache::recvTimingResp()</a>, and <a class="el" href="cache__impl_8hh_source.html#l00284">Cache::squash()</a>.</p>

</div>
</div>
<a class="anchor" id="a3bae1b66febd6ed64b12bac3302b12b2"></a><!-- doxytag: member="BaseCache::numTarget" ref="a3bae1b66febd6ed64b12bac3302b12b2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const int <a class="el" href="classBaseCache.html#a3bae1b66febd6ed64b12bac3302b12b2">BaseCache::numTarget</a><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The number of targets for each <a class="el" href="classMSHR.html" title="Miss Status and handling Register.">MSHR</a>. </p>

<p>Definition at line <a class="el" href="mem_2cache_2base_8hh_source.html#l00302">302</a> of file <a class="el" href="mem_2cache_2base_8hh_source.html">base.hh</a>.</p>

<p>Referenced by <a class="el" href="cache__impl_8hh_source.html#l00467">Cache::recvTimingReq()</a>, and <a class="el" href="cache__impl_8hh_source.html#l01776">Cache::recvTimingSnoopReq()</a>.</p>

</div>
</div>
<a class="anchor" id="a680f2910da959f01f85e09740e72e53d"></a><!-- doxytag: member="BaseCache::order" ref="a680f2910da959f01f85e09740e72e53d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint64_t <a class="el" href="classBaseCache.html#a680f2910da959f01f85e09740e72e53d">BaseCache::order</a><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Increasing order number assigned to each incoming request. </p>

<p>Definition at line <a class="el" href="mem_2cache_2base_8hh_source.html#l00319">319</a> of file <a class="el" href="mem_2cache_2base_8hh_source.html">base.hh</a>.</p>

<p>Referenced by <a class="el" href="mem_2cache_2base_8hh_source.html#l00215">allocateBufferInternal()</a>, <a class="el" href="cache__impl_8hh_source.html#l00467">Cache::recvTimingReq()</a>, and <a class="el" href="cache__impl_8hh_source.html#l01776">Cache::recvTimingSnoopReq()</a>.</p>

</div>
</div>
<a class="anchor" id="a90460436425bc171f6aa478c50cabe04"></a><!-- doxytag: member="BaseCache::responseLatency" ref="a90460436425bc171f6aa478c50cabe04" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="classCycles.html">Cycles</a> <a class="el" href="classBaseCache.html#a90460436425bc171f6aa478c50cabe04">BaseCache::responseLatency</a><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The latency of sending reponse to its upper level cache/core on a linefill. </p>
<p>The responseLatency parameter captures this latency. </p>

<p>Definition at line <a class="el" href="mem_2cache_2base_8hh_source.html#l00299">299</a> of file <a class="el" href="mem_2cache_2base_8hh_source.html">base.hh</a>.</p>

<p>Referenced by <a class="el" href="cache__impl_8hh_source.html#l01090">Cache::recvTimingResp()</a>.</p>

</div>
</div>
<a class="anchor" id="abfde4b7031bd01341cdc9919731487a2"></a><!-- doxytag: member="BaseCache::system" ref="abfde4b7031bd01341cdc9919731487a2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classSystem.html">System</a>* <a class="el" href="classBaseCache.html#abfde4b7031bd01341cdc9919731487a2">BaseCache::system</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><a class="el" href="classSystem.html">System</a> we are currently operating in. </p>

<p>Definition at line <a class="el" href="mem_2cache_2base_8hh_source.html#l00337">337</a> of file <a class="el" href="mem_2cache_2base_8hh_source.html">base.hh</a>.</p>

<p>Referenced by <a class="el" href="cache__impl_8hh_source.html#l01014">Cache::functionalAccess()</a>, <a class="el" href="cache__impl_8hh_source.html#l01888">Cache::getNextMSHR()</a>, <a class="el" href="mem_2cache_2base_8hh_source.html#l00608">incHitCount()</a>, <a class="el" href="mem_2cache_2base_8hh_source.html#l00597">incMissCount()</a>, <a class="el" href="base__set__assoc_8hh_source.html#l00245">BaseSetAssoc::insertBlock()</a>, <a class="el" href="base__set__assoc_8hh_source.html#l00152">BaseSetAssoc::invalidate()</a>, <a class="el" href="cache__impl_8hh_source.html#l00863">Cache::recvAtomic()</a>, <a class="el" href="cache__impl_8hh_source.html#l01870">Cache::recvAtomicSnoop()</a>, <a class="el" href="cache__impl_8hh_source.html#l02124">Cache::CpuSidePort::recvTimingReq()</a>, <a class="el" href="cache__impl_8hh_source.html#l00467">Cache::recvTimingReq()</a>, <a class="el" href="cache__impl_8hh_source.html#l01090">Cache::recvTimingResp()</a>, <a class="el" href="cache__impl_8hh_source.html#l01776">Cache::recvTimingSnoopReq()</a>, <a class="el" href="cache__impl_8hh_source.html#l00417">Cache::recvTimingSnoopResp()</a>, <a class="el" href="mem_2cache_2tags_2base_8cc_source.html#l00071">BaseTags::regStats()</a>, and <a class="el" href="mem_2cache_2base_8cc_source.html#l00168">regStats()</a>.</p>

</div>
</div>
<a class="anchor" id="aa120300c8f9c5558238c525ba016eccc"></a><!-- doxytag: member="BaseCache::writeBuffer" ref="aa120300c8f9c5558238c525ba016eccc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classMSHRQueue.html">MSHRQueue</a> <a class="el" href="classBaseCache.html#aa120300c8f9c5558238c525ba016eccc">BaseCache::writeBuffer</a><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Write/writeback buffer. </p>

<p>Definition at line <a class="el" href="mem_2cache_2base_8hh_source.html#l00204">204</a> of file <a class="el" href="mem_2cache_2base_8hh_source.html">base.hh</a>.</p>

<p>Referenced by <a class="el" href="mem_2cache_2base_8hh_source.html#l00517">allocateWriteBuffer()</a>, <a class="el" href="mem_2cache_2base_8cc_source.html#l00778">drain()</a>, <a class="el" href="cache__impl_8hh_source.html#l01014">Cache::functionalAccess()</a>, <a class="el" href="cache__impl_8hh_source.html#l01888">Cache::getNextMSHR()</a>, <a class="el" href="cache__impl_8hh_source.html#l02064">Cache::nextMSHRReadyTime()</a>, and <a class="el" href="cache__impl_8hh_source.html#l01776">Cache::recvTimingSnoopReq()</a>.</p>

</div>
</div>
<hr/>The documentation for this class was generated from the following files:<ul>
<li>mem/cache/<a class="el" href="mem_2cache_2base_8hh_source.html">base.hh</a></li>
<li>mem/cache/<a class="el" href="mem_2cache_2base_8cc_source.html">base.cc</a></li>
</ul>
</div>
<!--- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&nbsp;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&nbsp;</span>Classes</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&nbsp;</span>Namespaces</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&nbsp;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&nbsp;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&nbsp;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&nbsp;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&nbsp;</span>Enumerations</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&nbsp;</span>Enumerator</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(9)"><span class="SelectionMark">&nbsp;</span>Friends</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(10)"><span class="SelectionMark">&nbsp;</span>Defines</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<hr size="1"><address style="align: right;"><small>
Generated on Mon Dec 7 02:33:16 2015 for gem5 by <a href="http://www.doxygen.org/index.html"> doxygen</a> 1.6.1</small></address>

</body>
</html>
