<html>
<head>
<meta charset="UTF-8">
<title>Vl-clkskew</title>
<link rel="stylesheet" type="text/css" href="../style.css"/>
</head>
<body>

<h3><a href="../index.html?topic=VL____VL-CLKSKEW">Click for Vl-clkskew in the Full Manual</a></h3>

<p>Representation of a clock skew (clocking blocks).</p><p>This is a product type introduced by <a href="FTY____DEFPROD.html">defprod</a>.</p> 
<h5>Fields</h5> 
<dl>
<dt>delay — <a href="VL____VL-MAYBE-EXPR.html">vl-maybe-expr</a>
</dt> 
<dd>Cycle delay amount, e.g., <span class="v">#3</span>, if applicable.</dd> 
 
<dt>edge — <a href="VL____VL-EVATOMTYPE-P.html">vl-evatomtype-p</a>
</dt> 
<dd>Edge indicator, or <span class="v">:vl-noedge</span> for edgeless skews.</dd> 
 
</dl><p>Clock skews are described in SystemVerilog-2012 Section 14.4.  They 
         indicate when a signal is to be sampled relative to a clocking event. 
         Some examples:</p> 
 
         <pre class="code">clocking @(posedge clk);
   input #3 foo;          // &lt;-- skew is '#3'
   input negedge bar;     // &lt;-- skew is 'negedge'
   input negedge #3 baz;  // &lt;-- skew is both 'negedge #3'
endclocking</pre> 
 
         <p>Per 14.3 (page 304) input skews are implicitly ``negative'' in that 
         they say how far before the clock the signal should be sampled; output 
         skews are ``positive'' and refer to some time after the clock.</p> 
 
         <p>Instead of numbers, skews can also be <span class="v">posedge</span>, <span class="v">negedge</span>, 
         or <span class="v">edge</span>, which indicate that, e.g., that <span class="v">bar</span> above should be 
         sampled at the <span class="v">negedge</span> of <span class="v">clk</span>.  I'm not sure what <span class="v">edge</span> 
         means or how these combine with delays, but Section 14.4 may be a good 
         starting place.</p>
</body>
</html>
