<html>
<head>
<meta http-equiv="content-type" content="text/html; charset=utf-8" />
<title>RTW Report - VSD_6ph_ip_src_uz_vsd_6ph_30deg.vhd</title>
<link rel="stylesheet" type="text/css" href="rtwreport.css"></link><script language="JavaScript" type="text/javascript" src="rtwreport_utils.js"></script>
<SCRIPT type="text/javascript" language="JavaScript" src="slwebview.js"></SCRIPT>
<SCRIPT type="text/javascript" language="JavaScript" src="id_mapping.js"></SCRIPT>
</head>
<body bgcolor="#eeeeee" onload="try {if (top) { if (top.rtwFileOnLoad) top.rtwFileOnLoad(window.document); else local_onload();}} catch(err) {};">
<p>
<table border="0" cellspacing="0" cellpadding="6" width="100%%" height="100%%"><tr><td width="100%%" valign="top" bgcolor="#ffffff">
<h4>File: <a href="../VSD_6ph_ip_src_uz_vsd_6ph_30deg.vhd" target="rtwreport_document_frame" id="linkToText_plain">VSD_6ph_ip_src_uz_vsd_6ph_30deg.vhd</a></h4>
<pre id="RTWcode">
<span><a class="LN" id="1">    1   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" id="2">    2   </a><span class="CT">-- </span>
</span><span><a class="LN" id="3">    3   </a><span class="CT">-- File Name: hdl_prj\hdlsrc\VSD_6ph_30deg_HDL\VSD_6ph_ip_src_uz_vsd_6ph_30deg.vhd</span>
</span><span><a class="LN" id="4">    4   </a><span class="CT">-- Created: 2022-08-10 09:37:19</span>
</span><span><a class="LN" id="5">    5   </a><span class="CT">-- </span>
</span><span><a class="LN" id="6">    6   </a><span class="CT">-- Generated by MATLAB 9.10 and HDL Coder 3.18</span>
</span><span><a class="LN" id="7">    7   </a><span class="CT">-- </span>
</span><span><a class="LN" id="8">    8   </a><span class="CT">-- </span>
</span><span><a class="LN" id="9">    9   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" id="10">   10   </a><span class="CT">-- Rate and Clocking Details</span>
</span><span><a class="LN" id="11">   11   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" id="12">   12   </a><span class="CT">-- Model base rate: 1e-08</span>
</span><span><a class="LN" id="13">   13   </a><span class="CT">-- Target subsystem base rate: 1e-08</span>
</span><span><a class="LN" id="14">   14   </a><span class="CT">-- </span>
</span><span><a class="LN" id="15">   15   </a><span class="CT">-- </span>
</span><span><a class="LN" id="16">   16   </a><span class="CT">-- Clock Enable  Sample Time</span>
</span><span><a class="LN" id="17">   17   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" id="18">   18   </a><span class="CT">-- ce_out        1e-08</span>
</span><span><a class="LN" id="19">   19   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" id="20">   20   </a><span class="CT">-- </span>
</span><span><a class="LN" id="21">   21   </a><span class="CT">-- </span>
</span><span><a class="LN" id="22">   22   </a><span class="CT">-- Output Signal                 Clock Enable  Sample Time</span>
</span><span><a class="LN" id="23">   23   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" id="24">   24   </a><span class="CT">-- alpha                         ce_out        1e-08</span>
</span><span><a class="LN" id="25">   25   </a><span class="CT">-- beta                          ce_out        1e-08</span>
</span><span><a class="LN" id="26">   26   </a><span class="CT">-- x1                            ce_out        1e-08</span>
</span><span><a class="LN" id="27">   27   </a><span class="CT">-- y1                            ce_out        1e-08</span>
</span><span><a class="LN" id="28">   28   </a><span class="CT">-- z1                            ce_out        1e-08</span>
</span><span><a class="LN" id="29">   29   </a><span class="CT">-- z2                            ce_out        1e-08</span>
</span><span><a class="LN" id="30">   30   </a><span class="CT">-- vsd_done                      ce_out        1e-08</span>
</span><span><a class="LN" id="31">   31   </a><span class="CT">-- alpha_AXI                     ce_out        1e-08</span>
</span><span><a class="LN" id="32">   32   </a><span class="CT">-- beta_AXI                      ce_out        1e-08</span>
</span><span><a class="LN" id="33">   33   </a><span class="CT">-- x_AXI                         ce_out        1e-08</span>
</span><span><a class="LN" id="34">   34   </a><span class="CT">-- y_AXI                         ce_out        1e-08</span>
</span><span><a class="LN" id="35">   35   </a><span class="CT">-- z1_AXI                        ce_out        1e-08</span>
</span><span><a class="LN" id="36">   36   </a><span class="CT">-- z2_AXI                        ce_out        1e-08</span>
</span><span><a class="LN" id="37">   37   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" id="38">   38   </a><span class="CT">-- </span>
</span><span><a class="LN" id="39">   39   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" id="40">   40   </a>
</span><span><a class="LN" id="41">   41   </a>
</span><span><a class="LN" id="42">   42   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" id="43">   43   </a><span class="CT">-- </span>
</span><span><a class="LN" id="44">   44   </a><span class="CT">-- Module: VSD_6ph_ip_src_uz_vsd_6ph_30deg</span>
</span><span><a class="LN" id="45">   45   </a><span class="CT">-- Source Path: VSD_6ph_30deg_HDL/uz_vsd_6ph_30deg</span>
</span><span><a class="LN" id="46">   46   </a><span class="CT">-- Hierarchy Level: 0</span>
</span><span><a class="LN" id="47">   47   </a><span class="CT">-- </span>
</span><span><a class="LN" id="48">   48   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" id="49">   49   </a><span class="KW">LIBRARY</span> IEEE;
</span><span><a class="LN" id="50">   50   </a><span class="KW">USE</span> IEEE.std_logic_1164.<span class="KW">ALL</span>;
</span><span><a class="LN" id="51">   51   </a><span class="KW">USE</span> IEEE.numeric_std.<span class="KW">ALL</span>;
</span><span><a class="LN" id="52">   52   </a><span class="KW">USE</span> work.VSD_6ph_ip_src_uz_vsd_6ph_30deg_pkg.<span class="KW">ALL</span>;
</span><span><a class="LN" id="53">   53   </a>
</span><span><a class="LN" id="54">   54   </a><span class="KW">ENTITY</span> VSD_6ph_ip_src_uz_vsd_6ph_30deg <span class="KW">IS</span>
</span><span><a class="LN" id="55">   55   </a>  <span class="KW">PORT</span>( clk                               :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="56">   56   </a>        reset                             :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="57">   57   </a>        clk_enable                        :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="58">   58   </a>        a1                                :   <span class="KW">IN</span>    std_logic_vector(17 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix18_En15</span>
</span><span><a class="LN" id="59">   59   </a>        b1                                :   <span class="KW">IN</span>    std_logic_vector(17 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix18_En15</span>
</span><span><a class="LN" id="60">   60   </a>        c1                                :   <span class="KW">IN</span>    std_logic_vector(17 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix18_En15</span>
</span><span><a class="LN" id="61">   61   </a>        a2                                :   <span class="KW">IN</span>    std_logic_vector(17 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix18_En15</span>
</span><span><a class="LN" id="62">   62   </a>        b2                                :   <span class="KW">IN</span>    std_logic_vector(17 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix18_En15</span>
</span><span><a class="LN" id="63">   63   </a>        c2                                :   <span class="KW">IN</span>    std_logic_vector(17 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix18_En15</span>
</span><span><a class="LN" id="64">   64   </a>        pu_conv_valid                     :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="65">   65   </a>        ce_out                            :   <span class="KW">OUT</span>   std_logic;
</span><span><a class="LN" id="66">   66   </a>        alpha                             :   <span class="KW">OUT</span>   std_logic_vector(17 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix18_En11</span>
</span><span><a class="LN" id="67">   67   </a>        beta                              :   <span class="KW">OUT</span>   std_logic_vector(17 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix18_En11</span>
</span><span><a class="LN" id="68">   68   </a>        x1                                :   <span class="KW">OUT</span>   std_logic_vector(17 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix18_En11</span>
</span><span><a class="LN" id="69">   69   </a>        y1                                :   <span class="KW">OUT</span>   std_logic_vector(17 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix18_En11</span>
</span><span><a class="LN" id="70">   70   </a>        z1                                :   <span class="KW">OUT</span>   std_logic_vector(17 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix18_En11</span>
</span><span><a class="LN" id="71">   71   </a>        z2                                :   <span class="KW">OUT</span>   std_logic_vector(17 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix18_En11</span>
</span><span><a class="LN" id="72">   72   </a>        vsd_done                          :   <span class="KW">OUT</span>   std_logic;
</span><span><a class="LN" id="73">   73   </a>        alpha_AXI                         :   <span class="KW">OUT</span>   std_logic_vector(17 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix18_En11</span>
</span><span><a class="LN" id="74">   74   </a>        beta_AXI                          :   <span class="KW">OUT</span>   std_logic_vector(17 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix18_En11</span>
</span><span><a class="LN" id="75">   75   </a>        x_AXI                             :   <span class="KW">OUT</span>   std_logic_vector(17 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix18_En11</span>
</span><span><a class="LN" id="76">   76   </a>        y_AXI                             :   <span class="KW">OUT</span>   std_logic_vector(17 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix18_En11</span>
</span><span><a class="LN" id="77">   77   </a>        z1_AXI                            :   <span class="KW">OUT</span>   std_logic_vector(17 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix18_En11</span>
</span><span><a class="LN" id="78">   78   </a>        z2_AXI                            :   <span class="KW">OUT</span>   std_logic_vector(17 <span class="KW">DOWNTO</span> 0)  <span class="CT">-- sfix18_En11</span>
</span><span><a class="LN" id="79">   79   </a>        );
</span><span><a class="LN" id="80">   80   </a><span class="KW">END</span> VSD_6ph_ip_src_uz_vsd_6ph_30deg;
</span><span><a class="LN" id="81">   81   </a>
</span><span><a class="LN" id="82">   82   </a>
</span><span><a class="LN" id="83">   83   </a><span class="KW">ARCHITECTURE</span> rtl <span class="KW">OF</span> VSD_6ph_ip_src_uz_vsd_6ph_30deg <span class="KW">IS</span>
</span><span><a class="LN" id="84">   84   </a>
</span><span><a class="LN" id="85">   85   </a>  <span class="CT">-- Component Declarations</span>
</span><span><a class="LN" id="86">   86   </a>  <span class="KW">COMPONENT</span> VSD_6ph_ip_src_Detect_Rise_Positive
</span><span><a class="LN" id="87">   87   </a>    <span class="KW">PORT</span>( clk                             :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="88">   88   </a>          reset                           :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="89">   89   </a>          enb                             :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="90">   90   </a>          U                               :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="91">   91   </a>          Y                               :   <span class="KW">OUT</span>   std_logic
</span><span><a class="LN" id="92">   92   </a>          );
</span><span><a class="LN" id="93">   93   </a>  <span class="KW">END</span> <span class="KW">COMPONENT</span>;
</span><span><a class="LN" id="94">   94   </a>
</span><span><a class="LN" id="95">   95   </a>  <span class="KW">COMPONENT</span> VSD_6ph_ip_src_VSD_6ph_30deg
</span><span><a class="LN" id="96">   96   </a>    <span class="KW">PORT</span>( a1                              :   <span class="KW">IN</span>    std_logic_vector(17 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix18_En15</span>
</span><span><a class="LN" id="97">   97   </a>          b1                              :   <span class="KW">IN</span>    std_logic_vector(17 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix18_En15</span>
</span><span><a class="LN" id="98">   98   </a>          c1                              :   <span class="KW">IN</span>    std_logic_vector(17 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix18_En15</span>
</span><span><a class="LN" id="99">   99   </a>          a2                              :   <span class="KW">IN</span>    std_logic_vector(17 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix18_En15</span>
</span><span><a class="LN" id="100">  100   </a>          b2                              :   <span class="KW">IN</span>    std_logic_vector(17 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix18_En15</span>
</span><span><a class="LN" id="101">  101   </a>          c2                              :   <span class="KW">IN</span>    std_logic_vector(17 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix18_En15</span>
</span><span><a class="LN" id="102">  102   </a>          alpha                           :   <span class="KW">OUT</span>   std_logic_vector(17 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix18_En11</span>
</span><span><a class="LN" id="103">  103   </a>          beta                            :   <span class="KW">OUT</span>   std_logic_vector(17 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix18_En11</span>
</span><span><a class="LN" id="104">  104   </a>          x1                              :   <span class="KW">OUT</span>   std_logic_vector(17 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix18_En11</span>
</span><span><a class="LN" id="105">  105   </a>          y1                              :   <span class="KW">OUT</span>   std_logic_vector(17 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix18_En11</span>
</span><span><a class="LN" id="106">  106   </a>          z1                              :   <span class="KW">OUT</span>   std_logic_vector(17 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix18_En11</span>
</span><span><a class="LN" id="107">  107   </a>          z2                              :   <span class="KW">OUT</span>   std_logic_vector(17 <span class="KW">DOWNTO</span> 0)  <span class="CT">-- sfix18_En11</span>
</span><span><a class="LN" id="108">  108   </a>          );
</span><span><a class="LN" id="109">  109   </a>  <span class="KW">END</span> <span class="KW">COMPONENT</span>;
</span><span><a class="LN" id="110">  110   </a>
</span><span><a class="LN" id="111">  111   </a>  <span class="CT">-- Component Configuration Statements</span>
</span><span><a class="LN" id="112">  112   </a>  <span class="KW">FOR</span> <span class="KW">ALL</span> : VSD_6ph_ip_src_Detect_Rise_Positive
</span><span><a class="LN" id="113">  113   </a>    <span class="KW">USE</span> <span class="KW">ENTITY</span> work.VSD_6ph_ip_src_Detect_Rise_Positive(rtl);
</span><span><a class="LN" id="114">  114   </a>
</span><span><a class="LN" id="115">  115   </a>  <span class="KW">FOR</span> <span class="KW">ALL</span> : VSD_6ph_ip_src_VSD_6ph_30deg
</span><span><a class="LN" id="116">  116   </a>    <span class="KW">USE</span> <span class="KW">ENTITY</span> work.VSD_6ph_ip_src_VSD_6ph_30deg(rtl);
</span><span><a class="LN" id="117">  117   </a>
</span><span><a class="LN" id="118">  118   </a>  <span class="CT">-- Signals</span>
</span><span><a class="LN" id="119">  119   </a>  <span class="KW">SIGNAL</span> enb                              : std_logic;
</span><span><a class="LN" id="120">  120   </a>  <span class="KW">SIGNAL</span> Delay6_reg                       : std_logic_vector(0 <span class="KW">TO</span> 1);  <span class="CT">-- ufix1 [2]</span>
</span><span><a class="LN" id="121">  121   </a>  <span class="KW">SIGNAL</span> Delay6_out1                      : std_logic;
</span><span><a class="LN" id="122">  122   </a>  <span class="KW">SIGNAL</span> Detect_Rise_Positive_out1        : std_logic;
</span><span><a class="LN" id="123">  123   </a>  <span class="KW">SIGNAL</span> switch_compare_1                 : std_logic;
</span><span><a class="LN" id="124">  124   </a>  <span class="KW">SIGNAL</span> a1_signed                        : signed(17 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix18_En15</span>
</span><span><a class="LN" id="125">  125   </a>  <span class="KW">SIGNAL</span> Delay7_reg                       : vector_of_signed18(0 <span class="KW">TO</span> 1);  <span class="CT">-- sfix18 [2]</span>
</span><span><a class="LN" id="126">  126   </a>  <span class="KW">SIGNAL</span> Delay7_out1                      : signed(17 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix18_En15</span>
</span><span><a class="LN" id="127">  127   </a>  <span class="KW">SIGNAL</span> Switch_out1                      : signed(17 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix18_En15</span>
</span><span><a class="LN" id="128">  128   </a>  <span class="KW">SIGNAL</span> Delay_out1                       : signed(17 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix18_En15</span>
</span><span><a class="LN" id="129">  129   </a>  <span class="KW">SIGNAL</span> switch_compare_1_1               : std_logic;
</span><span><a class="LN" id="130">  130   </a>  <span class="KW">SIGNAL</span> b1_signed                        : signed(17 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix18_En15</span>
</span><span><a class="LN" id="131">  131   </a>  <span class="KW">SIGNAL</span> Delay8_reg                       : vector_of_signed18(0 <span class="KW">TO</span> 1);  <span class="CT">-- sfix18 [2]</span>
</span><span><a class="LN" id="132">  132   </a>  <span class="KW">SIGNAL</span> Delay8_out1                      : signed(17 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix18_En15</span>
</span><span><a class="LN" id="133">  133   </a>  <span class="KW">SIGNAL</span> Switch1_out1                     : signed(17 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix18_En15</span>
</span><span><a class="LN" id="134">  134   </a>  <span class="KW">SIGNAL</span> Delay1_out1                      : signed(17 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix18_En15</span>
</span><span><a class="LN" id="135">  135   </a>  <span class="KW">SIGNAL</span> switch_compare_1_2               : std_logic;
</span><span><a class="LN" id="136">  136   </a>  <span class="KW">SIGNAL</span> c1_signed                        : signed(17 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix18_En15</span>
</span><span><a class="LN" id="137">  137   </a>  <span class="KW">SIGNAL</span> Delay9_reg                       : vector_of_signed18(0 <span class="KW">TO</span> 1);  <span class="CT">-- sfix18 [2]</span>
</span><span><a class="LN" id="138">  138   </a>  <span class="KW">SIGNAL</span> Delay9_out1                      : signed(17 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix18_En15</span>
</span><span><a class="LN" id="139">  139   </a>  <span class="KW">SIGNAL</span> Switch2_out1                     : signed(17 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix18_En15</span>
</span><span><a class="LN" id="140">  140   </a>  <span class="KW">SIGNAL</span> Delay2_out1                      : signed(17 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix18_En15</span>
</span><span><a class="LN" id="141">  141   </a>  <span class="KW">SIGNAL</span> switch_compare_1_3               : std_logic;
</span><span><a class="LN" id="142">  142   </a>  <span class="KW">SIGNAL</span> a2_signed                        : signed(17 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix18_En15</span>
</span><span><a class="LN" id="143">  143   </a>  <span class="KW">SIGNAL</span> Delay10_reg                      : vector_of_signed18(0 <span class="KW">TO</span> 1);  <span class="CT">-- sfix18 [2]</span>
</span><span><a class="LN" id="144">  144   </a>  <span class="KW">SIGNAL</span> Delay10_out1                     : signed(17 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix18_En15</span>
</span><span><a class="LN" id="145">  145   </a>  <span class="KW">SIGNAL</span> Switch3_out1                     : signed(17 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix18_En15</span>
</span><span><a class="LN" id="146">  146   </a>  <span class="KW">SIGNAL</span> Delay3_out1                      : signed(17 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix18_En15</span>
</span><span><a class="LN" id="147">  147   </a>  <span class="KW">SIGNAL</span> switch_compare_1_4               : std_logic;
</span><span><a class="LN" id="148">  148   </a>  <span class="KW">SIGNAL</span> b2_signed                        : signed(17 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix18_En15</span>
</span><span><a class="LN" id="149">  149   </a>  <span class="KW">SIGNAL</span> Delay11_reg                      : vector_of_signed18(0 <span class="KW">TO</span> 1);  <span class="CT">-- sfix18 [2]</span>
</span><span><a class="LN" id="150">  150   </a>  <span class="KW">SIGNAL</span> Delay11_out1                     : signed(17 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix18_En15</span>
</span><span><a class="LN" id="151">  151   </a>  <span class="KW">SIGNAL</span> Switch4_out1                     : signed(17 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix18_En15</span>
</span><span><a class="LN" id="152">  152   </a>  <span class="KW">SIGNAL</span> Delay4_out1                      : signed(17 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix18_En15</span>
</span><span><a class="LN" id="153">  153   </a>  <span class="KW">SIGNAL</span> switch_compare_1_5               : std_logic;
</span><span><a class="LN" id="154">  154   </a>  <span class="KW">SIGNAL</span> c2_signed                        : signed(17 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix18_En15</span>
</span><span><a class="LN" id="155">  155   </a>  <span class="KW">SIGNAL</span> Delay12_reg                      : vector_of_signed18(0 <span class="KW">TO</span> 1);  <span class="CT">-- sfix18 [2]</span>
</span><span><a class="LN" id="156">  156   </a>  <span class="KW">SIGNAL</span> Delay12_out1                     : signed(17 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix18_En15</span>
</span><span><a class="LN" id="157">  157   </a>  <span class="KW">SIGNAL</span> Switch5_out1                     : signed(17 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix18_En15</span>
</span><span><a class="LN" id="158">  158   </a>  <span class="KW">SIGNAL</span> Delay5_out1                      : signed(17 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix18_En15</span>
</span><span><a class="LN" id="159">  159   </a>  <span class="KW">SIGNAL</span> alpha_1                          : std_logic_vector(17 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix18</span>
</span><span><a class="LN" id="160">  160   </a>  <span class="KW">SIGNAL</span> beta_1                           : std_logic_vector(17 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix18</span>
</span><span><a class="LN" id="161">  161   </a>  <span class="KW">SIGNAL</span> x1_1                             : std_logic_vector(17 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix18</span>
</span><span><a class="LN" id="162">  162   </a>  <span class="KW">SIGNAL</span> y1_1                             : std_logic_vector(17 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix18</span>
</span><span><a class="LN" id="163">  163   </a>  <span class="KW">SIGNAL</span> z1_1                             : std_logic_vector(17 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix18</span>
</span><span><a class="LN" id="164">  164   </a>  <span class="KW">SIGNAL</span> z2_1                             : std_logic_vector(17 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix18</span>
</span><span><a class="LN" id="165">  165   </a>  <span class="KW">SIGNAL</span> alpha_signed                     : signed(17 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix18_En11</span>
</span><span><a class="LN" id="166">  166   </a>  <span class="KW">SIGNAL</span> reduced_reg                      : vector_of_signed18(0 <span class="KW">TO</span> 1);  <span class="CT">-- sfix18 [2]</span>
</span><span><a class="LN" id="167">  167   </a>  <span class="KW">SIGNAL</span> alpha_tmp                        : signed(17 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix18_En11</span>
</span><span><a class="LN" id="168">  168   </a>  <span class="KW">SIGNAL</span> beta_signed                      : signed(17 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix18_En11</span>
</span><span><a class="LN" id="169">  169   </a>  <span class="KW">SIGNAL</span> reduced_reg_1                    : vector_of_signed18(0 <span class="KW">TO</span> 1);  <span class="CT">-- sfix18 [2]</span>
</span><span><a class="LN" id="170">  170   </a>  <span class="KW">SIGNAL</span> beta_tmp                         : signed(17 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix18_En11</span>
</span><span><a class="LN" id="171">  171   </a>  <span class="KW">SIGNAL</span> x1_signed                        : signed(17 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix18_En11</span>
</span><span><a class="LN" id="172">  172   </a>  <span class="KW">SIGNAL</span> reduced_reg_2                    : vector_of_signed18(0 <span class="KW">TO</span> 1);  <span class="CT">-- sfix18 [2]</span>
</span><span><a class="LN" id="173">  173   </a>  <span class="KW">SIGNAL</span> x1_tmp                           : signed(17 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix18_En11</span>
</span><span><a class="LN" id="174">  174   </a>  <span class="KW">SIGNAL</span> y1_signed                        : signed(17 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix18_En11</span>
</span><span><a class="LN" id="175">  175   </a>  <span class="KW">SIGNAL</span> reduced_reg_3                    : vector_of_signed18(0 <span class="KW">TO</span> 1);  <span class="CT">-- sfix18 [2]</span>
</span><span><a class="LN" id="176">  176   </a>  <span class="KW">SIGNAL</span> y1_tmp                           : signed(17 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix18_En11</span>
</span><span><a class="LN" id="177">  177   </a>  <span class="KW">SIGNAL</span> z1_signed                        : signed(17 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix18_En11</span>
</span><span><a class="LN" id="178">  178   </a>  <span class="KW">SIGNAL</span> reduced_reg_4                    : vector_of_signed18(0 <span class="KW">TO</span> 1);  <span class="CT">-- sfix18 [2]</span>
</span><span><a class="LN" id="179">  179   </a>  <span class="KW">SIGNAL</span> z1_tmp                           : signed(17 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix18_En11</span>
</span><span><a class="LN" id="180">  180   </a>  <span class="KW">SIGNAL</span> z2_signed                        : signed(17 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix18_En11</span>
</span><span><a class="LN" id="181">  181   </a>  <span class="KW">SIGNAL</span> reduced_reg_5                    : vector_of_signed18(0 <span class="KW">TO</span> 1);  <span class="CT">-- sfix18 [2]</span>
</span><span><a class="LN" id="182">  182   </a>  <span class="KW">SIGNAL</span> z2_tmp                           : signed(17 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix18_En11</span>
</span><span><a class="LN" id="183">  183   </a>  <span class="KW">SIGNAL</span> Delay13_reg                      : std_logic_vector(0 <span class="KW">TO</span> 1);  <span class="CT">-- ufix1 [2]</span>
</span><span><a class="LN" id="184">  184   </a>  <span class="KW">SIGNAL</span> Delay13_out1                     : std_logic;
</span><span><a class="LN" id="185">  185   </a>
</span><span><a class="LN" id="186">  186   </a><span class="KW">BEGIN</span>
</span><span><a class="LN" id="187" href="matlab:coder.internal.code2model('VSD_6ph_30deg_HDL:40')" name="code2model">  187   </a>  u_Detect_Rise_Positive : VSD_6ph_ip_src_Detect_Rise_Positive
</span><span><a class="LN" id="188" href="matlab:coder.internal.code2model('VSD_6ph_30deg_HDL:40')" name="code2model">  188   </a>    <span class="KW">PORT</span> <span class="KW">MAP</span>( clk =&gt; clk,
</span><span><a class="LN" id="189" href="matlab:coder.internal.code2model('VSD_6ph_30deg_HDL:40')" name="code2model">  189   </a>              reset =&gt; reset,
</span><span><a class="LN" id="190" href="matlab:coder.internal.code2model('VSD_6ph_30deg_HDL:40')" name="code2model">  190   </a>              enb =&gt; clk_enable,
</span><span><a class="LN" id="191" href="matlab:coder.internal.code2model('VSD_6ph_30deg_HDL:40')" name="code2model">  191   </a>              U =&gt; Delay6_out1,
</span><span><a class="LN" id="192" href="matlab:coder.internal.code2model('VSD_6ph_30deg_HDL:40')" name="code2model">  192   </a>              Y =&gt; Detect_Rise_Positive_out1
</span><span><a class="LN" id="193" href="matlab:coder.internal.code2model('VSD_6ph_30deg_HDL:40')" name="code2model">  193   </a>              );
</span><span><a class="LN" id="194">  194   </a>
</span><span><a class="LN" id="195" href="matlab:coder.internal.code2model('VSD_6ph_30deg_HDL:30')" name="code2model">  195   </a>  u_VSD_6ph_30deg : VSD_6ph_ip_src_VSD_6ph_30deg
</span><span><a class="LN" id="196" href="matlab:coder.internal.code2model('VSD_6ph_30deg_HDL:30')" name="code2model">  196   </a>    <span class="KW">PORT</span> <span class="KW">MAP</span>( a1 =&gt; std_logic_vector(Switch_out1),  <span class="CT">-- sfix18_En15</span>
</span><span><a class="LN" id="197" href="matlab:coder.internal.code2model('VSD_6ph_30deg_HDL:30')" name="code2model">  197   </a>              b1 =&gt; std_logic_vector(Switch1_out1),  <span class="CT">-- sfix18_En15</span>
</span><span><a class="LN" id="198" href="matlab:coder.internal.code2model('VSD_6ph_30deg_HDL:30')" name="code2model">  198   </a>              c1 =&gt; std_logic_vector(Switch2_out1),  <span class="CT">-- sfix18_En15</span>
</span><span><a class="LN" id="199" href="matlab:coder.internal.code2model('VSD_6ph_30deg_HDL:30')" name="code2model">  199   </a>              a2 =&gt; std_logic_vector(Switch3_out1),  <span class="CT">-- sfix18_En15</span>
</span><span><a class="LN" id="200" href="matlab:coder.internal.code2model('VSD_6ph_30deg_HDL:30')" name="code2model">  200   </a>              b2 =&gt; std_logic_vector(Switch4_out1),  <span class="CT">-- sfix18_En15</span>
</span><span><a class="LN" id="201" href="matlab:coder.internal.code2model('VSD_6ph_30deg_HDL:30')" name="code2model">  201   </a>              c2 =&gt; std_logic_vector(Switch5_out1),  <span class="CT">-- sfix18_En15</span>
</span><span><a class="LN" id="202" href="matlab:coder.internal.code2model('VSD_6ph_30deg_HDL:30')" name="code2model">  202   </a>              alpha =&gt; alpha_1,  <span class="CT">-- sfix18_En11</span>
</span><span><a class="LN" id="203" href="matlab:coder.internal.code2model('VSD_6ph_30deg_HDL:30')" name="code2model">  203   </a>              beta =&gt; beta_1,  <span class="CT">-- sfix18_En11</span>
</span><span><a class="LN" id="204" href="matlab:coder.internal.code2model('VSD_6ph_30deg_HDL:30')" name="code2model">  204   </a>              x1 =&gt; x1_1,  <span class="CT">-- sfix18_En11</span>
</span><span><a class="LN" id="205" href="matlab:coder.internal.code2model('VSD_6ph_30deg_HDL:30')" name="code2model">  205   </a>              y1 =&gt; y1_1,  <span class="CT">-- sfix18_En11</span>
</span><span><a class="LN" id="206" href="matlab:coder.internal.code2model('VSD_6ph_30deg_HDL:30')" name="code2model">  206   </a>              z1 =&gt; z1_1,  <span class="CT">-- sfix18_En11</span>
</span><span><a class="LN" id="207" href="matlab:coder.internal.code2model('VSD_6ph_30deg_HDL:30')" name="code2model">  207   </a>              z2 =&gt; z2_1  <span class="CT">-- sfix18_En11</span>
</span><span><a class="LN" id="208" href="matlab:coder.internal.code2model('VSD_6ph_30deg_HDL:30')" name="code2model">  208   </a>              );
</span><span><a class="LN" id="209">  209   </a>
</span><span><a class="LN" id="210">  210   </a>  enb &lt;= clk_enable;
</span><span><a class="LN" id="211">  211   </a>
</span><span><a class="LN" id="212" href="matlab:coder.internal.code2model('VSD_6ph_30deg_HDL:106')" name="code2model">  212   </a>  Delay6_process : <span class="KW">PROCESS</span> (clk, reset)
</span><span><a class="LN" id="213" href="matlab:coder.internal.code2model('VSD_6ph_30deg_HDL:106')" name="code2model">  213   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="214" href="matlab:coder.internal.code2model('VSD_6ph_30deg_HDL:106')" name="code2model">  214   </a>    <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="215" href="matlab:coder.internal.code2model('VSD_6ph_30deg_HDL:106')" name="code2model">  215   </a>      Delay6_reg &lt;= (<span class="KW">OTHERS</span> =&gt; '0');
</span><span><a class="LN" id="216" href="matlab:coder.internal.code2model('VSD_6ph_30deg_HDL:106')" name="code2model">  216   </a>    <span class="KW">ELSIF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="217" href="matlab:coder.internal.code2model('VSD_6ph_30deg_HDL:106')" name="code2model">  217   </a>      <span class="KW">IF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="218" href="matlab:coder.internal.code2model('VSD_6ph_30deg_HDL:106')" name="code2model">  218   </a>        Delay6_reg(0) &lt;= pu_conv_valid;
</span><span><a class="LN" id="219" href="matlab:coder.internal.code2model('VSD_6ph_30deg_HDL:106')" name="code2model">  219   </a>        Delay6_reg(1) &lt;= Delay6_reg(0);
</span><span><a class="LN" id="220" href="matlab:coder.internal.code2model('VSD_6ph_30deg_HDL:106')" name="code2model">  220   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="221" href="matlab:coder.internal.code2model('VSD_6ph_30deg_HDL:106')" name="code2model">  221   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="222" href="matlab:coder.internal.code2model('VSD_6ph_30deg_HDL:106')" name="code2model">  222   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> Delay6_process;
</span><span><a class="LN" id="223">  223   </a>
</span><span><a class="LN" id="224" href="matlab:coder.internal.code2model('VSD_6ph_30deg_HDL:106')" name="code2model">  224   </a>  Delay6_out1 &lt;= Delay6_reg(1);
</span><span><a class="LN" id="225">  225   </a>
</span><span><a class="LN" id="226">  226   </a>
</span><span><a class="LN" id="227">  227   </a>  switch_compare_1 &lt;= '1' <span class="KW">WHEN</span> Detect_Rise_Positive_out1 &gt; '0' <span class="KW">ELSE</span>
</span><span><a class="LN" id="228">  228   </a>      '0';
</span><span><a class="LN" id="229">  229   </a>
</span><span><a class="LN" id="230">  230   </a>  a1_signed &lt;= signed(a1);
</span><span><a class="LN" id="231">  231   </a>
</span><span><a class="LN" id="232" href="matlab:coder.internal.code2model('VSD_6ph_30deg_HDL:108')" name="code2model">  232   </a>  Delay7_process : <span class="KW">PROCESS</span> (clk, reset)
</span><span><a class="LN" id="233" href="matlab:coder.internal.code2model('VSD_6ph_30deg_HDL:108')" name="code2model">  233   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="234" href="matlab:coder.internal.code2model('VSD_6ph_30deg_HDL:108')" name="code2model">  234   </a>    <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="235" href="matlab:coder.internal.code2model('VSD_6ph_30deg_HDL:108')" name="code2model">  235   </a>      Delay7_reg &lt;= (<span class="KW">OTHERS</span> =&gt; to_signed(16#00000#, 18));
</span><span><a class="LN" id="236" href="matlab:coder.internal.code2model('VSD_6ph_30deg_HDL:108')" name="code2model">  236   </a>    <span class="KW">ELSIF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="237" href="matlab:coder.internal.code2model('VSD_6ph_30deg_HDL:108')" name="code2model">  237   </a>      <span class="KW">IF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="238" href="matlab:coder.internal.code2model('VSD_6ph_30deg_HDL:108')" name="code2model">  238   </a>        Delay7_reg(0) &lt;= a1_signed;
</span><span><a class="LN" id="239" href="matlab:coder.internal.code2model('VSD_6ph_30deg_HDL:108')" name="code2model">  239   </a>        Delay7_reg(1) &lt;= Delay7_reg(0);
</span><span><a class="LN" id="240" href="matlab:coder.internal.code2model('VSD_6ph_30deg_HDL:108')" name="code2model">  240   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="241" href="matlab:coder.internal.code2model('VSD_6ph_30deg_HDL:108')" name="code2model">  241   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="242" href="matlab:coder.internal.code2model('VSD_6ph_30deg_HDL:108')" name="code2model">  242   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> Delay7_process;
</span><span><a class="LN" id="243">  243   </a>
</span><span><a class="LN" id="244" href="matlab:coder.internal.code2model('VSD_6ph_30deg_HDL:108')" name="code2model">  244   </a>  Delay7_out1 &lt;= Delay7_reg(1);
</span><span><a class="LN" id="245">  245   </a>
</span><span><a class="LN" id="246" href="matlab:coder.internal.code2model('VSD_6ph_30deg_HDL:71')" name="code2model">  246   </a>  Delay_process : <span class="KW">PROCESS</span> (clk, reset)
</span><span><a class="LN" id="247" href="matlab:coder.internal.code2model('VSD_6ph_30deg_HDL:71')" name="code2model">  247   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="248" href="matlab:coder.internal.code2model('VSD_6ph_30deg_HDL:71')" name="code2model">  248   </a>    <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="249" href="matlab:coder.internal.code2model('VSD_6ph_30deg_HDL:71')" name="code2model">  249   </a>      Delay_out1 &lt;= to_signed(16#00000#, 18);
</span><span><a class="LN" id="250" href="matlab:coder.internal.code2model('VSD_6ph_30deg_HDL:71')" name="code2model">  250   </a>    <span class="KW">ELSIF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="251" href="matlab:coder.internal.code2model('VSD_6ph_30deg_HDL:71')" name="code2model">  251   </a>      <span class="KW">IF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="252" href="matlab:coder.internal.code2model('VSD_6ph_30deg_HDL:71')" name="code2model">  252   </a>        Delay_out1 &lt;= Switch_out1;
</span><span><a class="LN" id="253" href="matlab:coder.internal.code2model('VSD_6ph_30deg_HDL:71')" name="code2model">  253   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="254" href="matlab:coder.internal.code2model('VSD_6ph_30deg_HDL:71')" name="code2model">  254   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="255" href="matlab:coder.internal.code2model('VSD_6ph_30deg_HDL:71')" name="code2model">  255   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> Delay_process;
</span><span><a class="LN" id="256">  256   </a>
</span><span><a class="LN" id="257">  257   </a>
</span><span><a class="LN" id="258">  258   </a>
</span><span><a class="LN" id="259" href="matlab:coder.internal.code2model('VSD_6ph_30deg_HDL:72')" name="code2model">  259   </a>  Switch_out1 &lt;= Delay_out1 <span class="KW">WHEN</span> switch_compare_1 = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" id="260" href="matlab:coder.internal.code2model('VSD_6ph_30deg_HDL:72')" name="code2model">  260   </a>      Delay7_out1;
</span><span><a class="LN" id="261">  261   </a>
</span><span><a class="LN" id="262">  262   </a>
</span><span><a class="LN" id="263">  263   </a>  switch_compare_1_1 &lt;= '1' <span class="KW">WHEN</span> Detect_Rise_Positive_out1 &gt; '0' <span class="KW">ELSE</span>
</span><span><a class="LN" id="264">  264   </a>      '0';
</span><span><a class="LN" id="265">  265   </a>
</span><span><a class="LN" id="266">  266   </a>  b1_signed &lt;= signed(b1);
</span><span><a class="LN" id="267">  267   </a>
</span><span><a class="LN" id="268" href="matlab:coder.internal.code2model('VSD_6ph_30deg_HDL:109')" name="code2model">  268   </a>  Delay8_process : <span class="KW">PROCESS</span> (clk, reset)
</span><span><a class="LN" id="269" href="matlab:coder.internal.code2model('VSD_6ph_30deg_HDL:109')" name="code2model">  269   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="270" href="matlab:coder.internal.code2model('VSD_6ph_30deg_HDL:109')" name="code2model">  270   </a>    <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="271" href="matlab:coder.internal.code2model('VSD_6ph_30deg_HDL:109')" name="code2model">  271   </a>      Delay8_reg &lt;= (<span class="KW">OTHERS</span> =&gt; to_signed(16#00000#, 18));
</span><span><a class="LN" id="272" href="matlab:coder.internal.code2model('VSD_6ph_30deg_HDL:109')" name="code2model">  272   </a>    <span class="KW">ELSIF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="273" href="matlab:coder.internal.code2model('VSD_6ph_30deg_HDL:109')" name="code2model">  273   </a>      <span class="KW">IF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="274" href="matlab:coder.internal.code2model('VSD_6ph_30deg_HDL:109')" name="code2model">  274   </a>        Delay8_reg(0) &lt;= b1_signed;
</span><span><a class="LN" id="275" href="matlab:coder.internal.code2model('VSD_6ph_30deg_HDL:109')" name="code2model">  275   </a>        Delay8_reg(1) &lt;= Delay8_reg(0);
</span><span><a class="LN" id="276" href="matlab:coder.internal.code2model('VSD_6ph_30deg_HDL:109')" name="code2model">  276   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="277" href="matlab:coder.internal.code2model('VSD_6ph_30deg_HDL:109')" name="code2model">  277   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="278" href="matlab:coder.internal.code2model('VSD_6ph_30deg_HDL:109')" name="code2model">  278   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> Delay8_process;
</span><span><a class="LN" id="279">  279   </a>
</span><span><a class="LN" id="280" href="matlab:coder.internal.code2model('VSD_6ph_30deg_HDL:109')" name="code2model">  280   </a>  Delay8_out1 &lt;= Delay8_reg(1);
</span><span><a class="LN" id="281">  281   </a>
</span><span><a class="LN" id="282" href="matlab:coder.internal.code2model('VSD_6ph_30deg_HDL:73')" name="code2model">  282   </a>  Delay1_process : <span class="KW">PROCESS</span> (clk, reset)
</span><span><a class="LN" id="283" href="matlab:coder.internal.code2model('VSD_6ph_30deg_HDL:73')" name="code2model">  283   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="284" href="matlab:coder.internal.code2model('VSD_6ph_30deg_HDL:73')" name="code2model">  284   </a>    <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="285" href="matlab:coder.internal.code2model('VSD_6ph_30deg_HDL:73')" name="code2model">  285   </a>      Delay1_out1 &lt;= to_signed(16#00000#, 18);
</span><span><a class="LN" id="286" href="matlab:coder.internal.code2model('VSD_6ph_30deg_HDL:73')" name="code2model">  286   </a>    <span class="KW">ELSIF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="287" href="matlab:coder.internal.code2model('VSD_6ph_30deg_HDL:73')" name="code2model">  287   </a>      <span class="KW">IF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="288" href="matlab:coder.internal.code2model('VSD_6ph_30deg_HDL:73')" name="code2model">  288   </a>        Delay1_out1 &lt;= Switch1_out1;
</span><span><a class="LN" id="289" href="matlab:coder.internal.code2model('VSD_6ph_30deg_HDL:73')" name="code2model">  289   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="290" href="matlab:coder.internal.code2model('VSD_6ph_30deg_HDL:73')" name="code2model">  290   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="291" href="matlab:coder.internal.code2model('VSD_6ph_30deg_HDL:73')" name="code2model">  291   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> Delay1_process;
</span><span><a class="LN" id="292">  292   </a>
</span><span><a class="LN" id="293">  293   </a>
</span><span><a class="LN" id="294">  294   </a>
</span><span><a class="LN" id="295" href="matlab:coder.internal.code2model('VSD_6ph_30deg_HDL:74')" name="code2model">  295   </a>  Switch1_out1 &lt;= Delay1_out1 <span class="KW">WHEN</span> switch_compare_1_1 = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" id="296" href="matlab:coder.internal.code2model('VSD_6ph_30deg_HDL:74')" name="code2model">  296   </a>      Delay8_out1;
</span><span><a class="LN" id="297">  297   </a>
</span><span><a class="LN" id="298">  298   </a>
</span><span><a class="LN" id="299">  299   </a>  switch_compare_1_2 &lt;= '1' <span class="KW">WHEN</span> Detect_Rise_Positive_out1 &gt; '0' <span class="KW">ELSE</span>
</span><span><a class="LN" id="300">  300   </a>      '0';
</span><span><a class="LN" id="301">  301   </a>
</span><span><a class="LN" id="302">  302   </a>  c1_signed &lt;= signed(c1);
</span><span><a class="LN" id="303">  303   </a>
</span><span><a class="LN" id="304" href="matlab:coder.internal.code2model('VSD_6ph_30deg_HDL:110')" name="code2model">  304   </a>  Delay9_process : <span class="KW">PROCESS</span> (clk, reset)
</span><span><a class="LN" id="305" href="matlab:coder.internal.code2model('VSD_6ph_30deg_HDL:110')" name="code2model">  305   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="306" href="matlab:coder.internal.code2model('VSD_6ph_30deg_HDL:110')" name="code2model">  306   </a>    <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="307" href="matlab:coder.internal.code2model('VSD_6ph_30deg_HDL:110')" name="code2model">  307   </a>      Delay9_reg &lt;= (<span class="KW">OTHERS</span> =&gt; to_signed(16#00000#, 18));
</span><span><a class="LN" id="308" href="matlab:coder.internal.code2model('VSD_6ph_30deg_HDL:110')" name="code2model">  308   </a>    <span class="KW">ELSIF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="309" href="matlab:coder.internal.code2model('VSD_6ph_30deg_HDL:110')" name="code2model">  309   </a>      <span class="KW">IF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="310" href="matlab:coder.internal.code2model('VSD_6ph_30deg_HDL:110')" name="code2model">  310   </a>        Delay9_reg(0) &lt;= c1_signed;
</span><span><a class="LN" id="311" href="matlab:coder.internal.code2model('VSD_6ph_30deg_HDL:110')" name="code2model">  311   </a>        Delay9_reg(1) &lt;= Delay9_reg(0);
</span><span><a class="LN" id="312" href="matlab:coder.internal.code2model('VSD_6ph_30deg_HDL:110')" name="code2model">  312   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="313" href="matlab:coder.internal.code2model('VSD_6ph_30deg_HDL:110')" name="code2model">  313   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="314" href="matlab:coder.internal.code2model('VSD_6ph_30deg_HDL:110')" name="code2model">  314   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> Delay9_process;
</span><span><a class="LN" id="315">  315   </a>
</span><span><a class="LN" id="316" href="matlab:coder.internal.code2model('VSD_6ph_30deg_HDL:110')" name="code2model">  316   </a>  Delay9_out1 &lt;= Delay9_reg(1);
</span><span><a class="LN" id="317">  317   </a>
</span><span><a class="LN" id="318" href="matlab:coder.internal.code2model('VSD_6ph_30deg_HDL:75')" name="code2model">  318   </a>  Delay2_process : <span class="KW">PROCESS</span> (clk, reset)
</span><span><a class="LN" id="319" href="matlab:coder.internal.code2model('VSD_6ph_30deg_HDL:75')" name="code2model">  319   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="320" href="matlab:coder.internal.code2model('VSD_6ph_30deg_HDL:75')" name="code2model">  320   </a>    <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="321" href="matlab:coder.internal.code2model('VSD_6ph_30deg_HDL:75')" name="code2model">  321   </a>      Delay2_out1 &lt;= to_signed(16#00000#, 18);
</span><span><a class="LN" id="322" href="matlab:coder.internal.code2model('VSD_6ph_30deg_HDL:75')" name="code2model">  322   </a>    <span class="KW">ELSIF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="323" href="matlab:coder.internal.code2model('VSD_6ph_30deg_HDL:75')" name="code2model">  323   </a>      <span class="KW">IF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="324" href="matlab:coder.internal.code2model('VSD_6ph_30deg_HDL:75')" name="code2model">  324   </a>        Delay2_out1 &lt;= Switch2_out1;
</span><span><a class="LN" id="325" href="matlab:coder.internal.code2model('VSD_6ph_30deg_HDL:75')" name="code2model">  325   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="326" href="matlab:coder.internal.code2model('VSD_6ph_30deg_HDL:75')" name="code2model">  326   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="327" href="matlab:coder.internal.code2model('VSD_6ph_30deg_HDL:75')" name="code2model">  327   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> Delay2_process;
</span><span><a class="LN" id="328">  328   </a>
</span><span><a class="LN" id="329">  329   </a>
</span><span><a class="LN" id="330">  330   </a>
</span><span><a class="LN" id="331" href="matlab:coder.internal.code2model('VSD_6ph_30deg_HDL:76')" name="code2model">  331   </a>  Switch2_out1 &lt;= Delay2_out1 <span class="KW">WHEN</span> switch_compare_1_2 = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" id="332" href="matlab:coder.internal.code2model('VSD_6ph_30deg_HDL:76')" name="code2model">  332   </a>      Delay9_out1;
</span><span><a class="LN" id="333">  333   </a>
</span><span><a class="LN" id="334">  334   </a>
</span><span><a class="LN" id="335">  335   </a>  switch_compare_1_3 &lt;= '1' <span class="KW">WHEN</span> Detect_Rise_Positive_out1 &gt; '0' <span class="KW">ELSE</span>
</span><span><a class="LN" id="336">  336   </a>      '0';
</span><span><a class="LN" id="337">  337   </a>
</span><span><a class="LN" id="338">  338   </a>  a2_signed &lt;= signed(a2);
</span><span><a class="LN" id="339">  339   </a>
</span><span><a class="LN" id="340" href="matlab:coder.internal.code2model('VSD_6ph_30deg_HDL:111')" name="code2model">  340   </a>  Delay10_process : <span class="KW">PROCESS</span> (clk, reset)
</span><span><a class="LN" id="341" href="matlab:coder.internal.code2model('VSD_6ph_30deg_HDL:111')" name="code2model">  341   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="342" href="matlab:coder.internal.code2model('VSD_6ph_30deg_HDL:111')" name="code2model">  342   </a>    <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="343" href="matlab:coder.internal.code2model('VSD_6ph_30deg_HDL:111')" name="code2model">  343   </a>      Delay10_reg &lt;= (<span class="KW">OTHERS</span> =&gt; to_signed(16#00000#, 18));
</span><span><a class="LN" id="344" href="matlab:coder.internal.code2model('VSD_6ph_30deg_HDL:111')" name="code2model">  344   </a>    <span class="KW">ELSIF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="345" href="matlab:coder.internal.code2model('VSD_6ph_30deg_HDL:111')" name="code2model">  345   </a>      <span class="KW">IF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="346" href="matlab:coder.internal.code2model('VSD_6ph_30deg_HDL:111')" name="code2model">  346   </a>        Delay10_reg(0) &lt;= a2_signed;
</span><span><a class="LN" id="347" href="matlab:coder.internal.code2model('VSD_6ph_30deg_HDL:111')" name="code2model">  347   </a>        Delay10_reg(1) &lt;= Delay10_reg(0);
</span><span><a class="LN" id="348" href="matlab:coder.internal.code2model('VSD_6ph_30deg_HDL:111')" name="code2model">  348   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="349" href="matlab:coder.internal.code2model('VSD_6ph_30deg_HDL:111')" name="code2model">  349   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="350" href="matlab:coder.internal.code2model('VSD_6ph_30deg_HDL:111')" name="code2model">  350   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> Delay10_process;
</span><span><a class="LN" id="351">  351   </a>
</span><span><a class="LN" id="352" href="matlab:coder.internal.code2model('VSD_6ph_30deg_HDL:111')" name="code2model">  352   </a>  Delay10_out1 &lt;= Delay10_reg(1);
</span><span><a class="LN" id="353">  353   </a>
</span><span><a class="LN" id="354" href="matlab:coder.internal.code2model('VSD_6ph_30deg_HDL:77')" name="code2model">  354   </a>  Delay3_process : <span class="KW">PROCESS</span> (clk, reset)
</span><span><a class="LN" id="355" href="matlab:coder.internal.code2model('VSD_6ph_30deg_HDL:77')" name="code2model">  355   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="356" href="matlab:coder.internal.code2model('VSD_6ph_30deg_HDL:77')" name="code2model">  356   </a>    <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="357" href="matlab:coder.internal.code2model('VSD_6ph_30deg_HDL:77')" name="code2model">  357   </a>      Delay3_out1 &lt;= to_signed(16#00000#, 18);
</span><span><a class="LN" id="358" href="matlab:coder.internal.code2model('VSD_6ph_30deg_HDL:77')" name="code2model">  358   </a>    <span class="KW">ELSIF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="359" href="matlab:coder.internal.code2model('VSD_6ph_30deg_HDL:77')" name="code2model">  359   </a>      <span class="KW">IF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="360" href="matlab:coder.internal.code2model('VSD_6ph_30deg_HDL:77')" name="code2model">  360   </a>        Delay3_out1 &lt;= Switch3_out1;
</span><span><a class="LN" id="361" href="matlab:coder.internal.code2model('VSD_6ph_30deg_HDL:77')" name="code2model">  361   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="362" href="matlab:coder.internal.code2model('VSD_6ph_30deg_HDL:77')" name="code2model">  362   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="363" href="matlab:coder.internal.code2model('VSD_6ph_30deg_HDL:77')" name="code2model">  363   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> Delay3_process;
</span><span><a class="LN" id="364">  364   </a>
</span><span><a class="LN" id="365">  365   </a>
</span><span><a class="LN" id="366">  366   </a>
</span><span><a class="LN" id="367" href="matlab:coder.internal.code2model('VSD_6ph_30deg_HDL:78')" name="code2model">  367   </a>  Switch3_out1 &lt;= Delay3_out1 <span class="KW">WHEN</span> switch_compare_1_3 = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" id="368" href="matlab:coder.internal.code2model('VSD_6ph_30deg_HDL:78')" name="code2model">  368   </a>      Delay10_out1;
</span><span><a class="LN" id="369">  369   </a>
</span><span><a class="LN" id="370">  370   </a>
</span><span><a class="LN" id="371">  371   </a>  switch_compare_1_4 &lt;= '1' <span class="KW">WHEN</span> Detect_Rise_Positive_out1 &gt; '0' <span class="KW">ELSE</span>
</span><span><a class="LN" id="372">  372   </a>      '0';
</span><span><a class="LN" id="373">  373   </a>
</span><span><a class="LN" id="374">  374   </a>  b2_signed &lt;= signed(b2);
</span><span><a class="LN" id="375">  375   </a>
</span><span><a class="LN" id="376" href="matlab:coder.internal.code2model('VSD_6ph_30deg_HDL:112')" name="code2model">  376   </a>  Delay11_process : <span class="KW">PROCESS</span> (clk, reset)
</span><span><a class="LN" id="377" href="matlab:coder.internal.code2model('VSD_6ph_30deg_HDL:112')" name="code2model">  377   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="378" href="matlab:coder.internal.code2model('VSD_6ph_30deg_HDL:112')" name="code2model">  378   </a>    <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="379" href="matlab:coder.internal.code2model('VSD_6ph_30deg_HDL:112')" name="code2model">  379   </a>      Delay11_reg &lt;= (<span class="KW">OTHERS</span> =&gt; to_signed(16#00000#, 18));
</span><span><a class="LN" id="380" href="matlab:coder.internal.code2model('VSD_6ph_30deg_HDL:112')" name="code2model">  380   </a>    <span class="KW">ELSIF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="381" href="matlab:coder.internal.code2model('VSD_6ph_30deg_HDL:112')" name="code2model">  381   </a>      <span class="KW">IF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="382" href="matlab:coder.internal.code2model('VSD_6ph_30deg_HDL:112')" name="code2model">  382   </a>        Delay11_reg(0) &lt;= b2_signed;
</span><span><a class="LN" id="383" href="matlab:coder.internal.code2model('VSD_6ph_30deg_HDL:112')" name="code2model">  383   </a>        Delay11_reg(1) &lt;= Delay11_reg(0);
</span><span><a class="LN" id="384" href="matlab:coder.internal.code2model('VSD_6ph_30deg_HDL:112')" name="code2model">  384   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="385" href="matlab:coder.internal.code2model('VSD_6ph_30deg_HDL:112')" name="code2model">  385   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="386" href="matlab:coder.internal.code2model('VSD_6ph_30deg_HDL:112')" name="code2model">  386   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> Delay11_process;
</span><span><a class="LN" id="387">  387   </a>
</span><span><a class="LN" id="388" href="matlab:coder.internal.code2model('VSD_6ph_30deg_HDL:112')" name="code2model">  388   </a>  Delay11_out1 &lt;= Delay11_reg(1);
</span><span><a class="LN" id="389">  389   </a>
</span><span><a class="LN" id="390" href="matlab:coder.internal.code2model('VSD_6ph_30deg_HDL:79')" name="code2model">  390   </a>  Delay4_process : <span class="KW">PROCESS</span> (clk, reset)
</span><span><a class="LN" id="391" href="matlab:coder.internal.code2model('VSD_6ph_30deg_HDL:79')" name="code2model">  391   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="392" href="matlab:coder.internal.code2model('VSD_6ph_30deg_HDL:79')" name="code2model">  392   </a>    <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="393" href="matlab:coder.internal.code2model('VSD_6ph_30deg_HDL:79')" name="code2model">  393   </a>      Delay4_out1 &lt;= to_signed(16#00000#, 18);
</span><span><a class="LN" id="394" href="matlab:coder.internal.code2model('VSD_6ph_30deg_HDL:79')" name="code2model">  394   </a>    <span class="KW">ELSIF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="395" href="matlab:coder.internal.code2model('VSD_6ph_30deg_HDL:79')" name="code2model">  395   </a>      <span class="KW">IF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="396" href="matlab:coder.internal.code2model('VSD_6ph_30deg_HDL:79')" name="code2model">  396   </a>        Delay4_out1 &lt;= Switch4_out1;
</span><span><a class="LN" id="397" href="matlab:coder.internal.code2model('VSD_6ph_30deg_HDL:79')" name="code2model">  397   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="398" href="matlab:coder.internal.code2model('VSD_6ph_30deg_HDL:79')" name="code2model">  398   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="399" href="matlab:coder.internal.code2model('VSD_6ph_30deg_HDL:79')" name="code2model">  399   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> Delay4_process;
</span><span><a class="LN" id="400">  400   </a>
</span><span><a class="LN" id="401">  401   </a>
</span><span><a class="LN" id="402">  402   </a>
</span><span><a class="LN" id="403" href="matlab:coder.internal.code2model('VSD_6ph_30deg_HDL:80')" name="code2model">  403   </a>  Switch4_out1 &lt;= Delay4_out1 <span class="KW">WHEN</span> switch_compare_1_4 = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" id="404" href="matlab:coder.internal.code2model('VSD_6ph_30deg_HDL:80')" name="code2model">  404   </a>      Delay11_out1;
</span><span><a class="LN" id="405">  405   </a>
</span><span><a class="LN" id="406">  406   </a>
</span><span><a class="LN" id="407">  407   </a>  switch_compare_1_5 &lt;= '1' <span class="KW">WHEN</span> Detect_Rise_Positive_out1 &gt; '0' <span class="KW">ELSE</span>
</span><span><a class="LN" id="408">  408   </a>      '0';
</span><span><a class="LN" id="409">  409   </a>
</span><span><a class="LN" id="410">  410   </a>  c2_signed &lt;= signed(c2);
</span><span><a class="LN" id="411">  411   </a>
</span><span><a class="LN" id="412" href="matlab:coder.internal.code2model('VSD_6ph_30deg_HDL:113')" name="code2model">  412   </a>  Delay12_process : <span class="KW">PROCESS</span> (clk, reset)
</span><span><a class="LN" id="413" href="matlab:coder.internal.code2model('VSD_6ph_30deg_HDL:113')" name="code2model">  413   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="414" href="matlab:coder.internal.code2model('VSD_6ph_30deg_HDL:113')" name="code2model">  414   </a>    <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="415" href="matlab:coder.internal.code2model('VSD_6ph_30deg_HDL:113')" name="code2model">  415   </a>      Delay12_reg &lt;= (<span class="KW">OTHERS</span> =&gt; to_signed(16#00000#, 18));
</span><span><a class="LN" id="416" href="matlab:coder.internal.code2model('VSD_6ph_30deg_HDL:113')" name="code2model">  416   </a>    <span class="KW">ELSIF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="417" href="matlab:coder.internal.code2model('VSD_6ph_30deg_HDL:113')" name="code2model">  417   </a>      <span class="KW">IF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="418" href="matlab:coder.internal.code2model('VSD_6ph_30deg_HDL:113')" name="code2model">  418   </a>        Delay12_reg(0) &lt;= c2_signed;
</span><span><a class="LN" id="419" href="matlab:coder.internal.code2model('VSD_6ph_30deg_HDL:113')" name="code2model">  419   </a>        Delay12_reg(1) &lt;= Delay12_reg(0);
</span><span><a class="LN" id="420" href="matlab:coder.internal.code2model('VSD_6ph_30deg_HDL:113')" name="code2model">  420   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="421" href="matlab:coder.internal.code2model('VSD_6ph_30deg_HDL:113')" name="code2model">  421   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="422" href="matlab:coder.internal.code2model('VSD_6ph_30deg_HDL:113')" name="code2model">  422   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> Delay12_process;
</span><span><a class="LN" id="423">  423   </a>
</span><span><a class="LN" id="424" href="matlab:coder.internal.code2model('VSD_6ph_30deg_HDL:113')" name="code2model">  424   </a>  Delay12_out1 &lt;= Delay12_reg(1);
</span><span><a class="LN" id="425">  425   </a>
</span><span><a class="LN" id="426" href="matlab:coder.internal.code2model('VSD_6ph_30deg_HDL:81')" name="code2model">  426   </a>  Delay5_process : <span class="KW">PROCESS</span> (clk, reset)
</span><span><a class="LN" id="427" href="matlab:coder.internal.code2model('VSD_6ph_30deg_HDL:81')" name="code2model">  427   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="428" href="matlab:coder.internal.code2model('VSD_6ph_30deg_HDL:81')" name="code2model">  428   </a>    <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="429" href="matlab:coder.internal.code2model('VSD_6ph_30deg_HDL:81')" name="code2model">  429   </a>      Delay5_out1 &lt;= to_signed(16#00000#, 18);
</span><span><a class="LN" id="430" href="matlab:coder.internal.code2model('VSD_6ph_30deg_HDL:81')" name="code2model">  430   </a>    <span class="KW">ELSIF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="431" href="matlab:coder.internal.code2model('VSD_6ph_30deg_HDL:81')" name="code2model">  431   </a>      <span class="KW">IF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="432" href="matlab:coder.internal.code2model('VSD_6ph_30deg_HDL:81')" name="code2model">  432   </a>        Delay5_out1 &lt;= Switch5_out1;
</span><span><a class="LN" id="433" href="matlab:coder.internal.code2model('VSD_6ph_30deg_HDL:81')" name="code2model">  433   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="434" href="matlab:coder.internal.code2model('VSD_6ph_30deg_HDL:81')" name="code2model">  434   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="435" href="matlab:coder.internal.code2model('VSD_6ph_30deg_HDL:81')" name="code2model">  435   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> Delay5_process;
</span><span><a class="LN" id="436">  436   </a>
</span><span><a class="LN" id="437">  437   </a>
</span><span><a class="LN" id="438">  438   </a>
</span><span><a class="LN" id="439" href="matlab:coder.internal.code2model('VSD_6ph_30deg_HDL:82')" name="code2model">  439   </a>  Switch5_out1 &lt;= Delay5_out1 <span class="KW">WHEN</span> switch_compare_1_5 = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" id="440" href="matlab:coder.internal.code2model('VSD_6ph_30deg_HDL:82')" name="code2model">  440   </a>      Delay12_out1;
</span><span><a class="LN" id="441">  441   </a>
</span><span><a class="LN" id="442">  442   </a>  alpha_signed &lt;= signed(alpha_1);
</span><span><a class="LN" id="443">  443   </a>
</span><span><a class="LN" id="444" href="matlab:coder.internal.code2model({'VSD_6ph_30deg_HDL:121','VSD_6ph_30deg_HDL:115'})" name="code2model">  444   </a>  reduced_process : <span class="KW">PROCESS</span> (clk, reset)
</span><span><a class="LN" id="445" href="matlab:coder.internal.code2model({'VSD_6ph_30deg_HDL:121','VSD_6ph_30deg_HDL:115'})" name="code2model">  445   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="446" href="matlab:coder.internal.code2model({'VSD_6ph_30deg_HDL:121','VSD_6ph_30deg_HDL:115'})" name="code2model">  446   </a>    <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="447" href="matlab:coder.internal.code2model({'VSD_6ph_30deg_HDL:121','VSD_6ph_30deg_HDL:115'})" name="code2model">  447   </a>      reduced_reg &lt;= (<span class="KW">OTHERS</span> =&gt; to_signed(16#00000#, 18));
</span><span><a class="LN" id="448" href="matlab:coder.internal.code2model({'VSD_6ph_30deg_HDL:121','VSD_6ph_30deg_HDL:115'})" name="code2model">  448   </a>    <span class="KW">ELSIF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="449" href="matlab:coder.internal.code2model({'VSD_6ph_30deg_HDL:121','VSD_6ph_30deg_HDL:115'})" name="code2model">  449   </a>      <span class="KW">IF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="450" href="matlab:coder.internal.code2model({'VSD_6ph_30deg_HDL:121','VSD_6ph_30deg_HDL:115'})" name="code2model">  450   </a>        reduced_reg(0) &lt;= alpha_signed;
</span><span><a class="LN" id="451" href="matlab:coder.internal.code2model({'VSD_6ph_30deg_HDL:121','VSD_6ph_30deg_HDL:115'})" name="code2model">  451   </a>        reduced_reg(1) &lt;= reduced_reg(0);
</span><span><a class="LN" id="452" href="matlab:coder.internal.code2model({'VSD_6ph_30deg_HDL:121','VSD_6ph_30deg_HDL:115'})" name="code2model">  452   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="453" href="matlab:coder.internal.code2model({'VSD_6ph_30deg_HDL:121','VSD_6ph_30deg_HDL:115'})" name="code2model">  453   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="454" href="matlab:coder.internal.code2model({'VSD_6ph_30deg_HDL:121','VSD_6ph_30deg_HDL:115'})" name="code2model">  454   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> reduced_process;
</span><span><a class="LN" id="455">  455   </a>
</span><span><a class="LN" id="456" href="matlab:coder.internal.code2model({'VSD_6ph_30deg_HDL:121','VSD_6ph_30deg_HDL:115'})" name="code2model">  456   </a>  alpha_tmp &lt;= reduced_reg(1);
</span><span><a class="LN" id="457">  457   </a>
</span><span><a class="LN" id="458">  458   </a>  alpha &lt;= std_logic_vector(alpha_tmp);
</span><span><a class="LN" id="459">  459   </a>
</span><span><a class="LN" id="460">  460   </a>  beta_signed &lt;= signed(beta_1);
</span><span><a class="LN" id="461">  461   </a>
</span><span><a class="LN" id="462" href="matlab:coder.internal.code2model({'VSD_6ph_30deg_HDL:122','VSD_6ph_30deg_HDL:116'})" name="code2model">  462   </a>  reduced_1_process : <span class="KW">PROCESS</span> (clk, reset)
</span><span><a class="LN" id="463" href="matlab:coder.internal.code2model({'VSD_6ph_30deg_HDL:122','VSD_6ph_30deg_HDL:116'})" name="code2model">  463   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="464" href="matlab:coder.internal.code2model({'VSD_6ph_30deg_HDL:122','VSD_6ph_30deg_HDL:116'})" name="code2model">  464   </a>    <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="465" href="matlab:coder.internal.code2model({'VSD_6ph_30deg_HDL:122','VSD_6ph_30deg_HDL:116'})" name="code2model">  465   </a>      reduced_reg_1 &lt;= (<span class="KW">OTHERS</span> =&gt; to_signed(16#00000#, 18));
</span><span><a class="LN" id="466" href="matlab:coder.internal.code2model({'VSD_6ph_30deg_HDL:122','VSD_6ph_30deg_HDL:116'})" name="code2model">  466   </a>    <span class="KW">ELSIF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="467" href="matlab:coder.internal.code2model({'VSD_6ph_30deg_HDL:122','VSD_6ph_30deg_HDL:116'})" name="code2model">  467   </a>      <span class="KW">IF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="468" href="matlab:coder.internal.code2model({'VSD_6ph_30deg_HDL:122','VSD_6ph_30deg_HDL:116'})" name="code2model">  468   </a>        reduced_reg_1(0) &lt;= beta_signed;
</span><span><a class="LN" id="469" href="matlab:coder.internal.code2model({'VSD_6ph_30deg_HDL:122','VSD_6ph_30deg_HDL:116'})" name="code2model">  469   </a>        reduced_reg_1(1) &lt;= reduced_reg_1(0);
</span><span><a class="LN" id="470" href="matlab:coder.internal.code2model({'VSD_6ph_30deg_HDL:122','VSD_6ph_30deg_HDL:116'})" name="code2model">  470   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="471" href="matlab:coder.internal.code2model({'VSD_6ph_30deg_HDL:122','VSD_6ph_30deg_HDL:116'})" name="code2model">  471   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="472" href="matlab:coder.internal.code2model({'VSD_6ph_30deg_HDL:122','VSD_6ph_30deg_HDL:116'})" name="code2model">  472   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> reduced_1_process;
</span><span><a class="LN" id="473">  473   </a>
</span><span><a class="LN" id="474" href="matlab:coder.internal.code2model({'VSD_6ph_30deg_HDL:122','VSD_6ph_30deg_HDL:116'})" name="code2model">  474   </a>  beta_tmp &lt;= reduced_reg_1(1);
</span><span><a class="LN" id="475">  475   </a>
</span><span><a class="LN" id="476">  476   </a>  beta &lt;= std_logic_vector(beta_tmp);
</span><span><a class="LN" id="477">  477   </a>
</span><span><a class="LN" id="478">  478   </a>  x1_signed &lt;= signed(x1_1);
</span><span><a class="LN" id="479">  479   </a>
</span><span><a class="LN" id="480" href="matlab:coder.internal.code2model({'VSD_6ph_30deg_HDL:123','VSD_6ph_30deg_HDL:117'})" name="code2model">  480   </a>  reduced_2_process : <span class="KW">PROCESS</span> (clk, reset)
</span><span><a class="LN" id="481" href="matlab:coder.internal.code2model({'VSD_6ph_30deg_HDL:123','VSD_6ph_30deg_HDL:117'})" name="code2model">  481   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="482" href="matlab:coder.internal.code2model({'VSD_6ph_30deg_HDL:123','VSD_6ph_30deg_HDL:117'})" name="code2model">  482   </a>    <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="483" href="matlab:coder.internal.code2model({'VSD_6ph_30deg_HDL:123','VSD_6ph_30deg_HDL:117'})" name="code2model">  483   </a>      reduced_reg_2 &lt;= (<span class="KW">OTHERS</span> =&gt; to_signed(16#00000#, 18));
</span><span><a class="LN" id="484" href="matlab:coder.internal.code2model({'VSD_6ph_30deg_HDL:123','VSD_6ph_30deg_HDL:117'})" name="code2model">  484   </a>    <span class="KW">ELSIF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="485" href="matlab:coder.internal.code2model({'VSD_6ph_30deg_HDL:123','VSD_6ph_30deg_HDL:117'})" name="code2model">  485   </a>      <span class="KW">IF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="486" href="matlab:coder.internal.code2model({'VSD_6ph_30deg_HDL:123','VSD_6ph_30deg_HDL:117'})" name="code2model">  486   </a>        reduced_reg_2(0) &lt;= x1_signed;
</span><span><a class="LN" id="487" href="matlab:coder.internal.code2model({'VSD_6ph_30deg_HDL:123','VSD_6ph_30deg_HDL:117'})" name="code2model">  487   </a>        reduced_reg_2(1) &lt;= reduced_reg_2(0);
</span><span><a class="LN" id="488" href="matlab:coder.internal.code2model({'VSD_6ph_30deg_HDL:123','VSD_6ph_30deg_HDL:117'})" name="code2model">  488   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="489" href="matlab:coder.internal.code2model({'VSD_6ph_30deg_HDL:123','VSD_6ph_30deg_HDL:117'})" name="code2model">  489   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="490" href="matlab:coder.internal.code2model({'VSD_6ph_30deg_HDL:123','VSD_6ph_30deg_HDL:117'})" name="code2model">  490   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> reduced_2_process;
</span><span><a class="LN" id="491">  491   </a>
</span><span><a class="LN" id="492" href="matlab:coder.internal.code2model({'VSD_6ph_30deg_HDL:123','VSD_6ph_30deg_HDL:117'})" name="code2model">  492   </a>  x1_tmp &lt;= reduced_reg_2(1);
</span><span><a class="LN" id="493">  493   </a>
</span><span><a class="LN" id="494">  494   </a>  x1 &lt;= std_logic_vector(x1_tmp);
</span><span><a class="LN" id="495">  495   </a>
</span><span><a class="LN" id="496">  496   </a>  y1_signed &lt;= signed(y1_1);
</span><span><a class="LN" id="497">  497   </a>
</span><span><a class="LN" id="498" href="matlab:coder.internal.code2model({'VSD_6ph_30deg_HDL:124','VSD_6ph_30deg_HDL:118'})" name="code2model">  498   </a>  reduced_3_process : <span class="KW">PROCESS</span> (clk, reset)
</span><span><a class="LN" id="499" href="matlab:coder.internal.code2model({'VSD_6ph_30deg_HDL:124','VSD_6ph_30deg_HDL:118'})" name="code2model">  499   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="500" href="matlab:coder.internal.code2model({'VSD_6ph_30deg_HDL:124','VSD_6ph_30deg_HDL:118'})" name="code2model">  500   </a>    <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="501" href="matlab:coder.internal.code2model({'VSD_6ph_30deg_HDL:124','VSD_6ph_30deg_HDL:118'})" name="code2model">  501   </a>      reduced_reg_3 &lt;= (<span class="KW">OTHERS</span> =&gt; to_signed(16#00000#, 18));
</span><span><a class="LN" id="502" href="matlab:coder.internal.code2model({'VSD_6ph_30deg_HDL:124','VSD_6ph_30deg_HDL:118'})" name="code2model">  502   </a>    <span class="KW">ELSIF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="503" href="matlab:coder.internal.code2model({'VSD_6ph_30deg_HDL:124','VSD_6ph_30deg_HDL:118'})" name="code2model">  503   </a>      <span class="KW">IF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="504" href="matlab:coder.internal.code2model({'VSD_6ph_30deg_HDL:124','VSD_6ph_30deg_HDL:118'})" name="code2model">  504   </a>        reduced_reg_3(0) &lt;= y1_signed;
</span><span><a class="LN" id="505" href="matlab:coder.internal.code2model({'VSD_6ph_30deg_HDL:124','VSD_6ph_30deg_HDL:118'})" name="code2model">  505   </a>        reduced_reg_3(1) &lt;= reduced_reg_3(0);
</span><span><a class="LN" id="506" href="matlab:coder.internal.code2model({'VSD_6ph_30deg_HDL:124','VSD_6ph_30deg_HDL:118'})" name="code2model">  506   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="507" href="matlab:coder.internal.code2model({'VSD_6ph_30deg_HDL:124','VSD_6ph_30deg_HDL:118'})" name="code2model">  507   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="508" href="matlab:coder.internal.code2model({'VSD_6ph_30deg_HDL:124','VSD_6ph_30deg_HDL:118'})" name="code2model">  508   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> reduced_3_process;
</span><span><a class="LN" id="509">  509   </a>
</span><span><a class="LN" id="510" href="matlab:coder.internal.code2model({'VSD_6ph_30deg_HDL:124','VSD_6ph_30deg_HDL:118'})" name="code2model">  510   </a>  y1_tmp &lt;= reduced_reg_3(1);
</span><span><a class="LN" id="511">  511   </a>
</span><span><a class="LN" id="512">  512   </a>  y1 &lt;= std_logic_vector(y1_tmp);
</span><span><a class="LN" id="513">  513   </a>
</span><span><a class="LN" id="514">  514   </a>  z1_signed &lt;= signed(z1_1);
</span><span><a class="LN" id="515">  515   </a>
</span><span><a class="LN" id="516" href="matlab:coder.internal.code2model({'VSD_6ph_30deg_HDL:125','VSD_6ph_30deg_HDL:119'})" name="code2model">  516   </a>  reduced_4_process : <span class="KW">PROCESS</span> (clk, reset)
</span><span><a class="LN" id="517" href="matlab:coder.internal.code2model({'VSD_6ph_30deg_HDL:125','VSD_6ph_30deg_HDL:119'})" name="code2model">  517   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="518" href="matlab:coder.internal.code2model({'VSD_6ph_30deg_HDL:125','VSD_6ph_30deg_HDL:119'})" name="code2model">  518   </a>    <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="519" href="matlab:coder.internal.code2model({'VSD_6ph_30deg_HDL:125','VSD_6ph_30deg_HDL:119'})" name="code2model">  519   </a>      reduced_reg_4 &lt;= (<span class="KW">OTHERS</span> =&gt; to_signed(16#00000#, 18));
</span><span><a class="LN" id="520" href="matlab:coder.internal.code2model({'VSD_6ph_30deg_HDL:125','VSD_6ph_30deg_HDL:119'})" name="code2model">  520   </a>    <span class="KW">ELSIF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="521" href="matlab:coder.internal.code2model({'VSD_6ph_30deg_HDL:125','VSD_6ph_30deg_HDL:119'})" name="code2model">  521   </a>      <span class="KW">IF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="522" href="matlab:coder.internal.code2model({'VSD_6ph_30deg_HDL:125','VSD_6ph_30deg_HDL:119'})" name="code2model">  522   </a>        reduced_reg_4(0) &lt;= z1_signed;
</span><span><a class="LN" id="523" href="matlab:coder.internal.code2model({'VSD_6ph_30deg_HDL:125','VSD_6ph_30deg_HDL:119'})" name="code2model">  523   </a>        reduced_reg_4(1) &lt;= reduced_reg_4(0);
</span><span><a class="LN" id="524" href="matlab:coder.internal.code2model({'VSD_6ph_30deg_HDL:125','VSD_6ph_30deg_HDL:119'})" name="code2model">  524   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="525" href="matlab:coder.internal.code2model({'VSD_6ph_30deg_HDL:125','VSD_6ph_30deg_HDL:119'})" name="code2model">  525   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="526" href="matlab:coder.internal.code2model({'VSD_6ph_30deg_HDL:125','VSD_6ph_30deg_HDL:119'})" name="code2model">  526   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> reduced_4_process;
</span><span><a class="LN" id="527">  527   </a>
</span><span><a class="LN" id="528" href="matlab:coder.internal.code2model({'VSD_6ph_30deg_HDL:125','VSD_6ph_30deg_HDL:119'})" name="code2model">  528   </a>  z1_tmp &lt;= reduced_reg_4(1);
</span><span><a class="LN" id="529">  529   </a>
</span><span><a class="LN" id="530">  530   </a>  z1 &lt;= std_logic_vector(z1_tmp);
</span><span><a class="LN" id="531">  531   </a>
</span><span><a class="LN" id="532">  532   </a>  z2_signed &lt;= signed(z2_1);
</span><span><a class="LN" id="533">  533   </a>
</span><span><a class="LN" id="534" href="matlab:coder.internal.code2model({'VSD_6ph_30deg_HDL:126','VSD_6ph_30deg_HDL:120'})" name="code2model">  534   </a>  reduced_5_process : <span class="KW">PROCESS</span> (clk, reset)
</span><span><a class="LN" id="535" href="matlab:coder.internal.code2model({'VSD_6ph_30deg_HDL:126','VSD_6ph_30deg_HDL:120'})" name="code2model">  535   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="536" href="matlab:coder.internal.code2model({'VSD_6ph_30deg_HDL:126','VSD_6ph_30deg_HDL:120'})" name="code2model">  536   </a>    <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="537" href="matlab:coder.internal.code2model({'VSD_6ph_30deg_HDL:126','VSD_6ph_30deg_HDL:120'})" name="code2model">  537   </a>      reduced_reg_5 &lt;= (<span class="KW">OTHERS</span> =&gt; to_signed(16#00000#, 18));
</span><span><a class="LN" id="538" href="matlab:coder.internal.code2model({'VSD_6ph_30deg_HDL:126','VSD_6ph_30deg_HDL:120'})" name="code2model">  538   </a>    <span class="KW">ELSIF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="539" href="matlab:coder.internal.code2model({'VSD_6ph_30deg_HDL:126','VSD_6ph_30deg_HDL:120'})" name="code2model">  539   </a>      <span class="KW">IF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="540" href="matlab:coder.internal.code2model({'VSD_6ph_30deg_HDL:126','VSD_6ph_30deg_HDL:120'})" name="code2model">  540   </a>        reduced_reg_5(0) &lt;= z2_signed;
</span><span><a class="LN" id="541" href="matlab:coder.internal.code2model({'VSD_6ph_30deg_HDL:126','VSD_6ph_30deg_HDL:120'})" name="code2model">  541   </a>        reduced_reg_5(1) &lt;= reduced_reg_5(0);
</span><span><a class="LN" id="542" href="matlab:coder.internal.code2model({'VSD_6ph_30deg_HDL:126','VSD_6ph_30deg_HDL:120'})" name="code2model">  542   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="543" href="matlab:coder.internal.code2model({'VSD_6ph_30deg_HDL:126','VSD_6ph_30deg_HDL:120'})" name="code2model">  543   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="544" href="matlab:coder.internal.code2model({'VSD_6ph_30deg_HDL:126','VSD_6ph_30deg_HDL:120'})" name="code2model">  544   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> reduced_5_process;
</span><span><a class="LN" id="545">  545   </a>
</span><span><a class="LN" id="546" href="matlab:coder.internal.code2model({'VSD_6ph_30deg_HDL:126','VSD_6ph_30deg_HDL:120'})" name="code2model">  546   </a>  z2_tmp &lt;= reduced_reg_5(1);
</span><span><a class="LN" id="547">  547   </a>
</span><span><a class="LN" id="548">  548   </a>  z2 &lt;= std_logic_vector(z2_tmp);
</span><span><a class="LN" id="549">  549   </a>
</span><span><a class="LN" id="550" href="matlab:coder.internal.code2model('VSD_6ph_30deg_HDL:114')" name="code2model">  550   </a>  Delay13_process : <span class="KW">PROCESS</span> (clk, reset)
</span><span><a class="LN" id="551" href="matlab:coder.internal.code2model('VSD_6ph_30deg_HDL:114')" name="code2model">  551   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="552" href="matlab:coder.internal.code2model('VSD_6ph_30deg_HDL:114')" name="code2model">  552   </a>    <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="553" href="matlab:coder.internal.code2model('VSD_6ph_30deg_HDL:114')" name="code2model">  553   </a>      Delay13_reg &lt;= (<span class="KW">OTHERS</span> =&gt; '0');
</span><span><a class="LN" id="554" href="matlab:coder.internal.code2model('VSD_6ph_30deg_HDL:114')" name="code2model">  554   </a>    <span class="KW">ELSIF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="555" href="matlab:coder.internal.code2model('VSD_6ph_30deg_HDL:114')" name="code2model">  555   </a>      <span class="KW">IF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="556" href="matlab:coder.internal.code2model('VSD_6ph_30deg_HDL:114')" name="code2model">  556   </a>        Delay13_reg(0) &lt;= Detect_Rise_Positive_out1;
</span><span><a class="LN" id="557" href="matlab:coder.internal.code2model('VSD_6ph_30deg_HDL:114')" name="code2model">  557   </a>        Delay13_reg(1) &lt;= Delay13_reg(0);
</span><span><a class="LN" id="558" href="matlab:coder.internal.code2model('VSD_6ph_30deg_HDL:114')" name="code2model">  558   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="559" href="matlab:coder.internal.code2model('VSD_6ph_30deg_HDL:114')" name="code2model">  559   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="560" href="matlab:coder.internal.code2model('VSD_6ph_30deg_HDL:114')" name="code2model">  560   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> Delay13_process;
</span><span><a class="LN" id="561">  561   </a>
</span><span><a class="LN" id="562" href="matlab:coder.internal.code2model('VSD_6ph_30deg_HDL:114')" name="code2model">  562   </a>  Delay13_out1 &lt;= Delay13_reg(1);
</span><span><a class="LN" id="563">  563   </a>
</span><span><a class="LN" id="564">  564   </a>  alpha_AXI &lt;= std_logic_vector(alpha_tmp);
</span><span><a class="LN" id="565">  565   </a>
</span><span><a class="LN" id="566">  566   </a>  beta_AXI &lt;= std_logic_vector(beta_tmp);
</span><span><a class="LN" id="567">  567   </a>
</span><span><a class="LN" id="568">  568   </a>  x_AXI &lt;= std_logic_vector(x1_tmp);
</span><span><a class="LN" id="569">  569   </a>
</span><span><a class="LN" id="570">  570   </a>  y_AXI &lt;= std_logic_vector(y1_tmp);
</span><span><a class="LN" id="571">  571   </a>
</span><span><a class="LN" id="572">  572   </a>  z1_AXI &lt;= std_logic_vector(z1_tmp);
</span><span><a class="LN" id="573">  573   </a>
</span><span><a class="LN" id="574">  574   </a>  z2_AXI &lt;= std_logic_vector(z2_tmp);
</span><span><a class="LN" id="575">  575   </a>
</span><span><a class="LN" id="576">  576   </a>  ce_out &lt;= clk_enable;
</span><span><a class="LN" id="577">  577   </a>
</span><span><a class="LN" id="578">  578   </a>  vsd_done &lt;= Delay13_out1;
</span><span><a class="LN" id="579">  579   </a>
</span><span><a class="LN" id="580">  580   </a><span class="KW">END</span> rtl;
</span><span><a class="LN" id="581">  581   </a>
</span><span><a class="LN" id="582">  582   </a>
</span></pre>
</td></tr></table>
</p>
</body>
</html>
