Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Tue Apr  1 01:04:44 2025
| Host         : PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file alchitry_top_timing_summary_routed.rpt -pb alchitry_top_timing_summary_routed.pb -rpx alchitry_top_timing_summary_routed.rpx -warn_on_violation
| Design       : alchitry_top
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                 Violations  
---------  --------  ------------------------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert                1           
SYNTH-6    Warning   Timing of a RAM block might be sub-optimal  2           
TIMING-16  Warning   Large setup violation                       490         
TIMING-18  Warning   Missing input or output delay               58          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (8)
6. checking no_output_delay (47)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (47)
--------------------------------
 There are 47 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -88.293   -17168.143                    555                 1567        0.089        0.000                      0                 1567        3.750        0.000                       0                   571  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0             -88.293   -17168.143                    555                 1563        0.089        0.000                      0                 1563        3.750        0.000                       0                   571  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_0              clk_0                    5.309        0.000                      0                    4        0.997        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_0                       
(none)                      clk_0         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :          555  Failing Endpoints,  Worst Slack      -88.293ns,  Total Violation   -17168.142ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.089ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -88.293ns  (required time - arrival time)
  Source:                 display/D_state_q_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sm/D_states_q_reg[2]_rep__0/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        98.174ns  (logic 60.899ns (62.032%)  route 37.275ns (37.968%))
  Logic Levels:           328  (CARRY4=286 LUT3=28 LUT4=1 LUT5=2 LUT6=8 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         1.564     5.148    display/clk_IBUF_BUFG
    SLICE_X39Y7          FDRE                                         r  display/D_state_q_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y7          FDRE (Prop_fdre_C_Q)         0.456     5.604 f  display/D_state_q_reg[0]_replica/Q
                         net (fo=1, routed)           0.793     6.397    display/D_state_q[0]_repN
    SLICE_X36Y7          LUT6 (Prop_lut6_I1_O)        0.124     6.521 f  display/D_pixel_idx_q[10]_i_3/O
                         net (fo=17, routed)          0.858     7.379    sm/ram_reg_i_124_1
    SLICE_X38Y7          LUT6 (Prop_lut6_I2_O)        0.124     7.503 r  sm/D_registers_q[7][31]_i_192/O
                         net (fo=1, routed)           0.594     8.097    sm/D_registers_q[7][31]_i_192_n_0
    SLICE_X36Y8          LUT6 (Prop_lut6_I5_O)        0.124     8.221 f  sm/D_registers_q[7][31]_i_155/O
                         net (fo=1, routed)           0.837     9.058    sm/D_registers_q[7][31]_i_155_n_0
    SLICE_X38Y7          LUT6 (Prop_lut6_I0_O)        0.124     9.182 r  sm/D_registers_q[7][31]_i_121/O
                         net (fo=65, routed)          0.969    10.150    sm/M_sm_bsel[0]
    SLICE_X38Y5          LUT5 (Prop_lut5_I3_O)        0.124    10.274 r  sm/D_registers_q[7][10]_i_79/O
                         net (fo=85, routed)          0.712    10.986    L_reg/M_alum_b[0]
    SLICE_X47Y1          LUT4 (Prop_lut4_I3_O)        0.124    11.110 r  L_reg/D_registers_q[7][31]_i_473/O
                         net (fo=1, routed)           0.000    11.110    alum/divider/S[0]
    SLICE_X47Y1          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.642 r  alum/divider/D_registers_q_reg[7][31]_i_423/CO[3]
                         net (fo=1, routed)           0.000    11.642    alum/divider/D_registers_q_reg[7][31]_i_423_n_0
    SLICE_X47Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.756 r  alum/divider/D_registers_q_reg[7][31]_i_384/CO[3]
                         net (fo=1, routed)           0.000    11.756    alum/divider/D_registers_q_reg[7][31]_i_384_n_0
    SLICE_X47Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.870 r  alum/divider/D_registers_q_reg[7][31]_i_343/CO[3]
                         net (fo=1, routed)           0.000    11.870    alum/divider/D_registers_q_reg[7][31]_i_343_n_0
    SLICE_X47Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.984 r  alum/divider/D_registers_q_reg[7][31]_i_309/CO[3]
                         net (fo=1, routed)           0.000    11.984    alum/divider/D_registers_q_reg[7][31]_i_309_n_0
    SLICE_X47Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.098 r  alum/divider/D_registers_q_reg[7][31]_i_272/CO[3]
                         net (fo=1, routed)           0.000    12.098    alum/divider/D_registers_q_reg[7][31]_i_272_n_0
    SLICE_X47Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.212 r  alum/divider/D_registers_q_reg[7][31]_i_244/CO[3]
                         net (fo=1, routed)           0.000    12.212    alum/divider/D_registers_q_reg[7][31]_i_244_n_0
    SLICE_X47Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.326 r  alum/divider/D_registers_q_reg[7][31]_i_214/CO[3]
                         net (fo=1, routed)           0.000    12.326    alum/divider/D_registers_q_reg[7][31]_i_214_n_0
    SLICE_X47Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.440 r  alum/divider/D_registers_q_reg[7][31]_i_183/CO[3]
                         net (fo=1, routed)           0.000    12.440    alum/divider/D_registers_q_reg[7][31]_i_183_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    12.711 r  alum/divider/D_registers_q_reg[7][31]_i_140/CO[0]
                         net (fo=36, routed)          0.944    13.655    alum/divider/d0[31]
    SLICE_X44Y0          LUT3 (Prop_lut3_I0_O)        0.373    14.028 r  alum/divider/D_registers_q[7][30]_i_128/O
                         net (fo=1, routed)           0.000    14.028    alum/divider/D_registers_q[7][30]_i_128_n_0
    SLICE_X44Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.578 r  alum/divider/D_registers_q_reg[7][30]_i_121/CO[3]
                         net (fo=1, routed)           0.000    14.578    alum/divider/D_registers_q_reg[7][30]_i_121_n_0
    SLICE_X44Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.692 r  alum/divider/D_registers_q_reg[7][30]_i_116/CO[3]
                         net (fo=1, routed)           0.000    14.692    alum/divider/D_registers_q_reg[7][30]_i_116_n_0
    SLICE_X44Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.806 r  alum/divider/D_registers_q_reg[7][30]_i_111/CO[3]
                         net (fo=1, routed)           0.000    14.806    alum/divider/D_registers_q_reg[7][30]_i_111_n_0
    SLICE_X44Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.920 r  alum/divider/D_registers_q_reg[7][30]_i_106/CO[3]
                         net (fo=1, routed)           0.000    14.920    alum/divider/D_registers_q_reg[7][30]_i_106_n_0
    SLICE_X44Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.034 r  alum/divider/D_registers_q_reg[7][30]_i_101/CO[3]
                         net (fo=1, routed)           0.000    15.034    alum/divider/D_registers_q_reg[7][30]_i_101_n_0
    SLICE_X44Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.148 r  alum/divider/D_registers_q_reg[7][30]_i_92/CO[3]
                         net (fo=1, routed)           0.000    15.148    alum/divider/D_registers_q_reg[7][30]_i_92_n_0
    SLICE_X44Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.262 r  alum/divider/D_registers_q_reg[7][30]_i_77/CO[3]
                         net (fo=1, routed)           0.000    15.262    alum/divider/D_registers_q_reg[7][30]_i_77_n_0
    SLICE_X44Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.376 r  alum/divider/D_registers_q_reg[7][30]_i_54/CO[3]
                         net (fo=1, routed)           0.000    15.376    alum/divider/D_registers_q_reg[7][30]_i_54_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.533 r  alum/divider/D_registers_q_reg[7][30]_i_30/CO[1]
                         net (fo=36, routed)          0.949    16.482    alum/divider/d0[30]
    SLICE_X43Y0          LUT3 (Prop_lut3_I0_O)        0.329    16.811 r  alum/divider/D_registers_q[7][29]_i_69/O
                         net (fo=1, routed)           0.000    16.811    alum/divider/D_registers_q[7][29]_i_69_n_0
    SLICE_X43Y0          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.212 r  alum/divider/D_registers_q_reg[7][29]_i_64/CO[3]
                         net (fo=1, routed)           0.000    17.212    alum/divider/D_registers_q_reg[7][29]_i_64_n_0
    SLICE_X43Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.326 r  alum/divider/D_registers_q_reg[7][29]_i_59/CO[3]
                         net (fo=1, routed)           0.000    17.326    alum/divider/D_registers_q_reg[7][29]_i_59_n_0
    SLICE_X43Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.440 r  alum/divider/D_registers_q_reg[7][29]_i_54/CO[3]
                         net (fo=1, routed)           0.000    17.440    alum/divider/D_registers_q_reg[7][29]_i_54_n_0
    SLICE_X43Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.554 r  alum/divider/D_registers_q_reg[7][29]_i_49/CO[3]
                         net (fo=1, routed)           0.000    17.554    alum/divider/D_registers_q_reg[7][29]_i_49_n_0
    SLICE_X43Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.668 r  alum/divider/D_registers_q_reg[7][29]_i_44/CO[3]
                         net (fo=1, routed)           0.000    17.668    alum/divider/D_registers_q_reg[7][29]_i_44_n_0
    SLICE_X43Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.782 r  alum/divider/D_registers_q_reg[7][29]_i_39/CO[3]
                         net (fo=1, routed)           0.000    17.782    alum/divider/D_registers_q_reg[7][29]_i_39_n_0
    SLICE_X43Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.896 r  alum/divider/D_registers_q_reg[7][29]_i_34/CO[3]
                         net (fo=1, routed)           0.000    17.896    alum/divider/D_registers_q_reg[7][29]_i_34_n_0
    SLICE_X43Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.010 r  alum/divider/D_registers_q_reg[7][29]_i_29/CO[3]
                         net (fo=1, routed)           0.000    18.010    alum/divider/D_registers_q_reg[7][29]_i_29_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.167 r  alum/divider/D_registers_q_reg[7][29]_i_20/CO[1]
                         net (fo=36, routed)          0.889    19.056    alum/divider/d0[29]
    SLICE_X41Y1          LUT3 (Prop_lut3_I0_O)        0.329    19.385 r  alum/divider/D_registers_q[7][20]_i_312/O
                         net (fo=1, routed)           0.000    19.385    alum/divider/D_registers_q[7][20]_i_312_n_0
    SLICE_X41Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.935 r  alum/divider/D_registers_q_reg[7][20]_i_273/CO[3]
                         net (fo=1, routed)           0.000    19.935    alum/divider/D_registers_q_reg[7][20]_i_273_n_0
    SLICE_X41Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.049 r  alum/divider/D_registers_q_reg[7][28]_i_48/CO[3]
                         net (fo=1, routed)           0.000    20.049    alum/divider/D_registers_q_reg[7][28]_i_48_n_0
    SLICE_X41Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.163 r  alum/divider/D_registers_q_reg[7][28]_i_43/CO[3]
                         net (fo=1, routed)           0.000    20.163    alum/divider/D_registers_q_reg[7][28]_i_43_n_0
    SLICE_X41Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.277 r  alum/divider/D_registers_q_reg[7][28]_i_38/CO[3]
                         net (fo=1, routed)           0.000    20.277    alum/divider/D_registers_q_reg[7][28]_i_38_n_0
    SLICE_X41Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.391 r  alum/divider/D_registers_q_reg[7][28]_i_33/CO[3]
                         net (fo=1, routed)           0.000    20.391    alum/divider/D_registers_q_reg[7][28]_i_33_n_0
    SLICE_X41Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.505 r  alum/divider/D_registers_q_reg[7][28]_i_28/CO[3]
                         net (fo=1, routed)           0.000    20.505    alum/divider/D_registers_q_reg[7][28]_i_28_n_0
    SLICE_X41Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.619 r  alum/divider/D_registers_q_reg[7][28]_i_23/CO[3]
                         net (fo=1, routed)           0.000    20.619    alum/divider/D_registers_q_reg[7][28]_i_23_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.733 r  alum/divider/D_registers_q_reg[7][28]_i_18/CO[3]
                         net (fo=1, routed)           0.000    20.733    alum/divider/D_registers_q_reg[7][28]_i_18_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.890 r  alum/divider/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          0.911    21.801    alum/divider/d0[28]
    SLICE_X39Y1          LUT3 (Prop_lut3_I0_O)        0.329    22.130 r  alum/divider/D_registers_q[7][20]_i_309/O
                         net (fo=1, routed)           0.000    22.130    alum/divider/D_registers_q[7][20]_i_309_n_0
    SLICE_X39Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.680 r  alum/divider/D_registers_q_reg[7][20]_i_268/CO[3]
                         net (fo=1, routed)           0.000    22.680    alum/divider/D_registers_q_reg[7][20]_i_268_n_0
    SLICE_X39Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.794 r  alum/divider/D_registers_q_reg[7][20]_i_222/CO[3]
                         net (fo=1, routed)           0.000    22.794    alum/divider/D_registers_q_reg[7][20]_i_222_n_0
    SLICE_X39Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.908 r  alum/divider/D_registers_q_reg[7][27]_i_66/CO[3]
                         net (fo=1, routed)           0.000    22.908    alum/divider/D_registers_q_reg[7][27]_i_66_n_0
    SLICE_X39Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.022 r  alum/divider/D_registers_q_reg[7][27]_i_61/CO[3]
                         net (fo=1, routed)           0.000    23.022    alum/divider/D_registers_q_reg[7][27]_i_61_n_0
    SLICE_X39Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.136 r  alum/divider/D_registers_q_reg[7][27]_i_56/CO[3]
                         net (fo=1, routed)           0.000    23.136    alum/divider/D_registers_q_reg[7][27]_i_56_n_0
    SLICE_X39Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.250 r  alum/divider/D_registers_q_reg[7][27]_i_50/CO[3]
                         net (fo=1, routed)           0.000    23.250    alum/divider/D_registers_q_reg[7][27]_i_50_n_0
    SLICE_X39Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.364 r  alum/divider/D_registers_q_reg[7][27]_i_35/CO[3]
                         net (fo=1, routed)           0.000    23.364    alum/divider/D_registers_q_reg[7][27]_i_35_n_0
    SLICE_X39Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.478 r  alum/divider/D_registers_q_reg[7][27]_i_23/CO[3]
                         net (fo=1, routed)           0.000    23.478    alum/divider/D_registers_q_reg[7][27]_i_23_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.635 r  alum/divider/D_registers_q_reg[7][27]_i_12/CO[1]
                         net (fo=36, routed)          1.063    24.698    alum/divider/d0[27]
    SLICE_X37Y3          LUT3 (Prop_lut3_I0_O)        0.329    25.027 r  alum/divider/D_registers_q[7][20]_i_306/O
                         net (fo=1, routed)           0.000    25.027    alum/divider/D_registers_q[7][20]_i_306_n_0
    SLICE_X37Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.577 r  alum/divider/D_registers_q_reg[7][20]_i_263/CO[3]
                         net (fo=1, routed)           0.000    25.577    alum/divider/D_registers_q_reg[7][20]_i_263_n_0
    SLICE_X37Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.691 r  alum/divider/D_registers_q_reg[7][20]_i_217/CO[3]
                         net (fo=1, routed)           0.000    25.691    alum/divider/D_registers_q_reg[7][20]_i_217_n_0
    SLICE_X37Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.805 r  alum/divider/D_registers_q_reg[7][20]_i_179/CO[3]
                         net (fo=1, routed)           0.000    25.805    alum/divider/D_registers_q_reg[7][20]_i_179_n_0
    SLICE_X37Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.919 r  alum/divider/D_registers_q_reg[7][26]_i_66/CO[3]
                         net (fo=1, routed)           0.000    25.919    alum/divider/D_registers_q_reg[7][26]_i_66_n_0
    SLICE_X37Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.033 r  alum/divider/D_registers_q_reg[7][26]_i_56/CO[3]
                         net (fo=1, routed)           0.000    26.033    alum/divider/D_registers_q_reg[7][26]_i_56_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.147 r  alum/divider/D_registers_q_reg[7][26]_i_46/CO[3]
                         net (fo=1, routed)           0.000    26.147    alum/divider/D_registers_q_reg[7][26]_i_46_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.261 r  alum/divider/D_registers_q_reg[7][26]_i_33/CO[3]
                         net (fo=1, routed)           0.000    26.261    alum/divider/D_registers_q_reg[7][26]_i_33_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.375 r  alum/divider/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    26.375    alum/divider/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.532 r  alum/divider/D_registers_q_reg[7][26]_i_13/CO[1]
                         net (fo=36, routed)          1.049    27.580    alum/divider/d0[26]
    SLICE_X40Y4          LUT3 (Prop_lut3_I0_O)        0.329    27.909 r  alum/divider/D_registers_q[7][20]_i_303/O
                         net (fo=1, routed)           0.000    27.909    alum/divider/D_registers_q[7][20]_i_303_n_0
    SLICE_X40Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.459 r  alum/divider/D_registers_q_reg[7][20]_i_258/CO[3]
                         net (fo=1, routed)           0.000    28.459    alum/divider/D_registers_q_reg[7][20]_i_258_n_0
    SLICE_X40Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.573 r  alum/divider/D_registers_q_reg[7][20]_i_212/CO[3]
                         net (fo=1, routed)           0.000    28.573    alum/divider/D_registers_q_reg[7][20]_i_212_n_0
    SLICE_X40Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.687 r  alum/divider/D_registers_q_reg[7][20]_i_174/CO[3]
                         net (fo=1, routed)           0.000    28.687    alum/divider/D_registers_q_reg[7][20]_i_174_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.801 r  alum/divider/D_registers_q_reg[7][20]_i_141/CO[3]
                         net (fo=1, routed)           0.000    28.801    alum/divider/D_registers_q_reg[7][20]_i_141_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.915 r  alum/divider/D_registers_q_reg[7][25]_i_52/CO[3]
                         net (fo=1, routed)           0.000    28.915    alum/divider/D_registers_q_reg[7][25]_i_52_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.029 r  alum/divider/D_registers_q_reg[7][25]_i_43/CO[3]
                         net (fo=1, routed)           0.000    29.029    alum/divider/D_registers_q_reg[7][25]_i_43_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.143 r  alum/divider/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.000    29.143    alum/divider/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.257 r  alum/divider/D_registers_q_reg[7][25]_i_21/CO[3]
                         net (fo=1, routed)           0.000    29.257    alum/divider/D_registers_q_reg[7][25]_i_21_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.414 r  alum/divider/D_registers_q_reg[7][25]_i_12/CO[1]
                         net (fo=36, routed)          0.868    30.282    alum/divider/d0[25]
    SLICE_X42Y5          LUT3 (Prop_lut3_I0_O)        0.329    30.611 r  alum/divider/D_registers_q[7][20]_i_300/O
                         net (fo=1, routed)           0.000    30.611    alum/divider/D_registers_q[7][20]_i_300_n_0
    SLICE_X42Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.144 r  alum/divider/D_registers_q_reg[7][20]_i_253/CO[3]
                         net (fo=1, routed)           0.000    31.144    alum/divider/D_registers_q_reg[7][20]_i_253_n_0
    SLICE_X42Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.261 r  alum/divider/D_registers_q_reg[7][20]_i_207/CO[3]
                         net (fo=1, routed)           0.000    31.261    alum/divider/D_registers_q_reg[7][20]_i_207_n_0
    SLICE_X42Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.378 r  alum/divider/D_registers_q_reg[7][20]_i_169/CO[3]
                         net (fo=1, routed)           0.000    31.378    alum/divider/D_registers_q_reg[7][20]_i_169_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.495 r  alum/divider/D_registers_q_reg[7][20]_i_136/CO[3]
                         net (fo=1, routed)           0.000    31.495    alum/divider/D_registers_q_reg[7][20]_i_136_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.612 r  alum/divider/D_registers_q_reg[7][20]_i_106/CO[3]
                         net (fo=1, routed)           0.000    31.612    alum/divider/D_registers_q_reg[7][20]_i_106_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.729 r  alum/divider/D_registers_q_reg[7][24]_i_40/CO[3]
                         net (fo=1, routed)           0.000    31.729    alum/divider/D_registers_q_reg[7][24]_i_40_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.846 r  alum/divider/D_registers_q_reg[7][24]_i_30/CO[3]
                         net (fo=1, routed)           0.000    31.846    alum/divider/D_registers_q_reg[7][24]_i_30_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.963 r  alum/divider/D_registers_q_reg[7][24]_i_20/CO[3]
                         net (fo=1, routed)           0.000    31.963    alum/divider/D_registers_q_reg[7][24]_i_20_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.120 r  alum/divider/D_registers_q_reg[7][24]_i_11/CO[1]
                         net (fo=36, routed)          1.038    33.158    alum/divider/d0[24]
    SLICE_X45Y5          LUT3 (Prop_lut3_I0_O)        0.332    33.490 r  alum/divider/D_registers_q[7][20]_i_297/O
                         net (fo=1, routed)           0.000    33.490    alum/divider/D_registers_q[7][20]_i_297_n_0
    SLICE_X45Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.040 r  alum/divider/D_registers_q_reg[7][20]_i_248/CO[3]
                         net (fo=1, routed)           0.000    34.040    alum/divider/D_registers_q_reg[7][20]_i_248_n_0
    SLICE_X45Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.154 r  alum/divider/D_registers_q_reg[7][20]_i_202/CO[3]
                         net (fo=1, routed)           0.000    34.154    alum/divider/D_registers_q_reg[7][20]_i_202_n_0
    SLICE_X45Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.268 r  alum/divider/D_registers_q_reg[7][20]_i_164/CO[3]
                         net (fo=1, routed)           0.000    34.268    alum/divider/D_registers_q_reg[7][20]_i_164_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.382 r  alum/divider/D_registers_q_reg[7][20]_i_131/CO[3]
                         net (fo=1, routed)           0.000    34.382    alum/divider/D_registers_q_reg[7][20]_i_131_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.496 r  alum/divider/D_registers_q_reg[7][20]_i_101/CO[3]
                         net (fo=1, routed)           0.000    34.496    alum/divider/D_registers_q_reg[7][20]_i_101_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.610 r  alum/divider/D_registers_q_reg[7][20]_i_74/CO[3]
                         net (fo=1, routed)           0.000    34.610    alum/divider/D_registers_q_reg[7][20]_i_74_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.724 r  alum/divider/D_registers_q_reg[7][23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    34.724    alum/divider/D_registers_q_reg[7][23]_i_33_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.838 r  alum/divider/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    34.838    alum/divider/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.995 r  alum/divider/D_registers_q_reg[7][23]_i_13/CO[1]
                         net (fo=36, routed)          0.993    35.988    alum/divider/d0[23]
    SLICE_X46Y5          LUT3 (Prop_lut3_I0_O)        0.329    36.317 r  alum/divider/D_registers_q[7][20]_i_294/O
                         net (fo=1, routed)           0.000    36.317    alum/divider/D_registers_q[7][20]_i_294_n_0
    SLICE_X46Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    36.850 r  alum/divider/D_registers_q_reg[7][20]_i_243/CO[3]
                         net (fo=1, routed)           0.000    36.850    alum/divider/D_registers_q_reg[7][20]_i_243_n_0
    SLICE_X46Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.967 r  alum/divider/D_registers_q_reg[7][20]_i_197/CO[3]
                         net (fo=1, routed)           0.000    36.967    alum/divider/D_registers_q_reg[7][20]_i_197_n_0
    SLICE_X46Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.084 r  alum/divider/D_registers_q_reg[7][20]_i_159/CO[3]
                         net (fo=1, routed)           0.000    37.084    alum/divider/D_registers_q_reg[7][20]_i_159_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.201 r  alum/divider/D_registers_q_reg[7][20]_i_126/CO[3]
                         net (fo=1, routed)           0.000    37.201    alum/divider/D_registers_q_reg[7][20]_i_126_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.318 r  alum/divider/D_registers_q_reg[7][20]_i_96/CO[3]
                         net (fo=1, routed)           0.000    37.318    alum/divider/D_registers_q_reg[7][20]_i_96_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.435 r  alum/divider/D_registers_q_reg[7][20]_i_69/CO[3]
                         net (fo=1, routed)           0.000    37.435    alum/divider/D_registers_q_reg[7][20]_i_69_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.552 r  alum/divider/D_registers_q_reg[7][20]_i_48/CO[3]
                         net (fo=1, routed)           0.000    37.552    alum/divider/D_registers_q_reg[7][20]_i_48_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.669 r  alum/divider/D_registers_q_reg[7][22]_i_21/CO[3]
                         net (fo=1, routed)           0.000    37.669    alum/divider/D_registers_q_reg[7][22]_i_21_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.826 r  alum/divider/D_registers_q_reg[7][22]_i_13/CO[1]
                         net (fo=36, routed)          1.216    39.042    alum/divider/d0[22]
    SLICE_X50Y5          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    39.845 r  alum/divider/D_registers_q_reg[7][20]_i_238/CO[3]
                         net (fo=1, routed)           0.000    39.845    alum/divider/D_registers_q_reg[7][20]_i_238_n_0
    SLICE_X50Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.962 r  alum/divider/D_registers_q_reg[7][20]_i_192/CO[3]
                         net (fo=1, routed)           0.000    39.962    alum/divider/D_registers_q_reg[7][20]_i_192_n_0
    SLICE_X50Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.079 r  alum/divider/D_registers_q_reg[7][20]_i_154/CO[3]
                         net (fo=1, routed)           0.000    40.079    alum/divider/D_registers_q_reg[7][20]_i_154_n_0
    SLICE_X50Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.196 r  alum/divider/D_registers_q_reg[7][20]_i_121/CO[3]
                         net (fo=1, routed)           0.000    40.196    alum/divider/D_registers_q_reg[7][20]_i_121_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.313 r  alum/divider/D_registers_q_reg[7][20]_i_91/CO[3]
                         net (fo=1, routed)           0.000    40.313    alum/divider/D_registers_q_reg[7][20]_i_91_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.430 r  alum/divider/D_registers_q_reg[7][20]_i_64/CO[3]
                         net (fo=1, routed)           0.000    40.430    alum/divider/D_registers_q_reg[7][20]_i_64_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.547 r  alum/divider/D_registers_q_reg[7][20]_i_43/CO[3]
                         net (fo=1, routed)           0.000    40.547    alum/divider/D_registers_q_reg[7][20]_i_43_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.664 r  alum/divider/D_registers_q_reg[7][20]_i_28/CO[3]
                         net (fo=1, routed)           0.000    40.664    alum/divider/D_registers_q_reg[7][20]_i_28_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.821 r  alum/divider/D_registers_q_reg[7][21]_i_12/CO[1]
                         net (fo=36, routed)          0.905    41.726    alum/divider/d0[21]
    SLICE_X49Y9          LUT3 (Prop_lut3_I0_O)        0.332    42.058 r  alum/divider/D_registers_q[7][20]_i_287/O
                         net (fo=1, routed)           0.000    42.058    alum/divider/D_registers_q[7][20]_i_287_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.608 r  alum/divider/D_registers_q_reg[7][20]_i_237/CO[3]
                         net (fo=1, routed)           0.000    42.608    alum/divider/D_registers_q_reg[7][20]_i_237_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.722 r  alum/divider/D_registers_q_reg[7][20]_i_191/CO[3]
                         net (fo=1, routed)           0.000    42.722    alum/divider/D_registers_q_reg[7][20]_i_191_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.836 r  alum/divider/D_registers_q_reg[7][20]_i_153/CO[3]
                         net (fo=1, routed)           0.000    42.836    alum/divider/D_registers_q_reg[7][20]_i_153_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.950 r  alum/divider/D_registers_q_reg[7][20]_i_120/CO[3]
                         net (fo=1, routed)           0.000    42.950    alum/divider/D_registers_q_reg[7][20]_i_120_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.064 r  alum/divider/D_registers_q_reg[7][20]_i_90/CO[3]
                         net (fo=1, routed)           0.000    43.064    alum/divider/D_registers_q_reg[7][20]_i_90_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.178 r  alum/divider/D_registers_q_reg[7][20]_i_63/CO[3]
                         net (fo=1, routed)           0.000    43.178    alum/divider/D_registers_q_reg[7][20]_i_63_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.292 r  alum/divider/D_registers_q_reg[7][20]_i_42/CO[3]
                         net (fo=1, routed)           0.000    43.292    alum/divider/D_registers_q_reg[7][20]_i_42_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.406 r  alum/divider/D_registers_q_reg[7][20]_i_27/CO[3]
                         net (fo=1, routed)           0.000    43.406    alum/divider/D_registers_q_reg[7][20]_i_27_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.563 r  alum/divider/D_registers_q_reg[7][20]_i_10/CO[1]
                         net (fo=36, routed)          0.868    44.431    alum/divider/d0[20]
    SLICE_X48Y13         LUT3 (Prop_lut3_I0_O)        0.329    44.760 r  alum/divider/D_registers_q[7][19]_i_59/O
                         net (fo=1, routed)           0.000    44.760    alum/divider/D_registers_q[7][19]_i_59_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.310 r  alum/divider/D_registers_q_reg[7][19]_i_52/CO[3]
                         net (fo=1, routed)           0.000    45.310    alum/divider/D_registers_q_reg[7][19]_i_52_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.424 r  alum/divider/D_registers_q_reg[7][19]_i_47/CO[3]
                         net (fo=1, routed)           0.000    45.424    alum/divider/D_registers_q_reg[7][19]_i_47_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.538 r  alum/divider/D_registers_q_reg[7][19]_i_42/CO[3]
                         net (fo=1, routed)           0.000    45.538    alum/divider/D_registers_q_reg[7][19]_i_42_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.652 r  alum/divider/D_registers_q_reg[7][19]_i_37/CO[3]
                         net (fo=1, routed)           0.000    45.652    alum/divider/D_registers_q_reg[7][19]_i_37_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.766 r  alum/divider/D_registers_q_reg[7][19]_i_32/CO[3]
                         net (fo=1, routed)           0.000    45.766    alum/divider/D_registers_q_reg[7][19]_i_32_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.880 r  alum/divider/D_registers_q_reg[7][19]_i_27/CO[3]
                         net (fo=1, routed)           0.000    45.880    alum/divider/D_registers_q_reg[7][19]_i_27_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.994 r  alum/divider/D_registers_q_reg[7][19]_i_22/CO[3]
                         net (fo=1, routed)           0.000    45.994    alum/divider/D_registers_q_reg[7][19]_i_22_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.108 r  alum/divider/D_registers_q_reg[7][19]_i_18/CO[3]
                         net (fo=1, routed)           0.000    46.108    alum/divider/D_registers_q_reg[7][19]_i_18_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.265 r  alum/divider/D_registers_q_reg[7][19]_i_11/CO[1]
                         net (fo=36, routed)          1.031    47.296    alum/divider/d0[19]
    SLICE_X47Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    48.081 r  alum/divider/D_registers_q_reg[7][18]_i_91/CO[3]
                         net (fo=1, routed)           0.000    48.081    alum/divider/D_registers_q_reg[7][18]_i_91_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.195 r  alum/divider/D_registers_q_reg[7][18]_i_81/CO[3]
                         net (fo=1, routed)           0.000    48.195    alum/divider/D_registers_q_reg[7][18]_i_81_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.309 r  alum/divider/D_registers_q_reg[7][18]_i_74/CO[3]
                         net (fo=1, routed)           0.000    48.309    alum/divider/D_registers_q_reg[7][18]_i_74_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.423 r  alum/divider/D_registers_q_reg[7][18]_i_64/CO[3]
                         net (fo=1, routed)           0.000    48.423    alum/divider/D_registers_q_reg[7][18]_i_64_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.537 r  alum/divider/D_registers_q_reg[7][18]_i_54/CO[3]
                         net (fo=1, routed)           0.000    48.537    alum/divider/D_registers_q_reg[7][18]_i_54_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.651 r  alum/divider/D_registers_q_reg[7][18]_i_47/CO[3]
                         net (fo=1, routed)           0.000    48.651    alum/divider/D_registers_q_reg[7][18]_i_47_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.765 r  alum/divider/D_registers_q_reg[7][18]_i_35/CO[3]
                         net (fo=1, routed)           0.000    48.765    alum/divider/D_registers_q_reg[7][18]_i_35_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.879 r  alum/divider/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    48.879    alum/divider/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.036 r  alum/divider/D_registers_q_reg[7][18]_i_13/CO[1]
                         net (fo=36, routed)          0.854    49.889    alum/divider/d0[18]
    SLICE_X44Y13         LUT3 (Prop_lut3_I0_O)        0.329    50.218 r  alum/divider/D_registers_q[7][17]_i_101/O
                         net (fo=1, routed)           0.000    50.218    alum/divider/D_registers_q[7][17]_i_101_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.768 r  alum/divider/D_registers_q_reg[7][17]_i_89/CO[3]
                         net (fo=1, routed)           0.000    50.768    alum/divider/D_registers_q_reg[7][17]_i_89_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.882 r  alum/divider/D_registers_q_reg[7][17]_i_82/CO[3]
                         net (fo=1, routed)           0.000    50.882    alum/divider/D_registers_q_reg[7][17]_i_82_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.996 r  alum/divider/D_registers_q_reg[7][17]_i_72/CO[3]
                         net (fo=1, routed)           0.000    50.996    alum/divider/D_registers_q_reg[7][17]_i_72_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.110 r  alum/divider/D_registers_q_reg[7][17]_i_62/CO[3]
                         net (fo=1, routed)           0.000    51.110    alum/divider/D_registers_q_reg[7][17]_i_62_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.224 r  alum/divider/D_registers_q_reg[7][17]_i_55/CO[3]
                         net (fo=1, routed)           0.000    51.224    alum/divider/D_registers_q_reg[7][17]_i_55_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.338 r  alum/divider/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    51.338    alum/divider/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.452 r  alum/divider/D_registers_q_reg[7][17]_i_30/CO[3]
                         net (fo=1, routed)           0.000    51.452    alum/divider/D_registers_q_reg[7][17]_i_30_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.566 r  alum/divider/D_registers_q_reg[7][17]_i_20/CO[3]
                         net (fo=1, routed)           0.000    51.566    alum/divider/D_registers_q_reg[7][17]_i_20_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.723 r  alum/divider/D_registers_q_reg[7][17]_i_12/CO[1]
                         net (fo=36, routed)          0.950    52.673    alum/divider/d0[17]
    SLICE_X43Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    53.458 r  alum/divider/D_registers_q_reg[7][16]_i_124/CO[3]
                         net (fo=1, routed)           0.000    53.458    alum/divider/D_registers_q_reg[7][16]_i_124_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.572 r  alum/divider/D_registers_q_reg[7][16]_i_109/CO[3]
                         net (fo=1, routed)           0.000    53.572    alum/divider/D_registers_q_reg[7][16]_i_109_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.686 r  alum/divider/D_registers_q_reg[7][16]_i_97/CO[3]
                         net (fo=1, routed)           0.000    53.686    alum/divider/D_registers_q_reg[7][16]_i_97_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.800 r  alum/divider/D_registers_q_reg[7][16]_i_85/CO[3]
                         net (fo=1, routed)           0.000    53.800    alum/divider/D_registers_q_reg[7][16]_i_85_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.914 r  alum/divider/D_registers_q_reg[7][16]_i_70/CO[3]
                         net (fo=1, routed)           0.000    53.914    alum/divider/D_registers_q_reg[7][16]_i_70_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.028 r  alum/divider/D_registers_q_reg[7][16]_i_56/CO[3]
                         net (fo=1, routed)           0.000    54.028    alum/divider/D_registers_q_reg[7][16]_i_56_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.142 r  alum/divider/D_registers_q_reg[7][16]_i_38/CO[3]
                         net (fo=1, routed)           0.000    54.142    alum/divider/D_registers_q_reg[7][16]_i_38_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.256 r  alum/divider/D_registers_q_reg[7][16]_i_23/CO[3]
                         net (fo=1, routed)           0.000    54.256    alum/divider/D_registers_q_reg[7][16]_i_23_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.413 r  alum/divider/D_registers_q_reg[7][16]_i_13/CO[1]
                         net (fo=36, routed)          0.790    55.203    alum/divider/d0[16]
    SLICE_X41Y14         LUT3 (Prop_lut3_I0_O)        0.329    55.532 r  alum/divider/D_registers_q[7][15]_i_62/O
                         net (fo=1, routed)           0.000    55.532    alum/divider/D_registers_q[7][15]_i_62_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.082 r  alum/divider/D_registers_q_reg[7][15]_i_55/CO[3]
                         net (fo=1, routed)           0.000    56.082    alum/divider/D_registers_q_reg[7][15]_i_55_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.196 r  alum/divider/D_registers_q_reg[7][15]_i_50/CO[3]
                         net (fo=1, routed)           0.000    56.196    alum/divider/D_registers_q_reg[7][15]_i_50_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.310 r  alum/divider/D_registers_q_reg[7][15]_i_45/CO[3]
                         net (fo=1, routed)           0.000    56.310    alum/divider/D_registers_q_reg[7][15]_i_45_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.424 r  alum/divider/D_registers_q_reg[7][15]_i_40/CO[3]
                         net (fo=1, routed)           0.000    56.424    alum/divider/D_registers_q_reg[7][15]_i_40_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.538 r  alum/divider/D_registers_q_reg[7][15]_i_35/CO[3]
                         net (fo=1, routed)           0.000    56.538    alum/divider/D_registers_q_reg[7][15]_i_35_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.652 r  alum/divider/D_registers_q_reg[7][15]_i_30/CO[3]
                         net (fo=1, routed)           0.000    56.652    alum/divider/D_registers_q_reg[7][15]_i_30_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.766 r  alum/divider/D_registers_q_reg[7][15]_i_25/CO[3]
                         net (fo=1, routed)           0.000    56.766    alum/divider/D_registers_q_reg[7][15]_i_25_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.880 r  alum/divider/D_registers_q_reg[7][15]_i_19/CO[3]
                         net (fo=1, routed)           0.000    56.880    alum/divider/D_registers_q_reg[7][15]_i_19_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.037 r  alum/divider/D_registers_q_reg[7][15]_i_11/CO[1]
                         net (fo=36, routed)          0.977    58.014    alum/divider/d0[15]
    SLICE_X39Y14         LUT3 (Prop_lut3_I0_O)        0.329    58.343 r  alum/divider/D_registers_q[7][14]_i_121/O
                         net (fo=1, routed)           0.000    58.343    alum/divider/D_registers_q[7][14]_i_121_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    58.893 r  alum/divider/D_registers_q_reg[7][14]_i_107/CO[3]
                         net (fo=1, routed)           0.000    58.893    alum/divider/D_registers_q_reg[7][14]_i_107_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.007 r  alum/divider/D_registers_q_reg[7][14]_i_92/CO[3]
                         net (fo=1, routed)           0.000    59.007    alum/divider/D_registers_q_reg[7][14]_i_92_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.121 r  alum/divider/D_registers_q_reg[7][14]_i_80/CO[3]
                         net (fo=1, routed)           0.000    59.121    alum/divider/D_registers_q_reg[7][14]_i_80_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.235 r  alum/divider/D_registers_q_reg[7][14]_i_68/CO[3]
                         net (fo=1, routed)           0.000    59.235    alum/divider/D_registers_q_reg[7][14]_i_68_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.349 r  alum/divider/D_registers_q_reg[7][14]_i_55/CO[3]
                         net (fo=1, routed)           0.000    59.349    alum/divider/D_registers_q_reg[7][14]_i_55_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.463 r  alum/divider/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    59.463    alum/divider/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.577 r  alum/divider/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    59.577    alum/divider/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.691 r  alum/divider/D_registers_q_reg[7][14]_i_18/CO[3]
                         net (fo=1, routed)           0.000    59.691    alum/divider/D_registers_q_reg[7][14]_i_18_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.848 r  alum/divider/D_registers_q_reg[7][14]_i_10/CO[1]
                         net (fo=36, routed)          0.851    60.700    alum/divider/d0[14]
    SLICE_X38Y15         LUT3 (Prop_lut3_I0_O)        0.329    61.029 r  alum/divider/D_registers_q[7][13]_i_64/O
                         net (fo=1, routed)           0.000    61.029    alum/divider/D_registers_q[7][13]_i_64_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    61.562 r  alum/divider/D_registers_q_reg[7][13]_i_57/CO[3]
                         net (fo=1, routed)           0.000    61.562    alum/divider/D_registers_q_reg[7][13]_i_57_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.679 r  alum/divider/D_registers_q_reg[7][13]_i_52/CO[3]
                         net (fo=1, routed)           0.000    61.679    alum/divider/D_registers_q_reg[7][13]_i_52_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.796 r  alum/divider/D_registers_q_reg[7][13]_i_47/CO[3]
                         net (fo=1, routed)           0.000    61.796    alum/divider/D_registers_q_reg[7][13]_i_47_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.913 r  alum/divider/D_registers_q_reg[7][13]_i_42/CO[3]
                         net (fo=1, routed)           0.000    61.913    alum/divider/D_registers_q_reg[7][13]_i_42_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.030 r  alum/divider/D_registers_q_reg[7][13]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.030    alum/divider/D_registers_q_reg[7][13]_i_37_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.147 r  alum/divider/D_registers_q_reg[7][13]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.147    alum/divider/D_registers_q_reg[7][13]_i_32_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.264 r  alum/divider/D_registers_q_reg[7][13]_i_27/CO[3]
                         net (fo=1, routed)           0.000    62.264    alum/divider/D_registers_q_reg[7][13]_i_27_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.381 r  alum/divider/D_registers_q_reg[7][13]_i_18/CO[3]
                         net (fo=1, routed)           0.000    62.381    alum/divider/D_registers_q_reg[7][13]_i_18_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.538 r  alum/divider/D_registers_q_reg[7][13]_i_10/CO[1]
                         net (fo=36, routed)          1.077    63.615    alum/divider/d0[13]
    SLICE_X36Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    64.403 r  alum/divider/D_registers_q_reg[7][12]_i_82/CO[3]
                         net (fo=1, routed)           0.000    64.403    alum/divider/D_registers_q_reg[7][12]_i_82_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.517 r  alum/divider/D_registers_q_reg[7][12]_i_75/CO[3]
                         net (fo=1, routed)           0.000    64.517    alum/divider/D_registers_q_reg[7][12]_i_75_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.631 r  alum/divider/D_registers_q_reg[7][12]_i_65/CO[3]
                         net (fo=1, routed)           0.000    64.631    alum/divider/D_registers_q_reg[7][12]_i_65_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.745 r  alum/divider/D_registers_q_reg[7][12]_i_53/CO[3]
                         net (fo=1, routed)           0.000    64.745    alum/divider/D_registers_q_reg[7][12]_i_53_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.859 r  alum/divider/D_registers_q_reg[7][12]_i_41/CO[3]
                         net (fo=1, routed)           0.000    64.859    alum/divider/D_registers_q_reg[7][12]_i_41_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.973 r  alum/divider/D_registers_q_reg[7][12]_i_29/CO[3]
                         net (fo=1, routed)           0.000    64.973    alum/divider/D_registers_q_reg[7][12]_i_29_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.087 r  alum/divider/D_registers_q_reg[7][12]_i_22/CO[3]
                         net (fo=1, routed)           0.000    65.087    alum/divider/D_registers_q_reg[7][12]_i_22_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.201 r  alum/divider/D_registers_q_reg[7][12]_i_16/CO[3]
                         net (fo=1, routed)           0.009    65.210    alum/divider/D_registers_q_reg[7][12]_i_16_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.367 r  alum/divider/D_registers_q_reg[7][12]_i_10/CO[1]
                         net (fo=36, routed)          0.805    66.171    alum/divider/d0[12]
    SLICE_X37Y18         LUT3 (Prop_lut3_I0_O)        0.329    66.500 r  alum/divider/D_registers_q[7][11]_i_89/O
                         net (fo=1, routed)           0.000    66.500    alum/divider/D_registers_q[7][11]_i_89_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    67.050 r  alum/divider/D_registers_q_reg[7][11]_i_81/CO[3]
                         net (fo=1, routed)           0.000    67.050    alum/divider/D_registers_q_reg[7][11]_i_81_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.164 r  alum/divider/D_registers_q_reg[7][11]_i_71/CO[3]
                         net (fo=1, routed)           0.000    67.164    alum/divider/D_registers_q_reg[7][11]_i_71_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.278 r  alum/divider/D_registers_q_reg[7][11]_i_61/CO[3]
                         net (fo=1, routed)           0.000    67.278    alum/divider/D_registers_q_reg[7][11]_i_61_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.392 r  alum/divider/D_registers_q_reg[7][11]_i_52/CO[3]
                         net (fo=1, routed)           0.000    67.392    alum/divider/D_registers_q_reg[7][11]_i_52_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.506 r  alum/divider/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    67.506    alum/divider/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.620 r  alum/divider/D_registers_q_reg[7][11]_i_29/CO[3]
                         net (fo=1, routed)           0.000    67.620    alum/divider/D_registers_q_reg[7][11]_i_29_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.734 r  alum/divider/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.009    67.743    alum/divider/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.857 r  alum/divider/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    67.857    alum/divider/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.014 r  alum/divider/D_registers_q_reg[7][11]_i_10/CO[1]
                         net (fo=36, routed)          0.783    68.798    alum/divider/d0[11]
    SLICE_X35Y22         LUT3 (Prop_lut3_I0_O)        0.329    69.127 r  alum/divider/D_registers_q[7][10]_i_87/O
                         net (fo=1, routed)           0.000    69.127    alum/divider/D_registers_q[7][10]_i_87_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    69.677 r  alum/divider/D_registers_q_reg[7][10]_i_80/CO[3]
                         net (fo=1, routed)           0.000    69.677    alum/divider/D_registers_q_reg[7][10]_i_80_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.791 r  alum/divider/D_registers_q_reg[7][10]_i_74/CO[3]
                         net (fo=1, routed)           0.000    69.791    alum/divider/D_registers_q_reg[7][10]_i_74_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.905 r  alum/divider/D_registers_q_reg[7][10]_i_64/CO[3]
                         net (fo=1, routed)           0.009    69.914    alum/divider/D_registers_q_reg[7][10]_i_64_n_0
    SLICE_X35Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.028 r  alum/divider/D_registers_q_reg[7][10]_i_57/CO[3]
                         net (fo=1, routed)           0.000    70.028    alum/divider/D_registers_q_reg[7][10]_i_57_n_0
    SLICE_X35Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.142 r  alum/divider/D_registers_q_reg[7][10]_i_45/CO[3]
                         net (fo=1, routed)           0.000    70.142    alum/divider/D_registers_q_reg[7][10]_i_45_n_0
    SLICE_X35Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.256 r  alum/divider/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    70.256    alum/divider/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X35Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.370 r  alum/divider/D_registers_q_reg[7][10]_i_24/CO[3]
                         net (fo=1, routed)           0.000    70.370    alum/divider/D_registers_q_reg[7][10]_i_24_n_0
    SLICE_X35Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.484 r  alum/divider/D_registers_q_reg[7][10]_i_17/CO[3]
                         net (fo=1, routed)           0.000    70.484    alum/divider/D_registers_q_reg[7][10]_i_17_n_0
    SLICE_X35Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    70.641 r  alum/divider/D_registers_q_reg[7][10]_i_10/CO[1]
                         net (fo=36, routed)          0.856    71.497    alum/divider/d0[10]
    SLICE_X34Y26         LUT3 (Prop_lut3_I0_O)        0.329    71.826 r  alum/divider/D_registers_q[7][1]_i_234/O
                         net (fo=1, routed)           0.000    71.826    alum/divider/D_registers_q[7][1]_i_234_n_0
    SLICE_X34Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    72.359 r  alum/divider/D_registers_q_reg[7][1]_i_203/CO[3]
                         net (fo=1, routed)           0.000    72.359    alum/divider/D_registers_q_reg[7][1]_i_203_n_0
    SLICE_X34Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.476 r  alum/divider/D_registers_q_reg[7][9]_i_68/CO[3]
                         net (fo=1, routed)           0.000    72.476    alum/divider/D_registers_q_reg[7][9]_i_68_n_0
    SLICE_X34Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.593 r  alum/divider/D_registers_q_reg[7][9]_i_62/CO[3]
                         net (fo=1, routed)           0.000    72.593    alum/divider/D_registers_q_reg[7][9]_i_62_n_0
    SLICE_X34Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.710 r  alum/divider/D_registers_q_reg[7][9]_i_52/CO[3]
                         net (fo=1, routed)           0.000    72.710    alum/divider/D_registers_q_reg[7][9]_i_52_n_0
    SLICE_X34Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.827 r  alum/divider/D_registers_q_reg[7][9]_i_42/CO[3]
                         net (fo=1, routed)           0.000    72.827    alum/divider/D_registers_q_reg[7][9]_i_42_n_0
    SLICE_X34Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.944 r  alum/divider/D_registers_q_reg[7][9]_i_33/CO[3]
                         net (fo=1, routed)           0.000    72.944    alum/divider/D_registers_q_reg[7][9]_i_33_n_0
    SLICE_X34Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.061 r  alum/divider/D_registers_q_reg[7][9]_i_24/CO[3]
                         net (fo=1, routed)           0.000    73.061    alum/divider/D_registers_q_reg[7][9]_i_24_n_0
    SLICE_X34Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.178 r  alum/divider/D_registers_q_reg[7][9]_i_18/CO[3]
                         net (fo=1, routed)           0.000    73.178    alum/divider/D_registers_q_reg[7][9]_i_18_n_0
    SLICE_X34Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    73.335 r  alum/divider/D_registers_q_reg[7][9]_i_10/CO[1]
                         net (fo=36, routed)          0.709    74.044    alum/divider/d0[9]
    SLICE_X35Y31         LUT3 (Prop_lut3_I0_O)        0.332    74.376 r  alum/divider/D_registers_q[7][1]_i_231/O
                         net (fo=1, routed)           0.000    74.376    alum/divider/D_registers_q[7][1]_i_231_n_0
    SLICE_X35Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    74.926 r  alum/divider/D_registers_q_reg[7][1]_i_198/CO[3]
                         net (fo=1, routed)           0.000    74.926    alum/divider/D_registers_q_reg[7][1]_i_198_n_0
    SLICE_X35Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.040 r  alum/divider/D_registers_q_reg[7][1]_i_162/CO[3]
                         net (fo=1, routed)           0.000    75.040    alum/divider/D_registers_q_reg[7][1]_i_162_n_0
    SLICE_X35Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.154 r  alum/divider/D_registers_q_reg[7][8]_i_56/CO[3]
                         net (fo=1, routed)           0.000    75.154    alum/divider/D_registers_q_reg[7][8]_i_56_n_0
    SLICE_X35Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.268 r  alum/divider/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    75.268    alum/divider/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X35Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.382 r  alum/divider/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    75.382    alum/divider/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X35Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.496 r  alum/divider/D_registers_q_reg[7][8]_i_34/CO[3]
                         net (fo=1, routed)           0.000    75.496    alum/divider/D_registers_q_reg[7][8]_i_34_n_0
    SLICE_X35Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.610 r  alum/divider/D_registers_q_reg[7][8]_i_26/CO[3]
                         net (fo=1, routed)           0.000    75.610    alum/divider/D_registers_q_reg[7][8]_i_26_n_0
    SLICE_X35Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.724 r  alum/divider/D_registers_q_reg[7][8]_i_17/CO[3]
                         net (fo=1, routed)           0.000    75.724    alum/divider/D_registers_q_reg[7][8]_i_17_n_0
    SLICE_X35Y39         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.881 r  alum/divider/D_registers_q_reg[7][8]_i_11/CO[1]
                         net (fo=36, routed)          0.807    76.688    alum/divider/d0[8]
    SLICE_X36Y35         LUT3 (Prop_lut3_I0_O)        0.329    77.017 r  alum/divider/D_registers_q[7][1]_i_228/O
                         net (fo=1, routed)           0.000    77.017    alum/divider/D_registers_q[7][1]_i_228_n_0
    SLICE_X36Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    77.567 r  alum/divider/D_registers_q_reg[7][1]_i_193/CO[3]
                         net (fo=1, routed)           0.000    77.567    alum/divider/D_registers_q_reg[7][1]_i_193_n_0
    SLICE_X36Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.681 r  alum/divider/D_registers_q_reg[7][1]_i_157/CO[3]
                         net (fo=1, routed)           0.000    77.681    alum/divider/D_registers_q_reg[7][1]_i_157_n_0
    SLICE_X36Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.795 r  alum/divider/D_registers_q_reg[7][1]_i_126/CO[3]
                         net (fo=1, routed)           0.000    77.795    alum/divider/D_registers_q_reg[7][1]_i_126_n_0
    SLICE_X36Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.909 r  alum/divider/D_registers_q_reg[7][7]_i_50/CO[3]
                         net (fo=1, routed)           0.000    77.909    alum/divider/D_registers_q_reg[7][7]_i_50_n_0
    SLICE_X36Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.023 r  alum/divider/D_registers_q_reg[7][7]_i_45/CO[3]
                         net (fo=1, routed)           0.000    78.023    alum/divider/D_registers_q_reg[7][7]_i_45_n_0
    SLICE_X36Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.137 r  alum/divider/D_registers_q_reg[7][7]_i_39/CO[3]
                         net (fo=1, routed)           0.000    78.137    alum/divider/D_registers_q_reg[7][7]_i_39_n_0
    SLICE_X36Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.251 r  alum/divider/D_registers_q_reg[7][7]_i_29/CO[3]
                         net (fo=1, routed)           0.000    78.251    alum/divider/D_registers_q_reg[7][7]_i_29_n_0
    SLICE_X36Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.365 r  alum/divider/D_registers_q_reg[7][7]_i_21/CO[3]
                         net (fo=1, routed)           0.000    78.365    alum/divider/D_registers_q_reg[7][7]_i_21_n_0
    SLICE_X36Y43         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    78.522 r  alum/divider/D_registers_q_reg[7][7]_i_11/CO[1]
                         net (fo=36, routed)          0.906    79.427    alum/divider/d0[7]
    SLICE_X34Y39         LUT3 (Prop_lut3_I0_O)        0.329    79.756 r  alum/divider/D_registers_q[7][1]_i_196/O
                         net (fo=1, routed)           0.000    79.756    alum/divider/D_registers_q[7][1]_i_196_n_0
    SLICE_X34Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    80.289 r  alum/divider/D_registers_q_reg[7][1]_i_152/CO[3]
                         net (fo=1, routed)           0.000    80.289    alum/divider/D_registers_q_reg[7][1]_i_152_n_0
    SLICE_X34Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.406 r  alum/divider/D_registers_q_reg[7][1]_i_121/CO[3]
                         net (fo=1, routed)           0.000    80.406    alum/divider/D_registers_q_reg[7][1]_i_121_n_0
    SLICE_X34Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.523 r  alum/divider/D_registers_q_reg[7][1]_i_95/CO[3]
                         net (fo=1, routed)           0.000    80.523    alum/divider/D_registers_q_reg[7][1]_i_95_n_0
    SLICE_X34Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.640 r  alum/divider/D_registers_q_reg[7][6]_i_42/CO[3]
                         net (fo=1, routed)           0.000    80.640    alum/divider/D_registers_q_reg[7][6]_i_42_n_0
    SLICE_X34Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.757 r  alum/divider/D_registers_q_reg[7][6]_i_37/CO[3]
                         net (fo=1, routed)           0.000    80.757    alum/divider/D_registers_q_reg[7][6]_i_37_n_0
    SLICE_X34Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.874 r  alum/divider/D_registers_q_reg[7][6]_i_27/CO[3]
                         net (fo=1, routed)           0.000    80.874    alum/divider/D_registers_q_reg[7][6]_i_27_n_0
    SLICE_X34Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.991 r  alum/divider/D_registers_q_reg[7][6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    80.991    alum/divider/D_registers_q_reg[7][6]_i_21_n_0
    SLICE_X34Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    81.148 r  alum/divider/D_registers_q_reg[7][6]_i_12/CO[1]
                         net (fo=36, routed)          0.879    82.027    alum/divider/d0[6]
    SLICE_X33Y38         LUT3 (Prop_lut3_I0_O)        0.332    82.359 r  alum/divider/D_registers_q[7][1]_i_222/O
                         net (fo=1, routed)           0.000    82.359    alum/divider/D_registers_q[7][1]_i_222_n_0
    SLICE_X33Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    82.909 r  alum/divider/D_registers_q_reg[7][1]_i_183/CO[3]
                         net (fo=1, routed)           0.000    82.909    alum/divider/D_registers_q_reg[7][1]_i_183_n_0
    SLICE_X33Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.023 r  alum/divider/D_registers_q_reg[7][1]_i_147/CO[3]
                         net (fo=1, routed)           0.000    83.023    alum/divider/D_registers_q_reg[7][1]_i_147_n_0
    SLICE_X33Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.137 r  alum/divider/D_registers_q_reg[7][1]_i_116/CO[3]
                         net (fo=1, routed)           0.000    83.137    alum/divider/D_registers_q_reg[7][1]_i_116_n_0
    SLICE_X33Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.251 r  alum/divider/D_registers_q_reg[7][1]_i_90/CO[3]
                         net (fo=1, routed)           0.000    83.251    alum/divider/D_registers_q_reg[7][1]_i_90_n_0
    SLICE_X33Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.365 r  alum/divider/D_registers_q_reg[7][1]_i_69/CO[3]
                         net (fo=1, routed)           0.000    83.365    alum/divider/D_registers_q_reg[7][1]_i_69_n_0
    SLICE_X33Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.479 r  alum/divider/D_registers_q_reg[7][5]_i_32/CO[3]
                         net (fo=1, routed)           0.000    83.479    alum/divider/D_registers_q_reg[7][5]_i_32_n_0
    SLICE_X33Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.593 r  alum/divider/D_registers_q_reg[7][5]_i_26/CO[3]
                         net (fo=1, routed)           0.000    83.593    alum/divider/D_registers_q_reg[7][5]_i_26_n_0
    SLICE_X33Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.707 r  alum/divider/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    83.707    alum/divider/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X33Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.864 r  alum/divider/D_registers_q_reg[7][5]_i_12/CO[1]
                         net (fo=36, routed)          0.827    84.692    alum/divider/d0[5]
    SLICE_X31Y41         LUT3 (Prop_lut3_I0_O)        0.329    85.021 r  alum/divider/D_registers_q[7][1]_i_219/O
                         net (fo=1, routed)           0.000    85.021    alum/divider/D_registers_q[7][1]_i_219_n_0
    SLICE_X31Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    85.571 r  alum/divider/D_registers_q_reg[7][1]_i_178/CO[3]
                         net (fo=1, routed)           0.000    85.571    alum/divider/D_registers_q_reg[7][1]_i_178_n_0
    SLICE_X31Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.685 r  alum/divider/D_registers_q_reg[7][1]_i_142/CO[3]
                         net (fo=1, routed)           0.000    85.685    alum/divider/D_registers_q_reg[7][1]_i_142_n_0
    SLICE_X31Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.799 r  alum/divider/D_registers_q_reg[7][1]_i_111/CO[3]
                         net (fo=1, routed)           0.000    85.799    alum/divider/D_registers_q_reg[7][1]_i_111_n_0
    SLICE_X31Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.913 r  alum/divider/D_registers_q_reg[7][1]_i_85/CO[3]
                         net (fo=1, routed)           0.000    85.913    alum/divider/D_registers_q_reg[7][1]_i_85_n_0
    SLICE_X31Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.027 r  alum/divider/D_registers_q_reg[7][1]_i_64/CO[3]
                         net (fo=1, routed)           0.000    86.027    alum/divider/D_registers_q_reg[7][1]_i_64_n_0
    SLICE_X31Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.141 r  alum/divider/D_registers_q_reg[7][1]_i_48/CO[3]
                         net (fo=1, routed)           0.000    86.141    alum/divider/D_registers_q_reg[7][1]_i_48_n_0
    SLICE_X31Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.255 r  alum/divider/D_registers_q_reg[7][4]_i_25/CO[3]
                         net (fo=1, routed)           0.000    86.255    alum/divider/D_registers_q_reg[7][4]_i_25_n_0
    SLICE_X31Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.369 r  alum/divider/D_registers_q_reg[7][4]_i_16/CO[3]
                         net (fo=1, routed)           0.000    86.369    alum/divider/D_registers_q_reg[7][4]_i_16_n_0
    SLICE_X31Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    86.526 r  alum/divider/D_registers_q_reg[7][4]_i_10/CO[1]
                         net (fo=36, routed)          0.895    87.420    alum/divider/d0[4]
    SLICE_X32Y45         LUT3 (Prop_lut3_I0_O)        0.329    87.749 r  alum/divider/D_registers_q[7][1]_i_181/O
                         net (fo=1, routed)           0.000    87.749    alum/divider/D_registers_q[7][1]_i_181_n_0
    SLICE_X32Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    88.299 r  alum/divider/D_registers_q_reg[7][1]_i_137/CO[3]
                         net (fo=1, routed)           0.000    88.299    alum/divider/D_registers_q_reg[7][1]_i_137_n_0
    SLICE_X32Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.413 r  alum/divider/D_registers_q_reg[7][1]_i_106/CO[3]
                         net (fo=1, routed)           0.000    88.413    alum/divider/D_registers_q_reg[7][1]_i_106_n_0
    SLICE_X32Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.527 r  alum/divider/D_registers_q_reg[7][1]_i_80/CO[3]
                         net (fo=1, routed)           0.000    88.527    alum/divider/D_registers_q_reg[7][1]_i_80_n_0
    SLICE_X32Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.641 r  alum/divider/D_registers_q_reg[7][1]_i_59/CO[3]
                         net (fo=1, routed)           0.000    88.641    alum/divider/D_registers_q_reg[7][1]_i_59_n_0
    SLICE_X32Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.755 r  alum/divider/D_registers_q_reg[7][1]_i_43/CO[3]
                         net (fo=1, routed)           0.001    88.756    alum/divider/D_registers_q_reg[7][1]_i_43_n_0
    SLICE_X32Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.870 r  alum/divider/D_registers_q_reg[7][1]_i_32/CO[3]
                         net (fo=1, routed)           0.000    88.870    alum/divider/D_registers_q_reg[7][1]_i_32_n_0
    SLICE_X32Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.984 r  alum/divider/D_registers_q_reg[7][3]_i_19/CO[3]
                         net (fo=1, routed)           0.000    88.984    alum/divider/D_registers_q_reg[7][3]_i_19_n_0
    SLICE_X32Y52         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    89.141 r  alum/divider/D_registers_q_reg[7][3]_i_13/CO[1]
                         net (fo=36, routed)          0.816    89.958    alum/divider/d0[3]
    SLICE_X33Y47         LUT3 (Prop_lut3_I0_O)        0.329    90.287 r  alum/divider/D_registers_q[7][1]_i_213/O
                         net (fo=1, routed)           0.000    90.287    alum/divider/D_registers_q[7][1]_i_213_n_0
    SLICE_X33Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    90.837 r  alum/divider/D_registers_q_reg[7][1]_i_168/CO[3]
                         net (fo=1, routed)           0.000    90.837    alum/divider/D_registers_q_reg[7][1]_i_168_n_0
    SLICE_X33Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.951 r  alum/divider/D_registers_q_reg[7][1]_i_132/CO[3]
                         net (fo=1, routed)           0.000    90.951    alum/divider/D_registers_q_reg[7][1]_i_132_n_0
    SLICE_X33Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.065 r  alum/divider/D_registers_q_reg[7][1]_i_101/CO[3]
                         net (fo=1, routed)           0.001    91.065    alum/divider/D_registers_q_reg[7][1]_i_101_n_0
    SLICE_X33Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.179 r  alum/divider/D_registers_q_reg[7][1]_i_75/CO[3]
                         net (fo=1, routed)           0.000    91.179    alum/divider/D_registers_q_reg[7][1]_i_75_n_0
    SLICE_X33Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.293 r  alum/divider/D_registers_q_reg[7][1]_i_54/CO[3]
                         net (fo=1, routed)           0.000    91.293    alum/divider/D_registers_q_reg[7][1]_i_54_n_0
    SLICE_X33Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.407 r  alum/divider/D_registers_q_reg[7][1]_i_38/CO[3]
                         net (fo=1, routed)           0.000    91.407    alum/divider/D_registers_q_reg[7][1]_i_38_n_0
    SLICE_X33Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.521 r  alum/divider/D_registers_q_reg[7][1]_i_27/CO[3]
                         net (fo=1, routed)           0.000    91.521    alum/divider/D_registers_q_reg[7][1]_i_27_n_0
    SLICE_X33Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.635 r  alum/divider/D_registers_q_reg[7][1]_i_22/CO[3]
                         net (fo=1, routed)           0.000    91.635    alum/divider/D_registers_q_reg[7][1]_i_22_n_0
    SLICE_X33Y55         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.792 r  alum/divider/D_registers_q_reg[7][2]_i_13/CO[1]
                         net (fo=36, routed)          0.915    92.707    alum/divider/d0[2]
    SLICE_X31Y50         LUT3 (Prop_lut3_I0_O)        0.329    93.036 r  alum/divider/D_registers_q[7][1]_i_210/O
                         net (fo=1, routed)           0.000    93.036    alum/divider/D_registers_q[7][1]_i_210_n_0
    SLICE_X31Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    93.586 r  alum/divider/D_registers_q_reg[7][1]_i_167/CO[3]
                         net (fo=1, routed)           0.000    93.586    alum/divider/D_registers_q_reg[7][1]_i_167_n_0
    SLICE_X31Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.700 r  alum/divider/D_registers_q_reg[7][1]_i_131/CO[3]
                         net (fo=1, routed)           0.000    93.700    alum/divider/D_registers_q_reg[7][1]_i_131_n_0
    SLICE_X31Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.814 r  alum/divider/D_registers_q_reg[7][1]_i_100/CO[3]
                         net (fo=1, routed)           0.000    93.814    alum/divider/D_registers_q_reg[7][1]_i_100_n_0
    SLICE_X31Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.928 r  alum/divider/D_registers_q_reg[7][1]_i_74/CO[3]
                         net (fo=1, routed)           0.000    93.928    alum/divider/D_registers_q_reg[7][1]_i_74_n_0
    SLICE_X31Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.042 r  alum/divider/D_registers_q_reg[7][1]_i_53/CO[3]
                         net (fo=1, routed)           0.000    94.042    alum/divider/D_registers_q_reg[7][1]_i_53_n_0
    SLICE_X31Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.156 r  alum/divider/D_registers_q_reg[7][1]_i_37/CO[3]
                         net (fo=1, routed)           0.000    94.156    alum/divider/D_registers_q_reg[7][1]_i_37_n_0
    SLICE_X31Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.270 r  alum/divider/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000    94.270    alum/divider/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X31Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.384 r  alum/divider/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000    94.384    alum/divider/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X31Y58         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.541 r  alum/divider/D_registers_q_reg[7][1]_i_15/CO[1]
                         net (fo=36, routed)          0.903    95.444    alum/divider/d0[1]
    SLICE_X30Y50         LUT3 (Prop_lut3_I0_O)        0.329    95.773 r  alum/divider/D_registers_q[7][0]_i_65/O
                         net (fo=1, routed)           0.000    95.773    alum/divider/D_registers_q[7][0]_i_65_n_0
    SLICE_X30Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    96.306 r  alum/divider/D_registers_q_reg[7][0]_i_58/CO[3]
                         net (fo=1, routed)           0.000    96.306    alum/divider/D_registers_q_reg[7][0]_i_58_n_0
    SLICE_X30Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.423 r  alum/divider/D_registers_q_reg[7][0]_i_53/CO[3]
                         net (fo=1, routed)           0.000    96.423    alum/divider/D_registers_q_reg[7][0]_i_53_n_0
    SLICE_X30Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.540 r  alum/divider/D_registers_q_reg[7][0]_i_47/CO[3]
                         net (fo=1, routed)           0.000    96.540    alum/divider/D_registers_q_reg[7][0]_i_47_n_0
    SLICE_X30Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.657 r  alum/divider/D_registers_q_reg[7][0]_i_40/CO[3]
                         net (fo=1, routed)           0.000    96.657    alum/divider/D_registers_q_reg[7][0]_i_40_n_0
    SLICE_X30Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.774 r  alum/divider/D_registers_q_reg[7][0]_i_33/CO[3]
                         net (fo=1, routed)           0.000    96.774    alum/divider/D_registers_q_reg[7][0]_i_33_n_0
    SLICE_X30Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.891 r  alum/divider/D_registers_q_reg[7][0]_i_27/CO[3]
                         net (fo=1, routed)           0.000    96.891    alum/divider/D_registers_q_reg[7][0]_i_27_n_0
    SLICE_X30Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.008 r  alum/divider/D_registers_q_reg[7][0]_i_21/CO[3]
                         net (fo=1, routed)           0.000    97.008    alum/divider/D_registers_q_reg[7][0]_i_21_n_0
    SLICE_X30Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.125 r  alum/divider/D_registers_q_reg[7][0]_i_17/CO[3]
                         net (fo=1, routed)           0.000    97.125    alum/divider/D_registers_q_reg[7][0]_i_17_n_0
    SLICE_X30Y58         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.282 r  alum/divider/D_registers_q_reg[7][0]_i_14/CO[1]
                         net (fo=1, routed)           1.012    98.294    sm/d0[0]
    SLICE_X30Y37         LUT3 (Prop_lut3_I1_O)        0.332    98.626 r  sm/D_registers_q[7][0]_i_10/O
                         net (fo=1, routed)           0.706    99.331    sm/D_registers_q[7][0]_i_10_n_0
    SLICE_X31Y26         LUT6 (Prop_lut6_I4_O)        0.124    99.455 r  sm/D_registers_q[7][0]_i_6/O
                         net (fo=1, routed)           0.000    99.455    sm/D_registers_q[7][0]_i_6_n_0
    SLICE_X31Y26         MUXF7 (Prop_muxf7_I0_O)      0.238    99.693 r  sm/D_registers_q_reg[7][0]_i_4/O
                         net (fo=1, routed)           0.000    99.693    sm/D_registers_q_reg[7][0]_i_4_n_0
    SLICE_X31Y26         MUXF8 (Prop_muxf8_I0_O)      0.104    99.797 r  sm/D_registers_q_reg[7][0]_i_3/O
                         net (fo=24, routed)          1.001   100.798    sm/D_registers_q_reg[7][0]_i_5_0[0]
    SLICE_X31Y15         LUT6 (Prop_lut6_I0_O)        0.316   101.114 f  sm/D_states_q[2]_i_34/O
                         net (fo=1, routed)           0.000   101.114    sm/D_states_q[2]_i_34_n_0
    SLICE_X31Y15         MUXF7 (Prop_muxf7_I1_O)      0.217   101.331 f  sm/D_states_q_reg[2]_i_27/O
                         net (fo=1, routed)           0.448   101.779    sm/D_states_q_reg[2]_i_27_n_0
    SLICE_X30Y12         LUT6 (Prop_lut6_I5_O)        0.299   102.078 f  sm/D_states_q[2]_i_11/O
                         net (fo=2, routed)           0.303   102.381    sm/D_states_q[2]_i_11_n_0
    SLICE_X31Y14         LUT6 (Prop_lut6_I0_O)        0.124   102.505 f  sm/D_states_q[2]_i_3/O
                         net (fo=2, routed)           0.693   103.198    sm/D_states_q[2]_i_3_n_0
    SLICE_X33Y12         LUT5 (Prop_lut5_I3_O)        0.124   103.322 r  sm/D_states_q[2]_rep__0_i_1/O
                         net (fo=1, routed)           0.000   103.322    sm/D_states_q[2]_rep__0_i_1_n_0
    SLICE_X33Y12         FDRE                                         r  sm/D_states_q_reg[2]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         1.441    14.846    sm/clk_IBUF_BUFG
    SLICE_X33Y12         FDRE                                         r  sm/D_states_q_reg[2]_rep__0/C
                         clock pessimism              0.187    15.033    
                         clock uncertainty           -0.035    14.998    
    SLICE_X33Y12         FDRE (Setup_fdre_C_D)        0.031    15.029    sm/D_states_q_reg[2]_rep__0
  -------------------------------------------------------------------
                         required time                         15.029    
                         arrival time                        -103.322    
  -------------------------------------------------------------------
                         slack                                -88.293    

Slack (VIOLATED) :        -88.101ns  (required time - arrival time)
  Source:                 display/D_state_q_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sm/D_states_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        97.979ns  (logic 60.899ns (62.155%)  route 37.080ns (37.845%))
  Logic Levels:           328  (CARRY4=286 LUT3=28 LUT4=2 LUT5=1 LUT6=8 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         1.564     5.148    display/clk_IBUF_BUFG
    SLICE_X39Y7          FDRE                                         r  display/D_state_q_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y7          FDRE (Prop_fdre_C_Q)         0.456     5.604 f  display/D_state_q_reg[0]_replica/Q
                         net (fo=1, routed)           0.793     6.397    display/D_state_q[0]_repN
    SLICE_X36Y7          LUT6 (Prop_lut6_I1_O)        0.124     6.521 f  display/D_pixel_idx_q[10]_i_3/O
                         net (fo=17, routed)          0.858     7.379    sm/ram_reg_i_124_1
    SLICE_X38Y7          LUT6 (Prop_lut6_I2_O)        0.124     7.503 r  sm/D_registers_q[7][31]_i_192/O
                         net (fo=1, routed)           0.594     8.097    sm/D_registers_q[7][31]_i_192_n_0
    SLICE_X36Y8          LUT6 (Prop_lut6_I5_O)        0.124     8.221 f  sm/D_registers_q[7][31]_i_155/O
                         net (fo=1, routed)           0.837     9.058    sm/D_registers_q[7][31]_i_155_n_0
    SLICE_X38Y7          LUT6 (Prop_lut6_I0_O)        0.124     9.182 r  sm/D_registers_q[7][31]_i_121/O
                         net (fo=65, routed)          0.969    10.150    sm/M_sm_bsel[0]
    SLICE_X38Y5          LUT5 (Prop_lut5_I3_O)        0.124    10.274 r  sm/D_registers_q[7][10]_i_79/O
                         net (fo=85, routed)          0.712    10.986    L_reg/M_alum_b[0]
    SLICE_X47Y1          LUT4 (Prop_lut4_I3_O)        0.124    11.110 r  L_reg/D_registers_q[7][31]_i_473/O
                         net (fo=1, routed)           0.000    11.110    alum/divider/S[0]
    SLICE_X47Y1          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.642 r  alum/divider/D_registers_q_reg[7][31]_i_423/CO[3]
                         net (fo=1, routed)           0.000    11.642    alum/divider/D_registers_q_reg[7][31]_i_423_n_0
    SLICE_X47Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.756 r  alum/divider/D_registers_q_reg[7][31]_i_384/CO[3]
                         net (fo=1, routed)           0.000    11.756    alum/divider/D_registers_q_reg[7][31]_i_384_n_0
    SLICE_X47Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.870 r  alum/divider/D_registers_q_reg[7][31]_i_343/CO[3]
                         net (fo=1, routed)           0.000    11.870    alum/divider/D_registers_q_reg[7][31]_i_343_n_0
    SLICE_X47Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.984 r  alum/divider/D_registers_q_reg[7][31]_i_309/CO[3]
                         net (fo=1, routed)           0.000    11.984    alum/divider/D_registers_q_reg[7][31]_i_309_n_0
    SLICE_X47Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.098 r  alum/divider/D_registers_q_reg[7][31]_i_272/CO[3]
                         net (fo=1, routed)           0.000    12.098    alum/divider/D_registers_q_reg[7][31]_i_272_n_0
    SLICE_X47Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.212 r  alum/divider/D_registers_q_reg[7][31]_i_244/CO[3]
                         net (fo=1, routed)           0.000    12.212    alum/divider/D_registers_q_reg[7][31]_i_244_n_0
    SLICE_X47Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.326 r  alum/divider/D_registers_q_reg[7][31]_i_214/CO[3]
                         net (fo=1, routed)           0.000    12.326    alum/divider/D_registers_q_reg[7][31]_i_214_n_0
    SLICE_X47Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.440 r  alum/divider/D_registers_q_reg[7][31]_i_183/CO[3]
                         net (fo=1, routed)           0.000    12.440    alum/divider/D_registers_q_reg[7][31]_i_183_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    12.711 r  alum/divider/D_registers_q_reg[7][31]_i_140/CO[0]
                         net (fo=36, routed)          0.944    13.655    alum/divider/d0[31]
    SLICE_X44Y0          LUT3 (Prop_lut3_I0_O)        0.373    14.028 r  alum/divider/D_registers_q[7][30]_i_128/O
                         net (fo=1, routed)           0.000    14.028    alum/divider/D_registers_q[7][30]_i_128_n_0
    SLICE_X44Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.578 r  alum/divider/D_registers_q_reg[7][30]_i_121/CO[3]
                         net (fo=1, routed)           0.000    14.578    alum/divider/D_registers_q_reg[7][30]_i_121_n_0
    SLICE_X44Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.692 r  alum/divider/D_registers_q_reg[7][30]_i_116/CO[3]
                         net (fo=1, routed)           0.000    14.692    alum/divider/D_registers_q_reg[7][30]_i_116_n_0
    SLICE_X44Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.806 r  alum/divider/D_registers_q_reg[7][30]_i_111/CO[3]
                         net (fo=1, routed)           0.000    14.806    alum/divider/D_registers_q_reg[7][30]_i_111_n_0
    SLICE_X44Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.920 r  alum/divider/D_registers_q_reg[7][30]_i_106/CO[3]
                         net (fo=1, routed)           0.000    14.920    alum/divider/D_registers_q_reg[7][30]_i_106_n_0
    SLICE_X44Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.034 r  alum/divider/D_registers_q_reg[7][30]_i_101/CO[3]
                         net (fo=1, routed)           0.000    15.034    alum/divider/D_registers_q_reg[7][30]_i_101_n_0
    SLICE_X44Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.148 r  alum/divider/D_registers_q_reg[7][30]_i_92/CO[3]
                         net (fo=1, routed)           0.000    15.148    alum/divider/D_registers_q_reg[7][30]_i_92_n_0
    SLICE_X44Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.262 r  alum/divider/D_registers_q_reg[7][30]_i_77/CO[3]
                         net (fo=1, routed)           0.000    15.262    alum/divider/D_registers_q_reg[7][30]_i_77_n_0
    SLICE_X44Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.376 r  alum/divider/D_registers_q_reg[7][30]_i_54/CO[3]
                         net (fo=1, routed)           0.000    15.376    alum/divider/D_registers_q_reg[7][30]_i_54_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.533 r  alum/divider/D_registers_q_reg[7][30]_i_30/CO[1]
                         net (fo=36, routed)          0.949    16.482    alum/divider/d0[30]
    SLICE_X43Y0          LUT3 (Prop_lut3_I0_O)        0.329    16.811 r  alum/divider/D_registers_q[7][29]_i_69/O
                         net (fo=1, routed)           0.000    16.811    alum/divider/D_registers_q[7][29]_i_69_n_0
    SLICE_X43Y0          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.212 r  alum/divider/D_registers_q_reg[7][29]_i_64/CO[3]
                         net (fo=1, routed)           0.000    17.212    alum/divider/D_registers_q_reg[7][29]_i_64_n_0
    SLICE_X43Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.326 r  alum/divider/D_registers_q_reg[7][29]_i_59/CO[3]
                         net (fo=1, routed)           0.000    17.326    alum/divider/D_registers_q_reg[7][29]_i_59_n_0
    SLICE_X43Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.440 r  alum/divider/D_registers_q_reg[7][29]_i_54/CO[3]
                         net (fo=1, routed)           0.000    17.440    alum/divider/D_registers_q_reg[7][29]_i_54_n_0
    SLICE_X43Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.554 r  alum/divider/D_registers_q_reg[7][29]_i_49/CO[3]
                         net (fo=1, routed)           0.000    17.554    alum/divider/D_registers_q_reg[7][29]_i_49_n_0
    SLICE_X43Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.668 r  alum/divider/D_registers_q_reg[7][29]_i_44/CO[3]
                         net (fo=1, routed)           0.000    17.668    alum/divider/D_registers_q_reg[7][29]_i_44_n_0
    SLICE_X43Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.782 r  alum/divider/D_registers_q_reg[7][29]_i_39/CO[3]
                         net (fo=1, routed)           0.000    17.782    alum/divider/D_registers_q_reg[7][29]_i_39_n_0
    SLICE_X43Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.896 r  alum/divider/D_registers_q_reg[7][29]_i_34/CO[3]
                         net (fo=1, routed)           0.000    17.896    alum/divider/D_registers_q_reg[7][29]_i_34_n_0
    SLICE_X43Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.010 r  alum/divider/D_registers_q_reg[7][29]_i_29/CO[3]
                         net (fo=1, routed)           0.000    18.010    alum/divider/D_registers_q_reg[7][29]_i_29_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.167 r  alum/divider/D_registers_q_reg[7][29]_i_20/CO[1]
                         net (fo=36, routed)          0.889    19.056    alum/divider/d0[29]
    SLICE_X41Y1          LUT3 (Prop_lut3_I0_O)        0.329    19.385 r  alum/divider/D_registers_q[7][20]_i_312/O
                         net (fo=1, routed)           0.000    19.385    alum/divider/D_registers_q[7][20]_i_312_n_0
    SLICE_X41Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.935 r  alum/divider/D_registers_q_reg[7][20]_i_273/CO[3]
                         net (fo=1, routed)           0.000    19.935    alum/divider/D_registers_q_reg[7][20]_i_273_n_0
    SLICE_X41Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.049 r  alum/divider/D_registers_q_reg[7][28]_i_48/CO[3]
                         net (fo=1, routed)           0.000    20.049    alum/divider/D_registers_q_reg[7][28]_i_48_n_0
    SLICE_X41Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.163 r  alum/divider/D_registers_q_reg[7][28]_i_43/CO[3]
                         net (fo=1, routed)           0.000    20.163    alum/divider/D_registers_q_reg[7][28]_i_43_n_0
    SLICE_X41Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.277 r  alum/divider/D_registers_q_reg[7][28]_i_38/CO[3]
                         net (fo=1, routed)           0.000    20.277    alum/divider/D_registers_q_reg[7][28]_i_38_n_0
    SLICE_X41Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.391 r  alum/divider/D_registers_q_reg[7][28]_i_33/CO[3]
                         net (fo=1, routed)           0.000    20.391    alum/divider/D_registers_q_reg[7][28]_i_33_n_0
    SLICE_X41Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.505 r  alum/divider/D_registers_q_reg[7][28]_i_28/CO[3]
                         net (fo=1, routed)           0.000    20.505    alum/divider/D_registers_q_reg[7][28]_i_28_n_0
    SLICE_X41Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.619 r  alum/divider/D_registers_q_reg[7][28]_i_23/CO[3]
                         net (fo=1, routed)           0.000    20.619    alum/divider/D_registers_q_reg[7][28]_i_23_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.733 r  alum/divider/D_registers_q_reg[7][28]_i_18/CO[3]
                         net (fo=1, routed)           0.000    20.733    alum/divider/D_registers_q_reg[7][28]_i_18_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.890 r  alum/divider/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          0.911    21.801    alum/divider/d0[28]
    SLICE_X39Y1          LUT3 (Prop_lut3_I0_O)        0.329    22.130 r  alum/divider/D_registers_q[7][20]_i_309/O
                         net (fo=1, routed)           0.000    22.130    alum/divider/D_registers_q[7][20]_i_309_n_0
    SLICE_X39Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.680 r  alum/divider/D_registers_q_reg[7][20]_i_268/CO[3]
                         net (fo=1, routed)           0.000    22.680    alum/divider/D_registers_q_reg[7][20]_i_268_n_0
    SLICE_X39Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.794 r  alum/divider/D_registers_q_reg[7][20]_i_222/CO[3]
                         net (fo=1, routed)           0.000    22.794    alum/divider/D_registers_q_reg[7][20]_i_222_n_0
    SLICE_X39Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.908 r  alum/divider/D_registers_q_reg[7][27]_i_66/CO[3]
                         net (fo=1, routed)           0.000    22.908    alum/divider/D_registers_q_reg[7][27]_i_66_n_0
    SLICE_X39Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.022 r  alum/divider/D_registers_q_reg[7][27]_i_61/CO[3]
                         net (fo=1, routed)           0.000    23.022    alum/divider/D_registers_q_reg[7][27]_i_61_n_0
    SLICE_X39Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.136 r  alum/divider/D_registers_q_reg[7][27]_i_56/CO[3]
                         net (fo=1, routed)           0.000    23.136    alum/divider/D_registers_q_reg[7][27]_i_56_n_0
    SLICE_X39Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.250 r  alum/divider/D_registers_q_reg[7][27]_i_50/CO[3]
                         net (fo=1, routed)           0.000    23.250    alum/divider/D_registers_q_reg[7][27]_i_50_n_0
    SLICE_X39Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.364 r  alum/divider/D_registers_q_reg[7][27]_i_35/CO[3]
                         net (fo=1, routed)           0.000    23.364    alum/divider/D_registers_q_reg[7][27]_i_35_n_0
    SLICE_X39Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.478 r  alum/divider/D_registers_q_reg[7][27]_i_23/CO[3]
                         net (fo=1, routed)           0.000    23.478    alum/divider/D_registers_q_reg[7][27]_i_23_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.635 r  alum/divider/D_registers_q_reg[7][27]_i_12/CO[1]
                         net (fo=36, routed)          1.063    24.698    alum/divider/d0[27]
    SLICE_X37Y3          LUT3 (Prop_lut3_I0_O)        0.329    25.027 r  alum/divider/D_registers_q[7][20]_i_306/O
                         net (fo=1, routed)           0.000    25.027    alum/divider/D_registers_q[7][20]_i_306_n_0
    SLICE_X37Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.577 r  alum/divider/D_registers_q_reg[7][20]_i_263/CO[3]
                         net (fo=1, routed)           0.000    25.577    alum/divider/D_registers_q_reg[7][20]_i_263_n_0
    SLICE_X37Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.691 r  alum/divider/D_registers_q_reg[7][20]_i_217/CO[3]
                         net (fo=1, routed)           0.000    25.691    alum/divider/D_registers_q_reg[7][20]_i_217_n_0
    SLICE_X37Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.805 r  alum/divider/D_registers_q_reg[7][20]_i_179/CO[3]
                         net (fo=1, routed)           0.000    25.805    alum/divider/D_registers_q_reg[7][20]_i_179_n_0
    SLICE_X37Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.919 r  alum/divider/D_registers_q_reg[7][26]_i_66/CO[3]
                         net (fo=1, routed)           0.000    25.919    alum/divider/D_registers_q_reg[7][26]_i_66_n_0
    SLICE_X37Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.033 r  alum/divider/D_registers_q_reg[7][26]_i_56/CO[3]
                         net (fo=1, routed)           0.000    26.033    alum/divider/D_registers_q_reg[7][26]_i_56_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.147 r  alum/divider/D_registers_q_reg[7][26]_i_46/CO[3]
                         net (fo=1, routed)           0.000    26.147    alum/divider/D_registers_q_reg[7][26]_i_46_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.261 r  alum/divider/D_registers_q_reg[7][26]_i_33/CO[3]
                         net (fo=1, routed)           0.000    26.261    alum/divider/D_registers_q_reg[7][26]_i_33_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.375 r  alum/divider/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    26.375    alum/divider/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.532 r  alum/divider/D_registers_q_reg[7][26]_i_13/CO[1]
                         net (fo=36, routed)          1.049    27.580    alum/divider/d0[26]
    SLICE_X40Y4          LUT3 (Prop_lut3_I0_O)        0.329    27.909 r  alum/divider/D_registers_q[7][20]_i_303/O
                         net (fo=1, routed)           0.000    27.909    alum/divider/D_registers_q[7][20]_i_303_n_0
    SLICE_X40Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.459 r  alum/divider/D_registers_q_reg[7][20]_i_258/CO[3]
                         net (fo=1, routed)           0.000    28.459    alum/divider/D_registers_q_reg[7][20]_i_258_n_0
    SLICE_X40Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.573 r  alum/divider/D_registers_q_reg[7][20]_i_212/CO[3]
                         net (fo=1, routed)           0.000    28.573    alum/divider/D_registers_q_reg[7][20]_i_212_n_0
    SLICE_X40Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.687 r  alum/divider/D_registers_q_reg[7][20]_i_174/CO[3]
                         net (fo=1, routed)           0.000    28.687    alum/divider/D_registers_q_reg[7][20]_i_174_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.801 r  alum/divider/D_registers_q_reg[7][20]_i_141/CO[3]
                         net (fo=1, routed)           0.000    28.801    alum/divider/D_registers_q_reg[7][20]_i_141_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.915 r  alum/divider/D_registers_q_reg[7][25]_i_52/CO[3]
                         net (fo=1, routed)           0.000    28.915    alum/divider/D_registers_q_reg[7][25]_i_52_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.029 r  alum/divider/D_registers_q_reg[7][25]_i_43/CO[3]
                         net (fo=1, routed)           0.000    29.029    alum/divider/D_registers_q_reg[7][25]_i_43_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.143 r  alum/divider/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.000    29.143    alum/divider/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.257 r  alum/divider/D_registers_q_reg[7][25]_i_21/CO[3]
                         net (fo=1, routed)           0.000    29.257    alum/divider/D_registers_q_reg[7][25]_i_21_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.414 r  alum/divider/D_registers_q_reg[7][25]_i_12/CO[1]
                         net (fo=36, routed)          0.868    30.282    alum/divider/d0[25]
    SLICE_X42Y5          LUT3 (Prop_lut3_I0_O)        0.329    30.611 r  alum/divider/D_registers_q[7][20]_i_300/O
                         net (fo=1, routed)           0.000    30.611    alum/divider/D_registers_q[7][20]_i_300_n_0
    SLICE_X42Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.144 r  alum/divider/D_registers_q_reg[7][20]_i_253/CO[3]
                         net (fo=1, routed)           0.000    31.144    alum/divider/D_registers_q_reg[7][20]_i_253_n_0
    SLICE_X42Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.261 r  alum/divider/D_registers_q_reg[7][20]_i_207/CO[3]
                         net (fo=1, routed)           0.000    31.261    alum/divider/D_registers_q_reg[7][20]_i_207_n_0
    SLICE_X42Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.378 r  alum/divider/D_registers_q_reg[7][20]_i_169/CO[3]
                         net (fo=1, routed)           0.000    31.378    alum/divider/D_registers_q_reg[7][20]_i_169_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.495 r  alum/divider/D_registers_q_reg[7][20]_i_136/CO[3]
                         net (fo=1, routed)           0.000    31.495    alum/divider/D_registers_q_reg[7][20]_i_136_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.612 r  alum/divider/D_registers_q_reg[7][20]_i_106/CO[3]
                         net (fo=1, routed)           0.000    31.612    alum/divider/D_registers_q_reg[7][20]_i_106_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.729 r  alum/divider/D_registers_q_reg[7][24]_i_40/CO[3]
                         net (fo=1, routed)           0.000    31.729    alum/divider/D_registers_q_reg[7][24]_i_40_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.846 r  alum/divider/D_registers_q_reg[7][24]_i_30/CO[3]
                         net (fo=1, routed)           0.000    31.846    alum/divider/D_registers_q_reg[7][24]_i_30_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.963 r  alum/divider/D_registers_q_reg[7][24]_i_20/CO[3]
                         net (fo=1, routed)           0.000    31.963    alum/divider/D_registers_q_reg[7][24]_i_20_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.120 r  alum/divider/D_registers_q_reg[7][24]_i_11/CO[1]
                         net (fo=36, routed)          1.038    33.158    alum/divider/d0[24]
    SLICE_X45Y5          LUT3 (Prop_lut3_I0_O)        0.332    33.490 r  alum/divider/D_registers_q[7][20]_i_297/O
                         net (fo=1, routed)           0.000    33.490    alum/divider/D_registers_q[7][20]_i_297_n_0
    SLICE_X45Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.040 r  alum/divider/D_registers_q_reg[7][20]_i_248/CO[3]
                         net (fo=1, routed)           0.000    34.040    alum/divider/D_registers_q_reg[7][20]_i_248_n_0
    SLICE_X45Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.154 r  alum/divider/D_registers_q_reg[7][20]_i_202/CO[3]
                         net (fo=1, routed)           0.000    34.154    alum/divider/D_registers_q_reg[7][20]_i_202_n_0
    SLICE_X45Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.268 r  alum/divider/D_registers_q_reg[7][20]_i_164/CO[3]
                         net (fo=1, routed)           0.000    34.268    alum/divider/D_registers_q_reg[7][20]_i_164_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.382 r  alum/divider/D_registers_q_reg[7][20]_i_131/CO[3]
                         net (fo=1, routed)           0.000    34.382    alum/divider/D_registers_q_reg[7][20]_i_131_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.496 r  alum/divider/D_registers_q_reg[7][20]_i_101/CO[3]
                         net (fo=1, routed)           0.000    34.496    alum/divider/D_registers_q_reg[7][20]_i_101_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.610 r  alum/divider/D_registers_q_reg[7][20]_i_74/CO[3]
                         net (fo=1, routed)           0.000    34.610    alum/divider/D_registers_q_reg[7][20]_i_74_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.724 r  alum/divider/D_registers_q_reg[7][23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    34.724    alum/divider/D_registers_q_reg[7][23]_i_33_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.838 r  alum/divider/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    34.838    alum/divider/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.995 r  alum/divider/D_registers_q_reg[7][23]_i_13/CO[1]
                         net (fo=36, routed)          0.993    35.988    alum/divider/d0[23]
    SLICE_X46Y5          LUT3 (Prop_lut3_I0_O)        0.329    36.317 r  alum/divider/D_registers_q[7][20]_i_294/O
                         net (fo=1, routed)           0.000    36.317    alum/divider/D_registers_q[7][20]_i_294_n_0
    SLICE_X46Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    36.850 r  alum/divider/D_registers_q_reg[7][20]_i_243/CO[3]
                         net (fo=1, routed)           0.000    36.850    alum/divider/D_registers_q_reg[7][20]_i_243_n_0
    SLICE_X46Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.967 r  alum/divider/D_registers_q_reg[7][20]_i_197/CO[3]
                         net (fo=1, routed)           0.000    36.967    alum/divider/D_registers_q_reg[7][20]_i_197_n_0
    SLICE_X46Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.084 r  alum/divider/D_registers_q_reg[7][20]_i_159/CO[3]
                         net (fo=1, routed)           0.000    37.084    alum/divider/D_registers_q_reg[7][20]_i_159_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.201 r  alum/divider/D_registers_q_reg[7][20]_i_126/CO[3]
                         net (fo=1, routed)           0.000    37.201    alum/divider/D_registers_q_reg[7][20]_i_126_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.318 r  alum/divider/D_registers_q_reg[7][20]_i_96/CO[3]
                         net (fo=1, routed)           0.000    37.318    alum/divider/D_registers_q_reg[7][20]_i_96_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.435 r  alum/divider/D_registers_q_reg[7][20]_i_69/CO[3]
                         net (fo=1, routed)           0.000    37.435    alum/divider/D_registers_q_reg[7][20]_i_69_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.552 r  alum/divider/D_registers_q_reg[7][20]_i_48/CO[3]
                         net (fo=1, routed)           0.000    37.552    alum/divider/D_registers_q_reg[7][20]_i_48_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.669 r  alum/divider/D_registers_q_reg[7][22]_i_21/CO[3]
                         net (fo=1, routed)           0.000    37.669    alum/divider/D_registers_q_reg[7][22]_i_21_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.826 r  alum/divider/D_registers_q_reg[7][22]_i_13/CO[1]
                         net (fo=36, routed)          1.216    39.042    alum/divider/d0[22]
    SLICE_X50Y5          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    39.845 r  alum/divider/D_registers_q_reg[7][20]_i_238/CO[3]
                         net (fo=1, routed)           0.000    39.845    alum/divider/D_registers_q_reg[7][20]_i_238_n_0
    SLICE_X50Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.962 r  alum/divider/D_registers_q_reg[7][20]_i_192/CO[3]
                         net (fo=1, routed)           0.000    39.962    alum/divider/D_registers_q_reg[7][20]_i_192_n_0
    SLICE_X50Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.079 r  alum/divider/D_registers_q_reg[7][20]_i_154/CO[3]
                         net (fo=1, routed)           0.000    40.079    alum/divider/D_registers_q_reg[7][20]_i_154_n_0
    SLICE_X50Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.196 r  alum/divider/D_registers_q_reg[7][20]_i_121/CO[3]
                         net (fo=1, routed)           0.000    40.196    alum/divider/D_registers_q_reg[7][20]_i_121_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.313 r  alum/divider/D_registers_q_reg[7][20]_i_91/CO[3]
                         net (fo=1, routed)           0.000    40.313    alum/divider/D_registers_q_reg[7][20]_i_91_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.430 r  alum/divider/D_registers_q_reg[7][20]_i_64/CO[3]
                         net (fo=1, routed)           0.000    40.430    alum/divider/D_registers_q_reg[7][20]_i_64_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.547 r  alum/divider/D_registers_q_reg[7][20]_i_43/CO[3]
                         net (fo=1, routed)           0.000    40.547    alum/divider/D_registers_q_reg[7][20]_i_43_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.664 r  alum/divider/D_registers_q_reg[7][20]_i_28/CO[3]
                         net (fo=1, routed)           0.000    40.664    alum/divider/D_registers_q_reg[7][20]_i_28_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.821 r  alum/divider/D_registers_q_reg[7][21]_i_12/CO[1]
                         net (fo=36, routed)          0.905    41.726    alum/divider/d0[21]
    SLICE_X49Y9          LUT3 (Prop_lut3_I0_O)        0.332    42.058 r  alum/divider/D_registers_q[7][20]_i_287/O
                         net (fo=1, routed)           0.000    42.058    alum/divider/D_registers_q[7][20]_i_287_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.608 r  alum/divider/D_registers_q_reg[7][20]_i_237/CO[3]
                         net (fo=1, routed)           0.000    42.608    alum/divider/D_registers_q_reg[7][20]_i_237_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.722 r  alum/divider/D_registers_q_reg[7][20]_i_191/CO[3]
                         net (fo=1, routed)           0.000    42.722    alum/divider/D_registers_q_reg[7][20]_i_191_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.836 r  alum/divider/D_registers_q_reg[7][20]_i_153/CO[3]
                         net (fo=1, routed)           0.000    42.836    alum/divider/D_registers_q_reg[7][20]_i_153_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.950 r  alum/divider/D_registers_q_reg[7][20]_i_120/CO[3]
                         net (fo=1, routed)           0.000    42.950    alum/divider/D_registers_q_reg[7][20]_i_120_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.064 r  alum/divider/D_registers_q_reg[7][20]_i_90/CO[3]
                         net (fo=1, routed)           0.000    43.064    alum/divider/D_registers_q_reg[7][20]_i_90_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.178 r  alum/divider/D_registers_q_reg[7][20]_i_63/CO[3]
                         net (fo=1, routed)           0.000    43.178    alum/divider/D_registers_q_reg[7][20]_i_63_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.292 r  alum/divider/D_registers_q_reg[7][20]_i_42/CO[3]
                         net (fo=1, routed)           0.000    43.292    alum/divider/D_registers_q_reg[7][20]_i_42_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.406 r  alum/divider/D_registers_q_reg[7][20]_i_27/CO[3]
                         net (fo=1, routed)           0.000    43.406    alum/divider/D_registers_q_reg[7][20]_i_27_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.563 r  alum/divider/D_registers_q_reg[7][20]_i_10/CO[1]
                         net (fo=36, routed)          0.868    44.431    alum/divider/d0[20]
    SLICE_X48Y13         LUT3 (Prop_lut3_I0_O)        0.329    44.760 r  alum/divider/D_registers_q[7][19]_i_59/O
                         net (fo=1, routed)           0.000    44.760    alum/divider/D_registers_q[7][19]_i_59_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.310 r  alum/divider/D_registers_q_reg[7][19]_i_52/CO[3]
                         net (fo=1, routed)           0.000    45.310    alum/divider/D_registers_q_reg[7][19]_i_52_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.424 r  alum/divider/D_registers_q_reg[7][19]_i_47/CO[3]
                         net (fo=1, routed)           0.000    45.424    alum/divider/D_registers_q_reg[7][19]_i_47_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.538 r  alum/divider/D_registers_q_reg[7][19]_i_42/CO[3]
                         net (fo=1, routed)           0.000    45.538    alum/divider/D_registers_q_reg[7][19]_i_42_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.652 r  alum/divider/D_registers_q_reg[7][19]_i_37/CO[3]
                         net (fo=1, routed)           0.000    45.652    alum/divider/D_registers_q_reg[7][19]_i_37_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.766 r  alum/divider/D_registers_q_reg[7][19]_i_32/CO[3]
                         net (fo=1, routed)           0.000    45.766    alum/divider/D_registers_q_reg[7][19]_i_32_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.880 r  alum/divider/D_registers_q_reg[7][19]_i_27/CO[3]
                         net (fo=1, routed)           0.000    45.880    alum/divider/D_registers_q_reg[7][19]_i_27_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.994 r  alum/divider/D_registers_q_reg[7][19]_i_22/CO[3]
                         net (fo=1, routed)           0.000    45.994    alum/divider/D_registers_q_reg[7][19]_i_22_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.108 r  alum/divider/D_registers_q_reg[7][19]_i_18/CO[3]
                         net (fo=1, routed)           0.000    46.108    alum/divider/D_registers_q_reg[7][19]_i_18_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.265 r  alum/divider/D_registers_q_reg[7][19]_i_11/CO[1]
                         net (fo=36, routed)          1.031    47.296    alum/divider/d0[19]
    SLICE_X47Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    48.081 r  alum/divider/D_registers_q_reg[7][18]_i_91/CO[3]
                         net (fo=1, routed)           0.000    48.081    alum/divider/D_registers_q_reg[7][18]_i_91_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.195 r  alum/divider/D_registers_q_reg[7][18]_i_81/CO[3]
                         net (fo=1, routed)           0.000    48.195    alum/divider/D_registers_q_reg[7][18]_i_81_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.309 r  alum/divider/D_registers_q_reg[7][18]_i_74/CO[3]
                         net (fo=1, routed)           0.000    48.309    alum/divider/D_registers_q_reg[7][18]_i_74_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.423 r  alum/divider/D_registers_q_reg[7][18]_i_64/CO[3]
                         net (fo=1, routed)           0.000    48.423    alum/divider/D_registers_q_reg[7][18]_i_64_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.537 r  alum/divider/D_registers_q_reg[7][18]_i_54/CO[3]
                         net (fo=1, routed)           0.000    48.537    alum/divider/D_registers_q_reg[7][18]_i_54_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.651 r  alum/divider/D_registers_q_reg[7][18]_i_47/CO[3]
                         net (fo=1, routed)           0.000    48.651    alum/divider/D_registers_q_reg[7][18]_i_47_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.765 r  alum/divider/D_registers_q_reg[7][18]_i_35/CO[3]
                         net (fo=1, routed)           0.000    48.765    alum/divider/D_registers_q_reg[7][18]_i_35_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.879 r  alum/divider/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    48.879    alum/divider/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.036 r  alum/divider/D_registers_q_reg[7][18]_i_13/CO[1]
                         net (fo=36, routed)          0.854    49.889    alum/divider/d0[18]
    SLICE_X44Y13         LUT3 (Prop_lut3_I0_O)        0.329    50.218 r  alum/divider/D_registers_q[7][17]_i_101/O
                         net (fo=1, routed)           0.000    50.218    alum/divider/D_registers_q[7][17]_i_101_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.768 r  alum/divider/D_registers_q_reg[7][17]_i_89/CO[3]
                         net (fo=1, routed)           0.000    50.768    alum/divider/D_registers_q_reg[7][17]_i_89_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.882 r  alum/divider/D_registers_q_reg[7][17]_i_82/CO[3]
                         net (fo=1, routed)           0.000    50.882    alum/divider/D_registers_q_reg[7][17]_i_82_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.996 r  alum/divider/D_registers_q_reg[7][17]_i_72/CO[3]
                         net (fo=1, routed)           0.000    50.996    alum/divider/D_registers_q_reg[7][17]_i_72_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.110 r  alum/divider/D_registers_q_reg[7][17]_i_62/CO[3]
                         net (fo=1, routed)           0.000    51.110    alum/divider/D_registers_q_reg[7][17]_i_62_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.224 r  alum/divider/D_registers_q_reg[7][17]_i_55/CO[3]
                         net (fo=1, routed)           0.000    51.224    alum/divider/D_registers_q_reg[7][17]_i_55_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.338 r  alum/divider/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    51.338    alum/divider/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.452 r  alum/divider/D_registers_q_reg[7][17]_i_30/CO[3]
                         net (fo=1, routed)           0.000    51.452    alum/divider/D_registers_q_reg[7][17]_i_30_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.566 r  alum/divider/D_registers_q_reg[7][17]_i_20/CO[3]
                         net (fo=1, routed)           0.000    51.566    alum/divider/D_registers_q_reg[7][17]_i_20_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.723 r  alum/divider/D_registers_q_reg[7][17]_i_12/CO[1]
                         net (fo=36, routed)          0.950    52.673    alum/divider/d0[17]
    SLICE_X43Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    53.458 r  alum/divider/D_registers_q_reg[7][16]_i_124/CO[3]
                         net (fo=1, routed)           0.000    53.458    alum/divider/D_registers_q_reg[7][16]_i_124_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.572 r  alum/divider/D_registers_q_reg[7][16]_i_109/CO[3]
                         net (fo=1, routed)           0.000    53.572    alum/divider/D_registers_q_reg[7][16]_i_109_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.686 r  alum/divider/D_registers_q_reg[7][16]_i_97/CO[3]
                         net (fo=1, routed)           0.000    53.686    alum/divider/D_registers_q_reg[7][16]_i_97_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.800 r  alum/divider/D_registers_q_reg[7][16]_i_85/CO[3]
                         net (fo=1, routed)           0.000    53.800    alum/divider/D_registers_q_reg[7][16]_i_85_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.914 r  alum/divider/D_registers_q_reg[7][16]_i_70/CO[3]
                         net (fo=1, routed)           0.000    53.914    alum/divider/D_registers_q_reg[7][16]_i_70_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.028 r  alum/divider/D_registers_q_reg[7][16]_i_56/CO[3]
                         net (fo=1, routed)           0.000    54.028    alum/divider/D_registers_q_reg[7][16]_i_56_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.142 r  alum/divider/D_registers_q_reg[7][16]_i_38/CO[3]
                         net (fo=1, routed)           0.000    54.142    alum/divider/D_registers_q_reg[7][16]_i_38_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.256 r  alum/divider/D_registers_q_reg[7][16]_i_23/CO[3]
                         net (fo=1, routed)           0.000    54.256    alum/divider/D_registers_q_reg[7][16]_i_23_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.413 r  alum/divider/D_registers_q_reg[7][16]_i_13/CO[1]
                         net (fo=36, routed)          0.790    55.203    alum/divider/d0[16]
    SLICE_X41Y14         LUT3 (Prop_lut3_I0_O)        0.329    55.532 r  alum/divider/D_registers_q[7][15]_i_62/O
                         net (fo=1, routed)           0.000    55.532    alum/divider/D_registers_q[7][15]_i_62_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.082 r  alum/divider/D_registers_q_reg[7][15]_i_55/CO[3]
                         net (fo=1, routed)           0.000    56.082    alum/divider/D_registers_q_reg[7][15]_i_55_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.196 r  alum/divider/D_registers_q_reg[7][15]_i_50/CO[3]
                         net (fo=1, routed)           0.000    56.196    alum/divider/D_registers_q_reg[7][15]_i_50_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.310 r  alum/divider/D_registers_q_reg[7][15]_i_45/CO[3]
                         net (fo=1, routed)           0.000    56.310    alum/divider/D_registers_q_reg[7][15]_i_45_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.424 r  alum/divider/D_registers_q_reg[7][15]_i_40/CO[3]
                         net (fo=1, routed)           0.000    56.424    alum/divider/D_registers_q_reg[7][15]_i_40_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.538 r  alum/divider/D_registers_q_reg[7][15]_i_35/CO[3]
                         net (fo=1, routed)           0.000    56.538    alum/divider/D_registers_q_reg[7][15]_i_35_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.652 r  alum/divider/D_registers_q_reg[7][15]_i_30/CO[3]
                         net (fo=1, routed)           0.000    56.652    alum/divider/D_registers_q_reg[7][15]_i_30_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.766 r  alum/divider/D_registers_q_reg[7][15]_i_25/CO[3]
                         net (fo=1, routed)           0.000    56.766    alum/divider/D_registers_q_reg[7][15]_i_25_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.880 r  alum/divider/D_registers_q_reg[7][15]_i_19/CO[3]
                         net (fo=1, routed)           0.000    56.880    alum/divider/D_registers_q_reg[7][15]_i_19_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.037 r  alum/divider/D_registers_q_reg[7][15]_i_11/CO[1]
                         net (fo=36, routed)          0.977    58.014    alum/divider/d0[15]
    SLICE_X39Y14         LUT3 (Prop_lut3_I0_O)        0.329    58.343 r  alum/divider/D_registers_q[7][14]_i_121/O
                         net (fo=1, routed)           0.000    58.343    alum/divider/D_registers_q[7][14]_i_121_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    58.893 r  alum/divider/D_registers_q_reg[7][14]_i_107/CO[3]
                         net (fo=1, routed)           0.000    58.893    alum/divider/D_registers_q_reg[7][14]_i_107_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.007 r  alum/divider/D_registers_q_reg[7][14]_i_92/CO[3]
                         net (fo=1, routed)           0.000    59.007    alum/divider/D_registers_q_reg[7][14]_i_92_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.121 r  alum/divider/D_registers_q_reg[7][14]_i_80/CO[3]
                         net (fo=1, routed)           0.000    59.121    alum/divider/D_registers_q_reg[7][14]_i_80_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.235 r  alum/divider/D_registers_q_reg[7][14]_i_68/CO[3]
                         net (fo=1, routed)           0.000    59.235    alum/divider/D_registers_q_reg[7][14]_i_68_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.349 r  alum/divider/D_registers_q_reg[7][14]_i_55/CO[3]
                         net (fo=1, routed)           0.000    59.349    alum/divider/D_registers_q_reg[7][14]_i_55_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.463 r  alum/divider/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    59.463    alum/divider/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.577 r  alum/divider/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    59.577    alum/divider/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.691 r  alum/divider/D_registers_q_reg[7][14]_i_18/CO[3]
                         net (fo=1, routed)           0.000    59.691    alum/divider/D_registers_q_reg[7][14]_i_18_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.848 r  alum/divider/D_registers_q_reg[7][14]_i_10/CO[1]
                         net (fo=36, routed)          0.851    60.700    alum/divider/d0[14]
    SLICE_X38Y15         LUT3 (Prop_lut3_I0_O)        0.329    61.029 r  alum/divider/D_registers_q[7][13]_i_64/O
                         net (fo=1, routed)           0.000    61.029    alum/divider/D_registers_q[7][13]_i_64_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    61.562 r  alum/divider/D_registers_q_reg[7][13]_i_57/CO[3]
                         net (fo=1, routed)           0.000    61.562    alum/divider/D_registers_q_reg[7][13]_i_57_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.679 r  alum/divider/D_registers_q_reg[7][13]_i_52/CO[3]
                         net (fo=1, routed)           0.000    61.679    alum/divider/D_registers_q_reg[7][13]_i_52_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.796 r  alum/divider/D_registers_q_reg[7][13]_i_47/CO[3]
                         net (fo=1, routed)           0.000    61.796    alum/divider/D_registers_q_reg[7][13]_i_47_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.913 r  alum/divider/D_registers_q_reg[7][13]_i_42/CO[3]
                         net (fo=1, routed)           0.000    61.913    alum/divider/D_registers_q_reg[7][13]_i_42_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.030 r  alum/divider/D_registers_q_reg[7][13]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.030    alum/divider/D_registers_q_reg[7][13]_i_37_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.147 r  alum/divider/D_registers_q_reg[7][13]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.147    alum/divider/D_registers_q_reg[7][13]_i_32_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.264 r  alum/divider/D_registers_q_reg[7][13]_i_27/CO[3]
                         net (fo=1, routed)           0.000    62.264    alum/divider/D_registers_q_reg[7][13]_i_27_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.381 r  alum/divider/D_registers_q_reg[7][13]_i_18/CO[3]
                         net (fo=1, routed)           0.000    62.381    alum/divider/D_registers_q_reg[7][13]_i_18_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.538 r  alum/divider/D_registers_q_reg[7][13]_i_10/CO[1]
                         net (fo=36, routed)          1.077    63.615    alum/divider/d0[13]
    SLICE_X36Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    64.403 r  alum/divider/D_registers_q_reg[7][12]_i_82/CO[3]
                         net (fo=1, routed)           0.000    64.403    alum/divider/D_registers_q_reg[7][12]_i_82_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.517 r  alum/divider/D_registers_q_reg[7][12]_i_75/CO[3]
                         net (fo=1, routed)           0.000    64.517    alum/divider/D_registers_q_reg[7][12]_i_75_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.631 r  alum/divider/D_registers_q_reg[7][12]_i_65/CO[3]
                         net (fo=1, routed)           0.000    64.631    alum/divider/D_registers_q_reg[7][12]_i_65_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.745 r  alum/divider/D_registers_q_reg[7][12]_i_53/CO[3]
                         net (fo=1, routed)           0.000    64.745    alum/divider/D_registers_q_reg[7][12]_i_53_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.859 r  alum/divider/D_registers_q_reg[7][12]_i_41/CO[3]
                         net (fo=1, routed)           0.000    64.859    alum/divider/D_registers_q_reg[7][12]_i_41_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.973 r  alum/divider/D_registers_q_reg[7][12]_i_29/CO[3]
                         net (fo=1, routed)           0.000    64.973    alum/divider/D_registers_q_reg[7][12]_i_29_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.087 r  alum/divider/D_registers_q_reg[7][12]_i_22/CO[3]
                         net (fo=1, routed)           0.000    65.087    alum/divider/D_registers_q_reg[7][12]_i_22_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.201 r  alum/divider/D_registers_q_reg[7][12]_i_16/CO[3]
                         net (fo=1, routed)           0.009    65.210    alum/divider/D_registers_q_reg[7][12]_i_16_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.367 r  alum/divider/D_registers_q_reg[7][12]_i_10/CO[1]
                         net (fo=36, routed)          0.805    66.171    alum/divider/d0[12]
    SLICE_X37Y18         LUT3 (Prop_lut3_I0_O)        0.329    66.500 r  alum/divider/D_registers_q[7][11]_i_89/O
                         net (fo=1, routed)           0.000    66.500    alum/divider/D_registers_q[7][11]_i_89_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    67.050 r  alum/divider/D_registers_q_reg[7][11]_i_81/CO[3]
                         net (fo=1, routed)           0.000    67.050    alum/divider/D_registers_q_reg[7][11]_i_81_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.164 r  alum/divider/D_registers_q_reg[7][11]_i_71/CO[3]
                         net (fo=1, routed)           0.000    67.164    alum/divider/D_registers_q_reg[7][11]_i_71_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.278 r  alum/divider/D_registers_q_reg[7][11]_i_61/CO[3]
                         net (fo=1, routed)           0.000    67.278    alum/divider/D_registers_q_reg[7][11]_i_61_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.392 r  alum/divider/D_registers_q_reg[7][11]_i_52/CO[3]
                         net (fo=1, routed)           0.000    67.392    alum/divider/D_registers_q_reg[7][11]_i_52_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.506 r  alum/divider/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    67.506    alum/divider/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.620 r  alum/divider/D_registers_q_reg[7][11]_i_29/CO[3]
                         net (fo=1, routed)           0.000    67.620    alum/divider/D_registers_q_reg[7][11]_i_29_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.734 r  alum/divider/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.009    67.743    alum/divider/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.857 r  alum/divider/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    67.857    alum/divider/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.014 r  alum/divider/D_registers_q_reg[7][11]_i_10/CO[1]
                         net (fo=36, routed)          0.783    68.798    alum/divider/d0[11]
    SLICE_X35Y22         LUT3 (Prop_lut3_I0_O)        0.329    69.127 r  alum/divider/D_registers_q[7][10]_i_87/O
                         net (fo=1, routed)           0.000    69.127    alum/divider/D_registers_q[7][10]_i_87_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    69.677 r  alum/divider/D_registers_q_reg[7][10]_i_80/CO[3]
                         net (fo=1, routed)           0.000    69.677    alum/divider/D_registers_q_reg[7][10]_i_80_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.791 r  alum/divider/D_registers_q_reg[7][10]_i_74/CO[3]
                         net (fo=1, routed)           0.000    69.791    alum/divider/D_registers_q_reg[7][10]_i_74_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.905 r  alum/divider/D_registers_q_reg[7][10]_i_64/CO[3]
                         net (fo=1, routed)           0.009    69.914    alum/divider/D_registers_q_reg[7][10]_i_64_n_0
    SLICE_X35Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.028 r  alum/divider/D_registers_q_reg[7][10]_i_57/CO[3]
                         net (fo=1, routed)           0.000    70.028    alum/divider/D_registers_q_reg[7][10]_i_57_n_0
    SLICE_X35Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.142 r  alum/divider/D_registers_q_reg[7][10]_i_45/CO[3]
                         net (fo=1, routed)           0.000    70.142    alum/divider/D_registers_q_reg[7][10]_i_45_n_0
    SLICE_X35Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.256 r  alum/divider/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    70.256    alum/divider/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X35Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.370 r  alum/divider/D_registers_q_reg[7][10]_i_24/CO[3]
                         net (fo=1, routed)           0.000    70.370    alum/divider/D_registers_q_reg[7][10]_i_24_n_0
    SLICE_X35Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.484 r  alum/divider/D_registers_q_reg[7][10]_i_17/CO[3]
                         net (fo=1, routed)           0.000    70.484    alum/divider/D_registers_q_reg[7][10]_i_17_n_0
    SLICE_X35Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    70.641 r  alum/divider/D_registers_q_reg[7][10]_i_10/CO[1]
                         net (fo=36, routed)          0.856    71.497    alum/divider/d0[10]
    SLICE_X34Y26         LUT3 (Prop_lut3_I0_O)        0.329    71.826 r  alum/divider/D_registers_q[7][1]_i_234/O
                         net (fo=1, routed)           0.000    71.826    alum/divider/D_registers_q[7][1]_i_234_n_0
    SLICE_X34Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    72.359 r  alum/divider/D_registers_q_reg[7][1]_i_203/CO[3]
                         net (fo=1, routed)           0.000    72.359    alum/divider/D_registers_q_reg[7][1]_i_203_n_0
    SLICE_X34Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.476 r  alum/divider/D_registers_q_reg[7][9]_i_68/CO[3]
                         net (fo=1, routed)           0.000    72.476    alum/divider/D_registers_q_reg[7][9]_i_68_n_0
    SLICE_X34Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.593 r  alum/divider/D_registers_q_reg[7][9]_i_62/CO[3]
                         net (fo=1, routed)           0.000    72.593    alum/divider/D_registers_q_reg[7][9]_i_62_n_0
    SLICE_X34Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.710 r  alum/divider/D_registers_q_reg[7][9]_i_52/CO[3]
                         net (fo=1, routed)           0.000    72.710    alum/divider/D_registers_q_reg[7][9]_i_52_n_0
    SLICE_X34Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.827 r  alum/divider/D_registers_q_reg[7][9]_i_42/CO[3]
                         net (fo=1, routed)           0.000    72.827    alum/divider/D_registers_q_reg[7][9]_i_42_n_0
    SLICE_X34Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.944 r  alum/divider/D_registers_q_reg[7][9]_i_33/CO[3]
                         net (fo=1, routed)           0.000    72.944    alum/divider/D_registers_q_reg[7][9]_i_33_n_0
    SLICE_X34Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.061 r  alum/divider/D_registers_q_reg[7][9]_i_24/CO[3]
                         net (fo=1, routed)           0.000    73.061    alum/divider/D_registers_q_reg[7][9]_i_24_n_0
    SLICE_X34Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.178 r  alum/divider/D_registers_q_reg[7][9]_i_18/CO[3]
                         net (fo=1, routed)           0.000    73.178    alum/divider/D_registers_q_reg[7][9]_i_18_n_0
    SLICE_X34Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    73.335 r  alum/divider/D_registers_q_reg[7][9]_i_10/CO[1]
                         net (fo=36, routed)          0.709    74.044    alum/divider/d0[9]
    SLICE_X35Y31         LUT3 (Prop_lut3_I0_O)        0.332    74.376 r  alum/divider/D_registers_q[7][1]_i_231/O
                         net (fo=1, routed)           0.000    74.376    alum/divider/D_registers_q[7][1]_i_231_n_0
    SLICE_X35Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    74.926 r  alum/divider/D_registers_q_reg[7][1]_i_198/CO[3]
                         net (fo=1, routed)           0.000    74.926    alum/divider/D_registers_q_reg[7][1]_i_198_n_0
    SLICE_X35Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.040 r  alum/divider/D_registers_q_reg[7][1]_i_162/CO[3]
                         net (fo=1, routed)           0.000    75.040    alum/divider/D_registers_q_reg[7][1]_i_162_n_0
    SLICE_X35Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.154 r  alum/divider/D_registers_q_reg[7][8]_i_56/CO[3]
                         net (fo=1, routed)           0.000    75.154    alum/divider/D_registers_q_reg[7][8]_i_56_n_0
    SLICE_X35Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.268 r  alum/divider/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    75.268    alum/divider/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X35Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.382 r  alum/divider/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    75.382    alum/divider/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X35Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.496 r  alum/divider/D_registers_q_reg[7][8]_i_34/CO[3]
                         net (fo=1, routed)           0.000    75.496    alum/divider/D_registers_q_reg[7][8]_i_34_n_0
    SLICE_X35Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.610 r  alum/divider/D_registers_q_reg[7][8]_i_26/CO[3]
                         net (fo=1, routed)           0.000    75.610    alum/divider/D_registers_q_reg[7][8]_i_26_n_0
    SLICE_X35Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.724 r  alum/divider/D_registers_q_reg[7][8]_i_17/CO[3]
                         net (fo=1, routed)           0.000    75.724    alum/divider/D_registers_q_reg[7][8]_i_17_n_0
    SLICE_X35Y39         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.881 r  alum/divider/D_registers_q_reg[7][8]_i_11/CO[1]
                         net (fo=36, routed)          0.807    76.688    alum/divider/d0[8]
    SLICE_X36Y35         LUT3 (Prop_lut3_I0_O)        0.329    77.017 r  alum/divider/D_registers_q[7][1]_i_228/O
                         net (fo=1, routed)           0.000    77.017    alum/divider/D_registers_q[7][1]_i_228_n_0
    SLICE_X36Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    77.567 r  alum/divider/D_registers_q_reg[7][1]_i_193/CO[3]
                         net (fo=1, routed)           0.000    77.567    alum/divider/D_registers_q_reg[7][1]_i_193_n_0
    SLICE_X36Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.681 r  alum/divider/D_registers_q_reg[7][1]_i_157/CO[3]
                         net (fo=1, routed)           0.000    77.681    alum/divider/D_registers_q_reg[7][1]_i_157_n_0
    SLICE_X36Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.795 r  alum/divider/D_registers_q_reg[7][1]_i_126/CO[3]
                         net (fo=1, routed)           0.000    77.795    alum/divider/D_registers_q_reg[7][1]_i_126_n_0
    SLICE_X36Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.909 r  alum/divider/D_registers_q_reg[7][7]_i_50/CO[3]
                         net (fo=1, routed)           0.000    77.909    alum/divider/D_registers_q_reg[7][7]_i_50_n_0
    SLICE_X36Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.023 r  alum/divider/D_registers_q_reg[7][7]_i_45/CO[3]
                         net (fo=1, routed)           0.000    78.023    alum/divider/D_registers_q_reg[7][7]_i_45_n_0
    SLICE_X36Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.137 r  alum/divider/D_registers_q_reg[7][7]_i_39/CO[3]
                         net (fo=1, routed)           0.000    78.137    alum/divider/D_registers_q_reg[7][7]_i_39_n_0
    SLICE_X36Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.251 r  alum/divider/D_registers_q_reg[7][7]_i_29/CO[3]
                         net (fo=1, routed)           0.000    78.251    alum/divider/D_registers_q_reg[7][7]_i_29_n_0
    SLICE_X36Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.365 r  alum/divider/D_registers_q_reg[7][7]_i_21/CO[3]
                         net (fo=1, routed)           0.000    78.365    alum/divider/D_registers_q_reg[7][7]_i_21_n_0
    SLICE_X36Y43         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    78.522 r  alum/divider/D_registers_q_reg[7][7]_i_11/CO[1]
                         net (fo=36, routed)          0.906    79.427    alum/divider/d0[7]
    SLICE_X34Y39         LUT3 (Prop_lut3_I0_O)        0.329    79.756 r  alum/divider/D_registers_q[7][1]_i_196/O
                         net (fo=1, routed)           0.000    79.756    alum/divider/D_registers_q[7][1]_i_196_n_0
    SLICE_X34Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    80.289 r  alum/divider/D_registers_q_reg[7][1]_i_152/CO[3]
                         net (fo=1, routed)           0.000    80.289    alum/divider/D_registers_q_reg[7][1]_i_152_n_0
    SLICE_X34Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.406 r  alum/divider/D_registers_q_reg[7][1]_i_121/CO[3]
                         net (fo=1, routed)           0.000    80.406    alum/divider/D_registers_q_reg[7][1]_i_121_n_0
    SLICE_X34Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.523 r  alum/divider/D_registers_q_reg[7][1]_i_95/CO[3]
                         net (fo=1, routed)           0.000    80.523    alum/divider/D_registers_q_reg[7][1]_i_95_n_0
    SLICE_X34Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.640 r  alum/divider/D_registers_q_reg[7][6]_i_42/CO[3]
                         net (fo=1, routed)           0.000    80.640    alum/divider/D_registers_q_reg[7][6]_i_42_n_0
    SLICE_X34Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.757 r  alum/divider/D_registers_q_reg[7][6]_i_37/CO[3]
                         net (fo=1, routed)           0.000    80.757    alum/divider/D_registers_q_reg[7][6]_i_37_n_0
    SLICE_X34Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.874 r  alum/divider/D_registers_q_reg[7][6]_i_27/CO[3]
                         net (fo=1, routed)           0.000    80.874    alum/divider/D_registers_q_reg[7][6]_i_27_n_0
    SLICE_X34Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.991 r  alum/divider/D_registers_q_reg[7][6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    80.991    alum/divider/D_registers_q_reg[7][6]_i_21_n_0
    SLICE_X34Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    81.148 r  alum/divider/D_registers_q_reg[7][6]_i_12/CO[1]
                         net (fo=36, routed)          0.879    82.027    alum/divider/d0[6]
    SLICE_X33Y38         LUT3 (Prop_lut3_I0_O)        0.332    82.359 r  alum/divider/D_registers_q[7][1]_i_222/O
                         net (fo=1, routed)           0.000    82.359    alum/divider/D_registers_q[7][1]_i_222_n_0
    SLICE_X33Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    82.909 r  alum/divider/D_registers_q_reg[7][1]_i_183/CO[3]
                         net (fo=1, routed)           0.000    82.909    alum/divider/D_registers_q_reg[7][1]_i_183_n_0
    SLICE_X33Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.023 r  alum/divider/D_registers_q_reg[7][1]_i_147/CO[3]
                         net (fo=1, routed)           0.000    83.023    alum/divider/D_registers_q_reg[7][1]_i_147_n_0
    SLICE_X33Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.137 r  alum/divider/D_registers_q_reg[7][1]_i_116/CO[3]
                         net (fo=1, routed)           0.000    83.137    alum/divider/D_registers_q_reg[7][1]_i_116_n_0
    SLICE_X33Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.251 r  alum/divider/D_registers_q_reg[7][1]_i_90/CO[3]
                         net (fo=1, routed)           0.000    83.251    alum/divider/D_registers_q_reg[7][1]_i_90_n_0
    SLICE_X33Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.365 r  alum/divider/D_registers_q_reg[7][1]_i_69/CO[3]
                         net (fo=1, routed)           0.000    83.365    alum/divider/D_registers_q_reg[7][1]_i_69_n_0
    SLICE_X33Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.479 r  alum/divider/D_registers_q_reg[7][5]_i_32/CO[3]
                         net (fo=1, routed)           0.000    83.479    alum/divider/D_registers_q_reg[7][5]_i_32_n_0
    SLICE_X33Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.593 r  alum/divider/D_registers_q_reg[7][5]_i_26/CO[3]
                         net (fo=1, routed)           0.000    83.593    alum/divider/D_registers_q_reg[7][5]_i_26_n_0
    SLICE_X33Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.707 r  alum/divider/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    83.707    alum/divider/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X33Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.864 r  alum/divider/D_registers_q_reg[7][5]_i_12/CO[1]
                         net (fo=36, routed)          0.827    84.692    alum/divider/d0[5]
    SLICE_X31Y41         LUT3 (Prop_lut3_I0_O)        0.329    85.021 r  alum/divider/D_registers_q[7][1]_i_219/O
                         net (fo=1, routed)           0.000    85.021    alum/divider/D_registers_q[7][1]_i_219_n_0
    SLICE_X31Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    85.571 r  alum/divider/D_registers_q_reg[7][1]_i_178/CO[3]
                         net (fo=1, routed)           0.000    85.571    alum/divider/D_registers_q_reg[7][1]_i_178_n_0
    SLICE_X31Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.685 r  alum/divider/D_registers_q_reg[7][1]_i_142/CO[3]
                         net (fo=1, routed)           0.000    85.685    alum/divider/D_registers_q_reg[7][1]_i_142_n_0
    SLICE_X31Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.799 r  alum/divider/D_registers_q_reg[7][1]_i_111/CO[3]
                         net (fo=1, routed)           0.000    85.799    alum/divider/D_registers_q_reg[7][1]_i_111_n_0
    SLICE_X31Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.913 r  alum/divider/D_registers_q_reg[7][1]_i_85/CO[3]
                         net (fo=1, routed)           0.000    85.913    alum/divider/D_registers_q_reg[7][1]_i_85_n_0
    SLICE_X31Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.027 r  alum/divider/D_registers_q_reg[7][1]_i_64/CO[3]
                         net (fo=1, routed)           0.000    86.027    alum/divider/D_registers_q_reg[7][1]_i_64_n_0
    SLICE_X31Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.141 r  alum/divider/D_registers_q_reg[7][1]_i_48/CO[3]
                         net (fo=1, routed)           0.000    86.141    alum/divider/D_registers_q_reg[7][1]_i_48_n_0
    SLICE_X31Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.255 r  alum/divider/D_registers_q_reg[7][4]_i_25/CO[3]
                         net (fo=1, routed)           0.000    86.255    alum/divider/D_registers_q_reg[7][4]_i_25_n_0
    SLICE_X31Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.369 r  alum/divider/D_registers_q_reg[7][4]_i_16/CO[3]
                         net (fo=1, routed)           0.000    86.369    alum/divider/D_registers_q_reg[7][4]_i_16_n_0
    SLICE_X31Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    86.526 r  alum/divider/D_registers_q_reg[7][4]_i_10/CO[1]
                         net (fo=36, routed)          0.895    87.420    alum/divider/d0[4]
    SLICE_X32Y45         LUT3 (Prop_lut3_I0_O)        0.329    87.749 r  alum/divider/D_registers_q[7][1]_i_181/O
                         net (fo=1, routed)           0.000    87.749    alum/divider/D_registers_q[7][1]_i_181_n_0
    SLICE_X32Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    88.299 r  alum/divider/D_registers_q_reg[7][1]_i_137/CO[3]
                         net (fo=1, routed)           0.000    88.299    alum/divider/D_registers_q_reg[7][1]_i_137_n_0
    SLICE_X32Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.413 r  alum/divider/D_registers_q_reg[7][1]_i_106/CO[3]
                         net (fo=1, routed)           0.000    88.413    alum/divider/D_registers_q_reg[7][1]_i_106_n_0
    SLICE_X32Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.527 r  alum/divider/D_registers_q_reg[7][1]_i_80/CO[3]
                         net (fo=1, routed)           0.000    88.527    alum/divider/D_registers_q_reg[7][1]_i_80_n_0
    SLICE_X32Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.641 r  alum/divider/D_registers_q_reg[7][1]_i_59/CO[3]
                         net (fo=1, routed)           0.000    88.641    alum/divider/D_registers_q_reg[7][1]_i_59_n_0
    SLICE_X32Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.755 r  alum/divider/D_registers_q_reg[7][1]_i_43/CO[3]
                         net (fo=1, routed)           0.001    88.756    alum/divider/D_registers_q_reg[7][1]_i_43_n_0
    SLICE_X32Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.870 r  alum/divider/D_registers_q_reg[7][1]_i_32/CO[3]
                         net (fo=1, routed)           0.000    88.870    alum/divider/D_registers_q_reg[7][1]_i_32_n_0
    SLICE_X32Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.984 r  alum/divider/D_registers_q_reg[7][3]_i_19/CO[3]
                         net (fo=1, routed)           0.000    88.984    alum/divider/D_registers_q_reg[7][3]_i_19_n_0
    SLICE_X32Y52         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    89.141 r  alum/divider/D_registers_q_reg[7][3]_i_13/CO[1]
                         net (fo=36, routed)          0.816    89.958    alum/divider/d0[3]
    SLICE_X33Y47         LUT3 (Prop_lut3_I0_O)        0.329    90.287 r  alum/divider/D_registers_q[7][1]_i_213/O
                         net (fo=1, routed)           0.000    90.287    alum/divider/D_registers_q[7][1]_i_213_n_0
    SLICE_X33Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    90.837 r  alum/divider/D_registers_q_reg[7][1]_i_168/CO[3]
                         net (fo=1, routed)           0.000    90.837    alum/divider/D_registers_q_reg[7][1]_i_168_n_0
    SLICE_X33Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.951 r  alum/divider/D_registers_q_reg[7][1]_i_132/CO[3]
                         net (fo=1, routed)           0.000    90.951    alum/divider/D_registers_q_reg[7][1]_i_132_n_0
    SLICE_X33Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.065 r  alum/divider/D_registers_q_reg[7][1]_i_101/CO[3]
                         net (fo=1, routed)           0.001    91.065    alum/divider/D_registers_q_reg[7][1]_i_101_n_0
    SLICE_X33Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.179 r  alum/divider/D_registers_q_reg[7][1]_i_75/CO[3]
                         net (fo=1, routed)           0.000    91.179    alum/divider/D_registers_q_reg[7][1]_i_75_n_0
    SLICE_X33Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.293 r  alum/divider/D_registers_q_reg[7][1]_i_54/CO[3]
                         net (fo=1, routed)           0.000    91.293    alum/divider/D_registers_q_reg[7][1]_i_54_n_0
    SLICE_X33Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.407 r  alum/divider/D_registers_q_reg[7][1]_i_38/CO[3]
                         net (fo=1, routed)           0.000    91.407    alum/divider/D_registers_q_reg[7][1]_i_38_n_0
    SLICE_X33Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.521 r  alum/divider/D_registers_q_reg[7][1]_i_27/CO[3]
                         net (fo=1, routed)           0.000    91.521    alum/divider/D_registers_q_reg[7][1]_i_27_n_0
    SLICE_X33Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.635 r  alum/divider/D_registers_q_reg[7][1]_i_22/CO[3]
                         net (fo=1, routed)           0.000    91.635    alum/divider/D_registers_q_reg[7][1]_i_22_n_0
    SLICE_X33Y55         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.792 r  alum/divider/D_registers_q_reg[7][2]_i_13/CO[1]
                         net (fo=36, routed)          0.915    92.707    alum/divider/d0[2]
    SLICE_X31Y50         LUT3 (Prop_lut3_I0_O)        0.329    93.036 r  alum/divider/D_registers_q[7][1]_i_210/O
                         net (fo=1, routed)           0.000    93.036    alum/divider/D_registers_q[7][1]_i_210_n_0
    SLICE_X31Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    93.586 r  alum/divider/D_registers_q_reg[7][1]_i_167/CO[3]
                         net (fo=1, routed)           0.000    93.586    alum/divider/D_registers_q_reg[7][1]_i_167_n_0
    SLICE_X31Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.700 r  alum/divider/D_registers_q_reg[7][1]_i_131/CO[3]
                         net (fo=1, routed)           0.000    93.700    alum/divider/D_registers_q_reg[7][1]_i_131_n_0
    SLICE_X31Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.814 r  alum/divider/D_registers_q_reg[7][1]_i_100/CO[3]
                         net (fo=1, routed)           0.000    93.814    alum/divider/D_registers_q_reg[7][1]_i_100_n_0
    SLICE_X31Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.928 r  alum/divider/D_registers_q_reg[7][1]_i_74/CO[3]
                         net (fo=1, routed)           0.000    93.928    alum/divider/D_registers_q_reg[7][1]_i_74_n_0
    SLICE_X31Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.042 r  alum/divider/D_registers_q_reg[7][1]_i_53/CO[3]
                         net (fo=1, routed)           0.000    94.042    alum/divider/D_registers_q_reg[7][1]_i_53_n_0
    SLICE_X31Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.156 r  alum/divider/D_registers_q_reg[7][1]_i_37/CO[3]
                         net (fo=1, routed)           0.000    94.156    alum/divider/D_registers_q_reg[7][1]_i_37_n_0
    SLICE_X31Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.270 r  alum/divider/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000    94.270    alum/divider/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X31Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.384 r  alum/divider/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000    94.384    alum/divider/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X31Y58         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.541 r  alum/divider/D_registers_q_reg[7][1]_i_15/CO[1]
                         net (fo=36, routed)          0.903    95.444    alum/divider/d0[1]
    SLICE_X30Y50         LUT3 (Prop_lut3_I0_O)        0.329    95.773 r  alum/divider/D_registers_q[7][0]_i_65/O
                         net (fo=1, routed)           0.000    95.773    alum/divider/D_registers_q[7][0]_i_65_n_0
    SLICE_X30Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    96.306 r  alum/divider/D_registers_q_reg[7][0]_i_58/CO[3]
                         net (fo=1, routed)           0.000    96.306    alum/divider/D_registers_q_reg[7][0]_i_58_n_0
    SLICE_X30Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.423 r  alum/divider/D_registers_q_reg[7][0]_i_53/CO[3]
                         net (fo=1, routed)           0.000    96.423    alum/divider/D_registers_q_reg[7][0]_i_53_n_0
    SLICE_X30Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.540 r  alum/divider/D_registers_q_reg[7][0]_i_47/CO[3]
                         net (fo=1, routed)           0.000    96.540    alum/divider/D_registers_q_reg[7][0]_i_47_n_0
    SLICE_X30Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.657 r  alum/divider/D_registers_q_reg[7][0]_i_40/CO[3]
                         net (fo=1, routed)           0.000    96.657    alum/divider/D_registers_q_reg[7][0]_i_40_n_0
    SLICE_X30Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.774 r  alum/divider/D_registers_q_reg[7][0]_i_33/CO[3]
                         net (fo=1, routed)           0.000    96.774    alum/divider/D_registers_q_reg[7][0]_i_33_n_0
    SLICE_X30Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.891 r  alum/divider/D_registers_q_reg[7][0]_i_27/CO[3]
                         net (fo=1, routed)           0.000    96.891    alum/divider/D_registers_q_reg[7][0]_i_27_n_0
    SLICE_X30Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.008 r  alum/divider/D_registers_q_reg[7][0]_i_21/CO[3]
                         net (fo=1, routed)           0.000    97.008    alum/divider/D_registers_q_reg[7][0]_i_21_n_0
    SLICE_X30Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.125 r  alum/divider/D_registers_q_reg[7][0]_i_17/CO[3]
                         net (fo=1, routed)           0.000    97.125    alum/divider/D_registers_q_reg[7][0]_i_17_n_0
    SLICE_X30Y58         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.282 f  alum/divider/D_registers_q_reg[7][0]_i_14/CO[1]
                         net (fo=1, routed)           1.012    98.294    sm/d0[0]
    SLICE_X30Y37         LUT3 (Prop_lut3_I1_O)        0.332    98.626 f  sm/D_registers_q[7][0]_i_10/O
                         net (fo=1, routed)           0.706    99.331    sm/D_registers_q[7][0]_i_10_n_0
    SLICE_X31Y26         LUT6 (Prop_lut6_I4_O)        0.124    99.455 f  sm/D_registers_q[7][0]_i_6/O
                         net (fo=1, routed)           0.000    99.455    sm/D_registers_q[7][0]_i_6_n_0
    SLICE_X31Y26         MUXF7 (Prop_muxf7_I0_O)      0.238    99.693 f  sm/D_registers_q_reg[7][0]_i_4/O
                         net (fo=1, routed)           0.000    99.693    sm/D_registers_q_reg[7][0]_i_4_n_0
    SLICE_X31Y26         MUXF8 (Prop_muxf8_I0_O)      0.104    99.797 f  sm/D_registers_q_reg[7][0]_i_3/O
                         net (fo=24, routed)          0.862   100.659    sm/D_registers_q_reg[7][0]_i_5_0[0]
    SLICE_X33Y22         LUT4 (Prop_lut4_I0_O)        0.316   100.975 f  sm/D_states_q[1]_i_28/O
                         net (fo=1, routed)           0.295   101.270    sm/D_states_q[1]_i_28_n_0
    SLICE_X33Y21         LUT6 (Prop_lut6_I3_O)        0.124   101.394 f  sm/D_states_q[1]_i_36/O
                         net (fo=1, routed)           0.000   101.394    sm/D_states_q[1]_i_36_n_0
    SLICE_X33Y21         MUXF7 (Prop_muxf7_I1_O)      0.217   101.611 f  sm/D_states_q_reg[1]_i_27/O
                         net (fo=1, routed)           0.639   102.250    sm/D_states_q_reg[1]_i_27_n_0
    SLICE_X33Y16         LUT6 (Prop_lut6_I0_O)        0.299   102.549 r  sm/D_states_q[1]_i_19/O
                         net (fo=1, routed)           0.454   103.004    sm/D_states_q[1]_i_19_n_0
    SLICE_X35Y14         LUT6 (Prop_lut6_I5_O)        0.124   103.128 r  sm/D_states_q[1]_i_1_comp_1/O
                         net (fo=1, routed)           0.000   103.128    sm/D_states_d__0[1]
    SLICE_X35Y14         FDRE                                         r  sm/D_states_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         1.439    14.844    sm/clk_IBUF_BUFG
    SLICE_X35Y14         FDRE                                         r  sm/D_states_q_reg[1]/C
                         clock pessimism              0.187    15.031    
                         clock uncertainty           -0.035    14.996    
    SLICE_X35Y14         FDRE (Setup_fdre_C_D)        0.031    15.027    sm/D_states_q_reg[1]
  -------------------------------------------------------------------
                         required time                         15.027    
                         arrival time                        -103.128    
  -------------------------------------------------------------------
                         slack                                -88.101    

Slack (VIOLATED) :        -88.070ns  (required time - arrival time)
  Source:                 display/D_state_q_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sm/D_states_q_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        97.953ns  (logic 60.631ns (61.898%)  route 37.322ns (38.102%))
  Logic Levels:           328  (CARRY4=286 LUT2=1 LUT3=28 LUT4=1 LUT5=1 LUT6=9 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         1.564     5.148    display/clk_IBUF_BUFG
    SLICE_X39Y7          FDRE                                         r  display/D_state_q_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y7          FDRE (Prop_fdre_C_Q)         0.456     5.604 f  display/D_state_q_reg[0]_replica/Q
                         net (fo=1, routed)           0.793     6.397    display/D_state_q[0]_repN
    SLICE_X36Y7          LUT6 (Prop_lut6_I1_O)        0.124     6.521 f  display/D_pixel_idx_q[10]_i_3/O
                         net (fo=17, routed)          0.858     7.379    sm/ram_reg_i_124_1
    SLICE_X38Y7          LUT6 (Prop_lut6_I2_O)        0.124     7.503 r  sm/D_registers_q[7][31]_i_192/O
                         net (fo=1, routed)           0.594     8.097    sm/D_registers_q[7][31]_i_192_n_0
    SLICE_X36Y8          LUT6 (Prop_lut6_I5_O)        0.124     8.221 f  sm/D_registers_q[7][31]_i_155/O
                         net (fo=1, routed)           0.837     9.058    sm/D_registers_q[7][31]_i_155_n_0
    SLICE_X38Y7          LUT6 (Prop_lut6_I0_O)        0.124     9.182 r  sm/D_registers_q[7][31]_i_121/O
                         net (fo=65, routed)          0.969    10.150    sm/M_sm_bsel[0]
    SLICE_X38Y5          LUT5 (Prop_lut5_I3_O)        0.124    10.274 r  sm/D_registers_q[7][10]_i_79/O
                         net (fo=85, routed)          0.712    10.986    L_reg/M_alum_b[0]
    SLICE_X47Y1          LUT4 (Prop_lut4_I3_O)        0.124    11.110 r  L_reg/D_registers_q[7][31]_i_473/O
                         net (fo=1, routed)           0.000    11.110    alum/divider/S[0]
    SLICE_X47Y1          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.642 r  alum/divider/D_registers_q_reg[7][31]_i_423/CO[3]
                         net (fo=1, routed)           0.000    11.642    alum/divider/D_registers_q_reg[7][31]_i_423_n_0
    SLICE_X47Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.756 r  alum/divider/D_registers_q_reg[7][31]_i_384/CO[3]
                         net (fo=1, routed)           0.000    11.756    alum/divider/D_registers_q_reg[7][31]_i_384_n_0
    SLICE_X47Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.870 r  alum/divider/D_registers_q_reg[7][31]_i_343/CO[3]
                         net (fo=1, routed)           0.000    11.870    alum/divider/D_registers_q_reg[7][31]_i_343_n_0
    SLICE_X47Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.984 r  alum/divider/D_registers_q_reg[7][31]_i_309/CO[3]
                         net (fo=1, routed)           0.000    11.984    alum/divider/D_registers_q_reg[7][31]_i_309_n_0
    SLICE_X47Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.098 r  alum/divider/D_registers_q_reg[7][31]_i_272/CO[3]
                         net (fo=1, routed)           0.000    12.098    alum/divider/D_registers_q_reg[7][31]_i_272_n_0
    SLICE_X47Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.212 r  alum/divider/D_registers_q_reg[7][31]_i_244/CO[3]
                         net (fo=1, routed)           0.000    12.212    alum/divider/D_registers_q_reg[7][31]_i_244_n_0
    SLICE_X47Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.326 r  alum/divider/D_registers_q_reg[7][31]_i_214/CO[3]
                         net (fo=1, routed)           0.000    12.326    alum/divider/D_registers_q_reg[7][31]_i_214_n_0
    SLICE_X47Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.440 r  alum/divider/D_registers_q_reg[7][31]_i_183/CO[3]
                         net (fo=1, routed)           0.000    12.440    alum/divider/D_registers_q_reg[7][31]_i_183_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    12.711 r  alum/divider/D_registers_q_reg[7][31]_i_140/CO[0]
                         net (fo=36, routed)          0.944    13.655    alum/divider/d0[31]
    SLICE_X44Y0          LUT3 (Prop_lut3_I0_O)        0.373    14.028 r  alum/divider/D_registers_q[7][30]_i_128/O
                         net (fo=1, routed)           0.000    14.028    alum/divider/D_registers_q[7][30]_i_128_n_0
    SLICE_X44Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.578 r  alum/divider/D_registers_q_reg[7][30]_i_121/CO[3]
                         net (fo=1, routed)           0.000    14.578    alum/divider/D_registers_q_reg[7][30]_i_121_n_0
    SLICE_X44Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.692 r  alum/divider/D_registers_q_reg[7][30]_i_116/CO[3]
                         net (fo=1, routed)           0.000    14.692    alum/divider/D_registers_q_reg[7][30]_i_116_n_0
    SLICE_X44Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.806 r  alum/divider/D_registers_q_reg[7][30]_i_111/CO[3]
                         net (fo=1, routed)           0.000    14.806    alum/divider/D_registers_q_reg[7][30]_i_111_n_0
    SLICE_X44Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.920 r  alum/divider/D_registers_q_reg[7][30]_i_106/CO[3]
                         net (fo=1, routed)           0.000    14.920    alum/divider/D_registers_q_reg[7][30]_i_106_n_0
    SLICE_X44Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.034 r  alum/divider/D_registers_q_reg[7][30]_i_101/CO[3]
                         net (fo=1, routed)           0.000    15.034    alum/divider/D_registers_q_reg[7][30]_i_101_n_0
    SLICE_X44Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.148 r  alum/divider/D_registers_q_reg[7][30]_i_92/CO[3]
                         net (fo=1, routed)           0.000    15.148    alum/divider/D_registers_q_reg[7][30]_i_92_n_0
    SLICE_X44Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.262 r  alum/divider/D_registers_q_reg[7][30]_i_77/CO[3]
                         net (fo=1, routed)           0.000    15.262    alum/divider/D_registers_q_reg[7][30]_i_77_n_0
    SLICE_X44Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.376 r  alum/divider/D_registers_q_reg[7][30]_i_54/CO[3]
                         net (fo=1, routed)           0.000    15.376    alum/divider/D_registers_q_reg[7][30]_i_54_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.533 r  alum/divider/D_registers_q_reg[7][30]_i_30/CO[1]
                         net (fo=36, routed)          0.949    16.482    alum/divider/d0[30]
    SLICE_X43Y0          LUT3 (Prop_lut3_I0_O)        0.329    16.811 r  alum/divider/D_registers_q[7][29]_i_69/O
                         net (fo=1, routed)           0.000    16.811    alum/divider/D_registers_q[7][29]_i_69_n_0
    SLICE_X43Y0          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.212 r  alum/divider/D_registers_q_reg[7][29]_i_64/CO[3]
                         net (fo=1, routed)           0.000    17.212    alum/divider/D_registers_q_reg[7][29]_i_64_n_0
    SLICE_X43Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.326 r  alum/divider/D_registers_q_reg[7][29]_i_59/CO[3]
                         net (fo=1, routed)           0.000    17.326    alum/divider/D_registers_q_reg[7][29]_i_59_n_0
    SLICE_X43Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.440 r  alum/divider/D_registers_q_reg[7][29]_i_54/CO[3]
                         net (fo=1, routed)           0.000    17.440    alum/divider/D_registers_q_reg[7][29]_i_54_n_0
    SLICE_X43Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.554 r  alum/divider/D_registers_q_reg[7][29]_i_49/CO[3]
                         net (fo=1, routed)           0.000    17.554    alum/divider/D_registers_q_reg[7][29]_i_49_n_0
    SLICE_X43Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.668 r  alum/divider/D_registers_q_reg[7][29]_i_44/CO[3]
                         net (fo=1, routed)           0.000    17.668    alum/divider/D_registers_q_reg[7][29]_i_44_n_0
    SLICE_X43Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.782 r  alum/divider/D_registers_q_reg[7][29]_i_39/CO[3]
                         net (fo=1, routed)           0.000    17.782    alum/divider/D_registers_q_reg[7][29]_i_39_n_0
    SLICE_X43Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.896 r  alum/divider/D_registers_q_reg[7][29]_i_34/CO[3]
                         net (fo=1, routed)           0.000    17.896    alum/divider/D_registers_q_reg[7][29]_i_34_n_0
    SLICE_X43Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.010 r  alum/divider/D_registers_q_reg[7][29]_i_29/CO[3]
                         net (fo=1, routed)           0.000    18.010    alum/divider/D_registers_q_reg[7][29]_i_29_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.167 r  alum/divider/D_registers_q_reg[7][29]_i_20/CO[1]
                         net (fo=36, routed)          0.889    19.056    alum/divider/d0[29]
    SLICE_X41Y1          LUT3 (Prop_lut3_I0_O)        0.329    19.385 r  alum/divider/D_registers_q[7][20]_i_312/O
                         net (fo=1, routed)           0.000    19.385    alum/divider/D_registers_q[7][20]_i_312_n_0
    SLICE_X41Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.935 r  alum/divider/D_registers_q_reg[7][20]_i_273/CO[3]
                         net (fo=1, routed)           0.000    19.935    alum/divider/D_registers_q_reg[7][20]_i_273_n_0
    SLICE_X41Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.049 r  alum/divider/D_registers_q_reg[7][28]_i_48/CO[3]
                         net (fo=1, routed)           0.000    20.049    alum/divider/D_registers_q_reg[7][28]_i_48_n_0
    SLICE_X41Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.163 r  alum/divider/D_registers_q_reg[7][28]_i_43/CO[3]
                         net (fo=1, routed)           0.000    20.163    alum/divider/D_registers_q_reg[7][28]_i_43_n_0
    SLICE_X41Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.277 r  alum/divider/D_registers_q_reg[7][28]_i_38/CO[3]
                         net (fo=1, routed)           0.000    20.277    alum/divider/D_registers_q_reg[7][28]_i_38_n_0
    SLICE_X41Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.391 r  alum/divider/D_registers_q_reg[7][28]_i_33/CO[3]
                         net (fo=1, routed)           0.000    20.391    alum/divider/D_registers_q_reg[7][28]_i_33_n_0
    SLICE_X41Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.505 r  alum/divider/D_registers_q_reg[7][28]_i_28/CO[3]
                         net (fo=1, routed)           0.000    20.505    alum/divider/D_registers_q_reg[7][28]_i_28_n_0
    SLICE_X41Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.619 r  alum/divider/D_registers_q_reg[7][28]_i_23/CO[3]
                         net (fo=1, routed)           0.000    20.619    alum/divider/D_registers_q_reg[7][28]_i_23_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.733 r  alum/divider/D_registers_q_reg[7][28]_i_18/CO[3]
                         net (fo=1, routed)           0.000    20.733    alum/divider/D_registers_q_reg[7][28]_i_18_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.890 r  alum/divider/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          0.911    21.801    alum/divider/d0[28]
    SLICE_X39Y1          LUT3 (Prop_lut3_I0_O)        0.329    22.130 r  alum/divider/D_registers_q[7][20]_i_309/O
                         net (fo=1, routed)           0.000    22.130    alum/divider/D_registers_q[7][20]_i_309_n_0
    SLICE_X39Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.680 r  alum/divider/D_registers_q_reg[7][20]_i_268/CO[3]
                         net (fo=1, routed)           0.000    22.680    alum/divider/D_registers_q_reg[7][20]_i_268_n_0
    SLICE_X39Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.794 r  alum/divider/D_registers_q_reg[7][20]_i_222/CO[3]
                         net (fo=1, routed)           0.000    22.794    alum/divider/D_registers_q_reg[7][20]_i_222_n_0
    SLICE_X39Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.908 r  alum/divider/D_registers_q_reg[7][27]_i_66/CO[3]
                         net (fo=1, routed)           0.000    22.908    alum/divider/D_registers_q_reg[7][27]_i_66_n_0
    SLICE_X39Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.022 r  alum/divider/D_registers_q_reg[7][27]_i_61/CO[3]
                         net (fo=1, routed)           0.000    23.022    alum/divider/D_registers_q_reg[7][27]_i_61_n_0
    SLICE_X39Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.136 r  alum/divider/D_registers_q_reg[7][27]_i_56/CO[3]
                         net (fo=1, routed)           0.000    23.136    alum/divider/D_registers_q_reg[7][27]_i_56_n_0
    SLICE_X39Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.250 r  alum/divider/D_registers_q_reg[7][27]_i_50/CO[3]
                         net (fo=1, routed)           0.000    23.250    alum/divider/D_registers_q_reg[7][27]_i_50_n_0
    SLICE_X39Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.364 r  alum/divider/D_registers_q_reg[7][27]_i_35/CO[3]
                         net (fo=1, routed)           0.000    23.364    alum/divider/D_registers_q_reg[7][27]_i_35_n_0
    SLICE_X39Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.478 r  alum/divider/D_registers_q_reg[7][27]_i_23/CO[3]
                         net (fo=1, routed)           0.000    23.478    alum/divider/D_registers_q_reg[7][27]_i_23_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.635 r  alum/divider/D_registers_q_reg[7][27]_i_12/CO[1]
                         net (fo=36, routed)          1.063    24.698    alum/divider/d0[27]
    SLICE_X37Y3          LUT3 (Prop_lut3_I0_O)        0.329    25.027 r  alum/divider/D_registers_q[7][20]_i_306/O
                         net (fo=1, routed)           0.000    25.027    alum/divider/D_registers_q[7][20]_i_306_n_0
    SLICE_X37Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.577 r  alum/divider/D_registers_q_reg[7][20]_i_263/CO[3]
                         net (fo=1, routed)           0.000    25.577    alum/divider/D_registers_q_reg[7][20]_i_263_n_0
    SLICE_X37Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.691 r  alum/divider/D_registers_q_reg[7][20]_i_217/CO[3]
                         net (fo=1, routed)           0.000    25.691    alum/divider/D_registers_q_reg[7][20]_i_217_n_0
    SLICE_X37Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.805 r  alum/divider/D_registers_q_reg[7][20]_i_179/CO[3]
                         net (fo=1, routed)           0.000    25.805    alum/divider/D_registers_q_reg[7][20]_i_179_n_0
    SLICE_X37Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.919 r  alum/divider/D_registers_q_reg[7][26]_i_66/CO[3]
                         net (fo=1, routed)           0.000    25.919    alum/divider/D_registers_q_reg[7][26]_i_66_n_0
    SLICE_X37Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.033 r  alum/divider/D_registers_q_reg[7][26]_i_56/CO[3]
                         net (fo=1, routed)           0.000    26.033    alum/divider/D_registers_q_reg[7][26]_i_56_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.147 r  alum/divider/D_registers_q_reg[7][26]_i_46/CO[3]
                         net (fo=1, routed)           0.000    26.147    alum/divider/D_registers_q_reg[7][26]_i_46_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.261 r  alum/divider/D_registers_q_reg[7][26]_i_33/CO[3]
                         net (fo=1, routed)           0.000    26.261    alum/divider/D_registers_q_reg[7][26]_i_33_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.375 r  alum/divider/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    26.375    alum/divider/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.532 r  alum/divider/D_registers_q_reg[7][26]_i_13/CO[1]
                         net (fo=36, routed)          1.049    27.580    alum/divider/d0[26]
    SLICE_X40Y4          LUT3 (Prop_lut3_I0_O)        0.329    27.909 r  alum/divider/D_registers_q[7][20]_i_303/O
                         net (fo=1, routed)           0.000    27.909    alum/divider/D_registers_q[7][20]_i_303_n_0
    SLICE_X40Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.459 r  alum/divider/D_registers_q_reg[7][20]_i_258/CO[3]
                         net (fo=1, routed)           0.000    28.459    alum/divider/D_registers_q_reg[7][20]_i_258_n_0
    SLICE_X40Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.573 r  alum/divider/D_registers_q_reg[7][20]_i_212/CO[3]
                         net (fo=1, routed)           0.000    28.573    alum/divider/D_registers_q_reg[7][20]_i_212_n_0
    SLICE_X40Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.687 r  alum/divider/D_registers_q_reg[7][20]_i_174/CO[3]
                         net (fo=1, routed)           0.000    28.687    alum/divider/D_registers_q_reg[7][20]_i_174_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.801 r  alum/divider/D_registers_q_reg[7][20]_i_141/CO[3]
                         net (fo=1, routed)           0.000    28.801    alum/divider/D_registers_q_reg[7][20]_i_141_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.915 r  alum/divider/D_registers_q_reg[7][25]_i_52/CO[3]
                         net (fo=1, routed)           0.000    28.915    alum/divider/D_registers_q_reg[7][25]_i_52_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.029 r  alum/divider/D_registers_q_reg[7][25]_i_43/CO[3]
                         net (fo=1, routed)           0.000    29.029    alum/divider/D_registers_q_reg[7][25]_i_43_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.143 r  alum/divider/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.000    29.143    alum/divider/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.257 r  alum/divider/D_registers_q_reg[7][25]_i_21/CO[3]
                         net (fo=1, routed)           0.000    29.257    alum/divider/D_registers_q_reg[7][25]_i_21_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.414 r  alum/divider/D_registers_q_reg[7][25]_i_12/CO[1]
                         net (fo=36, routed)          0.868    30.282    alum/divider/d0[25]
    SLICE_X42Y5          LUT3 (Prop_lut3_I0_O)        0.329    30.611 r  alum/divider/D_registers_q[7][20]_i_300/O
                         net (fo=1, routed)           0.000    30.611    alum/divider/D_registers_q[7][20]_i_300_n_0
    SLICE_X42Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.144 r  alum/divider/D_registers_q_reg[7][20]_i_253/CO[3]
                         net (fo=1, routed)           0.000    31.144    alum/divider/D_registers_q_reg[7][20]_i_253_n_0
    SLICE_X42Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.261 r  alum/divider/D_registers_q_reg[7][20]_i_207/CO[3]
                         net (fo=1, routed)           0.000    31.261    alum/divider/D_registers_q_reg[7][20]_i_207_n_0
    SLICE_X42Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.378 r  alum/divider/D_registers_q_reg[7][20]_i_169/CO[3]
                         net (fo=1, routed)           0.000    31.378    alum/divider/D_registers_q_reg[7][20]_i_169_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.495 r  alum/divider/D_registers_q_reg[7][20]_i_136/CO[3]
                         net (fo=1, routed)           0.000    31.495    alum/divider/D_registers_q_reg[7][20]_i_136_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.612 r  alum/divider/D_registers_q_reg[7][20]_i_106/CO[3]
                         net (fo=1, routed)           0.000    31.612    alum/divider/D_registers_q_reg[7][20]_i_106_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.729 r  alum/divider/D_registers_q_reg[7][24]_i_40/CO[3]
                         net (fo=1, routed)           0.000    31.729    alum/divider/D_registers_q_reg[7][24]_i_40_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.846 r  alum/divider/D_registers_q_reg[7][24]_i_30/CO[3]
                         net (fo=1, routed)           0.000    31.846    alum/divider/D_registers_q_reg[7][24]_i_30_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.963 r  alum/divider/D_registers_q_reg[7][24]_i_20/CO[3]
                         net (fo=1, routed)           0.000    31.963    alum/divider/D_registers_q_reg[7][24]_i_20_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.120 r  alum/divider/D_registers_q_reg[7][24]_i_11/CO[1]
                         net (fo=36, routed)          1.038    33.158    alum/divider/d0[24]
    SLICE_X45Y5          LUT3 (Prop_lut3_I0_O)        0.332    33.490 r  alum/divider/D_registers_q[7][20]_i_297/O
                         net (fo=1, routed)           0.000    33.490    alum/divider/D_registers_q[7][20]_i_297_n_0
    SLICE_X45Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.040 r  alum/divider/D_registers_q_reg[7][20]_i_248/CO[3]
                         net (fo=1, routed)           0.000    34.040    alum/divider/D_registers_q_reg[7][20]_i_248_n_0
    SLICE_X45Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.154 r  alum/divider/D_registers_q_reg[7][20]_i_202/CO[3]
                         net (fo=1, routed)           0.000    34.154    alum/divider/D_registers_q_reg[7][20]_i_202_n_0
    SLICE_X45Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.268 r  alum/divider/D_registers_q_reg[7][20]_i_164/CO[3]
                         net (fo=1, routed)           0.000    34.268    alum/divider/D_registers_q_reg[7][20]_i_164_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.382 r  alum/divider/D_registers_q_reg[7][20]_i_131/CO[3]
                         net (fo=1, routed)           0.000    34.382    alum/divider/D_registers_q_reg[7][20]_i_131_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.496 r  alum/divider/D_registers_q_reg[7][20]_i_101/CO[3]
                         net (fo=1, routed)           0.000    34.496    alum/divider/D_registers_q_reg[7][20]_i_101_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.610 r  alum/divider/D_registers_q_reg[7][20]_i_74/CO[3]
                         net (fo=1, routed)           0.000    34.610    alum/divider/D_registers_q_reg[7][20]_i_74_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.724 r  alum/divider/D_registers_q_reg[7][23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    34.724    alum/divider/D_registers_q_reg[7][23]_i_33_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.838 r  alum/divider/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    34.838    alum/divider/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.995 r  alum/divider/D_registers_q_reg[7][23]_i_13/CO[1]
                         net (fo=36, routed)          0.993    35.988    alum/divider/d0[23]
    SLICE_X46Y5          LUT3 (Prop_lut3_I0_O)        0.329    36.317 r  alum/divider/D_registers_q[7][20]_i_294/O
                         net (fo=1, routed)           0.000    36.317    alum/divider/D_registers_q[7][20]_i_294_n_0
    SLICE_X46Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    36.850 r  alum/divider/D_registers_q_reg[7][20]_i_243/CO[3]
                         net (fo=1, routed)           0.000    36.850    alum/divider/D_registers_q_reg[7][20]_i_243_n_0
    SLICE_X46Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.967 r  alum/divider/D_registers_q_reg[7][20]_i_197/CO[3]
                         net (fo=1, routed)           0.000    36.967    alum/divider/D_registers_q_reg[7][20]_i_197_n_0
    SLICE_X46Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.084 r  alum/divider/D_registers_q_reg[7][20]_i_159/CO[3]
                         net (fo=1, routed)           0.000    37.084    alum/divider/D_registers_q_reg[7][20]_i_159_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.201 r  alum/divider/D_registers_q_reg[7][20]_i_126/CO[3]
                         net (fo=1, routed)           0.000    37.201    alum/divider/D_registers_q_reg[7][20]_i_126_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.318 r  alum/divider/D_registers_q_reg[7][20]_i_96/CO[3]
                         net (fo=1, routed)           0.000    37.318    alum/divider/D_registers_q_reg[7][20]_i_96_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.435 r  alum/divider/D_registers_q_reg[7][20]_i_69/CO[3]
                         net (fo=1, routed)           0.000    37.435    alum/divider/D_registers_q_reg[7][20]_i_69_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.552 r  alum/divider/D_registers_q_reg[7][20]_i_48/CO[3]
                         net (fo=1, routed)           0.000    37.552    alum/divider/D_registers_q_reg[7][20]_i_48_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.669 r  alum/divider/D_registers_q_reg[7][22]_i_21/CO[3]
                         net (fo=1, routed)           0.000    37.669    alum/divider/D_registers_q_reg[7][22]_i_21_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.826 r  alum/divider/D_registers_q_reg[7][22]_i_13/CO[1]
                         net (fo=36, routed)          1.216    39.042    alum/divider/d0[22]
    SLICE_X50Y5          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    39.845 r  alum/divider/D_registers_q_reg[7][20]_i_238/CO[3]
                         net (fo=1, routed)           0.000    39.845    alum/divider/D_registers_q_reg[7][20]_i_238_n_0
    SLICE_X50Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.962 r  alum/divider/D_registers_q_reg[7][20]_i_192/CO[3]
                         net (fo=1, routed)           0.000    39.962    alum/divider/D_registers_q_reg[7][20]_i_192_n_0
    SLICE_X50Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.079 r  alum/divider/D_registers_q_reg[7][20]_i_154/CO[3]
                         net (fo=1, routed)           0.000    40.079    alum/divider/D_registers_q_reg[7][20]_i_154_n_0
    SLICE_X50Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.196 r  alum/divider/D_registers_q_reg[7][20]_i_121/CO[3]
                         net (fo=1, routed)           0.000    40.196    alum/divider/D_registers_q_reg[7][20]_i_121_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.313 r  alum/divider/D_registers_q_reg[7][20]_i_91/CO[3]
                         net (fo=1, routed)           0.000    40.313    alum/divider/D_registers_q_reg[7][20]_i_91_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.430 r  alum/divider/D_registers_q_reg[7][20]_i_64/CO[3]
                         net (fo=1, routed)           0.000    40.430    alum/divider/D_registers_q_reg[7][20]_i_64_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.547 r  alum/divider/D_registers_q_reg[7][20]_i_43/CO[3]
                         net (fo=1, routed)           0.000    40.547    alum/divider/D_registers_q_reg[7][20]_i_43_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.664 r  alum/divider/D_registers_q_reg[7][20]_i_28/CO[3]
                         net (fo=1, routed)           0.000    40.664    alum/divider/D_registers_q_reg[7][20]_i_28_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.821 r  alum/divider/D_registers_q_reg[7][21]_i_12/CO[1]
                         net (fo=36, routed)          0.905    41.726    alum/divider/d0[21]
    SLICE_X49Y9          LUT3 (Prop_lut3_I0_O)        0.332    42.058 r  alum/divider/D_registers_q[7][20]_i_287/O
                         net (fo=1, routed)           0.000    42.058    alum/divider/D_registers_q[7][20]_i_287_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.608 r  alum/divider/D_registers_q_reg[7][20]_i_237/CO[3]
                         net (fo=1, routed)           0.000    42.608    alum/divider/D_registers_q_reg[7][20]_i_237_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.722 r  alum/divider/D_registers_q_reg[7][20]_i_191/CO[3]
                         net (fo=1, routed)           0.000    42.722    alum/divider/D_registers_q_reg[7][20]_i_191_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.836 r  alum/divider/D_registers_q_reg[7][20]_i_153/CO[3]
                         net (fo=1, routed)           0.000    42.836    alum/divider/D_registers_q_reg[7][20]_i_153_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.950 r  alum/divider/D_registers_q_reg[7][20]_i_120/CO[3]
                         net (fo=1, routed)           0.000    42.950    alum/divider/D_registers_q_reg[7][20]_i_120_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.064 r  alum/divider/D_registers_q_reg[7][20]_i_90/CO[3]
                         net (fo=1, routed)           0.000    43.064    alum/divider/D_registers_q_reg[7][20]_i_90_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.178 r  alum/divider/D_registers_q_reg[7][20]_i_63/CO[3]
                         net (fo=1, routed)           0.000    43.178    alum/divider/D_registers_q_reg[7][20]_i_63_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.292 r  alum/divider/D_registers_q_reg[7][20]_i_42/CO[3]
                         net (fo=1, routed)           0.000    43.292    alum/divider/D_registers_q_reg[7][20]_i_42_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.406 r  alum/divider/D_registers_q_reg[7][20]_i_27/CO[3]
                         net (fo=1, routed)           0.000    43.406    alum/divider/D_registers_q_reg[7][20]_i_27_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.563 r  alum/divider/D_registers_q_reg[7][20]_i_10/CO[1]
                         net (fo=36, routed)          0.868    44.431    alum/divider/d0[20]
    SLICE_X48Y13         LUT3 (Prop_lut3_I0_O)        0.329    44.760 r  alum/divider/D_registers_q[7][19]_i_59/O
                         net (fo=1, routed)           0.000    44.760    alum/divider/D_registers_q[7][19]_i_59_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.310 r  alum/divider/D_registers_q_reg[7][19]_i_52/CO[3]
                         net (fo=1, routed)           0.000    45.310    alum/divider/D_registers_q_reg[7][19]_i_52_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.424 r  alum/divider/D_registers_q_reg[7][19]_i_47/CO[3]
                         net (fo=1, routed)           0.000    45.424    alum/divider/D_registers_q_reg[7][19]_i_47_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.538 r  alum/divider/D_registers_q_reg[7][19]_i_42/CO[3]
                         net (fo=1, routed)           0.000    45.538    alum/divider/D_registers_q_reg[7][19]_i_42_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.652 r  alum/divider/D_registers_q_reg[7][19]_i_37/CO[3]
                         net (fo=1, routed)           0.000    45.652    alum/divider/D_registers_q_reg[7][19]_i_37_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.766 r  alum/divider/D_registers_q_reg[7][19]_i_32/CO[3]
                         net (fo=1, routed)           0.000    45.766    alum/divider/D_registers_q_reg[7][19]_i_32_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.880 r  alum/divider/D_registers_q_reg[7][19]_i_27/CO[3]
                         net (fo=1, routed)           0.000    45.880    alum/divider/D_registers_q_reg[7][19]_i_27_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.994 r  alum/divider/D_registers_q_reg[7][19]_i_22/CO[3]
                         net (fo=1, routed)           0.000    45.994    alum/divider/D_registers_q_reg[7][19]_i_22_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.108 r  alum/divider/D_registers_q_reg[7][19]_i_18/CO[3]
                         net (fo=1, routed)           0.000    46.108    alum/divider/D_registers_q_reg[7][19]_i_18_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.265 r  alum/divider/D_registers_q_reg[7][19]_i_11/CO[1]
                         net (fo=36, routed)          1.031    47.296    alum/divider/d0[19]
    SLICE_X47Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    48.081 r  alum/divider/D_registers_q_reg[7][18]_i_91/CO[3]
                         net (fo=1, routed)           0.000    48.081    alum/divider/D_registers_q_reg[7][18]_i_91_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.195 r  alum/divider/D_registers_q_reg[7][18]_i_81/CO[3]
                         net (fo=1, routed)           0.000    48.195    alum/divider/D_registers_q_reg[7][18]_i_81_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.309 r  alum/divider/D_registers_q_reg[7][18]_i_74/CO[3]
                         net (fo=1, routed)           0.000    48.309    alum/divider/D_registers_q_reg[7][18]_i_74_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.423 r  alum/divider/D_registers_q_reg[7][18]_i_64/CO[3]
                         net (fo=1, routed)           0.000    48.423    alum/divider/D_registers_q_reg[7][18]_i_64_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.537 r  alum/divider/D_registers_q_reg[7][18]_i_54/CO[3]
                         net (fo=1, routed)           0.000    48.537    alum/divider/D_registers_q_reg[7][18]_i_54_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.651 r  alum/divider/D_registers_q_reg[7][18]_i_47/CO[3]
                         net (fo=1, routed)           0.000    48.651    alum/divider/D_registers_q_reg[7][18]_i_47_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.765 r  alum/divider/D_registers_q_reg[7][18]_i_35/CO[3]
                         net (fo=1, routed)           0.000    48.765    alum/divider/D_registers_q_reg[7][18]_i_35_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.879 r  alum/divider/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    48.879    alum/divider/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.036 r  alum/divider/D_registers_q_reg[7][18]_i_13/CO[1]
                         net (fo=36, routed)          0.854    49.889    alum/divider/d0[18]
    SLICE_X44Y13         LUT3 (Prop_lut3_I0_O)        0.329    50.218 r  alum/divider/D_registers_q[7][17]_i_101/O
                         net (fo=1, routed)           0.000    50.218    alum/divider/D_registers_q[7][17]_i_101_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.768 r  alum/divider/D_registers_q_reg[7][17]_i_89/CO[3]
                         net (fo=1, routed)           0.000    50.768    alum/divider/D_registers_q_reg[7][17]_i_89_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.882 r  alum/divider/D_registers_q_reg[7][17]_i_82/CO[3]
                         net (fo=1, routed)           0.000    50.882    alum/divider/D_registers_q_reg[7][17]_i_82_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.996 r  alum/divider/D_registers_q_reg[7][17]_i_72/CO[3]
                         net (fo=1, routed)           0.000    50.996    alum/divider/D_registers_q_reg[7][17]_i_72_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.110 r  alum/divider/D_registers_q_reg[7][17]_i_62/CO[3]
                         net (fo=1, routed)           0.000    51.110    alum/divider/D_registers_q_reg[7][17]_i_62_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.224 r  alum/divider/D_registers_q_reg[7][17]_i_55/CO[3]
                         net (fo=1, routed)           0.000    51.224    alum/divider/D_registers_q_reg[7][17]_i_55_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.338 r  alum/divider/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    51.338    alum/divider/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.452 r  alum/divider/D_registers_q_reg[7][17]_i_30/CO[3]
                         net (fo=1, routed)           0.000    51.452    alum/divider/D_registers_q_reg[7][17]_i_30_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.566 r  alum/divider/D_registers_q_reg[7][17]_i_20/CO[3]
                         net (fo=1, routed)           0.000    51.566    alum/divider/D_registers_q_reg[7][17]_i_20_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.723 r  alum/divider/D_registers_q_reg[7][17]_i_12/CO[1]
                         net (fo=36, routed)          0.950    52.673    alum/divider/d0[17]
    SLICE_X43Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    53.458 r  alum/divider/D_registers_q_reg[7][16]_i_124/CO[3]
                         net (fo=1, routed)           0.000    53.458    alum/divider/D_registers_q_reg[7][16]_i_124_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.572 r  alum/divider/D_registers_q_reg[7][16]_i_109/CO[3]
                         net (fo=1, routed)           0.000    53.572    alum/divider/D_registers_q_reg[7][16]_i_109_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.686 r  alum/divider/D_registers_q_reg[7][16]_i_97/CO[3]
                         net (fo=1, routed)           0.000    53.686    alum/divider/D_registers_q_reg[7][16]_i_97_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.800 r  alum/divider/D_registers_q_reg[7][16]_i_85/CO[3]
                         net (fo=1, routed)           0.000    53.800    alum/divider/D_registers_q_reg[7][16]_i_85_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.914 r  alum/divider/D_registers_q_reg[7][16]_i_70/CO[3]
                         net (fo=1, routed)           0.000    53.914    alum/divider/D_registers_q_reg[7][16]_i_70_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.028 r  alum/divider/D_registers_q_reg[7][16]_i_56/CO[3]
                         net (fo=1, routed)           0.000    54.028    alum/divider/D_registers_q_reg[7][16]_i_56_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.142 r  alum/divider/D_registers_q_reg[7][16]_i_38/CO[3]
                         net (fo=1, routed)           0.000    54.142    alum/divider/D_registers_q_reg[7][16]_i_38_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.256 r  alum/divider/D_registers_q_reg[7][16]_i_23/CO[3]
                         net (fo=1, routed)           0.000    54.256    alum/divider/D_registers_q_reg[7][16]_i_23_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.413 r  alum/divider/D_registers_q_reg[7][16]_i_13/CO[1]
                         net (fo=36, routed)          0.790    55.203    alum/divider/d0[16]
    SLICE_X41Y14         LUT3 (Prop_lut3_I0_O)        0.329    55.532 r  alum/divider/D_registers_q[7][15]_i_62/O
                         net (fo=1, routed)           0.000    55.532    alum/divider/D_registers_q[7][15]_i_62_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.082 r  alum/divider/D_registers_q_reg[7][15]_i_55/CO[3]
                         net (fo=1, routed)           0.000    56.082    alum/divider/D_registers_q_reg[7][15]_i_55_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.196 r  alum/divider/D_registers_q_reg[7][15]_i_50/CO[3]
                         net (fo=1, routed)           0.000    56.196    alum/divider/D_registers_q_reg[7][15]_i_50_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.310 r  alum/divider/D_registers_q_reg[7][15]_i_45/CO[3]
                         net (fo=1, routed)           0.000    56.310    alum/divider/D_registers_q_reg[7][15]_i_45_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.424 r  alum/divider/D_registers_q_reg[7][15]_i_40/CO[3]
                         net (fo=1, routed)           0.000    56.424    alum/divider/D_registers_q_reg[7][15]_i_40_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.538 r  alum/divider/D_registers_q_reg[7][15]_i_35/CO[3]
                         net (fo=1, routed)           0.000    56.538    alum/divider/D_registers_q_reg[7][15]_i_35_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.652 r  alum/divider/D_registers_q_reg[7][15]_i_30/CO[3]
                         net (fo=1, routed)           0.000    56.652    alum/divider/D_registers_q_reg[7][15]_i_30_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.766 r  alum/divider/D_registers_q_reg[7][15]_i_25/CO[3]
                         net (fo=1, routed)           0.000    56.766    alum/divider/D_registers_q_reg[7][15]_i_25_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.880 r  alum/divider/D_registers_q_reg[7][15]_i_19/CO[3]
                         net (fo=1, routed)           0.000    56.880    alum/divider/D_registers_q_reg[7][15]_i_19_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.037 r  alum/divider/D_registers_q_reg[7][15]_i_11/CO[1]
                         net (fo=36, routed)          0.977    58.014    alum/divider/d0[15]
    SLICE_X39Y14         LUT3 (Prop_lut3_I0_O)        0.329    58.343 r  alum/divider/D_registers_q[7][14]_i_121/O
                         net (fo=1, routed)           0.000    58.343    alum/divider/D_registers_q[7][14]_i_121_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    58.893 r  alum/divider/D_registers_q_reg[7][14]_i_107/CO[3]
                         net (fo=1, routed)           0.000    58.893    alum/divider/D_registers_q_reg[7][14]_i_107_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.007 r  alum/divider/D_registers_q_reg[7][14]_i_92/CO[3]
                         net (fo=1, routed)           0.000    59.007    alum/divider/D_registers_q_reg[7][14]_i_92_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.121 r  alum/divider/D_registers_q_reg[7][14]_i_80/CO[3]
                         net (fo=1, routed)           0.000    59.121    alum/divider/D_registers_q_reg[7][14]_i_80_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.235 r  alum/divider/D_registers_q_reg[7][14]_i_68/CO[3]
                         net (fo=1, routed)           0.000    59.235    alum/divider/D_registers_q_reg[7][14]_i_68_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.349 r  alum/divider/D_registers_q_reg[7][14]_i_55/CO[3]
                         net (fo=1, routed)           0.000    59.349    alum/divider/D_registers_q_reg[7][14]_i_55_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.463 r  alum/divider/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    59.463    alum/divider/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.577 r  alum/divider/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    59.577    alum/divider/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.691 r  alum/divider/D_registers_q_reg[7][14]_i_18/CO[3]
                         net (fo=1, routed)           0.000    59.691    alum/divider/D_registers_q_reg[7][14]_i_18_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.848 r  alum/divider/D_registers_q_reg[7][14]_i_10/CO[1]
                         net (fo=36, routed)          0.851    60.700    alum/divider/d0[14]
    SLICE_X38Y15         LUT3 (Prop_lut3_I0_O)        0.329    61.029 r  alum/divider/D_registers_q[7][13]_i_64/O
                         net (fo=1, routed)           0.000    61.029    alum/divider/D_registers_q[7][13]_i_64_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    61.562 r  alum/divider/D_registers_q_reg[7][13]_i_57/CO[3]
                         net (fo=1, routed)           0.000    61.562    alum/divider/D_registers_q_reg[7][13]_i_57_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.679 r  alum/divider/D_registers_q_reg[7][13]_i_52/CO[3]
                         net (fo=1, routed)           0.000    61.679    alum/divider/D_registers_q_reg[7][13]_i_52_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.796 r  alum/divider/D_registers_q_reg[7][13]_i_47/CO[3]
                         net (fo=1, routed)           0.000    61.796    alum/divider/D_registers_q_reg[7][13]_i_47_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.913 r  alum/divider/D_registers_q_reg[7][13]_i_42/CO[3]
                         net (fo=1, routed)           0.000    61.913    alum/divider/D_registers_q_reg[7][13]_i_42_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.030 r  alum/divider/D_registers_q_reg[7][13]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.030    alum/divider/D_registers_q_reg[7][13]_i_37_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.147 r  alum/divider/D_registers_q_reg[7][13]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.147    alum/divider/D_registers_q_reg[7][13]_i_32_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.264 r  alum/divider/D_registers_q_reg[7][13]_i_27/CO[3]
                         net (fo=1, routed)           0.000    62.264    alum/divider/D_registers_q_reg[7][13]_i_27_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.381 r  alum/divider/D_registers_q_reg[7][13]_i_18/CO[3]
                         net (fo=1, routed)           0.000    62.381    alum/divider/D_registers_q_reg[7][13]_i_18_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.538 r  alum/divider/D_registers_q_reg[7][13]_i_10/CO[1]
                         net (fo=36, routed)          1.077    63.615    alum/divider/d0[13]
    SLICE_X36Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    64.403 r  alum/divider/D_registers_q_reg[7][12]_i_82/CO[3]
                         net (fo=1, routed)           0.000    64.403    alum/divider/D_registers_q_reg[7][12]_i_82_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.517 r  alum/divider/D_registers_q_reg[7][12]_i_75/CO[3]
                         net (fo=1, routed)           0.000    64.517    alum/divider/D_registers_q_reg[7][12]_i_75_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.631 r  alum/divider/D_registers_q_reg[7][12]_i_65/CO[3]
                         net (fo=1, routed)           0.000    64.631    alum/divider/D_registers_q_reg[7][12]_i_65_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.745 r  alum/divider/D_registers_q_reg[7][12]_i_53/CO[3]
                         net (fo=1, routed)           0.000    64.745    alum/divider/D_registers_q_reg[7][12]_i_53_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.859 r  alum/divider/D_registers_q_reg[7][12]_i_41/CO[3]
                         net (fo=1, routed)           0.000    64.859    alum/divider/D_registers_q_reg[7][12]_i_41_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.973 r  alum/divider/D_registers_q_reg[7][12]_i_29/CO[3]
                         net (fo=1, routed)           0.000    64.973    alum/divider/D_registers_q_reg[7][12]_i_29_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.087 r  alum/divider/D_registers_q_reg[7][12]_i_22/CO[3]
                         net (fo=1, routed)           0.000    65.087    alum/divider/D_registers_q_reg[7][12]_i_22_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.201 r  alum/divider/D_registers_q_reg[7][12]_i_16/CO[3]
                         net (fo=1, routed)           0.009    65.210    alum/divider/D_registers_q_reg[7][12]_i_16_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.367 r  alum/divider/D_registers_q_reg[7][12]_i_10/CO[1]
                         net (fo=36, routed)          0.805    66.171    alum/divider/d0[12]
    SLICE_X37Y18         LUT3 (Prop_lut3_I0_O)        0.329    66.500 r  alum/divider/D_registers_q[7][11]_i_89/O
                         net (fo=1, routed)           0.000    66.500    alum/divider/D_registers_q[7][11]_i_89_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    67.050 r  alum/divider/D_registers_q_reg[7][11]_i_81/CO[3]
                         net (fo=1, routed)           0.000    67.050    alum/divider/D_registers_q_reg[7][11]_i_81_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.164 r  alum/divider/D_registers_q_reg[7][11]_i_71/CO[3]
                         net (fo=1, routed)           0.000    67.164    alum/divider/D_registers_q_reg[7][11]_i_71_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.278 r  alum/divider/D_registers_q_reg[7][11]_i_61/CO[3]
                         net (fo=1, routed)           0.000    67.278    alum/divider/D_registers_q_reg[7][11]_i_61_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.392 r  alum/divider/D_registers_q_reg[7][11]_i_52/CO[3]
                         net (fo=1, routed)           0.000    67.392    alum/divider/D_registers_q_reg[7][11]_i_52_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.506 r  alum/divider/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    67.506    alum/divider/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.620 r  alum/divider/D_registers_q_reg[7][11]_i_29/CO[3]
                         net (fo=1, routed)           0.000    67.620    alum/divider/D_registers_q_reg[7][11]_i_29_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.734 r  alum/divider/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.009    67.743    alum/divider/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.857 r  alum/divider/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    67.857    alum/divider/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.014 r  alum/divider/D_registers_q_reg[7][11]_i_10/CO[1]
                         net (fo=36, routed)          0.783    68.798    alum/divider/d0[11]
    SLICE_X35Y22         LUT3 (Prop_lut3_I0_O)        0.329    69.127 r  alum/divider/D_registers_q[7][10]_i_87/O
                         net (fo=1, routed)           0.000    69.127    alum/divider/D_registers_q[7][10]_i_87_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    69.677 r  alum/divider/D_registers_q_reg[7][10]_i_80/CO[3]
                         net (fo=1, routed)           0.000    69.677    alum/divider/D_registers_q_reg[7][10]_i_80_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.791 r  alum/divider/D_registers_q_reg[7][10]_i_74/CO[3]
                         net (fo=1, routed)           0.000    69.791    alum/divider/D_registers_q_reg[7][10]_i_74_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.905 r  alum/divider/D_registers_q_reg[7][10]_i_64/CO[3]
                         net (fo=1, routed)           0.009    69.914    alum/divider/D_registers_q_reg[7][10]_i_64_n_0
    SLICE_X35Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.028 r  alum/divider/D_registers_q_reg[7][10]_i_57/CO[3]
                         net (fo=1, routed)           0.000    70.028    alum/divider/D_registers_q_reg[7][10]_i_57_n_0
    SLICE_X35Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.142 r  alum/divider/D_registers_q_reg[7][10]_i_45/CO[3]
                         net (fo=1, routed)           0.000    70.142    alum/divider/D_registers_q_reg[7][10]_i_45_n_0
    SLICE_X35Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.256 r  alum/divider/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    70.256    alum/divider/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X35Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.370 r  alum/divider/D_registers_q_reg[7][10]_i_24/CO[3]
                         net (fo=1, routed)           0.000    70.370    alum/divider/D_registers_q_reg[7][10]_i_24_n_0
    SLICE_X35Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.484 r  alum/divider/D_registers_q_reg[7][10]_i_17/CO[3]
                         net (fo=1, routed)           0.000    70.484    alum/divider/D_registers_q_reg[7][10]_i_17_n_0
    SLICE_X35Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    70.641 r  alum/divider/D_registers_q_reg[7][10]_i_10/CO[1]
                         net (fo=36, routed)          0.856    71.497    alum/divider/d0[10]
    SLICE_X34Y26         LUT3 (Prop_lut3_I0_O)        0.329    71.826 r  alum/divider/D_registers_q[7][1]_i_234/O
                         net (fo=1, routed)           0.000    71.826    alum/divider/D_registers_q[7][1]_i_234_n_0
    SLICE_X34Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    72.359 r  alum/divider/D_registers_q_reg[7][1]_i_203/CO[3]
                         net (fo=1, routed)           0.000    72.359    alum/divider/D_registers_q_reg[7][1]_i_203_n_0
    SLICE_X34Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.476 r  alum/divider/D_registers_q_reg[7][9]_i_68/CO[3]
                         net (fo=1, routed)           0.000    72.476    alum/divider/D_registers_q_reg[7][9]_i_68_n_0
    SLICE_X34Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.593 r  alum/divider/D_registers_q_reg[7][9]_i_62/CO[3]
                         net (fo=1, routed)           0.000    72.593    alum/divider/D_registers_q_reg[7][9]_i_62_n_0
    SLICE_X34Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.710 r  alum/divider/D_registers_q_reg[7][9]_i_52/CO[3]
                         net (fo=1, routed)           0.000    72.710    alum/divider/D_registers_q_reg[7][9]_i_52_n_0
    SLICE_X34Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.827 r  alum/divider/D_registers_q_reg[7][9]_i_42/CO[3]
                         net (fo=1, routed)           0.000    72.827    alum/divider/D_registers_q_reg[7][9]_i_42_n_0
    SLICE_X34Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.944 r  alum/divider/D_registers_q_reg[7][9]_i_33/CO[3]
                         net (fo=1, routed)           0.000    72.944    alum/divider/D_registers_q_reg[7][9]_i_33_n_0
    SLICE_X34Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.061 r  alum/divider/D_registers_q_reg[7][9]_i_24/CO[3]
                         net (fo=1, routed)           0.000    73.061    alum/divider/D_registers_q_reg[7][9]_i_24_n_0
    SLICE_X34Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.178 r  alum/divider/D_registers_q_reg[7][9]_i_18/CO[3]
                         net (fo=1, routed)           0.000    73.178    alum/divider/D_registers_q_reg[7][9]_i_18_n_0
    SLICE_X34Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    73.335 r  alum/divider/D_registers_q_reg[7][9]_i_10/CO[1]
                         net (fo=36, routed)          0.709    74.044    alum/divider/d0[9]
    SLICE_X35Y31         LUT3 (Prop_lut3_I0_O)        0.332    74.376 r  alum/divider/D_registers_q[7][1]_i_231/O
                         net (fo=1, routed)           0.000    74.376    alum/divider/D_registers_q[7][1]_i_231_n_0
    SLICE_X35Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    74.926 r  alum/divider/D_registers_q_reg[7][1]_i_198/CO[3]
                         net (fo=1, routed)           0.000    74.926    alum/divider/D_registers_q_reg[7][1]_i_198_n_0
    SLICE_X35Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.040 r  alum/divider/D_registers_q_reg[7][1]_i_162/CO[3]
                         net (fo=1, routed)           0.000    75.040    alum/divider/D_registers_q_reg[7][1]_i_162_n_0
    SLICE_X35Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.154 r  alum/divider/D_registers_q_reg[7][8]_i_56/CO[3]
                         net (fo=1, routed)           0.000    75.154    alum/divider/D_registers_q_reg[7][8]_i_56_n_0
    SLICE_X35Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.268 r  alum/divider/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    75.268    alum/divider/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X35Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.382 r  alum/divider/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    75.382    alum/divider/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X35Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.496 r  alum/divider/D_registers_q_reg[7][8]_i_34/CO[3]
                         net (fo=1, routed)           0.000    75.496    alum/divider/D_registers_q_reg[7][8]_i_34_n_0
    SLICE_X35Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.610 r  alum/divider/D_registers_q_reg[7][8]_i_26/CO[3]
                         net (fo=1, routed)           0.000    75.610    alum/divider/D_registers_q_reg[7][8]_i_26_n_0
    SLICE_X35Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.724 r  alum/divider/D_registers_q_reg[7][8]_i_17/CO[3]
                         net (fo=1, routed)           0.000    75.724    alum/divider/D_registers_q_reg[7][8]_i_17_n_0
    SLICE_X35Y39         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.881 r  alum/divider/D_registers_q_reg[7][8]_i_11/CO[1]
                         net (fo=36, routed)          0.807    76.688    alum/divider/d0[8]
    SLICE_X36Y35         LUT3 (Prop_lut3_I0_O)        0.329    77.017 r  alum/divider/D_registers_q[7][1]_i_228/O
                         net (fo=1, routed)           0.000    77.017    alum/divider/D_registers_q[7][1]_i_228_n_0
    SLICE_X36Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    77.567 r  alum/divider/D_registers_q_reg[7][1]_i_193/CO[3]
                         net (fo=1, routed)           0.000    77.567    alum/divider/D_registers_q_reg[7][1]_i_193_n_0
    SLICE_X36Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.681 r  alum/divider/D_registers_q_reg[7][1]_i_157/CO[3]
                         net (fo=1, routed)           0.000    77.681    alum/divider/D_registers_q_reg[7][1]_i_157_n_0
    SLICE_X36Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.795 r  alum/divider/D_registers_q_reg[7][1]_i_126/CO[3]
                         net (fo=1, routed)           0.000    77.795    alum/divider/D_registers_q_reg[7][1]_i_126_n_0
    SLICE_X36Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.909 r  alum/divider/D_registers_q_reg[7][7]_i_50/CO[3]
                         net (fo=1, routed)           0.000    77.909    alum/divider/D_registers_q_reg[7][7]_i_50_n_0
    SLICE_X36Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.023 r  alum/divider/D_registers_q_reg[7][7]_i_45/CO[3]
                         net (fo=1, routed)           0.000    78.023    alum/divider/D_registers_q_reg[7][7]_i_45_n_0
    SLICE_X36Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.137 r  alum/divider/D_registers_q_reg[7][7]_i_39/CO[3]
                         net (fo=1, routed)           0.000    78.137    alum/divider/D_registers_q_reg[7][7]_i_39_n_0
    SLICE_X36Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.251 r  alum/divider/D_registers_q_reg[7][7]_i_29/CO[3]
                         net (fo=1, routed)           0.000    78.251    alum/divider/D_registers_q_reg[7][7]_i_29_n_0
    SLICE_X36Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.365 r  alum/divider/D_registers_q_reg[7][7]_i_21/CO[3]
                         net (fo=1, routed)           0.000    78.365    alum/divider/D_registers_q_reg[7][7]_i_21_n_0
    SLICE_X36Y43         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    78.522 r  alum/divider/D_registers_q_reg[7][7]_i_11/CO[1]
                         net (fo=36, routed)          0.906    79.427    alum/divider/d0[7]
    SLICE_X34Y39         LUT3 (Prop_lut3_I0_O)        0.329    79.756 r  alum/divider/D_registers_q[7][1]_i_196/O
                         net (fo=1, routed)           0.000    79.756    alum/divider/D_registers_q[7][1]_i_196_n_0
    SLICE_X34Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    80.289 r  alum/divider/D_registers_q_reg[7][1]_i_152/CO[3]
                         net (fo=1, routed)           0.000    80.289    alum/divider/D_registers_q_reg[7][1]_i_152_n_0
    SLICE_X34Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.406 r  alum/divider/D_registers_q_reg[7][1]_i_121/CO[3]
                         net (fo=1, routed)           0.000    80.406    alum/divider/D_registers_q_reg[7][1]_i_121_n_0
    SLICE_X34Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.523 r  alum/divider/D_registers_q_reg[7][1]_i_95/CO[3]
                         net (fo=1, routed)           0.000    80.523    alum/divider/D_registers_q_reg[7][1]_i_95_n_0
    SLICE_X34Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.640 r  alum/divider/D_registers_q_reg[7][6]_i_42/CO[3]
                         net (fo=1, routed)           0.000    80.640    alum/divider/D_registers_q_reg[7][6]_i_42_n_0
    SLICE_X34Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.757 r  alum/divider/D_registers_q_reg[7][6]_i_37/CO[3]
                         net (fo=1, routed)           0.000    80.757    alum/divider/D_registers_q_reg[7][6]_i_37_n_0
    SLICE_X34Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.874 r  alum/divider/D_registers_q_reg[7][6]_i_27/CO[3]
                         net (fo=1, routed)           0.000    80.874    alum/divider/D_registers_q_reg[7][6]_i_27_n_0
    SLICE_X34Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.991 r  alum/divider/D_registers_q_reg[7][6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    80.991    alum/divider/D_registers_q_reg[7][6]_i_21_n_0
    SLICE_X34Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    81.148 r  alum/divider/D_registers_q_reg[7][6]_i_12/CO[1]
                         net (fo=36, routed)          0.879    82.027    alum/divider/d0[6]
    SLICE_X33Y38         LUT3 (Prop_lut3_I0_O)        0.332    82.359 r  alum/divider/D_registers_q[7][1]_i_222/O
                         net (fo=1, routed)           0.000    82.359    alum/divider/D_registers_q[7][1]_i_222_n_0
    SLICE_X33Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    82.909 r  alum/divider/D_registers_q_reg[7][1]_i_183/CO[3]
                         net (fo=1, routed)           0.000    82.909    alum/divider/D_registers_q_reg[7][1]_i_183_n_0
    SLICE_X33Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.023 r  alum/divider/D_registers_q_reg[7][1]_i_147/CO[3]
                         net (fo=1, routed)           0.000    83.023    alum/divider/D_registers_q_reg[7][1]_i_147_n_0
    SLICE_X33Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.137 r  alum/divider/D_registers_q_reg[7][1]_i_116/CO[3]
                         net (fo=1, routed)           0.000    83.137    alum/divider/D_registers_q_reg[7][1]_i_116_n_0
    SLICE_X33Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.251 r  alum/divider/D_registers_q_reg[7][1]_i_90/CO[3]
                         net (fo=1, routed)           0.000    83.251    alum/divider/D_registers_q_reg[7][1]_i_90_n_0
    SLICE_X33Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.365 r  alum/divider/D_registers_q_reg[7][1]_i_69/CO[3]
                         net (fo=1, routed)           0.000    83.365    alum/divider/D_registers_q_reg[7][1]_i_69_n_0
    SLICE_X33Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.479 r  alum/divider/D_registers_q_reg[7][5]_i_32/CO[3]
                         net (fo=1, routed)           0.000    83.479    alum/divider/D_registers_q_reg[7][5]_i_32_n_0
    SLICE_X33Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.593 r  alum/divider/D_registers_q_reg[7][5]_i_26/CO[3]
                         net (fo=1, routed)           0.000    83.593    alum/divider/D_registers_q_reg[7][5]_i_26_n_0
    SLICE_X33Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.707 r  alum/divider/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    83.707    alum/divider/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X33Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.864 r  alum/divider/D_registers_q_reg[7][5]_i_12/CO[1]
                         net (fo=36, routed)          0.827    84.692    alum/divider/d0[5]
    SLICE_X31Y41         LUT3 (Prop_lut3_I0_O)        0.329    85.021 r  alum/divider/D_registers_q[7][1]_i_219/O
                         net (fo=1, routed)           0.000    85.021    alum/divider/D_registers_q[7][1]_i_219_n_0
    SLICE_X31Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    85.571 r  alum/divider/D_registers_q_reg[7][1]_i_178/CO[3]
                         net (fo=1, routed)           0.000    85.571    alum/divider/D_registers_q_reg[7][1]_i_178_n_0
    SLICE_X31Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.685 r  alum/divider/D_registers_q_reg[7][1]_i_142/CO[3]
                         net (fo=1, routed)           0.000    85.685    alum/divider/D_registers_q_reg[7][1]_i_142_n_0
    SLICE_X31Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.799 r  alum/divider/D_registers_q_reg[7][1]_i_111/CO[3]
                         net (fo=1, routed)           0.000    85.799    alum/divider/D_registers_q_reg[7][1]_i_111_n_0
    SLICE_X31Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.913 r  alum/divider/D_registers_q_reg[7][1]_i_85/CO[3]
                         net (fo=1, routed)           0.000    85.913    alum/divider/D_registers_q_reg[7][1]_i_85_n_0
    SLICE_X31Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.027 r  alum/divider/D_registers_q_reg[7][1]_i_64/CO[3]
                         net (fo=1, routed)           0.000    86.027    alum/divider/D_registers_q_reg[7][1]_i_64_n_0
    SLICE_X31Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.141 r  alum/divider/D_registers_q_reg[7][1]_i_48/CO[3]
                         net (fo=1, routed)           0.000    86.141    alum/divider/D_registers_q_reg[7][1]_i_48_n_0
    SLICE_X31Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.255 r  alum/divider/D_registers_q_reg[7][4]_i_25/CO[3]
                         net (fo=1, routed)           0.000    86.255    alum/divider/D_registers_q_reg[7][4]_i_25_n_0
    SLICE_X31Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.369 r  alum/divider/D_registers_q_reg[7][4]_i_16/CO[3]
                         net (fo=1, routed)           0.000    86.369    alum/divider/D_registers_q_reg[7][4]_i_16_n_0
    SLICE_X31Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    86.526 r  alum/divider/D_registers_q_reg[7][4]_i_10/CO[1]
                         net (fo=36, routed)          0.895    87.420    alum/divider/d0[4]
    SLICE_X32Y45         LUT3 (Prop_lut3_I0_O)        0.329    87.749 r  alum/divider/D_registers_q[7][1]_i_181/O
                         net (fo=1, routed)           0.000    87.749    alum/divider/D_registers_q[7][1]_i_181_n_0
    SLICE_X32Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    88.299 r  alum/divider/D_registers_q_reg[7][1]_i_137/CO[3]
                         net (fo=1, routed)           0.000    88.299    alum/divider/D_registers_q_reg[7][1]_i_137_n_0
    SLICE_X32Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.413 r  alum/divider/D_registers_q_reg[7][1]_i_106/CO[3]
                         net (fo=1, routed)           0.000    88.413    alum/divider/D_registers_q_reg[7][1]_i_106_n_0
    SLICE_X32Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.527 r  alum/divider/D_registers_q_reg[7][1]_i_80/CO[3]
                         net (fo=1, routed)           0.000    88.527    alum/divider/D_registers_q_reg[7][1]_i_80_n_0
    SLICE_X32Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.641 r  alum/divider/D_registers_q_reg[7][1]_i_59/CO[3]
                         net (fo=1, routed)           0.000    88.641    alum/divider/D_registers_q_reg[7][1]_i_59_n_0
    SLICE_X32Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.755 r  alum/divider/D_registers_q_reg[7][1]_i_43/CO[3]
                         net (fo=1, routed)           0.001    88.756    alum/divider/D_registers_q_reg[7][1]_i_43_n_0
    SLICE_X32Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.870 r  alum/divider/D_registers_q_reg[7][1]_i_32/CO[3]
                         net (fo=1, routed)           0.000    88.870    alum/divider/D_registers_q_reg[7][1]_i_32_n_0
    SLICE_X32Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.984 r  alum/divider/D_registers_q_reg[7][3]_i_19/CO[3]
                         net (fo=1, routed)           0.000    88.984    alum/divider/D_registers_q_reg[7][3]_i_19_n_0
    SLICE_X32Y52         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    89.141 r  alum/divider/D_registers_q_reg[7][3]_i_13/CO[1]
                         net (fo=36, routed)          0.816    89.958    alum/divider/d0[3]
    SLICE_X33Y47         LUT3 (Prop_lut3_I0_O)        0.329    90.287 r  alum/divider/D_registers_q[7][1]_i_213/O
                         net (fo=1, routed)           0.000    90.287    alum/divider/D_registers_q[7][1]_i_213_n_0
    SLICE_X33Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    90.837 r  alum/divider/D_registers_q_reg[7][1]_i_168/CO[3]
                         net (fo=1, routed)           0.000    90.837    alum/divider/D_registers_q_reg[7][1]_i_168_n_0
    SLICE_X33Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.951 r  alum/divider/D_registers_q_reg[7][1]_i_132/CO[3]
                         net (fo=1, routed)           0.000    90.951    alum/divider/D_registers_q_reg[7][1]_i_132_n_0
    SLICE_X33Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.065 r  alum/divider/D_registers_q_reg[7][1]_i_101/CO[3]
                         net (fo=1, routed)           0.001    91.065    alum/divider/D_registers_q_reg[7][1]_i_101_n_0
    SLICE_X33Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.179 r  alum/divider/D_registers_q_reg[7][1]_i_75/CO[3]
                         net (fo=1, routed)           0.000    91.179    alum/divider/D_registers_q_reg[7][1]_i_75_n_0
    SLICE_X33Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.293 r  alum/divider/D_registers_q_reg[7][1]_i_54/CO[3]
                         net (fo=1, routed)           0.000    91.293    alum/divider/D_registers_q_reg[7][1]_i_54_n_0
    SLICE_X33Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.407 r  alum/divider/D_registers_q_reg[7][1]_i_38/CO[3]
                         net (fo=1, routed)           0.000    91.407    alum/divider/D_registers_q_reg[7][1]_i_38_n_0
    SLICE_X33Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.521 r  alum/divider/D_registers_q_reg[7][1]_i_27/CO[3]
                         net (fo=1, routed)           0.000    91.521    alum/divider/D_registers_q_reg[7][1]_i_27_n_0
    SLICE_X33Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.635 r  alum/divider/D_registers_q_reg[7][1]_i_22/CO[3]
                         net (fo=1, routed)           0.000    91.635    alum/divider/D_registers_q_reg[7][1]_i_22_n_0
    SLICE_X33Y55         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.792 r  alum/divider/D_registers_q_reg[7][2]_i_13/CO[1]
                         net (fo=36, routed)          0.915    92.707    alum/divider/d0[2]
    SLICE_X31Y50         LUT3 (Prop_lut3_I0_O)        0.329    93.036 r  alum/divider/D_registers_q[7][1]_i_210/O
                         net (fo=1, routed)           0.000    93.036    alum/divider/D_registers_q[7][1]_i_210_n_0
    SLICE_X31Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    93.586 r  alum/divider/D_registers_q_reg[7][1]_i_167/CO[3]
                         net (fo=1, routed)           0.000    93.586    alum/divider/D_registers_q_reg[7][1]_i_167_n_0
    SLICE_X31Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.700 r  alum/divider/D_registers_q_reg[7][1]_i_131/CO[3]
                         net (fo=1, routed)           0.000    93.700    alum/divider/D_registers_q_reg[7][1]_i_131_n_0
    SLICE_X31Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.814 r  alum/divider/D_registers_q_reg[7][1]_i_100/CO[3]
                         net (fo=1, routed)           0.000    93.814    alum/divider/D_registers_q_reg[7][1]_i_100_n_0
    SLICE_X31Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.928 r  alum/divider/D_registers_q_reg[7][1]_i_74/CO[3]
                         net (fo=1, routed)           0.000    93.928    alum/divider/D_registers_q_reg[7][1]_i_74_n_0
    SLICE_X31Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.042 r  alum/divider/D_registers_q_reg[7][1]_i_53/CO[3]
                         net (fo=1, routed)           0.000    94.042    alum/divider/D_registers_q_reg[7][1]_i_53_n_0
    SLICE_X31Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.156 r  alum/divider/D_registers_q_reg[7][1]_i_37/CO[3]
                         net (fo=1, routed)           0.000    94.156    alum/divider/D_registers_q_reg[7][1]_i_37_n_0
    SLICE_X31Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.270 r  alum/divider/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000    94.270    alum/divider/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X31Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.384 r  alum/divider/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000    94.384    alum/divider/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X31Y58         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.541 r  alum/divider/D_registers_q_reg[7][1]_i_15/CO[1]
                         net (fo=36, routed)          0.903    95.444    alum/divider/d0[1]
    SLICE_X30Y50         LUT3 (Prop_lut3_I0_O)        0.329    95.773 r  alum/divider/D_registers_q[7][0]_i_65/O
                         net (fo=1, routed)           0.000    95.773    alum/divider/D_registers_q[7][0]_i_65_n_0
    SLICE_X30Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    96.306 r  alum/divider/D_registers_q_reg[7][0]_i_58/CO[3]
                         net (fo=1, routed)           0.000    96.306    alum/divider/D_registers_q_reg[7][0]_i_58_n_0
    SLICE_X30Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.423 r  alum/divider/D_registers_q_reg[7][0]_i_53/CO[3]
                         net (fo=1, routed)           0.000    96.423    alum/divider/D_registers_q_reg[7][0]_i_53_n_0
    SLICE_X30Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.540 r  alum/divider/D_registers_q_reg[7][0]_i_47/CO[3]
                         net (fo=1, routed)           0.000    96.540    alum/divider/D_registers_q_reg[7][0]_i_47_n_0
    SLICE_X30Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.657 r  alum/divider/D_registers_q_reg[7][0]_i_40/CO[3]
                         net (fo=1, routed)           0.000    96.657    alum/divider/D_registers_q_reg[7][0]_i_40_n_0
    SLICE_X30Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.774 r  alum/divider/D_registers_q_reg[7][0]_i_33/CO[3]
                         net (fo=1, routed)           0.000    96.774    alum/divider/D_registers_q_reg[7][0]_i_33_n_0
    SLICE_X30Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.891 r  alum/divider/D_registers_q_reg[7][0]_i_27/CO[3]
                         net (fo=1, routed)           0.000    96.891    alum/divider/D_registers_q_reg[7][0]_i_27_n_0
    SLICE_X30Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.008 r  alum/divider/D_registers_q_reg[7][0]_i_21/CO[3]
                         net (fo=1, routed)           0.000    97.008    alum/divider/D_registers_q_reg[7][0]_i_21_n_0
    SLICE_X30Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.125 r  alum/divider/D_registers_q_reg[7][0]_i_17/CO[3]
                         net (fo=1, routed)           0.000    97.125    alum/divider/D_registers_q_reg[7][0]_i_17_n_0
    SLICE_X30Y58         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.282 f  alum/divider/D_registers_q_reg[7][0]_i_14/CO[1]
                         net (fo=1, routed)           1.012    98.294    sm/d0[0]
    SLICE_X30Y37         LUT3 (Prop_lut3_I1_O)        0.332    98.626 f  sm/D_registers_q[7][0]_i_10/O
                         net (fo=1, routed)           0.706    99.331    sm/D_registers_q[7][0]_i_10_n_0
    SLICE_X31Y26         LUT6 (Prop_lut6_I4_O)        0.124    99.455 f  sm/D_registers_q[7][0]_i_6/O
                         net (fo=1, routed)           0.000    99.455    sm/D_registers_q[7][0]_i_6_n_0
    SLICE_X31Y26         MUXF7 (Prop_muxf7_I0_O)      0.238    99.693 f  sm/D_registers_q_reg[7][0]_i_4/O
                         net (fo=1, routed)           0.000    99.693    sm/D_registers_q_reg[7][0]_i_4_n_0
    SLICE_X31Y26         MUXF8 (Prop_muxf8_I0_O)      0.104    99.797 f  sm/D_registers_q_reg[7][0]_i_3/O
                         net (fo=24, routed)          0.716   100.513    sm/D_registers_q_reg[7][0]_i_5_0[0]
    SLICE_X29Y20         LUT2 (Prop_lut2_I1_O)        0.316   100.829 r  sm/D_states_q[4]_i_22/O
                         net (fo=1, routed)           0.612   101.441    sm/D_states_q[4]_i_22_n_0
    SLICE_X30Y16         LUT6 (Prop_lut6_I0_O)        0.124   101.565 f  sm/D_states_q[4]_i_19/O
                         net (fo=1, routed)           0.446   102.011    sm/D_states_q[4]_i_19_n_0
    SLICE_X30Y13         LUT6 (Prop_lut6_I4_O)        0.124   102.135 r  sm/D_states_q[4]_i_10/O
                         net (fo=1, routed)           0.436   102.571    sm/D_states_q[4]_i_10_n_0
    SLICE_X31Y10         LUT6 (Prop_lut6_I0_O)        0.124   102.695 r  sm/D_states_q[4]_i_3/O
                         net (fo=1, routed)           0.282   102.977    sm/D_states_q[4]_i_3_n_0
    SLICE_X33Y10         LUT6 (Prop_lut6_I1_O)        0.124   103.101 r  sm/D_states_q[4]_i_1/O
                         net (fo=1, routed)           0.000   103.101    sm/D_states_d__0[4]
    SLICE_X33Y10         FDSE                                         r  sm/D_states_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         1.443    14.848    sm/clk_IBUF_BUFG
    SLICE_X33Y10         FDSE                                         r  sm/D_states_q_reg[4]/C
                         clock pessimism              0.187    15.035    
                         clock uncertainty           -0.035    15.000    
    SLICE_X33Y10         FDSE (Setup_fdse_C_D)        0.031    15.031    sm/D_states_q_reg[4]
  -------------------------------------------------------------------
                         required time                         15.031    
                         arrival time                        -103.101    
  -------------------------------------------------------------------
                         slack                                -88.070    

Slack (VIOLATED) :        -88.068ns  (required time - arrival time)
  Source:                 display/D_state_q_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sm/D_states_q_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        97.984ns  (logic 61.117ns (62.375%)  route 36.867ns (37.625%))
  Logic Levels:           329  (CARRY4=286 LUT3=28 LUT4=1 LUT5=1 LUT6=8 MUXF7=3 MUXF8=2)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         1.564     5.148    display/clk_IBUF_BUFG
    SLICE_X39Y7          FDRE                                         r  display/D_state_q_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y7          FDRE (Prop_fdre_C_Q)         0.456     5.604 f  display/D_state_q_reg[0]_replica/Q
                         net (fo=1, routed)           0.793     6.397    display/D_state_q[0]_repN
    SLICE_X36Y7          LUT6 (Prop_lut6_I1_O)        0.124     6.521 f  display/D_pixel_idx_q[10]_i_3/O
                         net (fo=17, routed)          0.858     7.379    sm/ram_reg_i_124_1
    SLICE_X38Y7          LUT6 (Prop_lut6_I2_O)        0.124     7.503 r  sm/D_registers_q[7][31]_i_192/O
                         net (fo=1, routed)           0.594     8.097    sm/D_registers_q[7][31]_i_192_n_0
    SLICE_X36Y8          LUT6 (Prop_lut6_I5_O)        0.124     8.221 f  sm/D_registers_q[7][31]_i_155/O
                         net (fo=1, routed)           0.837     9.058    sm/D_registers_q[7][31]_i_155_n_0
    SLICE_X38Y7          LUT6 (Prop_lut6_I0_O)        0.124     9.182 r  sm/D_registers_q[7][31]_i_121/O
                         net (fo=65, routed)          0.969    10.150    sm/M_sm_bsel[0]
    SLICE_X38Y5          LUT5 (Prop_lut5_I3_O)        0.124    10.274 r  sm/D_registers_q[7][10]_i_79/O
                         net (fo=85, routed)          0.712    10.986    L_reg/M_alum_b[0]
    SLICE_X47Y1          LUT4 (Prop_lut4_I3_O)        0.124    11.110 r  L_reg/D_registers_q[7][31]_i_473/O
                         net (fo=1, routed)           0.000    11.110    alum/divider/S[0]
    SLICE_X47Y1          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.642 r  alum/divider/D_registers_q_reg[7][31]_i_423/CO[3]
                         net (fo=1, routed)           0.000    11.642    alum/divider/D_registers_q_reg[7][31]_i_423_n_0
    SLICE_X47Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.756 r  alum/divider/D_registers_q_reg[7][31]_i_384/CO[3]
                         net (fo=1, routed)           0.000    11.756    alum/divider/D_registers_q_reg[7][31]_i_384_n_0
    SLICE_X47Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.870 r  alum/divider/D_registers_q_reg[7][31]_i_343/CO[3]
                         net (fo=1, routed)           0.000    11.870    alum/divider/D_registers_q_reg[7][31]_i_343_n_0
    SLICE_X47Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.984 r  alum/divider/D_registers_q_reg[7][31]_i_309/CO[3]
                         net (fo=1, routed)           0.000    11.984    alum/divider/D_registers_q_reg[7][31]_i_309_n_0
    SLICE_X47Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.098 r  alum/divider/D_registers_q_reg[7][31]_i_272/CO[3]
                         net (fo=1, routed)           0.000    12.098    alum/divider/D_registers_q_reg[7][31]_i_272_n_0
    SLICE_X47Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.212 r  alum/divider/D_registers_q_reg[7][31]_i_244/CO[3]
                         net (fo=1, routed)           0.000    12.212    alum/divider/D_registers_q_reg[7][31]_i_244_n_0
    SLICE_X47Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.326 r  alum/divider/D_registers_q_reg[7][31]_i_214/CO[3]
                         net (fo=1, routed)           0.000    12.326    alum/divider/D_registers_q_reg[7][31]_i_214_n_0
    SLICE_X47Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.440 r  alum/divider/D_registers_q_reg[7][31]_i_183/CO[3]
                         net (fo=1, routed)           0.000    12.440    alum/divider/D_registers_q_reg[7][31]_i_183_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    12.711 r  alum/divider/D_registers_q_reg[7][31]_i_140/CO[0]
                         net (fo=36, routed)          0.944    13.655    alum/divider/d0[31]
    SLICE_X44Y0          LUT3 (Prop_lut3_I0_O)        0.373    14.028 r  alum/divider/D_registers_q[7][30]_i_128/O
                         net (fo=1, routed)           0.000    14.028    alum/divider/D_registers_q[7][30]_i_128_n_0
    SLICE_X44Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.578 r  alum/divider/D_registers_q_reg[7][30]_i_121/CO[3]
                         net (fo=1, routed)           0.000    14.578    alum/divider/D_registers_q_reg[7][30]_i_121_n_0
    SLICE_X44Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.692 r  alum/divider/D_registers_q_reg[7][30]_i_116/CO[3]
                         net (fo=1, routed)           0.000    14.692    alum/divider/D_registers_q_reg[7][30]_i_116_n_0
    SLICE_X44Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.806 r  alum/divider/D_registers_q_reg[7][30]_i_111/CO[3]
                         net (fo=1, routed)           0.000    14.806    alum/divider/D_registers_q_reg[7][30]_i_111_n_0
    SLICE_X44Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.920 r  alum/divider/D_registers_q_reg[7][30]_i_106/CO[3]
                         net (fo=1, routed)           0.000    14.920    alum/divider/D_registers_q_reg[7][30]_i_106_n_0
    SLICE_X44Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.034 r  alum/divider/D_registers_q_reg[7][30]_i_101/CO[3]
                         net (fo=1, routed)           0.000    15.034    alum/divider/D_registers_q_reg[7][30]_i_101_n_0
    SLICE_X44Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.148 r  alum/divider/D_registers_q_reg[7][30]_i_92/CO[3]
                         net (fo=1, routed)           0.000    15.148    alum/divider/D_registers_q_reg[7][30]_i_92_n_0
    SLICE_X44Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.262 r  alum/divider/D_registers_q_reg[7][30]_i_77/CO[3]
                         net (fo=1, routed)           0.000    15.262    alum/divider/D_registers_q_reg[7][30]_i_77_n_0
    SLICE_X44Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.376 r  alum/divider/D_registers_q_reg[7][30]_i_54/CO[3]
                         net (fo=1, routed)           0.000    15.376    alum/divider/D_registers_q_reg[7][30]_i_54_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.533 r  alum/divider/D_registers_q_reg[7][30]_i_30/CO[1]
                         net (fo=36, routed)          0.949    16.482    alum/divider/d0[30]
    SLICE_X43Y0          LUT3 (Prop_lut3_I0_O)        0.329    16.811 r  alum/divider/D_registers_q[7][29]_i_69/O
                         net (fo=1, routed)           0.000    16.811    alum/divider/D_registers_q[7][29]_i_69_n_0
    SLICE_X43Y0          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.212 r  alum/divider/D_registers_q_reg[7][29]_i_64/CO[3]
                         net (fo=1, routed)           0.000    17.212    alum/divider/D_registers_q_reg[7][29]_i_64_n_0
    SLICE_X43Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.326 r  alum/divider/D_registers_q_reg[7][29]_i_59/CO[3]
                         net (fo=1, routed)           0.000    17.326    alum/divider/D_registers_q_reg[7][29]_i_59_n_0
    SLICE_X43Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.440 r  alum/divider/D_registers_q_reg[7][29]_i_54/CO[3]
                         net (fo=1, routed)           0.000    17.440    alum/divider/D_registers_q_reg[7][29]_i_54_n_0
    SLICE_X43Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.554 r  alum/divider/D_registers_q_reg[7][29]_i_49/CO[3]
                         net (fo=1, routed)           0.000    17.554    alum/divider/D_registers_q_reg[7][29]_i_49_n_0
    SLICE_X43Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.668 r  alum/divider/D_registers_q_reg[7][29]_i_44/CO[3]
                         net (fo=1, routed)           0.000    17.668    alum/divider/D_registers_q_reg[7][29]_i_44_n_0
    SLICE_X43Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.782 r  alum/divider/D_registers_q_reg[7][29]_i_39/CO[3]
                         net (fo=1, routed)           0.000    17.782    alum/divider/D_registers_q_reg[7][29]_i_39_n_0
    SLICE_X43Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.896 r  alum/divider/D_registers_q_reg[7][29]_i_34/CO[3]
                         net (fo=1, routed)           0.000    17.896    alum/divider/D_registers_q_reg[7][29]_i_34_n_0
    SLICE_X43Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.010 r  alum/divider/D_registers_q_reg[7][29]_i_29/CO[3]
                         net (fo=1, routed)           0.000    18.010    alum/divider/D_registers_q_reg[7][29]_i_29_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.167 r  alum/divider/D_registers_q_reg[7][29]_i_20/CO[1]
                         net (fo=36, routed)          0.889    19.056    alum/divider/d0[29]
    SLICE_X41Y1          LUT3 (Prop_lut3_I0_O)        0.329    19.385 r  alum/divider/D_registers_q[7][20]_i_312/O
                         net (fo=1, routed)           0.000    19.385    alum/divider/D_registers_q[7][20]_i_312_n_0
    SLICE_X41Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.935 r  alum/divider/D_registers_q_reg[7][20]_i_273/CO[3]
                         net (fo=1, routed)           0.000    19.935    alum/divider/D_registers_q_reg[7][20]_i_273_n_0
    SLICE_X41Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.049 r  alum/divider/D_registers_q_reg[7][28]_i_48/CO[3]
                         net (fo=1, routed)           0.000    20.049    alum/divider/D_registers_q_reg[7][28]_i_48_n_0
    SLICE_X41Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.163 r  alum/divider/D_registers_q_reg[7][28]_i_43/CO[3]
                         net (fo=1, routed)           0.000    20.163    alum/divider/D_registers_q_reg[7][28]_i_43_n_0
    SLICE_X41Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.277 r  alum/divider/D_registers_q_reg[7][28]_i_38/CO[3]
                         net (fo=1, routed)           0.000    20.277    alum/divider/D_registers_q_reg[7][28]_i_38_n_0
    SLICE_X41Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.391 r  alum/divider/D_registers_q_reg[7][28]_i_33/CO[3]
                         net (fo=1, routed)           0.000    20.391    alum/divider/D_registers_q_reg[7][28]_i_33_n_0
    SLICE_X41Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.505 r  alum/divider/D_registers_q_reg[7][28]_i_28/CO[3]
                         net (fo=1, routed)           0.000    20.505    alum/divider/D_registers_q_reg[7][28]_i_28_n_0
    SLICE_X41Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.619 r  alum/divider/D_registers_q_reg[7][28]_i_23/CO[3]
                         net (fo=1, routed)           0.000    20.619    alum/divider/D_registers_q_reg[7][28]_i_23_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.733 r  alum/divider/D_registers_q_reg[7][28]_i_18/CO[3]
                         net (fo=1, routed)           0.000    20.733    alum/divider/D_registers_q_reg[7][28]_i_18_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.890 r  alum/divider/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          0.911    21.801    alum/divider/d0[28]
    SLICE_X39Y1          LUT3 (Prop_lut3_I0_O)        0.329    22.130 r  alum/divider/D_registers_q[7][20]_i_309/O
                         net (fo=1, routed)           0.000    22.130    alum/divider/D_registers_q[7][20]_i_309_n_0
    SLICE_X39Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.680 r  alum/divider/D_registers_q_reg[7][20]_i_268/CO[3]
                         net (fo=1, routed)           0.000    22.680    alum/divider/D_registers_q_reg[7][20]_i_268_n_0
    SLICE_X39Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.794 r  alum/divider/D_registers_q_reg[7][20]_i_222/CO[3]
                         net (fo=1, routed)           0.000    22.794    alum/divider/D_registers_q_reg[7][20]_i_222_n_0
    SLICE_X39Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.908 r  alum/divider/D_registers_q_reg[7][27]_i_66/CO[3]
                         net (fo=1, routed)           0.000    22.908    alum/divider/D_registers_q_reg[7][27]_i_66_n_0
    SLICE_X39Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.022 r  alum/divider/D_registers_q_reg[7][27]_i_61/CO[3]
                         net (fo=1, routed)           0.000    23.022    alum/divider/D_registers_q_reg[7][27]_i_61_n_0
    SLICE_X39Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.136 r  alum/divider/D_registers_q_reg[7][27]_i_56/CO[3]
                         net (fo=1, routed)           0.000    23.136    alum/divider/D_registers_q_reg[7][27]_i_56_n_0
    SLICE_X39Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.250 r  alum/divider/D_registers_q_reg[7][27]_i_50/CO[3]
                         net (fo=1, routed)           0.000    23.250    alum/divider/D_registers_q_reg[7][27]_i_50_n_0
    SLICE_X39Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.364 r  alum/divider/D_registers_q_reg[7][27]_i_35/CO[3]
                         net (fo=1, routed)           0.000    23.364    alum/divider/D_registers_q_reg[7][27]_i_35_n_0
    SLICE_X39Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.478 r  alum/divider/D_registers_q_reg[7][27]_i_23/CO[3]
                         net (fo=1, routed)           0.000    23.478    alum/divider/D_registers_q_reg[7][27]_i_23_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.635 r  alum/divider/D_registers_q_reg[7][27]_i_12/CO[1]
                         net (fo=36, routed)          1.063    24.698    alum/divider/d0[27]
    SLICE_X37Y3          LUT3 (Prop_lut3_I0_O)        0.329    25.027 r  alum/divider/D_registers_q[7][20]_i_306/O
                         net (fo=1, routed)           0.000    25.027    alum/divider/D_registers_q[7][20]_i_306_n_0
    SLICE_X37Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.577 r  alum/divider/D_registers_q_reg[7][20]_i_263/CO[3]
                         net (fo=1, routed)           0.000    25.577    alum/divider/D_registers_q_reg[7][20]_i_263_n_0
    SLICE_X37Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.691 r  alum/divider/D_registers_q_reg[7][20]_i_217/CO[3]
                         net (fo=1, routed)           0.000    25.691    alum/divider/D_registers_q_reg[7][20]_i_217_n_0
    SLICE_X37Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.805 r  alum/divider/D_registers_q_reg[7][20]_i_179/CO[3]
                         net (fo=1, routed)           0.000    25.805    alum/divider/D_registers_q_reg[7][20]_i_179_n_0
    SLICE_X37Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.919 r  alum/divider/D_registers_q_reg[7][26]_i_66/CO[3]
                         net (fo=1, routed)           0.000    25.919    alum/divider/D_registers_q_reg[7][26]_i_66_n_0
    SLICE_X37Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.033 r  alum/divider/D_registers_q_reg[7][26]_i_56/CO[3]
                         net (fo=1, routed)           0.000    26.033    alum/divider/D_registers_q_reg[7][26]_i_56_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.147 r  alum/divider/D_registers_q_reg[7][26]_i_46/CO[3]
                         net (fo=1, routed)           0.000    26.147    alum/divider/D_registers_q_reg[7][26]_i_46_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.261 r  alum/divider/D_registers_q_reg[7][26]_i_33/CO[3]
                         net (fo=1, routed)           0.000    26.261    alum/divider/D_registers_q_reg[7][26]_i_33_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.375 r  alum/divider/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    26.375    alum/divider/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.532 r  alum/divider/D_registers_q_reg[7][26]_i_13/CO[1]
                         net (fo=36, routed)          1.049    27.580    alum/divider/d0[26]
    SLICE_X40Y4          LUT3 (Prop_lut3_I0_O)        0.329    27.909 r  alum/divider/D_registers_q[7][20]_i_303/O
                         net (fo=1, routed)           0.000    27.909    alum/divider/D_registers_q[7][20]_i_303_n_0
    SLICE_X40Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.459 r  alum/divider/D_registers_q_reg[7][20]_i_258/CO[3]
                         net (fo=1, routed)           0.000    28.459    alum/divider/D_registers_q_reg[7][20]_i_258_n_0
    SLICE_X40Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.573 r  alum/divider/D_registers_q_reg[7][20]_i_212/CO[3]
                         net (fo=1, routed)           0.000    28.573    alum/divider/D_registers_q_reg[7][20]_i_212_n_0
    SLICE_X40Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.687 r  alum/divider/D_registers_q_reg[7][20]_i_174/CO[3]
                         net (fo=1, routed)           0.000    28.687    alum/divider/D_registers_q_reg[7][20]_i_174_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.801 r  alum/divider/D_registers_q_reg[7][20]_i_141/CO[3]
                         net (fo=1, routed)           0.000    28.801    alum/divider/D_registers_q_reg[7][20]_i_141_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.915 r  alum/divider/D_registers_q_reg[7][25]_i_52/CO[3]
                         net (fo=1, routed)           0.000    28.915    alum/divider/D_registers_q_reg[7][25]_i_52_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.029 r  alum/divider/D_registers_q_reg[7][25]_i_43/CO[3]
                         net (fo=1, routed)           0.000    29.029    alum/divider/D_registers_q_reg[7][25]_i_43_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.143 r  alum/divider/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.000    29.143    alum/divider/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.257 r  alum/divider/D_registers_q_reg[7][25]_i_21/CO[3]
                         net (fo=1, routed)           0.000    29.257    alum/divider/D_registers_q_reg[7][25]_i_21_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.414 r  alum/divider/D_registers_q_reg[7][25]_i_12/CO[1]
                         net (fo=36, routed)          0.868    30.282    alum/divider/d0[25]
    SLICE_X42Y5          LUT3 (Prop_lut3_I0_O)        0.329    30.611 r  alum/divider/D_registers_q[7][20]_i_300/O
                         net (fo=1, routed)           0.000    30.611    alum/divider/D_registers_q[7][20]_i_300_n_0
    SLICE_X42Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.144 r  alum/divider/D_registers_q_reg[7][20]_i_253/CO[3]
                         net (fo=1, routed)           0.000    31.144    alum/divider/D_registers_q_reg[7][20]_i_253_n_0
    SLICE_X42Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.261 r  alum/divider/D_registers_q_reg[7][20]_i_207/CO[3]
                         net (fo=1, routed)           0.000    31.261    alum/divider/D_registers_q_reg[7][20]_i_207_n_0
    SLICE_X42Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.378 r  alum/divider/D_registers_q_reg[7][20]_i_169/CO[3]
                         net (fo=1, routed)           0.000    31.378    alum/divider/D_registers_q_reg[7][20]_i_169_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.495 r  alum/divider/D_registers_q_reg[7][20]_i_136/CO[3]
                         net (fo=1, routed)           0.000    31.495    alum/divider/D_registers_q_reg[7][20]_i_136_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.612 r  alum/divider/D_registers_q_reg[7][20]_i_106/CO[3]
                         net (fo=1, routed)           0.000    31.612    alum/divider/D_registers_q_reg[7][20]_i_106_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.729 r  alum/divider/D_registers_q_reg[7][24]_i_40/CO[3]
                         net (fo=1, routed)           0.000    31.729    alum/divider/D_registers_q_reg[7][24]_i_40_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.846 r  alum/divider/D_registers_q_reg[7][24]_i_30/CO[3]
                         net (fo=1, routed)           0.000    31.846    alum/divider/D_registers_q_reg[7][24]_i_30_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.963 r  alum/divider/D_registers_q_reg[7][24]_i_20/CO[3]
                         net (fo=1, routed)           0.000    31.963    alum/divider/D_registers_q_reg[7][24]_i_20_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.120 r  alum/divider/D_registers_q_reg[7][24]_i_11/CO[1]
                         net (fo=36, routed)          1.038    33.158    alum/divider/d0[24]
    SLICE_X45Y5          LUT3 (Prop_lut3_I0_O)        0.332    33.490 r  alum/divider/D_registers_q[7][20]_i_297/O
                         net (fo=1, routed)           0.000    33.490    alum/divider/D_registers_q[7][20]_i_297_n_0
    SLICE_X45Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.040 r  alum/divider/D_registers_q_reg[7][20]_i_248/CO[3]
                         net (fo=1, routed)           0.000    34.040    alum/divider/D_registers_q_reg[7][20]_i_248_n_0
    SLICE_X45Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.154 r  alum/divider/D_registers_q_reg[7][20]_i_202/CO[3]
                         net (fo=1, routed)           0.000    34.154    alum/divider/D_registers_q_reg[7][20]_i_202_n_0
    SLICE_X45Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.268 r  alum/divider/D_registers_q_reg[7][20]_i_164/CO[3]
                         net (fo=1, routed)           0.000    34.268    alum/divider/D_registers_q_reg[7][20]_i_164_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.382 r  alum/divider/D_registers_q_reg[7][20]_i_131/CO[3]
                         net (fo=1, routed)           0.000    34.382    alum/divider/D_registers_q_reg[7][20]_i_131_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.496 r  alum/divider/D_registers_q_reg[7][20]_i_101/CO[3]
                         net (fo=1, routed)           0.000    34.496    alum/divider/D_registers_q_reg[7][20]_i_101_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.610 r  alum/divider/D_registers_q_reg[7][20]_i_74/CO[3]
                         net (fo=1, routed)           0.000    34.610    alum/divider/D_registers_q_reg[7][20]_i_74_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.724 r  alum/divider/D_registers_q_reg[7][23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    34.724    alum/divider/D_registers_q_reg[7][23]_i_33_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.838 r  alum/divider/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    34.838    alum/divider/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.995 r  alum/divider/D_registers_q_reg[7][23]_i_13/CO[1]
                         net (fo=36, routed)          0.993    35.988    alum/divider/d0[23]
    SLICE_X46Y5          LUT3 (Prop_lut3_I0_O)        0.329    36.317 r  alum/divider/D_registers_q[7][20]_i_294/O
                         net (fo=1, routed)           0.000    36.317    alum/divider/D_registers_q[7][20]_i_294_n_0
    SLICE_X46Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    36.850 r  alum/divider/D_registers_q_reg[7][20]_i_243/CO[3]
                         net (fo=1, routed)           0.000    36.850    alum/divider/D_registers_q_reg[7][20]_i_243_n_0
    SLICE_X46Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.967 r  alum/divider/D_registers_q_reg[7][20]_i_197/CO[3]
                         net (fo=1, routed)           0.000    36.967    alum/divider/D_registers_q_reg[7][20]_i_197_n_0
    SLICE_X46Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.084 r  alum/divider/D_registers_q_reg[7][20]_i_159/CO[3]
                         net (fo=1, routed)           0.000    37.084    alum/divider/D_registers_q_reg[7][20]_i_159_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.201 r  alum/divider/D_registers_q_reg[7][20]_i_126/CO[3]
                         net (fo=1, routed)           0.000    37.201    alum/divider/D_registers_q_reg[7][20]_i_126_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.318 r  alum/divider/D_registers_q_reg[7][20]_i_96/CO[3]
                         net (fo=1, routed)           0.000    37.318    alum/divider/D_registers_q_reg[7][20]_i_96_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.435 r  alum/divider/D_registers_q_reg[7][20]_i_69/CO[3]
                         net (fo=1, routed)           0.000    37.435    alum/divider/D_registers_q_reg[7][20]_i_69_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.552 r  alum/divider/D_registers_q_reg[7][20]_i_48/CO[3]
                         net (fo=1, routed)           0.000    37.552    alum/divider/D_registers_q_reg[7][20]_i_48_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.669 r  alum/divider/D_registers_q_reg[7][22]_i_21/CO[3]
                         net (fo=1, routed)           0.000    37.669    alum/divider/D_registers_q_reg[7][22]_i_21_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.826 r  alum/divider/D_registers_q_reg[7][22]_i_13/CO[1]
                         net (fo=36, routed)          1.216    39.042    alum/divider/d0[22]
    SLICE_X50Y5          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    39.845 r  alum/divider/D_registers_q_reg[7][20]_i_238/CO[3]
                         net (fo=1, routed)           0.000    39.845    alum/divider/D_registers_q_reg[7][20]_i_238_n_0
    SLICE_X50Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.962 r  alum/divider/D_registers_q_reg[7][20]_i_192/CO[3]
                         net (fo=1, routed)           0.000    39.962    alum/divider/D_registers_q_reg[7][20]_i_192_n_0
    SLICE_X50Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.079 r  alum/divider/D_registers_q_reg[7][20]_i_154/CO[3]
                         net (fo=1, routed)           0.000    40.079    alum/divider/D_registers_q_reg[7][20]_i_154_n_0
    SLICE_X50Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.196 r  alum/divider/D_registers_q_reg[7][20]_i_121/CO[3]
                         net (fo=1, routed)           0.000    40.196    alum/divider/D_registers_q_reg[7][20]_i_121_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.313 r  alum/divider/D_registers_q_reg[7][20]_i_91/CO[3]
                         net (fo=1, routed)           0.000    40.313    alum/divider/D_registers_q_reg[7][20]_i_91_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.430 r  alum/divider/D_registers_q_reg[7][20]_i_64/CO[3]
                         net (fo=1, routed)           0.000    40.430    alum/divider/D_registers_q_reg[7][20]_i_64_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.547 r  alum/divider/D_registers_q_reg[7][20]_i_43/CO[3]
                         net (fo=1, routed)           0.000    40.547    alum/divider/D_registers_q_reg[7][20]_i_43_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.664 r  alum/divider/D_registers_q_reg[7][20]_i_28/CO[3]
                         net (fo=1, routed)           0.000    40.664    alum/divider/D_registers_q_reg[7][20]_i_28_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.821 r  alum/divider/D_registers_q_reg[7][21]_i_12/CO[1]
                         net (fo=36, routed)          0.905    41.726    alum/divider/d0[21]
    SLICE_X49Y9          LUT3 (Prop_lut3_I0_O)        0.332    42.058 r  alum/divider/D_registers_q[7][20]_i_287/O
                         net (fo=1, routed)           0.000    42.058    alum/divider/D_registers_q[7][20]_i_287_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.608 r  alum/divider/D_registers_q_reg[7][20]_i_237/CO[3]
                         net (fo=1, routed)           0.000    42.608    alum/divider/D_registers_q_reg[7][20]_i_237_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.722 r  alum/divider/D_registers_q_reg[7][20]_i_191/CO[3]
                         net (fo=1, routed)           0.000    42.722    alum/divider/D_registers_q_reg[7][20]_i_191_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.836 r  alum/divider/D_registers_q_reg[7][20]_i_153/CO[3]
                         net (fo=1, routed)           0.000    42.836    alum/divider/D_registers_q_reg[7][20]_i_153_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.950 r  alum/divider/D_registers_q_reg[7][20]_i_120/CO[3]
                         net (fo=1, routed)           0.000    42.950    alum/divider/D_registers_q_reg[7][20]_i_120_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.064 r  alum/divider/D_registers_q_reg[7][20]_i_90/CO[3]
                         net (fo=1, routed)           0.000    43.064    alum/divider/D_registers_q_reg[7][20]_i_90_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.178 r  alum/divider/D_registers_q_reg[7][20]_i_63/CO[3]
                         net (fo=1, routed)           0.000    43.178    alum/divider/D_registers_q_reg[7][20]_i_63_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.292 r  alum/divider/D_registers_q_reg[7][20]_i_42/CO[3]
                         net (fo=1, routed)           0.000    43.292    alum/divider/D_registers_q_reg[7][20]_i_42_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.406 r  alum/divider/D_registers_q_reg[7][20]_i_27/CO[3]
                         net (fo=1, routed)           0.000    43.406    alum/divider/D_registers_q_reg[7][20]_i_27_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.563 r  alum/divider/D_registers_q_reg[7][20]_i_10/CO[1]
                         net (fo=36, routed)          0.868    44.431    alum/divider/d0[20]
    SLICE_X48Y13         LUT3 (Prop_lut3_I0_O)        0.329    44.760 r  alum/divider/D_registers_q[7][19]_i_59/O
                         net (fo=1, routed)           0.000    44.760    alum/divider/D_registers_q[7][19]_i_59_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.310 r  alum/divider/D_registers_q_reg[7][19]_i_52/CO[3]
                         net (fo=1, routed)           0.000    45.310    alum/divider/D_registers_q_reg[7][19]_i_52_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.424 r  alum/divider/D_registers_q_reg[7][19]_i_47/CO[3]
                         net (fo=1, routed)           0.000    45.424    alum/divider/D_registers_q_reg[7][19]_i_47_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.538 r  alum/divider/D_registers_q_reg[7][19]_i_42/CO[3]
                         net (fo=1, routed)           0.000    45.538    alum/divider/D_registers_q_reg[7][19]_i_42_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.652 r  alum/divider/D_registers_q_reg[7][19]_i_37/CO[3]
                         net (fo=1, routed)           0.000    45.652    alum/divider/D_registers_q_reg[7][19]_i_37_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.766 r  alum/divider/D_registers_q_reg[7][19]_i_32/CO[3]
                         net (fo=1, routed)           0.000    45.766    alum/divider/D_registers_q_reg[7][19]_i_32_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.880 r  alum/divider/D_registers_q_reg[7][19]_i_27/CO[3]
                         net (fo=1, routed)           0.000    45.880    alum/divider/D_registers_q_reg[7][19]_i_27_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.994 r  alum/divider/D_registers_q_reg[7][19]_i_22/CO[3]
                         net (fo=1, routed)           0.000    45.994    alum/divider/D_registers_q_reg[7][19]_i_22_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.108 r  alum/divider/D_registers_q_reg[7][19]_i_18/CO[3]
                         net (fo=1, routed)           0.000    46.108    alum/divider/D_registers_q_reg[7][19]_i_18_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.265 r  alum/divider/D_registers_q_reg[7][19]_i_11/CO[1]
                         net (fo=36, routed)          1.031    47.296    alum/divider/d0[19]
    SLICE_X47Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    48.081 r  alum/divider/D_registers_q_reg[7][18]_i_91/CO[3]
                         net (fo=1, routed)           0.000    48.081    alum/divider/D_registers_q_reg[7][18]_i_91_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.195 r  alum/divider/D_registers_q_reg[7][18]_i_81/CO[3]
                         net (fo=1, routed)           0.000    48.195    alum/divider/D_registers_q_reg[7][18]_i_81_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.309 r  alum/divider/D_registers_q_reg[7][18]_i_74/CO[3]
                         net (fo=1, routed)           0.000    48.309    alum/divider/D_registers_q_reg[7][18]_i_74_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.423 r  alum/divider/D_registers_q_reg[7][18]_i_64/CO[3]
                         net (fo=1, routed)           0.000    48.423    alum/divider/D_registers_q_reg[7][18]_i_64_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.537 r  alum/divider/D_registers_q_reg[7][18]_i_54/CO[3]
                         net (fo=1, routed)           0.000    48.537    alum/divider/D_registers_q_reg[7][18]_i_54_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.651 r  alum/divider/D_registers_q_reg[7][18]_i_47/CO[3]
                         net (fo=1, routed)           0.000    48.651    alum/divider/D_registers_q_reg[7][18]_i_47_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.765 r  alum/divider/D_registers_q_reg[7][18]_i_35/CO[3]
                         net (fo=1, routed)           0.000    48.765    alum/divider/D_registers_q_reg[7][18]_i_35_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.879 r  alum/divider/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    48.879    alum/divider/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.036 r  alum/divider/D_registers_q_reg[7][18]_i_13/CO[1]
                         net (fo=36, routed)          0.854    49.889    alum/divider/d0[18]
    SLICE_X44Y13         LUT3 (Prop_lut3_I0_O)        0.329    50.218 r  alum/divider/D_registers_q[7][17]_i_101/O
                         net (fo=1, routed)           0.000    50.218    alum/divider/D_registers_q[7][17]_i_101_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.768 r  alum/divider/D_registers_q_reg[7][17]_i_89/CO[3]
                         net (fo=1, routed)           0.000    50.768    alum/divider/D_registers_q_reg[7][17]_i_89_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.882 r  alum/divider/D_registers_q_reg[7][17]_i_82/CO[3]
                         net (fo=1, routed)           0.000    50.882    alum/divider/D_registers_q_reg[7][17]_i_82_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.996 r  alum/divider/D_registers_q_reg[7][17]_i_72/CO[3]
                         net (fo=1, routed)           0.000    50.996    alum/divider/D_registers_q_reg[7][17]_i_72_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.110 r  alum/divider/D_registers_q_reg[7][17]_i_62/CO[3]
                         net (fo=1, routed)           0.000    51.110    alum/divider/D_registers_q_reg[7][17]_i_62_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.224 r  alum/divider/D_registers_q_reg[7][17]_i_55/CO[3]
                         net (fo=1, routed)           0.000    51.224    alum/divider/D_registers_q_reg[7][17]_i_55_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.338 r  alum/divider/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    51.338    alum/divider/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.452 r  alum/divider/D_registers_q_reg[7][17]_i_30/CO[3]
                         net (fo=1, routed)           0.000    51.452    alum/divider/D_registers_q_reg[7][17]_i_30_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.566 r  alum/divider/D_registers_q_reg[7][17]_i_20/CO[3]
                         net (fo=1, routed)           0.000    51.566    alum/divider/D_registers_q_reg[7][17]_i_20_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.723 r  alum/divider/D_registers_q_reg[7][17]_i_12/CO[1]
                         net (fo=36, routed)          0.950    52.673    alum/divider/d0[17]
    SLICE_X43Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    53.458 r  alum/divider/D_registers_q_reg[7][16]_i_124/CO[3]
                         net (fo=1, routed)           0.000    53.458    alum/divider/D_registers_q_reg[7][16]_i_124_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.572 r  alum/divider/D_registers_q_reg[7][16]_i_109/CO[3]
                         net (fo=1, routed)           0.000    53.572    alum/divider/D_registers_q_reg[7][16]_i_109_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.686 r  alum/divider/D_registers_q_reg[7][16]_i_97/CO[3]
                         net (fo=1, routed)           0.000    53.686    alum/divider/D_registers_q_reg[7][16]_i_97_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.800 r  alum/divider/D_registers_q_reg[7][16]_i_85/CO[3]
                         net (fo=1, routed)           0.000    53.800    alum/divider/D_registers_q_reg[7][16]_i_85_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.914 r  alum/divider/D_registers_q_reg[7][16]_i_70/CO[3]
                         net (fo=1, routed)           0.000    53.914    alum/divider/D_registers_q_reg[7][16]_i_70_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.028 r  alum/divider/D_registers_q_reg[7][16]_i_56/CO[3]
                         net (fo=1, routed)           0.000    54.028    alum/divider/D_registers_q_reg[7][16]_i_56_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.142 r  alum/divider/D_registers_q_reg[7][16]_i_38/CO[3]
                         net (fo=1, routed)           0.000    54.142    alum/divider/D_registers_q_reg[7][16]_i_38_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.256 r  alum/divider/D_registers_q_reg[7][16]_i_23/CO[3]
                         net (fo=1, routed)           0.000    54.256    alum/divider/D_registers_q_reg[7][16]_i_23_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.413 r  alum/divider/D_registers_q_reg[7][16]_i_13/CO[1]
                         net (fo=36, routed)          0.790    55.203    alum/divider/d0[16]
    SLICE_X41Y14         LUT3 (Prop_lut3_I0_O)        0.329    55.532 r  alum/divider/D_registers_q[7][15]_i_62/O
                         net (fo=1, routed)           0.000    55.532    alum/divider/D_registers_q[7][15]_i_62_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.082 r  alum/divider/D_registers_q_reg[7][15]_i_55/CO[3]
                         net (fo=1, routed)           0.000    56.082    alum/divider/D_registers_q_reg[7][15]_i_55_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.196 r  alum/divider/D_registers_q_reg[7][15]_i_50/CO[3]
                         net (fo=1, routed)           0.000    56.196    alum/divider/D_registers_q_reg[7][15]_i_50_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.310 r  alum/divider/D_registers_q_reg[7][15]_i_45/CO[3]
                         net (fo=1, routed)           0.000    56.310    alum/divider/D_registers_q_reg[7][15]_i_45_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.424 r  alum/divider/D_registers_q_reg[7][15]_i_40/CO[3]
                         net (fo=1, routed)           0.000    56.424    alum/divider/D_registers_q_reg[7][15]_i_40_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.538 r  alum/divider/D_registers_q_reg[7][15]_i_35/CO[3]
                         net (fo=1, routed)           0.000    56.538    alum/divider/D_registers_q_reg[7][15]_i_35_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.652 r  alum/divider/D_registers_q_reg[7][15]_i_30/CO[3]
                         net (fo=1, routed)           0.000    56.652    alum/divider/D_registers_q_reg[7][15]_i_30_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.766 r  alum/divider/D_registers_q_reg[7][15]_i_25/CO[3]
                         net (fo=1, routed)           0.000    56.766    alum/divider/D_registers_q_reg[7][15]_i_25_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.880 r  alum/divider/D_registers_q_reg[7][15]_i_19/CO[3]
                         net (fo=1, routed)           0.000    56.880    alum/divider/D_registers_q_reg[7][15]_i_19_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.037 r  alum/divider/D_registers_q_reg[7][15]_i_11/CO[1]
                         net (fo=36, routed)          0.977    58.014    alum/divider/d0[15]
    SLICE_X39Y14         LUT3 (Prop_lut3_I0_O)        0.329    58.343 r  alum/divider/D_registers_q[7][14]_i_121/O
                         net (fo=1, routed)           0.000    58.343    alum/divider/D_registers_q[7][14]_i_121_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    58.893 r  alum/divider/D_registers_q_reg[7][14]_i_107/CO[3]
                         net (fo=1, routed)           0.000    58.893    alum/divider/D_registers_q_reg[7][14]_i_107_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.007 r  alum/divider/D_registers_q_reg[7][14]_i_92/CO[3]
                         net (fo=1, routed)           0.000    59.007    alum/divider/D_registers_q_reg[7][14]_i_92_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.121 r  alum/divider/D_registers_q_reg[7][14]_i_80/CO[3]
                         net (fo=1, routed)           0.000    59.121    alum/divider/D_registers_q_reg[7][14]_i_80_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.235 r  alum/divider/D_registers_q_reg[7][14]_i_68/CO[3]
                         net (fo=1, routed)           0.000    59.235    alum/divider/D_registers_q_reg[7][14]_i_68_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.349 r  alum/divider/D_registers_q_reg[7][14]_i_55/CO[3]
                         net (fo=1, routed)           0.000    59.349    alum/divider/D_registers_q_reg[7][14]_i_55_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.463 r  alum/divider/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    59.463    alum/divider/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.577 r  alum/divider/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    59.577    alum/divider/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.691 r  alum/divider/D_registers_q_reg[7][14]_i_18/CO[3]
                         net (fo=1, routed)           0.000    59.691    alum/divider/D_registers_q_reg[7][14]_i_18_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.848 r  alum/divider/D_registers_q_reg[7][14]_i_10/CO[1]
                         net (fo=36, routed)          0.851    60.700    alum/divider/d0[14]
    SLICE_X38Y15         LUT3 (Prop_lut3_I0_O)        0.329    61.029 r  alum/divider/D_registers_q[7][13]_i_64/O
                         net (fo=1, routed)           0.000    61.029    alum/divider/D_registers_q[7][13]_i_64_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    61.562 r  alum/divider/D_registers_q_reg[7][13]_i_57/CO[3]
                         net (fo=1, routed)           0.000    61.562    alum/divider/D_registers_q_reg[7][13]_i_57_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.679 r  alum/divider/D_registers_q_reg[7][13]_i_52/CO[3]
                         net (fo=1, routed)           0.000    61.679    alum/divider/D_registers_q_reg[7][13]_i_52_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.796 r  alum/divider/D_registers_q_reg[7][13]_i_47/CO[3]
                         net (fo=1, routed)           0.000    61.796    alum/divider/D_registers_q_reg[7][13]_i_47_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.913 r  alum/divider/D_registers_q_reg[7][13]_i_42/CO[3]
                         net (fo=1, routed)           0.000    61.913    alum/divider/D_registers_q_reg[7][13]_i_42_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.030 r  alum/divider/D_registers_q_reg[7][13]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.030    alum/divider/D_registers_q_reg[7][13]_i_37_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.147 r  alum/divider/D_registers_q_reg[7][13]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.147    alum/divider/D_registers_q_reg[7][13]_i_32_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.264 r  alum/divider/D_registers_q_reg[7][13]_i_27/CO[3]
                         net (fo=1, routed)           0.000    62.264    alum/divider/D_registers_q_reg[7][13]_i_27_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.381 r  alum/divider/D_registers_q_reg[7][13]_i_18/CO[3]
                         net (fo=1, routed)           0.000    62.381    alum/divider/D_registers_q_reg[7][13]_i_18_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.538 r  alum/divider/D_registers_q_reg[7][13]_i_10/CO[1]
                         net (fo=36, routed)          1.077    63.615    alum/divider/d0[13]
    SLICE_X36Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    64.403 r  alum/divider/D_registers_q_reg[7][12]_i_82/CO[3]
                         net (fo=1, routed)           0.000    64.403    alum/divider/D_registers_q_reg[7][12]_i_82_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.517 r  alum/divider/D_registers_q_reg[7][12]_i_75/CO[3]
                         net (fo=1, routed)           0.000    64.517    alum/divider/D_registers_q_reg[7][12]_i_75_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.631 r  alum/divider/D_registers_q_reg[7][12]_i_65/CO[3]
                         net (fo=1, routed)           0.000    64.631    alum/divider/D_registers_q_reg[7][12]_i_65_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.745 r  alum/divider/D_registers_q_reg[7][12]_i_53/CO[3]
                         net (fo=1, routed)           0.000    64.745    alum/divider/D_registers_q_reg[7][12]_i_53_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.859 r  alum/divider/D_registers_q_reg[7][12]_i_41/CO[3]
                         net (fo=1, routed)           0.000    64.859    alum/divider/D_registers_q_reg[7][12]_i_41_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.973 r  alum/divider/D_registers_q_reg[7][12]_i_29/CO[3]
                         net (fo=1, routed)           0.000    64.973    alum/divider/D_registers_q_reg[7][12]_i_29_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.087 r  alum/divider/D_registers_q_reg[7][12]_i_22/CO[3]
                         net (fo=1, routed)           0.000    65.087    alum/divider/D_registers_q_reg[7][12]_i_22_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.201 r  alum/divider/D_registers_q_reg[7][12]_i_16/CO[3]
                         net (fo=1, routed)           0.009    65.210    alum/divider/D_registers_q_reg[7][12]_i_16_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.367 r  alum/divider/D_registers_q_reg[7][12]_i_10/CO[1]
                         net (fo=36, routed)          0.805    66.171    alum/divider/d0[12]
    SLICE_X37Y18         LUT3 (Prop_lut3_I0_O)        0.329    66.500 r  alum/divider/D_registers_q[7][11]_i_89/O
                         net (fo=1, routed)           0.000    66.500    alum/divider/D_registers_q[7][11]_i_89_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    67.050 r  alum/divider/D_registers_q_reg[7][11]_i_81/CO[3]
                         net (fo=1, routed)           0.000    67.050    alum/divider/D_registers_q_reg[7][11]_i_81_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.164 r  alum/divider/D_registers_q_reg[7][11]_i_71/CO[3]
                         net (fo=1, routed)           0.000    67.164    alum/divider/D_registers_q_reg[7][11]_i_71_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.278 r  alum/divider/D_registers_q_reg[7][11]_i_61/CO[3]
                         net (fo=1, routed)           0.000    67.278    alum/divider/D_registers_q_reg[7][11]_i_61_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.392 r  alum/divider/D_registers_q_reg[7][11]_i_52/CO[3]
                         net (fo=1, routed)           0.000    67.392    alum/divider/D_registers_q_reg[7][11]_i_52_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.506 r  alum/divider/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    67.506    alum/divider/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.620 r  alum/divider/D_registers_q_reg[7][11]_i_29/CO[3]
                         net (fo=1, routed)           0.000    67.620    alum/divider/D_registers_q_reg[7][11]_i_29_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.734 r  alum/divider/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.009    67.743    alum/divider/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.857 r  alum/divider/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    67.857    alum/divider/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.014 r  alum/divider/D_registers_q_reg[7][11]_i_10/CO[1]
                         net (fo=36, routed)          0.783    68.798    alum/divider/d0[11]
    SLICE_X35Y22         LUT3 (Prop_lut3_I0_O)        0.329    69.127 r  alum/divider/D_registers_q[7][10]_i_87/O
                         net (fo=1, routed)           0.000    69.127    alum/divider/D_registers_q[7][10]_i_87_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    69.677 r  alum/divider/D_registers_q_reg[7][10]_i_80/CO[3]
                         net (fo=1, routed)           0.000    69.677    alum/divider/D_registers_q_reg[7][10]_i_80_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.791 r  alum/divider/D_registers_q_reg[7][10]_i_74/CO[3]
                         net (fo=1, routed)           0.000    69.791    alum/divider/D_registers_q_reg[7][10]_i_74_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.905 r  alum/divider/D_registers_q_reg[7][10]_i_64/CO[3]
                         net (fo=1, routed)           0.009    69.914    alum/divider/D_registers_q_reg[7][10]_i_64_n_0
    SLICE_X35Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.028 r  alum/divider/D_registers_q_reg[7][10]_i_57/CO[3]
                         net (fo=1, routed)           0.000    70.028    alum/divider/D_registers_q_reg[7][10]_i_57_n_0
    SLICE_X35Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.142 r  alum/divider/D_registers_q_reg[7][10]_i_45/CO[3]
                         net (fo=1, routed)           0.000    70.142    alum/divider/D_registers_q_reg[7][10]_i_45_n_0
    SLICE_X35Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.256 r  alum/divider/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    70.256    alum/divider/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X35Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.370 r  alum/divider/D_registers_q_reg[7][10]_i_24/CO[3]
                         net (fo=1, routed)           0.000    70.370    alum/divider/D_registers_q_reg[7][10]_i_24_n_0
    SLICE_X35Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.484 r  alum/divider/D_registers_q_reg[7][10]_i_17/CO[3]
                         net (fo=1, routed)           0.000    70.484    alum/divider/D_registers_q_reg[7][10]_i_17_n_0
    SLICE_X35Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    70.641 r  alum/divider/D_registers_q_reg[7][10]_i_10/CO[1]
                         net (fo=36, routed)          0.856    71.497    alum/divider/d0[10]
    SLICE_X34Y26         LUT3 (Prop_lut3_I0_O)        0.329    71.826 r  alum/divider/D_registers_q[7][1]_i_234/O
                         net (fo=1, routed)           0.000    71.826    alum/divider/D_registers_q[7][1]_i_234_n_0
    SLICE_X34Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    72.359 r  alum/divider/D_registers_q_reg[7][1]_i_203/CO[3]
                         net (fo=1, routed)           0.000    72.359    alum/divider/D_registers_q_reg[7][1]_i_203_n_0
    SLICE_X34Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.476 r  alum/divider/D_registers_q_reg[7][9]_i_68/CO[3]
                         net (fo=1, routed)           0.000    72.476    alum/divider/D_registers_q_reg[7][9]_i_68_n_0
    SLICE_X34Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.593 r  alum/divider/D_registers_q_reg[7][9]_i_62/CO[3]
                         net (fo=1, routed)           0.000    72.593    alum/divider/D_registers_q_reg[7][9]_i_62_n_0
    SLICE_X34Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.710 r  alum/divider/D_registers_q_reg[7][9]_i_52/CO[3]
                         net (fo=1, routed)           0.000    72.710    alum/divider/D_registers_q_reg[7][9]_i_52_n_0
    SLICE_X34Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.827 r  alum/divider/D_registers_q_reg[7][9]_i_42/CO[3]
                         net (fo=1, routed)           0.000    72.827    alum/divider/D_registers_q_reg[7][9]_i_42_n_0
    SLICE_X34Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.944 r  alum/divider/D_registers_q_reg[7][9]_i_33/CO[3]
                         net (fo=1, routed)           0.000    72.944    alum/divider/D_registers_q_reg[7][9]_i_33_n_0
    SLICE_X34Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.061 r  alum/divider/D_registers_q_reg[7][9]_i_24/CO[3]
                         net (fo=1, routed)           0.000    73.061    alum/divider/D_registers_q_reg[7][9]_i_24_n_0
    SLICE_X34Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.178 r  alum/divider/D_registers_q_reg[7][9]_i_18/CO[3]
                         net (fo=1, routed)           0.000    73.178    alum/divider/D_registers_q_reg[7][9]_i_18_n_0
    SLICE_X34Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    73.335 r  alum/divider/D_registers_q_reg[7][9]_i_10/CO[1]
                         net (fo=36, routed)          0.709    74.044    alum/divider/d0[9]
    SLICE_X35Y31         LUT3 (Prop_lut3_I0_O)        0.332    74.376 r  alum/divider/D_registers_q[7][1]_i_231/O
                         net (fo=1, routed)           0.000    74.376    alum/divider/D_registers_q[7][1]_i_231_n_0
    SLICE_X35Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    74.926 r  alum/divider/D_registers_q_reg[7][1]_i_198/CO[3]
                         net (fo=1, routed)           0.000    74.926    alum/divider/D_registers_q_reg[7][1]_i_198_n_0
    SLICE_X35Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.040 r  alum/divider/D_registers_q_reg[7][1]_i_162/CO[3]
                         net (fo=1, routed)           0.000    75.040    alum/divider/D_registers_q_reg[7][1]_i_162_n_0
    SLICE_X35Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.154 r  alum/divider/D_registers_q_reg[7][8]_i_56/CO[3]
                         net (fo=1, routed)           0.000    75.154    alum/divider/D_registers_q_reg[7][8]_i_56_n_0
    SLICE_X35Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.268 r  alum/divider/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    75.268    alum/divider/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X35Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.382 r  alum/divider/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    75.382    alum/divider/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X35Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.496 r  alum/divider/D_registers_q_reg[7][8]_i_34/CO[3]
                         net (fo=1, routed)           0.000    75.496    alum/divider/D_registers_q_reg[7][8]_i_34_n_0
    SLICE_X35Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.610 r  alum/divider/D_registers_q_reg[7][8]_i_26/CO[3]
                         net (fo=1, routed)           0.000    75.610    alum/divider/D_registers_q_reg[7][8]_i_26_n_0
    SLICE_X35Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.724 r  alum/divider/D_registers_q_reg[7][8]_i_17/CO[3]
                         net (fo=1, routed)           0.000    75.724    alum/divider/D_registers_q_reg[7][8]_i_17_n_0
    SLICE_X35Y39         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.881 r  alum/divider/D_registers_q_reg[7][8]_i_11/CO[1]
                         net (fo=36, routed)          0.807    76.688    alum/divider/d0[8]
    SLICE_X36Y35         LUT3 (Prop_lut3_I0_O)        0.329    77.017 r  alum/divider/D_registers_q[7][1]_i_228/O
                         net (fo=1, routed)           0.000    77.017    alum/divider/D_registers_q[7][1]_i_228_n_0
    SLICE_X36Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    77.567 r  alum/divider/D_registers_q_reg[7][1]_i_193/CO[3]
                         net (fo=1, routed)           0.000    77.567    alum/divider/D_registers_q_reg[7][1]_i_193_n_0
    SLICE_X36Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.681 r  alum/divider/D_registers_q_reg[7][1]_i_157/CO[3]
                         net (fo=1, routed)           0.000    77.681    alum/divider/D_registers_q_reg[7][1]_i_157_n_0
    SLICE_X36Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.795 r  alum/divider/D_registers_q_reg[7][1]_i_126/CO[3]
                         net (fo=1, routed)           0.000    77.795    alum/divider/D_registers_q_reg[7][1]_i_126_n_0
    SLICE_X36Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.909 r  alum/divider/D_registers_q_reg[7][7]_i_50/CO[3]
                         net (fo=1, routed)           0.000    77.909    alum/divider/D_registers_q_reg[7][7]_i_50_n_0
    SLICE_X36Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.023 r  alum/divider/D_registers_q_reg[7][7]_i_45/CO[3]
                         net (fo=1, routed)           0.000    78.023    alum/divider/D_registers_q_reg[7][7]_i_45_n_0
    SLICE_X36Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.137 r  alum/divider/D_registers_q_reg[7][7]_i_39/CO[3]
                         net (fo=1, routed)           0.000    78.137    alum/divider/D_registers_q_reg[7][7]_i_39_n_0
    SLICE_X36Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.251 r  alum/divider/D_registers_q_reg[7][7]_i_29/CO[3]
                         net (fo=1, routed)           0.000    78.251    alum/divider/D_registers_q_reg[7][7]_i_29_n_0
    SLICE_X36Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.365 r  alum/divider/D_registers_q_reg[7][7]_i_21/CO[3]
                         net (fo=1, routed)           0.000    78.365    alum/divider/D_registers_q_reg[7][7]_i_21_n_0
    SLICE_X36Y43         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    78.522 r  alum/divider/D_registers_q_reg[7][7]_i_11/CO[1]
                         net (fo=36, routed)          0.906    79.427    alum/divider/d0[7]
    SLICE_X34Y39         LUT3 (Prop_lut3_I0_O)        0.329    79.756 r  alum/divider/D_registers_q[7][1]_i_196/O
                         net (fo=1, routed)           0.000    79.756    alum/divider/D_registers_q[7][1]_i_196_n_0
    SLICE_X34Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    80.289 r  alum/divider/D_registers_q_reg[7][1]_i_152/CO[3]
                         net (fo=1, routed)           0.000    80.289    alum/divider/D_registers_q_reg[7][1]_i_152_n_0
    SLICE_X34Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.406 r  alum/divider/D_registers_q_reg[7][1]_i_121/CO[3]
                         net (fo=1, routed)           0.000    80.406    alum/divider/D_registers_q_reg[7][1]_i_121_n_0
    SLICE_X34Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.523 r  alum/divider/D_registers_q_reg[7][1]_i_95/CO[3]
                         net (fo=1, routed)           0.000    80.523    alum/divider/D_registers_q_reg[7][1]_i_95_n_0
    SLICE_X34Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.640 r  alum/divider/D_registers_q_reg[7][6]_i_42/CO[3]
                         net (fo=1, routed)           0.000    80.640    alum/divider/D_registers_q_reg[7][6]_i_42_n_0
    SLICE_X34Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.757 r  alum/divider/D_registers_q_reg[7][6]_i_37/CO[3]
                         net (fo=1, routed)           0.000    80.757    alum/divider/D_registers_q_reg[7][6]_i_37_n_0
    SLICE_X34Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.874 r  alum/divider/D_registers_q_reg[7][6]_i_27/CO[3]
                         net (fo=1, routed)           0.000    80.874    alum/divider/D_registers_q_reg[7][6]_i_27_n_0
    SLICE_X34Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.991 r  alum/divider/D_registers_q_reg[7][6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    80.991    alum/divider/D_registers_q_reg[7][6]_i_21_n_0
    SLICE_X34Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    81.148 r  alum/divider/D_registers_q_reg[7][6]_i_12/CO[1]
                         net (fo=36, routed)          0.879    82.027    alum/divider/d0[6]
    SLICE_X33Y38         LUT3 (Prop_lut3_I0_O)        0.332    82.359 r  alum/divider/D_registers_q[7][1]_i_222/O
                         net (fo=1, routed)           0.000    82.359    alum/divider/D_registers_q[7][1]_i_222_n_0
    SLICE_X33Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    82.909 r  alum/divider/D_registers_q_reg[7][1]_i_183/CO[3]
                         net (fo=1, routed)           0.000    82.909    alum/divider/D_registers_q_reg[7][1]_i_183_n_0
    SLICE_X33Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.023 r  alum/divider/D_registers_q_reg[7][1]_i_147/CO[3]
                         net (fo=1, routed)           0.000    83.023    alum/divider/D_registers_q_reg[7][1]_i_147_n_0
    SLICE_X33Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.137 r  alum/divider/D_registers_q_reg[7][1]_i_116/CO[3]
                         net (fo=1, routed)           0.000    83.137    alum/divider/D_registers_q_reg[7][1]_i_116_n_0
    SLICE_X33Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.251 r  alum/divider/D_registers_q_reg[7][1]_i_90/CO[3]
                         net (fo=1, routed)           0.000    83.251    alum/divider/D_registers_q_reg[7][1]_i_90_n_0
    SLICE_X33Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.365 r  alum/divider/D_registers_q_reg[7][1]_i_69/CO[3]
                         net (fo=1, routed)           0.000    83.365    alum/divider/D_registers_q_reg[7][1]_i_69_n_0
    SLICE_X33Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.479 r  alum/divider/D_registers_q_reg[7][5]_i_32/CO[3]
                         net (fo=1, routed)           0.000    83.479    alum/divider/D_registers_q_reg[7][5]_i_32_n_0
    SLICE_X33Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.593 r  alum/divider/D_registers_q_reg[7][5]_i_26/CO[3]
                         net (fo=1, routed)           0.000    83.593    alum/divider/D_registers_q_reg[7][5]_i_26_n_0
    SLICE_X33Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.707 r  alum/divider/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    83.707    alum/divider/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X33Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.864 r  alum/divider/D_registers_q_reg[7][5]_i_12/CO[1]
                         net (fo=36, routed)          0.827    84.692    alum/divider/d0[5]
    SLICE_X31Y41         LUT3 (Prop_lut3_I0_O)        0.329    85.021 r  alum/divider/D_registers_q[7][1]_i_219/O
                         net (fo=1, routed)           0.000    85.021    alum/divider/D_registers_q[7][1]_i_219_n_0
    SLICE_X31Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    85.571 r  alum/divider/D_registers_q_reg[7][1]_i_178/CO[3]
                         net (fo=1, routed)           0.000    85.571    alum/divider/D_registers_q_reg[7][1]_i_178_n_0
    SLICE_X31Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.685 r  alum/divider/D_registers_q_reg[7][1]_i_142/CO[3]
                         net (fo=1, routed)           0.000    85.685    alum/divider/D_registers_q_reg[7][1]_i_142_n_0
    SLICE_X31Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.799 r  alum/divider/D_registers_q_reg[7][1]_i_111/CO[3]
                         net (fo=1, routed)           0.000    85.799    alum/divider/D_registers_q_reg[7][1]_i_111_n_0
    SLICE_X31Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.913 r  alum/divider/D_registers_q_reg[7][1]_i_85/CO[3]
                         net (fo=1, routed)           0.000    85.913    alum/divider/D_registers_q_reg[7][1]_i_85_n_0
    SLICE_X31Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.027 r  alum/divider/D_registers_q_reg[7][1]_i_64/CO[3]
                         net (fo=1, routed)           0.000    86.027    alum/divider/D_registers_q_reg[7][1]_i_64_n_0
    SLICE_X31Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.141 r  alum/divider/D_registers_q_reg[7][1]_i_48/CO[3]
                         net (fo=1, routed)           0.000    86.141    alum/divider/D_registers_q_reg[7][1]_i_48_n_0
    SLICE_X31Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.255 r  alum/divider/D_registers_q_reg[7][4]_i_25/CO[3]
                         net (fo=1, routed)           0.000    86.255    alum/divider/D_registers_q_reg[7][4]_i_25_n_0
    SLICE_X31Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.369 r  alum/divider/D_registers_q_reg[7][4]_i_16/CO[3]
                         net (fo=1, routed)           0.000    86.369    alum/divider/D_registers_q_reg[7][4]_i_16_n_0
    SLICE_X31Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    86.526 r  alum/divider/D_registers_q_reg[7][4]_i_10/CO[1]
                         net (fo=36, routed)          0.895    87.420    alum/divider/d0[4]
    SLICE_X32Y45         LUT3 (Prop_lut3_I0_O)        0.329    87.749 r  alum/divider/D_registers_q[7][1]_i_181/O
                         net (fo=1, routed)           0.000    87.749    alum/divider/D_registers_q[7][1]_i_181_n_0
    SLICE_X32Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    88.299 r  alum/divider/D_registers_q_reg[7][1]_i_137/CO[3]
                         net (fo=1, routed)           0.000    88.299    alum/divider/D_registers_q_reg[7][1]_i_137_n_0
    SLICE_X32Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.413 r  alum/divider/D_registers_q_reg[7][1]_i_106/CO[3]
                         net (fo=1, routed)           0.000    88.413    alum/divider/D_registers_q_reg[7][1]_i_106_n_0
    SLICE_X32Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.527 r  alum/divider/D_registers_q_reg[7][1]_i_80/CO[3]
                         net (fo=1, routed)           0.000    88.527    alum/divider/D_registers_q_reg[7][1]_i_80_n_0
    SLICE_X32Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.641 r  alum/divider/D_registers_q_reg[7][1]_i_59/CO[3]
                         net (fo=1, routed)           0.000    88.641    alum/divider/D_registers_q_reg[7][1]_i_59_n_0
    SLICE_X32Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.755 r  alum/divider/D_registers_q_reg[7][1]_i_43/CO[3]
                         net (fo=1, routed)           0.001    88.756    alum/divider/D_registers_q_reg[7][1]_i_43_n_0
    SLICE_X32Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.870 r  alum/divider/D_registers_q_reg[7][1]_i_32/CO[3]
                         net (fo=1, routed)           0.000    88.870    alum/divider/D_registers_q_reg[7][1]_i_32_n_0
    SLICE_X32Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.984 r  alum/divider/D_registers_q_reg[7][3]_i_19/CO[3]
                         net (fo=1, routed)           0.000    88.984    alum/divider/D_registers_q_reg[7][3]_i_19_n_0
    SLICE_X32Y52         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    89.141 r  alum/divider/D_registers_q_reg[7][3]_i_13/CO[1]
                         net (fo=36, routed)          0.816    89.958    alum/divider/d0[3]
    SLICE_X33Y47         LUT3 (Prop_lut3_I0_O)        0.329    90.287 r  alum/divider/D_registers_q[7][1]_i_213/O
                         net (fo=1, routed)           0.000    90.287    alum/divider/D_registers_q[7][1]_i_213_n_0
    SLICE_X33Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    90.837 r  alum/divider/D_registers_q_reg[7][1]_i_168/CO[3]
                         net (fo=1, routed)           0.000    90.837    alum/divider/D_registers_q_reg[7][1]_i_168_n_0
    SLICE_X33Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.951 r  alum/divider/D_registers_q_reg[7][1]_i_132/CO[3]
                         net (fo=1, routed)           0.000    90.951    alum/divider/D_registers_q_reg[7][1]_i_132_n_0
    SLICE_X33Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.065 r  alum/divider/D_registers_q_reg[7][1]_i_101/CO[3]
                         net (fo=1, routed)           0.001    91.065    alum/divider/D_registers_q_reg[7][1]_i_101_n_0
    SLICE_X33Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.179 r  alum/divider/D_registers_q_reg[7][1]_i_75/CO[3]
                         net (fo=1, routed)           0.000    91.179    alum/divider/D_registers_q_reg[7][1]_i_75_n_0
    SLICE_X33Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.293 r  alum/divider/D_registers_q_reg[7][1]_i_54/CO[3]
                         net (fo=1, routed)           0.000    91.293    alum/divider/D_registers_q_reg[7][1]_i_54_n_0
    SLICE_X33Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.407 r  alum/divider/D_registers_q_reg[7][1]_i_38/CO[3]
                         net (fo=1, routed)           0.000    91.407    alum/divider/D_registers_q_reg[7][1]_i_38_n_0
    SLICE_X33Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.521 r  alum/divider/D_registers_q_reg[7][1]_i_27/CO[3]
                         net (fo=1, routed)           0.000    91.521    alum/divider/D_registers_q_reg[7][1]_i_27_n_0
    SLICE_X33Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.635 r  alum/divider/D_registers_q_reg[7][1]_i_22/CO[3]
                         net (fo=1, routed)           0.000    91.635    alum/divider/D_registers_q_reg[7][1]_i_22_n_0
    SLICE_X33Y55         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.792 r  alum/divider/D_registers_q_reg[7][2]_i_13/CO[1]
                         net (fo=36, routed)          0.915    92.707    alum/divider/d0[2]
    SLICE_X31Y50         LUT3 (Prop_lut3_I0_O)        0.329    93.036 r  alum/divider/D_registers_q[7][1]_i_210/O
                         net (fo=1, routed)           0.000    93.036    alum/divider/D_registers_q[7][1]_i_210_n_0
    SLICE_X31Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    93.586 r  alum/divider/D_registers_q_reg[7][1]_i_167/CO[3]
                         net (fo=1, routed)           0.000    93.586    alum/divider/D_registers_q_reg[7][1]_i_167_n_0
    SLICE_X31Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.700 r  alum/divider/D_registers_q_reg[7][1]_i_131/CO[3]
                         net (fo=1, routed)           0.000    93.700    alum/divider/D_registers_q_reg[7][1]_i_131_n_0
    SLICE_X31Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.814 r  alum/divider/D_registers_q_reg[7][1]_i_100/CO[3]
                         net (fo=1, routed)           0.000    93.814    alum/divider/D_registers_q_reg[7][1]_i_100_n_0
    SLICE_X31Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.928 r  alum/divider/D_registers_q_reg[7][1]_i_74/CO[3]
                         net (fo=1, routed)           0.000    93.928    alum/divider/D_registers_q_reg[7][1]_i_74_n_0
    SLICE_X31Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.042 r  alum/divider/D_registers_q_reg[7][1]_i_53/CO[3]
                         net (fo=1, routed)           0.000    94.042    alum/divider/D_registers_q_reg[7][1]_i_53_n_0
    SLICE_X31Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.156 r  alum/divider/D_registers_q_reg[7][1]_i_37/CO[3]
                         net (fo=1, routed)           0.000    94.156    alum/divider/D_registers_q_reg[7][1]_i_37_n_0
    SLICE_X31Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.270 r  alum/divider/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000    94.270    alum/divider/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X31Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.384 r  alum/divider/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000    94.384    alum/divider/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X31Y58         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.541 r  alum/divider/D_registers_q_reg[7][1]_i_15/CO[1]
                         net (fo=36, routed)          0.903    95.444    alum/divider/d0[1]
    SLICE_X30Y50         LUT3 (Prop_lut3_I0_O)        0.329    95.773 r  alum/divider/D_registers_q[7][0]_i_65/O
                         net (fo=1, routed)           0.000    95.773    alum/divider/D_registers_q[7][0]_i_65_n_0
    SLICE_X30Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    96.306 r  alum/divider/D_registers_q_reg[7][0]_i_58/CO[3]
                         net (fo=1, routed)           0.000    96.306    alum/divider/D_registers_q_reg[7][0]_i_58_n_0
    SLICE_X30Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.423 r  alum/divider/D_registers_q_reg[7][0]_i_53/CO[3]
                         net (fo=1, routed)           0.000    96.423    alum/divider/D_registers_q_reg[7][0]_i_53_n_0
    SLICE_X30Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.540 r  alum/divider/D_registers_q_reg[7][0]_i_47/CO[3]
                         net (fo=1, routed)           0.000    96.540    alum/divider/D_registers_q_reg[7][0]_i_47_n_0
    SLICE_X30Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.657 r  alum/divider/D_registers_q_reg[7][0]_i_40/CO[3]
                         net (fo=1, routed)           0.000    96.657    alum/divider/D_registers_q_reg[7][0]_i_40_n_0
    SLICE_X30Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.774 r  alum/divider/D_registers_q_reg[7][0]_i_33/CO[3]
                         net (fo=1, routed)           0.000    96.774    alum/divider/D_registers_q_reg[7][0]_i_33_n_0
    SLICE_X30Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.891 r  alum/divider/D_registers_q_reg[7][0]_i_27/CO[3]
                         net (fo=1, routed)           0.000    96.891    alum/divider/D_registers_q_reg[7][0]_i_27_n_0
    SLICE_X30Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.008 r  alum/divider/D_registers_q_reg[7][0]_i_21/CO[3]
                         net (fo=1, routed)           0.000    97.008    alum/divider/D_registers_q_reg[7][0]_i_21_n_0
    SLICE_X30Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.125 r  alum/divider/D_registers_q_reg[7][0]_i_17/CO[3]
                         net (fo=1, routed)           0.000    97.125    alum/divider/D_registers_q_reg[7][0]_i_17_n_0
    SLICE_X30Y58         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.282 r  alum/divider/D_registers_q_reg[7][0]_i_14/CO[1]
                         net (fo=1, routed)           1.012    98.294    sm/d0[0]
    SLICE_X30Y37         LUT3 (Prop_lut3_I1_O)        0.332    98.626 r  sm/D_registers_q[7][0]_i_10/O
                         net (fo=1, routed)           0.706    99.331    sm/D_registers_q[7][0]_i_10_n_0
    SLICE_X31Y26         LUT6 (Prop_lut6_I4_O)        0.124    99.455 r  sm/D_registers_q[7][0]_i_6/O
                         net (fo=1, routed)           0.000    99.455    sm/D_registers_q[7][0]_i_6_n_0
    SLICE_X31Y26         MUXF7 (Prop_muxf7_I0_O)      0.238    99.693 r  sm/D_registers_q_reg[7][0]_i_4/O
                         net (fo=1, routed)           0.000    99.693    sm/D_registers_q_reg[7][0]_i_4_n_0
    SLICE_X31Y26         MUXF8 (Prop_muxf8_I0_O)      0.104    99.797 r  sm/D_registers_q_reg[7][0]_i_3/O
                         net (fo=24, routed)          1.034   100.832    sm/D_registers_q_reg[7][0]_i_5_0[0]
    SLICE_X31Y16         LUT6 (Prop_lut6_I0_O)        0.316   101.148 r  sm/D_states_q[3]_i_22/O
                         net (fo=1, routed)           0.000   101.148    sm/D_states_q[3]_i_22_n_0
    SLICE_X31Y16         MUXF7 (Prop_muxf7_I1_O)      0.217   101.365 r  sm/D_states_q_reg[3]_i_16/O
                         net (fo=1, routed)           0.511   101.876    sm/D_states_q_reg[3]_i_16_n_0
    SLICE_X33Y9          LUT6 (Prop_lut6_I5_O)        0.299   102.175 r  sm/D_states_q[3]_i_9/O
                         net (fo=1, routed)           0.491   102.666    sm/D_states_q[3]_i_9_n_0
    SLICE_X32Y9          LUT6 (Prop_lut6_I5_O)        0.124   102.790 r  sm/D_states_q[3]_i_4/O
                         net (fo=1, routed)           0.000   102.790    sm/D_states_q[3]_i_4_n_0
    SLICE_X32Y9          MUXF7 (Prop_muxf7_I0_O)      0.238   103.028 r  sm/D_states_q_reg[3]_i_2/O
                         net (fo=1, routed)           0.000   103.028    sm/D_states_q_reg[3]_i_2_n_0
    SLICE_X32Y9          MUXF8 (Prop_muxf8_I0_O)      0.104   103.132 r  sm/D_states_q_reg[3]_i_1/O
                         net (fo=1, routed)           0.000   103.132    sm/D_states_d__0[3]
    SLICE_X32Y9          FDSE                                         r  sm/D_states_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         1.443    14.848    sm/clk_IBUF_BUFG
    SLICE_X32Y9          FDSE                                         r  sm/D_states_q_reg[3]/C
                         clock pessimism              0.187    15.035    
                         clock uncertainty           -0.035    15.000    
    SLICE_X32Y9          FDSE (Setup_fdse_C_D)        0.064    15.064    sm/D_states_q_reg[3]
  -------------------------------------------------------------------
                         required time                         15.064    
                         arrival time                        -103.132    
  -------------------------------------------------------------------
                         slack                                -88.068    

Slack (VIOLATED) :        -88.041ns  (required time - arrival time)
  Source:                 display/D_state_q_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sm/D_states_q_reg[6]_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        97.825ns  (logic 60.383ns (61.725%)  route 37.442ns (38.275%))
  Logic Levels:           326  (CARRY4=286 LUT3=28 LUT4=1 LUT5=2 LUT6=7 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         1.564     5.148    display/clk_IBUF_BUFG
    SLICE_X39Y7          FDRE                                         r  display/D_state_q_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y7          FDRE (Prop_fdre_C_Q)         0.456     5.604 f  display/D_state_q_reg[0]_replica/Q
                         net (fo=1, routed)           0.793     6.397    display/D_state_q[0]_repN
    SLICE_X36Y7          LUT6 (Prop_lut6_I1_O)        0.124     6.521 f  display/D_pixel_idx_q[10]_i_3/O
                         net (fo=17, routed)          0.858     7.379    sm/ram_reg_i_124_1
    SLICE_X38Y7          LUT6 (Prop_lut6_I2_O)        0.124     7.503 r  sm/D_registers_q[7][31]_i_192/O
                         net (fo=1, routed)           0.594     8.097    sm/D_registers_q[7][31]_i_192_n_0
    SLICE_X36Y8          LUT6 (Prop_lut6_I5_O)        0.124     8.221 f  sm/D_registers_q[7][31]_i_155/O
                         net (fo=1, routed)           0.837     9.058    sm/D_registers_q[7][31]_i_155_n_0
    SLICE_X38Y7          LUT6 (Prop_lut6_I0_O)        0.124     9.182 r  sm/D_registers_q[7][31]_i_121/O
                         net (fo=65, routed)          0.969    10.150    sm/M_sm_bsel[0]
    SLICE_X38Y5          LUT5 (Prop_lut5_I3_O)        0.124    10.274 r  sm/D_registers_q[7][10]_i_79/O
                         net (fo=85, routed)          0.712    10.986    L_reg/M_alum_b[0]
    SLICE_X47Y1          LUT4 (Prop_lut4_I3_O)        0.124    11.110 r  L_reg/D_registers_q[7][31]_i_473/O
                         net (fo=1, routed)           0.000    11.110    alum/divider/S[0]
    SLICE_X47Y1          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.642 r  alum/divider/D_registers_q_reg[7][31]_i_423/CO[3]
                         net (fo=1, routed)           0.000    11.642    alum/divider/D_registers_q_reg[7][31]_i_423_n_0
    SLICE_X47Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.756 r  alum/divider/D_registers_q_reg[7][31]_i_384/CO[3]
                         net (fo=1, routed)           0.000    11.756    alum/divider/D_registers_q_reg[7][31]_i_384_n_0
    SLICE_X47Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.870 r  alum/divider/D_registers_q_reg[7][31]_i_343/CO[3]
                         net (fo=1, routed)           0.000    11.870    alum/divider/D_registers_q_reg[7][31]_i_343_n_0
    SLICE_X47Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.984 r  alum/divider/D_registers_q_reg[7][31]_i_309/CO[3]
                         net (fo=1, routed)           0.000    11.984    alum/divider/D_registers_q_reg[7][31]_i_309_n_0
    SLICE_X47Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.098 r  alum/divider/D_registers_q_reg[7][31]_i_272/CO[3]
                         net (fo=1, routed)           0.000    12.098    alum/divider/D_registers_q_reg[7][31]_i_272_n_0
    SLICE_X47Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.212 r  alum/divider/D_registers_q_reg[7][31]_i_244/CO[3]
                         net (fo=1, routed)           0.000    12.212    alum/divider/D_registers_q_reg[7][31]_i_244_n_0
    SLICE_X47Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.326 r  alum/divider/D_registers_q_reg[7][31]_i_214/CO[3]
                         net (fo=1, routed)           0.000    12.326    alum/divider/D_registers_q_reg[7][31]_i_214_n_0
    SLICE_X47Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.440 r  alum/divider/D_registers_q_reg[7][31]_i_183/CO[3]
                         net (fo=1, routed)           0.000    12.440    alum/divider/D_registers_q_reg[7][31]_i_183_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    12.711 r  alum/divider/D_registers_q_reg[7][31]_i_140/CO[0]
                         net (fo=36, routed)          0.944    13.655    alum/divider/d0[31]
    SLICE_X44Y0          LUT3 (Prop_lut3_I0_O)        0.373    14.028 r  alum/divider/D_registers_q[7][30]_i_128/O
                         net (fo=1, routed)           0.000    14.028    alum/divider/D_registers_q[7][30]_i_128_n_0
    SLICE_X44Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.578 r  alum/divider/D_registers_q_reg[7][30]_i_121/CO[3]
                         net (fo=1, routed)           0.000    14.578    alum/divider/D_registers_q_reg[7][30]_i_121_n_0
    SLICE_X44Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.692 r  alum/divider/D_registers_q_reg[7][30]_i_116/CO[3]
                         net (fo=1, routed)           0.000    14.692    alum/divider/D_registers_q_reg[7][30]_i_116_n_0
    SLICE_X44Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.806 r  alum/divider/D_registers_q_reg[7][30]_i_111/CO[3]
                         net (fo=1, routed)           0.000    14.806    alum/divider/D_registers_q_reg[7][30]_i_111_n_0
    SLICE_X44Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.920 r  alum/divider/D_registers_q_reg[7][30]_i_106/CO[3]
                         net (fo=1, routed)           0.000    14.920    alum/divider/D_registers_q_reg[7][30]_i_106_n_0
    SLICE_X44Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.034 r  alum/divider/D_registers_q_reg[7][30]_i_101/CO[3]
                         net (fo=1, routed)           0.000    15.034    alum/divider/D_registers_q_reg[7][30]_i_101_n_0
    SLICE_X44Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.148 r  alum/divider/D_registers_q_reg[7][30]_i_92/CO[3]
                         net (fo=1, routed)           0.000    15.148    alum/divider/D_registers_q_reg[7][30]_i_92_n_0
    SLICE_X44Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.262 r  alum/divider/D_registers_q_reg[7][30]_i_77/CO[3]
                         net (fo=1, routed)           0.000    15.262    alum/divider/D_registers_q_reg[7][30]_i_77_n_0
    SLICE_X44Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.376 r  alum/divider/D_registers_q_reg[7][30]_i_54/CO[3]
                         net (fo=1, routed)           0.000    15.376    alum/divider/D_registers_q_reg[7][30]_i_54_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.533 r  alum/divider/D_registers_q_reg[7][30]_i_30/CO[1]
                         net (fo=36, routed)          0.949    16.482    alum/divider/d0[30]
    SLICE_X43Y0          LUT3 (Prop_lut3_I0_O)        0.329    16.811 r  alum/divider/D_registers_q[7][29]_i_69/O
                         net (fo=1, routed)           0.000    16.811    alum/divider/D_registers_q[7][29]_i_69_n_0
    SLICE_X43Y0          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.212 r  alum/divider/D_registers_q_reg[7][29]_i_64/CO[3]
                         net (fo=1, routed)           0.000    17.212    alum/divider/D_registers_q_reg[7][29]_i_64_n_0
    SLICE_X43Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.326 r  alum/divider/D_registers_q_reg[7][29]_i_59/CO[3]
                         net (fo=1, routed)           0.000    17.326    alum/divider/D_registers_q_reg[7][29]_i_59_n_0
    SLICE_X43Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.440 r  alum/divider/D_registers_q_reg[7][29]_i_54/CO[3]
                         net (fo=1, routed)           0.000    17.440    alum/divider/D_registers_q_reg[7][29]_i_54_n_0
    SLICE_X43Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.554 r  alum/divider/D_registers_q_reg[7][29]_i_49/CO[3]
                         net (fo=1, routed)           0.000    17.554    alum/divider/D_registers_q_reg[7][29]_i_49_n_0
    SLICE_X43Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.668 r  alum/divider/D_registers_q_reg[7][29]_i_44/CO[3]
                         net (fo=1, routed)           0.000    17.668    alum/divider/D_registers_q_reg[7][29]_i_44_n_0
    SLICE_X43Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.782 r  alum/divider/D_registers_q_reg[7][29]_i_39/CO[3]
                         net (fo=1, routed)           0.000    17.782    alum/divider/D_registers_q_reg[7][29]_i_39_n_0
    SLICE_X43Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.896 r  alum/divider/D_registers_q_reg[7][29]_i_34/CO[3]
                         net (fo=1, routed)           0.000    17.896    alum/divider/D_registers_q_reg[7][29]_i_34_n_0
    SLICE_X43Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.010 r  alum/divider/D_registers_q_reg[7][29]_i_29/CO[3]
                         net (fo=1, routed)           0.000    18.010    alum/divider/D_registers_q_reg[7][29]_i_29_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.167 r  alum/divider/D_registers_q_reg[7][29]_i_20/CO[1]
                         net (fo=36, routed)          0.889    19.056    alum/divider/d0[29]
    SLICE_X41Y1          LUT3 (Prop_lut3_I0_O)        0.329    19.385 r  alum/divider/D_registers_q[7][20]_i_312/O
                         net (fo=1, routed)           0.000    19.385    alum/divider/D_registers_q[7][20]_i_312_n_0
    SLICE_X41Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.935 r  alum/divider/D_registers_q_reg[7][20]_i_273/CO[3]
                         net (fo=1, routed)           0.000    19.935    alum/divider/D_registers_q_reg[7][20]_i_273_n_0
    SLICE_X41Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.049 r  alum/divider/D_registers_q_reg[7][28]_i_48/CO[3]
                         net (fo=1, routed)           0.000    20.049    alum/divider/D_registers_q_reg[7][28]_i_48_n_0
    SLICE_X41Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.163 r  alum/divider/D_registers_q_reg[7][28]_i_43/CO[3]
                         net (fo=1, routed)           0.000    20.163    alum/divider/D_registers_q_reg[7][28]_i_43_n_0
    SLICE_X41Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.277 r  alum/divider/D_registers_q_reg[7][28]_i_38/CO[3]
                         net (fo=1, routed)           0.000    20.277    alum/divider/D_registers_q_reg[7][28]_i_38_n_0
    SLICE_X41Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.391 r  alum/divider/D_registers_q_reg[7][28]_i_33/CO[3]
                         net (fo=1, routed)           0.000    20.391    alum/divider/D_registers_q_reg[7][28]_i_33_n_0
    SLICE_X41Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.505 r  alum/divider/D_registers_q_reg[7][28]_i_28/CO[3]
                         net (fo=1, routed)           0.000    20.505    alum/divider/D_registers_q_reg[7][28]_i_28_n_0
    SLICE_X41Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.619 r  alum/divider/D_registers_q_reg[7][28]_i_23/CO[3]
                         net (fo=1, routed)           0.000    20.619    alum/divider/D_registers_q_reg[7][28]_i_23_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.733 r  alum/divider/D_registers_q_reg[7][28]_i_18/CO[3]
                         net (fo=1, routed)           0.000    20.733    alum/divider/D_registers_q_reg[7][28]_i_18_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.890 r  alum/divider/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          0.911    21.801    alum/divider/d0[28]
    SLICE_X39Y1          LUT3 (Prop_lut3_I0_O)        0.329    22.130 r  alum/divider/D_registers_q[7][20]_i_309/O
                         net (fo=1, routed)           0.000    22.130    alum/divider/D_registers_q[7][20]_i_309_n_0
    SLICE_X39Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.680 r  alum/divider/D_registers_q_reg[7][20]_i_268/CO[3]
                         net (fo=1, routed)           0.000    22.680    alum/divider/D_registers_q_reg[7][20]_i_268_n_0
    SLICE_X39Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.794 r  alum/divider/D_registers_q_reg[7][20]_i_222/CO[3]
                         net (fo=1, routed)           0.000    22.794    alum/divider/D_registers_q_reg[7][20]_i_222_n_0
    SLICE_X39Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.908 r  alum/divider/D_registers_q_reg[7][27]_i_66/CO[3]
                         net (fo=1, routed)           0.000    22.908    alum/divider/D_registers_q_reg[7][27]_i_66_n_0
    SLICE_X39Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.022 r  alum/divider/D_registers_q_reg[7][27]_i_61/CO[3]
                         net (fo=1, routed)           0.000    23.022    alum/divider/D_registers_q_reg[7][27]_i_61_n_0
    SLICE_X39Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.136 r  alum/divider/D_registers_q_reg[7][27]_i_56/CO[3]
                         net (fo=1, routed)           0.000    23.136    alum/divider/D_registers_q_reg[7][27]_i_56_n_0
    SLICE_X39Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.250 r  alum/divider/D_registers_q_reg[7][27]_i_50/CO[3]
                         net (fo=1, routed)           0.000    23.250    alum/divider/D_registers_q_reg[7][27]_i_50_n_0
    SLICE_X39Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.364 r  alum/divider/D_registers_q_reg[7][27]_i_35/CO[3]
                         net (fo=1, routed)           0.000    23.364    alum/divider/D_registers_q_reg[7][27]_i_35_n_0
    SLICE_X39Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.478 r  alum/divider/D_registers_q_reg[7][27]_i_23/CO[3]
                         net (fo=1, routed)           0.000    23.478    alum/divider/D_registers_q_reg[7][27]_i_23_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.635 r  alum/divider/D_registers_q_reg[7][27]_i_12/CO[1]
                         net (fo=36, routed)          1.063    24.698    alum/divider/d0[27]
    SLICE_X37Y3          LUT3 (Prop_lut3_I0_O)        0.329    25.027 r  alum/divider/D_registers_q[7][20]_i_306/O
                         net (fo=1, routed)           0.000    25.027    alum/divider/D_registers_q[7][20]_i_306_n_0
    SLICE_X37Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.577 r  alum/divider/D_registers_q_reg[7][20]_i_263/CO[3]
                         net (fo=1, routed)           0.000    25.577    alum/divider/D_registers_q_reg[7][20]_i_263_n_0
    SLICE_X37Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.691 r  alum/divider/D_registers_q_reg[7][20]_i_217/CO[3]
                         net (fo=1, routed)           0.000    25.691    alum/divider/D_registers_q_reg[7][20]_i_217_n_0
    SLICE_X37Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.805 r  alum/divider/D_registers_q_reg[7][20]_i_179/CO[3]
                         net (fo=1, routed)           0.000    25.805    alum/divider/D_registers_q_reg[7][20]_i_179_n_0
    SLICE_X37Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.919 r  alum/divider/D_registers_q_reg[7][26]_i_66/CO[3]
                         net (fo=1, routed)           0.000    25.919    alum/divider/D_registers_q_reg[7][26]_i_66_n_0
    SLICE_X37Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.033 r  alum/divider/D_registers_q_reg[7][26]_i_56/CO[3]
                         net (fo=1, routed)           0.000    26.033    alum/divider/D_registers_q_reg[7][26]_i_56_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.147 r  alum/divider/D_registers_q_reg[7][26]_i_46/CO[3]
                         net (fo=1, routed)           0.000    26.147    alum/divider/D_registers_q_reg[7][26]_i_46_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.261 r  alum/divider/D_registers_q_reg[7][26]_i_33/CO[3]
                         net (fo=1, routed)           0.000    26.261    alum/divider/D_registers_q_reg[7][26]_i_33_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.375 r  alum/divider/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    26.375    alum/divider/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.532 r  alum/divider/D_registers_q_reg[7][26]_i_13/CO[1]
                         net (fo=36, routed)          1.049    27.580    alum/divider/d0[26]
    SLICE_X40Y4          LUT3 (Prop_lut3_I0_O)        0.329    27.909 r  alum/divider/D_registers_q[7][20]_i_303/O
                         net (fo=1, routed)           0.000    27.909    alum/divider/D_registers_q[7][20]_i_303_n_0
    SLICE_X40Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.459 r  alum/divider/D_registers_q_reg[7][20]_i_258/CO[3]
                         net (fo=1, routed)           0.000    28.459    alum/divider/D_registers_q_reg[7][20]_i_258_n_0
    SLICE_X40Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.573 r  alum/divider/D_registers_q_reg[7][20]_i_212/CO[3]
                         net (fo=1, routed)           0.000    28.573    alum/divider/D_registers_q_reg[7][20]_i_212_n_0
    SLICE_X40Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.687 r  alum/divider/D_registers_q_reg[7][20]_i_174/CO[3]
                         net (fo=1, routed)           0.000    28.687    alum/divider/D_registers_q_reg[7][20]_i_174_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.801 r  alum/divider/D_registers_q_reg[7][20]_i_141/CO[3]
                         net (fo=1, routed)           0.000    28.801    alum/divider/D_registers_q_reg[7][20]_i_141_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.915 r  alum/divider/D_registers_q_reg[7][25]_i_52/CO[3]
                         net (fo=1, routed)           0.000    28.915    alum/divider/D_registers_q_reg[7][25]_i_52_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.029 r  alum/divider/D_registers_q_reg[7][25]_i_43/CO[3]
                         net (fo=1, routed)           0.000    29.029    alum/divider/D_registers_q_reg[7][25]_i_43_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.143 r  alum/divider/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.000    29.143    alum/divider/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.257 r  alum/divider/D_registers_q_reg[7][25]_i_21/CO[3]
                         net (fo=1, routed)           0.000    29.257    alum/divider/D_registers_q_reg[7][25]_i_21_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.414 r  alum/divider/D_registers_q_reg[7][25]_i_12/CO[1]
                         net (fo=36, routed)          0.868    30.282    alum/divider/d0[25]
    SLICE_X42Y5          LUT3 (Prop_lut3_I0_O)        0.329    30.611 r  alum/divider/D_registers_q[7][20]_i_300/O
                         net (fo=1, routed)           0.000    30.611    alum/divider/D_registers_q[7][20]_i_300_n_0
    SLICE_X42Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.144 r  alum/divider/D_registers_q_reg[7][20]_i_253/CO[3]
                         net (fo=1, routed)           0.000    31.144    alum/divider/D_registers_q_reg[7][20]_i_253_n_0
    SLICE_X42Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.261 r  alum/divider/D_registers_q_reg[7][20]_i_207/CO[3]
                         net (fo=1, routed)           0.000    31.261    alum/divider/D_registers_q_reg[7][20]_i_207_n_0
    SLICE_X42Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.378 r  alum/divider/D_registers_q_reg[7][20]_i_169/CO[3]
                         net (fo=1, routed)           0.000    31.378    alum/divider/D_registers_q_reg[7][20]_i_169_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.495 r  alum/divider/D_registers_q_reg[7][20]_i_136/CO[3]
                         net (fo=1, routed)           0.000    31.495    alum/divider/D_registers_q_reg[7][20]_i_136_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.612 r  alum/divider/D_registers_q_reg[7][20]_i_106/CO[3]
                         net (fo=1, routed)           0.000    31.612    alum/divider/D_registers_q_reg[7][20]_i_106_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.729 r  alum/divider/D_registers_q_reg[7][24]_i_40/CO[3]
                         net (fo=1, routed)           0.000    31.729    alum/divider/D_registers_q_reg[7][24]_i_40_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.846 r  alum/divider/D_registers_q_reg[7][24]_i_30/CO[3]
                         net (fo=1, routed)           0.000    31.846    alum/divider/D_registers_q_reg[7][24]_i_30_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.963 r  alum/divider/D_registers_q_reg[7][24]_i_20/CO[3]
                         net (fo=1, routed)           0.000    31.963    alum/divider/D_registers_q_reg[7][24]_i_20_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.120 r  alum/divider/D_registers_q_reg[7][24]_i_11/CO[1]
                         net (fo=36, routed)          1.038    33.158    alum/divider/d0[24]
    SLICE_X45Y5          LUT3 (Prop_lut3_I0_O)        0.332    33.490 r  alum/divider/D_registers_q[7][20]_i_297/O
                         net (fo=1, routed)           0.000    33.490    alum/divider/D_registers_q[7][20]_i_297_n_0
    SLICE_X45Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.040 r  alum/divider/D_registers_q_reg[7][20]_i_248/CO[3]
                         net (fo=1, routed)           0.000    34.040    alum/divider/D_registers_q_reg[7][20]_i_248_n_0
    SLICE_X45Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.154 r  alum/divider/D_registers_q_reg[7][20]_i_202/CO[3]
                         net (fo=1, routed)           0.000    34.154    alum/divider/D_registers_q_reg[7][20]_i_202_n_0
    SLICE_X45Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.268 r  alum/divider/D_registers_q_reg[7][20]_i_164/CO[3]
                         net (fo=1, routed)           0.000    34.268    alum/divider/D_registers_q_reg[7][20]_i_164_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.382 r  alum/divider/D_registers_q_reg[7][20]_i_131/CO[3]
                         net (fo=1, routed)           0.000    34.382    alum/divider/D_registers_q_reg[7][20]_i_131_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.496 r  alum/divider/D_registers_q_reg[7][20]_i_101/CO[3]
                         net (fo=1, routed)           0.000    34.496    alum/divider/D_registers_q_reg[7][20]_i_101_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.610 r  alum/divider/D_registers_q_reg[7][20]_i_74/CO[3]
                         net (fo=1, routed)           0.000    34.610    alum/divider/D_registers_q_reg[7][20]_i_74_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.724 r  alum/divider/D_registers_q_reg[7][23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    34.724    alum/divider/D_registers_q_reg[7][23]_i_33_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.838 r  alum/divider/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    34.838    alum/divider/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.995 r  alum/divider/D_registers_q_reg[7][23]_i_13/CO[1]
                         net (fo=36, routed)          0.993    35.988    alum/divider/d0[23]
    SLICE_X46Y5          LUT3 (Prop_lut3_I0_O)        0.329    36.317 r  alum/divider/D_registers_q[7][20]_i_294/O
                         net (fo=1, routed)           0.000    36.317    alum/divider/D_registers_q[7][20]_i_294_n_0
    SLICE_X46Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    36.850 r  alum/divider/D_registers_q_reg[7][20]_i_243/CO[3]
                         net (fo=1, routed)           0.000    36.850    alum/divider/D_registers_q_reg[7][20]_i_243_n_0
    SLICE_X46Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.967 r  alum/divider/D_registers_q_reg[7][20]_i_197/CO[3]
                         net (fo=1, routed)           0.000    36.967    alum/divider/D_registers_q_reg[7][20]_i_197_n_0
    SLICE_X46Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.084 r  alum/divider/D_registers_q_reg[7][20]_i_159/CO[3]
                         net (fo=1, routed)           0.000    37.084    alum/divider/D_registers_q_reg[7][20]_i_159_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.201 r  alum/divider/D_registers_q_reg[7][20]_i_126/CO[3]
                         net (fo=1, routed)           0.000    37.201    alum/divider/D_registers_q_reg[7][20]_i_126_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.318 r  alum/divider/D_registers_q_reg[7][20]_i_96/CO[3]
                         net (fo=1, routed)           0.000    37.318    alum/divider/D_registers_q_reg[7][20]_i_96_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.435 r  alum/divider/D_registers_q_reg[7][20]_i_69/CO[3]
                         net (fo=1, routed)           0.000    37.435    alum/divider/D_registers_q_reg[7][20]_i_69_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.552 r  alum/divider/D_registers_q_reg[7][20]_i_48/CO[3]
                         net (fo=1, routed)           0.000    37.552    alum/divider/D_registers_q_reg[7][20]_i_48_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.669 r  alum/divider/D_registers_q_reg[7][22]_i_21/CO[3]
                         net (fo=1, routed)           0.000    37.669    alum/divider/D_registers_q_reg[7][22]_i_21_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.826 r  alum/divider/D_registers_q_reg[7][22]_i_13/CO[1]
                         net (fo=36, routed)          1.216    39.042    alum/divider/d0[22]
    SLICE_X50Y5          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    39.845 r  alum/divider/D_registers_q_reg[7][20]_i_238/CO[3]
                         net (fo=1, routed)           0.000    39.845    alum/divider/D_registers_q_reg[7][20]_i_238_n_0
    SLICE_X50Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.962 r  alum/divider/D_registers_q_reg[7][20]_i_192/CO[3]
                         net (fo=1, routed)           0.000    39.962    alum/divider/D_registers_q_reg[7][20]_i_192_n_0
    SLICE_X50Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.079 r  alum/divider/D_registers_q_reg[7][20]_i_154/CO[3]
                         net (fo=1, routed)           0.000    40.079    alum/divider/D_registers_q_reg[7][20]_i_154_n_0
    SLICE_X50Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.196 r  alum/divider/D_registers_q_reg[7][20]_i_121/CO[3]
                         net (fo=1, routed)           0.000    40.196    alum/divider/D_registers_q_reg[7][20]_i_121_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.313 r  alum/divider/D_registers_q_reg[7][20]_i_91/CO[3]
                         net (fo=1, routed)           0.000    40.313    alum/divider/D_registers_q_reg[7][20]_i_91_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.430 r  alum/divider/D_registers_q_reg[7][20]_i_64/CO[3]
                         net (fo=1, routed)           0.000    40.430    alum/divider/D_registers_q_reg[7][20]_i_64_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.547 r  alum/divider/D_registers_q_reg[7][20]_i_43/CO[3]
                         net (fo=1, routed)           0.000    40.547    alum/divider/D_registers_q_reg[7][20]_i_43_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.664 r  alum/divider/D_registers_q_reg[7][20]_i_28/CO[3]
                         net (fo=1, routed)           0.000    40.664    alum/divider/D_registers_q_reg[7][20]_i_28_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.821 r  alum/divider/D_registers_q_reg[7][21]_i_12/CO[1]
                         net (fo=36, routed)          0.905    41.726    alum/divider/d0[21]
    SLICE_X49Y9          LUT3 (Prop_lut3_I0_O)        0.332    42.058 r  alum/divider/D_registers_q[7][20]_i_287/O
                         net (fo=1, routed)           0.000    42.058    alum/divider/D_registers_q[7][20]_i_287_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.608 r  alum/divider/D_registers_q_reg[7][20]_i_237/CO[3]
                         net (fo=1, routed)           0.000    42.608    alum/divider/D_registers_q_reg[7][20]_i_237_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.722 r  alum/divider/D_registers_q_reg[7][20]_i_191/CO[3]
                         net (fo=1, routed)           0.000    42.722    alum/divider/D_registers_q_reg[7][20]_i_191_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.836 r  alum/divider/D_registers_q_reg[7][20]_i_153/CO[3]
                         net (fo=1, routed)           0.000    42.836    alum/divider/D_registers_q_reg[7][20]_i_153_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.950 r  alum/divider/D_registers_q_reg[7][20]_i_120/CO[3]
                         net (fo=1, routed)           0.000    42.950    alum/divider/D_registers_q_reg[7][20]_i_120_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.064 r  alum/divider/D_registers_q_reg[7][20]_i_90/CO[3]
                         net (fo=1, routed)           0.000    43.064    alum/divider/D_registers_q_reg[7][20]_i_90_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.178 r  alum/divider/D_registers_q_reg[7][20]_i_63/CO[3]
                         net (fo=1, routed)           0.000    43.178    alum/divider/D_registers_q_reg[7][20]_i_63_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.292 r  alum/divider/D_registers_q_reg[7][20]_i_42/CO[3]
                         net (fo=1, routed)           0.000    43.292    alum/divider/D_registers_q_reg[7][20]_i_42_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.406 r  alum/divider/D_registers_q_reg[7][20]_i_27/CO[3]
                         net (fo=1, routed)           0.000    43.406    alum/divider/D_registers_q_reg[7][20]_i_27_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.563 r  alum/divider/D_registers_q_reg[7][20]_i_10/CO[1]
                         net (fo=36, routed)          0.868    44.431    alum/divider/d0[20]
    SLICE_X48Y13         LUT3 (Prop_lut3_I0_O)        0.329    44.760 r  alum/divider/D_registers_q[7][19]_i_59/O
                         net (fo=1, routed)           0.000    44.760    alum/divider/D_registers_q[7][19]_i_59_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.310 r  alum/divider/D_registers_q_reg[7][19]_i_52/CO[3]
                         net (fo=1, routed)           0.000    45.310    alum/divider/D_registers_q_reg[7][19]_i_52_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.424 r  alum/divider/D_registers_q_reg[7][19]_i_47/CO[3]
                         net (fo=1, routed)           0.000    45.424    alum/divider/D_registers_q_reg[7][19]_i_47_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.538 r  alum/divider/D_registers_q_reg[7][19]_i_42/CO[3]
                         net (fo=1, routed)           0.000    45.538    alum/divider/D_registers_q_reg[7][19]_i_42_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.652 r  alum/divider/D_registers_q_reg[7][19]_i_37/CO[3]
                         net (fo=1, routed)           0.000    45.652    alum/divider/D_registers_q_reg[7][19]_i_37_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.766 r  alum/divider/D_registers_q_reg[7][19]_i_32/CO[3]
                         net (fo=1, routed)           0.000    45.766    alum/divider/D_registers_q_reg[7][19]_i_32_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.880 r  alum/divider/D_registers_q_reg[7][19]_i_27/CO[3]
                         net (fo=1, routed)           0.000    45.880    alum/divider/D_registers_q_reg[7][19]_i_27_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.994 r  alum/divider/D_registers_q_reg[7][19]_i_22/CO[3]
                         net (fo=1, routed)           0.000    45.994    alum/divider/D_registers_q_reg[7][19]_i_22_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.108 r  alum/divider/D_registers_q_reg[7][19]_i_18/CO[3]
                         net (fo=1, routed)           0.000    46.108    alum/divider/D_registers_q_reg[7][19]_i_18_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.265 r  alum/divider/D_registers_q_reg[7][19]_i_11/CO[1]
                         net (fo=36, routed)          1.031    47.296    alum/divider/d0[19]
    SLICE_X47Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    48.081 r  alum/divider/D_registers_q_reg[7][18]_i_91/CO[3]
                         net (fo=1, routed)           0.000    48.081    alum/divider/D_registers_q_reg[7][18]_i_91_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.195 r  alum/divider/D_registers_q_reg[7][18]_i_81/CO[3]
                         net (fo=1, routed)           0.000    48.195    alum/divider/D_registers_q_reg[7][18]_i_81_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.309 r  alum/divider/D_registers_q_reg[7][18]_i_74/CO[3]
                         net (fo=1, routed)           0.000    48.309    alum/divider/D_registers_q_reg[7][18]_i_74_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.423 r  alum/divider/D_registers_q_reg[7][18]_i_64/CO[3]
                         net (fo=1, routed)           0.000    48.423    alum/divider/D_registers_q_reg[7][18]_i_64_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.537 r  alum/divider/D_registers_q_reg[7][18]_i_54/CO[3]
                         net (fo=1, routed)           0.000    48.537    alum/divider/D_registers_q_reg[7][18]_i_54_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.651 r  alum/divider/D_registers_q_reg[7][18]_i_47/CO[3]
                         net (fo=1, routed)           0.000    48.651    alum/divider/D_registers_q_reg[7][18]_i_47_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.765 r  alum/divider/D_registers_q_reg[7][18]_i_35/CO[3]
                         net (fo=1, routed)           0.000    48.765    alum/divider/D_registers_q_reg[7][18]_i_35_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.879 r  alum/divider/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    48.879    alum/divider/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.036 r  alum/divider/D_registers_q_reg[7][18]_i_13/CO[1]
                         net (fo=36, routed)          0.854    49.889    alum/divider/d0[18]
    SLICE_X44Y13         LUT3 (Prop_lut3_I0_O)        0.329    50.218 r  alum/divider/D_registers_q[7][17]_i_101/O
                         net (fo=1, routed)           0.000    50.218    alum/divider/D_registers_q[7][17]_i_101_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.768 r  alum/divider/D_registers_q_reg[7][17]_i_89/CO[3]
                         net (fo=1, routed)           0.000    50.768    alum/divider/D_registers_q_reg[7][17]_i_89_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.882 r  alum/divider/D_registers_q_reg[7][17]_i_82/CO[3]
                         net (fo=1, routed)           0.000    50.882    alum/divider/D_registers_q_reg[7][17]_i_82_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.996 r  alum/divider/D_registers_q_reg[7][17]_i_72/CO[3]
                         net (fo=1, routed)           0.000    50.996    alum/divider/D_registers_q_reg[7][17]_i_72_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.110 r  alum/divider/D_registers_q_reg[7][17]_i_62/CO[3]
                         net (fo=1, routed)           0.000    51.110    alum/divider/D_registers_q_reg[7][17]_i_62_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.224 r  alum/divider/D_registers_q_reg[7][17]_i_55/CO[3]
                         net (fo=1, routed)           0.000    51.224    alum/divider/D_registers_q_reg[7][17]_i_55_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.338 r  alum/divider/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    51.338    alum/divider/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.452 r  alum/divider/D_registers_q_reg[7][17]_i_30/CO[3]
                         net (fo=1, routed)           0.000    51.452    alum/divider/D_registers_q_reg[7][17]_i_30_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.566 r  alum/divider/D_registers_q_reg[7][17]_i_20/CO[3]
                         net (fo=1, routed)           0.000    51.566    alum/divider/D_registers_q_reg[7][17]_i_20_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.723 r  alum/divider/D_registers_q_reg[7][17]_i_12/CO[1]
                         net (fo=36, routed)          0.950    52.673    alum/divider/d0[17]
    SLICE_X43Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    53.458 r  alum/divider/D_registers_q_reg[7][16]_i_124/CO[3]
                         net (fo=1, routed)           0.000    53.458    alum/divider/D_registers_q_reg[7][16]_i_124_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.572 r  alum/divider/D_registers_q_reg[7][16]_i_109/CO[3]
                         net (fo=1, routed)           0.000    53.572    alum/divider/D_registers_q_reg[7][16]_i_109_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.686 r  alum/divider/D_registers_q_reg[7][16]_i_97/CO[3]
                         net (fo=1, routed)           0.000    53.686    alum/divider/D_registers_q_reg[7][16]_i_97_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.800 r  alum/divider/D_registers_q_reg[7][16]_i_85/CO[3]
                         net (fo=1, routed)           0.000    53.800    alum/divider/D_registers_q_reg[7][16]_i_85_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.914 r  alum/divider/D_registers_q_reg[7][16]_i_70/CO[3]
                         net (fo=1, routed)           0.000    53.914    alum/divider/D_registers_q_reg[7][16]_i_70_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.028 r  alum/divider/D_registers_q_reg[7][16]_i_56/CO[3]
                         net (fo=1, routed)           0.000    54.028    alum/divider/D_registers_q_reg[7][16]_i_56_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.142 r  alum/divider/D_registers_q_reg[7][16]_i_38/CO[3]
                         net (fo=1, routed)           0.000    54.142    alum/divider/D_registers_q_reg[7][16]_i_38_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.256 r  alum/divider/D_registers_q_reg[7][16]_i_23/CO[3]
                         net (fo=1, routed)           0.000    54.256    alum/divider/D_registers_q_reg[7][16]_i_23_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.413 r  alum/divider/D_registers_q_reg[7][16]_i_13/CO[1]
                         net (fo=36, routed)          0.790    55.203    alum/divider/d0[16]
    SLICE_X41Y14         LUT3 (Prop_lut3_I0_O)        0.329    55.532 r  alum/divider/D_registers_q[7][15]_i_62/O
                         net (fo=1, routed)           0.000    55.532    alum/divider/D_registers_q[7][15]_i_62_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.082 r  alum/divider/D_registers_q_reg[7][15]_i_55/CO[3]
                         net (fo=1, routed)           0.000    56.082    alum/divider/D_registers_q_reg[7][15]_i_55_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.196 r  alum/divider/D_registers_q_reg[7][15]_i_50/CO[3]
                         net (fo=1, routed)           0.000    56.196    alum/divider/D_registers_q_reg[7][15]_i_50_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.310 r  alum/divider/D_registers_q_reg[7][15]_i_45/CO[3]
                         net (fo=1, routed)           0.000    56.310    alum/divider/D_registers_q_reg[7][15]_i_45_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.424 r  alum/divider/D_registers_q_reg[7][15]_i_40/CO[3]
                         net (fo=1, routed)           0.000    56.424    alum/divider/D_registers_q_reg[7][15]_i_40_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.538 r  alum/divider/D_registers_q_reg[7][15]_i_35/CO[3]
                         net (fo=1, routed)           0.000    56.538    alum/divider/D_registers_q_reg[7][15]_i_35_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.652 r  alum/divider/D_registers_q_reg[7][15]_i_30/CO[3]
                         net (fo=1, routed)           0.000    56.652    alum/divider/D_registers_q_reg[7][15]_i_30_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.766 r  alum/divider/D_registers_q_reg[7][15]_i_25/CO[3]
                         net (fo=1, routed)           0.000    56.766    alum/divider/D_registers_q_reg[7][15]_i_25_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.880 r  alum/divider/D_registers_q_reg[7][15]_i_19/CO[3]
                         net (fo=1, routed)           0.000    56.880    alum/divider/D_registers_q_reg[7][15]_i_19_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.037 r  alum/divider/D_registers_q_reg[7][15]_i_11/CO[1]
                         net (fo=36, routed)          0.977    58.014    alum/divider/d0[15]
    SLICE_X39Y14         LUT3 (Prop_lut3_I0_O)        0.329    58.343 r  alum/divider/D_registers_q[7][14]_i_121/O
                         net (fo=1, routed)           0.000    58.343    alum/divider/D_registers_q[7][14]_i_121_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    58.893 r  alum/divider/D_registers_q_reg[7][14]_i_107/CO[3]
                         net (fo=1, routed)           0.000    58.893    alum/divider/D_registers_q_reg[7][14]_i_107_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.007 r  alum/divider/D_registers_q_reg[7][14]_i_92/CO[3]
                         net (fo=1, routed)           0.000    59.007    alum/divider/D_registers_q_reg[7][14]_i_92_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.121 r  alum/divider/D_registers_q_reg[7][14]_i_80/CO[3]
                         net (fo=1, routed)           0.000    59.121    alum/divider/D_registers_q_reg[7][14]_i_80_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.235 r  alum/divider/D_registers_q_reg[7][14]_i_68/CO[3]
                         net (fo=1, routed)           0.000    59.235    alum/divider/D_registers_q_reg[7][14]_i_68_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.349 r  alum/divider/D_registers_q_reg[7][14]_i_55/CO[3]
                         net (fo=1, routed)           0.000    59.349    alum/divider/D_registers_q_reg[7][14]_i_55_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.463 r  alum/divider/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    59.463    alum/divider/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.577 r  alum/divider/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    59.577    alum/divider/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.691 r  alum/divider/D_registers_q_reg[7][14]_i_18/CO[3]
                         net (fo=1, routed)           0.000    59.691    alum/divider/D_registers_q_reg[7][14]_i_18_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.848 r  alum/divider/D_registers_q_reg[7][14]_i_10/CO[1]
                         net (fo=36, routed)          0.851    60.700    alum/divider/d0[14]
    SLICE_X38Y15         LUT3 (Prop_lut3_I0_O)        0.329    61.029 r  alum/divider/D_registers_q[7][13]_i_64/O
                         net (fo=1, routed)           0.000    61.029    alum/divider/D_registers_q[7][13]_i_64_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    61.562 r  alum/divider/D_registers_q_reg[7][13]_i_57/CO[3]
                         net (fo=1, routed)           0.000    61.562    alum/divider/D_registers_q_reg[7][13]_i_57_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.679 r  alum/divider/D_registers_q_reg[7][13]_i_52/CO[3]
                         net (fo=1, routed)           0.000    61.679    alum/divider/D_registers_q_reg[7][13]_i_52_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.796 r  alum/divider/D_registers_q_reg[7][13]_i_47/CO[3]
                         net (fo=1, routed)           0.000    61.796    alum/divider/D_registers_q_reg[7][13]_i_47_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.913 r  alum/divider/D_registers_q_reg[7][13]_i_42/CO[3]
                         net (fo=1, routed)           0.000    61.913    alum/divider/D_registers_q_reg[7][13]_i_42_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.030 r  alum/divider/D_registers_q_reg[7][13]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.030    alum/divider/D_registers_q_reg[7][13]_i_37_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.147 r  alum/divider/D_registers_q_reg[7][13]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.147    alum/divider/D_registers_q_reg[7][13]_i_32_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.264 r  alum/divider/D_registers_q_reg[7][13]_i_27/CO[3]
                         net (fo=1, routed)           0.000    62.264    alum/divider/D_registers_q_reg[7][13]_i_27_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.381 r  alum/divider/D_registers_q_reg[7][13]_i_18/CO[3]
                         net (fo=1, routed)           0.000    62.381    alum/divider/D_registers_q_reg[7][13]_i_18_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.538 r  alum/divider/D_registers_q_reg[7][13]_i_10/CO[1]
                         net (fo=36, routed)          1.077    63.615    alum/divider/d0[13]
    SLICE_X36Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    64.403 r  alum/divider/D_registers_q_reg[7][12]_i_82/CO[3]
                         net (fo=1, routed)           0.000    64.403    alum/divider/D_registers_q_reg[7][12]_i_82_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.517 r  alum/divider/D_registers_q_reg[7][12]_i_75/CO[3]
                         net (fo=1, routed)           0.000    64.517    alum/divider/D_registers_q_reg[7][12]_i_75_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.631 r  alum/divider/D_registers_q_reg[7][12]_i_65/CO[3]
                         net (fo=1, routed)           0.000    64.631    alum/divider/D_registers_q_reg[7][12]_i_65_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.745 r  alum/divider/D_registers_q_reg[7][12]_i_53/CO[3]
                         net (fo=1, routed)           0.000    64.745    alum/divider/D_registers_q_reg[7][12]_i_53_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.859 r  alum/divider/D_registers_q_reg[7][12]_i_41/CO[3]
                         net (fo=1, routed)           0.000    64.859    alum/divider/D_registers_q_reg[7][12]_i_41_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.973 r  alum/divider/D_registers_q_reg[7][12]_i_29/CO[3]
                         net (fo=1, routed)           0.000    64.973    alum/divider/D_registers_q_reg[7][12]_i_29_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.087 r  alum/divider/D_registers_q_reg[7][12]_i_22/CO[3]
                         net (fo=1, routed)           0.000    65.087    alum/divider/D_registers_q_reg[7][12]_i_22_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.201 r  alum/divider/D_registers_q_reg[7][12]_i_16/CO[3]
                         net (fo=1, routed)           0.009    65.210    alum/divider/D_registers_q_reg[7][12]_i_16_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.367 r  alum/divider/D_registers_q_reg[7][12]_i_10/CO[1]
                         net (fo=36, routed)          0.805    66.171    alum/divider/d0[12]
    SLICE_X37Y18         LUT3 (Prop_lut3_I0_O)        0.329    66.500 r  alum/divider/D_registers_q[7][11]_i_89/O
                         net (fo=1, routed)           0.000    66.500    alum/divider/D_registers_q[7][11]_i_89_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    67.050 r  alum/divider/D_registers_q_reg[7][11]_i_81/CO[3]
                         net (fo=1, routed)           0.000    67.050    alum/divider/D_registers_q_reg[7][11]_i_81_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.164 r  alum/divider/D_registers_q_reg[7][11]_i_71/CO[3]
                         net (fo=1, routed)           0.000    67.164    alum/divider/D_registers_q_reg[7][11]_i_71_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.278 r  alum/divider/D_registers_q_reg[7][11]_i_61/CO[3]
                         net (fo=1, routed)           0.000    67.278    alum/divider/D_registers_q_reg[7][11]_i_61_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.392 r  alum/divider/D_registers_q_reg[7][11]_i_52/CO[3]
                         net (fo=1, routed)           0.000    67.392    alum/divider/D_registers_q_reg[7][11]_i_52_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.506 r  alum/divider/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    67.506    alum/divider/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.620 r  alum/divider/D_registers_q_reg[7][11]_i_29/CO[3]
                         net (fo=1, routed)           0.000    67.620    alum/divider/D_registers_q_reg[7][11]_i_29_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.734 r  alum/divider/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.009    67.743    alum/divider/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.857 r  alum/divider/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    67.857    alum/divider/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.014 r  alum/divider/D_registers_q_reg[7][11]_i_10/CO[1]
                         net (fo=36, routed)          0.783    68.798    alum/divider/d0[11]
    SLICE_X35Y22         LUT3 (Prop_lut3_I0_O)        0.329    69.127 r  alum/divider/D_registers_q[7][10]_i_87/O
                         net (fo=1, routed)           0.000    69.127    alum/divider/D_registers_q[7][10]_i_87_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    69.677 r  alum/divider/D_registers_q_reg[7][10]_i_80/CO[3]
                         net (fo=1, routed)           0.000    69.677    alum/divider/D_registers_q_reg[7][10]_i_80_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.791 r  alum/divider/D_registers_q_reg[7][10]_i_74/CO[3]
                         net (fo=1, routed)           0.000    69.791    alum/divider/D_registers_q_reg[7][10]_i_74_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.905 r  alum/divider/D_registers_q_reg[7][10]_i_64/CO[3]
                         net (fo=1, routed)           0.009    69.914    alum/divider/D_registers_q_reg[7][10]_i_64_n_0
    SLICE_X35Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.028 r  alum/divider/D_registers_q_reg[7][10]_i_57/CO[3]
                         net (fo=1, routed)           0.000    70.028    alum/divider/D_registers_q_reg[7][10]_i_57_n_0
    SLICE_X35Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.142 r  alum/divider/D_registers_q_reg[7][10]_i_45/CO[3]
                         net (fo=1, routed)           0.000    70.142    alum/divider/D_registers_q_reg[7][10]_i_45_n_0
    SLICE_X35Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.256 r  alum/divider/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    70.256    alum/divider/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X35Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.370 r  alum/divider/D_registers_q_reg[7][10]_i_24/CO[3]
                         net (fo=1, routed)           0.000    70.370    alum/divider/D_registers_q_reg[7][10]_i_24_n_0
    SLICE_X35Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.484 r  alum/divider/D_registers_q_reg[7][10]_i_17/CO[3]
                         net (fo=1, routed)           0.000    70.484    alum/divider/D_registers_q_reg[7][10]_i_17_n_0
    SLICE_X35Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    70.641 r  alum/divider/D_registers_q_reg[7][10]_i_10/CO[1]
                         net (fo=36, routed)          0.856    71.497    alum/divider/d0[10]
    SLICE_X34Y26         LUT3 (Prop_lut3_I0_O)        0.329    71.826 r  alum/divider/D_registers_q[7][1]_i_234/O
                         net (fo=1, routed)           0.000    71.826    alum/divider/D_registers_q[7][1]_i_234_n_0
    SLICE_X34Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    72.359 r  alum/divider/D_registers_q_reg[7][1]_i_203/CO[3]
                         net (fo=1, routed)           0.000    72.359    alum/divider/D_registers_q_reg[7][1]_i_203_n_0
    SLICE_X34Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.476 r  alum/divider/D_registers_q_reg[7][9]_i_68/CO[3]
                         net (fo=1, routed)           0.000    72.476    alum/divider/D_registers_q_reg[7][9]_i_68_n_0
    SLICE_X34Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.593 r  alum/divider/D_registers_q_reg[7][9]_i_62/CO[3]
                         net (fo=1, routed)           0.000    72.593    alum/divider/D_registers_q_reg[7][9]_i_62_n_0
    SLICE_X34Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.710 r  alum/divider/D_registers_q_reg[7][9]_i_52/CO[3]
                         net (fo=1, routed)           0.000    72.710    alum/divider/D_registers_q_reg[7][9]_i_52_n_0
    SLICE_X34Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.827 r  alum/divider/D_registers_q_reg[7][9]_i_42/CO[3]
                         net (fo=1, routed)           0.000    72.827    alum/divider/D_registers_q_reg[7][9]_i_42_n_0
    SLICE_X34Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.944 r  alum/divider/D_registers_q_reg[7][9]_i_33/CO[3]
                         net (fo=1, routed)           0.000    72.944    alum/divider/D_registers_q_reg[7][9]_i_33_n_0
    SLICE_X34Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.061 r  alum/divider/D_registers_q_reg[7][9]_i_24/CO[3]
                         net (fo=1, routed)           0.000    73.061    alum/divider/D_registers_q_reg[7][9]_i_24_n_0
    SLICE_X34Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.178 r  alum/divider/D_registers_q_reg[7][9]_i_18/CO[3]
                         net (fo=1, routed)           0.000    73.178    alum/divider/D_registers_q_reg[7][9]_i_18_n_0
    SLICE_X34Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    73.335 r  alum/divider/D_registers_q_reg[7][9]_i_10/CO[1]
                         net (fo=36, routed)          0.709    74.044    alum/divider/d0[9]
    SLICE_X35Y31         LUT3 (Prop_lut3_I0_O)        0.332    74.376 r  alum/divider/D_registers_q[7][1]_i_231/O
                         net (fo=1, routed)           0.000    74.376    alum/divider/D_registers_q[7][1]_i_231_n_0
    SLICE_X35Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    74.926 r  alum/divider/D_registers_q_reg[7][1]_i_198/CO[3]
                         net (fo=1, routed)           0.000    74.926    alum/divider/D_registers_q_reg[7][1]_i_198_n_0
    SLICE_X35Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.040 r  alum/divider/D_registers_q_reg[7][1]_i_162/CO[3]
                         net (fo=1, routed)           0.000    75.040    alum/divider/D_registers_q_reg[7][1]_i_162_n_0
    SLICE_X35Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.154 r  alum/divider/D_registers_q_reg[7][8]_i_56/CO[3]
                         net (fo=1, routed)           0.000    75.154    alum/divider/D_registers_q_reg[7][8]_i_56_n_0
    SLICE_X35Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.268 r  alum/divider/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    75.268    alum/divider/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X35Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.382 r  alum/divider/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    75.382    alum/divider/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X35Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.496 r  alum/divider/D_registers_q_reg[7][8]_i_34/CO[3]
                         net (fo=1, routed)           0.000    75.496    alum/divider/D_registers_q_reg[7][8]_i_34_n_0
    SLICE_X35Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.610 r  alum/divider/D_registers_q_reg[7][8]_i_26/CO[3]
                         net (fo=1, routed)           0.000    75.610    alum/divider/D_registers_q_reg[7][8]_i_26_n_0
    SLICE_X35Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.724 r  alum/divider/D_registers_q_reg[7][8]_i_17/CO[3]
                         net (fo=1, routed)           0.000    75.724    alum/divider/D_registers_q_reg[7][8]_i_17_n_0
    SLICE_X35Y39         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.881 r  alum/divider/D_registers_q_reg[7][8]_i_11/CO[1]
                         net (fo=36, routed)          0.807    76.688    alum/divider/d0[8]
    SLICE_X36Y35         LUT3 (Prop_lut3_I0_O)        0.329    77.017 r  alum/divider/D_registers_q[7][1]_i_228/O
                         net (fo=1, routed)           0.000    77.017    alum/divider/D_registers_q[7][1]_i_228_n_0
    SLICE_X36Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    77.567 r  alum/divider/D_registers_q_reg[7][1]_i_193/CO[3]
                         net (fo=1, routed)           0.000    77.567    alum/divider/D_registers_q_reg[7][1]_i_193_n_0
    SLICE_X36Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.681 r  alum/divider/D_registers_q_reg[7][1]_i_157/CO[3]
                         net (fo=1, routed)           0.000    77.681    alum/divider/D_registers_q_reg[7][1]_i_157_n_0
    SLICE_X36Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.795 r  alum/divider/D_registers_q_reg[7][1]_i_126/CO[3]
                         net (fo=1, routed)           0.000    77.795    alum/divider/D_registers_q_reg[7][1]_i_126_n_0
    SLICE_X36Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.909 r  alum/divider/D_registers_q_reg[7][7]_i_50/CO[3]
                         net (fo=1, routed)           0.000    77.909    alum/divider/D_registers_q_reg[7][7]_i_50_n_0
    SLICE_X36Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.023 r  alum/divider/D_registers_q_reg[7][7]_i_45/CO[3]
                         net (fo=1, routed)           0.000    78.023    alum/divider/D_registers_q_reg[7][7]_i_45_n_0
    SLICE_X36Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.137 r  alum/divider/D_registers_q_reg[7][7]_i_39/CO[3]
                         net (fo=1, routed)           0.000    78.137    alum/divider/D_registers_q_reg[7][7]_i_39_n_0
    SLICE_X36Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.251 r  alum/divider/D_registers_q_reg[7][7]_i_29/CO[3]
                         net (fo=1, routed)           0.000    78.251    alum/divider/D_registers_q_reg[7][7]_i_29_n_0
    SLICE_X36Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.365 r  alum/divider/D_registers_q_reg[7][7]_i_21/CO[3]
                         net (fo=1, routed)           0.000    78.365    alum/divider/D_registers_q_reg[7][7]_i_21_n_0
    SLICE_X36Y43         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    78.522 r  alum/divider/D_registers_q_reg[7][7]_i_11/CO[1]
                         net (fo=36, routed)          0.906    79.427    alum/divider/d0[7]
    SLICE_X34Y39         LUT3 (Prop_lut3_I0_O)        0.329    79.756 r  alum/divider/D_registers_q[7][1]_i_196/O
                         net (fo=1, routed)           0.000    79.756    alum/divider/D_registers_q[7][1]_i_196_n_0
    SLICE_X34Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    80.289 r  alum/divider/D_registers_q_reg[7][1]_i_152/CO[3]
                         net (fo=1, routed)           0.000    80.289    alum/divider/D_registers_q_reg[7][1]_i_152_n_0
    SLICE_X34Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.406 r  alum/divider/D_registers_q_reg[7][1]_i_121/CO[3]
                         net (fo=1, routed)           0.000    80.406    alum/divider/D_registers_q_reg[7][1]_i_121_n_0
    SLICE_X34Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.523 r  alum/divider/D_registers_q_reg[7][1]_i_95/CO[3]
                         net (fo=1, routed)           0.000    80.523    alum/divider/D_registers_q_reg[7][1]_i_95_n_0
    SLICE_X34Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.640 r  alum/divider/D_registers_q_reg[7][6]_i_42/CO[3]
                         net (fo=1, routed)           0.000    80.640    alum/divider/D_registers_q_reg[7][6]_i_42_n_0
    SLICE_X34Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.757 r  alum/divider/D_registers_q_reg[7][6]_i_37/CO[3]
                         net (fo=1, routed)           0.000    80.757    alum/divider/D_registers_q_reg[7][6]_i_37_n_0
    SLICE_X34Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.874 r  alum/divider/D_registers_q_reg[7][6]_i_27/CO[3]
                         net (fo=1, routed)           0.000    80.874    alum/divider/D_registers_q_reg[7][6]_i_27_n_0
    SLICE_X34Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.991 r  alum/divider/D_registers_q_reg[7][6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    80.991    alum/divider/D_registers_q_reg[7][6]_i_21_n_0
    SLICE_X34Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    81.148 r  alum/divider/D_registers_q_reg[7][6]_i_12/CO[1]
                         net (fo=36, routed)          0.879    82.027    alum/divider/d0[6]
    SLICE_X33Y38         LUT3 (Prop_lut3_I0_O)        0.332    82.359 r  alum/divider/D_registers_q[7][1]_i_222/O
                         net (fo=1, routed)           0.000    82.359    alum/divider/D_registers_q[7][1]_i_222_n_0
    SLICE_X33Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    82.909 r  alum/divider/D_registers_q_reg[7][1]_i_183/CO[3]
                         net (fo=1, routed)           0.000    82.909    alum/divider/D_registers_q_reg[7][1]_i_183_n_0
    SLICE_X33Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.023 r  alum/divider/D_registers_q_reg[7][1]_i_147/CO[3]
                         net (fo=1, routed)           0.000    83.023    alum/divider/D_registers_q_reg[7][1]_i_147_n_0
    SLICE_X33Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.137 r  alum/divider/D_registers_q_reg[7][1]_i_116/CO[3]
                         net (fo=1, routed)           0.000    83.137    alum/divider/D_registers_q_reg[7][1]_i_116_n_0
    SLICE_X33Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.251 r  alum/divider/D_registers_q_reg[7][1]_i_90/CO[3]
                         net (fo=1, routed)           0.000    83.251    alum/divider/D_registers_q_reg[7][1]_i_90_n_0
    SLICE_X33Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.365 r  alum/divider/D_registers_q_reg[7][1]_i_69/CO[3]
                         net (fo=1, routed)           0.000    83.365    alum/divider/D_registers_q_reg[7][1]_i_69_n_0
    SLICE_X33Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.479 r  alum/divider/D_registers_q_reg[7][5]_i_32/CO[3]
                         net (fo=1, routed)           0.000    83.479    alum/divider/D_registers_q_reg[7][5]_i_32_n_0
    SLICE_X33Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.593 r  alum/divider/D_registers_q_reg[7][5]_i_26/CO[3]
                         net (fo=1, routed)           0.000    83.593    alum/divider/D_registers_q_reg[7][5]_i_26_n_0
    SLICE_X33Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.707 r  alum/divider/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    83.707    alum/divider/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X33Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.864 r  alum/divider/D_registers_q_reg[7][5]_i_12/CO[1]
                         net (fo=36, routed)          0.827    84.692    alum/divider/d0[5]
    SLICE_X31Y41         LUT3 (Prop_lut3_I0_O)        0.329    85.021 r  alum/divider/D_registers_q[7][1]_i_219/O
                         net (fo=1, routed)           0.000    85.021    alum/divider/D_registers_q[7][1]_i_219_n_0
    SLICE_X31Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    85.571 r  alum/divider/D_registers_q_reg[7][1]_i_178/CO[3]
                         net (fo=1, routed)           0.000    85.571    alum/divider/D_registers_q_reg[7][1]_i_178_n_0
    SLICE_X31Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.685 r  alum/divider/D_registers_q_reg[7][1]_i_142/CO[3]
                         net (fo=1, routed)           0.000    85.685    alum/divider/D_registers_q_reg[7][1]_i_142_n_0
    SLICE_X31Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.799 r  alum/divider/D_registers_q_reg[7][1]_i_111/CO[3]
                         net (fo=1, routed)           0.000    85.799    alum/divider/D_registers_q_reg[7][1]_i_111_n_0
    SLICE_X31Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.913 r  alum/divider/D_registers_q_reg[7][1]_i_85/CO[3]
                         net (fo=1, routed)           0.000    85.913    alum/divider/D_registers_q_reg[7][1]_i_85_n_0
    SLICE_X31Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.027 r  alum/divider/D_registers_q_reg[7][1]_i_64/CO[3]
                         net (fo=1, routed)           0.000    86.027    alum/divider/D_registers_q_reg[7][1]_i_64_n_0
    SLICE_X31Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.141 r  alum/divider/D_registers_q_reg[7][1]_i_48/CO[3]
                         net (fo=1, routed)           0.000    86.141    alum/divider/D_registers_q_reg[7][1]_i_48_n_0
    SLICE_X31Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.255 r  alum/divider/D_registers_q_reg[7][4]_i_25/CO[3]
                         net (fo=1, routed)           0.000    86.255    alum/divider/D_registers_q_reg[7][4]_i_25_n_0
    SLICE_X31Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.369 r  alum/divider/D_registers_q_reg[7][4]_i_16/CO[3]
                         net (fo=1, routed)           0.000    86.369    alum/divider/D_registers_q_reg[7][4]_i_16_n_0
    SLICE_X31Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    86.526 r  alum/divider/D_registers_q_reg[7][4]_i_10/CO[1]
                         net (fo=36, routed)          0.895    87.420    alum/divider/d0[4]
    SLICE_X32Y45         LUT3 (Prop_lut3_I0_O)        0.329    87.749 r  alum/divider/D_registers_q[7][1]_i_181/O
                         net (fo=1, routed)           0.000    87.749    alum/divider/D_registers_q[7][1]_i_181_n_0
    SLICE_X32Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    88.299 r  alum/divider/D_registers_q_reg[7][1]_i_137/CO[3]
                         net (fo=1, routed)           0.000    88.299    alum/divider/D_registers_q_reg[7][1]_i_137_n_0
    SLICE_X32Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.413 r  alum/divider/D_registers_q_reg[7][1]_i_106/CO[3]
                         net (fo=1, routed)           0.000    88.413    alum/divider/D_registers_q_reg[7][1]_i_106_n_0
    SLICE_X32Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.527 r  alum/divider/D_registers_q_reg[7][1]_i_80/CO[3]
                         net (fo=1, routed)           0.000    88.527    alum/divider/D_registers_q_reg[7][1]_i_80_n_0
    SLICE_X32Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.641 r  alum/divider/D_registers_q_reg[7][1]_i_59/CO[3]
                         net (fo=1, routed)           0.000    88.641    alum/divider/D_registers_q_reg[7][1]_i_59_n_0
    SLICE_X32Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.755 r  alum/divider/D_registers_q_reg[7][1]_i_43/CO[3]
                         net (fo=1, routed)           0.001    88.756    alum/divider/D_registers_q_reg[7][1]_i_43_n_0
    SLICE_X32Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.870 r  alum/divider/D_registers_q_reg[7][1]_i_32/CO[3]
                         net (fo=1, routed)           0.000    88.870    alum/divider/D_registers_q_reg[7][1]_i_32_n_0
    SLICE_X32Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.984 r  alum/divider/D_registers_q_reg[7][3]_i_19/CO[3]
                         net (fo=1, routed)           0.000    88.984    alum/divider/D_registers_q_reg[7][3]_i_19_n_0
    SLICE_X32Y52         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    89.141 r  alum/divider/D_registers_q_reg[7][3]_i_13/CO[1]
                         net (fo=36, routed)          0.816    89.958    alum/divider/d0[3]
    SLICE_X33Y47         LUT3 (Prop_lut3_I0_O)        0.329    90.287 r  alum/divider/D_registers_q[7][1]_i_213/O
                         net (fo=1, routed)           0.000    90.287    alum/divider/D_registers_q[7][1]_i_213_n_0
    SLICE_X33Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    90.837 r  alum/divider/D_registers_q_reg[7][1]_i_168/CO[3]
                         net (fo=1, routed)           0.000    90.837    alum/divider/D_registers_q_reg[7][1]_i_168_n_0
    SLICE_X33Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.951 r  alum/divider/D_registers_q_reg[7][1]_i_132/CO[3]
                         net (fo=1, routed)           0.000    90.951    alum/divider/D_registers_q_reg[7][1]_i_132_n_0
    SLICE_X33Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.065 r  alum/divider/D_registers_q_reg[7][1]_i_101/CO[3]
                         net (fo=1, routed)           0.001    91.065    alum/divider/D_registers_q_reg[7][1]_i_101_n_0
    SLICE_X33Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.179 r  alum/divider/D_registers_q_reg[7][1]_i_75/CO[3]
                         net (fo=1, routed)           0.000    91.179    alum/divider/D_registers_q_reg[7][1]_i_75_n_0
    SLICE_X33Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.293 r  alum/divider/D_registers_q_reg[7][1]_i_54/CO[3]
                         net (fo=1, routed)           0.000    91.293    alum/divider/D_registers_q_reg[7][1]_i_54_n_0
    SLICE_X33Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.407 r  alum/divider/D_registers_q_reg[7][1]_i_38/CO[3]
                         net (fo=1, routed)           0.000    91.407    alum/divider/D_registers_q_reg[7][1]_i_38_n_0
    SLICE_X33Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.521 r  alum/divider/D_registers_q_reg[7][1]_i_27/CO[3]
                         net (fo=1, routed)           0.000    91.521    alum/divider/D_registers_q_reg[7][1]_i_27_n_0
    SLICE_X33Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.635 r  alum/divider/D_registers_q_reg[7][1]_i_22/CO[3]
                         net (fo=1, routed)           0.000    91.635    alum/divider/D_registers_q_reg[7][1]_i_22_n_0
    SLICE_X33Y55         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.792 r  alum/divider/D_registers_q_reg[7][2]_i_13/CO[1]
                         net (fo=36, routed)          0.915    92.707    alum/divider/d0[2]
    SLICE_X31Y50         LUT3 (Prop_lut3_I0_O)        0.329    93.036 r  alum/divider/D_registers_q[7][1]_i_210/O
                         net (fo=1, routed)           0.000    93.036    alum/divider/D_registers_q[7][1]_i_210_n_0
    SLICE_X31Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    93.586 r  alum/divider/D_registers_q_reg[7][1]_i_167/CO[3]
                         net (fo=1, routed)           0.000    93.586    alum/divider/D_registers_q_reg[7][1]_i_167_n_0
    SLICE_X31Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.700 r  alum/divider/D_registers_q_reg[7][1]_i_131/CO[3]
                         net (fo=1, routed)           0.000    93.700    alum/divider/D_registers_q_reg[7][1]_i_131_n_0
    SLICE_X31Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.814 r  alum/divider/D_registers_q_reg[7][1]_i_100/CO[3]
                         net (fo=1, routed)           0.000    93.814    alum/divider/D_registers_q_reg[7][1]_i_100_n_0
    SLICE_X31Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.928 r  alum/divider/D_registers_q_reg[7][1]_i_74/CO[3]
                         net (fo=1, routed)           0.000    93.928    alum/divider/D_registers_q_reg[7][1]_i_74_n_0
    SLICE_X31Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.042 r  alum/divider/D_registers_q_reg[7][1]_i_53/CO[3]
                         net (fo=1, routed)           0.000    94.042    alum/divider/D_registers_q_reg[7][1]_i_53_n_0
    SLICE_X31Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.156 r  alum/divider/D_registers_q_reg[7][1]_i_37/CO[3]
                         net (fo=1, routed)           0.000    94.156    alum/divider/D_registers_q_reg[7][1]_i_37_n_0
    SLICE_X31Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.270 r  alum/divider/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000    94.270    alum/divider/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X31Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.384 r  alum/divider/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000    94.384    alum/divider/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X31Y58         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.541 r  alum/divider/D_registers_q_reg[7][1]_i_15/CO[1]
                         net (fo=36, routed)          0.903    95.444    alum/divider/d0[1]
    SLICE_X30Y50         LUT3 (Prop_lut3_I0_O)        0.329    95.773 r  alum/divider/D_registers_q[7][0]_i_65/O
                         net (fo=1, routed)           0.000    95.773    alum/divider/D_registers_q[7][0]_i_65_n_0
    SLICE_X30Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    96.306 r  alum/divider/D_registers_q_reg[7][0]_i_58/CO[3]
                         net (fo=1, routed)           0.000    96.306    alum/divider/D_registers_q_reg[7][0]_i_58_n_0
    SLICE_X30Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.423 r  alum/divider/D_registers_q_reg[7][0]_i_53/CO[3]
                         net (fo=1, routed)           0.000    96.423    alum/divider/D_registers_q_reg[7][0]_i_53_n_0
    SLICE_X30Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.540 r  alum/divider/D_registers_q_reg[7][0]_i_47/CO[3]
                         net (fo=1, routed)           0.000    96.540    alum/divider/D_registers_q_reg[7][0]_i_47_n_0
    SLICE_X30Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.657 r  alum/divider/D_registers_q_reg[7][0]_i_40/CO[3]
                         net (fo=1, routed)           0.000    96.657    alum/divider/D_registers_q_reg[7][0]_i_40_n_0
    SLICE_X30Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.774 r  alum/divider/D_registers_q_reg[7][0]_i_33/CO[3]
                         net (fo=1, routed)           0.000    96.774    alum/divider/D_registers_q_reg[7][0]_i_33_n_0
    SLICE_X30Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.891 r  alum/divider/D_registers_q_reg[7][0]_i_27/CO[3]
                         net (fo=1, routed)           0.000    96.891    alum/divider/D_registers_q_reg[7][0]_i_27_n_0
    SLICE_X30Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.008 r  alum/divider/D_registers_q_reg[7][0]_i_21/CO[3]
                         net (fo=1, routed)           0.000    97.008    alum/divider/D_registers_q_reg[7][0]_i_21_n_0
    SLICE_X30Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.125 r  alum/divider/D_registers_q_reg[7][0]_i_17/CO[3]
                         net (fo=1, routed)           0.000    97.125    alum/divider/D_registers_q_reg[7][0]_i_17_n_0
    SLICE_X30Y58         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.282 r  alum/divider/D_registers_q_reg[7][0]_i_14/CO[1]
                         net (fo=1, routed)           1.012    98.294    sm/d0[0]
    SLICE_X30Y37         LUT3 (Prop_lut3_I1_O)        0.332    98.626 r  sm/D_registers_q[7][0]_i_10/O
                         net (fo=1, routed)           0.706    99.331    sm/D_registers_q[7][0]_i_10_n_0
    SLICE_X31Y26         LUT6 (Prop_lut6_I4_O)        0.124    99.455 r  sm/D_registers_q[7][0]_i_6/O
                         net (fo=1, routed)           0.000    99.455    sm/D_registers_q[7][0]_i_6_n_0
    SLICE_X31Y26         MUXF7 (Prop_muxf7_I0_O)      0.238    99.693 r  sm/D_registers_q_reg[7][0]_i_4/O
                         net (fo=1, routed)           0.000    99.693    sm/D_registers_q_reg[7][0]_i_4_n_0
    SLICE_X31Y26         MUXF8 (Prop_muxf8_I0_O)      0.104    99.797 r  sm/D_registers_q_reg[7][0]_i_3/O
                         net (fo=24, routed)          0.941   100.738    sm/D_registers_q_reg[7][0]_i_5_0[0]
    SLICE_X30Y18         LUT5 (Prop_lut5_I4_O)        0.316   101.054 f  sm/D_states_q[7]_i_9/O
                         net (fo=2, routed)           0.669   101.723    sm/D_states_q[7]_i_9_n_0
    SLICE_X29Y10         LUT6 (Prop_lut6_I3_O)        0.124   101.847 r  sm/D_states_q[6]_i_5/O
                         net (fo=1, routed)           0.436   102.284    sm/D_states_q[6]_i_5_n_0
    SLICE_X31Y9          LUT6 (Prop_lut6_I3_O)        0.124   102.408 r  sm/D_states_q[6]_i_1/O
                         net (fo=3, routed)           0.566   102.974    sm/D_states_d__0[6]
    SLICE_X33Y10         FDRE                                         r  sm/D_states_q_reg[6]_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         1.443    14.848    sm/clk_IBUF_BUFG
    SLICE_X33Y10         FDRE                                         r  sm/D_states_q_reg[6]_replica/C
                         clock pessimism              0.187    15.035    
                         clock uncertainty           -0.035    15.000    
    SLICE_X33Y10         FDRE (Setup_fdre_C_D)       -0.067    14.933    sm/D_states_q_reg[6]_replica
  -------------------------------------------------------------------
                         required time                         14.933    
                         arrival time                        -102.974    
  -------------------------------------------------------------------
                         slack                                -88.041    

Slack (VIOLATED) :        -87.960ns  (required time - arrival time)
  Source:                 display/D_state_q_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sm/D_states_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        97.744ns  (logic 60.383ns (61.776%)  route 37.362ns (38.224%))
  Logic Levels:           326  (CARRY4=286 LUT3=28 LUT4=1 LUT5=2 LUT6=7 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         1.564     5.148    display/clk_IBUF_BUFG
    SLICE_X39Y7          FDRE                                         r  display/D_state_q_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y7          FDRE (Prop_fdre_C_Q)         0.456     5.604 f  display/D_state_q_reg[0]_replica/Q
                         net (fo=1, routed)           0.793     6.397    display/D_state_q[0]_repN
    SLICE_X36Y7          LUT6 (Prop_lut6_I1_O)        0.124     6.521 f  display/D_pixel_idx_q[10]_i_3/O
                         net (fo=17, routed)          0.858     7.379    sm/ram_reg_i_124_1
    SLICE_X38Y7          LUT6 (Prop_lut6_I2_O)        0.124     7.503 r  sm/D_registers_q[7][31]_i_192/O
                         net (fo=1, routed)           0.594     8.097    sm/D_registers_q[7][31]_i_192_n_0
    SLICE_X36Y8          LUT6 (Prop_lut6_I5_O)        0.124     8.221 f  sm/D_registers_q[7][31]_i_155/O
                         net (fo=1, routed)           0.837     9.058    sm/D_registers_q[7][31]_i_155_n_0
    SLICE_X38Y7          LUT6 (Prop_lut6_I0_O)        0.124     9.182 r  sm/D_registers_q[7][31]_i_121/O
                         net (fo=65, routed)          0.969    10.150    sm/M_sm_bsel[0]
    SLICE_X38Y5          LUT5 (Prop_lut5_I3_O)        0.124    10.274 r  sm/D_registers_q[7][10]_i_79/O
                         net (fo=85, routed)          0.712    10.986    L_reg/M_alum_b[0]
    SLICE_X47Y1          LUT4 (Prop_lut4_I3_O)        0.124    11.110 r  L_reg/D_registers_q[7][31]_i_473/O
                         net (fo=1, routed)           0.000    11.110    alum/divider/S[0]
    SLICE_X47Y1          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.642 r  alum/divider/D_registers_q_reg[7][31]_i_423/CO[3]
                         net (fo=1, routed)           0.000    11.642    alum/divider/D_registers_q_reg[7][31]_i_423_n_0
    SLICE_X47Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.756 r  alum/divider/D_registers_q_reg[7][31]_i_384/CO[3]
                         net (fo=1, routed)           0.000    11.756    alum/divider/D_registers_q_reg[7][31]_i_384_n_0
    SLICE_X47Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.870 r  alum/divider/D_registers_q_reg[7][31]_i_343/CO[3]
                         net (fo=1, routed)           0.000    11.870    alum/divider/D_registers_q_reg[7][31]_i_343_n_0
    SLICE_X47Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.984 r  alum/divider/D_registers_q_reg[7][31]_i_309/CO[3]
                         net (fo=1, routed)           0.000    11.984    alum/divider/D_registers_q_reg[7][31]_i_309_n_0
    SLICE_X47Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.098 r  alum/divider/D_registers_q_reg[7][31]_i_272/CO[3]
                         net (fo=1, routed)           0.000    12.098    alum/divider/D_registers_q_reg[7][31]_i_272_n_0
    SLICE_X47Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.212 r  alum/divider/D_registers_q_reg[7][31]_i_244/CO[3]
                         net (fo=1, routed)           0.000    12.212    alum/divider/D_registers_q_reg[7][31]_i_244_n_0
    SLICE_X47Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.326 r  alum/divider/D_registers_q_reg[7][31]_i_214/CO[3]
                         net (fo=1, routed)           0.000    12.326    alum/divider/D_registers_q_reg[7][31]_i_214_n_0
    SLICE_X47Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.440 r  alum/divider/D_registers_q_reg[7][31]_i_183/CO[3]
                         net (fo=1, routed)           0.000    12.440    alum/divider/D_registers_q_reg[7][31]_i_183_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    12.711 r  alum/divider/D_registers_q_reg[7][31]_i_140/CO[0]
                         net (fo=36, routed)          0.944    13.655    alum/divider/d0[31]
    SLICE_X44Y0          LUT3 (Prop_lut3_I0_O)        0.373    14.028 r  alum/divider/D_registers_q[7][30]_i_128/O
                         net (fo=1, routed)           0.000    14.028    alum/divider/D_registers_q[7][30]_i_128_n_0
    SLICE_X44Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.578 r  alum/divider/D_registers_q_reg[7][30]_i_121/CO[3]
                         net (fo=1, routed)           0.000    14.578    alum/divider/D_registers_q_reg[7][30]_i_121_n_0
    SLICE_X44Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.692 r  alum/divider/D_registers_q_reg[7][30]_i_116/CO[3]
                         net (fo=1, routed)           0.000    14.692    alum/divider/D_registers_q_reg[7][30]_i_116_n_0
    SLICE_X44Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.806 r  alum/divider/D_registers_q_reg[7][30]_i_111/CO[3]
                         net (fo=1, routed)           0.000    14.806    alum/divider/D_registers_q_reg[7][30]_i_111_n_0
    SLICE_X44Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.920 r  alum/divider/D_registers_q_reg[7][30]_i_106/CO[3]
                         net (fo=1, routed)           0.000    14.920    alum/divider/D_registers_q_reg[7][30]_i_106_n_0
    SLICE_X44Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.034 r  alum/divider/D_registers_q_reg[7][30]_i_101/CO[3]
                         net (fo=1, routed)           0.000    15.034    alum/divider/D_registers_q_reg[7][30]_i_101_n_0
    SLICE_X44Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.148 r  alum/divider/D_registers_q_reg[7][30]_i_92/CO[3]
                         net (fo=1, routed)           0.000    15.148    alum/divider/D_registers_q_reg[7][30]_i_92_n_0
    SLICE_X44Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.262 r  alum/divider/D_registers_q_reg[7][30]_i_77/CO[3]
                         net (fo=1, routed)           0.000    15.262    alum/divider/D_registers_q_reg[7][30]_i_77_n_0
    SLICE_X44Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.376 r  alum/divider/D_registers_q_reg[7][30]_i_54/CO[3]
                         net (fo=1, routed)           0.000    15.376    alum/divider/D_registers_q_reg[7][30]_i_54_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.533 r  alum/divider/D_registers_q_reg[7][30]_i_30/CO[1]
                         net (fo=36, routed)          0.949    16.482    alum/divider/d0[30]
    SLICE_X43Y0          LUT3 (Prop_lut3_I0_O)        0.329    16.811 r  alum/divider/D_registers_q[7][29]_i_69/O
                         net (fo=1, routed)           0.000    16.811    alum/divider/D_registers_q[7][29]_i_69_n_0
    SLICE_X43Y0          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.212 r  alum/divider/D_registers_q_reg[7][29]_i_64/CO[3]
                         net (fo=1, routed)           0.000    17.212    alum/divider/D_registers_q_reg[7][29]_i_64_n_0
    SLICE_X43Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.326 r  alum/divider/D_registers_q_reg[7][29]_i_59/CO[3]
                         net (fo=1, routed)           0.000    17.326    alum/divider/D_registers_q_reg[7][29]_i_59_n_0
    SLICE_X43Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.440 r  alum/divider/D_registers_q_reg[7][29]_i_54/CO[3]
                         net (fo=1, routed)           0.000    17.440    alum/divider/D_registers_q_reg[7][29]_i_54_n_0
    SLICE_X43Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.554 r  alum/divider/D_registers_q_reg[7][29]_i_49/CO[3]
                         net (fo=1, routed)           0.000    17.554    alum/divider/D_registers_q_reg[7][29]_i_49_n_0
    SLICE_X43Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.668 r  alum/divider/D_registers_q_reg[7][29]_i_44/CO[3]
                         net (fo=1, routed)           0.000    17.668    alum/divider/D_registers_q_reg[7][29]_i_44_n_0
    SLICE_X43Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.782 r  alum/divider/D_registers_q_reg[7][29]_i_39/CO[3]
                         net (fo=1, routed)           0.000    17.782    alum/divider/D_registers_q_reg[7][29]_i_39_n_0
    SLICE_X43Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.896 r  alum/divider/D_registers_q_reg[7][29]_i_34/CO[3]
                         net (fo=1, routed)           0.000    17.896    alum/divider/D_registers_q_reg[7][29]_i_34_n_0
    SLICE_X43Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.010 r  alum/divider/D_registers_q_reg[7][29]_i_29/CO[3]
                         net (fo=1, routed)           0.000    18.010    alum/divider/D_registers_q_reg[7][29]_i_29_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.167 r  alum/divider/D_registers_q_reg[7][29]_i_20/CO[1]
                         net (fo=36, routed)          0.889    19.056    alum/divider/d0[29]
    SLICE_X41Y1          LUT3 (Prop_lut3_I0_O)        0.329    19.385 r  alum/divider/D_registers_q[7][20]_i_312/O
                         net (fo=1, routed)           0.000    19.385    alum/divider/D_registers_q[7][20]_i_312_n_0
    SLICE_X41Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.935 r  alum/divider/D_registers_q_reg[7][20]_i_273/CO[3]
                         net (fo=1, routed)           0.000    19.935    alum/divider/D_registers_q_reg[7][20]_i_273_n_0
    SLICE_X41Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.049 r  alum/divider/D_registers_q_reg[7][28]_i_48/CO[3]
                         net (fo=1, routed)           0.000    20.049    alum/divider/D_registers_q_reg[7][28]_i_48_n_0
    SLICE_X41Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.163 r  alum/divider/D_registers_q_reg[7][28]_i_43/CO[3]
                         net (fo=1, routed)           0.000    20.163    alum/divider/D_registers_q_reg[7][28]_i_43_n_0
    SLICE_X41Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.277 r  alum/divider/D_registers_q_reg[7][28]_i_38/CO[3]
                         net (fo=1, routed)           0.000    20.277    alum/divider/D_registers_q_reg[7][28]_i_38_n_0
    SLICE_X41Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.391 r  alum/divider/D_registers_q_reg[7][28]_i_33/CO[3]
                         net (fo=1, routed)           0.000    20.391    alum/divider/D_registers_q_reg[7][28]_i_33_n_0
    SLICE_X41Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.505 r  alum/divider/D_registers_q_reg[7][28]_i_28/CO[3]
                         net (fo=1, routed)           0.000    20.505    alum/divider/D_registers_q_reg[7][28]_i_28_n_0
    SLICE_X41Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.619 r  alum/divider/D_registers_q_reg[7][28]_i_23/CO[3]
                         net (fo=1, routed)           0.000    20.619    alum/divider/D_registers_q_reg[7][28]_i_23_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.733 r  alum/divider/D_registers_q_reg[7][28]_i_18/CO[3]
                         net (fo=1, routed)           0.000    20.733    alum/divider/D_registers_q_reg[7][28]_i_18_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.890 r  alum/divider/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          0.911    21.801    alum/divider/d0[28]
    SLICE_X39Y1          LUT3 (Prop_lut3_I0_O)        0.329    22.130 r  alum/divider/D_registers_q[7][20]_i_309/O
                         net (fo=1, routed)           0.000    22.130    alum/divider/D_registers_q[7][20]_i_309_n_0
    SLICE_X39Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.680 r  alum/divider/D_registers_q_reg[7][20]_i_268/CO[3]
                         net (fo=1, routed)           0.000    22.680    alum/divider/D_registers_q_reg[7][20]_i_268_n_0
    SLICE_X39Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.794 r  alum/divider/D_registers_q_reg[7][20]_i_222/CO[3]
                         net (fo=1, routed)           0.000    22.794    alum/divider/D_registers_q_reg[7][20]_i_222_n_0
    SLICE_X39Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.908 r  alum/divider/D_registers_q_reg[7][27]_i_66/CO[3]
                         net (fo=1, routed)           0.000    22.908    alum/divider/D_registers_q_reg[7][27]_i_66_n_0
    SLICE_X39Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.022 r  alum/divider/D_registers_q_reg[7][27]_i_61/CO[3]
                         net (fo=1, routed)           0.000    23.022    alum/divider/D_registers_q_reg[7][27]_i_61_n_0
    SLICE_X39Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.136 r  alum/divider/D_registers_q_reg[7][27]_i_56/CO[3]
                         net (fo=1, routed)           0.000    23.136    alum/divider/D_registers_q_reg[7][27]_i_56_n_0
    SLICE_X39Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.250 r  alum/divider/D_registers_q_reg[7][27]_i_50/CO[3]
                         net (fo=1, routed)           0.000    23.250    alum/divider/D_registers_q_reg[7][27]_i_50_n_0
    SLICE_X39Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.364 r  alum/divider/D_registers_q_reg[7][27]_i_35/CO[3]
                         net (fo=1, routed)           0.000    23.364    alum/divider/D_registers_q_reg[7][27]_i_35_n_0
    SLICE_X39Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.478 r  alum/divider/D_registers_q_reg[7][27]_i_23/CO[3]
                         net (fo=1, routed)           0.000    23.478    alum/divider/D_registers_q_reg[7][27]_i_23_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.635 r  alum/divider/D_registers_q_reg[7][27]_i_12/CO[1]
                         net (fo=36, routed)          1.063    24.698    alum/divider/d0[27]
    SLICE_X37Y3          LUT3 (Prop_lut3_I0_O)        0.329    25.027 r  alum/divider/D_registers_q[7][20]_i_306/O
                         net (fo=1, routed)           0.000    25.027    alum/divider/D_registers_q[7][20]_i_306_n_0
    SLICE_X37Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.577 r  alum/divider/D_registers_q_reg[7][20]_i_263/CO[3]
                         net (fo=1, routed)           0.000    25.577    alum/divider/D_registers_q_reg[7][20]_i_263_n_0
    SLICE_X37Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.691 r  alum/divider/D_registers_q_reg[7][20]_i_217/CO[3]
                         net (fo=1, routed)           0.000    25.691    alum/divider/D_registers_q_reg[7][20]_i_217_n_0
    SLICE_X37Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.805 r  alum/divider/D_registers_q_reg[7][20]_i_179/CO[3]
                         net (fo=1, routed)           0.000    25.805    alum/divider/D_registers_q_reg[7][20]_i_179_n_0
    SLICE_X37Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.919 r  alum/divider/D_registers_q_reg[7][26]_i_66/CO[3]
                         net (fo=1, routed)           0.000    25.919    alum/divider/D_registers_q_reg[7][26]_i_66_n_0
    SLICE_X37Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.033 r  alum/divider/D_registers_q_reg[7][26]_i_56/CO[3]
                         net (fo=1, routed)           0.000    26.033    alum/divider/D_registers_q_reg[7][26]_i_56_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.147 r  alum/divider/D_registers_q_reg[7][26]_i_46/CO[3]
                         net (fo=1, routed)           0.000    26.147    alum/divider/D_registers_q_reg[7][26]_i_46_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.261 r  alum/divider/D_registers_q_reg[7][26]_i_33/CO[3]
                         net (fo=1, routed)           0.000    26.261    alum/divider/D_registers_q_reg[7][26]_i_33_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.375 r  alum/divider/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    26.375    alum/divider/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.532 r  alum/divider/D_registers_q_reg[7][26]_i_13/CO[1]
                         net (fo=36, routed)          1.049    27.580    alum/divider/d0[26]
    SLICE_X40Y4          LUT3 (Prop_lut3_I0_O)        0.329    27.909 r  alum/divider/D_registers_q[7][20]_i_303/O
                         net (fo=1, routed)           0.000    27.909    alum/divider/D_registers_q[7][20]_i_303_n_0
    SLICE_X40Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.459 r  alum/divider/D_registers_q_reg[7][20]_i_258/CO[3]
                         net (fo=1, routed)           0.000    28.459    alum/divider/D_registers_q_reg[7][20]_i_258_n_0
    SLICE_X40Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.573 r  alum/divider/D_registers_q_reg[7][20]_i_212/CO[3]
                         net (fo=1, routed)           0.000    28.573    alum/divider/D_registers_q_reg[7][20]_i_212_n_0
    SLICE_X40Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.687 r  alum/divider/D_registers_q_reg[7][20]_i_174/CO[3]
                         net (fo=1, routed)           0.000    28.687    alum/divider/D_registers_q_reg[7][20]_i_174_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.801 r  alum/divider/D_registers_q_reg[7][20]_i_141/CO[3]
                         net (fo=1, routed)           0.000    28.801    alum/divider/D_registers_q_reg[7][20]_i_141_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.915 r  alum/divider/D_registers_q_reg[7][25]_i_52/CO[3]
                         net (fo=1, routed)           0.000    28.915    alum/divider/D_registers_q_reg[7][25]_i_52_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.029 r  alum/divider/D_registers_q_reg[7][25]_i_43/CO[3]
                         net (fo=1, routed)           0.000    29.029    alum/divider/D_registers_q_reg[7][25]_i_43_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.143 r  alum/divider/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.000    29.143    alum/divider/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.257 r  alum/divider/D_registers_q_reg[7][25]_i_21/CO[3]
                         net (fo=1, routed)           0.000    29.257    alum/divider/D_registers_q_reg[7][25]_i_21_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.414 r  alum/divider/D_registers_q_reg[7][25]_i_12/CO[1]
                         net (fo=36, routed)          0.868    30.282    alum/divider/d0[25]
    SLICE_X42Y5          LUT3 (Prop_lut3_I0_O)        0.329    30.611 r  alum/divider/D_registers_q[7][20]_i_300/O
                         net (fo=1, routed)           0.000    30.611    alum/divider/D_registers_q[7][20]_i_300_n_0
    SLICE_X42Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.144 r  alum/divider/D_registers_q_reg[7][20]_i_253/CO[3]
                         net (fo=1, routed)           0.000    31.144    alum/divider/D_registers_q_reg[7][20]_i_253_n_0
    SLICE_X42Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.261 r  alum/divider/D_registers_q_reg[7][20]_i_207/CO[3]
                         net (fo=1, routed)           0.000    31.261    alum/divider/D_registers_q_reg[7][20]_i_207_n_0
    SLICE_X42Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.378 r  alum/divider/D_registers_q_reg[7][20]_i_169/CO[3]
                         net (fo=1, routed)           0.000    31.378    alum/divider/D_registers_q_reg[7][20]_i_169_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.495 r  alum/divider/D_registers_q_reg[7][20]_i_136/CO[3]
                         net (fo=1, routed)           0.000    31.495    alum/divider/D_registers_q_reg[7][20]_i_136_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.612 r  alum/divider/D_registers_q_reg[7][20]_i_106/CO[3]
                         net (fo=1, routed)           0.000    31.612    alum/divider/D_registers_q_reg[7][20]_i_106_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.729 r  alum/divider/D_registers_q_reg[7][24]_i_40/CO[3]
                         net (fo=1, routed)           0.000    31.729    alum/divider/D_registers_q_reg[7][24]_i_40_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.846 r  alum/divider/D_registers_q_reg[7][24]_i_30/CO[3]
                         net (fo=1, routed)           0.000    31.846    alum/divider/D_registers_q_reg[7][24]_i_30_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.963 r  alum/divider/D_registers_q_reg[7][24]_i_20/CO[3]
                         net (fo=1, routed)           0.000    31.963    alum/divider/D_registers_q_reg[7][24]_i_20_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.120 r  alum/divider/D_registers_q_reg[7][24]_i_11/CO[1]
                         net (fo=36, routed)          1.038    33.158    alum/divider/d0[24]
    SLICE_X45Y5          LUT3 (Prop_lut3_I0_O)        0.332    33.490 r  alum/divider/D_registers_q[7][20]_i_297/O
                         net (fo=1, routed)           0.000    33.490    alum/divider/D_registers_q[7][20]_i_297_n_0
    SLICE_X45Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.040 r  alum/divider/D_registers_q_reg[7][20]_i_248/CO[3]
                         net (fo=1, routed)           0.000    34.040    alum/divider/D_registers_q_reg[7][20]_i_248_n_0
    SLICE_X45Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.154 r  alum/divider/D_registers_q_reg[7][20]_i_202/CO[3]
                         net (fo=1, routed)           0.000    34.154    alum/divider/D_registers_q_reg[7][20]_i_202_n_0
    SLICE_X45Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.268 r  alum/divider/D_registers_q_reg[7][20]_i_164/CO[3]
                         net (fo=1, routed)           0.000    34.268    alum/divider/D_registers_q_reg[7][20]_i_164_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.382 r  alum/divider/D_registers_q_reg[7][20]_i_131/CO[3]
                         net (fo=1, routed)           0.000    34.382    alum/divider/D_registers_q_reg[7][20]_i_131_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.496 r  alum/divider/D_registers_q_reg[7][20]_i_101/CO[3]
                         net (fo=1, routed)           0.000    34.496    alum/divider/D_registers_q_reg[7][20]_i_101_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.610 r  alum/divider/D_registers_q_reg[7][20]_i_74/CO[3]
                         net (fo=1, routed)           0.000    34.610    alum/divider/D_registers_q_reg[7][20]_i_74_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.724 r  alum/divider/D_registers_q_reg[7][23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    34.724    alum/divider/D_registers_q_reg[7][23]_i_33_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.838 r  alum/divider/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    34.838    alum/divider/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.995 r  alum/divider/D_registers_q_reg[7][23]_i_13/CO[1]
                         net (fo=36, routed)          0.993    35.988    alum/divider/d0[23]
    SLICE_X46Y5          LUT3 (Prop_lut3_I0_O)        0.329    36.317 r  alum/divider/D_registers_q[7][20]_i_294/O
                         net (fo=1, routed)           0.000    36.317    alum/divider/D_registers_q[7][20]_i_294_n_0
    SLICE_X46Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    36.850 r  alum/divider/D_registers_q_reg[7][20]_i_243/CO[3]
                         net (fo=1, routed)           0.000    36.850    alum/divider/D_registers_q_reg[7][20]_i_243_n_0
    SLICE_X46Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.967 r  alum/divider/D_registers_q_reg[7][20]_i_197/CO[3]
                         net (fo=1, routed)           0.000    36.967    alum/divider/D_registers_q_reg[7][20]_i_197_n_0
    SLICE_X46Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.084 r  alum/divider/D_registers_q_reg[7][20]_i_159/CO[3]
                         net (fo=1, routed)           0.000    37.084    alum/divider/D_registers_q_reg[7][20]_i_159_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.201 r  alum/divider/D_registers_q_reg[7][20]_i_126/CO[3]
                         net (fo=1, routed)           0.000    37.201    alum/divider/D_registers_q_reg[7][20]_i_126_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.318 r  alum/divider/D_registers_q_reg[7][20]_i_96/CO[3]
                         net (fo=1, routed)           0.000    37.318    alum/divider/D_registers_q_reg[7][20]_i_96_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.435 r  alum/divider/D_registers_q_reg[7][20]_i_69/CO[3]
                         net (fo=1, routed)           0.000    37.435    alum/divider/D_registers_q_reg[7][20]_i_69_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.552 r  alum/divider/D_registers_q_reg[7][20]_i_48/CO[3]
                         net (fo=1, routed)           0.000    37.552    alum/divider/D_registers_q_reg[7][20]_i_48_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.669 r  alum/divider/D_registers_q_reg[7][22]_i_21/CO[3]
                         net (fo=1, routed)           0.000    37.669    alum/divider/D_registers_q_reg[7][22]_i_21_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.826 r  alum/divider/D_registers_q_reg[7][22]_i_13/CO[1]
                         net (fo=36, routed)          1.216    39.042    alum/divider/d0[22]
    SLICE_X50Y5          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    39.845 r  alum/divider/D_registers_q_reg[7][20]_i_238/CO[3]
                         net (fo=1, routed)           0.000    39.845    alum/divider/D_registers_q_reg[7][20]_i_238_n_0
    SLICE_X50Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.962 r  alum/divider/D_registers_q_reg[7][20]_i_192/CO[3]
                         net (fo=1, routed)           0.000    39.962    alum/divider/D_registers_q_reg[7][20]_i_192_n_0
    SLICE_X50Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.079 r  alum/divider/D_registers_q_reg[7][20]_i_154/CO[3]
                         net (fo=1, routed)           0.000    40.079    alum/divider/D_registers_q_reg[7][20]_i_154_n_0
    SLICE_X50Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.196 r  alum/divider/D_registers_q_reg[7][20]_i_121/CO[3]
                         net (fo=1, routed)           0.000    40.196    alum/divider/D_registers_q_reg[7][20]_i_121_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.313 r  alum/divider/D_registers_q_reg[7][20]_i_91/CO[3]
                         net (fo=1, routed)           0.000    40.313    alum/divider/D_registers_q_reg[7][20]_i_91_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.430 r  alum/divider/D_registers_q_reg[7][20]_i_64/CO[3]
                         net (fo=1, routed)           0.000    40.430    alum/divider/D_registers_q_reg[7][20]_i_64_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.547 r  alum/divider/D_registers_q_reg[7][20]_i_43/CO[3]
                         net (fo=1, routed)           0.000    40.547    alum/divider/D_registers_q_reg[7][20]_i_43_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.664 r  alum/divider/D_registers_q_reg[7][20]_i_28/CO[3]
                         net (fo=1, routed)           0.000    40.664    alum/divider/D_registers_q_reg[7][20]_i_28_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.821 r  alum/divider/D_registers_q_reg[7][21]_i_12/CO[1]
                         net (fo=36, routed)          0.905    41.726    alum/divider/d0[21]
    SLICE_X49Y9          LUT3 (Prop_lut3_I0_O)        0.332    42.058 r  alum/divider/D_registers_q[7][20]_i_287/O
                         net (fo=1, routed)           0.000    42.058    alum/divider/D_registers_q[7][20]_i_287_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.608 r  alum/divider/D_registers_q_reg[7][20]_i_237/CO[3]
                         net (fo=1, routed)           0.000    42.608    alum/divider/D_registers_q_reg[7][20]_i_237_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.722 r  alum/divider/D_registers_q_reg[7][20]_i_191/CO[3]
                         net (fo=1, routed)           0.000    42.722    alum/divider/D_registers_q_reg[7][20]_i_191_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.836 r  alum/divider/D_registers_q_reg[7][20]_i_153/CO[3]
                         net (fo=1, routed)           0.000    42.836    alum/divider/D_registers_q_reg[7][20]_i_153_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.950 r  alum/divider/D_registers_q_reg[7][20]_i_120/CO[3]
                         net (fo=1, routed)           0.000    42.950    alum/divider/D_registers_q_reg[7][20]_i_120_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.064 r  alum/divider/D_registers_q_reg[7][20]_i_90/CO[3]
                         net (fo=1, routed)           0.000    43.064    alum/divider/D_registers_q_reg[7][20]_i_90_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.178 r  alum/divider/D_registers_q_reg[7][20]_i_63/CO[3]
                         net (fo=1, routed)           0.000    43.178    alum/divider/D_registers_q_reg[7][20]_i_63_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.292 r  alum/divider/D_registers_q_reg[7][20]_i_42/CO[3]
                         net (fo=1, routed)           0.000    43.292    alum/divider/D_registers_q_reg[7][20]_i_42_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.406 r  alum/divider/D_registers_q_reg[7][20]_i_27/CO[3]
                         net (fo=1, routed)           0.000    43.406    alum/divider/D_registers_q_reg[7][20]_i_27_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.563 r  alum/divider/D_registers_q_reg[7][20]_i_10/CO[1]
                         net (fo=36, routed)          0.868    44.431    alum/divider/d0[20]
    SLICE_X48Y13         LUT3 (Prop_lut3_I0_O)        0.329    44.760 r  alum/divider/D_registers_q[7][19]_i_59/O
                         net (fo=1, routed)           0.000    44.760    alum/divider/D_registers_q[7][19]_i_59_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.310 r  alum/divider/D_registers_q_reg[7][19]_i_52/CO[3]
                         net (fo=1, routed)           0.000    45.310    alum/divider/D_registers_q_reg[7][19]_i_52_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.424 r  alum/divider/D_registers_q_reg[7][19]_i_47/CO[3]
                         net (fo=1, routed)           0.000    45.424    alum/divider/D_registers_q_reg[7][19]_i_47_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.538 r  alum/divider/D_registers_q_reg[7][19]_i_42/CO[3]
                         net (fo=1, routed)           0.000    45.538    alum/divider/D_registers_q_reg[7][19]_i_42_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.652 r  alum/divider/D_registers_q_reg[7][19]_i_37/CO[3]
                         net (fo=1, routed)           0.000    45.652    alum/divider/D_registers_q_reg[7][19]_i_37_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.766 r  alum/divider/D_registers_q_reg[7][19]_i_32/CO[3]
                         net (fo=1, routed)           0.000    45.766    alum/divider/D_registers_q_reg[7][19]_i_32_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.880 r  alum/divider/D_registers_q_reg[7][19]_i_27/CO[3]
                         net (fo=1, routed)           0.000    45.880    alum/divider/D_registers_q_reg[7][19]_i_27_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.994 r  alum/divider/D_registers_q_reg[7][19]_i_22/CO[3]
                         net (fo=1, routed)           0.000    45.994    alum/divider/D_registers_q_reg[7][19]_i_22_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.108 r  alum/divider/D_registers_q_reg[7][19]_i_18/CO[3]
                         net (fo=1, routed)           0.000    46.108    alum/divider/D_registers_q_reg[7][19]_i_18_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.265 r  alum/divider/D_registers_q_reg[7][19]_i_11/CO[1]
                         net (fo=36, routed)          1.031    47.296    alum/divider/d0[19]
    SLICE_X47Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    48.081 r  alum/divider/D_registers_q_reg[7][18]_i_91/CO[3]
                         net (fo=1, routed)           0.000    48.081    alum/divider/D_registers_q_reg[7][18]_i_91_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.195 r  alum/divider/D_registers_q_reg[7][18]_i_81/CO[3]
                         net (fo=1, routed)           0.000    48.195    alum/divider/D_registers_q_reg[7][18]_i_81_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.309 r  alum/divider/D_registers_q_reg[7][18]_i_74/CO[3]
                         net (fo=1, routed)           0.000    48.309    alum/divider/D_registers_q_reg[7][18]_i_74_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.423 r  alum/divider/D_registers_q_reg[7][18]_i_64/CO[3]
                         net (fo=1, routed)           0.000    48.423    alum/divider/D_registers_q_reg[7][18]_i_64_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.537 r  alum/divider/D_registers_q_reg[7][18]_i_54/CO[3]
                         net (fo=1, routed)           0.000    48.537    alum/divider/D_registers_q_reg[7][18]_i_54_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.651 r  alum/divider/D_registers_q_reg[7][18]_i_47/CO[3]
                         net (fo=1, routed)           0.000    48.651    alum/divider/D_registers_q_reg[7][18]_i_47_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.765 r  alum/divider/D_registers_q_reg[7][18]_i_35/CO[3]
                         net (fo=1, routed)           0.000    48.765    alum/divider/D_registers_q_reg[7][18]_i_35_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.879 r  alum/divider/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    48.879    alum/divider/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.036 r  alum/divider/D_registers_q_reg[7][18]_i_13/CO[1]
                         net (fo=36, routed)          0.854    49.889    alum/divider/d0[18]
    SLICE_X44Y13         LUT3 (Prop_lut3_I0_O)        0.329    50.218 r  alum/divider/D_registers_q[7][17]_i_101/O
                         net (fo=1, routed)           0.000    50.218    alum/divider/D_registers_q[7][17]_i_101_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.768 r  alum/divider/D_registers_q_reg[7][17]_i_89/CO[3]
                         net (fo=1, routed)           0.000    50.768    alum/divider/D_registers_q_reg[7][17]_i_89_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.882 r  alum/divider/D_registers_q_reg[7][17]_i_82/CO[3]
                         net (fo=1, routed)           0.000    50.882    alum/divider/D_registers_q_reg[7][17]_i_82_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.996 r  alum/divider/D_registers_q_reg[7][17]_i_72/CO[3]
                         net (fo=1, routed)           0.000    50.996    alum/divider/D_registers_q_reg[7][17]_i_72_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.110 r  alum/divider/D_registers_q_reg[7][17]_i_62/CO[3]
                         net (fo=1, routed)           0.000    51.110    alum/divider/D_registers_q_reg[7][17]_i_62_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.224 r  alum/divider/D_registers_q_reg[7][17]_i_55/CO[3]
                         net (fo=1, routed)           0.000    51.224    alum/divider/D_registers_q_reg[7][17]_i_55_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.338 r  alum/divider/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    51.338    alum/divider/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.452 r  alum/divider/D_registers_q_reg[7][17]_i_30/CO[3]
                         net (fo=1, routed)           0.000    51.452    alum/divider/D_registers_q_reg[7][17]_i_30_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.566 r  alum/divider/D_registers_q_reg[7][17]_i_20/CO[3]
                         net (fo=1, routed)           0.000    51.566    alum/divider/D_registers_q_reg[7][17]_i_20_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.723 r  alum/divider/D_registers_q_reg[7][17]_i_12/CO[1]
                         net (fo=36, routed)          0.950    52.673    alum/divider/d0[17]
    SLICE_X43Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    53.458 r  alum/divider/D_registers_q_reg[7][16]_i_124/CO[3]
                         net (fo=1, routed)           0.000    53.458    alum/divider/D_registers_q_reg[7][16]_i_124_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.572 r  alum/divider/D_registers_q_reg[7][16]_i_109/CO[3]
                         net (fo=1, routed)           0.000    53.572    alum/divider/D_registers_q_reg[7][16]_i_109_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.686 r  alum/divider/D_registers_q_reg[7][16]_i_97/CO[3]
                         net (fo=1, routed)           0.000    53.686    alum/divider/D_registers_q_reg[7][16]_i_97_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.800 r  alum/divider/D_registers_q_reg[7][16]_i_85/CO[3]
                         net (fo=1, routed)           0.000    53.800    alum/divider/D_registers_q_reg[7][16]_i_85_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.914 r  alum/divider/D_registers_q_reg[7][16]_i_70/CO[3]
                         net (fo=1, routed)           0.000    53.914    alum/divider/D_registers_q_reg[7][16]_i_70_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.028 r  alum/divider/D_registers_q_reg[7][16]_i_56/CO[3]
                         net (fo=1, routed)           0.000    54.028    alum/divider/D_registers_q_reg[7][16]_i_56_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.142 r  alum/divider/D_registers_q_reg[7][16]_i_38/CO[3]
                         net (fo=1, routed)           0.000    54.142    alum/divider/D_registers_q_reg[7][16]_i_38_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.256 r  alum/divider/D_registers_q_reg[7][16]_i_23/CO[3]
                         net (fo=1, routed)           0.000    54.256    alum/divider/D_registers_q_reg[7][16]_i_23_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.413 r  alum/divider/D_registers_q_reg[7][16]_i_13/CO[1]
                         net (fo=36, routed)          0.790    55.203    alum/divider/d0[16]
    SLICE_X41Y14         LUT3 (Prop_lut3_I0_O)        0.329    55.532 r  alum/divider/D_registers_q[7][15]_i_62/O
                         net (fo=1, routed)           0.000    55.532    alum/divider/D_registers_q[7][15]_i_62_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.082 r  alum/divider/D_registers_q_reg[7][15]_i_55/CO[3]
                         net (fo=1, routed)           0.000    56.082    alum/divider/D_registers_q_reg[7][15]_i_55_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.196 r  alum/divider/D_registers_q_reg[7][15]_i_50/CO[3]
                         net (fo=1, routed)           0.000    56.196    alum/divider/D_registers_q_reg[7][15]_i_50_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.310 r  alum/divider/D_registers_q_reg[7][15]_i_45/CO[3]
                         net (fo=1, routed)           0.000    56.310    alum/divider/D_registers_q_reg[7][15]_i_45_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.424 r  alum/divider/D_registers_q_reg[7][15]_i_40/CO[3]
                         net (fo=1, routed)           0.000    56.424    alum/divider/D_registers_q_reg[7][15]_i_40_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.538 r  alum/divider/D_registers_q_reg[7][15]_i_35/CO[3]
                         net (fo=1, routed)           0.000    56.538    alum/divider/D_registers_q_reg[7][15]_i_35_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.652 r  alum/divider/D_registers_q_reg[7][15]_i_30/CO[3]
                         net (fo=1, routed)           0.000    56.652    alum/divider/D_registers_q_reg[7][15]_i_30_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.766 r  alum/divider/D_registers_q_reg[7][15]_i_25/CO[3]
                         net (fo=1, routed)           0.000    56.766    alum/divider/D_registers_q_reg[7][15]_i_25_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.880 r  alum/divider/D_registers_q_reg[7][15]_i_19/CO[3]
                         net (fo=1, routed)           0.000    56.880    alum/divider/D_registers_q_reg[7][15]_i_19_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.037 r  alum/divider/D_registers_q_reg[7][15]_i_11/CO[1]
                         net (fo=36, routed)          0.977    58.014    alum/divider/d0[15]
    SLICE_X39Y14         LUT3 (Prop_lut3_I0_O)        0.329    58.343 r  alum/divider/D_registers_q[7][14]_i_121/O
                         net (fo=1, routed)           0.000    58.343    alum/divider/D_registers_q[7][14]_i_121_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    58.893 r  alum/divider/D_registers_q_reg[7][14]_i_107/CO[3]
                         net (fo=1, routed)           0.000    58.893    alum/divider/D_registers_q_reg[7][14]_i_107_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.007 r  alum/divider/D_registers_q_reg[7][14]_i_92/CO[3]
                         net (fo=1, routed)           0.000    59.007    alum/divider/D_registers_q_reg[7][14]_i_92_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.121 r  alum/divider/D_registers_q_reg[7][14]_i_80/CO[3]
                         net (fo=1, routed)           0.000    59.121    alum/divider/D_registers_q_reg[7][14]_i_80_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.235 r  alum/divider/D_registers_q_reg[7][14]_i_68/CO[3]
                         net (fo=1, routed)           0.000    59.235    alum/divider/D_registers_q_reg[7][14]_i_68_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.349 r  alum/divider/D_registers_q_reg[7][14]_i_55/CO[3]
                         net (fo=1, routed)           0.000    59.349    alum/divider/D_registers_q_reg[7][14]_i_55_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.463 r  alum/divider/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    59.463    alum/divider/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.577 r  alum/divider/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    59.577    alum/divider/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.691 r  alum/divider/D_registers_q_reg[7][14]_i_18/CO[3]
                         net (fo=1, routed)           0.000    59.691    alum/divider/D_registers_q_reg[7][14]_i_18_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.848 r  alum/divider/D_registers_q_reg[7][14]_i_10/CO[1]
                         net (fo=36, routed)          0.851    60.700    alum/divider/d0[14]
    SLICE_X38Y15         LUT3 (Prop_lut3_I0_O)        0.329    61.029 r  alum/divider/D_registers_q[7][13]_i_64/O
                         net (fo=1, routed)           0.000    61.029    alum/divider/D_registers_q[7][13]_i_64_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    61.562 r  alum/divider/D_registers_q_reg[7][13]_i_57/CO[3]
                         net (fo=1, routed)           0.000    61.562    alum/divider/D_registers_q_reg[7][13]_i_57_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.679 r  alum/divider/D_registers_q_reg[7][13]_i_52/CO[3]
                         net (fo=1, routed)           0.000    61.679    alum/divider/D_registers_q_reg[7][13]_i_52_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.796 r  alum/divider/D_registers_q_reg[7][13]_i_47/CO[3]
                         net (fo=1, routed)           0.000    61.796    alum/divider/D_registers_q_reg[7][13]_i_47_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.913 r  alum/divider/D_registers_q_reg[7][13]_i_42/CO[3]
                         net (fo=1, routed)           0.000    61.913    alum/divider/D_registers_q_reg[7][13]_i_42_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.030 r  alum/divider/D_registers_q_reg[7][13]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.030    alum/divider/D_registers_q_reg[7][13]_i_37_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.147 r  alum/divider/D_registers_q_reg[7][13]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.147    alum/divider/D_registers_q_reg[7][13]_i_32_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.264 r  alum/divider/D_registers_q_reg[7][13]_i_27/CO[3]
                         net (fo=1, routed)           0.000    62.264    alum/divider/D_registers_q_reg[7][13]_i_27_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.381 r  alum/divider/D_registers_q_reg[7][13]_i_18/CO[3]
                         net (fo=1, routed)           0.000    62.381    alum/divider/D_registers_q_reg[7][13]_i_18_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.538 r  alum/divider/D_registers_q_reg[7][13]_i_10/CO[1]
                         net (fo=36, routed)          1.077    63.615    alum/divider/d0[13]
    SLICE_X36Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    64.403 r  alum/divider/D_registers_q_reg[7][12]_i_82/CO[3]
                         net (fo=1, routed)           0.000    64.403    alum/divider/D_registers_q_reg[7][12]_i_82_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.517 r  alum/divider/D_registers_q_reg[7][12]_i_75/CO[3]
                         net (fo=1, routed)           0.000    64.517    alum/divider/D_registers_q_reg[7][12]_i_75_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.631 r  alum/divider/D_registers_q_reg[7][12]_i_65/CO[3]
                         net (fo=1, routed)           0.000    64.631    alum/divider/D_registers_q_reg[7][12]_i_65_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.745 r  alum/divider/D_registers_q_reg[7][12]_i_53/CO[3]
                         net (fo=1, routed)           0.000    64.745    alum/divider/D_registers_q_reg[7][12]_i_53_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.859 r  alum/divider/D_registers_q_reg[7][12]_i_41/CO[3]
                         net (fo=1, routed)           0.000    64.859    alum/divider/D_registers_q_reg[7][12]_i_41_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.973 r  alum/divider/D_registers_q_reg[7][12]_i_29/CO[3]
                         net (fo=1, routed)           0.000    64.973    alum/divider/D_registers_q_reg[7][12]_i_29_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.087 r  alum/divider/D_registers_q_reg[7][12]_i_22/CO[3]
                         net (fo=1, routed)           0.000    65.087    alum/divider/D_registers_q_reg[7][12]_i_22_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.201 r  alum/divider/D_registers_q_reg[7][12]_i_16/CO[3]
                         net (fo=1, routed)           0.009    65.210    alum/divider/D_registers_q_reg[7][12]_i_16_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.367 r  alum/divider/D_registers_q_reg[7][12]_i_10/CO[1]
                         net (fo=36, routed)          0.805    66.171    alum/divider/d0[12]
    SLICE_X37Y18         LUT3 (Prop_lut3_I0_O)        0.329    66.500 r  alum/divider/D_registers_q[7][11]_i_89/O
                         net (fo=1, routed)           0.000    66.500    alum/divider/D_registers_q[7][11]_i_89_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    67.050 r  alum/divider/D_registers_q_reg[7][11]_i_81/CO[3]
                         net (fo=1, routed)           0.000    67.050    alum/divider/D_registers_q_reg[7][11]_i_81_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.164 r  alum/divider/D_registers_q_reg[7][11]_i_71/CO[3]
                         net (fo=1, routed)           0.000    67.164    alum/divider/D_registers_q_reg[7][11]_i_71_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.278 r  alum/divider/D_registers_q_reg[7][11]_i_61/CO[3]
                         net (fo=1, routed)           0.000    67.278    alum/divider/D_registers_q_reg[7][11]_i_61_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.392 r  alum/divider/D_registers_q_reg[7][11]_i_52/CO[3]
                         net (fo=1, routed)           0.000    67.392    alum/divider/D_registers_q_reg[7][11]_i_52_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.506 r  alum/divider/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    67.506    alum/divider/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.620 r  alum/divider/D_registers_q_reg[7][11]_i_29/CO[3]
                         net (fo=1, routed)           0.000    67.620    alum/divider/D_registers_q_reg[7][11]_i_29_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.734 r  alum/divider/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.009    67.743    alum/divider/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.857 r  alum/divider/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    67.857    alum/divider/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.014 r  alum/divider/D_registers_q_reg[7][11]_i_10/CO[1]
                         net (fo=36, routed)          0.783    68.798    alum/divider/d0[11]
    SLICE_X35Y22         LUT3 (Prop_lut3_I0_O)        0.329    69.127 r  alum/divider/D_registers_q[7][10]_i_87/O
                         net (fo=1, routed)           0.000    69.127    alum/divider/D_registers_q[7][10]_i_87_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    69.677 r  alum/divider/D_registers_q_reg[7][10]_i_80/CO[3]
                         net (fo=1, routed)           0.000    69.677    alum/divider/D_registers_q_reg[7][10]_i_80_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.791 r  alum/divider/D_registers_q_reg[7][10]_i_74/CO[3]
                         net (fo=1, routed)           0.000    69.791    alum/divider/D_registers_q_reg[7][10]_i_74_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.905 r  alum/divider/D_registers_q_reg[7][10]_i_64/CO[3]
                         net (fo=1, routed)           0.009    69.914    alum/divider/D_registers_q_reg[7][10]_i_64_n_0
    SLICE_X35Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.028 r  alum/divider/D_registers_q_reg[7][10]_i_57/CO[3]
                         net (fo=1, routed)           0.000    70.028    alum/divider/D_registers_q_reg[7][10]_i_57_n_0
    SLICE_X35Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.142 r  alum/divider/D_registers_q_reg[7][10]_i_45/CO[3]
                         net (fo=1, routed)           0.000    70.142    alum/divider/D_registers_q_reg[7][10]_i_45_n_0
    SLICE_X35Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.256 r  alum/divider/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    70.256    alum/divider/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X35Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.370 r  alum/divider/D_registers_q_reg[7][10]_i_24/CO[3]
                         net (fo=1, routed)           0.000    70.370    alum/divider/D_registers_q_reg[7][10]_i_24_n_0
    SLICE_X35Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.484 r  alum/divider/D_registers_q_reg[7][10]_i_17/CO[3]
                         net (fo=1, routed)           0.000    70.484    alum/divider/D_registers_q_reg[7][10]_i_17_n_0
    SLICE_X35Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    70.641 r  alum/divider/D_registers_q_reg[7][10]_i_10/CO[1]
                         net (fo=36, routed)          0.856    71.497    alum/divider/d0[10]
    SLICE_X34Y26         LUT3 (Prop_lut3_I0_O)        0.329    71.826 r  alum/divider/D_registers_q[7][1]_i_234/O
                         net (fo=1, routed)           0.000    71.826    alum/divider/D_registers_q[7][1]_i_234_n_0
    SLICE_X34Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    72.359 r  alum/divider/D_registers_q_reg[7][1]_i_203/CO[3]
                         net (fo=1, routed)           0.000    72.359    alum/divider/D_registers_q_reg[7][1]_i_203_n_0
    SLICE_X34Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.476 r  alum/divider/D_registers_q_reg[7][9]_i_68/CO[3]
                         net (fo=1, routed)           0.000    72.476    alum/divider/D_registers_q_reg[7][9]_i_68_n_0
    SLICE_X34Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.593 r  alum/divider/D_registers_q_reg[7][9]_i_62/CO[3]
                         net (fo=1, routed)           0.000    72.593    alum/divider/D_registers_q_reg[7][9]_i_62_n_0
    SLICE_X34Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.710 r  alum/divider/D_registers_q_reg[7][9]_i_52/CO[3]
                         net (fo=1, routed)           0.000    72.710    alum/divider/D_registers_q_reg[7][9]_i_52_n_0
    SLICE_X34Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.827 r  alum/divider/D_registers_q_reg[7][9]_i_42/CO[3]
                         net (fo=1, routed)           0.000    72.827    alum/divider/D_registers_q_reg[7][9]_i_42_n_0
    SLICE_X34Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.944 r  alum/divider/D_registers_q_reg[7][9]_i_33/CO[3]
                         net (fo=1, routed)           0.000    72.944    alum/divider/D_registers_q_reg[7][9]_i_33_n_0
    SLICE_X34Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.061 r  alum/divider/D_registers_q_reg[7][9]_i_24/CO[3]
                         net (fo=1, routed)           0.000    73.061    alum/divider/D_registers_q_reg[7][9]_i_24_n_0
    SLICE_X34Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.178 r  alum/divider/D_registers_q_reg[7][9]_i_18/CO[3]
                         net (fo=1, routed)           0.000    73.178    alum/divider/D_registers_q_reg[7][9]_i_18_n_0
    SLICE_X34Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    73.335 r  alum/divider/D_registers_q_reg[7][9]_i_10/CO[1]
                         net (fo=36, routed)          0.709    74.044    alum/divider/d0[9]
    SLICE_X35Y31         LUT3 (Prop_lut3_I0_O)        0.332    74.376 r  alum/divider/D_registers_q[7][1]_i_231/O
                         net (fo=1, routed)           0.000    74.376    alum/divider/D_registers_q[7][1]_i_231_n_0
    SLICE_X35Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    74.926 r  alum/divider/D_registers_q_reg[7][1]_i_198/CO[3]
                         net (fo=1, routed)           0.000    74.926    alum/divider/D_registers_q_reg[7][1]_i_198_n_0
    SLICE_X35Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.040 r  alum/divider/D_registers_q_reg[7][1]_i_162/CO[3]
                         net (fo=1, routed)           0.000    75.040    alum/divider/D_registers_q_reg[7][1]_i_162_n_0
    SLICE_X35Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.154 r  alum/divider/D_registers_q_reg[7][8]_i_56/CO[3]
                         net (fo=1, routed)           0.000    75.154    alum/divider/D_registers_q_reg[7][8]_i_56_n_0
    SLICE_X35Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.268 r  alum/divider/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    75.268    alum/divider/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X35Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.382 r  alum/divider/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    75.382    alum/divider/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X35Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.496 r  alum/divider/D_registers_q_reg[7][8]_i_34/CO[3]
                         net (fo=1, routed)           0.000    75.496    alum/divider/D_registers_q_reg[7][8]_i_34_n_0
    SLICE_X35Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.610 r  alum/divider/D_registers_q_reg[7][8]_i_26/CO[3]
                         net (fo=1, routed)           0.000    75.610    alum/divider/D_registers_q_reg[7][8]_i_26_n_0
    SLICE_X35Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.724 r  alum/divider/D_registers_q_reg[7][8]_i_17/CO[3]
                         net (fo=1, routed)           0.000    75.724    alum/divider/D_registers_q_reg[7][8]_i_17_n_0
    SLICE_X35Y39         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.881 r  alum/divider/D_registers_q_reg[7][8]_i_11/CO[1]
                         net (fo=36, routed)          0.807    76.688    alum/divider/d0[8]
    SLICE_X36Y35         LUT3 (Prop_lut3_I0_O)        0.329    77.017 r  alum/divider/D_registers_q[7][1]_i_228/O
                         net (fo=1, routed)           0.000    77.017    alum/divider/D_registers_q[7][1]_i_228_n_0
    SLICE_X36Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    77.567 r  alum/divider/D_registers_q_reg[7][1]_i_193/CO[3]
                         net (fo=1, routed)           0.000    77.567    alum/divider/D_registers_q_reg[7][1]_i_193_n_0
    SLICE_X36Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.681 r  alum/divider/D_registers_q_reg[7][1]_i_157/CO[3]
                         net (fo=1, routed)           0.000    77.681    alum/divider/D_registers_q_reg[7][1]_i_157_n_0
    SLICE_X36Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.795 r  alum/divider/D_registers_q_reg[7][1]_i_126/CO[3]
                         net (fo=1, routed)           0.000    77.795    alum/divider/D_registers_q_reg[7][1]_i_126_n_0
    SLICE_X36Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.909 r  alum/divider/D_registers_q_reg[7][7]_i_50/CO[3]
                         net (fo=1, routed)           0.000    77.909    alum/divider/D_registers_q_reg[7][7]_i_50_n_0
    SLICE_X36Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.023 r  alum/divider/D_registers_q_reg[7][7]_i_45/CO[3]
                         net (fo=1, routed)           0.000    78.023    alum/divider/D_registers_q_reg[7][7]_i_45_n_0
    SLICE_X36Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.137 r  alum/divider/D_registers_q_reg[7][7]_i_39/CO[3]
                         net (fo=1, routed)           0.000    78.137    alum/divider/D_registers_q_reg[7][7]_i_39_n_0
    SLICE_X36Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.251 r  alum/divider/D_registers_q_reg[7][7]_i_29/CO[3]
                         net (fo=1, routed)           0.000    78.251    alum/divider/D_registers_q_reg[7][7]_i_29_n_0
    SLICE_X36Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.365 r  alum/divider/D_registers_q_reg[7][7]_i_21/CO[3]
                         net (fo=1, routed)           0.000    78.365    alum/divider/D_registers_q_reg[7][7]_i_21_n_0
    SLICE_X36Y43         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    78.522 r  alum/divider/D_registers_q_reg[7][7]_i_11/CO[1]
                         net (fo=36, routed)          0.906    79.427    alum/divider/d0[7]
    SLICE_X34Y39         LUT3 (Prop_lut3_I0_O)        0.329    79.756 r  alum/divider/D_registers_q[7][1]_i_196/O
                         net (fo=1, routed)           0.000    79.756    alum/divider/D_registers_q[7][1]_i_196_n_0
    SLICE_X34Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    80.289 r  alum/divider/D_registers_q_reg[7][1]_i_152/CO[3]
                         net (fo=1, routed)           0.000    80.289    alum/divider/D_registers_q_reg[7][1]_i_152_n_0
    SLICE_X34Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.406 r  alum/divider/D_registers_q_reg[7][1]_i_121/CO[3]
                         net (fo=1, routed)           0.000    80.406    alum/divider/D_registers_q_reg[7][1]_i_121_n_0
    SLICE_X34Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.523 r  alum/divider/D_registers_q_reg[7][1]_i_95/CO[3]
                         net (fo=1, routed)           0.000    80.523    alum/divider/D_registers_q_reg[7][1]_i_95_n_0
    SLICE_X34Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.640 r  alum/divider/D_registers_q_reg[7][6]_i_42/CO[3]
                         net (fo=1, routed)           0.000    80.640    alum/divider/D_registers_q_reg[7][6]_i_42_n_0
    SLICE_X34Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.757 r  alum/divider/D_registers_q_reg[7][6]_i_37/CO[3]
                         net (fo=1, routed)           0.000    80.757    alum/divider/D_registers_q_reg[7][6]_i_37_n_0
    SLICE_X34Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.874 r  alum/divider/D_registers_q_reg[7][6]_i_27/CO[3]
                         net (fo=1, routed)           0.000    80.874    alum/divider/D_registers_q_reg[7][6]_i_27_n_0
    SLICE_X34Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.991 r  alum/divider/D_registers_q_reg[7][6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    80.991    alum/divider/D_registers_q_reg[7][6]_i_21_n_0
    SLICE_X34Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    81.148 r  alum/divider/D_registers_q_reg[7][6]_i_12/CO[1]
                         net (fo=36, routed)          0.879    82.027    alum/divider/d0[6]
    SLICE_X33Y38         LUT3 (Prop_lut3_I0_O)        0.332    82.359 r  alum/divider/D_registers_q[7][1]_i_222/O
                         net (fo=1, routed)           0.000    82.359    alum/divider/D_registers_q[7][1]_i_222_n_0
    SLICE_X33Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    82.909 r  alum/divider/D_registers_q_reg[7][1]_i_183/CO[3]
                         net (fo=1, routed)           0.000    82.909    alum/divider/D_registers_q_reg[7][1]_i_183_n_0
    SLICE_X33Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.023 r  alum/divider/D_registers_q_reg[7][1]_i_147/CO[3]
                         net (fo=1, routed)           0.000    83.023    alum/divider/D_registers_q_reg[7][1]_i_147_n_0
    SLICE_X33Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.137 r  alum/divider/D_registers_q_reg[7][1]_i_116/CO[3]
                         net (fo=1, routed)           0.000    83.137    alum/divider/D_registers_q_reg[7][1]_i_116_n_0
    SLICE_X33Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.251 r  alum/divider/D_registers_q_reg[7][1]_i_90/CO[3]
                         net (fo=1, routed)           0.000    83.251    alum/divider/D_registers_q_reg[7][1]_i_90_n_0
    SLICE_X33Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.365 r  alum/divider/D_registers_q_reg[7][1]_i_69/CO[3]
                         net (fo=1, routed)           0.000    83.365    alum/divider/D_registers_q_reg[7][1]_i_69_n_0
    SLICE_X33Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.479 r  alum/divider/D_registers_q_reg[7][5]_i_32/CO[3]
                         net (fo=1, routed)           0.000    83.479    alum/divider/D_registers_q_reg[7][5]_i_32_n_0
    SLICE_X33Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.593 r  alum/divider/D_registers_q_reg[7][5]_i_26/CO[3]
                         net (fo=1, routed)           0.000    83.593    alum/divider/D_registers_q_reg[7][5]_i_26_n_0
    SLICE_X33Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.707 r  alum/divider/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    83.707    alum/divider/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X33Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.864 r  alum/divider/D_registers_q_reg[7][5]_i_12/CO[1]
                         net (fo=36, routed)          0.827    84.692    alum/divider/d0[5]
    SLICE_X31Y41         LUT3 (Prop_lut3_I0_O)        0.329    85.021 r  alum/divider/D_registers_q[7][1]_i_219/O
                         net (fo=1, routed)           0.000    85.021    alum/divider/D_registers_q[7][1]_i_219_n_0
    SLICE_X31Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    85.571 r  alum/divider/D_registers_q_reg[7][1]_i_178/CO[3]
                         net (fo=1, routed)           0.000    85.571    alum/divider/D_registers_q_reg[7][1]_i_178_n_0
    SLICE_X31Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.685 r  alum/divider/D_registers_q_reg[7][1]_i_142/CO[3]
                         net (fo=1, routed)           0.000    85.685    alum/divider/D_registers_q_reg[7][1]_i_142_n_0
    SLICE_X31Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.799 r  alum/divider/D_registers_q_reg[7][1]_i_111/CO[3]
                         net (fo=1, routed)           0.000    85.799    alum/divider/D_registers_q_reg[7][1]_i_111_n_0
    SLICE_X31Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.913 r  alum/divider/D_registers_q_reg[7][1]_i_85/CO[3]
                         net (fo=1, routed)           0.000    85.913    alum/divider/D_registers_q_reg[7][1]_i_85_n_0
    SLICE_X31Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.027 r  alum/divider/D_registers_q_reg[7][1]_i_64/CO[3]
                         net (fo=1, routed)           0.000    86.027    alum/divider/D_registers_q_reg[7][1]_i_64_n_0
    SLICE_X31Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.141 r  alum/divider/D_registers_q_reg[7][1]_i_48/CO[3]
                         net (fo=1, routed)           0.000    86.141    alum/divider/D_registers_q_reg[7][1]_i_48_n_0
    SLICE_X31Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.255 r  alum/divider/D_registers_q_reg[7][4]_i_25/CO[3]
                         net (fo=1, routed)           0.000    86.255    alum/divider/D_registers_q_reg[7][4]_i_25_n_0
    SLICE_X31Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.369 r  alum/divider/D_registers_q_reg[7][4]_i_16/CO[3]
                         net (fo=1, routed)           0.000    86.369    alum/divider/D_registers_q_reg[7][4]_i_16_n_0
    SLICE_X31Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    86.526 r  alum/divider/D_registers_q_reg[7][4]_i_10/CO[1]
                         net (fo=36, routed)          0.895    87.420    alum/divider/d0[4]
    SLICE_X32Y45         LUT3 (Prop_lut3_I0_O)        0.329    87.749 r  alum/divider/D_registers_q[7][1]_i_181/O
                         net (fo=1, routed)           0.000    87.749    alum/divider/D_registers_q[7][1]_i_181_n_0
    SLICE_X32Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    88.299 r  alum/divider/D_registers_q_reg[7][1]_i_137/CO[3]
                         net (fo=1, routed)           0.000    88.299    alum/divider/D_registers_q_reg[7][1]_i_137_n_0
    SLICE_X32Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.413 r  alum/divider/D_registers_q_reg[7][1]_i_106/CO[3]
                         net (fo=1, routed)           0.000    88.413    alum/divider/D_registers_q_reg[7][1]_i_106_n_0
    SLICE_X32Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.527 r  alum/divider/D_registers_q_reg[7][1]_i_80/CO[3]
                         net (fo=1, routed)           0.000    88.527    alum/divider/D_registers_q_reg[7][1]_i_80_n_0
    SLICE_X32Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.641 r  alum/divider/D_registers_q_reg[7][1]_i_59/CO[3]
                         net (fo=1, routed)           0.000    88.641    alum/divider/D_registers_q_reg[7][1]_i_59_n_0
    SLICE_X32Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.755 r  alum/divider/D_registers_q_reg[7][1]_i_43/CO[3]
                         net (fo=1, routed)           0.001    88.756    alum/divider/D_registers_q_reg[7][1]_i_43_n_0
    SLICE_X32Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.870 r  alum/divider/D_registers_q_reg[7][1]_i_32/CO[3]
                         net (fo=1, routed)           0.000    88.870    alum/divider/D_registers_q_reg[7][1]_i_32_n_0
    SLICE_X32Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.984 r  alum/divider/D_registers_q_reg[7][3]_i_19/CO[3]
                         net (fo=1, routed)           0.000    88.984    alum/divider/D_registers_q_reg[7][3]_i_19_n_0
    SLICE_X32Y52         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    89.141 r  alum/divider/D_registers_q_reg[7][3]_i_13/CO[1]
                         net (fo=36, routed)          0.816    89.958    alum/divider/d0[3]
    SLICE_X33Y47         LUT3 (Prop_lut3_I0_O)        0.329    90.287 r  alum/divider/D_registers_q[7][1]_i_213/O
                         net (fo=1, routed)           0.000    90.287    alum/divider/D_registers_q[7][1]_i_213_n_0
    SLICE_X33Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    90.837 r  alum/divider/D_registers_q_reg[7][1]_i_168/CO[3]
                         net (fo=1, routed)           0.000    90.837    alum/divider/D_registers_q_reg[7][1]_i_168_n_0
    SLICE_X33Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.951 r  alum/divider/D_registers_q_reg[7][1]_i_132/CO[3]
                         net (fo=1, routed)           0.000    90.951    alum/divider/D_registers_q_reg[7][1]_i_132_n_0
    SLICE_X33Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.065 r  alum/divider/D_registers_q_reg[7][1]_i_101/CO[3]
                         net (fo=1, routed)           0.001    91.065    alum/divider/D_registers_q_reg[7][1]_i_101_n_0
    SLICE_X33Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.179 r  alum/divider/D_registers_q_reg[7][1]_i_75/CO[3]
                         net (fo=1, routed)           0.000    91.179    alum/divider/D_registers_q_reg[7][1]_i_75_n_0
    SLICE_X33Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.293 r  alum/divider/D_registers_q_reg[7][1]_i_54/CO[3]
                         net (fo=1, routed)           0.000    91.293    alum/divider/D_registers_q_reg[7][1]_i_54_n_0
    SLICE_X33Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.407 r  alum/divider/D_registers_q_reg[7][1]_i_38/CO[3]
                         net (fo=1, routed)           0.000    91.407    alum/divider/D_registers_q_reg[7][1]_i_38_n_0
    SLICE_X33Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.521 r  alum/divider/D_registers_q_reg[7][1]_i_27/CO[3]
                         net (fo=1, routed)           0.000    91.521    alum/divider/D_registers_q_reg[7][1]_i_27_n_0
    SLICE_X33Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.635 r  alum/divider/D_registers_q_reg[7][1]_i_22/CO[3]
                         net (fo=1, routed)           0.000    91.635    alum/divider/D_registers_q_reg[7][1]_i_22_n_0
    SLICE_X33Y55         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.792 r  alum/divider/D_registers_q_reg[7][2]_i_13/CO[1]
                         net (fo=36, routed)          0.915    92.707    alum/divider/d0[2]
    SLICE_X31Y50         LUT3 (Prop_lut3_I0_O)        0.329    93.036 r  alum/divider/D_registers_q[7][1]_i_210/O
                         net (fo=1, routed)           0.000    93.036    alum/divider/D_registers_q[7][1]_i_210_n_0
    SLICE_X31Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    93.586 r  alum/divider/D_registers_q_reg[7][1]_i_167/CO[3]
                         net (fo=1, routed)           0.000    93.586    alum/divider/D_registers_q_reg[7][1]_i_167_n_0
    SLICE_X31Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.700 r  alum/divider/D_registers_q_reg[7][1]_i_131/CO[3]
                         net (fo=1, routed)           0.000    93.700    alum/divider/D_registers_q_reg[7][1]_i_131_n_0
    SLICE_X31Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.814 r  alum/divider/D_registers_q_reg[7][1]_i_100/CO[3]
                         net (fo=1, routed)           0.000    93.814    alum/divider/D_registers_q_reg[7][1]_i_100_n_0
    SLICE_X31Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.928 r  alum/divider/D_registers_q_reg[7][1]_i_74/CO[3]
                         net (fo=1, routed)           0.000    93.928    alum/divider/D_registers_q_reg[7][1]_i_74_n_0
    SLICE_X31Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.042 r  alum/divider/D_registers_q_reg[7][1]_i_53/CO[3]
                         net (fo=1, routed)           0.000    94.042    alum/divider/D_registers_q_reg[7][1]_i_53_n_0
    SLICE_X31Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.156 r  alum/divider/D_registers_q_reg[7][1]_i_37/CO[3]
                         net (fo=1, routed)           0.000    94.156    alum/divider/D_registers_q_reg[7][1]_i_37_n_0
    SLICE_X31Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.270 r  alum/divider/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000    94.270    alum/divider/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X31Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.384 r  alum/divider/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000    94.384    alum/divider/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X31Y58         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.541 r  alum/divider/D_registers_q_reg[7][1]_i_15/CO[1]
                         net (fo=36, routed)          0.903    95.444    alum/divider/d0[1]
    SLICE_X30Y50         LUT3 (Prop_lut3_I0_O)        0.329    95.773 r  alum/divider/D_registers_q[7][0]_i_65/O
                         net (fo=1, routed)           0.000    95.773    alum/divider/D_registers_q[7][0]_i_65_n_0
    SLICE_X30Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    96.306 r  alum/divider/D_registers_q_reg[7][0]_i_58/CO[3]
                         net (fo=1, routed)           0.000    96.306    alum/divider/D_registers_q_reg[7][0]_i_58_n_0
    SLICE_X30Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.423 r  alum/divider/D_registers_q_reg[7][0]_i_53/CO[3]
                         net (fo=1, routed)           0.000    96.423    alum/divider/D_registers_q_reg[7][0]_i_53_n_0
    SLICE_X30Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.540 r  alum/divider/D_registers_q_reg[7][0]_i_47/CO[3]
                         net (fo=1, routed)           0.000    96.540    alum/divider/D_registers_q_reg[7][0]_i_47_n_0
    SLICE_X30Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.657 r  alum/divider/D_registers_q_reg[7][0]_i_40/CO[3]
                         net (fo=1, routed)           0.000    96.657    alum/divider/D_registers_q_reg[7][0]_i_40_n_0
    SLICE_X30Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.774 r  alum/divider/D_registers_q_reg[7][0]_i_33/CO[3]
                         net (fo=1, routed)           0.000    96.774    alum/divider/D_registers_q_reg[7][0]_i_33_n_0
    SLICE_X30Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.891 r  alum/divider/D_registers_q_reg[7][0]_i_27/CO[3]
                         net (fo=1, routed)           0.000    96.891    alum/divider/D_registers_q_reg[7][0]_i_27_n_0
    SLICE_X30Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.008 r  alum/divider/D_registers_q_reg[7][0]_i_21/CO[3]
                         net (fo=1, routed)           0.000    97.008    alum/divider/D_registers_q_reg[7][0]_i_21_n_0
    SLICE_X30Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.125 r  alum/divider/D_registers_q_reg[7][0]_i_17/CO[3]
                         net (fo=1, routed)           0.000    97.125    alum/divider/D_registers_q_reg[7][0]_i_17_n_0
    SLICE_X30Y58         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.282 r  alum/divider/D_registers_q_reg[7][0]_i_14/CO[1]
                         net (fo=1, routed)           1.012    98.294    sm/d0[0]
    SLICE_X30Y37         LUT3 (Prop_lut3_I1_O)        0.332    98.626 r  sm/D_registers_q[7][0]_i_10/O
                         net (fo=1, routed)           0.706    99.331    sm/D_registers_q[7][0]_i_10_n_0
    SLICE_X31Y26         LUT6 (Prop_lut6_I4_O)        0.124    99.455 r  sm/D_registers_q[7][0]_i_6/O
                         net (fo=1, routed)           0.000    99.455    sm/D_registers_q[7][0]_i_6_n_0
    SLICE_X31Y26         MUXF7 (Prop_muxf7_I0_O)      0.238    99.693 r  sm/D_registers_q_reg[7][0]_i_4/O
                         net (fo=1, routed)           0.000    99.693    sm/D_registers_q_reg[7][0]_i_4_n_0
    SLICE_X31Y26         MUXF8 (Prop_muxf8_I0_O)      0.104    99.797 r  sm/D_registers_q_reg[7][0]_i_3/O
                         net (fo=24, routed)          0.941   100.738    sm/D_registers_q_reg[7][0]_i_5_0[0]
    SLICE_X30Y18         LUT5 (Prop_lut5_I4_O)        0.316   101.054 f  sm/D_states_q[7]_i_9/O
                         net (fo=2, routed)           0.669   101.723    sm/D_states_q[7]_i_9_n_0
    SLICE_X29Y10         LUT6 (Prop_lut6_I3_O)        0.124   101.847 r  sm/D_states_q[6]_i_5/O
                         net (fo=1, routed)           0.436   102.284    sm/D_states_q[6]_i_5_n_0
    SLICE_X31Y9          LUT6 (Prop_lut6_I3_O)        0.124   102.408 r  sm/D_states_q[6]_i_1/O
                         net (fo=3, routed)           0.485   102.893    sm/D_states_d__0[6]
    SLICE_X33Y9          FDRE                                         r  sm/D_states_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         1.443    14.848    sm/clk_IBUF_BUFG
    SLICE_X33Y9          FDRE                                         r  sm/D_states_q_reg[6]/C
                         clock pessimism              0.187    15.035    
                         clock uncertainty           -0.035    15.000    
    SLICE_X33Y9          FDRE (Setup_fdre_C_D)       -0.067    14.933    sm/D_states_q_reg[6]
  -------------------------------------------------------------------
                         required time                         14.933    
                         arrival time                        -102.893    
  -------------------------------------------------------------------
                         slack                                -87.960    

Slack (VIOLATED) :        -87.906ns  (required time - arrival time)
  Source:                 display/D_state_q_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sm/D_states_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        97.786ns  (logic 60.899ns (62.278%)  route 36.887ns (37.722%))
  Logic Levels:           328  (CARRY4=286 LUT3=28 LUT4=1 LUT5=2 LUT6=8 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         1.564     5.148    display/clk_IBUF_BUFG
    SLICE_X39Y7          FDRE                                         r  display/D_state_q_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y7          FDRE (Prop_fdre_C_Q)         0.456     5.604 f  display/D_state_q_reg[0]_replica/Q
                         net (fo=1, routed)           0.793     6.397    display/D_state_q[0]_repN
    SLICE_X36Y7          LUT6 (Prop_lut6_I1_O)        0.124     6.521 f  display/D_pixel_idx_q[10]_i_3/O
                         net (fo=17, routed)          0.858     7.379    sm/ram_reg_i_124_1
    SLICE_X38Y7          LUT6 (Prop_lut6_I2_O)        0.124     7.503 r  sm/D_registers_q[7][31]_i_192/O
                         net (fo=1, routed)           0.594     8.097    sm/D_registers_q[7][31]_i_192_n_0
    SLICE_X36Y8          LUT6 (Prop_lut6_I5_O)        0.124     8.221 f  sm/D_registers_q[7][31]_i_155/O
                         net (fo=1, routed)           0.837     9.058    sm/D_registers_q[7][31]_i_155_n_0
    SLICE_X38Y7          LUT6 (Prop_lut6_I0_O)        0.124     9.182 r  sm/D_registers_q[7][31]_i_121/O
                         net (fo=65, routed)          0.969    10.150    sm/M_sm_bsel[0]
    SLICE_X38Y5          LUT5 (Prop_lut5_I3_O)        0.124    10.274 r  sm/D_registers_q[7][10]_i_79/O
                         net (fo=85, routed)          0.712    10.986    L_reg/M_alum_b[0]
    SLICE_X47Y1          LUT4 (Prop_lut4_I3_O)        0.124    11.110 r  L_reg/D_registers_q[7][31]_i_473/O
                         net (fo=1, routed)           0.000    11.110    alum/divider/S[0]
    SLICE_X47Y1          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.642 r  alum/divider/D_registers_q_reg[7][31]_i_423/CO[3]
                         net (fo=1, routed)           0.000    11.642    alum/divider/D_registers_q_reg[7][31]_i_423_n_0
    SLICE_X47Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.756 r  alum/divider/D_registers_q_reg[7][31]_i_384/CO[3]
                         net (fo=1, routed)           0.000    11.756    alum/divider/D_registers_q_reg[7][31]_i_384_n_0
    SLICE_X47Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.870 r  alum/divider/D_registers_q_reg[7][31]_i_343/CO[3]
                         net (fo=1, routed)           0.000    11.870    alum/divider/D_registers_q_reg[7][31]_i_343_n_0
    SLICE_X47Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.984 r  alum/divider/D_registers_q_reg[7][31]_i_309/CO[3]
                         net (fo=1, routed)           0.000    11.984    alum/divider/D_registers_q_reg[7][31]_i_309_n_0
    SLICE_X47Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.098 r  alum/divider/D_registers_q_reg[7][31]_i_272/CO[3]
                         net (fo=1, routed)           0.000    12.098    alum/divider/D_registers_q_reg[7][31]_i_272_n_0
    SLICE_X47Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.212 r  alum/divider/D_registers_q_reg[7][31]_i_244/CO[3]
                         net (fo=1, routed)           0.000    12.212    alum/divider/D_registers_q_reg[7][31]_i_244_n_0
    SLICE_X47Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.326 r  alum/divider/D_registers_q_reg[7][31]_i_214/CO[3]
                         net (fo=1, routed)           0.000    12.326    alum/divider/D_registers_q_reg[7][31]_i_214_n_0
    SLICE_X47Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.440 r  alum/divider/D_registers_q_reg[7][31]_i_183/CO[3]
                         net (fo=1, routed)           0.000    12.440    alum/divider/D_registers_q_reg[7][31]_i_183_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    12.711 r  alum/divider/D_registers_q_reg[7][31]_i_140/CO[0]
                         net (fo=36, routed)          0.944    13.655    alum/divider/d0[31]
    SLICE_X44Y0          LUT3 (Prop_lut3_I0_O)        0.373    14.028 r  alum/divider/D_registers_q[7][30]_i_128/O
                         net (fo=1, routed)           0.000    14.028    alum/divider/D_registers_q[7][30]_i_128_n_0
    SLICE_X44Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.578 r  alum/divider/D_registers_q_reg[7][30]_i_121/CO[3]
                         net (fo=1, routed)           0.000    14.578    alum/divider/D_registers_q_reg[7][30]_i_121_n_0
    SLICE_X44Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.692 r  alum/divider/D_registers_q_reg[7][30]_i_116/CO[3]
                         net (fo=1, routed)           0.000    14.692    alum/divider/D_registers_q_reg[7][30]_i_116_n_0
    SLICE_X44Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.806 r  alum/divider/D_registers_q_reg[7][30]_i_111/CO[3]
                         net (fo=1, routed)           0.000    14.806    alum/divider/D_registers_q_reg[7][30]_i_111_n_0
    SLICE_X44Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.920 r  alum/divider/D_registers_q_reg[7][30]_i_106/CO[3]
                         net (fo=1, routed)           0.000    14.920    alum/divider/D_registers_q_reg[7][30]_i_106_n_0
    SLICE_X44Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.034 r  alum/divider/D_registers_q_reg[7][30]_i_101/CO[3]
                         net (fo=1, routed)           0.000    15.034    alum/divider/D_registers_q_reg[7][30]_i_101_n_0
    SLICE_X44Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.148 r  alum/divider/D_registers_q_reg[7][30]_i_92/CO[3]
                         net (fo=1, routed)           0.000    15.148    alum/divider/D_registers_q_reg[7][30]_i_92_n_0
    SLICE_X44Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.262 r  alum/divider/D_registers_q_reg[7][30]_i_77/CO[3]
                         net (fo=1, routed)           0.000    15.262    alum/divider/D_registers_q_reg[7][30]_i_77_n_0
    SLICE_X44Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.376 r  alum/divider/D_registers_q_reg[7][30]_i_54/CO[3]
                         net (fo=1, routed)           0.000    15.376    alum/divider/D_registers_q_reg[7][30]_i_54_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.533 r  alum/divider/D_registers_q_reg[7][30]_i_30/CO[1]
                         net (fo=36, routed)          0.949    16.482    alum/divider/d0[30]
    SLICE_X43Y0          LUT3 (Prop_lut3_I0_O)        0.329    16.811 r  alum/divider/D_registers_q[7][29]_i_69/O
                         net (fo=1, routed)           0.000    16.811    alum/divider/D_registers_q[7][29]_i_69_n_0
    SLICE_X43Y0          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.212 r  alum/divider/D_registers_q_reg[7][29]_i_64/CO[3]
                         net (fo=1, routed)           0.000    17.212    alum/divider/D_registers_q_reg[7][29]_i_64_n_0
    SLICE_X43Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.326 r  alum/divider/D_registers_q_reg[7][29]_i_59/CO[3]
                         net (fo=1, routed)           0.000    17.326    alum/divider/D_registers_q_reg[7][29]_i_59_n_0
    SLICE_X43Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.440 r  alum/divider/D_registers_q_reg[7][29]_i_54/CO[3]
                         net (fo=1, routed)           0.000    17.440    alum/divider/D_registers_q_reg[7][29]_i_54_n_0
    SLICE_X43Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.554 r  alum/divider/D_registers_q_reg[7][29]_i_49/CO[3]
                         net (fo=1, routed)           0.000    17.554    alum/divider/D_registers_q_reg[7][29]_i_49_n_0
    SLICE_X43Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.668 r  alum/divider/D_registers_q_reg[7][29]_i_44/CO[3]
                         net (fo=1, routed)           0.000    17.668    alum/divider/D_registers_q_reg[7][29]_i_44_n_0
    SLICE_X43Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.782 r  alum/divider/D_registers_q_reg[7][29]_i_39/CO[3]
                         net (fo=1, routed)           0.000    17.782    alum/divider/D_registers_q_reg[7][29]_i_39_n_0
    SLICE_X43Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.896 r  alum/divider/D_registers_q_reg[7][29]_i_34/CO[3]
                         net (fo=1, routed)           0.000    17.896    alum/divider/D_registers_q_reg[7][29]_i_34_n_0
    SLICE_X43Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.010 r  alum/divider/D_registers_q_reg[7][29]_i_29/CO[3]
                         net (fo=1, routed)           0.000    18.010    alum/divider/D_registers_q_reg[7][29]_i_29_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.167 r  alum/divider/D_registers_q_reg[7][29]_i_20/CO[1]
                         net (fo=36, routed)          0.889    19.056    alum/divider/d0[29]
    SLICE_X41Y1          LUT3 (Prop_lut3_I0_O)        0.329    19.385 r  alum/divider/D_registers_q[7][20]_i_312/O
                         net (fo=1, routed)           0.000    19.385    alum/divider/D_registers_q[7][20]_i_312_n_0
    SLICE_X41Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.935 r  alum/divider/D_registers_q_reg[7][20]_i_273/CO[3]
                         net (fo=1, routed)           0.000    19.935    alum/divider/D_registers_q_reg[7][20]_i_273_n_0
    SLICE_X41Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.049 r  alum/divider/D_registers_q_reg[7][28]_i_48/CO[3]
                         net (fo=1, routed)           0.000    20.049    alum/divider/D_registers_q_reg[7][28]_i_48_n_0
    SLICE_X41Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.163 r  alum/divider/D_registers_q_reg[7][28]_i_43/CO[3]
                         net (fo=1, routed)           0.000    20.163    alum/divider/D_registers_q_reg[7][28]_i_43_n_0
    SLICE_X41Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.277 r  alum/divider/D_registers_q_reg[7][28]_i_38/CO[3]
                         net (fo=1, routed)           0.000    20.277    alum/divider/D_registers_q_reg[7][28]_i_38_n_0
    SLICE_X41Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.391 r  alum/divider/D_registers_q_reg[7][28]_i_33/CO[3]
                         net (fo=1, routed)           0.000    20.391    alum/divider/D_registers_q_reg[7][28]_i_33_n_0
    SLICE_X41Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.505 r  alum/divider/D_registers_q_reg[7][28]_i_28/CO[3]
                         net (fo=1, routed)           0.000    20.505    alum/divider/D_registers_q_reg[7][28]_i_28_n_0
    SLICE_X41Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.619 r  alum/divider/D_registers_q_reg[7][28]_i_23/CO[3]
                         net (fo=1, routed)           0.000    20.619    alum/divider/D_registers_q_reg[7][28]_i_23_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.733 r  alum/divider/D_registers_q_reg[7][28]_i_18/CO[3]
                         net (fo=1, routed)           0.000    20.733    alum/divider/D_registers_q_reg[7][28]_i_18_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.890 r  alum/divider/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          0.911    21.801    alum/divider/d0[28]
    SLICE_X39Y1          LUT3 (Prop_lut3_I0_O)        0.329    22.130 r  alum/divider/D_registers_q[7][20]_i_309/O
                         net (fo=1, routed)           0.000    22.130    alum/divider/D_registers_q[7][20]_i_309_n_0
    SLICE_X39Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.680 r  alum/divider/D_registers_q_reg[7][20]_i_268/CO[3]
                         net (fo=1, routed)           0.000    22.680    alum/divider/D_registers_q_reg[7][20]_i_268_n_0
    SLICE_X39Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.794 r  alum/divider/D_registers_q_reg[7][20]_i_222/CO[3]
                         net (fo=1, routed)           0.000    22.794    alum/divider/D_registers_q_reg[7][20]_i_222_n_0
    SLICE_X39Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.908 r  alum/divider/D_registers_q_reg[7][27]_i_66/CO[3]
                         net (fo=1, routed)           0.000    22.908    alum/divider/D_registers_q_reg[7][27]_i_66_n_0
    SLICE_X39Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.022 r  alum/divider/D_registers_q_reg[7][27]_i_61/CO[3]
                         net (fo=1, routed)           0.000    23.022    alum/divider/D_registers_q_reg[7][27]_i_61_n_0
    SLICE_X39Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.136 r  alum/divider/D_registers_q_reg[7][27]_i_56/CO[3]
                         net (fo=1, routed)           0.000    23.136    alum/divider/D_registers_q_reg[7][27]_i_56_n_0
    SLICE_X39Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.250 r  alum/divider/D_registers_q_reg[7][27]_i_50/CO[3]
                         net (fo=1, routed)           0.000    23.250    alum/divider/D_registers_q_reg[7][27]_i_50_n_0
    SLICE_X39Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.364 r  alum/divider/D_registers_q_reg[7][27]_i_35/CO[3]
                         net (fo=1, routed)           0.000    23.364    alum/divider/D_registers_q_reg[7][27]_i_35_n_0
    SLICE_X39Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.478 r  alum/divider/D_registers_q_reg[7][27]_i_23/CO[3]
                         net (fo=1, routed)           0.000    23.478    alum/divider/D_registers_q_reg[7][27]_i_23_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.635 r  alum/divider/D_registers_q_reg[7][27]_i_12/CO[1]
                         net (fo=36, routed)          1.063    24.698    alum/divider/d0[27]
    SLICE_X37Y3          LUT3 (Prop_lut3_I0_O)        0.329    25.027 r  alum/divider/D_registers_q[7][20]_i_306/O
                         net (fo=1, routed)           0.000    25.027    alum/divider/D_registers_q[7][20]_i_306_n_0
    SLICE_X37Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.577 r  alum/divider/D_registers_q_reg[7][20]_i_263/CO[3]
                         net (fo=1, routed)           0.000    25.577    alum/divider/D_registers_q_reg[7][20]_i_263_n_0
    SLICE_X37Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.691 r  alum/divider/D_registers_q_reg[7][20]_i_217/CO[3]
                         net (fo=1, routed)           0.000    25.691    alum/divider/D_registers_q_reg[7][20]_i_217_n_0
    SLICE_X37Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.805 r  alum/divider/D_registers_q_reg[7][20]_i_179/CO[3]
                         net (fo=1, routed)           0.000    25.805    alum/divider/D_registers_q_reg[7][20]_i_179_n_0
    SLICE_X37Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.919 r  alum/divider/D_registers_q_reg[7][26]_i_66/CO[3]
                         net (fo=1, routed)           0.000    25.919    alum/divider/D_registers_q_reg[7][26]_i_66_n_0
    SLICE_X37Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.033 r  alum/divider/D_registers_q_reg[7][26]_i_56/CO[3]
                         net (fo=1, routed)           0.000    26.033    alum/divider/D_registers_q_reg[7][26]_i_56_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.147 r  alum/divider/D_registers_q_reg[7][26]_i_46/CO[3]
                         net (fo=1, routed)           0.000    26.147    alum/divider/D_registers_q_reg[7][26]_i_46_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.261 r  alum/divider/D_registers_q_reg[7][26]_i_33/CO[3]
                         net (fo=1, routed)           0.000    26.261    alum/divider/D_registers_q_reg[7][26]_i_33_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.375 r  alum/divider/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    26.375    alum/divider/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.532 r  alum/divider/D_registers_q_reg[7][26]_i_13/CO[1]
                         net (fo=36, routed)          1.049    27.580    alum/divider/d0[26]
    SLICE_X40Y4          LUT3 (Prop_lut3_I0_O)        0.329    27.909 r  alum/divider/D_registers_q[7][20]_i_303/O
                         net (fo=1, routed)           0.000    27.909    alum/divider/D_registers_q[7][20]_i_303_n_0
    SLICE_X40Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.459 r  alum/divider/D_registers_q_reg[7][20]_i_258/CO[3]
                         net (fo=1, routed)           0.000    28.459    alum/divider/D_registers_q_reg[7][20]_i_258_n_0
    SLICE_X40Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.573 r  alum/divider/D_registers_q_reg[7][20]_i_212/CO[3]
                         net (fo=1, routed)           0.000    28.573    alum/divider/D_registers_q_reg[7][20]_i_212_n_0
    SLICE_X40Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.687 r  alum/divider/D_registers_q_reg[7][20]_i_174/CO[3]
                         net (fo=1, routed)           0.000    28.687    alum/divider/D_registers_q_reg[7][20]_i_174_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.801 r  alum/divider/D_registers_q_reg[7][20]_i_141/CO[3]
                         net (fo=1, routed)           0.000    28.801    alum/divider/D_registers_q_reg[7][20]_i_141_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.915 r  alum/divider/D_registers_q_reg[7][25]_i_52/CO[3]
                         net (fo=1, routed)           0.000    28.915    alum/divider/D_registers_q_reg[7][25]_i_52_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.029 r  alum/divider/D_registers_q_reg[7][25]_i_43/CO[3]
                         net (fo=1, routed)           0.000    29.029    alum/divider/D_registers_q_reg[7][25]_i_43_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.143 r  alum/divider/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.000    29.143    alum/divider/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.257 r  alum/divider/D_registers_q_reg[7][25]_i_21/CO[3]
                         net (fo=1, routed)           0.000    29.257    alum/divider/D_registers_q_reg[7][25]_i_21_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.414 r  alum/divider/D_registers_q_reg[7][25]_i_12/CO[1]
                         net (fo=36, routed)          0.868    30.282    alum/divider/d0[25]
    SLICE_X42Y5          LUT3 (Prop_lut3_I0_O)        0.329    30.611 r  alum/divider/D_registers_q[7][20]_i_300/O
                         net (fo=1, routed)           0.000    30.611    alum/divider/D_registers_q[7][20]_i_300_n_0
    SLICE_X42Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.144 r  alum/divider/D_registers_q_reg[7][20]_i_253/CO[3]
                         net (fo=1, routed)           0.000    31.144    alum/divider/D_registers_q_reg[7][20]_i_253_n_0
    SLICE_X42Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.261 r  alum/divider/D_registers_q_reg[7][20]_i_207/CO[3]
                         net (fo=1, routed)           0.000    31.261    alum/divider/D_registers_q_reg[7][20]_i_207_n_0
    SLICE_X42Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.378 r  alum/divider/D_registers_q_reg[7][20]_i_169/CO[3]
                         net (fo=1, routed)           0.000    31.378    alum/divider/D_registers_q_reg[7][20]_i_169_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.495 r  alum/divider/D_registers_q_reg[7][20]_i_136/CO[3]
                         net (fo=1, routed)           0.000    31.495    alum/divider/D_registers_q_reg[7][20]_i_136_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.612 r  alum/divider/D_registers_q_reg[7][20]_i_106/CO[3]
                         net (fo=1, routed)           0.000    31.612    alum/divider/D_registers_q_reg[7][20]_i_106_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.729 r  alum/divider/D_registers_q_reg[7][24]_i_40/CO[3]
                         net (fo=1, routed)           0.000    31.729    alum/divider/D_registers_q_reg[7][24]_i_40_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.846 r  alum/divider/D_registers_q_reg[7][24]_i_30/CO[3]
                         net (fo=1, routed)           0.000    31.846    alum/divider/D_registers_q_reg[7][24]_i_30_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.963 r  alum/divider/D_registers_q_reg[7][24]_i_20/CO[3]
                         net (fo=1, routed)           0.000    31.963    alum/divider/D_registers_q_reg[7][24]_i_20_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.120 r  alum/divider/D_registers_q_reg[7][24]_i_11/CO[1]
                         net (fo=36, routed)          1.038    33.158    alum/divider/d0[24]
    SLICE_X45Y5          LUT3 (Prop_lut3_I0_O)        0.332    33.490 r  alum/divider/D_registers_q[7][20]_i_297/O
                         net (fo=1, routed)           0.000    33.490    alum/divider/D_registers_q[7][20]_i_297_n_0
    SLICE_X45Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.040 r  alum/divider/D_registers_q_reg[7][20]_i_248/CO[3]
                         net (fo=1, routed)           0.000    34.040    alum/divider/D_registers_q_reg[7][20]_i_248_n_0
    SLICE_X45Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.154 r  alum/divider/D_registers_q_reg[7][20]_i_202/CO[3]
                         net (fo=1, routed)           0.000    34.154    alum/divider/D_registers_q_reg[7][20]_i_202_n_0
    SLICE_X45Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.268 r  alum/divider/D_registers_q_reg[7][20]_i_164/CO[3]
                         net (fo=1, routed)           0.000    34.268    alum/divider/D_registers_q_reg[7][20]_i_164_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.382 r  alum/divider/D_registers_q_reg[7][20]_i_131/CO[3]
                         net (fo=1, routed)           0.000    34.382    alum/divider/D_registers_q_reg[7][20]_i_131_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.496 r  alum/divider/D_registers_q_reg[7][20]_i_101/CO[3]
                         net (fo=1, routed)           0.000    34.496    alum/divider/D_registers_q_reg[7][20]_i_101_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.610 r  alum/divider/D_registers_q_reg[7][20]_i_74/CO[3]
                         net (fo=1, routed)           0.000    34.610    alum/divider/D_registers_q_reg[7][20]_i_74_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.724 r  alum/divider/D_registers_q_reg[7][23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    34.724    alum/divider/D_registers_q_reg[7][23]_i_33_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.838 r  alum/divider/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    34.838    alum/divider/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.995 r  alum/divider/D_registers_q_reg[7][23]_i_13/CO[1]
                         net (fo=36, routed)          0.993    35.988    alum/divider/d0[23]
    SLICE_X46Y5          LUT3 (Prop_lut3_I0_O)        0.329    36.317 r  alum/divider/D_registers_q[7][20]_i_294/O
                         net (fo=1, routed)           0.000    36.317    alum/divider/D_registers_q[7][20]_i_294_n_0
    SLICE_X46Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    36.850 r  alum/divider/D_registers_q_reg[7][20]_i_243/CO[3]
                         net (fo=1, routed)           0.000    36.850    alum/divider/D_registers_q_reg[7][20]_i_243_n_0
    SLICE_X46Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.967 r  alum/divider/D_registers_q_reg[7][20]_i_197/CO[3]
                         net (fo=1, routed)           0.000    36.967    alum/divider/D_registers_q_reg[7][20]_i_197_n_0
    SLICE_X46Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.084 r  alum/divider/D_registers_q_reg[7][20]_i_159/CO[3]
                         net (fo=1, routed)           0.000    37.084    alum/divider/D_registers_q_reg[7][20]_i_159_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.201 r  alum/divider/D_registers_q_reg[7][20]_i_126/CO[3]
                         net (fo=1, routed)           0.000    37.201    alum/divider/D_registers_q_reg[7][20]_i_126_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.318 r  alum/divider/D_registers_q_reg[7][20]_i_96/CO[3]
                         net (fo=1, routed)           0.000    37.318    alum/divider/D_registers_q_reg[7][20]_i_96_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.435 r  alum/divider/D_registers_q_reg[7][20]_i_69/CO[3]
                         net (fo=1, routed)           0.000    37.435    alum/divider/D_registers_q_reg[7][20]_i_69_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.552 r  alum/divider/D_registers_q_reg[7][20]_i_48/CO[3]
                         net (fo=1, routed)           0.000    37.552    alum/divider/D_registers_q_reg[7][20]_i_48_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.669 r  alum/divider/D_registers_q_reg[7][22]_i_21/CO[3]
                         net (fo=1, routed)           0.000    37.669    alum/divider/D_registers_q_reg[7][22]_i_21_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.826 r  alum/divider/D_registers_q_reg[7][22]_i_13/CO[1]
                         net (fo=36, routed)          1.216    39.042    alum/divider/d0[22]
    SLICE_X50Y5          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    39.845 r  alum/divider/D_registers_q_reg[7][20]_i_238/CO[3]
                         net (fo=1, routed)           0.000    39.845    alum/divider/D_registers_q_reg[7][20]_i_238_n_0
    SLICE_X50Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.962 r  alum/divider/D_registers_q_reg[7][20]_i_192/CO[3]
                         net (fo=1, routed)           0.000    39.962    alum/divider/D_registers_q_reg[7][20]_i_192_n_0
    SLICE_X50Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.079 r  alum/divider/D_registers_q_reg[7][20]_i_154/CO[3]
                         net (fo=1, routed)           0.000    40.079    alum/divider/D_registers_q_reg[7][20]_i_154_n_0
    SLICE_X50Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.196 r  alum/divider/D_registers_q_reg[7][20]_i_121/CO[3]
                         net (fo=1, routed)           0.000    40.196    alum/divider/D_registers_q_reg[7][20]_i_121_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.313 r  alum/divider/D_registers_q_reg[7][20]_i_91/CO[3]
                         net (fo=1, routed)           0.000    40.313    alum/divider/D_registers_q_reg[7][20]_i_91_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.430 r  alum/divider/D_registers_q_reg[7][20]_i_64/CO[3]
                         net (fo=1, routed)           0.000    40.430    alum/divider/D_registers_q_reg[7][20]_i_64_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.547 r  alum/divider/D_registers_q_reg[7][20]_i_43/CO[3]
                         net (fo=1, routed)           0.000    40.547    alum/divider/D_registers_q_reg[7][20]_i_43_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.664 r  alum/divider/D_registers_q_reg[7][20]_i_28/CO[3]
                         net (fo=1, routed)           0.000    40.664    alum/divider/D_registers_q_reg[7][20]_i_28_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.821 r  alum/divider/D_registers_q_reg[7][21]_i_12/CO[1]
                         net (fo=36, routed)          0.905    41.726    alum/divider/d0[21]
    SLICE_X49Y9          LUT3 (Prop_lut3_I0_O)        0.332    42.058 r  alum/divider/D_registers_q[7][20]_i_287/O
                         net (fo=1, routed)           0.000    42.058    alum/divider/D_registers_q[7][20]_i_287_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.608 r  alum/divider/D_registers_q_reg[7][20]_i_237/CO[3]
                         net (fo=1, routed)           0.000    42.608    alum/divider/D_registers_q_reg[7][20]_i_237_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.722 r  alum/divider/D_registers_q_reg[7][20]_i_191/CO[3]
                         net (fo=1, routed)           0.000    42.722    alum/divider/D_registers_q_reg[7][20]_i_191_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.836 r  alum/divider/D_registers_q_reg[7][20]_i_153/CO[3]
                         net (fo=1, routed)           0.000    42.836    alum/divider/D_registers_q_reg[7][20]_i_153_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.950 r  alum/divider/D_registers_q_reg[7][20]_i_120/CO[3]
                         net (fo=1, routed)           0.000    42.950    alum/divider/D_registers_q_reg[7][20]_i_120_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.064 r  alum/divider/D_registers_q_reg[7][20]_i_90/CO[3]
                         net (fo=1, routed)           0.000    43.064    alum/divider/D_registers_q_reg[7][20]_i_90_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.178 r  alum/divider/D_registers_q_reg[7][20]_i_63/CO[3]
                         net (fo=1, routed)           0.000    43.178    alum/divider/D_registers_q_reg[7][20]_i_63_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.292 r  alum/divider/D_registers_q_reg[7][20]_i_42/CO[3]
                         net (fo=1, routed)           0.000    43.292    alum/divider/D_registers_q_reg[7][20]_i_42_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.406 r  alum/divider/D_registers_q_reg[7][20]_i_27/CO[3]
                         net (fo=1, routed)           0.000    43.406    alum/divider/D_registers_q_reg[7][20]_i_27_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.563 r  alum/divider/D_registers_q_reg[7][20]_i_10/CO[1]
                         net (fo=36, routed)          0.868    44.431    alum/divider/d0[20]
    SLICE_X48Y13         LUT3 (Prop_lut3_I0_O)        0.329    44.760 r  alum/divider/D_registers_q[7][19]_i_59/O
                         net (fo=1, routed)           0.000    44.760    alum/divider/D_registers_q[7][19]_i_59_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.310 r  alum/divider/D_registers_q_reg[7][19]_i_52/CO[3]
                         net (fo=1, routed)           0.000    45.310    alum/divider/D_registers_q_reg[7][19]_i_52_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.424 r  alum/divider/D_registers_q_reg[7][19]_i_47/CO[3]
                         net (fo=1, routed)           0.000    45.424    alum/divider/D_registers_q_reg[7][19]_i_47_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.538 r  alum/divider/D_registers_q_reg[7][19]_i_42/CO[3]
                         net (fo=1, routed)           0.000    45.538    alum/divider/D_registers_q_reg[7][19]_i_42_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.652 r  alum/divider/D_registers_q_reg[7][19]_i_37/CO[3]
                         net (fo=1, routed)           0.000    45.652    alum/divider/D_registers_q_reg[7][19]_i_37_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.766 r  alum/divider/D_registers_q_reg[7][19]_i_32/CO[3]
                         net (fo=1, routed)           0.000    45.766    alum/divider/D_registers_q_reg[7][19]_i_32_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.880 r  alum/divider/D_registers_q_reg[7][19]_i_27/CO[3]
                         net (fo=1, routed)           0.000    45.880    alum/divider/D_registers_q_reg[7][19]_i_27_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.994 r  alum/divider/D_registers_q_reg[7][19]_i_22/CO[3]
                         net (fo=1, routed)           0.000    45.994    alum/divider/D_registers_q_reg[7][19]_i_22_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.108 r  alum/divider/D_registers_q_reg[7][19]_i_18/CO[3]
                         net (fo=1, routed)           0.000    46.108    alum/divider/D_registers_q_reg[7][19]_i_18_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.265 r  alum/divider/D_registers_q_reg[7][19]_i_11/CO[1]
                         net (fo=36, routed)          1.031    47.296    alum/divider/d0[19]
    SLICE_X47Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    48.081 r  alum/divider/D_registers_q_reg[7][18]_i_91/CO[3]
                         net (fo=1, routed)           0.000    48.081    alum/divider/D_registers_q_reg[7][18]_i_91_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.195 r  alum/divider/D_registers_q_reg[7][18]_i_81/CO[3]
                         net (fo=1, routed)           0.000    48.195    alum/divider/D_registers_q_reg[7][18]_i_81_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.309 r  alum/divider/D_registers_q_reg[7][18]_i_74/CO[3]
                         net (fo=1, routed)           0.000    48.309    alum/divider/D_registers_q_reg[7][18]_i_74_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.423 r  alum/divider/D_registers_q_reg[7][18]_i_64/CO[3]
                         net (fo=1, routed)           0.000    48.423    alum/divider/D_registers_q_reg[7][18]_i_64_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.537 r  alum/divider/D_registers_q_reg[7][18]_i_54/CO[3]
                         net (fo=1, routed)           0.000    48.537    alum/divider/D_registers_q_reg[7][18]_i_54_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.651 r  alum/divider/D_registers_q_reg[7][18]_i_47/CO[3]
                         net (fo=1, routed)           0.000    48.651    alum/divider/D_registers_q_reg[7][18]_i_47_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.765 r  alum/divider/D_registers_q_reg[7][18]_i_35/CO[3]
                         net (fo=1, routed)           0.000    48.765    alum/divider/D_registers_q_reg[7][18]_i_35_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.879 r  alum/divider/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    48.879    alum/divider/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.036 r  alum/divider/D_registers_q_reg[7][18]_i_13/CO[1]
                         net (fo=36, routed)          0.854    49.889    alum/divider/d0[18]
    SLICE_X44Y13         LUT3 (Prop_lut3_I0_O)        0.329    50.218 r  alum/divider/D_registers_q[7][17]_i_101/O
                         net (fo=1, routed)           0.000    50.218    alum/divider/D_registers_q[7][17]_i_101_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.768 r  alum/divider/D_registers_q_reg[7][17]_i_89/CO[3]
                         net (fo=1, routed)           0.000    50.768    alum/divider/D_registers_q_reg[7][17]_i_89_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.882 r  alum/divider/D_registers_q_reg[7][17]_i_82/CO[3]
                         net (fo=1, routed)           0.000    50.882    alum/divider/D_registers_q_reg[7][17]_i_82_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.996 r  alum/divider/D_registers_q_reg[7][17]_i_72/CO[3]
                         net (fo=1, routed)           0.000    50.996    alum/divider/D_registers_q_reg[7][17]_i_72_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.110 r  alum/divider/D_registers_q_reg[7][17]_i_62/CO[3]
                         net (fo=1, routed)           0.000    51.110    alum/divider/D_registers_q_reg[7][17]_i_62_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.224 r  alum/divider/D_registers_q_reg[7][17]_i_55/CO[3]
                         net (fo=1, routed)           0.000    51.224    alum/divider/D_registers_q_reg[7][17]_i_55_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.338 r  alum/divider/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    51.338    alum/divider/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.452 r  alum/divider/D_registers_q_reg[7][17]_i_30/CO[3]
                         net (fo=1, routed)           0.000    51.452    alum/divider/D_registers_q_reg[7][17]_i_30_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.566 r  alum/divider/D_registers_q_reg[7][17]_i_20/CO[3]
                         net (fo=1, routed)           0.000    51.566    alum/divider/D_registers_q_reg[7][17]_i_20_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.723 r  alum/divider/D_registers_q_reg[7][17]_i_12/CO[1]
                         net (fo=36, routed)          0.950    52.673    alum/divider/d0[17]
    SLICE_X43Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    53.458 r  alum/divider/D_registers_q_reg[7][16]_i_124/CO[3]
                         net (fo=1, routed)           0.000    53.458    alum/divider/D_registers_q_reg[7][16]_i_124_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.572 r  alum/divider/D_registers_q_reg[7][16]_i_109/CO[3]
                         net (fo=1, routed)           0.000    53.572    alum/divider/D_registers_q_reg[7][16]_i_109_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.686 r  alum/divider/D_registers_q_reg[7][16]_i_97/CO[3]
                         net (fo=1, routed)           0.000    53.686    alum/divider/D_registers_q_reg[7][16]_i_97_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.800 r  alum/divider/D_registers_q_reg[7][16]_i_85/CO[3]
                         net (fo=1, routed)           0.000    53.800    alum/divider/D_registers_q_reg[7][16]_i_85_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.914 r  alum/divider/D_registers_q_reg[7][16]_i_70/CO[3]
                         net (fo=1, routed)           0.000    53.914    alum/divider/D_registers_q_reg[7][16]_i_70_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.028 r  alum/divider/D_registers_q_reg[7][16]_i_56/CO[3]
                         net (fo=1, routed)           0.000    54.028    alum/divider/D_registers_q_reg[7][16]_i_56_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.142 r  alum/divider/D_registers_q_reg[7][16]_i_38/CO[3]
                         net (fo=1, routed)           0.000    54.142    alum/divider/D_registers_q_reg[7][16]_i_38_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.256 r  alum/divider/D_registers_q_reg[7][16]_i_23/CO[3]
                         net (fo=1, routed)           0.000    54.256    alum/divider/D_registers_q_reg[7][16]_i_23_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.413 r  alum/divider/D_registers_q_reg[7][16]_i_13/CO[1]
                         net (fo=36, routed)          0.790    55.203    alum/divider/d0[16]
    SLICE_X41Y14         LUT3 (Prop_lut3_I0_O)        0.329    55.532 r  alum/divider/D_registers_q[7][15]_i_62/O
                         net (fo=1, routed)           0.000    55.532    alum/divider/D_registers_q[7][15]_i_62_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.082 r  alum/divider/D_registers_q_reg[7][15]_i_55/CO[3]
                         net (fo=1, routed)           0.000    56.082    alum/divider/D_registers_q_reg[7][15]_i_55_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.196 r  alum/divider/D_registers_q_reg[7][15]_i_50/CO[3]
                         net (fo=1, routed)           0.000    56.196    alum/divider/D_registers_q_reg[7][15]_i_50_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.310 r  alum/divider/D_registers_q_reg[7][15]_i_45/CO[3]
                         net (fo=1, routed)           0.000    56.310    alum/divider/D_registers_q_reg[7][15]_i_45_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.424 r  alum/divider/D_registers_q_reg[7][15]_i_40/CO[3]
                         net (fo=1, routed)           0.000    56.424    alum/divider/D_registers_q_reg[7][15]_i_40_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.538 r  alum/divider/D_registers_q_reg[7][15]_i_35/CO[3]
                         net (fo=1, routed)           0.000    56.538    alum/divider/D_registers_q_reg[7][15]_i_35_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.652 r  alum/divider/D_registers_q_reg[7][15]_i_30/CO[3]
                         net (fo=1, routed)           0.000    56.652    alum/divider/D_registers_q_reg[7][15]_i_30_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.766 r  alum/divider/D_registers_q_reg[7][15]_i_25/CO[3]
                         net (fo=1, routed)           0.000    56.766    alum/divider/D_registers_q_reg[7][15]_i_25_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.880 r  alum/divider/D_registers_q_reg[7][15]_i_19/CO[3]
                         net (fo=1, routed)           0.000    56.880    alum/divider/D_registers_q_reg[7][15]_i_19_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.037 r  alum/divider/D_registers_q_reg[7][15]_i_11/CO[1]
                         net (fo=36, routed)          0.977    58.014    alum/divider/d0[15]
    SLICE_X39Y14         LUT3 (Prop_lut3_I0_O)        0.329    58.343 r  alum/divider/D_registers_q[7][14]_i_121/O
                         net (fo=1, routed)           0.000    58.343    alum/divider/D_registers_q[7][14]_i_121_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    58.893 r  alum/divider/D_registers_q_reg[7][14]_i_107/CO[3]
                         net (fo=1, routed)           0.000    58.893    alum/divider/D_registers_q_reg[7][14]_i_107_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.007 r  alum/divider/D_registers_q_reg[7][14]_i_92/CO[3]
                         net (fo=1, routed)           0.000    59.007    alum/divider/D_registers_q_reg[7][14]_i_92_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.121 r  alum/divider/D_registers_q_reg[7][14]_i_80/CO[3]
                         net (fo=1, routed)           0.000    59.121    alum/divider/D_registers_q_reg[7][14]_i_80_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.235 r  alum/divider/D_registers_q_reg[7][14]_i_68/CO[3]
                         net (fo=1, routed)           0.000    59.235    alum/divider/D_registers_q_reg[7][14]_i_68_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.349 r  alum/divider/D_registers_q_reg[7][14]_i_55/CO[3]
                         net (fo=1, routed)           0.000    59.349    alum/divider/D_registers_q_reg[7][14]_i_55_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.463 r  alum/divider/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    59.463    alum/divider/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.577 r  alum/divider/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    59.577    alum/divider/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.691 r  alum/divider/D_registers_q_reg[7][14]_i_18/CO[3]
                         net (fo=1, routed)           0.000    59.691    alum/divider/D_registers_q_reg[7][14]_i_18_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.848 r  alum/divider/D_registers_q_reg[7][14]_i_10/CO[1]
                         net (fo=36, routed)          0.851    60.700    alum/divider/d0[14]
    SLICE_X38Y15         LUT3 (Prop_lut3_I0_O)        0.329    61.029 r  alum/divider/D_registers_q[7][13]_i_64/O
                         net (fo=1, routed)           0.000    61.029    alum/divider/D_registers_q[7][13]_i_64_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    61.562 r  alum/divider/D_registers_q_reg[7][13]_i_57/CO[3]
                         net (fo=1, routed)           0.000    61.562    alum/divider/D_registers_q_reg[7][13]_i_57_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.679 r  alum/divider/D_registers_q_reg[7][13]_i_52/CO[3]
                         net (fo=1, routed)           0.000    61.679    alum/divider/D_registers_q_reg[7][13]_i_52_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.796 r  alum/divider/D_registers_q_reg[7][13]_i_47/CO[3]
                         net (fo=1, routed)           0.000    61.796    alum/divider/D_registers_q_reg[7][13]_i_47_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.913 r  alum/divider/D_registers_q_reg[7][13]_i_42/CO[3]
                         net (fo=1, routed)           0.000    61.913    alum/divider/D_registers_q_reg[7][13]_i_42_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.030 r  alum/divider/D_registers_q_reg[7][13]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.030    alum/divider/D_registers_q_reg[7][13]_i_37_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.147 r  alum/divider/D_registers_q_reg[7][13]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.147    alum/divider/D_registers_q_reg[7][13]_i_32_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.264 r  alum/divider/D_registers_q_reg[7][13]_i_27/CO[3]
                         net (fo=1, routed)           0.000    62.264    alum/divider/D_registers_q_reg[7][13]_i_27_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.381 r  alum/divider/D_registers_q_reg[7][13]_i_18/CO[3]
                         net (fo=1, routed)           0.000    62.381    alum/divider/D_registers_q_reg[7][13]_i_18_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.538 r  alum/divider/D_registers_q_reg[7][13]_i_10/CO[1]
                         net (fo=36, routed)          1.077    63.615    alum/divider/d0[13]
    SLICE_X36Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    64.403 r  alum/divider/D_registers_q_reg[7][12]_i_82/CO[3]
                         net (fo=1, routed)           0.000    64.403    alum/divider/D_registers_q_reg[7][12]_i_82_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.517 r  alum/divider/D_registers_q_reg[7][12]_i_75/CO[3]
                         net (fo=1, routed)           0.000    64.517    alum/divider/D_registers_q_reg[7][12]_i_75_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.631 r  alum/divider/D_registers_q_reg[7][12]_i_65/CO[3]
                         net (fo=1, routed)           0.000    64.631    alum/divider/D_registers_q_reg[7][12]_i_65_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.745 r  alum/divider/D_registers_q_reg[7][12]_i_53/CO[3]
                         net (fo=1, routed)           0.000    64.745    alum/divider/D_registers_q_reg[7][12]_i_53_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.859 r  alum/divider/D_registers_q_reg[7][12]_i_41/CO[3]
                         net (fo=1, routed)           0.000    64.859    alum/divider/D_registers_q_reg[7][12]_i_41_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.973 r  alum/divider/D_registers_q_reg[7][12]_i_29/CO[3]
                         net (fo=1, routed)           0.000    64.973    alum/divider/D_registers_q_reg[7][12]_i_29_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.087 r  alum/divider/D_registers_q_reg[7][12]_i_22/CO[3]
                         net (fo=1, routed)           0.000    65.087    alum/divider/D_registers_q_reg[7][12]_i_22_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.201 r  alum/divider/D_registers_q_reg[7][12]_i_16/CO[3]
                         net (fo=1, routed)           0.009    65.210    alum/divider/D_registers_q_reg[7][12]_i_16_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.367 r  alum/divider/D_registers_q_reg[7][12]_i_10/CO[1]
                         net (fo=36, routed)          0.805    66.171    alum/divider/d0[12]
    SLICE_X37Y18         LUT3 (Prop_lut3_I0_O)        0.329    66.500 r  alum/divider/D_registers_q[7][11]_i_89/O
                         net (fo=1, routed)           0.000    66.500    alum/divider/D_registers_q[7][11]_i_89_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    67.050 r  alum/divider/D_registers_q_reg[7][11]_i_81/CO[3]
                         net (fo=1, routed)           0.000    67.050    alum/divider/D_registers_q_reg[7][11]_i_81_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.164 r  alum/divider/D_registers_q_reg[7][11]_i_71/CO[3]
                         net (fo=1, routed)           0.000    67.164    alum/divider/D_registers_q_reg[7][11]_i_71_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.278 r  alum/divider/D_registers_q_reg[7][11]_i_61/CO[3]
                         net (fo=1, routed)           0.000    67.278    alum/divider/D_registers_q_reg[7][11]_i_61_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.392 r  alum/divider/D_registers_q_reg[7][11]_i_52/CO[3]
                         net (fo=1, routed)           0.000    67.392    alum/divider/D_registers_q_reg[7][11]_i_52_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.506 r  alum/divider/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    67.506    alum/divider/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.620 r  alum/divider/D_registers_q_reg[7][11]_i_29/CO[3]
                         net (fo=1, routed)           0.000    67.620    alum/divider/D_registers_q_reg[7][11]_i_29_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.734 r  alum/divider/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.009    67.743    alum/divider/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.857 r  alum/divider/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    67.857    alum/divider/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.014 r  alum/divider/D_registers_q_reg[7][11]_i_10/CO[1]
                         net (fo=36, routed)          0.783    68.798    alum/divider/d0[11]
    SLICE_X35Y22         LUT3 (Prop_lut3_I0_O)        0.329    69.127 r  alum/divider/D_registers_q[7][10]_i_87/O
                         net (fo=1, routed)           0.000    69.127    alum/divider/D_registers_q[7][10]_i_87_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    69.677 r  alum/divider/D_registers_q_reg[7][10]_i_80/CO[3]
                         net (fo=1, routed)           0.000    69.677    alum/divider/D_registers_q_reg[7][10]_i_80_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.791 r  alum/divider/D_registers_q_reg[7][10]_i_74/CO[3]
                         net (fo=1, routed)           0.000    69.791    alum/divider/D_registers_q_reg[7][10]_i_74_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.905 r  alum/divider/D_registers_q_reg[7][10]_i_64/CO[3]
                         net (fo=1, routed)           0.009    69.914    alum/divider/D_registers_q_reg[7][10]_i_64_n_0
    SLICE_X35Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.028 r  alum/divider/D_registers_q_reg[7][10]_i_57/CO[3]
                         net (fo=1, routed)           0.000    70.028    alum/divider/D_registers_q_reg[7][10]_i_57_n_0
    SLICE_X35Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.142 r  alum/divider/D_registers_q_reg[7][10]_i_45/CO[3]
                         net (fo=1, routed)           0.000    70.142    alum/divider/D_registers_q_reg[7][10]_i_45_n_0
    SLICE_X35Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.256 r  alum/divider/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    70.256    alum/divider/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X35Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.370 r  alum/divider/D_registers_q_reg[7][10]_i_24/CO[3]
                         net (fo=1, routed)           0.000    70.370    alum/divider/D_registers_q_reg[7][10]_i_24_n_0
    SLICE_X35Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.484 r  alum/divider/D_registers_q_reg[7][10]_i_17/CO[3]
                         net (fo=1, routed)           0.000    70.484    alum/divider/D_registers_q_reg[7][10]_i_17_n_0
    SLICE_X35Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    70.641 r  alum/divider/D_registers_q_reg[7][10]_i_10/CO[1]
                         net (fo=36, routed)          0.856    71.497    alum/divider/d0[10]
    SLICE_X34Y26         LUT3 (Prop_lut3_I0_O)        0.329    71.826 r  alum/divider/D_registers_q[7][1]_i_234/O
                         net (fo=1, routed)           0.000    71.826    alum/divider/D_registers_q[7][1]_i_234_n_0
    SLICE_X34Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    72.359 r  alum/divider/D_registers_q_reg[7][1]_i_203/CO[3]
                         net (fo=1, routed)           0.000    72.359    alum/divider/D_registers_q_reg[7][1]_i_203_n_0
    SLICE_X34Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.476 r  alum/divider/D_registers_q_reg[7][9]_i_68/CO[3]
                         net (fo=1, routed)           0.000    72.476    alum/divider/D_registers_q_reg[7][9]_i_68_n_0
    SLICE_X34Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.593 r  alum/divider/D_registers_q_reg[7][9]_i_62/CO[3]
                         net (fo=1, routed)           0.000    72.593    alum/divider/D_registers_q_reg[7][9]_i_62_n_0
    SLICE_X34Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.710 r  alum/divider/D_registers_q_reg[7][9]_i_52/CO[3]
                         net (fo=1, routed)           0.000    72.710    alum/divider/D_registers_q_reg[7][9]_i_52_n_0
    SLICE_X34Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.827 r  alum/divider/D_registers_q_reg[7][9]_i_42/CO[3]
                         net (fo=1, routed)           0.000    72.827    alum/divider/D_registers_q_reg[7][9]_i_42_n_0
    SLICE_X34Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.944 r  alum/divider/D_registers_q_reg[7][9]_i_33/CO[3]
                         net (fo=1, routed)           0.000    72.944    alum/divider/D_registers_q_reg[7][9]_i_33_n_0
    SLICE_X34Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.061 r  alum/divider/D_registers_q_reg[7][9]_i_24/CO[3]
                         net (fo=1, routed)           0.000    73.061    alum/divider/D_registers_q_reg[7][9]_i_24_n_0
    SLICE_X34Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.178 r  alum/divider/D_registers_q_reg[7][9]_i_18/CO[3]
                         net (fo=1, routed)           0.000    73.178    alum/divider/D_registers_q_reg[7][9]_i_18_n_0
    SLICE_X34Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    73.335 r  alum/divider/D_registers_q_reg[7][9]_i_10/CO[1]
                         net (fo=36, routed)          0.709    74.044    alum/divider/d0[9]
    SLICE_X35Y31         LUT3 (Prop_lut3_I0_O)        0.332    74.376 r  alum/divider/D_registers_q[7][1]_i_231/O
                         net (fo=1, routed)           0.000    74.376    alum/divider/D_registers_q[7][1]_i_231_n_0
    SLICE_X35Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    74.926 r  alum/divider/D_registers_q_reg[7][1]_i_198/CO[3]
                         net (fo=1, routed)           0.000    74.926    alum/divider/D_registers_q_reg[7][1]_i_198_n_0
    SLICE_X35Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.040 r  alum/divider/D_registers_q_reg[7][1]_i_162/CO[3]
                         net (fo=1, routed)           0.000    75.040    alum/divider/D_registers_q_reg[7][1]_i_162_n_0
    SLICE_X35Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.154 r  alum/divider/D_registers_q_reg[7][8]_i_56/CO[3]
                         net (fo=1, routed)           0.000    75.154    alum/divider/D_registers_q_reg[7][8]_i_56_n_0
    SLICE_X35Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.268 r  alum/divider/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    75.268    alum/divider/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X35Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.382 r  alum/divider/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    75.382    alum/divider/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X35Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.496 r  alum/divider/D_registers_q_reg[7][8]_i_34/CO[3]
                         net (fo=1, routed)           0.000    75.496    alum/divider/D_registers_q_reg[7][8]_i_34_n_0
    SLICE_X35Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.610 r  alum/divider/D_registers_q_reg[7][8]_i_26/CO[3]
                         net (fo=1, routed)           0.000    75.610    alum/divider/D_registers_q_reg[7][8]_i_26_n_0
    SLICE_X35Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.724 r  alum/divider/D_registers_q_reg[7][8]_i_17/CO[3]
                         net (fo=1, routed)           0.000    75.724    alum/divider/D_registers_q_reg[7][8]_i_17_n_0
    SLICE_X35Y39         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.881 r  alum/divider/D_registers_q_reg[7][8]_i_11/CO[1]
                         net (fo=36, routed)          0.807    76.688    alum/divider/d0[8]
    SLICE_X36Y35         LUT3 (Prop_lut3_I0_O)        0.329    77.017 r  alum/divider/D_registers_q[7][1]_i_228/O
                         net (fo=1, routed)           0.000    77.017    alum/divider/D_registers_q[7][1]_i_228_n_0
    SLICE_X36Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    77.567 r  alum/divider/D_registers_q_reg[7][1]_i_193/CO[3]
                         net (fo=1, routed)           0.000    77.567    alum/divider/D_registers_q_reg[7][1]_i_193_n_0
    SLICE_X36Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.681 r  alum/divider/D_registers_q_reg[7][1]_i_157/CO[3]
                         net (fo=1, routed)           0.000    77.681    alum/divider/D_registers_q_reg[7][1]_i_157_n_0
    SLICE_X36Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.795 r  alum/divider/D_registers_q_reg[7][1]_i_126/CO[3]
                         net (fo=1, routed)           0.000    77.795    alum/divider/D_registers_q_reg[7][1]_i_126_n_0
    SLICE_X36Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.909 r  alum/divider/D_registers_q_reg[7][7]_i_50/CO[3]
                         net (fo=1, routed)           0.000    77.909    alum/divider/D_registers_q_reg[7][7]_i_50_n_0
    SLICE_X36Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.023 r  alum/divider/D_registers_q_reg[7][7]_i_45/CO[3]
                         net (fo=1, routed)           0.000    78.023    alum/divider/D_registers_q_reg[7][7]_i_45_n_0
    SLICE_X36Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.137 r  alum/divider/D_registers_q_reg[7][7]_i_39/CO[3]
                         net (fo=1, routed)           0.000    78.137    alum/divider/D_registers_q_reg[7][7]_i_39_n_0
    SLICE_X36Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.251 r  alum/divider/D_registers_q_reg[7][7]_i_29/CO[3]
                         net (fo=1, routed)           0.000    78.251    alum/divider/D_registers_q_reg[7][7]_i_29_n_0
    SLICE_X36Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.365 r  alum/divider/D_registers_q_reg[7][7]_i_21/CO[3]
                         net (fo=1, routed)           0.000    78.365    alum/divider/D_registers_q_reg[7][7]_i_21_n_0
    SLICE_X36Y43         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    78.522 r  alum/divider/D_registers_q_reg[7][7]_i_11/CO[1]
                         net (fo=36, routed)          0.906    79.427    alum/divider/d0[7]
    SLICE_X34Y39         LUT3 (Prop_lut3_I0_O)        0.329    79.756 r  alum/divider/D_registers_q[7][1]_i_196/O
                         net (fo=1, routed)           0.000    79.756    alum/divider/D_registers_q[7][1]_i_196_n_0
    SLICE_X34Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    80.289 r  alum/divider/D_registers_q_reg[7][1]_i_152/CO[3]
                         net (fo=1, routed)           0.000    80.289    alum/divider/D_registers_q_reg[7][1]_i_152_n_0
    SLICE_X34Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.406 r  alum/divider/D_registers_q_reg[7][1]_i_121/CO[3]
                         net (fo=1, routed)           0.000    80.406    alum/divider/D_registers_q_reg[7][1]_i_121_n_0
    SLICE_X34Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.523 r  alum/divider/D_registers_q_reg[7][1]_i_95/CO[3]
                         net (fo=1, routed)           0.000    80.523    alum/divider/D_registers_q_reg[7][1]_i_95_n_0
    SLICE_X34Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.640 r  alum/divider/D_registers_q_reg[7][6]_i_42/CO[3]
                         net (fo=1, routed)           0.000    80.640    alum/divider/D_registers_q_reg[7][6]_i_42_n_0
    SLICE_X34Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.757 r  alum/divider/D_registers_q_reg[7][6]_i_37/CO[3]
                         net (fo=1, routed)           0.000    80.757    alum/divider/D_registers_q_reg[7][6]_i_37_n_0
    SLICE_X34Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.874 r  alum/divider/D_registers_q_reg[7][6]_i_27/CO[3]
                         net (fo=1, routed)           0.000    80.874    alum/divider/D_registers_q_reg[7][6]_i_27_n_0
    SLICE_X34Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.991 r  alum/divider/D_registers_q_reg[7][6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    80.991    alum/divider/D_registers_q_reg[7][6]_i_21_n_0
    SLICE_X34Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    81.148 r  alum/divider/D_registers_q_reg[7][6]_i_12/CO[1]
                         net (fo=36, routed)          0.879    82.027    alum/divider/d0[6]
    SLICE_X33Y38         LUT3 (Prop_lut3_I0_O)        0.332    82.359 r  alum/divider/D_registers_q[7][1]_i_222/O
                         net (fo=1, routed)           0.000    82.359    alum/divider/D_registers_q[7][1]_i_222_n_0
    SLICE_X33Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    82.909 r  alum/divider/D_registers_q_reg[7][1]_i_183/CO[3]
                         net (fo=1, routed)           0.000    82.909    alum/divider/D_registers_q_reg[7][1]_i_183_n_0
    SLICE_X33Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.023 r  alum/divider/D_registers_q_reg[7][1]_i_147/CO[3]
                         net (fo=1, routed)           0.000    83.023    alum/divider/D_registers_q_reg[7][1]_i_147_n_0
    SLICE_X33Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.137 r  alum/divider/D_registers_q_reg[7][1]_i_116/CO[3]
                         net (fo=1, routed)           0.000    83.137    alum/divider/D_registers_q_reg[7][1]_i_116_n_0
    SLICE_X33Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.251 r  alum/divider/D_registers_q_reg[7][1]_i_90/CO[3]
                         net (fo=1, routed)           0.000    83.251    alum/divider/D_registers_q_reg[7][1]_i_90_n_0
    SLICE_X33Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.365 r  alum/divider/D_registers_q_reg[7][1]_i_69/CO[3]
                         net (fo=1, routed)           0.000    83.365    alum/divider/D_registers_q_reg[7][1]_i_69_n_0
    SLICE_X33Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.479 r  alum/divider/D_registers_q_reg[7][5]_i_32/CO[3]
                         net (fo=1, routed)           0.000    83.479    alum/divider/D_registers_q_reg[7][5]_i_32_n_0
    SLICE_X33Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.593 r  alum/divider/D_registers_q_reg[7][5]_i_26/CO[3]
                         net (fo=1, routed)           0.000    83.593    alum/divider/D_registers_q_reg[7][5]_i_26_n_0
    SLICE_X33Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.707 r  alum/divider/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    83.707    alum/divider/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X33Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.864 r  alum/divider/D_registers_q_reg[7][5]_i_12/CO[1]
                         net (fo=36, routed)          0.827    84.692    alum/divider/d0[5]
    SLICE_X31Y41         LUT3 (Prop_lut3_I0_O)        0.329    85.021 r  alum/divider/D_registers_q[7][1]_i_219/O
                         net (fo=1, routed)           0.000    85.021    alum/divider/D_registers_q[7][1]_i_219_n_0
    SLICE_X31Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    85.571 r  alum/divider/D_registers_q_reg[7][1]_i_178/CO[3]
                         net (fo=1, routed)           0.000    85.571    alum/divider/D_registers_q_reg[7][1]_i_178_n_0
    SLICE_X31Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.685 r  alum/divider/D_registers_q_reg[7][1]_i_142/CO[3]
                         net (fo=1, routed)           0.000    85.685    alum/divider/D_registers_q_reg[7][1]_i_142_n_0
    SLICE_X31Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.799 r  alum/divider/D_registers_q_reg[7][1]_i_111/CO[3]
                         net (fo=1, routed)           0.000    85.799    alum/divider/D_registers_q_reg[7][1]_i_111_n_0
    SLICE_X31Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.913 r  alum/divider/D_registers_q_reg[7][1]_i_85/CO[3]
                         net (fo=1, routed)           0.000    85.913    alum/divider/D_registers_q_reg[7][1]_i_85_n_0
    SLICE_X31Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.027 r  alum/divider/D_registers_q_reg[7][1]_i_64/CO[3]
                         net (fo=1, routed)           0.000    86.027    alum/divider/D_registers_q_reg[7][1]_i_64_n_0
    SLICE_X31Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.141 r  alum/divider/D_registers_q_reg[7][1]_i_48/CO[3]
                         net (fo=1, routed)           0.000    86.141    alum/divider/D_registers_q_reg[7][1]_i_48_n_0
    SLICE_X31Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.255 r  alum/divider/D_registers_q_reg[7][4]_i_25/CO[3]
                         net (fo=1, routed)           0.000    86.255    alum/divider/D_registers_q_reg[7][4]_i_25_n_0
    SLICE_X31Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.369 r  alum/divider/D_registers_q_reg[7][4]_i_16/CO[3]
                         net (fo=1, routed)           0.000    86.369    alum/divider/D_registers_q_reg[7][4]_i_16_n_0
    SLICE_X31Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    86.526 r  alum/divider/D_registers_q_reg[7][4]_i_10/CO[1]
                         net (fo=36, routed)          0.895    87.420    alum/divider/d0[4]
    SLICE_X32Y45         LUT3 (Prop_lut3_I0_O)        0.329    87.749 r  alum/divider/D_registers_q[7][1]_i_181/O
                         net (fo=1, routed)           0.000    87.749    alum/divider/D_registers_q[7][1]_i_181_n_0
    SLICE_X32Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    88.299 r  alum/divider/D_registers_q_reg[7][1]_i_137/CO[3]
                         net (fo=1, routed)           0.000    88.299    alum/divider/D_registers_q_reg[7][1]_i_137_n_0
    SLICE_X32Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.413 r  alum/divider/D_registers_q_reg[7][1]_i_106/CO[3]
                         net (fo=1, routed)           0.000    88.413    alum/divider/D_registers_q_reg[7][1]_i_106_n_0
    SLICE_X32Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.527 r  alum/divider/D_registers_q_reg[7][1]_i_80/CO[3]
                         net (fo=1, routed)           0.000    88.527    alum/divider/D_registers_q_reg[7][1]_i_80_n_0
    SLICE_X32Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.641 r  alum/divider/D_registers_q_reg[7][1]_i_59/CO[3]
                         net (fo=1, routed)           0.000    88.641    alum/divider/D_registers_q_reg[7][1]_i_59_n_0
    SLICE_X32Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.755 r  alum/divider/D_registers_q_reg[7][1]_i_43/CO[3]
                         net (fo=1, routed)           0.001    88.756    alum/divider/D_registers_q_reg[7][1]_i_43_n_0
    SLICE_X32Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.870 r  alum/divider/D_registers_q_reg[7][1]_i_32/CO[3]
                         net (fo=1, routed)           0.000    88.870    alum/divider/D_registers_q_reg[7][1]_i_32_n_0
    SLICE_X32Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.984 r  alum/divider/D_registers_q_reg[7][3]_i_19/CO[3]
                         net (fo=1, routed)           0.000    88.984    alum/divider/D_registers_q_reg[7][3]_i_19_n_0
    SLICE_X32Y52         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    89.141 r  alum/divider/D_registers_q_reg[7][3]_i_13/CO[1]
                         net (fo=36, routed)          0.816    89.958    alum/divider/d0[3]
    SLICE_X33Y47         LUT3 (Prop_lut3_I0_O)        0.329    90.287 r  alum/divider/D_registers_q[7][1]_i_213/O
                         net (fo=1, routed)           0.000    90.287    alum/divider/D_registers_q[7][1]_i_213_n_0
    SLICE_X33Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    90.837 r  alum/divider/D_registers_q_reg[7][1]_i_168/CO[3]
                         net (fo=1, routed)           0.000    90.837    alum/divider/D_registers_q_reg[7][1]_i_168_n_0
    SLICE_X33Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.951 r  alum/divider/D_registers_q_reg[7][1]_i_132/CO[3]
                         net (fo=1, routed)           0.000    90.951    alum/divider/D_registers_q_reg[7][1]_i_132_n_0
    SLICE_X33Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.065 r  alum/divider/D_registers_q_reg[7][1]_i_101/CO[3]
                         net (fo=1, routed)           0.001    91.065    alum/divider/D_registers_q_reg[7][1]_i_101_n_0
    SLICE_X33Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.179 r  alum/divider/D_registers_q_reg[7][1]_i_75/CO[3]
                         net (fo=1, routed)           0.000    91.179    alum/divider/D_registers_q_reg[7][1]_i_75_n_0
    SLICE_X33Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.293 r  alum/divider/D_registers_q_reg[7][1]_i_54/CO[3]
                         net (fo=1, routed)           0.000    91.293    alum/divider/D_registers_q_reg[7][1]_i_54_n_0
    SLICE_X33Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.407 r  alum/divider/D_registers_q_reg[7][1]_i_38/CO[3]
                         net (fo=1, routed)           0.000    91.407    alum/divider/D_registers_q_reg[7][1]_i_38_n_0
    SLICE_X33Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.521 r  alum/divider/D_registers_q_reg[7][1]_i_27/CO[3]
                         net (fo=1, routed)           0.000    91.521    alum/divider/D_registers_q_reg[7][1]_i_27_n_0
    SLICE_X33Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.635 r  alum/divider/D_registers_q_reg[7][1]_i_22/CO[3]
                         net (fo=1, routed)           0.000    91.635    alum/divider/D_registers_q_reg[7][1]_i_22_n_0
    SLICE_X33Y55         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.792 r  alum/divider/D_registers_q_reg[7][2]_i_13/CO[1]
                         net (fo=36, routed)          0.915    92.707    alum/divider/d0[2]
    SLICE_X31Y50         LUT3 (Prop_lut3_I0_O)        0.329    93.036 r  alum/divider/D_registers_q[7][1]_i_210/O
                         net (fo=1, routed)           0.000    93.036    alum/divider/D_registers_q[7][1]_i_210_n_0
    SLICE_X31Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    93.586 r  alum/divider/D_registers_q_reg[7][1]_i_167/CO[3]
                         net (fo=1, routed)           0.000    93.586    alum/divider/D_registers_q_reg[7][1]_i_167_n_0
    SLICE_X31Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.700 r  alum/divider/D_registers_q_reg[7][1]_i_131/CO[3]
                         net (fo=1, routed)           0.000    93.700    alum/divider/D_registers_q_reg[7][1]_i_131_n_0
    SLICE_X31Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.814 r  alum/divider/D_registers_q_reg[7][1]_i_100/CO[3]
                         net (fo=1, routed)           0.000    93.814    alum/divider/D_registers_q_reg[7][1]_i_100_n_0
    SLICE_X31Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.928 r  alum/divider/D_registers_q_reg[7][1]_i_74/CO[3]
                         net (fo=1, routed)           0.000    93.928    alum/divider/D_registers_q_reg[7][1]_i_74_n_0
    SLICE_X31Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.042 r  alum/divider/D_registers_q_reg[7][1]_i_53/CO[3]
                         net (fo=1, routed)           0.000    94.042    alum/divider/D_registers_q_reg[7][1]_i_53_n_0
    SLICE_X31Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.156 r  alum/divider/D_registers_q_reg[7][1]_i_37/CO[3]
                         net (fo=1, routed)           0.000    94.156    alum/divider/D_registers_q_reg[7][1]_i_37_n_0
    SLICE_X31Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.270 r  alum/divider/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000    94.270    alum/divider/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X31Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.384 r  alum/divider/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000    94.384    alum/divider/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X31Y58         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.541 r  alum/divider/D_registers_q_reg[7][1]_i_15/CO[1]
                         net (fo=36, routed)          0.903    95.444    alum/divider/d0[1]
    SLICE_X30Y50         LUT3 (Prop_lut3_I0_O)        0.329    95.773 r  alum/divider/D_registers_q[7][0]_i_65/O
                         net (fo=1, routed)           0.000    95.773    alum/divider/D_registers_q[7][0]_i_65_n_0
    SLICE_X30Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    96.306 r  alum/divider/D_registers_q_reg[7][0]_i_58/CO[3]
                         net (fo=1, routed)           0.000    96.306    alum/divider/D_registers_q_reg[7][0]_i_58_n_0
    SLICE_X30Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.423 r  alum/divider/D_registers_q_reg[7][0]_i_53/CO[3]
                         net (fo=1, routed)           0.000    96.423    alum/divider/D_registers_q_reg[7][0]_i_53_n_0
    SLICE_X30Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.540 r  alum/divider/D_registers_q_reg[7][0]_i_47/CO[3]
                         net (fo=1, routed)           0.000    96.540    alum/divider/D_registers_q_reg[7][0]_i_47_n_0
    SLICE_X30Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.657 r  alum/divider/D_registers_q_reg[7][0]_i_40/CO[3]
                         net (fo=1, routed)           0.000    96.657    alum/divider/D_registers_q_reg[7][0]_i_40_n_0
    SLICE_X30Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.774 r  alum/divider/D_registers_q_reg[7][0]_i_33/CO[3]
                         net (fo=1, routed)           0.000    96.774    alum/divider/D_registers_q_reg[7][0]_i_33_n_0
    SLICE_X30Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.891 r  alum/divider/D_registers_q_reg[7][0]_i_27/CO[3]
                         net (fo=1, routed)           0.000    96.891    alum/divider/D_registers_q_reg[7][0]_i_27_n_0
    SLICE_X30Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.008 r  alum/divider/D_registers_q_reg[7][0]_i_21/CO[3]
                         net (fo=1, routed)           0.000    97.008    alum/divider/D_registers_q_reg[7][0]_i_21_n_0
    SLICE_X30Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.125 r  alum/divider/D_registers_q_reg[7][0]_i_17/CO[3]
                         net (fo=1, routed)           0.000    97.125    alum/divider/D_registers_q_reg[7][0]_i_17_n_0
    SLICE_X30Y58         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.282 r  alum/divider/D_registers_q_reg[7][0]_i_14/CO[1]
                         net (fo=1, routed)           1.012    98.294    sm/d0[0]
    SLICE_X30Y37         LUT3 (Prop_lut3_I1_O)        0.332    98.626 r  sm/D_registers_q[7][0]_i_10/O
                         net (fo=1, routed)           0.706    99.331    sm/D_registers_q[7][0]_i_10_n_0
    SLICE_X31Y26         LUT6 (Prop_lut6_I4_O)        0.124    99.455 r  sm/D_registers_q[7][0]_i_6/O
                         net (fo=1, routed)           0.000    99.455    sm/D_registers_q[7][0]_i_6_n_0
    SLICE_X31Y26         MUXF7 (Prop_muxf7_I0_O)      0.238    99.693 r  sm/D_registers_q_reg[7][0]_i_4/O
                         net (fo=1, routed)           0.000    99.693    sm/D_registers_q_reg[7][0]_i_4_n_0
    SLICE_X31Y26         MUXF8 (Prop_muxf8_I0_O)      0.104    99.797 r  sm/D_registers_q_reg[7][0]_i_3/O
                         net (fo=24, routed)          1.001   100.798    sm/D_registers_q_reg[7][0]_i_5_0[0]
    SLICE_X31Y15         LUT6 (Prop_lut6_I0_O)        0.316   101.114 f  sm/D_states_q[2]_i_34/O
                         net (fo=1, routed)           0.000   101.114    sm/D_states_q[2]_i_34_n_0
    SLICE_X31Y15         MUXF7 (Prop_muxf7_I1_O)      0.217   101.331 f  sm/D_states_q_reg[2]_i_27/O
                         net (fo=1, routed)           0.448   101.779    sm/D_states_q_reg[2]_i_27_n_0
    SLICE_X30Y12         LUT6 (Prop_lut6_I5_O)        0.299   102.078 f  sm/D_states_q[2]_i_11/O
                         net (fo=2, routed)           0.303   102.381    sm/D_states_q[2]_i_11_n_0
    SLICE_X31Y14         LUT6 (Prop_lut6_I0_O)        0.124   102.505 f  sm/D_states_q[2]_i_3/O
                         net (fo=2, routed)           0.305   102.810    sm/D_states_q[2]_i_3_n_0
    SLICE_X31Y13         LUT5 (Prop_lut5_I3_O)        0.124   102.934 r  sm/D_states_q[2]_i_1/O
                         net (fo=1, routed)           0.000   102.934    sm/D_states_d__0[2]
    SLICE_X31Y13         FDRE                                         r  sm/D_states_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         1.440    14.845    sm/clk_IBUF_BUFG
    SLICE_X31Y13         FDRE                                         r  sm/D_states_q_reg[2]/C
                         clock pessimism              0.187    15.032    
                         clock uncertainty           -0.035    14.997    
    SLICE_X31Y13         FDRE (Setup_fdre_C_D)        0.031    15.028    sm/D_states_q_reg[2]
  -------------------------------------------------------------------
                         required time                         15.028    
                         arrival time                        -102.934    
  -------------------------------------------------------------------
                         slack                                -87.906    

Slack (VIOLATED) :        -87.880ns  (required time - arrival time)
  Source:                 display/D_state_q_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sm/D_states_q_reg[6]_replica_1/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        97.651ns  (logic 60.383ns (61.835%)  route 37.268ns (38.165%))
  Logic Levels:           326  (CARRY4=286 LUT3=28 LUT4=1 LUT5=2 LUT6=7 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         1.564     5.148    display/clk_IBUF_BUFG
    SLICE_X39Y7          FDRE                                         r  display/D_state_q_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y7          FDRE (Prop_fdre_C_Q)         0.456     5.604 f  display/D_state_q_reg[0]_replica/Q
                         net (fo=1, routed)           0.793     6.397    display/D_state_q[0]_repN
    SLICE_X36Y7          LUT6 (Prop_lut6_I1_O)        0.124     6.521 f  display/D_pixel_idx_q[10]_i_3/O
                         net (fo=17, routed)          0.858     7.379    sm/ram_reg_i_124_1
    SLICE_X38Y7          LUT6 (Prop_lut6_I2_O)        0.124     7.503 r  sm/D_registers_q[7][31]_i_192/O
                         net (fo=1, routed)           0.594     8.097    sm/D_registers_q[7][31]_i_192_n_0
    SLICE_X36Y8          LUT6 (Prop_lut6_I5_O)        0.124     8.221 f  sm/D_registers_q[7][31]_i_155/O
                         net (fo=1, routed)           0.837     9.058    sm/D_registers_q[7][31]_i_155_n_0
    SLICE_X38Y7          LUT6 (Prop_lut6_I0_O)        0.124     9.182 r  sm/D_registers_q[7][31]_i_121/O
                         net (fo=65, routed)          0.969    10.150    sm/M_sm_bsel[0]
    SLICE_X38Y5          LUT5 (Prop_lut5_I3_O)        0.124    10.274 r  sm/D_registers_q[7][10]_i_79/O
                         net (fo=85, routed)          0.712    10.986    L_reg/M_alum_b[0]
    SLICE_X47Y1          LUT4 (Prop_lut4_I3_O)        0.124    11.110 r  L_reg/D_registers_q[7][31]_i_473/O
                         net (fo=1, routed)           0.000    11.110    alum/divider/S[0]
    SLICE_X47Y1          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.642 r  alum/divider/D_registers_q_reg[7][31]_i_423/CO[3]
                         net (fo=1, routed)           0.000    11.642    alum/divider/D_registers_q_reg[7][31]_i_423_n_0
    SLICE_X47Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.756 r  alum/divider/D_registers_q_reg[7][31]_i_384/CO[3]
                         net (fo=1, routed)           0.000    11.756    alum/divider/D_registers_q_reg[7][31]_i_384_n_0
    SLICE_X47Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.870 r  alum/divider/D_registers_q_reg[7][31]_i_343/CO[3]
                         net (fo=1, routed)           0.000    11.870    alum/divider/D_registers_q_reg[7][31]_i_343_n_0
    SLICE_X47Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.984 r  alum/divider/D_registers_q_reg[7][31]_i_309/CO[3]
                         net (fo=1, routed)           0.000    11.984    alum/divider/D_registers_q_reg[7][31]_i_309_n_0
    SLICE_X47Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.098 r  alum/divider/D_registers_q_reg[7][31]_i_272/CO[3]
                         net (fo=1, routed)           0.000    12.098    alum/divider/D_registers_q_reg[7][31]_i_272_n_0
    SLICE_X47Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.212 r  alum/divider/D_registers_q_reg[7][31]_i_244/CO[3]
                         net (fo=1, routed)           0.000    12.212    alum/divider/D_registers_q_reg[7][31]_i_244_n_0
    SLICE_X47Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.326 r  alum/divider/D_registers_q_reg[7][31]_i_214/CO[3]
                         net (fo=1, routed)           0.000    12.326    alum/divider/D_registers_q_reg[7][31]_i_214_n_0
    SLICE_X47Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.440 r  alum/divider/D_registers_q_reg[7][31]_i_183/CO[3]
                         net (fo=1, routed)           0.000    12.440    alum/divider/D_registers_q_reg[7][31]_i_183_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    12.711 r  alum/divider/D_registers_q_reg[7][31]_i_140/CO[0]
                         net (fo=36, routed)          0.944    13.655    alum/divider/d0[31]
    SLICE_X44Y0          LUT3 (Prop_lut3_I0_O)        0.373    14.028 r  alum/divider/D_registers_q[7][30]_i_128/O
                         net (fo=1, routed)           0.000    14.028    alum/divider/D_registers_q[7][30]_i_128_n_0
    SLICE_X44Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.578 r  alum/divider/D_registers_q_reg[7][30]_i_121/CO[3]
                         net (fo=1, routed)           0.000    14.578    alum/divider/D_registers_q_reg[7][30]_i_121_n_0
    SLICE_X44Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.692 r  alum/divider/D_registers_q_reg[7][30]_i_116/CO[3]
                         net (fo=1, routed)           0.000    14.692    alum/divider/D_registers_q_reg[7][30]_i_116_n_0
    SLICE_X44Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.806 r  alum/divider/D_registers_q_reg[7][30]_i_111/CO[3]
                         net (fo=1, routed)           0.000    14.806    alum/divider/D_registers_q_reg[7][30]_i_111_n_0
    SLICE_X44Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.920 r  alum/divider/D_registers_q_reg[7][30]_i_106/CO[3]
                         net (fo=1, routed)           0.000    14.920    alum/divider/D_registers_q_reg[7][30]_i_106_n_0
    SLICE_X44Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.034 r  alum/divider/D_registers_q_reg[7][30]_i_101/CO[3]
                         net (fo=1, routed)           0.000    15.034    alum/divider/D_registers_q_reg[7][30]_i_101_n_0
    SLICE_X44Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.148 r  alum/divider/D_registers_q_reg[7][30]_i_92/CO[3]
                         net (fo=1, routed)           0.000    15.148    alum/divider/D_registers_q_reg[7][30]_i_92_n_0
    SLICE_X44Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.262 r  alum/divider/D_registers_q_reg[7][30]_i_77/CO[3]
                         net (fo=1, routed)           0.000    15.262    alum/divider/D_registers_q_reg[7][30]_i_77_n_0
    SLICE_X44Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.376 r  alum/divider/D_registers_q_reg[7][30]_i_54/CO[3]
                         net (fo=1, routed)           0.000    15.376    alum/divider/D_registers_q_reg[7][30]_i_54_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.533 r  alum/divider/D_registers_q_reg[7][30]_i_30/CO[1]
                         net (fo=36, routed)          0.949    16.482    alum/divider/d0[30]
    SLICE_X43Y0          LUT3 (Prop_lut3_I0_O)        0.329    16.811 r  alum/divider/D_registers_q[7][29]_i_69/O
                         net (fo=1, routed)           0.000    16.811    alum/divider/D_registers_q[7][29]_i_69_n_0
    SLICE_X43Y0          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.212 r  alum/divider/D_registers_q_reg[7][29]_i_64/CO[3]
                         net (fo=1, routed)           0.000    17.212    alum/divider/D_registers_q_reg[7][29]_i_64_n_0
    SLICE_X43Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.326 r  alum/divider/D_registers_q_reg[7][29]_i_59/CO[3]
                         net (fo=1, routed)           0.000    17.326    alum/divider/D_registers_q_reg[7][29]_i_59_n_0
    SLICE_X43Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.440 r  alum/divider/D_registers_q_reg[7][29]_i_54/CO[3]
                         net (fo=1, routed)           0.000    17.440    alum/divider/D_registers_q_reg[7][29]_i_54_n_0
    SLICE_X43Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.554 r  alum/divider/D_registers_q_reg[7][29]_i_49/CO[3]
                         net (fo=1, routed)           0.000    17.554    alum/divider/D_registers_q_reg[7][29]_i_49_n_0
    SLICE_X43Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.668 r  alum/divider/D_registers_q_reg[7][29]_i_44/CO[3]
                         net (fo=1, routed)           0.000    17.668    alum/divider/D_registers_q_reg[7][29]_i_44_n_0
    SLICE_X43Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.782 r  alum/divider/D_registers_q_reg[7][29]_i_39/CO[3]
                         net (fo=1, routed)           0.000    17.782    alum/divider/D_registers_q_reg[7][29]_i_39_n_0
    SLICE_X43Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.896 r  alum/divider/D_registers_q_reg[7][29]_i_34/CO[3]
                         net (fo=1, routed)           0.000    17.896    alum/divider/D_registers_q_reg[7][29]_i_34_n_0
    SLICE_X43Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.010 r  alum/divider/D_registers_q_reg[7][29]_i_29/CO[3]
                         net (fo=1, routed)           0.000    18.010    alum/divider/D_registers_q_reg[7][29]_i_29_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.167 r  alum/divider/D_registers_q_reg[7][29]_i_20/CO[1]
                         net (fo=36, routed)          0.889    19.056    alum/divider/d0[29]
    SLICE_X41Y1          LUT3 (Prop_lut3_I0_O)        0.329    19.385 r  alum/divider/D_registers_q[7][20]_i_312/O
                         net (fo=1, routed)           0.000    19.385    alum/divider/D_registers_q[7][20]_i_312_n_0
    SLICE_X41Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.935 r  alum/divider/D_registers_q_reg[7][20]_i_273/CO[3]
                         net (fo=1, routed)           0.000    19.935    alum/divider/D_registers_q_reg[7][20]_i_273_n_0
    SLICE_X41Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.049 r  alum/divider/D_registers_q_reg[7][28]_i_48/CO[3]
                         net (fo=1, routed)           0.000    20.049    alum/divider/D_registers_q_reg[7][28]_i_48_n_0
    SLICE_X41Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.163 r  alum/divider/D_registers_q_reg[7][28]_i_43/CO[3]
                         net (fo=1, routed)           0.000    20.163    alum/divider/D_registers_q_reg[7][28]_i_43_n_0
    SLICE_X41Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.277 r  alum/divider/D_registers_q_reg[7][28]_i_38/CO[3]
                         net (fo=1, routed)           0.000    20.277    alum/divider/D_registers_q_reg[7][28]_i_38_n_0
    SLICE_X41Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.391 r  alum/divider/D_registers_q_reg[7][28]_i_33/CO[3]
                         net (fo=1, routed)           0.000    20.391    alum/divider/D_registers_q_reg[7][28]_i_33_n_0
    SLICE_X41Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.505 r  alum/divider/D_registers_q_reg[7][28]_i_28/CO[3]
                         net (fo=1, routed)           0.000    20.505    alum/divider/D_registers_q_reg[7][28]_i_28_n_0
    SLICE_X41Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.619 r  alum/divider/D_registers_q_reg[7][28]_i_23/CO[3]
                         net (fo=1, routed)           0.000    20.619    alum/divider/D_registers_q_reg[7][28]_i_23_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.733 r  alum/divider/D_registers_q_reg[7][28]_i_18/CO[3]
                         net (fo=1, routed)           0.000    20.733    alum/divider/D_registers_q_reg[7][28]_i_18_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.890 r  alum/divider/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          0.911    21.801    alum/divider/d0[28]
    SLICE_X39Y1          LUT3 (Prop_lut3_I0_O)        0.329    22.130 r  alum/divider/D_registers_q[7][20]_i_309/O
                         net (fo=1, routed)           0.000    22.130    alum/divider/D_registers_q[7][20]_i_309_n_0
    SLICE_X39Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.680 r  alum/divider/D_registers_q_reg[7][20]_i_268/CO[3]
                         net (fo=1, routed)           0.000    22.680    alum/divider/D_registers_q_reg[7][20]_i_268_n_0
    SLICE_X39Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.794 r  alum/divider/D_registers_q_reg[7][20]_i_222/CO[3]
                         net (fo=1, routed)           0.000    22.794    alum/divider/D_registers_q_reg[7][20]_i_222_n_0
    SLICE_X39Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.908 r  alum/divider/D_registers_q_reg[7][27]_i_66/CO[3]
                         net (fo=1, routed)           0.000    22.908    alum/divider/D_registers_q_reg[7][27]_i_66_n_0
    SLICE_X39Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.022 r  alum/divider/D_registers_q_reg[7][27]_i_61/CO[3]
                         net (fo=1, routed)           0.000    23.022    alum/divider/D_registers_q_reg[7][27]_i_61_n_0
    SLICE_X39Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.136 r  alum/divider/D_registers_q_reg[7][27]_i_56/CO[3]
                         net (fo=1, routed)           0.000    23.136    alum/divider/D_registers_q_reg[7][27]_i_56_n_0
    SLICE_X39Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.250 r  alum/divider/D_registers_q_reg[7][27]_i_50/CO[3]
                         net (fo=1, routed)           0.000    23.250    alum/divider/D_registers_q_reg[7][27]_i_50_n_0
    SLICE_X39Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.364 r  alum/divider/D_registers_q_reg[7][27]_i_35/CO[3]
                         net (fo=1, routed)           0.000    23.364    alum/divider/D_registers_q_reg[7][27]_i_35_n_0
    SLICE_X39Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.478 r  alum/divider/D_registers_q_reg[7][27]_i_23/CO[3]
                         net (fo=1, routed)           0.000    23.478    alum/divider/D_registers_q_reg[7][27]_i_23_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.635 r  alum/divider/D_registers_q_reg[7][27]_i_12/CO[1]
                         net (fo=36, routed)          1.063    24.698    alum/divider/d0[27]
    SLICE_X37Y3          LUT3 (Prop_lut3_I0_O)        0.329    25.027 r  alum/divider/D_registers_q[7][20]_i_306/O
                         net (fo=1, routed)           0.000    25.027    alum/divider/D_registers_q[7][20]_i_306_n_0
    SLICE_X37Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.577 r  alum/divider/D_registers_q_reg[7][20]_i_263/CO[3]
                         net (fo=1, routed)           0.000    25.577    alum/divider/D_registers_q_reg[7][20]_i_263_n_0
    SLICE_X37Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.691 r  alum/divider/D_registers_q_reg[7][20]_i_217/CO[3]
                         net (fo=1, routed)           0.000    25.691    alum/divider/D_registers_q_reg[7][20]_i_217_n_0
    SLICE_X37Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.805 r  alum/divider/D_registers_q_reg[7][20]_i_179/CO[3]
                         net (fo=1, routed)           0.000    25.805    alum/divider/D_registers_q_reg[7][20]_i_179_n_0
    SLICE_X37Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.919 r  alum/divider/D_registers_q_reg[7][26]_i_66/CO[3]
                         net (fo=1, routed)           0.000    25.919    alum/divider/D_registers_q_reg[7][26]_i_66_n_0
    SLICE_X37Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.033 r  alum/divider/D_registers_q_reg[7][26]_i_56/CO[3]
                         net (fo=1, routed)           0.000    26.033    alum/divider/D_registers_q_reg[7][26]_i_56_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.147 r  alum/divider/D_registers_q_reg[7][26]_i_46/CO[3]
                         net (fo=1, routed)           0.000    26.147    alum/divider/D_registers_q_reg[7][26]_i_46_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.261 r  alum/divider/D_registers_q_reg[7][26]_i_33/CO[3]
                         net (fo=1, routed)           0.000    26.261    alum/divider/D_registers_q_reg[7][26]_i_33_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.375 r  alum/divider/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    26.375    alum/divider/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.532 r  alum/divider/D_registers_q_reg[7][26]_i_13/CO[1]
                         net (fo=36, routed)          1.049    27.580    alum/divider/d0[26]
    SLICE_X40Y4          LUT3 (Prop_lut3_I0_O)        0.329    27.909 r  alum/divider/D_registers_q[7][20]_i_303/O
                         net (fo=1, routed)           0.000    27.909    alum/divider/D_registers_q[7][20]_i_303_n_0
    SLICE_X40Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.459 r  alum/divider/D_registers_q_reg[7][20]_i_258/CO[3]
                         net (fo=1, routed)           0.000    28.459    alum/divider/D_registers_q_reg[7][20]_i_258_n_0
    SLICE_X40Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.573 r  alum/divider/D_registers_q_reg[7][20]_i_212/CO[3]
                         net (fo=1, routed)           0.000    28.573    alum/divider/D_registers_q_reg[7][20]_i_212_n_0
    SLICE_X40Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.687 r  alum/divider/D_registers_q_reg[7][20]_i_174/CO[3]
                         net (fo=1, routed)           0.000    28.687    alum/divider/D_registers_q_reg[7][20]_i_174_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.801 r  alum/divider/D_registers_q_reg[7][20]_i_141/CO[3]
                         net (fo=1, routed)           0.000    28.801    alum/divider/D_registers_q_reg[7][20]_i_141_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.915 r  alum/divider/D_registers_q_reg[7][25]_i_52/CO[3]
                         net (fo=1, routed)           0.000    28.915    alum/divider/D_registers_q_reg[7][25]_i_52_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.029 r  alum/divider/D_registers_q_reg[7][25]_i_43/CO[3]
                         net (fo=1, routed)           0.000    29.029    alum/divider/D_registers_q_reg[7][25]_i_43_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.143 r  alum/divider/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.000    29.143    alum/divider/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.257 r  alum/divider/D_registers_q_reg[7][25]_i_21/CO[3]
                         net (fo=1, routed)           0.000    29.257    alum/divider/D_registers_q_reg[7][25]_i_21_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.414 r  alum/divider/D_registers_q_reg[7][25]_i_12/CO[1]
                         net (fo=36, routed)          0.868    30.282    alum/divider/d0[25]
    SLICE_X42Y5          LUT3 (Prop_lut3_I0_O)        0.329    30.611 r  alum/divider/D_registers_q[7][20]_i_300/O
                         net (fo=1, routed)           0.000    30.611    alum/divider/D_registers_q[7][20]_i_300_n_0
    SLICE_X42Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.144 r  alum/divider/D_registers_q_reg[7][20]_i_253/CO[3]
                         net (fo=1, routed)           0.000    31.144    alum/divider/D_registers_q_reg[7][20]_i_253_n_0
    SLICE_X42Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.261 r  alum/divider/D_registers_q_reg[7][20]_i_207/CO[3]
                         net (fo=1, routed)           0.000    31.261    alum/divider/D_registers_q_reg[7][20]_i_207_n_0
    SLICE_X42Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.378 r  alum/divider/D_registers_q_reg[7][20]_i_169/CO[3]
                         net (fo=1, routed)           0.000    31.378    alum/divider/D_registers_q_reg[7][20]_i_169_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.495 r  alum/divider/D_registers_q_reg[7][20]_i_136/CO[3]
                         net (fo=1, routed)           0.000    31.495    alum/divider/D_registers_q_reg[7][20]_i_136_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.612 r  alum/divider/D_registers_q_reg[7][20]_i_106/CO[3]
                         net (fo=1, routed)           0.000    31.612    alum/divider/D_registers_q_reg[7][20]_i_106_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.729 r  alum/divider/D_registers_q_reg[7][24]_i_40/CO[3]
                         net (fo=1, routed)           0.000    31.729    alum/divider/D_registers_q_reg[7][24]_i_40_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.846 r  alum/divider/D_registers_q_reg[7][24]_i_30/CO[3]
                         net (fo=1, routed)           0.000    31.846    alum/divider/D_registers_q_reg[7][24]_i_30_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.963 r  alum/divider/D_registers_q_reg[7][24]_i_20/CO[3]
                         net (fo=1, routed)           0.000    31.963    alum/divider/D_registers_q_reg[7][24]_i_20_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.120 r  alum/divider/D_registers_q_reg[7][24]_i_11/CO[1]
                         net (fo=36, routed)          1.038    33.158    alum/divider/d0[24]
    SLICE_X45Y5          LUT3 (Prop_lut3_I0_O)        0.332    33.490 r  alum/divider/D_registers_q[7][20]_i_297/O
                         net (fo=1, routed)           0.000    33.490    alum/divider/D_registers_q[7][20]_i_297_n_0
    SLICE_X45Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.040 r  alum/divider/D_registers_q_reg[7][20]_i_248/CO[3]
                         net (fo=1, routed)           0.000    34.040    alum/divider/D_registers_q_reg[7][20]_i_248_n_0
    SLICE_X45Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.154 r  alum/divider/D_registers_q_reg[7][20]_i_202/CO[3]
                         net (fo=1, routed)           0.000    34.154    alum/divider/D_registers_q_reg[7][20]_i_202_n_0
    SLICE_X45Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.268 r  alum/divider/D_registers_q_reg[7][20]_i_164/CO[3]
                         net (fo=1, routed)           0.000    34.268    alum/divider/D_registers_q_reg[7][20]_i_164_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.382 r  alum/divider/D_registers_q_reg[7][20]_i_131/CO[3]
                         net (fo=1, routed)           0.000    34.382    alum/divider/D_registers_q_reg[7][20]_i_131_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.496 r  alum/divider/D_registers_q_reg[7][20]_i_101/CO[3]
                         net (fo=1, routed)           0.000    34.496    alum/divider/D_registers_q_reg[7][20]_i_101_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.610 r  alum/divider/D_registers_q_reg[7][20]_i_74/CO[3]
                         net (fo=1, routed)           0.000    34.610    alum/divider/D_registers_q_reg[7][20]_i_74_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.724 r  alum/divider/D_registers_q_reg[7][23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    34.724    alum/divider/D_registers_q_reg[7][23]_i_33_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.838 r  alum/divider/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    34.838    alum/divider/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.995 r  alum/divider/D_registers_q_reg[7][23]_i_13/CO[1]
                         net (fo=36, routed)          0.993    35.988    alum/divider/d0[23]
    SLICE_X46Y5          LUT3 (Prop_lut3_I0_O)        0.329    36.317 r  alum/divider/D_registers_q[7][20]_i_294/O
                         net (fo=1, routed)           0.000    36.317    alum/divider/D_registers_q[7][20]_i_294_n_0
    SLICE_X46Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    36.850 r  alum/divider/D_registers_q_reg[7][20]_i_243/CO[3]
                         net (fo=1, routed)           0.000    36.850    alum/divider/D_registers_q_reg[7][20]_i_243_n_0
    SLICE_X46Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.967 r  alum/divider/D_registers_q_reg[7][20]_i_197/CO[3]
                         net (fo=1, routed)           0.000    36.967    alum/divider/D_registers_q_reg[7][20]_i_197_n_0
    SLICE_X46Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.084 r  alum/divider/D_registers_q_reg[7][20]_i_159/CO[3]
                         net (fo=1, routed)           0.000    37.084    alum/divider/D_registers_q_reg[7][20]_i_159_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.201 r  alum/divider/D_registers_q_reg[7][20]_i_126/CO[3]
                         net (fo=1, routed)           0.000    37.201    alum/divider/D_registers_q_reg[7][20]_i_126_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.318 r  alum/divider/D_registers_q_reg[7][20]_i_96/CO[3]
                         net (fo=1, routed)           0.000    37.318    alum/divider/D_registers_q_reg[7][20]_i_96_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.435 r  alum/divider/D_registers_q_reg[7][20]_i_69/CO[3]
                         net (fo=1, routed)           0.000    37.435    alum/divider/D_registers_q_reg[7][20]_i_69_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.552 r  alum/divider/D_registers_q_reg[7][20]_i_48/CO[3]
                         net (fo=1, routed)           0.000    37.552    alum/divider/D_registers_q_reg[7][20]_i_48_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.669 r  alum/divider/D_registers_q_reg[7][22]_i_21/CO[3]
                         net (fo=1, routed)           0.000    37.669    alum/divider/D_registers_q_reg[7][22]_i_21_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.826 r  alum/divider/D_registers_q_reg[7][22]_i_13/CO[1]
                         net (fo=36, routed)          1.216    39.042    alum/divider/d0[22]
    SLICE_X50Y5          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    39.845 r  alum/divider/D_registers_q_reg[7][20]_i_238/CO[3]
                         net (fo=1, routed)           0.000    39.845    alum/divider/D_registers_q_reg[7][20]_i_238_n_0
    SLICE_X50Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.962 r  alum/divider/D_registers_q_reg[7][20]_i_192/CO[3]
                         net (fo=1, routed)           0.000    39.962    alum/divider/D_registers_q_reg[7][20]_i_192_n_0
    SLICE_X50Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.079 r  alum/divider/D_registers_q_reg[7][20]_i_154/CO[3]
                         net (fo=1, routed)           0.000    40.079    alum/divider/D_registers_q_reg[7][20]_i_154_n_0
    SLICE_X50Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.196 r  alum/divider/D_registers_q_reg[7][20]_i_121/CO[3]
                         net (fo=1, routed)           0.000    40.196    alum/divider/D_registers_q_reg[7][20]_i_121_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.313 r  alum/divider/D_registers_q_reg[7][20]_i_91/CO[3]
                         net (fo=1, routed)           0.000    40.313    alum/divider/D_registers_q_reg[7][20]_i_91_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.430 r  alum/divider/D_registers_q_reg[7][20]_i_64/CO[3]
                         net (fo=1, routed)           0.000    40.430    alum/divider/D_registers_q_reg[7][20]_i_64_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.547 r  alum/divider/D_registers_q_reg[7][20]_i_43/CO[3]
                         net (fo=1, routed)           0.000    40.547    alum/divider/D_registers_q_reg[7][20]_i_43_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.664 r  alum/divider/D_registers_q_reg[7][20]_i_28/CO[3]
                         net (fo=1, routed)           0.000    40.664    alum/divider/D_registers_q_reg[7][20]_i_28_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.821 r  alum/divider/D_registers_q_reg[7][21]_i_12/CO[1]
                         net (fo=36, routed)          0.905    41.726    alum/divider/d0[21]
    SLICE_X49Y9          LUT3 (Prop_lut3_I0_O)        0.332    42.058 r  alum/divider/D_registers_q[7][20]_i_287/O
                         net (fo=1, routed)           0.000    42.058    alum/divider/D_registers_q[7][20]_i_287_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.608 r  alum/divider/D_registers_q_reg[7][20]_i_237/CO[3]
                         net (fo=1, routed)           0.000    42.608    alum/divider/D_registers_q_reg[7][20]_i_237_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.722 r  alum/divider/D_registers_q_reg[7][20]_i_191/CO[3]
                         net (fo=1, routed)           0.000    42.722    alum/divider/D_registers_q_reg[7][20]_i_191_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.836 r  alum/divider/D_registers_q_reg[7][20]_i_153/CO[3]
                         net (fo=1, routed)           0.000    42.836    alum/divider/D_registers_q_reg[7][20]_i_153_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.950 r  alum/divider/D_registers_q_reg[7][20]_i_120/CO[3]
                         net (fo=1, routed)           0.000    42.950    alum/divider/D_registers_q_reg[7][20]_i_120_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.064 r  alum/divider/D_registers_q_reg[7][20]_i_90/CO[3]
                         net (fo=1, routed)           0.000    43.064    alum/divider/D_registers_q_reg[7][20]_i_90_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.178 r  alum/divider/D_registers_q_reg[7][20]_i_63/CO[3]
                         net (fo=1, routed)           0.000    43.178    alum/divider/D_registers_q_reg[7][20]_i_63_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.292 r  alum/divider/D_registers_q_reg[7][20]_i_42/CO[3]
                         net (fo=1, routed)           0.000    43.292    alum/divider/D_registers_q_reg[7][20]_i_42_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.406 r  alum/divider/D_registers_q_reg[7][20]_i_27/CO[3]
                         net (fo=1, routed)           0.000    43.406    alum/divider/D_registers_q_reg[7][20]_i_27_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.563 r  alum/divider/D_registers_q_reg[7][20]_i_10/CO[1]
                         net (fo=36, routed)          0.868    44.431    alum/divider/d0[20]
    SLICE_X48Y13         LUT3 (Prop_lut3_I0_O)        0.329    44.760 r  alum/divider/D_registers_q[7][19]_i_59/O
                         net (fo=1, routed)           0.000    44.760    alum/divider/D_registers_q[7][19]_i_59_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.310 r  alum/divider/D_registers_q_reg[7][19]_i_52/CO[3]
                         net (fo=1, routed)           0.000    45.310    alum/divider/D_registers_q_reg[7][19]_i_52_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.424 r  alum/divider/D_registers_q_reg[7][19]_i_47/CO[3]
                         net (fo=1, routed)           0.000    45.424    alum/divider/D_registers_q_reg[7][19]_i_47_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.538 r  alum/divider/D_registers_q_reg[7][19]_i_42/CO[3]
                         net (fo=1, routed)           0.000    45.538    alum/divider/D_registers_q_reg[7][19]_i_42_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.652 r  alum/divider/D_registers_q_reg[7][19]_i_37/CO[3]
                         net (fo=1, routed)           0.000    45.652    alum/divider/D_registers_q_reg[7][19]_i_37_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.766 r  alum/divider/D_registers_q_reg[7][19]_i_32/CO[3]
                         net (fo=1, routed)           0.000    45.766    alum/divider/D_registers_q_reg[7][19]_i_32_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.880 r  alum/divider/D_registers_q_reg[7][19]_i_27/CO[3]
                         net (fo=1, routed)           0.000    45.880    alum/divider/D_registers_q_reg[7][19]_i_27_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.994 r  alum/divider/D_registers_q_reg[7][19]_i_22/CO[3]
                         net (fo=1, routed)           0.000    45.994    alum/divider/D_registers_q_reg[7][19]_i_22_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.108 r  alum/divider/D_registers_q_reg[7][19]_i_18/CO[3]
                         net (fo=1, routed)           0.000    46.108    alum/divider/D_registers_q_reg[7][19]_i_18_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.265 r  alum/divider/D_registers_q_reg[7][19]_i_11/CO[1]
                         net (fo=36, routed)          1.031    47.296    alum/divider/d0[19]
    SLICE_X47Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    48.081 r  alum/divider/D_registers_q_reg[7][18]_i_91/CO[3]
                         net (fo=1, routed)           0.000    48.081    alum/divider/D_registers_q_reg[7][18]_i_91_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.195 r  alum/divider/D_registers_q_reg[7][18]_i_81/CO[3]
                         net (fo=1, routed)           0.000    48.195    alum/divider/D_registers_q_reg[7][18]_i_81_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.309 r  alum/divider/D_registers_q_reg[7][18]_i_74/CO[3]
                         net (fo=1, routed)           0.000    48.309    alum/divider/D_registers_q_reg[7][18]_i_74_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.423 r  alum/divider/D_registers_q_reg[7][18]_i_64/CO[3]
                         net (fo=1, routed)           0.000    48.423    alum/divider/D_registers_q_reg[7][18]_i_64_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.537 r  alum/divider/D_registers_q_reg[7][18]_i_54/CO[3]
                         net (fo=1, routed)           0.000    48.537    alum/divider/D_registers_q_reg[7][18]_i_54_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.651 r  alum/divider/D_registers_q_reg[7][18]_i_47/CO[3]
                         net (fo=1, routed)           0.000    48.651    alum/divider/D_registers_q_reg[7][18]_i_47_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.765 r  alum/divider/D_registers_q_reg[7][18]_i_35/CO[3]
                         net (fo=1, routed)           0.000    48.765    alum/divider/D_registers_q_reg[7][18]_i_35_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.879 r  alum/divider/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    48.879    alum/divider/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.036 r  alum/divider/D_registers_q_reg[7][18]_i_13/CO[1]
                         net (fo=36, routed)          0.854    49.889    alum/divider/d0[18]
    SLICE_X44Y13         LUT3 (Prop_lut3_I0_O)        0.329    50.218 r  alum/divider/D_registers_q[7][17]_i_101/O
                         net (fo=1, routed)           0.000    50.218    alum/divider/D_registers_q[7][17]_i_101_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.768 r  alum/divider/D_registers_q_reg[7][17]_i_89/CO[3]
                         net (fo=1, routed)           0.000    50.768    alum/divider/D_registers_q_reg[7][17]_i_89_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.882 r  alum/divider/D_registers_q_reg[7][17]_i_82/CO[3]
                         net (fo=1, routed)           0.000    50.882    alum/divider/D_registers_q_reg[7][17]_i_82_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.996 r  alum/divider/D_registers_q_reg[7][17]_i_72/CO[3]
                         net (fo=1, routed)           0.000    50.996    alum/divider/D_registers_q_reg[7][17]_i_72_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.110 r  alum/divider/D_registers_q_reg[7][17]_i_62/CO[3]
                         net (fo=1, routed)           0.000    51.110    alum/divider/D_registers_q_reg[7][17]_i_62_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.224 r  alum/divider/D_registers_q_reg[7][17]_i_55/CO[3]
                         net (fo=1, routed)           0.000    51.224    alum/divider/D_registers_q_reg[7][17]_i_55_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.338 r  alum/divider/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    51.338    alum/divider/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.452 r  alum/divider/D_registers_q_reg[7][17]_i_30/CO[3]
                         net (fo=1, routed)           0.000    51.452    alum/divider/D_registers_q_reg[7][17]_i_30_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.566 r  alum/divider/D_registers_q_reg[7][17]_i_20/CO[3]
                         net (fo=1, routed)           0.000    51.566    alum/divider/D_registers_q_reg[7][17]_i_20_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.723 r  alum/divider/D_registers_q_reg[7][17]_i_12/CO[1]
                         net (fo=36, routed)          0.950    52.673    alum/divider/d0[17]
    SLICE_X43Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    53.458 r  alum/divider/D_registers_q_reg[7][16]_i_124/CO[3]
                         net (fo=1, routed)           0.000    53.458    alum/divider/D_registers_q_reg[7][16]_i_124_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.572 r  alum/divider/D_registers_q_reg[7][16]_i_109/CO[3]
                         net (fo=1, routed)           0.000    53.572    alum/divider/D_registers_q_reg[7][16]_i_109_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.686 r  alum/divider/D_registers_q_reg[7][16]_i_97/CO[3]
                         net (fo=1, routed)           0.000    53.686    alum/divider/D_registers_q_reg[7][16]_i_97_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.800 r  alum/divider/D_registers_q_reg[7][16]_i_85/CO[3]
                         net (fo=1, routed)           0.000    53.800    alum/divider/D_registers_q_reg[7][16]_i_85_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.914 r  alum/divider/D_registers_q_reg[7][16]_i_70/CO[3]
                         net (fo=1, routed)           0.000    53.914    alum/divider/D_registers_q_reg[7][16]_i_70_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.028 r  alum/divider/D_registers_q_reg[7][16]_i_56/CO[3]
                         net (fo=1, routed)           0.000    54.028    alum/divider/D_registers_q_reg[7][16]_i_56_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.142 r  alum/divider/D_registers_q_reg[7][16]_i_38/CO[3]
                         net (fo=1, routed)           0.000    54.142    alum/divider/D_registers_q_reg[7][16]_i_38_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.256 r  alum/divider/D_registers_q_reg[7][16]_i_23/CO[3]
                         net (fo=1, routed)           0.000    54.256    alum/divider/D_registers_q_reg[7][16]_i_23_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.413 r  alum/divider/D_registers_q_reg[7][16]_i_13/CO[1]
                         net (fo=36, routed)          0.790    55.203    alum/divider/d0[16]
    SLICE_X41Y14         LUT3 (Prop_lut3_I0_O)        0.329    55.532 r  alum/divider/D_registers_q[7][15]_i_62/O
                         net (fo=1, routed)           0.000    55.532    alum/divider/D_registers_q[7][15]_i_62_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.082 r  alum/divider/D_registers_q_reg[7][15]_i_55/CO[3]
                         net (fo=1, routed)           0.000    56.082    alum/divider/D_registers_q_reg[7][15]_i_55_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.196 r  alum/divider/D_registers_q_reg[7][15]_i_50/CO[3]
                         net (fo=1, routed)           0.000    56.196    alum/divider/D_registers_q_reg[7][15]_i_50_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.310 r  alum/divider/D_registers_q_reg[7][15]_i_45/CO[3]
                         net (fo=1, routed)           0.000    56.310    alum/divider/D_registers_q_reg[7][15]_i_45_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.424 r  alum/divider/D_registers_q_reg[7][15]_i_40/CO[3]
                         net (fo=1, routed)           0.000    56.424    alum/divider/D_registers_q_reg[7][15]_i_40_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.538 r  alum/divider/D_registers_q_reg[7][15]_i_35/CO[3]
                         net (fo=1, routed)           0.000    56.538    alum/divider/D_registers_q_reg[7][15]_i_35_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.652 r  alum/divider/D_registers_q_reg[7][15]_i_30/CO[3]
                         net (fo=1, routed)           0.000    56.652    alum/divider/D_registers_q_reg[7][15]_i_30_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.766 r  alum/divider/D_registers_q_reg[7][15]_i_25/CO[3]
                         net (fo=1, routed)           0.000    56.766    alum/divider/D_registers_q_reg[7][15]_i_25_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.880 r  alum/divider/D_registers_q_reg[7][15]_i_19/CO[3]
                         net (fo=1, routed)           0.000    56.880    alum/divider/D_registers_q_reg[7][15]_i_19_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.037 r  alum/divider/D_registers_q_reg[7][15]_i_11/CO[1]
                         net (fo=36, routed)          0.977    58.014    alum/divider/d0[15]
    SLICE_X39Y14         LUT3 (Prop_lut3_I0_O)        0.329    58.343 r  alum/divider/D_registers_q[7][14]_i_121/O
                         net (fo=1, routed)           0.000    58.343    alum/divider/D_registers_q[7][14]_i_121_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    58.893 r  alum/divider/D_registers_q_reg[7][14]_i_107/CO[3]
                         net (fo=1, routed)           0.000    58.893    alum/divider/D_registers_q_reg[7][14]_i_107_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.007 r  alum/divider/D_registers_q_reg[7][14]_i_92/CO[3]
                         net (fo=1, routed)           0.000    59.007    alum/divider/D_registers_q_reg[7][14]_i_92_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.121 r  alum/divider/D_registers_q_reg[7][14]_i_80/CO[3]
                         net (fo=1, routed)           0.000    59.121    alum/divider/D_registers_q_reg[7][14]_i_80_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.235 r  alum/divider/D_registers_q_reg[7][14]_i_68/CO[3]
                         net (fo=1, routed)           0.000    59.235    alum/divider/D_registers_q_reg[7][14]_i_68_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.349 r  alum/divider/D_registers_q_reg[7][14]_i_55/CO[3]
                         net (fo=1, routed)           0.000    59.349    alum/divider/D_registers_q_reg[7][14]_i_55_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.463 r  alum/divider/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    59.463    alum/divider/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.577 r  alum/divider/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    59.577    alum/divider/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.691 r  alum/divider/D_registers_q_reg[7][14]_i_18/CO[3]
                         net (fo=1, routed)           0.000    59.691    alum/divider/D_registers_q_reg[7][14]_i_18_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.848 r  alum/divider/D_registers_q_reg[7][14]_i_10/CO[1]
                         net (fo=36, routed)          0.851    60.700    alum/divider/d0[14]
    SLICE_X38Y15         LUT3 (Prop_lut3_I0_O)        0.329    61.029 r  alum/divider/D_registers_q[7][13]_i_64/O
                         net (fo=1, routed)           0.000    61.029    alum/divider/D_registers_q[7][13]_i_64_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    61.562 r  alum/divider/D_registers_q_reg[7][13]_i_57/CO[3]
                         net (fo=1, routed)           0.000    61.562    alum/divider/D_registers_q_reg[7][13]_i_57_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.679 r  alum/divider/D_registers_q_reg[7][13]_i_52/CO[3]
                         net (fo=1, routed)           0.000    61.679    alum/divider/D_registers_q_reg[7][13]_i_52_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.796 r  alum/divider/D_registers_q_reg[7][13]_i_47/CO[3]
                         net (fo=1, routed)           0.000    61.796    alum/divider/D_registers_q_reg[7][13]_i_47_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.913 r  alum/divider/D_registers_q_reg[7][13]_i_42/CO[3]
                         net (fo=1, routed)           0.000    61.913    alum/divider/D_registers_q_reg[7][13]_i_42_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.030 r  alum/divider/D_registers_q_reg[7][13]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.030    alum/divider/D_registers_q_reg[7][13]_i_37_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.147 r  alum/divider/D_registers_q_reg[7][13]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.147    alum/divider/D_registers_q_reg[7][13]_i_32_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.264 r  alum/divider/D_registers_q_reg[7][13]_i_27/CO[3]
                         net (fo=1, routed)           0.000    62.264    alum/divider/D_registers_q_reg[7][13]_i_27_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.381 r  alum/divider/D_registers_q_reg[7][13]_i_18/CO[3]
                         net (fo=1, routed)           0.000    62.381    alum/divider/D_registers_q_reg[7][13]_i_18_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.538 r  alum/divider/D_registers_q_reg[7][13]_i_10/CO[1]
                         net (fo=36, routed)          1.077    63.615    alum/divider/d0[13]
    SLICE_X36Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    64.403 r  alum/divider/D_registers_q_reg[7][12]_i_82/CO[3]
                         net (fo=1, routed)           0.000    64.403    alum/divider/D_registers_q_reg[7][12]_i_82_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.517 r  alum/divider/D_registers_q_reg[7][12]_i_75/CO[3]
                         net (fo=1, routed)           0.000    64.517    alum/divider/D_registers_q_reg[7][12]_i_75_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.631 r  alum/divider/D_registers_q_reg[7][12]_i_65/CO[3]
                         net (fo=1, routed)           0.000    64.631    alum/divider/D_registers_q_reg[7][12]_i_65_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.745 r  alum/divider/D_registers_q_reg[7][12]_i_53/CO[3]
                         net (fo=1, routed)           0.000    64.745    alum/divider/D_registers_q_reg[7][12]_i_53_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.859 r  alum/divider/D_registers_q_reg[7][12]_i_41/CO[3]
                         net (fo=1, routed)           0.000    64.859    alum/divider/D_registers_q_reg[7][12]_i_41_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.973 r  alum/divider/D_registers_q_reg[7][12]_i_29/CO[3]
                         net (fo=1, routed)           0.000    64.973    alum/divider/D_registers_q_reg[7][12]_i_29_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.087 r  alum/divider/D_registers_q_reg[7][12]_i_22/CO[3]
                         net (fo=1, routed)           0.000    65.087    alum/divider/D_registers_q_reg[7][12]_i_22_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.201 r  alum/divider/D_registers_q_reg[7][12]_i_16/CO[3]
                         net (fo=1, routed)           0.009    65.210    alum/divider/D_registers_q_reg[7][12]_i_16_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.367 r  alum/divider/D_registers_q_reg[7][12]_i_10/CO[1]
                         net (fo=36, routed)          0.805    66.171    alum/divider/d0[12]
    SLICE_X37Y18         LUT3 (Prop_lut3_I0_O)        0.329    66.500 r  alum/divider/D_registers_q[7][11]_i_89/O
                         net (fo=1, routed)           0.000    66.500    alum/divider/D_registers_q[7][11]_i_89_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    67.050 r  alum/divider/D_registers_q_reg[7][11]_i_81/CO[3]
                         net (fo=1, routed)           0.000    67.050    alum/divider/D_registers_q_reg[7][11]_i_81_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.164 r  alum/divider/D_registers_q_reg[7][11]_i_71/CO[3]
                         net (fo=1, routed)           0.000    67.164    alum/divider/D_registers_q_reg[7][11]_i_71_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.278 r  alum/divider/D_registers_q_reg[7][11]_i_61/CO[3]
                         net (fo=1, routed)           0.000    67.278    alum/divider/D_registers_q_reg[7][11]_i_61_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.392 r  alum/divider/D_registers_q_reg[7][11]_i_52/CO[3]
                         net (fo=1, routed)           0.000    67.392    alum/divider/D_registers_q_reg[7][11]_i_52_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.506 r  alum/divider/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    67.506    alum/divider/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.620 r  alum/divider/D_registers_q_reg[7][11]_i_29/CO[3]
                         net (fo=1, routed)           0.000    67.620    alum/divider/D_registers_q_reg[7][11]_i_29_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.734 r  alum/divider/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.009    67.743    alum/divider/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.857 r  alum/divider/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    67.857    alum/divider/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.014 r  alum/divider/D_registers_q_reg[7][11]_i_10/CO[1]
                         net (fo=36, routed)          0.783    68.798    alum/divider/d0[11]
    SLICE_X35Y22         LUT3 (Prop_lut3_I0_O)        0.329    69.127 r  alum/divider/D_registers_q[7][10]_i_87/O
                         net (fo=1, routed)           0.000    69.127    alum/divider/D_registers_q[7][10]_i_87_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    69.677 r  alum/divider/D_registers_q_reg[7][10]_i_80/CO[3]
                         net (fo=1, routed)           0.000    69.677    alum/divider/D_registers_q_reg[7][10]_i_80_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.791 r  alum/divider/D_registers_q_reg[7][10]_i_74/CO[3]
                         net (fo=1, routed)           0.000    69.791    alum/divider/D_registers_q_reg[7][10]_i_74_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.905 r  alum/divider/D_registers_q_reg[7][10]_i_64/CO[3]
                         net (fo=1, routed)           0.009    69.914    alum/divider/D_registers_q_reg[7][10]_i_64_n_0
    SLICE_X35Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.028 r  alum/divider/D_registers_q_reg[7][10]_i_57/CO[3]
                         net (fo=1, routed)           0.000    70.028    alum/divider/D_registers_q_reg[7][10]_i_57_n_0
    SLICE_X35Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.142 r  alum/divider/D_registers_q_reg[7][10]_i_45/CO[3]
                         net (fo=1, routed)           0.000    70.142    alum/divider/D_registers_q_reg[7][10]_i_45_n_0
    SLICE_X35Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.256 r  alum/divider/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    70.256    alum/divider/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X35Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.370 r  alum/divider/D_registers_q_reg[7][10]_i_24/CO[3]
                         net (fo=1, routed)           0.000    70.370    alum/divider/D_registers_q_reg[7][10]_i_24_n_0
    SLICE_X35Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.484 r  alum/divider/D_registers_q_reg[7][10]_i_17/CO[3]
                         net (fo=1, routed)           0.000    70.484    alum/divider/D_registers_q_reg[7][10]_i_17_n_0
    SLICE_X35Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    70.641 r  alum/divider/D_registers_q_reg[7][10]_i_10/CO[1]
                         net (fo=36, routed)          0.856    71.497    alum/divider/d0[10]
    SLICE_X34Y26         LUT3 (Prop_lut3_I0_O)        0.329    71.826 r  alum/divider/D_registers_q[7][1]_i_234/O
                         net (fo=1, routed)           0.000    71.826    alum/divider/D_registers_q[7][1]_i_234_n_0
    SLICE_X34Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    72.359 r  alum/divider/D_registers_q_reg[7][1]_i_203/CO[3]
                         net (fo=1, routed)           0.000    72.359    alum/divider/D_registers_q_reg[7][1]_i_203_n_0
    SLICE_X34Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.476 r  alum/divider/D_registers_q_reg[7][9]_i_68/CO[3]
                         net (fo=1, routed)           0.000    72.476    alum/divider/D_registers_q_reg[7][9]_i_68_n_0
    SLICE_X34Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.593 r  alum/divider/D_registers_q_reg[7][9]_i_62/CO[3]
                         net (fo=1, routed)           0.000    72.593    alum/divider/D_registers_q_reg[7][9]_i_62_n_0
    SLICE_X34Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.710 r  alum/divider/D_registers_q_reg[7][9]_i_52/CO[3]
                         net (fo=1, routed)           0.000    72.710    alum/divider/D_registers_q_reg[7][9]_i_52_n_0
    SLICE_X34Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.827 r  alum/divider/D_registers_q_reg[7][9]_i_42/CO[3]
                         net (fo=1, routed)           0.000    72.827    alum/divider/D_registers_q_reg[7][9]_i_42_n_0
    SLICE_X34Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.944 r  alum/divider/D_registers_q_reg[7][9]_i_33/CO[3]
                         net (fo=1, routed)           0.000    72.944    alum/divider/D_registers_q_reg[7][9]_i_33_n_0
    SLICE_X34Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.061 r  alum/divider/D_registers_q_reg[7][9]_i_24/CO[3]
                         net (fo=1, routed)           0.000    73.061    alum/divider/D_registers_q_reg[7][9]_i_24_n_0
    SLICE_X34Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.178 r  alum/divider/D_registers_q_reg[7][9]_i_18/CO[3]
                         net (fo=1, routed)           0.000    73.178    alum/divider/D_registers_q_reg[7][9]_i_18_n_0
    SLICE_X34Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    73.335 r  alum/divider/D_registers_q_reg[7][9]_i_10/CO[1]
                         net (fo=36, routed)          0.709    74.044    alum/divider/d0[9]
    SLICE_X35Y31         LUT3 (Prop_lut3_I0_O)        0.332    74.376 r  alum/divider/D_registers_q[7][1]_i_231/O
                         net (fo=1, routed)           0.000    74.376    alum/divider/D_registers_q[7][1]_i_231_n_0
    SLICE_X35Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    74.926 r  alum/divider/D_registers_q_reg[7][1]_i_198/CO[3]
                         net (fo=1, routed)           0.000    74.926    alum/divider/D_registers_q_reg[7][1]_i_198_n_0
    SLICE_X35Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.040 r  alum/divider/D_registers_q_reg[7][1]_i_162/CO[3]
                         net (fo=1, routed)           0.000    75.040    alum/divider/D_registers_q_reg[7][1]_i_162_n_0
    SLICE_X35Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.154 r  alum/divider/D_registers_q_reg[7][8]_i_56/CO[3]
                         net (fo=1, routed)           0.000    75.154    alum/divider/D_registers_q_reg[7][8]_i_56_n_0
    SLICE_X35Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.268 r  alum/divider/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    75.268    alum/divider/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X35Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.382 r  alum/divider/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    75.382    alum/divider/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X35Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.496 r  alum/divider/D_registers_q_reg[7][8]_i_34/CO[3]
                         net (fo=1, routed)           0.000    75.496    alum/divider/D_registers_q_reg[7][8]_i_34_n_0
    SLICE_X35Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.610 r  alum/divider/D_registers_q_reg[7][8]_i_26/CO[3]
                         net (fo=1, routed)           0.000    75.610    alum/divider/D_registers_q_reg[7][8]_i_26_n_0
    SLICE_X35Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.724 r  alum/divider/D_registers_q_reg[7][8]_i_17/CO[3]
                         net (fo=1, routed)           0.000    75.724    alum/divider/D_registers_q_reg[7][8]_i_17_n_0
    SLICE_X35Y39         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.881 r  alum/divider/D_registers_q_reg[7][8]_i_11/CO[1]
                         net (fo=36, routed)          0.807    76.688    alum/divider/d0[8]
    SLICE_X36Y35         LUT3 (Prop_lut3_I0_O)        0.329    77.017 r  alum/divider/D_registers_q[7][1]_i_228/O
                         net (fo=1, routed)           0.000    77.017    alum/divider/D_registers_q[7][1]_i_228_n_0
    SLICE_X36Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    77.567 r  alum/divider/D_registers_q_reg[7][1]_i_193/CO[3]
                         net (fo=1, routed)           0.000    77.567    alum/divider/D_registers_q_reg[7][1]_i_193_n_0
    SLICE_X36Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.681 r  alum/divider/D_registers_q_reg[7][1]_i_157/CO[3]
                         net (fo=1, routed)           0.000    77.681    alum/divider/D_registers_q_reg[7][1]_i_157_n_0
    SLICE_X36Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.795 r  alum/divider/D_registers_q_reg[7][1]_i_126/CO[3]
                         net (fo=1, routed)           0.000    77.795    alum/divider/D_registers_q_reg[7][1]_i_126_n_0
    SLICE_X36Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.909 r  alum/divider/D_registers_q_reg[7][7]_i_50/CO[3]
                         net (fo=1, routed)           0.000    77.909    alum/divider/D_registers_q_reg[7][7]_i_50_n_0
    SLICE_X36Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.023 r  alum/divider/D_registers_q_reg[7][7]_i_45/CO[3]
                         net (fo=1, routed)           0.000    78.023    alum/divider/D_registers_q_reg[7][7]_i_45_n_0
    SLICE_X36Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.137 r  alum/divider/D_registers_q_reg[7][7]_i_39/CO[3]
                         net (fo=1, routed)           0.000    78.137    alum/divider/D_registers_q_reg[7][7]_i_39_n_0
    SLICE_X36Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.251 r  alum/divider/D_registers_q_reg[7][7]_i_29/CO[3]
                         net (fo=1, routed)           0.000    78.251    alum/divider/D_registers_q_reg[7][7]_i_29_n_0
    SLICE_X36Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.365 r  alum/divider/D_registers_q_reg[7][7]_i_21/CO[3]
                         net (fo=1, routed)           0.000    78.365    alum/divider/D_registers_q_reg[7][7]_i_21_n_0
    SLICE_X36Y43         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    78.522 r  alum/divider/D_registers_q_reg[7][7]_i_11/CO[1]
                         net (fo=36, routed)          0.906    79.427    alum/divider/d0[7]
    SLICE_X34Y39         LUT3 (Prop_lut3_I0_O)        0.329    79.756 r  alum/divider/D_registers_q[7][1]_i_196/O
                         net (fo=1, routed)           0.000    79.756    alum/divider/D_registers_q[7][1]_i_196_n_0
    SLICE_X34Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    80.289 r  alum/divider/D_registers_q_reg[7][1]_i_152/CO[3]
                         net (fo=1, routed)           0.000    80.289    alum/divider/D_registers_q_reg[7][1]_i_152_n_0
    SLICE_X34Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.406 r  alum/divider/D_registers_q_reg[7][1]_i_121/CO[3]
                         net (fo=1, routed)           0.000    80.406    alum/divider/D_registers_q_reg[7][1]_i_121_n_0
    SLICE_X34Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.523 r  alum/divider/D_registers_q_reg[7][1]_i_95/CO[3]
                         net (fo=1, routed)           0.000    80.523    alum/divider/D_registers_q_reg[7][1]_i_95_n_0
    SLICE_X34Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.640 r  alum/divider/D_registers_q_reg[7][6]_i_42/CO[3]
                         net (fo=1, routed)           0.000    80.640    alum/divider/D_registers_q_reg[7][6]_i_42_n_0
    SLICE_X34Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.757 r  alum/divider/D_registers_q_reg[7][6]_i_37/CO[3]
                         net (fo=1, routed)           0.000    80.757    alum/divider/D_registers_q_reg[7][6]_i_37_n_0
    SLICE_X34Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.874 r  alum/divider/D_registers_q_reg[7][6]_i_27/CO[3]
                         net (fo=1, routed)           0.000    80.874    alum/divider/D_registers_q_reg[7][6]_i_27_n_0
    SLICE_X34Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.991 r  alum/divider/D_registers_q_reg[7][6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    80.991    alum/divider/D_registers_q_reg[7][6]_i_21_n_0
    SLICE_X34Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    81.148 r  alum/divider/D_registers_q_reg[7][6]_i_12/CO[1]
                         net (fo=36, routed)          0.879    82.027    alum/divider/d0[6]
    SLICE_X33Y38         LUT3 (Prop_lut3_I0_O)        0.332    82.359 r  alum/divider/D_registers_q[7][1]_i_222/O
                         net (fo=1, routed)           0.000    82.359    alum/divider/D_registers_q[7][1]_i_222_n_0
    SLICE_X33Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    82.909 r  alum/divider/D_registers_q_reg[7][1]_i_183/CO[3]
                         net (fo=1, routed)           0.000    82.909    alum/divider/D_registers_q_reg[7][1]_i_183_n_0
    SLICE_X33Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.023 r  alum/divider/D_registers_q_reg[7][1]_i_147/CO[3]
                         net (fo=1, routed)           0.000    83.023    alum/divider/D_registers_q_reg[7][1]_i_147_n_0
    SLICE_X33Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.137 r  alum/divider/D_registers_q_reg[7][1]_i_116/CO[3]
                         net (fo=1, routed)           0.000    83.137    alum/divider/D_registers_q_reg[7][1]_i_116_n_0
    SLICE_X33Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.251 r  alum/divider/D_registers_q_reg[7][1]_i_90/CO[3]
                         net (fo=1, routed)           0.000    83.251    alum/divider/D_registers_q_reg[7][1]_i_90_n_0
    SLICE_X33Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.365 r  alum/divider/D_registers_q_reg[7][1]_i_69/CO[3]
                         net (fo=1, routed)           0.000    83.365    alum/divider/D_registers_q_reg[7][1]_i_69_n_0
    SLICE_X33Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.479 r  alum/divider/D_registers_q_reg[7][5]_i_32/CO[3]
                         net (fo=1, routed)           0.000    83.479    alum/divider/D_registers_q_reg[7][5]_i_32_n_0
    SLICE_X33Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.593 r  alum/divider/D_registers_q_reg[7][5]_i_26/CO[3]
                         net (fo=1, routed)           0.000    83.593    alum/divider/D_registers_q_reg[7][5]_i_26_n_0
    SLICE_X33Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.707 r  alum/divider/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    83.707    alum/divider/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X33Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.864 r  alum/divider/D_registers_q_reg[7][5]_i_12/CO[1]
                         net (fo=36, routed)          0.827    84.692    alum/divider/d0[5]
    SLICE_X31Y41         LUT3 (Prop_lut3_I0_O)        0.329    85.021 r  alum/divider/D_registers_q[7][1]_i_219/O
                         net (fo=1, routed)           0.000    85.021    alum/divider/D_registers_q[7][1]_i_219_n_0
    SLICE_X31Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    85.571 r  alum/divider/D_registers_q_reg[7][1]_i_178/CO[3]
                         net (fo=1, routed)           0.000    85.571    alum/divider/D_registers_q_reg[7][1]_i_178_n_0
    SLICE_X31Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.685 r  alum/divider/D_registers_q_reg[7][1]_i_142/CO[3]
                         net (fo=1, routed)           0.000    85.685    alum/divider/D_registers_q_reg[7][1]_i_142_n_0
    SLICE_X31Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.799 r  alum/divider/D_registers_q_reg[7][1]_i_111/CO[3]
                         net (fo=1, routed)           0.000    85.799    alum/divider/D_registers_q_reg[7][1]_i_111_n_0
    SLICE_X31Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.913 r  alum/divider/D_registers_q_reg[7][1]_i_85/CO[3]
                         net (fo=1, routed)           0.000    85.913    alum/divider/D_registers_q_reg[7][1]_i_85_n_0
    SLICE_X31Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.027 r  alum/divider/D_registers_q_reg[7][1]_i_64/CO[3]
                         net (fo=1, routed)           0.000    86.027    alum/divider/D_registers_q_reg[7][1]_i_64_n_0
    SLICE_X31Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.141 r  alum/divider/D_registers_q_reg[7][1]_i_48/CO[3]
                         net (fo=1, routed)           0.000    86.141    alum/divider/D_registers_q_reg[7][1]_i_48_n_0
    SLICE_X31Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.255 r  alum/divider/D_registers_q_reg[7][4]_i_25/CO[3]
                         net (fo=1, routed)           0.000    86.255    alum/divider/D_registers_q_reg[7][4]_i_25_n_0
    SLICE_X31Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.369 r  alum/divider/D_registers_q_reg[7][4]_i_16/CO[3]
                         net (fo=1, routed)           0.000    86.369    alum/divider/D_registers_q_reg[7][4]_i_16_n_0
    SLICE_X31Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    86.526 r  alum/divider/D_registers_q_reg[7][4]_i_10/CO[1]
                         net (fo=36, routed)          0.895    87.420    alum/divider/d0[4]
    SLICE_X32Y45         LUT3 (Prop_lut3_I0_O)        0.329    87.749 r  alum/divider/D_registers_q[7][1]_i_181/O
                         net (fo=1, routed)           0.000    87.749    alum/divider/D_registers_q[7][1]_i_181_n_0
    SLICE_X32Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    88.299 r  alum/divider/D_registers_q_reg[7][1]_i_137/CO[3]
                         net (fo=1, routed)           0.000    88.299    alum/divider/D_registers_q_reg[7][1]_i_137_n_0
    SLICE_X32Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.413 r  alum/divider/D_registers_q_reg[7][1]_i_106/CO[3]
                         net (fo=1, routed)           0.000    88.413    alum/divider/D_registers_q_reg[7][1]_i_106_n_0
    SLICE_X32Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.527 r  alum/divider/D_registers_q_reg[7][1]_i_80/CO[3]
                         net (fo=1, routed)           0.000    88.527    alum/divider/D_registers_q_reg[7][1]_i_80_n_0
    SLICE_X32Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.641 r  alum/divider/D_registers_q_reg[7][1]_i_59/CO[3]
                         net (fo=1, routed)           0.000    88.641    alum/divider/D_registers_q_reg[7][1]_i_59_n_0
    SLICE_X32Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.755 r  alum/divider/D_registers_q_reg[7][1]_i_43/CO[3]
                         net (fo=1, routed)           0.001    88.756    alum/divider/D_registers_q_reg[7][1]_i_43_n_0
    SLICE_X32Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.870 r  alum/divider/D_registers_q_reg[7][1]_i_32/CO[3]
                         net (fo=1, routed)           0.000    88.870    alum/divider/D_registers_q_reg[7][1]_i_32_n_0
    SLICE_X32Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.984 r  alum/divider/D_registers_q_reg[7][3]_i_19/CO[3]
                         net (fo=1, routed)           0.000    88.984    alum/divider/D_registers_q_reg[7][3]_i_19_n_0
    SLICE_X32Y52         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    89.141 r  alum/divider/D_registers_q_reg[7][3]_i_13/CO[1]
                         net (fo=36, routed)          0.816    89.958    alum/divider/d0[3]
    SLICE_X33Y47         LUT3 (Prop_lut3_I0_O)        0.329    90.287 r  alum/divider/D_registers_q[7][1]_i_213/O
                         net (fo=1, routed)           0.000    90.287    alum/divider/D_registers_q[7][1]_i_213_n_0
    SLICE_X33Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    90.837 r  alum/divider/D_registers_q_reg[7][1]_i_168/CO[3]
                         net (fo=1, routed)           0.000    90.837    alum/divider/D_registers_q_reg[7][1]_i_168_n_0
    SLICE_X33Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.951 r  alum/divider/D_registers_q_reg[7][1]_i_132/CO[3]
                         net (fo=1, routed)           0.000    90.951    alum/divider/D_registers_q_reg[7][1]_i_132_n_0
    SLICE_X33Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.065 r  alum/divider/D_registers_q_reg[7][1]_i_101/CO[3]
                         net (fo=1, routed)           0.001    91.065    alum/divider/D_registers_q_reg[7][1]_i_101_n_0
    SLICE_X33Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.179 r  alum/divider/D_registers_q_reg[7][1]_i_75/CO[3]
                         net (fo=1, routed)           0.000    91.179    alum/divider/D_registers_q_reg[7][1]_i_75_n_0
    SLICE_X33Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.293 r  alum/divider/D_registers_q_reg[7][1]_i_54/CO[3]
                         net (fo=1, routed)           0.000    91.293    alum/divider/D_registers_q_reg[7][1]_i_54_n_0
    SLICE_X33Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.407 r  alum/divider/D_registers_q_reg[7][1]_i_38/CO[3]
                         net (fo=1, routed)           0.000    91.407    alum/divider/D_registers_q_reg[7][1]_i_38_n_0
    SLICE_X33Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.521 r  alum/divider/D_registers_q_reg[7][1]_i_27/CO[3]
                         net (fo=1, routed)           0.000    91.521    alum/divider/D_registers_q_reg[7][1]_i_27_n_0
    SLICE_X33Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.635 r  alum/divider/D_registers_q_reg[7][1]_i_22/CO[3]
                         net (fo=1, routed)           0.000    91.635    alum/divider/D_registers_q_reg[7][1]_i_22_n_0
    SLICE_X33Y55         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.792 r  alum/divider/D_registers_q_reg[7][2]_i_13/CO[1]
                         net (fo=36, routed)          0.915    92.707    alum/divider/d0[2]
    SLICE_X31Y50         LUT3 (Prop_lut3_I0_O)        0.329    93.036 r  alum/divider/D_registers_q[7][1]_i_210/O
                         net (fo=1, routed)           0.000    93.036    alum/divider/D_registers_q[7][1]_i_210_n_0
    SLICE_X31Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    93.586 r  alum/divider/D_registers_q_reg[7][1]_i_167/CO[3]
                         net (fo=1, routed)           0.000    93.586    alum/divider/D_registers_q_reg[7][1]_i_167_n_0
    SLICE_X31Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.700 r  alum/divider/D_registers_q_reg[7][1]_i_131/CO[3]
                         net (fo=1, routed)           0.000    93.700    alum/divider/D_registers_q_reg[7][1]_i_131_n_0
    SLICE_X31Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.814 r  alum/divider/D_registers_q_reg[7][1]_i_100/CO[3]
                         net (fo=1, routed)           0.000    93.814    alum/divider/D_registers_q_reg[7][1]_i_100_n_0
    SLICE_X31Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.928 r  alum/divider/D_registers_q_reg[7][1]_i_74/CO[3]
                         net (fo=1, routed)           0.000    93.928    alum/divider/D_registers_q_reg[7][1]_i_74_n_0
    SLICE_X31Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.042 r  alum/divider/D_registers_q_reg[7][1]_i_53/CO[3]
                         net (fo=1, routed)           0.000    94.042    alum/divider/D_registers_q_reg[7][1]_i_53_n_0
    SLICE_X31Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.156 r  alum/divider/D_registers_q_reg[7][1]_i_37/CO[3]
                         net (fo=1, routed)           0.000    94.156    alum/divider/D_registers_q_reg[7][1]_i_37_n_0
    SLICE_X31Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.270 r  alum/divider/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000    94.270    alum/divider/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X31Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.384 r  alum/divider/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000    94.384    alum/divider/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X31Y58         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.541 r  alum/divider/D_registers_q_reg[7][1]_i_15/CO[1]
                         net (fo=36, routed)          0.903    95.444    alum/divider/d0[1]
    SLICE_X30Y50         LUT3 (Prop_lut3_I0_O)        0.329    95.773 r  alum/divider/D_registers_q[7][0]_i_65/O
                         net (fo=1, routed)           0.000    95.773    alum/divider/D_registers_q[7][0]_i_65_n_0
    SLICE_X30Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    96.306 r  alum/divider/D_registers_q_reg[7][0]_i_58/CO[3]
                         net (fo=1, routed)           0.000    96.306    alum/divider/D_registers_q_reg[7][0]_i_58_n_0
    SLICE_X30Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.423 r  alum/divider/D_registers_q_reg[7][0]_i_53/CO[3]
                         net (fo=1, routed)           0.000    96.423    alum/divider/D_registers_q_reg[7][0]_i_53_n_0
    SLICE_X30Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.540 r  alum/divider/D_registers_q_reg[7][0]_i_47/CO[3]
                         net (fo=1, routed)           0.000    96.540    alum/divider/D_registers_q_reg[7][0]_i_47_n_0
    SLICE_X30Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.657 r  alum/divider/D_registers_q_reg[7][0]_i_40/CO[3]
                         net (fo=1, routed)           0.000    96.657    alum/divider/D_registers_q_reg[7][0]_i_40_n_0
    SLICE_X30Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.774 r  alum/divider/D_registers_q_reg[7][0]_i_33/CO[3]
                         net (fo=1, routed)           0.000    96.774    alum/divider/D_registers_q_reg[7][0]_i_33_n_0
    SLICE_X30Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.891 r  alum/divider/D_registers_q_reg[7][0]_i_27/CO[3]
                         net (fo=1, routed)           0.000    96.891    alum/divider/D_registers_q_reg[7][0]_i_27_n_0
    SLICE_X30Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.008 r  alum/divider/D_registers_q_reg[7][0]_i_21/CO[3]
                         net (fo=1, routed)           0.000    97.008    alum/divider/D_registers_q_reg[7][0]_i_21_n_0
    SLICE_X30Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.125 r  alum/divider/D_registers_q_reg[7][0]_i_17/CO[3]
                         net (fo=1, routed)           0.000    97.125    alum/divider/D_registers_q_reg[7][0]_i_17_n_0
    SLICE_X30Y58         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.282 r  alum/divider/D_registers_q_reg[7][0]_i_14/CO[1]
                         net (fo=1, routed)           1.012    98.294    sm/d0[0]
    SLICE_X30Y37         LUT3 (Prop_lut3_I1_O)        0.332    98.626 r  sm/D_registers_q[7][0]_i_10/O
                         net (fo=1, routed)           0.706    99.331    sm/D_registers_q[7][0]_i_10_n_0
    SLICE_X31Y26         LUT6 (Prop_lut6_I4_O)        0.124    99.455 r  sm/D_registers_q[7][0]_i_6/O
                         net (fo=1, routed)           0.000    99.455    sm/D_registers_q[7][0]_i_6_n_0
    SLICE_X31Y26         MUXF7 (Prop_muxf7_I0_O)      0.238    99.693 r  sm/D_registers_q_reg[7][0]_i_4/O
                         net (fo=1, routed)           0.000    99.693    sm/D_registers_q_reg[7][0]_i_4_n_0
    SLICE_X31Y26         MUXF8 (Prop_muxf8_I0_O)      0.104    99.797 r  sm/D_registers_q_reg[7][0]_i_3/O
                         net (fo=24, routed)          0.941   100.738    sm/D_registers_q_reg[7][0]_i_5_0[0]
    SLICE_X30Y18         LUT5 (Prop_lut5_I4_O)        0.316   101.054 f  sm/D_states_q[7]_i_9/O
                         net (fo=2, routed)           0.669   101.723    sm/D_states_q[7]_i_9_n_0
    SLICE_X29Y10         LUT6 (Prop_lut6_I3_O)        0.124   101.847 r  sm/D_states_q[6]_i_5/O
                         net (fo=1, routed)           0.436   102.284    sm/D_states_q[6]_i_5_n_0
    SLICE_X31Y9          LUT6 (Prop_lut6_I3_O)        0.124   102.408 r  sm/D_states_q[6]_i_1/O
                         net (fo=3, routed)           0.392   102.799    sm/D_states_d__0[6]
    SLICE_X31Y9          FDRE                                         r  sm/D_states_q_reg[6]_replica_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         1.443    14.848    sm/clk_IBUF_BUFG
    SLICE_X31Y9          FDRE                                         r  sm/D_states_q_reg[6]_replica_1/C
                         clock pessimism              0.187    15.035    
                         clock uncertainty           -0.035    15.000    
    SLICE_X31Y9          FDRE (Setup_fdre_C_D)       -0.081    14.919    sm/D_states_q_reg[6]_replica_1
  -------------------------------------------------------------------
                         required time                         14.919    
                         arrival time                        -102.799    
  -------------------------------------------------------------------
                         slack                                -87.880    

Slack (VIOLATED) :        -87.802ns  (required time - arrival time)
  Source:                 display/D_state_q_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brams/bram1/ram_reg/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        97.210ns  (logic 60.135ns (61.861%)  route 37.075ns (38.139%))
  Logic Levels:           324  (CARRY4=286 LUT3=28 LUT4=1 LUT5=2 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.898ns = ( 14.898 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         1.564     5.148    display/clk_IBUF_BUFG
    SLICE_X39Y7          FDRE                                         r  display/D_state_q_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y7          FDRE (Prop_fdre_C_Q)         0.456     5.604 f  display/D_state_q_reg[0]_replica/Q
                         net (fo=1, routed)           0.793     6.397    display/D_state_q[0]_repN
    SLICE_X36Y7          LUT6 (Prop_lut6_I1_O)        0.124     6.521 f  display/D_pixel_idx_q[10]_i_3/O
                         net (fo=17, routed)          0.858     7.379    sm/ram_reg_i_124_1
    SLICE_X38Y7          LUT6 (Prop_lut6_I2_O)        0.124     7.503 r  sm/D_registers_q[7][31]_i_192/O
                         net (fo=1, routed)           0.594     8.097    sm/D_registers_q[7][31]_i_192_n_0
    SLICE_X36Y8          LUT6 (Prop_lut6_I5_O)        0.124     8.221 f  sm/D_registers_q[7][31]_i_155/O
                         net (fo=1, routed)           0.837     9.058    sm/D_registers_q[7][31]_i_155_n_0
    SLICE_X38Y7          LUT6 (Prop_lut6_I0_O)        0.124     9.182 r  sm/D_registers_q[7][31]_i_121/O
                         net (fo=65, routed)          0.969    10.150    sm/M_sm_bsel[0]
    SLICE_X38Y5          LUT5 (Prop_lut5_I3_O)        0.124    10.274 r  sm/D_registers_q[7][10]_i_79/O
                         net (fo=85, routed)          0.712    10.986    L_reg/M_alum_b[0]
    SLICE_X47Y1          LUT4 (Prop_lut4_I3_O)        0.124    11.110 r  L_reg/D_registers_q[7][31]_i_473/O
                         net (fo=1, routed)           0.000    11.110    alum/divider/S[0]
    SLICE_X47Y1          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.642 r  alum/divider/D_registers_q_reg[7][31]_i_423/CO[3]
                         net (fo=1, routed)           0.000    11.642    alum/divider/D_registers_q_reg[7][31]_i_423_n_0
    SLICE_X47Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.756 r  alum/divider/D_registers_q_reg[7][31]_i_384/CO[3]
                         net (fo=1, routed)           0.000    11.756    alum/divider/D_registers_q_reg[7][31]_i_384_n_0
    SLICE_X47Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.870 r  alum/divider/D_registers_q_reg[7][31]_i_343/CO[3]
                         net (fo=1, routed)           0.000    11.870    alum/divider/D_registers_q_reg[7][31]_i_343_n_0
    SLICE_X47Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.984 r  alum/divider/D_registers_q_reg[7][31]_i_309/CO[3]
                         net (fo=1, routed)           0.000    11.984    alum/divider/D_registers_q_reg[7][31]_i_309_n_0
    SLICE_X47Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.098 r  alum/divider/D_registers_q_reg[7][31]_i_272/CO[3]
                         net (fo=1, routed)           0.000    12.098    alum/divider/D_registers_q_reg[7][31]_i_272_n_0
    SLICE_X47Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.212 r  alum/divider/D_registers_q_reg[7][31]_i_244/CO[3]
                         net (fo=1, routed)           0.000    12.212    alum/divider/D_registers_q_reg[7][31]_i_244_n_0
    SLICE_X47Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.326 r  alum/divider/D_registers_q_reg[7][31]_i_214/CO[3]
                         net (fo=1, routed)           0.000    12.326    alum/divider/D_registers_q_reg[7][31]_i_214_n_0
    SLICE_X47Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.440 r  alum/divider/D_registers_q_reg[7][31]_i_183/CO[3]
                         net (fo=1, routed)           0.000    12.440    alum/divider/D_registers_q_reg[7][31]_i_183_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    12.711 r  alum/divider/D_registers_q_reg[7][31]_i_140/CO[0]
                         net (fo=36, routed)          0.944    13.655    alum/divider/d0[31]
    SLICE_X44Y0          LUT3 (Prop_lut3_I0_O)        0.373    14.028 r  alum/divider/D_registers_q[7][30]_i_128/O
                         net (fo=1, routed)           0.000    14.028    alum/divider/D_registers_q[7][30]_i_128_n_0
    SLICE_X44Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.578 r  alum/divider/D_registers_q_reg[7][30]_i_121/CO[3]
                         net (fo=1, routed)           0.000    14.578    alum/divider/D_registers_q_reg[7][30]_i_121_n_0
    SLICE_X44Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.692 r  alum/divider/D_registers_q_reg[7][30]_i_116/CO[3]
                         net (fo=1, routed)           0.000    14.692    alum/divider/D_registers_q_reg[7][30]_i_116_n_0
    SLICE_X44Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.806 r  alum/divider/D_registers_q_reg[7][30]_i_111/CO[3]
                         net (fo=1, routed)           0.000    14.806    alum/divider/D_registers_q_reg[7][30]_i_111_n_0
    SLICE_X44Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.920 r  alum/divider/D_registers_q_reg[7][30]_i_106/CO[3]
                         net (fo=1, routed)           0.000    14.920    alum/divider/D_registers_q_reg[7][30]_i_106_n_0
    SLICE_X44Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.034 r  alum/divider/D_registers_q_reg[7][30]_i_101/CO[3]
                         net (fo=1, routed)           0.000    15.034    alum/divider/D_registers_q_reg[7][30]_i_101_n_0
    SLICE_X44Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.148 r  alum/divider/D_registers_q_reg[7][30]_i_92/CO[3]
                         net (fo=1, routed)           0.000    15.148    alum/divider/D_registers_q_reg[7][30]_i_92_n_0
    SLICE_X44Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.262 r  alum/divider/D_registers_q_reg[7][30]_i_77/CO[3]
                         net (fo=1, routed)           0.000    15.262    alum/divider/D_registers_q_reg[7][30]_i_77_n_0
    SLICE_X44Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.376 r  alum/divider/D_registers_q_reg[7][30]_i_54/CO[3]
                         net (fo=1, routed)           0.000    15.376    alum/divider/D_registers_q_reg[7][30]_i_54_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.533 r  alum/divider/D_registers_q_reg[7][30]_i_30/CO[1]
                         net (fo=36, routed)          0.949    16.482    alum/divider/d0[30]
    SLICE_X43Y0          LUT3 (Prop_lut3_I0_O)        0.329    16.811 r  alum/divider/D_registers_q[7][29]_i_69/O
                         net (fo=1, routed)           0.000    16.811    alum/divider/D_registers_q[7][29]_i_69_n_0
    SLICE_X43Y0          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.212 r  alum/divider/D_registers_q_reg[7][29]_i_64/CO[3]
                         net (fo=1, routed)           0.000    17.212    alum/divider/D_registers_q_reg[7][29]_i_64_n_0
    SLICE_X43Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.326 r  alum/divider/D_registers_q_reg[7][29]_i_59/CO[3]
                         net (fo=1, routed)           0.000    17.326    alum/divider/D_registers_q_reg[7][29]_i_59_n_0
    SLICE_X43Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.440 r  alum/divider/D_registers_q_reg[7][29]_i_54/CO[3]
                         net (fo=1, routed)           0.000    17.440    alum/divider/D_registers_q_reg[7][29]_i_54_n_0
    SLICE_X43Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.554 r  alum/divider/D_registers_q_reg[7][29]_i_49/CO[3]
                         net (fo=1, routed)           0.000    17.554    alum/divider/D_registers_q_reg[7][29]_i_49_n_0
    SLICE_X43Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.668 r  alum/divider/D_registers_q_reg[7][29]_i_44/CO[3]
                         net (fo=1, routed)           0.000    17.668    alum/divider/D_registers_q_reg[7][29]_i_44_n_0
    SLICE_X43Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.782 r  alum/divider/D_registers_q_reg[7][29]_i_39/CO[3]
                         net (fo=1, routed)           0.000    17.782    alum/divider/D_registers_q_reg[7][29]_i_39_n_0
    SLICE_X43Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.896 r  alum/divider/D_registers_q_reg[7][29]_i_34/CO[3]
                         net (fo=1, routed)           0.000    17.896    alum/divider/D_registers_q_reg[7][29]_i_34_n_0
    SLICE_X43Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.010 r  alum/divider/D_registers_q_reg[7][29]_i_29/CO[3]
                         net (fo=1, routed)           0.000    18.010    alum/divider/D_registers_q_reg[7][29]_i_29_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.167 r  alum/divider/D_registers_q_reg[7][29]_i_20/CO[1]
                         net (fo=36, routed)          0.889    19.056    alum/divider/d0[29]
    SLICE_X41Y1          LUT3 (Prop_lut3_I0_O)        0.329    19.385 r  alum/divider/D_registers_q[7][20]_i_312/O
                         net (fo=1, routed)           0.000    19.385    alum/divider/D_registers_q[7][20]_i_312_n_0
    SLICE_X41Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.935 r  alum/divider/D_registers_q_reg[7][20]_i_273/CO[3]
                         net (fo=1, routed)           0.000    19.935    alum/divider/D_registers_q_reg[7][20]_i_273_n_0
    SLICE_X41Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.049 r  alum/divider/D_registers_q_reg[7][28]_i_48/CO[3]
                         net (fo=1, routed)           0.000    20.049    alum/divider/D_registers_q_reg[7][28]_i_48_n_0
    SLICE_X41Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.163 r  alum/divider/D_registers_q_reg[7][28]_i_43/CO[3]
                         net (fo=1, routed)           0.000    20.163    alum/divider/D_registers_q_reg[7][28]_i_43_n_0
    SLICE_X41Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.277 r  alum/divider/D_registers_q_reg[7][28]_i_38/CO[3]
                         net (fo=1, routed)           0.000    20.277    alum/divider/D_registers_q_reg[7][28]_i_38_n_0
    SLICE_X41Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.391 r  alum/divider/D_registers_q_reg[7][28]_i_33/CO[3]
                         net (fo=1, routed)           0.000    20.391    alum/divider/D_registers_q_reg[7][28]_i_33_n_0
    SLICE_X41Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.505 r  alum/divider/D_registers_q_reg[7][28]_i_28/CO[3]
                         net (fo=1, routed)           0.000    20.505    alum/divider/D_registers_q_reg[7][28]_i_28_n_0
    SLICE_X41Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.619 r  alum/divider/D_registers_q_reg[7][28]_i_23/CO[3]
                         net (fo=1, routed)           0.000    20.619    alum/divider/D_registers_q_reg[7][28]_i_23_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.733 r  alum/divider/D_registers_q_reg[7][28]_i_18/CO[3]
                         net (fo=1, routed)           0.000    20.733    alum/divider/D_registers_q_reg[7][28]_i_18_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.890 r  alum/divider/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          0.911    21.801    alum/divider/d0[28]
    SLICE_X39Y1          LUT3 (Prop_lut3_I0_O)        0.329    22.130 r  alum/divider/D_registers_q[7][20]_i_309/O
                         net (fo=1, routed)           0.000    22.130    alum/divider/D_registers_q[7][20]_i_309_n_0
    SLICE_X39Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.680 r  alum/divider/D_registers_q_reg[7][20]_i_268/CO[3]
                         net (fo=1, routed)           0.000    22.680    alum/divider/D_registers_q_reg[7][20]_i_268_n_0
    SLICE_X39Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.794 r  alum/divider/D_registers_q_reg[7][20]_i_222/CO[3]
                         net (fo=1, routed)           0.000    22.794    alum/divider/D_registers_q_reg[7][20]_i_222_n_0
    SLICE_X39Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.908 r  alum/divider/D_registers_q_reg[7][27]_i_66/CO[3]
                         net (fo=1, routed)           0.000    22.908    alum/divider/D_registers_q_reg[7][27]_i_66_n_0
    SLICE_X39Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.022 r  alum/divider/D_registers_q_reg[7][27]_i_61/CO[3]
                         net (fo=1, routed)           0.000    23.022    alum/divider/D_registers_q_reg[7][27]_i_61_n_0
    SLICE_X39Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.136 r  alum/divider/D_registers_q_reg[7][27]_i_56/CO[3]
                         net (fo=1, routed)           0.000    23.136    alum/divider/D_registers_q_reg[7][27]_i_56_n_0
    SLICE_X39Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.250 r  alum/divider/D_registers_q_reg[7][27]_i_50/CO[3]
                         net (fo=1, routed)           0.000    23.250    alum/divider/D_registers_q_reg[7][27]_i_50_n_0
    SLICE_X39Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.364 r  alum/divider/D_registers_q_reg[7][27]_i_35/CO[3]
                         net (fo=1, routed)           0.000    23.364    alum/divider/D_registers_q_reg[7][27]_i_35_n_0
    SLICE_X39Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.478 r  alum/divider/D_registers_q_reg[7][27]_i_23/CO[3]
                         net (fo=1, routed)           0.000    23.478    alum/divider/D_registers_q_reg[7][27]_i_23_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.635 r  alum/divider/D_registers_q_reg[7][27]_i_12/CO[1]
                         net (fo=36, routed)          1.063    24.698    alum/divider/d0[27]
    SLICE_X37Y3          LUT3 (Prop_lut3_I0_O)        0.329    25.027 r  alum/divider/D_registers_q[7][20]_i_306/O
                         net (fo=1, routed)           0.000    25.027    alum/divider/D_registers_q[7][20]_i_306_n_0
    SLICE_X37Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.577 r  alum/divider/D_registers_q_reg[7][20]_i_263/CO[3]
                         net (fo=1, routed)           0.000    25.577    alum/divider/D_registers_q_reg[7][20]_i_263_n_0
    SLICE_X37Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.691 r  alum/divider/D_registers_q_reg[7][20]_i_217/CO[3]
                         net (fo=1, routed)           0.000    25.691    alum/divider/D_registers_q_reg[7][20]_i_217_n_0
    SLICE_X37Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.805 r  alum/divider/D_registers_q_reg[7][20]_i_179/CO[3]
                         net (fo=1, routed)           0.000    25.805    alum/divider/D_registers_q_reg[7][20]_i_179_n_0
    SLICE_X37Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.919 r  alum/divider/D_registers_q_reg[7][26]_i_66/CO[3]
                         net (fo=1, routed)           0.000    25.919    alum/divider/D_registers_q_reg[7][26]_i_66_n_0
    SLICE_X37Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.033 r  alum/divider/D_registers_q_reg[7][26]_i_56/CO[3]
                         net (fo=1, routed)           0.000    26.033    alum/divider/D_registers_q_reg[7][26]_i_56_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.147 r  alum/divider/D_registers_q_reg[7][26]_i_46/CO[3]
                         net (fo=1, routed)           0.000    26.147    alum/divider/D_registers_q_reg[7][26]_i_46_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.261 r  alum/divider/D_registers_q_reg[7][26]_i_33/CO[3]
                         net (fo=1, routed)           0.000    26.261    alum/divider/D_registers_q_reg[7][26]_i_33_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.375 r  alum/divider/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    26.375    alum/divider/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.532 r  alum/divider/D_registers_q_reg[7][26]_i_13/CO[1]
                         net (fo=36, routed)          1.049    27.580    alum/divider/d0[26]
    SLICE_X40Y4          LUT3 (Prop_lut3_I0_O)        0.329    27.909 r  alum/divider/D_registers_q[7][20]_i_303/O
                         net (fo=1, routed)           0.000    27.909    alum/divider/D_registers_q[7][20]_i_303_n_0
    SLICE_X40Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.459 r  alum/divider/D_registers_q_reg[7][20]_i_258/CO[3]
                         net (fo=1, routed)           0.000    28.459    alum/divider/D_registers_q_reg[7][20]_i_258_n_0
    SLICE_X40Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.573 r  alum/divider/D_registers_q_reg[7][20]_i_212/CO[3]
                         net (fo=1, routed)           0.000    28.573    alum/divider/D_registers_q_reg[7][20]_i_212_n_0
    SLICE_X40Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.687 r  alum/divider/D_registers_q_reg[7][20]_i_174/CO[3]
                         net (fo=1, routed)           0.000    28.687    alum/divider/D_registers_q_reg[7][20]_i_174_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.801 r  alum/divider/D_registers_q_reg[7][20]_i_141/CO[3]
                         net (fo=1, routed)           0.000    28.801    alum/divider/D_registers_q_reg[7][20]_i_141_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.915 r  alum/divider/D_registers_q_reg[7][25]_i_52/CO[3]
                         net (fo=1, routed)           0.000    28.915    alum/divider/D_registers_q_reg[7][25]_i_52_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.029 r  alum/divider/D_registers_q_reg[7][25]_i_43/CO[3]
                         net (fo=1, routed)           0.000    29.029    alum/divider/D_registers_q_reg[7][25]_i_43_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.143 r  alum/divider/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.000    29.143    alum/divider/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.257 r  alum/divider/D_registers_q_reg[7][25]_i_21/CO[3]
                         net (fo=1, routed)           0.000    29.257    alum/divider/D_registers_q_reg[7][25]_i_21_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.414 r  alum/divider/D_registers_q_reg[7][25]_i_12/CO[1]
                         net (fo=36, routed)          0.868    30.282    alum/divider/d0[25]
    SLICE_X42Y5          LUT3 (Prop_lut3_I0_O)        0.329    30.611 r  alum/divider/D_registers_q[7][20]_i_300/O
                         net (fo=1, routed)           0.000    30.611    alum/divider/D_registers_q[7][20]_i_300_n_0
    SLICE_X42Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.144 r  alum/divider/D_registers_q_reg[7][20]_i_253/CO[3]
                         net (fo=1, routed)           0.000    31.144    alum/divider/D_registers_q_reg[7][20]_i_253_n_0
    SLICE_X42Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.261 r  alum/divider/D_registers_q_reg[7][20]_i_207/CO[3]
                         net (fo=1, routed)           0.000    31.261    alum/divider/D_registers_q_reg[7][20]_i_207_n_0
    SLICE_X42Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.378 r  alum/divider/D_registers_q_reg[7][20]_i_169/CO[3]
                         net (fo=1, routed)           0.000    31.378    alum/divider/D_registers_q_reg[7][20]_i_169_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.495 r  alum/divider/D_registers_q_reg[7][20]_i_136/CO[3]
                         net (fo=1, routed)           0.000    31.495    alum/divider/D_registers_q_reg[7][20]_i_136_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.612 r  alum/divider/D_registers_q_reg[7][20]_i_106/CO[3]
                         net (fo=1, routed)           0.000    31.612    alum/divider/D_registers_q_reg[7][20]_i_106_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.729 r  alum/divider/D_registers_q_reg[7][24]_i_40/CO[3]
                         net (fo=1, routed)           0.000    31.729    alum/divider/D_registers_q_reg[7][24]_i_40_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.846 r  alum/divider/D_registers_q_reg[7][24]_i_30/CO[3]
                         net (fo=1, routed)           0.000    31.846    alum/divider/D_registers_q_reg[7][24]_i_30_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.963 r  alum/divider/D_registers_q_reg[7][24]_i_20/CO[3]
                         net (fo=1, routed)           0.000    31.963    alum/divider/D_registers_q_reg[7][24]_i_20_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.120 r  alum/divider/D_registers_q_reg[7][24]_i_11/CO[1]
                         net (fo=36, routed)          1.038    33.158    alum/divider/d0[24]
    SLICE_X45Y5          LUT3 (Prop_lut3_I0_O)        0.332    33.490 r  alum/divider/D_registers_q[7][20]_i_297/O
                         net (fo=1, routed)           0.000    33.490    alum/divider/D_registers_q[7][20]_i_297_n_0
    SLICE_X45Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.040 r  alum/divider/D_registers_q_reg[7][20]_i_248/CO[3]
                         net (fo=1, routed)           0.000    34.040    alum/divider/D_registers_q_reg[7][20]_i_248_n_0
    SLICE_X45Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.154 r  alum/divider/D_registers_q_reg[7][20]_i_202/CO[3]
                         net (fo=1, routed)           0.000    34.154    alum/divider/D_registers_q_reg[7][20]_i_202_n_0
    SLICE_X45Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.268 r  alum/divider/D_registers_q_reg[7][20]_i_164/CO[3]
                         net (fo=1, routed)           0.000    34.268    alum/divider/D_registers_q_reg[7][20]_i_164_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.382 r  alum/divider/D_registers_q_reg[7][20]_i_131/CO[3]
                         net (fo=1, routed)           0.000    34.382    alum/divider/D_registers_q_reg[7][20]_i_131_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.496 r  alum/divider/D_registers_q_reg[7][20]_i_101/CO[3]
                         net (fo=1, routed)           0.000    34.496    alum/divider/D_registers_q_reg[7][20]_i_101_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.610 r  alum/divider/D_registers_q_reg[7][20]_i_74/CO[3]
                         net (fo=1, routed)           0.000    34.610    alum/divider/D_registers_q_reg[7][20]_i_74_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.724 r  alum/divider/D_registers_q_reg[7][23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    34.724    alum/divider/D_registers_q_reg[7][23]_i_33_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.838 r  alum/divider/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    34.838    alum/divider/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.995 r  alum/divider/D_registers_q_reg[7][23]_i_13/CO[1]
                         net (fo=36, routed)          0.993    35.988    alum/divider/d0[23]
    SLICE_X46Y5          LUT3 (Prop_lut3_I0_O)        0.329    36.317 r  alum/divider/D_registers_q[7][20]_i_294/O
                         net (fo=1, routed)           0.000    36.317    alum/divider/D_registers_q[7][20]_i_294_n_0
    SLICE_X46Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    36.850 r  alum/divider/D_registers_q_reg[7][20]_i_243/CO[3]
                         net (fo=1, routed)           0.000    36.850    alum/divider/D_registers_q_reg[7][20]_i_243_n_0
    SLICE_X46Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.967 r  alum/divider/D_registers_q_reg[7][20]_i_197/CO[3]
                         net (fo=1, routed)           0.000    36.967    alum/divider/D_registers_q_reg[7][20]_i_197_n_0
    SLICE_X46Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.084 r  alum/divider/D_registers_q_reg[7][20]_i_159/CO[3]
                         net (fo=1, routed)           0.000    37.084    alum/divider/D_registers_q_reg[7][20]_i_159_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.201 r  alum/divider/D_registers_q_reg[7][20]_i_126/CO[3]
                         net (fo=1, routed)           0.000    37.201    alum/divider/D_registers_q_reg[7][20]_i_126_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.318 r  alum/divider/D_registers_q_reg[7][20]_i_96/CO[3]
                         net (fo=1, routed)           0.000    37.318    alum/divider/D_registers_q_reg[7][20]_i_96_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.435 r  alum/divider/D_registers_q_reg[7][20]_i_69/CO[3]
                         net (fo=1, routed)           0.000    37.435    alum/divider/D_registers_q_reg[7][20]_i_69_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.552 r  alum/divider/D_registers_q_reg[7][20]_i_48/CO[3]
                         net (fo=1, routed)           0.000    37.552    alum/divider/D_registers_q_reg[7][20]_i_48_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.669 r  alum/divider/D_registers_q_reg[7][22]_i_21/CO[3]
                         net (fo=1, routed)           0.000    37.669    alum/divider/D_registers_q_reg[7][22]_i_21_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.826 r  alum/divider/D_registers_q_reg[7][22]_i_13/CO[1]
                         net (fo=36, routed)          1.216    39.042    alum/divider/d0[22]
    SLICE_X50Y5          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    39.845 r  alum/divider/D_registers_q_reg[7][20]_i_238/CO[3]
                         net (fo=1, routed)           0.000    39.845    alum/divider/D_registers_q_reg[7][20]_i_238_n_0
    SLICE_X50Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.962 r  alum/divider/D_registers_q_reg[7][20]_i_192/CO[3]
                         net (fo=1, routed)           0.000    39.962    alum/divider/D_registers_q_reg[7][20]_i_192_n_0
    SLICE_X50Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.079 r  alum/divider/D_registers_q_reg[7][20]_i_154/CO[3]
                         net (fo=1, routed)           0.000    40.079    alum/divider/D_registers_q_reg[7][20]_i_154_n_0
    SLICE_X50Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.196 r  alum/divider/D_registers_q_reg[7][20]_i_121/CO[3]
                         net (fo=1, routed)           0.000    40.196    alum/divider/D_registers_q_reg[7][20]_i_121_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.313 r  alum/divider/D_registers_q_reg[7][20]_i_91/CO[3]
                         net (fo=1, routed)           0.000    40.313    alum/divider/D_registers_q_reg[7][20]_i_91_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.430 r  alum/divider/D_registers_q_reg[7][20]_i_64/CO[3]
                         net (fo=1, routed)           0.000    40.430    alum/divider/D_registers_q_reg[7][20]_i_64_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.547 r  alum/divider/D_registers_q_reg[7][20]_i_43/CO[3]
                         net (fo=1, routed)           0.000    40.547    alum/divider/D_registers_q_reg[7][20]_i_43_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.664 r  alum/divider/D_registers_q_reg[7][20]_i_28/CO[3]
                         net (fo=1, routed)           0.000    40.664    alum/divider/D_registers_q_reg[7][20]_i_28_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.821 r  alum/divider/D_registers_q_reg[7][21]_i_12/CO[1]
                         net (fo=36, routed)          0.905    41.726    alum/divider/d0[21]
    SLICE_X49Y9          LUT3 (Prop_lut3_I0_O)        0.332    42.058 r  alum/divider/D_registers_q[7][20]_i_287/O
                         net (fo=1, routed)           0.000    42.058    alum/divider/D_registers_q[7][20]_i_287_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.608 r  alum/divider/D_registers_q_reg[7][20]_i_237/CO[3]
                         net (fo=1, routed)           0.000    42.608    alum/divider/D_registers_q_reg[7][20]_i_237_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.722 r  alum/divider/D_registers_q_reg[7][20]_i_191/CO[3]
                         net (fo=1, routed)           0.000    42.722    alum/divider/D_registers_q_reg[7][20]_i_191_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.836 r  alum/divider/D_registers_q_reg[7][20]_i_153/CO[3]
                         net (fo=1, routed)           0.000    42.836    alum/divider/D_registers_q_reg[7][20]_i_153_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.950 r  alum/divider/D_registers_q_reg[7][20]_i_120/CO[3]
                         net (fo=1, routed)           0.000    42.950    alum/divider/D_registers_q_reg[7][20]_i_120_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.064 r  alum/divider/D_registers_q_reg[7][20]_i_90/CO[3]
                         net (fo=1, routed)           0.000    43.064    alum/divider/D_registers_q_reg[7][20]_i_90_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.178 r  alum/divider/D_registers_q_reg[7][20]_i_63/CO[3]
                         net (fo=1, routed)           0.000    43.178    alum/divider/D_registers_q_reg[7][20]_i_63_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.292 r  alum/divider/D_registers_q_reg[7][20]_i_42/CO[3]
                         net (fo=1, routed)           0.000    43.292    alum/divider/D_registers_q_reg[7][20]_i_42_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.406 r  alum/divider/D_registers_q_reg[7][20]_i_27/CO[3]
                         net (fo=1, routed)           0.000    43.406    alum/divider/D_registers_q_reg[7][20]_i_27_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.563 r  alum/divider/D_registers_q_reg[7][20]_i_10/CO[1]
                         net (fo=36, routed)          0.868    44.431    alum/divider/d0[20]
    SLICE_X48Y13         LUT3 (Prop_lut3_I0_O)        0.329    44.760 r  alum/divider/D_registers_q[7][19]_i_59/O
                         net (fo=1, routed)           0.000    44.760    alum/divider/D_registers_q[7][19]_i_59_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.310 r  alum/divider/D_registers_q_reg[7][19]_i_52/CO[3]
                         net (fo=1, routed)           0.000    45.310    alum/divider/D_registers_q_reg[7][19]_i_52_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.424 r  alum/divider/D_registers_q_reg[7][19]_i_47/CO[3]
                         net (fo=1, routed)           0.000    45.424    alum/divider/D_registers_q_reg[7][19]_i_47_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.538 r  alum/divider/D_registers_q_reg[7][19]_i_42/CO[3]
                         net (fo=1, routed)           0.000    45.538    alum/divider/D_registers_q_reg[7][19]_i_42_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.652 r  alum/divider/D_registers_q_reg[7][19]_i_37/CO[3]
                         net (fo=1, routed)           0.000    45.652    alum/divider/D_registers_q_reg[7][19]_i_37_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.766 r  alum/divider/D_registers_q_reg[7][19]_i_32/CO[3]
                         net (fo=1, routed)           0.000    45.766    alum/divider/D_registers_q_reg[7][19]_i_32_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.880 r  alum/divider/D_registers_q_reg[7][19]_i_27/CO[3]
                         net (fo=1, routed)           0.000    45.880    alum/divider/D_registers_q_reg[7][19]_i_27_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.994 r  alum/divider/D_registers_q_reg[7][19]_i_22/CO[3]
                         net (fo=1, routed)           0.000    45.994    alum/divider/D_registers_q_reg[7][19]_i_22_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.108 r  alum/divider/D_registers_q_reg[7][19]_i_18/CO[3]
                         net (fo=1, routed)           0.000    46.108    alum/divider/D_registers_q_reg[7][19]_i_18_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.265 r  alum/divider/D_registers_q_reg[7][19]_i_11/CO[1]
                         net (fo=36, routed)          1.031    47.296    alum/divider/d0[19]
    SLICE_X47Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    48.081 r  alum/divider/D_registers_q_reg[7][18]_i_91/CO[3]
                         net (fo=1, routed)           0.000    48.081    alum/divider/D_registers_q_reg[7][18]_i_91_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.195 r  alum/divider/D_registers_q_reg[7][18]_i_81/CO[3]
                         net (fo=1, routed)           0.000    48.195    alum/divider/D_registers_q_reg[7][18]_i_81_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.309 r  alum/divider/D_registers_q_reg[7][18]_i_74/CO[3]
                         net (fo=1, routed)           0.000    48.309    alum/divider/D_registers_q_reg[7][18]_i_74_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.423 r  alum/divider/D_registers_q_reg[7][18]_i_64/CO[3]
                         net (fo=1, routed)           0.000    48.423    alum/divider/D_registers_q_reg[7][18]_i_64_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.537 r  alum/divider/D_registers_q_reg[7][18]_i_54/CO[3]
                         net (fo=1, routed)           0.000    48.537    alum/divider/D_registers_q_reg[7][18]_i_54_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.651 r  alum/divider/D_registers_q_reg[7][18]_i_47/CO[3]
                         net (fo=1, routed)           0.000    48.651    alum/divider/D_registers_q_reg[7][18]_i_47_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.765 r  alum/divider/D_registers_q_reg[7][18]_i_35/CO[3]
                         net (fo=1, routed)           0.000    48.765    alum/divider/D_registers_q_reg[7][18]_i_35_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.879 r  alum/divider/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    48.879    alum/divider/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.036 r  alum/divider/D_registers_q_reg[7][18]_i_13/CO[1]
                         net (fo=36, routed)          0.854    49.889    alum/divider/d0[18]
    SLICE_X44Y13         LUT3 (Prop_lut3_I0_O)        0.329    50.218 r  alum/divider/D_registers_q[7][17]_i_101/O
                         net (fo=1, routed)           0.000    50.218    alum/divider/D_registers_q[7][17]_i_101_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.768 r  alum/divider/D_registers_q_reg[7][17]_i_89/CO[3]
                         net (fo=1, routed)           0.000    50.768    alum/divider/D_registers_q_reg[7][17]_i_89_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.882 r  alum/divider/D_registers_q_reg[7][17]_i_82/CO[3]
                         net (fo=1, routed)           0.000    50.882    alum/divider/D_registers_q_reg[7][17]_i_82_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.996 r  alum/divider/D_registers_q_reg[7][17]_i_72/CO[3]
                         net (fo=1, routed)           0.000    50.996    alum/divider/D_registers_q_reg[7][17]_i_72_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.110 r  alum/divider/D_registers_q_reg[7][17]_i_62/CO[3]
                         net (fo=1, routed)           0.000    51.110    alum/divider/D_registers_q_reg[7][17]_i_62_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.224 r  alum/divider/D_registers_q_reg[7][17]_i_55/CO[3]
                         net (fo=1, routed)           0.000    51.224    alum/divider/D_registers_q_reg[7][17]_i_55_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.338 r  alum/divider/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    51.338    alum/divider/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.452 r  alum/divider/D_registers_q_reg[7][17]_i_30/CO[3]
                         net (fo=1, routed)           0.000    51.452    alum/divider/D_registers_q_reg[7][17]_i_30_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.566 r  alum/divider/D_registers_q_reg[7][17]_i_20/CO[3]
                         net (fo=1, routed)           0.000    51.566    alum/divider/D_registers_q_reg[7][17]_i_20_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.723 r  alum/divider/D_registers_q_reg[7][17]_i_12/CO[1]
                         net (fo=36, routed)          0.950    52.673    alum/divider/d0[17]
    SLICE_X43Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    53.458 r  alum/divider/D_registers_q_reg[7][16]_i_124/CO[3]
                         net (fo=1, routed)           0.000    53.458    alum/divider/D_registers_q_reg[7][16]_i_124_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.572 r  alum/divider/D_registers_q_reg[7][16]_i_109/CO[3]
                         net (fo=1, routed)           0.000    53.572    alum/divider/D_registers_q_reg[7][16]_i_109_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.686 r  alum/divider/D_registers_q_reg[7][16]_i_97/CO[3]
                         net (fo=1, routed)           0.000    53.686    alum/divider/D_registers_q_reg[7][16]_i_97_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.800 r  alum/divider/D_registers_q_reg[7][16]_i_85/CO[3]
                         net (fo=1, routed)           0.000    53.800    alum/divider/D_registers_q_reg[7][16]_i_85_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.914 r  alum/divider/D_registers_q_reg[7][16]_i_70/CO[3]
                         net (fo=1, routed)           0.000    53.914    alum/divider/D_registers_q_reg[7][16]_i_70_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.028 r  alum/divider/D_registers_q_reg[7][16]_i_56/CO[3]
                         net (fo=1, routed)           0.000    54.028    alum/divider/D_registers_q_reg[7][16]_i_56_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.142 r  alum/divider/D_registers_q_reg[7][16]_i_38/CO[3]
                         net (fo=1, routed)           0.000    54.142    alum/divider/D_registers_q_reg[7][16]_i_38_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.256 r  alum/divider/D_registers_q_reg[7][16]_i_23/CO[3]
                         net (fo=1, routed)           0.000    54.256    alum/divider/D_registers_q_reg[7][16]_i_23_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.413 r  alum/divider/D_registers_q_reg[7][16]_i_13/CO[1]
                         net (fo=36, routed)          0.790    55.203    alum/divider/d0[16]
    SLICE_X41Y14         LUT3 (Prop_lut3_I0_O)        0.329    55.532 r  alum/divider/D_registers_q[7][15]_i_62/O
                         net (fo=1, routed)           0.000    55.532    alum/divider/D_registers_q[7][15]_i_62_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.082 r  alum/divider/D_registers_q_reg[7][15]_i_55/CO[3]
                         net (fo=1, routed)           0.000    56.082    alum/divider/D_registers_q_reg[7][15]_i_55_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.196 r  alum/divider/D_registers_q_reg[7][15]_i_50/CO[3]
                         net (fo=1, routed)           0.000    56.196    alum/divider/D_registers_q_reg[7][15]_i_50_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.310 r  alum/divider/D_registers_q_reg[7][15]_i_45/CO[3]
                         net (fo=1, routed)           0.000    56.310    alum/divider/D_registers_q_reg[7][15]_i_45_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.424 r  alum/divider/D_registers_q_reg[7][15]_i_40/CO[3]
                         net (fo=1, routed)           0.000    56.424    alum/divider/D_registers_q_reg[7][15]_i_40_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.538 r  alum/divider/D_registers_q_reg[7][15]_i_35/CO[3]
                         net (fo=1, routed)           0.000    56.538    alum/divider/D_registers_q_reg[7][15]_i_35_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.652 r  alum/divider/D_registers_q_reg[7][15]_i_30/CO[3]
                         net (fo=1, routed)           0.000    56.652    alum/divider/D_registers_q_reg[7][15]_i_30_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.766 r  alum/divider/D_registers_q_reg[7][15]_i_25/CO[3]
                         net (fo=1, routed)           0.000    56.766    alum/divider/D_registers_q_reg[7][15]_i_25_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.880 r  alum/divider/D_registers_q_reg[7][15]_i_19/CO[3]
                         net (fo=1, routed)           0.000    56.880    alum/divider/D_registers_q_reg[7][15]_i_19_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.037 r  alum/divider/D_registers_q_reg[7][15]_i_11/CO[1]
                         net (fo=36, routed)          0.977    58.014    alum/divider/d0[15]
    SLICE_X39Y14         LUT3 (Prop_lut3_I0_O)        0.329    58.343 r  alum/divider/D_registers_q[7][14]_i_121/O
                         net (fo=1, routed)           0.000    58.343    alum/divider/D_registers_q[7][14]_i_121_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    58.893 r  alum/divider/D_registers_q_reg[7][14]_i_107/CO[3]
                         net (fo=1, routed)           0.000    58.893    alum/divider/D_registers_q_reg[7][14]_i_107_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.007 r  alum/divider/D_registers_q_reg[7][14]_i_92/CO[3]
                         net (fo=1, routed)           0.000    59.007    alum/divider/D_registers_q_reg[7][14]_i_92_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.121 r  alum/divider/D_registers_q_reg[7][14]_i_80/CO[3]
                         net (fo=1, routed)           0.000    59.121    alum/divider/D_registers_q_reg[7][14]_i_80_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.235 r  alum/divider/D_registers_q_reg[7][14]_i_68/CO[3]
                         net (fo=1, routed)           0.000    59.235    alum/divider/D_registers_q_reg[7][14]_i_68_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.349 r  alum/divider/D_registers_q_reg[7][14]_i_55/CO[3]
                         net (fo=1, routed)           0.000    59.349    alum/divider/D_registers_q_reg[7][14]_i_55_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.463 r  alum/divider/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    59.463    alum/divider/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.577 r  alum/divider/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    59.577    alum/divider/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.691 r  alum/divider/D_registers_q_reg[7][14]_i_18/CO[3]
                         net (fo=1, routed)           0.000    59.691    alum/divider/D_registers_q_reg[7][14]_i_18_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.848 r  alum/divider/D_registers_q_reg[7][14]_i_10/CO[1]
                         net (fo=36, routed)          0.851    60.700    alum/divider/d0[14]
    SLICE_X38Y15         LUT3 (Prop_lut3_I0_O)        0.329    61.029 r  alum/divider/D_registers_q[7][13]_i_64/O
                         net (fo=1, routed)           0.000    61.029    alum/divider/D_registers_q[7][13]_i_64_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    61.562 r  alum/divider/D_registers_q_reg[7][13]_i_57/CO[3]
                         net (fo=1, routed)           0.000    61.562    alum/divider/D_registers_q_reg[7][13]_i_57_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.679 r  alum/divider/D_registers_q_reg[7][13]_i_52/CO[3]
                         net (fo=1, routed)           0.000    61.679    alum/divider/D_registers_q_reg[7][13]_i_52_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.796 r  alum/divider/D_registers_q_reg[7][13]_i_47/CO[3]
                         net (fo=1, routed)           0.000    61.796    alum/divider/D_registers_q_reg[7][13]_i_47_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.913 r  alum/divider/D_registers_q_reg[7][13]_i_42/CO[3]
                         net (fo=1, routed)           0.000    61.913    alum/divider/D_registers_q_reg[7][13]_i_42_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.030 r  alum/divider/D_registers_q_reg[7][13]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.030    alum/divider/D_registers_q_reg[7][13]_i_37_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.147 r  alum/divider/D_registers_q_reg[7][13]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.147    alum/divider/D_registers_q_reg[7][13]_i_32_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.264 r  alum/divider/D_registers_q_reg[7][13]_i_27/CO[3]
                         net (fo=1, routed)           0.000    62.264    alum/divider/D_registers_q_reg[7][13]_i_27_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.381 r  alum/divider/D_registers_q_reg[7][13]_i_18/CO[3]
                         net (fo=1, routed)           0.000    62.381    alum/divider/D_registers_q_reg[7][13]_i_18_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.538 r  alum/divider/D_registers_q_reg[7][13]_i_10/CO[1]
                         net (fo=36, routed)          1.077    63.615    alum/divider/d0[13]
    SLICE_X36Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    64.403 r  alum/divider/D_registers_q_reg[7][12]_i_82/CO[3]
                         net (fo=1, routed)           0.000    64.403    alum/divider/D_registers_q_reg[7][12]_i_82_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.517 r  alum/divider/D_registers_q_reg[7][12]_i_75/CO[3]
                         net (fo=1, routed)           0.000    64.517    alum/divider/D_registers_q_reg[7][12]_i_75_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.631 r  alum/divider/D_registers_q_reg[7][12]_i_65/CO[3]
                         net (fo=1, routed)           0.000    64.631    alum/divider/D_registers_q_reg[7][12]_i_65_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.745 r  alum/divider/D_registers_q_reg[7][12]_i_53/CO[3]
                         net (fo=1, routed)           0.000    64.745    alum/divider/D_registers_q_reg[7][12]_i_53_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.859 r  alum/divider/D_registers_q_reg[7][12]_i_41/CO[3]
                         net (fo=1, routed)           0.000    64.859    alum/divider/D_registers_q_reg[7][12]_i_41_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.973 r  alum/divider/D_registers_q_reg[7][12]_i_29/CO[3]
                         net (fo=1, routed)           0.000    64.973    alum/divider/D_registers_q_reg[7][12]_i_29_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.087 r  alum/divider/D_registers_q_reg[7][12]_i_22/CO[3]
                         net (fo=1, routed)           0.000    65.087    alum/divider/D_registers_q_reg[7][12]_i_22_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.201 r  alum/divider/D_registers_q_reg[7][12]_i_16/CO[3]
                         net (fo=1, routed)           0.009    65.210    alum/divider/D_registers_q_reg[7][12]_i_16_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.367 r  alum/divider/D_registers_q_reg[7][12]_i_10/CO[1]
                         net (fo=36, routed)          0.805    66.171    alum/divider/d0[12]
    SLICE_X37Y18         LUT3 (Prop_lut3_I0_O)        0.329    66.500 r  alum/divider/D_registers_q[7][11]_i_89/O
                         net (fo=1, routed)           0.000    66.500    alum/divider/D_registers_q[7][11]_i_89_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    67.050 r  alum/divider/D_registers_q_reg[7][11]_i_81/CO[3]
                         net (fo=1, routed)           0.000    67.050    alum/divider/D_registers_q_reg[7][11]_i_81_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.164 r  alum/divider/D_registers_q_reg[7][11]_i_71/CO[3]
                         net (fo=1, routed)           0.000    67.164    alum/divider/D_registers_q_reg[7][11]_i_71_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.278 r  alum/divider/D_registers_q_reg[7][11]_i_61/CO[3]
                         net (fo=1, routed)           0.000    67.278    alum/divider/D_registers_q_reg[7][11]_i_61_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.392 r  alum/divider/D_registers_q_reg[7][11]_i_52/CO[3]
                         net (fo=1, routed)           0.000    67.392    alum/divider/D_registers_q_reg[7][11]_i_52_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.506 r  alum/divider/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    67.506    alum/divider/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.620 r  alum/divider/D_registers_q_reg[7][11]_i_29/CO[3]
                         net (fo=1, routed)           0.000    67.620    alum/divider/D_registers_q_reg[7][11]_i_29_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.734 r  alum/divider/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.009    67.743    alum/divider/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.857 r  alum/divider/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    67.857    alum/divider/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.014 r  alum/divider/D_registers_q_reg[7][11]_i_10/CO[1]
                         net (fo=36, routed)          0.783    68.798    alum/divider/d0[11]
    SLICE_X35Y22         LUT3 (Prop_lut3_I0_O)        0.329    69.127 r  alum/divider/D_registers_q[7][10]_i_87/O
                         net (fo=1, routed)           0.000    69.127    alum/divider/D_registers_q[7][10]_i_87_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    69.677 r  alum/divider/D_registers_q_reg[7][10]_i_80/CO[3]
                         net (fo=1, routed)           0.000    69.677    alum/divider/D_registers_q_reg[7][10]_i_80_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.791 r  alum/divider/D_registers_q_reg[7][10]_i_74/CO[3]
                         net (fo=1, routed)           0.000    69.791    alum/divider/D_registers_q_reg[7][10]_i_74_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.905 r  alum/divider/D_registers_q_reg[7][10]_i_64/CO[3]
                         net (fo=1, routed)           0.009    69.914    alum/divider/D_registers_q_reg[7][10]_i_64_n_0
    SLICE_X35Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.028 r  alum/divider/D_registers_q_reg[7][10]_i_57/CO[3]
                         net (fo=1, routed)           0.000    70.028    alum/divider/D_registers_q_reg[7][10]_i_57_n_0
    SLICE_X35Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.142 r  alum/divider/D_registers_q_reg[7][10]_i_45/CO[3]
                         net (fo=1, routed)           0.000    70.142    alum/divider/D_registers_q_reg[7][10]_i_45_n_0
    SLICE_X35Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.256 r  alum/divider/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    70.256    alum/divider/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X35Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.370 r  alum/divider/D_registers_q_reg[7][10]_i_24/CO[3]
                         net (fo=1, routed)           0.000    70.370    alum/divider/D_registers_q_reg[7][10]_i_24_n_0
    SLICE_X35Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.484 r  alum/divider/D_registers_q_reg[7][10]_i_17/CO[3]
                         net (fo=1, routed)           0.000    70.484    alum/divider/D_registers_q_reg[7][10]_i_17_n_0
    SLICE_X35Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    70.641 r  alum/divider/D_registers_q_reg[7][10]_i_10/CO[1]
                         net (fo=36, routed)          0.856    71.497    alum/divider/d0[10]
    SLICE_X34Y26         LUT3 (Prop_lut3_I0_O)        0.329    71.826 r  alum/divider/D_registers_q[7][1]_i_234/O
                         net (fo=1, routed)           0.000    71.826    alum/divider/D_registers_q[7][1]_i_234_n_0
    SLICE_X34Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    72.359 r  alum/divider/D_registers_q_reg[7][1]_i_203/CO[3]
                         net (fo=1, routed)           0.000    72.359    alum/divider/D_registers_q_reg[7][1]_i_203_n_0
    SLICE_X34Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.476 r  alum/divider/D_registers_q_reg[7][9]_i_68/CO[3]
                         net (fo=1, routed)           0.000    72.476    alum/divider/D_registers_q_reg[7][9]_i_68_n_0
    SLICE_X34Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.593 r  alum/divider/D_registers_q_reg[7][9]_i_62/CO[3]
                         net (fo=1, routed)           0.000    72.593    alum/divider/D_registers_q_reg[7][9]_i_62_n_0
    SLICE_X34Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.710 r  alum/divider/D_registers_q_reg[7][9]_i_52/CO[3]
                         net (fo=1, routed)           0.000    72.710    alum/divider/D_registers_q_reg[7][9]_i_52_n_0
    SLICE_X34Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.827 r  alum/divider/D_registers_q_reg[7][9]_i_42/CO[3]
                         net (fo=1, routed)           0.000    72.827    alum/divider/D_registers_q_reg[7][9]_i_42_n_0
    SLICE_X34Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.944 r  alum/divider/D_registers_q_reg[7][9]_i_33/CO[3]
                         net (fo=1, routed)           0.000    72.944    alum/divider/D_registers_q_reg[7][9]_i_33_n_0
    SLICE_X34Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.061 r  alum/divider/D_registers_q_reg[7][9]_i_24/CO[3]
                         net (fo=1, routed)           0.000    73.061    alum/divider/D_registers_q_reg[7][9]_i_24_n_0
    SLICE_X34Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.178 r  alum/divider/D_registers_q_reg[7][9]_i_18/CO[3]
                         net (fo=1, routed)           0.000    73.178    alum/divider/D_registers_q_reg[7][9]_i_18_n_0
    SLICE_X34Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    73.335 r  alum/divider/D_registers_q_reg[7][9]_i_10/CO[1]
                         net (fo=36, routed)          0.709    74.044    alum/divider/d0[9]
    SLICE_X35Y31         LUT3 (Prop_lut3_I0_O)        0.332    74.376 r  alum/divider/D_registers_q[7][1]_i_231/O
                         net (fo=1, routed)           0.000    74.376    alum/divider/D_registers_q[7][1]_i_231_n_0
    SLICE_X35Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    74.926 r  alum/divider/D_registers_q_reg[7][1]_i_198/CO[3]
                         net (fo=1, routed)           0.000    74.926    alum/divider/D_registers_q_reg[7][1]_i_198_n_0
    SLICE_X35Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.040 r  alum/divider/D_registers_q_reg[7][1]_i_162/CO[3]
                         net (fo=1, routed)           0.000    75.040    alum/divider/D_registers_q_reg[7][1]_i_162_n_0
    SLICE_X35Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.154 r  alum/divider/D_registers_q_reg[7][8]_i_56/CO[3]
                         net (fo=1, routed)           0.000    75.154    alum/divider/D_registers_q_reg[7][8]_i_56_n_0
    SLICE_X35Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.268 r  alum/divider/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    75.268    alum/divider/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X35Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.382 r  alum/divider/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    75.382    alum/divider/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X35Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.496 r  alum/divider/D_registers_q_reg[7][8]_i_34/CO[3]
                         net (fo=1, routed)           0.000    75.496    alum/divider/D_registers_q_reg[7][8]_i_34_n_0
    SLICE_X35Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.610 r  alum/divider/D_registers_q_reg[7][8]_i_26/CO[3]
                         net (fo=1, routed)           0.000    75.610    alum/divider/D_registers_q_reg[7][8]_i_26_n_0
    SLICE_X35Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.724 r  alum/divider/D_registers_q_reg[7][8]_i_17/CO[3]
                         net (fo=1, routed)           0.000    75.724    alum/divider/D_registers_q_reg[7][8]_i_17_n_0
    SLICE_X35Y39         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.881 r  alum/divider/D_registers_q_reg[7][8]_i_11/CO[1]
                         net (fo=36, routed)          0.807    76.688    alum/divider/d0[8]
    SLICE_X36Y35         LUT3 (Prop_lut3_I0_O)        0.329    77.017 r  alum/divider/D_registers_q[7][1]_i_228/O
                         net (fo=1, routed)           0.000    77.017    alum/divider/D_registers_q[7][1]_i_228_n_0
    SLICE_X36Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    77.567 r  alum/divider/D_registers_q_reg[7][1]_i_193/CO[3]
                         net (fo=1, routed)           0.000    77.567    alum/divider/D_registers_q_reg[7][1]_i_193_n_0
    SLICE_X36Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.681 r  alum/divider/D_registers_q_reg[7][1]_i_157/CO[3]
                         net (fo=1, routed)           0.000    77.681    alum/divider/D_registers_q_reg[7][1]_i_157_n_0
    SLICE_X36Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.795 r  alum/divider/D_registers_q_reg[7][1]_i_126/CO[3]
                         net (fo=1, routed)           0.000    77.795    alum/divider/D_registers_q_reg[7][1]_i_126_n_0
    SLICE_X36Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.909 r  alum/divider/D_registers_q_reg[7][7]_i_50/CO[3]
                         net (fo=1, routed)           0.000    77.909    alum/divider/D_registers_q_reg[7][7]_i_50_n_0
    SLICE_X36Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.023 r  alum/divider/D_registers_q_reg[7][7]_i_45/CO[3]
                         net (fo=1, routed)           0.000    78.023    alum/divider/D_registers_q_reg[7][7]_i_45_n_0
    SLICE_X36Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.137 r  alum/divider/D_registers_q_reg[7][7]_i_39/CO[3]
                         net (fo=1, routed)           0.000    78.137    alum/divider/D_registers_q_reg[7][7]_i_39_n_0
    SLICE_X36Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.251 r  alum/divider/D_registers_q_reg[7][7]_i_29/CO[3]
                         net (fo=1, routed)           0.000    78.251    alum/divider/D_registers_q_reg[7][7]_i_29_n_0
    SLICE_X36Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.365 r  alum/divider/D_registers_q_reg[7][7]_i_21/CO[3]
                         net (fo=1, routed)           0.000    78.365    alum/divider/D_registers_q_reg[7][7]_i_21_n_0
    SLICE_X36Y43         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    78.522 r  alum/divider/D_registers_q_reg[7][7]_i_11/CO[1]
                         net (fo=36, routed)          0.906    79.427    alum/divider/d0[7]
    SLICE_X34Y39         LUT3 (Prop_lut3_I0_O)        0.329    79.756 r  alum/divider/D_registers_q[7][1]_i_196/O
                         net (fo=1, routed)           0.000    79.756    alum/divider/D_registers_q[7][1]_i_196_n_0
    SLICE_X34Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    80.289 r  alum/divider/D_registers_q_reg[7][1]_i_152/CO[3]
                         net (fo=1, routed)           0.000    80.289    alum/divider/D_registers_q_reg[7][1]_i_152_n_0
    SLICE_X34Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.406 r  alum/divider/D_registers_q_reg[7][1]_i_121/CO[3]
                         net (fo=1, routed)           0.000    80.406    alum/divider/D_registers_q_reg[7][1]_i_121_n_0
    SLICE_X34Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.523 r  alum/divider/D_registers_q_reg[7][1]_i_95/CO[3]
                         net (fo=1, routed)           0.000    80.523    alum/divider/D_registers_q_reg[7][1]_i_95_n_0
    SLICE_X34Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.640 r  alum/divider/D_registers_q_reg[7][6]_i_42/CO[3]
                         net (fo=1, routed)           0.000    80.640    alum/divider/D_registers_q_reg[7][6]_i_42_n_0
    SLICE_X34Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.757 r  alum/divider/D_registers_q_reg[7][6]_i_37/CO[3]
                         net (fo=1, routed)           0.000    80.757    alum/divider/D_registers_q_reg[7][6]_i_37_n_0
    SLICE_X34Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.874 r  alum/divider/D_registers_q_reg[7][6]_i_27/CO[3]
                         net (fo=1, routed)           0.000    80.874    alum/divider/D_registers_q_reg[7][6]_i_27_n_0
    SLICE_X34Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.991 r  alum/divider/D_registers_q_reg[7][6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    80.991    alum/divider/D_registers_q_reg[7][6]_i_21_n_0
    SLICE_X34Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    81.148 r  alum/divider/D_registers_q_reg[7][6]_i_12/CO[1]
                         net (fo=36, routed)          0.879    82.027    alum/divider/d0[6]
    SLICE_X33Y38         LUT3 (Prop_lut3_I0_O)        0.332    82.359 r  alum/divider/D_registers_q[7][1]_i_222/O
                         net (fo=1, routed)           0.000    82.359    alum/divider/D_registers_q[7][1]_i_222_n_0
    SLICE_X33Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    82.909 r  alum/divider/D_registers_q_reg[7][1]_i_183/CO[3]
                         net (fo=1, routed)           0.000    82.909    alum/divider/D_registers_q_reg[7][1]_i_183_n_0
    SLICE_X33Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.023 r  alum/divider/D_registers_q_reg[7][1]_i_147/CO[3]
                         net (fo=1, routed)           0.000    83.023    alum/divider/D_registers_q_reg[7][1]_i_147_n_0
    SLICE_X33Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.137 r  alum/divider/D_registers_q_reg[7][1]_i_116/CO[3]
                         net (fo=1, routed)           0.000    83.137    alum/divider/D_registers_q_reg[7][1]_i_116_n_0
    SLICE_X33Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.251 r  alum/divider/D_registers_q_reg[7][1]_i_90/CO[3]
                         net (fo=1, routed)           0.000    83.251    alum/divider/D_registers_q_reg[7][1]_i_90_n_0
    SLICE_X33Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.365 r  alum/divider/D_registers_q_reg[7][1]_i_69/CO[3]
                         net (fo=1, routed)           0.000    83.365    alum/divider/D_registers_q_reg[7][1]_i_69_n_0
    SLICE_X33Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.479 r  alum/divider/D_registers_q_reg[7][5]_i_32/CO[3]
                         net (fo=1, routed)           0.000    83.479    alum/divider/D_registers_q_reg[7][5]_i_32_n_0
    SLICE_X33Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.593 r  alum/divider/D_registers_q_reg[7][5]_i_26/CO[3]
                         net (fo=1, routed)           0.000    83.593    alum/divider/D_registers_q_reg[7][5]_i_26_n_0
    SLICE_X33Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.707 r  alum/divider/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    83.707    alum/divider/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X33Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.864 r  alum/divider/D_registers_q_reg[7][5]_i_12/CO[1]
                         net (fo=36, routed)          0.827    84.692    alum/divider/d0[5]
    SLICE_X31Y41         LUT3 (Prop_lut3_I0_O)        0.329    85.021 r  alum/divider/D_registers_q[7][1]_i_219/O
                         net (fo=1, routed)           0.000    85.021    alum/divider/D_registers_q[7][1]_i_219_n_0
    SLICE_X31Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    85.571 r  alum/divider/D_registers_q_reg[7][1]_i_178/CO[3]
                         net (fo=1, routed)           0.000    85.571    alum/divider/D_registers_q_reg[7][1]_i_178_n_0
    SLICE_X31Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.685 r  alum/divider/D_registers_q_reg[7][1]_i_142/CO[3]
                         net (fo=1, routed)           0.000    85.685    alum/divider/D_registers_q_reg[7][1]_i_142_n_0
    SLICE_X31Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.799 r  alum/divider/D_registers_q_reg[7][1]_i_111/CO[3]
                         net (fo=1, routed)           0.000    85.799    alum/divider/D_registers_q_reg[7][1]_i_111_n_0
    SLICE_X31Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.913 r  alum/divider/D_registers_q_reg[7][1]_i_85/CO[3]
                         net (fo=1, routed)           0.000    85.913    alum/divider/D_registers_q_reg[7][1]_i_85_n_0
    SLICE_X31Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.027 r  alum/divider/D_registers_q_reg[7][1]_i_64/CO[3]
                         net (fo=1, routed)           0.000    86.027    alum/divider/D_registers_q_reg[7][1]_i_64_n_0
    SLICE_X31Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.141 r  alum/divider/D_registers_q_reg[7][1]_i_48/CO[3]
                         net (fo=1, routed)           0.000    86.141    alum/divider/D_registers_q_reg[7][1]_i_48_n_0
    SLICE_X31Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.255 r  alum/divider/D_registers_q_reg[7][4]_i_25/CO[3]
                         net (fo=1, routed)           0.000    86.255    alum/divider/D_registers_q_reg[7][4]_i_25_n_0
    SLICE_X31Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.369 r  alum/divider/D_registers_q_reg[7][4]_i_16/CO[3]
                         net (fo=1, routed)           0.000    86.369    alum/divider/D_registers_q_reg[7][4]_i_16_n_0
    SLICE_X31Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    86.526 r  alum/divider/D_registers_q_reg[7][4]_i_10/CO[1]
                         net (fo=36, routed)          0.895    87.420    alum/divider/d0[4]
    SLICE_X32Y45         LUT3 (Prop_lut3_I0_O)        0.329    87.749 r  alum/divider/D_registers_q[7][1]_i_181/O
                         net (fo=1, routed)           0.000    87.749    alum/divider/D_registers_q[7][1]_i_181_n_0
    SLICE_X32Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    88.299 r  alum/divider/D_registers_q_reg[7][1]_i_137/CO[3]
                         net (fo=1, routed)           0.000    88.299    alum/divider/D_registers_q_reg[7][1]_i_137_n_0
    SLICE_X32Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.413 r  alum/divider/D_registers_q_reg[7][1]_i_106/CO[3]
                         net (fo=1, routed)           0.000    88.413    alum/divider/D_registers_q_reg[7][1]_i_106_n_0
    SLICE_X32Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.527 r  alum/divider/D_registers_q_reg[7][1]_i_80/CO[3]
                         net (fo=1, routed)           0.000    88.527    alum/divider/D_registers_q_reg[7][1]_i_80_n_0
    SLICE_X32Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.641 r  alum/divider/D_registers_q_reg[7][1]_i_59/CO[3]
                         net (fo=1, routed)           0.000    88.641    alum/divider/D_registers_q_reg[7][1]_i_59_n_0
    SLICE_X32Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.755 r  alum/divider/D_registers_q_reg[7][1]_i_43/CO[3]
                         net (fo=1, routed)           0.001    88.756    alum/divider/D_registers_q_reg[7][1]_i_43_n_0
    SLICE_X32Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.870 r  alum/divider/D_registers_q_reg[7][1]_i_32/CO[3]
                         net (fo=1, routed)           0.000    88.870    alum/divider/D_registers_q_reg[7][1]_i_32_n_0
    SLICE_X32Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.984 r  alum/divider/D_registers_q_reg[7][3]_i_19/CO[3]
                         net (fo=1, routed)           0.000    88.984    alum/divider/D_registers_q_reg[7][3]_i_19_n_0
    SLICE_X32Y52         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    89.141 r  alum/divider/D_registers_q_reg[7][3]_i_13/CO[1]
                         net (fo=36, routed)          0.816    89.958    alum/divider/d0[3]
    SLICE_X33Y47         LUT3 (Prop_lut3_I0_O)        0.329    90.287 r  alum/divider/D_registers_q[7][1]_i_213/O
                         net (fo=1, routed)           0.000    90.287    alum/divider/D_registers_q[7][1]_i_213_n_0
    SLICE_X33Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    90.837 r  alum/divider/D_registers_q_reg[7][1]_i_168/CO[3]
                         net (fo=1, routed)           0.000    90.837    alum/divider/D_registers_q_reg[7][1]_i_168_n_0
    SLICE_X33Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.951 r  alum/divider/D_registers_q_reg[7][1]_i_132/CO[3]
                         net (fo=1, routed)           0.000    90.951    alum/divider/D_registers_q_reg[7][1]_i_132_n_0
    SLICE_X33Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.065 r  alum/divider/D_registers_q_reg[7][1]_i_101/CO[3]
                         net (fo=1, routed)           0.001    91.065    alum/divider/D_registers_q_reg[7][1]_i_101_n_0
    SLICE_X33Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.179 r  alum/divider/D_registers_q_reg[7][1]_i_75/CO[3]
                         net (fo=1, routed)           0.000    91.179    alum/divider/D_registers_q_reg[7][1]_i_75_n_0
    SLICE_X33Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.293 r  alum/divider/D_registers_q_reg[7][1]_i_54/CO[3]
                         net (fo=1, routed)           0.000    91.293    alum/divider/D_registers_q_reg[7][1]_i_54_n_0
    SLICE_X33Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.407 r  alum/divider/D_registers_q_reg[7][1]_i_38/CO[3]
                         net (fo=1, routed)           0.000    91.407    alum/divider/D_registers_q_reg[7][1]_i_38_n_0
    SLICE_X33Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.521 r  alum/divider/D_registers_q_reg[7][1]_i_27/CO[3]
                         net (fo=1, routed)           0.000    91.521    alum/divider/D_registers_q_reg[7][1]_i_27_n_0
    SLICE_X33Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.635 r  alum/divider/D_registers_q_reg[7][1]_i_22/CO[3]
                         net (fo=1, routed)           0.000    91.635    alum/divider/D_registers_q_reg[7][1]_i_22_n_0
    SLICE_X33Y55         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.792 r  alum/divider/D_registers_q_reg[7][2]_i_13/CO[1]
                         net (fo=36, routed)          0.915    92.707    alum/divider/d0[2]
    SLICE_X31Y50         LUT3 (Prop_lut3_I0_O)        0.329    93.036 r  alum/divider/D_registers_q[7][1]_i_210/O
                         net (fo=1, routed)           0.000    93.036    alum/divider/D_registers_q[7][1]_i_210_n_0
    SLICE_X31Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    93.586 r  alum/divider/D_registers_q_reg[7][1]_i_167/CO[3]
                         net (fo=1, routed)           0.000    93.586    alum/divider/D_registers_q_reg[7][1]_i_167_n_0
    SLICE_X31Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.700 r  alum/divider/D_registers_q_reg[7][1]_i_131/CO[3]
                         net (fo=1, routed)           0.000    93.700    alum/divider/D_registers_q_reg[7][1]_i_131_n_0
    SLICE_X31Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.814 r  alum/divider/D_registers_q_reg[7][1]_i_100/CO[3]
                         net (fo=1, routed)           0.000    93.814    alum/divider/D_registers_q_reg[7][1]_i_100_n_0
    SLICE_X31Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.928 r  alum/divider/D_registers_q_reg[7][1]_i_74/CO[3]
                         net (fo=1, routed)           0.000    93.928    alum/divider/D_registers_q_reg[7][1]_i_74_n_0
    SLICE_X31Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.042 r  alum/divider/D_registers_q_reg[7][1]_i_53/CO[3]
                         net (fo=1, routed)           0.000    94.042    alum/divider/D_registers_q_reg[7][1]_i_53_n_0
    SLICE_X31Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.156 r  alum/divider/D_registers_q_reg[7][1]_i_37/CO[3]
                         net (fo=1, routed)           0.000    94.156    alum/divider/D_registers_q_reg[7][1]_i_37_n_0
    SLICE_X31Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.270 r  alum/divider/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000    94.270    alum/divider/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X31Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.384 r  alum/divider/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000    94.384    alum/divider/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X31Y58         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.541 r  alum/divider/D_registers_q_reg[7][1]_i_15/CO[1]
                         net (fo=36, routed)          0.903    95.444    alum/divider/d0[1]
    SLICE_X30Y50         LUT3 (Prop_lut3_I0_O)        0.329    95.773 r  alum/divider/D_registers_q[7][0]_i_65/O
                         net (fo=1, routed)           0.000    95.773    alum/divider/D_registers_q[7][0]_i_65_n_0
    SLICE_X30Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    96.306 r  alum/divider/D_registers_q_reg[7][0]_i_58/CO[3]
                         net (fo=1, routed)           0.000    96.306    alum/divider/D_registers_q_reg[7][0]_i_58_n_0
    SLICE_X30Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.423 r  alum/divider/D_registers_q_reg[7][0]_i_53/CO[3]
                         net (fo=1, routed)           0.000    96.423    alum/divider/D_registers_q_reg[7][0]_i_53_n_0
    SLICE_X30Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.540 r  alum/divider/D_registers_q_reg[7][0]_i_47/CO[3]
                         net (fo=1, routed)           0.000    96.540    alum/divider/D_registers_q_reg[7][0]_i_47_n_0
    SLICE_X30Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.657 r  alum/divider/D_registers_q_reg[7][0]_i_40/CO[3]
                         net (fo=1, routed)           0.000    96.657    alum/divider/D_registers_q_reg[7][0]_i_40_n_0
    SLICE_X30Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.774 r  alum/divider/D_registers_q_reg[7][0]_i_33/CO[3]
                         net (fo=1, routed)           0.000    96.774    alum/divider/D_registers_q_reg[7][0]_i_33_n_0
    SLICE_X30Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.891 r  alum/divider/D_registers_q_reg[7][0]_i_27/CO[3]
                         net (fo=1, routed)           0.000    96.891    alum/divider/D_registers_q_reg[7][0]_i_27_n_0
    SLICE_X30Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.008 r  alum/divider/D_registers_q_reg[7][0]_i_21/CO[3]
                         net (fo=1, routed)           0.000    97.008    alum/divider/D_registers_q_reg[7][0]_i_21_n_0
    SLICE_X30Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.125 r  alum/divider/D_registers_q_reg[7][0]_i_17/CO[3]
                         net (fo=1, routed)           0.000    97.125    alum/divider/D_registers_q_reg[7][0]_i_17_n_0
    SLICE_X30Y58         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.282 r  alum/divider/D_registers_q_reg[7][0]_i_14/CO[1]
                         net (fo=1, routed)           1.012    98.294    sm/d0[0]
    SLICE_X30Y37         LUT3 (Prop_lut3_I1_O)        0.332    98.626 r  sm/D_registers_q[7][0]_i_10/O
                         net (fo=1, routed)           0.706    99.331    sm/D_registers_q[7][0]_i_10_n_0
    SLICE_X31Y26         LUT6 (Prop_lut6_I4_O)        0.124    99.455 r  sm/D_registers_q[7][0]_i_6/O
                         net (fo=1, routed)           0.000    99.455    sm/D_registers_q[7][0]_i_6_n_0
    SLICE_X31Y26         MUXF7 (Prop_muxf7_I0_O)      0.238    99.693 r  sm/D_registers_q_reg[7][0]_i_4/O
                         net (fo=1, routed)           0.000    99.693    sm/D_registers_q_reg[7][0]_i_4_n_0
    SLICE_X31Y26         MUXF8 (Prop_muxf8_I0_O)      0.104    99.797 r  sm/D_registers_q_reg[7][0]_i_3/O
                         net (fo=24, routed)          1.171   100.968    sm/D_registers_q_reg[7][0]_i_5_0[0]
    SLICE_X41Y12         LUT5 (Prop_lut5_I2_O)        0.316   101.284 r  sm/ram_reg_i_13__0_comp/O
                         net (fo=1, routed)           1.074   102.358    brams/bram1/ADDRARDADDR[0]
    RAMB18_X1Y0          RAMB18E1                                     r  brams/bram1/ram_reg/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         1.494    14.898    brams/bram1/clk_IBUF_BUFG
    RAMB18_X1Y0          RAMB18E1                                     r  brams/bram1/ram_reg/CLKARDCLK
                         clock pessimism              0.259    15.158    
                         clock uncertainty           -0.035    15.123    
    RAMB18_X1Y0          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.566    14.557    brams/bram1/ram_reg
  -------------------------------------------------------------------
                         required time                         14.557    
                         arrival time                        -102.359    
  -------------------------------------------------------------------
                         slack                                -87.802    

Slack (VIOLATED) :        -87.793ns  (required time - arrival time)
  Source:                 display/D_state_q_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sm/D_states_q_reg[2]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        97.725ns  (logic 60.383ns (61.789%)  route 37.342ns (38.211%))
  Logic Levels:           326  (CARRY4=286 LUT3=28 LUT4=1 LUT5=2 LUT6=7 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         1.564     5.148    display/clk_IBUF_BUFG
    SLICE_X39Y7          FDRE                                         r  display/D_state_q_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y7          FDRE (Prop_fdre_C_Q)         0.456     5.604 f  display/D_state_q_reg[0]_replica/Q
                         net (fo=1, routed)           0.793     6.397    display/D_state_q[0]_repN
    SLICE_X36Y7          LUT6 (Prop_lut6_I1_O)        0.124     6.521 f  display/D_pixel_idx_q[10]_i_3/O
                         net (fo=17, routed)          0.858     7.379    sm/ram_reg_i_124_1
    SLICE_X38Y7          LUT6 (Prop_lut6_I2_O)        0.124     7.503 r  sm/D_registers_q[7][31]_i_192/O
                         net (fo=1, routed)           0.594     8.097    sm/D_registers_q[7][31]_i_192_n_0
    SLICE_X36Y8          LUT6 (Prop_lut6_I5_O)        0.124     8.221 f  sm/D_registers_q[7][31]_i_155/O
                         net (fo=1, routed)           0.837     9.058    sm/D_registers_q[7][31]_i_155_n_0
    SLICE_X38Y7          LUT6 (Prop_lut6_I0_O)        0.124     9.182 r  sm/D_registers_q[7][31]_i_121/O
                         net (fo=65, routed)          0.969    10.150    sm/M_sm_bsel[0]
    SLICE_X38Y5          LUT5 (Prop_lut5_I3_O)        0.124    10.274 r  sm/D_registers_q[7][10]_i_79/O
                         net (fo=85, routed)          0.712    10.986    L_reg/M_alum_b[0]
    SLICE_X47Y1          LUT4 (Prop_lut4_I3_O)        0.124    11.110 r  L_reg/D_registers_q[7][31]_i_473/O
                         net (fo=1, routed)           0.000    11.110    alum/divider/S[0]
    SLICE_X47Y1          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.642 r  alum/divider/D_registers_q_reg[7][31]_i_423/CO[3]
                         net (fo=1, routed)           0.000    11.642    alum/divider/D_registers_q_reg[7][31]_i_423_n_0
    SLICE_X47Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.756 r  alum/divider/D_registers_q_reg[7][31]_i_384/CO[3]
                         net (fo=1, routed)           0.000    11.756    alum/divider/D_registers_q_reg[7][31]_i_384_n_0
    SLICE_X47Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.870 r  alum/divider/D_registers_q_reg[7][31]_i_343/CO[3]
                         net (fo=1, routed)           0.000    11.870    alum/divider/D_registers_q_reg[7][31]_i_343_n_0
    SLICE_X47Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.984 r  alum/divider/D_registers_q_reg[7][31]_i_309/CO[3]
                         net (fo=1, routed)           0.000    11.984    alum/divider/D_registers_q_reg[7][31]_i_309_n_0
    SLICE_X47Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.098 r  alum/divider/D_registers_q_reg[7][31]_i_272/CO[3]
                         net (fo=1, routed)           0.000    12.098    alum/divider/D_registers_q_reg[7][31]_i_272_n_0
    SLICE_X47Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.212 r  alum/divider/D_registers_q_reg[7][31]_i_244/CO[3]
                         net (fo=1, routed)           0.000    12.212    alum/divider/D_registers_q_reg[7][31]_i_244_n_0
    SLICE_X47Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.326 r  alum/divider/D_registers_q_reg[7][31]_i_214/CO[3]
                         net (fo=1, routed)           0.000    12.326    alum/divider/D_registers_q_reg[7][31]_i_214_n_0
    SLICE_X47Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.440 r  alum/divider/D_registers_q_reg[7][31]_i_183/CO[3]
                         net (fo=1, routed)           0.000    12.440    alum/divider/D_registers_q_reg[7][31]_i_183_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    12.711 r  alum/divider/D_registers_q_reg[7][31]_i_140/CO[0]
                         net (fo=36, routed)          0.944    13.655    alum/divider/d0[31]
    SLICE_X44Y0          LUT3 (Prop_lut3_I0_O)        0.373    14.028 r  alum/divider/D_registers_q[7][30]_i_128/O
                         net (fo=1, routed)           0.000    14.028    alum/divider/D_registers_q[7][30]_i_128_n_0
    SLICE_X44Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.578 r  alum/divider/D_registers_q_reg[7][30]_i_121/CO[3]
                         net (fo=1, routed)           0.000    14.578    alum/divider/D_registers_q_reg[7][30]_i_121_n_0
    SLICE_X44Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.692 r  alum/divider/D_registers_q_reg[7][30]_i_116/CO[3]
                         net (fo=1, routed)           0.000    14.692    alum/divider/D_registers_q_reg[7][30]_i_116_n_0
    SLICE_X44Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.806 r  alum/divider/D_registers_q_reg[7][30]_i_111/CO[3]
                         net (fo=1, routed)           0.000    14.806    alum/divider/D_registers_q_reg[7][30]_i_111_n_0
    SLICE_X44Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.920 r  alum/divider/D_registers_q_reg[7][30]_i_106/CO[3]
                         net (fo=1, routed)           0.000    14.920    alum/divider/D_registers_q_reg[7][30]_i_106_n_0
    SLICE_X44Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.034 r  alum/divider/D_registers_q_reg[7][30]_i_101/CO[3]
                         net (fo=1, routed)           0.000    15.034    alum/divider/D_registers_q_reg[7][30]_i_101_n_0
    SLICE_X44Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.148 r  alum/divider/D_registers_q_reg[7][30]_i_92/CO[3]
                         net (fo=1, routed)           0.000    15.148    alum/divider/D_registers_q_reg[7][30]_i_92_n_0
    SLICE_X44Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.262 r  alum/divider/D_registers_q_reg[7][30]_i_77/CO[3]
                         net (fo=1, routed)           0.000    15.262    alum/divider/D_registers_q_reg[7][30]_i_77_n_0
    SLICE_X44Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.376 r  alum/divider/D_registers_q_reg[7][30]_i_54/CO[3]
                         net (fo=1, routed)           0.000    15.376    alum/divider/D_registers_q_reg[7][30]_i_54_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.533 r  alum/divider/D_registers_q_reg[7][30]_i_30/CO[1]
                         net (fo=36, routed)          0.949    16.482    alum/divider/d0[30]
    SLICE_X43Y0          LUT3 (Prop_lut3_I0_O)        0.329    16.811 r  alum/divider/D_registers_q[7][29]_i_69/O
                         net (fo=1, routed)           0.000    16.811    alum/divider/D_registers_q[7][29]_i_69_n_0
    SLICE_X43Y0          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.212 r  alum/divider/D_registers_q_reg[7][29]_i_64/CO[3]
                         net (fo=1, routed)           0.000    17.212    alum/divider/D_registers_q_reg[7][29]_i_64_n_0
    SLICE_X43Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.326 r  alum/divider/D_registers_q_reg[7][29]_i_59/CO[3]
                         net (fo=1, routed)           0.000    17.326    alum/divider/D_registers_q_reg[7][29]_i_59_n_0
    SLICE_X43Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.440 r  alum/divider/D_registers_q_reg[7][29]_i_54/CO[3]
                         net (fo=1, routed)           0.000    17.440    alum/divider/D_registers_q_reg[7][29]_i_54_n_0
    SLICE_X43Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.554 r  alum/divider/D_registers_q_reg[7][29]_i_49/CO[3]
                         net (fo=1, routed)           0.000    17.554    alum/divider/D_registers_q_reg[7][29]_i_49_n_0
    SLICE_X43Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.668 r  alum/divider/D_registers_q_reg[7][29]_i_44/CO[3]
                         net (fo=1, routed)           0.000    17.668    alum/divider/D_registers_q_reg[7][29]_i_44_n_0
    SLICE_X43Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.782 r  alum/divider/D_registers_q_reg[7][29]_i_39/CO[3]
                         net (fo=1, routed)           0.000    17.782    alum/divider/D_registers_q_reg[7][29]_i_39_n_0
    SLICE_X43Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.896 r  alum/divider/D_registers_q_reg[7][29]_i_34/CO[3]
                         net (fo=1, routed)           0.000    17.896    alum/divider/D_registers_q_reg[7][29]_i_34_n_0
    SLICE_X43Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.010 r  alum/divider/D_registers_q_reg[7][29]_i_29/CO[3]
                         net (fo=1, routed)           0.000    18.010    alum/divider/D_registers_q_reg[7][29]_i_29_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.167 r  alum/divider/D_registers_q_reg[7][29]_i_20/CO[1]
                         net (fo=36, routed)          0.889    19.056    alum/divider/d0[29]
    SLICE_X41Y1          LUT3 (Prop_lut3_I0_O)        0.329    19.385 r  alum/divider/D_registers_q[7][20]_i_312/O
                         net (fo=1, routed)           0.000    19.385    alum/divider/D_registers_q[7][20]_i_312_n_0
    SLICE_X41Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.935 r  alum/divider/D_registers_q_reg[7][20]_i_273/CO[3]
                         net (fo=1, routed)           0.000    19.935    alum/divider/D_registers_q_reg[7][20]_i_273_n_0
    SLICE_X41Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.049 r  alum/divider/D_registers_q_reg[7][28]_i_48/CO[3]
                         net (fo=1, routed)           0.000    20.049    alum/divider/D_registers_q_reg[7][28]_i_48_n_0
    SLICE_X41Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.163 r  alum/divider/D_registers_q_reg[7][28]_i_43/CO[3]
                         net (fo=1, routed)           0.000    20.163    alum/divider/D_registers_q_reg[7][28]_i_43_n_0
    SLICE_X41Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.277 r  alum/divider/D_registers_q_reg[7][28]_i_38/CO[3]
                         net (fo=1, routed)           0.000    20.277    alum/divider/D_registers_q_reg[7][28]_i_38_n_0
    SLICE_X41Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.391 r  alum/divider/D_registers_q_reg[7][28]_i_33/CO[3]
                         net (fo=1, routed)           0.000    20.391    alum/divider/D_registers_q_reg[7][28]_i_33_n_0
    SLICE_X41Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.505 r  alum/divider/D_registers_q_reg[7][28]_i_28/CO[3]
                         net (fo=1, routed)           0.000    20.505    alum/divider/D_registers_q_reg[7][28]_i_28_n_0
    SLICE_X41Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.619 r  alum/divider/D_registers_q_reg[7][28]_i_23/CO[3]
                         net (fo=1, routed)           0.000    20.619    alum/divider/D_registers_q_reg[7][28]_i_23_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.733 r  alum/divider/D_registers_q_reg[7][28]_i_18/CO[3]
                         net (fo=1, routed)           0.000    20.733    alum/divider/D_registers_q_reg[7][28]_i_18_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.890 r  alum/divider/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          0.911    21.801    alum/divider/d0[28]
    SLICE_X39Y1          LUT3 (Prop_lut3_I0_O)        0.329    22.130 r  alum/divider/D_registers_q[7][20]_i_309/O
                         net (fo=1, routed)           0.000    22.130    alum/divider/D_registers_q[7][20]_i_309_n_0
    SLICE_X39Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.680 r  alum/divider/D_registers_q_reg[7][20]_i_268/CO[3]
                         net (fo=1, routed)           0.000    22.680    alum/divider/D_registers_q_reg[7][20]_i_268_n_0
    SLICE_X39Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.794 r  alum/divider/D_registers_q_reg[7][20]_i_222/CO[3]
                         net (fo=1, routed)           0.000    22.794    alum/divider/D_registers_q_reg[7][20]_i_222_n_0
    SLICE_X39Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.908 r  alum/divider/D_registers_q_reg[7][27]_i_66/CO[3]
                         net (fo=1, routed)           0.000    22.908    alum/divider/D_registers_q_reg[7][27]_i_66_n_0
    SLICE_X39Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.022 r  alum/divider/D_registers_q_reg[7][27]_i_61/CO[3]
                         net (fo=1, routed)           0.000    23.022    alum/divider/D_registers_q_reg[7][27]_i_61_n_0
    SLICE_X39Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.136 r  alum/divider/D_registers_q_reg[7][27]_i_56/CO[3]
                         net (fo=1, routed)           0.000    23.136    alum/divider/D_registers_q_reg[7][27]_i_56_n_0
    SLICE_X39Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.250 r  alum/divider/D_registers_q_reg[7][27]_i_50/CO[3]
                         net (fo=1, routed)           0.000    23.250    alum/divider/D_registers_q_reg[7][27]_i_50_n_0
    SLICE_X39Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.364 r  alum/divider/D_registers_q_reg[7][27]_i_35/CO[3]
                         net (fo=1, routed)           0.000    23.364    alum/divider/D_registers_q_reg[7][27]_i_35_n_0
    SLICE_X39Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.478 r  alum/divider/D_registers_q_reg[7][27]_i_23/CO[3]
                         net (fo=1, routed)           0.000    23.478    alum/divider/D_registers_q_reg[7][27]_i_23_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.635 r  alum/divider/D_registers_q_reg[7][27]_i_12/CO[1]
                         net (fo=36, routed)          1.063    24.698    alum/divider/d0[27]
    SLICE_X37Y3          LUT3 (Prop_lut3_I0_O)        0.329    25.027 r  alum/divider/D_registers_q[7][20]_i_306/O
                         net (fo=1, routed)           0.000    25.027    alum/divider/D_registers_q[7][20]_i_306_n_0
    SLICE_X37Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.577 r  alum/divider/D_registers_q_reg[7][20]_i_263/CO[3]
                         net (fo=1, routed)           0.000    25.577    alum/divider/D_registers_q_reg[7][20]_i_263_n_0
    SLICE_X37Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.691 r  alum/divider/D_registers_q_reg[7][20]_i_217/CO[3]
                         net (fo=1, routed)           0.000    25.691    alum/divider/D_registers_q_reg[7][20]_i_217_n_0
    SLICE_X37Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.805 r  alum/divider/D_registers_q_reg[7][20]_i_179/CO[3]
                         net (fo=1, routed)           0.000    25.805    alum/divider/D_registers_q_reg[7][20]_i_179_n_0
    SLICE_X37Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.919 r  alum/divider/D_registers_q_reg[7][26]_i_66/CO[3]
                         net (fo=1, routed)           0.000    25.919    alum/divider/D_registers_q_reg[7][26]_i_66_n_0
    SLICE_X37Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.033 r  alum/divider/D_registers_q_reg[7][26]_i_56/CO[3]
                         net (fo=1, routed)           0.000    26.033    alum/divider/D_registers_q_reg[7][26]_i_56_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.147 r  alum/divider/D_registers_q_reg[7][26]_i_46/CO[3]
                         net (fo=1, routed)           0.000    26.147    alum/divider/D_registers_q_reg[7][26]_i_46_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.261 r  alum/divider/D_registers_q_reg[7][26]_i_33/CO[3]
                         net (fo=1, routed)           0.000    26.261    alum/divider/D_registers_q_reg[7][26]_i_33_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.375 r  alum/divider/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    26.375    alum/divider/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.532 r  alum/divider/D_registers_q_reg[7][26]_i_13/CO[1]
                         net (fo=36, routed)          1.049    27.580    alum/divider/d0[26]
    SLICE_X40Y4          LUT3 (Prop_lut3_I0_O)        0.329    27.909 r  alum/divider/D_registers_q[7][20]_i_303/O
                         net (fo=1, routed)           0.000    27.909    alum/divider/D_registers_q[7][20]_i_303_n_0
    SLICE_X40Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.459 r  alum/divider/D_registers_q_reg[7][20]_i_258/CO[3]
                         net (fo=1, routed)           0.000    28.459    alum/divider/D_registers_q_reg[7][20]_i_258_n_0
    SLICE_X40Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.573 r  alum/divider/D_registers_q_reg[7][20]_i_212/CO[3]
                         net (fo=1, routed)           0.000    28.573    alum/divider/D_registers_q_reg[7][20]_i_212_n_0
    SLICE_X40Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.687 r  alum/divider/D_registers_q_reg[7][20]_i_174/CO[3]
                         net (fo=1, routed)           0.000    28.687    alum/divider/D_registers_q_reg[7][20]_i_174_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.801 r  alum/divider/D_registers_q_reg[7][20]_i_141/CO[3]
                         net (fo=1, routed)           0.000    28.801    alum/divider/D_registers_q_reg[7][20]_i_141_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.915 r  alum/divider/D_registers_q_reg[7][25]_i_52/CO[3]
                         net (fo=1, routed)           0.000    28.915    alum/divider/D_registers_q_reg[7][25]_i_52_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.029 r  alum/divider/D_registers_q_reg[7][25]_i_43/CO[3]
                         net (fo=1, routed)           0.000    29.029    alum/divider/D_registers_q_reg[7][25]_i_43_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.143 r  alum/divider/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.000    29.143    alum/divider/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.257 r  alum/divider/D_registers_q_reg[7][25]_i_21/CO[3]
                         net (fo=1, routed)           0.000    29.257    alum/divider/D_registers_q_reg[7][25]_i_21_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.414 r  alum/divider/D_registers_q_reg[7][25]_i_12/CO[1]
                         net (fo=36, routed)          0.868    30.282    alum/divider/d0[25]
    SLICE_X42Y5          LUT3 (Prop_lut3_I0_O)        0.329    30.611 r  alum/divider/D_registers_q[7][20]_i_300/O
                         net (fo=1, routed)           0.000    30.611    alum/divider/D_registers_q[7][20]_i_300_n_0
    SLICE_X42Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.144 r  alum/divider/D_registers_q_reg[7][20]_i_253/CO[3]
                         net (fo=1, routed)           0.000    31.144    alum/divider/D_registers_q_reg[7][20]_i_253_n_0
    SLICE_X42Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.261 r  alum/divider/D_registers_q_reg[7][20]_i_207/CO[3]
                         net (fo=1, routed)           0.000    31.261    alum/divider/D_registers_q_reg[7][20]_i_207_n_0
    SLICE_X42Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.378 r  alum/divider/D_registers_q_reg[7][20]_i_169/CO[3]
                         net (fo=1, routed)           0.000    31.378    alum/divider/D_registers_q_reg[7][20]_i_169_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.495 r  alum/divider/D_registers_q_reg[7][20]_i_136/CO[3]
                         net (fo=1, routed)           0.000    31.495    alum/divider/D_registers_q_reg[7][20]_i_136_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.612 r  alum/divider/D_registers_q_reg[7][20]_i_106/CO[3]
                         net (fo=1, routed)           0.000    31.612    alum/divider/D_registers_q_reg[7][20]_i_106_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.729 r  alum/divider/D_registers_q_reg[7][24]_i_40/CO[3]
                         net (fo=1, routed)           0.000    31.729    alum/divider/D_registers_q_reg[7][24]_i_40_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.846 r  alum/divider/D_registers_q_reg[7][24]_i_30/CO[3]
                         net (fo=1, routed)           0.000    31.846    alum/divider/D_registers_q_reg[7][24]_i_30_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.963 r  alum/divider/D_registers_q_reg[7][24]_i_20/CO[3]
                         net (fo=1, routed)           0.000    31.963    alum/divider/D_registers_q_reg[7][24]_i_20_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.120 r  alum/divider/D_registers_q_reg[7][24]_i_11/CO[1]
                         net (fo=36, routed)          1.038    33.158    alum/divider/d0[24]
    SLICE_X45Y5          LUT3 (Prop_lut3_I0_O)        0.332    33.490 r  alum/divider/D_registers_q[7][20]_i_297/O
                         net (fo=1, routed)           0.000    33.490    alum/divider/D_registers_q[7][20]_i_297_n_0
    SLICE_X45Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.040 r  alum/divider/D_registers_q_reg[7][20]_i_248/CO[3]
                         net (fo=1, routed)           0.000    34.040    alum/divider/D_registers_q_reg[7][20]_i_248_n_0
    SLICE_X45Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.154 r  alum/divider/D_registers_q_reg[7][20]_i_202/CO[3]
                         net (fo=1, routed)           0.000    34.154    alum/divider/D_registers_q_reg[7][20]_i_202_n_0
    SLICE_X45Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.268 r  alum/divider/D_registers_q_reg[7][20]_i_164/CO[3]
                         net (fo=1, routed)           0.000    34.268    alum/divider/D_registers_q_reg[7][20]_i_164_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.382 r  alum/divider/D_registers_q_reg[7][20]_i_131/CO[3]
                         net (fo=1, routed)           0.000    34.382    alum/divider/D_registers_q_reg[7][20]_i_131_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.496 r  alum/divider/D_registers_q_reg[7][20]_i_101/CO[3]
                         net (fo=1, routed)           0.000    34.496    alum/divider/D_registers_q_reg[7][20]_i_101_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.610 r  alum/divider/D_registers_q_reg[7][20]_i_74/CO[3]
                         net (fo=1, routed)           0.000    34.610    alum/divider/D_registers_q_reg[7][20]_i_74_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.724 r  alum/divider/D_registers_q_reg[7][23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    34.724    alum/divider/D_registers_q_reg[7][23]_i_33_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.838 r  alum/divider/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    34.838    alum/divider/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.995 r  alum/divider/D_registers_q_reg[7][23]_i_13/CO[1]
                         net (fo=36, routed)          0.993    35.988    alum/divider/d0[23]
    SLICE_X46Y5          LUT3 (Prop_lut3_I0_O)        0.329    36.317 r  alum/divider/D_registers_q[7][20]_i_294/O
                         net (fo=1, routed)           0.000    36.317    alum/divider/D_registers_q[7][20]_i_294_n_0
    SLICE_X46Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    36.850 r  alum/divider/D_registers_q_reg[7][20]_i_243/CO[3]
                         net (fo=1, routed)           0.000    36.850    alum/divider/D_registers_q_reg[7][20]_i_243_n_0
    SLICE_X46Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.967 r  alum/divider/D_registers_q_reg[7][20]_i_197/CO[3]
                         net (fo=1, routed)           0.000    36.967    alum/divider/D_registers_q_reg[7][20]_i_197_n_0
    SLICE_X46Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.084 r  alum/divider/D_registers_q_reg[7][20]_i_159/CO[3]
                         net (fo=1, routed)           0.000    37.084    alum/divider/D_registers_q_reg[7][20]_i_159_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.201 r  alum/divider/D_registers_q_reg[7][20]_i_126/CO[3]
                         net (fo=1, routed)           0.000    37.201    alum/divider/D_registers_q_reg[7][20]_i_126_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.318 r  alum/divider/D_registers_q_reg[7][20]_i_96/CO[3]
                         net (fo=1, routed)           0.000    37.318    alum/divider/D_registers_q_reg[7][20]_i_96_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.435 r  alum/divider/D_registers_q_reg[7][20]_i_69/CO[3]
                         net (fo=1, routed)           0.000    37.435    alum/divider/D_registers_q_reg[7][20]_i_69_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.552 r  alum/divider/D_registers_q_reg[7][20]_i_48/CO[3]
                         net (fo=1, routed)           0.000    37.552    alum/divider/D_registers_q_reg[7][20]_i_48_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.669 r  alum/divider/D_registers_q_reg[7][22]_i_21/CO[3]
                         net (fo=1, routed)           0.000    37.669    alum/divider/D_registers_q_reg[7][22]_i_21_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.826 r  alum/divider/D_registers_q_reg[7][22]_i_13/CO[1]
                         net (fo=36, routed)          1.216    39.042    alum/divider/d0[22]
    SLICE_X50Y5          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    39.845 r  alum/divider/D_registers_q_reg[7][20]_i_238/CO[3]
                         net (fo=1, routed)           0.000    39.845    alum/divider/D_registers_q_reg[7][20]_i_238_n_0
    SLICE_X50Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.962 r  alum/divider/D_registers_q_reg[7][20]_i_192/CO[3]
                         net (fo=1, routed)           0.000    39.962    alum/divider/D_registers_q_reg[7][20]_i_192_n_0
    SLICE_X50Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.079 r  alum/divider/D_registers_q_reg[7][20]_i_154/CO[3]
                         net (fo=1, routed)           0.000    40.079    alum/divider/D_registers_q_reg[7][20]_i_154_n_0
    SLICE_X50Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.196 r  alum/divider/D_registers_q_reg[7][20]_i_121/CO[3]
                         net (fo=1, routed)           0.000    40.196    alum/divider/D_registers_q_reg[7][20]_i_121_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.313 r  alum/divider/D_registers_q_reg[7][20]_i_91/CO[3]
                         net (fo=1, routed)           0.000    40.313    alum/divider/D_registers_q_reg[7][20]_i_91_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.430 r  alum/divider/D_registers_q_reg[7][20]_i_64/CO[3]
                         net (fo=1, routed)           0.000    40.430    alum/divider/D_registers_q_reg[7][20]_i_64_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.547 r  alum/divider/D_registers_q_reg[7][20]_i_43/CO[3]
                         net (fo=1, routed)           0.000    40.547    alum/divider/D_registers_q_reg[7][20]_i_43_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.664 r  alum/divider/D_registers_q_reg[7][20]_i_28/CO[3]
                         net (fo=1, routed)           0.000    40.664    alum/divider/D_registers_q_reg[7][20]_i_28_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.821 r  alum/divider/D_registers_q_reg[7][21]_i_12/CO[1]
                         net (fo=36, routed)          0.905    41.726    alum/divider/d0[21]
    SLICE_X49Y9          LUT3 (Prop_lut3_I0_O)        0.332    42.058 r  alum/divider/D_registers_q[7][20]_i_287/O
                         net (fo=1, routed)           0.000    42.058    alum/divider/D_registers_q[7][20]_i_287_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.608 r  alum/divider/D_registers_q_reg[7][20]_i_237/CO[3]
                         net (fo=1, routed)           0.000    42.608    alum/divider/D_registers_q_reg[7][20]_i_237_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.722 r  alum/divider/D_registers_q_reg[7][20]_i_191/CO[3]
                         net (fo=1, routed)           0.000    42.722    alum/divider/D_registers_q_reg[7][20]_i_191_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.836 r  alum/divider/D_registers_q_reg[7][20]_i_153/CO[3]
                         net (fo=1, routed)           0.000    42.836    alum/divider/D_registers_q_reg[7][20]_i_153_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.950 r  alum/divider/D_registers_q_reg[7][20]_i_120/CO[3]
                         net (fo=1, routed)           0.000    42.950    alum/divider/D_registers_q_reg[7][20]_i_120_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.064 r  alum/divider/D_registers_q_reg[7][20]_i_90/CO[3]
                         net (fo=1, routed)           0.000    43.064    alum/divider/D_registers_q_reg[7][20]_i_90_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.178 r  alum/divider/D_registers_q_reg[7][20]_i_63/CO[3]
                         net (fo=1, routed)           0.000    43.178    alum/divider/D_registers_q_reg[7][20]_i_63_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.292 r  alum/divider/D_registers_q_reg[7][20]_i_42/CO[3]
                         net (fo=1, routed)           0.000    43.292    alum/divider/D_registers_q_reg[7][20]_i_42_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.406 r  alum/divider/D_registers_q_reg[7][20]_i_27/CO[3]
                         net (fo=1, routed)           0.000    43.406    alum/divider/D_registers_q_reg[7][20]_i_27_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.563 r  alum/divider/D_registers_q_reg[7][20]_i_10/CO[1]
                         net (fo=36, routed)          0.868    44.431    alum/divider/d0[20]
    SLICE_X48Y13         LUT3 (Prop_lut3_I0_O)        0.329    44.760 r  alum/divider/D_registers_q[7][19]_i_59/O
                         net (fo=1, routed)           0.000    44.760    alum/divider/D_registers_q[7][19]_i_59_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.310 r  alum/divider/D_registers_q_reg[7][19]_i_52/CO[3]
                         net (fo=1, routed)           0.000    45.310    alum/divider/D_registers_q_reg[7][19]_i_52_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.424 r  alum/divider/D_registers_q_reg[7][19]_i_47/CO[3]
                         net (fo=1, routed)           0.000    45.424    alum/divider/D_registers_q_reg[7][19]_i_47_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.538 r  alum/divider/D_registers_q_reg[7][19]_i_42/CO[3]
                         net (fo=1, routed)           0.000    45.538    alum/divider/D_registers_q_reg[7][19]_i_42_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.652 r  alum/divider/D_registers_q_reg[7][19]_i_37/CO[3]
                         net (fo=1, routed)           0.000    45.652    alum/divider/D_registers_q_reg[7][19]_i_37_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.766 r  alum/divider/D_registers_q_reg[7][19]_i_32/CO[3]
                         net (fo=1, routed)           0.000    45.766    alum/divider/D_registers_q_reg[7][19]_i_32_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.880 r  alum/divider/D_registers_q_reg[7][19]_i_27/CO[3]
                         net (fo=1, routed)           0.000    45.880    alum/divider/D_registers_q_reg[7][19]_i_27_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.994 r  alum/divider/D_registers_q_reg[7][19]_i_22/CO[3]
                         net (fo=1, routed)           0.000    45.994    alum/divider/D_registers_q_reg[7][19]_i_22_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.108 r  alum/divider/D_registers_q_reg[7][19]_i_18/CO[3]
                         net (fo=1, routed)           0.000    46.108    alum/divider/D_registers_q_reg[7][19]_i_18_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.265 r  alum/divider/D_registers_q_reg[7][19]_i_11/CO[1]
                         net (fo=36, routed)          1.031    47.296    alum/divider/d0[19]
    SLICE_X47Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    48.081 r  alum/divider/D_registers_q_reg[7][18]_i_91/CO[3]
                         net (fo=1, routed)           0.000    48.081    alum/divider/D_registers_q_reg[7][18]_i_91_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.195 r  alum/divider/D_registers_q_reg[7][18]_i_81/CO[3]
                         net (fo=1, routed)           0.000    48.195    alum/divider/D_registers_q_reg[7][18]_i_81_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.309 r  alum/divider/D_registers_q_reg[7][18]_i_74/CO[3]
                         net (fo=1, routed)           0.000    48.309    alum/divider/D_registers_q_reg[7][18]_i_74_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.423 r  alum/divider/D_registers_q_reg[7][18]_i_64/CO[3]
                         net (fo=1, routed)           0.000    48.423    alum/divider/D_registers_q_reg[7][18]_i_64_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.537 r  alum/divider/D_registers_q_reg[7][18]_i_54/CO[3]
                         net (fo=1, routed)           0.000    48.537    alum/divider/D_registers_q_reg[7][18]_i_54_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.651 r  alum/divider/D_registers_q_reg[7][18]_i_47/CO[3]
                         net (fo=1, routed)           0.000    48.651    alum/divider/D_registers_q_reg[7][18]_i_47_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.765 r  alum/divider/D_registers_q_reg[7][18]_i_35/CO[3]
                         net (fo=1, routed)           0.000    48.765    alum/divider/D_registers_q_reg[7][18]_i_35_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.879 r  alum/divider/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    48.879    alum/divider/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.036 r  alum/divider/D_registers_q_reg[7][18]_i_13/CO[1]
                         net (fo=36, routed)          0.854    49.889    alum/divider/d0[18]
    SLICE_X44Y13         LUT3 (Prop_lut3_I0_O)        0.329    50.218 r  alum/divider/D_registers_q[7][17]_i_101/O
                         net (fo=1, routed)           0.000    50.218    alum/divider/D_registers_q[7][17]_i_101_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.768 r  alum/divider/D_registers_q_reg[7][17]_i_89/CO[3]
                         net (fo=1, routed)           0.000    50.768    alum/divider/D_registers_q_reg[7][17]_i_89_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.882 r  alum/divider/D_registers_q_reg[7][17]_i_82/CO[3]
                         net (fo=1, routed)           0.000    50.882    alum/divider/D_registers_q_reg[7][17]_i_82_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.996 r  alum/divider/D_registers_q_reg[7][17]_i_72/CO[3]
                         net (fo=1, routed)           0.000    50.996    alum/divider/D_registers_q_reg[7][17]_i_72_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.110 r  alum/divider/D_registers_q_reg[7][17]_i_62/CO[3]
                         net (fo=1, routed)           0.000    51.110    alum/divider/D_registers_q_reg[7][17]_i_62_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.224 r  alum/divider/D_registers_q_reg[7][17]_i_55/CO[3]
                         net (fo=1, routed)           0.000    51.224    alum/divider/D_registers_q_reg[7][17]_i_55_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.338 r  alum/divider/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    51.338    alum/divider/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.452 r  alum/divider/D_registers_q_reg[7][17]_i_30/CO[3]
                         net (fo=1, routed)           0.000    51.452    alum/divider/D_registers_q_reg[7][17]_i_30_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.566 r  alum/divider/D_registers_q_reg[7][17]_i_20/CO[3]
                         net (fo=1, routed)           0.000    51.566    alum/divider/D_registers_q_reg[7][17]_i_20_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.723 r  alum/divider/D_registers_q_reg[7][17]_i_12/CO[1]
                         net (fo=36, routed)          0.950    52.673    alum/divider/d0[17]
    SLICE_X43Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    53.458 r  alum/divider/D_registers_q_reg[7][16]_i_124/CO[3]
                         net (fo=1, routed)           0.000    53.458    alum/divider/D_registers_q_reg[7][16]_i_124_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.572 r  alum/divider/D_registers_q_reg[7][16]_i_109/CO[3]
                         net (fo=1, routed)           0.000    53.572    alum/divider/D_registers_q_reg[7][16]_i_109_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.686 r  alum/divider/D_registers_q_reg[7][16]_i_97/CO[3]
                         net (fo=1, routed)           0.000    53.686    alum/divider/D_registers_q_reg[7][16]_i_97_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.800 r  alum/divider/D_registers_q_reg[7][16]_i_85/CO[3]
                         net (fo=1, routed)           0.000    53.800    alum/divider/D_registers_q_reg[7][16]_i_85_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.914 r  alum/divider/D_registers_q_reg[7][16]_i_70/CO[3]
                         net (fo=1, routed)           0.000    53.914    alum/divider/D_registers_q_reg[7][16]_i_70_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.028 r  alum/divider/D_registers_q_reg[7][16]_i_56/CO[3]
                         net (fo=1, routed)           0.000    54.028    alum/divider/D_registers_q_reg[7][16]_i_56_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.142 r  alum/divider/D_registers_q_reg[7][16]_i_38/CO[3]
                         net (fo=1, routed)           0.000    54.142    alum/divider/D_registers_q_reg[7][16]_i_38_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.256 r  alum/divider/D_registers_q_reg[7][16]_i_23/CO[3]
                         net (fo=1, routed)           0.000    54.256    alum/divider/D_registers_q_reg[7][16]_i_23_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.413 r  alum/divider/D_registers_q_reg[7][16]_i_13/CO[1]
                         net (fo=36, routed)          0.790    55.203    alum/divider/d0[16]
    SLICE_X41Y14         LUT3 (Prop_lut3_I0_O)        0.329    55.532 r  alum/divider/D_registers_q[7][15]_i_62/O
                         net (fo=1, routed)           0.000    55.532    alum/divider/D_registers_q[7][15]_i_62_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.082 r  alum/divider/D_registers_q_reg[7][15]_i_55/CO[3]
                         net (fo=1, routed)           0.000    56.082    alum/divider/D_registers_q_reg[7][15]_i_55_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.196 r  alum/divider/D_registers_q_reg[7][15]_i_50/CO[3]
                         net (fo=1, routed)           0.000    56.196    alum/divider/D_registers_q_reg[7][15]_i_50_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.310 r  alum/divider/D_registers_q_reg[7][15]_i_45/CO[3]
                         net (fo=1, routed)           0.000    56.310    alum/divider/D_registers_q_reg[7][15]_i_45_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.424 r  alum/divider/D_registers_q_reg[7][15]_i_40/CO[3]
                         net (fo=1, routed)           0.000    56.424    alum/divider/D_registers_q_reg[7][15]_i_40_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.538 r  alum/divider/D_registers_q_reg[7][15]_i_35/CO[3]
                         net (fo=1, routed)           0.000    56.538    alum/divider/D_registers_q_reg[7][15]_i_35_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.652 r  alum/divider/D_registers_q_reg[7][15]_i_30/CO[3]
                         net (fo=1, routed)           0.000    56.652    alum/divider/D_registers_q_reg[7][15]_i_30_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.766 r  alum/divider/D_registers_q_reg[7][15]_i_25/CO[3]
                         net (fo=1, routed)           0.000    56.766    alum/divider/D_registers_q_reg[7][15]_i_25_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.880 r  alum/divider/D_registers_q_reg[7][15]_i_19/CO[3]
                         net (fo=1, routed)           0.000    56.880    alum/divider/D_registers_q_reg[7][15]_i_19_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.037 r  alum/divider/D_registers_q_reg[7][15]_i_11/CO[1]
                         net (fo=36, routed)          0.977    58.014    alum/divider/d0[15]
    SLICE_X39Y14         LUT3 (Prop_lut3_I0_O)        0.329    58.343 r  alum/divider/D_registers_q[7][14]_i_121/O
                         net (fo=1, routed)           0.000    58.343    alum/divider/D_registers_q[7][14]_i_121_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    58.893 r  alum/divider/D_registers_q_reg[7][14]_i_107/CO[3]
                         net (fo=1, routed)           0.000    58.893    alum/divider/D_registers_q_reg[7][14]_i_107_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.007 r  alum/divider/D_registers_q_reg[7][14]_i_92/CO[3]
                         net (fo=1, routed)           0.000    59.007    alum/divider/D_registers_q_reg[7][14]_i_92_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.121 r  alum/divider/D_registers_q_reg[7][14]_i_80/CO[3]
                         net (fo=1, routed)           0.000    59.121    alum/divider/D_registers_q_reg[7][14]_i_80_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.235 r  alum/divider/D_registers_q_reg[7][14]_i_68/CO[3]
                         net (fo=1, routed)           0.000    59.235    alum/divider/D_registers_q_reg[7][14]_i_68_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.349 r  alum/divider/D_registers_q_reg[7][14]_i_55/CO[3]
                         net (fo=1, routed)           0.000    59.349    alum/divider/D_registers_q_reg[7][14]_i_55_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.463 r  alum/divider/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    59.463    alum/divider/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.577 r  alum/divider/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    59.577    alum/divider/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.691 r  alum/divider/D_registers_q_reg[7][14]_i_18/CO[3]
                         net (fo=1, routed)           0.000    59.691    alum/divider/D_registers_q_reg[7][14]_i_18_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.848 r  alum/divider/D_registers_q_reg[7][14]_i_10/CO[1]
                         net (fo=36, routed)          0.851    60.700    alum/divider/d0[14]
    SLICE_X38Y15         LUT3 (Prop_lut3_I0_O)        0.329    61.029 r  alum/divider/D_registers_q[7][13]_i_64/O
                         net (fo=1, routed)           0.000    61.029    alum/divider/D_registers_q[7][13]_i_64_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    61.562 r  alum/divider/D_registers_q_reg[7][13]_i_57/CO[3]
                         net (fo=1, routed)           0.000    61.562    alum/divider/D_registers_q_reg[7][13]_i_57_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.679 r  alum/divider/D_registers_q_reg[7][13]_i_52/CO[3]
                         net (fo=1, routed)           0.000    61.679    alum/divider/D_registers_q_reg[7][13]_i_52_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.796 r  alum/divider/D_registers_q_reg[7][13]_i_47/CO[3]
                         net (fo=1, routed)           0.000    61.796    alum/divider/D_registers_q_reg[7][13]_i_47_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.913 r  alum/divider/D_registers_q_reg[7][13]_i_42/CO[3]
                         net (fo=1, routed)           0.000    61.913    alum/divider/D_registers_q_reg[7][13]_i_42_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.030 r  alum/divider/D_registers_q_reg[7][13]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.030    alum/divider/D_registers_q_reg[7][13]_i_37_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.147 r  alum/divider/D_registers_q_reg[7][13]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.147    alum/divider/D_registers_q_reg[7][13]_i_32_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.264 r  alum/divider/D_registers_q_reg[7][13]_i_27/CO[3]
                         net (fo=1, routed)           0.000    62.264    alum/divider/D_registers_q_reg[7][13]_i_27_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.381 r  alum/divider/D_registers_q_reg[7][13]_i_18/CO[3]
                         net (fo=1, routed)           0.000    62.381    alum/divider/D_registers_q_reg[7][13]_i_18_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.538 r  alum/divider/D_registers_q_reg[7][13]_i_10/CO[1]
                         net (fo=36, routed)          1.077    63.615    alum/divider/d0[13]
    SLICE_X36Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    64.403 r  alum/divider/D_registers_q_reg[7][12]_i_82/CO[3]
                         net (fo=1, routed)           0.000    64.403    alum/divider/D_registers_q_reg[7][12]_i_82_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.517 r  alum/divider/D_registers_q_reg[7][12]_i_75/CO[3]
                         net (fo=1, routed)           0.000    64.517    alum/divider/D_registers_q_reg[7][12]_i_75_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.631 r  alum/divider/D_registers_q_reg[7][12]_i_65/CO[3]
                         net (fo=1, routed)           0.000    64.631    alum/divider/D_registers_q_reg[7][12]_i_65_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.745 r  alum/divider/D_registers_q_reg[7][12]_i_53/CO[3]
                         net (fo=1, routed)           0.000    64.745    alum/divider/D_registers_q_reg[7][12]_i_53_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.859 r  alum/divider/D_registers_q_reg[7][12]_i_41/CO[3]
                         net (fo=1, routed)           0.000    64.859    alum/divider/D_registers_q_reg[7][12]_i_41_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.973 r  alum/divider/D_registers_q_reg[7][12]_i_29/CO[3]
                         net (fo=1, routed)           0.000    64.973    alum/divider/D_registers_q_reg[7][12]_i_29_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.087 r  alum/divider/D_registers_q_reg[7][12]_i_22/CO[3]
                         net (fo=1, routed)           0.000    65.087    alum/divider/D_registers_q_reg[7][12]_i_22_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.201 r  alum/divider/D_registers_q_reg[7][12]_i_16/CO[3]
                         net (fo=1, routed)           0.009    65.210    alum/divider/D_registers_q_reg[7][12]_i_16_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.367 r  alum/divider/D_registers_q_reg[7][12]_i_10/CO[1]
                         net (fo=36, routed)          0.805    66.171    alum/divider/d0[12]
    SLICE_X37Y18         LUT3 (Prop_lut3_I0_O)        0.329    66.500 r  alum/divider/D_registers_q[7][11]_i_89/O
                         net (fo=1, routed)           0.000    66.500    alum/divider/D_registers_q[7][11]_i_89_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    67.050 r  alum/divider/D_registers_q_reg[7][11]_i_81/CO[3]
                         net (fo=1, routed)           0.000    67.050    alum/divider/D_registers_q_reg[7][11]_i_81_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.164 r  alum/divider/D_registers_q_reg[7][11]_i_71/CO[3]
                         net (fo=1, routed)           0.000    67.164    alum/divider/D_registers_q_reg[7][11]_i_71_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.278 r  alum/divider/D_registers_q_reg[7][11]_i_61/CO[3]
                         net (fo=1, routed)           0.000    67.278    alum/divider/D_registers_q_reg[7][11]_i_61_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.392 r  alum/divider/D_registers_q_reg[7][11]_i_52/CO[3]
                         net (fo=1, routed)           0.000    67.392    alum/divider/D_registers_q_reg[7][11]_i_52_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.506 r  alum/divider/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    67.506    alum/divider/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.620 r  alum/divider/D_registers_q_reg[7][11]_i_29/CO[3]
                         net (fo=1, routed)           0.000    67.620    alum/divider/D_registers_q_reg[7][11]_i_29_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.734 r  alum/divider/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.009    67.743    alum/divider/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.857 r  alum/divider/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    67.857    alum/divider/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.014 r  alum/divider/D_registers_q_reg[7][11]_i_10/CO[1]
                         net (fo=36, routed)          0.783    68.798    alum/divider/d0[11]
    SLICE_X35Y22         LUT3 (Prop_lut3_I0_O)        0.329    69.127 r  alum/divider/D_registers_q[7][10]_i_87/O
                         net (fo=1, routed)           0.000    69.127    alum/divider/D_registers_q[7][10]_i_87_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    69.677 r  alum/divider/D_registers_q_reg[7][10]_i_80/CO[3]
                         net (fo=1, routed)           0.000    69.677    alum/divider/D_registers_q_reg[7][10]_i_80_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.791 r  alum/divider/D_registers_q_reg[7][10]_i_74/CO[3]
                         net (fo=1, routed)           0.000    69.791    alum/divider/D_registers_q_reg[7][10]_i_74_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.905 r  alum/divider/D_registers_q_reg[7][10]_i_64/CO[3]
                         net (fo=1, routed)           0.009    69.914    alum/divider/D_registers_q_reg[7][10]_i_64_n_0
    SLICE_X35Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.028 r  alum/divider/D_registers_q_reg[7][10]_i_57/CO[3]
                         net (fo=1, routed)           0.000    70.028    alum/divider/D_registers_q_reg[7][10]_i_57_n_0
    SLICE_X35Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.142 r  alum/divider/D_registers_q_reg[7][10]_i_45/CO[3]
                         net (fo=1, routed)           0.000    70.142    alum/divider/D_registers_q_reg[7][10]_i_45_n_0
    SLICE_X35Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.256 r  alum/divider/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    70.256    alum/divider/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X35Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.370 r  alum/divider/D_registers_q_reg[7][10]_i_24/CO[3]
                         net (fo=1, routed)           0.000    70.370    alum/divider/D_registers_q_reg[7][10]_i_24_n_0
    SLICE_X35Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.484 r  alum/divider/D_registers_q_reg[7][10]_i_17/CO[3]
                         net (fo=1, routed)           0.000    70.484    alum/divider/D_registers_q_reg[7][10]_i_17_n_0
    SLICE_X35Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    70.641 r  alum/divider/D_registers_q_reg[7][10]_i_10/CO[1]
                         net (fo=36, routed)          0.856    71.497    alum/divider/d0[10]
    SLICE_X34Y26         LUT3 (Prop_lut3_I0_O)        0.329    71.826 r  alum/divider/D_registers_q[7][1]_i_234/O
                         net (fo=1, routed)           0.000    71.826    alum/divider/D_registers_q[7][1]_i_234_n_0
    SLICE_X34Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    72.359 r  alum/divider/D_registers_q_reg[7][1]_i_203/CO[3]
                         net (fo=1, routed)           0.000    72.359    alum/divider/D_registers_q_reg[7][1]_i_203_n_0
    SLICE_X34Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.476 r  alum/divider/D_registers_q_reg[7][9]_i_68/CO[3]
                         net (fo=1, routed)           0.000    72.476    alum/divider/D_registers_q_reg[7][9]_i_68_n_0
    SLICE_X34Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.593 r  alum/divider/D_registers_q_reg[7][9]_i_62/CO[3]
                         net (fo=1, routed)           0.000    72.593    alum/divider/D_registers_q_reg[7][9]_i_62_n_0
    SLICE_X34Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.710 r  alum/divider/D_registers_q_reg[7][9]_i_52/CO[3]
                         net (fo=1, routed)           0.000    72.710    alum/divider/D_registers_q_reg[7][9]_i_52_n_0
    SLICE_X34Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.827 r  alum/divider/D_registers_q_reg[7][9]_i_42/CO[3]
                         net (fo=1, routed)           0.000    72.827    alum/divider/D_registers_q_reg[7][9]_i_42_n_0
    SLICE_X34Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.944 r  alum/divider/D_registers_q_reg[7][9]_i_33/CO[3]
                         net (fo=1, routed)           0.000    72.944    alum/divider/D_registers_q_reg[7][9]_i_33_n_0
    SLICE_X34Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.061 r  alum/divider/D_registers_q_reg[7][9]_i_24/CO[3]
                         net (fo=1, routed)           0.000    73.061    alum/divider/D_registers_q_reg[7][9]_i_24_n_0
    SLICE_X34Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.178 r  alum/divider/D_registers_q_reg[7][9]_i_18/CO[3]
                         net (fo=1, routed)           0.000    73.178    alum/divider/D_registers_q_reg[7][9]_i_18_n_0
    SLICE_X34Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    73.335 r  alum/divider/D_registers_q_reg[7][9]_i_10/CO[1]
                         net (fo=36, routed)          0.709    74.044    alum/divider/d0[9]
    SLICE_X35Y31         LUT3 (Prop_lut3_I0_O)        0.332    74.376 r  alum/divider/D_registers_q[7][1]_i_231/O
                         net (fo=1, routed)           0.000    74.376    alum/divider/D_registers_q[7][1]_i_231_n_0
    SLICE_X35Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    74.926 r  alum/divider/D_registers_q_reg[7][1]_i_198/CO[3]
                         net (fo=1, routed)           0.000    74.926    alum/divider/D_registers_q_reg[7][1]_i_198_n_0
    SLICE_X35Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.040 r  alum/divider/D_registers_q_reg[7][1]_i_162/CO[3]
                         net (fo=1, routed)           0.000    75.040    alum/divider/D_registers_q_reg[7][1]_i_162_n_0
    SLICE_X35Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.154 r  alum/divider/D_registers_q_reg[7][8]_i_56/CO[3]
                         net (fo=1, routed)           0.000    75.154    alum/divider/D_registers_q_reg[7][8]_i_56_n_0
    SLICE_X35Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.268 r  alum/divider/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    75.268    alum/divider/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X35Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.382 r  alum/divider/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    75.382    alum/divider/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X35Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.496 r  alum/divider/D_registers_q_reg[7][8]_i_34/CO[3]
                         net (fo=1, routed)           0.000    75.496    alum/divider/D_registers_q_reg[7][8]_i_34_n_0
    SLICE_X35Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.610 r  alum/divider/D_registers_q_reg[7][8]_i_26/CO[3]
                         net (fo=1, routed)           0.000    75.610    alum/divider/D_registers_q_reg[7][8]_i_26_n_0
    SLICE_X35Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.724 r  alum/divider/D_registers_q_reg[7][8]_i_17/CO[3]
                         net (fo=1, routed)           0.000    75.724    alum/divider/D_registers_q_reg[7][8]_i_17_n_0
    SLICE_X35Y39         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.881 r  alum/divider/D_registers_q_reg[7][8]_i_11/CO[1]
                         net (fo=36, routed)          0.807    76.688    alum/divider/d0[8]
    SLICE_X36Y35         LUT3 (Prop_lut3_I0_O)        0.329    77.017 r  alum/divider/D_registers_q[7][1]_i_228/O
                         net (fo=1, routed)           0.000    77.017    alum/divider/D_registers_q[7][1]_i_228_n_0
    SLICE_X36Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    77.567 r  alum/divider/D_registers_q_reg[7][1]_i_193/CO[3]
                         net (fo=1, routed)           0.000    77.567    alum/divider/D_registers_q_reg[7][1]_i_193_n_0
    SLICE_X36Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.681 r  alum/divider/D_registers_q_reg[7][1]_i_157/CO[3]
                         net (fo=1, routed)           0.000    77.681    alum/divider/D_registers_q_reg[7][1]_i_157_n_0
    SLICE_X36Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.795 r  alum/divider/D_registers_q_reg[7][1]_i_126/CO[3]
                         net (fo=1, routed)           0.000    77.795    alum/divider/D_registers_q_reg[7][1]_i_126_n_0
    SLICE_X36Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.909 r  alum/divider/D_registers_q_reg[7][7]_i_50/CO[3]
                         net (fo=1, routed)           0.000    77.909    alum/divider/D_registers_q_reg[7][7]_i_50_n_0
    SLICE_X36Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.023 r  alum/divider/D_registers_q_reg[7][7]_i_45/CO[3]
                         net (fo=1, routed)           0.000    78.023    alum/divider/D_registers_q_reg[7][7]_i_45_n_0
    SLICE_X36Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.137 r  alum/divider/D_registers_q_reg[7][7]_i_39/CO[3]
                         net (fo=1, routed)           0.000    78.137    alum/divider/D_registers_q_reg[7][7]_i_39_n_0
    SLICE_X36Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.251 r  alum/divider/D_registers_q_reg[7][7]_i_29/CO[3]
                         net (fo=1, routed)           0.000    78.251    alum/divider/D_registers_q_reg[7][7]_i_29_n_0
    SLICE_X36Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.365 r  alum/divider/D_registers_q_reg[7][7]_i_21/CO[3]
                         net (fo=1, routed)           0.000    78.365    alum/divider/D_registers_q_reg[7][7]_i_21_n_0
    SLICE_X36Y43         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    78.522 r  alum/divider/D_registers_q_reg[7][7]_i_11/CO[1]
                         net (fo=36, routed)          0.906    79.427    alum/divider/d0[7]
    SLICE_X34Y39         LUT3 (Prop_lut3_I0_O)        0.329    79.756 r  alum/divider/D_registers_q[7][1]_i_196/O
                         net (fo=1, routed)           0.000    79.756    alum/divider/D_registers_q[7][1]_i_196_n_0
    SLICE_X34Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    80.289 r  alum/divider/D_registers_q_reg[7][1]_i_152/CO[3]
                         net (fo=1, routed)           0.000    80.289    alum/divider/D_registers_q_reg[7][1]_i_152_n_0
    SLICE_X34Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.406 r  alum/divider/D_registers_q_reg[7][1]_i_121/CO[3]
                         net (fo=1, routed)           0.000    80.406    alum/divider/D_registers_q_reg[7][1]_i_121_n_0
    SLICE_X34Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.523 r  alum/divider/D_registers_q_reg[7][1]_i_95/CO[3]
                         net (fo=1, routed)           0.000    80.523    alum/divider/D_registers_q_reg[7][1]_i_95_n_0
    SLICE_X34Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.640 r  alum/divider/D_registers_q_reg[7][6]_i_42/CO[3]
                         net (fo=1, routed)           0.000    80.640    alum/divider/D_registers_q_reg[7][6]_i_42_n_0
    SLICE_X34Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.757 r  alum/divider/D_registers_q_reg[7][6]_i_37/CO[3]
                         net (fo=1, routed)           0.000    80.757    alum/divider/D_registers_q_reg[7][6]_i_37_n_0
    SLICE_X34Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.874 r  alum/divider/D_registers_q_reg[7][6]_i_27/CO[3]
                         net (fo=1, routed)           0.000    80.874    alum/divider/D_registers_q_reg[7][6]_i_27_n_0
    SLICE_X34Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.991 r  alum/divider/D_registers_q_reg[7][6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    80.991    alum/divider/D_registers_q_reg[7][6]_i_21_n_0
    SLICE_X34Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    81.148 r  alum/divider/D_registers_q_reg[7][6]_i_12/CO[1]
                         net (fo=36, routed)          0.879    82.027    alum/divider/d0[6]
    SLICE_X33Y38         LUT3 (Prop_lut3_I0_O)        0.332    82.359 r  alum/divider/D_registers_q[7][1]_i_222/O
                         net (fo=1, routed)           0.000    82.359    alum/divider/D_registers_q[7][1]_i_222_n_0
    SLICE_X33Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    82.909 r  alum/divider/D_registers_q_reg[7][1]_i_183/CO[3]
                         net (fo=1, routed)           0.000    82.909    alum/divider/D_registers_q_reg[7][1]_i_183_n_0
    SLICE_X33Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.023 r  alum/divider/D_registers_q_reg[7][1]_i_147/CO[3]
                         net (fo=1, routed)           0.000    83.023    alum/divider/D_registers_q_reg[7][1]_i_147_n_0
    SLICE_X33Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.137 r  alum/divider/D_registers_q_reg[7][1]_i_116/CO[3]
                         net (fo=1, routed)           0.000    83.137    alum/divider/D_registers_q_reg[7][1]_i_116_n_0
    SLICE_X33Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.251 r  alum/divider/D_registers_q_reg[7][1]_i_90/CO[3]
                         net (fo=1, routed)           0.000    83.251    alum/divider/D_registers_q_reg[7][1]_i_90_n_0
    SLICE_X33Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.365 r  alum/divider/D_registers_q_reg[7][1]_i_69/CO[3]
                         net (fo=1, routed)           0.000    83.365    alum/divider/D_registers_q_reg[7][1]_i_69_n_0
    SLICE_X33Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.479 r  alum/divider/D_registers_q_reg[7][5]_i_32/CO[3]
                         net (fo=1, routed)           0.000    83.479    alum/divider/D_registers_q_reg[7][5]_i_32_n_0
    SLICE_X33Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.593 r  alum/divider/D_registers_q_reg[7][5]_i_26/CO[3]
                         net (fo=1, routed)           0.000    83.593    alum/divider/D_registers_q_reg[7][5]_i_26_n_0
    SLICE_X33Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.707 r  alum/divider/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    83.707    alum/divider/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X33Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.864 r  alum/divider/D_registers_q_reg[7][5]_i_12/CO[1]
                         net (fo=36, routed)          0.827    84.692    alum/divider/d0[5]
    SLICE_X31Y41         LUT3 (Prop_lut3_I0_O)        0.329    85.021 r  alum/divider/D_registers_q[7][1]_i_219/O
                         net (fo=1, routed)           0.000    85.021    alum/divider/D_registers_q[7][1]_i_219_n_0
    SLICE_X31Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    85.571 r  alum/divider/D_registers_q_reg[7][1]_i_178/CO[3]
                         net (fo=1, routed)           0.000    85.571    alum/divider/D_registers_q_reg[7][1]_i_178_n_0
    SLICE_X31Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.685 r  alum/divider/D_registers_q_reg[7][1]_i_142/CO[3]
                         net (fo=1, routed)           0.000    85.685    alum/divider/D_registers_q_reg[7][1]_i_142_n_0
    SLICE_X31Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.799 r  alum/divider/D_registers_q_reg[7][1]_i_111/CO[3]
                         net (fo=1, routed)           0.000    85.799    alum/divider/D_registers_q_reg[7][1]_i_111_n_0
    SLICE_X31Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.913 r  alum/divider/D_registers_q_reg[7][1]_i_85/CO[3]
                         net (fo=1, routed)           0.000    85.913    alum/divider/D_registers_q_reg[7][1]_i_85_n_0
    SLICE_X31Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.027 r  alum/divider/D_registers_q_reg[7][1]_i_64/CO[3]
                         net (fo=1, routed)           0.000    86.027    alum/divider/D_registers_q_reg[7][1]_i_64_n_0
    SLICE_X31Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.141 r  alum/divider/D_registers_q_reg[7][1]_i_48/CO[3]
                         net (fo=1, routed)           0.000    86.141    alum/divider/D_registers_q_reg[7][1]_i_48_n_0
    SLICE_X31Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.255 r  alum/divider/D_registers_q_reg[7][4]_i_25/CO[3]
                         net (fo=1, routed)           0.000    86.255    alum/divider/D_registers_q_reg[7][4]_i_25_n_0
    SLICE_X31Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.369 r  alum/divider/D_registers_q_reg[7][4]_i_16/CO[3]
                         net (fo=1, routed)           0.000    86.369    alum/divider/D_registers_q_reg[7][4]_i_16_n_0
    SLICE_X31Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    86.526 r  alum/divider/D_registers_q_reg[7][4]_i_10/CO[1]
                         net (fo=36, routed)          0.895    87.420    alum/divider/d0[4]
    SLICE_X32Y45         LUT3 (Prop_lut3_I0_O)        0.329    87.749 r  alum/divider/D_registers_q[7][1]_i_181/O
                         net (fo=1, routed)           0.000    87.749    alum/divider/D_registers_q[7][1]_i_181_n_0
    SLICE_X32Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    88.299 r  alum/divider/D_registers_q_reg[7][1]_i_137/CO[3]
                         net (fo=1, routed)           0.000    88.299    alum/divider/D_registers_q_reg[7][1]_i_137_n_0
    SLICE_X32Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.413 r  alum/divider/D_registers_q_reg[7][1]_i_106/CO[3]
                         net (fo=1, routed)           0.000    88.413    alum/divider/D_registers_q_reg[7][1]_i_106_n_0
    SLICE_X32Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.527 r  alum/divider/D_registers_q_reg[7][1]_i_80/CO[3]
                         net (fo=1, routed)           0.000    88.527    alum/divider/D_registers_q_reg[7][1]_i_80_n_0
    SLICE_X32Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.641 r  alum/divider/D_registers_q_reg[7][1]_i_59/CO[3]
                         net (fo=1, routed)           0.000    88.641    alum/divider/D_registers_q_reg[7][1]_i_59_n_0
    SLICE_X32Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.755 r  alum/divider/D_registers_q_reg[7][1]_i_43/CO[3]
                         net (fo=1, routed)           0.001    88.756    alum/divider/D_registers_q_reg[7][1]_i_43_n_0
    SLICE_X32Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.870 r  alum/divider/D_registers_q_reg[7][1]_i_32/CO[3]
                         net (fo=1, routed)           0.000    88.870    alum/divider/D_registers_q_reg[7][1]_i_32_n_0
    SLICE_X32Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.984 r  alum/divider/D_registers_q_reg[7][3]_i_19/CO[3]
                         net (fo=1, routed)           0.000    88.984    alum/divider/D_registers_q_reg[7][3]_i_19_n_0
    SLICE_X32Y52         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    89.141 r  alum/divider/D_registers_q_reg[7][3]_i_13/CO[1]
                         net (fo=36, routed)          0.816    89.958    alum/divider/d0[3]
    SLICE_X33Y47         LUT3 (Prop_lut3_I0_O)        0.329    90.287 r  alum/divider/D_registers_q[7][1]_i_213/O
                         net (fo=1, routed)           0.000    90.287    alum/divider/D_registers_q[7][1]_i_213_n_0
    SLICE_X33Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    90.837 r  alum/divider/D_registers_q_reg[7][1]_i_168/CO[3]
                         net (fo=1, routed)           0.000    90.837    alum/divider/D_registers_q_reg[7][1]_i_168_n_0
    SLICE_X33Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.951 r  alum/divider/D_registers_q_reg[7][1]_i_132/CO[3]
                         net (fo=1, routed)           0.000    90.951    alum/divider/D_registers_q_reg[7][1]_i_132_n_0
    SLICE_X33Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.065 r  alum/divider/D_registers_q_reg[7][1]_i_101/CO[3]
                         net (fo=1, routed)           0.001    91.065    alum/divider/D_registers_q_reg[7][1]_i_101_n_0
    SLICE_X33Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.179 r  alum/divider/D_registers_q_reg[7][1]_i_75/CO[3]
                         net (fo=1, routed)           0.000    91.179    alum/divider/D_registers_q_reg[7][1]_i_75_n_0
    SLICE_X33Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.293 r  alum/divider/D_registers_q_reg[7][1]_i_54/CO[3]
                         net (fo=1, routed)           0.000    91.293    alum/divider/D_registers_q_reg[7][1]_i_54_n_0
    SLICE_X33Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.407 r  alum/divider/D_registers_q_reg[7][1]_i_38/CO[3]
                         net (fo=1, routed)           0.000    91.407    alum/divider/D_registers_q_reg[7][1]_i_38_n_0
    SLICE_X33Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.521 r  alum/divider/D_registers_q_reg[7][1]_i_27/CO[3]
                         net (fo=1, routed)           0.000    91.521    alum/divider/D_registers_q_reg[7][1]_i_27_n_0
    SLICE_X33Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.635 r  alum/divider/D_registers_q_reg[7][1]_i_22/CO[3]
                         net (fo=1, routed)           0.000    91.635    alum/divider/D_registers_q_reg[7][1]_i_22_n_0
    SLICE_X33Y55         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.792 r  alum/divider/D_registers_q_reg[7][2]_i_13/CO[1]
                         net (fo=36, routed)          0.915    92.707    alum/divider/d0[2]
    SLICE_X31Y50         LUT3 (Prop_lut3_I0_O)        0.329    93.036 r  alum/divider/D_registers_q[7][1]_i_210/O
                         net (fo=1, routed)           0.000    93.036    alum/divider/D_registers_q[7][1]_i_210_n_0
    SLICE_X31Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    93.586 r  alum/divider/D_registers_q_reg[7][1]_i_167/CO[3]
                         net (fo=1, routed)           0.000    93.586    alum/divider/D_registers_q_reg[7][1]_i_167_n_0
    SLICE_X31Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.700 r  alum/divider/D_registers_q_reg[7][1]_i_131/CO[3]
                         net (fo=1, routed)           0.000    93.700    alum/divider/D_registers_q_reg[7][1]_i_131_n_0
    SLICE_X31Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.814 r  alum/divider/D_registers_q_reg[7][1]_i_100/CO[3]
                         net (fo=1, routed)           0.000    93.814    alum/divider/D_registers_q_reg[7][1]_i_100_n_0
    SLICE_X31Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.928 r  alum/divider/D_registers_q_reg[7][1]_i_74/CO[3]
                         net (fo=1, routed)           0.000    93.928    alum/divider/D_registers_q_reg[7][1]_i_74_n_0
    SLICE_X31Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.042 r  alum/divider/D_registers_q_reg[7][1]_i_53/CO[3]
                         net (fo=1, routed)           0.000    94.042    alum/divider/D_registers_q_reg[7][1]_i_53_n_0
    SLICE_X31Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.156 r  alum/divider/D_registers_q_reg[7][1]_i_37/CO[3]
                         net (fo=1, routed)           0.000    94.156    alum/divider/D_registers_q_reg[7][1]_i_37_n_0
    SLICE_X31Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.270 r  alum/divider/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000    94.270    alum/divider/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X31Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.384 r  alum/divider/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000    94.384    alum/divider/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X31Y58         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.541 r  alum/divider/D_registers_q_reg[7][1]_i_15/CO[1]
                         net (fo=36, routed)          0.903    95.444    alum/divider/d0[1]
    SLICE_X30Y50         LUT3 (Prop_lut3_I0_O)        0.329    95.773 r  alum/divider/D_registers_q[7][0]_i_65/O
                         net (fo=1, routed)           0.000    95.773    alum/divider/D_registers_q[7][0]_i_65_n_0
    SLICE_X30Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    96.306 r  alum/divider/D_registers_q_reg[7][0]_i_58/CO[3]
                         net (fo=1, routed)           0.000    96.306    alum/divider/D_registers_q_reg[7][0]_i_58_n_0
    SLICE_X30Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.423 r  alum/divider/D_registers_q_reg[7][0]_i_53/CO[3]
                         net (fo=1, routed)           0.000    96.423    alum/divider/D_registers_q_reg[7][0]_i_53_n_0
    SLICE_X30Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.540 r  alum/divider/D_registers_q_reg[7][0]_i_47/CO[3]
                         net (fo=1, routed)           0.000    96.540    alum/divider/D_registers_q_reg[7][0]_i_47_n_0
    SLICE_X30Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.657 r  alum/divider/D_registers_q_reg[7][0]_i_40/CO[3]
                         net (fo=1, routed)           0.000    96.657    alum/divider/D_registers_q_reg[7][0]_i_40_n_0
    SLICE_X30Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.774 r  alum/divider/D_registers_q_reg[7][0]_i_33/CO[3]
                         net (fo=1, routed)           0.000    96.774    alum/divider/D_registers_q_reg[7][0]_i_33_n_0
    SLICE_X30Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.891 r  alum/divider/D_registers_q_reg[7][0]_i_27/CO[3]
                         net (fo=1, routed)           0.000    96.891    alum/divider/D_registers_q_reg[7][0]_i_27_n_0
    SLICE_X30Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.008 r  alum/divider/D_registers_q_reg[7][0]_i_21/CO[3]
                         net (fo=1, routed)           0.000    97.008    alum/divider/D_registers_q_reg[7][0]_i_21_n_0
    SLICE_X30Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.125 r  alum/divider/D_registers_q_reg[7][0]_i_17/CO[3]
                         net (fo=1, routed)           0.000    97.125    alum/divider/D_registers_q_reg[7][0]_i_17_n_0
    SLICE_X30Y58         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.282 r  alum/divider/D_registers_q_reg[7][0]_i_14/CO[1]
                         net (fo=1, routed)           1.012    98.294    sm/d0[0]
    SLICE_X30Y37         LUT3 (Prop_lut3_I1_O)        0.332    98.626 r  sm/D_registers_q[7][0]_i_10/O
                         net (fo=1, routed)           0.706    99.331    sm/D_registers_q[7][0]_i_10_n_0
    SLICE_X31Y26         LUT6 (Prop_lut6_I4_O)        0.124    99.455 r  sm/D_registers_q[7][0]_i_6/O
                         net (fo=1, routed)           0.000    99.455    sm/D_registers_q[7][0]_i_6_n_0
    SLICE_X31Y26         MUXF7 (Prop_muxf7_I0_O)      0.238    99.693 r  sm/D_registers_q_reg[7][0]_i_4/O
                         net (fo=1, routed)           0.000    99.693    sm/D_registers_q_reg[7][0]_i_4_n_0
    SLICE_X31Y26         MUXF8 (Prop_muxf8_I0_O)      0.104    99.797 r  sm/D_registers_q_reg[7][0]_i_3/O
                         net (fo=24, routed)          1.053   100.850    sm/D_registers_q_reg[7][0]_i_5_0[0]
    SLICE_X31Y12         LUT5 (Prop_lut5_I1_O)        0.316   101.166 f  sm/D_states_q[2]_i_15/O
                         net (fo=1, routed)           0.566   101.732    sm/D_states_q[2]_i_15_n_0
    SLICE_X32Y12         LUT6 (Prop_lut6_I1_O)        0.124   101.856 f  sm/D_states_q[2]_i_4/O
                         net (fo=3, routed)           0.893   102.749    sm/D_states_q[2]_i_4_n_0
    SLICE_X34Y10         LUT6 (Prop_lut6_I1_O)        0.124   102.873 r  sm/D_states_q[2]_rep_i_1_comp/O
                         net (fo=1, routed)           0.000   102.873    sm/D_states_q[2]_rep_i_1_n_0
    SLICE_X34Y10         FDRE                                         r  sm/D_states_q_reg[2]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         1.442    14.847    sm/clk_IBUF_BUFG
    SLICE_X34Y10         FDRE                                         r  sm/D_states_q_reg[2]_rep/C
                         clock pessimism              0.187    15.034    
                         clock uncertainty           -0.035    14.999    
    SLICE_X34Y10         FDRE (Setup_fdre_C_D)        0.081    15.080    sm/D_states_q_reg[2]_rep
  -------------------------------------------------------------------
                         required time                         15.080    
                         arrival time                        -102.873    
  -------------------------------------------------------------------
                         slack                                -87.793    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sr2/ram/mem_reg_0_3_0_0/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.141ns (32.426%)  route 0.294ns (67.574%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         0.565     1.509    sr2/clk_IBUF_BUFG
    SLICE_X9Y8           FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y8           FDRE (Prop_fdre_C_Q)         0.141     1.650 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.294     1.944    sr2/ram/mem_reg_0_3_0_0/A0
    SLICE_X10Y8          RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         0.835     2.025    sr2/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X10Y8          RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.480     1.545    
    SLICE_X10Y8          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.855    sr2/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.855    
                         arrival time                           1.944    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sr2/ram/mem_reg_0_3_0_0/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.141ns (32.426%)  route 0.294ns (67.574%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         0.565     1.509    sr2/clk_IBUF_BUFG
    SLICE_X9Y8           FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y8           FDRE (Prop_fdre_C_Q)         0.141     1.650 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.294     1.944    sr2/ram/mem_reg_0_3_0_0/A0
    SLICE_X10Y8          RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         0.835     2.025    sr2/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X10Y8          RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.480     1.545    
    SLICE_X10Y8          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.855    sr2/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.855    
                         arrival time                           1.944    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sr2/ram/mem_reg_0_3_1_1/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.141ns (32.426%)  route 0.294ns (67.574%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         0.565     1.509    sr2/clk_IBUF_BUFG
    SLICE_X9Y8           FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y8           FDRE (Prop_fdre_C_Q)         0.141     1.650 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.294     1.944    sr2/ram/mem_reg_0_3_1_1/A0
    SLICE_X10Y8          RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         0.835     2.025    sr2/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X10Y8          RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/DP/CLK
                         clock pessimism             -0.480     1.545    
    SLICE_X10Y8          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.855    sr2/ram/mem_reg_0_3_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.855    
                         arrival time                           1.944    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sr2/ram/mem_reg_0_3_1_1/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.141ns (32.426%)  route 0.294ns (67.574%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         0.565     1.509    sr2/clk_IBUF_BUFG
    SLICE_X9Y8           FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y8           FDRE (Prop_fdre_C_Q)         0.141     1.650 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.294     1.944    sr2/ram/mem_reg_0_3_1_1/A0
    SLICE_X10Y8          RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         0.835     2.025    sr2/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X10Y8          RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/SP/CLK
                         clock pessimism             -0.480     1.545    
    SLICE_X10Y8          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.855    sr2/ram/mem_reg_0_3_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.855    
                         arrival time                           1.944    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sr1/ram/mem_reg_0_3_0_0/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.164ns (36.999%)  route 0.279ns (63.001%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         0.566     1.510    sr1/clk_IBUF_BUFG
    SLICE_X14Y3          FDRE                                         r  sr1/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y3          FDRE (Prop_fdre_C_Q)         0.164     1.674 r  sr1/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.279     1.953    sr1/ram/mem_reg_0_3_0_0/A0
    SLICE_X14Y4          RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         0.836     2.026    sr1/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X14Y4          RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.500     1.526    
    SLICE_X14Y4          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.836    sr1/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.836    
                         arrival time                           1.953    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sr1/ram/mem_reg_0_3_0_0/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.164ns (36.999%)  route 0.279ns (63.001%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         0.566     1.510    sr1/clk_IBUF_BUFG
    SLICE_X14Y3          FDRE                                         r  sr1/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y3          FDRE (Prop_fdre_C_Q)         0.164     1.674 r  sr1/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.279     1.953    sr1/ram/mem_reg_0_3_0_0/A0
    SLICE_X14Y4          RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         0.836     2.026    sr1/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X14Y4          RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.500     1.526    
    SLICE_X14Y4          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.836    sr1/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.836    
                         arrival time                           1.953    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sr1/ram/mem_reg_0_3_1_1/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.164ns (36.999%)  route 0.279ns (63.001%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         0.566     1.510    sr1/clk_IBUF_BUFG
    SLICE_X14Y3          FDRE                                         r  sr1/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y3          FDRE (Prop_fdre_C_Q)         0.164     1.674 r  sr1/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.279     1.953    sr1/ram/mem_reg_0_3_1_1/A0
    SLICE_X14Y4          RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         0.836     2.026    sr1/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X14Y4          RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/DP/CLK
                         clock pessimism             -0.500     1.526    
    SLICE_X14Y4          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.836    sr1/ram/mem_reg_0_3_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.836    
                         arrival time                           1.953    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sr1/ram/mem_reg_0_3_1_1/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.164ns (36.999%)  route 0.279ns (63.001%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         0.566     1.510    sr1/clk_IBUF_BUFG
    SLICE_X14Y3          FDRE                                         r  sr1/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y3          FDRE (Prop_fdre_C_Q)         0.164     1.674 r  sr1/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.279     1.953    sr1/ram/mem_reg_0_3_1_1/A0
    SLICE_X14Y4          RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         0.836     2.026    sr1/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X14Y4          RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/SP/CLK
                         clock pessimism             -0.500     1.526    
    SLICE_X14Y4          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.836    sr1/ram/mem_reg_0_3_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.836    
                         arrival time                           1.953    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sr3/ram/mem_reg_0_3_0_0/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.463ns  (logic 0.141ns (30.425%)  route 0.322ns (69.575%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         0.566     1.510    sr3/clk_IBUF_BUFG
    SLICE_X11Y5          FDRE                                         r  sr3/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y5          FDRE (Prop_fdre_C_Q)         0.141     1.651 r  sr3/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.322     1.973    sr3/ram/mem_reg_0_3_0_0/A0
    SLICE_X10Y4          RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         0.836     2.026    sr3/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X10Y4          RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.500     1.526    
    SLICE_X10Y4          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.836    sr3/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.836    
                         arrival time                           1.973    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sr3/ram/mem_reg_0_3_0_0/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.463ns  (logic 0.141ns (30.425%)  route 0.322ns (69.575%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         0.566     1.510    sr3/clk_IBUF_BUFG
    SLICE_X11Y5          FDRE                                         r  sr3/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y5          FDRE (Prop_fdre_C_Q)         0.141     1.651 r  sr3/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.322     1.973    sr3/ram/mem_reg_0_3_0_0/A0
    SLICE_X10Y4          RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         0.836     2.026    sr3/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X10Y4          RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.500     1.526    
    SLICE_X10Y4          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.836    sr3/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.836    
                         arrival time                           1.973    
  -------------------------------------------------------------------
                         slack                                  0.137    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y0    brams/bram1/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y1    brams/bram2/ram_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X32Y14   L_reg/D_registers_q_reg[0][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X51Y3    L_reg/D_registers_q_reg[0][10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X49Y5    L_reg/D_registers_q_reg[0][11]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X51Y3    L_reg/D_registers_q_reg[0][12]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X51Y7    L_reg/D_registers_q_reg[0][13]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X51Y7    L_reg/D_registers_q_reg[0][14]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X51Y7    L_reg/D_registers_q_reg[0][15]/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X14Y4    sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X14Y4    sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X14Y4    sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X14Y4    sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X14Y4    sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X14Y4    sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X14Y4    sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X14Y4    sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y8    sr2/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y8    sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X14Y4    sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X14Y4    sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X14Y4    sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X14Y4    sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X14Y4    sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X14Y4    sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X14Y4    sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X14Y4    sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y8    sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y8    sr2/ram/mem_reg_0_3_0_0/DP/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        5.309ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.997ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.309ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.260ns  (logic 0.704ns (16.526%)  route 3.556ns (83.474%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         1.563     5.147    sm/clk_IBUF_BUFG
    SLICE_X32Y10         FDSE                                         r  sm/D_states_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y10         FDSE (Prop_fdse_C_Q)         0.456     5.603 r  sm/D_states_q_reg[0]/Q
                         net (fo=150, routed)         1.879     7.482    sm/D_states_q_reg[7]_0[0]
    SLICE_X30Y17         LUT2 (Prop_lut2_I0_O)        0.124     7.606 r  sm/D_stage_q[3]_i_3/O
                         net (fo=3, routed)           0.926     8.532    sm/D_states_q_reg[0]_0
    SLICE_X28Y11         LUT6 (Prop_lut6_I5_O)        0.124     8.656 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.752     9.407    fifo_reset_cond/AS[0]
    SLICE_X14Y10         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         1.448    14.853    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X14Y10         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism              0.259    15.112    
                         clock uncertainty           -0.035    15.077    
    SLICE_X14Y10         FDPE (Recov_fdpe_C_PRE)     -0.361    14.716    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                         14.716    
                         arrival time                          -9.407    
  -------------------------------------------------------------------
                         slack                                  5.309    

Slack (MET) :             5.309ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.260ns  (logic 0.704ns (16.526%)  route 3.556ns (83.474%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         1.563     5.147    sm/clk_IBUF_BUFG
    SLICE_X32Y10         FDSE                                         r  sm/D_states_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y10         FDSE (Prop_fdse_C_Q)         0.456     5.603 r  sm/D_states_q_reg[0]/Q
                         net (fo=150, routed)         1.879     7.482    sm/D_states_q_reg[7]_0[0]
    SLICE_X30Y17         LUT2 (Prop_lut2_I0_O)        0.124     7.606 r  sm/D_stage_q[3]_i_3/O
                         net (fo=3, routed)           0.926     8.532    sm/D_states_q_reg[0]_0
    SLICE_X28Y11         LUT6 (Prop_lut6_I5_O)        0.124     8.656 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.752     9.407    fifo_reset_cond/AS[0]
    SLICE_X14Y10         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         1.448    14.853    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X14Y10         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism              0.259    15.112    
                         clock uncertainty           -0.035    15.077    
    SLICE_X14Y10         FDPE (Recov_fdpe_C_PRE)     -0.361    14.716    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                         14.716    
                         arrival time                          -9.407    
  -------------------------------------------------------------------
                         slack                                  5.309    

Slack (MET) :             5.309ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.260ns  (logic 0.704ns (16.526%)  route 3.556ns (83.474%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         1.563     5.147    sm/clk_IBUF_BUFG
    SLICE_X32Y10         FDSE                                         r  sm/D_states_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y10         FDSE (Prop_fdse_C_Q)         0.456     5.603 r  sm/D_states_q_reg[0]/Q
                         net (fo=150, routed)         1.879     7.482    sm/D_states_q_reg[7]_0[0]
    SLICE_X30Y17         LUT2 (Prop_lut2_I0_O)        0.124     7.606 r  sm/D_stage_q[3]_i_3/O
                         net (fo=3, routed)           0.926     8.532    sm/D_states_q_reg[0]_0
    SLICE_X28Y11         LUT6 (Prop_lut6_I5_O)        0.124     8.656 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.752     9.407    fifo_reset_cond/AS[0]
    SLICE_X14Y10         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         1.448    14.853    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X14Y10         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism              0.259    15.112    
                         clock uncertainty           -0.035    15.077    
    SLICE_X14Y10         FDPE (Recov_fdpe_C_PRE)     -0.361    14.716    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                         14.716    
                         arrival time                          -9.407    
  -------------------------------------------------------------------
                         slack                                  5.309    

Slack (MET) :             5.309ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.260ns  (logic 0.704ns (16.526%)  route 3.556ns (83.474%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         1.563     5.147    sm/clk_IBUF_BUFG
    SLICE_X32Y10         FDSE                                         r  sm/D_states_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y10         FDSE (Prop_fdse_C_Q)         0.456     5.603 r  sm/D_states_q_reg[0]/Q
                         net (fo=150, routed)         1.879     7.482    sm/D_states_q_reg[7]_0[0]
    SLICE_X30Y17         LUT2 (Prop_lut2_I0_O)        0.124     7.606 r  sm/D_stage_q[3]_i_3/O
                         net (fo=3, routed)           0.926     8.532    sm/D_states_q_reg[0]_0
    SLICE_X28Y11         LUT6 (Prop_lut6_I5_O)        0.124     8.656 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.752     9.407    fifo_reset_cond/AS[0]
    SLICE_X14Y10         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         1.448    14.853    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X14Y10         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism              0.259    15.112    
                         clock uncertainty           -0.035    15.077    
    SLICE_X14Y10         FDPE (Recov_fdpe_C_PRE)     -0.361    14.716    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                         14.716    
                         arrival time                          -9.407    
  -------------------------------------------------------------------
                         slack                                  5.309    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.997ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.964ns  (logic 0.186ns (19.301%)  route 0.778ns (80.699%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         0.562     1.506    sm/clk_IBUF_BUFG
    SLICE_X33Y9          FDRE                                         r  sm/D_states_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y9          FDRE (Prop_fdre_C_Q)         0.141     1.647 f  sm/D_states_q_reg[6]/Q
                         net (fo=105, routed)         0.441     2.088    sm/D_states_q[6]
    SLICE_X28Y11         LUT6 (Prop_lut6_I1_O)        0.045     2.133 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.337     2.469    fifo_reset_cond/AS[0]
    SLICE_X14Y10         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         0.834     2.024    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X14Y10         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism             -0.480     1.544    
    SLICE_X14Y10         FDPE (Remov_fdpe_C_PRE)     -0.071     1.473    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.473    
                         arrival time                           2.469    
  -------------------------------------------------------------------
                         slack                                  0.997    

Slack (MET) :             0.997ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.964ns  (logic 0.186ns (19.301%)  route 0.778ns (80.699%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         0.562     1.506    sm/clk_IBUF_BUFG
    SLICE_X33Y9          FDRE                                         r  sm/D_states_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y9          FDRE (Prop_fdre_C_Q)         0.141     1.647 f  sm/D_states_q_reg[6]/Q
                         net (fo=105, routed)         0.441     2.088    sm/D_states_q[6]
    SLICE_X28Y11         LUT6 (Prop_lut6_I1_O)        0.045     2.133 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.337     2.469    fifo_reset_cond/AS[0]
    SLICE_X14Y10         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         0.834     2.024    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X14Y10         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism             -0.480     1.544    
    SLICE_X14Y10         FDPE (Remov_fdpe_C_PRE)     -0.071     1.473    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.473    
                         arrival time                           2.469    
  -------------------------------------------------------------------
                         slack                                  0.997    

Slack (MET) :             0.997ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.964ns  (logic 0.186ns (19.301%)  route 0.778ns (80.699%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         0.562     1.506    sm/clk_IBUF_BUFG
    SLICE_X33Y9          FDRE                                         r  sm/D_states_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y9          FDRE (Prop_fdre_C_Q)         0.141     1.647 f  sm/D_states_q_reg[6]/Q
                         net (fo=105, routed)         0.441     2.088    sm/D_states_q[6]
    SLICE_X28Y11         LUT6 (Prop_lut6_I1_O)        0.045     2.133 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.337     2.469    fifo_reset_cond/AS[0]
    SLICE_X14Y10         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         0.834     2.024    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X14Y10         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism             -0.480     1.544    
    SLICE_X14Y10         FDPE (Remov_fdpe_C_PRE)     -0.071     1.473    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.473    
                         arrival time                           2.469    
  -------------------------------------------------------------------
                         slack                                  0.997    

Slack (MET) :             0.997ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.964ns  (logic 0.186ns (19.301%)  route 0.778ns (80.699%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         0.562     1.506    sm/clk_IBUF_BUFG
    SLICE_X33Y9          FDRE                                         r  sm/D_states_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y9          FDRE (Prop_fdre_C_Q)         0.141     1.647 f  sm/D_states_q_reg[6]/Q
                         net (fo=105, routed)         0.441     2.088    sm/D_states_q[6]
    SLICE_X28Y11         LUT6 (Prop_lut6_I1_O)        0.045     2.133 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.337     2.469    fifo_reset_cond/AS[0]
    SLICE_X14Y10         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         0.834     2.024    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X14Y10         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism             -0.480     1.544    
    SLICE_X14Y10         FDPE (Remov_fdpe_C_PRE)     -0.071     1.473    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.473    
                         arrival time                           2.469    
  -------------------------------------------------------------------
                         slack                                  0.997    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.972ns  (logic 5.041ns (72.308%)  route 1.931ns (27.692%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         1.495     1.495 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           1.931     3.426    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         3.546     6.972 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     6.972    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.510ns (80.671%)  route 0.362ns (19.329%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           0.362     0.625    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     1.872 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     1.872    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay            47 Endpoints
Min Delay            47 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.802ns  (logic 11.111ns (29.392%)  route 26.691ns (70.608%))
  Logic Levels:           32  (CARRY4=7 LUT3=4 LUT4=4 LUT5=6 LUT6=10 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         1.569     5.153    L_reg/clk_IBUF_BUFG
    SLICE_X54Y9          FDRE                                         r  L_reg/D_registers_q_reg[6][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y9          FDRE (Prop_fdre_C_Q)         0.518     5.671 f  L_reg/D_registers_q_reg[6][7]/Q
                         net (fo=19, routed)          1.947     7.618    L_reg/M_sm_timer[7]
    SLICE_X55Y7          LUT5 (Prop_lut5_I0_O)        0.124     7.742 r  L_reg/L_72371715_remainder0_carry__1_i_8__1/O
                         net (fo=1, routed)           0.445     8.187    L_reg/L_72371715_remainder0_carry__1_i_8__1_n_0
    SLICE_X56Y8          LUT6 (Prop_lut6_I5_O)        0.124     8.311 f  L_reg/L_72371715_remainder0_carry__1_i_7__1/O
                         net (fo=5, routed)           1.385     9.696    L_reg/L_72371715_remainder0_carry__1_i_7__1_n_0
    SLICE_X54Y10         LUT3 (Prop_lut3_I2_O)        0.150     9.846 f  L_reg/L_72371715_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.816    10.662    L_reg/L_72371715_remainder0_carry_i_20__1_n_0
    SLICE_X54Y9          LUT5 (Prop_lut5_I4_O)        0.352    11.014 r  L_reg/L_72371715_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.998    12.012    L_reg/L_72371715_remainder0_carry_i_10__1_n_0
    SLICE_X55Y8          LUT4 (Prop_lut4_I1_O)        0.328    12.340 r  L_reg/L_72371715_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.340    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X55Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.890 r  timerseg_driver/decimal_renderer/L_72371715_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.890    timerseg_driver/decimal_renderer/L_72371715_remainder0_carry_n_0
    SLICE_X55Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.224 f  timerseg_driver/decimal_renderer/L_72371715_remainder0_carry__0/O[1]
                         net (fo=6, routed)           1.629    14.853    L_reg/L_72371715_remainder0_3[5]
    SLICE_X58Y11         LUT3 (Prop_lut3_I2_O)        0.303    15.156 f  L_reg/i__carry__0_i_18__1/O
                         net (fo=8, routed)           0.988    16.144    L_reg/i__carry__0_i_18__1_n_0
    SLICE_X58Y12         LUT6 (Prop_lut6_I2_O)        0.124    16.268 f  L_reg/i__carry_i_26__4/O
                         net (fo=1, routed)           0.928    17.196    L_reg/i__carry_i_26__4_n_0
    SLICE_X60Y10         LUT6 (Prop_lut6_I0_O)        0.124    17.320 f  L_reg/i__carry_i_24__4/O
                         net (fo=2, routed)           1.028    18.348    L_reg/i__carry_i_24__4_n_0
    SLICE_X60Y11         LUT5 (Prop_lut5_I2_O)        0.148    18.496 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           0.647    19.143    L_reg/i__carry_i_19__3_n_0
    SLICE_X61Y11         LUT4 (Prop_lut4_I1_O)        0.328    19.471 f  L_reg/i__carry__0_i_11__3/O
                         net (fo=2, routed)           0.953    20.424    L_reg/i__carry__0_i_11__3_n_0
    SLICE_X58Y12         LUT4 (Prop_lut4_I3_O)        0.124    20.548 r  L_reg/i__carry__0_i_2__3/O
                         net (fo=2, routed)           1.423    21.971    L_reg/D_registers_q_reg[6][8]_0[2]
    SLICE_X59Y11         LUT6 (Prop_lut6_I2_O)        0.124    22.095 r  L_reg/i__carry__0_i_6__4/O
                         net (fo=1, routed)           0.000    22.095    timerseg_driver/decimal_renderer/i__carry__0_i_9__3_1[2]
    SLICE_X59Y11         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    22.493 r  timerseg_driver/decimal_renderer/L_72371715_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    22.493    timerseg_driver/decimal_renderer/L_72371715_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X59Y12         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    22.715 f  timerseg_driver/decimal_renderer/L_72371715_remainder0_inferred__0/i__carry__1/O[0]
                         net (fo=4, routed)           0.980    23.695    L_reg/L_72371715_remainder0_inferred__1/i__carry__2_1[0]
    SLICE_X61Y12         LUT5 (Prop_lut5_I2_O)        0.299    23.994 f  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.405    24.399    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X61Y11         LUT5 (Prop_lut5_I0_O)        0.124    24.523 f  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           0.757    25.280    L_reg/i__carry_i_14__1_0
    SLICE_X65Y11         LUT3 (Prop_lut3_I0_O)        0.124    25.404 f  L_reg/i__carry_i_25__3/O
                         net (fo=2, routed)           0.828    26.232    L_reg/i__carry_i_25__3_n_0
    SLICE_X65Y10         LUT6 (Prop_lut6_I0_O)        0.124    26.356 f  L_reg/i__carry_i_20__3/O
                         net (fo=2, routed)           0.664    27.020    L_reg/i__carry_i_20__3_n_0
    SLICE_X64Y10         LUT6 (Prop_lut6_I2_O)        0.124    27.144 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.808    27.951    L_reg/i__carry_i_13__3_n_0
    SLICE_X63Y10         LUT3 (Prop_lut3_I1_O)        0.154    28.105 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           1.004    29.109    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X62Y10         LUT5 (Prop_lut5_I0_O)        0.327    29.436 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    29.436    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X62Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.986 r  timerseg_driver/decimal_renderer/L_72371715_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.986    timerseg_driver/decimal_renderer/L_72371715_remainder0_inferred__1/i__carry_n_0
    SLICE_X62Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.100 r  timerseg_driver/decimal_renderer/L_72371715_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    30.100    timerseg_driver/decimal_renderer/L_72371715_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X62Y12         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    30.322 r  timerseg_driver/decimal_renderer/L_72371715_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.860    31.182    timerseg_driver/decimal_renderer/L_72371715_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X63Y12         LUT6 (Prop_lut6_I1_O)        0.299    31.481 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.433    31.914    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X63Y12         LUT6 (Prop_lut6_I1_O)        0.124    32.038 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.960    32.997    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X63Y9          LUT6 (Prop_lut6_I1_O)        0.124    33.121 f  L_reg/timerseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           0.264    33.386    L_reg/timerseg_OBUF[10]_inst_i_14_n_0
    SLICE_X63Y9          LUT6 (Prop_lut6_I5_O)        0.124    33.510 r  L_reg/timerseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           1.027    34.537    L_reg/timerseg_OBUF[10]_inst_i_4_n_0
    SLICE_X62Y8          LUT4 (Prop_lut4_I3_O)        0.152    34.689 r  L_reg/timerseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           4.516    39.205    timerseg_OBUF[3]
    C1                   OBUF (Prop_obuf_I_O)         3.751    42.955 r  timerseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    42.955    timerseg[3]
    C1                                                                r  timerseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.660ns  (logic 11.121ns (29.529%)  route 26.539ns (70.471%))
  Logic Levels:           32  (CARRY4=7 LUT3=4 LUT4=4 LUT5=6 LUT6=10 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         1.569     5.153    L_reg/clk_IBUF_BUFG
    SLICE_X54Y9          FDRE                                         r  L_reg/D_registers_q_reg[6][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y9          FDRE (Prop_fdre_C_Q)         0.518     5.671 f  L_reg/D_registers_q_reg[6][7]/Q
                         net (fo=19, routed)          1.947     7.618    L_reg/M_sm_timer[7]
    SLICE_X55Y7          LUT5 (Prop_lut5_I0_O)        0.124     7.742 r  L_reg/L_72371715_remainder0_carry__1_i_8__1/O
                         net (fo=1, routed)           0.445     8.187    L_reg/L_72371715_remainder0_carry__1_i_8__1_n_0
    SLICE_X56Y8          LUT6 (Prop_lut6_I5_O)        0.124     8.311 f  L_reg/L_72371715_remainder0_carry__1_i_7__1/O
                         net (fo=5, routed)           1.385     9.696    L_reg/L_72371715_remainder0_carry__1_i_7__1_n_0
    SLICE_X54Y10         LUT3 (Prop_lut3_I2_O)        0.150     9.846 f  L_reg/L_72371715_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.816    10.662    L_reg/L_72371715_remainder0_carry_i_20__1_n_0
    SLICE_X54Y9          LUT5 (Prop_lut5_I4_O)        0.352    11.014 r  L_reg/L_72371715_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.998    12.012    L_reg/L_72371715_remainder0_carry_i_10__1_n_0
    SLICE_X55Y8          LUT4 (Prop_lut4_I1_O)        0.328    12.340 r  L_reg/L_72371715_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.340    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X55Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.890 r  timerseg_driver/decimal_renderer/L_72371715_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.890    timerseg_driver/decimal_renderer/L_72371715_remainder0_carry_n_0
    SLICE_X55Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.224 f  timerseg_driver/decimal_renderer/L_72371715_remainder0_carry__0/O[1]
                         net (fo=6, routed)           1.629    14.853    L_reg/L_72371715_remainder0_3[5]
    SLICE_X58Y11         LUT3 (Prop_lut3_I2_O)        0.303    15.156 f  L_reg/i__carry__0_i_18__1/O
                         net (fo=8, routed)           0.988    16.144    L_reg/i__carry__0_i_18__1_n_0
    SLICE_X58Y12         LUT6 (Prop_lut6_I2_O)        0.124    16.268 f  L_reg/i__carry_i_26__4/O
                         net (fo=1, routed)           0.928    17.196    L_reg/i__carry_i_26__4_n_0
    SLICE_X60Y10         LUT6 (Prop_lut6_I0_O)        0.124    17.320 f  L_reg/i__carry_i_24__4/O
                         net (fo=2, routed)           1.028    18.348    L_reg/i__carry_i_24__4_n_0
    SLICE_X60Y11         LUT5 (Prop_lut5_I2_O)        0.148    18.496 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           0.647    19.143    L_reg/i__carry_i_19__3_n_0
    SLICE_X61Y11         LUT4 (Prop_lut4_I1_O)        0.328    19.471 f  L_reg/i__carry__0_i_11__3/O
                         net (fo=2, routed)           0.953    20.424    L_reg/i__carry__0_i_11__3_n_0
    SLICE_X58Y12         LUT4 (Prop_lut4_I3_O)        0.124    20.548 r  L_reg/i__carry__0_i_2__3/O
                         net (fo=2, routed)           1.423    21.971    L_reg/D_registers_q_reg[6][8]_0[2]
    SLICE_X59Y11         LUT6 (Prop_lut6_I2_O)        0.124    22.095 r  L_reg/i__carry__0_i_6__4/O
                         net (fo=1, routed)           0.000    22.095    timerseg_driver/decimal_renderer/i__carry__0_i_9__3_1[2]
    SLICE_X59Y11         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    22.493 r  timerseg_driver/decimal_renderer/L_72371715_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    22.493    timerseg_driver/decimal_renderer/L_72371715_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X59Y12         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    22.715 f  timerseg_driver/decimal_renderer/L_72371715_remainder0_inferred__0/i__carry__1/O[0]
                         net (fo=4, routed)           0.980    23.695    L_reg/L_72371715_remainder0_inferred__1/i__carry__2_1[0]
    SLICE_X61Y12         LUT5 (Prop_lut5_I2_O)        0.299    23.994 f  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.405    24.399    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X61Y11         LUT5 (Prop_lut5_I0_O)        0.124    24.523 f  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           0.757    25.280    L_reg/i__carry_i_14__1_0
    SLICE_X65Y11         LUT3 (Prop_lut3_I0_O)        0.124    25.404 f  L_reg/i__carry_i_25__3/O
                         net (fo=2, routed)           0.828    26.232    L_reg/i__carry_i_25__3_n_0
    SLICE_X65Y10         LUT6 (Prop_lut6_I0_O)        0.124    26.356 f  L_reg/i__carry_i_20__3/O
                         net (fo=2, routed)           0.664    27.020    L_reg/i__carry_i_20__3_n_0
    SLICE_X64Y10         LUT6 (Prop_lut6_I2_O)        0.124    27.144 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.808    27.951    L_reg/i__carry_i_13__3_n_0
    SLICE_X63Y10         LUT3 (Prop_lut3_I1_O)        0.154    28.105 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           1.004    29.109    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X62Y10         LUT5 (Prop_lut5_I0_O)        0.327    29.436 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    29.436    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X62Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.986 r  timerseg_driver/decimal_renderer/L_72371715_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.986    timerseg_driver/decimal_renderer/L_72371715_remainder0_inferred__1/i__carry_n_0
    SLICE_X62Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.100 r  timerseg_driver/decimal_renderer/L_72371715_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    30.100    timerseg_driver/decimal_renderer/L_72371715_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X62Y12         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    30.322 r  timerseg_driver/decimal_renderer/L_72371715_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.860    31.182    timerseg_driver/decimal_renderer/L_72371715_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X63Y12         LUT6 (Prop_lut6_I1_O)        0.299    31.481 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.433    31.914    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X63Y12         LUT6 (Prop_lut6_I1_O)        0.124    32.038 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.806    32.844    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X63Y11         LUT6 (Prop_lut6_I2_O)        0.124    32.968 r  L_reg/timerseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.295    33.263    L_reg/timerseg_OBUF[10]_inst_i_7_n_0
    SLICE_X63Y10         LUT6 (Prop_lut6_I5_O)        0.124    33.387 r  L_reg/timerseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           0.984    34.371    L_reg/timerseg_OBUF[10]_inst_i_2_n_0
    SLICE_X62Y9          LUT4 (Prop_lut4_I1_O)        0.152    34.523 r  L_reg/timerseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           4.530    39.053    timerseg_OBUF[4]
    A2                   OBUF (Prop_obuf_I_O)         3.761    42.813 r  timerseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    42.813    timerseg[4]
    A2                                                                r  timerseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.396ns  (logic 10.887ns (29.114%)  route 26.509ns (70.886%))
  Logic Levels:           32  (CARRY4=7 LUT3=4 LUT4=4 LUT5=6 LUT6=10 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         1.569     5.153    L_reg/clk_IBUF_BUFG
    SLICE_X54Y9          FDRE                                         r  L_reg/D_registers_q_reg[6][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y9          FDRE (Prop_fdre_C_Q)         0.518     5.671 f  L_reg/D_registers_q_reg[6][7]/Q
                         net (fo=19, routed)          1.947     7.618    L_reg/M_sm_timer[7]
    SLICE_X55Y7          LUT5 (Prop_lut5_I0_O)        0.124     7.742 r  L_reg/L_72371715_remainder0_carry__1_i_8__1/O
                         net (fo=1, routed)           0.445     8.187    L_reg/L_72371715_remainder0_carry__1_i_8__1_n_0
    SLICE_X56Y8          LUT6 (Prop_lut6_I5_O)        0.124     8.311 f  L_reg/L_72371715_remainder0_carry__1_i_7__1/O
                         net (fo=5, routed)           1.385     9.696    L_reg/L_72371715_remainder0_carry__1_i_7__1_n_0
    SLICE_X54Y10         LUT3 (Prop_lut3_I2_O)        0.150     9.846 f  L_reg/L_72371715_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.816    10.662    L_reg/L_72371715_remainder0_carry_i_20__1_n_0
    SLICE_X54Y9          LUT5 (Prop_lut5_I4_O)        0.352    11.014 r  L_reg/L_72371715_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.998    12.012    L_reg/L_72371715_remainder0_carry_i_10__1_n_0
    SLICE_X55Y8          LUT4 (Prop_lut4_I1_O)        0.328    12.340 r  L_reg/L_72371715_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.340    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X55Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.890 r  timerseg_driver/decimal_renderer/L_72371715_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.890    timerseg_driver/decimal_renderer/L_72371715_remainder0_carry_n_0
    SLICE_X55Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.224 f  timerseg_driver/decimal_renderer/L_72371715_remainder0_carry__0/O[1]
                         net (fo=6, routed)           1.629    14.853    L_reg/L_72371715_remainder0_3[5]
    SLICE_X58Y11         LUT3 (Prop_lut3_I2_O)        0.303    15.156 f  L_reg/i__carry__0_i_18__1/O
                         net (fo=8, routed)           0.988    16.144    L_reg/i__carry__0_i_18__1_n_0
    SLICE_X58Y12         LUT6 (Prop_lut6_I2_O)        0.124    16.268 f  L_reg/i__carry_i_26__4/O
                         net (fo=1, routed)           0.928    17.196    L_reg/i__carry_i_26__4_n_0
    SLICE_X60Y10         LUT6 (Prop_lut6_I0_O)        0.124    17.320 f  L_reg/i__carry_i_24__4/O
                         net (fo=2, routed)           1.028    18.348    L_reg/i__carry_i_24__4_n_0
    SLICE_X60Y11         LUT5 (Prop_lut5_I2_O)        0.148    18.496 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           0.647    19.143    L_reg/i__carry_i_19__3_n_0
    SLICE_X61Y11         LUT4 (Prop_lut4_I1_O)        0.328    19.471 f  L_reg/i__carry__0_i_11__3/O
                         net (fo=2, routed)           0.953    20.424    L_reg/i__carry__0_i_11__3_n_0
    SLICE_X58Y12         LUT4 (Prop_lut4_I3_O)        0.124    20.548 r  L_reg/i__carry__0_i_2__3/O
                         net (fo=2, routed)           1.423    21.971    L_reg/D_registers_q_reg[6][8]_0[2]
    SLICE_X59Y11         LUT6 (Prop_lut6_I2_O)        0.124    22.095 r  L_reg/i__carry__0_i_6__4/O
                         net (fo=1, routed)           0.000    22.095    timerseg_driver/decimal_renderer/i__carry__0_i_9__3_1[2]
    SLICE_X59Y11         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    22.493 r  timerseg_driver/decimal_renderer/L_72371715_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    22.493    timerseg_driver/decimal_renderer/L_72371715_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X59Y12         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    22.715 f  timerseg_driver/decimal_renderer/L_72371715_remainder0_inferred__0/i__carry__1/O[0]
                         net (fo=4, routed)           0.980    23.695    L_reg/L_72371715_remainder0_inferred__1/i__carry__2_1[0]
    SLICE_X61Y12         LUT5 (Prop_lut5_I2_O)        0.299    23.994 f  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.405    24.399    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X61Y11         LUT5 (Prop_lut5_I0_O)        0.124    24.523 f  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           0.757    25.280    L_reg/i__carry_i_14__1_0
    SLICE_X65Y11         LUT3 (Prop_lut3_I0_O)        0.124    25.404 f  L_reg/i__carry_i_25__3/O
                         net (fo=2, routed)           0.828    26.232    L_reg/i__carry_i_25__3_n_0
    SLICE_X65Y10         LUT6 (Prop_lut6_I0_O)        0.124    26.356 f  L_reg/i__carry_i_20__3/O
                         net (fo=2, routed)           0.664    27.020    L_reg/i__carry_i_20__3_n_0
    SLICE_X64Y10         LUT6 (Prop_lut6_I2_O)        0.124    27.144 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.808    27.951    L_reg/i__carry_i_13__3_n_0
    SLICE_X63Y10         LUT3 (Prop_lut3_I1_O)        0.154    28.105 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           1.004    29.109    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X62Y10         LUT5 (Prop_lut5_I0_O)        0.327    29.436 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    29.436    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X62Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.986 r  timerseg_driver/decimal_renderer/L_72371715_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.986    timerseg_driver/decimal_renderer/L_72371715_remainder0_inferred__1/i__carry_n_0
    SLICE_X62Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.100 r  timerseg_driver/decimal_renderer/L_72371715_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    30.100    timerseg_driver/decimal_renderer/L_72371715_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X62Y12         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    30.322 r  timerseg_driver/decimal_renderer/L_72371715_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.860    31.182    timerseg_driver/decimal_renderer/L_72371715_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X63Y12         LUT6 (Prop_lut6_I1_O)        0.299    31.481 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.433    31.914    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X63Y12         LUT6 (Prop_lut6_I1_O)        0.124    32.038 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.960    32.997    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X63Y9          LUT6 (Prop_lut6_I1_O)        0.124    33.121 f  L_reg/timerseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           0.264    33.386    L_reg/timerseg_OBUF[10]_inst_i_14_n_0
    SLICE_X63Y9          LUT6 (Prop_lut6_I5_O)        0.124    33.510 r  L_reg/timerseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           1.029    34.539    L_reg/timerseg_OBUF[10]_inst_i_4_n_0
    SLICE_X62Y8          LUT4 (Prop_lut4_I3_O)        0.124    34.663 r  L_reg/timerseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           4.331    38.994    timerseg_OBUF[6]
    C2                   OBUF (Prop_obuf_I_O)         3.555    42.550 r  timerseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    42.550    timerseg[6]
    C2                                                                r  timerseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.254ns  (logic 11.115ns (29.837%)  route 26.139ns (70.163%))
  Logic Levels:           32  (CARRY4=7 LUT3=4 LUT4=4 LUT5=6 LUT6=10 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         1.569     5.153    L_reg/clk_IBUF_BUFG
    SLICE_X54Y9          FDRE                                         r  L_reg/D_registers_q_reg[6][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y9          FDRE (Prop_fdre_C_Q)         0.518     5.671 f  L_reg/D_registers_q_reg[6][7]/Q
                         net (fo=19, routed)          1.947     7.618    L_reg/M_sm_timer[7]
    SLICE_X55Y7          LUT5 (Prop_lut5_I0_O)        0.124     7.742 r  L_reg/L_72371715_remainder0_carry__1_i_8__1/O
                         net (fo=1, routed)           0.445     8.187    L_reg/L_72371715_remainder0_carry__1_i_8__1_n_0
    SLICE_X56Y8          LUT6 (Prop_lut6_I5_O)        0.124     8.311 f  L_reg/L_72371715_remainder0_carry__1_i_7__1/O
                         net (fo=5, routed)           1.385     9.696    L_reg/L_72371715_remainder0_carry__1_i_7__1_n_0
    SLICE_X54Y10         LUT3 (Prop_lut3_I2_O)        0.150     9.846 f  L_reg/L_72371715_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.816    10.662    L_reg/L_72371715_remainder0_carry_i_20__1_n_0
    SLICE_X54Y9          LUT5 (Prop_lut5_I4_O)        0.352    11.014 r  L_reg/L_72371715_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.998    12.012    L_reg/L_72371715_remainder0_carry_i_10__1_n_0
    SLICE_X55Y8          LUT4 (Prop_lut4_I1_O)        0.328    12.340 r  L_reg/L_72371715_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.340    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X55Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.890 r  timerseg_driver/decimal_renderer/L_72371715_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.890    timerseg_driver/decimal_renderer/L_72371715_remainder0_carry_n_0
    SLICE_X55Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.224 f  timerseg_driver/decimal_renderer/L_72371715_remainder0_carry__0/O[1]
                         net (fo=6, routed)           1.629    14.853    L_reg/L_72371715_remainder0_3[5]
    SLICE_X58Y11         LUT3 (Prop_lut3_I2_O)        0.303    15.156 f  L_reg/i__carry__0_i_18__1/O
                         net (fo=8, routed)           0.988    16.144    L_reg/i__carry__0_i_18__1_n_0
    SLICE_X58Y12         LUT6 (Prop_lut6_I2_O)        0.124    16.268 f  L_reg/i__carry_i_26__4/O
                         net (fo=1, routed)           0.928    17.196    L_reg/i__carry_i_26__4_n_0
    SLICE_X60Y10         LUT6 (Prop_lut6_I0_O)        0.124    17.320 f  L_reg/i__carry_i_24__4/O
                         net (fo=2, routed)           1.028    18.348    L_reg/i__carry_i_24__4_n_0
    SLICE_X60Y11         LUT5 (Prop_lut5_I2_O)        0.148    18.496 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           0.647    19.143    L_reg/i__carry_i_19__3_n_0
    SLICE_X61Y11         LUT4 (Prop_lut4_I1_O)        0.328    19.471 f  L_reg/i__carry__0_i_11__3/O
                         net (fo=2, routed)           0.953    20.424    L_reg/i__carry__0_i_11__3_n_0
    SLICE_X58Y12         LUT4 (Prop_lut4_I3_O)        0.124    20.548 r  L_reg/i__carry__0_i_2__3/O
                         net (fo=2, routed)           1.423    21.971    L_reg/D_registers_q_reg[6][8]_0[2]
    SLICE_X59Y11         LUT6 (Prop_lut6_I2_O)        0.124    22.095 r  L_reg/i__carry__0_i_6__4/O
                         net (fo=1, routed)           0.000    22.095    timerseg_driver/decimal_renderer/i__carry__0_i_9__3_1[2]
    SLICE_X59Y11         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    22.493 r  timerseg_driver/decimal_renderer/L_72371715_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    22.493    timerseg_driver/decimal_renderer/L_72371715_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X59Y12         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    22.715 f  timerseg_driver/decimal_renderer/L_72371715_remainder0_inferred__0/i__carry__1/O[0]
                         net (fo=4, routed)           0.980    23.695    L_reg/L_72371715_remainder0_inferred__1/i__carry__2_1[0]
    SLICE_X61Y12         LUT5 (Prop_lut5_I2_O)        0.299    23.994 f  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.405    24.399    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X61Y11         LUT5 (Prop_lut5_I0_O)        0.124    24.523 f  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           0.757    25.280    L_reg/i__carry_i_14__1_0
    SLICE_X65Y11         LUT3 (Prop_lut3_I0_O)        0.124    25.404 f  L_reg/i__carry_i_25__3/O
                         net (fo=2, routed)           0.828    26.232    L_reg/i__carry_i_25__3_n_0
    SLICE_X65Y10         LUT6 (Prop_lut6_I0_O)        0.124    26.356 f  L_reg/i__carry_i_20__3/O
                         net (fo=2, routed)           0.664    27.020    L_reg/i__carry_i_20__3_n_0
    SLICE_X64Y10         LUT6 (Prop_lut6_I2_O)        0.124    27.144 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.808    27.951    L_reg/i__carry_i_13__3_n_0
    SLICE_X63Y10         LUT3 (Prop_lut3_I1_O)        0.154    28.105 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           1.004    29.109    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X62Y10         LUT5 (Prop_lut5_I0_O)        0.327    29.436 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    29.436    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X62Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.986 r  timerseg_driver/decimal_renderer/L_72371715_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.986    timerseg_driver/decimal_renderer/L_72371715_remainder0_inferred__1/i__carry_n_0
    SLICE_X62Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.100 r  timerseg_driver/decimal_renderer/L_72371715_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    30.100    timerseg_driver/decimal_renderer/L_72371715_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X62Y12         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    30.322 f  timerseg_driver/decimal_renderer/L_72371715_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.860    31.182    timerseg_driver/decimal_renderer/L_72371715_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X63Y12         LUT6 (Prop_lut6_I1_O)        0.299    31.481 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.433    31.914    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X63Y12         LUT6 (Prop_lut6_I1_O)        0.124    32.038 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.960    32.997    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X63Y9          LUT6 (Prop_lut6_I1_O)        0.124    33.121 r  L_reg/timerseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           0.264    33.386    L_reg/timerseg_OBUF[10]_inst_i_14_n_0
    SLICE_X63Y9          LUT6 (Prop_lut6_I5_O)        0.124    33.510 f  L_reg/timerseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           1.029    34.539    L_reg/timerseg_OBUF[10]_inst_i_4_n_0
    SLICE_X62Y8          LUT4 (Prop_lut4_I3_O)        0.152    34.691 r  L_reg/timerseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           3.961    38.652    timerseg_OBUF[9]
    F2                   OBUF (Prop_obuf_I_O)         3.755    42.408 r  timerseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    42.408    timerseg[9]
    F2                                                                r  timerseg[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.992ns  (logic 10.885ns (29.426%)  route 26.106ns (70.574%))
  Logic Levels:           32  (CARRY4=7 LUT3=5 LUT4=3 LUT5=6 LUT6=10 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         1.569     5.153    L_reg/clk_IBUF_BUFG
    SLICE_X54Y9          FDRE                                         r  L_reg/D_registers_q_reg[6][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y9          FDRE (Prop_fdre_C_Q)         0.518     5.671 f  L_reg/D_registers_q_reg[6][7]/Q
                         net (fo=19, routed)          1.947     7.618    L_reg/M_sm_timer[7]
    SLICE_X55Y7          LUT5 (Prop_lut5_I0_O)        0.124     7.742 r  L_reg/L_72371715_remainder0_carry__1_i_8__1/O
                         net (fo=1, routed)           0.445     8.187    L_reg/L_72371715_remainder0_carry__1_i_8__1_n_0
    SLICE_X56Y8          LUT6 (Prop_lut6_I5_O)        0.124     8.311 f  L_reg/L_72371715_remainder0_carry__1_i_7__1/O
                         net (fo=5, routed)           1.385     9.696    L_reg/L_72371715_remainder0_carry__1_i_7__1_n_0
    SLICE_X54Y10         LUT3 (Prop_lut3_I2_O)        0.150     9.846 f  L_reg/L_72371715_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.816    10.662    L_reg/L_72371715_remainder0_carry_i_20__1_n_0
    SLICE_X54Y9          LUT5 (Prop_lut5_I4_O)        0.352    11.014 r  L_reg/L_72371715_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.998    12.012    L_reg/L_72371715_remainder0_carry_i_10__1_n_0
    SLICE_X55Y8          LUT4 (Prop_lut4_I1_O)        0.328    12.340 r  L_reg/L_72371715_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.340    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X55Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.890 r  timerseg_driver/decimal_renderer/L_72371715_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.890    timerseg_driver/decimal_renderer/L_72371715_remainder0_carry_n_0
    SLICE_X55Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.224 f  timerseg_driver/decimal_renderer/L_72371715_remainder0_carry__0/O[1]
                         net (fo=6, routed)           1.629    14.853    L_reg/L_72371715_remainder0_3[5]
    SLICE_X58Y11         LUT3 (Prop_lut3_I2_O)        0.303    15.156 f  L_reg/i__carry__0_i_18__1/O
                         net (fo=8, routed)           0.988    16.144    L_reg/i__carry__0_i_18__1_n_0
    SLICE_X58Y12         LUT6 (Prop_lut6_I2_O)        0.124    16.268 f  L_reg/i__carry_i_26__4/O
                         net (fo=1, routed)           0.928    17.196    L_reg/i__carry_i_26__4_n_0
    SLICE_X60Y10         LUT6 (Prop_lut6_I0_O)        0.124    17.320 f  L_reg/i__carry_i_24__4/O
                         net (fo=2, routed)           1.028    18.348    L_reg/i__carry_i_24__4_n_0
    SLICE_X60Y11         LUT5 (Prop_lut5_I2_O)        0.148    18.496 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           0.647    19.143    L_reg/i__carry_i_19__3_n_0
    SLICE_X61Y11         LUT4 (Prop_lut4_I1_O)        0.328    19.471 f  L_reg/i__carry__0_i_11__3/O
                         net (fo=2, routed)           0.953    20.424    L_reg/i__carry__0_i_11__3_n_0
    SLICE_X58Y12         LUT4 (Prop_lut4_I3_O)        0.124    20.548 r  L_reg/i__carry__0_i_2__3/O
                         net (fo=2, routed)           1.423    21.971    L_reg/D_registers_q_reg[6][8]_0[2]
    SLICE_X59Y11         LUT6 (Prop_lut6_I2_O)        0.124    22.095 r  L_reg/i__carry__0_i_6__4/O
                         net (fo=1, routed)           0.000    22.095    timerseg_driver/decimal_renderer/i__carry__0_i_9__3_1[2]
    SLICE_X59Y11         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    22.493 r  timerseg_driver/decimal_renderer/L_72371715_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    22.493    timerseg_driver/decimal_renderer/L_72371715_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X59Y12         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    22.715 f  timerseg_driver/decimal_renderer/L_72371715_remainder0_inferred__0/i__carry__1/O[0]
                         net (fo=4, routed)           0.980    23.695    L_reg/L_72371715_remainder0_inferred__1/i__carry__2_1[0]
    SLICE_X61Y12         LUT5 (Prop_lut5_I2_O)        0.299    23.994 f  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.405    24.399    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X61Y11         LUT5 (Prop_lut5_I0_O)        0.124    24.523 f  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           0.757    25.280    L_reg/i__carry_i_14__1_0
    SLICE_X65Y11         LUT3 (Prop_lut3_I0_O)        0.124    25.404 f  L_reg/i__carry_i_25__3/O
                         net (fo=2, routed)           0.828    26.232    L_reg/i__carry_i_25__3_n_0
    SLICE_X65Y10         LUT6 (Prop_lut6_I0_O)        0.124    26.356 f  L_reg/i__carry_i_20__3/O
                         net (fo=2, routed)           0.664    27.020    L_reg/i__carry_i_20__3_n_0
    SLICE_X64Y10         LUT6 (Prop_lut6_I2_O)        0.124    27.144 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.808    27.951    L_reg/i__carry_i_13__3_n_0
    SLICE_X63Y10         LUT3 (Prop_lut3_I1_O)        0.154    28.105 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           1.004    29.109    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X62Y10         LUT5 (Prop_lut5_I0_O)        0.327    29.436 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    29.436    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X62Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.986 r  timerseg_driver/decimal_renderer/L_72371715_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.986    timerseg_driver/decimal_renderer/L_72371715_remainder0_inferred__1/i__carry_n_0
    SLICE_X62Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.100 r  timerseg_driver/decimal_renderer/L_72371715_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    30.100    timerseg_driver/decimal_renderer/L_72371715_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X62Y12         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    30.322 f  timerseg_driver/decimal_renderer/L_72371715_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.860    31.182    timerseg_driver/decimal_renderer/L_72371715_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X63Y12         LUT6 (Prop_lut6_I1_O)        0.299    31.481 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.433    31.914    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X63Y12         LUT6 (Prop_lut6_I1_O)        0.124    32.038 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.960    32.997    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X63Y9          LUT6 (Prop_lut6_I1_O)        0.124    33.121 r  L_reg/timerseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           0.264    33.386    L_reg/timerseg_OBUF[10]_inst_i_14_n_0
    SLICE_X63Y9          LUT6 (Prop_lut6_I5_O)        0.124    33.510 f  L_reg/timerseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           0.833    34.343    L_reg/timerseg_OBUF[10]_inst_i_4_n_0
    SLICE_X62Y8          LUT3 (Prop_lut3_I2_O)        0.124    34.467 r  L_reg/timerseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           4.125    38.592    timerseg_OBUF[0]
    D1                   OBUF (Prop_obuf_I_O)         3.553    42.145 r  timerseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    42.145    timerseg[0]
    D1                                                                r  timerseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.698ns  (logic 11.788ns (32.121%)  route 24.910ns (67.879%))
  Logic Levels:           31  (CARRY4=6 LUT2=2 LUT3=4 LUT4=4 LUT5=7 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         1.571     5.155    L_reg/clk_IBUF_BUFG
    SLICE_X53Y3          FDRE                                         r  L_reg/D_registers_q_reg[2][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y3          FDRE (Prop_fdre_C_Q)         0.456     5.611 f  L_reg/D_registers_q_reg[2][8]/Q
                         net (fo=18, routed)          2.180     7.791    L_reg/M_sm_pac[8]
    SLICE_X40Y2          LUT2 (Prop_lut2_I0_O)        0.152     7.943 r  L_reg/L_72371715_remainder0_carry_i_26/O
                         net (fo=1, routed)           0.461     8.404    L_reg/L_72371715_remainder0_carry_i_26_n_0
    SLICE_X39Y0          LUT6 (Prop_lut6_I4_O)        0.326     8.730 f  L_reg/L_72371715_remainder0_carry_i_13/O
                         net (fo=8, routed)           1.140     9.871    L_reg/L_72371715_remainder0_carry_i_13_n_0
    SLICE_X40Y0          LUT3 (Prop_lut3_I1_O)        0.152    10.023 f  L_reg/L_72371715_remainder0_carry_i_19/O
                         net (fo=2, routed)           0.682    10.705    L_reg/L_72371715_remainder0_carry_i_19_n_0
    SLICE_X40Y0          LUT5 (Prop_lut5_I3_O)        0.360    11.065 r  L_reg/L_72371715_remainder0_carry_i_10/O
                         net (fo=3, routed)           0.613    11.678    L_reg/L_72371715_remainder0_carry_i_10_n_0
    SLICE_X38Y0          LUT4 (Prop_lut4_I1_O)        0.326    12.004 r  L_reg/L_72371715_remainder0_carry_i_6/O
                         net (fo=1, routed)           0.000    12.004    aseg_driver/decimal_renderer/i__carry_i_6__2[1]
    SLICE_X38Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.537 r  aseg_driver/decimal_renderer/L_72371715_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.537    aseg_driver/decimal_renderer/L_72371715_remainder0_carry_n_0
    SLICE_X38Y1          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.860 r  aseg_driver/decimal_renderer/L_72371715_remainder0_carry__0/O[1]
                         net (fo=6, routed)           1.176    14.036    L_reg/L_72371715_remainder0[5]
    SLICE_X48Y2          LUT3 (Prop_lut3_I2_O)        0.306    14.342 r  L_reg/i__carry__0_i_18/O
                         net (fo=8, routed)           1.228    15.570    L_reg/i__carry__0_i_18_n_0
    SLICE_X45Y0          LUT6 (Prop_lut6_I5_O)        0.124    15.694 r  L_reg/i__carry__1_i_15/O
                         net (fo=1, routed)           0.633    16.327    L_reg/i__carry__1_i_15_n_0
    SLICE_X45Y1          LUT5 (Prop_lut5_I3_O)        0.150    16.477 r  L_reg/i__carry__1_i_9/O
                         net (fo=6, routed)           1.265    17.742    L_reg/i__carry__1_i_9_n_0
    SLICE_X46Y2          LUT5 (Prop_lut5_I4_O)        0.352    18.094 f  L_reg/i__carry_i_19/O
                         net (fo=2, routed)           0.834    18.927    L_reg/i__carry_i_19_n_0
    SLICE_X46Y1          LUT4 (Prop_lut4_I1_O)        0.328    19.255 f  L_reg/i__carry__0_i_11/O
                         net (fo=2, routed)           1.220    20.476    L_reg/i__carry__0_i_11_n_0
    SLICE_X50Y2          LUT4 (Prop_lut4_I3_O)        0.124    20.600 r  L_reg/i__carry__0_i_2/O
                         net (fo=2, routed)           0.591    21.191    L_reg/D_registers_q_reg[2][8]_0[2]
    SLICE_X49Y2          LUT6 (Prop_lut6_I2_O)        0.124    21.315 r  L_reg/i__carry__0_i_6__0/O
                         net (fo=1, routed)           0.000    21.315    aseg_driver/decimal_renderer/i__carry__0_i_9_1[2]
    SLICE_X49Y2          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    21.713 r  aseg_driver/decimal_renderer/L_72371715_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.713    aseg_driver/decimal_renderer/L_72371715_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X49Y3          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.047 r  aseg_driver/decimal_renderer/L_72371715_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.855    22.902    L_reg/L_72371715_remainder0_inferred__1/i__carry__2[1]
    SLICE_X52Y3          LUT5 (Prop_lut5_I4_O)        0.303    23.205 r  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.796    24.000    aseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X52Y2          LUT5 (Prop_lut5_I0_O)        0.124    24.124 r  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           1.073    25.198    aseg_driver/decimal_renderer/L_72371715_remainder0_inferred__0/i__carry__0_0
    SLICE_X53Y0          LUT2 (Prop_lut2_I0_O)        0.124    25.322 r  aseg_driver/decimal_renderer/i__carry_i_26/O
                         net (fo=8, routed)           0.642    25.964    L_reg/i__carry_i_13_0
    SLICE_X52Y1          LUT5 (Prop_lut5_I1_O)        0.150    26.114 r  L_reg/i__carry_i_18/O
                         net (fo=2, routed)           0.700    26.814    L_reg/i__carry_i_18_n_0
    SLICE_X53Y1          LUT6 (Prop_lut6_I5_O)        0.328    27.142 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.600    27.742    L_reg/i__carry_i_13_n_0
    SLICE_X52Y0          LUT3 (Prop_lut3_I1_O)        0.150    27.892 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.660    28.551    L_reg/D_registers_q_reg[2][3]_0[0]
    SLICE_X51Y0          LUT5 (Prop_lut5_I0_O)        0.348    28.899 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    28.899    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X51Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.449 r  aseg_driver/decimal_renderer/L_72371715_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.449    aseg_driver/decimal_renderer/L_72371715_remainder0_inferred__1/i__carry_n_0
    SLICE_X51Y1          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.671 r  aseg_driver/decimal_renderer/L_72371715_remainder0_inferred__1/i__carry__0/O[0]
                         net (fo=1, routed)           0.952    30.623    aseg_driver/decimal_renderer/L_72371715_remainder0_inferred__1/i__carry__0_n_7
    SLICE_X50Y2          LUT6 (Prop_lut6_I2_O)        0.299    30.922 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.607    31.530    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X50Y0          LUT6 (Prop_lut6_I1_O)        0.124    31.654 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.858    32.511    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X48Y0          LUT3 (Prop_lut3_I1_O)        0.124    32.635 r  L_reg/aseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.678    33.313    L_reg/aseg_OBUF[10]_inst_i_10_n_0
    SLICE_X48Y0          LUT6 (Prop_lut6_I4_O)        0.124    33.437 r  L_reg/aseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           1.004    34.441    L_reg/aseg_OBUF[10]_inst_i_3_n_0
    SLICE_X42Y1          LUT4 (Prop_lut4_I1_O)        0.150    34.591 r  L_reg/aseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.463    38.053    aseg_OBUF[3]
    P13                  OBUF (Prop_obuf_I_O)         3.800    41.853 r  aseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    41.853    aseg[3]
    P13                                                               r  aseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.608ns  (logic 10.876ns (29.709%)  route 25.732ns (70.290%))
  Logic Levels:           32  (CARRY4=7 LUT3=4 LUT4=4 LUT5=6 LUT6=10 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         1.569     5.153    L_reg/clk_IBUF_BUFG
    SLICE_X54Y9          FDRE                                         r  L_reg/D_registers_q_reg[6][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y9          FDRE (Prop_fdre_C_Q)         0.518     5.671 f  L_reg/D_registers_q_reg[6][7]/Q
                         net (fo=19, routed)          1.947     7.618    L_reg/M_sm_timer[7]
    SLICE_X55Y7          LUT5 (Prop_lut5_I0_O)        0.124     7.742 r  L_reg/L_72371715_remainder0_carry__1_i_8__1/O
                         net (fo=1, routed)           0.445     8.187    L_reg/L_72371715_remainder0_carry__1_i_8__1_n_0
    SLICE_X56Y8          LUT6 (Prop_lut6_I5_O)        0.124     8.311 f  L_reg/L_72371715_remainder0_carry__1_i_7__1/O
                         net (fo=5, routed)           1.385     9.696    L_reg/L_72371715_remainder0_carry__1_i_7__1_n_0
    SLICE_X54Y10         LUT3 (Prop_lut3_I2_O)        0.150     9.846 f  L_reg/L_72371715_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.816    10.662    L_reg/L_72371715_remainder0_carry_i_20__1_n_0
    SLICE_X54Y9          LUT5 (Prop_lut5_I4_O)        0.352    11.014 r  L_reg/L_72371715_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.998    12.012    L_reg/L_72371715_remainder0_carry_i_10__1_n_0
    SLICE_X55Y8          LUT4 (Prop_lut4_I1_O)        0.328    12.340 r  L_reg/L_72371715_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.340    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X55Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.890 r  timerseg_driver/decimal_renderer/L_72371715_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.890    timerseg_driver/decimal_renderer/L_72371715_remainder0_carry_n_0
    SLICE_X55Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.224 f  timerseg_driver/decimal_renderer/L_72371715_remainder0_carry__0/O[1]
                         net (fo=6, routed)           1.629    14.853    L_reg/L_72371715_remainder0_3[5]
    SLICE_X58Y11         LUT3 (Prop_lut3_I2_O)        0.303    15.156 f  L_reg/i__carry__0_i_18__1/O
                         net (fo=8, routed)           0.988    16.144    L_reg/i__carry__0_i_18__1_n_0
    SLICE_X58Y12         LUT6 (Prop_lut6_I2_O)        0.124    16.268 f  L_reg/i__carry_i_26__4/O
                         net (fo=1, routed)           0.928    17.196    L_reg/i__carry_i_26__4_n_0
    SLICE_X60Y10         LUT6 (Prop_lut6_I0_O)        0.124    17.320 f  L_reg/i__carry_i_24__4/O
                         net (fo=2, routed)           1.028    18.348    L_reg/i__carry_i_24__4_n_0
    SLICE_X60Y11         LUT5 (Prop_lut5_I2_O)        0.148    18.496 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           0.647    19.143    L_reg/i__carry_i_19__3_n_0
    SLICE_X61Y11         LUT4 (Prop_lut4_I1_O)        0.328    19.471 f  L_reg/i__carry__0_i_11__3/O
                         net (fo=2, routed)           0.953    20.424    L_reg/i__carry__0_i_11__3_n_0
    SLICE_X58Y12         LUT4 (Prop_lut4_I3_O)        0.124    20.548 r  L_reg/i__carry__0_i_2__3/O
                         net (fo=2, routed)           1.423    21.971    L_reg/D_registers_q_reg[6][8]_0[2]
    SLICE_X59Y11         LUT6 (Prop_lut6_I2_O)        0.124    22.095 r  L_reg/i__carry__0_i_6__4/O
                         net (fo=1, routed)           0.000    22.095    timerseg_driver/decimal_renderer/i__carry__0_i_9__3_1[2]
    SLICE_X59Y11         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    22.493 r  timerseg_driver/decimal_renderer/L_72371715_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    22.493    timerseg_driver/decimal_renderer/L_72371715_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X59Y12         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    22.715 f  timerseg_driver/decimal_renderer/L_72371715_remainder0_inferred__0/i__carry__1/O[0]
                         net (fo=4, routed)           0.980    23.695    L_reg/L_72371715_remainder0_inferred__1/i__carry__2_1[0]
    SLICE_X61Y12         LUT5 (Prop_lut5_I2_O)        0.299    23.994 f  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.405    24.399    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X61Y11         LUT5 (Prop_lut5_I0_O)        0.124    24.523 f  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           0.757    25.280    L_reg/i__carry_i_14__1_0
    SLICE_X65Y11         LUT3 (Prop_lut3_I0_O)        0.124    25.404 f  L_reg/i__carry_i_25__3/O
                         net (fo=2, routed)           0.828    26.232    L_reg/i__carry_i_25__3_n_0
    SLICE_X65Y10         LUT6 (Prop_lut6_I0_O)        0.124    26.356 f  L_reg/i__carry_i_20__3/O
                         net (fo=2, routed)           0.664    27.020    L_reg/i__carry_i_20__3_n_0
    SLICE_X64Y10         LUT6 (Prop_lut6_I2_O)        0.124    27.144 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.808    27.951    L_reg/i__carry_i_13__3_n_0
    SLICE_X63Y10         LUT3 (Prop_lut3_I1_O)        0.154    28.105 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           1.004    29.109    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X62Y10         LUT5 (Prop_lut5_I0_O)        0.327    29.436 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    29.436    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X62Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.986 r  timerseg_driver/decimal_renderer/L_72371715_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.986    timerseg_driver/decimal_renderer/L_72371715_remainder0_inferred__1/i__carry_n_0
    SLICE_X62Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.100 r  timerseg_driver/decimal_renderer/L_72371715_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    30.100    timerseg_driver/decimal_renderer/L_72371715_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X62Y12         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    30.322 r  timerseg_driver/decimal_renderer/L_72371715_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.860    31.182    timerseg_driver/decimal_renderer/L_72371715_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X63Y12         LUT6 (Prop_lut6_I1_O)        0.299    31.481 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.433    31.914    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X63Y12         LUT6 (Prop_lut6_I1_O)        0.124    32.038 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.960    32.997    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X63Y9          LUT6 (Prop_lut6_I1_O)        0.124    33.121 f  L_reg/timerseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           0.264    33.386    L_reg/timerseg_OBUF[10]_inst_i_14_n_0
    SLICE_X63Y9          LUT6 (Prop_lut6_I5_O)        0.124    33.510 r  L_reg/timerseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           1.027    34.537    L_reg/timerseg_OBUF[10]_inst_i_4_n_0
    SLICE_X62Y8          LUT4 (Prop_lut4_I3_O)        0.124    34.661 r  L_reg/timerseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.557    38.217    timerseg_OBUF[1]
    E2                   OBUF (Prop_obuf_I_O)         3.544    41.762 r  timerseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    41.762    timerseg[1]
    E2                                                                r  timerseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.389ns  (logic 11.741ns (32.265%)  route 24.648ns (67.735%))
  Logic Levels:           31  (CARRY4=6 LUT2=2 LUT3=4 LUT4=4 LUT5=7 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         1.571     5.155    L_reg/clk_IBUF_BUFG
    SLICE_X53Y3          FDRE                                         r  L_reg/D_registers_q_reg[2][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y3          FDRE (Prop_fdre_C_Q)         0.456     5.611 f  L_reg/D_registers_q_reg[2][8]/Q
                         net (fo=18, routed)          2.180     7.791    L_reg/M_sm_pac[8]
    SLICE_X40Y2          LUT2 (Prop_lut2_I0_O)        0.152     7.943 r  L_reg/L_72371715_remainder0_carry_i_26/O
                         net (fo=1, routed)           0.461     8.404    L_reg/L_72371715_remainder0_carry_i_26_n_0
    SLICE_X39Y0          LUT6 (Prop_lut6_I4_O)        0.326     8.730 f  L_reg/L_72371715_remainder0_carry_i_13/O
                         net (fo=8, routed)           1.140     9.871    L_reg/L_72371715_remainder0_carry_i_13_n_0
    SLICE_X40Y0          LUT3 (Prop_lut3_I1_O)        0.152    10.023 f  L_reg/L_72371715_remainder0_carry_i_19/O
                         net (fo=2, routed)           0.682    10.705    L_reg/L_72371715_remainder0_carry_i_19_n_0
    SLICE_X40Y0          LUT5 (Prop_lut5_I3_O)        0.360    11.065 r  L_reg/L_72371715_remainder0_carry_i_10/O
                         net (fo=3, routed)           0.613    11.678    L_reg/L_72371715_remainder0_carry_i_10_n_0
    SLICE_X38Y0          LUT4 (Prop_lut4_I1_O)        0.326    12.004 r  L_reg/L_72371715_remainder0_carry_i_6/O
                         net (fo=1, routed)           0.000    12.004    aseg_driver/decimal_renderer/i__carry_i_6__2[1]
    SLICE_X38Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.537 r  aseg_driver/decimal_renderer/L_72371715_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.537    aseg_driver/decimal_renderer/L_72371715_remainder0_carry_n_0
    SLICE_X38Y1          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.860 r  aseg_driver/decimal_renderer/L_72371715_remainder0_carry__0/O[1]
                         net (fo=6, routed)           1.176    14.036    L_reg/L_72371715_remainder0[5]
    SLICE_X48Y2          LUT3 (Prop_lut3_I2_O)        0.306    14.342 r  L_reg/i__carry__0_i_18/O
                         net (fo=8, routed)           1.228    15.570    L_reg/i__carry__0_i_18_n_0
    SLICE_X45Y0          LUT6 (Prop_lut6_I5_O)        0.124    15.694 r  L_reg/i__carry__1_i_15/O
                         net (fo=1, routed)           0.633    16.327    L_reg/i__carry__1_i_15_n_0
    SLICE_X45Y1          LUT5 (Prop_lut5_I3_O)        0.150    16.477 r  L_reg/i__carry__1_i_9/O
                         net (fo=6, routed)           1.265    17.742    L_reg/i__carry__1_i_9_n_0
    SLICE_X46Y2          LUT5 (Prop_lut5_I4_O)        0.352    18.094 f  L_reg/i__carry_i_19/O
                         net (fo=2, routed)           0.834    18.927    L_reg/i__carry_i_19_n_0
    SLICE_X46Y1          LUT4 (Prop_lut4_I1_O)        0.328    19.255 f  L_reg/i__carry__0_i_11/O
                         net (fo=2, routed)           1.220    20.476    L_reg/i__carry__0_i_11_n_0
    SLICE_X50Y2          LUT4 (Prop_lut4_I3_O)        0.124    20.600 r  L_reg/i__carry__0_i_2/O
                         net (fo=2, routed)           0.591    21.191    L_reg/D_registers_q_reg[2][8]_0[2]
    SLICE_X49Y2          LUT6 (Prop_lut6_I2_O)        0.124    21.315 r  L_reg/i__carry__0_i_6__0/O
                         net (fo=1, routed)           0.000    21.315    aseg_driver/decimal_renderer/i__carry__0_i_9_1[2]
    SLICE_X49Y2          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    21.713 r  aseg_driver/decimal_renderer/L_72371715_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.713    aseg_driver/decimal_renderer/L_72371715_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X49Y3          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.047 r  aseg_driver/decimal_renderer/L_72371715_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.855    22.902    L_reg/L_72371715_remainder0_inferred__1/i__carry__2[1]
    SLICE_X52Y3          LUT5 (Prop_lut5_I4_O)        0.303    23.205 r  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.796    24.000    aseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X52Y2          LUT5 (Prop_lut5_I0_O)        0.124    24.124 r  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           1.073    25.198    aseg_driver/decimal_renderer/L_72371715_remainder0_inferred__0/i__carry__0_0
    SLICE_X53Y0          LUT2 (Prop_lut2_I0_O)        0.124    25.322 r  aseg_driver/decimal_renderer/i__carry_i_26/O
                         net (fo=8, routed)           0.642    25.964    L_reg/i__carry_i_13_0
    SLICE_X52Y1          LUT5 (Prop_lut5_I1_O)        0.150    26.114 r  L_reg/i__carry_i_18/O
                         net (fo=2, routed)           0.700    26.814    L_reg/i__carry_i_18_n_0
    SLICE_X53Y1          LUT6 (Prop_lut6_I5_O)        0.328    27.142 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.600    27.742    L_reg/i__carry_i_13_n_0
    SLICE_X52Y0          LUT3 (Prop_lut3_I1_O)        0.150    27.892 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.660    28.551    L_reg/D_registers_q_reg[2][3]_0[0]
    SLICE_X51Y0          LUT5 (Prop_lut5_I0_O)        0.348    28.899 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    28.899    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X51Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.449 r  aseg_driver/decimal_renderer/L_72371715_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.449    aseg_driver/decimal_renderer/L_72371715_remainder0_inferred__1/i__carry_n_0
    SLICE_X51Y1          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.671 r  aseg_driver/decimal_renderer/L_72371715_remainder0_inferred__1/i__carry__0/O[0]
                         net (fo=1, routed)           0.952    30.623    aseg_driver/decimal_renderer/L_72371715_remainder0_inferred__1/i__carry__0_n_7
    SLICE_X50Y2          LUT6 (Prop_lut6_I2_O)        0.299    30.922 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.607    31.530    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X50Y0          LUT6 (Prop_lut6_I1_O)        0.124    31.654 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.858    32.511    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X48Y0          LUT3 (Prop_lut3_I1_O)        0.124    32.635 r  L_reg/aseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.678    33.313    L_reg/aseg_OBUF[10]_inst_i_10_n_0
    SLICE_X48Y0          LUT6 (Prop_lut6_I4_O)        0.124    33.437 r  L_reg/aseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           0.830    34.267    L_reg/aseg_OBUF[10]_inst_i_3_n_0
    SLICE_X50Y1          LUT4 (Prop_lut4_I1_O)        0.150    34.417 r  L_reg/aseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           3.375    37.792    aseg_OBUF[9]
    P3                   OBUF (Prop_obuf_I_O)         3.753    41.545 r  aseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    41.545    aseg[9]
    P3                                                                r  aseg[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.291ns  (logic 11.681ns (32.187%)  route 24.610ns (67.813%))
  Logic Levels:           31  (CARRY4=6 LUT2=2 LUT3=4 LUT4=4 LUT5=7 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         1.571     5.155    L_reg/clk_IBUF_BUFG
    SLICE_X53Y3          FDRE                                         r  L_reg/D_registers_q_reg[2][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y3          FDRE (Prop_fdre_C_Q)         0.456     5.611 f  L_reg/D_registers_q_reg[2][8]/Q
                         net (fo=18, routed)          2.180     7.791    L_reg/M_sm_pac[8]
    SLICE_X40Y2          LUT2 (Prop_lut2_I0_O)        0.152     7.943 r  L_reg/L_72371715_remainder0_carry_i_26/O
                         net (fo=1, routed)           0.461     8.404    L_reg/L_72371715_remainder0_carry_i_26_n_0
    SLICE_X39Y0          LUT6 (Prop_lut6_I4_O)        0.326     8.730 f  L_reg/L_72371715_remainder0_carry_i_13/O
                         net (fo=8, routed)           1.140     9.871    L_reg/L_72371715_remainder0_carry_i_13_n_0
    SLICE_X40Y0          LUT3 (Prop_lut3_I1_O)        0.152    10.023 f  L_reg/L_72371715_remainder0_carry_i_19/O
                         net (fo=2, routed)           0.682    10.705    L_reg/L_72371715_remainder0_carry_i_19_n_0
    SLICE_X40Y0          LUT5 (Prop_lut5_I3_O)        0.360    11.065 r  L_reg/L_72371715_remainder0_carry_i_10/O
                         net (fo=3, routed)           0.613    11.678    L_reg/L_72371715_remainder0_carry_i_10_n_0
    SLICE_X38Y0          LUT4 (Prop_lut4_I1_O)        0.326    12.004 r  L_reg/L_72371715_remainder0_carry_i_6/O
                         net (fo=1, routed)           0.000    12.004    aseg_driver/decimal_renderer/i__carry_i_6__2[1]
    SLICE_X38Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.537 r  aseg_driver/decimal_renderer/L_72371715_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.537    aseg_driver/decimal_renderer/L_72371715_remainder0_carry_n_0
    SLICE_X38Y1          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.860 r  aseg_driver/decimal_renderer/L_72371715_remainder0_carry__0/O[1]
                         net (fo=6, routed)           1.176    14.036    L_reg/L_72371715_remainder0[5]
    SLICE_X48Y2          LUT3 (Prop_lut3_I2_O)        0.306    14.342 r  L_reg/i__carry__0_i_18/O
                         net (fo=8, routed)           1.228    15.570    L_reg/i__carry__0_i_18_n_0
    SLICE_X45Y0          LUT6 (Prop_lut6_I5_O)        0.124    15.694 r  L_reg/i__carry__1_i_15/O
                         net (fo=1, routed)           0.633    16.327    L_reg/i__carry__1_i_15_n_0
    SLICE_X45Y1          LUT5 (Prop_lut5_I3_O)        0.150    16.477 r  L_reg/i__carry__1_i_9/O
                         net (fo=6, routed)           1.265    17.742    L_reg/i__carry__1_i_9_n_0
    SLICE_X46Y2          LUT5 (Prop_lut5_I4_O)        0.352    18.094 f  L_reg/i__carry_i_19/O
                         net (fo=2, routed)           0.834    18.927    L_reg/i__carry_i_19_n_0
    SLICE_X46Y1          LUT4 (Prop_lut4_I1_O)        0.328    19.255 f  L_reg/i__carry__0_i_11/O
                         net (fo=2, routed)           1.220    20.476    L_reg/i__carry__0_i_11_n_0
    SLICE_X50Y2          LUT4 (Prop_lut4_I3_O)        0.124    20.600 r  L_reg/i__carry__0_i_2/O
                         net (fo=2, routed)           0.591    21.191    L_reg/D_registers_q_reg[2][8]_0[2]
    SLICE_X49Y2          LUT6 (Prop_lut6_I2_O)        0.124    21.315 r  L_reg/i__carry__0_i_6__0/O
                         net (fo=1, routed)           0.000    21.315    aseg_driver/decimal_renderer/i__carry__0_i_9_1[2]
    SLICE_X49Y2          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    21.713 r  aseg_driver/decimal_renderer/L_72371715_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.713    aseg_driver/decimal_renderer/L_72371715_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X49Y3          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.047 r  aseg_driver/decimal_renderer/L_72371715_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.855    22.902    L_reg/L_72371715_remainder0_inferred__1/i__carry__2[1]
    SLICE_X52Y3          LUT5 (Prop_lut5_I4_O)        0.303    23.205 r  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.796    24.000    aseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X52Y2          LUT5 (Prop_lut5_I0_O)        0.124    24.124 r  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           1.073    25.198    aseg_driver/decimal_renderer/L_72371715_remainder0_inferred__0/i__carry__0_0
    SLICE_X53Y0          LUT2 (Prop_lut2_I0_O)        0.124    25.322 r  aseg_driver/decimal_renderer/i__carry_i_26/O
                         net (fo=8, routed)           0.642    25.964    L_reg/i__carry_i_13_0
    SLICE_X52Y1          LUT5 (Prop_lut5_I1_O)        0.150    26.114 r  L_reg/i__carry_i_18/O
                         net (fo=2, routed)           0.700    26.814    L_reg/i__carry_i_18_n_0
    SLICE_X53Y1          LUT6 (Prop_lut6_I5_O)        0.328    27.142 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.600    27.742    L_reg/i__carry_i_13_n_0
    SLICE_X52Y0          LUT3 (Prop_lut3_I1_O)        0.150    27.892 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.660    28.551    L_reg/D_registers_q_reg[2][3]_0[0]
    SLICE_X51Y0          LUT5 (Prop_lut5_I0_O)        0.348    28.899 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    28.899    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X51Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.449 r  aseg_driver/decimal_renderer/L_72371715_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.449    aseg_driver/decimal_renderer/L_72371715_remainder0_inferred__1/i__carry_n_0
    SLICE_X51Y1          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.671 r  aseg_driver/decimal_renderer/L_72371715_remainder0_inferred__1/i__carry__0/O[0]
                         net (fo=1, routed)           0.952    30.623    aseg_driver/decimal_renderer/L_72371715_remainder0_inferred__1/i__carry__0_n_7
    SLICE_X50Y2          LUT6 (Prop_lut6_I2_O)        0.299    30.922 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.607    31.530    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X50Y0          LUT6 (Prop_lut6_I1_O)        0.124    31.654 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.858    32.511    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X48Y0          LUT3 (Prop_lut3_I1_O)        0.124    32.635 r  L_reg/aseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.678    33.313    L_reg/aseg_OBUF[10]_inst_i_10_n_0
    SLICE_X48Y0          LUT6 (Prop_lut6_I4_O)        0.124    33.437 r  L_reg/aseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           0.586    34.023    L_reg/aseg_OBUF[10]_inst_i_3_n_0
    SLICE_X50Y1          LUT4 (Prop_lut4_I0_O)        0.116    34.139 r  L_reg/aseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.580    37.719    aseg_OBUF[4]
    N3                   OBUF (Prop_obuf_I_O)         3.727    41.446 r  aseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    41.446    aseg[4]
    N3                                                                r  aseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.274ns  (logic 10.883ns (30.001%)  route 25.392ns (69.999%))
  Logic Levels:           32  (CARRY4=7 LUT3=4 LUT4=4 LUT5=6 LUT6=10 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         1.569     5.153    L_reg/clk_IBUF_BUFG
    SLICE_X54Y9          FDRE                                         r  L_reg/D_registers_q_reg[6][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y9          FDRE (Prop_fdre_C_Q)         0.518     5.671 f  L_reg/D_registers_q_reg[6][7]/Q
                         net (fo=19, routed)          1.947     7.618    L_reg/M_sm_timer[7]
    SLICE_X55Y7          LUT5 (Prop_lut5_I0_O)        0.124     7.742 r  L_reg/L_72371715_remainder0_carry__1_i_8__1/O
                         net (fo=1, routed)           0.445     8.187    L_reg/L_72371715_remainder0_carry__1_i_8__1_n_0
    SLICE_X56Y8          LUT6 (Prop_lut6_I5_O)        0.124     8.311 f  L_reg/L_72371715_remainder0_carry__1_i_7__1/O
                         net (fo=5, routed)           1.385     9.696    L_reg/L_72371715_remainder0_carry__1_i_7__1_n_0
    SLICE_X54Y10         LUT3 (Prop_lut3_I2_O)        0.150     9.846 f  L_reg/L_72371715_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.816    10.662    L_reg/L_72371715_remainder0_carry_i_20__1_n_0
    SLICE_X54Y9          LUT5 (Prop_lut5_I4_O)        0.352    11.014 r  L_reg/L_72371715_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.998    12.012    L_reg/L_72371715_remainder0_carry_i_10__1_n_0
    SLICE_X55Y8          LUT4 (Prop_lut4_I1_O)        0.328    12.340 r  L_reg/L_72371715_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.340    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X55Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.890 r  timerseg_driver/decimal_renderer/L_72371715_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.890    timerseg_driver/decimal_renderer/L_72371715_remainder0_carry_n_0
    SLICE_X55Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.224 f  timerseg_driver/decimal_renderer/L_72371715_remainder0_carry__0/O[1]
                         net (fo=6, routed)           1.629    14.853    L_reg/L_72371715_remainder0_3[5]
    SLICE_X58Y11         LUT3 (Prop_lut3_I2_O)        0.303    15.156 f  L_reg/i__carry__0_i_18__1/O
                         net (fo=8, routed)           0.988    16.144    L_reg/i__carry__0_i_18__1_n_0
    SLICE_X58Y12         LUT6 (Prop_lut6_I2_O)        0.124    16.268 f  L_reg/i__carry_i_26__4/O
                         net (fo=1, routed)           0.928    17.196    L_reg/i__carry_i_26__4_n_0
    SLICE_X60Y10         LUT6 (Prop_lut6_I0_O)        0.124    17.320 f  L_reg/i__carry_i_24__4/O
                         net (fo=2, routed)           1.028    18.348    L_reg/i__carry_i_24__4_n_0
    SLICE_X60Y11         LUT5 (Prop_lut5_I2_O)        0.148    18.496 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           0.647    19.143    L_reg/i__carry_i_19__3_n_0
    SLICE_X61Y11         LUT4 (Prop_lut4_I1_O)        0.328    19.471 f  L_reg/i__carry__0_i_11__3/O
                         net (fo=2, routed)           0.953    20.424    L_reg/i__carry__0_i_11__3_n_0
    SLICE_X58Y12         LUT4 (Prop_lut4_I3_O)        0.124    20.548 r  L_reg/i__carry__0_i_2__3/O
                         net (fo=2, routed)           1.423    21.971    L_reg/D_registers_q_reg[6][8]_0[2]
    SLICE_X59Y11         LUT6 (Prop_lut6_I2_O)        0.124    22.095 r  L_reg/i__carry__0_i_6__4/O
                         net (fo=1, routed)           0.000    22.095    timerseg_driver/decimal_renderer/i__carry__0_i_9__3_1[2]
    SLICE_X59Y11         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    22.493 r  timerseg_driver/decimal_renderer/L_72371715_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    22.493    timerseg_driver/decimal_renderer/L_72371715_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X59Y12         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    22.715 f  timerseg_driver/decimal_renderer/L_72371715_remainder0_inferred__0/i__carry__1/O[0]
                         net (fo=4, routed)           0.980    23.695    L_reg/L_72371715_remainder0_inferred__1/i__carry__2_1[0]
    SLICE_X61Y12         LUT5 (Prop_lut5_I2_O)        0.299    23.994 f  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.405    24.399    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X61Y11         LUT5 (Prop_lut5_I0_O)        0.124    24.523 f  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           0.757    25.280    L_reg/i__carry_i_14__1_0
    SLICE_X65Y11         LUT3 (Prop_lut3_I0_O)        0.124    25.404 f  L_reg/i__carry_i_25__3/O
                         net (fo=2, routed)           0.828    26.232    L_reg/i__carry_i_25__3_n_0
    SLICE_X65Y10         LUT6 (Prop_lut6_I0_O)        0.124    26.356 f  L_reg/i__carry_i_20__3/O
                         net (fo=2, routed)           0.664    27.020    L_reg/i__carry_i_20__3_n_0
    SLICE_X64Y10         LUT6 (Prop_lut6_I2_O)        0.124    27.144 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.808    27.951    L_reg/i__carry_i_13__3_n_0
    SLICE_X63Y10         LUT3 (Prop_lut3_I1_O)        0.154    28.105 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           1.004    29.109    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X62Y10         LUT5 (Prop_lut5_I0_O)        0.327    29.436 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    29.436    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X62Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.986 r  timerseg_driver/decimal_renderer/L_72371715_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.986    timerseg_driver/decimal_renderer/L_72371715_remainder0_inferred__1/i__carry_n_0
    SLICE_X62Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.100 r  timerseg_driver/decimal_renderer/L_72371715_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    30.100    timerseg_driver/decimal_renderer/L_72371715_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X62Y12         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    30.322 r  timerseg_driver/decimal_renderer/L_72371715_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.860    31.182    timerseg_driver/decimal_renderer/L_72371715_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X63Y12         LUT6 (Prop_lut6_I1_O)        0.299    31.481 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.433    31.914    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X63Y12         LUT6 (Prop_lut6_I1_O)        0.124    32.038 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.806    32.844    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X63Y11         LUT6 (Prop_lut6_I2_O)        0.124    32.968 r  L_reg/timerseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.295    33.263    L_reg/timerseg_OBUF[10]_inst_i_7_n_0
    SLICE_X63Y10         LUT6 (Prop_lut6_I5_O)        0.124    33.387 r  L_reg/timerseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           0.984    34.371    L_reg/timerseg_OBUF[10]_inst_i_2_n_0
    SLICE_X62Y9          LUT4 (Prop_lut4_I0_O)        0.124    34.495 r  L_reg/timerseg_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           3.382    37.877    timerseg_OBUF[10]
    D3                   OBUF (Prop_obuf_I_O)         3.551    41.428 r  timerseg_OBUF[10]_inst/O
                         net (fo=0)                   0.000    41.428    timerseg[10]
    D3                                                                r  timerseg[10] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 display/D_rgb_data_0_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mattop[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.202ns  (logic 1.453ns (66.004%)  route 0.749ns (33.996%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         0.560     1.504    display/clk_IBUF_BUFG
    SLICE_X34Y11         FDRE                                         r  display/D_rgb_data_0_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y11         FDRE (Prop_fdre_C_Q)         0.164     1.668 r  display/D_rgb_data_0_q_reg[1]/Q
                         net (fo=1, routed)           0.749     2.416    mattop_OBUF[1]
    N6                   OBUF (Prop_obuf_I_O)         1.289     3.706 r  mattop_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.706    mattop[1]
    N6                                                                r  mattop[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_sclk_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matclk
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.279ns  (logic 1.432ns (62.850%)  route 0.847ns (37.150%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         0.561     1.505    display/clk_IBUF_BUFG
    SLICE_X34Y9          FDRE                                         r  display/D_sclk_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y9          FDRE (Prop_fdre_C_Q)         0.164     1.669 r  display/D_sclk_q_reg/Q
                         net (fo=1, routed)           0.847     2.515    matclk_OBUF
    T5                   OBUF (Prop_obuf_I_O)         1.268     3.784 r  matclk_OBUF_inst/O
                         net (fo=0)                   0.000     3.784    matclk
    T5                                                                r  matclk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_latch_blank_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matoe
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.324ns  (logic 1.410ns (60.663%)  route 0.914ns (39.337%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         0.559     1.503    display/clk_IBUF_BUFG
    SLICE_X36Y13         FDRE                                         r  display/D_latch_blank_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y13         FDRE (Prop_fdre_C_Q)         0.141     1.644 r  display/D_latch_blank_q_reg[0]/Q
                         net (fo=1, routed)           0.914     2.558    matoe_OBUF
    T8                   OBUF (Prop_obuf_I_O)         1.269     3.827 r  matoe_OBUF_inst/O
                         net (fo=0)                   0.000     3.827    matoe
    T8                                                                r  matoe (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_latch_blank_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matlat
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.377ns  (logic 1.420ns (59.743%)  route 0.957ns (40.257%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         0.562     1.506    display/clk_IBUF_BUFG
    SLICE_X37Y8          FDRE                                         r  display/D_latch_blank_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y8          FDRE (Prop_fdre_C_Q)         0.141     1.647 r  display/D_latch_blank_q_reg[1]/Q
                         net (fo=18, routed)          0.957     2.604    matlat_OBUF
    R6                   OBUF (Prop_obuf_I_O)         1.279     3.883 r  matlat_OBUF_inst/O
                         net (fo=0)                   0.000     3.883    matlat
    R6                                                                r  matlat (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_pixel_idx_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mataddr[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.489ns  (logic 1.430ns (57.448%)  route 1.059ns (42.552%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         0.562     1.506    display/clk_IBUF_BUFG
    SLICE_X50Y14         FDRE                                         r  display/D_pixel_idx_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y14         FDRE (Prop_fdre_C_Q)         0.164     1.670 r  display/D_pixel_idx_q_reg[9]/Q
                         net (fo=3, routed)           1.059     2.729    mataddr_OBUF[3]
    P9                   OBUF (Prop_obuf_I_O)         1.266     3.995 r  mataddr_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.995    mataddr[3]
    P9                                                                r  mataddr[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_pixel_idx_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mataddr[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.510ns  (logic 1.396ns (55.628%)  route 1.114ns (44.372%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         0.562     1.506    display/clk_IBUF_BUFG
    SLICE_X50Y15         FDRE                                         r  display/D_pixel_idx_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y15         FDRE (Prop_fdre_C_Q)         0.164     1.670 r  display/D_pixel_idx_q_reg[6]/Q
                         net (fo=5, routed)           1.114     2.783    mataddr_OBUF[0]
    L2                   OBUF (Prop_obuf_I_O)         1.232     4.016 r  mataddr_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.016    mataddr[0]
    L2                                                                r  mataddr[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_pixel_idx_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mataddr[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.526ns  (logic 1.420ns (56.234%)  route 1.106ns (43.766%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         0.562     1.506    display/clk_IBUF_BUFG
    SLICE_X50Y15         FDRE                                         r  display/D_pixel_idx_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y15         FDRE (Prop_fdre_C_Q)         0.148     1.654 r  display/D_pixel_idx_q_reg[7]/Q
                         net (fo=5, routed)           1.106     2.759    mataddr_OBUF[1]
    K2                   OBUF (Prop_obuf_I_O)         1.272     4.032 r  mataddr_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.032    mataddr[1]
    K2                                                                r  mataddr[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_pixel_idx_q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mataddr[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.598ns  (logic 1.441ns (55.449%)  route 1.157ns (44.551%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         0.562     1.506    display/clk_IBUF_BUFG
    SLICE_X50Y15         FDRE                                         r  display/D_pixel_idx_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y15         FDRE (Prop_fdre_C_Q)         0.164     1.670 r  display/D_pixel_idx_q_reg[8]/Q
                         net (fo=4, routed)           1.157     2.827    mataddr_OBUF[2]
    R8                   OBUF (Prop_obuf_I_O)         1.277     4.104 r  mataddr_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.104    mataddr[2]
    R8                                                                r  mataddr[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_pixel_idx_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mataddr[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.611ns  (logic 1.392ns (53.295%)  route 1.220ns (46.705%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         0.562     1.506    display/clk_IBUF_BUFG
    SLICE_X50Y14         FDRE                                         r  display/D_pixel_idx_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y14         FDRE (Prop_fdre_C_Q)         0.164     1.670 r  display/D_pixel_idx_q_reg[10]/Q
                         net (fo=2, routed)           1.220     2.889    mataddr_OBUF[4]
    J4                   OBUF (Prop_obuf_I_O)         1.228     4.117 r  mataddr_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.117    mataddr[4]
    J4                                                                r  mataddr[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_0_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mattop[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.623ns  (logic 1.343ns (51.181%)  route 1.281ns (48.819%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         0.560     1.504    display/clk_IBUF_BUFG
    SLICE_X35Y11         FDRE                                         r  display/D_rgb_data_0_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y11         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  display/D_rgb_data_0_q_reg[2]/Q
                         net (fo=1, routed)           1.281     2.925    mattop_OBUF[2]
    K5                   OBUF (Prop_obuf_I_O)         1.202     4.127 r  mattop_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.127    mattop[2]
    K5                                                                r  mattop[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_0

Max Delay            11 Endpoints
Min Delay            11 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.235ns  (logic 1.643ns (31.382%)  route 3.592ns (68.618%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           2.623     4.142    reset_cond/butt_reset_IBUF
    SLICE_X30Y4          LUT1 (Prop_lut1_I0_O)        0.124     4.266 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.969     5.235    reset_cond/M_reset_cond_in
    SLICE_X38Y6          FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         1.445     4.850    reset_cond/clk_IBUF_BUFG
    SLICE_X38Y6          FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.192ns  (logic 1.643ns (31.640%)  route 3.550ns (68.360%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.851ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           2.623     4.142    reset_cond/butt_reset_IBUF
    SLICE_X30Y4          LUT1 (Prop_lut1_I0_O)        0.124     4.266 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.927     5.192    reset_cond/M_reset_cond_in
    SLICE_X38Y0          FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         1.446     4.851    reset_cond/clk_IBUF_BUFG
    SLICE_X38Y0          FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.192ns  (logic 1.643ns (31.640%)  route 3.550ns (68.360%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.851ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           2.623     4.142    reset_cond/butt_reset_IBUF
    SLICE_X30Y4          LUT1 (Prop_lut1_I0_O)        0.124     4.266 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.927     5.192    reset_cond/M_reset_cond_in
    SLICE_X38Y0          FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         1.446     4.851    reset_cond/clk_IBUF_BUFG
    SLICE_X38Y0          FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.998ns  (logic 1.643ns (32.871%)  route 3.355ns (67.129%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           2.623     4.142    reset_cond/butt_reset_IBUF
    SLICE_X30Y4          LUT1 (Prop_lut1_I0_O)        0.124     4.266 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.732     4.998    reset_cond/M_reset_cond_in
    SLICE_X37Y5          FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         1.445     4.850    reset_cond/clk_IBUF_BUFG
    SLICE_X37Y5          FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_782494989[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.945ns  (logic 1.534ns (38.896%)  route 2.410ns (61.104%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.851ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P10                                               0.000     0.000 r  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           2.410     3.945    forLoop_idx_0_782494989[2].cond_butt_dirs/sync/D[0]
    SLICE_X30Y0          FDRE                                         r  forLoop_idx_0_782494989[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         1.446     4.851    forLoop_idx_0_782494989[2].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X30Y0          FDRE                                         r  forLoop_idx_0_782494989[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_782494989[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.776ns  (logic 1.529ns (40.491%)  route 2.247ns (59.509%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P11                                               0.000     0.000 r  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    P11                  IBUF (Prop_ibuf_I_O)         1.529     1.529 r  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           2.247     3.776    forLoop_idx_0_782494989[3].cond_butt_dirs/sync/D[0]
    SLICE_X34Y2          FDRE                                         r  forLoop_idx_0_782494989[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         1.445     4.850    forLoop_idx_0_782494989[3].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X34Y2          FDRE                                         r  forLoop_idx_0_782494989[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_sel_desel[0]
                            (input port)
  Destination:            forLoop_idx_0_1487007043[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.623ns  (logic 1.516ns (41.851%)  route 2.106ns (58.149%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.851ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R12                                               0.000     0.000 r  butt_sel_desel[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[0]
    R12                  IBUF (Prop_ibuf_I_O)         1.516     1.516 r  butt_sel_desel_IBUF[0]_inst/O
                         net (fo=1, routed)           2.106     3.623    forLoop_idx_0_1487007043[0].cond_butt_sel_desel/sync/D[0]
    SLICE_X30Y0          FDRE                                         r  forLoop_idx_0_1487007043[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         1.446     4.851    forLoop_idx_0_1487007043[0].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X30Y0          FDRE                                         r  forLoop_idx_0_1487007043[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_sel_desel[1]
                            (input port)
  Destination:            forLoop_idx_0_1487007043[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.138ns  (logic 1.515ns (48.267%)  route 1.623ns (51.733%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.856ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T12                                               0.000     0.000 r  butt_sel_desel[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[1]
    T12                  IBUF (Prop_ibuf_I_O)         1.515     1.515 r  butt_sel_desel_IBUF[1]_inst/O
                         net (fo=1, routed)           1.623     3.138    forLoop_idx_0_1487007043[1].cond_butt_sel_desel/sync/D[0]
    SLICE_X9Y2           FDRE                                         r  forLoop_idx_0_1487007043[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         1.451     4.856    forLoop_idx_0_1487007043[1].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X9Y2           FDRE                                         r  forLoop_idx_0_1487007043[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[0]
                            (input port)
  Destination:            forLoop_idx_0_782494989[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.120ns  (logic 1.506ns (48.271%)  route 1.614ns (51.729%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.856ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 r  butt_dirs[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[0]
    R13                  IBUF (Prop_ibuf_I_O)         1.506     1.506 r  butt_dirs_IBUF[0]_inst/O
                         net (fo=1, routed)           1.614     3.120    forLoop_idx_0_782494989[0].cond_butt_dirs/sync/D[0]
    SLICE_X8Y2           FDRE                                         r  forLoop_idx_0_782494989[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         1.451     4.856    forLoop_idx_0_782494989[0].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X8Y2           FDRE                                         r  forLoop_idx_0_782494989[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[1]
                            (input port)
  Destination:            forLoop_idx_0_782494989[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.078ns  (logic 1.500ns (48.739%)  route 1.578ns (51.261%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.856ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T13                                               0.000     0.000 r  butt_dirs[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[1]
    T13                  IBUF (Prop_ibuf_I_O)         1.500     1.500 r  butt_dirs_IBUF[1]_inst/O
                         net (fo=1, routed)           1.578     3.078    forLoop_idx_0_782494989[1].cond_butt_dirs/sync/D[0]
    SLICE_X8Y2           FDRE                                         r  forLoop_idx_0_782494989[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         1.451     4.856    forLoop_idx_0_782494989[1].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X8Y2           FDRE                                         r  forLoop_idx_0_782494989[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.870ns  (logic 0.285ns (32.763%)  route 0.585ns (67.237%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N12                                               0.000     0.000 r  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    N12                  IBUF (Prop_ibuf_I_O)         0.285     0.285 r  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           0.585     0.870    cond_butt_next_play/sync/D[0]
    SLICE_X14Y18         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         0.827     2.017    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X14Y18         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[1]
                            (input port)
  Destination:            forLoop_idx_0_782494989[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.951ns  (logic 0.268ns (28.174%)  route 0.683ns (71.826%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T13                                               0.000     0.000 r  butt_dirs[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[1]
    T13                  IBUF (Prop_ibuf_I_O)         0.268     0.268 r  butt_dirs_IBUF[1]_inst/O
                         net (fo=1, routed)           0.683     0.951    forLoop_idx_0_782494989[1].cond_butt_dirs/sync/D[0]
    SLICE_X8Y2           FDRE                                         r  forLoop_idx_0_782494989[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         0.837     2.027    forLoop_idx_0_782494989[1].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X8Y2           FDRE                                         r  forLoop_idx_0_782494989[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[0]
                            (input port)
  Destination:            forLoop_idx_0_782494989[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.969ns  (logic 0.274ns (28.262%)  route 0.695ns (71.738%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 r  butt_dirs[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[0]
    R13                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  butt_dirs_IBUF[0]_inst/O
                         net (fo=1, routed)           0.695     0.969    forLoop_idx_0_782494989[0].cond_butt_dirs/sync/D[0]
    SLICE_X8Y2           FDRE                                         r  forLoop_idx_0_782494989[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         0.837     2.027    forLoop_idx_0_782494989[0].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X8Y2           FDRE                                         r  forLoop_idx_0_782494989[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_sel_desel[1]
                            (input port)
  Destination:            forLoop_idx_0_1487007043[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.969ns  (logic 0.282ns (29.095%)  route 0.687ns (70.905%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T12                                               0.000     0.000 r  butt_sel_desel[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[1]
    T12                  IBUF (Prop_ibuf_I_O)         0.282     0.282 r  butt_sel_desel_IBUF[1]_inst/O
                         net (fo=1, routed)           0.687     0.969    forLoop_idx_0_1487007043[1].cond_butt_sel_desel/sync/D[0]
    SLICE_X9Y2           FDRE                                         r  forLoop_idx_0_1487007043[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         0.837     2.027    forLoop_idx_0_1487007043[1].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X9Y2           FDRE                                         r  forLoop_idx_0_1487007043[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_sel_desel[0]
                            (input port)
  Destination:            forLoop_idx_0_1487007043[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.258ns  (logic 0.284ns (22.542%)  route 0.974ns (77.458%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R12                                               0.000     0.000 r  butt_sel_desel[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[0]
    R12                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  butt_sel_desel_IBUF[0]_inst/O
                         net (fo=1, routed)           0.974     1.258    forLoop_idx_0_1487007043[0].cond_butt_sel_desel/sync/D[0]
    SLICE_X30Y0          FDRE                                         r  forLoop_idx_0_1487007043[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         0.833     2.023    forLoop_idx_0_1487007043[0].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X30Y0          FDRE                                         r  forLoop_idx_0_1487007043[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_782494989[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.320ns  (logic 0.296ns (22.461%)  route 1.023ns (77.539%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P11                                               0.000     0.000 r  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    P11                  IBUF (Prop_ibuf_I_O)         0.296     0.296 r  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           1.023     1.320    forLoop_idx_0_782494989[3].cond_butt_dirs/sync/D[0]
    SLICE_X34Y2          FDRE                                         r  forLoop_idx_0_782494989[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         0.832     2.022    forLoop_idx_0_782494989[3].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X34Y2          FDRE                                         r  forLoop_idx_0_782494989[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_782494989[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.391ns  (logic 0.302ns (21.686%)  route 1.089ns (78.314%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P10                                               0.000     0.000 r  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           1.089     1.391    forLoop_idx_0_782494989[2].cond_butt_dirs/sync/D[0]
    SLICE_X30Y0          FDRE                                         r  forLoop_idx_0_782494989[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         0.833     2.023    forLoop_idx_0_782494989[2].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X30Y0          FDRE                                         r  forLoop_idx_0_782494989[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.722ns  (logic 0.331ns (19.236%)  route 1.391ns (80.764%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.120     1.406    reset_cond/butt_reset_IBUF
    SLICE_X30Y4          LUT1 (Prop_lut1_I0_O)        0.045     1.451 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.271     1.722    reset_cond/M_reset_cond_in
    SLICE_X37Y5          FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         0.832     2.022    reset_cond/clk_IBUF_BUFG
    SLICE_X37Y5          FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.796ns  (logic 0.331ns (18.449%)  route 1.465ns (81.551%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.120     1.406    reset_cond/butt_reset_IBUF
    SLICE_X30Y4          LUT1 (Prop_lut1_I0_O)        0.045     1.451 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.345     1.796    reset_cond/M_reset_cond_in
    SLICE_X38Y0          FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         0.833     2.023    reset_cond/clk_IBUF_BUFG
    SLICE_X38Y0          FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.796ns  (logic 0.331ns (18.449%)  route 1.465ns (81.551%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.120     1.406    reset_cond/butt_reset_IBUF
    SLICE_X30Y4          LUT1 (Prop_lut1_I0_O)        0.045     1.451 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.345     1.796    reset_cond/M_reset_cond_in
    SLICE_X38Y0          FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         0.833     2.023    reset_cond/clk_IBUF_BUFG
    SLICE_X38Y0          FDPE                                         r  reset_cond/D_stage_q_reg[1]/C





