

================================================================
== Vitis HLS Report for 'shake_absorb_1_Pipeline_VITIS_LOOP_369_4'
================================================================
* Date:           Thu Dec 29 02:36:56 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        HLS_final_vitis
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.472 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       70|       86|  0.700 us|  0.860 us|   70|   86|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip  |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |- VITIS_LOOP_369_4  |       68|       84|         5|          4|          1|  17 ~ 21|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+---------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 4, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 4, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.47>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%i_6 = alloca i32 1"   --->   Operation 8 'alloca' 'i_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%trunc_ln340_2_read = read i7 @_ssdm_op_Read.ap_auto.i7, i7 %trunc_ln340_2"   --->   Operation 9 'read' 'trunc_ln340_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%m_cast_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %m_cast"   --->   Operation 10 'read' 'm_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%select_ln368_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %select_ln368"   --->   Operation 11 'read' 'select_ln368_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%m_cast_cast = zext i6 %m_cast_read"   --->   Operation 12 'zext' 'm_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %seedbuf, void @empty_70, i32 0, i32 0, void @empty_71, i32 4294967295, i32 0, void @empty_71, void @empty_71, void @empty_71, i32 0, i32 0, i32 0, i32 0, void @empty_71, void @empty_71, i32 4294967295, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.46ns)   --->   "%store_ln0 = store i5 0, i5 %i_6"   --->   Operation 14 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc57"   --->   Operation 15 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%i = load i5 %i_6" [HLS_Final_vitis_src/spu.cpp:370]   --->   Operation 16 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 17 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.72ns)   --->   "%icmp_ln369 = icmp_eq  i5 %i, i5 %select_ln368_read" [HLS_Final_vitis_src/spu.cpp:369]   --->   Operation 18 'icmp' 'icmp_ln369' <Predicate = true> <Delay = 0.72> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 17, i64 21, i64 0"   --->   Operation 19 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.82ns)   --->   "%add_ln369 = add i5 %i, i5 1" [HLS_Final_vitis_src/spu.cpp:369]   --->   Operation 20 'add' 'add_ln369' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln369 = br i1 %icmp_ln369, void %for.inc57.split, void %for.end59.loopexit.exitStub" [HLS_Final_vitis_src/spu.cpp:369]   --->   Operation 21 'br' 'br_ln369' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%i_24_cast5 = zext i5 %i" [HLS_Final_vitis_src/spu.cpp:370]   --->   Operation 22 'zext' 'i_24_cast5' <Predicate = (!icmp_ln369)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%trunc_ln370 = trunc i5 %i" [HLS_Final_vitis_src/spu.cpp:370]   --->   Operation 23 'trunc' 'trunc_ln370' <Predicate = (!icmp_ln369)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%shl_ln2 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i4.i3, i4 %trunc_ln370, i3 0" [HLS_Final_vitis_src/spu.cpp:370]   --->   Operation 24 'bitconcatenate' 'shl_ln2' <Predicate = (!icmp_ln369)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln13 = add i7 %shl_ln2, i7 %m_cast_cast" [HLS_Final_vitis_src/spu.cpp:13]   --->   Operation 25 'add' 'add_ln13' <Predicate = (!icmp_ln369)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 26 [1/1] (0.88ns) (root node of TernaryAdder)   --->   "%add_ln13_9 = add i7 %add_ln13, i7 %trunc_ln340_2_read" [HLS_Final_vitis_src/spu.cpp:13]   --->   Operation 26 'add' 'add_ln13_9' <Predicate = (!icmp_ln369)> <Delay = 0.88> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln13 = zext i7 %add_ln13_9" [HLS_Final_vitis_src/spu.cpp:13]   --->   Operation 27 'zext' 'zext_ln13' <Predicate = (!icmp_ln369)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%seedbuf_addr = getelementptr i8 %seedbuf, i64 0, i64 %zext_ln13" [HLS_Final_vitis_src/spu.cpp:13]   --->   Operation 28 'getelementptr' 'seedbuf_addr' <Predicate = (!icmp_ln369)> <Delay = 0.00>
ST_1 : Operation 29 [2/2] (0.73ns)   --->   "%seedbuf_load = load i7 %seedbuf_addr" [HLS_Final_vitis_src/spu.cpp:13]   --->   Operation 29 'load' 'seedbuf_load' <Predicate = (!icmp_ln369)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 96> <RAM>
ST_1 : Operation 30 [1/1] (0.85ns)   --->   "%add_ln13_10 = add i7 %add_ln13_9, i7 1" [HLS_Final_vitis_src/spu.cpp:13]   --->   Operation 30 'add' 'add_ln13_10' <Predicate = (!icmp_ln369)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln13_18 = zext i7 %add_ln13_10" [HLS_Final_vitis_src/spu.cpp:13]   --->   Operation 31 'zext' 'zext_ln13_18' <Predicate = (!icmp_ln369)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%seedbuf_addr_15 = getelementptr i8 %seedbuf, i64 0, i64 %zext_ln13_18" [HLS_Final_vitis_src/spu.cpp:13]   --->   Operation 32 'getelementptr' 'seedbuf_addr_15' <Predicate = (!icmp_ln369)> <Delay = 0.00>
ST_1 : Operation 33 [2/2] (0.73ns)   --->   "%seedbuf_load_8 = load i7 %seedbuf_addr_15" [HLS_Final_vitis_src/spu.cpp:13]   --->   Operation 33 'load' 'seedbuf_load_8' <Predicate = (!icmp_ln369)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 96> <RAM>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%this_s_addr = getelementptr i64 %this_s, i64 0, i64 %i_24_cast5" [HLS_Final_vitis_src/spu.cpp:370]   --->   Operation 34 'getelementptr' 'this_s_addr' <Predicate = (!icmp_ln369)> <Delay = 0.00>
ST_1 : Operation 35 [2/2] (1.29ns)   --->   "%this_s_load = load i5 %this_s_addr" [HLS_Final_vitis_src/spu.cpp:370]   --->   Operation 35 'load' 'this_s_load' <Predicate = (!icmp_ln369)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_1 : Operation 36 [1/1] (0.46ns)   --->   "%store_ln369 = store i5 %add_ln369, i5 %i_6" [HLS_Final_vitis_src/spu.cpp:369]   --->   Operation 36 'store' 'store_ln369' <Predicate = (!icmp_ln369)> <Delay = 0.46>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 75 'ret' 'ret_ln0' <Predicate = (icmp_ln369)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.58>
ST_2 : Operation 37 [1/2] (0.73ns)   --->   "%seedbuf_load = load i7 %seedbuf_addr" [HLS_Final_vitis_src/spu.cpp:13]   --->   Operation 37 'load' 'seedbuf_load' <Predicate = (!icmp_ln369)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 96> <RAM>
ST_2 : Operation 38 [1/2] (0.73ns)   --->   "%seedbuf_load_8 = load i7 %seedbuf_addr_15" [HLS_Final_vitis_src/spu.cpp:13]   --->   Operation 38 'load' 'seedbuf_load_8' <Predicate = (!icmp_ln369)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 96> <RAM>
ST_2 : Operation 39 [1/1] (0.85ns)   --->   "%add_ln13_11 = add i7 %add_ln13_9, i7 2" [HLS_Final_vitis_src/spu.cpp:13]   --->   Operation 39 'add' 'add_ln13_11' <Predicate = (!icmp_ln369)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln13_19 = zext i7 %add_ln13_11" [HLS_Final_vitis_src/spu.cpp:13]   --->   Operation 40 'zext' 'zext_ln13_19' <Predicate = (!icmp_ln369)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%seedbuf_addr_16 = getelementptr i8 %seedbuf, i64 0, i64 %zext_ln13_19" [HLS_Final_vitis_src/spu.cpp:13]   --->   Operation 41 'getelementptr' 'seedbuf_addr_16' <Predicate = (!icmp_ln369)> <Delay = 0.00>
ST_2 : Operation 42 [2/2] (0.73ns)   --->   "%seedbuf_load_9 = load i7 %seedbuf_addr_16" [HLS_Final_vitis_src/spu.cpp:13]   --->   Operation 42 'load' 'seedbuf_load_9' <Predicate = (!icmp_ln369)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 96> <RAM>
ST_2 : Operation 43 [1/1] (0.85ns)   --->   "%add_ln13_12 = add i7 %add_ln13_9, i7 3" [HLS_Final_vitis_src/spu.cpp:13]   --->   Operation 43 'add' 'add_ln13_12' <Predicate = (!icmp_ln369)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln13_20 = zext i7 %add_ln13_12" [HLS_Final_vitis_src/spu.cpp:13]   --->   Operation 44 'zext' 'zext_ln13_20' <Predicate = (!icmp_ln369)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%seedbuf_addr_17 = getelementptr i8 %seedbuf, i64 0, i64 %zext_ln13_20" [HLS_Final_vitis_src/spu.cpp:13]   --->   Operation 45 'getelementptr' 'seedbuf_addr_17' <Predicate = (!icmp_ln369)> <Delay = 0.00>
ST_2 : Operation 46 [2/2] (0.73ns)   --->   "%seedbuf_load_10 = load i7 %seedbuf_addr_17" [HLS_Final_vitis_src/spu.cpp:13]   --->   Operation 46 'load' 'seedbuf_load_10' <Predicate = (!icmp_ln369)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 96> <RAM>
ST_2 : Operation 47 [1/2] (1.29ns)   --->   "%this_s_load = load i5 %this_s_addr" [HLS_Final_vitis_src/spu.cpp:370]   --->   Operation 47 'load' 'this_s_load' <Predicate = (!icmp_ln369)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>

State 3 <SV = 2> <Delay = 1.58>
ST_3 : Operation 48 [1/2] (0.73ns)   --->   "%seedbuf_load_9 = load i7 %seedbuf_addr_16" [HLS_Final_vitis_src/spu.cpp:13]   --->   Operation 48 'load' 'seedbuf_load_9' <Predicate = (!icmp_ln369)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 96> <RAM>
ST_3 : Operation 49 [1/2] (0.73ns)   --->   "%seedbuf_load_10 = load i7 %seedbuf_addr_17" [HLS_Final_vitis_src/spu.cpp:13]   --->   Operation 49 'load' 'seedbuf_load_10' <Predicate = (!icmp_ln369)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 96> <RAM>
ST_3 : Operation 50 [1/1] (0.85ns)   --->   "%add_ln13_13 = add i7 %add_ln13_9, i7 4" [HLS_Final_vitis_src/spu.cpp:13]   --->   Operation 50 'add' 'add_ln13_13' <Predicate = (!icmp_ln369)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln13_21 = zext i7 %add_ln13_13" [HLS_Final_vitis_src/spu.cpp:13]   --->   Operation 51 'zext' 'zext_ln13_21' <Predicate = (!icmp_ln369)> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%seedbuf_addr_18 = getelementptr i8 %seedbuf, i64 0, i64 %zext_ln13_21" [HLS_Final_vitis_src/spu.cpp:13]   --->   Operation 52 'getelementptr' 'seedbuf_addr_18' <Predicate = (!icmp_ln369)> <Delay = 0.00>
ST_3 : Operation 53 [2/2] (0.73ns)   --->   "%seedbuf_load_11 = load i7 %seedbuf_addr_18" [HLS_Final_vitis_src/spu.cpp:13]   --->   Operation 53 'load' 'seedbuf_load_11' <Predicate = (!icmp_ln369)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 96> <RAM>
ST_3 : Operation 54 [1/1] (0.85ns)   --->   "%add_ln13_14 = add i7 %add_ln13_9, i7 5" [HLS_Final_vitis_src/spu.cpp:13]   --->   Operation 54 'add' 'add_ln13_14' <Predicate = (!icmp_ln369)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln13_22 = zext i7 %add_ln13_14" [HLS_Final_vitis_src/spu.cpp:13]   --->   Operation 55 'zext' 'zext_ln13_22' <Predicate = (!icmp_ln369)> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%seedbuf_addr_19 = getelementptr i8 %seedbuf, i64 0, i64 %zext_ln13_22" [HLS_Final_vitis_src/spu.cpp:13]   --->   Operation 56 'getelementptr' 'seedbuf_addr_19' <Predicate = (!icmp_ln369)> <Delay = 0.00>
ST_3 : Operation 57 [2/2] (0.73ns)   --->   "%seedbuf_load_12 = load i7 %seedbuf_addr_19" [HLS_Final_vitis_src/spu.cpp:13]   --->   Operation 57 'load' 'seedbuf_load_12' <Predicate = (!icmp_ln369)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 96> <RAM>

State 4 <SV = 3> <Delay = 1.58>
ST_4 : Operation 58 [1/2] (0.73ns)   --->   "%seedbuf_load_11 = load i7 %seedbuf_addr_18" [HLS_Final_vitis_src/spu.cpp:13]   --->   Operation 58 'load' 'seedbuf_load_11' <Predicate = (!icmp_ln369)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 96> <RAM>
ST_4 : Operation 59 [1/2] (0.73ns)   --->   "%seedbuf_load_12 = load i7 %seedbuf_addr_19" [HLS_Final_vitis_src/spu.cpp:13]   --->   Operation 59 'load' 'seedbuf_load_12' <Predicate = (!icmp_ln369)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 96> <RAM>
ST_4 : Operation 60 [1/1] (0.85ns)   --->   "%add_ln13_15 = add i7 %add_ln13_9, i7 6" [HLS_Final_vitis_src/spu.cpp:13]   --->   Operation 60 'add' 'add_ln13_15' <Predicate = (!icmp_ln369)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%zext_ln13_23 = zext i7 %add_ln13_15" [HLS_Final_vitis_src/spu.cpp:13]   --->   Operation 61 'zext' 'zext_ln13_23' <Predicate = (!icmp_ln369)> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%seedbuf_addr_20 = getelementptr i8 %seedbuf, i64 0, i64 %zext_ln13_23" [HLS_Final_vitis_src/spu.cpp:13]   --->   Operation 62 'getelementptr' 'seedbuf_addr_20' <Predicate = (!icmp_ln369)> <Delay = 0.00>
ST_4 : Operation 63 [2/2] (0.73ns)   --->   "%seedbuf_load_13 = load i7 %seedbuf_addr_20" [HLS_Final_vitis_src/spu.cpp:13]   --->   Operation 63 'load' 'seedbuf_load_13' <Predicate = (!icmp_ln369)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 96> <RAM>
ST_4 : Operation 64 [1/1] (0.85ns)   --->   "%add_ln13_16 = add i7 %add_ln13_9, i7 7" [HLS_Final_vitis_src/spu.cpp:13]   --->   Operation 64 'add' 'add_ln13_16' <Predicate = (!icmp_ln369)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln13_24 = zext i7 %add_ln13_16" [HLS_Final_vitis_src/spu.cpp:13]   --->   Operation 65 'zext' 'zext_ln13_24' <Predicate = (!icmp_ln369)> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%seedbuf_addr_21 = getelementptr i8 %seedbuf, i64 0, i64 %zext_ln13_24" [HLS_Final_vitis_src/spu.cpp:13]   --->   Operation 66 'getelementptr' 'seedbuf_addr_21' <Predicate = (!icmp_ln369)> <Delay = 0.00>
ST_4 : Operation 67 [2/2] (0.73ns)   --->   "%seedbuf_load_14 = load i7 %seedbuf_addr_21" [HLS_Final_vitis_src/spu.cpp:13]   --->   Operation 67 'load' 'seedbuf_load_14' <Predicate = (!icmp_ln369)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 96> <RAM>

State 5 <SV = 4> <Delay = 2.35>
ST_5 : Operation 68 [1/1] (0.00ns)   --->   "%specloopname_ln342 = specloopname void @_ssdm_op_SpecLoopName, void @empty_20" [HLS_Final_vitis_src/spu.cpp:342]   --->   Operation 68 'specloopname' 'specloopname_ln342' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 69 [1/2] (0.73ns)   --->   "%seedbuf_load_13 = load i7 %seedbuf_addr_20" [HLS_Final_vitis_src/spu.cpp:13]   --->   Operation 69 'load' 'seedbuf_load_13' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 96> <RAM>
ST_5 : Operation 70 [1/2] (0.73ns)   --->   "%seedbuf_load_14 = load i7 %seedbuf_addr_21" [HLS_Final_vitis_src/spu.cpp:13]   --->   Operation 70 'load' 'seedbuf_load_14' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 96> <RAM>
ST_5 : Operation 71 [1/1] (0.00ns)   --->   "%r_17_7 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i8.i8.i8.i8.i8.i8.i8.i8, i8 %seedbuf_load_14, i8 %seedbuf_load_13, i8 %seedbuf_load_12, i8 %seedbuf_load_11, i8 %seedbuf_load_10, i8 %seedbuf_load_9, i8 %seedbuf_load_8, i8 %seedbuf_load" [HLS_Final_vitis_src/spu.cpp:13]   --->   Operation 71 'bitconcatenate' 'r_17_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 72 [1/1] (0.32ns)   --->   "%xor_ln370 = xor i64 %this_s_load, i64 %r_17_7" [HLS_Final_vitis_src/spu.cpp:370]   --->   Operation 72 'xor' 'xor_ln370' <Predicate = true> <Delay = 0.32> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 73 [1/1] (1.29ns)   --->   "%store_ln370 = store i64 %xor_ln370, i5 %this_s_addr" [HLS_Final_vitis_src/spu.cpp:370]   --->   Operation 73 'store' 'store_ln370' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_5 : Operation 74 [1/1] (0.00ns)   --->   "%br_ln369 = br void %for.inc57" [HLS_Final_vitis_src/spu.cpp:369]   --->   Operation 74 'br' 'br_ln369' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 2.47ns
The critical path consists of the following:
	'alloca' operation ('i') [6]  (0 ns)
	'load' operation ('i', HLS_Final_vitis_src/spu.cpp:370) on local variable 'i' [15]  (0 ns)
	'add' operation ('add_ln13', HLS_Final_vitis_src/spu.cpp:13) [26]  (0 ns)
	'add' operation ('add_ln13_9', HLS_Final_vitis_src/spu.cpp:13) [27]  (0.886 ns)
	'add' operation ('add_ln13_10', HLS_Final_vitis_src/spu.cpp:13) [31]  (0.856 ns)
	'getelementptr' operation ('seedbuf_addr_15', HLS_Final_vitis_src/spu.cpp:13) [33]  (0 ns)
	'load' operation ('seedbuf_load_8', HLS_Final_vitis_src/spu.cpp:13) on array 'seedbuf' [34]  (0.73 ns)

 <State 2>: 1.59ns
The critical path consists of the following:
	'add' operation ('add_ln13_11', HLS_Final_vitis_src/spu.cpp:13) [35]  (0.856 ns)
	'getelementptr' operation ('seedbuf_addr_16', HLS_Final_vitis_src/spu.cpp:13) [37]  (0 ns)
	'load' operation ('seedbuf_load_9', HLS_Final_vitis_src/spu.cpp:13) on array 'seedbuf' [38]  (0.73 ns)

 <State 3>: 1.59ns
The critical path consists of the following:
	'add' operation ('add_ln13_13', HLS_Final_vitis_src/spu.cpp:13) [43]  (0.856 ns)
	'getelementptr' operation ('seedbuf_addr_18', HLS_Final_vitis_src/spu.cpp:13) [45]  (0 ns)
	'load' operation ('seedbuf_load_11', HLS_Final_vitis_src/spu.cpp:13) on array 'seedbuf' [46]  (0.73 ns)

 <State 4>: 1.59ns
The critical path consists of the following:
	'add' operation ('add_ln13_15', HLS_Final_vitis_src/spu.cpp:13) [51]  (0.856 ns)
	'getelementptr' operation ('seedbuf_addr_20', HLS_Final_vitis_src/spu.cpp:13) [53]  (0 ns)
	'load' operation ('seedbuf_load_13', HLS_Final_vitis_src/spu.cpp:13) on array 'seedbuf' [54]  (0.73 ns)

 <State 5>: 2.35ns
The critical path consists of the following:
	'load' operation ('seedbuf_load_13', HLS_Final_vitis_src/spu.cpp:13) on array 'seedbuf' [54]  (0.73 ns)
	'xor' operation ('xor_ln370', HLS_Final_vitis_src/spu.cpp:370) [62]  (0.326 ns)
	'store' operation ('store_ln370', HLS_Final_vitis_src/spu.cpp:370) of variable 'xor_ln370', HLS_Final_vitis_src/spu.cpp:370 on array 'this_s' [63]  (1.3 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
