
DAY-28 UP/DOWN COUNTER
//BEHAVIORAL
module updown_counter(clk,rst,up_down,count);
input clk,rst,up_down;
  output reg [2:0]count;
  always@(posedge clk or posedge rst)
begin
  if (rst)
count<=3'b000;
    else if(up_down)
count<=count+1;
else
count<=count-1;
end
endmodule

//TESTBENCH

module tb;
reg clk,rst,up_down;
  wire [2:0] count;
  updown_counter dut(.clk(clk),.rst(rst),.up_down(up_down),.count(count));
initial 
begin
  $dumpfile("dump.vcd");$dumpvars;
rst=0;
#10
rst=1;
#10
  $finish();
end
endmodule
