# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../fa_vivado.srcs/sources_1/imports/half_adder/full_adder_stru.v" \
"../../../../fa_vivado.srcs/sources_1/imports/vadakkodan/half_adder.v" \
"../../../../fa_vivado.srcs/sources_1/imports/half_adder/fa_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
