
*** Running vivado
    with args -log top_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_wrapper.tcl


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source top_wrapper.tcl -notrace
Command: synth_design -top top_wrapper -part xc7a35tcpg236-1
Starting synth_design
WARNING: [Vivado_Tcl 4-393] The 'Synthesis' target of the following IPs are stale, please generate the output products using the generate_target or synth_ip command before running synth_design.
d:/Extra_Projects/basys3uart/basysuart/basysuart.srcs/sources_1/ip/memory_data/memory_data.xci

INFO: [IP_Flow 19-2162] IP 'memory_data' is locked:
* Current project part 'xc7a35tcpg236-1' and the part 'xc7a35tcsg325-1' used to customize the IP 'memory_data' do not match.
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 3504 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 805.176 ; gain = 179.668
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top_wrapper' [D:/Extra_Projects/basys3uart/basysuart/basysuart.srcs/sources_1/new/top_wrapper.vhd:39]
	Parameter N bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'memory_data' declared at 'D:/Extra_Projects/basys3uart/basysuart/basysuart.runs/synth_2/.Xil/Vivado-13484-DESKTOP-946HOG3/realtime/memory_data_stub.vhdl:5' bound to instance 'uut' of component 'memory_data' [D:/Extra_Projects/basys3uart/basysuart/basysuart.srcs/sources_1/new/top_wrapper.vhd:72]
INFO: [Synth 8-638] synthesizing module 'memory_data' [D:/Extra_Projects/basys3uart/basysuart/basysuart.runs/synth_2/.Xil/Vivado-13484-DESKTOP-946HOG3/realtime/memory_data_stub.vhdl:17]
	Parameter N bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'uart_basys' declared at 'D:/Extra_Projects/basys3uart/basysuart/basysuart.srcs/sources_1/new/uart_basys.vhd:27' bound to instance 'uut2' of component 'uart_basys' [D:/Extra_Projects/basys3uart/basysuart/basysuart.srcs/sources_1/new/top_wrapper.vhd:82]
INFO: [Synth 8-638] synthesizing module 'uart_basys' [D:/Extra_Projects/basys3uart/basysuart/basysuart.srcs/sources_1/new/uart_basys.vhd:42]
	Parameter N bound to: 4 - type: integer 
WARNING: [Synth 8-614] signal 'reset_in' is read in the process but is not in the sensitivity list [D:/Extra_Projects/basys3uart/basysuart/basysuart.srcs/sources_1/new/uart_basys.vhd:81]
WARNING: [Synth 8-614] signal 'start_flag' is read in the process but is not in the sensitivity list [D:/Extra_Projects/basys3uart/basysuart/basysuart.srcs/sources_1/new/uart_basys.vhd:362]
WARNING: [Synth 8-614] signal 'reset_in' is read in the process but is not in the sensitivity list [D:/Extra_Projects/basys3uart/basysuart/basysuart.srcs/sources_1/new/uart_basys.vhd:376]
WARNING: [Synth 8-614] signal 'start_in' is read in the process but is not in the sensitivity list [D:/Extra_Projects/basys3uart/basysuart/basysuart.srcs/sources_1/new/uart_basys.vhd:376]
WARNING: [Synth 8-614] signal 'stop_flag' is read in the process but is not in the sensitivity list [D:/Extra_Projects/basys3uart/basysuart/basysuart.srcs/sources_1/new/uart_basys.vhd:376]
WARNING: [Synth 8-614] signal 'start_flag' is read in the process but is not in the sensitivity list [D:/Extra_Projects/basys3uart/basysuart/basysuart.srcs/sources_1/new/uart_basys.vhd:376]
INFO: [Synth 8-256] done synthesizing module 'uart_basys' (1#1) [D:/Extra_Projects/basys3uart/basysuart/basysuart.srcs/sources_1/new/uart_basys.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'top_wrapper' (2#1) [D:/Extra_Projects/basys3uart/basysuart/basysuart.srcs/sources_1/new/top_wrapper.vhd:39]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 871.734 ; gain = 246.227
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 871.734 ; gain = 246.227
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 871.734 ; gain = 246.227
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/Extra_Projects/basys3uart/basysuart/basysuart.srcs/sources_1/ip/memory_data/memory_data/memory_data_in_context.xdc] for cell 'uut'
Finished Parsing XDC File [d:/Extra_Projects/basys3uart/basysuart/basysuart.srcs/sources_1/ip/memory_data/memory_data/memory_data_in_context.xdc] for cell 'uut'
Parsing XDC File [D:/Extra_Projects/basys3uart/basysuart/basysuart.srcs/constrs_1/new/Basys3_Master.xdc]
Finished Parsing XDC File [D:/Extra_Projects/basys3uart/basysuart/basysuart.srcs/constrs_1/new/Basys3_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Extra_Projects/basys3uart/basysuart/basysuart.srcs/constrs_1/new/Basys3_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 991.551 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 991.551 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'uut' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1001.137 ; gain = 375.629
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1001.137 ; gain = 375.629
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for uut. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1001.137 ; gain = 375.629
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'data_counter_reg' in module 'uart_basys'
INFO: [Synth 8-5546] ROM "tx_data" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_addr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "data_counter" is below threshold of ROM address width. It will be mapped to LUTs
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE6 |                             0000 |                            00000
                 iSTATE4 |                             0001 |                            00001
                iSTATE14 |                             0010 |                            01111
                 iSTATE3 |                             0011 |                            00010
                 iSTATE2 |                             0100 |                            00011
                iSTATE13 |                             0101 |                            00100
                iSTATE12 |                             0110 |                            00101
                 iSTATE9 |                             0111 |                            00110
                 iSTATE8 |                             1000 |                            00111
                iSTATE11 |                             1001 |                            01000
                iSTATE10 |                             1010 |                            01001
                 iSTATE7 |                             1011 |                            01010
                 iSTATE5 |                             1100 |                            01011
                 iSTATE1 |                             1101 |                            01100
                 iSTATE0 |                             1110 |                            01101
                  iSTATE |                             1111 |                            01110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'data_counter_reg' using encoding 'sequential' in module 'uart_basys'
WARNING: [Synth 8-327] inferring latch for variable 'start_flag_reg' [D:/Extra_Projects/basys3uart/basysuart/basysuart.srcs/sources_1/new/uart_basys.vhd:379]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1001.137 ; gain = 375.629
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   4 Input     10 Bit        Muxes := 1     
	  13 Input     10 Bit        Muxes := 1     
	  16 Input     10 Bit        Muxes := 1     
	  13 Input      8 Bit        Muxes := 1     
	  17 Input      8 Bit        Muxes := 1     
	  16 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 4     
	   4 Input      4 Bit        Muxes := 2     
	  16 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 15    
	   4 Input      1 Bit        Muxes := 13    
	  13 Input      1 Bit        Muxes := 7     
	  16 Input      1 Bit        Muxes := 7     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module uart_basys 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   4 Input     10 Bit        Muxes := 1     
	  13 Input     10 Bit        Muxes := 1     
	  16 Input     10 Bit        Muxes := 1     
	  13 Input      8 Bit        Muxes := 1     
	  17 Input      8 Bit        Muxes := 1     
	  16 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 4     
	   4 Input      4 Bit        Muxes := 2     
	  16 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 15    
	   4 Input      1 Bit        Muxes := 13    
	  13 Input      1 Bit        Muxes := 7     
	  16 Input      1 Bit        Muxes := 7     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\uut2/state_reg[2] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1001.137 ; gain = 375.629
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1001.137 ; gain = 375.629
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1001.137 ; gain = 375.629
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1001.137 ; gain = 375.629
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1001.137 ; gain = 375.629
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1001.137 ; gain = 375.629
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1001.137 ; gain = 375.629
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1001.137 ; gain = 375.629
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1001.137 ; gain = 375.629
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1001.137 ; gain = 375.629
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |memory_data   |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+-------------------+------+
|      |Cell               |Count |
+------+-------------------+------+
|1     |memory_data_bbox_0 |     1|
|2     |BUFG               |     1|
|3     |CARRY4             |     8|
|4     |LUT1               |     1|
|5     |LUT2               |     5|
|6     |LUT3               |     9|
|7     |LUT4               |    19|
|8     |LUT5               |    17|
|9     |LUT6               |    39|
|10    |FDCE               |     2|
|11    |FDRE               |    75|
|12    |LDCP               |     1|
|13    |IBUF               |     3|
|14    |OBUF               |     1|
+------+-------------------+------+

Report Instance Areas: 
+------+---------+-----------+------+
|      |Instance |Module     |Cells |
+------+---------+-----------+------+
|1     |top      |           |   213|
|2     |  uut2   |uart_basys |   176|
+------+---------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1001.137 ; gain = 375.629
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 1001.137 ; gain = 246.227
Synthesis Optimization Complete : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1001.137 ; gain = 375.629
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 9 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1015.402 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  LDCP => LDCP (GND, LUT3, LUT3, LDCE, VCC): 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
26 Infos, 9 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 1015.402 ; gain = 628.555
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1015.402 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/Extra_Projects/basys3uart/basysuart/basysuart.runs/synth_2/top_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_wrapper_utilization_synth.rpt -pb top_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Oct 19 22:42:47 2024...
