<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/alainmarcel/uhdm-integration" target="_blank">yosys-uhdm</a></h3>
<pre class="test-failed">
description: Tests imported from utd-sv
rc: 1 (means success: 0)
tags: utd-sv
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/utd-sv
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v.html" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v</a>
defines: 
time_elapsed: 0.760s
ram usage: 39044 KB
</pre>
<pre class="log">

sh /tmpfs/tmp/tmpyqjseksu/scr.sh
+ surelog-uhdm -nopython -nobuiltin -parse -sverilog -I/tmpfs/src/github/sv-tests/third_party/tests/utd-sv <a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v.html" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v</a>
[INF:CM0023] Creating log file ./slpp_all/surelog.log.

[WRN:PA0205] <a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v.html#l-28" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v:28</a>: No timescale set for &#34;ctu_clsp_clkgn_clksw&#34;.

[INF:CP0300] Compilation...

[INF:CP0303] <a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v.html#l-28" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v:28</a>: Compile module &#34;work@ctu_clsp_clkgn_clksw&#34;.

[NTE:CP0309] <a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v.html#l-30" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v:30</a>: Implicit port type (wire) for &#34;cmp_tst_clk&#34;,
there are 5 more instances of this message.

[INF:EL0526] Design Elaboration...

[NTE:EL0503] <a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v.html#l-28" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v:28</a>: Top level module &#34;work@ctu_clsp_clkgn_clksw&#34;.

[WRN:EL0500] <a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v.html#l-89" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v:89</a>: Cannot find a module definition for &#34;work@ctu_clsp_clkgn_clksw::ctu_clsp_clkgn_clksel&#34;.

[WRN:EL0500] <a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v.html#l-119" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v:119</a>: Cannot find a module definition for &#34;work@ctu_clsp_clkgn_clksw::ctu_clsp_clkgn_clksel&#34;.

[WRN:EL0500] <a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v.html#l-149" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v:149</a>: Cannot find a module definition for &#34;work@ctu_clsp_clkgn_clksw::ctu_clsp_clkgn_clksel&#34;.

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 2.

[NTE:EL0510] Nb instances: 4.

[NTE:EL0511] Nb leaf instances: 3.

[WRN:EL0512] Nb undefined modules: 1.

[WRN:EL0513] Nb undefined instances: 3.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 6
[   NOTE] : 6
+ cat /tmpfs/tmp/tmpyqjseksu/yosys-script
read_uhdm slpp_all/surelog.uhdm
hierarchy -check -top \work_ctu_clsp_clkgn_clksw
proc
check
memory_dff
memory_collect
stat
check
write_json
write_verilog
+ yosys-uhdm -s /tmpfs/tmp/tmpyqjseksu/yosys-script

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Wolf &lt;claire@symbioticeda.com&gt;          |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED &#34;AS IS&#34; AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+2406 (git sha1 897adb4e, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1595257298458/work=/usr/local/src/conda/uhdm-integration-0.0_0099_g33391fc -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)


-- Executing script file `/tmpfs/tmp/tmpyqjseksu/yosys-script&#39; --

1. Executing UHDM frontend.
design: (work@ctu_clsp_clkgn_clksw)
 |vpiName:work@ctu_clsp_clkgn_clksw
 |uhdmallPackages:
 \_package: builtin, parent:work@ctu_clsp_clkgn_clksw
   |vpiDefName:builtin
   |vpiFullName:builtin
 |uhdmallClasses:
 \_class_defn: (builtin::array)
   |vpiName:builtin::array
   |vpiFullName:builtin::builtin::array
 |uhdmallClasses:
 \_class_defn: (builtin::queue)
   |vpiName:builtin::queue
   |vpiFullName:builtin::builtin::queue
 |uhdmallClasses:
 \_class_defn: (builtin::string)
   |vpiName:builtin::string
   |vpiFullName:builtin::builtin::string
 |uhdmallClasses:
 \_class_defn: (builtin::system)
   |vpiName:builtin::system
   |vpiFullName:builtin::builtin::system
 |uhdmallModules:
 \_module: work@ctu_clsp_clkgn_clksw, file:<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v.html" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v</a>, line:28, parent:work@ctu_clsp_clkgn_clksw
   |vpiDefName:work@ctu_clsp_clkgn_clksw
   |vpiFullName:work@ctu_clsp_clkgn_clksw
   |vpiPort:
   \_port: (cmp_tst_clk), line:30
     |vpiName:cmp_tst_clk
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (cmp_tst_clk), line:30
         |vpiName:cmp_tst_clk
         |vpiFullName:work@ctu_clsp_clkgn_clksw.cmp_tst_clk
   |vpiPort:
   \_port: (cmp_clk_sel), line:30
     |vpiName:cmp_clk_sel
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (cmp_clk_sel), line:30
         |vpiName:cmp_clk_sel
         |vpiFullName:work@ctu_clsp_clkgn_clksw.cmp_clk_sel
   |vpiPort:
   \_port: (dram_tst_clk), line:30
     |vpiName:dram_tst_clk
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dram_tst_clk), line:30
         |vpiName:dram_tst_clk
         |vpiFullName:work@ctu_clsp_clkgn_clksw.dram_tst_clk
   |vpiPort:
   \_port: (dram_clk_sel), line:30
     |vpiName:dram_clk_sel
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dram_clk_sel), line:30
         |vpiName:dram_clk_sel
         |vpiFullName:work@ctu_clsp_clkgn_clksw.dram_clk_sel
   |vpiPort:
   \_port: (jbus_tst_clk), line:30
     |vpiName:jbus_tst_clk
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (jbus_tst_clk), line:30
         |vpiName:jbus_tst_clk
         |vpiFullName:work@ctu_clsp_clkgn_clksw.jbus_tst_clk
   |vpiPort:
   \_port: (jbus_clk_sel), line:31
     |vpiName:jbus_clk_sel
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (jbus_clk_sel), line:31
         |vpiName:jbus_clk_sel
         |vpiFullName:work@ctu_clsp_clkgn_clksw.jbus_clk_sel
   |vpiPort:
   \_port: (io_pwron_rst_l), line:33
     |vpiName:io_pwron_rst_l
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (io_pwron_rst_l), line:33
         |vpiName:io_pwron_rst_l
         |vpiFullName:work@ctu_clsp_clkgn_clksw.io_pwron_rst_l
   |vpiPort:
   \_port: (jtag_clock_dr_cmp), line:33
     |vpiName:jtag_clock_dr_cmp
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (jtag_clock_dr_cmp), line:33
         |vpiName:jtag_clock_dr_cmp
         |vpiFullName:work@ctu_clsp_clkgn_clksw.jtag_clock_dr_cmp
   |vpiPort:
   \_port: (jtag_clock_dr_jbus), line:33
     |vpiName:jtag_clock_dr_jbus
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (jtag_clock_dr_jbus), line:33
         |vpiName:jtag_clock_dr_jbus
         |vpiFullName:work@ctu_clsp_clkgn_clksw.jtag_clock_dr_jbus
   |vpiPort:
   \_port: (jtag_clock_dr_dram), line:34
     |vpiName:jtag_clock_dr_dram
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (jtag_clock_dr_dram), line:34
         |vpiName:jtag_clock_dr_dram
         |vpiFullName:work@ctu_clsp_clkgn_clksw.jtag_clock_dr_dram
   |vpiPort:
   \_port: (capture_l), line:34
     |vpiName:capture_l
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (capture_l), line:34
         |vpiName:capture_l
         |vpiFullName:work@ctu_clsp_clkgn_clksw.capture_l
   |vpiPort:
   \_port: (jtag_clsp_sel_cpu), line:34
     |vpiName:jtag_clsp_sel_cpu
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (jtag_clsp_sel_cpu), line:34
         |vpiName:jtag_clsp_sel_cpu
         |vpiFullName:work@ctu_clsp_clkgn_clksw.jtag_clsp_sel_cpu
   |vpiPort:
   \_port: (jtag_clsp_sel_dram), line:34
     |vpiName:jtag_clsp_sel_dram
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (jtag_clsp_sel_dram), line:34
         |vpiName:jtag_clsp_sel_dram
         |vpiFullName:work@ctu_clsp_clkgn_clksw.jtag_clsp_sel_dram
   |vpiPort:
   \_port: (jtag_clsp_sel_jbus), line:35
     |vpiName:jtag_clsp_sel_jbus
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (jtag_clsp_sel_jbus), line:35
         |vpiName:jtag_clsp_sel_jbus
         |vpiFullName:work@ctu_clsp_clkgn_clksw.jtag_clsp_sel_jbus
   |vpiPort:
   \_port: (jbus_alt_bypsel_l), line:35
     |vpiName:jbus_alt_bypsel_l
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (jbus_alt_bypsel_l), line:35
         |vpiName:jbus_alt_bypsel_l
         |vpiFullName:work@ctu_clsp_clkgn_clksw.jbus_alt_bypsel_l
   |vpiPort:
   \_port: (cmp_div_bypass), line:36
     |vpiName:cmp_div_bypass
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (cmp_div_bypass), line:36
         |vpiName:cmp_div_bypass
         |vpiFullName:work@ctu_clsp_clkgn_clksw.cmp_div_bypass
   |vpiPort:
   \_port: (cmp_gclk_bypass), line:36
     |vpiName:cmp_gclk_bypass
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (cmp_gclk_bypass), line:36
         |vpiName:cmp_gclk_bypass
         |vpiFullName:work@ctu_clsp_clkgn_clksw.cmp_gclk_bypass
   |vpiPort:
   \_port: (jbus_div_bypass), line:36
     |vpiName:jbus_div_bypass
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (jbus_div_bypass), line:36
         |vpiName:jbus_div_bypass
         |vpiFullName:work@ctu_clsp_clkgn_clksw.jbus_div_bypass
   |vpiPort:
   \_port: (jbus_gclk_bypass), line:36
     |vpiName:jbus_gclk_bypass
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (jbus_gclk_bypass), line:36
         |vpiName:jbus_gclk_bypass
         |vpiFullName:work@ctu_clsp_clkgn_clksw.jbus_gclk_bypass
   |vpiPort:
   \_port: (dram_gclk_bypass), line:37
     |vpiName:dram_gclk_bypass
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dram_gclk_bypass), line:37
         |vpiName:dram_gclk_bypass
         |vpiFullName:work@ctu_clsp_clkgn_clksw.dram_gclk_bypass
   |vpiPort:
   \_port: (testmode_l), line:37
     |vpiName:testmode_l
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (testmode_l), line:37
         |vpiName:testmode_l
         |vpiFullName:work@ctu_clsp_clkgn_clksw.testmode_l
   |vpiPort:
   \_port: (cmp_nstep_sel), line:37
     |vpiName:cmp_nstep_sel
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (cmp_nstep_sel), line:37
         |vpiName:cmp_nstep_sel
         |vpiFullName:work@ctu_clsp_clkgn_clksw.cmp_nstep_sel
   |vpiPort:
   \_port: (jbus_nstep_sel), line:37
     |vpiName:jbus_nstep_sel
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (jbus_nstep_sel), line:37
         |vpiName:jbus_nstep_sel
         |vpiFullName:work@ctu_clsp_clkgn_clksw.jbus_nstep_sel
   |vpiPort:
   \_port: (dram_nstep_sel), line:38
     |vpiName:dram_nstep_sel
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dram_nstep_sel), line:38
         |vpiName:dram_nstep_sel
         |vpiFullName:work@ctu_clsp_clkgn_clksw.dram_nstep_sel
   |vpiNet:
   \_logic_net: (cmp_tst_clk), line:30
   |vpiNet:
   \_logic_net: (cmp_clk_sel), line:30
   |vpiNet:
   \_logic_net: (dram_tst_clk), line:30
   |vpiNet:
   \_logic_net: (dram_clk_sel), line:30
   |vpiNet:
   \_logic_net: (jbus_tst_clk), line:30
   |vpiNet:
   \_logic_net: (jbus_clk_sel), line:31
   |vpiNet:
   \_logic_net: (io_pwron_rst_l), line:33
   |vpiNet:
   \_logic_net: (jtag_clock_dr_cmp), line:33
   |vpiNet:
   \_logic_net: (jtag_clock_dr_jbus), line:33
   |vpiNet:
   \_logic_net: (jtag_clock_dr_dram), line:34
   |vpiNet:
   \_logic_net: (capture_l), line:34
   |vpiNet:
   \_logic_net: (jtag_clsp_sel_cpu), line:34
   |vpiNet:
   \_logic_net: (jtag_clsp_sel_dram), line:34
   |vpiNet:
   \_logic_net: (jtag_clsp_sel_jbus), line:35
   |vpiNet:
   \_logic_net: (jbus_alt_bypsel_l), line:35
   |vpiNet:
   \_logic_net: (cmp_div_bypass), line:36
   |vpiNet:
   \_logic_net: (cmp_gclk_bypass), line:36
   |vpiNet:
   \_logic_net: (jbus_div_bypass), line:36
   |vpiNet:
   \_logic_net: (jbus_gclk_bypass), line:36
   |vpiNet:
   \_logic_net: (dram_gclk_bypass), line:37
   |vpiNet:
   \_logic_net: (testmode_l), line:37
   |vpiNet:
   \_logic_net: (cmp_nstep_sel), line:37
   |vpiNet:
   \_logic_net: (jbus_nstep_sel), line:37
   |vpiNet:
   \_logic_net: (dram_nstep_sel), line:38
 |uhdmtopModules:
 \_module: work@ctu_clsp_clkgn_clksw (work@ctu_clsp_clkgn_clksw), file:<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v.html" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v</a>, line:28
   |vpiDefName:work@ctu_clsp_clkgn_clksw
   |vpiName:work@ctu_clsp_clkgn_clksw
   |vpiPort:
   \_port: (cmp_tst_clk), line:30, parent:work@ctu_clsp_clkgn_clksw
     |vpiName:cmp_tst_clk
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (cmp_tst_clk), line:30, parent:work@ctu_clsp_clkgn_clksw
         |vpiName:cmp_tst_clk
         |vpiFullName:work@ctu_clsp_clkgn_clksw.cmp_tst_clk
   |vpiPort:
   \_port: (cmp_clk_sel), line:30, parent:work@ctu_clsp_clkgn_clksw
     |vpiName:cmp_clk_sel
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (cmp_clk_sel), line:30, parent:work@ctu_clsp_clkgn_clksw
         |vpiName:cmp_clk_sel
         |vpiFullName:work@ctu_clsp_clkgn_clksw.cmp_clk_sel
   |vpiPort:
   \_port: (dram_tst_clk), line:30, parent:work@ctu_clsp_clkgn_clksw
     |vpiName:dram_tst_clk
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dram_tst_clk), line:30, parent:work@ctu_clsp_clkgn_clksw
         |vpiName:dram_tst_clk
         |vpiFullName:work@ctu_clsp_clkgn_clksw.dram_tst_clk
   |vpiPort:
   \_port: (dram_clk_sel), line:30, parent:work@ctu_clsp_clkgn_clksw
     |vpiName:dram_clk_sel
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dram_clk_sel), line:30, parent:work@ctu_clsp_clkgn_clksw
         |vpiName:dram_clk_sel
         |vpiFullName:work@ctu_clsp_clkgn_clksw.dram_clk_sel
   |vpiPort:
   \_port: (jbus_tst_clk), line:30, parent:work@ctu_clsp_clkgn_clksw
     |vpiName:jbus_tst_clk
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (jbus_tst_clk), line:30, parent:work@ctu_clsp_clkgn_clksw
         |vpiName:jbus_tst_clk
         |vpiFullName:work@ctu_clsp_clkgn_clksw.jbus_tst_clk
   |vpiPort:
   \_port: (jbus_clk_sel), line:31, parent:work@ctu_clsp_clkgn_clksw
     |vpiName:jbus_clk_sel
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (jbus_clk_sel), line:31, parent:work@ctu_clsp_clkgn_clksw
         |vpiName:jbus_clk_sel
         |vpiFullName:work@ctu_clsp_clkgn_clksw.jbus_clk_sel
   |vpiPort:
   \_port: (io_pwron_rst_l), line:33, parent:work@ctu_clsp_clkgn_clksw
     |vpiName:io_pwron_rst_l
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (io_pwron_rst_l), line:33, parent:work@ctu_clsp_clkgn_clksw
         |vpiName:io_pwron_rst_l
         |vpiFullName:work@ctu_clsp_clkgn_clksw.io_pwron_rst_l
   |vpiPort:
   \_port: (jtag_clock_dr_cmp), line:33, parent:work@ctu_clsp_clkgn_clksw
     |vpiName:jtag_clock_dr_cmp
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (jtag_clock_dr_cmp), line:33, parent:work@ctu_clsp_clkgn_clksw
         |vpiName:jtag_clock_dr_cmp
         |vpiFullName:work@ctu_clsp_clkgn_clksw.jtag_clock_dr_cmp
   |vpiPort:
   \_port: (jtag_clock_dr_jbus), line:33, parent:work@ctu_clsp_clkgn_clksw
     |vpiName:jtag_clock_dr_jbus
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (jtag_clock_dr_jbus), line:33, parent:work@ctu_clsp_clkgn_clksw
         |vpiName:jtag_clock_dr_jbus
         |vpiFullName:work@ctu_clsp_clkgn_clksw.jtag_clock_dr_jbus
   |vpiPort:
   \_port: (jtag_clock_dr_dram), line:34, parent:work@ctu_clsp_clkgn_clksw
     |vpiName:jtag_clock_dr_dram
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (jtag_clock_dr_dram), line:34, parent:work@ctu_clsp_clkgn_clksw
         |vpiName:jtag_clock_dr_dram
         |vpiFullName:work@ctu_clsp_clkgn_clksw.jtag_clock_dr_dram
   |vpiPort:
   \_port: (capture_l), line:34, parent:work@ctu_clsp_clkgn_clksw
     |vpiName:capture_l
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (capture_l), line:34, parent:work@ctu_clsp_clkgn_clksw
         |vpiName:capture_l
         |vpiFullName:work@ctu_clsp_clkgn_clksw.capture_l
   |vpiPort:
   \_port: (jtag_clsp_sel_cpu), line:34, parent:work@ctu_clsp_clkgn_clksw
     |vpiName:jtag_clsp_sel_cpu
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (jtag_clsp_sel_cpu), line:34, parent:work@ctu_clsp_clkgn_clksw
         |vpiName:jtag_clsp_sel_cpu
         |vpiFullName:work@ctu_clsp_clkgn_clksw.jtag_clsp_sel_cpu
         |vpiRange:
         \_range: , line:48
           |vpiLeftRange:
           \_constant: , line:48
             |vpiConstType:7
             |vpiDecompile:2
             |vpiSize:32
             |INT:2
           |vpiRightRange:
           \_constant: , line:48
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
   |vpiPort:
   \_port: (jtag_clsp_sel_dram), line:34, parent:work@ctu_clsp_clkgn_clksw
     |vpiName:jtag_clsp_sel_dram
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (jtag_clsp_sel_dram), line:34, parent:work@ctu_clsp_clkgn_clksw
         |vpiName:jtag_clsp_sel_dram
         |vpiFullName:work@ctu_clsp_clkgn_clksw.jtag_clsp_sel_dram
         |vpiRange:
         \_range: , line:49
           |vpiLeftRange:
           \_constant: , line:49
             |vpiConstType:7
             |vpiDecompile:2
             |vpiSize:32
             |INT:2
           |vpiRightRange:
           \_constant: , line:49
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
   |vpiPort:
   \_port: (jtag_clsp_sel_jbus), line:35, parent:work@ctu_clsp_clkgn_clksw
     |vpiName:jtag_clsp_sel_jbus
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (jtag_clsp_sel_jbus), line:35, parent:work@ctu_clsp_clkgn_clksw
         |vpiName:jtag_clsp_sel_jbus
         |vpiFullName:work@ctu_clsp_clkgn_clksw.jtag_clsp_sel_jbus
         |vpiRange:
         \_range: , line:50
           |vpiLeftRange:
           \_constant: , line:50
             |vpiConstType:7
             |vpiDecompile:2
             |vpiSize:32
             |INT:2
           |vpiRightRange:
           \_constant: , line:50
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
   |vpiPort:
   \_port: (jbus_alt_bypsel_l), line:35, parent:work@ctu_clsp_clkgn_clksw
     |vpiName:jbus_alt_bypsel_l
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (jbus_alt_bypsel_l), line:35, parent:work@ctu_clsp_clkgn_clksw
         |vpiName:jbus_alt_bypsel_l
         |vpiFullName:work@ctu_clsp_clkgn_clksw.jbus_alt_bypsel_l
   |vpiPort:
   \_port: (cmp_div_bypass), line:36, parent:work@ctu_clsp_clkgn_clksw
     |vpiName:cmp_div_bypass
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (cmp_div_bypass), line:36, parent:work@ctu_clsp_clkgn_clksw
         |vpiName:cmp_div_bypass
         |vpiFullName:work@ctu_clsp_clkgn_clksw.cmp_div_bypass
   |vpiPort:
   \_port: (cmp_gclk_bypass), line:36, parent:work@ctu_clsp_clkgn_clksw
     |vpiName:cmp_gclk_bypass
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (cmp_gclk_bypass), line:36, parent:work@ctu_clsp_clkgn_clksw
         |vpiName:cmp_gclk_bypass
         |vpiFullName:work@ctu_clsp_clkgn_clksw.cmp_gclk_bypass
   |vpiPort:
   \_port: (jbus_div_bypass), line:36, parent:work@ctu_clsp_clkgn_clksw
     |vpiName:jbus_div_bypass
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (jbus_div_bypass), line:36, parent:work@ctu_clsp_clkgn_clksw
         |vpiName:jbus_div_bypass
         |vpiFullName:work@ctu_clsp_clkgn_clksw.jbus_div_bypass
   |vpiPort:
   \_port: (jbus_gclk_bypass), line:36, parent:work@ctu_clsp_clkgn_clksw
     |vpiName:jbus_gclk_bypass
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (jbus_gclk_bypass), line:36, parent:work@ctu_clsp_clkgn_clksw
         |vpiName:jbus_gclk_bypass
         |vpiFullName:work@ctu_clsp_clkgn_clksw.jbus_gclk_bypass
   |vpiPort:
   \_port: (dram_gclk_bypass), line:37, parent:work@ctu_clsp_clkgn_clksw
     |vpiName:dram_gclk_bypass
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dram_gclk_bypass), line:37, parent:work@ctu_clsp_clkgn_clksw
         |vpiName:dram_gclk_bypass
         |vpiFullName:work@ctu_clsp_clkgn_clksw.dram_gclk_bypass
   |vpiPort:
   \_port: (testmode_l), line:37, parent:work@ctu_clsp_clkgn_clksw
     |vpiName:testmode_l
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (testmode_l), line:37, parent:work@ctu_clsp_clkgn_clksw
         |vpiName:testmode_l
         |vpiFullName:work@ctu_clsp_clkgn_clksw.testmode_l
   |vpiPort:
   \_port: (cmp_nstep_sel), line:37, parent:work@ctu_clsp_clkgn_clksw
     |vpiName:cmp_nstep_sel
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (cmp_nstep_sel), line:37, parent:work@ctu_clsp_clkgn_clksw
         |vpiName:cmp_nstep_sel
         |vpiFullName:work@ctu_clsp_clkgn_clksw.cmp_nstep_sel
   |vpiPort:
   \_port: (jbus_nstep_sel), line:37, parent:work@ctu_clsp_clkgn_clksw
     |vpiName:jbus_nstep_sel
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (jbus_nstep_sel), line:37, parent:work@ctu_clsp_clkgn_clksw
         |vpiName:jbus_nstep_sel
         |vpiFullName:work@ctu_clsp_clkgn_clksw.jbus_nstep_sel
   |vpiPort:
   \_port: (dram_nstep_sel), line:38, parent:work@ctu_clsp_clkgn_clksw
     |vpiName:dram_nstep_sel
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dram_nstep_sel), line:38, parent:work@ctu_clsp_clkgn_clksw
         |vpiName:dram_nstep_sel
         |vpiFullName:work@ctu_clsp_clkgn_clksw.dram_nstep_sel
   |vpiModule:
   \_module: work@ctu_clsp_clkgn_clksw::ctu_clsp_clkgn_clksel (u_cmp), file:<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v.html" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v</a>, line:89, parent:work@ctu_clsp_clkgn_clksw
     |vpiDefName:work@ctu_clsp_clkgn_clksw::ctu_clsp_clkgn_clksel
     |vpiName:u_cmp
     |vpiFullName:work@ctu_clsp_clkgn_clksw.u_cmp
     |vpiPort:
     \_port: (clkout), parent:u_cmp
       |vpiName:clkout
       |vpiHighConn:
       \_ref_obj: (cmp_tst_clk), line:91
         |vpiName:cmp_tst_clk
         |vpiActual:
         \_logic_net: (cmp_tst_clk), line:30, parent:work@ctu_clsp_clkgn_clksw
     |vpiPort:
     \_port: (sysclk_sel), parent:u_cmp
       |vpiName:sysclk_sel
       |vpiHighConn:
       \_ref_obj: (cmp_clk_sel), line:92
         |vpiName:cmp_clk_sel
         |vpiActual:
         \_logic_net: (cmp_clk_sel), line:30, parent:work@ctu_clsp_clkgn_clksw
     |vpiPort:
     \_port: (io_pwron_rst_l), parent:u_cmp
       |vpiName:io_pwron_rst_l
       |vpiHighConn:
       \_ref_obj: (io_pwron_rst_l), line:94
         |vpiName:io_pwron_rst_l
         |vpiActual:
         \_logic_net: (io_pwron_rst_l), line:33, parent:work@ctu_clsp_clkgn_clksw
     |vpiPort:
     \_port: (sel), parent:u_cmp
       |vpiName:sel
       |vpiHighConn:
       \_ref_obj: (jtag_clsp_sel_cpu), line:95
         |vpiName:jtag_clsp_sel_cpu
         |vpiActual:
         \_logic_net: (jtag_clsp_sel_cpu), line:34, parent:work@ctu_clsp_clkgn_clksw
     |vpiPort:
     \_port: (testmode_l), parent:u_cmp
       |vpiName:testmode_l
       |vpiHighConn:
       \_ref_obj: (testmode_l), line:96
         |vpiName:testmode_l
         |vpiActual:
         \_logic_net: (testmode_l), line:37, parent:work@ctu_clsp_clkgn_clksw
     |vpiPort:
     \_port: (sysclk), parent:u_cmp
       |vpiName:sysclk
       |vpiHighConn:
       \_ref_obj: (cmp_gclk_bypass), line:97
         |vpiName:cmp_gclk_bypass
         |vpiActual:
         \_logic_net: (cmp_gclk_bypass), line:36, parent:work@ctu_clsp_clkgn_clksw
     |vpiPort:
     \_port: (divbypclk), parent:u_cmp
       |vpiName:divbypclk
       |vpiHighConn:
       \_ref_obj: (cmp_div_bypass), line:98
         |vpiName:cmp_div_bypass
         |vpiActual:
         \_logic_net: (cmp_div_bypass), line:36, parent:work@ctu_clsp_clkgn_clksw
     |vpiPort:
     \_port: (byp_mult_sel_l), parent:u_cmp
       |vpiName:byp_mult_sel_l
       |vpiHighConn:
       \_constant: , line:99
         |vpiConstType:3
         |vpiDecompile:&#39;b0
         |vpiSize:1
         |BIN:0
     |vpiPort:
     \_port: (nstepsel), parent:u_cmp
       |vpiName:nstepsel
       |vpiHighConn:
       \_ref_obj: (cmp_nstep_sel), line:100
         |vpiName:cmp_nstep_sel
         |vpiActual:
         \_logic_net: (cmp_nstep_sel), line:37, parent:work@ctu_clsp_clkgn_clksw
     |vpiPort:
     \_port: (jtag_clock_dr), parent:u_cmp
       |vpiName:jtag_clock_dr
       |vpiHighConn:
       \_ref_obj: (jtag_clock_dr_cmp), line:101
         |vpiName:jtag_clock_dr_cmp
         |vpiActual:
         \_logic_net: (jtag_clock_dr_cmp), line:33, parent:work@ctu_clsp_clkgn_clksw
     |vpiPort:
     \_port: (capture_l), parent:u_cmp
       |vpiName:capture_l
       |vpiHighConn:
       \_ref_obj: (capture_l), line:102
         |vpiName:capture_l
         |vpiActual:
         \_logic_net: (capture_l), line:34, parent:work@ctu_clsp_clkgn_clksw
     |vpiPort:
     \_port: (bypmode), parent:u_cmp
       |vpiName:bypmode
       |vpiHighConn:
       \_constant: , line:103
         |vpiConstType:3
         |vpiDecompile:&#39;b0
         |vpiSize:1
         |BIN:0
     |vpiInstance:
     \_module: work@ctu_clsp_clkgn_clksw (work@ctu_clsp_clkgn_clksw), file:<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v.html" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v</a>, line:28
   |vpiModule:
   \_module: work@ctu_clsp_clkgn_clksw::ctu_clsp_clkgn_clksel (u_jbus), file:<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v.html" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v</a>, line:119, parent:work@ctu_clsp_clkgn_clksw
     |vpiDefName:work@ctu_clsp_clkgn_clksw::ctu_clsp_clkgn_clksel
     |vpiName:u_jbus
     |vpiFullName:work@ctu_clsp_clkgn_clksw.u_jbus
     |vpiPort:
     \_port: (clkout), parent:u_jbus
       |vpiName:clkout
       |vpiHighConn:
       \_ref_obj: (jbus_tst_clk), line:121
         |vpiName:jbus_tst_clk
         |vpiActual:
         \_logic_net: (jbus_tst_clk), line:30, parent:work@ctu_clsp_clkgn_clksw
     |vpiPort:
     \_port: (sysclk_sel), parent:u_jbus
       |vpiName:sysclk_sel
       |vpiHighConn:
       \_ref_obj: (jbus_clk_sel), line:122
         |vpiName:jbus_clk_sel
         |vpiActual:
         \_logic_net: (jbus_clk_sel), line:31, parent:work@ctu_clsp_clkgn_clksw
     |vpiPort:
     \_port: (io_pwron_rst_l), parent:u_jbus
       |vpiName:io_pwron_rst_l
       |vpiHighConn:
       \_ref_obj: (io_pwron_rst_l), line:124
         |vpiName:io_pwron_rst_l
         |vpiActual:
         \_logic_net: (io_pwron_rst_l), line:33, parent:work@ctu_clsp_clkgn_clksw
     |vpiPort:
     \_port: (sel), parent:u_jbus
       |vpiName:sel
       |vpiHighConn:
       \_ref_obj: (jtag_clsp_sel_jbus), line:125
         |vpiName:jtag_clsp_sel_jbus
         |vpiActual:
         \_logic_net: (jtag_clsp_sel_jbus), line:35, parent:work@ctu_clsp_clkgn_clksw
     |vpiPort:
     \_port: (testmode_l), parent:u_jbus
       |vpiName:testmode_l
       |vpiHighConn:
       \_ref_obj: (testmode_l), line:126
         |vpiName:testmode_l
         |vpiActual:
         \_logic_net: (testmode_l), line:37, parent:work@ctu_clsp_clkgn_clksw
     |vpiPort:
     \_port: (sysclk), parent:u_jbus
       |vpiName:sysclk
       |vpiHighConn:
       \_ref_obj: (jbus_gclk_bypass), line:127
         |vpiName:jbus_gclk_bypass
         |vpiActual:
         \_logic_net: (jbus_gclk_bypass), line:36, parent:work@ctu_clsp_clkgn_clksw
     |vpiPort:
     \_port: (divbypclk), parent:u_jbus
       |vpiName:divbypclk
       |vpiHighConn:
       \_ref_obj: (jbus_div_bypass), line:128
         |vpiName:jbus_div_bypass
         |vpiActual:
         \_logic_net: (jbus_div_bypass), line:36, parent:work@ctu_clsp_clkgn_clksw
     |vpiPort:
     \_port: (byp_mult_sel_l), parent:u_jbus
       |vpiName:byp_mult_sel_l
       |vpiHighConn:
       \_ref_obj: (jbus_alt_bypsel_l), line:129
         |vpiName:jbus_alt_bypsel_l
         |vpiActual:
         \_logic_net: (jbus_alt_bypsel_l), line:35, parent:work@ctu_clsp_clkgn_clksw
     |vpiPort:
     \_port: (nstepsel), parent:u_jbus
       |vpiName:nstepsel
       |vpiHighConn:
       \_ref_obj: (jbus_nstep_sel), line:130
         |vpiName:jbus_nstep_sel
         |vpiActual:
         \_logic_net: (jbus_nstep_sel), line:37, parent:work@ctu_clsp_clkgn_clksw
     |vpiPort:
     \_port: (jtag_clock_dr), parent:u_jbus
       |vpiName:jtag_clock_dr
       |vpiHighConn:
       \_ref_obj: (jtag_clock_dr_jbus), line:131
         |vpiName:jtag_clock_dr_jbus
         |vpiActual:
         \_logic_net: (jtag_clock_dr_jbus), line:33, parent:work@ctu_clsp_clkgn_clksw
     |vpiPort:
     \_port: (capture_l), parent:u_jbus
       |vpiName:capture_l
       |vpiHighConn:
       \_ref_obj: (capture_l), line:132
         |vpiName:capture_l
         |vpiActual:
         \_logic_net: (capture_l), line:34, parent:work@ctu_clsp_clkgn_clksw
     |vpiPort:
     \_port: (bypmode), parent:u_jbus
       |vpiName:bypmode
       |vpiHighConn:
       \_ref_obj: (jtag_clsp_sel_jbus), line:133
         |vpiName:jtag_clsp_sel_jbus
         |vpiActual:
         \_logic_net: (jtag_clsp_sel_jbus), line:35, parent:work@ctu_clsp_clkgn_clksw
     |vpiInstance:
     \_module: work@ctu_clsp_clkgn_clksw (work@ctu_clsp_clkgn_clksw), file:<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v.html" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v</a>, line:28
   |vpiModule:
   \_module: work@ctu_clsp_clkgn_clksw::ctu_clsp_clkgn_clksel (u_dram), file:<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v.html" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v</a>, line:149, parent:work@ctu_clsp_clkgn_clksw
     |vpiDefName:work@ctu_clsp_clkgn_clksw::ctu_clsp_clkgn_clksel
     |vpiName:u_dram
     |vpiFullName:work@ctu_clsp_clkgn_clksw.u_dram
     |vpiPort:
     \_port: (clkout), parent:u_dram
       |vpiName:clkout
       |vpiHighConn:
       \_ref_obj: (dram_tst_clk), line:151
         |vpiName:dram_tst_clk
         |vpiActual:
         \_logic_net: (dram_tst_clk), line:30, parent:work@ctu_clsp_clkgn_clksw
     |vpiPort:
     \_port: (sysclk_sel), parent:u_dram
       |vpiName:sysclk_sel
       |vpiHighConn:
       \_ref_obj: (dram_clk_sel), line:152
         |vpiName:dram_clk_sel
         |vpiActual:
         \_logic_net: (dram_clk_sel), line:30, parent:work@ctu_clsp_clkgn_clksw
     |vpiPort:
     \_port: (io_pwron_rst_l), parent:u_dram
       |vpiName:io_pwron_rst_l
       |vpiHighConn:
       \_ref_obj: (io_pwron_rst_l), line:154
         |vpiName:io_pwron_rst_l
         |vpiActual:
         \_logic_net: (io_pwron_rst_l), line:33, parent:work@ctu_clsp_clkgn_clksw
     |vpiPort:
     \_port: (sel), parent:u_dram
       |vpiName:sel
       |vpiHighConn:
       \_ref_obj: (jtag_clsp_sel_dram), line:155
         |vpiName:jtag_clsp_sel_dram
         |vpiActual:
         \_logic_net: (jtag_clsp_sel_dram), line:34, parent:work@ctu_clsp_clkgn_clksw
     |vpiPort:
     \_port: (testmode_l), parent:u_dram
       |vpiName:testmode_l
       |vpiHighConn:
       \_ref_obj: (testmode_l), line:156
         |vpiName:testmode_l
         |vpiActual:
         \_logic_net: (testmode_l), line:37, parent:work@ctu_clsp_clkgn_clksw
     |vpiPort:
     \_port: (sysclk), parent:u_dram
       |vpiName:sysclk
       |vpiHighConn:
       \_ref_obj: (dram_gclk_bypass), line:157
         |vpiName:dram_gclk_bypass
         |vpiActual:
         \_logic_net: (dram_gclk_bypass), line:37, parent:work@ctu_clsp_clkgn_clksw
     |vpiPort:
     \_port: (divbypclk), parent:u_dram
       |vpiName:divbypclk
       |vpiHighConn:
       \_constant: , line:158
         |vpiConstType:3
         |vpiDecompile:&#39;b0
         |vpiSize:1
         |BIN:0
     |vpiPort:
     \_port: (byp_mult_sel_l), parent:u_dram
       |vpiName:byp_mult_sel_l
       |vpiHighConn:
       \_constant: , line:159
         |vpiConstType:3
         |vpiDecompile:&#39;b1
         |vpiSize:1
         |BIN:1
     |vpiPort:
     \_port: (nstepsel), parent:u_dram
       |vpiName:nstepsel
       |vpiHighConn:
       \_ref_obj: (dram_nstep_sel), line:160
         |vpiName:dram_nstep_sel
         |vpiActual:
         \_logic_net: (dram_nstep_sel), line:38, parent:work@ctu_clsp_clkgn_clksw
     |vpiPort:
     \_port: (jtag_clock_dr), parent:u_dram
       |vpiName:jtag_clock_dr
       |vpiHighConn:
       \_ref_obj: (jtag_clock_dr_dram), line:161
         |vpiName:jtag_clock_dr_dram
         |vpiActual:
         \_logic_net: (jtag_clock_dr_dram), line:34, parent:work@ctu_clsp_clkgn_clksw
     |vpiPort:
     \_port: (capture_l), parent:u_dram
       |vpiName:capture_l
       |vpiHighConn:
       \_ref_obj: (capture_l), line:162
         |vpiName:capture_l
         |vpiActual:
         \_logic_net: (capture_l), line:34, parent:work@ctu_clsp_clkgn_clksw
     |vpiPort:
     \_port: (bypmode), parent:u_dram
       |vpiName:bypmode
       |vpiHighConn:
       \_constant: , line:163
         |vpiConstType:3
         |vpiDecompile:&#39;b0
         |vpiSize:1
         |BIN:0
     |vpiInstance:
     \_module: work@ctu_clsp_clkgn_clksw (work@ctu_clsp_clkgn_clksw), file:<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v.html" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v</a>, line:28
   |vpiNet:
   \_logic_net: (cmp_tst_clk), line:30, parent:work@ctu_clsp_clkgn_clksw
   |vpiNet:
   \_logic_net: (cmp_clk_sel), line:30, parent:work@ctu_clsp_clkgn_clksw
   |vpiNet:
   \_logic_net: (dram_tst_clk), line:30, parent:work@ctu_clsp_clkgn_clksw
   |vpiNet:
   \_logic_net: (dram_clk_sel), line:30, parent:work@ctu_clsp_clkgn_clksw
   |vpiNet:
   \_logic_net: (jbus_tst_clk), line:30, parent:work@ctu_clsp_clkgn_clksw
   |vpiNet:
   \_logic_net: (jbus_clk_sel), line:31, parent:work@ctu_clsp_clkgn_clksw
   |vpiNet:
   \_logic_net: (io_pwron_rst_l), line:33, parent:work@ctu_clsp_clkgn_clksw
   |vpiNet:
   \_logic_net: (jtag_clock_dr_cmp), line:33, parent:work@ctu_clsp_clkgn_clksw
   |vpiNet:
   \_logic_net: (jtag_clock_dr_jbus), line:33, parent:work@ctu_clsp_clkgn_clksw
   |vpiNet:
   \_logic_net: (jtag_clock_dr_dram), line:34, parent:work@ctu_clsp_clkgn_clksw
   |vpiNet:
   \_logic_net: (capture_l), line:34, parent:work@ctu_clsp_clkgn_clksw
   |vpiNet:
   \_logic_net: (jtag_clsp_sel_cpu), line:34, parent:work@ctu_clsp_clkgn_clksw
   |vpiNet:
   \_logic_net: (jtag_clsp_sel_dram), line:34, parent:work@ctu_clsp_clkgn_clksw
   |vpiNet:
   \_logic_net: (jtag_clsp_sel_jbus), line:35, parent:work@ctu_clsp_clkgn_clksw
   |vpiNet:
   \_logic_net: (jbus_alt_bypsel_l), line:35, parent:work@ctu_clsp_clkgn_clksw
   |vpiNet:
   \_logic_net: (cmp_div_bypass), line:36, parent:work@ctu_clsp_clkgn_clksw
   |vpiNet:
   \_logic_net: (cmp_gclk_bypass), line:36, parent:work@ctu_clsp_clkgn_clksw
   |vpiNet:
   \_logic_net: (jbus_div_bypass), line:36, parent:work@ctu_clsp_clkgn_clksw
   |vpiNet:
   \_logic_net: (jbus_gclk_bypass), line:36, parent:work@ctu_clsp_clkgn_clksw
   |vpiNet:
   \_logic_net: (dram_gclk_bypass), line:37, parent:work@ctu_clsp_clkgn_clksw
   |vpiNet:
   \_logic_net: (testmode_l), line:37, parent:work@ctu_clsp_clkgn_clksw
   |vpiNet:
   \_logic_net: (cmp_nstep_sel), line:37, parent:work@ctu_clsp_clkgn_clksw
   |vpiNet:
   \_logic_net: (jbus_nstep_sel), line:37, parent:work@ctu_clsp_clkgn_clksw
   |vpiNet:
   \_logic_net: (dram_nstep_sel), line:38, parent:work@ctu_clsp_clkgn_clksw
Object: \work_ctu_clsp_clkgn_clksw of type 3000
Object: \work_ctu_clsp_clkgn_clksw of type 32
Object: \cmp_tst_clk of type 44
Object: \cmp_clk_sel of type 44
Object: \dram_tst_clk of type 44
Object: \dram_clk_sel of type 44
Object: \jbus_tst_clk of type 44
Object: \jbus_clk_sel of type 44
Object: \io_pwron_rst_l of type 44
Object: \jtag_clock_dr_cmp of type 44
Object: \jtag_clock_dr_jbus of type 44
Object: \jtag_clock_dr_dram of type 44
Object: \capture_l of type 44
Object: \jtag_clsp_sel_cpu of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \jtag_clsp_sel_dram of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \jtag_clsp_sel_jbus of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \jbus_alt_bypsel_l of type 44
Object: \cmp_div_bypass of type 44
Object: \cmp_gclk_bypass of type 44
Object: \jbus_div_bypass of type 44
Object: \jbus_gclk_bypass of type 44
Object: \dram_gclk_bypass of type 44
Object: \testmode_l of type 44
Object: \cmp_nstep_sel of type 44
Object: \jbus_nstep_sel of type 44
Object: \dram_nstep_sel of type 44
Object: \u_cmp of type 32
Object: \clkout of type 44
Object: \sysclk_sel of type 44
Object: \io_pwron_rst_l of type 44
Object: \sel of type 44
Object: \testmode_l of type 44
Object: \sysclk of type 44
Object: \divbypclk of type 44
Object: \byp_mult_sel_l of type 44
Object: \nstepsel of type 44
Object: \jtag_clock_dr of type 44
Object: \capture_l of type 44
Object: \bypmode of type 44
Object: \u_jbus of type 32
Object: \clkout of type 44
Object: \sysclk_sel of type 44
Object: \io_pwron_rst_l of type 44
Object: \sel of type 44
Object: \testmode_l of type 44
Object: \sysclk of type 44
Object: \divbypclk of type 44
Object: \byp_mult_sel_l of type 44
Object: \nstepsel of type 44
Object: \jtag_clock_dr of type 44
Object: \capture_l of type 44
Object: \bypmode of type 44
Object: \u_dram of type 32
Object: \clkout of type 44
Object: \sysclk_sel of type 44
Object: \io_pwron_rst_l of type 44
Object: \sel of type 44
Object: \testmode_l of type 44
Object: \sysclk of type 44
Object: \divbypclk of type 44
Object: \byp_mult_sel_l of type 44
Object: \nstepsel of type 44
Object: \jtag_clock_dr of type 44
Object: \capture_l of type 44
Object: \bypmode of type 44
Object: \cmp_tst_clk of type 36
Object: \cmp_clk_sel of type 36
Object: \dram_tst_clk of type 36
Object: \dram_clk_sel of type 36
Object: \jbus_tst_clk of type 36
Object: \jbus_clk_sel of type 36
Object: \io_pwron_rst_l of type 36
Object: \jtag_clock_dr_cmp of type 36
Object: \jtag_clock_dr_jbus of type 36
Object: \jtag_clock_dr_dram of type 36
Object: \capture_l of type 36
Object: \jtag_clsp_sel_cpu of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \jtag_clsp_sel_dram of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \jtag_clsp_sel_jbus of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \jbus_alt_bypsel_l of type 36
Object: \cmp_div_bypass of type 36
Object: \cmp_gclk_bypass of type 36
Object: \jbus_div_bypass of type 36
Object: \jbus_gclk_bypass of type 36
Object: \dram_gclk_bypass of type 36
Object: \testmode_l of type 36
Object: \cmp_nstep_sel of type 36
Object: \jbus_nstep_sel of type 36
Object: \dram_nstep_sel of type 36
Object: \work_ctu_clsp_clkgn_clksw of type 32
Object: \cmp_tst_clk of type 44
Object: \cmp_clk_sel of type 44
Object: \dram_tst_clk of type 44
Object: \dram_clk_sel of type 44
Object: \jbus_tst_clk of type 44
Object: \jbus_clk_sel of type 44
Object: \io_pwron_rst_l of type 44
Object: \jtag_clock_dr_cmp of type 44
Object: \jtag_clock_dr_jbus of type 44
Object: \jtag_clock_dr_dram of type 44
Object: \capture_l of type 44
Object: \jtag_clsp_sel_cpu of type 44
Object: \jtag_clsp_sel_dram of type 44
Object: \jtag_clsp_sel_jbus of type 44
Object: \jbus_alt_bypsel_l of type 44
Object: \cmp_div_bypass of type 44
Object: \cmp_gclk_bypass of type 44
Object: \jbus_div_bypass of type 44
Object: \jbus_gclk_bypass of type 44
Object: \dram_gclk_bypass of type 44
Object: \testmode_l of type 44
Object: \cmp_nstep_sel of type 44
Object: \jbus_nstep_sel of type 44
Object: \dram_nstep_sel of type 44
Object: \cmp_tst_clk of type 36
Object: \cmp_clk_sel of type 36
Object: \dram_tst_clk of type 36
Object: \dram_clk_sel of type 36
Object: \jbus_tst_clk of type 36
Object: \jbus_clk_sel of type 36
Object: \io_pwron_rst_l of type 36
Object: \jtag_clock_dr_cmp of type 36
Object: \jtag_clock_dr_jbus of type 36
Object: \jtag_clock_dr_dram of type 36
Object: \capture_l of type 36
Object: \jtag_clsp_sel_cpu of type 36
Object: \jtag_clsp_sel_dram of type 36
Object: \jtag_clsp_sel_jbus of type 36
Object: \jbus_alt_bypsel_l of type 36
Object: \cmp_div_bypass of type 36
Object: \cmp_gclk_bypass of type 36
Object: \jbus_div_bypass of type 36
Object: \jbus_gclk_bypass of type 36
Object: \dram_gclk_bypass of type 36
Object: \testmode_l of type 36
Object: \cmp_nstep_sel of type 36
Object: \jbus_nstep_sel of type 36
Object: \dram_nstep_sel of type 36
Object: \builtin of type 600
Generating RTLIL representation for module `\work_ctu_clsp_clkgn_clksw::ctu_clsp_clkgn_clksel&#39;.
Dumping AST before simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x27e91a0] str=&#39;\work_ctu_clsp_clkgn_clksw::ctu_clsp_clkgn_clksel&#39;
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x27e92e0] str=&#39;\clkout&#39; port=25
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x27e9460] str=&#39;\sysclk_sel&#39; port=26
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x27e95a0] str=&#39;\io_pwron_rst_l&#39; port=27
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x27e96c0] str=&#39;\sel&#39; port=28
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x27e97e0] str=&#39;\testmode_l&#39; port=29
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x27e9900] str=&#39;\sysclk&#39; port=30
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x27e9a20] str=&#39;\divbypclk&#39; port=31
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x27e9b40] str=&#39;\byp_mult_sel_l&#39; port=32
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x27e9c60] str=&#39;\nstepsel&#39; port=33
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x27e9d80] str=&#39;\jtag_clock_dr&#39; port=34
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x27e9ea0] str=&#39;\capture_l&#39; port=35
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x27e9fc0] str=&#39;\bypmode&#39; port=36
--- END OF AST DUMP ---
Dumping AST after simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x27e91a0] str=&#39;\work_ctu_clsp_clkgn_clksw::ctu_clsp_clkgn_clksel&#39; basic_prep
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x27e92e0] str=&#39;\clkout&#39; basic_prep port=25 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x27e9460] str=&#39;\sysclk_sel&#39; basic_prep port=26 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x27e95a0] str=&#39;\io_pwron_rst_l&#39; basic_prep port=27 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x27e96c0] str=&#39;\sel&#39; basic_prep port=28 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x27e97e0] str=&#39;\testmode_l&#39; basic_prep port=29 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x27e9900] str=&#39;\sysclk&#39; basic_prep port=30 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x27e9a20] str=&#39;\divbypclk&#39; basic_prep port=31 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x27e9b40] str=&#39;\byp_mult_sel_l&#39; basic_prep port=32 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x27e9c60] str=&#39;\nstepsel&#39; basic_prep port=33 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x27e9d80] str=&#39;\jtag_clock_dr&#39; basic_prep port=34 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x27e9ea0] str=&#39;\capture_l&#39; basic_prep port=35 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x27e9fc0] str=&#39;\bypmode&#39; basic_prep port=36 range=[0:0]
--- END OF AST DUMP ---
Generating RTLIL representation for module `\work_ctu_clsp_clkgn_clksw&#39;.
Dumping AST before simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x27e5170] str=&#39;\work_ctu_clsp_clkgn_clksw&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v.html#l-30" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v:30</a>.0-30.0&gt; [0x27e53e0] str=&#39;\cmp_tst_clk&#39; output reg port=1
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v.html#l-30" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v:30</a>.0-30.0&gt; [0x27e5730] str=&#39;\cmp_clk_sel&#39; output reg port=2
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v.html#l-30" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v:30</a>.0-30.0&gt; [0x27e5910] str=&#39;\dram_tst_clk&#39; output reg port=3
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v.html#l-30" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v:30</a>.0-30.0&gt; [0x27e5ad0] str=&#39;\dram_clk_sel&#39; output reg port=4
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v.html#l-30" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v:30</a>.0-30.0&gt; [0x27e5c70] str=&#39;\jbus_tst_clk&#39; output reg port=5
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v.html#l-31" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v:31</a>.0-31.0&gt; [0x27e5e30] str=&#39;\jbus_clk_sel&#39; output reg port=6
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v.html#l-33" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v:33</a>.0-33.0&gt; [0x27e5ff0] str=&#39;\io_pwron_rst_l&#39; input port=7
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v.html#l-33" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v:33</a>.0-33.0&gt; [0x27e61b0] str=&#39;\jtag_clock_dr_cmp&#39; input port=8
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v.html#l-33" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v:33</a>.0-33.0&gt; [0x27e6370] str=&#39;\jtag_clock_dr_jbus&#39; input port=9
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v.html#l-34" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v:34</a>.0-34.0&gt; [0x27e65c0] str=&#39;\jtag_clock_dr_dram&#39; input port=10
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v.html#l-34" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v:34</a>.0-34.0&gt; [0x27e6780] str=&#39;\capture_l&#39; input port=11
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v.html#l-34" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v:34</a>.0-34.0&gt; [0x27e6940] str=&#39;\jtag_clsp_sel_cpu&#39; input port=12
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v.html#l-48" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v:48</a>.0-48.0&gt; [0x27e6ae0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v.html#l-48" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v:48</a>.0-48.0&gt; [0x27e6e40] bits=&#39;00000000000000000000000000000010&#39;(32) range=[31:0] int=2
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v.html#l-48" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v:48</a>.0-48.0&gt; [0x27e7000] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v.html#l-34" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v:34</a>.0-34.0&gt; [0x27e6ca0] str=&#39;\jtag_clsp_sel_dram&#39; input port=13
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v.html#l-49" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v:49</a>.0-49.0&gt; [0x27e71c0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v.html#l-49" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v:49</a>.0-49.0&gt; [0x27e7500] bits=&#39;00000000000000000000000000000010&#39;(32) range=[31:0] int=2
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v.html#l-49" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v:49</a>.0-49.0&gt; [0x27e76c0] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v.html#l-35" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v:35</a>.0-35.0&gt; [0x27e7360] str=&#39;\jtag_clsp_sel_jbus&#39; input port=14
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v.html#l-50" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v:50</a>.0-50.0&gt; [0x27e7880]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v.html#l-50" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v:50</a>.0-50.0&gt; [0x27e7bc0] bits=&#39;00000000000000000000000000000010&#39;(32) range=[31:0] int=2
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v.html#l-50" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v:50</a>.0-50.0&gt; [0x27e7d80] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v.html#l-35" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v:35</a>.0-35.0&gt; [0x27e7a20] str=&#39;\jbus_alt_bypsel_l&#39; input port=15
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v.html#l-36" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v:36</a>.0-36.0&gt; [0x27e7fa0] str=&#39;\cmp_div_bypass&#39; input port=16
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v.html#l-36" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v:36</a>.0-36.0&gt; [0x27e8120] str=&#39;\cmp_gclk_bypass&#39; input port=17
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v.html#l-36" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v:36</a>.0-36.0&gt; [0x27e83d0] str=&#39;\jbus_div_bypass&#39; input port=18
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v.html#l-36" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v:36</a>.0-36.0&gt; [0x27e8590] str=&#39;\jbus_gclk_bypass&#39; input port=19
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v.html#l-37" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v:37</a>.0-37.0&gt; [0x27e8750] str=&#39;\dram_gclk_bypass&#39; input port=20
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v.html#l-37" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v:37</a>.0-37.0&gt; [0x27e8910] str=&#39;\testmode_l&#39; input port=21
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v.html#l-37" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v:37</a>.0-37.0&gt; [0x27e8ad0] str=&#39;\cmp_nstep_sel&#39; input port=22
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v.html#l-37" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v:37</a>.0-37.0&gt; [0x27e8c90] str=&#39;\jbus_nstep_sel&#39; input port=23
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v.html#l-38" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v:38</a>.0-38.0&gt; [0x27e8e50] str=&#39;\dram_nstep_sel&#39; input port=24
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v.html#l-89" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v:89</a>.0-89.0&gt; [0x27e9010] str=&#39;\u_cmp&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x27ea1c0] str=&#39;\work_ctu_clsp_clkgn_clksw::ctu_clsp_clkgn_clksel&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v.html#l-89" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v:89</a>.0-89.0&gt; [0x27ea300] str=&#39;\clkout&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v.html#l-89" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v:89</a>.0-89.0&gt; [0x27ea420] str=&#39;\cmp_tst_clk&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v.html#l-89" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v:89</a>.0-89.0&gt; [0x27ea680] str=&#39;\sysclk_sel&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v.html#l-89" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v:89</a>.0-89.0&gt; [0x27ea7a0] str=&#39;\cmp_clk_sel&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v.html#l-89" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v:89</a>.0-89.0&gt; [0x27ea9a0] str=&#39;\io_pwron_rst_l&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v.html#l-89" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v:89</a>.0-89.0&gt; [0x27eaac0] str=&#39;\io_pwron_rst_l&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v.html#l-89" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v:89</a>.0-89.0&gt; [0x27eace0] str=&#39;\sel&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v.html#l-89" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v:89</a>.0-89.0&gt; [0x27eae00] str=&#39;\jtag_clsp_sel_cpu&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v.html#l-89" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v:89</a>.0-89.0&gt; [0x27eb020] str=&#39;\testmode_l&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v.html#l-89" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v:89</a>.0-89.0&gt; [0x27eb140] str=&#39;\testmode_l&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v.html#l-89" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v:89</a>.0-89.0&gt; [0x27eb360] str=&#39;\sysclk&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v.html#l-89" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v:89</a>.0-89.0&gt; [0x27eb480] str=&#39;\cmp_gclk_bypass&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v.html#l-89" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v:89</a>.0-89.0&gt; [0x27eb6a0] str=&#39;\divbypclk&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v.html#l-89" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v:89</a>.0-89.0&gt; [0x27eb7c0] str=&#39;\cmp_div_bypass&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v.html#l-89" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v:89</a>.0-89.0&gt; [0x27eb9e0] str=&#39;\byp_mult_sel_l&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v.html#l-89" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v:89</a>.0-89.0&gt; [0x27ebb00]
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v.html#l-89" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v:89</a>.0-89.0&gt; [0x27ebdb0] str=&#39;\nstepsel&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v.html#l-89" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v:89</a>.0-89.0&gt; [0x27ebed0] str=&#39;\cmp_nstep_sel&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v.html#l-89" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v:89</a>.0-89.0&gt; [0x27ec0f0] str=&#39;\jtag_clock_dr&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v.html#l-89" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v:89</a>.0-89.0&gt; [0x27ec210] str=&#39;\jtag_clock_dr_cmp&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v.html#l-89" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v:89</a>.0-89.0&gt; [0x27ec430] str=&#39;\capture_l&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v.html#l-89" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v:89</a>.0-89.0&gt; [0x27ec550] str=&#39;\capture_l&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v.html#l-89" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v:89</a>.0-89.0&gt; [0x27ec770] str=&#39;\bypmode&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v.html#l-89" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v:89</a>.0-89.0&gt; [0x27ec890]
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v.html#l-119" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v:119</a>.0-119.0&gt; [0x27eca90] str=&#39;\u_jbus&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x27ecc10] str=&#39;\work_ctu_clsp_clkgn_clksw::ctu_clsp_clkgn_clksel&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v.html#l-119" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v:119</a>.0-119.0&gt; [0x27ecd70] str=&#39;\clkout&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v.html#l-119" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v:119</a>.0-119.0&gt; [0x27ece90] str=&#39;\jbus_tst_clk&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v.html#l-119" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v:119</a>.0-119.0&gt; [0x27ed0f0] str=&#39;\sysclk_sel&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v.html#l-119" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v:119</a>.0-119.0&gt; [0x27ed210] str=&#39;\jbus_clk_sel&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v.html#l-119" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v:119</a>.0-119.0&gt; [0x27ed410] str=&#39;\io_pwron_rst_l&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v.html#l-119" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v:119</a>.0-119.0&gt; [0x27ed530] str=&#39;\io_pwron_rst_l&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v.html#l-119" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v:119</a>.0-119.0&gt; [0x27ed750] str=&#39;\sel&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v.html#l-119" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v:119</a>.0-119.0&gt; [0x27ed870] str=&#39;\jtag_clsp_sel_jbus&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v.html#l-119" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v:119</a>.0-119.0&gt; [0x27eda90] str=&#39;\testmode_l&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v.html#l-119" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v:119</a>.0-119.0&gt; [0x27edbb0] str=&#39;\testmode_l&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v.html#l-119" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v:119</a>.0-119.0&gt; [0x27eddd0] str=&#39;\sysclk&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v.html#l-119" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v:119</a>.0-119.0&gt; [0x27edef0] str=&#39;\jbus_gclk_bypass&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v.html#l-119" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v:119</a>.0-119.0&gt; [0x27ee110] str=&#39;\divbypclk&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v.html#l-119" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v:119</a>.0-119.0&gt; [0x27ee230] str=&#39;\jbus_div_bypass&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v.html#l-119" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v:119</a>.0-119.0&gt; [0x27ee450] str=&#39;\byp_mult_sel_l&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v.html#l-119" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v:119</a>.0-119.0&gt; [0x27ee570] str=&#39;\jbus_alt_bypsel_l&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v.html#l-119" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v:119</a>.0-119.0&gt; [0x27ee820] str=&#39;\nstepsel&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v.html#l-119" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v:119</a>.0-119.0&gt; [0x27ee940] str=&#39;\jbus_nstep_sel&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v.html#l-119" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v:119</a>.0-119.0&gt; [0x27f9750] str=&#39;\jtag_clock_dr&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v.html#l-119" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v:119</a>.0-119.0&gt; [0x27f9870] str=&#39;\jtag_clock_dr_jbus&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v.html#l-119" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v:119</a>.0-119.0&gt; [0x27f9a90] str=&#39;\capture_l&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v.html#l-119" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v:119</a>.0-119.0&gt; [0x27f9bb0] str=&#39;\capture_l&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v.html#l-119" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v:119</a>.0-119.0&gt; [0x27f9dd0] str=&#39;\bypmode&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v.html#l-119" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v:119</a>.0-119.0&gt; [0x27f9ef0] str=&#39;\jtag_clsp_sel_jbus&#39;
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v.html#l-149" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v:149</a>.0-149.0&gt; [0x27fa0f0] str=&#39;\u_dram&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x27fa210] str=&#39;\work_ctu_clsp_clkgn_clksw::ctu_clsp_clkgn_clksel&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v.html#l-149" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v:149</a>.0-149.0&gt; [0x27fa330] str=&#39;\clkout&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v.html#l-149" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v:149</a>.0-149.0&gt; [0x27fa450] str=&#39;\dram_tst_clk&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v.html#l-149" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v:149</a>.0-149.0&gt; [0x27fa570] str=&#39;\sysclk_sel&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v.html#l-149" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v:149</a>.0-149.0&gt; [0x27fa690] str=&#39;\dram_clk_sel&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v.html#l-149" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v:149</a>.0-149.0&gt; [0x27fa7b0] str=&#39;\io_pwron_rst_l&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v.html#l-149" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v:149</a>.0-149.0&gt; [0x27fa8d0] str=&#39;\io_pwron_rst_l&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v.html#l-149" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v:149</a>.0-149.0&gt; [0x27fa9f0] str=&#39;\sel&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v.html#l-149" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v:149</a>.0-149.0&gt; [0x27fab10] str=&#39;\jtag_clsp_sel_dram&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v.html#l-149" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v:149</a>.0-149.0&gt; [0x27fac30] str=&#39;\testmode_l&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v.html#l-149" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v:149</a>.0-149.0&gt; [0x27fad50] str=&#39;\testmode_l&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v.html#l-149" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v:149</a>.0-149.0&gt; [0x27fae70] str=&#39;\sysclk&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v.html#l-149" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v:149</a>.0-149.0&gt; [0x27faf90] str=&#39;\dram_gclk_bypass&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v.html#l-149" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v:149</a>.0-149.0&gt; [0x27fb0b0] str=&#39;\divbypclk&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v.html#l-149" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v:149</a>.0-149.0&gt; [0x27fb1d0]
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v.html#l-149" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v:149</a>.0-149.0&gt; [0x27fb2f0] str=&#39;\byp_mult_sel_l&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v.html#l-149" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v:149</a>.0-149.0&gt; [0x27fb410]
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v.html#l-149" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v:149</a>.0-149.0&gt; [0x27fb530] str=&#39;\nstepsel&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v.html#l-149" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v:149</a>.0-149.0&gt; [0x27fb650] str=&#39;\dram_nstep_sel&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v.html#l-149" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v:149</a>.0-149.0&gt; [0x27fb830] str=&#39;\jtag_clock_dr&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v.html#l-149" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v:149</a>.0-149.0&gt; [0x27fb950] str=&#39;\jtag_clock_dr_dram&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v.html#l-149" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v:149</a>.0-149.0&gt; [0x27fbb30] str=&#39;\capture_l&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v.html#l-149" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v:149</a>.0-149.0&gt; [0x27fbc50] str=&#39;\capture_l&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v.html#l-149" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v:149</a>.0-149.0&gt; [0x27fbe30] str=&#39;\bypmode&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v.html#l-149" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v:149</a>.0-149.0&gt; [0x27fbf50]
--- END OF AST DUMP ---
Dumping AST after simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x27e5170] str=&#39;\work_ctu_clsp_clkgn_clksw&#39; basic_prep
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v.html#l-30" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v:30</a>.0-30.0&gt; [0x27e53e0] str=&#39;\cmp_tst_clk&#39; output reg basic_prep port=1 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v.html#l-30" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v:30</a>.0-30.0&gt; [0x27e5730] str=&#39;\cmp_clk_sel&#39; output reg basic_prep port=2 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v.html#l-30" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v:30</a>.0-30.0&gt; [0x27e5910] str=&#39;\dram_tst_clk&#39; output reg basic_prep port=3 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v.html#l-30" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v:30</a>.0-30.0&gt; [0x27e5ad0] str=&#39;\dram_clk_sel&#39; output reg basic_prep port=4 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v.html#l-30" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v:30</a>.0-30.0&gt; [0x27e5c70] str=&#39;\jbus_tst_clk&#39; output reg basic_prep port=5 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v.html#l-31" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v:31</a>.0-31.0&gt; [0x27e5e30] str=&#39;\jbus_clk_sel&#39; output reg basic_prep port=6 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v.html#l-33" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v:33</a>.0-33.0&gt; [0x27e5ff0] str=&#39;\io_pwron_rst_l&#39; input basic_prep port=7 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v.html#l-33" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v:33</a>.0-33.0&gt; [0x27e61b0] str=&#39;\jtag_clock_dr_cmp&#39; input basic_prep port=8 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v.html#l-33" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v:33</a>.0-33.0&gt; [0x27e6370] str=&#39;\jtag_clock_dr_jbus&#39; input basic_prep port=9 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v.html#l-34" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v:34</a>.0-34.0&gt; [0x27e65c0] str=&#39;\jtag_clock_dr_dram&#39; input basic_prep port=10 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v.html#l-34" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v:34</a>.0-34.0&gt; [0x27e6780] str=&#39;\capture_l&#39; input basic_prep port=11 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v.html#l-34" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v:34</a>.0-34.0&gt; [0x27e6940] str=&#39;\jtag_clsp_sel_cpu&#39; input basic_prep port=12 range=[2:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v.html#l-48" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v:48</a>.0-48.0&gt; [0x27e6ae0] basic_prep range=[2:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v.html#l-48" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v:48</a>.0-48.0&gt; [0x27e6e40] bits=&#39;00000000000000000000000000000010&#39;(32) basic_prep range=[31:0] int=2
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v.html#l-48" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v:48</a>.0-48.0&gt; [0x27e7000] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v.html#l-34" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v:34</a>.0-34.0&gt; [0x27e6ca0] str=&#39;\jtag_clsp_sel_dram&#39; input basic_prep port=13 range=[2:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v.html#l-49" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v:49</a>.0-49.0&gt; [0x27e71c0] basic_prep range=[2:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v.html#l-49" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v:49</a>.0-49.0&gt; [0x27e7500] bits=&#39;00000000000000000000000000000010&#39;(32) basic_prep range=[31:0] int=2
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v.html#l-49" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v:49</a>.0-49.0&gt; [0x27e76c0] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v.html#l-35" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v:35</a>.0-35.0&gt; [0x27e7360] str=&#39;\jtag_clsp_sel_jbus&#39; input basic_prep port=14 range=[2:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v.html#l-50" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v:50</a>.0-50.0&gt; [0x27e7880] basic_prep range=[2:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v.html#l-50" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v:50</a>.0-50.0&gt; [0x27e7bc0] bits=&#39;00000000000000000000000000000010&#39;(32) basic_prep range=[31:0] int=2
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v.html#l-50" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v:50</a>.0-50.0&gt; [0x27e7d80] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v.html#l-35" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v:35</a>.0-35.0&gt; [0x27e7a20] str=&#39;\jbus_alt_bypsel_l&#39; input basic_prep port=15 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v.html#l-36" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v:36</a>.0-36.0&gt; [0x27e7fa0] str=&#39;\cmp_div_bypass&#39; input basic_prep port=16 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v.html#l-36" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v:36</a>.0-36.0&gt; [0x27e8120] str=&#39;\cmp_gclk_bypass&#39; input basic_prep port=17 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v.html#l-36" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v:36</a>.0-36.0&gt; [0x27e83d0] str=&#39;\jbus_div_bypass&#39; input basic_prep port=18 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v.html#l-36" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v:36</a>.0-36.0&gt; [0x27e8590] str=&#39;\jbus_gclk_bypass&#39; input basic_prep port=19 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v.html#l-37" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v:37</a>.0-37.0&gt; [0x27e8750] str=&#39;\dram_gclk_bypass&#39; input basic_prep port=20 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v.html#l-37" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v:37</a>.0-37.0&gt; [0x27e8910] str=&#39;\testmode_l&#39; input basic_prep port=21 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v.html#l-37" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v:37</a>.0-37.0&gt; [0x27e8ad0] str=&#39;\cmp_nstep_sel&#39; input basic_prep port=22 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v.html#l-37" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v:37</a>.0-37.0&gt; [0x27e8c90] str=&#39;\jbus_nstep_sel&#39; input basic_prep port=23 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v.html#l-38" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v:38</a>.0-38.0&gt; [0x27e8e50] str=&#39;\dram_nstep_sel&#39; input basic_prep port=24 range=[0:0]
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v.html#l-89" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v:89</a>.0-89.0&gt; [0x27e9010] str=&#39;\u_cmp&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x27ea1c0] str=&#39;\work_ctu_clsp_clkgn_clksw::ctu_clsp_clkgn_clksel&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v.html#l-89" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v:89</a>.0-89.0&gt; [0x27ea300] str=&#39;\clkout&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v.html#l-89" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v:89</a>.0-89.0&gt; [0x27ea420 -&gt; 0x27e53e0] str=&#39;\cmp_tst_clk&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v.html#l-89" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v:89</a>.0-89.0&gt; [0x27ea680] str=&#39;\sysclk_sel&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v.html#l-89" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v:89</a>.0-89.0&gt; [0x27ea7a0 -&gt; 0x27e5730] str=&#39;\cmp_clk_sel&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v.html#l-89" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v:89</a>.0-89.0&gt; [0x27ea9a0] str=&#39;\io_pwron_rst_l&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v.html#l-89" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v:89</a>.0-89.0&gt; [0x27eaac0 -&gt; 0x27e5ff0] str=&#39;\io_pwron_rst_l&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v.html#l-89" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v:89</a>.0-89.0&gt; [0x27eace0] str=&#39;\sel&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v.html#l-89" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v:89</a>.0-89.0&gt; [0x27eae00 -&gt; 0x27e6940] str=&#39;\jtag_clsp_sel_cpu&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v.html#l-89" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v:89</a>.0-89.0&gt; [0x27eb020] str=&#39;\testmode_l&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v.html#l-89" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v:89</a>.0-89.0&gt; [0x27eb140 -&gt; 0x27e8910] str=&#39;\testmode_l&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v.html#l-89" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v:89</a>.0-89.0&gt; [0x27eb360] str=&#39;\sysclk&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v.html#l-89" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v:89</a>.0-89.0&gt; [0x27eb480 -&gt; 0x27e8120] str=&#39;\cmp_gclk_bypass&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v.html#l-89" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v:89</a>.0-89.0&gt; [0x27eb6a0] str=&#39;\divbypclk&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v.html#l-89" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v:89</a>.0-89.0&gt; [0x27eb7c0 -&gt; 0x27e7fa0] str=&#39;\cmp_div_bypass&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v.html#l-89" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v:89</a>.0-89.0&gt; [0x27eb9e0] str=&#39;\byp_mult_sel_l&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v.html#l-89" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v:89</a>.0-89.0&gt; [0x27ebb00 -&gt; 0x2814450] basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v.html#l-89" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v:89</a>.0-89.0&gt; [0x27ebdb0] str=&#39;\nstepsel&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v.html#l-89" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v:89</a>.0-89.0&gt; [0x27ebed0 -&gt; 0x27e8ad0] str=&#39;\cmp_nstep_sel&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v.html#l-89" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v:89</a>.0-89.0&gt; [0x27ec0f0] str=&#39;\jtag_clock_dr&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v.html#l-89" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v:89</a>.0-89.0&gt; [0x27ec210 -&gt; 0x27e61b0] str=&#39;\jtag_clock_dr_cmp&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v.html#l-89" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v:89</a>.0-89.0&gt; [0x27ec430] str=&#39;\capture_l&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v.html#l-89" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v:89</a>.0-89.0&gt; [0x27ec550 -&gt; 0x27e6780] str=&#39;\capture_l&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v.html#l-89" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v:89</a>.0-89.0&gt; [0x27ec770] str=&#39;\bypmode&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v.html#l-89" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v:89</a>.0-89.0&gt; [0x27ec890 -&gt; 0x2814450] basic_prep
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v.html#l-119" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v:119</a>.0-119.0&gt; [0x27eca90] str=&#39;\u_jbus&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x27ecc10] str=&#39;\work_ctu_clsp_clkgn_clksw::ctu_clsp_clkgn_clksel&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v.html#l-119" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v:119</a>.0-119.0&gt; [0x27ecd70] str=&#39;\clkout&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v.html#l-119" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v:119</a>.0-119.0&gt; [0x27ece90 -&gt; 0x27e5c70] str=&#39;\jbus_tst_clk&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v.html#l-119" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v:119</a>.0-119.0&gt; [0x27ed0f0] str=&#39;\sysclk_sel&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v.html#l-119" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v:119</a>.0-119.0&gt; [0x27ed210 -&gt; 0x27e5e30] str=&#39;\jbus_clk_sel&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v.html#l-119" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v:119</a>.0-119.0&gt; [0x27ed410] str=&#39;\io_pwron_rst_l&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v.html#l-119" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v:119</a>.0-119.0&gt; [0x27ed530 -&gt; 0x27e5ff0] str=&#39;\io_pwron_rst_l&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v.html#l-119" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v:119</a>.0-119.0&gt; [0x27ed750] str=&#39;\sel&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v.html#l-119" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v:119</a>.0-119.0&gt; [0x27ed870 -&gt; 0x27e7360] str=&#39;\jtag_clsp_sel_jbus&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v.html#l-119" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v:119</a>.0-119.0&gt; [0x27eda90] str=&#39;\testmode_l&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v.html#l-119" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v:119</a>.0-119.0&gt; [0x27edbb0 -&gt; 0x27e8910] str=&#39;\testmode_l&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v.html#l-119" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v:119</a>.0-119.0&gt; [0x27eddd0] str=&#39;\sysclk&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v.html#l-119" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v:119</a>.0-119.0&gt; [0x27edef0 -&gt; 0x27e8590] str=&#39;\jbus_gclk_bypass&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v.html#l-119" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v:119</a>.0-119.0&gt; [0x27ee110] str=&#39;\divbypclk&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v.html#l-119" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v:119</a>.0-119.0&gt; [0x27ee230 -&gt; 0x27e83d0] str=&#39;\jbus_div_bypass&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v.html#l-119" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v:119</a>.0-119.0&gt; [0x27ee450] str=&#39;\byp_mult_sel_l&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v.html#l-119" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v:119</a>.0-119.0&gt; [0x27ee570 -&gt; 0x27e7a20] str=&#39;\jbus_alt_bypsel_l&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v.html#l-119" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v:119</a>.0-119.0&gt; [0x27ee820] str=&#39;\nstepsel&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v.html#l-119" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v:119</a>.0-119.0&gt; [0x27ee940 -&gt; 0x27e8c90] str=&#39;\jbus_nstep_sel&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v.html#l-119" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v:119</a>.0-119.0&gt; [0x27f9750] str=&#39;\jtag_clock_dr&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v.html#l-119" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v:119</a>.0-119.0&gt; [0x27f9870 -&gt; 0x27e6370] str=&#39;\jtag_clock_dr_jbus&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v.html#l-119" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v:119</a>.0-119.0&gt; [0x27f9a90] str=&#39;\capture_l&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v.html#l-119" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v:119</a>.0-119.0&gt; [0x27f9bb0 -&gt; 0x27e6780] str=&#39;\capture_l&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v.html#l-119" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v:119</a>.0-119.0&gt; [0x27f9dd0] str=&#39;\bypmode&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v.html#l-119" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v:119</a>.0-119.0&gt; [0x27f9ef0 -&gt; 0x27e7360] str=&#39;\jtag_clsp_sel_jbus&#39; basic_prep
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v.html#l-149" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v:149</a>.0-149.0&gt; [0x27fa0f0] str=&#39;\u_dram&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x27fa210] str=&#39;\work_ctu_clsp_clkgn_clksw::ctu_clsp_clkgn_clksel&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v.html#l-149" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v:149</a>.0-149.0&gt; [0x27fa330] str=&#39;\clkout&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v.html#l-149" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v:149</a>.0-149.0&gt; [0x27fa450 -&gt; 0x27e5910] str=&#39;\dram_tst_clk&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v.html#l-149" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v:149</a>.0-149.0&gt; [0x27fa570] str=&#39;\sysclk_sel&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v.html#l-149" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v:149</a>.0-149.0&gt; [0x27fa690 -&gt; 0x27e5ad0] str=&#39;\dram_clk_sel&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v.html#l-149" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v:149</a>.0-149.0&gt; [0x27fa7b0] str=&#39;\io_pwron_rst_l&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v.html#l-149" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v:149</a>.0-149.0&gt; [0x27fa8d0 -&gt; 0x27e5ff0] str=&#39;\io_pwron_rst_l&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v.html#l-149" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v:149</a>.0-149.0&gt; [0x27fa9f0] str=&#39;\sel&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v.html#l-149" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v:149</a>.0-149.0&gt; [0x27fab10 -&gt; 0x27e6ca0] str=&#39;\jtag_clsp_sel_dram&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v.html#l-149" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v:149</a>.0-149.0&gt; [0x27fac30] str=&#39;\testmode_l&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v.html#l-149" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v:149</a>.0-149.0&gt; [0x27fad50 -&gt; 0x27e8910] str=&#39;\testmode_l&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v.html#l-149" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v:149</a>.0-149.0&gt; [0x27fae70] str=&#39;\sysclk&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v.html#l-149" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v:149</a>.0-149.0&gt; [0x27faf90 -&gt; 0x27e8750] str=&#39;\dram_gclk_bypass&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v.html#l-149" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v:149</a>.0-149.0&gt; [0x27fb0b0] str=&#39;\divbypclk&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v.html#l-149" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v:149</a>.0-149.0&gt; [0x27fb1d0 -&gt; 0x2814450] basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v.html#l-149" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v:149</a>.0-149.0&gt; [0x27fb2f0] str=&#39;\byp_mult_sel_l&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v.html#l-149" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v:149</a>.0-149.0&gt; [0x27fb410 -&gt; 0x2814450] basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v.html#l-149" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v:149</a>.0-149.0&gt; [0x27fb530] str=&#39;\nstepsel&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v.html#l-149" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v:149</a>.0-149.0&gt; [0x27fb650 -&gt; 0x27e8e50] str=&#39;\dram_nstep_sel&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v.html#l-149" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v:149</a>.0-149.0&gt; [0x27fb830] str=&#39;\jtag_clock_dr&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v.html#l-149" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v:149</a>.0-149.0&gt; [0x27fb950 -&gt; 0x27e65c0] str=&#39;\jtag_clock_dr_dram&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v.html#l-149" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v:149</a>.0-149.0&gt; [0x27fbb30] str=&#39;\capture_l&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v.html#l-149" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v:149</a>.0-149.0&gt; [0x27fbc50 -&gt; 0x27e6780] str=&#39;\capture_l&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v.html#l-149" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v:149</a>.0-149.0&gt; [0x27fbe30] str=&#39;\bypmode&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v.html#l-149" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v:149</a>.0-149.0&gt; [0x27fbf50 -&gt; 0x2814450] basic_prep
      AST_AUTOWIRE &lt;<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v.html#l-0" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v:0</a>.0-0.0&gt; [0x2814450] basic_prep
--- END OF AST DUMP ---
<a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v.html#l-89" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_clksw.v:89</a>: Warning: Identifier `&#39; is implicitly declared.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Analyzing design hierarchy..
ERROR: Module `work_ctu_clsp_clkgn_clksw::ctu_clsp_clkgn_clksel&#39; referenced in module `work_ctu_clsp_clkgn_clksw&#39; in cell `u_dram&#39; does not have a port named &#39;bypmode&#39;.

</pre>
</body>