<InterfaceSummary>
<RtlPorts>
<name>dir</name>
<CType>
<TypeName></TypeName>
<TypeWidth>0</TypeWidth>
<PhysicalWidth>32</PhysicalWidth>
</CType>
<CFractionWidth>0</CFractionWidth>
<InvalidType>0</InvalidType>
</RtlPorts>
<RtlPorts>
<name>P1_DRAM</name>
<CType>
<TypeName></TypeName>
<TypeWidth>0</TypeWidth>
<PhysicalWidth>32</PhysicalWidth>
</CType>
<CFractionWidth>0</CFractionWidth>
<InvalidType>0</InvalidType>
</RtlPorts>
<RtlPorts>
<name>P2_DRAM</name>
<CType>
<TypeName></TypeName>
<TypeWidth>0</TypeWidth>
<PhysicalWidth>32</PhysicalWidth>
</CType>
<CFractionWidth>0</CFractionWidth>
<InvalidType>0</InvalidType>
</RtlPorts>
<RtlPorts>
<name>P3_DRAM</name>
<CType>
<TypeName></TypeName>
<TypeWidth>0</TypeWidth>
<PhysicalWidth>32</PhysicalWidth>
</CType>
<CFractionWidth>0</CFractionWidth>
<InvalidType>0</InvalidType>
</RtlPorts>
<RtlPorts>
<name>intersectIndex</name>
<CType>
<TypeName></TypeName>
<TypeWidth>0</TypeWidth>
<PhysicalWidth>32</PhysicalWidth>
</CType>
<CFractionWidth>0</CFractionWidth>
<InvalidType>0</InvalidType>
</RtlPorts>
</InterfaceSummary>

