#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Tue Mar 14 17:14:53 2023
# Process ID: 12328
# Current directory: C:/Users/dianm/Desktop/Alchitry/1D_ALU/work/vivado/1D_ALU/1D_ALU.runs/synth_1
# Command line: vivado.exe -log au_top_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source au_top_0.tcl
# Log file: C:/Users/dianm/Desktop/Alchitry/1D_ALU/work/vivado/1D_ALU/1D_ALU.runs/synth_1/au_top_0.vds
# Journal file: C:/Users/dianm/Desktop/Alchitry/1D_ALU/work/vivado/1D_ALU/1D_ALU.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source au_top_0.tcl -notrace
Command: synth_design -top au_top_0 -part xc7a35tftg256-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tftg256-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 19896
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 999.930 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'au_top_0' [C:/Users/dianm/Desktop/Alchitry/1D_ALU/work/vivado/1D_ALU/1D_ALU.srcs/sources_1/imports/verilog/au_top_0.v:7]
	Parameter IDLE_test_mode bound to: 2'b00 
	Parameter MANUAL_test_mode bound to: 2'b01 
	Parameter AUTOMATIC_test_mode bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'button_conditioner_2' [C:/Users/dianm/Desktop/Alchitry/1D_ALU/work/vivado/1D_ALU/1D_ALU.srcs/sources_1/imports/verilog/button_conditioner_2.v:13]
	Parameter CLK_FREQ bound to: 26'b10111110101111000010000000 
	Parameter MIN_DELAY bound to: 5'b10100 
	Parameter NUM_SYNC bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'pipeline_7' [C:/Users/dianm/Desktop/Alchitry/1D_ALU/work/vivado/1D_ALU/1D_ALU.srcs/sources_1/imports/verilog/pipeline_7.v:11]
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_7' (1#1) [C:/Users/dianm/Desktop/Alchitry/1D_ALU/work/vivado/1D_ALU/1D_ALU.srcs/sources_1/imports/verilog/pipeline_7.v:11]
INFO: [Synth 8-6155] done synthesizing module 'button_conditioner_2' (2#1) [C:/Users/dianm/Desktop/Alchitry/1D_ALU/work/vivado/1D_ALU/1D_ALU.srcs/sources_1/imports/verilog/button_conditioner_2.v:13]
INFO: [Synth 8-6157] synthesizing module 'edge_detector_3' [C:/Users/dianm/Desktop/Alchitry/1D_ALU/work/vivado/1D_ALU/1D_ALU.srcs/sources_1/imports/verilog/edge_detector_3.v:12]
	Parameter RISE bound to: 1'b1 
	Parameter FALL bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'edge_detector_3' (3#1) [C:/Users/dianm/Desktop/Alchitry/1D_ALU/work/vivado/1D_ALU/1D_ALU.srcs/sources_1/imports/verilog/edge_detector_3.v:12]
INFO: [Synth 8-6157] synthesizing module 'reset_conditioner_1' [C:/Users/dianm/Desktop/Alchitry/1D_ALU/work/vivado/1D_ALU/1D_ALU.srcs/sources_1/imports/verilog/reset_conditioner_1.v:11]
	Parameter STAGES bound to: 3'b100 
INFO: [Synth 8-6155] done synthesizing module 'reset_conditioner_1' (4#1) [C:/Users/dianm/Desktop/Alchitry/1D_ALU/work/vivado/1D_ALU/1D_ALU.srcs/sources_1/imports/verilog/reset_conditioner_1.v:11]
INFO: [Synth 8-6157] synthesizing module 'v3_same_state_mult_rom_tester_4' [C:/Users/dianm/Desktop/Alchitry/1D_ALU/work/vivado/1D_ALU/1D_ALU.srcs/sources_1/imports/verilog/v3_same_state_rom_tester_4.v:7]
	Parameter IDLE_test_states bound to: 3'b000 
	Parameter ADDSUB_test_states bound to: 3'b001 
	Parameter MULTDIV_test_states bound to: 3'b010 
	Parameter ERROR_test_states bound to: 3'b011 
	Parameter OVERFLOW_test_states bound to: 3'b100 
	Parameter DEBUG_test_states bound to: 3'b101 
	Parameter PASS_test_states bound to: 3'b110 
	Parameter FINISH_test_states bound to: 3'b111 
INFO: [Synth 8-6157] synthesizing module 'alu_8' [C:/Users/dianm/Desktop/Alchitry/1D_ALU/work/vivado/1D_ALU/1D_ALU.srcs/sources_1/imports/verilog/alu_8.v:7]
INFO: [Synth 8-6157] synthesizing module 'comparator_15' [C:/Users/dianm/Desktop/Alchitry/1D_ALU/work/vivado/1D_ALU/1D_ALU.srcs/sources_1/imports/verilog/comparator_15.v:7]
INFO: [Synth 8-6155] done synthesizing module 'comparator_15' (5#1) [C:/Users/dianm/Desktop/Alchitry/1D_ALU/work/vivado/1D_ALU/1D_ALU.srcs/sources_1/imports/verilog/comparator_15.v:7]
INFO: [Synth 8-6157] synthesizing module 'add_sub_unit_16' [C:/Users/dianm/Desktop/Alchitry/1D_ALU/work/vivado/1D_ALU/1D_ALU.srcs/sources_1/imports/verilog/add_sub_unit_16.v:7]
INFO: [Synth 8-6155] done synthesizing module 'add_sub_unit_16' (6#1) [C:/Users/dianm/Desktop/Alchitry/1D_ALU/work/vivado/1D_ALU/1D_ALU.srcs/sources_1/imports/verilog/add_sub_unit_16.v:7]
INFO: [Synth 8-6157] synthesizing module 'shifter_17' [C:/Users/dianm/Desktop/Alchitry/1D_ALU/work/vivado/1D_ALU/1D_ALU.srcs/sources_1/imports/verilog/shifter_17.v:7]
INFO: [Synth 8-6155] done synthesizing module 'shifter_17' (7#1) [C:/Users/dianm/Desktop/Alchitry/1D_ALU/work/vivado/1D_ALU/1D_ALU.srcs/sources_1/imports/verilog/shifter_17.v:7]
INFO: [Synth 8-6157] synthesizing module 'boolean_18' [C:/Users/dianm/Desktop/Alchitry/1D_ALU/work/vivado/1D_ALU/1D_ALU.srcs/sources_1/imports/verilog/boolean_18.v:7]
INFO: [Synth 8-6155] done synthesizing module 'boolean_18' (8#1) [C:/Users/dianm/Desktop/Alchitry/1D_ALU/work/vivado/1D_ALU/1D_ALU.srcs/sources_1/imports/verilog/boolean_18.v:7]
INFO: [Synth 8-6157] synthesizing module 'multiplier_19' [C:/Users/dianm/Desktop/Alchitry/1D_ALU/work/vivado/1D_ALU/1D_ALU.srcs/sources_1/imports/verilog/multiplier_19.v:7]
INFO: [Synth 8-6155] done synthesizing module 'multiplier_19' (9#1) [C:/Users/dianm/Desktop/Alchitry/1D_ALU/work/vivado/1D_ALU/1D_ALU.srcs/sources_1/imports/verilog/multiplier_19.v:7]
INFO: [Synth 8-6155] done synthesizing module 'alu_8' (10#1) [C:/Users/dianm/Desktop/Alchitry/1D_ALU/work/vivado/1D_ALU/1D_ALU.srcs/sources_1/imports/verilog/alu_8.v:7]
INFO: [Synth 8-6157] synthesizing module 'external_error_9' [C:/Users/dianm/Desktop/Alchitry/1D_ALU/work/vivado/1D_ALU/1D_ALU.srcs/sources_1/imports/verilog/external_error_9.v:7]
INFO: [Synth 8-6155] done synthesizing module 'external_error_9' (11#1) [C:/Users/dianm/Desktop/Alchitry/1D_ALU/work/vivado/1D_ALU/1D_ALU.srcs/sources_1/imports/verilog/external_error_9.v:7]
INFO: [Synth 8-6157] synthesizing module 'counter_10' [C:/Users/dianm/Desktop/Alchitry/1D_ALU/work/vivado/1D_ALU/1D_ALU.srcs/sources_1/imports/verilog/counter_10.v:14]
	Parameter SIZE bound to: 1'b1 
	Parameter DIV bound to: 5'b11010 
	Parameter TOP bound to: 1'b0 
	Parameter UP bound to: 1'b1 
	Parameter MAX_VALUE bound to: 27'b011111111111111111111111111 
INFO: [Synth 8-6155] done synthesizing module 'counter_10' (12#1) [C:/Users/dianm/Desktop/Alchitry/1D_ALU/work/vivado/1D_ALU/1D_ALU.srcs/sources_1/imports/verilog/counter_10.v:14]
INFO: [Synth 8-6157] synthesizing module 'autotest_rom_answers_11' [C:/Users/dianm/Desktop/Alchitry/1D_ALU/work/vivado/1D_ALU/1D_ALU.srcs/sources_1/imports/verilog/autotest_rom_answers_11.v:7]
	Parameter TESTADD1 bound to: 60'b000000000000000100000000000000010000000000000000000000100000 
	Parameter TESTADD2 bound to: 60'b000000000000000011111111111111110000000011111111111111110001 
	Parameter TESTADD3 bound to: 60'b011111111111111100000000000000010000000010000000000000000011 
	Parameter TESTADD4 bound to: 60'b100000000000000010000000000000000000000000000000000000000110 
	Parameter TESTSUB5 bound to: 60'b000000000000000100000000000000010000000100000000000000000100 
	Parameter TESTSUB6 bound to: 60'b111111111111111100000000000000000000000111111111111111110001 
	Parameter TESTSUB7 bound to: 60'b100000000000000001111111111111110000000100000000000000010011 
	Parameter TESTSUB8 bound to: 60'b011111111111111110000000000000000000000111111111111111110011 
	Parameter TESTMULT9 bound to: 60'b000000000000000000000000000000010000001000000000000000000100 
	Parameter TESTMULT10 bound to: 60'b111111111111111111111111111111110000001000000000000000010000 
	Parameter TESTMULT11 bound to: 60'b000000000000000100000000000000010000001000000000000000010000 
	Parameter TESTMULT12 bound to: 60'b000000000000000111111111111111110000001011111111111111110001 
	Parameter TESTMULT13 bound to: 60'b011111111111111101111111111111110000001000000000000000010010 
	Parameter TESTMULT14 bound to: 60'b000000000000001010000000000000000000001000000000000000000110 
	Parameter TESTBOOLAND15 bound to: 60'b000000000000000000000000000000000001100000000000000000000100 
	Parameter TESTBOOLAND16 bound to: 60'b000000000000000000000000000000010001100000000000000000000100 
	Parameter TESTBOOLAND17 bound to: 60'b000000000000000100000000000000010001100000000000000000010000 
	Parameter TESTBOOLOR18 bound to: 60'b000000000000000000000000000000000001111000000000000000000100 
	Parameter TESTBOOLOR19 bound to: 60'b000000000000000000000000000000010001111000000000000000010000 
	Parameter TESTBOOLOR20 bound to: 60'b000000000000000100000000000000010001111000000000000000010000 
	Parameter TESTBOOLXOR21 bound to: 60'b000000000000000000000000000000000001011000000000000000000100 
	Parameter TESTBOOLXOR22 bound to: 60'b000000000000000000000000000000010001011000000000000000010000 
	Parameter TESTBOOLXOR23 bound to: 60'b000000000000000100000000000000010001011000000000000000000100 
	Parameter TESTBOOLA24 bound to: 60'b000000000000000000000000000000000001101000000000000000000100 
	Parameter TESTBOOLA25 bound to: 60'b000000000000000000000000000000010001101000000000000000000100 
	Parameter TESTBOOLA26 bound to: 60'b000000000000000100000000000000000001101000000000000000010000 
	Parameter TESTBOOLA27 bound to: 60'b000000000000000100000000000000010001101000000000000000010000 
	Parameter TESTCMP28 bound to: 60'b000000000001000000000000000001110011010100000000000000000100 
	Parameter TESTCMP29 bound to: 60'b000000000000011100000000000011110011010100000000000000010000 
	Parameter TESTCMP30 bound to: 60'b000000000001000000000000000101000011011100000000000000010000 
	Parameter TESTCMP31 bound to: 60'b000000000001000000000000000100000011011100000000000000010000 
	Parameter TESTCMP32 bound to: 60'b000000000001010100000000000001000011011100000000000000000100 
	Parameter TESTCMP33 bound to: 60'b000000000000111100000000000011110011001100000000000000010000 
	Parameter TESTCMP34 bound to: 60'b000000000000010000000000000100000011001100000000000000000100 
	Parameter TESTSHIFTLEFT35 bound to: 60'b000000000000001000000000000000100010000000000000000010000000 
	Parameter TESTSHIFTLEFT36 bound to: 60'b000000000000001000000000000001000010000000000000001000000000 
	Parameter TESTSHIFTLEFT37 bound to: 60'b000000000000001000000000000001110010000000000001000000000000 
	Parameter TESTSHIFTRIGHT38 bound to: 60'b000000000100000000000000000000100010000100000000000100000000 
	Parameter TESTSHIFTRIGHT39 bound to: 60'b000000000100000000000000000001000010000100000000000001000000 
	Parameter TESTSHIFTRIGHT40 bound to: 60'b000000000100000000000000000001110010000100000000000000000000 
	Parameter TESTSHIFTRIGHTSIGNED41 bound to: 60'b100000000100000000000000000000100010001111100000000100000000 
	Parameter TESTSHIFTRIGHTSIGNED42 bound to: 60'b100000000100000000000000000001000010001111111000000001000000 
	Parameter TESTSHIFTRIGHTSIGNED43 bound to: 60'b100000000100000000000000000001110010001111111111000000000000 
	Parameter TESTSHIFT bound to: 540'b100000000100000000000000000001110010001111111111000000000000100000000100000000000000000001000010001111111000000001000000100000000100000000000000000000100010001111100000000100000000000000000100000000000000000001110010000100000000000000000000000000000100000000000000000001000010000100000000000001000000000000000100000000000000000000100010000100000000000100000000000000000000001000000000000001110010000000000001000000000000000000000000001000000000000001000010000000000000001000000000000000000000001000000000000000100010000000000000000010000000 
	Parameter TESTS bound to: 2580'b100000000100000000000000000001110010001111111111000000000000100000000100000000000000000001000010001111111000000001000000100000000100000000000000000000100010001111100000000100000000000000000100000000000000000001110010000100000000000000000000000000000100000000000000000001000010000100000000000001000000000000000100000000000000000000100010000100000000000100000000000000000000001000000000000001110010000000000001000000000000000000000000001000000000000001000010000000000000001000000000000000000000001000000000000000100010000000000000000010000000000000000000010000000000000100000011001100000000000000000100000000000000111100000000000011110011001100000000000000010000000000000001010100000000000001000011011100000000000000000100000000000001000000000000000100000011011100000000000000010000000000000001000000000000000101000011011100000000000000010000000000000000011100000000000011110011010100000000000000010000000000000001000000000000000001110011010100000000000000000100000000000000000100000000000000010001101000000000000000010000000000000000000100000000000000000001101000000000000000010000000000000000000000000000000000010001101000000000000000000100000000000000000000000000000000000001101000000000000000000100000000000000000100000000000000010001011000000000000000000100000000000000000000000000000000010001011000000000000000010000000000000000000000000000000000000001011000000000000000000100000000000000000100000000000000010001111000000000000000010000000000000000000000000000000000010001111000000000000000010000000000000000000000000000000000000001111000000000000000000100000000000000000100000000000000010001100000000000000000010000000000000000000000000000000000010001100000000000000000000100000000000000000000000000000000000001100000000000000000000100000000000000001010000000000000000000001000000000000000000110011111111111111101111111111111110000001000000000000000010010000000000000000111111111111111110000001011111111111111110001000000000000000100000000000000010000001000000000000000010000111111111111111111111111111111110000001000000000000000010000000000000000000000000000000000010000001000000000000000000100011111111111111110000000000000000000000111111111111111110011100000000000000001111111111111110000000100000000000000010011111111111111111100000000000000000000000111111111111111110001000000000000000100000000000000010000000100000000000000000100100000000000000010000000000000000000000000000000000000000110011111111111111100000000000000010000000010000000000000000011000000000000000011111111111111110000000011111111111111110001000000000000000100000000000000010000000000000000000000100000 
INFO: [Synth 8-6155] done synthesizing module 'autotest_rom_answers_11' (13#1) [C:/Users/dianm/Desktop/Alchitry/1D_ALU/work/vivado/1D_ALU/1D_ALU.srcs/sources_1/imports/verilog/autotest_rom_answers_11.v:7]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/dianm/Desktop/Alchitry/1D_ALU/work/vivado/1D_ALU/1D_ALU.srcs/sources_1/imports/verilog/v3_same_state_rom_tester_4.v:106]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/dianm/Desktop/Alchitry/1D_ALU/work/vivado/1D_ALU/1D_ALU.srcs/sources_1/imports/verilog/v3_same_state_rom_tester_4.v:97]
INFO: [Synth 8-6155] done synthesizing module 'v3_same_state_mult_rom_tester_4' (14#1) [C:/Users/dianm/Desktop/Alchitry/1D_ALU/work/vivado/1D_ALU/1D_ALU.srcs/sources_1/imports/verilog/v3_same_state_rom_tester_4.v:7]
INFO: [Synth 8-6157] synthesizing module 'manual_test_5' [C:/Users/dianm/Desktop/Alchitry/1D_ALU/work/vivado/1D_ALU/1D_ALU.srcs/sources_1/imports/verilog/manual_test_5.v:7]
	Parameter IDLE_man_states bound to: 3'b000 
	Parameter WAITA_man_states bound to: 3'b001 
	Parameter WAITB_man_states bound to: 3'b010 
	Parameter WAITOP_man_states bound to: 3'b011 
	Parameter CHECKALU_man_states bound to: 3'b100 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/dianm/Desktop/Alchitry/1D_ALU/work/vivado/1D_ALU/1D_ALU.srcs/sources_1/imports/verilog/manual_test_5.v:67]
INFO: [Synth 8-6155] done synthesizing module 'manual_test_5' (15#1) [C:/Users/dianm/Desktop/Alchitry/1D_ALU/work/vivado/1D_ALU/1D_ALU.srcs/sources_1/imports/verilog/manual_test_5.v:7]
INFO: [Synth 8-6157] synthesizing module 'multi_seven_seg_6' [C:/Users/dianm/Desktop/Alchitry/1D_ALU/work/vivado/1D_ALU/1D_ALU.srcs/sources_1/imports/verilog/multi_seven_seg_6.v:12]
	Parameter DIGITS bound to: 3'b100 
	Parameter DIV bound to: 5'b10000 
	Parameter DIGIT_BITS bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'counter_12' [C:/Users/dianm/Desktop/Alchitry/1D_ALU/work/vivado/1D_ALU/1D_ALU.srcs/sources_1/imports/verilog/counter_12.v:14]
	Parameter SIZE bound to: 2'b10 
	Parameter DIV bound to: 5'b10000 
	Parameter TOP bound to: 4'b0011 
	Parameter UP bound to: 1'b1 
	Parameter MAX_VALUE bound to: 20'b00111111111111111111 
INFO: [Synth 8-6155] done synthesizing module 'counter_12' (16#1) [C:/Users/dianm/Desktop/Alchitry/1D_ALU/work/vivado/1D_ALU/1D_ALU.srcs/sources_1/imports/verilog/counter_12.v:14]
INFO: [Synth 8-6157] synthesizing module 'seven_seg_13' [C:/Users/dianm/Desktop/Alchitry/1D_ALU/work/vivado/1D_ALU/1D_ALU.srcs/sources_1/imports/verilog/seven_seg_13.v:7]
INFO: [Synth 8-226] default block is never used [C:/Users/dianm/Desktop/Alchitry/1D_ALU/work/vivado/1D_ALU/1D_ALU.srcs/sources_1/imports/verilog/seven_seg_13.v:16]
INFO: [Synth 8-6155] done synthesizing module 'seven_seg_13' (17#1) [C:/Users/dianm/Desktop/Alchitry/1D_ALU/work/vivado/1D_ALU/1D_ALU.srcs/sources_1/imports/verilog/seven_seg_13.v:7]
INFO: [Synth 8-6157] synthesizing module 'decoder_14' [C:/Users/dianm/Desktop/Alchitry/1D_ALU/work/vivado/1D_ALU/1D_ALU.srcs/sources_1/imports/verilog/decoder_14.v:11]
	Parameter WIDTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'decoder_14' (18#1) [C:/Users/dianm/Desktop/Alchitry/1D_ALU/work/vivado/1D_ALU/1D_ALU.srcs/sources_1/imports/verilog/decoder_14.v:11]
INFO: [Synth 8-6155] done synthesizing module 'multi_seven_seg_6' (19#1) [C:/Users/dianm/Desktop/Alchitry/1D_ALU/work/vivado/1D_ALU/1D_ALU.srcs/sources_1/imports/verilog/multi_seven_seg_6.v:12]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/dianm/Desktop/Alchitry/1D_ALU/work/vivado/1D_ALU/1D_ALU.srcs/sources_1/imports/verilog/au_top_0.v:129]
INFO: [Synth 8-6155] done synthesizing module 'au_top_0' (20#1) [C:/Users/dianm/Desktop/Alchitry/1D_ALU/work/vivado/1D_ALU/1D_ALU.srcs/sources_1/imports/verilog/au_top_0.v:7]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 999.930 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 999.930 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 999.930 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.029 . Memory (MB): peak = 999.930 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/dianm/Desktop/Alchitry/1D_ALU/work/constraint/alchitry.xdc]
Finished Parsing XDC File [C:/Users/dianm/Desktop/Alchitry/1D_ALU/work/constraint/alchitry.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/dianm/Desktop/Alchitry/1D_ALU/work/constraint/alchitry.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/au_top_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/au_top_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/dianm/Desktop/Alchitry/1D_ALU/work/constraint/io.xdc]
Finished Parsing XDC File [C:/Users/dianm/Desktop/Alchitry/1D_ALU/work/constraint/io.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/dianm/Desktop/Alchitry/1D_ALU/work/constraint/io.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/au_top_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/au_top_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Program Files/Alchitry/Alchitry Labs/library/components/au.xdc]
Finished Parsing XDC File [C:/Program Files/Alchitry/Alchitry Labs/library/components/au.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 999.930 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 999.930 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 999.930 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tftg256-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 999.930 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 999.930 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'M_test_values_q_reg' in module 'v3_same_state_mult_rom_tester_4'
INFO: [Synth 8-802] inferred FSM for state register 'M_man_states_q_reg' in module 'manual_test_5'
INFO: [Synth 8-802] inferred FSM for state register 'M_test_mode_q_reg' in module 'au_top_0'
WARNING: [Synth 8-327] inferring latch for variable 'err_reg' [C:/Users/dianm/Desktop/Alchitry/1D_ALU/work/vivado/1D_ALU/1D_ALU.srcs/sources_1/imports/verilog/multiplier_19.v:30]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE1 |                           000000 |                           000000
                 iSTATE0 |                           000001 |                           000001
                  iSTATE |                           000010 |                           000010
                iSTATE42 |                           000011 |                           000011
                iSTATE29 |                           000100 |                           000100
                iSTATE27 |                           000101 |                           000101
                iSTATE25 |                           000110 |                           000110
                iSTATE22 |                           000111 |                           000111
                iSTATE28 |                           001000 |                           001000
                iSTATE26 |                           001001 |                           001001
                iSTATE23 |                           001010 |                           001010
                iSTATE20 |                           001011 |                           001011
                iSTATE17 |                           001100 |                           001100
                iSTATE16 |                           001101 |                           001101
                iSTATE15 |                           001110 |                           001110
                iSTATE12 |                           001111 |                           001111
                iSTATE24 |                           010000 |                           010000
                iSTATE21 |                           010001 |                           010001
                iSTATE19 |                           010010 |                           010010
                iSTATE18 |                           010011 |                           010011
                iSTATE13 |                           010100 |                           010100
                 iSTATE9 |                           010101 |                           010101
                 iSTATE7 |                           010110 |                           010110
                 iSTATE4 |                           010111 |                           010111
                iSTATE10 |                           011000 |                           011000
                 iSTATE8 |                           011001 |                           011001
                 iSTATE5 |                           011010 |                           011010
                 iSTATE2 |                           011011 |                           011011
                iSTATE40 |                           011100 |                           011100
                iSTATE37 |                           011101 |                           011101
                iSTATE34 |                           011110 |                           011110
                iSTATE31 |                           011111 |                           011111
                iSTATE14 |                           100000 |                           100000
                iSTATE11 |                           100001 |                           100001
                 iSTATE6 |                           100010 |                           100010
                 iSTATE3 |                           100011 |                           100011
                iSTATE41 |                           100100 |                           100100
                iSTATE39 |                           100101 |                           100101
                iSTATE35 |                           100110 |                           100110
                iSTATE33 |                           100111 |                           100111
                iSTATE38 |                           101000 |                           101000
                iSTATE36 |                           101001 |                           101001
                iSTATE32 |                           101010 |                           101010
                iSTATE30 |                           101011 |                           101011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'M_test_values_q_reg' using encoding 'sequential' in module 'v3_same_state_mult_rom_tester_4'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
         IDLE_man_states |                            00001 |                              000
        WAITA_man_states |                            00010 |                              001
        WAITB_man_states |                            00100 |                              010
       WAITOP_man_states |                            01000 |                              011
     CHECKALU_man_states |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'M_man_states_q_reg' using encoding 'one-hot' in module 'manual_test_5'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
          IDLE_test_mode |                               00 |                               00
        MANUAL_test_mode |                               01 |                               01
     AUTOMATIC_test_mode |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'M_test_mode_q_reg' using encoding 'sequential' in module 'au_top_0'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 999.930 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   18 Bit       Adders := 1     
	   2 Input   16 Bit       Adders := 2     
	   3 Input   16 Bit       Adders := 2     
+---XORs : 
	   2 Input     16 Bit         XORs := 3     
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 5     
+---Muxes : 
	   3 Input   24 Bit        Muxes := 1     
	   2 Input   18 Bit        Muxes := 1     
	   3 Input   16 Bit        Muxes := 4     
	   4 Input   16 Bit        Muxes := 4     
	   2 Input   16 Bit        Muxes := 12    
	   5 Input   16 Bit        Muxes := 48    
	  44 Input   16 Bit        Muxes := 4     
	   8 Input   16 Bit        Muxes := 4     
	   2 Input   15 Bit        Muxes := 1     
	   3 Input    8 Bit        Muxes := 1     
	  44 Input    6 Bit        Muxes := 2     
	  52 Input    6 Bit        Muxes := 1     
	   8 Input    6 Bit        Muxes := 2     
	   5 Input    6 Bit        Muxes := 2     
	   4 Input    4 Bit        Muxes := 1     
	   4 Input    3 Bit        Muxes := 11    
	   2 Input    3 Bit        Muxes := 2     
	  44 Input    3 Bit        Muxes := 2     
	   8 Input    3 Bit        Muxes := 2     
	   3 Input    2 Bit        Muxes := 1     
	   4 Input    1 Bit        Muxes := 10    
	   2 Input    1 Bit        Muxes := 12    
	   8 Input    1 Bit        Muxes := 2     
	  44 Input    1 Bit        Muxes := 2     
	   5 Input    1 Bit        Muxes := 6     
	   3 Input    1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP mult/out0, operation Mode is: A*B.
DSP Report: operator mult/out0 is absorbed into DSP mult/out0.
DSP Report: Generating DSP man/alu16/mult/out0, operation Mode is: A*B.
DSP Report: operator man/alu16/mult/out0 is absorbed into DSP man/alu16/mult/out0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:30 ; elapsed = 00:00:34 . Memory (MB): peak = 999.930 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping	Report (see note below)
+--------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name   | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+--------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|multiplier_19 | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multiplier_19 | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+--------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:36 ; elapsed = 00:00:40 . Memory (MB): peak = 1002.805 ; gain = 2.875
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:02 ; elapsed = 00:01:08 . Memory (MB): peak = 1406.375 ; gain = 406.445
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:03 ; elapsed = 00:01:10 . Memory (MB): peak = 1406.375 ; gain = 406.445
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:06 ; elapsed = 00:01:12 . Memory (MB): peak = 1406.375 ; gain = 406.445
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:06 ; elapsed = 00:01:12 . Memory (MB): peak = 1406.375 ; gain = 406.445
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:06 ; elapsed = 00:01:13 . Memory (MB): peak = 1406.375 ; gain = 406.445
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:06 ; elapsed = 00:01:13 . Memory (MB): peak = 1406.375 ; gain = 406.445
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:06 ; elapsed = 00:01:13 . Memory (MB): peak = 1406.375 ; gain = 406.445
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:06 ; elapsed = 00:01:13 . Memory (MB): peak = 1406.375 ; gain = 406.445
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |BUFG    |     1|
|2     |CARRY4  |   205|
|3     |DSP48E1 |     2|
|4     |LUT1    |    31|
|5     |LUT2    |   245|
|6     |LUT3    |   320|
|7     |LUT4    |   421|
|8     |LUT5    |   134|
|9     |LUT6    |   702|
|10    |MUXF7   |     1|
|11    |FDRE    |   145|
|12    |FDSE    |     5|
|13    |IBUF    |    29|
|14    |OBUF    |    45|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:06 ; elapsed = 00:01:13 . Memory (MB): peak = 1406.375 ; gain = 406.445
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:00 ; elapsed = 00:01:11 . Memory (MB): peak = 1406.375 ; gain = 406.445
Synthesis Optimization Complete : Time (s): cpu = 00:01:06 ; elapsed = 00:01:13 . Memory (MB): peak = 1406.375 ; gain = 406.445
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.026 . Memory (MB): peak = 1406.375 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 208 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1406.375 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
67 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:09 ; elapsed = 00:01:18 . Memory (MB): peak = 1406.375 ; gain = 406.445
INFO: [Common 17-1381] The checkpoint 'C:/Users/dianm/Desktop/Alchitry/1D_ALU/work/vivado/1D_ALU/1D_ALU.runs/synth_1/au_top_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file au_top_0_utilization_synth.rpt -pb au_top_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Mar 14 17:16:14 2023...
