
Codigo funcional.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000000  00800100  00800100  00000302  2**0
                  ALLOC, LOAD, DATA
  1 .text         00000080  00000000  00000000  00000074  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .comment      0000002f  00000000  00000000  00000302  2**0
                  CONTENTS, READONLY
  3 .stack.descriptors.hdr 0000000e  00000000  00000000  00000331  2**0
                  CONTENTS, READONLY
  4 .debug_aranges 00000070  00000000  00000000  0000033f  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_info   00000b8b  00000000  00000000  000003af  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_abbrev 00000707  00000000  00000000  00000f3a  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_line   000004e7  00000000  00000000  00001641  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_frame  000000d0  00000000  00000000  00001b28  2**2
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_str    00000208  00000000  00000000  00001bf8  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    00000182  00000000  00000000  00001e00  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000060  00000000  00000000  00001f82  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .text         00000004  00000280  00000280  000002f4  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 13 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  00001fe4  2**2
                  CONTENTS, READONLY, DEBUGGING
 14 .text.ADC_read 00000034  00000160  00000160  000001d4  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 15 .text.ADC_init 0000000e  00000252  00000252  000002c6  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 16 .text.confPWM 00000028  000001f4  000001f4  00000268  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 17 .text.confPWM_2 0000002e  000001c6  000001c6  0000023a  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 18 .text.confPWM_3 00000020  0000021c  0000021c  00000290  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 19 .text.PWM_1   00000008  00000260  00000260  000002d4  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 20 .text.PWM_2   00000008  00000268  00000268  000002dc  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 21 .text.PWM_3   00000008  00000270  00000270  000002e4  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 22 .text.PWM_4   00000008  00000278  00000278  000002ec  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 23 .text.SEN     00000032  00000194  00000194  00000208  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 24 .text.main    000000e0  00000080  00000080  000000f4  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 25 .text.__dummy_fini 00000002  00000288  00000288  000002fc  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 26 .text.__dummy_funcs_on_exit 00000002  0000028a  0000028a  000002fe  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 27 .text.__dummy_simulator_exit 00000002  0000028c  0000028c  00000300  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 28 .text.exit    00000016  0000023c  0000023c  000002b0  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 29 .text._Exit   00000004  00000284  00000284  000002f8  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE

Disassembly of section .text:

00000000 <__vectors>:
   0:	0c 94 34 00 	jmp	0x68	; 0x68 <__ctors_end>
   4:	0c 94 40 01 	jmp	0x280	; 0x280 <__bad_interrupt>
   8:	0c 94 40 01 	jmp	0x280	; 0x280 <__bad_interrupt>
   c:	0c 94 40 01 	jmp	0x280	; 0x280 <__bad_interrupt>
  10:	0c 94 40 01 	jmp	0x280	; 0x280 <__bad_interrupt>
  14:	0c 94 40 01 	jmp	0x280	; 0x280 <__bad_interrupt>
  18:	0c 94 40 01 	jmp	0x280	; 0x280 <__bad_interrupt>
  1c:	0c 94 40 01 	jmp	0x280	; 0x280 <__bad_interrupt>
  20:	0c 94 40 01 	jmp	0x280	; 0x280 <__bad_interrupt>
  24:	0c 94 40 01 	jmp	0x280	; 0x280 <__bad_interrupt>
  28:	0c 94 40 01 	jmp	0x280	; 0x280 <__bad_interrupt>
  2c:	0c 94 40 01 	jmp	0x280	; 0x280 <__bad_interrupt>
  30:	0c 94 40 01 	jmp	0x280	; 0x280 <__bad_interrupt>
  34:	0c 94 40 01 	jmp	0x280	; 0x280 <__bad_interrupt>
  38:	0c 94 40 01 	jmp	0x280	; 0x280 <__bad_interrupt>
  3c:	0c 94 40 01 	jmp	0x280	; 0x280 <__bad_interrupt>
  40:	0c 94 40 01 	jmp	0x280	; 0x280 <__bad_interrupt>
  44:	0c 94 40 01 	jmp	0x280	; 0x280 <__bad_interrupt>
  48:	0c 94 40 01 	jmp	0x280	; 0x280 <__bad_interrupt>
  4c:	0c 94 40 01 	jmp	0x280	; 0x280 <__bad_interrupt>
  50:	0c 94 40 01 	jmp	0x280	; 0x280 <__bad_interrupt>
  54:	0c 94 40 01 	jmp	0x280	; 0x280 <__bad_interrupt>
  58:	0c 94 40 01 	jmp	0x280	; 0x280 <__bad_interrupt>
  5c:	0c 94 40 01 	jmp	0x280	; 0x280 <__bad_interrupt>
  60:	0c 94 40 01 	jmp	0x280	; 0x280 <__bad_interrupt>
  64:	0c 94 40 01 	jmp	0x280	; 0x280 <__bad_interrupt>

00000068 <__ctors_end>:
  68:	11 24       	eor	r1, r1
  6a:	1f be       	out	0x3f, r1	; 63
  6c:	cf ef       	ldi	r28, 0xFF	; 255
  6e:	d8 e0       	ldi	r29, 0x08	; 8
  70:	de bf       	out	0x3e, r29	; 62
  72:	cd bf       	out	0x3d, r28	; 61
  74:	0e 94 40 00 	call	0x80	; 0x80 <_etext>
  78:	0c 94 1e 01 	jmp	0x23c	; 0x23c <exit>

0000007c <_exit>:
  7c:	f8 94       	cli

0000007e <__stop_program>:
  7e:	ff cf       	rjmp	.-2      	; 0x7e <__stop_program>

Disassembly of section .text:

00000280 <__bad_interrupt>:
 280:	0c 94 00 00 	jmp	0	; 0x0 <__TEXT_REGION_ORIGIN__>

Disassembly of section .text.ADC_read:

00000160 <ADC_read>:
#define Valor_PWM_4 255


uint16_t ADC_read(uint8_t ch) {

	ch &= 0b00000111;
 160:	87 70       	andi	r24, 0x07	; 7
	ADMUX = (ADMUX & 0xF8)|ch;
 162:	ec e7       	ldi	r30, 0x7C	; 124
 164:	f0 e0       	ldi	r31, 0x00	; 0
 166:	90 81       	ld	r25, Z
 168:	98 7f       	andi	r25, 0xF8	; 248
 16a:	89 2b       	or	r24, r25
 16c:	80 83       	st	Z, r24
	ADCSRA |= (1<<ADSC);
 16e:	ea e7       	ldi	r30, 0x7A	; 122
 170:	f0 e0       	ldi	r31, 0x00	; 0
 172:	80 81       	ld	r24, Z
 174:	80 64       	ori	r24, 0x40	; 64
 176:	80 83       	st	Z, r24
	
	while(!(ADCSRA & (1<<ADIF)));
 178:	80 91 7a 00 	lds	r24, 0x007A	; 0x80007a <__TEXT_REGION_LENGTH__+0x7f807a>
 17c:	84 ff       	sbrs	r24, 4
 17e:	fc cf       	rjmp	.-8      	; 0x178 <ADC_read+0x18>
	ADCSRA|=(1<<ADIF);
 180:	ea e7       	ldi	r30, 0x7A	; 122
 182:	f0 e0       	ldi	r31, 0x00	; 0
 184:	80 81       	ld	r24, Z
 186:	80 61       	ori	r24, 0x10	; 16
 188:	80 83       	st	Z, r24

	return (ADC);
 18a:	80 91 78 00 	lds	r24, 0x0078	; 0x800078 <__TEXT_REGION_LENGTH__+0x7f8078>
 18e:	90 91 79 00 	lds	r25, 0x0079	; 0x800079 <__TEXT_REGION_LENGTH__+0x7f8079>
}
 192:	08 95       	ret

Disassembly of section .text.ADC_init:

00000252 <ADC_init>:
	return 0;
}


void ADC_init() {
	ADMUX = (1<<REFS0);
 252:	80 e4       	ldi	r24, 0x40	; 64
 254:	80 93 7c 00 	sts	0x007C, r24	; 0x80007c <__TEXT_REGION_LENGTH__+0x7f807c>

	ADCSRA = (1<<ADEN)|(1<<ADPS2)|(1<<ADPS1)|(1<<ADPS0);
 258:	87 e8       	ldi	r24, 0x87	; 135
 25a:	80 93 7a 00 	sts	0x007A, r24	; 0x80007a <__TEXT_REGION_LENGTH__+0x7f807a>
 25e:	08 95       	ret

Disassembly of section .text.confPWM:

000001f4 <confPWM>:
}

void confPWM(){
	// PB1 Activado
	DDRD |= (1 << DDD5)|(1 << DDD6);
 1f4:	8a b1       	in	r24, 0x0a	; 10
 1f6:	80 66       	ori	r24, 0x60	; 96
 1f8:	8a b9       	out	0x0a, r24	; 10
	
	// no invertido
	TCCR1A |= (1 << COM1A1)|(1 << COM1B1);
 1fa:	e0 e8       	ldi	r30, 0x80	; 128
 1fc:	f0 e0       	ldi	r31, 0x00	; 0
 1fe:	80 81       	ld	r24, Z
 200:	80 6a       	ori	r24, 0xA0	; 160
 202:	80 83       	st	Z, r24
	
	// Fast PWM mode usando ICR1 como TOP
	TCCR1A |= (1 << WGM11);
 204:	80 81       	ld	r24, Z
 206:	82 60       	ori	r24, 0x02	; 2
 208:	80 83       	st	Z, r24
	TCCR1B |= (1 << WGM12)|(1 << WGM13);
 20a:	e1 e8       	ldi	r30, 0x81	; 129
 20c:	f0 e0       	ldi	r31, 0x00	; 0
 20e:	80 81       	ld	r24, Z
 210:	88 61       	ori	r24, 0x18	; 24
 212:	80 83       	st	Z, r24
	
	// Timer con preescaler de 8
	TCCR1B |= (1 << CS11);
 214:	80 81       	ld	r24, Z
 216:	82 60       	ori	r24, 0x02	; 2
 218:	80 83       	st	Z, r24
 21a:	08 95       	ret

Disassembly of section .text.confPWM_2:

000001c6 <confPWM_2>:
}

void confPWM_2(){
	// PB1 Activado
	DDRD |= (1 << DDD5);
 1c6:	8a b1       	in	r24, 0x0a	; 10
 1c8:	80 62       	ori	r24, 0x20	; 32
 1ca:	8a b9       	out	0x0a, r24	; 10
	DDRD &= ~(1 << DDD6);
 1cc:	8a b1       	in	r24, 0x0a	; 10
 1ce:	8f 7b       	andi	r24, 0xBF	; 191
 1d0:	8a b9       	out	0x0a, r24	; 10
	// no invertido
	TCCR1A |= (1 << COM1A1)|(1 << COM1B1);
 1d2:	e0 e8       	ldi	r30, 0x80	; 128
 1d4:	f0 e0       	ldi	r31, 0x00	; 0
 1d6:	80 81       	ld	r24, Z
 1d8:	80 6a       	ori	r24, 0xA0	; 160
 1da:	80 83       	st	Z, r24
	
	// Fast PWM mode usando ICR1 como TOP
	TCCR1A |= (1 << WGM11);
 1dc:	80 81       	ld	r24, Z
 1de:	82 60       	ori	r24, 0x02	; 2
 1e0:	80 83       	st	Z, r24
	TCCR1B |= (1 << WGM12)|(1 << WGM13);
 1e2:	e1 e8       	ldi	r30, 0x81	; 129
 1e4:	f0 e0       	ldi	r31, 0x00	; 0
 1e6:	80 81       	ld	r24, Z
 1e8:	88 61       	ori	r24, 0x18	; 24
 1ea:	80 83       	st	Z, r24
	
	// Timer con preescaler de 8
	TCCR1B |= (1 << CS11);
 1ec:	80 81       	ld	r24, Z
 1ee:	82 60       	ori	r24, 0x02	; 2
 1f0:	80 83       	st	Z, r24
 1f2:	08 95       	ret

Disassembly of section .text.confPWM_3:

0000021c <confPWM_3>:

}

void confPWM_3(){
	// PB1 Activado
	DDRD &= ~(1 << DDD5);
 21c:	8a b1       	in	r24, 0x0a	; 10
 21e:	8f 7d       	andi	r24, 0xDF	; 223
 220:	8a b9       	out	0x0a, r24	; 10
	DDRD |= (1 << DDD6);
 222:	8a b1       	in	r24, 0x0a	; 10
 224:	80 64       	ori	r24, 0x40	; 64
 226:	8a b9       	out	0x0a, r24	; 10
	// Configurar Timer0 en modo Fast PWM
	TCCR0A |= (1 << WGM00)|(1 << WGM01);
 228:	84 b5       	in	r24, 0x24	; 36
 22a:	83 60       	ori	r24, 0x03	; 3
 22c:	84 bd       	out	0x24, r24	; 36
	
	// Configurar Timer0 para no invertir la señal PWM
	TCCR0A |= (1 << COM0A1)|(1 << COM0B1);
 22e:	84 b5       	in	r24, 0x24	; 36
 230:	80 6a       	ori	r24, 0xA0	; 160
 232:	84 bd       	out	0x24, r24	; 36
	
	// Iniciar Timer0 con preescaler de 8
	TCCR0B |= (1 << CS11);
 234:	85 b5       	in	r24, 0x25	; 37
 236:	82 60       	ori	r24, 0x02	; 2
 238:	85 bd       	out	0x25, r24	; 37
 23a:	08 95       	ret

Disassembly of section .text.PWM_1:

00000260 <PWM_1>:

}

void PWM_1(){
	OCR0A = Valor_PWM_1;
 260:	84 e1       	ldi	r24, 0x14	; 20
 262:	87 bd       	out	0x27, r24	; 39
	OCR0B = Valor_PWM_1;
 264:	88 bd       	out	0x28, r24	; 40
 266:	08 95       	ret

Disassembly of section .text.PWM_2:

00000268 <PWM_2>:
}

void PWM_2(){

	
	OCR0A = Valor_PWM_2;
 268:	82 e3       	ldi	r24, 0x32	; 50
 26a:	87 bd       	out	0x27, r24	; 39
	OCR0B = Valor_PWM_2;
 26c:	88 bd       	out	0x28, r24	; 40
 26e:	08 95       	ret

Disassembly of section .text.PWM_3:

00000270 <PWM_3>:
}

void PWM_3(){
	
	
	OCR0A = Valor_PWM_3;
 270:	86 e9       	ldi	r24, 0x96	; 150
 272:	87 bd       	out	0x27, r24	; 39
	OCR0B = Valor_PWM_3;
 274:	88 bd       	out	0x28, r24	; 40
 276:	08 95       	ret

Disassembly of section .text.PWM_4:

00000278 <PWM_4>:
}

void PWM_4(){

	
	OCR0A = Valor_PWM_4;
 278:	8f ef       	ldi	r24, 0xFF	; 255
 27a:	87 bd       	out	0x27, r24	; 39
	OCR0B = Valor_PWM_4;
 27c:	88 bd       	out	0x28, r24	; 40
 27e:	08 95       	ret

Disassembly of section .text.SEN:

00000194 <SEN>:
	
	
}

void SEN(){
 194:	cf 93       	push	r28
 196:	df 93       	push	r29
	int i = 200;
 198:	c8 ec       	ldi	r28, 0xC8	; 200
 19a:	d0 e0       	ldi	r29, 0x00	; 0
	while(i > 100) {
 19c:	0e c0       	rjmp	.+28     	; 0x1ba <SEN+0x26>
		uint16_t adc_result = ADC_read(0);
 19e:	80 e0       	ldi	r24, 0x00	; 0
 1a0:	0e 94 b0 00 	call	0x160	; 0x160 <ADC_read>

		if(adc_result < 400) {
 1a4:	80 39       	cpi	r24, 0x90	; 144
 1a6:	91 40       	sbci	r25, 0x01	; 1
 1a8:	20 f4       	brcc	.+8      	; 0x1b2 <SEN+0x1e>
			PORTD |= (1 << PD1);
 1aa:	8b b1       	in	r24, 0x0b	; 11
 1ac:	82 60       	ori	r24, 0x02	; 2
 1ae:	8b b9       	out	0x0b, r24	; 11
 1b0:	03 c0       	rjmp	.+6      	; 0x1b8 <SEN+0x24>
			} else {
			PORTD &= ~(1 << PD1);
 1b2:	8b b1       	in	r24, 0x0b	; 11
 1b4:	8d 7f       	andi	r24, 0xFD	; 253
 1b6:	8b b9       	out	0x0b, r24	; 11
		}
		i--;
 1b8:	21 97       	sbiw	r28, 0x01	; 1
	
}

void SEN(){
	int i = 200;
	while(i > 100) {
 1ba:	c5 36       	cpi	r28, 0x65	; 101
 1bc:	d1 05       	cpc	r29, r1
 1be:	7c f7       	brge	.-34     	; 0x19e <SEN+0xa>
		}
		i--;
		_delay_ms(0);
	}
	
}
 1c0:	df 91       	pop	r29
 1c2:	cf 91       	pop	r28
 1c4:	08 95       	ret

Disassembly of section .text.main:

00000080 <main>:
void PWM_4();
void SEN();


int main(void) {
	ICR1 = F_CPU / (8 * PWM_Frecuencia) - 1;
  80:	8f e3       	ldi	r24, 0x3F	; 63
  82:	9f e1       	ldi	r25, 0x1F	; 31
  84:	90 93 87 00 	sts	0x0087, r25	; 0x800087 <__TEXT_REGION_LENGTH__+0x7f8087>
  88:	80 93 86 00 	sts	0x0086, r24	; 0x800086 <__TEXT_REGION_LENGTH__+0x7f8086>

	//confPWM();
	DDRD |= (1 << PD1)|(1 << PD2)|(1 << PD4);
  8c:	8a b1       	in	r24, 0x0a	; 10
  8e:	86 61       	ori	r24, 0x16	; 22
  90:	8a b9       	out	0x0a, r24	; 10
	DDRC |= (1 << PC2)|(1 << PC4);
  92:	87 b1       	in	r24, 0x07	; 7
  94:	84 61       	ori	r24, 0x14	; 20
  96:	87 b9       	out	0x07, r24	; 7
	DDRC |= (1 << PC1)|(1 << PC3);
  98:	87 b1       	in	r24, 0x07	; 7
  9a:	8a 60       	ori	r24, 0x0A	; 10
  9c:	87 b9       	out	0x07, r24	; 7
	//DDRB = 0xFF;
	ADC_init();
  9e:	0e 94 29 01 	call	0x252	; 0x252 <ADC_init>
	
	while(1) {
		
		SEN();
  a2:	0e 94 ca 00 	call	0x194	; 0x194 <SEN>
		PORTD &= ~(1 << PORTD4); //apago led rojo
  a6:	8b b1       	in	r24, 0x0b	; 11
  a8:	8f 7e       	andi	r24, 0xEF	; 239
  aa:	8b b9       	out	0x0b, r24	; 11
		PORTD |= (1 << PORTD2); //prendo led verde
  ac:	8b b1       	in	r24, 0x0b	; 11
  ae:	84 60       	ori	r24, 0x04	; 4
  b0:	8b b9       	out	0x0b, r24	; 11
		PWM_1();
  b2:	0e 94 30 01 	call	0x260	; 0x260 <PWM_1>
		PORTC &= ~(1 << PORTC2);
  b6:	88 b1       	in	r24, 0x08	; 8
  b8:	8b 7f       	andi	r24, 0xFB	; 251
  ba:	88 b9       	out	0x08, r24	; 8
		PORTC &= ~(1 << PORTC4);
  bc:	88 b1       	in	r24, 0x08	; 8
  be:	8f 7e       	andi	r24, 0xEF	; 239
  c0:	88 b9       	out	0x08, r24	; 8
		PORTC |= (1 << PORTC1); //Cambio de sentido de guro motor 1
  c2:	88 b1       	in	r24, 0x08	; 8
  c4:	82 60       	ori	r24, 0x02	; 2
  c6:	88 b9       	out	0x08, r24	; 8
		PORTC |= (1 << PORTC3); //Cambio de sentido de guro motor 2
  c8:	88 b1       	in	r24, 0x08	; 8
  ca:	88 60       	ori	r24, 0x08	; 8
  cc:	88 b9       	out	0x08, r24	; 8
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
  ce:	2f ef       	ldi	r18, 0xFF	; 255
  d0:	8b e7       	ldi	r24, 0x7B	; 123
  d2:	92 e9       	ldi	r25, 0x92	; 146
  d4:	21 50       	subi	r18, 0x01	; 1
  d6:	80 40       	sbci	r24, 0x00	; 0
  d8:	90 40       	sbci	r25, 0x00	; 0
  da:	e1 f7       	brne	.-8      	; 0xd4 <main+0x54>
  dc:	00 c0       	rjmp	.+0      	; 0xde <main+0x5e>
  de:	00 00       	nop
		_delay_ms(3000);
		

		confPWM_2();
  e0:	0e 94 e3 00 	call	0x1c6	; 0x1c6 <confPWM_2>
		SEN();
  e4:	0e 94 ca 00 	call	0x194	; 0x194 <SEN>
		PWM_2();
  e8:	0e 94 34 01 	call	0x268	; 0x268 <PWM_2>
  ec:	2f ef       	ldi	r18, 0xFF	; 255
  ee:	8b e7       	ldi	r24, 0x7B	; 123
  f0:	92 e9       	ldi	r25, 0x92	; 146
  f2:	21 50       	subi	r18, 0x01	; 1
  f4:	80 40       	sbci	r24, 0x00	; 0
  f6:	90 40       	sbci	r25, 0x00	; 0
  f8:	e1 f7       	brne	.-8      	; 0xf2 <main+0x72>
  fa:	00 c0       	rjmp	.+0      	; 0xfc <main+0x7c>
  fc:	00 00       	nop
		_delay_ms(3000);
		
		SEN();
  fe:	0e 94 ca 00 	call	0x194	; 0x194 <SEN>
		confPWM_3();
 102:	0e 94 0e 01 	call	0x21c	; 0x21c <confPWM_3>
		PWM_3();
 106:	0e 94 38 01 	call	0x270	; 0x270 <PWM_3>
 10a:	2f ef       	ldi	r18, 0xFF	; 255
 10c:	8b e7       	ldi	r24, 0x7B	; 123
 10e:	92 e9       	ldi	r25, 0x92	; 146
 110:	21 50       	subi	r18, 0x01	; 1
 112:	80 40       	sbci	r24, 0x00	; 0
 114:	90 40       	sbci	r25, 0x00	; 0
 116:	e1 f7       	brne	.-8      	; 0x110 <main+0x90>
 118:	00 c0       	rjmp	.+0      	; 0x11a <main+0x9a>
 11a:	00 00       	nop
		_delay_ms(3000);
		
		SEN();
 11c:	0e 94 ca 00 	call	0x194	; 0x194 <SEN>
		confPWM();
 120:	0e 94 fa 00 	call	0x1f4	; 0x1f4 <confPWM>
		PORTD &= ~(1 << PORTD2); //apago led verde
 124:	8b b1       	in	r24, 0x0b	; 11
 126:	8b 7f       	andi	r24, 0xFB	; 251
 128:	8b b9       	out	0x0b, r24	; 11
		PORTD |= (1 << PORTD4); //prendo led rojo
 12a:	8b b1       	in	r24, 0x0b	; 11
 12c:	80 61       	ori	r24, 0x10	; 16
 12e:	8b b9       	out	0x0b, r24	; 11

		PORTC &= ~(1 << PORTC1);
 130:	88 b1       	in	r24, 0x08	; 8
 132:	8d 7f       	andi	r24, 0xFD	; 253
 134:	88 b9       	out	0x08, r24	; 8
		PORTC &= ~(1 << PORTC3);
 136:	88 b1       	in	r24, 0x08	; 8
 138:	87 7f       	andi	r24, 0xF7	; 247
 13a:	88 b9       	out	0x08, r24	; 8
		PORTC |= (1 << PORTC4); //Cambio de sentido de guro motor 2
 13c:	88 b1       	in	r24, 0x08	; 8
 13e:	80 61       	ori	r24, 0x10	; 16
 140:	88 b9       	out	0x08, r24	; 8
		PORTC |= (1 << PORTC2); //Cambio de sentido de guro motor 1
 142:	88 b1       	in	r24, 0x08	; 8
 144:	84 60       	ori	r24, 0x04	; 4
 146:	88 b9       	out	0x08, r24	; 8
		PWM_4();
 148:	0e 94 3c 01 	call	0x278	; 0x278 <PWM_4>
 14c:	2f ef       	ldi	r18, 0xFF	; 255
 14e:	8b e7       	ldi	r24, 0x7B	; 123
 150:	92 e9       	ldi	r25, 0x92	; 146
 152:	21 50       	subi	r18, 0x01	; 1
 154:	80 40       	sbci	r24, 0x00	; 0
 156:	90 40       	sbci	r25, 0x00	; 0
 158:	e1 f7       	brne	.-8      	; 0x152 <main+0xd2>
 15a:	00 c0       	rjmp	.+0      	; 0x15c <main+0xdc>
 15c:	00 00       	nop
 15e:	a1 cf       	rjmp	.-190    	; 0xa2 <main+0x22>

Disassembly of section .text.__dummy_fini:

00000288 <_fini>:
 288:	08 95       	ret

Disassembly of section .text.__dummy_funcs_on_exit:

0000028a <__funcs_on_exit>:
 28a:	08 95       	ret

Disassembly of section .text.__dummy_simulator_exit:

0000028c <__simulator_exit>:
 28c:	08 95       	ret

Disassembly of section .text.exit:

0000023c <exit>:
 23c:	ec 01       	movw	r28, r24
 23e:	0e 94 45 01 	call	0x28a	; 0x28a <__funcs_on_exit>
 242:	0e 94 44 01 	call	0x288	; 0x288 <_fini>
 246:	ce 01       	movw	r24, r28
 248:	0e 94 46 01 	call	0x28c	; 0x28c <__simulator_exit>
 24c:	ce 01       	movw	r24, r28
 24e:	0e 94 42 01 	call	0x284	; 0x284 <_Exit>

Disassembly of section .text._Exit:

00000284 <_Exit>:
 284:	0e 94 3e 00 	call	0x7c	; 0x7c <_exit>
