Classic Timing Analyzer report for afalina_tvk
Fri Jan 30 14:33:06 2009
Quartus II Version 7.2 Build 151 09/26/2007 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Clock Setup: 'PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3]'
  6. Clock Setup: 'CLK_6'
  7. Clock Setup: 'altera_reserved_tck'
  8. Clock Hold: 'PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3]'
  9. Clock Hold: 'CLK_6'
 10. tsu
 11. tco
 12. tpd
 13. th
 14. Board Trace Model Assignments
 15. Slow Corner Signal Integrity Metrics
 16. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2007 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+--------------------------------------------------------------------------------------------------------+-----------+----------------------------------+----------------------------------+-----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+--------------+
; Type                                                                                                   ; Slack     ; Required Time                    ; Actual Time                      ; From                                                                                                                  ; To                                                                                                                                                                                 ; From Clock                                                                              ; To Clock                                                                                ; Failed Paths ;
+--------------------------------------------------------------------------------------------------------+-----------+----------------------------------+----------------------------------+-----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+--------------+
; Worst-case tsu                                                                                         ; N/A       ; None                             ; 6.795 ns                         ; MPU_A[4]                                                                                                              ; AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|RAM2PORT:inst2|altsyncram:altsyncram_component|altsyncram_9vl1:auto_generated|ram_block1a0~porta_datain_reg7           ; --                                                                                      ; CLK_6                                                                                   ; 0            ;
; Worst-case tco                                                                                         ; N/A       ; None                             ; 17.996 ns                        ; AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|23                                                        ; MPU_D[7]                                                                                                                                                                           ; CLK_6                                                                                   ; --                                                                                      ; 0            ;
; Worst-case tpd                                                                                         ; N/A       ; None                             ; 13.598 ns                        ; MPU_A[0]                                                                                                              ; MPU_D[3]                                                                                                                                                                           ; --                                                                                      ; --                                                                                      ; 0            ;
; Worst-case th                                                                                          ; N/A       ; None                             ; 2.808 ns                         ; RS485_RXD                                                                                                             ; AduC842:AduC|me_108_rs485_top_all:inst4|rec_byte_me_108:90|22                                                                                                                      ; --                                                                                      ; CLK_6                                                                                   ; 0            ;
; Clock Setup: 'CLK_6'                                                                                   ; -0.878 ns ; 57.28 MHz ( period = 17.458 ns ) ; N/A                              ; AduC842:AduC|Three_ctrl_k:inst6|aduc_reg:inst2|DATA_CROSS[7]                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[7]                                                                                         ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; CLK_6                                                                                   ; 22           ;
; Clock Setup: 'PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3]' ; 1.026 ns  ; 114.56 MHz ( period = 8.729 ns ) ; 149.75 MHz ( period = 6.678 ns ) ; AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|lpm_counter:55|cntr_h7l:auto_generated|mux215_dataout~48 ; AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|lpm_counter:55|cntr_h7l:auto_generated|counter_reg_bit[7]                                                             ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; 0            ;
; Clock Setup: 'altera_reserved_tck'                                                                     ; N/A       ; None                             ; 73.20 MHz ( period = 13.662 ns ) ; sld_hub:sld_hub_inst|sld_dffex:BROADCAST|Q[0]                                                                         ; sld_hub:sld_hub_inst|hub_tdo_reg                                                                                                                                                   ; altera_reserved_tck                                                                     ; altera_reserved_tck                                                                     ; 0            ;
; Clock Hold: 'PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3]'  ; -5.105 ns ; 114.56 MHz ( period = 8.729 ns ) ; N/A                              ; AduC842:AduC|port_aduc_afalina:inst8|lpm_counter:144|cntr_odj:auto_generated|counter_reg_bit[2]                       ; AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|RAM2PORT:inst2|altsyncram:altsyncram_component|altsyncram_9vl1:auto_generated|ram_block1a0~portb_address_reg2          ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; 24           ;
; Clock Hold: 'CLK_6'                                                                                    ; 0.502 ns  ; 57.28 MHz ( period = 17.458 ns ) ; N/A                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][8]                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_nap3:auto_generated|ram_block1a8~porta_datain_reg0 ; CLK_6                                                                                   ; CLK_6                                                                                   ; 0            ;
; Total number of failed paths                                                                           ;           ;                                  ;                                  ;                                                                                                                       ;                                                                                                                                                                                    ;                                                                                         ;                                                                                         ; 46           ;
+--------------------------------------------------------------------------------------------------------+-----------+----------------------------------+----------------------------------+-----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+--------------+


+---------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                      ;
+----------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                         ; Setting            ; From ; To ; Entity Name ;
+----------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                    ; EP3C10F256C7       ;      ;    ;             ;
; Timing Models                                                  ; Preliminary        ;      ;    ;             ;
; Default hold multicycle                                        ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                      ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                         ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                 ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                               ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                          ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                        ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                               ; Off                ;      ;    ;             ;
; Enable Clock Latency                                           ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                  ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node          ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                          ; 10                 ;      ;    ;             ;
; Number of paths to report                                      ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                   ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                         ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                     ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                   ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis ; Off                ;      ;    ;             ;
; Enables Advanced I/O Timing                                    ; On                 ;      ;    ;             ;
+----------------------------------------------------------------+--------------------+------+----+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                                                                                                          ;
+-----------------------------------------------------------------------------------------+--------------------+------------+------------------+---------------+--------------+----------+-----------------------+---------------------+-----------+--------------+
; Clock Node Name                                                                         ; Clock Setting Name ; Type       ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset    ; Phase offset ;
+-----------------------------------------------------------------------------------------+--------------------+------------+------------------+---------------+--------------+----------+-----------------------+---------------------+-----------+--------------+
; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ;                    ; PLL output ; 114.56 MHz       ; 0.000 ns      ; 0.000 ns     ; CLK_6    ; 2                     ; 1                   ; -3.218 ns ;              ;
; CLK_6                                                                                   ;                    ; User Pin   ; 57.28 MHz        ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A       ;              ;
; MPU_WR                                                                                  ;                    ; User Pin   ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A       ;              ;
; MPU_RD                                                                                  ;                    ; User Pin   ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A       ;              ;
; altera_reserved_tck                                                                     ;                    ; User Pin   ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A       ;              ;
+-----------------------------------------------------------------------------------------+--------------------+------------+------------------+---------------+--------------+----------+-----------------------+---------------------+-----------+--------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-----------------------------------------+-----------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                                                   ; To                                                                                                                     ; From Clock                                                                              ; To Clock                                                                                ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+-----------------------------+---------------------------+-------------------------+
; 1.026 ns                                ; 149.75 MHz ( period = 6.678 ns )                    ; AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|lpm_counter:55|cntr_h7l:auto_generated|mux215_dataout~48  ; AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|lpm_counter:55|cntr_h7l:auto_generated|counter_reg_bit[7] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; 4.365 ns                    ; 3.857 ns                  ; 2.831 ns                ;
; 1.045 ns                                ; 150.60 MHz ( period = 6.640 ns )                    ; AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|lpm_counter:55|cntr_h7l:auto_generated|mux211_dataout~48  ; AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|lpm_counter:55|cntr_h7l:auto_generated|counter_reg_bit[2] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; 4.365 ns                    ; 3.882 ns                  ; 2.837 ns                ;
; 1.062 ns                                ; 151.38 MHz ( period = 6.606 ns )                    ; AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|lpm_counter:55|cntr_h7l:auto_generated|mux215_dataout~48  ; AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|lpm_counter:55|cntr_h7l:auto_generated|counter_reg_bit[4] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; 4.365 ns                    ; 3.857 ns                  ; 2.795 ns                ;
; 1.063 ns                                ; 151.42 MHz ( period = 6.604 ns )                    ; AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|lpm_counter:55|cntr_h7l:auto_generated|mux211_dataout~48  ; AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|lpm_counter:55|cntr_h7l:auto_generated|counter_reg_bit[7] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; 4.365 ns                    ; 3.854 ns                  ; 2.791 ns                ;
; 1.098 ns                                ; 153.05 MHz ( period = 6.534 ns )                    ; AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|lpm_counter:55|cntr_h7l:auto_generated|mux215_dataout~48  ; AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|lpm_counter:55|cntr_h7l:auto_generated|counter_reg_bit[6] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; 4.365 ns                    ; 3.857 ns                  ; 2.759 ns                ;
; 1.099 ns                                ; 153.09 MHz ( period = 6.532 ns )                    ; AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|lpm_counter:55|cntr_h7l:auto_generated|mux211_dataout~48  ; AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|lpm_counter:55|cntr_h7l:auto_generated|counter_reg_bit[4] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; 4.365 ns                    ; 3.854 ns                  ; 2.755 ns                ;
; 1.113 ns                                ; 153.75 MHz ( period = 6.504 ns )                    ; AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|lpm_counter:55|cntr_h7l:auto_generated|mux213_dataout~48  ; AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|lpm_counter:55|cntr_h7l:auto_generated|counter_reg_bit[2] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; 4.365 ns                    ; 3.883 ns                  ; 2.770 ns                ;
; 1.131 ns                                ; 154.61 MHz ( period = 6.468 ns )                    ; AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|lpm_counter:55|cntr_h7l:auto_generated|mux213_dataout~48  ; AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|lpm_counter:55|cntr_h7l:auto_generated|counter_reg_bit[7] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; 4.365 ns                    ; 3.855 ns                  ; 2.724 ns                ;
; 1.135 ns                                ; 154.80 MHz ( period = 6.460 ns )                    ; AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|lpm_counter:55|cntr_h7l:auto_generated|mux211_dataout~48  ; AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|lpm_counter:55|cntr_h7l:auto_generated|counter_reg_bit[6] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; 4.365 ns                    ; 3.854 ns                  ; 2.719 ns                ;
; 1.167 ns                                ; 156.35 MHz ( period = 6.396 ns )                    ; AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|lpm_counter:55|cntr_h7l:auto_generated|mux213_dataout~48  ; AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|lpm_counter:55|cntr_h7l:auto_generated|counter_reg_bit[4] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; 4.365 ns                    ; 3.855 ns                  ; 2.688 ns                ;
; 1.169 ns                                ; 156.45 MHz ( period = 6.392 ns )                    ; AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|lpm_counter:55|cntr_h7l:auto_generated|mux215_dataout~48  ; AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|lpm_counter:55|cntr_h7l:auto_generated|counter_reg_bit[5] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; 4.365 ns                    ; 3.857 ns                  ; 2.688 ns                ;
; 1.203 ns                                ; 158.13 MHz ( period = 6.324 ns )                    ; AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|lpm_counter:55|cntr_h7l:auto_generated|mux213_dataout~48  ; AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|lpm_counter:55|cntr_h7l:auto_generated|counter_reg_bit[6] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; 4.365 ns                    ; 3.855 ns                  ; 2.652 ns                ;
; 1.206 ns                                ; 158.28 MHz ( period = 6.318 ns )                    ; AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|lpm_counter:55|cntr_h7l:auto_generated|mux211_dataout~48  ; AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|lpm_counter:55|cntr_h7l:auto_generated|counter_reg_bit[5] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; 4.365 ns                    ; 3.854 ns                  ; 2.648 ns                ;
; 1.274 ns                                ; 161.76 MHz ( period = 6.182 ns )                    ; AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|lpm_counter:55|cntr_h7l:auto_generated|mux213_dataout~48  ; AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|lpm_counter:55|cntr_h7l:auto_generated|counter_reg_bit[5] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; 4.365 ns                    ; 3.855 ns                  ; 2.581 ns                ;
; 1.279 ns                                ; 162.02 MHz ( period = 6.172 ns )                    ; AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|lpm_counter:55|cntr_h7l:auto_generated|mux217_dataout~48  ; AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|lpm_counter:55|cntr_h7l:auto_generated|counter_reg_bit[7] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; 4.365 ns                    ; 3.857 ns                  ; 2.578 ns                ;
; 1.311 ns                                ; 163.72 MHz ( period = 6.108 ns )                    ; AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|lpm_counter:55|cntr_h7l:auto_generated|mux215_dataout~48  ; AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|lpm_counter:55|cntr_h7l:auto_generated|counter_reg_bit[3] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; 4.365 ns                    ; 3.857 ns                  ; 2.546 ns                ;
; 1.312 ns                                ; 163.77 MHz ( period = 6.106 ns )                    ; AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|lpm_counter:55|cntr_h7l:auto_generated|mux211_dataout~48  ; AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|lpm_counter:55|cntr_h7l:auto_generated|counter_reg_bit[1] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; 4.365 ns                    ; 3.854 ns                  ; 2.542 ns                ;
; 1.315 ns                                ; 163.93 MHz ( period = 6.100 ns )                    ; AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|lpm_counter:55|cntr_h7l:auto_generated|mux217_dataout~48  ; AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|lpm_counter:55|cntr_h7l:auto_generated|counter_reg_bit[4] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; 4.365 ns                    ; 3.857 ns                  ; 2.542 ns                ;
; 1.328 ns                                ; 164.64 MHz ( period = 6.074 ns )                    ; AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|lpm_counter:55|cntr_h7l:auto_generated|mux215_dataout~48  ; AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|lpm_counter:55|cntr_h7l:auto_generated|counter_reg_bit[8] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; 4.365 ns                    ; 3.857 ns                  ; 2.529 ns                ;
; 1.347 ns                                ; 165.67 MHz ( period = 6.036 ns )                    ; AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|lpm_counter:55|cntr_h7l:auto_generated|mux219_dataout~48  ; AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|lpm_counter:55|cntr_h7l:auto_generated|counter_reg_bit[7] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; 4.365 ns                    ; 3.855 ns                  ; 2.508 ns                ;
; 1.348 ns                                ; 165.73 MHz ( period = 6.034 ns )                    ; AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|lpm_counter:55|cntr_h7l:auto_generated|mux211_dataout~48  ; AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|lpm_counter:55|cntr_h7l:auto_generated|counter_reg_bit[3] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; 4.365 ns                    ; 3.854 ns                  ; 2.506 ns                ;
; 1.351 ns                                ; 165.89 MHz ( period = 6.028 ns )                    ; AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|lpm_counter:55|cntr_h7l:auto_generated|mux217_dataout~48  ; AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|lpm_counter:55|cntr_h7l:auto_generated|counter_reg_bit[6] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; 4.365 ns                    ; 3.857 ns                  ; 2.506 ns                ;
; 1.365 ns                                ; 166.67 MHz ( period = 6.000 ns )                    ; AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|lpm_counter:55|cntr_h7l:auto_generated|mux211_dataout~48  ; AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|lpm_counter:55|cntr_h7l:auto_generated|counter_reg_bit[8] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; 4.365 ns                    ; 3.854 ns                  ; 2.489 ns                ;
; 1.416 ns                                ; 169.55 MHz ( period = 5.898 ns )                    ; AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|lpm_counter:55|cntr_h7l:auto_generated|mux213_dataout~48  ; AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|lpm_counter:55|cntr_h7l:auto_generated|counter_reg_bit[3] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; 4.365 ns                    ; 3.855 ns                  ; 2.439 ns                ;
; 1.419 ns                                ; 169.72 MHz ( period = 5.892 ns )                    ; AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|lpm_counter:55|cntr_h7l:auto_generated|mux219_dataout~48  ; AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|lpm_counter:55|cntr_h7l:auto_generated|counter_reg_bit[6] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; 4.365 ns                    ; 3.855 ns                  ; 2.436 ns                ;
; 1.422 ns                                ; 169.89 MHz ( period = 5.886 ns )                    ; AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|lpm_counter:55|cntr_h7l:auto_generated|mux217_dataout~48  ; AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|lpm_counter:55|cntr_h7l:auto_generated|counter_reg_bit[5] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; 4.365 ns                    ; 3.857 ns                  ; 2.435 ns                ;
; 1.426 ns                                ; 170.13 MHz ( period = 5.878 ns )                    ; AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|lpm_counter:55|cntr_h7l:auto_generated|mux2111_dataout~48 ; AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|lpm_counter:55|cntr_h7l:auto_generated|counter_reg_bit[7] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; 4.365 ns                    ; 3.859 ns                  ; 2.433 ns                ;
; 1.433 ns                                ; 170.53 MHz ( period = 5.864 ns )                    ; AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|lpm_counter:55|cntr_h7l:auto_generated|mux213_dataout~48  ; AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|lpm_counter:55|cntr_h7l:auto_generated|counter_reg_bit[8] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; 4.365 ns                    ; 3.855 ns                  ; 2.422 ns                ;
; 1.490 ns                                ; 173.91 MHz ( period = 5.750 ns )                    ; AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|lpm_counter:55|cntr_h7l:auto_generated|mux219_dataout~48  ; AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|lpm_counter:55|cntr_h7l:auto_generated|counter_reg_bit[5] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; 4.365 ns                    ; 3.855 ns                  ; 2.365 ns                ;
; 1.492 ns                                ; 174.03 MHz ( period = 5.746 ns )                    ; AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|lpm_counter:55|cntr_h7l:auto_generated|mux2113_dataout~48 ; AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|lpm_counter:55|cntr_h7l:auto_generated|counter_reg_bit[7] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; 4.365 ns                    ; 3.859 ns                  ; 2.367 ns                ;
; 1.498 ns                                ; 174.40 MHz ( period = 5.734 ns )                    ; AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|lpm_counter:55|cntr_h7l:auto_generated|mux2111_dataout~48 ; AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|lpm_counter:55|cntr_h7l:auto_generated|counter_reg_bit[6] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; 4.365 ns                    ; 3.859 ns                  ; 2.361 ns                ;
; 1.551 ns                                ; 177.68 MHz ( period = 5.628 ns )                    ; AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|lpm_counter:55|cntr_h7l:auto_generated|mux215_dataout~48  ; AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|lpm_counter:55|cntr_h7l:auto_generated|counter_reg_bit[2] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; 4.365 ns                    ; 3.885 ns                  ; 2.334 ns                ;
; 1.581 ns                                ; 179.60 MHz ( period = 5.568 ns )                    ; AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|lpm_counter:55|cntr_h7l:auto_generated|mux217_dataout~48  ; AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|lpm_counter:55|cntr_h7l:auto_generated|counter_reg_bit[8] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; 4.365 ns                    ; 3.857 ns                  ; 2.276 ns                ;
; 1.649 ns                                ; 184.09 MHz ( period = 5.432 ns )                    ; AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|lpm_counter:55|cntr_h7l:auto_generated|mux219_dataout~48  ; AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|lpm_counter:55|cntr_h7l:auto_generated|counter_reg_bit[8] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; 4.365 ns                    ; 3.855 ns                  ; 2.206 ns                ;
; 1.708 ns                                ; 188.18 MHz ( period = 5.314 ns )                    ; AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|lpm_counter:55|cntr_h7l:auto_generated|mux211_dataout~48  ; AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|lpm_counter:55|cntr_h7l:auto_generated|counter_reg_bit[0] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; 4.365 ns                    ; 3.882 ns                  ; 2.174 ns                ;
; 1.728 ns                                ; 189.61 MHz ( period = 5.274 ns )                    ; AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|lpm_counter:55|cntr_h7l:auto_generated|mux2111_dataout~48 ; AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|lpm_counter:55|cntr_h7l:auto_generated|counter_reg_bit[8] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; 4.365 ns                    ; 3.859 ns                  ; 2.131 ns                ;
; 1.794 ns                                ; 194.48 MHz ( period = 5.142 ns )                    ; AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|lpm_counter:55|cntr_h7l:auto_generated|mux2113_dataout~48 ; AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|lpm_counter:55|cntr_h7l:auto_generated|counter_reg_bit[8] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; 4.365 ns                    ; 3.859 ns                  ; 2.065 ns                ;
; 1.857 ns                                ; 199.36 MHz ( period = 5.016 ns )                    ; AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|lpm_counter:55|cntr_h7l:auto_generated|mux2115_dataout~48 ; AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|lpm_counter:55|cntr_h7l:auto_generated|counter_reg_bit[8] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; 4.365 ns                    ; 3.857 ns                  ; 2.000 ns                ;
; 1.914 ns                                ; 204.00 MHz ( period = 4.902 ns )                    ; AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|lpm_counter:55|cntr_h7l:auto_generated|mux213_dataout~48  ; AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|lpm_counter:55|cntr_h7l:auto_generated|counter_reg_bit[1] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; 4.365 ns                    ; 3.855 ns                  ; 1.941 ns                ;
; 1.926 ns                                ; 205.00 MHz ( period = 4.878 ns )                    ; AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|lpm_counter:55|cntr_h7l:auto_generated|mux219_dataout~48  ; AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|lpm_counter:55|cntr_h7l:auto_generated|counter_reg_bit[4] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; 4.365 ns                    ; 3.855 ns                  ; 1.929 ns                ;
; 2.084 ns                                ; 219.20 MHz ( period = 4.562 ns )                    ; AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|lpm_counter:55|cntr_h7l:auto_generated|mux2115_dataout~48 ; AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|lpm_counter:55|cntr_h7l:auto_generated|counter_reg_bit[7] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; 4.365 ns                    ; 3.857 ns                  ; 1.773 ns                ;
; 2.093 ns                                ; 220.07 MHz ( period = 4.544 ns )                    ; AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|lpm_counter:55|cntr_h7l:auto_generated|mux217_dataout~48  ; AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|lpm_counter:55|cntr_h7l:auto_generated|counter_reg_bit[3] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; 4.365 ns                    ; 3.857 ns                  ; 1.764 ns                ;
; 2.097 ns                                ; 220.46 MHz ( period = 4.536 ns )                    ; AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|lpm_counter:55|cntr_h7l:auto_generated|mux2113_dataout~48 ; AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|lpm_counter:55|cntr_h7l:auto_generated|counter_reg_bit[6] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; 4.365 ns                    ; 3.859 ns                  ; 1.762 ns                ;
; 2.103 ns                                ; 221.04 MHz ( period = 4.524 ns )                    ; AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|lpm_counter:55|cntr_h7l:auto_generated|mux2111_dataout~48 ; AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|lpm_counter:55|cntr_h7l:auto_generated|counter_reg_bit[5] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; 4.365 ns                    ; 3.859 ns                  ; 1.756 ns                ;
; 2.313 ns                                ; 155.86 MHz ( period = 6.416 ns )                    ; ccd_generator:ccd|ccd285_sync_generator:ccd285|xvform_285:xvform|StartActiveLine[0]                                    ; ccd_generator:ccd|ccd285_sync_generator:ccd285|xvform_285:xvform|ActiveSector[4]                                       ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; 8.729 ns                    ; 8.525 ns                  ; 6.212 ns                ;
; 2.313 ns                                ; 155.86 MHz ( period = 6.416 ns )                    ; ccd_generator:ccd|ccd285_sync_generator:ccd285|xvform_285:xvform|StartActiveLine[0]                                    ; ccd_generator:ccd|ccd285_sync_generator:ccd285|xvform_285:xvform|ActiveSector[5]                                       ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; 8.729 ns                    ; 8.525 ns                  ; 6.212 ns                ;
; 2.313 ns                                ; 155.86 MHz ( period = 6.416 ns )                    ; ccd_generator:ccd|ccd285_sync_generator:ccd285|xvform_285:xvform|StartActiveLine[0]                                    ; ccd_generator:ccd|ccd285_sync_generator:ccd285|xvform_285:xvform|ActiveSector[8]                                       ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; 8.729 ns                    ; 8.525 ns                  ; 6.212 ns                ;
; 2.313 ns                                ; 155.86 MHz ( period = 6.416 ns )                    ; ccd_generator:ccd|ccd285_sync_generator:ccd285|xvform_285:xvform|StartActiveLine[0]                                    ; ccd_generator:ccd|ccd285_sync_generator:ccd285|xvform_285:xvform|ActiveSector[9]                                       ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; 8.729 ns                    ; 8.525 ns                  ; 6.212 ns                ;
; 2.313 ns                                ; 155.86 MHz ( period = 6.416 ns )                    ; ccd_generator:ccd|ccd285_sync_generator:ccd285|xvform_285:xvform|StartActiveLine[0]                                    ; ccd_generator:ccd|ccd285_sync_generator:ccd285|xvform_285:xvform|ActiveSector[10]                                      ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; 8.729 ns                    ; 8.525 ns                  ; 6.212 ns                ;
; 2.313 ns                                ; 155.86 MHz ( period = 6.416 ns )                    ; ccd_generator:ccd|ccd285_sync_generator:ccd285|xvform_285:xvform|StartActiveLine[0]                                    ; ccd_generator:ccd|ccd285_sync_generator:ccd285|xvform_285:xvform|ActiveSector[11]                                      ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; 8.729 ns                    ; 8.525 ns                  ; 6.212 ns                ;
; 2.313 ns                                ; 155.86 MHz ( period = 6.416 ns )                    ; ccd_generator:ccd|ccd285_sync_generator:ccd285|xvform_285:xvform|StartActiveLine[0]                                    ; ccd_generator:ccd|ccd285_sync_generator:ccd285|xvform_285:xvform|ActiveSector[6]                                       ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; 8.729 ns                    ; 8.525 ns                  ; 6.212 ns                ;
; 2.313 ns                                ; 155.86 MHz ( period = 6.416 ns )                    ; ccd_generator:ccd|ccd285_sync_generator:ccd285|xvform_285:xvform|StartActiveLine[0]                                    ; ccd_generator:ccd|ccd285_sync_generator:ccd285|xvform_285:xvform|ActiveSector[7]                                       ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; 8.729 ns                    ; 8.525 ns                  ; 6.212 ns                ;
; 2.313 ns                                ; 155.86 MHz ( period = 6.416 ns )                    ; ccd_generator:ccd|ccd285_sync_generator:ccd285|xvform_285:xvform|StartActiveLine[0]                                    ; ccd_generator:ccd|ccd285_sync_generator:ccd285|xvform_285:xvform|ActiveSector[3]                                       ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; 8.729 ns                    ; 8.525 ns                  ; 6.212 ns                ;
; 2.313 ns                                ; 155.86 MHz ( period = 6.416 ns )                    ; ccd_generator:ccd|ccd285_sync_generator:ccd285|xvform_285:xvform|StartActiveLine[0]                                    ; ccd_generator:ccd|ccd285_sync_generator:ccd285|xvform_285:xvform|ActiveSector[2]                                       ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; 8.729 ns                    ; 8.525 ns                  ; 6.212 ns                ;
; 2.313 ns                                ; 155.86 MHz ( period = 6.416 ns )                    ; ccd_generator:ccd|ccd285_sync_generator:ccd285|xvform_285:xvform|StartActiveLine[0]                                    ; ccd_generator:ccd|ccd285_sync_generator:ccd285|xvform_285:xvform|ActiveSector[0]                                       ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; 8.729 ns                    ; 8.525 ns                  ; 6.212 ns                ;
; 2.313 ns                                ; 155.86 MHz ( period = 6.416 ns )                    ; ccd_generator:ccd|ccd285_sync_generator:ccd285|xvform_285:xvform|StartActiveLine[0]                                    ; ccd_generator:ccd|ccd285_sync_generator:ccd285|xvform_285:xvform|ActiveSector[1]                                       ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; 8.729 ns                    ; 8.525 ns                  ; 6.212 ns                ;
; 2.376 ns                                ; 157.41 MHz ( period = 6.353 ns )                    ; ccd_generator:ccd|ccd285_sync_generator:ccd285|xvform_285:xvform|StartActiveLine[1]                                    ; ccd_generator:ccd|ccd285_sync_generator:ccd285|xvform_285:xvform|ActiveSector[4]                                       ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; 8.729 ns                    ; 8.525 ns                  ; 6.149 ns                ;
; 2.376 ns                                ; 157.41 MHz ( period = 6.353 ns )                    ; ccd_generator:ccd|ccd285_sync_generator:ccd285|xvform_285:xvform|StartActiveLine[1]                                    ; ccd_generator:ccd|ccd285_sync_generator:ccd285|xvform_285:xvform|ActiveSector[5]                                       ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; 8.729 ns                    ; 8.525 ns                  ; 6.149 ns                ;
; 2.376 ns                                ; 157.41 MHz ( period = 6.353 ns )                    ; ccd_generator:ccd|ccd285_sync_generator:ccd285|xvform_285:xvform|StartActiveLine[1]                                    ; ccd_generator:ccd|ccd285_sync_generator:ccd285|xvform_285:xvform|ActiveSector[8]                                       ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; 8.729 ns                    ; 8.525 ns                  ; 6.149 ns                ;
; 2.376 ns                                ; 157.41 MHz ( period = 6.353 ns )                    ; ccd_generator:ccd|ccd285_sync_generator:ccd285|xvform_285:xvform|StartActiveLine[1]                                    ; ccd_generator:ccd|ccd285_sync_generator:ccd285|xvform_285:xvform|ActiveSector[9]                                       ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; 8.729 ns                    ; 8.525 ns                  ; 6.149 ns                ;
; 2.376 ns                                ; 157.41 MHz ( period = 6.353 ns )                    ; ccd_generator:ccd|ccd285_sync_generator:ccd285|xvform_285:xvform|StartActiveLine[1]                                    ; ccd_generator:ccd|ccd285_sync_generator:ccd285|xvform_285:xvform|ActiveSector[10]                                      ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; 8.729 ns                    ; 8.525 ns                  ; 6.149 ns                ;
; 2.376 ns                                ; 157.41 MHz ( period = 6.353 ns )                    ; ccd_generator:ccd|ccd285_sync_generator:ccd285|xvform_285:xvform|StartActiveLine[1]                                    ; ccd_generator:ccd|ccd285_sync_generator:ccd285|xvform_285:xvform|ActiveSector[11]                                      ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; 8.729 ns                    ; 8.525 ns                  ; 6.149 ns                ;
; 2.376 ns                                ; 157.41 MHz ( period = 6.353 ns )                    ; ccd_generator:ccd|ccd285_sync_generator:ccd285|xvform_285:xvform|StartActiveLine[1]                                    ; ccd_generator:ccd|ccd285_sync_generator:ccd285|xvform_285:xvform|ActiveSector[6]                                       ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; 8.729 ns                    ; 8.525 ns                  ; 6.149 ns                ;
; 2.376 ns                                ; 157.41 MHz ( period = 6.353 ns )                    ; ccd_generator:ccd|ccd285_sync_generator:ccd285|xvform_285:xvform|StartActiveLine[1]                                    ; ccd_generator:ccd|ccd285_sync_generator:ccd285|xvform_285:xvform|ActiveSector[7]                                       ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; 8.729 ns                    ; 8.525 ns                  ; 6.149 ns                ;
; 2.376 ns                                ; 157.41 MHz ( period = 6.353 ns )                    ; ccd_generator:ccd|ccd285_sync_generator:ccd285|xvform_285:xvform|StartActiveLine[1]                                    ; ccd_generator:ccd|ccd285_sync_generator:ccd285|xvform_285:xvform|ActiveSector[3]                                       ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; 8.729 ns                    ; 8.525 ns                  ; 6.149 ns                ;
; 2.376 ns                                ; 157.41 MHz ( period = 6.353 ns )                    ; ccd_generator:ccd|ccd285_sync_generator:ccd285|xvform_285:xvform|StartActiveLine[1]                                    ; ccd_generator:ccd|ccd285_sync_generator:ccd285|xvform_285:xvform|ActiveSector[2]                                       ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; 8.729 ns                    ; 8.525 ns                  ; 6.149 ns                ;
; 2.376 ns                                ; 157.41 MHz ( period = 6.353 ns )                    ; ccd_generator:ccd|ccd285_sync_generator:ccd285|xvform_285:xvform|StartActiveLine[1]                                    ; ccd_generator:ccd|ccd285_sync_generator:ccd285|xvform_285:xvform|ActiveSector[0]                                       ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; 8.729 ns                    ; 8.525 ns                  ; 6.149 ns                ;
; 2.376 ns                                ; 157.41 MHz ( period = 6.353 ns )                    ; ccd_generator:ccd|ccd285_sync_generator:ccd285|xvform_285:xvform|StartActiveLine[1]                                    ; ccd_generator:ccd|ccd285_sync_generator:ccd285|xvform_285:xvform|ActiveSector[1]                                       ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; 8.729 ns                    ; 8.525 ns                  ; 6.149 ns                ;
; 2.427 ns                                ; 158.68 MHz ( period = 6.302 ns )                    ; AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|70                                                        ; AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|98                                                        ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; 8.729 ns                    ; 3.021 ns                  ; 0.594 ns                ;
; 2.427 ns                                ; 158.68 MHz ( period = 6.302 ns )                    ; ccd_generator:ccd|ccd285_sync_generator:ccd285|ccd_counters:cntXY|cntY[9]                                              ; ccd_generator:ccd|ccd285_sync_generator:ccd285|xvform_285:xvform|V1                                                    ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; 8.729 ns                    ; 8.522 ns                  ; 6.095 ns                ;
; 2.439 ns                                ; 158.98 MHz ( period = 6.290 ns )                    ; ccd_generator:ccd|ccd285_sync_generator:ccd285|ccd_counters:cntXY|cntY[10]                                             ; ccd_generator:ccd|ccd285_sync_generator:ccd285|xvform_285:xvform|V1                                                    ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; 8.729 ns                    ; 8.522 ns                  ; 6.083 ns                ;
; 2.454 ns                                ; 159.36 MHz ( period = 6.275 ns )                    ; ccd_generator:ccd|ccd285_sync_generator:ccd285|xvform_285:xvform|StartActiveLine[2]                                    ; ccd_generator:ccd|ccd285_sync_generator:ccd285|xvform_285:xvform|ActiveSector[4]                                       ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; 8.729 ns                    ; 8.525 ns                  ; 6.071 ns                ;
; 2.454 ns                                ; 159.36 MHz ( period = 6.275 ns )                    ; ccd_generator:ccd|ccd285_sync_generator:ccd285|xvform_285:xvform|StartActiveLine[2]                                    ; ccd_generator:ccd|ccd285_sync_generator:ccd285|xvform_285:xvform|ActiveSector[5]                                       ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; 8.729 ns                    ; 8.525 ns                  ; 6.071 ns                ;
; 2.454 ns                                ; 159.36 MHz ( period = 6.275 ns )                    ; ccd_generator:ccd|ccd285_sync_generator:ccd285|xvform_285:xvform|StartActiveLine[2]                                    ; ccd_generator:ccd|ccd285_sync_generator:ccd285|xvform_285:xvform|ActiveSector[8]                                       ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; 8.729 ns                    ; 8.525 ns                  ; 6.071 ns                ;
; 2.454 ns                                ; 159.36 MHz ( period = 6.275 ns )                    ; ccd_generator:ccd|ccd285_sync_generator:ccd285|xvform_285:xvform|StartActiveLine[2]                                    ; ccd_generator:ccd|ccd285_sync_generator:ccd285|xvform_285:xvform|ActiveSector[9]                                       ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; 8.729 ns                    ; 8.525 ns                  ; 6.071 ns                ;
; 2.454 ns                                ; 159.36 MHz ( period = 6.275 ns )                    ; ccd_generator:ccd|ccd285_sync_generator:ccd285|xvform_285:xvform|StartActiveLine[2]                                    ; ccd_generator:ccd|ccd285_sync_generator:ccd285|xvform_285:xvform|ActiveSector[10]                                      ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; 8.729 ns                    ; 8.525 ns                  ; 6.071 ns                ;
; 2.454 ns                                ; 159.36 MHz ( period = 6.275 ns )                    ; ccd_generator:ccd|ccd285_sync_generator:ccd285|xvform_285:xvform|StartActiveLine[2]                                    ; ccd_generator:ccd|ccd285_sync_generator:ccd285|xvform_285:xvform|ActiveSector[11]                                      ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; 8.729 ns                    ; 8.525 ns                  ; 6.071 ns                ;
; 2.454 ns                                ; 159.36 MHz ( period = 6.275 ns )                    ; ccd_generator:ccd|ccd285_sync_generator:ccd285|xvform_285:xvform|StartActiveLine[2]                                    ; ccd_generator:ccd|ccd285_sync_generator:ccd285|xvform_285:xvform|ActiveSector[6]                                       ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; 8.729 ns                    ; 8.525 ns                  ; 6.071 ns                ;
; 2.454 ns                                ; 159.36 MHz ( period = 6.275 ns )                    ; ccd_generator:ccd|ccd285_sync_generator:ccd285|xvform_285:xvform|StartActiveLine[2]                                    ; ccd_generator:ccd|ccd285_sync_generator:ccd285|xvform_285:xvform|ActiveSector[7]                                       ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; 8.729 ns                    ; 8.525 ns                  ; 6.071 ns                ;
; 2.454 ns                                ; 159.36 MHz ( period = 6.275 ns )                    ; ccd_generator:ccd|ccd285_sync_generator:ccd285|xvform_285:xvform|StartActiveLine[2]                                    ; ccd_generator:ccd|ccd285_sync_generator:ccd285|xvform_285:xvform|ActiveSector[3]                                       ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; 8.729 ns                    ; 8.525 ns                  ; 6.071 ns                ;
; 2.454 ns                                ; 159.36 MHz ( period = 6.275 ns )                    ; ccd_generator:ccd|ccd285_sync_generator:ccd285|xvform_285:xvform|StartActiveLine[2]                                    ; ccd_generator:ccd|ccd285_sync_generator:ccd285|xvform_285:xvform|ActiveSector[2]                                       ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; 8.729 ns                    ; 8.525 ns                  ; 6.071 ns                ;
; 2.454 ns                                ; 159.36 MHz ( period = 6.275 ns )                    ; ccd_generator:ccd|ccd285_sync_generator:ccd285|xvform_285:xvform|StartActiveLine[2]                                    ; ccd_generator:ccd|ccd285_sync_generator:ccd285|xvform_285:xvform|ActiveSector[0]                                       ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; 8.729 ns                    ; 8.525 ns                  ; 6.071 ns                ;
; 2.454 ns                                ; 159.36 MHz ( period = 6.275 ns )                    ; ccd_generator:ccd|ccd285_sync_generator:ccd285|xvform_285:xvform|StartActiveLine[2]                                    ; ccd_generator:ccd|ccd285_sync_generator:ccd285|xvform_285:xvform|ActiveSector[1]                                       ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; 8.729 ns                    ; 8.525 ns                  ; 6.071 ns                ;
; 2.454 ns                                ; 159.36 MHz ( period = 6.275 ns )                    ; ccd_generator:ccd|ccd285_sync_generator:ccd285|ccd_counters:cntXY|X[4]                                                 ; ccd_generator:ccd|ccd285_sync_generator:ccd285|xvform_285:xvform|V1                                                    ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; 8.729 ns                    ; 8.504 ns                  ; 6.050 ns                ;
; 2.458 ns                                ; 159.46 MHz ( period = 6.271 ns )                    ; ccd_generator:ccd|ccd285_sync_generator:ccd285|ccd_counters:cntXY|X[2]                                                 ; ccd_generator:ccd|ccd285_sync_generator:ccd285|xvform_285:xvform|V1                                                    ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; 8.729 ns                    ; 8.517 ns                  ; 6.059 ns                ;
; 2.462 ns                                ; 159.57 MHz ( period = 6.267 ns )                    ; ccd_generator:ccd|ccd285_sync_generator:ccd285|ccd_counters:cntXY|cntY[5]                                              ; ccd_generator:ccd|ccd285_sync_generator:ccd285|xvform_285:xvform|V1                                                    ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; 8.729 ns                    ; 8.522 ns                  ; 6.060 ns                ;
; 2.465 ns                                ; 159.64 MHz ( period = 6.264 ns )                    ; ccd_generator:ccd|ccd285_sync_generator:ccd285|xvform_285:xvform|xtran[11]                                             ; ccd_generator:ccd|ccd285_sync_generator:ccd285|xvform_285:xvform|dSector[11]                                           ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; 8.729 ns                    ; 8.510 ns                  ; 6.045 ns                ;
; 2.468 ns                                ; 159.72 MHz ( period = 6.261 ns )                    ; ccd_generator:ccd|ccd285_sync_generator:ccd285|ccd_counters:cntXY|X[1]                                                 ; ccd_generator:ccd|ccd285_sync_generator:ccd285|xvform_285:xvform|V1                                                    ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; 8.729 ns                    ; 8.517 ns                  ; 6.049 ns                ;
; 2.472 ns                                ; 159.82 MHz ( period = 6.257 ns )                    ; ccd_generator:ccd|ccd285_sync_generator:ccd285|xvform_285:xvform|xtran[8]                                              ; ccd_generator:ccd|ccd285_sync_generator:ccd285|xvform_285:xvform|dSector[11]                                           ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; 8.729 ns                    ; 8.510 ns                  ; 6.038 ns                ;
; 2.488 ns                                ; 160.23 MHz ( period = 6.241 ns )                    ; ccd_generator:ccd|ccd285_sync_generator:ccd285|ccd_counters:cntXY|cntY[3]                                              ; ccd_generator:ccd|ccd285_sync_generator:ccd285|xvform_285:xvform|V1                                                    ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; 8.729 ns                    ; 8.522 ns                  ; 6.034 ns                ;
; 2.495 ns                                ; 160.41 MHz ( period = 6.234 ns )                    ; ccd_generator:ccd|ccd285_sync_generator:ccd285|ccd_counters:cntXY|cntY[11]                                             ; ccd_generator:ccd|ccd285_sync_generator:ccd285|xvform_285:xvform|V1                                                    ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; 8.729 ns                    ; 8.522 ns                  ; 6.027 ns                ;
; 2.499 ns                                ; 160.51 MHz ( period = 6.230 ns )                    ; ccd_generator:ccd|ccd285_sync_generator:ccd285|ccd_counters:cntXY|X[0]                                                 ; ccd_generator:ccd|ccd285_sync_generator:ccd285|xvform_285:xvform|V1                                                    ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; 8.729 ns                    ; 8.517 ns                  ; 6.018 ns                ;
; 2.508 ns                                ; 160.75 MHz ( period = 6.221 ns )                    ; ccd_generator:ccd|ccd285_sync_generator:ccd285|xvform_285:xvform|StartActiveLine[0]                                    ; ccd_generator:ccd|ccd285_sync_generator:ccd285|xvform_285:xvform|dSector[7]                                            ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; 8.729 ns                    ; 8.516 ns                  ; 6.008 ns                ;
; 2.508 ns                                ; 160.75 MHz ( period = 6.221 ns )                    ; ccd_generator:ccd|ccd285_sync_generator:ccd285|xvform_285:xvform|StartActiveLine[0]                                    ; ccd_generator:ccd|ccd285_sync_generator:ccd285|xvform_285:xvform|dSector[4]                                            ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; 8.729 ns                    ; 8.516 ns                  ; 6.008 ns                ;
; 2.508 ns                                ; 160.75 MHz ( period = 6.221 ns )                    ; ccd_generator:ccd|ccd285_sync_generator:ccd285|xvform_285:xvform|StartActiveLine[0]                                    ; ccd_generator:ccd|ccd285_sync_generator:ccd285|xvform_285:xvform|dSector[6]                                            ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; 8.729 ns                    ; 8.516 ns                  ; 6.008 ns                ;
; 2.508 ns                                ; 160.75 MHz ( period = 6.221 ns )                    ; ccd_generator:ccd|ccd285_sync_generator:ccd285|xvform_285:xvform|StartActiveLine[0]                                    ; ccd_generator:ccd|ccd285_sync_generator:ccd285|xvform_285:xvform|dSector[5]                                            ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; 8.729 ns                    ; 8.516 ns                  ; 6.008 ns                ;
; 2.508 ns                                ; 160.75 MHz ( period = 6.221 ns )                    ; ccd_generator:ccd|ccd285_sync_generator:ccd285|xvform_285:xvform|StartActiveLine[0]                                    ; ccd_generator:ccd|ccd285_sync_generator:ccd285|xvform_285:xvform|dSector[9]                                            ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; 8.729 ns                    ; 8.516 ns                  ; 6.008 ns                ;
; 2.508 ns                                ; 160.75 MHz ( period = 6.221 ns )                    ; ccd_generator:ccd|ccd285_sync_generator:ccd285|xvform_285:xvform|StartActiveLine[0]                                    ; ccd_generator:ccd|ccd285_sync_generator:ccd285|xvform_285:xvform|dSector[8]                                            ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; 8.729 ns                    ; 8.516 ns                  ; 6.008 ns                ;
; 2.508 ns                                ; 160.75 MHz ( period = 6.221 ns )                    ; ccd_generator:ccd|ccd285_sync_generator:ccd285|xvform_285:xvform|StartActiveLine[0]                                    ; ccd_generator:ccd|ccd285_sync_generator:ccd285|xvform_285:xvform|dSector[11]                                           ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; 8.729 ns                    ; 8.516 ns                  ; 6.008 ns                ;
; 2.508 ns                                ; 160.75 MHz ( period = 6.221 ns )                    ; ccd_generator:ccd|ccd285_sync_generator:ccd285|xvform_285:xvform|StartActiveLine[0]                                    ; ccd_generator:ccd|ccd285_sync_generator:ccd285|xvform_285:xvform|dSector[10]                                           ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; 8.729 ns                    ; 8.516 ns                  ; 6.008 ns                ;
; 2.508 ns                                ; 160.75 MHz ( period = 6.221 ns )                    ; ccd_generator:ccd|ccd285_sync_generator:ccd285|xvform_285:xvform|StartActiveLine[0]                                    ; ccd_generator:ccd|ccd285_sync_generator:ccd285|xvform_285:xvform|dSector[3]                                            ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; 8.729 ns                    ; 8.516 ns                  ; 6.008 ns                ;
; 2.508 ns                                ; 160.75 MHz ( period = 6.221 ns )                    ; ccd_generator:ccd|ccd285_sync_generator:ccd285|xvform_285:xvform|StartActiveLine[0]                                    ; ccd_generator:ccd|ccd285_sync_generator:ccd285|xvform_285:xvform|dSector[1]                                            ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; 8.729 ns                    ; 8.516 ns                  ; 6.008 ns                ;
; 2.508 ns                                ; 160.75 MHz ( period = 6.221 ns )                    ; ccd_generator:ccd|ccd285_sync_generator:ccd285|xvform_285:xvform|StartActiveLine[0]                                    ; ccd_generator:ccd|ccd285_sync_generator:ccd285|xvform_285:xvform|dSector[0]                                            ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; 8.729 ns                    ; 8.516 ns                  ; 6.008 ns                ;
; 2.508 ns                                ; 160.75 MHz ( period = 6.221 ns )                    ; ccd_generator:ccd|ccd285_sync_generator:ccd285|xvform_285:xvform|StartActiveLine[0]                                    ; ccd_generator:ccd|ccd285_sync_generator:ccd285|xvform_285:xvform|dSector[2]                                            ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; 8.729 ns                    ; 8.516 ns                  ; 6.008 ns                ;
; 2.536 ns                                ; 161.47 MHz ( period = 6.193 ns )                    ; ccd_generator:ccd|ccd285_sync_generator:ccd285|xvform_285:xvform|xtran[11]                                             ; ccd_generator:ccd|ccd285_sync_generator:ccd285|xvform_285:xvform|dSector[10]                                           ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; 8.729 ns                    ; 8.510 ns                  ; 5.974 ns                ;
; 2.543 ns                                ; 161.66 MHz ( period = 6.186 ns )                    ; ccd_generator:ccd|ccd285_sync_generator:ccd285|xvform_285:xvform|xtran[8]                                              ; ccd_generator:ccd|ccd285_sync_generator:ccd285|xvform_285:xvform|dSector[10]                                           ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; 8.729 ns                    ; 8.510 ns                  ; 5.967 ns                ;
; 2.551 ns                                ; 161.86 MHz ( period = 6.178 ns )                    ; ccd_generator:ccd|ccd285_sync_generator:ccd285|xvform_285:xvform|StartActiveLine[3]                                    ; ccd_generator:ccd|ccd285_sync_generator:ccd285|xvform_285:xvform|ActiveSector[4]                                       ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; 8.729 ns                    ; 8.525 ns                  ; 5.974 ns                ;
; 2.551 ns                                ; 161.86 MHz ( period = 6.178 ns )                    ; ccd_generator:ccd|ccd285_sync_generator:ccd285|xvform_285:xvform|StartActiveLine[3]                                    ; ccd_generator:ccd|ccd285_sync_generator:ccd285|xvform_285:xvform|ActiveSector[5]                                       ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; 8.729 ns                    ; 8.525 ns                  ; 5.974 ns                ;
; 2.551 ns                                ; 161.86 MHz ( period = 6.178 ns )                    ; ccd_generator:ccd|ccd285_sync_generator:ccd285|xvform_285:xvform|StartActiveLine[3]                                    ; ccd_generator:ccd|ccd285_sync_generator:ccd285|xvform_285:xvform|ActiveSector[8]                                       ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; 8.729 ns                    ; 8.525 ns                  ; 5.974 ns                ;
; 2.551 ns                                ; 161.86 MHz ( period = 6.178 ns )                    ; ccd_generator:ccd|ccd285_sync_generator:ccd285|xvform_285:xvform|StartActiveLine[3]                                    ; ccd_generator:ccd|ccd285_sync_generator:ccd285|xvform_285:xvform|ActiveSector[9]                                       ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; 8.729 ns                    ; 8.525 ns                  ; 5.974 ns                ;
; 2.551 ns                                ; 161.86 MHz ( period = 6.178 ns )                    ; ccd_generator:ccd|ccd285_sync_generator:ccd285|xvform_285:xvform|StartActiveLine[3]                                    ; ccd_generator:ccd|ccd285_sync_generator:ccd285|xvform_285:xvform|ActiveSector[10]                                      ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; 8.729 ns                    ; 8.525 ns                  ; 5.974 ns                ;
; 2.551 ns                                ; 161.86 MHz ( period = 6.178 ns )                    ; ccd_generator:ccd|ccd285_sync_generator:ccd285|xvform_285:xvform|StartActiveLine[3]                                    ; ccd_generator:ccd|ccd285_sync_generator:ccd285|xvform_285:xvform|ActiveSector[11]                                      ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; 8.729 ns                    ; 8.525 ns                  ; 5.974 ns                ;
; 2.551 ns                                ; 161.86 MHz ( period = 6.178 ns )                    ; ccd_generator:ccd|ccd285_sync_generator:ccd285|xvform_285:xvform|StartActiveLine[3]                                    ; ccd_generator:ccd|ccd285_sync_generator:ccd285|xvform_285:xvform|ActiveSector[6]                                       ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; 8.729 ns                    ; 8.525 ns                  ; 5.974 ns                ;
; 2.551 ns                                ; 161.86 MHz ( period = 6.178 ns )                    ; ccd_generator:ccd|ccd285_sync_generator:ccd285|xvform_285:xvform|StartActiveLine[3]                                    ; ccd_generator:ccd|ccd285_sync_generator:ccd285|xvform_285:xvform|ActiveSector[7]                                       ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; 8.729 ns                    ; 8.525 ns                  ; 5.974 ns                ;
; 2.551 ns                                ; 161.86 MHz ( period = 6.178 ns )                    ; ccd_generator:ccd|ccd285_sync_generator:ccd285|xvform_285:xvform|StartActiveLine[3]                                    ; ccd_generator:ccd|ccd285_sync_generator:ccd285|xvform_285:xvform|ActiveSector[3]                                       ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; 8.729 ns                    ; 8.525 ns                  ; 5.974 ns                ;
; 2.551 ns                                ; 161.86 MHz ( period = 6.178 ns )                    ; ccd_generator:ccd|ccd285_sync_generator:ccd285|xvform_285:xvform|StartActiveLine[3]                                    ; ccd_generator:ccd|ccd285_sync_generator:ccd285|xvform_285:xvform|ActiveSector[2]                                       ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; 8.729 ns                    ; 8.525 ns                  ; 5.974 ns                ;
; 2.551 ns                                ; 161.86 MHz ( period = 6.178 ns )                    ; ccd_generator:ccd|ccd285_sync_generator:ccd285|xvform_285:xvform|StartActiveLine[3]                                    ; ccd_generator:ccd|ccd285_sync_generator:ccd285|xvform_285:xvform|ActiveSector[0]                                       ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; 8.729 ns                    ; 8.525 ns                  ; 5.974 ns                ;
; 2.551 ns                                ; 161.86 MHz ( period = 6.178 ns )                    ; ccd_generator:ccd|ccd285_sync_generator:ccd285|xvform_285:xvform|StartActiveLine[3]                                    ; ccd_generator:ccd|ccd285_sync_generator:ccd285|xvform_285:xvform|ActiveSector[1]                                       ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; 8.729 ns                    ; 8.525 ns                  ; 5.974 ns                ;
; 2.559 ns                                ; 162.07 MHz ( period = 6.170 ns )                    ; ccd_generator:ccd|ccd415_sync_generator:ccd415|ccd_counters:cntXY|X[4]                                                 ; ccd_generator:ccd|ccd415_sync_generator:ccd415|xvform_415:xvform|Active_Line[7]                                        ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; 8.729 ns                    ; 8.492 ns                  ; 5.933 ns                ;
; 2.571 ns                                ; 162.39 MHz ( period = 6.158 ns )                    ; ccd_generator:ccd|ccd285_sync_generator:ccd285|xvform_285:xvform|StartActiveLine[1]                                    ; ccd_generator:ccd|ccd285_sync_generator:ccd285|xvform_285:xvform|dSector[7]                                            ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; 8.729 ns                    ; 8.516 ns                  ; 5.945 ns                ;
; 2.571 ns                                ; 162.39 MHz ( period = 6.158 ns )                    ; ccd_generator:ccd|ccd285_sync_generator:ccd285|xvform_285:xvform|StartActiveLine[1]                                    ; ccd_generator:ccd|ccd285_sync_generator:ccd285|xvform_285:xvform|dSector[4]                                            ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; 8.729 ns                    ; 8.516 ns                  ; 5.945 ns                ;
; 2.571 ns                                ; 162.39 MHz ( period = 6.158 ns )                    ; ccd_generator:ccd|ccd285_sync_generator:ccd285|xvform_285:xvform|StartActiveLine[1]                                    ; ccd_generator:ccd|ccd285_sync_generator:ccd285|xvform_285:xvform|dSector[6]                                            ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; 8.729 ns                    ; 8.516 ns                  ; 5.945 ns                ;
; 2.571 ns                                ; 162.39 MHz ( period = 6.158 ns )                    ; ccd_generator:ccd|ccd285_sync_generator:ccd285|xvform_285:xvform|StartActiveLine[1]                                    ; ccd_generator:ccd|ccd285_sync_generator:ccd285|xvform_285:xvform|dSector[5]                                            ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; 8.729 ns                    ; 8.516 ns                  ; 5.945 ns                ;
; 2.571 ns                                ; 162.39 MHz ( period = 6.158 ns )                    ; ccd_generator:ccd|ccd285_sync_generator:ccd285|xvform_285:xvform|StartActiveLine[1]                                    ; ccd_generator:ccd|ccd285_sync_generator:ccd285|xvform_285:xvform|dSector[9]                                            ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; 8.729 ns                    ; 8.516 ns                  ; 5.945 ns                ;
; 2.571 ns                                ; 162.39 MHz ( period = 6.158 ns )                    ; ccd_generator:ccd|ccd285_sync_generator:ccd285|xvform_285:xvform|StartActiveLine[1]                                    ; ccd_generator:ccd|ccd285_sync_generator:ccd285|xvform_285:xvform|dSector[8]                                            ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; 8.729 ns                    ; 8.516 ns                  ; 5.945 ns                ;
; 2.571 ns                                ; 162.39 MHz ( period = 6.158 ns )                    ; ccd_generator:ccd|ccd285_sync_generator:ccd285|xvform_285:xvform|StartActiveLine[1]                                    ; ccd_generator:ccd|ccd285_sync_generator:ccd285|xvform_285:xvform|dSector[11]                                           ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; 8.729 ns                    ; 8.516 ns                  ; 5.945 ns                ;
; 2.571 ns                                ; 162.39 MHz ( period = 6.158 ns )                    ; ccd_generator:ccd|ccd285_sync_generator:ccd285|xvform_285:xvform|StartActiveLine[1]                                    ; ccd_generator:ccd|ccd285_sync_generator:ccd285|xvform_285:xvform|dSector[10]                                           ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; 8.729 ns                    ; 8.516 ns                  ; 5.945 ns                ;
; 2.571 ns                                ; 162.39 MHz ( period = 6.158 ns )                    ; ccd_generator:ccd|ccd285_sync_generator:ccd285|xvform_285:xvform|StartActiveLine[1]                                    ; ccd_generator:ccd|ccd285_sync_generator:ccd285|xvform_285:xvform|dSector[3]                                            ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; 8.729 ns                    ; 8.516 ns                  ; 5.945 ns                ;
; 2.571 ns                                ; 162.39 MHz ( period = 6.158 ns )                    ; ccd_generator:ccd|ccd285_sync_generator:ccd285|xvform_285:xvform|StartActiveLine[1]                                    ; ccd_generator:ccd|ccd285_sync_generator:ccd285|xvform_285:xvform|dSector[1]                                            ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; 8.729 ns                    ; 8.516 ns                  ; 5.945 ns                ;
; 2.571 ns                                ; 162.39 MHz ( period = 6.158 ns )                    ; ccd_generator:ccd|ccd285_sync_generator:ccd285|xvform_285:xvform|StartActiveLine[1]                                    ; ccd_generator:ccd|ccd285_sync_generator:ccd285|xvform_285:xvform|dSector[0]                                            ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; 8.729 ns                    ; 8.516 ns                  ; 5.945 ns                ;
; 2.571 ns                                ; 162.39 MHz ( period = 6.158 ns )                    ; ccd_generator:ccd|ccd285_sync_generator:ccd285|xvform_285:xvform|StartActiveLine[1]                                    ; ccd_generator:ccd|ccd285_sync_generator:ccd285|xvform_285:xvform|dSector[2]                                            ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; 8.729 ns                    ; 8.516 ns                  ; 5.945 ns                ;
; 2.588 ns                                ; 162.84 MHz ( period = 6.141 ns )                    ; ccd_generator:ccd|ccd285_sync_generator:ccd285|xvform_285:xvform|StartActiveLine[4]                                    ; ccd_generator:ccd|ccd285_sync_generator:ccd285|xvform_285:xvform|ActiveSector[4]                                       ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; 8.729 ns                    ; 8.525 ns                  ; 5.937 ns                ;
; 2.588 ns                                ; 162.84 MHz ( period = 6.141 ns )                    ; ccd_generator:ccd|ccd285_sync_generator:ccd285|xvform_285:xvform|StartActiveLine[4]                                    ; ccd_generator:ccd|ccd285_sync_generator:ccd285|xvform_285:xvform|ActiveSector[5]                                       ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; 8.729 ns                    ; 8.525 ns                  ; 5.937 ns                ;
; 2.588 ns                                ; 162.84 MHz ( period = 6.141 ns )                    ; ccd_generator:ccd|ccd285_sync_generator:ccd285|xvform_285:xvform|StartActiveLine[4]                                    ; ccd_generator:ccd|ccd285_sync_generator:ccd285|xvform_285:xvform|ActiveSector[8]                                       ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; 8.729 ns                    ; 8.525 ns                  ; 5.937 ns                ;
; 2.588 ns                                ; 162.84 MHz ( period = 6.141 ns )                    ; ccd_generator:ccd|ccd285_sync_generator:ccd285|xvform_285:xvform|StartActiveLine[4]                                    ; ccd_generator:ccd|ccd285_sync_generator:ccd285|xvform_285:xvform|ActiveSector[9]                                       ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; 8.729 ns                    ; 8.525 ns                  ; 5.937 ns                ;
; 2.588 ns                                ; 162.84 MHz ( period = 6.141 ns )                    ; ccd_generator:ccd|ccd285_sync_generator:ccd285|xvform_285:xvform|StartActiveLine[4]                                    ; ccd_generator:ccd|ccd285_sync_generator:ccd285|xvform_285:xvform|ActiveSector[10]                                      ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; 8.729 ns                    ; 8.525 ns                  ; 5.937 ns                ;
; 2.588 ns                                ; 162.84 MHz ( period = 6.141 ns )                    ; ccd_generator:ccd|ccd285_sync_generator:ccd285|xvform_285:xvform|StartActiveLine[4]                                    ; ccd_generator:ccd|ccd285_sync_generator:ccd285|xvform_285:xvform|ActiveSector[11]                                      ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; 8.729 ns                    ; 8.525 ns                  ; 5.937 ns                ;
; 2.588 ns                                ; 162.84 MHz ( period = 6.141 ns )                    ; ccd_generator:ccd|ccd285_sync_generator:ccd285|xvform_285:xvform|StartActiveLine[4]                                    ; ccd_generator:ccd|ccd285_sync_generator:ccd285|xvform_285:xvform|ActiveSector[6]                                       ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; 8.729 ns                    ; 8.525 ns                  ; 5.937 ns                ;
; 2.588 ns                                ; 162.84 MHz ( period = 6.141 ns )                    ; ccd_generator:ccd|ccd285_sync_generator:ccd285|xvform_285:xvform|StartActiveLine[4]                                    ; ccd_generator:ccd|ccd285_sync_generator:ccd285|xvform_285:xvform|ActiveSector[7]                                       ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; 8.729 ns                    ; 8.525 ns                  ; 5.937 ns                ;
; 2.588 ns                                ; 162.84 MHz ( period = 6.141 ns )                    ; ccd_generator:ccd|ccd285_sync_generator:ccd285|xvform_285:xvform|StartActiveLine[4]                                    ; ccd_generator:ccd|ccd285_sync_generator:ccd285|xvform_285:xvform|ActiveSector[3]                                       ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; 8.729 ns                    ; 8.525 ns                  ; 5.937 ns                ;
; 2.588 ns                                ; 162.84 MHz ( period = 6.141 ns )                    ; ccd_generator:ccd|ccd285_sync_generator:ccd285|xvform_285:xvform|StartActiveLine[4]                                    ; ccd_generator:ccd|ccd285_sync_generator:ccd285|xvform_285:xvform|ActiveSector[2]                                       ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; 8.729 ns                    ; 8.525 ns                  ; 5.937 ns                ;
; 2.588 ns                                ; 162.84 MHz ( period = 6.141 ns )                    ; ccd_generator:ccd|ccd285_sync_generator:ccd285|xvform_285:xvform|StartActiveLine[4]                                    ; ccd_generator:ccd|ccd285_sync_generator:ccd285|xvform_285:xvform|ActiveSector[0]                                       ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; 8.729 ns                    ; 8.525 ns                  ; 5.937 ns                ;
; 2.588 ns                                ; 162.84 MHz ( period = 6.141 ns )                    ; ccd_generator:ccd|ccd285_sync_generator:ccd285|xvform_285:xvform|StartActiveLine[4]                                    ; ccd_generator:ccd|ccd285_sync_generator:ccd285|xvform_285:xvform|ActiveSector[1]                                       ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; 8.729 ns                    ; 8.525 ns                  ; 5.937 ns                ;
; 2.596 ns                                ; 163.05 MHz ( period = 6.133 ns )                    ; ccd_generator:ccd|ccd285_sync_generator:ccd285|ccd_counters:cntXY|cntY[7]                                              ; ccd_generator:ccd|ccd285_sync_generator:ccd285|xvform_285:xvform|V1                                                    ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; 8.729 ns                    ; 8.522 ns                  ; 5.926 ns                ;
; 2.602 ns                                ; 163.21 MHz ( period = 6.127 ns )                    ; ccd_generator:ccd|ccd285_sync_generator:ccd285|ccd_counters:cntXY|cntY[4]                                              ; ccd_generator:ccd|ccd285_sync_generator:ccd285|xvform_285:xvform|V1                                                    ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; 8.729 ns                    ; 8.522 ns                  ; 5.920 ns                ;
; 2.607 ns                                ; 163.35 MHz ( period = 6.122 ns )                    ; ccd_generator:ccd|ccd285_sync_generator:ccd285|xvform_285:xvform|xtran[11]                                             ; ccd_generator:ccd|ccd285_sync_generator:ccd285|xvform_285:xvform|dSector[9]                                            ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; 8.729 ns                    ; 8.510 ns                  ; 5.903 ns                ;
; 2.614 ns                                ; 163.53 MHz ( period = 6.115 ns )                    ; ccd_generator:ccd|ccd285_sync_generator:ccd285|xvform_285:xvform|xtran[8]                                              ; ccd_generator:ccd|ccd285_sync_generator:ccd285|xvform_285:xvform|dSector[9]                                            ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; 8.729 ns                    ; 8.510 ns                  ; 5.896 ns                ;
; 2.617 ns                                ; 163.61 MHz ( period = 6.112 ns )                    ; ccd_generator:ccd|ccd285_sync_generator:ccd285|xvform_285:xvform|xtran[9]                                              ; ccd_generator:ccd|ccd285_sync_generator:ccd285|xvform_285:xvform|dSector[11]                                           ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; 8.729 ns                    ; 8.510 ns                  ; 5.893 ns                ;
; 2.617 ns                                ; 163.61 MHz ( period = 6.112 ns )                    ; ccd_generator:ccd|ccd415_sync_generator:ccd415|ccd_counters:cntXY|X[4]                                                 ; ccd_generator:ccd|ccd415_sync_generator:ccd415|xvform_415:xvform|ASector[11]                                           ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; 8.729 ns                    ; 8.520 ns                  ; 5.903 ns                ;
; 2.649 ns                                ; 164.47 MHz ( period = 6.080 ns )                    ; ccd_generator:ccd|ccd285_sync_generator:ccd285|xvform_285:xvform|StartActiveLine[2]                                    ; ccd_generator:ccd|ccd285_sync_generator:ccd285|xvform_285:xvform|dSector[7]                                            ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; 8.729 ns                    ; 8.516 ns                  ; 5.867 ns                ;
; 2.649 ns                                ; 164.47 MHz ( period = 6.080 ns )                    ; ccd_generator:ccd|ccd285_sync_generator:ccd285|xvform_285:xvform|StartActiveLine[2]                                    ; ccd_generator:ccd|ccd285_sync_generator:ccd285|xvform_285:xvform|dSector[4]                                            ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; 8.729 ns                    ; 8.516 ns                  ; 5.867 ns                ;
; 2.649 ns                                ; 164.47 MHz ( period = 6.080 ns )                    ; ccd_generator:ccd|ccd285_sync_generator:ccd285|xvform_285:xvform|StartActiveLine[2]                                    ; ccd_generator:ccd|ccd285_sync_generator:ccd285|xvform_285:xvform|dSector[6]                                            ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; 8.729 ns                    ; 8.516 ns                  ; 5.867 ns                ;
; 2.649 ns                                ; 164.47 MHz ( period = 6.080 ns )                    ; ccd_generator:ccd|ccd285_sync_generator:ccd285|xvform_285:xvform|StartActiveLine[2]                                    ; ccd_generator:ccd|ccd285_sync_generator:ccd285|xvform_285:xvform|dSector[5]                                            ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; 8.729 ns                    ; 8.516 ns                  ; 5.867 ns                ;
; 2.649 ns                                ; 164.47 MHz ( period = 6.080 ns )                    ; ccd_generator:ccd|ccd285_sync_generator:ccd285|xvform_285:xvform|StartActiveLine[2]                                    ; ccd_generator:ccd|ccd285_sync_generator:ccd285|xvform_285:xvform|dSector[9]                                            ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; 8.729 ns                    ; 8.516 ns                  ; 5.867 ns                ;
; 2.649 ns                                ; 164.47 MHz ( period = 6.080 ns )                    ; ccd_generator:ccd|ccd285_sync_generator:ccd285|xvform_285:xvform|StartActiveLine[2]                                    ; ccd_generator:ccd|ccd285_sync_generator:ccd285|xvform_285:xvform|dSector[8]                                            ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; 8.729 ns                    ; 8.516 ns                  ; 5.867 ns                ;
; 2.649 ns                                ; 164.47 MHz ( period = 6.080 ns )                    ; ccd_generator:ccd|ccd285_sync_generator:ccd285|xvform_285:xvform|StartActiveLine[2]                                    ; ccd_generator:ccd|ccd285_sync_generator:ccd285|xvform_285:xvform|dSector[11]                                           ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; 8.729 ns                    ; 8.516 ns                  ; 5.867 ns                ;
; 2.649 ns                                ; 164.47 MHz ( period = 6.080 ns )                    ; ccd_generator:ccd|ccd285_sync_generator:ccd285|xvform_285:xvform|StartActiveLine[2]                                    ; ccd_generator:ccd|ccd285_sync_generator:ccd285|xvform_285:xvform|dSector[10]                                           ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; 8.729 ns                    ; 8.516 ns                  ; 5.867 ns                ;
; 2.649 ns                                ; 164.47 MHz ( period = 6.080 ns )                    ; ccd_generator:ccd|ccd285_sync_generator:ccd285|xvform_285:xvform|StartActiveLine[2]                                    ; ccd_generator:ccd|ccd285_sync_generator:ccd285|xvform_285:xvform|dSector[3]                                            ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; 8.729 ns                    ; 8.516 ns                  ; 5.867 ns                ;
; 2.649 ns                                ; 164.47 MHz ( period = 6.080 ns )                    ; ccd_generator:ccd|ccd285_sync_generator:ccd285|xvform_285:xvform|StartActiveLine[2]                                    ; ccd_generator:ccd|ccd285_sync_generator:ccd285|xvform_285:xvform|dSector[1]                                            ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; 8.729 ns                    ; 8.516 ns                  ; 5.867 ns                ;
; 2.649 ns                                ; 164.47 MHz ( period = 6.080 ns )                    ; ccd_generator:ccd|ccd285_sync_generator:ccd285|xvform_285:xvform|StartActiveLine[2]                                    ; ccd_generator:ccd|ccd285_sync_generator:ccd285|xvform_285:xvform|dSector[0]                                            ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; 8.729 ns                    ; 8.516 ns                  ; 5.867 ns                ;
; 2.649 ns                                ; 164.47 MHz ( period = 6.080 ns )                    ; ccd_generator:ccd|ccd285_sync_generator:ccd285|xvform_285:xvform|StartActiveLine[2]                                    ; ccd_generator:ccd|ccd285_sync_generator:ccd285|xvform_285:xvform|dSector[2]                                            ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; 8.729 ns                    ; 8.516 ns                  ; 5.867 ns                ;
; 2.678 ns                                ; 165.26 MHz ( period = 6.051 ns )                    ; ccd_generator:ccd|ccd285_sync_generator:ccd285|xvform_285:xvform|xtran[11]                                             ; ccd_generator:ccd|ccd285_sync_generator:ccd285|xvform_285:xvform|dSector[8]                                            ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; 8.729 ns                    ; 8.510 ns                  ; 5.832 ns                ;
; 2.680 ns                                ; 165.32 MHz ( period = 6.049 ns )                    ; ccd_generator:ccd|ccd285_sync_generator:ccd285|ccd_counters:cntXY|cntY[9]                                              ; ccd_generator:ccd|ccd285_sync_generator:ccd285|xvform_285:xvform|NumLine[11]                                           ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; 8.729 ns                    ; 8.539 ns                  ; 5.859 ns                ;
; 2.685 ns                                ; 165.45 MHz ( period = 6.044 ns )                    ; ccd_generator:ccd|ccd285_sync_generator:ccd285|xvform_285:xvform|xtran[8]                                              ; ccd_generator:ccd|ccd285_sync_generator:ccd285|xvform_285:xvform|dSector[8]                                            ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; 8.729 ns                    ; 8.510 ns                  ; 5.825 ns                ;
; 2.688 ns                                ; 165.54 MHz ( period = 6.041 ns )                    ; ccd_generator:ccd|ccd285_sync_generator:ccd285|xvform_285:xvform|xtran[9]                                              ; ccd_generator:ccd|ccd285_sync_generator:ccd285|xvform_285:xvform|dSector[10]                                           ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; 8.729 ns                    ; 8.510 ns                  ; 5.822 ns                ;
; 2.688 ns                                ; 165.54 MHz ( period = 6.041 ns )                    ; ccd_generator:ccd|ccd415_sync_generator:ccd415|ccd_counters:cntXY|X[4]                                                 ; ccd_generator:ccd|ccd415_sync_generator:ccd415|xvform_415:xvform|ASector[10]                                           ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; 8.729 ns                    ; 8.520 ns                  ; 5.832 ns                ;
; 2.692 ns                                ; 165.65 MHz ( period = 6.037 ns )                    ; ccd_generator:ccd|ccd285_sync_generator:ccd285|ccd_counters:cntXY|cntY[10]                                             ; ccd_generator:ccd|ccd285_sync_generator:ccd285|xvform_285:xvform|NumLine[11]                                           ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; 8.729 ns                    ; 8.539 ns                  ; 5.847 ns                ;
; 2.694 ns                                ; 165.70 MHz ( period = 6.035 ns )                    ; ccd_generator:ccd|ccd285_sync_generator:ccd285|xvform_285:xvform|StartActiveLine[5]                                    ; ccd_generator:ccd|ccd285_sync_generator:ccd285|xvform_285:xvform|ActiveSector[4]                                       ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; 8.729 ns                    ; 8.525 ns                  ; 5.831 ns                ;
; 2.694 ns                                ; 165.70 MHz ( period = 6.035 ns )                    ; ccd_generator:ccd|ccd285_sync_generator:ccd285|xvform_285:xvform|StartActiveLine[5]                                    ; ccd_generator:ccd|ccd285_sync_generator:ccd285|xvform_285:xvform|ActiveSector[5]                                       ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; 8.729 ns                    ; 8.525 ns                  ; 5.831 ns                ;
; 2.694 ns                                ; 165.70 MHz ( period = 6.035 ns )                    ; ccd_generator:ccd|ccd285_sync_generator:ccd285|xvform_285:xvform|StartActiveLine[5]                                    ; ccd_generator:ccd|ccd285_sync_generator:ccd285|xvform_285:xvform|ActiveSector[8]                                       ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; 8.729 ns                    ; 8.525 ns                  ; 5.831 ns                ;
; 2.694 ns                                ; 165.70 MHz ( period = 6.035 ns )                    ; ccd_generator:ccd|ccd285_sync_generator:ccd285|xvform_285:xvform|StartActiveLine[5]                                    ; ccd_generator:ccd|ccd285_sync_generator:ccd285|xvform_285:xvform|ActiveSector[9]                                       ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; 8.729 ns                    ; 8.525 ns                  ; 5.831 ns                ;
; 2.694 ns                                ; 165.70 MHz ( period = 6.035 ns )                    ; ccd_generator:ccd|ccd285_sync_generator:ccd285|xvform_285:xvform|StartActiveLine[5]                                    ; ccd_generator:ccd|ccd285_sync_generator:ccd285|xvform_285:xvform|ActiveSector[10]                                      ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; 8.729 ns                    ; 8.525 ns                  ; 5.831 ns                ;
; 2.694 ns                                ; 165.70 MHz ( period = 6.035 ns )                    ; ccd_generator:ccd|ccd285_sync_generator:ccd285|xvform_285:xvform|StartActiveLine[5]                                    ; ccd_generator:ccd|ccd285_sync_generator:ccd285|xvform_285:xvform|ActiveSector[11]                                      ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; 8.729 ns                    ; 8.525 ns                  ; 5.831 ns                ;
; 2.694 ns                                ; 165.70 MHz ( period = 6.035 ns )                    ; ccd_generator:ccd|ccd285_sync_generator:ccd285|xvform_285:xvform|StartActiveLine[5]                                    ; ccd_generator:ccd|ccd285_sync_generator:ccd285|xvform_285:xvform|ActiveSector[6]                                       ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; 8.729 ns                    ; 8.525 ns                  ; 5.831 ns                ;
; 2.694 ns                                ; 165.70 MHz ( period = 6.035 ns )                    ; ccd_generator:ccd|ccd285_sync_generator:ccd285|xvform_285:xvform|StartActiveLine[5]                                    ; ccd_generator:ccd|ccd285_sync_generator:ccd285|xvform_285:xvform|ActiveSector[7]                                       ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; 8.729 ns                    ; 8.525 ns                  ; 5.831 ns                ;
; 2.694 ns                                ; 165.70 MHz ( period = 6.035 ns )                    ; ccd_generator:ccd|ccd285_sync_generator:ccd285|xvform_285:xvform|StartActiveLine[5]                                    ; ccd_generator:ccd|ccd285_sync_generator:ccd285|xvform_285:xvform|ActiveSector[3]                                       ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; 8.729 ns                    ; 8.525 ns                  ; 5.831 ns                ;
; 2.694 ns                                ; 165.70 MHz ( period = 6.035 ns )                    ; ccd_generator:ccd|ccd285_sync_generator:ccd285|xvform_285:xvform|StartActiveLine[5]                                    ; ccd_generator:ccd|ccd285_sync_generator:ccd285|xvform_285:xvform|ActiveSector[2]                                       ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; 8.729 ns                    ; 8.525 ns                  ; 5.831 ns                ;
; 2.694 ns                                ; 165.70 MHz ( period = 6.035 ns )                    ; ccd_generator:ccd|ccd285_sync_generator:ccd285|xvform_285:xvform|StartActiveLine[5]                                    ; ccd_generator:ccd|ccd285_sync_generator:ccd285|xvform_285:xvform|ActiveSector[0]                                       ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; 8.729 ns                    ; 8.525 ns                  ; 5.831 ns                ;
; 2.694 ns                                ; 165.70 MHz ( period = 6.035 ns )                    ; ccd_generator:ccd|ccd285_sync_generator:ccd285|xvform_285:xvform|StartActiveLine[5]                                    ; ccd_generator:ccd|ccd285_sync_generator:ccd285|xvform_285:xvform|ActiveSector[1]                                       ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; 8.729 ns                    ; 8.525 ns                  ; 5.831 ns                ;
; 2.698 ns                                ; 165.81 MHz ( period = 6.031 ns )                    ; ccd_generator:ccd|ccd285_sync_generator:ccd285|ccd_counters:cntXY|X[2]                                                 ; ccd_generator:ccd|ccd285_sync_generator:ccd285|xvform_285:xvform|V4                                                    ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; 8.729 ns                    ; 8.512 ns                  ; 5.814 ns                ;
; 2.713 ns                                ; 166.22 MHz ( period = 6.016 ns )                    ; ccd_generator:ccd|ccd285_sync_generator:ccd285|xvform_285:xvform|xtran[11]                                             ; ccd_generator:ccd|ccd285_sync_generator:ccd285|xvform_285:xvform|cntBSector[11]                                        ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; 8.729 ns                    ; 8.513 ns                  ; 5.800 ns                ;
; 2.715 ns                                ; 166.28 MHz ( period = 6.014 ns )                    ; ccd_generator:ccd|ccd285_sync_generator:ccd285|ccd_counters:cntXY|cntY[5]                                              ; ccd_generator:ccd|ccd285_sync_generator:ccd285|xvform_285:xvform|NumLine[11]                                           ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; 8.729 ns                    ; 8.539 ns                  ; 5.824 ns                ;
; 2.717 ns                                ; 166.33 MHz ( period = 6.012 ns )                    ; ccd_generator:ccd|ccd415_sync_generator:ccd415|ccd_counters:cntXY|X[4]                                                 ; ccd_generator:ccd|ccd415_sync_generator:ccd415|xvform_415:xvform|Active_Line[10]                                       ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; 8.729 ns                    ; 8.493 ns                  ; 5.776 ns                ;
; 2.719 ns                                ; 166.39 MHz ( period = 6.010 ns )                    ; ccd_generator:ccd|ccd285_sync_generator:ccd285|ccd_counters:cntXY|X[1]                                                 ; ccd_generator:ccd|ccd285_sync_generator:ccd285|xvform_285:xvform|V4                                                    ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; 8.729 ns                    ; 8.512 ns                  ; 5.793 ns                ;
; 2.720 ns                                ; 166.42 MHz ( period = 6.009 ns )                    ; ccd_generator:ccd|ccd285_sync_generator:ccd285|xvform_285:xvform|xtran[8]                                              ; ccd_generator:ccd|ccd285_sync_generator:ccd285|xvform_285:xvform|cntBSector[11]                                        ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; 8.729 ns                    ; 8.513 ns                  ; 5.793 ns                ;
; 2.725 ns                                ; 166.56 MHz ( period = 6.004 ns )                    ; ccd_generator:ccd|ccd415_sync_generator:ccd415|xvform_415:xvform|cntd[3]                                               ; ccd_generator:ccd|ccd415_sync_generator:ccd415|xvform_415:xvform|V3                                                    ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; 8.729 ns                    ; 8.537 ns                  ; 5.812 ns                ;
; 2.737 ns                                ; 166.89 MHz ( period = 5.992 ns )                    ; ccd_generator:ccd|ccd285_sync_generator:ccd285|ccd_counters:cntXY|cntY[8]                                              ; ccd_generator:ccd|ccd285_sync_generator:ccd285|xvform_285:xvform|V1                                                    ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; 8.729 ns                    ; 8.522 ns                  ; 5.785 ns                ;
; 2.741 ns                                ; 167.00 MHz ( period = 5.988 ns )                    ; ccd_generator:ccd|ccd285_sync_generator:ccd285|ccd_counters:cntXY|cntY[3]                                              ; ccd_generator:ccd|ccd285_sync_generator:ccd285|xvform_285:xvform|NumLine[11]                                           ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; 8.729 ns                    ; 8.539 ns                  ; 5.798 ns                ;
; 2.746 ns                                ; 167.14 MHz ( period = 5.983 ns )                    ; ccd_generator:ccd|ccd285_sync_generator:ccd285|xvform_285:xvform|StartActiveLine[3]                                    ; ccd_generator:ccd|ccd285_sync_generator:ccd285|xvform_285:xvform|dSector[7]                                            ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; 8.729 ns                    ; 8.516 ns                  ; 5.770 ns                ;
; 2.746 ns                                ; 167.14 MHz ( period = 5.983 ns )                    ; ccd_generator:ccd|ccd285_sync_generator:ccd285|xvform_285:xvform|StartActiveLine[3]                                    ; ccd_generator:ccd|ccd285_sync_generator:ccd285|xvform_285:xvform|dSector[4]                                            ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; 8.729 ns                    ; 8.516 ns                  ; 5.770 ns                ;
; 2.746 ns                                ; 167.14 MHz ( period = 5.983 ns )                    ; ccd_generator:ccd|ccd285_sync_generator:ccd285|xvform_285:xvform|StartActiveLine[3]                                    ; ccd_generator:ccd|ccd285_sync_generator:ccd285|xvform_285:xvform|dSector[6]                                            ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; 8.729 ns                    ; 8.516 ns                  ; 5.770 ns                ;
; 2.746 ns                                ; 167.14 MHz ( period = 5.983 ns )                    ; ccd_generator:ccd|ccd285_sync_generator:ccd285|xvform_285:xvform|StartActiveLine[3]                                    ; ccd_generator:ccd|ccd285_sync_generator:ccd285|xvform_285:xvform|dSector[5]                                            ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; 8.729 ns                    ; 8.516 ns                  ; 5.770 ns                ;
; 2.746 ns                                ; 167.14 MHz ( period = 5.983 ns )                    ; ccd_generator:ccd|ccd285_sync_generator:ccd285|xvform_285:xvform|StartActiveLine[3]                                    ; ccd_generator:ccd|ccd285_sync_generator:ccd285|xvform_285:xvform|dSector[9]                                            ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; 8.729 ns                    ; 8.516 ns                  ; 5.770 ns                ;
; 2.746 ns                                ; 167.14 MHz ( period = 5.983 ns )                    ; ccd_generator:ccd|ccd285_sync_generator:ccd285|xvform_285:xvform|StartActiveLine[3]                                    ; ccd_generator:ccd|ccd285_sync_generator:ccd285|xvform_285:xvform|dSector[8]                                            ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; 8.729 ns                    ; 8.516 ns                  ; 5.770 ns                ;
; 2.746 ns                                ; 167.14 MHz ( period = 5.983 ns )                    ; ccd_generator:ccd|ccd285_sync_generator:ccd285|xvform_285:xvform|StartActiveLine[3]                                    ; ccd_generator:ccd|ccd285_sync_generator:ccd285|xvform_285:xvform|dSector[11]                                           ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; 8.729 ns                    ; 8.516 ns                  ; 5.770 ns                ;
; 2.746 ns                                ; 167.14 MHz ( period = 5.983 ns )                    ; ccd_generator:ccd|ccd285_sync_generator:ccd285|xvform_285:xvform|StartActiveLine[3]                                    ; ccd_generator:ccd|ccd285_sync_generator:ccd285|xvform_285:xvform|dSector[10]                                           ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; 8.729 ns                    ; 8.516 ns                  ; 5.770 ns                ;
; 2.746 ns                                ; 167.14 MHz ( period = 5.983 ns )                    ; ccd_generator:ccd|ccd285_sync_generator:ccd285|xvform_285:xvform|StartActiveLine[3]                                    ; ccd_generator:ccd|ccd285_sync_generator:ccd285|xvform_285:xvform|dSector[3]                                            ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; 8.729 ns                    ; 8.516 ns                  ; 5.770 ns                ;
; 2.746 ns                                ; 167.14 MHz ( period = 5.983 ns )                    ; ccd_generator:ccd|ccd285_sync_generator:ccd285|xvform_285:xvform|StartActiveLine[3]                                    ; ccd_generator:ccd|ccd285_sync_generator:ccd285|xvform_285:xvform|dSector[1]                                            ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; 8.729 ns                    ; 8.516 ns                  ; 5.770 ns                ;
; 2.746 ns                                ; 167.14 MHz ( period = 5.983 ns )                    ; ccd_generator:ccd|ccd285_sync_generator:ccd285|xvform_285:xvform|StartActiveLine[3]                                    ; ccd_generator:ccd|ccd285_sync_generator:ccd285|xvform_285:xvform|dSector[0]                                            ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; 8.729 ns                    ; 8.516 ns                  ; 5.770 ns                ;
; 2.746 ns                                ; 167.14 MHz ( period = 5.983 ns )                    ; ccd_generator:ccd|ccd285_sync_generator:ccd285|xvform_285:xvform|StartActiveLine[3]                                    ; ccd_generator:ccd|ccd285_sync_generator:ccd285|xvform_285:xvform|dSector[2]                                            ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; 8.729 ns                    ; 8.516 ns                  ; 5.770 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                                        ;                                                                                                                        ;                                                                                         ;                                                                                         ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+-----------------------------+---------------------------+-------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'CLK_6'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                                                                                                           ; To                                                                                                                                                ; From Clock                                                                              ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+----------+-----------------------------+---------------------------+-------------------------+
; -0.878 ns                               ; None                                                ; AduC842:AduC|Three_ctrl_k:inst6|aduc_reg:inst2|DATA_CROSS[7]                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[7]                                                        ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; CLK_6    ; 3.218 ns                    ; -0.076 ns                 ; 0.802 ns                ;
; -0.878 ns                               ; None                                                ; AduC842:AduC|Three_ctrl_k:inst6|aduc_reg:inst2|DATA_CROSS[1]                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[1]                                                        ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; CLK_6    ; 3.218 ns                    ; -0.075 ns                 ; 0.803 ns                ;
; -0.876 ns                               ; None                                                ; AduC842:AduC|Three_ctrl_k:inst6|aduc_reg:inst2|DATA_CROSS[7]                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[7]                                                           ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; CLK_6    ; 3.218 ns                    ; -0.076 ns                 ; 0.800 ns                ;
; -0.876 ns                               ; None                                                ; AduC842:AduC|Three_ctrl_k:inst6|aduc_reg:inst2|DATA_CROSS[6]                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[6]                                                           ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; CLK_6    ; 3.218 ns                    ; -0.076 ns                 ; 0.800 ns                ;
; -0.876 ns                               ; None                                                ; AduC842:AduC|Three_ctrl_k:inst6|aduc_reg:inst2|DATA_CROSS[3]                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[3]                                                           ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; CLK_6    ; 3.218 ns                    ; -0.076 ns                 ; 0.800 ns                ;
; -0.876 ns                               ; None                                                ; AduC842:AduC|Three_ctrl_k:inst6|aduc_reg:inst2|DATA_CROSS[3]                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[3]                                                        ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; CLK_6    ; 3.218 ns                    ; -0.076 ns                 ; 0.800 ns                ;
; -0.876 ns                               ; None                                                ; AduC842:AduC|Three_ctrl_k:inst6|aduc_reg:inst2|DATA_CROSS[6]                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[6]                                                        ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; CLK_6    ; 3.218 ns                    ; -0.076 ns                 ; 0.800 ns                ;
; -0.875 ns                               ; None                                                ; AduC842:AduC|Three_ctrl_k:inst6|aduc_reg:inst2|DATA_CROSS[1]                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[1]                                                           ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; CLK_6    ; 3.218 ns                    ; -0.075 ns                 ; 0.800 ns                ;
; -0.869 ns                               ; None                                                ; AduC842:AduC|Three_ctrl_k:inst6|aduc_reg:inst2|DATA_CROSS[4]                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[4]                                                        ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; CLK_6    ; 3.218 ns                    ; -0.076 ns                 ; 0.793 ns                ;
; -0.868 ns                               ; None                                                ; AduC842:AduC|Three_ctrl_k:inst6|aduc_reg:inst2|DATA_CROSS[5]                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[5]                                                        ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; CLK_6    ; 3.218 ns                    ; -0.076 ns                 ; 0.792 ns                ;
; -0.866 ns                               ; None                                                ; AduC842:AduC|Three_ctrl_k:inst6|aduc_reg:inst2|DATA_CROSS[4]                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[4]                                                           ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; CLK_6    ; 3.218 ns                    ; -0.076 ns                 ; 0.790 ns                ;
; -0.865 ns                               ; None                                                ; AduC842:AduC|Three_ctrl_k:inst6|aduc_reg:inst2|DATA_CROSS[5]                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[5]                                                           ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; CLK_6    ; 3.218 ns                    ; -0.076 ns                 ; 0.789 ns                ;
; -0.862 ns                               ; None                                                ; AduC842:AduC|Three_ctrl_k:inst6|aduc_reg:inst2|DATA_CROSS[2]                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[2]                                                           ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; CLK_6    ; 3.218 ns                    ; -0.060 ns                 ; 0.802 ns                ;
; -0.862 ns                               ; None                                                ; AduC842:AduC|Three_ctrl_k:inst6|aduc_reg:inst2|DATA_CROSS[2]                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[2]                                                        ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; CLK_6    ; 3.218 ns                    ; -0.060 ns                 ; 0.802 ns                ;
; -0.859 ns                               ; None                                                ; AduC842:AduC|Three_ctrl_k:inst6|aduc_reg:inst2|DATA_CROSS[0]                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[0]                                                           ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; CLK_6    ; 3.218 ns                    ; -0.060 ns                 ; 0.799 ns                ;
; -0.859 ns                               ; None                                                ; AduC842:AduC|Three_ctrl_k:inst6|aduc_reg:inst2|DATA_CROSS[0]                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[0]                                                        ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; CLK_6    ; 3.218 ns                    ; -0.060 ns                 ; 0.799 ns                ;
; -0.687 ns                               ; None                                                ; EOP_CONTROL:EOP_CTRL|EOP_ON                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[10]                                                       ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; CLK_6    ; 3.218 ns                    ; -0.068 ns                 ; 0.619 ns                ;
; -0.685 ns                               ; None                                                ; EOP_CONTROL:EOP_CTRL|BR                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[8]                                                           ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; CLK_6    ; 3.218 ns                    ; -0.068 ns                 ; 0.617 ns                ;
; -0.684 ns                               ; None                                                ; EOP_CONTROL:EOP_CTRL|PH                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[15]                                                          ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; CLK_6    ; 3.218 ns                    ; -0.068 ns                 ; 0.616 ns                ;
; -0.684 ns                               ; None                                                ; EOP_CONTROL:EOP_CTRL|PH                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[15]                                                       ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; CLK_6    ; 3.218 ns                    ; -0.068 ns                 ; 0.616 ns                ;
; -0.683 ns                               ; None                                                ; EOP_CONTROL:EOP_CTRL|BR                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[8]                                                        ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; CLK_6    ; 3.218 ns                    ; -0.068 ns                 ; 0.615 ns                ;
; -0.681 ns                               ; None                                                ; EOP_CONTROL:EOP_CTRL|EOP_ON                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[10]                                                          ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; CLK_6    ; 3.218 ns                    ; -0.068 ns                 ; 0.613 ns                ;
; 11.651 ns                               ; 172.21 MHz ( period = 5.807 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[3]                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|next_address[8]                   ; CLK_6                                                                                   ; CLK_6    ; 17.458 ns                   ; 17.243 ns                 ; 5.592 ns                ;
; 11.702 ns                               ; 173.73 MHz ( period = 5.756 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[10]                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|next_address[8]                   ; CLK_6                                                                                   ; CLK_6    ; 17.458 ns                   ; 17.244 ns                 ; 5.542 ns                ;
; 11.709 ns                               ; 173.94 MHz ( period = 5.749 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[10]                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|next_address[2]                   ; CLK_6                                                                                   ; CLK_6    ; 17.458 ns                   ; 17.244 ns                 ; 5.535 ns                ;
; 11.787 ns                               ; 176.34 MHz ( period = 5.671 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|next_address[8]                   ; CLK_6                                                                                   ; CLK_6    ; 17.458 ns                   ; 17.243 ns                 ; 5.456 ns                ;
; 11.794 ns                               ; 176.55 MHz ( period = 5.664 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|next_address[2]                   ; CLK_6                                                                                   ; CLK_6    ; 17.458 ns                   ; 17.243 ns                 ; 5.449 ns                ;
; 11.893 ns                               ; 179.69 MHz ( period = 5.565 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[7]                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|next_address[8]                   ; CLK_6                                                                                   ; CLK_6    ; 17.458 ns                   ; 17.244 ns                 ; 5.351 ns                ;
; 11.900 ns                               ; 179.92 MHz ( period = 5.558 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[7]                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|next_address[2]                   ; CLK_6                                                                                   ; CLK_6    ; 17.458 ns                   ; 17.244 ns                 ; 5.344 ns                ;
; 11.905 ns                               ; 180.08 MHz ( period = 5.553 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[10]                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|next_address[5]                   ; CLK_6                                                                                   ; CLK_6    ; 17.458 ns                   ; 17.244 ns                 ; 5.339 ns                ;
; 11.939 ns                               ; 181.19 MHz ( period = 5.519 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[10]                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|next_address[6]                   ; CLK_6                                                                                   ; CLK_6    ; 17.458 ns                   ; 17.244 ns                 ; 5.305 ns                ;
; 11.990 ns                               ; 182.88 MHz ( period = 5.468 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|next_address[5]                   ; CLK_6                                                                                   ; CLK_6    ; 17.458 ns                   ; 17.243 ns                 ; 5.253 ns                ;
; 12.009 ns                               ; 183.52 MHz ( period = 5.449 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[3]                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|next_address[2]                   ; CLK_6                                                                                   ; CLK_6    ; 17.458 ns                   ; 17.243 ns                 ; 5.234 ns                ;
; 12.024 ns                               ; 184.03 MHz ( period = 5.434 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|next_address[6]                   ; CLK_6                                                                                   ; CLK_6    ; 17.458 ns                   ; 17.243 ns                 ; 5.219 ns                ;
; 12.028 ns                               ; 184.16 MHz ( period = 5.430 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|next_address[8]                   ; CLK_6                                                                                   ; CLK_6    ; 17.458 ns                   ; 17.245 ns                 ; 5.217 ns                ;
; 12.035 ns                               ; 184.40 MHz ( period = 5.423 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|next_address[2]                   ; CLK_6                                                                                   ; CLK_6    ; 17.458 ns                   ; 17.245 ns                 ; 5.210 ns                ;
; 12.043 ns                               ; 184.67 MHz ( period = 5.415 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[8]                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|next_address[8]                   ; CLK_6                                                                                   ; CLK_6    ; 17.458 ns                   ; 17.244 ns                 ; 5.201 ns                ;
; 12.043 ns                               ; 184.67 MHz ( period = 5.415 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[4]                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|next_address[8]                   ; CLK_6                                                                                   ; CLK_6    ; 17.458 ns                   ; 17.244 ns                 ; 5.201 ns                ;
; 12.050 ns                               ; 184.91 MHz ( period = 5.408 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[8]                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|next_address[2]                   ; CLK_6                                                                                   ; CLK_6    ; 17.458 ns                   ; 17.244 ns                 ; 5.194 ns                ;
; 12.050 ns                               ; 184.91 MHz ( period = 5.408 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[4]                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|next_address[2]                   ; CLK_6                                                                                   ; CLK_6    ; 17.458 ns                   ; 17.244 ns                 ; 5.194 ns                ;
; 12.052 ns                               ; 184.98 MHz ( period = 5.406 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[5]                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|next_address[8]                   ; CLK_6                                                                                   ; CLK_6    ; 17.458 ns                   ; 17.243 ns                 ; 5.191 ns                ;
; 12.059 ns                               ; 185.22 MHz ( period = 5.399 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[5]                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|next_address[2]                   ; CLK_6                                                                                   ; CLK_6    ; 17.458 ns                   ; 17.243 ns                 ; 5.184 ns                ;
; 12.095 ns                               ; 186.46 MHz ( period = 5.363 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[10]                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|next_address[8]                   ; CLK_6                                                                                   ; CLK_6    ; 17.458 ns                   ; 17.245 ns                 ; 5.150 ns                ;
; 12.096 ns                               ; 186.50 MHz ( period = 5.362 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[7]                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|next_address[5]                   ; CLK_6                                                                                   ; CLK_6    ; 17.458 ns                   ; 17.244 ns                 ; 5.148 ns                ;
; 12.099 ns                               ; 186.60 MHz ( period = 5.359 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|next_address[8]                   ; CLK_6                                                                                   ; CLK_6    ; 17.458 ns                   ; 17.245 ns                 ; 5.146 ns                ;
; 12.102 ns                               ; 186.71 MHz ( period = 5.356 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[10]                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|next_address[2]                   ; CLK_6                                                                                   ; CLK_6    ; 17.458 ns                   ; 17.245 ns                 ; 5.143 ns                ;
; 12.106 ns                               ; 186.85 MHz ( period = 5.352 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|next_address[2]                   ; CLK_6                                                                                   ; CLK_6    ; 17.458 ns                   ; 17.245 ns                 ; 5.139 ns                ;
; 12.130 ns                               ; 187.69 MHz ( period = 5.328 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[7]                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|next_address[6]                   ; CLK_6                                                                                   ; CLK_6    ; 17.458 ns                   ; 17.244 ns                 ; 5.114 ns                ;
; 12.132 ns                               ; 187.76 MHz ( period = 5.326 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[9]                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|next_address[8]                   ; CLK_6                                                                                   ; CLK_6    ; 17.458 ns                   ; 17.244 ns                 ; 5.112 ns                ;
; 12.139 ns                               ; 188.01 MHz ( period = 5.319 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[9]                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|next_address[2]                   ; CLK_6                                                                                   ; CLK_6    ; 17.458 ns                   ; 17.244 ns                 ; 5.105 ns                ;
; 12.147 ns                               ; 188.29 MHz ( period = 5.311 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[2]                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|next_address[8]                   ; CLK_6                                                                                   ; CLK_6    ; 17.458 ns                   ; 17.244 ns                 ; 5.097 ns                ;
; 12.153 ns                               ; 188.50 MHz ( period = 5.305 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[10]                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_trigger_address_var[10]      ; CLK_6                                                                                   ; CLK_6    ; 17.458 ns                   ; 17.245 ns                 ; 5.092 ns                ;
; 12.154 ns                               ; 188.54 MHz ( period = 5.304 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[2]                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|next_address[2]                   ; CLK_6                                                                                   ; CLK_6    ; 17.458 ns                   ; 17.244 ns                 ; 5.090 ns                ;
; 12.167 ns                               ; 189.00 MHz ( period = 5.291 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[3]                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_trigger_address_var[8]       ; CLK_6                                                                                   ; CLK_6    ; 17.458 ns                   ; 17.244 ns                 ; 5.077 ns                ;
; 12.168 ns                               ; 189.04 MHz ( period = 5.290 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[6]                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|next_address[8]                   ; CLK_6                                                                                   ; CLK_6    ; 17.458 ns                   ; 17.244 ns                 ; 5.076 ns                ;
; 12.174 ns                               ; 189.25 MHz ( period = 5.284 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[10]                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[10] ; CLK_6                                                                                   ; CLK_6    ; 17.458 ns                   ; 17.245 ns                 ; 5.071 ns                ;
; 12.175 ns                               ; 189.29 MHz ( period = 5.283 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[6]                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|next_address[2]                   ; CLK_6                                                                                   ; CLK_6    ; 17.458 ns                   ; 17.244 ns                 ; 5.069 ns                ;
; 12.178 ns                               ; 189.39 MHz ( period = 5.280 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|segment_trigger ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|next_address[8]                   ; CLK_6                                                                                   ; CLK_6    ; 17.458 ns                   ; 17.245 ns                 ; 5.067 ns                ;
; 12.205 ns                               ; 190.37 MHz ( period = 5.253 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[3]                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|next_address[5]                   ; CLK_6                                                                                   ; CLK_6    ; 17.458 ns                   ; 17.243 ns                 ; 5.038 ns                ;
; 12.208 ns                               ; 190.48 MHz ( period = 5.250 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[10]                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig        ; CLK_6                                                                                   ; CLK_6    ; 17.458 ns                   ; 17.244 ns                 ; 5.036 ns                ;
; 12.218 ns                               ; 190.84 MHz ( period = 5.240 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[10]                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_trigger_address_var[8]       ; CLK_6                                                                                   ; CLK_6    ; 17.458 ns                   ; 17.245 ns                 ; 5.027 ns                ;
; 12.231 ns                               ; 191.31 MHz ( period = 5.227 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|next_address[5]                   ; CLK_6                                                                                   ; CLK_6    ; 17.458 ns                   ; 17.245 ns                 ; 5.014 ns                ;
; 12.238 ns                               ; 191.57 MHz ( period = 5.220 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_trigger_address_var[10]      ; CLK_6                                                                                   ; CLK_6    ; 17.458 ns                   ; 17.244 ns                 ; 5.006 ns                ;
; 12.239 ns                               ; 191.61 MHz ( period = 5.219 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[3]                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|next_address[6]                   ; CLK_6                                                                                   ; CLK_6    ; 17.458 ns                   ; 17.243 ns                 ; 5.004 ns                ;
; 12.246 ns                               ; 191.86 MHz ( period = 5.212 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[8]                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|next_address[5]                   ; CLK_6                                                                                   ; CLK_6    ; 17.458 ns                   ; 17.244 ns                 ; 4.998 ns                ;
; 12.246 ns                               ; 191.86 MHz ( period = 5.212 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[4]                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|next_address[5]                   ; CLK_6                                                                                   ; CLK_6    ; 17.458 ns                   ; 17.244 ns                 ; 4.998 ns                ;
; 12.255 ns                               ; 192.20 MHz ( period = 5.203 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[5]                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|next_address[5]                   ; CLK_6                                                                                   ; CLK_6    ; 17.458 ns                   ; 17.243 ns                 ; 4.988 ns                ;
; 12.259 ns                               ; 192.34 MHz ( period = 5.199 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[10] ; CLK_6                                                                                   ; CLK_6    ; 17.458 ns                   ; 17.244 ns                 ; 4.985 ns                ;
; 12.265 ns                               ; 192.57 MHz ( period = 5.193 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|next_address[8]                   ; CLK_6                                                                                   ; CLK_6    ; 17.458 ns                   ; 17.243 ns                 ; 4.978 ns                ;
; 12.265 ns                               ; 192.57 MHz ( period = 5.193 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|next_address[6]                   ; CLK_6                                                                                   ; CLK_6    ; 17.458 ns                   ; 17.245 ns                 ; 4.980 ns                ;
; 12.271 ns                               ; 192.79 MHz ( period = 5.187 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[10]                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|next_address[3]                   ; CLK_6                                                                                   ; CLK_6    ; 17.458 ns                   ; 17.244 ns                 ; 4.973 ns                ;
; 12.272 ns                               ; 192.83 MHz ( period = 5.186 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|next_address[2]                   ; CLK_6                                                                                   ; CLK_6    ; 17.458 ns                   ; 17.243 ns                 ; 4.971 ns                ;
; 12.280 ns                               ; 193.12 MHz ( period = 5.178 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[8]                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|next_address[6]                   ; CLK_6                                                                                   ; CLK_6    ; 17.458 ns                   ; 17.244 ns                 ; 4.964 ns                ;
; 12.280 ns                               ; 193.12 MHz ( period = 5.178 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[4]                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|next_address[6]                   ; CLK_6                                                                                   ; CLK_6    ; 17.458 ns                   ; 17.244 ns                 ; 4.964 ns                ;
; 12.284 ns                               ; 193.27 MHz ( period = 5.174 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[10]                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[6]  ; CLK_6                                                                                   ; CLK_6    ; 17.458 ns                   ; 17.245 ns                 ; 4.961 ns                ;
; 12.289 ns                               ; 193.46 MHz ( period = 5.169 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[5]                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|next_address[6]                   ; CLK_6                                                                                   ; CLK_6    ; 17.458 ns                   ; 17.243 ns                 ; 4.954 ns                ;
; 12.293 ns                               ; 193.61 MHz ( period = 5.165 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig        ; CLK_6                                                                                   ; CLK_6    ; 17.458 ns                   ; 17.243 ns                 ; 4.950 ns                ;
; 12.298 ns                               ; 193.80 MHz ( period = 5.160 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[10]                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|next_address[5]                   ; CLK_6                                                                                   ; CLK_6    ; 17.458 ns                   ; 17.245 ns                 ; 4.947 ns                ;
; 12.302 ns                               ; 193.95 MHz ( period = 5.156 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|next_address[5]                   ; CLK_6                                                                                   ; CLK_6    ; 17.458 ns                   ; 17.245 ns                 ; 4.943 ns                ;
; 12.303 ns                               ; 193.99 MHz ( period = 5.155 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_trigger_address_var[8]       ; CLK_6                                                                                   ; CLK_6    ; 17.458 ns                   ; 17.244 ns                 ; 4.941 ns                ;
; 12.310 ns                               ; 194.25 MHz ( period = 5.148 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[3]                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig        ; CLK_6                                                                                   ; CLK_6    ; 17.458 ns                   ; 17.243 ns                 ; 4.933 ns                ;
; 12.332 ns                               ; 195.08 MHz ( period = 5.126 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[10]                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|next_address[6]                   ; CLK_6                                                                                   ; CLK_6    ; 17.458 ns                   ; 17.245 ns                 ; 4.913 ns                ;
; 12.335 ns                               ; 195.20 MHz ( period = 5.123 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[9]                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|next_address[5]                   ; CLK_6                                                                                   ; CLK_6    ; 17.458 ns                   ; 17.244 ns                 ; 4.909 ns                ;
; 12.336 ns                               ; 195.24 MHz ( period = 5.122 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|next_address[6]                   ; CLK_6                                                                                   ; CLK_6    ; 17.458 ns                   ; 17.245 ns                 ; 4.909 ns                ;
; 12.342 ns                               ; 195.47 MHz ( period = 5.116 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[10]                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_trigger_address_var[4]       ; CLK_6                                                                                   ; CLK_6    ; 17.458 ns                   ; 17.245 ns                 ; 4.903 ns                ;
; 12.343 ns                               ; 195.50 MHz ( period = 5.115 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[10]                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[4]  ; CLK_6                                                                                   ; CLK_6    ; 17.458 ns                   ; 17.245 ns                 ; 4.902 ns                ;
; 12.344 ns                               ; 195.54 MHz ( period = 5.114 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[7]                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_trigger_address_var[10]      ; CLK_6                                                                                   ; CLK_6    ; 17.458 ns                   ; 17.245 ns                 ; 4.901 ns                ;
; 12.348 ns                               ; 195.69 MHz ( period = 5.110 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[3]                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_trigger_address_var[9]       ; CLK_6                                                                                   ; CLK_6    ; 17.458 ns                   ; 17.244 ns                 ; 4.896 ns                ;
; 12.350 ns                               ; 195.77 MHz ( period = 5.108 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[2]                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|next_address[5]                   ; CLK_6                                                                                   ; CLK_6    ; 17.458 ns                   ; 17.244 ns                 ; 4.894 ns                ;
; 12.351 ns                               ; 195.81 MHz ( period = 5.107 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[10]                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_trigger_address_var[7]       ; CLK_6                                                                                   ; CLK_6    ; 17.458 ns                   ; 17.245 ns                 ; 4.894 ns                ;
; 12.356 ns                               ; 196.00 MHz ( period = 5.102 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|next_address[3]                   ; CLK_6                                                                                   ; CLK_6    ; 17.458 ns                   ; 17.243 ns                 ; 4.887 ns                ;
; 12.365 ns                               ; 196.35 MHz ( period = 5.093 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[7]                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[10] ; CLK_6                                                                                   ; CLK_6    ; 17.458 ns                   ; 17.245 ns                 ; 4.880 ns                ;
; 12.368 ns                               ; 196.46 MHz ( period = 5.090 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[3]                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_trigger_address_var[4]       ; CLK_6                                                                                   ; CLK_6    ; 17.458 ns                   ; 17.244 ns                 ; 4.876 ns                ;
; 12.369 ns                               ; 196.50 MHz ( period = 5.089 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[6]  ; CLK_6                                                                                   ; CLK_6    ; 17.458 ns                   ; 17.244 ns                 ; 4.875 ns                ;
; 12.369 ns                               ; 196.50 MHz ( period = 5.089 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[3]                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[4]  ; CLK_6                                                                                   ; CLK_6    ; 17.458 ns                   ; 17.244 ns                 ; 4.875 ns                ;
; 12.369 ns                               ; 196.50 MHz ( period = 5.089 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[9]                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|next_address[6]                   ; CLK_6                                                                                   ; CLK_6    ; 17.458 ns                   ; 17.244 ns                 ; 4.875 ns                ;
; 12.371 ns                               ; 196.58 MHz ( period = 5.087 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[6]                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|next_address[5]                   ; CLK_6                                                                                   ; CLK_6    ; 17.458 ns                   ; 17.244 ns                 ; 4.873 ns                ;
; 12.384 ns                               ; 197.08 MHz ( period = 5.074 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[2]                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|next_address[6]                   ; CLK_6                                                                                   ; CLK_6    ; 17.458 ns                   ; 17.244 ns                 ; 4.860 ns                ;
; 12.397 ns                               ; 197.59 MHz ( period = 5.061 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[10]                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_trigger_address_var[9]       ; CLK_6                                                                                   ; CLK_6    ; 17.458 ns                   ; 17.245 ns                 ; 4.848 ns                ;
; 12.399 ns                               ; 197.67 MHz ( period = 5.059 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[7]                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig        ; CLK_6                                                                                   ; CLK_6    ; 17.458 ns                   ; 17.244 ns                 ; 4.845 ns                ;
; 12.405 ns                               ; 197.90 MHz ( period = 5.053 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[6]                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|next_address[6]                   ; CLK_6                                                                                   ; CLK_6    ; 17.458 ns                   ; 17.244 ns                 ; 4.839 ns                ;
; 12.409 ns                               ; 198.06 MHz ( period = 5.049 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[7]                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_trigger_address_var[8]       ; CLK_6                                                                                   ; CLK_6    ; 17.458 ns                   ; 17.245 ns                 ; 4.836 ns                ;
; 12.417 ns                               ; 198.37 MHz ( period = 5.041 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|next_address[8]                   ; CLK_6                                                                                   ; CLK_6    ; 17.458 ns                   ; 17.245 ns                 ; 4.828 ns                ;
; 12.424 ns                               ; 198.65 MHz ( period = 5.034 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8]                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|next_address[8]                   ; CLK_6                                                                                   ; CLK_6    ; 17.458 ns                   ; 17.245 ns                 ; 4.821 ns                ;
; 12.424 ns                               ; 198.65 MHz ( period = 5.034 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|next_address[2]                   ; CLK_6                                                                                   ; CLK_6    ; 17.458 ns                   ; 17.245 ns                 ; 4.821 ns                ;
; 12.427 ns                               ; 198.77 MHz ( period = 5.031 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_trigger_address_var[4]       ; CLK_6                                                                                   ; CLK_6    ; 17.458 ns                   ; 17.244 ns                 ; 4.817 ns                ;
; 12.428 ns                               ; 198.81 MHz ( period = 5.030 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[4]  ; CLK_6                                                                                   ; CLK_6    ; 17.458 ns                   ; 17.244 ns                 ; 4.816 ns                ;
; 12.431 ns                               ; 198.93 MHz ( period = 5.027 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8]                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|next_address[2]                   ; CLK_6                                                                                   ; CLK_6    ; 17.458 ns                   ; 17.245 ns                 ; 4.814 ns                ;
; 12.436 ns                               ; 199.12 MHz ( period = 5.022 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_trigger_address_var[7]       ; CLK_6                                                                                   ; CLK_6    ; 17.458 ns                   ; 17.244 ns                 ; 4.808 ns                ;
; 12.438 ns                               ; 199.20 MHz ( period = 5.020 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[3]                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[1]  ; CLK_6                                                                                   ; CLK_6    ; 17.458 ns                   ; 17.244 ns                 ; 4.806 ns                ;
; 12.439 ns                               ; 199.24 MHz ( period = 5.019 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[3]                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_trigger_address_var[1]       ; CLK_6                                                                                   ; CLK_6    ; 17.458 ns                   ; 17.244 ns                 ; 4.805 ns                ;
; 12.453 ns                               ; 199.80 MHz ( period = 5.005 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[3]                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_trigger_address_var[10]      ; CLK_6                                                                                   ; CLK_6    ; 17.458 ns                   ; 17.244 ns                 ; 4.791 ns                ;
; 12.462 ns                               ; 200.16 MHz ( period = 4.996 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[7]                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|next_address[3]                   ; CLK_6                                                                                   ; CLK_6    ; 17.458 ns                   ; 17.244 ns                 ; 4.782 ns                ;
; 12.468 ns                               ; 200.40 MHz ( period = 4.990 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|next_address[5]                   ; CLK_6                                                                                   ; CLK_6    ; 17.458 ns                   ; 17.243 ns                 ; 4.775 ns                ;
; 12.474 ns                               ; 200.64 MHz ( period = 4.984 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[3]                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[10] ; CLK_6                                                                                   ; CLK_6    ; 17.458 ns                   ; 17.244 ns                 ; 4.770 ns                ;
; 12.475 ns                               ; 200.68 MHz ( period = 4.983 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[7]                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[6]  ; CLK_6                                                                                   ; CLK_6    ; 17.458 ns                   ; 17.245 ns                 ; 4.770 ns                ;
; 12.477 ns                               ; 200.76 MHz ( period = 4.981 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[11]                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|next_address[8]                   ; CLK_6                                                                                   ; CLK_6    ; 17.458 ns                   ; 17.245 ns                 ; 4.768 ns                ;
; 12.479 ns                               ; 200.84 MHz ( period = 4.979 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_trigger_address_var[10]      ; CLK_6                                                                                   ; CLK_6    ; 17.458 ns                   ; 17.246 ns                 ; 4.767 ns                ;
; 12.482 ns                               ; 200.96 MHz ( period = 4.976 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_trigger_address_var[9]       ; CLK_6                                                                                   ; CLK_6    ; 17.458 ns                   ; 17.244 ns                 ; 4.762 ns                ;
; 12.483 ns                               ; 201.01 MHz ( period = 4.975 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[9]                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|next_address[8]                   ; CLK_6                                                                                   ; CLK_6    ; 17.458 ns                   ; 17.245 ns                 ; 4.762 ns                ;
; 12.484 ns                               ; 201.05 MHz ( period = 4.974 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[10]                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|next_address[7]                   ; CLK_6                                                                                   ; CLK_6    ; 17.458 ns                   ; 17.244 ns                 ; 4.760 ns                ;
; 12.484 ns                               ; 201.05 MHz ( period = 4.974 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[11]                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|next_address[2]                   ; CLK_6                                                                                   ; CLK_6    ; 17.458 ns                   ; 17.245 ns                 ; 4.761 ns                ;
; 12.490 ns                               ; 201.29 MHz ( period = 4.968 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[9]                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|next_address[2]                   ; CLK_6                                                                                   ; CLK_6    ; 17.458 ns                   ; 17.245 ns                 ; 4.755 ns                ;
; 12.491 ns                               ; 201.33 MHz ( period = 4.967 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[3]                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|next_address[3]                   ; CLK_6                                                                                   ; CLK_6    ; 17.458 ns                   ; 17.243 ns                 ; 4.752 ns                ;
; 12.492 ns                               ; 201.37 MHz ( period = 4.966 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|next_address[8]                   ; CLK_6                                                                                   ; CLK_6    ; 17.458 ns                   ; 17.245 ns                 ; 4.753 ns                ;
; 12.494 ns                               ; 201.45 MHz ( period = 4.964 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[8]                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_trigger_address_var[10]      ; CLK_6                                                                                   ; CLK_6    ; 17.458 ns                   ; 17.245 ns                 ; 4.751 ns                ;
; 12.494 ns                               ; 201.45 MHz ( period = 4.964 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[4]                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_trigger_address_var[10]      ; CLK_6                                                                                   ; CLK_6    ; 17.458 ns                   ; 17.245 ns                 ; 4.751 ns                ;
; 12.499 ns                               ; 201.65 MHz ( period = 4.959 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|next_address[2]                   ; CLK_6                                                                                   ; CLK_6    ; 17.458 ns                   ; 17.245 ns                 ; 4.746 ns                ;
; 12.500 ns                               ; 201.69 MHz ( period = 4.958 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[10] ; CLK_6                                                                                   ; CLK_6    ; 17.458 ns                   ; 17.246 ns                 ; 4.746 ns                ;
; 12.502 ns                               ; 201.78 MHz ( period = 4.956 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|next_address[6]                   ; CLK_6                                                                                   ; CLK_6    ; 17.458 ns                   ; 17.243 ns                 ; 4.741 ns                ;
; 12.503 ns                               ; 201.82 MHz ( period = 4.955 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[5]                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_trigger_address_var[10]      ; CLK_6                                                                                   ; CLK_6    ; 17.458 ns                   ; 17.244 ns                 ; 4.741 ns                ;
; 12.515 ns                               ; 202.31 MHz ( period = 4.943 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[8]                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[10] ; CLK_6                                                                                   ; CLK_6    ; 17.458 ns                   ; 17.245 ns                 ; 4.730 ns                ;
; 12.515 ns                               ; 202.31 MHz ( period = 4.943 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[4]                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[10] ; CLK_6                                                                                   ; CLK_6    ; 17.458 ns                   ; 17.245 ns                 ; 4.730 ns                ;
; 12.524 ns                               ; 202.68 MHz ( period = 4.934 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[5]                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[10] ; CLK_6                                                                                   ; CLK_6    ; 17.458 ns                   ; 17.244 ns                 ; 4.720 ns                ;
; 12.533 ns                               ; 203.05 MHz ( period = 4.925 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[7]                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_trigger_address_var[4]       ; CLK_6                                                                                   ; CLK_6    ; 17.458 ns                   ; 17.245 ns                 ; 4.712 ns                ;
; 12.534 ns                               ; 203.09 MHz ( period = 4.924 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[7]                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[4]  ; CLK_6                                                                                   ; CLK_6    ; 17.458 ns                   ; 17.245 ns                 ; 4.711 ns                ;
; 12.534 ns                               ; 203.09 MHz ( period = 4.924 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig        ; CLK_6                                                                                   ; CLK_6    ; 17.458 ns                   ; 17.245 ns                 ; 4.711 ns                ;
; 12.535 ns                               ; 203.13 MHz ( period = 4.923 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|next_address[8]                   ; CLK_6                                                                                   ; CLK_6    ; 17.458 ns                   ; 17.245 ns                 ; 4.710 ns                ;
; 12.542 ns                               ; 203.42 MHz ( period = 4.916 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[7]                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_trigger_address_var[7]       ; CLK_6                                                                                   ; CLK_6    ; 17.458 ns                   ; 17.245 ns                 ; 4.703 ns                ;
; 12.542 ns                               ; 203.42 MHz ( period = 4.916 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|next_address[2]                   ; CLK_6                                                                                   ; CLK_6    ; 17.458 ns                   ; 17.245 ns                 ; 4.703 ns                ;
; 12.544 ns                               ; 203.50 MHz ( period = 4.914 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_trigger_address_var[8]       ; CLK_6                                                                                   ; CLK_6    ; 17.458 ns                   ; 17.246 ns                 ; 4.702 ns                ;
; 12.546 ns                               ; 203.58 MHz ( period = 4.912 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[10]                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_trigger_address_var[10]      ; CLK_6                                                                                   ; CLK_6    ; 17.458 ns                   ; 17.246 ns                 ; 4.700 ns                ;
; 12.549 ns                               ; 203.71 MHz ( period = 4.909 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[8]                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig        ; CLK_6                                                                                   ; CLK_6    ; 17.458 ns                   ; 17.244 ns                 ; 4.695 ns                ;
; 12.549 ns                               ; 203.71 MHz ( period = 4.909 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[4]                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig        ; CLK_6                                                                                   ; CLK_6    ; 17.458 ns                   ; 17.244 ns                 ; 4.695 ns                ;
; 12.550 ns                               ; 203.75 MHz ( period = 4.908 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_trigger_address_var[10]      ; CLK_6                                                                                   ; CLK_6    ; 17.458 ns                   ; 17.246 ns                 ; 4.696 ns                ;
; 12.558 ns                               ; 204.08 MHz ( period = 4.900 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[5]                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig        ; CLK_6                                                                                   ; CLK_6    ; 17.458 ns                   ; 17.243 ns                 ; 4.685 ns                ;
; 12.559 ns                               ; 204.12 MHz ( period = 4.899 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[8]                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_trigger_address_var[8]       ; CLK_6                                                                                   ; CLK_6    ; 17.458 ns                   ; 17.245 ns                 ; 4.686 ns                ;
; 12.559 ns                               ; 204.12 MHz ( period = 4.899 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[4]                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_trigger_address_var[8]       ; CLK_6                                                                                   ; CLK_6    ; 17.458 ns                   ; 17.245 ns                 ; 4.686 ns                ;
; 12.567 ns                               ; 204.46 MHz ( period = 4.891 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[10]                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[10] ; CLK_6                                                                                   ; CLK_6    ; 17.458 ns                   ; 17.246 ns                 ; 4.679 ns                ;
; 12.568 ns                               ; 204.50 MHz ( period = 4.890 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[5]                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_trigger_address_var[8]       ; CLK_6                                                                                   ; CLK_6    ; 17.458 ns                   ; 17.244 ns                 ; 4.676 ns                ;
; 12.569 ns                               ; 204.54 MHz ( period = 4.889 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|next_address[7]                   ; CLK_6                                                                                   ; CLK_6    ; 17.458 ns                   ; 17.243 ns                 ; 4.674 ns                ;
; 12.570 ns                               ; 204.58 MHz ( period = 4.888 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[3]                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_trigger_address_var[7]       ; CLK_6                                                                                   ; CLK_6    ; 17.458 ns                   ; 17.244 ns                 ; 4.674 ns                ;
; 12.571 ns                               ; 204.62 MHz ( period = 4.887 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[10] ; CLK_6                                                                                   ; CLK_6    ; 17.458 ns                   ; 17.246 ns                 ; 4.675 ns                ;
; 12.583 ns                               ; 205.13 MHz ( period = 4.875 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[9]                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_trigger_address_var[10]      ; CLK_6                                                                                   ; CLK_6    ; 17.458 ns                   ; 17.245 ns                 ; 4.662 ns                ;
; 12.584 ns                               ; 205.17 MHz ( period = 4.874 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[3]                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[6]  ; CLK_6                                                                                   ; CLK_6    ; 17.458 ns                   ; 17.244 ns                 ; 4.660 ns                ;
; 12.588 ns                               ; 205.34 MHz ( period = 4.870 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[7]                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_trigger_address_var[9]       ; CLK_6                                                                                   ; CLK_6    ; 17.458 ns                   ; 17.245 ns                 ; 4.657 ns                ;
; 12.589 ns                               ; 205.38 MHz ( period = 4.869 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|next_address[3]                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped                 ; CLK_6                                                                                   ; CLK_6    ; 17.458 ns                   ; 17.247 ns                 ; 4.658 ns                ;
; 12.590 ns                               ; 205.42 MHz ( period = 4.868 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[10]                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[1]  ; CLK_6                                                                                   ; CLK_6    ; 17.458 ns                   ; 17.245 ns                 ; 4.655 ns                ;
; 12.591 ns                               ; 205.47 MHz ( period = 4.867 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[10]                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_trigger_address_var[1]       ; CLK_6                                                                                   ; CLK_6    ; 17.458 ns                   ; 17.245 ns                 ; 4.654 ns                ;
; 12.595 ns                               ; 205.63 MHz ( period = 4.863 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|next_address[8]                   ; CLK_6                                                                                   ; CLK_6    ; 17.458 ns                   ; 17.245 ns                 ; 4.650 ns                ;
; 12.597 ns                               ; 205.72 MHz ( period = 4.861 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|next_address[3]                   ; CLK_6                                                                                   ; CLK_6    ; 17.458 ns                   ; 17.245 ns                 ; 4.648 ns                ;
; 12.598 ns                               ; 205.76 MHz ( period = 4.860 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[2]                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_trigger_address_var[10]      ; CLK_6                                                                                   ; CLK_6    ; 17.458 ns                   ; 17.245 ns                 ; 4.647 ns                ;
; 12.601 ns                               ; 205.89 MHz ( period = 4.857 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[10]                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig        ; CLK_6                                                                                   ; CLK_6    ; 17.458 ns                   ; 17.245 ns                 ; 4.644 ns                ;
; 12.604 ns                               ; 206.02 MHz ( period = 4.854 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[9]                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[10] ; CLK_6                                                                                   ; CLK_6    ; 17.458 ns                   ; 17.245 ns                 ; 4.641 ns                ;
; 12.605 ns                               ; 206.06 MHz ( period = 4.853 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig        ; CLK_6                                                                                   ; CLK_6    ; 17.458 ns                   ; 17.245 ns                 ; 4.640 ns                ;
; 12.608 ns                               ; 206.19 MHz ( period = 4.850 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|next_address[8]                   ; CLK_6                                                                                   ; CLK_6    ; 17.458 ns                   ; 17.245 ns                 ; 4.637 ns                ;
; 12.610 ns                               ; 206.27 MHz ( period = 4.848 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[6]  ; CLK_6                                                                                   ; CLK_6    ; 17.458 ns                   ; 17.246 ns                 ; 4.636 ns                ;
; 12.611 ns                               ; 206.31 MHz ( period = 4.847 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[10]                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_trigger_address_var[8]       ; CLK_6                                                                                   ; CLK_6    ; 17.458 ns                   ; 17.246 ns                 ; 4.635 ns                ;
; 12.611 ns                               ; 206.31 MHz ( period = 4.847 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[10]                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[5]  ; CLK_6                                                                                   ; CLK_6    ; 17.458 ns                   ; 17.245 ns                 ; 4.634 ns                ;
; 12.612 ns                               ; 206.36 MHz ( period = 4.846 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[10]                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_trigger_address_var[2]       ; CLK_6                                                                                   ; CLK_6    ; 17.458 ns                   ; 17.245 ns                 ; 4.633 ns                ;
; 12.612 ns                               ; 206.36 MHz ( period = 4.846 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[8]                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|next_address[3]                   ; CLK_6                                                                                   ; CLK_6    ; 17.458 ns                   ; 17.244 ns                 ; 4.632 ns                ;
; 12.612 ns                               ; 206.36 MHz ( period = 4.846 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[4]                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|next_address[3]                   ; CLK_6                                                                                   ; CLK_6    ; 17.458 ns                   ; 17.244 ns                 ; 4.632 ns                ;
; 12.615 ns                               ; 206.48 MHz ( period = 4.843 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_trigger_address_var[8]       ; CLK_6                                                                                   ; CLK_6    ; 17.458 ns                   ; 17.246 ns                 ; 4.631 ns                ;
; 12.615 ns                               ; 206.48 MHz ( period = 4.843 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|next_address[2]                   ; CLK_6                                                                                   ; CLK_6    ; 17.458 ns                   ; 17.245 ns                 ; 4.630 ns                ;
; 12.619 ns                               ; 206.65 MHz ( period = 4.839 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[6]                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_trigger_address_var[10]      ; CLK_6                                                                                   ; CLK_6    ; 17.458 ns                   ; 17.245 ns                 ; 4.626 ns                ;
; 12.619 ns                               ; 206.65 MHz ( period = 4.839 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[2]                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[10] ; CLK_6                                                                                   ; CLK_6    ; 17.458 ns                   ; 17.245 ns                 ; 4.626 ns                ;
; 12.620 ns                               ; 206.70 MHz ( period = 4.838 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|next_address[5]                   ; CLK_6                                                                                   ; CLK_6    ; 17.458 ns                   ; 17.245 ns                 ; 4.625 ns                ;
; 12.621 ns                               ; 206.74 MHz ( period = 4.837 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[5]                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|next_address[3]                   ; CLK_6                                                                                   ; CLK_6    ; 17.458 ns                   ; 17.243 ns                 ; 4.622 ns                ;
; 12.625 ns                               ; 206.91 MHz ( period = 4.833 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[8]                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[6]  ; CLK_6                                                                                   ; CLK_6    ; 17.458 ns                   ; 17.245 ns                 ; 4.620 ns                ;
; 12.625 ns                               ; 206.91 MHz ( period = 4.833 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[4]                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[6]  ; CLK_6                                                                                   ; CLK_6    ; 17.458 ns                   ; 17.245 ns                 ; 4.620 ns                ;
; 12.627 ns                               ; 207.00 MHz ( period = 4.831 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8]                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|next_address[5]                   ; CLK_6                                                                                   ; CLK_6    ; 17.458 ns                   ; 17.245 ns                 ; 4.618 ns                ;
; 12.631 ns                               ; 207.17 MHz ( period = 4.827 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|segment_trigger ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|next_address[2]                   ; CLK_6                                                                                   ; CLK_6    ; 17.458 ns                   ; 17.245 ns                 ; 4.614 ns                ;
; 12.634 ns                               ; 207.30 MHz ( period = 4.824 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[5]                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[6]  ; CLK_6                                                                                   ; CLK_6    ; 17.458 ns                   ; 17.244 ns                 ; 4.610 ns                ;
; 12.638 ns                               ; 207.47 MHz ( period = 4.820 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[9]                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig        ; CLK_6                                                                                   ; CLK_6    ; 17.458 ns                   ; 17.244 ns                 ; 4.606 ns                ;
; 12.640 ns                               ; 207.56 MHz ( period = 4.818 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[6]                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[10] ; CLK_6                                                                                   ; CLK_6    ; 17.458 ns                   ; 17.245 ns                 ; 4.605 ns                ;
; 12.648 ns                               ; 207.90 MHz ( period = 4.810 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[9]                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_trigger_address_var[8]       ; CLK_6                                                                                   ; CLK_6    ; 17.458 ns                   ; 17.245 ns                 ; 4.597 ns                ;
; 12.653 ns                               ; 208.12 MHz ( period = 4.805 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[2]                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig        ; CLK_6                                                                                   ; CLK_6    ; 17.458 ns                   ; 17.244 ns                 ; 4.591 ns                ;
; 12.654 ns                               ; 208.16 MHz ( period = 4.804 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|next_address[6]                   ; CLK_6                                                                                   ; CLK_6    ; 17.458 ns                   ; 17.245 ns                 ; 4.591 ns                ;
; 12.654 ns                               ; 208.16 MHz ( period = 4.804 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[3]                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_trigger_address_var[0]       ; CLK_6                                                                                   ; CLK_6    ; 17.458 ns                   ; 17.244 ns                 ; 4.590 ns                ;
; 12.656 ns                               ; 208.25 MHz ( period = 4.802 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[3]                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[0]  ; CLK_6                                                                                   ; CLK_6    ; 17.458 ns                   ; 17.244 ns                 ; 4.588 ns                ;
; 12.661 ns                               ; 208.46 MHz ( period = 4.797 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8]                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|next_address[6]                   ; CLK_6                                                                                   ; CLK_6    ; 17.458 ns                   ; 17.245 ns                 ; 4.584 ns                ;
; 12.663 ns                               ; 208.55 MHz ( period = 4.795 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[2]                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_trigger_address_var[8]       ; CLK_6                                                                                   ; CLK_6    ; 17.458 ns                   ; 17.245 ns                 ; 4.582 ns                ;
; 12.664 ns                               ; 208.59 MHz ( period = 4.794 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[10]                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|next_address[3]                   ; CLK_6                                                                                   ; CLK_6    ; 17.458 ns                   ; 17.245 ns                 ; 4.581 ns                ;
; 12.668 ns                               ; 208.77 MHz ( period = 4.790 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_trigger_address_var[4]       ; CLK_6                                                                                   ; CLK_6    ; 17.458 ns                   ; 17.246 ns                 ; 4.578 ns                ;
; 12.668 ns                               ; 208.77 MHz ( period = 4.790 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|next_address[3]                   ; CLK_6                                                                                   ; CLK_6    ; 17.458 ns                   ; 17.245 ns                 ; 4.577 ns                ;
; 12.669 ns                               ; 208.81 MHz ( period = 4.789 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[4]  ; CLK_6                                                                                   ; CLK_6    ; 17.458 ns                   ; 17.246 ns                 ; 4.577 ns                ;
; 12.672 ns                               ; 208.94 MHz ( period = 4.786 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|next_address[8]                   ; CLK_6                                                                                   ; CLK_6    ; 17.458 ns                   ; 17.245 ns                 ; 4.573 ns                ;
; 12.674 ns                               ; 209.03 MHz ( period = 4.784 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[6]                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig        ; CLK_6                                                                                   ; CLK_6    ; 17.458 ns                   ; 17.244 ns                 ; 4.570 ns                ;
; 12.675 ns                               ; 209.07 MHz ( period = 4.783 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[7]                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|next_address[7]                   ; CLK_6                                                                                   ; CLK_6    ; 17.458 ns                   ; 17.244 ns                 ; 4.569 ns                ;
; 12.675 ns                               ; 209.07 MHz ( period = 4.783 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[1]  ; CLK_6                                                                                   ; CLK_6    ; 17.458 ns                   ; 17.244 ns                 ; 4.569 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                                                                                                ;                                                                                                                                                   ;                                                                                         ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+----------+-----------------------------+---------------------------+-------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                                                                                                                             ; To                                                                                                                                                                                             ; From Clock          ; To Clock            ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 73.20 MHz ( period = 13.662 ns )                    ; sld_hub:sld_hub_inst|sld_dffex:BROADCAST|Q[0]                                                                                                                                                    ; sld_hub:sld_hub_inst|hub_tdo_reg                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; None                        ; None                      ; 6.619 ns                ;
; N/A                                     ; 75.32 MHz ( period = 13.276 ns )                    ; sld_hub:sld_hub_inst|jtag_debug_mode_usr1                                                                                                                                                        ; sld_hub:sld_hub_inst|hub_tdo_reg                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; None                        ; None                      ; 6.424 ns                ;
; N/A                                     ; 76.55 MHz ( period = 13.064 ns )                    ; sld_hub:sld_hub_inst|jtag_debug_mode                                                                                                                                                             ; sld_hub:sld_hub_inst|hub_tdo_reg                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; None                        ; None                      ; 6.320 ns                ;
; N/A                                     ; 77.07 MHz ( period = 12.976 ns )                    ; sld_hub:sld_hub_inst|sld_dffex:IRF_ENA|Q[0]                                                                                                                                                      ; sld_hub:sld_hub_inst|hub_tdo_reg                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; None                        ; None                      ; 6.276 ns                ;
; N/A                                     ; 83.35 MHz ( period = 11.998 ns )                    ; sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[3]                                                                                                                          ; sld_hub:sld_hub_inst|hub_tdo_reg                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; None                        ; None                      ; 5.786 ns                ;
; N/A                                     ; 84.52 MHz ( period = 11.832 ns )                    ; sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[4]                                                                                                                          ; sld_hub:sld_hub_inst|hub_tdo_reg                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; None                        ; None                      ; 5.702 ns                ;
; N/A                                     ; 92.61 MHz ( period = 10.798 ns )                    ; sld_hub:sld_hub_inst|sld_dffex:\GEN_IRF:1:IRF|Q[6]                                                                                                                                               ; sld_hub:sld_hub_inst|hub_tdo_reg                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; None                        ; None                      ; 5.188 ns                ;
; N/A                                     ; 92.75 MHz ( period = 10.782 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                            ; sld_hub:sld_hub_inst|hub_tdo_reg                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; None                        ; None                      ; 5.178 ns                ;
; N/A                                     ; 93.86 MHz ( period = 10.654 ns )                    ; sld_hub:sld_hub_inst|sld_dffex:\GEN_IRF:1:IRF|Q[5]                                                                                                                                               ; sld_hub:sld_hub_inst|hub_tdo_reg                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; None                        ; None                      ; 5.116 ns                ;
; N/A                                     ; 95.15 MHz ( period = 10.510 ns )                    ; sld_hub:sld_hub_inst|sld_dffex:\GEN_IRF:1:IRF|Q[4]                                                                                                                                               ; sld_hub:sld_hub_inst|hub_tdo_reg                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; None                        ; None                      ; 5.044 ns                ;
; N/A                                     ; 95.35 MHz ( period = 10.488 ns )                    ; sld_hub:sld_hub_inst|sld_dffex:\GEN_IRF:1:IRF|Q[7]                                                                                                                                               ; sld_hub:sld_hub_inst|hub_tdo_reg                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; None                        ; None                      ; 5.033 ns                ;
; N/A                                     ; 101.21 MHz ( period = 9.880 ns )                    ; sld_hub:sld_hub_inst|sld_dffex:\GEN_IRF:1:IRF|Q[3]                                                                                                                                               ; sld_hub:sld_hub_inst|hub_tdo_reg                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; None                        ; None                      ; 4.729 ns                ;
; N/A                                     ; 102.08 MHz ( period = 9.796 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0] ; sld_hub:sld_hub_inst|hub_tdo_reg                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; None                        ; None                      ; 4.682 ns                ;
; N/A                                     ; 102.15 MHz ( period = 9.790 ns )                    ; sld_hub:sld_hub_inst|sld_dffex:\GEN_IRF:1:IRF|Q[1]                                                                                                                                               ; sld_hub:sld_hub_inst|hub_tdo_reg                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; None                        ; None                      ; 4.684 ns                ;
; N/A                                     ; 102.63 MHz ( period = 9.744 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]   ; sld_hub:sld_hub_inst|hub_tdo_reg                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; None                        ; None                      ; 4.659 ns                ;
; N/A                                     ; 116.77 MHz ( period = 8.564 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|bypass_reg_out                                                                                                              ; sld_hub:sld_hub_inst|hub_tdo_reg                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; None                        ; None                      ; 4.069 ns                ;
; N/A                                     ; 121.83 MHz ( period = 8.208 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                        ; sld_hub:sld_hub_inst|hub_tdo_reg                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; None                        ; None                      ; 3.891 ns                ;
; N/A                                     ; 183.22 MHz ( period = 5.458 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                      ; sld_hub:sld_hub_inst|hub_tdo_reg                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; None                        ; None                      ; 2.515 ns                ;
; N/A                                     ; 185.53 MHz ( period = 5.390 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_nap3:auto_generated|ram_block1a0~portb_re_reg                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; None                        ; None                      ; 4.833 ns                ;
; N/A                                     ; 185.53 MHz ( period = 5.390 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_nap3:auto_generated|ram_block1a0~portb_address_reg0              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; None                        ; None                      ; 4.833 ns                ;
; N/A                                     ; 185.53 MHz ( period = 5.390 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_nap3:auto_generated|ram_block1a0~portb_address_reg1              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; None                        ; None                      ; 4.833 ns                ;
; N/A                                     ; 185.53 MHz ( period = 5.390 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_nap3:auto_generated|ram_block1a0~portb_address_reg2              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; None                        ; None                      ; 4.833 ns                ;
; N/A                                     ; 185.53 MHz ( period = 5.390 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_nap3:auto_generated|ram_block1a0~portb_address_reg3              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; None                        ; None                      ; 4.833 ns                ;
; N/A                                     ; 185.53 MHz ( period = 5.390 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_nap3:auto_generated|ram_block1a0~portb_address_reg4              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; None                        ; None                      ; 4.833 ns                ;
; N/A                                     ; 185.53 MHz ( period = 5.390 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_nap3:auto_generated|ram_block1a0~portb_address_reg5              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; None                        ; None                      ; 4.833 ns                ;
; N/A                                     ; 185.53 MHz ( period = 5.390 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_nap3:auto_generated|ram_block1a0~portb_address_reg6              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; None                        ; None                      ; 4.833 ns                ;
; N/A                                     ; 185.53 MHz ( period = 5.390 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_nap3:auto_generated|ram_block1a0~portb_address_reg7              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; None                        ; None                      ; 4.833 ns                ;
; N/A                                     ; 185.53 MHz ( period = 5.390 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_nap3:auto_generated|ram_block1a0~portb_address_reg8              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; None                        ; None                      ; 4.833 ns                ;
; N/A                                     ; 185.53 MHz ( period = 5.390 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_nap3:auto_generated|ram_block1a0~portb_address_reg9              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; None                        ; None                      ; 4.833 ns                ;
; N/A                                     ; 185.53 MHz ( period = 5.390 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_nap3:auto_generated|ram_block1a0~portb_address_reg10             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; None                        ; None                      ; 4.833 ns                ;
; N/A                                     ; 186.71 MHz ( period = 5.356 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_nap3:auto_generated|ram_block1a8~portb_re_reg                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[9]  ; altera_reserved_tck ; altera_reserved_tck ; None                        ; None                      ; 4.800 ns                ;
; N/A                                     ; 186.71 MHz ( period = 5.356 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_nap3:auto_generated|ram_block1a8~portb_address_reg0              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[9]  ; altera_reserved_tck ; altera_reserved_tck ; None                        ; None                      ; 4.800 ns                ;
; N/A                                     ; 186.71 MHz ( period = 5.356 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_nap3:auto_generated|ram_block1a8~portb_address_reg1              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[9]  ; altera_reserved_tck ; altera_reserved_tck ; None                        ; None                      ; 4.800 ns                ;
; N/A                                     ; 186.71 MHz ( period = 5.356 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_nap3:auto_generated|ram_block1a8~portb_address_reg2              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[9]  ; altera_reserved_tck ; altera_reserved_tck ; None                        ; None                      ; 4.800 ns                ;
; N/A                                     ; 186.71 MHz ( period = 5.356 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_nap3:auto_generated|ram_block1a8~portb_address_reg3              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[9]  ; altera_reserved_tck ; altera_reserved_tck ; None                        ; None                      ; 4.800 ns                ;
; N/A                                     ; 186.71 MHz ( period = 5.356 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_nap3:auto_generated|ram_block1a8~portb_address_reg4              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[9]  ; altera_reserved_tck ; altera_reserved_tck ; None                        ; None                      ; 4.800 ns                ;
; N/A                                     ; 186.71 MHz ( period = 5.356 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_nap3:auto_generated|ram_block1a8~portb_address_reg5              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[9]  ; altera_reserved_tck ; altera_reserved_tck ; None                        ; None                      ; 4.800 ns                ;
; N/A                                     ; 186.71 MHz ( period = 5.356 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_nap3:auto_generated|ram_block1a8~portb_address_reg6              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[9]  ; altera_reserved_tck ; altera_reserved_tck ; None                        ; None                      ; 4.800 ns                ;
; N/A                                     ; 186.71 MHz ( period = 5.356 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_nap3:auto_generated|ram_block1a8~portb_address_reg7              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[9]  ; altera_reserved_tck ; altera_reserved_tck ; None                        ; None                      ; 4.800 ns                ;
; N/A                                     ; 186.71 MHz ( period = 5.356 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_nap3:auto_generated|ram_block1a8~portb_address_reg8              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[9]  ; altera_reserved_tck ; altera_reserved_tck ; None                        ; None                      ; 4.800 ns                ;
; N/A                                     ; 186.71 MHz ( period = 5.356 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_nap3:auto_generated|ram_block1a8~portb_address_reg9              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[9]  ; altera_reserved_tck ; altera_reserved_tck ; None                        ; None                      ; 4.800 ns                ;
; N/A                                     ; 186.71 MHz ( period = 5.356 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_nap3:auto_generated|ram_block1a8~portb_address_reg10             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[9]  ; altera_reserved_tck ; altera_reserved_tck ; None                        ; None                      ; 4.800 ns                ;
; N/A                                     ; 190.11 MHz ( period = 5.260 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_nap3:auto_generated|ram_block1a8~portb_re_reg                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[11] ; altera_reserved_tck ; altera_reserved_tck ; None                        ; None                      ; 4.704 ns                ;
; N/A                                     ; 190.11 MHz ( period = 5.260 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_nap3:auto_generated|ram_block1a8~portb_address_reg0              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[11] ; altera_reserved_tck ; altera_reserved_tck ; None                        ; None                      ; 4.704 ns                ;
; N/A                                     ; 190.11 MHz ( period = 5.260 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_nap3:auto_generated|ram_block1a8~portb_address_reg1              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[11] ; altera_reserved_tck ; altera_reserved_tck ; None                        ; None                      ; 4.704 ns                ;
; N/A                                     ; 190.11 MHz ( period = 5.260 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_nap3:auto_generated|ram_block1a8~portb_address_reg2              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[11] ; altera_reserved_tck ; altera_reserved_tck ; None                        ; None                      ; 4.704 ns                ;
; N/A                                     ; 190.11 MHz ( period = 5.260 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_nap3:auto_generated|ram_block1a8~portb_address_reg3              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[11] ; altera_reserved_tck ; altera_reserved_tck ; None                        ; None                      ; 4.704 ns                ;
; N/A                                     ; 190.11 MHz ( period = 5.260 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_nap3:auto_generated|ram_block1a8~portb_address_reg4              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[11] ; altera_reserved_tck ; altera_reserved_tck ; None                        ; None                      ; 4.704 ns                ;
; N/A                                     ; 190.11 MHz ( period = 5.260 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_nap3:auto_generated|ram_block1a8~portb_address_reg5              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[11] ; altera_reserved_tck ; altera_reserved_tck ; None                        ; None                      ; 4.704 ns                ;
; N/A                                     ; 190.11 MHz ( period = 5.260 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_nap3:auto_generated|ram_block1a8~portb_address_reg6              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[11] ; altera_reserved_tck ; altera_reserved_tck ; None                        ; None                      ; 4.704 ns                ;
; N/A                                     ; 190.11 MHz ( period = 5.260 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_nap3:auto_generated|ram_block1a8~portb_address_reg7              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[11] ; altera_reserved_tck ; altera_reserved_tck ; None                        ; None                      ; 4.704 ns                ;
; N/A                                     ; 190.11 MHz ( period = 5.260 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_nap3:auto_generated|ram_block1a8~portb_address_reg8              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[11] ; altera_reserved_tck ; altera_reserved_tck ; None                        ; None                      ; 4.704 ns                ;
; N/A                                     ; 190.11 MHz ( period = 5.260 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_nap3:auto_generated|ram_block1a8~portb_address_reg9              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[11] ; altera_reserved_tck ; altera_reserved_tck ; None                        ; None                      ; 4.704 ns                ;
; N/A                                     ; 190.11 MHz ( period = 5.260 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_nap3:auto_generated|ram_block1a8~portb_address_reg10             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[11] ; altera_reserved_tck ; altera_reserved_tck ; None                        ; None                      ; 4.704 ns                ;
; N/A                                     ; 190.80 MHz ( period = 5.241 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_nap3:auto_generated|ram_block1a8~portb_re_reg                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[10] ; altera_reserved_tck ; altera_reserved_tck ; None                        ; None                      ; 4.685 ns                ;
; N/A                                     ; 190.80 MHz ( period = 5.241 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_nap3:auto_generated|ram_block1a8~portb_address_reg0              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[10] ; altera_reserved_tck ; altera_reserved_tck ; None                        ; None                      ; 4.685 ns                ;
; N/A                                     ; 190.80 MHz ( period = 5.241 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_nap3:auto_generated|ram_block1a8~portb_address_reg1              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[10] ; altera_reserved_tck ; altera_reserved_tck ; None                        ; None                      ; 4.685 ns                ;
; N/A                                     ; 190.80 MHz ( period = 5.241 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_nap3:auto_generated|ram_block1a8~portb_address_reg2              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[10] ; altera_reserved_tck ; altera_reserved_tck ; None                        ; None                      ; 4.685 ns                ;
; N/A                                     ; 190.80 MHz ( period = 5.241 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_nap3:auto_generated|ram_block1a8~portb_address_reg3              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[10] ; altera_reserved_tck ; altera_reserved_tck ; None                        ; None                      ; 4.685 ns                ;
; N/A                                     ; 190.80 MHz ( period = 5.241 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_nap3:auto_generated|ram_block1a8~portb_address_reg4              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[10] ; altera_reserved_tck ; altera_reserved_tck ; None                        ; None                      ; 4.685 ns                ;
; N/A                                     ; 190.80 MHz ( period = 5.241 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_nap3:auto_generated|ram_block1a8~portb_address_reg5              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[10] ; altera_reserved_tck ; altera_reserved_tck ; None                        ; None                      ; 4.685 ns                ;
; N/A                                     ; 190.80 MHz ( period = 5.241 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_nap3:auto_generated|ram_block1a8~portb_address_reg6              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[10] ; altera_reserved_tck ; altera_reserved_tck ; None                        ; None                      ; 4.685 ns                ;
; N/A                                     ; 190.80 MHz ( period = 5.241 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_nap3:auto_generated|ram_block1a8~portb_address_reg7              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[10] ; altera_reserved_tck ; altera_reserved_tck ; None                        ; None                      ; 4.685 ns                ;
; N/A                                     ; 190.80 MHz ( period = 5.241 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_nap3:auto_generated|ram_block1a8~portb_address_reg8              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[10] ; altera_reserved_tck ; altera_reserved_tck ; None                        ; None                      ; 4.685 ns                ;
; N/A                                     ; 190.80 MHz ( period = 5.241 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_nap3:auto_generated|ram_block1a8~portb_address_reg9              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[10] ; altera_reserved_tck ; altera_reserved_tck ; None                        ; None                      ; 4.685 ns                ;
; N/A                                     ; 190.80 MHz ( period = 5.241 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_nap3:auto_generated|ram_block1a8~portb_address_reg10             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[10] ; altera_reserved_tck ; altera_reserved_tck ; None                        ; None                      ; 4.685 ns                ;
; N/A                                     ; 191.61 MHz ( period = 5.219 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_nap3:auto_generated|ram_block1a8~portb_re_reg                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[8]  ; altera_reserved_tck ; altera_reserved_tck ; None                        ; None                      ; 4.663 ns                ;
; N/A                                     ; 191.61 MHz ( period = 5.219 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_nap3:auto_generated|ram_block1a8~portb_address_reg0              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[8]  ; altera_reserved_tck ; altera_reserved_tck ; None                        ; None                      ; 4.663 ns                ;
; N/A                                     ; 191.61 MHz ( period = 5.219 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_nap3:auto_generated|ram_block1a8~portb_address_reg1              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[8]  ; altera_reserved_tck ; altera_reserved_tck ; None                        ; None                      ; 4.663 ns                ;
; N/A                                     ; 191.61 MHz ( period = 5.219 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_nap3:auto_generated|ram_block1a8~portb_address_reg2              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[8]  ; altera_reserved_tck ; altera_reserved_tck ; None                        ; None                      ; 4.663 ns                ;
; N/A                                     ; 191.61 MHz ( period = 5.219 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_nap3:auto_generated|ram_block1a8~portb_address_reg3              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[8]  ; altera_reserved_tck ; altera_reserved_tck ; None                        ; None                      ; 4.663 ns                ;
; N/A                                     ; 191.61 MHz ( period = 5.219 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_nap3:auto_generated|ram_block1a8~portb_address_reg4              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[8]  ; altera_reserved_tck ; altera_reserved_tck ; None                        ; None                      ; 4.663 ns                ;
; N/A                                     ; 191.61 MHz ( period = 5.219 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_nap3:auto_generated|ram_block1a8~portb_address_reg5              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[8]  ; altera_reserved_tck ; altera_reserved_tck ; None                        ; None                      ; 4.663 ns                ;
; N/A                                     ; 191.61 MHz ( period = 5.219 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_nap3:auto_generated|ram_block1a8~portb_address_reg6              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[8]  ; altera_reserved_tck ; altera_reserved_tck ; None                        ; None                      ; 4.663 ns                ;
; N/A                                     ; 191.61 MHz ( period = 5.219 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_nap3:auto_generated|ram_block1a8~portb_address_reg7              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[8]  ; altera_reserved_tck ; altera_reserved_tck ; None                        ; None                      ; 4.663 ns                ;
; N/A                                     ; 191.61 MHz ( period = 5.219 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_nap3:auto_generated|ram_block1a8~portb_address_reg8              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[8]  ; altera_reserved_tck ; altera_reserved_tck ; None                        ; None                      ; 4.663 ns                ;
; N/A                                     ; 191.61 MHz ( period = 5.219 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_nap3:auto_generated|ram_block1a8~portb_address_reg9              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[8]  ; altera_reserved_tck ; altera_reserved_tck ; None                        ; None                      ; 4.663 ns                ;
; N/A                                     ; 191.61 MHz ( period = 5.219 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_nap3:auto_generated|ram_block1a8~portb_address_reg10             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[8]  ; altera_reserved_tck ; altera_reserved_tck ; None                        ; None                      ; 4.663 ns                ;
; N/A                                     ; 195.69 MHz ( period = 5.110 ns )                    ; sld_hub:sld_hub_inst|HUB_BYPASS_REG                                                                                                                                                              ; sld_hub:sld_hub_inst|hub_tdo_reg                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; None                        ; None                      ; 2.341 ns                ;
; N/A                                     ; 196.62 MHz ( period = 5.086 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_nap3:auto_generated|ram_block1a0~portb_re_reg                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; None                        ; None                      ; 4.529 ns                ;
; N/A                                     ; 196.62 MHz ( period = 5.086 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_nap3:auto_generated|ram_block1a0~portb_address_reg0              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; None                        ; None                      ; 4.529 ns                ;
; N/A                                     ; 196.62 MHz ( period = 5.086 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_nap3:auto_generated|ram_block1a0~portb_address_reg1              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; None                        ; None                      ; 4.529 ns                ;
; N/A                                     ; 196.62 MHz ( period = 5.086 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_nap3:auto_generated|ram_block1a0~portb_address_reg2              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; None                        ; None                      ; 4.529 ns                ;
; N/A                                     ; 196.62 MHz ( period = 5.086 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_nap3:auto_generated|ram_block1a0~portb_address_reg3              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; None                        ; None                      ; 4.529 ns                ;
; N/A                                     ; 196.62 MHz ( period = 5.086 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_nap3:auto_generated|ram_block1a0~portb_address_reg4              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; None                        ; None                      ; 4.529 ns                ;
; N/A                                     ; 196.62 MHz ( period = 5.086 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_nap3:auto_generated|ram_block1a0~portb_address_reg5              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; None                        ; None                      ; 4.529 ns                ;
; N/A                                     ; 196.62 MHz ( period = 5.086 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_nap3:auto_generated|ram_block1a0~portb_address_reg6              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; None                        ; None                      ; 4.529 ns                ;
; N/A                                     ; 196.62 MHz ( period = 5.086 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_nap3:auto_generated|ram_block1a0~portb_address_reg7              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; None                        ; None                      ; 4.529 ns                ;
; N/A                                     ; 196.62 MHz ( period = 5.086 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_nap3:auto_generated|ram_block1a0~portb_address_reg8              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; None                        ; None                      ; 4.529 ns                ;
; N/A                                     ; 196.62 MHz ( period = 5.086 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_nap3:auto_generated|ram_block1a0~portb_address_reg9              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; None                        ; None                      ; 4.529 ns                ;
; N/A                                     ; 196.62 MHz ( period = 5.086 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_nap3:auto_generated|ram_block1a0~portb_address_reg10             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; None                        ; None                      ; 4.529 ns                ;
; N/A                                     ; 197.16 MHz ( period = 5.072 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_nap3:auto_generated|ram_block1a0~portb_re_reg                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]  ; altera_reserved_tck ; altera_reserved_tck ; None                        ; None                      ; 4.515 ns                ;
; N/A                                     ; 197.16 MHz ( period = 5.072 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_nap3:auto_generated|ram_block1a0~portb_address_reg0              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]  ; altera_reserved_tck ; altera_reserved_tck ; None                        ; None                      ; 4.515 ns                ;
; N/A                                     ; 197.16 MHz ( period = 5.072 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_nap3:auto_generated|ram_block1a0~portb_address_reg1              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]  ; altera_reserved_tck ; altera_reserved_tck ; None                        ; None                      ; 4.515 ns                ;
; N/A                                     ; 197.16 MHz ( period = 5.072 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_nap3:auto_generated|ram_block1a0~portb_address_reg2              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]  ; altera_reserved_tck ; altera_reserved_tck ; None                        ; None                      ; 4.515 ns                ;
; N/A                                     ; 197.16 MHz ( period = 5.072 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_nap3:auto_generated|ram_block1a0~portb_address_reg3              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]  ; altera_reserved_tck ; altera_reserved_tck ; None                        ; None                      ; 4.515 ns                ;
; N/A                                     ; 197.16 MHz ( period = 5.072 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_nap3:auto_generated|ram_block1a0~portb_address_reg4              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]  ; altera_reserved_tck ; altera_reserved_tck ; None                        ; None                      ; 4.515 ns                ;
; N/A                                     ; 197.16 MHz ( period = 5.072 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_nap3:auto_generated|ram_block1a0~portb_address_reg5              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]  ; altera_reserved_tck ; altera_reserved_tck ; None                        ; None                      ; 4.515 ns                ;
; N/A                                     ; 197.16 MHz ( period = 5.072 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_nap3:auto_generated|ram_block1a0~portb_address_reg6              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]  ; altera_reserved_tck ; altera_reserved_tck ; None                        ; None                      ; 4.515 ns                ;
; N/A                                     ; 197.16 MHz ( period = 5.072 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_nap3:auto_generated|ram_block1a0~portb_address_reg7              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]  ; altera_reserved_tck ; altera_reserved_tck ; None                        ; None                      ; 4.515 ns                ;
; N/A                                     ; 197.16 MHz ( period = 5.072 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_nap3:auto_generated|ram_block1a0~portb_address_reg8              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]  ; altera_reserved_tck ; altera_reserved_tck ; None                        ; None                      ; 4.515 ns                ;
; N/A                                     ; 197.16 MHz ( period = 5.072 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_nap3:auto_generated|ram_block1a0~portb_address_reg9              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]  ; altera_reserved_tck ; altera_reserved_tck ; None                        ; None                      ; 4.515 ns                ;
; N/A                                     ; 197.16 MHz ( period = 5.072 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_nap3:auto_generated|ram_block1a0~portb_address_reg10             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]  ; altera_reserved_tck ; altera_reserved_tck ; None                        ; None                      ; 4.515 ns                ;
; N/A                                     ; 198.33 MHz ( period = 5.042 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_nap3:auto_generated|ram_block1a0~portb_re_reg                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; None                        ; None                      ; 4.485 ns                ;
; N/A                                     ; 198.33 MHz ( period = 5.042 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_nap3:auto_generated|ram_block1a0~portb_address_reg0              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; None                        ; None                      ; 4.485 ns                ;
; N/A                                     ; 198.33 MHz ( period = 5.042 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_nap3:auto_generated|ram_block1a0~portb_address_reg1              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; None                        ; None                      ; 4.485 ns                ;
; N/A                                     ; 198.33 MHz ( period = 5.042 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_nap3:auto_generated|ram_block1a0~portb_address_reg2              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; None                        ; None                      ; 4.485 ns                ;
; N/A                                     ; 198.33 MHz ( period = 5.042 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_nap3:auto_generated|ram_block1a0~portb_address_reg3              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; None                        ; None                      ; 4.485 ns                ;
; N/A                                     ; 198.33 MHz ( period = 5.042 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_nap3:auto_generated|ram_block1a0~portb_address_reg4              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; None                        ; None                      ; 4.485 ns                ;
; N/A                                     ; 198.33 MHz ( period = 5.042 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_nap3:auto_generated|ram_block1a0~portb_address_reg5              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; None                        ; None                      ; 4.485 ns                ;
; N/A                                     ; 198.33 MHz ( period = 5.042 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_nap3:auto_generated|ram_block1a0~portb_address_reg6              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; None                        ; None                      ; 4.485 ns                ;
; N/A                                     ; 198.33 MHz ( period = 5.042 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_nap3:auto_generated|ram_block1a0~portb_address_reg7              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; None                        ; None                      ; 4.485 ns                ;
; N/A                                     ; 198.33 MHz ( period = 5.042 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_nap3:auto_generated|ram_block1a0~portb_address_reg8              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; None                        ; None                      ; 4.485 ns                ;
; N/A                                     ; 198.33 MHz ( period = 5.042 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_nap3:auto_generated|ram_block1a0~portb_address_reg9              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; None                        ; None                      ; 4.485 ns                ;
; N/A                                     ; 198.33 MHz ( period = 5.042 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_nap3:auto_generated|ram_block1a0~portb_address_reg10             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; None                        ; None                      ; 4.485 ns                ;
; N/A                                     ; 200.48 MHz ( period = 4.988 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_nap3:auto_generated|ram_block1a4~portb_re_reg                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]  ; altera_reserved_tck ; altera_reserved_tck ; None                        ; None                      ; 4.431 ns                ;
; N/A                                     ; 200.48 MHz ( period = 4.988 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_nap3:auto_generated|ram_block1a4~portb_address_reg0              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]  ; altera_reserved_tck ; altera_reserved_tck ; None                        ; None                      ; 4.431 ns                ;
; N/A                                     ; 200.48 MHz ( period = 4.988 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_nap3:auto_generated|ram_block1a4~portb_address_reg1              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]  ; altera_reserved_tck ; altera_reserved_tck ; None                        ; None                      ; 4.431 ns                ;
; N/A                                     ; 200.48 MHz ( period = 4.988 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_nap3:auto_generated|ram_block1a4~portb_address_reg2              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]  ; altera_reserved_tck ; altera_reserved_tck ; None                        ; None                      ; 4.431 ns                ;
; N/A                                     ; 200.48 MHz ( period = 4.988 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_nap3:auto_generated|ram_block1a4~portb_address_reg3              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]  ; altera_reserved_tck ; altera_reserved_tck ; None                        ; None                      ; 4.431 ns                ;
; N/A                                     ; 200.48 MHz ( period = 4.988 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_nap3:auto_generated|ram_block1a4~portb_address_reg4              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]  ; altera_reserved_tck ; altera_reserved_tck ; None                        ; None                      ; 4.431 ns                ;
; N/A                                     ; 200.48 MHz ( period = 4.988 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_nap3:auto_generated|ram_block1a4~portb_address_reg5              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]  ; altera_reserved_tck ; altera_reserved_tck ; None                        ; None                      ; 4.431 ns                ;
; N/A                                     ; 200.48 MHz ( period = 4.988 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_nap3:auto_generated|ram_block1a4~portb_address_reg6              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]  ; altera_reserved_tck ; altera_reserved_tck ; None                        ; None                      ; 4.431 ns                ;
; N/A                                     ; 200.48 MHz ( period = 4.988 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_nap3:auto_generated|ram_block1a4~portb_address_reg7              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]  ; altera_reserved_tck ; altera_reserved_tck ; None                        ; None                      ; 4.431 ns                ;
; N/A                                     ; 200.48 MHz ( period = 4.988 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_nap3:auto_generated|ram_block1a4~portb_address_reg8              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]  ; altera_reserved_tck ; altera_reserved_tck ; None                        ; None                      ; 4.431 ns                ;
; N/A                                     ; 200.48 MHz ( period = 4.988 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_nap3:auto_generated|ram_block1a4~portb_address_reg9              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]  ; altera_reserved_tck ; altera_reserved_tck ; None                        ; None                      ; 4.431 ns                ;
; N/A                                     ; 200.48 MHz ( period = 4.988 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_nap3:auto_generated|ram_block1a4~portb_address_reg10             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]  ; altera_reserved_tck ; altera_reserved_tck ; None                        ; None                      ; 4.431 ns                ;
; N/A                                     ; 200.68 MHz ( period = 4.983 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_nap3:auto_generated|ram_block1a4~portb_re_reg                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[7]  ; altera_reserved_tck ; altera_reserved_tck ; None                        ; None                      ; 4.426 ns                ;
; N/A                                     ; 200.68 MHz ( period = 4.983 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_nap3:auto_generated|ram_block1a4~portb_address_reg0              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[7]  ; altera_reserved_tck ; altera_reserved_tck ; None                        ; None                      ; 4.426 ns                ;
; N/A                                     ; 200.68 MHz ( period = 4.983 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_nap3:auto_generated|ram_block1a4~portb_address_reg1              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[7]  ; altera_reserved_tck ; altera_reserved_tck ; None                        ; None                      ; 4.426 ns                ;
; N/A                                     ; 200.68 MHz ( period = 4.983 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_nap3:auto_generated|ram_block1a4~portb_address_reg2              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[7]  ; altera_reserved_tck ; altera_reserved_tck ; None                        ; None                      ; 4.426 ns                ;
; N/A                                     ; 200.68 MHz ( period = 4.983 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_nap3:auto_generated|ram_block1a4~portb_address_reg3              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[7]  ; altera_reserved_tck ; altera_reserved_tck ; None                        ; None                      ; 4.426 ns                ;
; N/A                                     ; 200.68 MHz ( period = 4.983 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_nap3:auto_generated|ram_block1a4~portb_address_reg4              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[7]  ; altera_reserved_tck ; altera_reserved_tck ; None                        ; None                      ; 4.426 ns                ;
; N/A                                     ; 200.68 MHz ( period = 4.983 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_nap3:auto_generated|ram_block1a4~portb_address_reg5              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[7]  ; altera_reserved_tck ; altera_reserved_tck ; None                        ; None                      ; 4.426 ns                ;
; N/A                                     ; 200.68 MHz ( period = 4.983 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_nap3:auto_generated|ram_block1a4~portb_address_reg6              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[7]  ; altera_reserved_tck ; altera_reserved_tck ; None                        ; None                      ; 4.426 ns                ;
; N/A                                     ; 200.68 MHz ( period = 4.983 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_nap3:auto_generated|ram_block1a4~portb_address_reg7              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[7]  ; altera_reserved_tck ; altera_reserved_tck ; None                        ; None                      ; 4.426 ns                ;
; N/A                                     ; 200.68 MHz ( period = 4.983 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_nap3:auto_generated|ram_block1a4~portb_address_reg8              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[7]  ; altera_reserved_tck ; altera_reserved_tck ; None                        ; None                      ; 4.426 ns                ;
; N/A                                     ; 200.68 MHz ( period = 4.983 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_nap3:auto_generated|ram_block1a4~portb_address_reg9              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[7]  ; altera_reserved_tck ; altera_reserved_tck ; None                        ; None                      ; 4.426 ns                ;
; N/A                                     ; 200.68 MHz ( period = 4.983 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_nap3:auto_generated|ram_block1a4~portb_address_reg10             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[7]  ; altera_reserved_tck ; altera_reserved_tck ; None                        ; None                      ; 4.426 ns                ;
; N/A                                     ; 204.83 MHz ( period = 4.882 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_nap3:auto_generated|ram_block1a12~portb_re_reg                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[15] ; altera_reserved_tck ; altera_reserved_tck ; None                        ; None                      ; 4.325 ns                ;
; N/A                                     ; 204.83 MHz ( period = 4.882 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_nap3:auto_generated|ram_block1a12~portb_address_reg0             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[15] ; altera_reserved_tck ; altera_reserved_tck ; None                        ; None                      ; 4.325 ns                ;
; N/A                                     ; 204.83 MHz ( period = 4.882 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_nap3:auto_generated|ram_block1a12~portb_address_reg1             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[15] ; altera_reserved_tck ; altera_reserved_tck ; None                        ; None                      ; 4.325 ns                ;
; N/A                                     ; 204.83 MHz ( period = 4.882 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_nap3:auto_generated|ram_block1a12~portb_address_reg2             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[15] ; altera_reserved_tck ; altera_reserved_tck ; None                        ; None                      ; 4.325 ns                ;
; N/A                                     ; 204.83 MHz ( period = 4.882 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_nap3:auto_generated|ram_block1a12~portb_address_reg3             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[15] ; altera_reserved_tck ; altera_reserved_tck ; None                        ; None                      ; 4.325 ns                ;
; N/A                                     ; 204.83 MHz ( period = 4.882 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_nap3:auto_generated|ram_block1a12~portb_address_reg4             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[15] ; altera_reserved_tck ; altera_reserved_tck ; None                        ; None                      ; 4.325 ns                ;
; N/A                                     ; 204.83 MHz ( period = 4.882 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_nap3:auto_generated|ram_block1a12~portb_address_reg5             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[15] ; altera_reserved_tck ; altera_reserved_tck ; None                        ; None                      ; 4.325 ns                ;
; N/A                                     ; 204.83 MHz ( period = 4.882 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_nap3:auto_generated|ram_block1a12~portb_address_reg6             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[15] ; altera_reserved_tck ; altera_reserved_tck ; None                        ; None                      ; 4.325 ns                ;
; N/A                                     ; 204.83 MHz ( period = 4.882 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_nap3:auto_generated|ram_block1a12~portb_address_reg7             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[15] ; altera_reserved_tck ; altera_reserved_tck ; None                        ; None                      ; 4.325 ns                ;
; N/A                                     ; 204.83 MHz ( period = 4.882 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_nap3:auto_generated|ram_block1a12~portb_address_reg8             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[15] ; altera_reserved_tck ; altera_reserved_tck ; None                        ; None                      ; 4.325 ns                ;
; N/A                                     ; 204.83 MHz ( period = 4.882 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_nap3:auto_generated|ram_block1a12~portb_address_reg9             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[15] ; altera_reserved_tck ; altera_reserved_tck ; None                        ; None                      ; 4.325 ns                ;
; N/A                                     ; 204.83 MHz ( period = 4.882 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_nap3:auto_generated|ram_block1a12~portb_address_reg10            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[15] ; altera_reserved_tck ; altera_reserved_tck ; None                        ; None                      ; 4.325 ns                ;
; N/A                                     ; 205.30 MHz ( period = 4.871 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_nap3:auto_generated|ram_block1a12~portb_re_reg                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[13] ; altera_reserved_tck ; altera_reserved_tck ; None                        ; None                      ; 4.314 ns                ;
; N/A                                     ; 205.30 MHz ( period = 4.871 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_nap3:auto_generated|ram_block1a12~portb_address_reg0             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[13] ; altera_reserved_tck ; altera_reserved_tck ; None                        ; None                      ; 4.314 ns                ;
; N/A                                     ; 205.30 MHz ( period = 4.871 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_nap3:auto_generated|ram_block1a12~portb_address_reg1             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[13] ; altera_reserved_tck ; altera_reserved_tck ; None                        ; None                      ; 4.314 ns                ;
; N/A                                     ; 205.30 MHz ( period = 4.871 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_nap3:auto_generated|ram_block1a12~portb_address_reg2             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[13] ; altera_reserved_tck ; altera_reserved_tck ; None                        ; None                      ; 4.314 ns                ;
; N/A                                     ; 205.30 MHz ( period = 4.871 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_nap3:auto_generated|ram_block1a12~portb_address_reg3             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[13] ; altera_reserved_tck ; altera_reserved_tck ; None                        ; None                      ; 4.314 ns                ;
; N/A                                     ; 205.30 MHz ( period = 4.871 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_nap3:auto_generated|ram_block1a12~portb_address_reg4             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[13] ; altera_reserved_tck ; altera_reserved_tck ; None                        ; None                      ; 4.314 ns                ;
; N/A                                     ; 205.30 MHz ( period = 4.871 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_nap3:auto_generated|ram_block1a12~portb_address_reg5             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[13] ; altera_reserved_tck ; altera_reserved_tck ; None                        ; None                      ; 4.314 ns                ;
; N/A                                     ; 205.30 MHz ( period = 4.871 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_nap3:auto_generated|ram_block1a12~portb_address_reg6             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[13] ; altera_reserved_tck ; altera_reserved_tck ; None                        ; None                      ; 4.314 ns                ;
; N/A                                     ; 205.30 MHz ( period = 4.871 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_nap3:auto_generated|ram_block1a12~portb_address_reg7             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[13] ; altera_reserved_tck ; altera_reserved_tck ; None                        ; None                      ; 4.314 ns                ;
; N/A                                     ; 205.30 MHz ( period = 4.871 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_nap3:auto_generated|ram_block1a12~portb_address_reg8             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[13] ; altera_reserved_tck ; altera_reserved_tck ; None                        ; None                      ; 4.314 ns                ;
; N/A                                     ; 205.30 MHz ( period = 4.871 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_nap3:auto_generated|ram_block1a12~portb_address_reg9             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[13] ; altera_reserved_tck ; altera_reserved_tck ; None                        ; None                      ; 4.314 ns                ;
; N/A                                     ; 205.30 MHz ( period = 4.871 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_nap3:auto_generated|ram_block1a12~portb_address_reg10            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[13] ; altera_reserved_tck ; altera_reserved_tck ; None                        ; None                      ; 4.314 ns                ;
; N/A                                     ; 210.13 MHz ( period = 4.759 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_nap3:auto_generated|ram_block1a12~portb_re_reg                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[12] ; altera_reserved_tck ; altera_reserved_tck ; None                        ; None                      ; 4.202 ns                ;
; N/A                                     ; 210.13 MHz ( period = 4.759 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_nap3:auto_generated|ram_block1a12~portb_address_reg0             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[12] ; altera_reserved_tck ; altera_reserved_tck ; None                        ; None                      ; 4.202 ns                ;
; N/A                                     ; 210.13 MHz ( period = 4.759 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_nap3:auto_generated|ram_block1a12~portb_address_reg1             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[12] ; altera_reserved_tck ; altera_reserved_tck ; None                        ; None                      ; 4.202 ns                ;
; N/A                                     ; 210.13 MHz ( period = 4.759 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_nap3:auto_generated|ram_block1a12~portb_address_reg2             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[12] ; altera_reserved_tck ; altera_reserved_tck ; None                        ; None                      ; 4.202 ns                ;
; N/A                                     ; 210.13 MHz ( period = 4.759 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_nap3:auto_generated|ram_block1a12~portb_address_reg3             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[12] ; altera_reserved_tck ; altera_reserved_tck ; None                        ; None                      ; 4.202 ns                ;
; N/A                                     ; 210.13 MHz ( period = 4.759 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_nap3:auto_generated|ram_block1a12~portb_address_reg4             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[12] ; altera_reserved_tck ; altera_reserved_tck ; None                        ; None                      ; 4.202 ns                ;
; N/A                                     ; 210.13 MHz ( period = 4.759 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_nap3:auto_generated|ram_block1a12~portb_address_reg5             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[12] ; altera_reserved_tck ; altera_reserved_tck ; None                        ; None                      ; 4.202 ns                ;
; N/A                                     ; 210.13 MHz ( period = 4.759 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_nap3:auto_generated|ram_block1a12~portb_address_reg6             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[12] ; altera_reserved_tck ; altera_reserved_tck ; None                        ; None                      ; 4.202 ns                ;
; N/A                                     ; 210.13 MHz ( period = 4.759 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_nap3:auto_generated|ram_block1a12~portb_address_reg7             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[12] ; altera_reserved_tck ; altera_reserved_tck ; None                        ; None                      ; 4.202 ns                ;
; N/A                                     ; 210.13 MHz ( period = 4.759 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_nap3:auto_generated|ram_block1a12~portb_address_reg8             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[12] ; altera_reserved_tck ; altera_reserved_tck ; None                        ; None                      ; 4.202 ns                ;
; N/A                                     ; 210.13 MHz ( period = 4.759 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_nap3:auto_generated|ram_block1a12~portb_address_reg9             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[12] ; altera_reserved_tck ; altera_reserved_tck ; None                        ; None                      ; 4.202 ns                ;
; N/A                                     ; 210.13 MHz ( period = 4.759 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_nap3:auto_generated|ram_block1a12~portb_address_reg10            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[12] ; altera_reserved_tck ; altera_reserved_tck ; None                        ; None                      ; 4.202 ns                ;
; N/A                                     ; 210.84 MHz ( period = 4.743 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_nap3:auto_generated|ram_block1a12~portb_re_reg                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[14] ; altera_reserved_tck ; altera_reserved_tck ; None                        ; None                      ; 4.186 ns                ;
; N/A                                     ; 210.84 MHz ( period = 4.743 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_nap3:auto_generated|ram_block1a12~portb_address_reg0             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[14] ; altera_reserved_tck ; altera_reserved_tck ; None                        ; None                      ; 4.186 ns                ;
; N/A                                     ; 210.84 MHz ( period = 4.743 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_nap3:auto_generated|ram_block1a12~portb_address_reg1             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[14] ; altera_reserved_tck ; altera_reserved_tck ; None                        ; None                      ; 4.186 ns                ;
; N/A                                     ; 210.84 MHz ( period = 4.743 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_nap3:auto_generated|ram_block1a12~portb_address_reg2             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[14] ; altera_reserved_tck ; altera_reserved_tck ; None                        ; None                      ; 4.186 ns                ;
; N/A                                     ; 210.84 MHz ( period = 4.743 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_nap3:auto_generated|ram_block1a12~portb_address_reg3             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[14] ; altera_reserved_tck ; altera_reserved_tck ; None                        ; None                      ; 4.186 ns                ;
; N/A                                     ; 210.84 MHz ( period = 4.743 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_nap3:auto_generated|ram_block1a12~portb_address_reg4             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[14] ; altera_reserved_tck ; altera_reserved_tck ; None                        ; None                      ; 4.186 ns                ;
; N/A                                     ; 210.84 MHz ( period = 4.743 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_nap3:auto_generated|ram_block1a12~portb_address_reg5             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[14] ; altera_reserved_tck ; altera_reserved_tck ; None                        ; None                      ; 4.186 ns                ;
; N/A                                     ; 210.84 MHz ( period = 4.743 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_nap3:auto_generated|ram_block1a12~portb_address_reg6             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[14] ; altera_reserved_tck ; altera_reserved_tck ; None                        ; None                      ; 4.186 ns                ;
; N/A                                     ; 210.84 MHz ( period = 4.743 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_nap3:auto_generated|ram_block1a12~portb_address_reg7             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[14] ; altera_reserved_tck ; altera_reserved_tck ; None                        ; None                      ; 4.186 ns                ;
; N/A                                     ; 210.84 MHz ( period = 4.743 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_nap3:auto_generated|ram_block1a12~portb_address_reg8             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[14] ; altera_reserved_tck ; altera_reserved_tck ; None                        ; None                      ; 4.186 ns                ;
; N/A                                     ; 210.84 MHz ( period = 4.743 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_nap3:auto_generated|ram_block1a12~portb_address_reg9             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[14] ; altera_reserved_tck ; altera_reserved_tck ; None                        ; None                      ; 4.186 ns                ;
; N/A                                     ; 210.84 MHz ( period = 4.743 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_nap3:auto_generated|ram_block1a12~portb_address_reg10            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[14] ; altera_reserved_tck ; altera_reserved_tck ; None                        ; None                      ; 4.186 ns                ;
; N/A                                     ; 210.88 MHz ( period = 4.742 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_nap3:auto_generated|ram_block1a4~portb_re_reg                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[6]  ; altera_reserved_tck ; altera_reserved_tck ; None                        ; None                      ; 4.185 ns                ;
; N/A                                     ; 210.88 MHz ( period = 4.742 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_nap3:auto_generated|ram_block1a4~portb_address_reg0              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[6]  ; altera_reserved_tck ; altera_reserved_tck ; None                        ; None                      ; 4.185 ns                ;
; N/A                                     ; 210.88 MHz ( period = 4.742 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_nap3:auto_generated|ram_block1a4~portb_address_reg1              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[6]  ; altera_reserved_tck ; altera_reserved_tck ; None                        ; None                      ; 4.185 ns                ;
; N/A                                     ; 210.88 MHz ( period = 4.742 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_nap3:auto_generated|ram_block1a4~portb_address_reg2              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[6]  ; altera_reserved_tck ; altera_reserved_tck ; None                        ; None                      ; 4.185 ns                ;
; N/A                                     ; 210.88 MHz ( period = 4.742 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_nap3:auto_generated|ram_block1a4~portb_address_reg3              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[6]  ; altera_reserved_tck ; altera_reserved_tck ; None                        ; None                      ; 4.185 ns                ;
; N/A                                     ; 210.88 MHz ( period = 4.742 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_nap3:auto_generated|ram_block1a4~portb_address_reg4              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[6]  ; altera_reserved_tck ; altera_reserved_tck ; None                        ; None                      ; 4.185 ns                ;
; N/A                                     ; 210.88 MHz ( period = 4.742 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_nap3:auto_generated|ram_block1a4~portb_address_reg5              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[6]  ; altera_reserved_tck ; altera_reserved_tck ; None                        ; None                      ; 4.185 ns                ;
; N/A                                     ; 210.88 MHz ( period = 4.742 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_nap3:auto_generated|ram_block1a4~portb_address_reg6              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[6]  ; altera_reserved_tck ; altera_reserved_tck ; None                        ; None                      ; 4.185 ns                ;
; N/A                                     ; 210.88 MHz ( period = 4.742 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_nap3:auto_generated|ram_block1a4~portb_address_reg7              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[6]  ; altera_reserved_tck ; altera_reserved_tck ; None                        ; None                      ; 4.185 ns                ;
; N/A                                     ; 210.88 MHz ( period = 4.742 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_nap3:auto_generated|ram_block1a4~portb_address_reg8              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[6]  ; altera_reserved_tck ; altera_reserved_tck ; None                        ; None                      ; 4.185 ns                ;
; N/A                                     ; 210.88 MHz ( period = 4.742 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_nap3:auto_generated|ram_block1a4~portb_address_reg9              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[6]  ; altera_reserved_tck ; altera_reserved_tck ; None                        ; None                      ; 4.185 ns                ;
; N/A                                     ; 210.88 MHz ( period = 4.742 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_nap3:auto_generated|ram_block1a4~portb_address_reg10             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[6]  ; altera_reserved_tck ; altera_reserved_tck ; None                        ; None                      ; 4.185 ns                ;
; N/A                                     ; 212.86 MHz ( period = 4.698 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_nap3:auto_generated|ram_block1a4~portb_address_reg9              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]  ; altera_reserved_tck ; altera_reserved_tck ; None                        ; None                      ; 4.141 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                                                                                                                  ;                                                                                                                                                                                                ;                     ;                     ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+-----------------------------+---------------------------+-------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-----------------------------------------+------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                                                                                   ; To                                                                                                                                                                            ; From Clock                                                                              ; To Clock                                                                                ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+----------------------------+----------------------------+--------------------------+
; -5.105 ns                               ; AduC842:AduC|port_aduc_afalina:inst8|lpm_counter:144|cntr_odj:auto_generated|counter_reg_bit[2]                        ; AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|RAM2PORT:inst2|altsyncram:altsyncram_component|altsyncram_9vl1:auto_generated|ram_block1a0~portb_address_reg2     ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; 7.259 ns                   ; 2.154 ns                 ;
; -5.074 ns                               ; AduC842:AduC|port_aduc_afalina:inst8|lpm_counter:144|cntr_odj:auto_generated|counter_reg_bit[7]                        ; AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|RAM2PORT:inst2|altsyncram:altsyncram_component|altsyncram_9vl1:auto_generated|ram_block1a0~portb_address_reg7     ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; 7.259 ns                   ; 2.185 ns                 ;
; -5.058 ns                               ; AduC842:AduC|port_aduc_afalina:inst8|lpm_counter:144|cntr_odj:auto_generated|counter_reg_bit[5]                        ; AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|RAM2PORT:inst2|altsyncram:altsyncram_component|altsyncram_9vl1:auto_generated|ram_block1a0~portb_address_reg5     ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; 7.259 ns                   ; 2.201 ns                 ;
; -4.996 ns                               ; AduC842:AduC|port_aduc_afalina:inst8|lpm_counter:144|cntr_odj:auto_generated|counter_reg_bit[1]                        ; AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|RAM2PORT:inst2|altsyncram:altsyncram_component|altsyncram_9vl1:auto_generated|ram_block1a0~portb_address_reg1     ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; 7.259 ns                   ; 2.263 ns                 ;
; -4.857 ns                               ; AduC842:AduC|port_aduc_afalina:inst8|lpm_counter:144|cntr_odj:auto_generated|counter_reg_bit[6]                        ; AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|RAM2PORT:inst2|altsyncram:altsyncram_component|altsyncram_9vl1:auto_generated|ram_block1a0~portb_address_reg6     ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; 7.259 ns                   ; 2.402 ns                 ;
; -4.857 ns                               ; AduC842:AduC|port_aduc_afalina:inst8|lpm_counter:144|cntr_odj:auto_generated|counter_reg_bit[4]                        ; AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|RAM2PORT:inst2|altsyncram:altsyncram_component|altsyncram_9vl1:auto_generated|ram_block1a0~portb_address_reg4     ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; 7.259 ns                   ; 2.402 ns                 ;
; -4.842 ns                               ; AduC842:AduC|port_aduc_afalina:inst8|lpm_counter:144|cntr_odj:auto_generated|counter_reg_bit[3]                        ; AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|RAM2PORT:inst2|altsyncram:altsyncram_component|altsyncram_9vl1:auto_generated|ram_block1a0~portb_address_reg3     ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; 7.259 ns                   ; 2.417 ns                 ;
; -4.664 ns                               ; AduC842:AduC|port_aduc_afalina:inst8|lpm_counter:144|cntr_odj:auto_generated|counter_reg_bit[5]                        ; AduC842:AduC|me_108_rs485_top_all:inst4|rs485_rec_string:inst5|RAM2PORTRX:RAM2|altsyncram:altsyncram_component|altsyncram_mqe1:auto_generated|ram_block1a0~portb_address_reg5 ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; 5.810 ns                   ; 1.146 ns                 ;
; -4.662 ns                               ; AduC842:AduC|port_aduc_afalina:inst8|lpm_counter:144|cntr_odj:auto_generated|counter_reg_bit[4]                        ; AduC842:AduC|me_108_rs485_top_all:inst4|rs485_rec_string:inst5|RAM2PORTRX:RAM2|altsyncram:altsyncram_component|altsyncram_mqe1:auto_generated|ram_block1a0~portb_address_reg4 ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; 5.810 ns                   ; 1.148 ns                 ;
; -4.658 ns                               ; AduC842:AduC|port_aduc_afalina:inst8|lpm_counter:144|cntr_odj:auto_generated|counter_reg_bit[0]                        ; AduC842:AduC|me_108_rs485_top_all:inst4|rs485_rec_string:inst5|RAM2PORTRX:RAM2|altsyncram:altsyncram_component|altsyncram_mqe1:auto_generated|ram_block1a0~portb_address_reg0 ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; 5.810 ns                   ; 1.152 ns                 ;
; -4.657 ns                               ; AduC842:AduC|port_aduc_afalina:inst8|lpm_counter:144|cntr_odj:auto_generated|counter_reg_bit[3]                        ; AduC842:AduC|me_108_rs485_top_all:inst4|rs485_rec_string:inst5|RAM2PORTRX:RAM2|altsyncram:altsyncram_component|altsyncram_mqe1:auto_generated|ram_block1a0~portb_address_reg3 ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; 5.810 ns                   ; 1.153 ns                 ;
; -4.374 ns                               ; AduC842:AduC|port_aduc_afalina:inst8|lpm_counter:144|cntr_odj:auto_generated|counter_reg_bit[0]                        ; AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|RAM2PORT:inst2|altsyncram:altsyncram_component|altsyncram_9vl1:auto_generated|ram_block1a0~portb_address_reg0     ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; 7.259 ns                   ; 2.885 ns                 ;
; -4.325 ns                               ; AduC842:AduC|port_aduc_afalina:inst8|lpm_counter:144|cntr_odj:auto_generated|counter_reg_bit[6]                        ; AduC842:AduC|me_108_rs485_top_all:inst4|rs485_rec_string:inst5|RAM2PORTRX:RAM2|altsyncram:altsyncram_component|altsyncram_mqe1:auto_generated|ram_block1a0~portb_address_reg6 ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; 5.810 ns                   ; 1.485 ns                 ;
; -4.290 ns                               ; AduC842:AduC|port_aduc_afalina:inst8|lpm_counter:144|cntr_odj:auto_generated|counter_reg_bit[2]                        ; AduC842:AduC|me_108_rs485_top_all:inst4|rs485_rec_string:inst5|RAM2PORTRX:RAM2|altsyncram:altsyncram_component|altsyncram_mqe1:auto_generated|ram_block1a0~portb_address_reg2 ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; 5.810 ns                   ; 1.520 ns                 ;
; -3.921 ns                               ; AduC842:AduC|port_aduc_afalina:inst8|lpm_counter:144|cntr_odj:auto_generated|counter_reg_bit[1]                        ; AduC842:AduC|me_108_rs485_top_all:inst4|rs485_rec_string:inst5|RAM2PORTRX:RAM2|altsyncram:altsyncram_component|altsyncram_mqe1:auto_generated|ram_block1a0~portb_address_reg1 ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; 5.810 ns                   ; 1.889 ns                 ;
; -2.249 ns                               ; AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|inst                                                       ; AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|RAM2PORT:inst2|altsyncram:altsyncram_component|altsyncram_9vl1:auto_generated|ram_block1a0~portb_address_reg7     ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; 3.547 ns                   ; 1.298 ns                 ;
; -2.208 ns                               ; AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|inst                                                       ; AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|RAM2PORT:inst2|altsyncram:altsyncram_component|altsyncram_9vl1:auto_generated|ram_block1a0~portb_address_reg5     ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; 3.547 ns                   ; 1.339 ns                 ;
; -2.184 ns                               ; AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|inst                                                       ; AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|RAM2PORT:inst2|altsyncram:altsyncram_component|altsyncram_9vl1:auto_generated|ram_block1a0~portb_address_reg6     ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; 3.547 ns                   ; 1.363 ns                 ;
; -2.176 ns                               ; AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|inst                                                       ; AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|RAM2PORT:inst2|altsyncram:altsyncram_component|altsyncram_9vl1:auto_generated|ram_block1a0~portb_address_reg4     ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; 3.547 ns                   ; 1.371 ns                 ;
; -1.918 ns                               ; AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|inst                                                       ; AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|RAM2PORT:inst2|altsyncram:altsyncram_component|altsyncram_9vl1:auto_generated|ram_block1a0~portb_address_reg2     ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; 3.547 ns                   ; 1.629 ns                 ;
; -1.916 ns                               ; AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|inst                                                       ; AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|RAM2PORT:inst2|altsyncram:altsyncram_component|altsyncram_9vl1:auto_generated|ram_block1a0~portb_address_reg3     ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; 3.547 ns                   ; 1.631 ns                 ;
; -1.901 ns                               ; AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|inst                                                       ; AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|RAM2PORT:inst2|altsyncram:altsyncram_component|altsyncram_9vl1:auto_generated|ram_block1a0~portb_address_reg0     ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; 3.547 ns                   ; 1.646 ns                 ;
; -1.887 ns                               ; AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|inst                                                       ; AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|RAM2PORT:inst2|altsyncram:altsyncram_component|altsyncram_9vl1:auto_generated|ram_block1a0~portb_address_reg1     ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; 3.547 ns                   ; 1.660 ns                 ;
; -0.941 ns                               ; AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|lpm_counter:75|cntr_uak:auto_generated|counter_reg_bit[7]  ; AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|79                                                                                                                ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; 1.906 ns                   ; 0.965 ns                 ;
; 0.031 ns                                ; AduC842:AduC|me_108_rs485_top_all:inst4|rs485_rec_string:inst5|dff2                                                    ; AduC842:AduC|me_108_rs485_top_all:inst4|rs485_rec_string:inst5|RAM2PORTRX:RAM2|altsyncram:altsyncram_component|altsyncram_mqe1:auto_generated|ram_block1a0~porta_we_reg       ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; 1.926 ns                   ; 1.957 ns                 ;
; 0.061 ns                                ; AduC842:AduC|me_108_rs485_top_all:inst4|rs485_rec_string:inst5|dff2                                                    ; AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|lpm_counter:75|cntr_jqi:auto_generated|counter_reg_bit[7]                                                        ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; 1.503 ns                   ; 1.564 ns                 ;
; 0.061 ns                                ; AduC842:AduC|me_108_rs485_top_all:inst4|rs485_rec_string:inst5|dff2                                                    ; AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|lpm_counter:75|cntr_jqi:auto_generated|counter_reg_bit[6]                                                        ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; 1.503 ns                   ; 1.564 ns                 ;
; 0.061 ns                                ; AduC842:AduC|me_108_rs485_top_all:inst4|rs485_rec_string:inst5|dff2                                                    ; AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|lpm_counter:75|cntr_jqi:auto_generated|counter_reg_bit[5]                                                        ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; 1.503 ns                   ; 1.564 ns                 ;
; 0.061 ns                                ; AduC842:AduC|me_108_rs485_top_all:inst4|rs485_rec_string:inst5|dff2                                                    ; AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|lpm_counter:75|cntr_jqi:auto_generated|counter_reg_bit[4]                                                        ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; 1.503 ns                   ; 1.564 ns                 ;
; 0.061 ns                                ; AduC842:AduC|me_108_rs485_top_all:inst4|rs485_rec_string:inst5|dff2                                                    ; AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|lpm_counter:75|cntr_jqi:auto_generated|counter_reg_bit[3]                                                        ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; 1.503 ns                   ; 1.564 ns                 ;
; 0.061 ns                                ; AduC842:AduC|me_108_rs485_top_all:inst4|rs485_rec_string:inst5|dff2                                                    ; AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|lpm_counter:75|cntr_jqi:auto_generated|counter_reg_bit[2]                                                        ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; 1.503 ns                   ; 1.564 ns                 ;
; 0.061 ns                                ; AduC842:AduC|me_108_rs485_top_all:inst4|rs485_rec_string:inst5|dff2                                                    ; AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|lpm_counter:75|cntr_jqi:auto_generated|counter_reg_bit[1]                                                        ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; 1.503 ns                   ; 1.564 ns                 ;
; 0.061 ns                                ; AduC842:AduC|me_108_rs485_top_all:inst4|rs485_rec_string:inst5|dff2                                                    ; AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|lpm_counter:75|cntr_jqi:auto_generated|counter_reg_bit[0]                                                        ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; 1.503 ns                   ; 1.564 ns                 ;
; 0.061 ns                                ; AduC842:AduC|me_108_rs485_top_all:inst4|rs485_rec_string:inst5|dff2                                                    ; AduC842:AduC|me_108_rs485_top_all:inst4|164                                                                                                                                   ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; 1.503 ns                   ; 1.564 ns                 ;
; 0.179 ns                                ; AduC842:AduC|me_108_rs485_top_all:inst4|rec_byte_me_108:90|lpm_counter:66|cntr_oah:auto_generated|counter_reg_bit[2]   ; AduC842:AduC|me_108_rs485_top_all:inst4|rec_byte_me_108:90|lpm_counter:66|cntr_oah:auto_generated|counter_reg_bit[3]                                                          ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; 1.377 ns                   ; 1.556 ns                 ;
; 0.429 ns                                ; AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|lpm_counter:122|cntr_mci:auto_generated|counter_reg_bit[0] ; AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|lpm_counter:122|cntr_mci:auto_generated|counter_reg_bit[0]                                                        ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; 0.549 ns                   ; 0.978 ns                 ;
; 0.511 ns                                ; AduC842:AduC|me_108_rs485_top_all:inst4|rs485_rec_string:inst5|cvdff2                                                  ; AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|lpm_counter:55|cntr_h7l:auto_generated|counter_reg_bit[1]                                                        ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; 1.341 ns                   ; 1.852 ns                 ;
; 0.511 ns                                ; AduC842:AduC|me_108_rs485_top_all:inst4|rs485_rec_string:inst5|cvdff2                                                  ; AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|lpm_counter:55|cntr_h7l:auto_generated|counter_reg_bit[3]                                                        ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; 1.341 ns                   ; 1.852 ns                 ;
; 0.511 ns                                ; AduC842:AduC|me_108_rs485_top_all:inst4|rs485_rec_string:inst5|cvdff2                                                  ; AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|lpm_counter:55|cntr_h7l:auto_generated|counter_reg_bit[4]                                                        ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; 1.341 ns                   ; 1.852 ns                 ;
; 0.511 ns                                ; AduC842:AduC|me_108_rs485_top_all:inst4|rs485_rec_string:inst5|cvdff2                                                  ; AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|lpm_counter:55|cntr_h7l:auto_generated|counter_reg_bit[5]                                                        ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; 1.341 ns                   ; 1.852 ns                 ;
; 0.511 ns                                ; AduC842:AduC|me_108_rs485_top_all:inst4|rs485_rec_string:inst5|cvdff2                                                  ; AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|lpm_counter:55|cntr_h7l:auto_generated|counter_reg_bit[6]                                                        ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; 1.341 ns                   ; 1.852 ns                 ;
; 0.511 ns                                ; AduC842:AduC|me_108_rs485_top_all:inst4|rs485_rec_string:inst5|cvdff2                                                  ; AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|lpm_counter:55|cntr_h7l:auto_generated|counter_reg_bit[7]                                                        ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; 1.341 ns                   ; 1.852 ns                 ;
; 0.511 ns                                ; AduC842:AduC|me_108_rs485_top_all:inst4|rs485_rec_string:inst5|cvdff2                                                  ; AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|lpm_counter:55|cntr_h7l:auto_generated|counter_reg_bit[8]                                                        ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; 1.341 ns                   ; 1.852 ns                 ;
; 0.524 ns                                ; AduC842:AduC|port_aduc_afalina:inst8|lpm_counter:144|cntr_odj:auto_generated|counter_reg_bit[2]                        ; AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|RAM2PORT:inst2|altsyncram:altsyncram_component|altsyncram_9vl1:auto_generated|ram_block1a0~porta_address_reg2     ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; 0.380 ns                   ; 0.904 ns                 ;
; 0.535 ns                                ; ADC_REC:ADC|WR_ADDR[6]                                                                                                 ; ADC_REC:ADC|RAM_ADC:RAM_1|altsyncram:altsyncram_component|altsyncram_tmj1:auto_generated|ram_block1a10~porta_address_reg6                                                     ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; 0.371 ns                   ; 0.906 ns                 ;
; 0.535 ns                                ; ADC_REC:ADC|WR_ADDR[4]                                                                                                 ; ADC_REC:ADC|RAM_ADC:RAM_1|altsyncram:altsyncram_component|altsyncram_tmj1:auto_generated|ram_block1a4~porta_address_reg4                                                      ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; 0.374 ns                   ; 0.909 ns                 ;
; 0.546 ns                                ; ccd_generator:ccd|X[3]                                                                                                 ; ADC_REC:ADC|RAM_ADC:RAM_1|altsyncram:altsyncram_component|altsyncram_tmj1:auto_generated|ram_block1a4~portb_address_reg3                                                      ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; 0.330 ns                   ; 0.876 ns                 ;
; 0.547 ns                                ; ADC_REC:ADC|WR_ADDR[7]                                                                                                 ; ADC_REC:ADC|RAM_ADC:RAM_1|altsyncram:altsyncram_component|altsyncram_tmj1:auto_generated|ram_block1a0~porta_address_reg7                                                      ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; 0.373 ns                   ; 0.920 ns                 ;
; 0.555 ns                                ; ADC_REC:ADC|WR_ADDR[6]                                                                                                 ; ADC_REC:ADC|RAM_ADC:RAM_1|altsyncram:altsyncram_component|altsyncram_tmj1:auto_generated|ram_block1a4~porta_address_reg6                                                      ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; 0.374 ns                   ; 0.929 ns                 ;
; 0.556 ns                                ; ADC_REC:ADC|WR_ADDR[6]                                                                                                 ; ADC_REC:ADC|RAM_ADC:RAM_1|altsyncram:altsyncram_component|altsyncram_tmj1:auto_generated|ram_block1a2~porta_address_reg6                                                      ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; 0.374 ns                   ; 0.930 ns                 ;
; 0.562 ns                                ; ADC_REC:ADC|WR_ADDR[11]                                                                                                ; ADC_REC:ADC|RAM_ADC:RAM_1|altsyncram:altsyncram_component|altsyncram_tmj1:auto_generated|ram_block1a0~porta_address_reg11                                                     ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; 0.373 ns                   ; 0.935 ns                 ;
; 0.569 ns                                ; ADC_REC:ADC|WR_ADDR[11]                                                                                                ; ADC_REC:ADC|RAM_ADC:RAM_1|altsyncram:altsyncram_component|altsyncram_tmj1:auto_generated|ram_block1a4~porta_address_reg11                                                     ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; 0.374 ns                   ; 0.943 ns                 ;
; 0.571 ns                                ; ADC_REC:ADC|WR_ADDR[7]                                                                                                 ; ADC_REC:ADC|RAM_ADC:RAM_1|altsyncram:altsyncram_component|altsyncram_tmj1:auto_generated|ram_block1a10~porta_address_reg7                                                     ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; 0.371 ns                   ; 0.942 ns                 ;
; 0.572 ns                                ; ccd_generator:ccd|X[1]                                                                                                 ; ADC_REC:ADC|RAM_ADC:RAM_1|altsyncram:altsyncram_component|altsyncram_tmj1:auto_generated|ram_block1a6~portb_address_reg1                                                      ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; 0.331 ns                   ; 0.903 ns                 ;
; 0.574 ns                                ; AduC842:AduC|me_108_rs485_top_all:inst4|164                                                                            ; AduC842:AduC|me_108_rs485_top_all:inst4|164                                                                                                                                   ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.046 ns                  ; 0.528 ns                 ;
; 0.574 ns                                ; ccd_generator:ccd|ccd285_sync_generator:ccd285|xvform_285:xvform|cnt[1]                                                ; ccd_generator:ccd|ccd285_sync_generator:ccd285|xvform_285:xvform|cnt[1]                                                                                                       ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.046 ns                  ; 0.528 ns                 ;
; 0.574 ns                                ; ccd_generator:ccd|ccd285_sync_generator:ccd285|xvform_285:xvform|cnt[0]                                                ; ccd_generator:ccd|ccd285_sync_generator:ccd285|xvform_285:xvform|cnt[0]                                                                                                       ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.046 ns                  ; 0.528 ns                 ;
; 0.574 ns                                ; AduC842:AduC|me_108_rs485_top_all:inst4|rec_byte_me_108:90|38                                                          ; AduC842:AduC|me_108_rs485_top_all:inst4|rec_byte_me_108:90|38                                                                                                                 ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.046 ns                  ; 0.528 ns                 ;
; 0.574 ns                                ; AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|lpm_ff:6|dffs[7]                                           ; AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|lpm_ff:6|dffs[7]                                                                                                  ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.046 ns                  ; 0.528 ns                 ;
; 0.574 ns                                ; AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|lpm_ff:6|dffs[6]                                           ; AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|lpm_ff:6|dffs[6]                                                                                                  ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.046 ns                  ; 0.528 ns                 ;
; 0.574 ns                                ; AduC842:AduC|me_108_rs485_top_all:inst4|rs485_rec_string:inst5|sum_ctrl[5]                                             ; AduC842:AduC|me_108_rs485_top_all:inst4|rs485_rec_string:inst5|sum_ctrl[5]                                                                                                    ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.046 ns                  ; 0.528 ns                 ;
; 0.574 ns                                ; AduC842:AduC|me_108_rs485_top_all:inst4|rs485_rec_string:inst5|sum_ctrl[6]                                             ; AduC842:AduC|me_108_rs485_top_all:inst4|rs485_rec_string:inst5|sum_ctrl[6]                                                                                                    ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.046 ns                  ; 0.528 ns                 ;
; 0.574 ns                                ; AduC842:AduC|me_108_rs485_top_all:inst4|rs485_rec_string:inst5|sum_ctrl[4]                                             ; AduC842:AduC|me_108_rs485_top_all:inst4|rs485_rec_string:inst5|sum_ctrl[4]                                                                                                    ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.046 ns                  ; 0.528 ns                 ;
; 0.574 ns                                ; AduC842:AduC|me_108_rs485_top_all:inst4|rs485_rec_string:inst5|sum_ctrl[7]                                             ; AduC842:AduC|me_108_rs485_top_all:inst4|rs485_rec_string:inst5|sum_ctrl[7]                                                                                                    ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.046 ns                  ; 0.528 ns                 ;
; 0.574 ns                                ; AduC842:AduC|me_108_rs485_top_all:inst4|rs485_rec_string:inst5|sum_ctrl[0]                                             ; AduC842:AduC|me_108_rs485_top_all:inst4|rs485_rec_string:inst5|sum_ctrl[0]                                                                                                    ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.046 ns                  ; 0.528 ns                 ;
; 0.574 ns                                ; AduC842:AduC|me_108_rs485_top_all:inst4|rs485_rec_string:inst5|sum_ctrl[1]                                             ; AduC842:AduC|me_108_rs485_top_all:inst4|rs485_rec_string:inst5|sum_ctrl[1]                                                                                                    ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.046 ns                  ; 0.528 ns                 ;
; 0.574 ns                                ; AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|lpm_ff:6|dffs[5]                                           ; AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|lpm_ff:6|dffs[5]                                                                                                  ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.046 ns                  ; 0.528 ns                 ;
; 0.574 ns                                ; AduC842:AduC|me_108_rs485_top_all:inst4|rs485_rec_string:inst5|sum_ctrl[3]                                             ; AduC842:AduC|me_108_rs485_top_all:inst4|rs485_rec_string:inst5|sum_ctrl[3]                                                                                                    ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.046 ns                  ; 0.528 ns                 ;
; 0.574 ns                                ; AduC842:AduC|me_108_rs485_top_all:inst4|rs485_rec_string:inst5|sum_ctrl[2]                                             ; AduC842:AduC|me_108_rs485_top_all:inst4|rs485_rec_string:inst5|sum_ctrl[2]                                                                                                    ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.046 ns                  ; 0.528 ns                 ;
; 0.574 ns                                ; AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|lpm_ff:6|dffs[4]                                           ; AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|lpm_ff:6|dffs[4]                                                                                                  ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.046 ns                  ; 0.528 ns                 ;
; 0.574 ns                                ; AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|lpm_ff:6|dffs[3]                                           ; AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|lpm_ff:6|dffs[3]                                                                                                  ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.046 ns                  ; 0.528 ns                 ;
; 0.574 ns                                ; AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|lpm_ff:6|dffs[2]                                           ; AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|lpm_ff:6|dffs[2]                                                                                                  ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.046 ns                  ; 0.528 ns                 ;
; 0.574 ns                                ; AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|lpm_ff:6|dffs[1]                                           ; AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|lpm_ff:6|dffs[1]                                                                                                  ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.046 ns                  ; 0.528 ns                 ;
; 0.574 ns                                ; AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|23                                                         ; AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|23                                                                                                                ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.046 ns                  ; 0.528 ns                 ;
; 0.574 ns                                ; AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|lpm_ff:6|dffs[0]                                           ; AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|lpm_ff:6|dffs[0]                                                                                                  ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.046 ns                  ; 0.528 ns                 ;
; 0.574 ns                                ; AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|87                                                         ; AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|87                                                                                                                ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.046 ns                  ; 0.528 ns                 ;
; 0.574 ns                                ; ccd_generator:ccd|ccd415_sync_generator:ccd415|xvform_415:xvform|cnt[1]                                                ; ccd_generator:ccd|ccd415_sync_generator:ccd415|xvform_415:xvform|cnt[1]                                                                                                       ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.046 ns                  ; 0.528 ns                 ;
; 0.574 ns                                ; ccd_generator:ccd|ccd415_sync_generator:ccd415|xvform_415:xvform|cnt[0]                                                ; ccd_generator:ccd|ccd415_sync_generator:ccd415|xvform_415:xvform|cnt[0]                                                                                                       ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.046 ns                  ; 0.528 ns                 ;
; 0.574 ns                                ; EOP_CONTROL:EOP_CTRL|PH                                                                                                ; EOP_CONTROL:EOP_CTRL|PH                                                                                                                                                       ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.046 ns                  ; 0.528 ns                 ;
; 0.574 ns                                ; test_lvds_cnt:test_lvds|cnta[0]                                                                                        ; test_lvds_cnt:test_lvds|cnta[0]                                                                                                                                               ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.046 ns                  ; 0.528 ns                 ;
; 0.574 ns                                ; ccd_generator:ccd|ccd415_sync_generator:ccd415|AD9845:ADC|ad_cnt[8]                                                    ; ccd_generator:ccd|ccd415_sync_generator:ccd415|AD9845:ADC|ad_cnt[8]                                                                                                           ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.046 ns                  ; 0.528 ns                 ;
; 0.574 ns                                ; ccd_generator:ccd|ccd415_sync_generator:ccd415|AD9845:ADC|int_clamp_strobe                                             ; ccd_generator:ccd|ccd415_sync_generator:ccd415|AD9845:ADC|int_clamp_strobe                                                                                                    ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.046 ns                  ; 0.528 ns                 ;
; 0.574 ns                                ; ccd_generator:ccd|ccd415_sync_generator:ccd415|AD9845:ADC|int_gain_strobe                                              ; ccd_generator:ccd|ccd415_sync_generator:ccd415|AD9845:ADC|int_gain_strobe                                                                                                     ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.046 ns                  ; 0.528 ns                 ;
; 0.574 ns                                ; ccd_generator:ccd|ccd285_sync_generator:ccd285|AD9845:ADC|ad_cnt[8]                                                    ; ccd_generator:ccd|ccd285_sync_generator:ccd285|AD9845:ADC|ad_cnt[8]                                                                                                           ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.046 ns                  ; 0.528 ns                 ;
; 0.574 ns                                ; ccd_generator:ccd|ccd285_sync_generator:ccd285|AD9845:ADC|int_clamp_strobe                                             ; ccd_generator:ccd|ccd285_sync_generator:ccd285|AD9845:ADC|int_clamp_strobe                                                                                                    ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.046 ns                  ; 0.528 ns                 ;
; 0.574 ns                                ; ccd_generator:ccd|ccd285_sync_generator:ccd285|AD9845:ADC|int_gain_strobe                                              ; ccd_generator:ccd|ccd285_sync_generator:ccd285|AD9845:ADC|int_gain_strobe                                                                                                     ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.046 ns                  ; 0.528 ns                 ;
; 0.574 ns                                ; ccd_generator:ccd|ccd415_sync_generator:ccd415|AD9845:ADC|cnt[0]                                                       ; ccd_generator:ccd|ccd415_sync_generator:ccd415|AD9845:ADC|cnt[0]                                                                                                              ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.046 ns                  ; 0.528 ns                 ;
; 0.574 ns                                ; ccd_generator:ccd|ccd415_sync_generator:ccd415|AD9845:ADC|cnt[1]                                                       ; ccd_generator:ccd|ccd415_sync_generator:ccd415|AD9845:ADC|cnt[1]                                                                                                              ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.046 ns                  ; 0.528 ns                 ;
; 0.574 ns                                ; ccd_generator:ccd|ccd415_sync_generator:ccd415|xvform_415:xvform|C_SHR[0]                                              ; ccd_generator:ccd|ccd415_sync_generator:ccd415|xvform_415:xvform|C_SHR[0]                                                                                                     ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.046 ns                  ; 0.528 ns                 ;
; 0.574 ns                                ; mpu_res:reset_generator|cnt[0]                                                                                         ; mpu_res:reset_generator|cnt[0]                                                                                                                                                ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.046 ns                  ; 0.528 ns                 ;
; 0.574 ns                                ; mpu_res:reset_generator|en[1]                                                                                          ; mpu_res:reset_generator|en[1]                                                                                                                                                 ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.046 ns                  ; 0.528 ns                 ;
; 0.574 ns                                ; mpu_res:reset_generator|en[0]                                                                                          ; mpu_res:reset_generator|en[0]                                                                                                                                                 ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.046 ns                  ; 0.528 ns                 ;
; 0.574 ns                                ; mpu_res:reset_generator|cnt[9]                                                                                         ; mpu_res:reset_generator|cnt[9]                                                                                                                                                ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.046 ns                  ; 0.528 ns                 ;
; 0.574 ns                                ; c[0]                                                                                                                   ; c[0]                                                                                                                                                                          ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.046 ns                  ; 0.528 ns                 ;
; 0.577 ns                                ; ccd_generator:ccd|X[2]                                                                                                 ; ADC_REC:ADC|RAM_ADC:RAM_1|altsyncram:altsyncram_component|altsyncram_tmj1:auto_generated|ram_block1a2~portb_address_reg2                                                      ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; 0.330 ns                   ; 0.907 ns                 ;
; 0.580 ns                                ; ccd_generator:ccd|X[1]                                                                                                 ; ADC_REC:ADC|RAM_ADC:RAM_1|altsyncram:altsyncram_component|altsyncram_tmj1:auto_generated|ram_block1a10~portb_address_reg1                                                     ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; 0.327 ns                   ; 0.907 ns                 ;
; 0.582 ns                                ; ccd_generator:ccd|FRAME                                                                                                ; LVDS_D[15]~reg0                                                                                                                                                               ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.011 ns                  ; 0.571 ns                 ;
; 0.586 ns                                ; ADC_REC:ADC|WR_ADDR[6]                                                                                                 ; ADC_REC:ADC|RAM_ADC:RAM_1|altsyncram:altsyncram_component|altsyncram_tmj1:auto_generated|ram_block1a0~porta_address_reg6                                                      ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; 0.373 ns                   ; 0.959 ns                 ;
; 0.587 ns                                ; ccd_generator:ccd|X[3]                                                                                                 ; ADC_REC:ADC|RAM_ADC:RAM_1|altsyncram:altsyncram_component|altsyncram_tmj1:auto_generated|ram_block1a8~portb_address_reg3                                                      ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; 0.330 ns                   ; 0.917 ns                 ;
; 0.592 ns                                ; ADC_REC:ADC|WR_ADDR[7]                                                                                                 ; ADC_REC:ADC|RAM_ADC:RAM_1|altsyncram:altsyncram_component|altsyncram_tmj1:auto_generated|ram_block1a4~porta_address_reg7                                                      ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; 0.374 ns                   ; 0.966 ns                 ;
; 0.593 ns                                ; ADC_REC:ADC|WR_ADDR[7]                                                                                                 ; ADC_REC:ADC|RAM_ADC:RAM_1|altsyncram:altsyncram_component|altsyncram_tmj1:auto_generated|ram_block1a2~porta_address_reg7                                                      ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; 0.374 ns                   ; 0.967 ns                 ;
; 0.595 ns                                ; ccd_generator:ccd|X[2]                                                                                                 ; ADC_REC:ADC|RAM_ADC:RAM_1|altsyncram:altsyncram_component|altsyncram_tmj1:auto_generated|ram_block1a4~portb_address_reg2                                                      ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; 0.330 ns                   ; 0.925 ns                 ;
; 0.608 ns                                ; ADC_REC:ADC|WR_ADDR[11]                                                                                                ; ADC_REC:ADC|RAM_ADC:RAM_1|altsyncram:altsyncram_component|altsyncram_tmj1:auto_generated|ram_block1a2~porta_address_reg11                                                     ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; 0.374 ns                   ; 0.982 ns                 ;
; 0.612 ns                                ; ccd_generator:ccd|X[3]                                                                                                 ; ADC_REC:ADC|RAM_ADC:RAM_1|altsyncram:altsyncram_component|altsyncram_tmj1:auto_generated|ram_block1a10~portb_address_reg3                                                     ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; 0.327 ns                   ; 0.939 ns                 ;
; 0.614 ns                                ; AduC842:AduC|me_108_rs485_top_all:inst4|rs485_rec_string:inst5|cvdff2                                                  ; AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|lpm_counter:75|cntr_jqi:auto_generated|counter_reg_bit[7]                                                        ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; 1.453 ns                   ; 2.067 ns                 ;
; 0.614 ns                                ; AduC842:AduC|me_108_rs485_top_all:inst4|rs485_rec_string:inst5|cvdff2                                                  ; AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|lpm_counter:75|cntr_jqi:auto_generated|counter_reg_bit[6]                                                        ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; 1.453 ns                   ; 2.067 ns                 ;
; 0.614 ns                                ; AduC842:AduC|me_108_rs485_top_all:inst4|rs485_rec_string:inst5|cvdff2                                                  ; AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|lpm_counter:75|cntr_jqi:auto_generated|counter_reg_bit[5]                                                        ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; 1.453 ns                   ; 2.067 ns                 ;
; 0.614 ns                                ; AduC842:AduC|me_108_rs485_top_all:inst4|rs485_rec_string:inst5|cvdff2                                                  ; AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|lpm_counter:75|cntr_jqi:auto_generated|counter_reg_bit[4]                                                        ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; 1.453 ns                   ; 2.067 ns                 ;
; 0.614 ns                                ; AduC842:AduC|me_108_rs485_top_all:inst4|rs485_rec_string:inst5|cvdff2                                                  ; AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|lpm_counter:75|cntr_jqi:auto_generated|counter_reg_bit[3]                                                        ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; 1.453 ns                   ; 2.067 ns                 ;
; 0.614 ns                                ; AduC842:AduC|me_108_rs485_top_all:inst4|rs485_rec_string:inst5|cvdff2                                                  ; AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|lpm_counter:75|cntr_jqi:auto_generated|counter_reg_bit[2]                                                        ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; 1.453 ns                   ; 2.067 ns                 ;
; 0.614 ns                                ; AduC842:AduC|me_108_rs485_top_all:inst4|rs485_rec_string:inst5|cvdff2                                                  ; AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|lpm_counter:75|cntr_jqi:auto_generated|counter_reg_bit[1]                                                        ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; 1.453 ns                   ; 2.067 ns                 ;
; 0.614 ns                                ; AduC842:AduC|me_108_rs485_top_all:inst4|rs485_rec_string:inst5|cvdff2                                                  ; AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|lpm_counter:75|cntr_jqi:auto_generated|counter_reg_bit[0]                                                        ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; 1.453 ns                   ; 2.067 ns                 ;
; 0.614 ns                                ; AduC842:AduC|me_108_rs485_top_all:inst4|rs485_rec_string:inst5|cvdff2                                                  ; AduC842:AduC|me_108_rs485_top_all:inst4|164                                                                                                                                   ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; 1.453 ns                   ; 2.067 ns                 ;
; 0.617 ns                                ; ccd_generator:ccd|ccd415_sync_generator:ccd415|AD9845:ADC|HD                                                           ; ccd_generator:ccd|HDB                                                                                                                                                         ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.046 ns                  ; 0.571 ns                 ;
; 0.617 ns                                ; shift:shpshift|DFF_ig:U6|Q                                                                                             ; shift:shpshift|DFF_ig:U7|Q                                                                                                                                                    ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.046 ns                  ; 0.571 ns                 ;
; 0.617 ns                                ; shift:shpshift|DFF_ig:U7|Q                                                                                             ; shift:shpshift|DATA                                                                                                                                                           ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.046 ns                  ; 0.571 ns                 ;
; 0.617 ns                                ; ADC_REC:ADC|WR_ADDR[11]                                                                                                ; ADC_REC:ADC|RAM_ADC:RAM_1|altsyncram:altsyncram_component|altsyncram_tmj1:auto_generated|ram_block1a10~porta_address_reg11                                                    ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; 0.371 ns                   ; 0.988 ns                 ;
; 0.617 ns                                ; ccd_generator:ccd|ccd415_sync_generator:ccd415|AD9845:ADC|CLAMP[0]                                                     ; ccd_generator:ccd|ccd415_sync_generator:ccd415|AD9845:ADC|AD[0]                                                                                                               ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.046 ns                  ; 0.571 ns                 ;
; 0.617 ns                                ; ccd_generator:ccd|ccd415_sync_generator:ccd415|xvform_415:xvform|cntd1[2]                                              ; ccd_generator:ccd|ccd415_sync_generator:ccd415|xvform_415:xvform|cntd[2]                                                                                                      ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.046 ns                  ; 0.571 ns                 ;
; 0.617 ns                                ; ccd_generator:ccd|ccd415_sync_generator:ccd415|xvform_415:xvform|cntd1[0]                                              ; ccd_generator:ccd|ccd415_sync_generator:ccd415|xvform_415:xvform|cntd[0]                                                                                                      ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.046 ns                  ; 0.571 ns                 ;
; 0.618 ns                                ; shift:shpshift|DFF_ig:U3|Q                                                                                             ; shift:shpshift|DFF_ig:U5|Q                                                                                                                                                    ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.046 ns                  ; 0.572 ns                 ;
; 0.618 ns                                ; shift:shdshift|DFF_ig:U6|Q                                                                                             ; shift:shdshift|DFF_ig:U7|Q                                                                                                                                                    ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.046 ns                  ; 0.572 ns                 ;
; 0.618 ns                                ; ccd_generator:ccd|ccd415_sync_generator:ccd415|AD9845:ADC|GAIN[5]                                                      ; ccd_generator:ccd|ccd415_sync_generator:ccd415|AD9845:ADC|AD[5]                                                                                                               ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.046 ns                  ; 0.572 ns                 ;
; 0.618 ns                                ; ccd_generator:ccd|ccd415_sync_generator:ccd415|AD9845:ADC|GAIN[4]                                                      ; ccd_generator:ccd|ccd415_sync_generator:ccd415|AD9845:ADC|AD[4]                                                                                                               ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.046 ns                  ; 0.572 ns                 ;
; 0.618 ns                                ; ccd_generator:ccd|ccd415_sync_generator:ccd415|xvform_415:xvform|cntd1[3]                                              ; ccd_generator:ccd|ccd415_sync_generator:ccd415|xvform_415:xvform|cntd[3]                                                                                                      ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.046 ns                  ; 0.572 ns                 ;
; 0.618 ns                                ; ccd_generator:ccd|ccd415_sync_generator:ccd415|xvform_415:xvform|cntd1[1]                                              ; ccd_generator:ccd|ccd415_sync_generator:ccd415|xvform_415:xvform|cntd[1]                                                                                                      ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.046 ns                  ; 0.572 ns                 ;
; 0.618 ns                                ; ccd_generator:ccd|ccd415_sync_generator:ccd415|xvform_415:xvform|cntd1[10]                                             ; ccd_generator:ccd|ccd415_sync_generator:ccd415|xvform_415:xvform|cntd[10]                                                                                                     ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.046 ns                  ; 0.572 ns                 ;
; 0.618 ns                                ; ccd_generator:ccd|ccd415_sync_generator:ccd415|xvform_415:xvform|cntd1[5]                                              ; ccd_generator:ccd|ccd415_sync_generator:ccd415|xvform_415:xvform|cntd[5]                                                                                                      ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.046 ns                  ; 0.572 ns                 ;
; 0.618 ns                                ; mpu_res:reset_generator|en[1]                                                                                          ; mpu_res:reset_generator|CNT_EN                                                                                                                                                ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.046 ns                  ; 0.572 ns                 ;
; 0.619 ns                                ; shift:shpshift|DFF_ig:U1|Q                                                                                             ; shift:shpshift|DFF_ig:U2|Q                                                                                                                                                    ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.046 ns                  ; 0.573 ns                 ;
; 0.619 ns                                ; shift:shpshift|DFF_ig:U2|Q                                                                                             ; shift:shpshift|DFF_ig:U4|Q                                                                                                                                                    ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.046 ns                  ; 0.573 ns                 ;
; 0.619 ns                                ; shift:shpshift|DFF_ig:U5|Q                                                                                             ; shift:shpshift|DFF_ig:U6|Q                                                                                                                                                    ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.046 ns                  ; 0.573 ns                 ;
; 0.619 ns                                ; shift:shdshift|DFF_ig:U1|Q                                                                                             ; shift:shdshift|DFF_ig:U2|Q                                                                                                                                                    ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.046 ns                  ; 0.573 ns                 ;
; 0.619 ns                                ; shift:shdshift|DFF_ig:U5|Q                                                                                             ; shift:shdshift|DFF_ig:U6|Q                                                                                                                                                    ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.046 ns                  ; 0.573 ns                 ;
; 0.619 ns                                ; ccd_generator:ccd|ccd285_sync_generator:ccd285|xvform_285:xvform|H1                                                    ; ccd_generator:ccd|H1A                                                                                                                                                         ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.046 ns                  ; 0.573 ns                 ;
; 0.619 ns                                ; ccd_generator:ccd|ccd415_sync_generator:ccd415|xvform_415:xvform|LINE                                                  ; ccd_generator:ccd|LINE                                                                                                                                                        ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.046 ns                  ; 0.573 ns                 ;
; 0.619 ns                                ; ccd_generator:ccd|ccd415_sync_generator:ccd415|xvform_415:xvform|cntb1[10]                                             ; ccd_generator:ccd|ccd415_sync_generator:ccd415|xvform_415:xvform|cntb[10]                                                                                                     ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.046 ns                  ; 0.573 ns                 ;
; 0.619 ns                                ; ccd_generator:ccd|ccd415_sync_generator:ccd415|xvform_415:xvform|cntb1[7]                                              ; ccd_generator:ccd|ccd415_sync_generator:ccd415|xvform_415:xvform|cntb[7]                                                                                                      ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.046 ns                  ; 0.573 ns                 ;
; 0.619 ns                                ; ccd_generator:ccd|ccd415_sync_generator:ccd415|xvform_415:xvform|cntb1[8]                                              ; ccd_generator:ccd|ccd415_sync_generator:ccd415|xvform_415:xvform|cntb[8]                                                                                                      ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.046 ns                  ; 0.573 ns                 ;
; 0.619 ns                                ; ccd_generator:ccd|ccd415_sync_generator:ccd415|xvform_415:xvform|cntd1[11]                                             ; ccd_generator:ccd|ccd415_sync_generator:ccd415|xvform_415:xvform|cntd[11]                                                                                                     ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.046 ns                  ; 0.573 ns                 ;
; 0.619 ns                                ; ccd_generator:ccd|ccd415_sync_generator:ccd415|xvform_415:xvform|cntd1[9]                                              ; ccd_generator:ccd|ccd415_sync_generator:ccd415|xvform_415:xvform|cntd[9]                                                                                                      ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.046 ns                  ; 0.573 ns                 ;
; 0.619 ns                                ; ccd_generator:ccd|ccd415_sync_generator:ccd415|xvform_415:xvform|cntd1[4]                                              ; ccd_generator:ccd|ccd415_sync_generator:ccd415|xvform_415:xvform|cntd[4]                                                                                                      ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.046 ns                  ; 0.573 ns                 ;
; 0.620 ns                                ; ccd_generator:ccd|ccd415_sync_generator:ccd415|xvform_415:xvform|cntd1[8]                                              ; ccd_generator:ccd|ccd415_sync_generator:ccd415|xvform_415:xvform|cntd[8]                                                                                                      ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.046 ns                  ; 0.574 ns                 ;
; 0.621 ns                                ; shift:shdshift|DFF_ig:U3|Q                                                                                             ; shift:shdshift|DFF_ig:U5|Q                                                                                                                                                    ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.046 ns                  ; 0.575 ns                 ;
; 0.621 ns                                ; AduC842:AduC|port_aduc_afalina:inst8|75                                                                                ; AduC842:AduC|port_aduc_afalina:inst8|92                                                                                                                                       ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.046 ns                  ; 0.575 ns                 ;
; 0.621 ns                                ; ccd_generator:ccd|ccd285_sync_generator:ccd285|AD9845:ADC|clpob_w                                                      ; ccd_generator:ccd|ccd285_sync_generator:ccd285|AD9845:ADC|CLPDM                                                                                                               ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.046 ns                  ; 0.575 ns                 ;
; 0.621 ns                                ; ccd_generator:ccd|ccd415_sync_generator:ccd415|AD9845:ADC|GAIN[8]                                                      ; ccd_generator:ccd|ccd415_sync_generator:ccd415|AD9845:ADC|AD[8]                                                                                                               ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.046 ns                  ; 0.575 ns                 ;
; 0.621 ns                                ; ccd_generator:ccd|ccd415_sync_generator:ccd415|xvform_415:xvform|cntb1[11]                                             ; ccd_generator:ccd|ccd415_sync_generator:ccd415|xvform_415:xvform|cntb[11]                                                                                                     ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.046 ns                  ; 0.575 ns                 ;
; 0.621 ns                                ; ccd_generator:ccd|ccd415_sync_generator:ccd415|xvform_415:xvform|cntb1[9]                                              ; ccd_generator:ccd|ccd415_sync_generator:ccd415|xvform_415:xvform|cntb[9]                                                                                                      ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.046 ns                  ; 0.575 ns                 ;
; 0.622 ns                                ; AduC842:AduC|me_108_rs485_top_all:inst4|rs485_rec_string:inst5|cvbeo1_byte_end                                         ; AduC842:AduC|me_108_rs485_top_all:inst4|rs485_rec_string:inst5|cvdff1                                                                                                         ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.046 ns                  ; 0.576 ns                 ;
; 0.622 ns                                ; ccd_generator:ccd|ccd285_sync_generator:ccd285|xvform_285:xvform|SUB                                                   ; ccd_generator:ccd|XSUBA                                                                                                                                                       ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.046 ns                  ; 0.576 ns                 ;
; 0.627 ns                                ; AduC842:AduC|mpu_reset:inst1|lpm_counter:2|cntr_bei:auto_generated|counter_reg_bit[24]                                 ; AduC842:AduC|mpu_reset:inst1|lpm_counter:2|cntr_bei:auto_generated|counter_reg_bit[24]                                                                                        ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.046 ns                  ; 0.581 ns                 ;
; 0.627 ns                                ; shift:dataclk_shift|DFF_ig:U4|Q                                                                                        ; shift:dataclk_shift|DFF_ig:U3|Q                                                                                                                                               ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.046 ns                  ; 0.581 ns                 ;
; 0.628 ns                                ; ccd_generator:ccd|ccd415_sync_generator:ccd415|AD9845:ADC|SHD                                                          ; ccd_generator:ccd|SHDB                                                                                                                                                        ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.046 ns                  ; 0.582 ns                 ;
; 0.628 ns                                ; AduC842:AduC|port_aduc_afalina:inst8|80                                                                                ; AduC842:AduC|port_aduc_afalina:inst8|79                                                                                                                                       ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.046 ns                  ; 0.582 ns                 ;
; 0.628 ns                                ; ccd_generator:ccd|ccd285_sync_generator:ccd285|xvform_285:xvform|dSector[11]                                           ; ccd_generator:ccd|ccd285_sync_generator:ccd285|xvform_285:xvform|dSector[11]                                                                                                  ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.046 ns                  ; 0.582 ns                 ;
; 0.629 ns                                ; ccd_generator:ccd|ccd415_sync_generator:ccd415|AD9845:ADC|CLPOB                                                        ; ccd_generator:ccd|CLPDMB                                                                                                                                                      ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.046 ns                  ; 0.583 ns                 ;
; 0.629 ns                                ; AduC842:AduC|port_aduc_afalina:inst8|80                                                                                ; AduC842:AduC|port_aduc_afalina:inst8|86                                                                                                                                       ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.046 ns                  ; 0.583 ns                 ;
; 0.630 ns                                ; ccd_generator:ccd|ccd415_sync_generator:ccd415|AD9845:ADC|SHP                                                          ; ccd_generator:ccd|SHPB                                                                                                                                                        ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.046 ns                  ; 0.584 ns                 ;
; 0.630 ns                                ; ccd_generator:ccd|ccd415_sync_generator:ccd415|xvform_415:xvform|H2                                                    ; ccd_generator:ccd|H2B                                                                                                                                                         ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.046 ns                  ; 0.584 ns                 ;
; 0.630 ns                                ; ccd_generator:ccd|ccd415_sync_generator:ccd415|AD9845:ADC|SHD                                                          ; ccd_generator:ccd|SHDA                                                                                                                                                        ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.046 ns                  ; 0.584 ns                 ;
; 0.630 ns                                ; ccd_generator:ccd|ccd415_sync_generator:ccd415|AD9845:ADC|SHP                                                          ; ccd_generator:ccd|SHPA                                                                                                                                                        ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.046 ns                  ; 0.584 ns                 ;
; 0.630 ns                                ; ccd_generator:ccd|ccd415_sync_generator:ccd415|xvform_415:xvform|H2                                                    ; ccd_generator:ccd|H2A                                                                                                                                                         ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.046 ns                  ; 0.584 ns                 ;
; 0.630 ns                                ; AduC842:AduC|me_108_rs485_top_all:inst4|rec_byte_me_108:90|lpm_shiftreg:28|dffs[9]                                     ; AduC842:AduC|me_108_rs485_top_all:inst4|rec_byte_me_108:90|lpm_ff:55|dffs[9]                                                                                                  ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.046 ns                  ; 0.584 ns                 ;
; 0.630 ns                                ; AduC842:AduC|me_108_rs485_top_all:inst4|rec_byte_me_108:90|lpm_shiftreg:28|dffs[4]                                     ; AduC842:AduC|me_108_rs485_top_all:inst4|rec_byte_me_108:90|lpm_ff:55|dffs[4]                                                                                                  ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.046 ns                  ; 0.584 ns                 ;
; 0.630 ns                                ; AduC842:AduC|me_108_rs485_top_all:inst4|rec_byte_me_108:90|57                                                          ; AduC842:AduC|me_108_rs485_top_all:inst4|rs485_rec_string:inst5|wren                                                                                                           ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.046 ns                  ; 0.584 ns                 ;
; 0.630 ns                                ; mpu_res:reset_generator|en[0]                                                                                          ; mpu_res:reset_generator|en[1]                                                                                                                                                 ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.046 ns                  ; 0.584 ns                 ;
; 0.632 ns                                ; AduC842:AduC|me_108_rs485_top_all:inst4|rec_byte_me_108:90|lpm_shiftreg:28|dffs[3]                                     ; AduC842:AduC|me_108_rs485_top_all:inst4|rec_byte_me_108:90|lpm_ff:55|dffs[3]                                                                                                  ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.046 ns                  ; 0.586 ns                 ;
; 0.632 ns                                ; ccd_generator:ccd|ccd415_sync_generator:ccd415|AD9845:ADC|CLPOB                                                        ; ccd_generator:ccd|CLPDMA                                                                                                                                                      ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.046 ns                  ; 0.586 ns                 ;
; 0.632 ns                                ; shift:dataclk_shift|DFF_ig:U5|Q                                                                                        ; shift:dataclk_shift|DFF_ig:U6|Q                                                                                                                                               ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.046 ns                  ; 0.586 ns                 ;
; 0.632 ns                                ; shift:dataclk_shift|DFF_ig:U3|Q                                                                                        ; shift:dataclk_shift|DFF_ig:U5|Q                                                                                                                                               ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.046 ns                  ; 0.586 ns                 ;
; 0.633 ns                                ; AduC842:AduC|port_aduc_afalina:inst8|76                                                                                ; AduC842:AduC|port_aduc_afalina:inst8|75                                                                                                                                       ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.046 ns                  ; 0.587 ns                 ;
; 0.636 ns                                ; AduC842:AduC|me_108_rs485_top_all:inst4|rec_byte_me_108:90|lpm_shiftreg:28|dffs[2]                                     ; AduC842:AduC|me_108_rs485_top_all:inst4|rec_byte_me_108:90|lpm_ff:55|dffs[2]                                                                                                  ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.046 ns                  ; 0.590 ns                 ;
; 0.638 ns                                ; ccd_generator:ccd|ccd415_sync_generator:ccd415|ccd_counters:cntXY|cntY[11]                                             ; ccd_generator:ccd|ccd415_sync_generator:ccd415|ccd_counters:cntXY|cntY[11]                                                                                                    ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.046 ns                  ; 0.592 ns                 ;
; 0.639 ns                                ; AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|lpm_counter:75|cntr_jqi:auto_generated|counter_reg_bit[7] ; AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|lpm_counter:75|cntr_jqi:auto_generated|counter_reg_bit[7]                                                        ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.046 ns                  ; 0.593 ns                 ;
; 0.639 ns                                ; AduC842:AduC|me_108_rs485_top_all:inst4|rs485_rec_string:inst5|num_byte[7]                                             ; AduC842:AduC|me_108_rs485_top_all:inst4|rs485_rec_string:inst5|num_byte[7]                                                                                                    ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.046 ns                  ; 0.593 ns                 ;
; 0.639 ns                                ; AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|lpm_counter:17|cntr_muh:auto_generated|counter_reg_bit[5]  ; AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|lpm_counter:17|cntr_muh:auto_generated|counter_reg_bit[5]                                                         ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.046 ns                  ; 0.593 ns                 ;
; 0.639 ns                                ; test_lvds_cnt:test_lvds|cnta[11]                                                                                       ; test_lvds_cnt:test_lvds|cnta[11]                                                                                                                                              ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.046 ns                  ; 0.593 ns                 ;
; 0.639 ns                                ; ccd_generator:ccd|ccd415_sync_generator:ccd415|xvform_415:xvform|cnt_b[11]                                             ; ccd_generator:ccd|ccd415_sync_generator:ccd415|xvform_415:xvform|cntb1[11]                                                                                                    ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.046 ns                  ; 0.593 ns                 ;
; 0.639 ns                                ; ccd_generator:ccd|ccd415_sync_generator:ccd415|xvform_415:xvform|ASector[11]                                           ; ccd_generator:ccd|ccd415_sync_generator:ccd415|xvform_415:xvform|ASector[11]                                                                                                  ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.046 ns                  ; 0.593 ns                 ;
; 0.639 ns                                ; ccd_generator:ccd|ccd415_sync_generator:ccd415|xvform_415:xvform|BSector[11]                                           ; ccd_generator:ccd|ccd415_sync_generator:ccd415|xvform_415:xvform|BSector[11]                                                                                                  ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.046 ns                  ; 0.593 ns                 ;
; 0.640 ns                                ; ccd_generator:ccd|ccd415_sync_generator:ccd415|xvform_415:xvform|cnt[1]                                                ; ccd_generator:ccd|ccd415_sync_generator:ccd415|xvform_415:xvform|RG                                                                                                           ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.046 ns                  ; 0.594 ns                 ;
; 0.642 ns                                ; ccd_generator:ccd|ccd415_sync_generator:ccd415|xvform_415:xvform|cnt[1]                                                ; ccd_generator:ccd|ccd415_sync_generator:ccd415|xvform_415:xvform|H2                                                                                                           ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.046 ns                  ; 0.596 ns                 ;
; 0.643 ns                                ; ccd_generator:ccd|ccd415_sync_generator:ccd415|xvform_415:xvform|cnt[1]                                                ; ccd_generator:ccd|ccd415_sync_generator:ccd415|xvform_415:xvform|H1                                                                                                           ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.046 ns                  ; 0.597 ns                 ;
; 0.644 ns                                ; AduC842:AduC|me_108_rs485_top_all:inst4|rec_byte_me_108:90|lpm_counter:26|cntr_97k:auto_generated|counter_reg_bit[0]   ; AduC842:AduC|me_108_rs485_top_all:inst4|rec_byte_me_108:90|43                                                                                                                 ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.046 ns                  ; 0.598 ns                 ;
; 0.644 ns                                ; ccd_generator:ccd|ccd415_sync_generator:ccd415|AD9845:ADC|cnt[0]                                                       ; ccd_generator:ccd|ccd415_sync_generator:ccd415|AD9845:ADC|SHP                                                                                                                 ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.046 ns                  ; 0.598 ns                 ;
; 0.644 ns                                ; ccd_generator:ccd|ccd415_sync_generator:ccd415|AD9845:ADC|cnt[0]                                                       ; ccd_generator:ccd|ccd415_sync_generator:ccd415|AD9845:ADC|SHD                                                                                                                 ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.046 ns                  ; 0.598 ns                 ;
; 0.645 ns                                ; ccd_generator:ccd|ccd415_sync_generator:ccd415|AD9845:ADC|cnt[0]                                                       ; ccd_generator:ccd|ccd415_sync_generator:ccd415|AD9845:ADC|cnt[1]                                                                                                              ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.046 ns                  ; 0.599 ns                 ;
; 0.651 ns                                ; ccd_generator:ccd|ccd415_sync_generator:ccd415|xvform_415:xvform|cnt_d[10]                                             ; ccd_generator:ccd|ccd415_sync_generator:ccd415|xvform_415:xvform|cntd1[10]                                                                                                    ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.046 ns                  ; 0.605 ns                 ;
; 0.651 ns                                ; ccd_generator:ccd|ccd285_sync_generator:ccd285|ccd_counters:cntXY|cntY[11]                                             ; ccd_generator:ccd|ccd285_sync_generator:ccd285|ccd_counters:cntXY|cntY[11]                                                                                                    ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.046 ns                  ; 0.605 ns                 ;
; 0.653 ns                                ; AduC842:AduC|me_108_rs485_top_all:inst4|rs485_rec_string:inst5|wren                                                    ; AduC842:AduC|me_108_rs485_top_all:inst4|rs485_rec_string:inst5|dff1                                                                                                           ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.046 ns                  ; 0.607 ns                 ;
; 0.653 ns                                ; ccd_generator:ccd|ccd415_sync_generator:ccd415|xvform_415:xvform|cnt_b[3]                                              ; ccd_generator:ccd|ccd415_sync_generator:ccd415|xvform_415:xvform|cntb1[3]                                                                                                     ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.046 ns                  ; 0.607 ns                 ;
; 0.656 ns                                ; ccd_generator:ccd|ccd415_sync_generator:ccd415|xvform_415:xvform|cnt_b[1]                                              ; ccd_generator:ccd|ccd415_sync_generator:ccd415|xvform_415:xvform|cntb1[1]                                                                                                     ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.046 ns                  ; 0.610 ns                 ;
; 0.656 ns                                ; ccd_generator:ccd|ccd415_sync_generator:ccd415|xvform_415:xvform|cnt_b[4]                                              ; ccd_generator:ccd|ccd415_sync_generator:ccd415|xvform_415:xvform|cntb1[4]                                                                                                     ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.046 ns                  ; 0.610 ns                 ;
; 0.656 ns                                ; ccd_generator:ccd|ccd415_sync_generator:ccd415|xvform_415:xvform|cnt_d[11]                                             ; ccd_generator:ccd|ccd415_sync_generator:ccd415|xvform_415:xvform|cntd1[11]                                                                                                    ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.046 ns                  ; 0.610 ns                 ;
; 0.657 ns                                ; AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|23                                                         ; AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|46                                                                                                                ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.046 ns                  ; 0.611 ns                 ;
; 0.662 ns                                ; c[2]                                                                                                                   ; c[2]                                                                                                                                                                          ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.046 ns                  ; 0.616 ns                 ;
; 0.663 ns                                ; AduC842:AduC|me_108_rs485_top_all:inst4|rec_byte_me_108:90|lpm_ff:55|dffs[2]                                           ; AduC842:AduC|me_108_rs485_top_all:inst4|rs485_rec_string:inst5|RAM2PORTRX:RAM2|altsyncram:altsyncram_component|altsyncram_mqe1:auto_generated|ram_block1a0~porta_datain_reg1  ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; 0.374 ns                   ; 1.037 ns                 ;
; 0.663 ns                                ; ccd_generator:ccd|ccd415_sync_generator:ccd415|AD9845:ADC|int_gain_strobe                                              ; ccd_generator:ccd|ccd415_sync_generator:ccd415|AD9845:ADC|ad_cnt[8]                                                                                                           ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.046 ns                  ; 0.617 ns                 ;
; 0.664 ns                                ; ccd_generator:ccd|ccd415_sync_generator:ccd415|xvform_415:xvform|cnt_d[6]                                              ; ccd_generator:ccd|ccd415_sync_generator:ccd415|xvform_415:xvform|cntd1[6]                                                                                                     ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] ; 0.000 ns                   ; -0.046 ns                  ; 0.618 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu)                                                                    ;                                                                                                                                                                               ;                                                                                         ;                                                                                         ;                            ;                            ;                          ;
+-----------------------------------------+------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+----------------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'CLK_6'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-----------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                                                                                                                                                                                                                                                                 ; To                                                                                                                                                                                                                                                                                                     ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; 0.502 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][8]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_nap3:auto_generated|ram_block1a8~porta_datain_reg0                                                                                                                     ; CLK_6      ; CLK_6    ; 0.000 ns                   ; 0.376 ns                   ; 0.878 ns                 ;
; 0.525 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][5]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_nap3:auto_generated|ram_block1a4~porta_datain_reg1                                                                                                                     ; CLK_6      ; CLK_6    ; 0.000 ns                   ; 0.376 ns                   ; 0.901 ns                 ;
; 0.527 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][6]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_nap3:auto_generated|ram_block1a4~porta_datain_reg2                                                                                                                     ; CLK_6      ; CLK_6    ; 0.000 ns                   ; 0.377 ns                   ; 0.904 ns                 ;
; 0.535 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][2]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_nap3:auto_generated|ram_block1a0~porta_datain_reg2                                                                                                                     ; CLK_6      ; CLK_6    ; 0.000 ns                   ; 0.376 ns                   ; 0.911 ns                 ;
; 0.536 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][11]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_nap3:auto_generated|ram_block1a8~porta_datain_reg3                                                                                                                     ; CLK_6      ; CLK_6    ; 0.000 ns                   ; 0.375 ns                   ; 0.911 ns                 ;
; 0.537 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][10]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_nap3:auto_generated|ram_block1a8~porta_datain_reg2                                                                                                                     ; CLK_6      ; CLK_6    ; 0.000 ns                   ; 0.376 ns                   ; 0.913 ns                 ;
; 0.548 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][3]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_nap3:auto_generated|ram_block1a0~porta_datain_reg3                                                                                                                     ; CLK_6      ; CLK_6    ; 0.000 ns                   ; 0.376 ns                   ; 0.924 ns                 ;
; 0.574 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|trigger_out_mode_ff                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|trigger_out_mode_ff                                                                                                                                                                                                               ; CLK_6      ; CLK_6    ; 0.000 ns                   ; -0.046 ns                  ; 0.528 ns                 ;
; 0.574 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|state.s0                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|state.s0                                                                                                                                ; CLK_6      ; CLK_6    ; 0.000 ns                   ; -0.046 ns                  ; 0.528 ns                 ;
; 0.574 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|segment_trigger                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|segment_trigger                                                                                                                         ; CLK_6      ; CLK_6    ; 0.000 ns                   ; -0.046 ns                  ; 0.528 ns                 ;
; 0.574 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped                                                                                                                                                                      ; CLK_6      ; CLK_6    ; 0.000 ns                   ; -0.046 ns                  ; 0.528 ns                 ;
; 0.574 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|base_address[0]                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|base_address[0]                                                                                                                                                                        ; CLK_6      ; CLK_6    ; 0.000 ns                   ; -0.046 ns                  ; 0.528 ns                 ;
; 0.574 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|done                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|done                                                                                                                                                                                   ; CLK_6      ; CLK_6    ; 0.000 ns                   ; -0.046 ns                  ; 0.528 ns                 ;
; 0.574 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                                                                                                                                             ; CLK_6      ; CLK_6    ; 0.000 ns                   ; -0.046 ns                  ; 0.528 ns                 ;
; 0.617 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[13]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][13]                                                                                                                                                                                                       ; CLK_6      ; CLK_6    ; 0.000 ns                   ; -0.046 ns                  ; 0.571 ns                 ;
; 0.617 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[12]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][12]                                                                                                                                                                                                       ; CLK_6      ; CLK_6    ; 0.000 ns                   ; -0.046 ns                  ; 0.571 ns                 ;
; 0.617 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][9]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][9]                                                                                                                                                                                                        ; CLK_6      ; CLK_6    ; 0.000 ns                   ; -0.046 ns                  ; 0.571 ns                 ;
; 0.617 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[6]                                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][6]                                                                                                                                                                                                        ; CLK_6      ; CLK_6    ; 0.000 ns                   ; -0.046 ns                  ; 0.571 ns                 ;
; 0.617 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][1]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][1]                                                                                                                                                                                                        ; CLK_6      ; CLK_6    ; 0.000 ns                   ; -0.046 ns                  ; 0.571 ns                 ;
; 0.617 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][3]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][3]                                                                                                                                                                                                        ; CLK_6      ; CLK_6    ; 0.000 ns                   ; -0.046 ns                  ; 0.571 ns                 ;
; 0.617 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|current_offset_delayed[9]                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem|cells[0][21]                                                                                                                                                                         ; CLK_6      ; CLK_6    ; 0.000 ns                   ; -0.046 ns                  ; 0.571 ns                 ;
; 0.617 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|current_offset_delayed[8]                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem|cells[0][20]                                                                                                                                                                         ; CLK_6      ; CLK_6    ; 0.000 ns                   ; -0.046 ns                  ; 0.571 ns                 ;
; 0.617 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|current_offset_delayed[1]                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem|cells[0][13]                                                                                                                                                                         ; CLK_6      ; CLK_6    ; 0.000 ns                   ; -0.046 ns                  ; 0.571 ns                 ;
; 0.618 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[14]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][14]                                                                                                                                                                                                       ; CLK_6      ; CLK_6    ; 0.000 ns                   ; -0.046 ns                  ; 0.572 ns                 ;
; 0.618 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][14]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][14]                                                                                                                                                                                                       ; CLK_6      ; CLK_6    ; 0.000 ns                   ; -0.046 ns                  ; 0.572 ns                 ;
; 0.618 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][13]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][13]                                                                                                                                                                                                       ; CLK_6      ; CLK_6    ; 0.000 ns                   ; -0.046 ns                  ; 0.572 ns                 ;
; 0.618 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][12]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][12]                                                                                                                                                                                                       ; CLK_6      ; CLK_6    ; 0.000 ns                   ; -0.046 ns                  ; 0.572 ns                 ;
; 0.618 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][10]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][10]                                                                                                                                                                                                       ; CLK_6      ; CLK_6    ; 0.000 ns                   ; -0.046 ns                  ; 0.572 ns                 ;
; 0.618 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][5]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][5]                                                                                                                                                                                                        ; CLK_6      ; CLK_6    ; 0.000 ns                   ; -0.046 ns                  ; 0.572 ns                 ;
; 0.618 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][4]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][4]                                                                                                                                                                                                        ; CLK_6      ; CLK_6    ; 0.000 ns                   ; -0.046 ns                  ; 0.572 ns                 ;
; 0.618 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][4]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][4]                                                                                                                                                                                                        ; CLK_6      ; CLK_6    ; 0.000 ns                   ; -0.046 ns                  ; 0.572 ns                 ;
; 0.618 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][0]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][0]                                                                                                                                                                                                        ; CLK_6      ; CLK_6    ; 0.000 ns                   ; -0.046 ns                  ; 0.572 ns                 ;
; 0.618 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][2]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][2]                                                                                                                                                                                                        ; CLK_6      ; CLK_6    ; 0.000 ns                   ; -0.046 ns                  ; 0.572 ns                 ;
; 0.618 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_mbpmg:\trigger_in_trigger_module_enabled_gen:trigger_in_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_mbpmg:\trigger_in_trigger_module_enabled_gen:trigger_in_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|regoutff                                                                      ; CLK_6      ; CLK_6    ; 0.000 ns                   ; -0.046 ns                  ; 0.572 ns                 ;
; 0.619 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][13]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][13]                                                                                                                                                                                                       ; CLK_6      ; CLK_6    ; 0.000 ns                   ; -0.046 ns                  ; 0.573 ns                 ;
; 0.619 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][12]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][12]                                                                                                                                                                                                       ; CLK_6      ; CLK_6    ; 0.000 ns                   ; -0.046 ns                  ; 0.573 ns                 ;
; 0.619 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[11]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][11]                                                                                                                                                                                                       ; CLK_6      ; CLK_6    ; 0.000 ns                   ; -0.046 ns                  ; 0.573 ns                 ;
; 0.619 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][9]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][9]                                                                                                                                                                                                        ; CLK_6      ; CLK_6    ; 0.000 ns                   ; -0.046 ns                  ; 0.573 ns                 ;
; 0.619 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|current_offset_delayed[10]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem|cells[0][22]                                                                                                                                                                         ; CLK_6      ; CLK_6    ; 0.000 ns                   ; -0.046 ns                  ; 0.573 ns                 ;
; 0.619 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|current_offset_delayed[5]                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem|cells[0][17]                                                                                                                                                                         ; CLK_6      ; CLK_6    ; 0.000 ns                   ; -0.046 ns                  ; 0.573 ns                 ;
; 0.620 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][15]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][15]                                                                                                                                                                                                       ; CLK_6      ; CLK_6    ; 0.000 ns                   ; -0.046 ns                  ; 0.574 ns                 ;
; 0.620 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[9]                                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][9]                                                                                                                                                                                                        ; CLK_6      ; CLK_6    ; 0.000 ns                   ; -0.046 ns                  ; 0.574 ns                 ;
; 0.620 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][11]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][11]                                                                                                                                                                                                       ; CLK_6      ; CLK_6    ; 0.000 ns                   ; -0.046 ns                  ; 0.574 ns                 ;
; 0.620 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][11]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][11]                                                                                                                                                                                                       ; CLK_6      ; CLK_6    ; 0.000 ns                   ; -0.046 ns                  ; 0.574 ns                 ;
; 0.620 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][5]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][5]                                                                                                                                                                                                        ; CLK_6      ; CLK_6    ; 0.000 ns                   ; -0.046 ns                  ; 0.574 ns                 ;
; 0.620 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][0]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][0]                                                                                                                                                                                                        ; CLK_6      ; CLK_6    ; 0.000 ns                   ; -0.046 ns                  ; 0.574 ns                 ;
; 0.621 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[10]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][10]                                                                                                                                                                                                       ; CLK_6      ; CLK_6    ; 0.000 ns                   ; -0.046 ns                  ; 0.575 ns                 ;
; 0.621 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][7]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][7]                                                                                                                                                                                                        ; CLK_6      ; CLK_6    ; 0.000 ns                   ; -0.046 ns                  ; 0.575 ns                 ;
; 0.621 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][6]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][6]                                                                                                                                                                                                        ; CLK_6      ; CLK_6    ; 0.000 ns                   ; -0.046 ns                  ; 0.575 ns                 ;
; 0.622 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][8]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][8]                                                                                                                                                                                                        ; CLK_6      ; CLK_6    ; 0.000 ns                   ; -0.046 ns                  ; 0.576 ns                 ;
; 0.622 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][7]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][7]                                                                                                                                                                                                        ; CLK_6      ; CLK_6    ; 0.000 ns                   ; -0.046 ns                  ; 0.576 ns                 ;
; 0.630 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[6]                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|holdff    ; CLK_6      ; CLK_6    ; 0.000 ns                   ; -0.046 ns                  ; 0.584 ns                 ;
; 0.630 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[14]                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|holdff   ; CLK_6      ; CLK_6    ; 0.000 ns                   ; -0.046 ns                  ; 0.584 ns                 ;
; 0.630 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[6]                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|regoutff  ; CLK_6      ; CLK_6    ; 0.000 ns                   ; -0.046 ns                  ; 0.584 ns                 ;
; 0.630 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[14]                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|regoutff ; CLK_6      ; CLK_6    ; 0.000 ns                   ; -0.046 ns                  ; 0.584 ns                 ;
; 0.631 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[11]                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|holdff   ; CLK_6      ; CLK_6    ; 0.000 ns                   ; -0.046 ns                  ; 0.585 ns                 ;
; 0.632 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[11]                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|regoutff ; CLK_6      ; CLK_6    ; 0.000 ns                   ; -0.046 ns                  ; 0.586 ns                 ;
; 0.641 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_trigger_address_var[8]                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|last_trigger_address_delayed[8]                                                                                                                                                                                                   ; CLK_6      ; CLK_6    ; 0.000 ns                   ; -0.046 ns                  ; 0.595 ns                 ;
; 0.642 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_trigger_address_var[10]                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|last_trigger_address_delayed[10]                                                                                                                                                                                                  ; CLK_6      ; CLK_6    ; 0.000 ns                   ; -0.046 ns                  ; 0.596 ns                 ;
; 0.642 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_trigger_address_var[7]                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|last_trigger_address_delayed[7]                                                                                                                                                                                                   ; CLK_6      ; CLK_6    ; 0.000 ns                   ; -0.046 ns                  ; 0.596 ns                 ;
; 0.652 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|state.s1                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|state.s0                                                                                                                                ; CLK_6      ; CLK_6    ; 0.000 ns                   ; -0.046 ns                  ; 0.606 ns                 ;
; 0.654 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|done                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|collecting_post_data_var                                                                                                                                                               ; CLK_6      ; CLK_6    ; 0.000 ns                   ; -0.046 ns                  ; 0.608 ns                 ;
; 0.715 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][15]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_nap3:auto_generated|ram_block1a12~porta_datain_reg3                                                                                                                    ; CLK_6      ; CLK_6    ; 0.000 ns                   ; 0.375 ns                   ; 1.090 ns                 ;
; 0.754 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][1]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_nap3:auto_generated|ram_block1a0~porta_datain_reg1                                                                                                                     ; CLK_6      ; CLK_6    ; 0.000 ns                   ; 0.384 ns                   ; 1.138 ns                 ;
; 0.756 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][3]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][3]                                                                                                                                                                                                        ; CLK_6      ; CLK_6    ; 0.000 ns                   ; -0.046 ns                  ; 0.710 ns                 ;
; 0.757 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|last_trigger_address_delayed[0]                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem|cells[0][1]                                                                                                                                                                          ; CLK_6      ; CLK_6    ; 0.000 ns                   ; -0.046 ns                  ; 0.711 ns                 ;
; 0.764 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_trigger_address_var[4]                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|last_trigger_address_delayed[4]                                                                                                                                                                                                   ; CLK_6      ; CLK_6    ; 0.000 ns                   ; -0.046 ns                  ; 0.718 ns                 ;
; 0.767 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|condition_delay_reg[1]                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|condition_delay_reg[2]                                                                                                                                                                                                            ; CLK_6      ; CLK_6    ; 0.000 ns                   ; -0.045 ns                  ; 0.722 ns                 ;
; 0.772 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[3]                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|regoutff  ; CLK_6      ; CLK_6    ; 0.000 ns                   ; -0.046 ns                  ; 0.726 ns                 ;
; 0.773 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[3]                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|holdff    ; CLK_6      ; CLK_6    ; 0.000 ns                   ; -0.046 ns                  ; 0.727 ns                 ;
; 0.773 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|condition_delay_reg[0]                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|condition_delay_reg[1]                                                                                                                                                                                                            ; CLK_6      ; CLK_6    ; 0.000 ns                   ; -0.046 ns                  ; 0.727 ns                 ;
; 0.778 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[9]                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|holdff    ; CLK_6      ; CLK_6    ; 0.000 ns                   ; -0.046 ns                  ; 0.732 ns                 ;
; 0.781 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_trigger_address_var[1]                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|last_trigger_address_delayed[1]                                                                                                                                                                                                   ; CLK_6      ; CLK_6    ; 0.000 ns                   ; -0.045 ns                  ; 0.736 ns                 ;
; 0.784 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|next_address[9]                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_nap3:auto_generated|ram_block1a0~porta_address_reg9                                                                                                                    ; CLK_6      ; CLK_6    ; 0.000 ns                   ; 0.372 ns                   ; 1.156 ns                 ;
; 0.786 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[10]                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|regoutff ; CLK_6      ; CLK_6    ; 0.000 ns                   ; -0.046 ns                  ; 0.740 ns                 ;
; 0.788 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|next_address[4]                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_nap3:auto_generated|ram_block1a0~porta_address_reg4                                                                                                                    ; CLK_6      ; CLK_6    ; 0.000 ns                   ; 0.373 ns                   ; 1.161 ns                 ;
; 0.788 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[10]                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|holdff   ; CLK_6      ; CLK_6    ; 0.000 ns                   ; -0.046 ns                  ; 0.742 ns                 ;
; 0.792 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_trigger_address_var[6]                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|last_trigger_address_delayed[6]                                                                                                                                                                                                   ; CLK_6      ; CLK_6    ; 0.000 ns                   ; -0.046 ns                  ; 0.746 ns                 ;
; 0.795 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|next_address[6]                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_nap3:auto_generated|ram_block1a0~porta_address_reg6                                                                                                                    ; CLK_6      ; CLK_6    ; 0.000 ns                   ; 0.373 ns                   ; 1.168 ns                 ;
; 0.795 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|holdff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|regoutff ; CLK_6      ; CLK_6    ; 0.000 ns                   ; -0.046 ns                  ; 0.749 ns                 ;
; 0.796 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|holdff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|regoutff ; CLK_6      ; CLK_6    ; 0.000 ns                   ; -0.046 ns                  ; 0.750 ns                 ;
; 0.797 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[8]                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|holdff    ; CLK_6      ; CLK_6    ; 0.000 ns                   ; -0.046 ns                  ; 0.751 ns                 ;
; 0.800 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|holdff  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|regoutff  ; CLK_6      ; CLK_6    ; 0.000 ns                   ; -0.046 ns                  ; 0.754 ns                 ;
; 0.807 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|trigger_in_reg                                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_mbpmg:\trigger_in_trigger_module_enabled_gen:trigger_in_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|regoutff                                                                      ; CLK_6      ; CLK_6    ; 0.000 ns                   ; -0.046 ns                  ; 0.761 ns                 ;
; 0.808 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_trigger_address_var[2]                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|last_trigger_address_delayed[2]                                                                                                                                                                                                   ; CLK_6      ; CLK_6    ; 0.000 ns                   ; -0.045 ns                  ; 0.763 ns                 ;
; 0.810 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][1]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][1]                                                                                                                                                                                                        ; CLK_6      ; CLK_6    ; 0.000 ns                   ; -0.046 ns                  ; 0.764 ns                 ;
; 0.811 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|current_offset_delayed[6]                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem|cells[0][18]                                                                                                                                                                         ; CLK_6      ; CLK_6    ; 0.000 ns                   ; -0.046 ns                  ; 0.765 ns                 ;
; 0.811 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[4]                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|regoutff  ; CLK_6      ; CLK_6    ; 0.000 ns                   ; -0.046 ns                  ; 0.765 ns                 ;
; 0.812 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|current_offset_delayed[4]                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem|cells[0][16]                                                                                                                                                                         ; CLK_6      ; CLK_6    ; 0.000 ns                   ; -0.046 ns                  ; 0.766 ns                 ;
; 0.813 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|base_address[0]                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|current_segment_delayed[0]                                                                                                                                                                                                        ; CLK_6      ; CLK_6    ; 0.000 ns                   ; -0.046 ns                  ; 0.767 ns                 ;
; 0.814 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|current_offset_delayed[7]                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem|cells[0][19]                                                                                                                                                                         ; CLK_6      ; CLK_6    ; 0.000 ns                   ; -0.046 ns                  ; 0.768 ns                 ;
; 0.815 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][15]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][15]                                                                                                                                                                                                       ; CLK_6      ; CLK_6    ; 0.000 ns                   ; -0.046 ns                  ; 0.769 ns                 ;
; 0.817 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][13]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_nap3:auto_generated|ram_block1a12~porta_datain_reg1                                                                                                                    ; CLK_6      ; CLK_6    ; 0.000 ns                   ; 0.384 ns                   ; 1.201 ns                 ;
; 0.817 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][12]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_nap3:auto_generated|ram_block1a12~porta_datain_reg0                                                                                                                    ; CLK_6      ; CLK_6    ; 0.000 ns                   ; 0.374 ns                   ; 1.191 ns                 ;
; 0.823 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|trigger_in_reg                                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_mbpmg:\trigger_in_trigger_module_enabled_gen:trigger_in_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff                                                                        ; CLK_6      ; CLK_6    ; 0.000 ns                   ; -0.046 ns                  ; 0.777 ns                 ;
; 0.825 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|next_address[1]                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_nap3:auto_generated|ram_block1a0~porta_address_reg1                                                                                                                    ; CLK_6      ; CLK_6    ; 0.000 ns                   ; 0.373 ns                   ; 1.198 ns                 ;
; 0.826 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][0]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_nap3:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                     ; CLK_6      ; CLK_6    ; 0.000 ns                   ; 0.375 ns                   ; 1.201 ns                 ;
; 0.829 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][14]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_nap3:auto_generated|ram_block1a12~porta_datain_reg2                                                                                                                    ; CLK_6      ; CLK_6    ; 0.000 ns                   ; 0.384 ns                   ; 1.213 ns                 ;
; 0.829 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[4]                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|holdff    ; CLK_6      ; CLK_6    ; 0.000 ns                   ; -0.046 ns                  ; 0.783 ns                 ;
; 0.830 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|next_address[3]                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_nap3:auto_generated|ram_block1a0~porta_address_reg3                                                                                                                    ; CLK_6      ; CLK_6    ; 0.000 ns                   ; 0.373 ns                   ; 1.203 ns                 ;
; 0.834 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_trigger_address_var[9]                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|last_trigger_address_delayed[9]                                                                                                                                                                                                   ; CLK_6      ; CLK_6    ; 0.000 ns                   ; -0.046 ns                  ; 0.788 ns                 ;
; 0.836 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|next_address[9]                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_nap3:auto_generated|ram_block1a4~porta_address_reg9                                                                                                                    ; CLK_6      ; CLK_6    ; 0.000 ns                   ; 0.372 ns                   ; 1.208 ns                 ;
; 0.836 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|next_address[8]                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_nap3:auto_generated|ram_block1a0~porta_address_reg8                                                                                                                    ; CLK_6      ; CLK_6    ; 0.000 ns                   ; 0.373 ns                   ; 1.209 ns                 ;
; 0.845 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|next_address[6]                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_nap3:auto_generated|ram_block1a4~porta_address_reg6                                                                                                                    ; CLK_6      ; CLK_6    ; 0.000 ns                   ; 0.373 ns                   ; 1.218 ns                 ;
; 0.850 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|next_address[6]                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_nap3:auto_generated|ram_block1a12~porta_address_reg6                                                                                                                   ; CLK_6      ; CLK_6    ; 0.000 ns                   ; 0.373 ns                   ; 1.223 ns                 ;
; 0.855 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|next_address[2]                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_nap3:auto_generated|ram_block1a12~porta_address_reg2                                                                                                                   ; CLK_6      ; CLK_6    ; 0.000 ns                   ; 0.373 ns                   ; 1.228 ns                 ;
; 0.858 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][4]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_nap3:auto_generated|ram_block1a4~porta_datain_reg0                                                                                                                     ; CLK_6      ; CLK_6    ; 0.000 ns                   ; 0.384 ns                   ; 1.242 ns                 ;
; 0.866 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|segment_shift_var                                                                                                                                                                      ; CLK_6      ; CLK_6    ; 0.000 ns                   ; -0.045 ns                  ; 0.821 ns                 ;
; 0.869 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|base_address[0]                                                                                                                                                                        ; CLK_6      ; CLK_6    ; 0.000 ns                   ; -0.045 ns                  ; 0.824 ns                 ;
; 0.875 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|next_address[0]                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_nap3:auto_generated|ram_block1a12~porta_address_reg0                                                                                                                   ; CLK_6      ; CLK_6    ; 0.000 ns                   ; 0.373 ns                   ; 1.248 ns                 ;
; 0.880 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|next_address[8]                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_nap3:auto_generated|ram_block1a4~porta_address_reg8                                                                                                                    ; CLK_6      ; CLK_6    ; 0.000 ns                   ; 0.373 ns                   ; 1.253 ns                 ;
; 0.880 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|next_address[0]                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_nap3:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                    ; CLK_6      ; CLK_6    ; 0.000 ns                   ; 0.373 ns                   ; 1.253 ns                 ;
; 0.885 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|next_address[8]                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_nap3:auto_generated|ram_block1a12~porta_address_reg8                                                                                                                   ; CLK_6      ; CLK_6    ; 0.000 ns                   ; 0.373 ns                   ; 1.258 ns                 ;
; 0.885 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|next_address[0]                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_nap3:auto_generated|ram_block1a4~porta_address_reg0                                                                                                                    ; CLK_6      ; CLK_6    ; 0.000 ns                   ; 0.373 ns                   ; 1.258 ns                 ;
; 0.891 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][7]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_nap3:auto_generated|ram_block1a4~porta_datain_reg3                                                                                                                     ; CLK_6      ; CLK_6    ; 0.000 ns                   ; 0.384 ns                   ; 1.275 ns                 ;
; 0.891 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|holdff  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|regoutff  ; CLK_6      ; CLK_6    ; 0.000 ns                   ; -0.046 ns                  ; 0.845 ns                 ;
; 0.892 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|regoutff  ; CLK_6      ; CLK_6    ; 0.000 ns                   ; -0.046 ns                  ; 0.846 ns                 ;
; 0.898 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|holdff  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|regoutff  ; CLK_6      ; CLK_6    ; 0.000 ns                   ; -0.046 ns                  ; 0.852 ns                 ;
; 0.898 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|holdff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|regoutff ; CLK_6      ; CLK_6    ; 0.000 ns                   ; -0.046 ns                  ; 0.852 ns                 ;
; 0.898 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|holdff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|regoutff ; CLK_6      ; CLK_6    ; 0.000 ns                   ; -0.046 ns                  ; 0.852 ns                 ;
; 0.899 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|holdff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|regoutff ; CLK_6      ; CLK_6    ; 0.000 ns                   ; -0.046 ns                  ; 0.853 ns                 ;
; 0.899 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|holdff  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|regoutff  ; CLK_6      ; CLK_6    ; 0.000 ns                   ; -0.046 ns                  ; 0.853 ns                 ;
; 0.899 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|holdff  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|regoutff  ; CLK_6      ; CLK_6    ; 0.000 ns                   ; -0.046 ns                  ; 0.853 ns                 ;
; 0.900 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|next_address[1]                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_nap3:auto_generated|ram_block1a12~porta_address_reg1                                                                                                                   ; CLK_6      ; CLK_6    ; 0.000 ns                   ; 0.373 ns                   ; 1.273 ns                 ;
; 0.900 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|holdff  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|regoutff  ; CLK_6      ; CLK_6    ; 0.000 ns                   ; -0.046 ns                  ; 0.854 ns                 ;
; 0.910 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|next_address[5]                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_nap3:auto_generated|ram_block1a8~porta_address_reg5                                                                                                                    ; CLK_6      ; CLK_6    ; 0.000 ns                   ; 0.372 ns                   ; 1.282 ns                 ;
; 0.915 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|holdff  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|regoutff  ; CLK_6      ; CLK_6    ; 0.000 ns                   ; -0.046 ns                  ; 0.869 ns                 ;
; 0.916 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|holdff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|regoutff ; CLK_6      ; CLK_6    ; 0.000 ns                   ; -0.046 ns                  ; 0.870 ns                 ;
; 0.917 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|holdff  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|regoutff  ; CLK_6      ; CLK_6    ; 0.000 ns                   ; -0.046 ns                  ; 0.871 ns                 ;
; 0.917 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|holdff  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|regoutff  ; CLK_6      ; CLK_6    ; 0.000 ns                   ; -0.046 ns                  ; 0.871 ns                 ;
; 0.945 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[12]                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|regoutff ; CLK_6      ; CLK_6    ; 0.000 ns                   ; -0.046 ns                  ; 0.899 ns                 ;
; 0.946 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[2]                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|regoutff  ; CLK_6      ; CLK_6    ; 0.000 ns                   ; -0.046 ns                  ; 0.900 ns                 ;
; 0.947 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|last_trigger_address_delayed[3]                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem|cells[0][4]                                                                                                                                                                          ; CLK_6      ; CLK_6    ; 0.000 ns                   ; -0.046 ns                  ; 0.901 ns                 ;
; 0.947 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[13]                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|regoutff ; CLK_6      ; CLK_6    ; 0.000 ns                   ; -0.046 ns                  ; 0.901 ns                 ;
; 0.949 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[2]                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|holdff    ; CLK_6      ; CLK_6    ; 0.000 ns                   ; -0.046 ns                  ; 0.903 ns                 ;
; 0.950 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[0]                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|regoutff  ; CLK_6      ; CLK_6    ; 0.000 ns                   ; -0.046 ns                  ; 0.904 ns                 ;
; 0.960 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|next_address[10]                                                                                                                                                                       ; CLK_6      ; CLK_6    ; 0.000 ns                   ; -0.046 ns                  ; 0.914 ns                 ;
; 0.963 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[12]                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|holdff   ; CLK_6      ; CLK_6    ; 0.000 ns                   ; -0.046 ns                  ; 0.917 ns                 ;
; 0.966 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[0]                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff    ; CLK_6      ; CLK_6    ; 0.000 ns                   ; -0.046 ns                  ; 0.920 ns                 ;
; 0.970 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[13]                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|holdff   ; CLK_6      ; CLK_6    ; 0.000 ns                   ; -0.046 ns                  ; 0.924 ns                 ;
; 0.975 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|last_trigger_address_delayed[6]                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem|cells[0][7]                                                                                                                                                                          ; CLK_6      ; CLK_6    ; 0.000 ns                   ; -0.044 ns                  ; 0.931 ns                 ;
; 0.984 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|current_offset_delayed[3]                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem|cells[0][15]                                                                                                                                                                         ; CLK_6      ; CLK_6    ; 0.000 ns                   ; -0.044 ns                  ; 0.940 ns                 ;
; 0.986 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|condition_delay_reg[2]                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|condition_delay_reg[3]                                                                                                                                                                                                            ; CLK_6      ; CLK_6    ; 0.000 ns                   ; -0.047 ns                  ; 0.939 ns                 ;
; 0.989 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|current_offset_delayed[0]                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem|cells[0][12]                                                                                                                                                                         ; CLK_6      ; CLK_6    ; 0.000 ns                   ; -0.044 ns                  ; 0.945 ns                 ;
; 0.993 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][8]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][8]                                                                                                                                                                                                        ; CLK_6      ; CLK_6    ; 0.000 ns                   ; -0.047 ns                  ; 0.946 ns                 ;
; 0.993 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[5]                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|holdff    ; CLK_6      ; CLK_6    ; 0.000 ns                   ; -0.046 ns                  ; 0.947 ns                 ;
; 0.995 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[5]                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|regoutff  ; CLK_6      ; CLK_6    ; 0.000 ns                   ; -0.046 ns                  ; 0.949 ns                 ;
; 0.995 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|last_trigger_address_delayed[2]                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem|cells[0][3]                                                                                                                                                                          ; CLK_6      ; CLK_6    ; 0.000 ns                   ; -0.045 ns                  ; 0.950 ns                 ;
; 0.997 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|last_trigger_address_delayed[1]                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem|cells[0][2]                                                                                                                                                                          ; CLK_6      ; CLK_6    ; 0.000 ns                   ; -0.045 ns                  ; 0.952 ns                 ;
; 1.012 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[15]                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|holdff   ; CLK_6      ; CLK_6    ; 0.000 ns                   ; -0.045 ns                  ; 0.967 ns                 ;
; 1.016 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|current_offset_delayed[2]                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem|cells[0][14]                                                                                                                                                                         ; CLK_6      ; CLK_6    ; 0.000 ns                   ; -0.044 ns                  ; 0.972 ns                 ;
; 1.024 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][9]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_nap3:auto_generated|ram_block1a8~porta_datain_reg1                                                                                                                     ; CLK_6      ; CLK_6    ; 0.000 ns                   ; 0.373 ns                   ; 1.397 ns                 ;
; 1.027 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|last_trigger_address_delayed[5]                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem|cells[0][6]                                                                                                                                                                          ; CLK_6      ; CLK_6    ; 0.000 ns                   ; -0.044 ns                  ; 0.983 ns                 ;
; 1.031 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|next_address[6]                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|current_offset_delayed[6]                                                                                                                                                                                                         ; CLK_6      ; CLK_6    ; 0.000 ns                   ; -0.047 ns                  ; 0.984 ns                 ;
; 1.032 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[1]                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|regoutff  ; CLK_6      ; CLK_6    ; 0.000 ns                   ; -0.046 ns                  ; 0.986 ns                 ;
; 1.033 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[1]                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|holdff    ; CLK_6      ; CLK_6    ; 0.000 ns                   ; -0.046 ns                  ; 0.987 ns                 ;
; 1.044 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][14]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][14]                                                                                                                                                                                                       ; CLK_6      ; CLK_6    ; 0.000 ns                   ; -0.055 ns                  ; 0.989 ns                 ;
; 1.048 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[9]                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|regoutff  ; CLK_6      ; CLK_6    ; 0.000 ns                   ; -0.046 ns                  ; 1.002 ns                 ;
; 1.049 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|next_address[1]                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|current_offset_delayed[1]                                                                                                                                                                                                         ; CLK_6      ; CLK_6    ; 0.000 ns                   ; -0.044 ns                  ; 1.005 ns                 ;
; 1.055 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[0]                                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][0]                                                                                                                                                                                                        ; CLK_6      ; CLK_6    ; 0.000 ns                   ; -0.044 ns                  ; 1.011 ns                 ;
; 1.055 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_trigger_address_var[5]                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|last_trigger_address_delayed[5]                                                                                                                                                                                                   ; CLK_6      ; CLK_6    ; 0.000 ns                   ; -0.046 ns                  ; 1.009 ns                 ;
; 1.059 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|next_address[4]                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|current_offset_delayed[4]                                                                                                                                                                                                         ; CLK_6      ; CLK_6    ; 0.000 ns                   ; -0.047 ns                  ; 1.012 ns                 ;
; 1.066 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][10]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][10]                                                                                                                                                                                                       ; CLK_6      ; CLK_6    ; 0.000 ns                   ; -0.047 ns                  ; 1.019 ns                 ;
; 1.068 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[5]                                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][5]                                                                                                                                                                                                        ; CLK_6      ; CLK_6    ; 0.000 ns                   ; -0.048 ns                  ; 1.020 ns                 ;
; 1.070 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][2]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][2]                                                                                                                                                                                                        ; CLK_6      ; CLK_6    ; 0.000 ns                   ; -0.046 ns                  ; 1.024 ns                 ;
; 1.075 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[7]                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|holdff    ; CLK_6      ; CLK_6    ; 0.000 ns                   ; -0.049 ns                  ; 1.026 ns                 ;
; 1.075 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[8]                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|regoutff  ; CLK_6      ; CLK_6    ; 0.000 ns                   ; -0.046 ns                  ; 1.029 ns                 ;
; 1.076 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[2]                                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][2]                                                                                                                                                                                                        ; CLK_6      ; CLK_6    ; 0.000 ns                   ; -0.045 ns                  ; 1.031 ns                 ;
; 1.076 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[7]                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|regoutff  ; CLK_6      ; CLK_6    ; 0.000 ns                   ; -0.049 ns                  ; 1.027 ns                 ;
; 1.087 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|next_address[4]                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_nap3:auto_generated|ram_block1a12~porta_address_reg4                                                                                                                   ; CLK_6      ; CLK_6    ; 0.000 ns                   ; 0.373 ns                   ; 1.460 ns                 ;
; 1.088 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|next_address[5]                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|current_offset_delayed[5]                                                                                                                                                                                                         ; CLK_6      ; CLK_6    ; 0.000 ns                   ; -0.047 ns                  ; 1.041 ns                 ;
; 1.091 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][6]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][6]                                                                                                                                                                                                        ; CLK_6      ; CLK_6    ; 0.000 ns                   ; -0.049 ns                  ; 1.042 ns                 ;
; 1.097 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|done                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_nap3:auto_generated|ram_block1a8~porta_we_reg                                                                                                                          ; CLK_6      ; CLK_6    ; 0.000 ns                   ; 0.371 ns                   ; 1.468 ns                 ;
; 1.103 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|next_address[7]                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|current_offset_delayed[7]                                                                                                                                                                                                         ; CLK_6      ; CLK_6    ; 0.000 ns                   ; -0.047 ns                  ; 1.056 ns                 ;
; 1.104 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[15]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][15]                                                                                                                                                                                                       ; CLK_6      ; CLK_6    ; 0.000 ns                   ; -0.045 ns                  ; 1.059 ns                 ;
; 1.106 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|next_address[5]                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_nap3:auto_generated|ram_block1a0~porta_address_reg5                                                                                                                    ; CLK_6      ; CLK_6    ; 0.000 ns                   ; 0.373 ns                   ; 1.479 ns                 ;
; 1.116 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|next_address[8]                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|current_offset_delayed[8]                                                                                                                                                                                                         ; CLK_6      ; CLK_6    ; 0.000 ns                   ; -0.047 ns                  ; 1.069 ns                 ;
; 1.116 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|next_address[2]                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|current_offset_delayed[2]                                                                                                                                                                                                         ; CLK_6      ; CLK_6    ; 0.000 ns                   ; -0.045 ns                  ; 1.071 ns                 ;
; 1.117 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|next_address[5]                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_nap3:auto_generated|ram_block1a4~porta_address_reg5                                                                                                                    ; CLK_6      ; CLK_6    ; 0.000 ns                   ; 0.373 ns                   ; 1.490 ns                 ;
; 1.122 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|next_address[5]                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_nap3:auto_generated|ram_block1a12~porta_address_reg5                                                                                                                   ; CLK_6      ; CLK_6    ; 0.000 ns                   ; 0.373 ns                   ; 1.495 ns                 ;
; 1.123 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[8]                                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][8]                                                                                                                                                                                                        ; CLK_6      ; CLK_6    ; 0.000 ns                   ; -0.046 ns                  ; 1.077 ns                 ;
; 1.124 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|next_address[10]                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_nap3:auto_generated|ram_block1a4~porta_address_reg10                                                                                                                   ; CLK_6      ; CLK_6    ; 0.000 ns                   ; 0.372 ns                   ; 1.496 ns                 ;
; 1.127 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[3]                                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][3]                                                                                                                                                                                                        ; CLK_6      ; CLK_6    ; 0.000 ns                   ; -0.049 ns                  ; 1.078 ns                 ;
; 1.132 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|next_address[1]                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_nap3:auto_generated|ram_block1a4~porta_address_reg1                                                                                                                    ; CLK_6      ; CLK_6    ; 0.000 ns                   ; 0.373 ns                   ; 1.505 ns                 ;
; 1.138 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|next_address[2]                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_nap3:auto_generated|ram_block1a8~porta_address_reg2                                                                                                                    ; CLK_6      ; CLK_6    ; 0.000 ns                   ; 0.372 ns                   ; 1.510 ns                 ;
; 1.139 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|state.s0                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|state.s1                                                                                                                                ; CLK_6      ; CLK_6    ; 0.000 ns                   ; -0.046 ns                  ; 1.093 ns                 ;
; 1.150 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|next_address[2]                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_nap3:auto_generated|ram_block1a4~porta_address_reg2                                                                                                                    ; CLK_6      ; CLK_6    ; 0.000 ns                   ; 0.373 ns                   ; 1.523 ns                 ;
; 1.155 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|last_trigger_address_delayed[10]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem|cells[0][11]                                                                                                                                                                         ; CLK_6      ; CLK_6    ; 0.000 ns                   ; -0.044 ns                  ; 1.111 ns                 ;
; 1.157 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|last_trigger_address_delayed[8]                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem|cells[0][9]                                                                                                                                                                          ; CLK_6      ; CLK_6    ; 0.000 ns                   ; -0.044 ns                  ; 1.113 ns                 ;
; 1.161 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|next_address[6]                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_nap3:auto_generated|ram_block1a8~porta_address_reg6                                                                                                                    ; CLK_6      ; CLK_6    ; 0.000 ns                   ; 0.372 ns                   ; 1.533 ns                 ;
; 1.163 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|next_address[2]                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_nap3:auto_generated|ram_block1a0~porta_address_reg2                                                                                                                    ; CLK_6      ; CLK_6    ; 0.000 ns                   ; 0.373 ns                   ; 1.536 ns                 ;
; 1.166 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|next_address[8]                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_nap3:auto_generated|ram_block1a8~porta_address_reg8                                                                                                                    ; CLK_6      ; CLK_6    ; 0.000 ns                   ; 0.372 ns                   ; 1.538 ns                 ;
; 1.168 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|next_address[0]                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_nap3:auto_generated|ram_block1a8~porta_address_reg0                                                                                                                    ; CLK_6      ; CLK_6    ; 0.000 ns                   ; 0.372 ns                   ; 1.540 ns                 ;
; 1.213 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|next_address[1]                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_nap3:auto_generated|ram_block1a8~porta_address_reg1                                                                                                                    ; CLK_6      ; CLK_6    ; 0.000 ns                   ; 0.372 ns                   ; 1.585 ns                 ;
; 1.214 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|last_trigger_address_delayed[4]                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem|cells[0][5]                                                                                                                                                                          ; CLK_6      ; CLK_6    ; 0.000 ns                   ; -0.044 ns                  ; 1.170 ns                 ;
; 1.217 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|state.s1                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|state.s1                                                                                                                                ; CLK_6      ; CLK_6    ; 0.000 ns                   ; -0.046 ns                  ; 1.171 ns                 ;
; 1.222 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|last_trigger_address_delayed[7]                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem|cells[0][8]                                                                                                                                                                          ; CLK_6      ; CLK_6    ; 0.000 ns                   ; -0.044 ns                  ; 1.178 ns                 ;
; 1.223 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_trigger_address_var[0]                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|last_trigger_address_delayed[0]                                                                                                                                                                                                   ; CLK_6      ; CLK_6    ; 0.000 ns                   ; -0.044 ns                  ; 1.179 ns                 ;
; 1.231 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|next_address[3]                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_nap3:auto_generated|ram_block1a12~porta_address_reg3                                                                                                                   ; CLK_6      ; CLK_6    ; 0.000 ns                   ; 0.373 ns                   ; 1.604 ns                 ;
; 1.233 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|last_trigger_address_delayed[9]                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem|cells[0][10]                                                                                                                                                                         ; CLK_6      ; CLK_6    ; 0.000 ns                   ; -0.044 ns                  ; 1.189 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu)                                                                                                                                                                                                                                                  ;                                                                                                                                                                                                                                                                                                        ;            ;          ;                            ;                            ;                          ;
+-----------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tsu                                                                                                                                                                                                                                                                                                          ;
+-----------------------------------------+-----------------------------------------------------+------------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------+
; Slack                                   ; Required tsu                                        ; Actual tsu ; From     ; To                                                                                                                                                                        ; To Clock ;
+-----------------------------------------+-----------------------------------------------------+------------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------+
; N/A                                     ; None                                                ; 6.795 ns   ; MPU_A[4] ; AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|RAM2PORT:inst2|altsyncram:altsyncram_component|altsyncram_9vl1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLK_6    ;
; N/A                                     ; None                                                ; 6.795 ns   ; MPU_A[4] ; AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|RAM2PORT:inst2|altsyncram:altsyncram_component|altsyncram_9vl1:auto_generated|ram_block1a0~porta_datain_reg1  ; CLK_6    ;
; N/A                                     ; None                                                ; 6.795 ns   ; MPU_A[4] ; AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|RAM2PORT:inst2|altsyncram:altsyncram_component|altsyncram_9vl1:auto_generated|ram_block1a0~porta_datain_reg2  ; CLK_6    ;
; N/A                                     ; None                                                ; 6.795 ns   ; MPU_A[4] ; AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|RAM2PORT:inst2|altsyncram:altsyncram_component|altsyncram_9vl1:auto_generated|ram_block1a0~porta_datain_reg3  ; CLK_6    ;
; N/A                                     ; None                                                ; 6.795 ns   ; MPU_A[4] ; AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|RAM2PORT:inst2|altsyncram:altsyncram_component|altsyncram_9vl1:auto_generated|ram_block1a0~porta_datain_reg4  ; CLK_6    ;
; N/A                                     ; None                                                ; 6.795 ns   ; MPU_A[4] ; AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|RAM2PORT:inst2|altsyncram:altsyncram_component|altsyncram_9vl1:auto_generated|ram_block1a0~porta_datain_reg5  ; CLK_6    ;
; N/A                                     ; None                                                ; 6.795 ns   ; MPU_A[4] ; AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|RAM2PORT:inst2|altsyncram:altsyncram_component|altsyncram_9vl1:auto_generated|ram_block1a0~porta_datain_reg6  ; CLK_6    ;
; N/A                                     ; None                                                ; 6.795 ns   ; MPU_A[4] ; AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|RAM2PORT:inst2|altsyncram:altsyncram_component|altsyncram_9vl1:auto_generated|ram_block1a0~porta_datain_reg7  ; CLK_6    ;
; N/A                                     ; None                                                ; 6.794 ns   ; MPU_A[4] ; AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|RAM2PORT:inst2|altsyncram:altsyncram_component|altsyncram_9vl1:auto_generated|ram_block1a0~porta_we_reg       ; CLK_6    ;
; N/A                                     ; None                                                ; 6.794 ns   ; MPU_A[4] ; AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|RAM2PORT:inst2|altsyncram:altsyncram_component|altsyncram_9vl1:auto_generated|ram_block1a0~porta_address_reg0 ; CLK_6    ;
; N/A                                     ; None                                                ; 6.794 ns   ; MPU_A[4] ; AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|RAM2PORT:inst2|altsyncram:altsyncram_component|altsyncram_9vl1:auto_generated|ram_block1a0~porta_address_reg1 ; CLK_6    ;
; N/A                                     ; None                                                ; 6.794 ns   ; MPU_A[4] ; AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|RAM2PORT:inst2|altsyncram:altsyncram_component|altsyncram_9vl1:auto_generated|ram_block1a0~porta_address_reg2 ; CLK_6    ;
; N/A                                     ; None                                                ; 6.794 ns   ; MPU_A[4] ; AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|RAM2PORT:inst2|altsyncram:altsyncram_component|altsyncram_9vl1:auto_generated|ram_block1a0~porta_address_reg3 ; CLK_6    ;
; N/A                                     ; None                                                ; 6.794 ns   ; MPU_A[4] ; AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|RAM2PORT:inst2|altsyncram:altsyncram_component|altsyncram_9vl1:auto_generated|ram_block1a0~porta_address_reg4 ; CLK_6    ;
; N/A                                     ; None                                                ; 6.794 ns   ; MPU_A[4] ; AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|RAM2PORT:inst2|altsyncram:altsyncram_component|altsyncram_9vl1:auto_generated|ram_block1a0~porta_address_reg5 ; CLK_6    ;
; N/A                                     ; None                                                ; 6.794 ns   ; MPU_A[4] ; AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|RAM2PORT:inst2|altsyncram:altsyncram_component|altsyncram_9vl1:auto_generated|ram_block1a0~porta_address_reg6 ; CLK_6    ;
; N/A                                     ; None                                                ; 6.794 ns   ; MPU_A[4] ; AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|RAM2PORT:inst2|altsyncram:altsyncram_component|altsyncram_9vl1:auto_generated|ram_block1a0~porta_address_reg7 ; CLK_6    ;
; N/A                                     ; None                                                ; 6.730 ns   ; MPU_A[3] ; AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|RAM2PORT:inst2|altsyncram:altsyncram_component|altsyncram_9vl1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLK_6    ;
; N/A                                     ; None                                                ; 6.730 ns   ; MPU_A[3] ; AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|RAM2PORT:inst2|altsyncram:altsyncram_component|altsyncram_9vl1:auto_generated|ram_block1a0~porta_datain_reg1  ; CLK_6    ;
; N/A                                     ; None                                                ; 6.730 ns   ; MPU_A[3] ; AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|RAM2PORT:inst2|altsyncram:altsyncram_component|altsyncram_9vl1:auto_generated|ram_block1a0~porta_datain_reg2  ; CLK_6    ;
; N/A                                     ; None                                                ; 6.730 ns   ; MPU_A[3] ; AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|RAM2PORT:inst2|altsyncram:altsyncram_component|altsyncram_9vl1:auto_generated|ram_block1a0~porta_datain_reg3  ; CLK_6    ;
; N/A                                     ; None                                                ; 6.730 ns   ; MPU_A[3] ; AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|RAM2PORT:inst2|altsyncram:altsyncram_component|altsyncram_9vl1:auto_generated|ram_block1a0~porta_datain_reg4  ; CLK_6    ;
; N/A                                     ; None                                                ; 6.730 ns   ; MPU_A[3] ; AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|RAM2PORT:inst2|altsyncram:altsyncram_component|altsyncram_9vl1:auto_generated|ram_block1a0~porta_datain_reg5  ; CLK_6    ;
; N/A                                     ; None                                                ; 6.730 ns   ; MPU_A[3] ; AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|RAM2PORT:inst2|altsyncram:altsyncram_component|altsyncram_9vl1:auto_generated|ram_block1a0~porta_datain_reg6  ; CLK_6    ;
; N/A                                     ; None                                                ; 6.730 ns   ; MPU_A[3] ; AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|RAM2PORT:inst2|altsyncram:altsyncram_component|altsyncram_9vl1:auto_generated|ram_block1a0~porta_datain_reg7  ; CLK_6    ;
; N/A                                     ; None                                                ; 6.729 ns   ; MPU_A[3] ; AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|RAM2PORT:inst2|altsyncram:altsyncram_component|altsyncram_9vl1:auto_generated|ram_block1a0~porta_we_reg       ; CLK_6    ;
; N/A                                     ; None                                                ; 6.729 ns   ; MPU_A[3] ; AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|RAM2PORT:inst2|altsyncram:altsyncram_component|altsyncram_9vl1:auto_generated|ram_block1a0~porta_address_reg0 ; CLK_6    ;
; N/A                                     ; None                                                ; 6.729 ns   ; MPU_A[3] ; AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|RAM2PORT:inst2|altsyncram:altsyncram_component|altsyncram_9vl1:auto_generated|ram_block1a0~porta_address_reg1 ; CLK_6    ;
; N/A                                     ; None                                                ; 6.729 ns   ; MPU_A[3] ; AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|RAM2PORT:inst2|altsyncram:altsyncram_component|altsyncram_9vl1:auto_generated|ram_block1a0~porta_address_reg2 ; CLK_6    ;
; N/A                                     ; None                                                ; 6.729 ns   ; MPU_A[3] ; AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|RAM2PORT:inst2|altsyncram:altsyncram_component|altsyncram_9vl1:auto_generated|ram_block1a0~porta_address_reg3 ; CLK_6    ;
; N/A                                     ; None                                                ; 6.729 ns   ; MPU_A[3] ; AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|RAM2PORT:inst2|altsyncram:altsyncram_component|altsyncram_9vl1:auto_generated|ram_block1a0~porta_address_reg4 ; CLK_6    ;
; N/A                                     ; None                                                ; 6.729 ns   ; MPU_A[3] ; AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|RAM2PORT:inst2|altsyncram:altsyncram_component|altsyncram_9vl1:auto_generated|ram_block1a0~porta_address_reg5 ; CLK_6    ;
; N/A                                     ; None                                                ; 6.729 ns   ; MPU_A[3] ; AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|RAM2PORT:inst2|altsyncram:altsyncram_component|altsyncram_9vl1:auto_generated|ram_block1a0~porta_address_reg6 ; CLK_6    ;
; N/A                                     ; None                                                ; 6.729 ns   ; MPU_A[3] ; AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|RAM2PORT:inst2|altsyncram:altsyncram_component|altsyncram_9vl1:auto_generated|ram_block1a0~porta_address_reg7 ; CLK_6    ;
; N/A                                     ; None                                                ; 6.599 ns   ; MPU_A[7] ; AduC842:AduC|Three_ctrl_k:inst6|aduc_reg:inst2|DATA_ADCLK[5]                                                                                                              ; CLK_6    ;
; N/A                                     ; None                                                ; 6.599 ns   ; MPU_A[7] ; AduC842:AduC|Three_ctrl_k:inst6|aduc_reg:inst2|DATA_ADCLK[7]                                                                                                              ; CLK_6    ;
; N/A                                     ; None                                                ; 6.599 ns   ; MPU_A[7] ; AduC842:AduC|Three_ctrl_k:inst6|aduc_reg:inst2|DATA_ADCLK[4]                                                                                                              ; CLK_6    ;
; N/A                                     ; None                                                ; 6.599 ns   ; MPU_A[7] ; AduC842:AduC|Three_ctrl_k:inst6|aduc_reg:inst2|DATA_ADCLK[6]                                                                                                              ; CLK_6    ;
; N/A                                     ; None                                                ; 6.599 ns   ; MPU_A[7] ; AduC842:AduC|Three_ctrl_k:inst6|aduc_reg:inst2|DATA_ADCLK[3]                                                                                                              ; CLK_6    ;
; N/A                                     ; None                                                ; 6.599 ns   ; MPU_A[7] ; AduC842:AduC|Three_ctrl_k:inst6|aduc_reg:inst2|DATA_ADCLK[1]                                                                                                              ; CLK_6    ;
; N/A                                     ; None                                                ; 6.599 ns   ; MPU_A[7] ; AduC842:AduC|Three_ctrl_k:inst6|aduc_reg:inst2|DATA_ADCLK[0]                                                                                                              ; CLK_6    ;
; N/A                                     ; None                                                ; 6.599 ns   ; MPU_A[7] ; AduC842:AduC|Three_ctrl_k:inst6|aduc_reg:inst2|DATA_ADCLK[2]                                                                                                              ; CLK_6    ;
; N/A                                     ; None                                                ; 6.545 ns   ; MPU_A[5] ; AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|RAM2PORT:inst2|altsyncram:altsyncram_component|altsyncram_9vl1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLK_6    ;
; N/A                                     ; None                                                ; 6.545 ns   ; MPU_A[5] ; AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|RAM2PORT:inst2|altsyncram:altsyncram_component|altsyncram_9vl1:auto_generated|ram_block1a0~porta_datain_reg1  ; CLK_6    ;
; N/A                                     ; None                                                ; 6.545 ns   ; MPU_A[5] ; AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|RAM2PORT:inst2|altsyncram:altsyncram_component|altsyncram_9vl1:auto_generated|ram_block1a0~porta_datain_reg2  ; CLK_6    ;
; N/A                                     ; None                                                ; 6.545 ns   ; MPU_A[5] ; AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|RAM2PORT:inst2|altsyncram:altsyncram_component|altsyncram_9vl1:auto_generated|ram_block1a0~porta_datain_reg3  ; CLK_6    ;
; N/A                                     ; None                                                ; 6.545 ns   ; MPU_A[5] ; AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|RAM2PORT:inst2|altsyncram:altsyncram_component|altsyncram_9vl1:auto_generated|ram_block1a0~porta_datain_reg4  ; CLK_6    ;
; N/A                                     ; None                                                ; 6.545 ns   ; MPU_A[5] ; AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|RAM2PORT:inst2|altsyncram:altsyncram_component|altsyncram_9vl1:auto_generated|ram_block1a0~porta_datain_reg5  ; CLK_6    ;
; N/A                                     ; None                                                ; 6.545 ns   ; MPU_A[5] ; AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|RAM2PORT:inst2|altsyncram:altsyncram_component|altsyncram_9vl1:auto_generated|ram_block1a0~porta_datain_reg6  ; CLK_6    ;
; N/A                                     ; None                                                ; 6.545 ns   ; MPU_A[5] ; AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|RAM2PORT:inst2|altsyncram:altsyncram_component|altsyncram_9vl1:auto_generated|ram_block1a0~porta_datain_reg7  ; CLK_6    ;
; N/A                                     ; None                                                ; 6.544 ns   ; MPU_A[5] ; AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|RAM2PORT:inst2|altsyncram:altsyncram_component|altsyncram_9vl1:auto_generated|ram_block1a0~porta_we_reg       ; CLK_6    ;
; N/A                                     ; None                                                ; 6.544 ns   ; MPU_A[5] ; AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|RAM2PORT:inst2|altsyncram:altsyncram_component|altsyncram_9vl1:auto_generated|ram_block1a0~porta_address_reg0 ; CLK_6    ;
; N/A                                     ; None                                                ; 6.544 ns   ; MPU_A[5] ; AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|RAM2PORT:inst2|altsyncram:altsyncram_component|altsyncram_9vl1:auto_generated|ram_block1a0~porta_address_reg1 ; CLK_6    ;
; N/A                                     ; None                                                ; 6.544 ns   ; MPU_A[5] ; AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|RAM2PORT:inst2|altsyncram:altsyncram_component|altsyncram_9vl1:auto_generated|ram_block1a0~porta_address_reg2 ; CLK_6    ;
; N/A                                     ; None                                                ; 6.544 ns   ; MPU_A[5] ; AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|RAM2PORT:inst2|altsyncram:altsyncram_component|altsyncram_9vl1:auto_generated|ram_block1a0~porta_address_reg3 ; CLK_6    ;
; N/A                                     ; None                                                ; 6.544 ns   ; MPU_A[5] ; AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|RAM2PORT:inst2|altsyncram:altsyncram_component|altsyncram_9vl1:auto_generated|ram_block1a0~porta_address_reg4 ; CLK_6    ;
; N/A                                     ; None                                                ; 6.544 ns   ; MPU_A[5] ; AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|RAM2PORT:inst2|altsyncram:altsyncram_component|altsyncram_9vl1:auto_generated|ram_block1a0~porta_address_reg5 ; CLK_6    ;
; N/A                                     ; None                                                ; 6.544 ns   ; MPU_A[5] ; AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|RAM2PORT:inst2|altsyncram:altsyncram_component|altsyncram_9vl1:auto_generated|ram_block1a0~porta_address_reg6 ; CLK_6    ;
; N/A                                     ; None                                                ; 6.544 ns   ; MPU_A[5] ; AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|RAM2PORT:inst2|altsyncram:altsyncram_component|altsyncram_9vl1:auto_generated|ram_block1a0~porta_address_reg7 ; CLK_6    ;
; N/A                                     ; None                                                ; 6.468 ns   ; MPU_A[7] ; AduC842:AduC|Three_ctrl_k:inst6|aduc_reg:inst2|DATA_SHUTTER[7]                                                                                                            ; CLK_6    ;
; N/A                                     ; None                                                ; 6.468 ns   ; MPU_A[7] ; AduC842:AduC|Three_ctrl_k:inst6|aduc_reg:inst2|DATA_SHUTTER[6]                                                                                                            ; CLK_6    ;
; N/A                                     ; None                                                ; 6.468 ns   ; MPU_A[7] ; AduC842:AduC|Three_ctrl_k:inst6|aduc_reg:inst2|DATA_SHUTTER[4]                                                                                                            ; CLK_6    ;
; N/A                                     ; None                                                ; 6.468 ns   ; MPU_A[7] ; AduC842:AduC|Three_ctrl_k:inst6|aduc_reg:inst2|DATA_SHUTTER[2]                                                                                                            ; CLK_6    ;
; N/A                                     ; None                                                ; 6.468 ns   ; MPU_A[7] ; AduC842:AduC|Three_ctrl_k:inst6|aduc_reg:inst2|DATA_SHUTTER[5]                                                                                                            ; CLK_6    ;
; N/A                                     ; None                                                ; 6.468 ns   ; MPU_A[7] ; AduC842:AduC|Three_ctrl_k:inst6|aduc_reg:inst2|DATA_SHUTTER[3]                                                                                                            ; CLK_6    ;
; N/A                                     ; None                                                ; 6.468 ns   ; MPU_A[7] ; AduC842:AduC|Three_ctrl_k:inst6|aduc_reg:inst2|DATA_SHUTTER[1]                                                                                                            ; CLK_6    ;
; N/A                                     ; None                                                ; 6.468 ns   ; MPU_A[7] ; AduC842:AduC|Three_ctrl_k:inst6|aduc_reg:inst2|DATA_SHUTTER[0]                                                                                                            ; CLK_6    ;
; N/A                                     ; None                                                ; 6.416 ns   ; MPU_A[7] ; AduC842:AduC|Three_ctrl_k:inst6|aduc_reg:inst2|DATA_SHUTTER[11]                                                                                                           ; CLK_6    ;
; N/A                                     ; None                                                ; 6.416 ns   ; MPU_A[7] ; AduC842:AduC|Three_ctrl_k:inst6|aduc_reg:inst2|DATA_SHUTTER[10]                                                                                                           ; CLK_6    ;
; N/A                                     ; None                                                ; 6.416 ns   ; MPU_A[7] ; AduC842:AduC|Three_ctrl_k:inst6|aduc_reg:inst2|DATA_SHUTTER[9]                                                                                                            ; CLK_6    ;
; N/A                                     ; None                                                ; 6.416 ns   ; MPU_A[7] ; AduC842:AduC|Three_ctrl_k:inst6|aduc_reg:inst2|DATA_SHUTTER[8]                                                                                                            ; CLK_6    ;
; N/A                                     ; None                                                ; 6.416 ns   ; MPU_A[7] ; AduC842:AduC|Three_ctrl_k:inst6|aduc_reg:inst2|DATA_SHUTTER[12]                                                                                                           ; CLK_6    ;
; N/A                                     ; None                                                ; 6.416 ns   ; MPU_A[7] ; AduC842:AduC|Three_ctrl_k:inst6|aduc_reg:inst2|DATA_SHUTTER[13]                                                                                                           ; CLK_6    ;
; N/A                                     ; None                                                ; 6.366 ns   ; MPU_A[6] ; AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|RAM2PORT:inst2|altsyncram:altsyncram_component|altsyncram_9vl1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLK_6    ;
; N/A                                     ; None                                                ; 6.366 ns   ; MPU_A[6] ; AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|RAM2PORT:inst2|altsyncram:altsyncram_component|altsyncram_9vl1:auto_generated|ram_block1a0~porta_datain_reg1  ; CLK_6    ;
; N/A                                     ; None                                                ; 6.366 ns   ; MPU_A[6] ; AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|RAM2PORT:inst2|altsyncram:altsyncram_component|altsyncram_9vl1:auto_generated|ram_block1a0~porta_datain_reg2  ; CLK_6    ;
; N/A                                     ; None                                                ; 6.366 ns   ; MPU_A[6] ; AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|RAM2PORT:inst2|altsyncram:altsyncram_component|altsyncram_9vl1:auto_generated|ram_block1a0~porta_datain_reg3  ; CLK_6    ;
; N/A                                     ; None                                                ; 6.366 ns   ; MPU_A[6] ; AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|RAM2PORT:inst2|altsyncram:altsyncram_component|altsyncram_9vl1:auto_generated|ram_block1a0~porta_datain_reg4  ; CLK_6    ;
; N/A                                     ; None                                                ; 6.366 ns   ; MPU_A[6] ; AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|RAM2PORT:inst2|altsyncram:altsyncram_component|altsyncram_9vl1:auto_generated|ram_block1a0~porta_datain_reg5  ; CLK_6    ;
; N/A                                     ; None                                                ; 6.366 ns   ; MPU_A[6] ; AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|RAM2PORT:inst2|altsyncram:altsyncram_component|altsyncram_9vl1:auto_generated|ram_block1a0~porta_datain_reg6  ; CLK_6    ;
; N/A                                     ; None                                                ; 6.366 ns   ; MPU_A[6] ; AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|RAM2PORT:inst2|altsyncram:altsyncram_component|altsyncram_9vl1:auto_generated|ram_block1a0~porta_datain_reg7  ; CLK_6    ;
; N/A                                     ; None                                                ; 6.365 ns   ; MPU_A[6] ; AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|RAM2PORT:inst2|altsyncram:altsyncram_component|altsyncram_9vl1:auto_generated|ram_block1a0~porta_we_reg       ; CLK_6    ;
; N/A                                     ; None                                                ; 6.365 ns   ; MPU_A[6] ; AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|RAM2PORT:inst2|altsyncram:altsyncram_component|altsyncram_9vl1:auto_generated|ram_block1a0~porta_address_reg0 ; CLK_6    ;
; N/A                                     ; None                                                ; 6.365 ns   ; MPU_A[6] ; AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|RAM2PORT:inst2|altsyncram:altsyncram_component|altsyncram_9vl1:auto_generated|ram_block1a0~porta_address_reg1 ; CLK_6    ;
; N/A                                     ; None                                                ; 6.365 ns   ; MPU_A[6] ; AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|RAM2PORT:inst2|altsyncram:altsyncram_component|altsyncram_9vl1:auto_generated|ram_block1a0~porta_address_reg2 ; CLK_6    ;
; N/A                                     ; None                                                ; 6.365 ns   ; MPU_A[6] ; AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|RAM2PORT:inst2|altsyncram:altsyncram_component|altsyncram_9vl1:auto_generated|ram_block1a0~porta_address_reg3 ; CLK_6    ;
; N/A                                     ; None                                                ; 6.365 ns   ; MPU_A[6] ; AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|RAM2PORT:inst2|altsyncram:altsyncram_component|altsyncram_9vl1:auto_generated|ram_block1a0~porta_address_reg4 ; CLK_6    ;
; N/A                                     ; None                                                ; 6.365 ns   ; MPU_A[6] ; AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|RAM2PORT:inst2|altsyncram:altsyncram_component|altsyncram_9vl1:auto_generated|ram_block1a0~porta_address_reg5 ; CLK_6    ;
; N/A                                     ; None                                                ; 6.365 ns   ; MPU_A[6] ; AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|RAM2PORT:inst2|altsyncram:altsyncram_component|altsyncram_9vl1:auto_generated|ram_block1a0~porta_address_reg6 ; CLK_6    ;
; N/A                                     ; None                                                ; 6.365 ns   ; MPU_A[6] ; AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|RAM2PORT:inst2|altsyncram:altsyncram_component|altsyncram_9vl1:auto_generated|ram_block1a0~porta_address_reg7 ; CLK_6    ;
; N/A                                     ; None                                                ; 6.243 ns   ; MPU_A[7] ; AduC842:AduC|Three_ctrl_k:inst6|aduc_reg:inst2|DATA_SHD[0]                                                                                                                ; CLK_6    ;
; N/A                                     ; None                                                ; 6.243 ns   ; MPU_A[7] ; AduC842:AduC|Three_ctrl_k:inst6|aduc_reg:inst2|DATA_SHD[1]                                                                                                                ; CLK_6    ;
; N/A                                     ; None                                                ; 6.243 ns   ; MPU_A[7] ; AduC842:AduC|Three_ctrl_k:inst6|aduc_reg:inst2|DATA_SHD[2]                                                                                                                ; CLK_6    ;
; N/A                                     ; None                                                ; 6.243 ns   ; MPU_A[7] ; AduC842:AduC|Three_ctrl_k:inst6|aduc_reg:inst2|DATA_SHD[3]                                                                                                                ; CLK_6    ;
; N/A                                     ; None                                                ; 6.243 ns   ; MPU_A[7] ; AduC842:AduC|Three_ctrl_k:inst6|aduc_reg:inst2|DATA_SHD[4]                                                                                                                ; CLK_6    ;
; N/A                                     ; None                                                ; 6.243 ns   ; MPU_A[7] ; AduC842:AduC|Three_ctrl_k:inst6|aduc_reg:inst2|DATA_SHD[5]                                                                                                                ; CLK_6    ;
; N/A                                     ; None                                                ; 6.243 ns   ; MPU_A[7] ; AduC842:AduC|Three_ctrl_k:inst6|aduc_reg:inst2|DATA_SHD[6]                                                                                                                ; CLK_6    ;
; N/A                                     ; None                                                ; 6.243 ns   ; MPU_A[7] ; AduC842:AduC|Three_ctrl_k:inst6|aduc_reg:inst2|DATA_SHD[7]                                                                                                                ; CLK_6    ;
; N/A                                     ; None                                                ; 6.242 ns   ; MPU_A[7] ; AduC842:AduC|Three_ctrl_k:inst6|aduc_reg:inst2|DATA_RG[0]                                                                                                                 ; CLK_6    ;
; N/A                                     ; None                                                ; 6.242 ns   ; MPU_A[7] ; AduC842:AduC|Three_ctrl_k:inst6|aduc_reg:inst2|DATA_RG[1]                                                                                                                 ; CLK_6    ;
; N/A                                     ; None                                                ; 6.242 ns   ; MPU_A[7] ; AduC842:AduC|Three_ctrl_k:inst6|aduc_reg:inst2|DATA_RG[2]                                                                                                                 ; CLK_6    ;
; N/A                                     ; None                                                ; 6.242 ns   ; MPU_A[7] ; AduC842:AduC|Three_ctrl_k:inst6|aduc_reg:inst2|DATA_RG[3]                                                                                                                 ; CLK_6    ;
; N/A                                     ; None                                                ; 6.242 ns   ; MPU_A[7] ; AduC842:AduC|Three_ctrl_k:inst6|aduc_reg:inst2|DATA_RG[4]                                                                                                                 ; CLK_6    ;
; N/A                                     ; None                                                ; 6.242 ns   ; MPU_A[7] ; AduC842:AduC|Three_ctrl_k:inst6|aduc_reg:inst2|DATA_RG[5]                                                                                                                 ; CLK_6    ;
; N/A                                     ; None                                                ; 6.242 ns   ; MPU_A[7] ; AduC842:AduC|Three_ctrl_k:inst6|aduc_reg:inst2|DATA_RG[6]                                                                                                                 ; CLK_6    ;
; N/A                                     ; None                                                ; 6.242 ns   ; MPU_A[7] ; AduC842:AduC|Three_ctrl_k:inst6|aduc_reg:inst2|DATA_RG[7]                                                                                                                 ; CLK_6    ;
; N/A                                     ; None                                                ; 6.130 ns   ; MPU_A[7] ; AduC842:AduC|Three_ctrl_k:inst6|aduc_reg:inst2|DATA_GAIN[7]                                                                                                               ; CLK_6    ;
; N/A                                     ; None                                                ; 6.130 ns   ; MPU_A[7] ; AduC842:AduC|Three_ctrl_k:inst6|aduc_reg:inst2|DATA_GAIN[3]                                                                                                               ; CLK_6    ;
; N/A                                     ; None                                                ; 6.130 ns   ; MPU_A[7] ; AduC842:AduC|Three_ctrl_k:inst6|aduc_reg:inst2|DATA_GAIN[6]                                                                                                               ; CLK_6    ;
; N/A                                     ; None                                                ; 6.130 ns   ; MPU_A[7] ; AduC842:AduC|Three_ctrl_k:inst6|aduc_reg:inst2|DATA_GAIN[2]                                                                                                               ; CLK_6    ;
; N/A                                     ; None                                                ; 6.130 ns   ; MPU_A[7] ; AduC842:AduC|Three_ctrl_k:inst6|aduc_reg:inst2|DATA_GAIN[4]                                                                                                               ; CLK_6    ;
; N/A                                     ; None                                                ; 6.130 ns   ; MPU_A[7] ; AduC842:AduC|Three_ctrl_k:inst6|aduc_reg:inst2|DATA_GAIN[5]                                                                                                               ; CLK_6    ;
; N/A                                     ; None                                                ; 6.130 ns   ; MPU_A[7] ; AduC842:AduC|Three_ctrl_k:inst6|aduc_reg:inst2|DATA_GAIN[1]                                                                                                               ; CLK_6    ;
; N/A                                     ; None                                                ; 6.130 ns   ; MPU_A[7] ; AduC842:AduC|Three_ctrl_k:inst6|aduc_reg:inst2|DATA_GAIN[0]                                                                                                               ; CLK_6    ;
; N/A                                     ; None                                                ; 6.106 ns   ; MPU_A[7] ; AduC842:AduC|Three_ctrl_k:inst6|aduc_reg:inst2|DATA_SHUTTER[14]                                                                                                           ; CLK_6    ;
; N/A                                     ; None                                                ; 6.106 ns   ; MPU_A[7] ; AduC842:AduC|Three_ctrl_k:inst6|aduc_reg:inst2|DATA_SHUTTER[15]                                                                                                           ; CLK_6    ;
; N/A                                     ; None                                                ; 6.105 ns   ; MPU_A[1] ; AduC842:AduC|Three_ctrl_k:inst6|aduc_reg:inst2|DATA_TV[0]                                                                                                                 ; CLK_6    ;
; N/A                                     ; None                                                ; 6.091 ns   ; MPU_A[7] ; AduC842:AduC|Three_ctrl_k:inst6|aduc_reg:inst2|DATA_TV[0]                                                                                                                 ; CLK_6    ;
; N/A                                     ; None                                                ; 6.079 ns   ; MPU_A[0] ; AduC842:AduC|Three_ctrl_k:inst6|aduc_reg:inst2|DATA_CROSS[4]                                                                                                              ; CLK_6    ;
; N/A                                     ; None                                                ; 6.077 ns   ; MPU_A[1] ; AduC842:AduC|Three_ctrl_k:inst6|aduc_reg:inst2|DATA_TV[3]                                                                                                                 ; CLK_6    ;
; N/A                                     ; None                                                ; 6.065 ns   ; MPU_A[0] ; AduC842:AduC|Three_ctrl_k:inst6|aduc_reg:inst2|DATA_CROSS[0]                                                                                                              ; CLK_6    ;
; N/A                                     ; None                                                ; 6.065 ns   ; MPU_A[0] ; AduC842:AduC|Three_ctrl_k:inst6|aduc_reg:inst2|DATA_CROSS[2]                                                                                                              ; CLK_6    ;
; N/A                                     ; None                                                ; 6.063 ns   ; MPU_A[7] ; AduC842:AduC|Three_ctrl_k:inst6|aduc_reg:inst2|DATA_TV[3]                                                                                                                 ; CLK_6    ;
; N/A                                     ; None                                                ; 6.035 ns   ; MPU_A[7] ; AduC842:AduC|Three_ctrl_k:inst6|aduc_reg:inst2|DATA_GAIN[8]                                                                                                               ; CLK_6    ;
; N/A                                     ; None                                                ; 6.035 ns   ; MPU_A[7] ; AduC842:AduC|Three_ctrl_k:inst6|aduc_reg:inst2|DATA_GAIN[9]                                                                                                               ; CLK_6    ;
; N/A                                     ; None                                                ; 6.035 ns   ; MPU_A[7] ; AduC842:AduC|Three_ctrl_k:inst6|aduc_reg:inst2|DATA_GAIN[10]                                                                                                              ; CLK_6    ;
; N/A                                     ; None                                                ; 6.035 ns   ; MPU_A[7] ; AduC842:AduC|Three_ctrl_k:inst6|aduc_reg:inst2|DATA_GAIN[11]                                                                                                              ; CLK_6    ;
; N/A                                     ; None                                                ; 6.035 ns   ; MPU_A[7] ; AduC842:AduC|Three_ctrl_k:inst6|aduc_reg:inst2|DATA_GAIN[12]                                                                                                              ; CLK_6    ;
; N/A                                     ; None                                                ; 6.035 ns   ; MPU_A[7] ; AduC842:AduC|Three_ctrl_k:inst6|aduc_reg:inst2|DATA_GAIN[13]                                                                                                              ; CLK_6    ;
; N/A                                     ; None                                                ; 6.035 ns   ; MPU_A[7] ; AduC842:AduC|Three_ctrl_k:inst6|aduc_reg:inst2|DATA_GAIN[14]                                                                                                              ; CLK_6    ;
; N/A                                     ; None                                                ; 6.035 ns   ; MPU_A[7] ; AduC842:AduC|Three_ctrl_k:inst6|aduc_reg:inst2|DATA_GAIN[15]                                                                                                              ; CLK_6    ;
; N/A                                     ; None                                                ; 6.028 ns   ; MPU_A[2] ; AduC842:AduC|Three_ctrl_k:inst6|aduc_reg:inst2|DATA_TV[0]                                                                                                                 ; CLK_6    ;
; N/A                                     ; None                                                ; 6.000 ns   ; MPU_A[2] ; AduC842:AduC|Three_ctrl_k:inst6|aduc_reg:inst2|DATA_TV[3]                                                                                                                 ; CLK_6    ;
; N/A                                     ; None                                                ; 5.989 ns   ; MPU_A[7] ; AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|RAM2PORT:inst2|altsyncram:altsyncram_component|altsyncram_9vl1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLK_6    ;
; N/A                                     ; None                                                ; 5.989 ns   ; MPU_A[7] ; AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|RAM2PORT:inst2|altsyncram:altsyncram_component|altsyncram_9vl1:auto_generated|ram_block1a0~porta_datain_reg1  ; CLK_6    ;
; N/A                                     ; None                                                ; 5.989 ns   ; MPU_A[7] ; AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|RAM2PORT:inst2|altsyncram:altsyncram_component|altsyncram_9vl1:auto_generated|ram_block1a0~porta_datain_reg2  ; CLK_6    ;
; N/A                                     ; None                                                ; 5.989 ns   ; MPU_A[7] ; AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|RAM2PORT:inst2|altsyncram:altsyncram_component|altsyncram_9vl1:auto_generated|ram_block1a0~porta_datain_reg3  ; CLK_6    ;
; N/A                                     ; None                                                ; 5.989 ns   ; MPU_A[7] ; AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|RAM2PORT:inst2|altsyncram:altsyncram_component|altsyncram_9vl1:auto_generated|ram_block1a0~porta_datain_reg4  ; CLK_6    ;
; N/A                                     ; None                                                ; 5.989 ns   ; MPU_A[7] ; AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|RAM2PORT:inst2|altsyncram:altsyncram_component|altsyncram_9vl1:auto_generated|ram_block1a0~porta_datain_reg5  ; CLK_6    ;
; N/A                                     ; None                                                ; 5.989 ns   ; MPU_A[7] ; AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|RAM2PORT:inst2|altsyncram:altsyncram_component|altsyncram_9vl1:auto_generated|ram_block1a0~porta_datain_reg6  ; CLK_6    ;
; N/A                                     ; None                                                ; 5.989 ns   ; MPU_A[7] ; AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|RAM2PORT:inst2|altsyncram:altsyncram_component|altsyncram_9vl1:auto_generated|ram_block1a0~porta_datain_reg7  ; CLK_6    ;
; N/A                                     ; None                                                ; 5.988 ns   ; MPU_A[7] ; AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|RAM2PORT:inst2|altsyncram:altsyncram_component|altsyncram_9vl1:auto_generated|ram_block1a0~porta_we_reg       ; CLK_6    ;
; N/A                                     ; None                                                ; 5.988 ns   ; MPU_A[7] ; AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|RAM2PORT:inst2|altsyncram:altsyncram_component|altsyncram_9vl1:auto_generated|ram_block1a0~porta_address_reg0 ; CLK_6    ;
; N/A                                     ; None                                                ; 5.988 ns   ; MPU_A[7] ; AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|RAM2PORT:inst2|altsyncram:altsyncram_component|altsyncram_9vl1:auto_generated|ram_block1a0~porta_address_reg1 ; CLK_6    ;
; N/A                                     ; None                                                ; 5.988 ns   ; MPU_A[7] ; AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|RAM2PORT:inst2|altsyncram:altsyncram_component|altsyncram_9vl1:auto_generated|ram_block1a0~porta_address_reg2 ; CLK_6    ;
; N/A                                     ; None                                                ; 5.988 ns   ; MPU_A[7] ; AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|RAM2PORT:inst2|altsyncram:altsyncram_component|altsyncram_9vl1:auto_generated|ram_block1a0~porta_address_reg3 ; CLK_6    ;
; N/A                                     ; None                                                ; 5.988 ns   ; MPU_A[7] ; AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|RAM2PORT:inst2|altsyncram:altsyncram_component|altsyncram_9vl1:auto_generated|ram_block1a0~porta_address_reg4 ; CLK_6    ;
; N/A                                     ; None                                                ; 5.988 ns   ; MPU_A[7] ; AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|RAM2PORT:inst2|altsyncram:altsyncram_component|altsyncram_9vl1:auto_generated|ram_block1a0~porta_address_reg5 ; CLK_6    ;
; N/A                                     ; None                                                ; 5.988 ns   ; MPU_A[7] ; AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|RAM2PORT:inst2|altsyncram:altsyncram_component|altsyncram_9vl1:auto_generated|ram_block1a0~porta_address_reg6 ; CLK_6    ;
; N/A                                     ; None                                                ; 5.988 ns   ; MPU_A[7] ; AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|RAM2PORT:inst2|altsyncram:altsyncram_component|altsyncram_9vl1:auto_generated|ram_block1a0~porta_address_reg7 ; CLK_6    ;
; N/A                                     ; None                                                ; 5.984 ns   ; MPU_WR   ; AduC842:AduC|Three_ctrl_k:inst6|aduc_reg:inst2|DATA_ADCLK[5]                                                                                                              ; CLK_6    ;
; N/A                                     ; None                                                ; 5.984 ns   ; MPU_WR   ; AduC842:AduC|Three_ctrl_k:inst6|aduc_reg:inst2|DATA_ADCLK[7]                                                                                                              ; CLK_6    ;
; N/A                                     ; None                                                ; 5.984 ns   ; MPU_WR   ; AduC842:AduC|Three_ctrl_k:inst6|aduc_reg:inst2|DATA_ADCLK[4]                                                                                                              ; CLK_6    ;
; N/A                                     ; None                                                ; 5.984 ns   ; MPU_WR   ; AduC842:AduC|Three_ctrl_k:inst6|aduc_reg:inst2|DATA_ADCLK[6]                                                                                                              ; CLK_6    ;
; N/A                                     ; None                                                ; 5.984 ns   ; MPU_WR   ; AduC842:AduC|Three_ctrl_k:inst6|aduc_reg:inst2|DATA_ADCLK[3]                                                                                                              ; CLK_6    ;
; N/A                                     ; None                                                ; 5.984 ns   ; MPU_WR   ; AduC842:AduC|Three_ctrl_k:inst6|aduc_reg:inst2|DATA_ADCLK[1]                                                                                                              ; CLK_6    ;
; N/A                                     ; None                                                ; 5.984 ns   ; MPU_WR   ; AduC842:AduC|Three_ctrl_k:inst6|aduc_reg:inst2|DATA_ADCLK[0]                                                                                                              ; CLK_6    ;
; N/A                                     ; None                                                ; 5.984 ns   ; MPU_WR   ; AduC842:AduC|Three_ctrl_k:inst6|aduc_reg:inst2|DATA_ADCLK[2]                                                                                                              ; CLK_6    ;
; N/A                                     ; None                                                ; 5.945 ns   ; MPU_A[4] ; AduC842:AduC|Three_ctrl_k:inst6|aduc_reg:inst2|DATA_SHUTTER[7]                                                                                                            ; CLK_6    ;
; N/A                                     ; None                                                ; 5.945 ns   ; MPU_A[4] ; AduC842:AduC|Three_ctrl_k:inst6|aduc_reg:inst2|DATA_SHUTTER[6]                                                                                                            ; CLK_6    ;
; N/A                                     ; None                                                ; 5.945 ns   ; MPU_A[4] ; AduC842:AduC|Three_ctrl_k:inst6|aduc_reg:inst2|DATA_SHUTTER[4]                                                                                                            ; CLK_6    ;
; N/A                                     ; None                                                ; 5.945 ns   ; MPU_A[4] ; AduC842:AduC|Three_ctrl_k:inst6|aduc_reg:inst2|DATA_SHUTTER[2]                                                                                                            ; CLK_6    ;
; N/A                                     ; None                                                ; 5.945 ns   ; MPU_A[4] ; AduC842:AduC|Three_ctrl_k:inst6|aduc_reg:inst2|DATA_SHUTTER[5]                                                                                                            ; CLK_6    ;
; N/A                                     ; None                                                ; 5.945 ns   ; MPU_A[4] ; AduC842:AduC|Three_ctrl_k:inst6|aduc_reg:inst2|DATA_SHUTTER[3]                                                                                                            ; CLK_6    ;
; N/A                                     ; None                                                ; 5.945 ns   ; MPU_A[4] ; AduC842:AduC|Three_ctrl_k:inst6|aduc_reg:inst2|DATA_SHUTTER[1]                                                                                                            ; CLK_6    ;
; N/A                                     ; None                                                ; 5.945 ns   ; MPU_A[4] ; AduC842:AduC|Three_ctrl_k:inst6|aduc_reg:inst2|DATA_SHUTTER[0]                                                                                                            ; CLK_6    ;
; N/A                                     ; None                                                ; 5.921 ns   ; MPU_A[0] ; AduC842:AduC|Three_ctrl_k:inst6|aduc_reg:inst2|DATA_TV[0]                                                                                                                 ; CLK_6    ;
; N/A                                     ; None                                                ; 5.893 ns   ; MPU_A[0] ; AduC842:AduC|Three_ctrl_k:inst6|aduc_reg:inst2|DATA_TV[3]                                                                                                                 ; CLK_6    ;
; N/A                                     ; None                                                ; 5.893 ns   ; MPU_A[4] ; AduC842:AduC|Three_ctrl_k:inst6|aduc_reg:inst2|DATA_SHUTTER[11]                                                                                                           ; CLK_6    ;
; N/A                                     ; None                                                ; 5.893 ns   ; MPU_A[4] ; AduC842:AduC|Three_ctrl_k:inst6|aduc_reg:inst2|DATA_SHUTTER[10]                                                                                                           ; CLK_6    ;
; N/A                                     ; None                                                ; 5.893 ns   ; MPU_A[4] ; AduC842:AduC|Three_ctrl_k:inst6|aduc_reg:inst2|DATA_SHUTTER[9]                                                                                                            ; CLK_6    ;
; N/A                                     ; None                                                ; 5.893 ns   ; MPU_A[4] ; AduC842:AduC|Three_ctrl_k:inst6|aduc_reg:inst2|DATA_SHUTTER[8]                                                                                                            ; CLK_6    ;
; N/A                                     ; None                                                ; 5.893 ns   ; MPU_A[4] ; AduC842:AduC|Three_ctrl_k:inst6|aduc_reg:inst2|DATA_SHUTTER[12]                                                                                                           ; CLK_6    ;
; N/A                                     ; None                                                ; 5.893 ns   ; MPU_A[4] ; AduC842:AduC|Three_ctrl_k:inst6|aduc_reg:inst2|DATA_SHUTTER[13]                                                                                                           ; CLK_6    ;
; N/A                                     ; None                                                ; 5.862 ns   ; MPU_A[5] ; AduC842:AduC|Three_ctrl_k:inst6|aduc_reg:inst2|DATA_ADCLK[5]                                                                                                              ; CLK_6    ;
; N/A                                     ; None                                                ; 5.862 ns   ; MPU_A[5] ; AduC842:AduC|Three_ctrl_k:inst6|aduc_reg:inst2|DATA_ADCLK[7]                                                                                                              ; CLK_6    ;
; N/A                                     ; None                                                ; 5.862 ns   ; MPU_A[5] ; AduC842:AduC|Three_ctrl_k:inst6|aduc_reg:inst2|DATA_ADCLK[4]                                                                                                              ; CLK_6    ;
; N/A                                     ; None                                                ; 5.862 ns   ; MPU_A[5] ; AduC842:AduC|Three_ctrl_k:inst6|aduc_reg:inst2|DATA_ADCLK[6]                                                                                                              ; CLK_6    ;
; N/A                                     ; None                                                ; 5.862 ns   ; MPU_A[5] ; AduC842:AduC|Three_ctrl_k:inst6|aduc_reg:inst2|DATA_ADCLK[3]                                                                                                              ; CLK_6    ;
; N/A                                     ; None                                                ; 5.862 ns   ; MPU_A[5] ; AduC842:AduC|Three_ctrl_k:inst6|aduc_reg:inst2|DATA_ADCLK[1]                                                                                                              ; CLK_6    ;
; N/A                                     ; None                                                ; 5.862 ns   ; MPU_A[5] ; AduC842:AduC|Three_ctrl_k:inst6|aduc_reg:inst2|DATA_ADCLK[0]                                                                                                              ; CLK_6    ;
; N/A                                     ; None                                                ; 5.862 ns   ; MPU_A[5] ; AduC842:AduC|Three_ctrl_k:inst6|aduc_reg:inst2|DATA_ADCLK[2]                                                                                                              ; CLK_6    ;
; N/A                                     ; None                                                ; 5.847 ns   ; MPU_A[1] ; AduC842:AduC|Three_ctrl_k:inst6|aduc_reg:inst2|DATA_TV[1]                                                                                                                 ; CLK_6    ;
; N/A                                     ; None                                                ; 5.834 ns   ; MPU_WR   ; AduC842:AduC|Three_ctrl_k:inst6|aduc_reg:inst2|DATA_SHUTTER[7]                                                                                                            ; CLK_6    ;
; N/A                                     ; None                                                ; 5.834 ns   ; MPU_WR   ; AduC842:AduC|Three_ctrl_k:inst6|aduc_reg:inst2|DATA_SHUTTER[6]                                                                                                            ; CLK_6    ;
; N/A                                     ; None                                                ; 5.834 ns   ; MPU_WR   ; AduC842:AduC|Three_ctrl_k:inst6|aduc_reg:inst2|DATA_SHUTTER[4]                                                                                                            ; CLK_6    ;
; N/A                                     ; None                                                ; 5.834 ns   ; MPU_WR   ; AduC842:AduC|Three_ctrl_k:inst6|aduc_reg:inst2|DATA_SHUTTER[2]                                                                                                            ; CLK_6    ;
; N/A                                     ; None                                                ; 5.834 ns   ; MPU_WR   ; AduC842:AduC|Three_ctrl_k:inst6|aduc_reg:inst2|DATA_SHUTTER[5]                                                                                                            ; CLK_6    ;
; N/A                                     ; None                                                ; 5.834 ns   ; MPU_WR   ; AduC842:AduC|Three_ctrl_k:inst6|aduc_reg:inst2|DATA_SHUTTER[3]                                                                                                            ; CLK_6    ;
; N/A                                     ; None                                                ; 5.834 ns   ; MPU_WR   ; AduC842:AduC|Three_ctrl_k:inst6|aduc_reg:inst2|DATA_SHUTTER[1]                                                                                                            ; CLK_6    ;
; N/A                                     ; None                                                ; 5.834 ns   ; MPU_WR   ; AduC842:AduC|Three_ctrl_k:inst6|aduc_reg:inst2|DATA_SHUTTER[0]                                                                                                            ; CLK_6    ;
; N/A                                     ; None                                                ; 5.833 ns   ; MPU_A[7] ; AduC842:AduC|Three_ctrl_k:inst6|aduc_reg:inst2|DATA_TV[1]                                                                                                                 ; CLK_6    ;
; N/A                                     ; None                                                ; 5.822 ns   ; MPU_A[2] ; AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|RAM2PORT:inst2|altsyncram:altsyncram_component|altsyncram_9vl1:auto_generated|ram_block1a0~porta_datain_reg0  ; CLK_6    ;
; N/A                                     ; None                                                ; 5.822 ns   ; MPU_A[2] ; AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|RAM2PORT:inst2|altsyncram:altsyncram_component|altsyncram_9vl1:auto_generated|ram_block1a0~porta_datain_reg1  ; CLK_6    ;
; N/A                                     ; None                                                ; 5.822 ns   ; MPU_A[2] ; AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|RAM2PORT:inst2|altsyncram:altsyncram_component|altsyncram_9vl1:auto_generated|ram_block1a0~porta_datain_reg2  ; CLK_6    ;
; N/A                                     ; None                                                ; 5.822 ns   ; MPU_A[2] ; AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|RAM2PORT:inst2|altsyncram:altsyncram_component|altsyncram_9vl1:auto_generated|ram_block1a0~porta_datain_reg3  ; CLK_6    ;
; N/A                                     ; None                                                ; 5.822 ns   ; MPU_A[2] ; AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|RAM2PORT:inst2|altsyncram:altsyncram_component|altsyncram_9vl1:auto_generated|ram_block1a0~porta_datain_reg4  ; CLK_6    ;
; N/A                                     ; None                                                ; 5.822 ns   ; MPU_A[2] ; AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|RAM2PORT:inst2|altsyncram:altsyncram_component|altsyncram_9vl1:auto_generated|ram_block1a0~porta_datain_reg5  ; CLK_6    ;
; N/A                                     ; None                                                ; 5.822 ns   ; MPU_A[2] ; AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|RAM2PORT:inst2|altsyncram:altsyncram_component|altsyncram_9vl1:auto_generated|ram_block1a0~porta_datain_reg6  ; CLK_6    ;
; N/A                                     ; None                                                ; 5.822 ns   ; MPU_A[2] ; AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|RAM2PORT:inst2|altsyncram:altsyncram_component|altsyncram_9vl1:auto_generated|ram_block1a0~porta_datain_reg7  ; CLK_6    ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;          ;                                                                                                                                                                           ;          ;
+-----------------------------------------+-----------------------------------------------------+------------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                                                                                                                                                           ;
+-----------------------------------------+-----------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+
; Slack                                   ; Required tco                                        ; Actual tco ; From                                                                                                                                                 ; To                  ; From Clock          ;
+-----------------------------------------+-----------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+
; N/A                                     ; None                                                ; 17.996 ns  ; AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|23                                                                                       ; MPU_D[7]            ; CLK_6               ;
; N/A                                     ; None                                                ; 17.809 ns  ; AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|RAM2PORT:inst2|altsyncram:altsyncram_component|altsyncram_9vl1:auto_generated|q_b[6]     ; MPU_D[6]            ; CLK_6               ;
; N/A                                     ; None                                                ; 17.445 ns  ; AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|79                                                                                       ; MPU_D[7]            ; CLK_6               ;
; N/A                                     ; None                                                ; 16.915 ns  ; AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|RAM2PORT:inst2|altsyncram:altsyncram_component|altsyncram_9vl1:auto_generated|q_b[5]     ; MPU_D[5]            ; CLK_6               ;
; N/A                                     ; None                                                ; 16.880 ns  ; AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|RAM2PORT:inst2|altsyncram:altsyncram_component|altsyncram_9vl1:auto_generated|q_b[0]     ; MPU_D[0]            ; CLK_6               ;
; N/A                                     ; None                                                ; 16.771 ns  ; AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|lpm_counter:55|cntr_h7l:auto_generated|counter_reg_bit[8]                               ; MPU_D[2]            ; CLK_6               ;
; N/A                                     ; None                                                ; 16.571 ns  ; AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|RAM2PORT:inst2|altsyncram:altsyncram_component|altsyncram_9vl1:auto_generated|q_b[7]     ; MPU_D[7]            ; CLK_6               ;
; N/A                                     ; None                                                ; 16.496 ns  ; AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|RAM2PORT:inst2|altsyncram:altsyncram_component|altsyncram_9vl1:auto_generated|q_b[2]     ; MPU_D[2]            ; CLK_6               ;
; N/A                                     ; None                                                ; 16.438 ns  ; AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|RAM2PORT:inst2|altsyncram:altsyncram_component|altsyncram_9vl1:auto_generated|q_b[4]     ; MPU_D[4]            ; CLK_6               ;
; N/A                                     ; None                                                ; 16.325 ns  ; AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|RAM2PORT:inst2|altsyncram:altsyncram_component|altsyncram_9vl1:auto_generated|q_b[3]     ; MPU_D[3]            ; CLK_6               ;
; N/A                                     ; None                                                ; 16.091 ns  ; AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|lpm_counter:75|cntr_jqi:auto_generated|counter_reg_bit[5]                               ; MPU_D[5]            ; CLK_6               ;
; N/A                                     ; None                                                ; 15.810 ns  ; AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|RAM2PORT:inst2|altsyncram:altsyncram_component|altsyncram_9vl1:auto_generated|q_b[1]     ; MPU_D[1]            ; CLK_6               ;
; N/A                                     ; None                                                ; 15.648 ns  ; AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|lpm_counter:75|cntr_jqi:auto_generated|counter_reg_bit[3]                               ; MPU_D[3]            ; CLK_6               ;
; N/A                                     ; None                                                ; 15.588 ns  ; AduC842:AduC|me_108_rs485_top_all:inst4|rs485_rec_string:inst5|RAM2PORTRX:RAM2|altsyncram:altsyncram_component|altsyncram_mqe1:auto_generated|q_b[6] ; MPU_D[6]            ; CLK_6               ;
; N/A                                     ; None                                                ; 15.403 ns  ; AduC842:AduC|me_108_rs485_top_all:inst4|rs485_rec_string:inst5|dff2                                                                                  ; MPU_D[2]            ; CLK_6               ;
; N/A                                     ; None                                                ; 15.307 ns  ; AduC842:AduC|me_108_rs485_top_all:inst4|rs485_rec_string:inst5|RAM2PORTRX:RAM2|altsyncram:altsyncram_component|altsyncram_mqe1:auto_generated|q_b[0] ; MPU_D[0]            ; CLK_6               ;
; N/A                                     ; None                                                ; 15.286 ns  ; AduC842:AduC|me_108_rs485_top_all:inst4|rs485_rec_string:inst5|RAM2PORTRX:RAM2|altsyncram:altsyncram_component|altsyncram_mqe1:auto_generated|q_b[5] ; MPU_D[5]            ; CLK_6               ;
; N/A                                     ; None                                                ; 15.133 ns  ; AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|lpm_counter:122|cntr_mci:auto_generated|counter_reg_bit[0]                               ; RS485_MODE          ; CLK_6               ;
; N/A                                     ; None                                                ; 14.984 ns  ; AduC842:AduC|me_108_rs485_top_all:inst4|rs485_rec_string:inst5|RAM2PORTRX:RAM2|altsyncram:altsyncram_component|altsyncram_mqe1:auto_generated|q_b[3] ; MPU_D[3]            ; CLK_6               ;
; N/A                                     ; None                                                ; 14.955 ns  ; AduC842:AduC|me_108_rs485_top_all:inst4|rs485_rec_string:inst5|ctrl_summ_ok                                                                          ; MPU_D[2]            ; CLK_6               ;
; N/A                                     ; None                                                ; 14.932 ns  ; AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|lpm_counter:75|cntr_jqi:auto_generated|counter_reg_bit[4]                               ; MPU_D[4]            ; CLK_6               ;
; N/A                                     ; None                                                ; 14.705 ns  ; AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|lpm_counter:75|cntr_jqi:auto_generated|counter_reg_bit[1]                               ; MPU_D[1]            ; CLK_6               ;
; N/A                                     ; None                                                ; 14.693 ns  ; AduC842:AduC|me_108_rs485_top_all:inst4|rs485_rec_string:inst5|RAM2PORTRX:RAM2|altsyncram:altsyncram_component|altsyncram_mqe1:auto_generated|q_b[4] ; MPU_D[4]            ; CLK_6               ;
; N/A                                     ; None                                                ; 14.588 ns  ; AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|lpm_counter:75|cntr_jqi:auto_generated|counter_reg_bit[7]                               ; MPU_D[7]            ; CLK_6               ;
; N/A                                     ; None                                                ; 14.552 ns  ; AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|46                                                                                       ; RS485_MODE          ; CLK_6               ;
; N/A                                     ; None                                                ; 14.499 ns  ; AduC842:AduC|me_108_rs485_top_all:inst4|rs485_rec_string:inst5|cvdff2                                                                                ; MPU_D[2]            ; CLK_6               ;
; N/A                                     ; None                                                ; 14.493 ns  ; AduC842:AduC|me_108_rs485_top_all:inst4|rs485_rec_string:inst5|RAM2PORTRX:RAM2|altsyncram:altsyncram_component|altsyncram_mqe1:auto_generated|q_b[7] ; MPU_D[7]            ; CLK_6               ;
; N/A                                     ; None                                                ; 14.468 ns  ; AduC842:AduC|me_108_rs485_top_all:inst4|rs485_rec_string:inst5|RAM2PORTRX:RAM2|altsyncram:altsyncram_component|altsyncram_mqe1:auto_generated|q_b[2] ; MPU_D[2]            ; CLK_6               ;
; N/A                                     ; None                                                ; 14.378 ns  ; AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|lpm_counter:122|cntr_mci:auto_generated|counter_reg_bit[0]                               ; RS485_TXD           ; CLK_6               ;
; N/A                                     ; None                                                ; 14.294 ns  ; AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|lpm_counter:75|cntr_jqi:auto_generated|counter_reg_bit[6]                               ; MPU_D[6]            ; CLK_6               ;
; N/A                                     ; None                                                ; 14.251 ns  ; AduC842:AduC|me_108_rs485_top_all:inst4|rs485_rec_string:inst5|RAM2PORTRX:RAM2|altsyncram:altsyncram_component|altsyncram_mqe1:auto_generated|q_b[1] ; MPU_D[1]            ; CLK_6               ;
; N/A                                     ; None                                                ; 13.890 ns  ; AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|lpm_shiftreg:21|dffs[0]                                                                  ; RS485_TXD           ; CLK_6               ;
; N/A                                     ; None                                                ; 13.546 ns  ; AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|lpm_counter:75|cntr_jqi:auto_generated|counter_reg_bit[2]                               ; MPU_D[2]            ; CLK_6               ;
; N/A                                     ; None                                                ; 13.445 ns  ; AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|lpm_counter:75|cntr_jqi:auto_generated|counter_reg_bit[0]                               ; MPU_D[0]            ; CLK_6               ;
; N/A                                     ; None                                                ; 11.785 ns  ; AduC842:AduC|port_aduc_afalina:inst8|lpm_ff:18|dffs[5]                                                                                               ; MPU_D[5]            ; MPU_WR              ;
; N/A                                     ; None                                                ; 11.705 ns  ; AduC842:AduC|me_108_rs485_top_all:inst4|rs485_rec_string:inst5|ctrl_summ_ok                                                                          ; MPU_INT0            ; CLK_6               ;
; N/A                                     ; None                                                ; 11.492 ns  ; AduC842:AduC|me_108_rs485_top_all:inst4|rs_ports_me_108:124|lpm_ff:2|dffs[5]                                                                         ; MPU_D[5]            ; MPU_WR              ;
; N/A                                     ; None                                                ; 11.451 ns  ; AduC842:AduC|port_aduc_afalina:inst8|lpm_ff:23|dffs[2]                                                                                               ; MPU_D[0]            ; MPU_WR              ;
; N/A                                     ; None                                                ; 11.448 ns  ; sld_hub:sld_hub_inst|hub_tdo_reg                                                                                                                     ; altera_reserved_tdo ; altera_reserved_tck ;
; N/A                                     ; None                                                ; 11.430 ns  ; AduC842:AduC|port_aduc_afalina:inst8|lpm_ff:23|dffs[1]                                                                                               ; MPU_D[0]            ; MPU_WR              ;
; N/A                                     ; None                                                ; 11.419 ns  ; AduC842:AduC|me_108_rs485_top_all:inst4|rs485_rec_string:inst5|cvdff2                                                                                ; MPU_INT0            ; CLK_6               ;
; N/A                                     ; None                                                ; 11.367 ns  ; AduC842:AduC|port_aduc_afalina:inst8|lpm_ff:23|dffs[2]                                                                                               ; MPU_D[3]            ; MPU_WR              ;
; N/A                                     ; None                                                ; 11.346 ns  ; AduC842:AduC|port_aduc_afalina:inst8|lpm_ff:23|dffs[1]                                                                                               ; MPU_D[3]            ; MPU_WR              ;
; N/A                                     ; None                                                ; 11.298 ns  ; AduC842:AduC|port_aduc_afalina:inst8|lpm_ff:23|dffs[2]                                                                                               ; MPU_D[2]            ; MPU_WR              ;
; N/A                                     ; None                                                ; 11.277 ns  ; AduC842:AduC|port_aduc_afalina:inst8|lpm_ff:23|dffs[1]                                                                                               ; MPU_D[2]            ; MPU_WR              ;
; N/A                                     ; None                                                ; 11.250 ns  ; AduC842:AduC|port_aduc_afalina:inst8|lpm_ff:23|dffs[2]                                                                                               ; MPU_D[4]            ; MPU_WR              ;
; N/A                                     ; None                                                ; 11.229 ns  ; AduC842:AduC|port_aduc_afalina:inst8|lpm_ff:23|dffs[1]                                                                                               ; MPU_D[4]            ; MPU_WR              ;
; N/A                                     ; None                                                ; 11.217 ns  ; AduC842:AduC|Three_ctrl_k:inst6|aduc_reg:inst2|DATA_SHD[7]                                                                                           ; MPU_D[7]            ; CLK_6               ;
; N/A                                     ; None                                                ; 11.145 ns  ; AduC842:AduC|port_aduc_afalina:inst8|lpm_ff:18|dffs[4]                                                                                               ; MPU_D[4]            ; MPU_WR              ;
; N/A                                     ; None                                                ; 11.139 ns  ; AduC842:AduC|me_108_rs485_top_all:inst4|rs_ports_me_108:124|lpm_ff:2|dffs[3]                                                                         ; MPU_D[3]            ; MPU_WR              ;
; N/A                                     ; None                                                ; 11.129 ns  ; AduC842:AduC|port_aduc_afalina:inst8|lpm_ff:23|dffs[0]                                                                                               ; MPU_D[0]            ; MPU_WR              ;
; N/A                                     ; None                                                ; 11.114 ns  ; LVDS_D[16]~reg0                                                                                                                                      ; LVDS_D[17]          ; CLK_6               ;
; N/A                                     ; None                                                ; 11.089 ns  ; AduC842:AduC|port_aduc_afalina:inst8|lpm_ff:23|dffs[2]                                                                                               ; MPU_D[5]            ; MPU_WR              ;
; N/A                                     ; None                                                ; 11.068 ns  ; AduC842:AduC|port_aduc_afalina:inst8|lpm_ff:23|dffs[1]                                                                                               ; MPU_D[5]            ; MPU_WR              ;
; N/A                                     ; None                                                ; 11.045 ns  ; AduC842:AduC|port_aduc_afalina:inst8|lpm_ff:23|dffs[0]                                                                                               ; MPU_D[3]            ; MPU_WR              ;
; N/A                                     ; None                                                ; 10.998 ns  ; AduC842:AduC|me_108_rs485_top_all:inst4|rs_ports_me_108:124|lpm_ff:2|dffs[5]                                                                         ; MPU_D[6]            ; MPU_WR              ;
; N/A                                     ; None                                                ; 10.976 ns  ; AduC842:AduC|port_aduc_afalina:inst8|lpm_ff:23|dffs[0]                                                                                               ; MPU_D[2]            ; MPU_WR              ;
; N/A                                     ; None                                                ; 10.928 ns  ; AduC842:AduC|port_aduc_afalina:inst8|lpm_ff:23|dffs[0]                                                                                               ; MPU_D[4]            ; MPU_WR              ;
; N/A                                     ; None                                                ; 10.872 ns  ; AduC842:AduC|port_aduc_afalina:inst8|lpm_ff:20|dffs[5]                                                                                               ; MPU_D[5]            ; MPU_WR              ;
; N/A                                     ; None                                                ; 10.866 ns  ; AduC842:AduC|me_108_rs485_top_all:inst4|rs485_rec_string:inst5|dff2                                                                                  ; MPU_INT0            ; CLK_6               ;
; N/A                                     ; None                                                ; 10.822 ns  ; AduC842:AduC|Three_ctrl_k:inst6|aduc_reg:inst2|DATA_ADCLK[7]                                                                                         ; MPU_D[7]            ; CLK_6               ;
; N/A                                     ; None                                                ; 10.785 ns  ; AduC842:AduC|port_aduc_afalina:inst8|lpm_ff:18|dffs[2]                                                                                               ; MPU_D[2]            ; MPU_WR              ;
; N/A                                     ; None                                                ; 10.779 ns  ; AduC842:AduC|Three_ctrl_k:inst6|aduc_reg:inst2|DATA_RG[7]                                                                                            ; MPU_D[7]            ; CLK_6               ;
; N/A                                     ; None                                                ; 10.767 ns  ; AduC842:AduC|port_aduc_afalina:inst8|lpm_ff:23|dffs[0]                                                                                               ; MPU_D[5]            ; MPU_WR              ;
; N/A                                     ; None                                                ; 10.617 ns  ; AduC842:AduC|me_108_rs485_top_all:inst4|rs_ports_me_108:124|lpm_ff:12|dffs[7]                                                                        ; MPU_D[7]            ; MPU_WR              ;
; N/A                                     ; None                                                ; 10.617 ns  ; AduC842:AduC|Three_ctrl_k:inst6|aduc_reg:inst2|DATA_GAIN[2]                                                                                          ; MPU_D[2]            ; CLK_6               ;
; N/A                                     ; None                                                ; 10.606 ns  ; AduC842:AduC|port_aduc_afalina:inst8|lpm_ff:20|dffs[4]                                                                                               ; MPU_D[4]            ; MPU_WR              ;
; N/A                                     ; None                                                ; 10.537 ns  ; AduC842:AduC|me_108_rs485_top_all:inst4|rs_ports_me_108:124|lpm_ff:13|dffs[2]                                                                        ; MPU_D[2]            ; MPU_WR              ;
; N/A                                     ; None                                                ; 10.510 ns  ; AduC842:AduC|port_aduc_afalina:inst8|lpm_ff:23|dffs[7]                                                                                               ; MPU_D[7]            ; MPU_WR              ;
; N/A                                     ; None                                                ; 10.474 ns  ; AduC842:AduC|port_aduc_afalina:inst8|lpm_ff:20|dffs[2]                                                                                               ; MPU_D[2]            ; MPU_WR              ;
; N/A                                     ; None                                                ; 10.422 ns  ; AduC842:AduC|me_108_rs485_top_all:inst4|rs_ports_me_108:124|lpm_ff:2|dffs[4]                                                                         ; MPU_D[4]            ; MPU_WR              ;
; N/A                                     ; None                                                ; 10.406 ns  ; AduC842:AduC|port_aduc_afalina:inst8|lpm_ff:18|dffs[1]                                                                                               ; MPU_D[1]            ; MPU_WR              ;
; N/A                                     ; None                                                ; 10.368 ns  ; AduC842:AduC|Three_ctrl_k:inst6|aduc_reg:inst2|DATA_GAIN[8]                                                                                          ; MPU_D[0]            ; CLK_6               ;
; N/A                                     ; None                                                ; 10.337 ns  ; AduC842:AduC|Three_ctrl_k:inst6|aduc_reg:inst2|DATA_RG[4]                                                                                            ; MPU_D[4]            ; CLK_6               ;
; N/A                                     ; None                                                ; 10.319 ns  ; AduC842:AduC|me_108_rs485_top_all:inst4|rs_ports_me_108:124|lpm_ff:13|dffs[4]                                                                        ; MPU_D[4]            ; MPU_WR              ;
; N/A                                     ; None                                                ; 10.309 ns  ; AduC842:AduC|Three_ctrl_k:inst6|aduc_reg:inst2|DATA_SHD[3]                                                                                           ; MPU_D[3]            ; CLK_6               ;
; N/A                                     ; None                                                ; 10.302 ns  ; AduC842:AduC|Three_ctrl_k:inst6|aduc_reg:inst2|DATA_GAIN[0]                                                                                          ; MPU_D[0]            ; CLK_6               ;
; N/A                                     ; None                                                ; 10.266 ns  ; AduC842:AduC|port_aduc_afalina:inst8|lpm_ff:23|dffs[2]                                                                                               ; MPU_D[7]            ; MPU_WR              ;
; N/A                                     ; None                                                ; 10.263 ns  ; AduC842:AduC|Three_ctrl_k:inst6|aduc_reg:inst2|DATA_SHP[7]                                                                                           ; MPU_D[7]            ; CLK_6               ;
; N/A                                     ; None                                                ; 10.245 ns  ; AduC842:AduC|port_aduc_afalina:inst8|lpm_ff:23|dffs[1]                                                                                               ; MPU_D[7]            ; MPU_WR              ;
; N/A                                     ; None                                                ; 10.234 ns  ; AduC842:AduC|port_aduc_afalina:inst8|lpm_ff:18|dffs[3]                                                                                               ; MPU_D[3]            ; MPU_WR              ;
; N/A                                     ; None                                                ; 10.233 ns  ; AduC842:AduC|Three_ctrl_k:inst6|aduc_reg:inst2|DATA_GAIN[10]                                                                                         ; MPU_D[2]            ; CLK_6               ;
; N/A                                     ; None                                                ; 10.210 ns  ; AduC842:AduC|port_aduc_afalina:inst8|lpm_ff:18|dffs[6]                                                                                               ; MPU_D[6]            ; MPU_WR              ;
; N/A                                     ; None                                                ; 10.194 ns  ; AduC842:AduC|me_108_rs485_top_all:inst4|rs_ports_me_108:124|lpm_ff:2|dffs[1]                                                                         ; MPU_D[1]            ; MPU_WR              ;
; N/A                                     ; None                                                ; 10.171 ns  ; AduC842:AduC|port_aduc_afalina:inst8|lpm_ff:23|dffs[2]                                                                                               ; MPU_D[6]            ; MPU_WR              ;
; N/A                                     ; None                                                ; 10.150 ns  ; AduC842:AduC|port_aduc_afalina:inst8|lpm_ff:23|dffs[1]                                                                                               ; MPU_D[6]            ; MPU_WR              ;
; N/A                                     ; None                                                ; 10.140 ns  ; AduC842:AduC|port_aduc_afalina:inst8|lpm_ff:18|dffs[7]                                                                                               ; MPU_D[7]            ; MPU_WR              ;
; N/A                                     ; None                                                ; 10.113 ns  ; AduC842:AduC|me_108_rs485_top_all:inst4|rs_ports_me_108:124|lpm_ff:2|dffs[7]                                                                         ; MPU_D[7]            ; MPU_WR              ;
; N/A                                     ; None                                                ; 10.105 ns  ; AduC842:AduC|port_aduc_afalina:inst8|lpm_ff:23|dffs[2]                                                                                               ; MPU_D[1]            ; MPU_WR              ;
; N/A                                     ; None                                                ; 10.094 ns  ; AduC842:AduC|me_108_rs485_top_all:inst4|rs_ports_me_108:124|lpm_ff:12|dffs[2]                                                                        ; MPU_D[2]            ; MPU_WR              ;
; N/A                                     ; None                                                ; 10.085 ns  ; AduC842:AduC|me_108_rs485_top_all:inst4|rs_ports_me_108:124|lpm_ff:13|dffs[1]                                                                        ; MPU_D[1]            ; MPU_WR              ;
; N/A                                     ; None                                                ; 10.084 ns  ; AduC842:AduC|port_aduc_afalina:inst8|lpm_ff:23|dffs[1]                                                                                               ; MPU_D[1]            ; MPU_WR              ;
; N/A                                     ; None                                                ; 10.080 ns  ; AduC842:AduC|Three_ctrl_k:inst6|aduc_reg:inst2|DATA_SHD[2]                                                                                           ; MPU_D[2]            ; CLK_6               ;
; N/A                                     ; None                                                ; 10.042 ns  ; AduC842:AduC|Three_ctrl_k:inst6|aduc_reg:inst2|DATA_SHD[4]                                                                                           ; MPU_D[4]            ; CLK_6               ;
; N/A                                     ; None                                                ; 10.038 ns  ; AduC842:AduC|Three_ctrl_k:inst6|aduc_reg:inst2|DATA_RG[6]                                                                                            ; MPU_D[6]            ; CLK_6               ;
; N/A                                     ; None                                                ; 9.959 ns   ; AduC842:AduC|me_108_rs485_top_all:inst4|rs_ports_me_108:124|lpm_ff:2|dffs[5]                                                                         ; MPU_D[0]            ; MPU_WR              ;
; N/A                                     ; None                                                ; 9.957 ns   ; AduC842:AduC|port_aduc_afalina:inst8|lpm_ff:23|dffs[5]                                                                                               ; MPU_D[5]            ; MPU_WR              ;
; N/A                                     ; None                                                ; 9.952 ns   ; AduC842:AduC|port_aduc_afalina:inst8|lpm_ff:23|dffs[4]                                                                                               ; MPU_D[4]            ; MPU_WR              ;
; N/A                                     ; None                                                ; 9.952 ns   ; AduC842:AduC|me_108_rs485_top_all:inst4|rs_ports_me_108:124|lpm_ff:2|dffs[5]                                                                         ; MPU_D[3]            ; MPU_WR              ;
; N/A                                     ; None                                                ; 9.944 ns   ; AduC842:AduC|port_aduc_afalina:inst8|lpm_ff:23|dffs[0]                                                                                               ; MPU_D[7]            ; MPU_WR              ;
; N/A                                     ; None                                                ; 9.929 ns   ; AduC842:AduC|me_108_rs485_top_all:inst4|rs_ports_me_108:124|lpm_ff:13|dffs[7]                                                                        ; MPU_D[7]            ; MPU_WR              ;
; N/A                                     ; None                                                ; 9.920 ns   ; AduC842:AduC|port_aduc_afalina:inst8|lpm_ff:20|dffs[3]                                                                                               ; MPU_D[3]            ; MPU_WR              ;
; N/A                                     ; None                                                ; 9.900 ns   ; AduC842:AduC|port_aduc_afalina:inst8|lpm_ff:20|dffs[1]                                                                                               ; MPU_D[1]            ; MPU_WR              ;
; N/A                                     ; None                                                ; 9.899 ns   ; AduC842:AduC|Three_ctrl_k:inst6|aduc_reg:inst2|DATA_ADCLK[3]                                                                                         ; MPU_D[3]            ; CLK_6               ;
; N/A                                     ; None                                                ; 9.896 ns   ; AduC842:AduC|port_aduc_afalina:inst8|lpm_counter:144|cntr_odj:auto_generated|counter_reg_bit[5]                                                      ; MPU_D[5]            ; CLK_6               ;
; N/A                                     ; None                                                ; 9.872 ns   ; AduC842:AduC|Three_ctrl_k:inst6|aduc_reg:inst2|DATA_RG[3]                                                                                            ; MPU_D[3]            ; CLK_6               ;
; N/A                                     ; None                                                ; 9.856 ns   ; AduC842:AduC|me_108_rs485_top_all:inst4|rs_ports_me_108:124|lpm_ff:13|dffs[6]                                                                        ; MPU_D[6]            ; MPU_WR              ;
; N/A                                     ; None                                                ; 9.849 ns   ; AduC842:AduC|port_aduc_afalina:inst8|lpm_ff:23|dffs[0]                                                                                               ; MPU_D[6]            ; MPU_WR              ;
; N/A                                     ; None                                                ; 9.797 ns   ; AduC842:AduC|port_aduc_afalina:inst8|lpm_counter:144|cntr_odj:auto_generated|counter_reg_bit[13]                                                     ; MPU_D[5]            ; CLK_6               ;
; N/A                                     ; None                                                ; 9.786 ns   ; AduC842:AduC|Three_ctrl_k:inst6|aduc_reg:inst2|DATA_RG[2]                                                                                            ; MPU_D[2]            ; CLK_6               ;
; N/A                                     ; None                                                ; 9.783 ns   ; AduC842:AduC|port_aduc_afalina:inst8|lpm_ff:23|dffs[0]                                                                                               ; MPU_D[1]            ; MPU_WR              ;
; N/A                                     ; None                                                ; 9.782 ns   ; AduC842:AduC|Three_ctrl_k:inst6|aduc_reg:inst2|DATA_ADCLK[2]                                                                                         ; MPU_D[2]            ; CLK_6               ;
; N/A                                     ; None                                                ; 9.763 ns   ; AduC842:AduC|port_aduc_afalina:inst8|lpm_counter:144|cntr_odj:auto_generated|counter_reg_bit[15]                                                     ; MPU_D[7]            ; CLK_6               ;
; N/A                                     ; None                                                ; 9.753 ns   ; AduC842:AduC|port_aduc_afalina:inst8|lpm_counter:144|cntr_odj:auto_generated|counter_reg_bit[4]                                                      ; MPU_D[4]            ; CLK_6               ;
; N/A                                     ; None                                                ; 9.744 ns   ; AduC842:AduC|me_108_rs485_top_all:inst4|rs_ports_me_108:124|lpm_ff:13|dffs[3]                                                                        ; MPU_D[3]            ; MPU_WR              ;
; N/A                                     ; None                                                ; 9.742 ns   ; AduC842:AduC|Three_ctrl_k:inst6|aduc_reg:inst2|DATA_SHD[6]                                                                                           ; MPU_D[6]            ; CLK_6               ;
; N/A                                     ; None                                                ; 9.741 ns   ; AduC842:AduC|port_aduc_afalina:inst8|lpm_ff:20|dffs[6]                                                                                               ; MPU_D[6]            ; MPU_WR              ;
; N/A                                     ; None                                                ; 9.740 ns   ; AduC842:AduC|port_aduc_afalina:inst8|lpm_counter:144|cntr_odj:auto_generated|counter_reg_bit[3]                                                      ; MPU_D[3]            ; CLK_6               ;
; N/A                                     ; None                                                ; 9.722 ns   ; AduC842:AduC|me_108_rs485_top_all:inst4|rs_ports_me_108:124|lpm_ff:2|dffs[2]                                                                         ; MPU_D[2]            ; MPU_WR              ;
; N/A                                     ; None                                                ; 9.701 ns   ; AduC842:AduC|port_aduc_afalina:inst8|lpm_ff:18|dffs[0]                                                                                               ; MPU_D[0]            ; MPU_WR              ;
; N/A                                     ; None                                                ; 9.679 ns   ; AduC842:AduC|Three_ctrl_k:inst6|aduc_reg:inst2|DATA_RG[0]                                                                                            ; MPU_D[0]            ; CLK_6               ;
; N/A                                     ; None                                                ; 9.632 ns   ; AduC842:AduC|me_108_rs485_top_all:inst4|rs_ports_me_108:124|lpm_ff:2|dffs[6]                                                                         ; MPU_D[6]            ; MPU_WR              ;
; N/A                                     ; None                                                ; 9.616 ns   ; AduC842:AduC|me_108_rs485_top_all:inst4|rs_ports_me_108:124|lpm_ff:12|dffs[5]                                                                        ; MPU_D[5]            ; MPU_WR              ;
; N/A                                     ; None                                                ; 9.559 ns   ; AduC842:AduC|port_aduc_afalina:inst8|lpm_counter:144|cntr_odj:auto_generated|counter_reg_bit[11]                                                     ; MPU_D[3]            ; CLK_6               ;
; N/A                                     ; None                                                ; 9.553 ns   ; AduC842:AduC|me_108_rs485_top_all:inst4|rs_ports_me_108:124|lpm_ff:2|dffs[5]                                                                         ; MPU_D[1]            ; MPU_WR              ;
; N/A                                     ; None                                                ; 9.511 ns   ; AduC842:AduC|me_108_rs485_top_all:inst4|rs_ports_me_108:124|lpm_ff:2|dffs[5]                                                                         ; MPU_D[4]            ; MPU_WR              ;
; N/A                                     ; None                                                ; 9.482 ns   ; AduC842:AduC|me_108_rs485_top_all:inst4|rs_ports_me_108:124|lpm_ff:2|dffs[5]                                                                         ; MPU_D[7]            ; MPU_WR              ;
; N/A                                     ; None                                                ; 9.474 ns   ; AduC842:AduC|Three_ctrl_k:inst6|aduc_reg:inst2|DATA_ADCLK[4]                                                                                         ; MPU_D[4]            ; CLK_6               ;
; N/A                                     ; None                                                ; 9.459 ns   ; AduC842:AduC|port_aduc_afalina:inst8|lpm_counter:144|cntr_odj:auto_generated|counter_reg_bit[14]                                                     ; MPU_D[6]            ; CLK_6               ;
; N/A                                     ; None                                                ; 9.452 ns   ; AduC842:AduC|port_aduc_afalina:inst8|lpm_counter:144|cntr_odj:auto_generated|counter_reg_bit[12]                                                     ; MPU_D[4]            ; CLK_6               ;
; N/A                                     ; None                                                ; 9.444 ns   ; AduC842:AduC|Three_ctrl_k:inst6|aduc_reg:inst2|DATA_ADCLK[0]                                                                                         ; MPU_D[0]            ; CLK_6               ;
; N/A                                     ; None                                                ; 9.436 ns   ; AduC842:AduC|me_108_rs485_top_all:inst4|rs_ports_me_108:124|lpm_ff:12|dffs[3]                                                                        ; MPU_D[3]            ; MPU_WR              ;
; N/A                                     ; None                                                ; 9.425 ns   ; AduC842:AduC|Three_ctrl_k:inst6|aduc_reg:inst2|DATA_GAIN[9]                                                                                          ; MPU_D[1]            ; CLK_6               ;
; N/A                                     ; None                                                ; 9.413 ns   ; AduC842:AduC|Three_ctrl_k:inst6|aduc_reg:inst2|DATA_ADCLK[1]                                                                                         ; MPU_D[1]            ; CLK_6               ;
; N/A                                     ; None                                                ; 9.386 ns   ; AduC842:AduC|Three_ctrl_k:inst6|aduc_reg:inst2|DATA_SHD[0]                                                                                           ; MPU_D[0]            ; CLK_6               ;
; N/A                                     ; None                                                ; 9.370 ns   ; AduC842:AduC|port_aduc_afalina:inst8|lpm_counter:144|cntr_odj:auto_generated|counter_reg_bit[7]                                                      ; MPU_D[7]            ; CLK_6               ;
; N/A                                     ; None                                                ; 9.360 ns   ; AduC842:AduC|Three_ctrl_k:inst6|aduc_reg:inst2|DATA_GAIN[1]                                                                                          ; MPU_D[1]            ; CLK_6               ;
; N/A                                     ; None                                                ; 9.353 ns   ; AduC842:AduC|Three_ctrl_k:inst6|aduc_reg:inst2|DATA_SHP[3]                                                                                           ; MPU_D[3]            ; CLK_6               ;
; N/A                                     ; None                                                ; 9.326 ns   ; AduC842:AduC|Three_ctrl_k:inst6|aduc_reg:inst2|DATA_RG[1]                                                                                            ; MPU_D[1]            ; CLK_6               ;
; N/A                                     ; None                                                ; 9.314 ns   ; AduC842:AduC|me_108_rs485_top_all:inst4|rs_ports_me_108:124|lpm_ff:13|dffs[5]                                                                        ; MPU_D[5]            ; MPU_WR              ;
; N/A                                     ; None                                                ; 9.287 ns   ; AduC842:AduC|port_aduc_afalina:inst8|lpm_ff:23|dffs[3]                                                                                               ; MPU_D[3]            ; MPU_WR              ;
; N/A                                     ; None                                                ; 9.267 ns   ; AduC842:AduC|me_108_rs485_top_all:inst4|rs_ports_me_108:124|lpm_ff:2|dffs[5]                                                                         ; MPU_D[2]            ; MPU_WR              ;
; N/A                                     ; None                                                ; 9.257 ns   ; AduC842:AduC|port_aduc_afalina:inst8|lpm_counter:144|cntr_odj:auto_generated|counter_reg_bit[8]                                                      ; MPU_D[0]            ; CLK_6               ;
; N/A                                     ; None                                                ; 9.256 ns   ; AduC842:AduC|Three_ctrl_k:inst6|aduc_reg:inst2|DATA_SHP[2]                                                                                           ; MPU_D[2]            ; CLK_6               ;
; N/A                                     ; None                                                ; 9.251 ns   ; AduC842:AduC|Three_ctrl_k:inst6|aduc_reg:inst2|DATA_GAIN[7]                                                                                          ; MPU_D[7]            ; CLK_6               ;
; N/A                                     ; None                                                ; 9.225 ns   ; AduC842:AduC|Three_ctrl_k:inst6|aduc_reg:inst2|DATA_GAIN[5]                                                                                          ; MPU_D[5]            ; CLK_6               ;
; N/A                                     ; None                                                ; 9.197 ns   ; AduC842:AduC|Three_ctrl_k:inst6|aduc_reg:inst2|DATA_ADCLK[6]                                                                                         ; MPU_D[6]            ; CLK_6               ;
; N/A                                     ; None                                                ; 9.182 ns   ; AduC842:AduC|Three_ctrl_k:inst6|aduc_reg:inst2|DATA_SHD[5]                                                                                           ; MPU_D[5]            ; CLK_6               ;
; N/A                                     ; None                                                ; 9.177 ns   ; AduC842:AduC|Three_ctrl_k:inst6|aduc_reg:inst2|DATA_SHP[4]                                                                                           ; MPU_D[4]            ; CLK_6               ;
; N/A                                     ; None                                                ; 9.174 ns   ; AduC842:AduC|port_aduc_afalina:inst8|lpm_ff:20|dffs[7]                                                                                               ; MPU_D[7]            ; MPU_WR              ;
; N/A                                     ; None                                                ; 9.158 ns   ; AduC842:AduC|Three_ctrl_k:inst6|aduc_reg:inst2|DATA_GAIN[13]                                                                                         ; MPU_D[5]            ; CLK_6               ;
; N/A                                     ; None                                                ; 9.155 ns   ; AduC842:AduC|Three_ctrl_k:inst6|aduc_reg:inst2|DATA_GAIN[6]                                                                                          ; MPU_D[6]            ; CLK_6               ;
; N/A                                     ; None                                                ; 9.152 ns   ; AduC842:AduC|Three_ctrl_k:inst6|aduc_reg:inst2|DATA_GAIN[4]                                                                                          ; MPU_D[4]            ; CLK_6               ;
; N/A                                     ; None                                                ; 9.141 ns   ; AduC842:AduC|port_aduc_afalina:inst8|lpm_counter:144|cntr_odj:auto_generated|counter_reg_bit[6]                                                      ; MPU_D[6]            ; CLK_6               ;
; N/A                                     ; None                                                ; 9.134 ns   ; AduC842:AduC|Three_ctrl_k:inst6|aduc_reg:inst2|DATA_SHUTTER[8]                                                                                       ; MPU_D[0]            ; CLK_6               ;
; N/A                                     ; None                                                ; 9.127 ns   ; AduC842:AduC|port_aduc_afalina:inst8|lpm_counter:144|cntr_odj:auto_generated|counter_reg_bit[0]                                                      ; MPU_D[0]            ; CLK_6               ;
; N/A                                     ; None                                                ; 9.122 ns   ; AduC842:AduC|Three_ctrl_k:inst6|aduc_reg:inst2|DATA_SHUTTER[9]                                                                                       ; MPU_D[1]            ; CLK_6               ;
; N/A                                     ; None                                                ; 9.111 ns   ; AduC842:AduC|port_aduc_afalina:inst8|lpm_ff:23|dffs[6]                                                                                               ; MPU_D[6]            ; MPU_WR              ;
; N/A                                     ; None                                                ; 9.066 ns   ; AduC842:AduC|Three_ctrl_k:inst6|aduc_reg:inst2|DATA_SHUTTER[3]                                                                                       ; MPU_D[3]            ; CLK_6               ;
; N/A                                     ; None                                                ; 9.050 ns   ; AduC842:AduC|Three_ctrl_k:inst6|aduc_reg:inst2|DATA_GAIN[15]                                                                                         ; MPU_D[7]            ; CLK_6               ;
; N/A                                     ; None                                                ; 9.047 ns   ; AduC842:AduC|me_108_rs485_top_all:inst4|rs_ports_me_108:124|lpm_ff:12|dffs[4]                                                                        ; MPU_D[4]            ; MPU_WR              ;
; N/A                                     ; None                                                ; 9.035 ns   ; AduC842:AduC|me_108_rs485_top_all:inst4|rs_ports_me_108:124|lpm_ff:12|dffs[0]                                                                        ; MPU_D[0]            ; MPU_WR              ;
; N/A                                     ; None                                                ; 9.031 ns   ; AduC842:AduC|Three_ctrl_k:inst6|aduc_reg:inst2|DATA_SHD[1]                                                                                           ; MPU_D[1]            ; CLK_6               ;
; N/A                                     ; None                                                ; 9.025 ns   ; AduC842:AduC|Three_ctrl_k:inst6|aduc_reg:inst2|DATA_GAIN[3]                                                                                          ; MPU_D[3]            ; CLK_6               ;
; N/A                                     ; None                                                ; 9.020 ns   ; AduC842:AduC|me_108_rs485_top_all:inst4|rs_ports_me_108:124|lpm_ff:12|dffs[1]                                                                        ; MPU_D[1]            ; MPU_WR              ;
; N/A                                     ; None                                                ; 9.011 ns   ; AduC842:AduC|me_108_rs485_top_all:inst4|rs_ports_me_108:124|lpm_ff:12|dffs[6]                                                                        ; MPU_D[6]            ; MPU_WR              ;
; N/A                                     ; None                                                ; 9.010 ns   ; AduC842:AduC|port_aduc_afalina:inst8|lpm_counter:144|cntr_odj:auto_generated|counter_reg_bit[1]                                                      ; MPU_D[1]            ; CLK_6               ;
; N/A                                     ; None                                                ; 8.988 ns   ; AduC842:AduC|port_aduc_afalina:inst8|lpm_counter:144|cntr_odj:auto_generated|counter_reg_bit[2]                                                      ; MPU_D[2]            ; CLK_6               ;
; N/A                                     ; None                                                ; 8.960 ns   ; AduC842:AduC|Three_ctrl_k:inst6|aduc_reg:inst2|DATA_GAIN[11]                                                                                         ; MPU_D[3]            ; CLK_6               ;
; N/A                                     ; None                                                ; 8.925 ns   ; AduC842:AduC|Three_ctrl_k:inst6|aduc_reg:inst2|DATA_SHUTTER[7]                                                                                       ; MPU_D[7]            ; CLK_6               ;
; N/A                                     ; None                                                ; 8.918 ns   ; AduC842:AduC|Three_ctrl_k:inst6|aduc_reg:inst2|DATA_ADCLK[5]                                                                                         ; MPU_D[5]            ; CLK_6               ;
; N/A                                     ; None                                                ; 8.895 ns   ; AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|98                                                                                      ; MPU_D[0]            ; CLK_6               ;
; N/A                                     ; None                                                ; 8.886 ns   ; AduC842:AduC|Three_ctrl_k:inst6|aduc_reg:inst2|DATA_RG[5]                                                                                            ; MPU_D[5]            ; CLK_6               ;
; N/A                                     ; None                                                ; 8.874 ns   ; AduC842:AduC|Three_ctrl_k:inst6|aduc_reg:inst2|DATA_SHP[6]                                                                                           ; MPU_D[6]            ; CLK_6               ;
; N/A                                     ; None                                                ; 8.866 ns   ; AduC842:AduC|Three_ctrl_k:inst6|aduc_reg:inst2|DATA_SHUTTER[11]                                                                                      ; MPU_D[3]            ; CLK_6               ;
; N/A                                     ; None                                                ; 8.851 ns   ; AduC842:AduC|Three_ctrl_k:inst6|aduc_reg:inst2|DATA_SHUTTER[6]                                                                                       ; MPU_D[6]            ; CLK_6               ;
; N/A                                     ; None                                                ; 8.838 ns   ; AduC842:AduC|me_108_rs485_top_all:inst4|rs_ports_me_108:124|lpm_ff:13|dffs[0]                                                                        ; MPU_D[0]            ; MPU_WR              ;
; N/A                                     ; None                                                ; 8.809 ns   ; AduC842:AduC|Three_ctrl_k:inst6|aduc_reg:inst2|DATA_SHUTTER[1]                                                                                       ; MPU_D[1]            ; CLK_6               ;
; N/A                                     ; None                                                ; 8.796 ns   ; AduC842:AduC|Three_ctrl_k:inst6|aduc_reg:inst2|DATA_CROSS[7]                                                                                         ; MPU_D[7]            ; CLK_6               ;
; N/A                                     ; None                                                ; 8.772 ns   ; AduC842:AduC|port_aduc_afalina:inst8|lpm_ff:20|dffs[0]                                                                                               ; MPU_D[0]            ; MPU_WR              ;
; N/A                                     ; None                                                ; 8.769 ns   ; AduC842:AduC|Three_ctrl_k:inst6|aduc_reg:inst2|DATA_GAIN[12]                                                                                         ; MPU_D[4]            ; CLK_6               ;
; N/A                                     ; None                                                ; 8.769 ns   ; AduC842:AduC|Three_ctrl_k:inst6|aduc_reg:inst2|DATA_GAIN[14]                                                                                         ; MPU_D[6]            ; CLK_6               ;
; N/A                                     ; None                                                ; 8.760 ns   ; AduC842:AduC|Three_ctrl_k:inst6|aduc_reg:inst2|DATA_CLAMP[0]                                                                                         ; MPU_D[0]            ; CLK_6               ;
; N/A                                     ; None                                                ; 8.709 ns   ; AduC842:AduC|me_108_rs485_top_all:inst4|rs_ports_me_108:124|lpm_ff:2|dffs[0]                                                                         ; MPU_D[0]            ; MPU_WR              ;
; N/A                                     ; None                                                ; 8.621 ns   ; AduC842:AduC|port_aduc_afalina:inst8|lpm_counter:144|cntr_odj:auto_generated|counter_reg_bit[9]                                                      ; MPU_D[1]            ; CLK_6               ;
; N/A                                     ; None                                                ; 8.562 ns   ; AduC842:AduC|Three_ctrl_k:inst6|aduc_reg:inst2|DATA_SHUTTER[0]                                                                                       ; MPU_D[0]            ; CLK_6               ;
; N/A                                     ; None                                                ; 8.518 ns   ; AduC842:AduC|Three_ctrl_k:inst6|aduc_reg:inst2|DATA_SHP[0]                                                                                           ; MPU_D[0]            ; CLK_6               ;
; N/A                                     ; None                                                ; 8.489 ns   ; AduC842:AduC|Three_ctrl_k:inst6|aduc_reg:inst2|DATA_SHUTTER[4]                                                                                       ; MPU_D[4]            ; CLK_6               ;
; N/A                                     ; None                                                ; 8.408 ns   ; AduC842:AduC|Three_ctrl_k:inst6|aduc_reg:inst2|DATA_SHUTTER[15]                                                                                      ; MPU_D[7]            ; CLK_6               ;
; N/A                                     ; None                                                ; 8.337 ns   ; AduC842:AduC|Three_ctrl_k:inst6|aduc_reg:inst2|DATA_SHP[5]                                                                                           ; MPU_D[5]            ; CLK_6               ;
; N/A                                     ; None                                                ; 8.190 ns   ; AduC842:AduC|Three_ctrl_k:inst6|aduc_reg:inst2|DATA_SHP[1]                                                                                           ; MPU_D[1]            ; CLK_6               ;
; N/A                                     ; None                                                ; 8.159 ns   ; AduC842:AduC|Three_ctrl_k:inst6|aduc_reg:inst2|DATA_CLAMP[1]                                                                                         ; MPU_D[1]            ; CLK_6               ;
; N/A                                     ; None                                                ; 8.144 ns   ; AduC842:AduC|port_aduc_afalina:inst8|lpm_counter:144|cntr_odj:auto_generated|counter_reg_bit[10]                                                     ; MPU_D[2]            ; CLK_6               ;
; N/A                                     ; None                                                ; 8.107 ns   ; AduC842:AduC|Three_ctrl_k:inst6|aduc_reg:inst2|DATA_CROSS[2]                                                                                         ; MPU_D[2]            ; CLK_6               ;
; N/A                                     ; None                                                ; 8.045 ns   ; AduC842:AduC|Three_ctrl_k:inst6|aduc_reg:inst2|DATA_CROSS[4]                                                                                         ; MPU_D[4]            ; CLK_6               ;
; N/A                                     ; None                                                ; 8.032 ns   ; AduC842:AduC|Three_ctrl_k:inst6|aduc_reg:inst2|DATA_SHUTTER[14]                                                                                      ; MPU_D[6]            ; CLK_6               ;
; N/A                                     ; None                                                ; 8.024 ns   ; AduC842:AduC|Three_ctrl_k:inst6|aduc_reg:inst2|DATA_SHUTTER[2]                                                                                       ; MPU_D[2]            ; CLK_6               ;
; N/A                                     ; None                                                ; 8.004 ns   ; AduC842:AduC|Three_ctrl_k:inst6|aduc_reg:inst2|DATA_CLAMP[5]                                                                                         ; MPU_D[5]            ; CLK_6               ;
; N/A                                     ; None                                                ; 7.993 ns   ; AduC842:AduC|Three_ctrl_k:inst6|aduc_reg:inst2|DATA_SHUTTER[5]                                                                                       ; MPU_D[5]            ; CLK_6               ;
; N/A                                     ; None                                                ; 7.977 ns   ; AduC842:AduC|Three_ctrl_k:inst6|aduc_reg:inst2|DATA_CLAMP[2]                                                                                         ; MPU_D[2]            ; CLK_6               ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;                                                                                                                                                      ;                     ;                     ;
+-----------------------------------------+-----------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+


+--------------------------------------------------------------------------------------------------------------------+
; tpd                                                                                                                ;
+-------+-------------------+-----------------+-----------+----------------------------------------------------------+
; Slack ; Required P2P Time ; Actual P2P Time ; From      ; To                                                       ;
+-------+-------------------+-----------------+-----------+----------------------------------------------------------+
; N/A   ; None              ; 13.598 ns       ; MPU_A[0]  ; MPU_D[3]                                                 ;
; N/A   ; None              ; 13.312 ns       ; MPU_A[1]  ; MPU_D[7]                                                 ;
; N/A   ; None              ; 13.116 ns       ; MPU_A[1]  ; MPU_D[3]                                                 ;
; N/A   ; None              ; 13.078 ns       ; MPU_A[2]  ; MPU_D[3]                                                 ;
; N/A   ; None              ; 12.883 ns       ; MPU_A[0]  ; MPU_D[4]                                                 ;
; N/A   ; None              ; 12.849 ns       ; MPU_A[0]  ; MPU_D[7]                                                 ;
; N/A   ; None              ; 12.738 ns       ; MPU_A[1]  ; MPU_D[4]                                                 ;
; N/A   ; None              ; 12.695 ns       ; MPU_A[0]  ; MPU_D[0]                                                 ;
; N/A   ; None              ; 12.648 ns       ; MPU_A[0]  ; MPU_D[1]                                                 ;
; N/A   ; None              ; 12.632 ns       ; MPU_A[0]  ; MPU_D[2]                                                 ;
; N/A   ; None              ; 12.597 ns       ; MPU_A[1]  ; MPU_D[0]                                                 ;
; N/A   ; None              ; 12.500 ns       ; MPU_A[1]  ; MPU_D[1]                                                 ;
; N/A   ; None              ; 12.468 ns       ; MPU_A[2]  ; MPU_D[4]                                                 ;
; N/A   ; None              ; 12.456 ns       ; MPU_A[0]  ; MPU_D[5]                                                 ;
; N/A   ; None              ; 12.444 ns       ; MPU_A[1]  ; MPU_D[2]                                                 ;
; N/A   ; None              ; 12.274 ns       ; MPU_A[1]  ; MPU_D[6]                                                 ;
; N/A   ; None              ; 12.235 ns       ; MPU_A[1]  ; MPU_D[5]                                                 ;
; N/A   ; None              ; 12.230 ns       ; MPU_A[2]  ; MPU_D[1]                                                 ;
; N/A   ; None              ; 12.091 ns       ; MPU_A[0]  ; MPU_D[6]                                                 ;
; N/A   ; None              ; 11.936 ns       ; MPU_A[2]  ; MPU_D[5]                                                 ;
; N/A   ; None              ; 11.812 ns       ; MPU_A[2]  ; MPU_D[7]                                                 ;
; N/A   ; None              ; 11.676 ns       ; MPU_A[2]  ; MPU_D[6]                                                 ;
; N/A   ; None              ; 11.606 ns       ; MPU_A[2]  ; MPU_D[0]                                                 ;
; N/A   ; None              ; 11.095 ns       ; MPU_A[2]  ; MPU_D[2]                                                 ;
; N/A   ; None              ; 11.062 ns       ; MPU_A[4]  ; MPU_D[5]                                                 ;
; N/A   ; None              ; 10.997 ns       ; MPU_A[3]  ; MPU_D[5]                                                 ;
; N/A   ; None              ; 10.964 ns       ; MPU_A[7]  ; MPU_D[0]                                                 ;
; N/A   ; None              ; 10.812 ns       ; MPU_A[5]  ; MPU_D[5]                                                 ;
; N/A   ; None              ; 10.768 ns       ; MPU_A[4]  ; MPU_D[4]                                                 ;
; N/A   ; None              ; 10.744 ns       ; MPU_A[7]  ; MPU_D[5]                                                 ;
; N/A   ; None              ; 10.703 ns       ; MPU_A[3]  ; MPU_D[4]                                                 ;
; N/A   ; None              ; 10.692 ns       ; MPU_A[7]  ; MPU_D[4]                                                 ;
; N/A   ; None              ; 10.633 ns       ; MPU_A[6]  ; MPU_D[5]                                                 ;
; N/A   ; None              ; 10.541 ns       ; MPU_A[7]  ; MPU_D[7]                                                 ;
; N/A   ; None              ; 10.532 ns       ; MPU_A[4]  ; MPU_D[7]                                                 ;
; N/A   ; None              ; 10.518 ns       ; MPU_A[5]  ; MPU_D[4]                                                 ;
; N/A   ; None              ; 10.488 ns       ; MPU_A[3]  ; MPU_D[7]                                                 ;
; N/A   ; None              ; 10.447 ns       ; MPU_A[4]  ; MPU_D[1]                                                 ;
; N/A   ; None              ; 10.441 ns       ; MPU_A[4]  ; MPU_D[0]                                                 ;
; N/A   ; None              ; 10.369 ns       ; MPU_A[3]  ; MPU_D[1]                                                 ;
; N/A   ; None              ; 10.369 ns       ; MPU_A[5]  ; MPU_D[1]                                                 ;
; N/A   ; None              ; 10.342 ns       ; MPU_A[4]  ; MPU_D[6]                                                 ;
; N/A   ; None              ; 10.342 ns       ; MPU_A[5]  ; MPU_D[7]                                                 ;
; N/A   ; None              ; 10.339 ns       ; MPU_A[6]  ; MPU_D[4]                                                 ;
; N/A   ; None              ; 10.287 ns       ; MPU_A[3]  ; MPU_D[0]                                                 ;
; N/A   ; None              ; 10.277 ns       ; MPU_A[3]  ; MPU_D[6]                                                 ;
; N/A   ; None              ; 10.256 ns       ; MPU_A[5]  ; MPU_D[0]                                                 ;
; N/A   ; None              ; 10.232 ns       ; MPU_A[4]  ; MPU_D[2]                                                 ;
; N/A   ; None              ; 10.216 ns       ; MPU_A[7]  ; MPU_D[2]                                                 ;
; N/A   ; None              ; 10.170 ns       ; MPU_A[4]  ; MPU_D[3]                                                 ;
; N/A   ; None              ; 10.154 ns       ; MPU_A[3]  ; MPU_D[2]                                                 ;
; N/A   ; None              ; 10.103 ns       ; MPU_A[6]  ; MPU_D[7]                                                 ;
; N/A   ; None              ; 10.092 ns       ; MPU_A[5]  ; MPU_D[6]                                                 ;
; N/A   ; None              ; 10.092 ns       ; MPU_A[3]  ; MPU_D[3]                                                 ;
; N/A   ; None              ; 10.048 ns       ; MPU_A[6]  ; MPU_D[1]                                                 ;
; N/A   ; None              ; 10.013 ns       ; MPU_A[7]  ; MPU_D[6]                                                 ;
; N/A   ; None              ; 9.942 ns        ; MPU_A[7]  ; MPU_D[3]                                                 ;
; N/A   ; None              ; 9.913 ns        ; MPU_A[6]  ; MPU_D[6]                                                 ;
; N/A   ; None              ; 9.851 ns        ; MPU_A[7]  ; MPU_D[1]                                                 ;
; N/A   ; None              ; 9.833 ns        ; MPU_A[6]  ; MPU_D[2]                                                 ;
; N/A   ; None              ; 9.771 ns        ; MPU_A[6]  ; MPU_D[3]                                                 ;
; N/A   ; None              ; 9.508 ns        ; MPU_A[5]  ; MPU_D[2]                                                 ;
; N/A   ; None              ; 9.253 ns        ; MPU_A[5]  ; MPU_D[3]                                                 ;
; N/A   ; None              ; 9.101 ns        ; MPU_A[6]  ; MPU_D[0]                                                 ;
; N/A   ; None              ; 9.042 ns        ; MPU_RESET ; RESET_842                                                ;
; N/A   ; None              ; 8.720 ns        ; MPU_MODE  ; PSEN                                                     ;
; N/A   ; None              ; 7.298 ns        ; MPU_RD    ; MPU_D[4]                                                 ;
; N/A   ; None              ; 7.298 ns        ; MPU_RD    ; MPU_D[6]                                                 ;
; N/A   ; None              ; 7.298 ns        ; MPU_RD    ; MPU_D[3]                                                 ;
; N/A   ; None              ; 7.298 ns        ; MPU_RD    ; MPU_D[2]                                                 ;
; N/A   ; None              ; 7.277 ns        ; MPU_RD    ; MPU_D[0]                                                 ;
; N/A   ; None              ; 7.257 ns        ; MPU_RD    ; MPU_D[5]                                                 ;
; N/A   ; None              ; 7.257 ns        ; MPU_RD    ; MPU_D[1]                                                 ;
; N/A   ; None              ; 6.820 ns        ; MPU_RD    ; MPU_D[7]                                                 ;
; N/A   ; None              ; 6.722 ns        ; ADUC_TXD  ; RS232_TXD                                                ;
; N/A   ; None              ; 6.525 ns        ; RS232_RXD ; ADUC_RXD                                                 ;
; N/A   ; None              ; 6.313 ns        ; MPU_WR    ; altera_auto_signaltap_0_MPU_WR_ae                        ;
; N/A   ; None              ; 6.046 ns        ; KT[1]     ; altera_auto_signaltap_0_EOP_CONTROL_EOP_CTRL_CLOSE_VL_ae ;
; N/A   ; None              ; 5.954 ns        ; KT[1]     ; altera_auto_signaltap_0_KT[1]_ae                         ;
; N/A   ; None              ; 4.918 ns        ; KT[2]     ; altera_auto_signaltap_0_KT[2]_ae                         ;
; N/A   ; None              ; 4.918 ns        ; KT[2]     ; altera_auto_signaltap_0_EOP_CONTROL_EOP_CTRL_OPEN_VL_ae  ;
; N/A   ; None              ; 2.363 ns        ; CLK_6     ; altera_auto_signaltap_0_CLK_6_ae                         ;
+-------+-------------------+-----------------+-----------+----------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; th                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-----------------------------------------+-----------------------------------------------------+-----------+---------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+
; Minimum Slack                           ; Required th                                         ; Actual th ; From                ; To                                                                                                                                                                                                                                          ; To Clock            ;
+-----------------------------------------+-----------------------------------------------------+-----------+---------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+
; N/A                                     ; None                                                ; 2.808 ns  ; RS485_RXD           ; AduC842:AduC|me_108_rs485_top_all:inst4|rec_byte_me_108:90|22                                                                                                                                                                               ; CLK_6               ;
; N/A                                     ; None                                                ; 1.976 ns  ; RS485_RXD           ; AduC842:AduC|me_108_rs485_top_all:inst4|rec_byte_me_108:90|38                                                                                                                                                                               ; CLK_6               ;
; N/A                                     ; None                                                ; 1.635 ns  ; RS485_RXD           ; AduC842:AduC|me_108_rs485_top_all:inst4|rec_byte_me_108:90|lpm_shiftreg:28|dffs[6]                                                                                                                                                          ; CLK_6               ;
; N/A                                     ; None                                                ; 1.632 ns  ; RS485_RXD           ; AduC842:AduC|me_108_rs485_top_all:inst4|rec_byte_me_108:90|lpm_shiftreg:28|dffs[9]                                                                                                                                                          ; CLK_6               ;
; N/A                                     ; None                                                ; 1.630 ns  ; RS485_RXD           ; AduC842:AduC|me_108_rs485_top_all:inst4|rec_byte_me_108:90|lpm_shiftreg:28|dffs[5]                                                                                                                                                          ; CLK_6               ;
; N/A                                     ; None                                                ; 1.629 ns  ; RS485_RXD           ; AduC842:AduC|me_108_rs485_top_all:inst4|rec_byte_me_108:90|lpm_shiftreg:28|dffs[10]                                                                                                                                                         ; CLK_6               ;
; N/A                                     ; None                                                ; 1.626 ns  ; RS485_RXD           ; AduC842:AduC|me_108_rs485_top_all:inst4|rec_byte_me_108:90|lpm_shiftreg:28|dffs[3]                                                                                                                                                          ; CLK_6               ;
; N/A                                     ; None                                                ; 1.625 ns  ; RS485_RXD           ; AduC842:AduC|me_108_rs485_top_all:inst4|rec_byte_me_108:90|lpm_shiftreg:28|dffs[1]                                                                                                                                                          ; CLK_6               ;
; N/A                                     ; None                                                ; 1.625 ns  ; RS485_RXD           ; AduC842:AduC|me_108_rs485_top_all:inst4|rec_byte_me_108:90|lpm_shiftreg:28|dffs[8]                                                                                                                                                          ; CLK_6               ;
; N/A                                     ; None                                                ; 1.623 ns  ; RS485_RXD           ; AduC842:AduC|me_108_rs485_top_all:inst4|rec_byte_me_108:90|lpm_shiftreg:28|dffs[4]                                                                                                                                                          ; CLK_6               ;
; N/A                                     ; None                                                ; 1.392 ns  ; RS485_RXD           ; AduC842:AduC|me_108_rs485_top_all:inst4|rec_byte_me_108:90|lpm_shiftreg:28|dffs[2]                                                                                                                                                          ; CLK_6               ;
; N/A                                     ; None                                                ; 1.392 ns  ; RS485_RXD           ; AduC842:AduC|me_108_rs485_top_all:inst4|rec_byte_me_108:90|lpm_shiftreg:28|dffs[7]                                                                                                                                                          ; CLK_6               ;
; N/A                                     ; None                                                ; 1.231 ns  ; RS485_RXD           ; AduC842:AduC|me_108_rs485_top_all:inst4|rec_byte_me_108:90|lpm_counter:26|cntr_97k:auto_generated|counter_reg_bit[0]                                                                                                                        ; CLK_6               ;
; N/A                                     ; None                                                ; 1.231 ns  ; RS485_RXD           ; AduC842:AduC|me_108_rs485_top_all:inst4|rec_byte_me_108:90|lpm_counter:26|cntr_97k:auto_generated|counter_reg_bit[3]                                                                                                                        ; CLK_6               ;
; N/A                                     ; None                                                ; 1.231 ns  ; RS485_RXD           ; AduC842:AduC|me_108_rs485_top_all:inst4|rec_byte_me_108:90|lpm_counter:26|cntr_97k:auto_generated|counter_reg_bit[1]                                                                                                                        ; CLK_6               ;
; N/A                                     ; None                                                ; 1.231 ns  ; RS485_RXD           ; AduC842:AduC|me_108_rs485_top_all:inst4|rec_byte_me_108:90|lpm_counter:26|cntr_97k:auto_generated|counter_reg_bit[2]                                                                                                                        ; CLK_6               ;
; N/A                                     ; None                                                ; -0.564 ns ; altera_reserved_tdi ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[47] ; altera_reserved_tck ;
; N/A                                     ; None                                                ; -0.912 ns ; MPU_D[6]            ; AduC842:AduC|port_aduc_afalina:inst8|lpm_ff:20|dffs[6]                                                                                                                                                                                      ; MPU_WR              ;
; N/A                                     ; None                                                ; -0.924 ns ; MPU_D[0]            ; AduC842:AduC|me_108_rs485_top_all:inst4|rs_ports_me_108:124|lpm_ff:13|dffs[0]                                                                                                                                                               ; MPU_WR              ;
; N/A                                     ; None                                                ; -0.927 ns ; MPU_D[4]            ; AduC842:AduC|port_aduc_afalina:inst8|lpm_ff:20|dffs[4]                                                                                                                                                                                      ; MPU_WR              ;
; N/A                                     ; None                                                ; -0.944 ns ; MPU_D[0]            ; AduC842:AduC|me_108_rs485_top_all:inst4|rs_ports_me_108:124|lpm_ff:12|dffs[0]                                                                                                                                                               ; MPU_WR              ;
; N/A                                     ; None                                                ; -0.948 ns ; MPU_D[0]            ; AduC842:AduC|me_108_rs485_top_all:inst4|rs_ports_me_108:124|lpm_ff:2|dffs[0]                                                                                                                                                                ; MPU_WR              ;
; N/A                                     ; None                                                ; -0.967 ns ; MPU_D[1]            ; AduC842:AduC|me_108_rs485_top_all:inst4|rs_ports_me_108:124|lpm_ff:12|dffs[1]                                                                                                                                                               ; MPU_WR              ;
; N/A                                     ; None                                                ; -0.967 ns ; MPU_D[1]            ; AduC842:AduC|me_108_rs485_top_all:inst4|rs_ports_me_108:124|lpm_ff:13|dffs[1]                                                                                                                                                               ; MPU_WR              ;
; N/A                                     ; None                                                ; -0.980 ns ; altera_reserved_tdi ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|bypass_reg_out                                                                                                                                                         ; altera_reserved_tck ;
; N/A                                     ; None                                                ; -1.009 ns ; MPU_D[5]            ; AduC842:AduC|port_aduc_afalina:inst8|lpm_ff:18|dffs[5]                                                                                                                                                                                      ; MPU_WR              ;
; N/A                                     ; None                                                ; -1.051 ns ; MPU_D[6]            ; AduC842:AduC|port_aduc_afalina:inst8|lpm_ff:18|dffs[6]                                                                                                                                                                                      ; MPU_WR              ;
; N/A                                     ; None                                                ; -1.079 ns ; MPU_D[3]            ; AduC842:AduC|port_aduc_afalina:inst8|lpm_ff:18|dffs[3]                                                                                                                                                                                      ; MPU_WR              ;
; N/A                                     ; None                                                ; -1.126 ns ; altera_reserved_tdi ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[16]                                                                                                                                  ; altera_reserved_tck ;
; N/A                                     ; None                                                ; -1.127 ns ; altera_reserved_tdi ; sld_hub:sld_hub_inst|sld_dffex:IRF_ENA|Q[0]                                                                                                                                                                                                 ; altera_reserved_tck ;
; N/A                                     ; None                                                ; -1.189 ns ; MPU_D[5]            ; AduC842:AduC|me_108_rs485_top_all:inst4|rs_ports_me_108:124|lpm_ff:12|dffs[5]                                                                                                                                                               ; MPU_WR              ;
; N/A                                     ; None                                                ; -1.189 ns ; MPU_D[5]            ; AduC842:AduC|me_108_rs485_top_all:inst4|rs_ports_me_108:124|lpm_ff:13|dffs[5]                                                                                                                                                               ; MPU_WR              ;
; N/A                                     ; None                                                ; -1.192 ns ; MPU_D[0]            ; AduC842:AduC|me_108_rs485_top_all:inst4|rs_ports_me_108:124|lpm_ff:3|dffs[0]                                                                                                                                                                ; MPU_WR              ;
; N/A                                     ; None                                                ; -1.201 ns ; MPU_D[4]            ; AduC842:AduC|me_108_rs485_top_all:inst4|rs_ports_me_108:124|lpm_ff:12|dffs[4]                                                                                                                                                               ; MPU_WR              ;
; N/A                                     ; None                                                ; -1.206 ns ; MPU_D[6]            ; AduC842:AduC|me_108_rs485_top_all:inst4|rs_ports_me_108:124|lpm_ff:13|dffs[6]                                                                                                                                                               ; MPU_WR              ;
; N/A                                     ; None                                                ; -1.206 ns ; MPU_D[1]            ; AduC842:AduC|me_108_rs485_top_all:inst4|rs_ports_me_108:124|lpm_ff:3|dffs[1]                                                                                                                                                                ; MPU_WR              ;
; N/A                                     ; None                                                ; -1.225 ns ; MPU_D[4]            ; AduC842:AduC|me_108_rs485_top_all:inst4|rs_ports_me_108:124|lpm_ff:13|dffs[4]                                                                                                                                                               ; MPU_WR              ;
; N/A                                     ; None                                                ; -1.231 ns ; MPU_D[1]            ; AduC842:AduC|me_108_rs485_top_all:inst4|rs_ports_me_108:124|lpm_ff:2|dffs[1]                                                                                                                                                                ; MPU_WR              ;
; N/A                                     ; None                                                ; -1.234 ns ; MPU_D[5]            ; AduC842:AduC|me_108_rs485_top_all:inst4|rs_ports_me_108:124|lpm_ff:3|dffs[5]                                                                                                                                                                ; MPU_WR              ;
; N/A                                     ; None                                                ; -1.256 ns ; MPU_D[4]            ; AduC842:AduC|port_aduc_afalina:inst8|lpm_ff:18|dffs[4]                                                                                                                                                                                      ; MPU_WR              ;
; N/A                                     ; None                                                ; -1.268 ns ; MPU_D[4]            ; AduC842:AduC|me_108_rs485_top_all:inst4|rs_ports_me_108:124|lpm_ff:2|dffs[4]                                                                                                                                                                ; MPU_WR              ;
; N/A                                     ; None                                                ; -1.276 ns ; MPU_D[4]            ; AduC842:AduC|me_108_rs485_top_all:inst4|rs_ports_me_108:124|lpm_ff:3|dffs[4]                                                                                                                                                                ; MPU_WR              ;
; N/A                                     ; None                                                ; -1.299 ns ; MPU_D[6]            ; AduC842:AduC|me_108_rs485_top_all:inst4|rs_ports_me_108:124|lpm_ff:2|dffs[6]                                                                                                                                                                ; MPU_WR              ;
; N/A                                     ; None                                                ; -1.311 ns ; MPU_D[2]            ; AduC842:AduC|me_108_rs485_top_all:inst4|rs_ports_me_108:124|lpm_ff:13|dffs[2]                                                                                                                                                               ; MPU_WR              ;
; N/A                                     ; None                                                ; -1.319 ns ; MPU_D[3]            ; AduC842:AduC|port_aduc_afalina:inst8|lpm_ff:20|dffs[3]                                                                                                                                                                                      ; MPU_WR              ;
; N/A                                     ; None                                                ; -1.333 ns ; altera_reserved_tdi ; sld_hub:sld_hub_inst|sld_dffex:IRF_ENA_0|Q[0]                                                                                                                                                                                               ; altera_reserved_tck ;
; N/A                                     ; None                                                ; -1.369 ns ; ADC_A[11]           ; ADC_REC:ADC|RAM_ADC:RAM_1|altsyncram:altsyncram_component|altsyncram_tmj1:auto_generated|ram_block1a10~porta_datain_reg1                                                                                                                    ; CLK_6               ;
; N/A                                     ; None                                                ; -1.400 ns ; ADC_A[9]            ; ADC_REC:ADC|RAM_ADC:RAM_1|altsyncram:altsyncram_component|altsyncram_tmj1:auto_generated|ram_block1a8~porta_datain_reg1                                                                                                                     ; CLK_6               ;
; N/A                                     ; None                                                ; -1.408 ns ; ADC_A[1]            ; ADC_REC:ADC|RAM_ADC:RAM_1|altsyncram:altsyncram_component|altsyncram_tmj1:auto_generated|ram_block1a0~porta_datain_reg1                                                                                                                     ; CLK_6               ;
; N/A                                     ; None                                                ; -1.409 ns ; ADC_A[0]            ; ADC_REC:ADC|RAM_ADC:RAM_1|altsyncram:altsyncram_component|altsyncram_tmj1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                     ; CLK_6               ;
; N/A                                     ; None                                                ; -1.434 ns ; MPU_D[3]            ; AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|RAM2PORT:inst2|altsyncram:altsyncram_component|altsyncram_9vl1:auto_generated|ram_block1a0~porta_datain_reg3                                                                    ; CLK_6               ;
; N/A                                     ; None                                                ; -1.453 ns ; ADC_A[4]            ; ADC_REC:ADC|RAM_ADC:RAM_1|altsyncram:altsyncram_component|altsyncram_tmj1:auto_generated|ram_block1a4~porta_datain_reg0                                                                                                                     ; CLK_6               ;
; N/A                                     ; None                                                ; -1.458 ns ; MPU_D[2]            ; AduC842:AduC|port_aduc_afalina:inst8|lpm_ff:20|dffs[2]                                                                                                                                                                                      ; MPU_WR              ;
; N/A                                     ; None                                                ; -1.461 ns ; ADC_A[10]           ; ADC_REC:ADC|RAM_ADC:RAM_1|altsyncram:altsyncram_component|altsyncram_tmj1:auto_generated|ram_block1a10~porta_datain_reg0                                                                                                                    ; CLK_6               ;
; N/A                                     ; None                                                ; -1.468 ns ; MPU_D[2]            ; AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|RAM2PORT:inst2|altsyncram:altsyncram_component|altsyncram_9vl1:auto_generated|ram_block1a0~porta_datain_reg2                                                                    ; CLK_6               ;
; N/A                                     ; None                                                ; -1.472 ns ; ADC_A[8]            ; ADC_REC:ADC|RAM_ADC:RAM_1|altsyncram:altsyncram_component|altsyncram_tmj1:auto_generated|ram_block1a8~porta_datain_reg0                                                                                                                     ; CLK_6               ;
; N/A                                     ; None                                                ; -1.485 ns ; MPU_D[2]            ; AduC842:AduC|me_108_rs485_top_all:inst4|rs_ports_me_108:124|lpm_ff:3|dffs[2]                                                                                                                                                                ; MPU_WR              ;
; N/A                                     ; None                                                ; -1.485 ns ; MPU_D[0]            ; AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|RAM2PORT:inst2|altsyncram:altsyncram_component|altsyncram_9vl1:auto_generated|ram_block1a0~porta_datain_reg0                                                                    ; CLK_6               ;
; N/A                                     ; None                                                ; -1.487 ns ; MPU_D[3]            ; AduC842:AduC|me_108_rs485_top_all:inst4|rs_ports_me_108:124|lpm_ff:2|dffs[3]                                                                                                                                                                ; MPU_WR              ;
; N/A                                     ; None                                                ; -1.495 ns ; MPU_D[6]            ; AduC842:AduC|me_108_rs485_top_all:inst4|rs_ports_me_108:124|lpm_ff:3|dffs[6]                                                                                                                                                                ; MPU_WR              ;
; N/A                                     ; None                                                ; -1.503 ns ; MPU_D[2]            ; AduC842:AduC|me_108_rs485_top_all:inst4|rs_ports_me_108:124|lpm_ff:2|dffs[2]                                                                                                                                                                ; MPU_WR              ;
; N/A                                     ; None                                                ; -1.505 ns ; MPU_D[2]            ; AduC842:AduC|me_108_rs485_top_all:inst4|rs_ports_me_108:124|lpm_ff:12|dffs[2]                                                                                                                                                               ; MPU_WR              ;
; N/A                                     ; None                                                ; -1.505 ns ; MPU_D[2]            ; AduC842:AduC|port_aduc_afalina:inst8|lpm_ff:23|dffs[2]                                                                                                                                                                                      ; MPU_WR              ;
; N/A                                     ; None                                                ; -1.508 ns ; MPU_D[2]            ; AduC842:AduC|port_aduc_afalina:inst8|lpm_ff:18|dffs[2]                                                                                                                                                                                      ; MPU_WR              ;
; N/A                                     ; None                                                ; -1.511 ns ; ADC_A[2]            ; ADC_REC:ADC|RAM_ADC:RAM_1|altsyncram:altsyncram_component|altsyncram_tmj1:auto_generated|ram_block1a2~porta_datain_reg0                                                                                                                     ; CLK_6               ;
; N/A                                     ; None                                                ; -1.532 ns ; ADC_A[3]            ; ADC_REC:ADC|RAM_ADC:RAM_1|altsyncram:altsyncram_component|altsyncram_tmj1:auto_generated|ram_block1a2~porta_datain_reg1                                                                                                                     ; CLK_6               ;
; N/A                                     ; None                                                ; -1.546 ns ; MPU_D[6]            ; AduC842:AduC|me_108_rs485_top_all:inst4|rs_ports_me_108:124|lpm_ff:12|dffs[6]                                                                                                                                                               ; MPU_WR              ;
; N/A                                     ; None                                                ; -1.564 ns ; MPU_D[7]            ; AduC842:AduC|port_aduc_afalina:inst8|lpm_ff:20|dffs[7]                                                                                                                                                                                      ; MPU_WR              ;
; N/A                                     ; None                                                ; -1.565 ns ; altera_reserved_tdi ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[3]                                                                                                                                       ; altera_reserved_tck ;
; N/A                                     ; None                                                ; -1.568 ns ; altera_reserved_tdi ; sld_hub:sld_hub_inst|lpm_shiftreg:jtag_ir_register|dffs[9]                                                                                                                                                                                  ; altera_reserved_tck ;
; N/A                                     ; None                                                ; -1.592 ns ; MPU_D[1]            ; AduC842:AduC|port_aduc_afalina:inst8|lpm_ff:20|dffs[1]                                                                                                                                                                                      ; MPU_WR              ;
; N/A                                     ; None                                                ; -1.599 ns ; MPU_D[7]            ; AduC842:AduC|me_108_rs485_top_all:inst4|rs_ports_me_108:124|lpm_ff:12|dffs[7]                                                                                                                                                               ; MPU_WR              ;
; N/A                                     ; None                                                ; -1.601 ns ; MPU_D[7]            ; AduC842:AduC|me_108_rs485_top_all:inst4|rs_ports_me_108:124|lpm_ff:13|dffs[7]                                                                                                                                                               ; MPU_WR              ;
; N/A                                     ; None                                                ; -1.624 ns ; altera_reserved_tdi ; sld_hub:sld_hub_inst|HUB_BYPASS_REG                                                                                                                                                                                                         ; altera_reserved_tck ;
; N/A                                     ; None                                                ; -1.656 ns ; MPU_D[7]            ; AduC842:AduC|port_aduc_afalina:inst8|lpm_ff:18|dffs[7]                                                                                                                                                                                      ; MPU_WR              ;
; N/A                                     ; None                                                ; -1.660 ns ; MPU_D[7]            ; AduC842:AduC|port_aduc_afalina:inst8|lpm_ff:23|dffs[7]                                                                                                                                                                                      ; MPU_WR              ;
; N/A                                     ; None                                                ; -1.681 ns ; ADC_A[7]            ; ADC_REC:ADC|RAM_ADC:RAM_1|altsyncram:altsyncram_component|altsyncram_tmj1:auto_generated|ram_block1a6~porta_datain_reg1                                                                                                                     ; CLK_6               ;
; N/A                                     ; None                                                ; -1.698 ns ; MPU_D[3]            ; AduC842:AduC|me_108_rs485_top_all:inst4|rs_ports_me_108:124|lpm_ff:3|dffs[3]                                                                                                                                                                ; MPU_WR              ;
; N/A                                     ; None                                                ; -1.702 ns ; ADC_A[6]            ; ADC_REC:ADC|RAM_ADC:RAM_1|altsyncram:altsyncram_component|altsyncram_tmj1:auto_generated|ram_block1a6~porta_datain_reg0                                                                                                                     ; CLK_6               ;
; N/A                                     ; None                                                ; -1.765 ns ; altera_reserved_tdi ; sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|WORD_SR[3]                                                                                                                                                                                     ; altera_reserved_tck ;
; N/A                                     ; None                                                ; -1.787 ns ; MPU_D[6]            ; AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|RAM2PORT:inst2|altsyncram:altsyncram_component|altsyncram_9vl1:auto_generated|ram_block1a0~porta_datain_reg6                                                                    ; CLK_6               ;
; N/A                                     ; None                                                ; -1.790 ns ; MPU_D[5]            ; AduC842:AduC|me_108_rs485_top_all:inst4|rs_ports_me_108:124|lpm_ff:2|dffs[5]                                                                                                                                                                ; MPU_WR              ;
; N/A                                     ; None                                                ; -1.792 ns ; MPU_D[5]            ; AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|RAM2PORT:inst2|altsyncram:altsyncram_component|altsyncram_9vl1:auto_generated|ram_block1a0~porta_datain_reg5                                                                    ; CLK_6               ;
; N/A                                     ; None                                                ; -1.804 ns ; MPU_D[5]            ; AduC842:AduC|port_aduc_afalina:inst8|lpm_ff:20|dffs[5]                                                                                                                                                                                      ; MPU_WR              ;
; N/A                                     ; None                                                ; -1.828 ns ; MPU_D[4]            ; AduC842:AduC|port_aduc_afalina:inst8|lpm_ff:23|dffs[4]                                                                                                                                                                                      ; MPU_WR              ;
; N/A                                     ; None                                                ; -1.834 ns ; MPU_D[3]            ; AduC842:AduC|me_108_rs485_top_all:inst4|rs_ports_me_108:124|lpm_ff:13|dffs[3]                                                                                                                                                               ; MPU_WR              ;
; N/A                                     ; None                                                ; -1.838 ns ; MPU_D[3]            ; AduC842:AduC|me_108_rs485_top_all:inst4|rs_ports_me_108:124|lpm_ff:12|dffs[3]                                                                                                                                                               ; MPU_WR              ;
; N/A                                     ; None                                                ; -1.846 ns ; MPU_D[3]            ; AduC842:AduC|port_aduc_afalina:inst8|lpm_ff:23|dffs[3]                                                                                                                                                                                      ; MPU_WR              ;
; N/A                                     ; None                                                ; -1.872 ns ; MPU_D[4]            ; AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|RAM2PORT:inst2|altsyncram:altsyncram_component|altsyncram_9vl1:auto_generated|ram_block1a0~porta_datain_reg4                                                                    ; CLK_6               ;
; N/A                                     ; None                                                ; -1.872 ns ; MPU_D[1]            ; AduC842:AduC|port_aduc_afalina:inst8|lpm_ff:23|dffs[1]                                                                                                                                                                                      ; MPU_WR              ;
; N/A                                     ; None                                                ; -1.877 ns ; MPU_D[5]            ; AduC842:AduC|port_aduc_afalina:inst8|lpm_ff:23|dffs[5]                                                                                                                                                                                      ; MPU_WR              ;
; N/A                                     ; None                                                ; -1.885 ns ; MPU_A[1]            ; AduC842:AduC|me_108_rs485_top_all:inst4|rs_ports_me_108:124|lpm_ff:12|dffs[0]                                                                                                                                                               ; MPU_WR              ;
; N/A                                     ; None                                                ; -1.892 ns ; ADC_A[5]            ; ADC_REC:ADC|RAM_ADC:RAM_1|altsyncram:altsyncram_component|altsyncram_tmj1:auto_generated|ram_block1a4~porta_datain_reg1                                                                                                                     ; CLK_6               ;
; N/A                                     ; None                                                ; -1.892 ns ; MPU_D[1]            ; AduC842:AduC|port_aduc_afalina:inst8|lpm_ff:18|dffs[1]                                                                                                                                                                                      ; MPU_WR              ;
; N/A                                     ; None                                                ; -1.898 ns ; MPU_D[7]            ; AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|RAM2PORT:inst2|altsyncram:altsyncram_component|altsyncram_9vl1:auto_generated|ram_block1a0~porta_datain_reg7                                                                    ; CLK_6               ;
; N/A                                     ; None                                                ; -1.930 ns ; MPU_D[7]            ; AduC842:AduC|me_108_rs485_top_all:inst4|rs_ports_me_108:124|lpm_ff:2|dffs[7]                                                                                                                                                                ; MPU_WR              ;
; N/A                                     ; None                                                ; -1.955 ns ; MPU_D[6]            ; AduC842:AduC|port_aduc_afalina:inst8|lpm_ff:23|dffs[6]                                                                                                                                                                                      ; MPU_WR              ;
; N/A                                     ; None                                                ; -1.964 ns ; MPU_D[0]            ; AduC842:AduC|port_aduc_afalina:inst8|lpm_ff:20|dffs[0]                                                                                                                                                                                      ; MPU_WR              ;
; N/A                                     ; None                                                ; -1.969 ns ; MPU_D[6]            ; AduC842:AduC|Three_ctrl_k:inst6|aduc_reg:inst2|DATA_CLAMP[6]                                                                                                                                                                                ; CLK_6               ;
; N/A                                     ; None                                                ; -1.977 ns ; altera_reserved_tdi ; sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[8]                                                                                                                                                                                                    ; altera_reserved_tck ;
; N/A                                     ; None                                                ; -1.980 ns ; MPU_D[0]            ; AduC842:AduC|port_aduc_afalina:inst8|lpm_ff:23|dffs[0]                                                                                                                                                                                      ; MPU_WR              ;
; N/A                                     ; None                                                ; -1.981 ns ; MPU_D[0]            ; AduC842:AduC|port_aduc_afalina:inst8|lpm_ff:18|dffs[0]                                                                                                                                                                                      ; MPU_WR              ;
; N/A                                     ; None                                                ; -1.985 ns ; MPU_D[4]            ; AduC842:AduC|Three_ctrl_k:inst6|aduc_reg:inst2|DATA_CLAMP[4]                                                                                                                                                                                ; CLK_6               ;
; N/A                                     ; None                                                ; -2.029 ns ; MPU_A[0]            ; AduC842:AduC|me_108_rs485_top_all:inst4|rs_ports_me_108:124|lpm_ff:12|dffs[0]                                                                                                                                                               ; MPU_WR              ;
; N/A                                     ; None                                                ; -2.035 ns ; MPU_A[1]            ; AduC842:AduC|me_108_rs485_top_all:inst4|rs_ports_me_108:124|lpm_ff:12|dffs[4]                                                                                                                                                               ; MPU_WR              ;
; N/A                                     ; None                                                ; -2.035 ns ; MPU_A[1]            ; AduC842:AduC|me_108_rs485_top_all:inst4|rs_ports_me_108:124|lpm_ff:12|dffs[6]                                                                                                                                                               ; MPU_WR              ;
; N/A                                     ; None                                                ; -2.035 ns ; MPU_A[1]            ; AduC842:AduC|me_108_rs485_top_all:inst4|rs_ports_me_108:124|lpm_ff:12|dffs[7]                                                                                                                                                               ; MPU_WR              ;
; N/A                                     ; None                                                ; -2.095 ns ; MPU_A[2]            ; AduC842:AduC|me_108_rs485_top_all:inst4|rs_ports_me_108:124|lpm_ff:12|dffs[0]                                                                                                                                                               ; MPU_WR              ;
; N/A                                     ; None                                                ; -2.121 ns ; MPU_D[1]            ; AduC842:AduC|Three_ctrl_k:inst6|aduc_reg:inst2|DATA_GAIN[9]                                                                                                                                                                                 ; CLK_6               ;
; N/A                                     ; None                                                ; -2.122 ns ; altera_reserved_tdi ; sld_hub:sld_hub_inst|lpm_decode:instruction_decoder|decode_jri:auto_generated|dffe1a[0]                                                                                                                                                     ; altera_reserved_tck ;
; N/A                                     ; None                                                ; -2.122 ns ; altera_reserved_tdi ; sld_hub:sld_hub_inst|lpm_decode:instruction_decoder|decode_jri:auto_generated|dffe1a[3]                                                                                                                                                     ; altera_reserved_tck ;
; N/A                                     ; None                                                ; -2.122 ns ; altera_reserved_tdi ; sld_hub:sld_hub_inst|lpm_decode:instruction_decoder|decode_jri:auto_generated|dffe1a[2]                                                                                                                                                     ; altera_reserved_tck ;
; N/A                                     ; None                                                ; -2.122 ns ; altera_reserved_tdi ; sld_hub:sld_hub_inst|lpm_decode:instruction_decoder|decode_jri:auto_generated|dffe1a[7]                                                                                                                                                     ; altera_reserved_tck ;
; N/A                                     ; None                                                ; -2.122 ns ; altera_reserved_tdi ; sld_hub:sld_hub_inst|lpm_decode:instruction_decoder|decode_jri:auto_generated|dffe1a[1]                                                                                                                                                     ; altera_reserved_tck ;
; N/A                                     ; None                                                ; -2.131 ns ; MPU_D[4]            ; AduC842:AduC|Three_ctrl_k:inst6|aduc_reg:inst2|DATA_RG[4]                                                                                                                                                                                   ; CLK_6               ;
; N/A                                     ; None                                                ; -2.133 ns ; MPU_D[1]            ; AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|RAM2PORT:inst2|altsyncram:altsyncram_component|altsyncram_9vl1:auto_generated|ram_block1a0~porta_datain_reg1                                                                    ; CLK_6               ;
; N/A                                     ; None                                                ; -2.179 ns ; MPU_A[0]            ; AduC842:AduC|me_108_rs485_top_all:inst4|rs_ports_me_108:124|lpm_ff:12|dffs[4]                                                                                                                                                               ; MPU_WR              ;
; N/A                                     ; None                                                ; -2.179 ns ; MPU_A[0]            ; AduC842:AduC|me_108_rs485_top_all:inst4|rs_ports_me_108:124|lpm_ff:12|dffs[6]                                                                                                                                                               ; MPU_WR              ;
; N/A                                     ; None                                                ; -2.179 ns ; MPU_A[0]            ; AduC842:AduC|me_108_rs485_top_all:inst4|rs_ports_me_108:124|lpm_ff:12|dffs[7]                                                                                                                                                               ; MPU_WR              ;
; N/A                                     ; None                                                ; -2.204 ns ; MPU_A[2]            ; AduC842:AduC|me_108_rs485_top_all:inst4|rs_ports_me_108:124|lpm_ff:13|dffs[7]                                                                                                                                                               ; MPU_WR              ;
; N/A                                     ; None                                                ; -2.211 ns ; MPU_D[3]            ; AduC842:AduC|Three_ctrl_k:inst6|aduc_reg:inst2|DATA_SHP[3]                                                                                                                                                                                  ; CLK_6               ;
; N/A                                     ; None                                                ; -2.245 ns ; MPU_A[2]            ; AduC842:AduC|me_108_rs485_top_all:inst4|rs_ports_me_108:124|lpm_ff:12|dffs[4]                                                                                                                                                               ; MPU_WR              ;
; N/A                                     ; None                                                ; -2.245 ns ; MPU_A[2]            ; AduC842:AduC|me_108_rs485_top_all:inst4|rs_ports_me_108:124|lpm_ff:12|dffs[6]                                                                                                                                                               ; MPU_WR              ;
; N/A                                     ; None                                                ; -2.245 ns ; MPU_A[2]            ; AduC842:AduC|me_108_rs485_top_all:inst4|rs_ports_me_108:124|lpm_ff:12|dffs[7]                                                                                                                                                               ; MPU_WR              ;
; N/A                                     ; None                                                ; -2.255 ns ; MPU_D[6]            ; AduC842:AduC|Three_ctrl_k:inst6|aduc_reg:inst2|DATA_GAIN[14]                                                                                                                                                                                ; CLK_6               ;
; N/A                                     ; None                                                ; -2.256 ns ; MPU_D[6]            ; AduC842:AduC|Three_ctrl_k:inst6|aduc_reg:inst2|DATA_GAIN[6]                                                                                                                                                                                 ; CLK_6               ;
; N/A                                     ; None                                                ; -2.266 ns ; MPU_D[7]            ; AduC842:AduC|me_108_rs485_top_all:inst4|rs_ports_me_108:124|lpm_ff:3|dffs[7]                                                                                                                                                                ; MPU_WR              ;
; N/A                                     ; None                                                ; -2.285 ns ; MPU_D[4]            ; AduC842:AduC|Three_ctrl_k:inst6|aduc_reg:inst2|DATA_SHP[4]                                                                                                                                                                                  ; CLK_6               ;
; N/A                                     ; None                                                ; -2.293 ns ; MPU_D[4]            ; AduC842:AduC|Three_ctrl_k:inst6|aduc_reg:inst2|DATA_SHD[4]                                                                                                                                                                                  ; CLK_6               ;
; N/A                                     ; None                                                ; -2.307 ns ; MPU_D[1]            ; AduC842:AduC|Three_ctrl_k:inst6|aduc_reg:inst2|DATA_CROSS[1]                                                                                                                                                                                ; CLK_6               ;
; N/A                                     ; None                                                ; -2.314 ns ; MPU_D[6]            ; AduC842:AduC|Three_ctrl_k:inst6|aduc_reg:inst2|DATA_RG[6]                                                                                                                                                                                   ; CLK_6               ;
; N/A                                     ; None                                                ; -2.314 ns ; MPU_D[6]            ; AduC842:AduC|Three_ctrl_k:inst6|aduc_reg:inst2|DATA_SHD[6]                                                                                                                                                                                  ; CLK_6               ;
; N/A                                     ; None                                                ; -2.319 ns ; MPU_D[4]            ; AduC842:AduC|Three_ctrl_k:inst6|aduc_reg:inst2|DATA_CROSS[4]                                                                                                                                                                                ; CLK_6               ;
; N/A                                     ; None                                                ; -2.328 ns ; MPU_A[1]            ; AduC842:AduC|me_108_rs485_top_all:inst4|rs_ports_me_108:124|lpm_ff:12|dffs[2]                                                                                                                                                               ; MPU_WR              ;
; N/A                                     ; None                                                ; -2.331 ns ; MPU_WR              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|trigger_in_reg                                                                                                                                                         ; CLK_6               ;
; N/A                                     ; None                                                ; -2.346 ns ; MPU_D[0]            ; AduC842:AduC|Three_ctrl_k:inst6|aduc_reg:inst2|DATA_RG[0]                                                                                                                                                                                   ; CLK_6               ;
; N/A                                     ; None                                                ; -2.346 ns ; MPU_D[0]            ; AduC842:AduC|Three_ctrl_k:inst6|aduc_reg:inst2|DATA_SHD[0]                                                                                                                                                                                  ; CLK_6               ;
; N/A                                     ; None                                                ; -2.351 ns ; MPU_D[1]            ; AduC842:AduC|Three_ctrl_k:inst6|aduc_reg:inst2|DATA_GAIN[1]                                                                                                                                                                                 ; CLK_6               ;
; N/A                                     ; None                                                ; -2.365 ns ; MPU_A[2]            ; AduC842:AduC|me_108_rs485_top_all:inst4|rs_ports_me_108:124|lpm_ff:13|dffs[2]                                                                                                                                                               ; MPU_WR              ;
; N/A                                     ; None                                                ; -2.365 ns ; MPU_A[2]            ; AduC842:AduC|me_108_rs485_top_all:inst4|rs_ports_me_108:124|lpm_ff:13|dffs[6]                                                                                                                                                               ; MPU_WR              ;
; N/A                                     ; None                                                ; -2.365 ns ; MPU_A[2]            ; AduC842:AduC|me_108_rs485_top_all:inst4|rs_ports_me_108:124|lpm_ff:13|dffs[1]                                                                                                                                                               ; MPU_WR              ;
; N/A                                     ; None                                                ; -2.365 ns ; MPU_A[2]            ; AduC842:AduC|me_108_rs485_top_all:inst4|rs_ports_me_108:124|lpm_ff:13|dffs[3]                                                                                                                                                               ; MPU_WR              ;
; N/A                                     ; None                                                ; -2.365 ns ; MPU_A[2]            ; AduC842:AduC|me_108_rs485_top_all:inst4|rs_ports_me_108:124|lpm_ff:13|dffs[4]                                                                                                                                                               ; MPU_WR              ;
; N/A                                     ; None                                                ; -2.365 ns ; MPU_A[2]            ; AduC842:AduC|me_108_rs485_top_all:inst4|rs_ports_me_108:124|lpm_ff:13|dffs[5]                                                                                                                                                               ; MPU_WR              ;
; N/A                                     ; None                                                ; -2.365 ns ; MPU_A[2]            ; AduC842:AduC|me_108_rs485_top_all:inst4|rs_ports_me_108:124|lpm_ff:13|dffs[0]                                                                                                                                                               ; MPU_WR              ;
; N/A                                     ; None                                                ; -2.366 ns ; MPU_D[4]            ; AduC842:AduC|Three_ctrl_k:inst6|aduc_reg:inst2|DATA_ADCLK[4]                                                                                                                                                                                ; CLK_6               ;
; N/A                                     ; None                                                ; -2.378 ns ; MPU_D[3]            ; AduC842:AduC|Three_ctrl_k:inst6|aduc_reg:inst2|DATA_CLAMP[3]                                                                                                                                                                                ; CLK_6               ;
; N/A                                     ; None                                                ; -2.378 ns ; MPU_D[0]            ; AduC842:AduC|Three_ctrl_k:inst6|aduc_reg:inst2|DATA_SHP[0]                                                                                                                                                                                  ; CLK_6               ;
; N/A                                     ; None                                                ; -2.381 ns ; MPU_D[0]            ; AduC842:AduC|Three_ctrl_k:inst6|aduc_reg:inst2|DATA_ADCLK[0]                                                                                                                                                                                ; CLK_6               ;
; N/A                                     ; None                                                ; -2.384 ns ; MPU_A[5]            ; AduC842:AduC|me_108_rs485_top_all:inst4|rs_ports_me_108:124|lpm_ff:2|dffs[0]                                                                                                                                                                ; MPU_WR              ;
; N/A                                     ; None                                                ; -2.384 ns ; MPU_A[5]            ; AduC842:AduC|me_108_rs485_top_all:inst4|rs_ports_me_108:124|lpm_ff:2|dffs[7]                                                                                                                                                                ; MPU_WR              ;
; N/A                                     ; None                                                ; -2.407 ns ; MPU_D[5]            ; AduC842:AduC|Three_ctrl_k:inst6|aduc_reg:inst2|DATA_ADCLK[5]                                                                                                                                                                                ; CLK_6               ;
; N/A                                     ; None                                                ; -2.437 ns ; MPU_D[1]            ; AduC842:AduC|Three_ctrl_k:inst6|aduc_reg:inst2|DATA_RG[1]                                                                                                                                                                                   ; CLK_6               ;
; N/A                                     ; None                                                ; -2.455 ns ; MPU_A[0]            ; AduC842:AduC|me_108_rs485_top_all:inst4|rs_ports_me_108:124|lpm_ff:2|dffs[0]                                                                                                                                                                ; MPU_WR              ;
; N/A                                     ; None                                                ; -2.455 ns ; MPU_A[0]            ; AduC842:AduC|me_108_rs485_top_all:inst4|rs_ports_me_108:124|lpm_ff:2|dffs[7]                                                                                                                                                                ; MPU_WR              ;
; N/A                                     ; None                                                ; -2.462 ns ; MPU_D[1]            ; AduC842:AduC|Three_ctrl_k:inst6|aduc_reg:inst2|DATA_TV[1]                                                                                                                                                                                   ; CLK_6               ;
; N/A                                     ; None                                                ; -2.472 ns ; MPU_A[0]            ; AduC842:AduC|me_108_rs485_top_all:inst4|rs_ports_me_108:124|lpm_ff:12|dffs[2]                                                                                                                                                               ; MPU_WR              ;
; N/A                                     ; None                                                ; -2.503 ns ; KT[2]               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[11]                                                                                                                                                    ; CLK_6               ;
; N/A                                     ; None                                                ; -2.512 ns ; MPU_D[6]            ; AduC842:AduC|Three_ctrl_k:inst6|aduc_reg:inst2|DATA_ADCLK[6]                                                                                                                                                                                ; CLK_6               ;
; N/A                                     ; None                                                ; -2.517 ns ; MPU_D[2]            ; AduC842:AduC|Three_ctrl_k:inst6|aduc_reg:inst2|DATA_CLAMP[2]                                                                                                                                                                                ; CLK_6               ;
; N/A                                     ; None                                                ; -2.522 ns ; MPU_D[3]            ; AduC842:AduC|Three_ctrl_k:inst6|aduc_reg:inst2|DATA_SHUTTER[11]                                                                                                                                                                             ; CLK_6               ;
; N/A                                     ; None                                                ; -2.525 ns ; MPU_D[3]            ; AduC842:AduC|Three_ctrl_k:inst6|aduc_reg:inst2|DATA_SHUTTER[3]                                                                                                                                                                              ; CLK_6               ;
; N/A                                     ; None                                                ; -2.532 ns ; MPU_D[0]            ; AduC842:AduC|Three_ctrl_k:inst6|aduc_reg:inst2|DATA_CROSS[0]                                                                                                                                                                                ; CLK_6               ;
; N/A                                     ; None                                                ; -2.538 ns ; MPU_A[2]            ; AduC842:AduC|me_108_rs485_top_all:inst4|rs_ports_me_108:124|lpm_ff:12|dffs[2]                                                                                                                                                               ; MPU_WR              ;
; N/A                                     ; None                                                ; -2.539 ns ; MPU_D[5]            ; AduC842:AduC|Three_ctrl_k:inst6|aduc_reg:inst2|DATA_RG[5]                                                                                                                                                                                   ; CLK_6               ;
; N/A                                     ; None                                                ; -2.540 ns ; MPU_D[5]            ; AduC842:AduC|Three_ctrl_k:inst6|aduc_reg:inst2|DATA_SHP[5]                                                                                                                                                                                  ; CLK_6               ;
; N/A                                     ; None                                                ; -2.540 ns ; MPU_D[5]            ; AduC842:AduC|Three_ctrl_k:inst6|aduc_reg:inst2|DATA_SHD[5]                                                                                                                                                                                  ; CLK_6               ;
; N/A                                     ; None                                                ; -2.546 ns ; MPU_D[3]            ; AduC842:AduC|Three_ctrl_k:inst6|aduc_reg:inst2|DATA_CROSS[3]                                                                                                                                                                                ; CLK_6               ;
; N/A                                     ; None                                                ; -2.551 ns ; MPU_D[5]            ; AduC842:AduC|Three_ctrl_k:inst6|aduc_reg:inst2|DATA_CROSS[5]                                                                                                                                                                                ; CLK_6               ;
; N/A                                     ; None                                                ; -2.552 ns ; MPU_D[3]            ; AduC842:AduC|Three_ctrl_k:inst6|aduc_reg:inst2|DATA_RG[3]                                                                                                                                                                                   ; CLK_6               ;
; N/A                                     ; None                                                ; -2.555 ns ; MPU_D[3]            ; AduC842:AduC|Three_ctrl_k:inst6|aduc_reg:inst2|DATA_SHD[3]                                                                                                                                                                                  ; CLK_6               ;
; N/A                                     ; None                                                ; -2.561 ns ; MPU_D[6]            ; AduC842:AduC|Three_ctrl_k:inst6|aduc_reg:inst2|DATA_SHUTTER[6]                                                                                                                                                                              ; CLK_6               ;
; N/A                                     ; None                                                ; -2.562 ns ; MPU_A[2]            ; AduC842:AduC|me_108_rs485_top_all:inst4|rs_ports_me_108:124|lpm_ff:2|dffs[0]                                                                                                                                                                ; MPU_WR              ;
; N/A                                     ; None                                                ; -2.562 ns ; MPU_A[2]            ; AduC842:AduC|me_108_rs485_top_all:inst4|rs_ports_me_108:124|lpm_ff:2|dffs[7]                                                                                                                                                                ; MPU_WR              ;
; N/A                                     ; None                                                ; -2.576 ns ; MPU_A[7]            ; AduC842:AduC|me_108_rs485_top_all:inst4|rs_ports_me_108:124|lpm_ff:2|dffs[0]                                                                                                                                                                ; MPU_WR              ;
; N/A                                     ; None                                                ; -2.576 ns ; MPU_A[7]            ; AduC842:AduC|me_108_rs485_top_all:inst4|rs_ports_me_108:124|lpm_ff:2|dffs[7]                                                                                                                                                                ; MPU_WR              ;
; N/A                                     ; None                                                ; -2.577 ns ; MPU_D[3]            ; AduC842:AduC|Three_ctrl_k:inst6|aduc_reg:inst2|DATA_ADCLK[3]                                                                                                                                                                                ; CLK_6               ;
; N/A                                     ; None                                                ; -2.579 ns ; MPU_D[6]            ; AduC842:AduC|Three_ctrl_k:inst6|aduc_reg:inst2|DATA_CROSS[6]                                                                                                                                                                                ; CLK_6               ;
; N/A                                     ; None                                                ; -2.579 ns ; MPU_D[6]            ; AduC842:AduC|Three_ctrl_k:inst6|aduc_reg:inst2|DATA_SHP[6]                                                                                                                                                                                  ; CLK_6               ;
; N/A                                     ; None                                                ; -2.597 ns ; MPU_D[1]            ; AduC842:AduC|Three_ctrl_k:inst6|aduc_reg:inst2|DATA_SHD[1]                                                                                                                                                                                  ; CLK_6               ;
; N/A                                     ; None                                                ; -2.608 ns ; KT[1]               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[9]                                                                                                                                                     ; CLK_6               ;
; N/A                                     ; None                                                ; -2.609 ns ; MPU_D[3]            ; AduC842:AduC|Three_ctrl_k:inst6|aduc_reg:inst2|DATA_TV[3]                                                                                                                                                                                   ; CLK_6               ;
; N/A                                     ; None                                                ; -2.612 ns ; KT[1]               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[12]                                                                                                                                                    ; CLK_6               ;
; N/A                                     ; None                                                ; -2.624 ns ; MPU_D[7]            ; AduC842:AduC|Three_ctrl_k:inst6|aduc_reg:inst2|DATA_CLAMP[7]                                                                                                                                                                                ; CLK_6               ;
; N/A                                     ; None                                                ; -2.639 ns ; MPU_A[1]            ; AduC842:AduC|me_108_rs485_top_all:inst4|rs_ports_me_108:124|lpm_ff:2|dffs[0]                                                                                                                                                                ; MPU_WR              ;
; N/A                                     ; None                                                ; -2.639 ns ; MPU_A[1]            ; AduC842:AduC|me_108_rs485_top_all:inst4|rs_ports_me_108:124|lpm_ff:2|dffs[7]                                                                                                                                                                ; MPU_WR              ;
; N/A                                     ; None                                                ; -2.649 ns ; MPU_D[1]            ; AduC842:AduC|Three_ctrl_k:inst6|aduc_reg:inst2|DATA_CLAMP[1]                                                                                                                                                                                ; CLK_6               ;
; N/A                                     ; None                                                ; -2.654 ns ; MPU_D[6]            ; AduC842:AduC|Three_ctrl_k:inst6|aduc_reg:inst2|DATA_SHUTTER[14]                                                                                                                                                                             ; CLK_6               ;
; N/A                                     ; None                                                ; -2.656 ns ; KT[2]               ; EOP_CONTROL:EOP_CTRL|BR                                                                                                                                                                                                                     ; CLK_6               ;
; N/A                                     ; None                                                ; -2.657 ns ; KT[2]               ; EOP_CONTROL:EOP_CTRL|PH                                                                                                                                                                                                                     ; CLK_6               ;
; N/A                                     ; None                                                ; -2.660 ns ; MPU_D[4]            ; AduC842:AduC|Three_ctrl_k:inst6|aduc_reg:inst2|DATA_SHUTTER[4]                                                                                                                                                                              ; CLK_6               ;
; N/A                                     ; None                                                ; -2.664 ns ; MPU_D[4]            ; AduC842:AduC|Three_ctrl_k:inst6|aduc_reg:inst2|DATA_SHUTTER[12]                                                                                                                                                                             ; CLK_6               ;
; N/A                                     ; None                                                ; -2.677 ns ; KT[1]               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[9]                                                                                                                                                  ; CLK_6               ;
; N/A                                     ; None                                                ; -2.682 ns ; MPU_A[2]            ; AduC842:AduC|me_108_rs485_top_all:inst4|rs_ports_me_108:124|lpm_ff:3|dffs[0]                                                                                                                                                                ; MPU_WR              ;
; N/A                                     ; None                                                ; -2.682 ns ; MPU_A[2]            ; AduC842:AduC|me_108_rs485_top_all:inst4|rs_ports_me_108:124|lpm_ff:3|dffs[7]                                                                                                                                                                ; MPU_WR              ;
; N/A                                     ; None                                                ; -2.682 ns ; MPU_A[2]            ; AduC842:AduC|me_108_rs485_top_all:inst4|rs_ports_me_108:124|lpm_ff:3|dffs[6]                                                                                                                                                                ; MPU_WR              ;
; N/A                                     ; None                                                ; -2.682 ns ; MPU_A[2]            ; AduC842:AduC|me_108_rs485_top_all:inst4|rs_ports_me_108:124|lpm_ff:3|dffs[5]                                                                                                                                                                ; MPU_WR              ;
; N/A                                     ; None                                                ; -2.682 ns ; MPU_A[2]            ; AduC842:AduC|me_108_rs485_top_all:inst4|rs_ports_me_108:124|lpm_ff:3|dffs[4]                                                                                                                                                                ; MPU_WR              ;
; N/A                                     ; None                                                ; -2.682 ns ; MPU_A[2]            ; AduC842:AduC|me_108_rs485_top_all:inst4|rs_ports_me_108:124|lpm_ff:3|dffs[3]                                                                                                                                                                ; MPU_WR              ;
; N/A                                     ; None                                                ; -2.682 ns ; MPU_A[2]            ; AduC842:AduC|me_108_rs485_top_all:inst4|rs_ports_me_108:124|lpm_ff:3|dffs[2]                                                                                                                                                                ; MPU_WR              ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;           ;                     ;                                                                                                                                                                                                                                             ;                     ;
+-----------------------------------------+-----------------------------------------------------+-----------+---------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                ;
+---------------------+--------------+---------------+----------------+------------------+--------+--------------+--------------------+--------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+
; Pin                 ; I/O Standard ; Near Series R ; Near Pull-up R ; Near Pull-down R ; Near C ; Tline Length ; Tline L per Length ; Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ;
+---------------------+--------------+---------------+----------------+------------------+--------+--------------+--------------------+--------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+
; XV1A                ; 3.0-V LVTTL  ; short         ; open           ; open             ; open   ; 0 in         ; 0 H/in             ; 0 F/in             ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; XV2A                ; 3.0-V LVTTL  ; short         ; open           ; open             ; open   ; 0 in         ; 0 H/in             ; 0 F/in             ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; XV3A                ; 3.0-V LVTTL  ; short         ; open           ; open             ; open   ; 0 in         ; 0 H/in             ; 0 F/in             ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; XV4A                ; 3.0-V LVTTL  ; short         ; open           ; open             ; open   ; 0 in         ; 0 H/in             ; 0 F/in             ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; SG2AA               ; 3.0-V LVTTL  ; short         ; open           ; open             ; open   ; 0 in         ; 0 H/in             ; 0 F/in             ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; SG2BA               ; 3.0-V LVTTL  ; short         ; open           ; open             ; open   ; 0 in         ; 0 H/in             ; 0 F/in             ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; XSUBA               ; 3.0-V LVTTL  ; short         ; open           ; open             ; open   ; 0 in         ; 0 H/in             ; 0 F/in             ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; H1A                 ; 3.0-V LVTTL  ; short         ; open           ; open             ; open   ; 0 in         ; 0 H/in             ; 0 F/in             ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; H2A                 ; 3.0-V LVTTL  ; short         ; open           ; open             ; open   ; 0 in         ; 0 H/in             ; 0 F/in             ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; RGA                 ; 3.0-V LVTTL  ; short         ; open           ; open             ; open   ; 0 in         ; 0 H/in             ; 0 F/in             ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; DATACLKA            ; 3.0-V LVTTL  ; short         ; open           ; open             ; open   ; 0 in         ; 0 H/in             ; 0 F/in             ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; SL                  ; 3.0-V LVTTL  ; short         ; open           ; open             ; open   ; 0 in         ; 0 H/in             ; 0 F/in             ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; SCK                 ; 3.0-V LVTTL  ; short         ; open           ; open             ; open   ; 0 in         ; 0 H/in             ; 0 F/in             ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; SDATA               ; 3.0-V LVTTL  ; short         ; open           ; open             ; open   ; 0 in         ; 0 H/in             ; 0 F/in             ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; SHDA                ; 3.0-V LVTTL  ; short         ; open           ; open             ; open   ; 0 in         ; 0 H/in             ; 0 F/in             ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; SHPA                ; 3.0-V LVTTL  ; short         ; open           ; open             ; open   ; 0 in         ; 0 H/in             ; 0 F/in             ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; VDA                 ; 3.0-V LVTTL  ; short         ; open           ; open             ; open   ; 0 in         ; 0 H/in             ; 0 F/in             ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; HDA                 ; 3.0-V LVTTL  ; short         ; open           ; open             ; open   ; 0 in         ; 0 H/in             ; 0 F/in             ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; PBLKA               ; 3.0-V LVTTL  ; short         ; open           ; open             ; open   ; 0 in         ; 0 H/in             ; 0 F/in             ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; CLPDMA              ; 3.0-V LVTTL  ; short         ; open           ; open             ; open   ; 0 in         ; 0 H/in             ; 0 F/in             ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; CLPOBA              ; 3.0-V LVTTL  ; short         ; open           ; open             ; open   ; 0 in         ; 0 H/in             ; 0 F/in             ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; XV1B                ; 3.0-V LVTTL  ; short         ; open           ; open             ; open   ; 0 in         ; 0 H/in             ; 0 F/in             ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; XV2B                ; 3.0-V LVTTL  ; short         ; open           ; open             ; open   ; 0 in         ; 0 H/in             ; 0 F/in             ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; XV3B                ; 3.0-V LVTTL  ; short         ; open           ; open             ; open   ; 0 in         ; 0 H/in             ; 0 F/in             ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; XV4B                ; 3.0-V LVTTL  ; short         ; open           ; open             ; open   ; 0 in         ; 0 H/in             ; 0 F/in             ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; SG2AB               ; 3.0-V LVTTL  ; short         ; open           ; open             ; open   ; 0 in         ; 0 H/in             ; 0 F/in             ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; SG2BB               ; 3.0-V LVTTL  ; short         ; open           ; open             ; open   ; 0 in         ; 0 H/in             ; 0 F/in             ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; XSUBB               ; 3.0-V LVTTL  ; short         ; open           ; open             ; open   ; 0 in         ; 0 H/in             ; 0 F/in             ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; H1B                 ; 3.0-V LVTTL  ; short         ; open           ; open             ; open   ; 0 in         ; 0 H/in             ; 0 F/in             ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; H2B                 ; 3.0-V LVTTL  ; short         ; open           ; open             ; open   ; 0 in         ; 0 H/in             ; 0 F/in             ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; RGB                 ; 3.0-V LVTTL  ; short         ; open           ; open             ; open   ; 0 in         ; 0 H/in             ; 0 F/in             ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; DATACLKB            ; 3.0-V LVTTL  ; short         ; open           ; open             ; open   ; 0 in         ; 0 H/in             ; 0 F/in             ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; SHDB                ; 3.0-V LVTTL  ; short         ; open           ; open             ; open   ; 0 in         ; 0 H/in             ; 0 F/in             ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; SHPB                ; 3.0-V LVTTL  ; short         ; open           ; open             ; open   ; 0 in         ; 0 H/in             ; 0 F/in             ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; VDB                 ; 3.0-V LVTTL  ; short         ; open           ; open             ; open   ; 0 in         ; 0 H/in             ; 0 F/in             ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; HDB                 ; 3.0-V LVTTL  ; short         ; open           ; open             ; open   ; 0 in         ; 0 H/in             ; 0 F/in             ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; PBLKB               ; 3.0-V LVTTL  ; short         ; open           ; open             ; open   ; 0 in         ; 0 H/in             ; 0 F/in             ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; CLPDMB              ; 3.0-V LVTTL  ; short         ; open           ; open             ; open   ; 0 in         ; 0 H/in             ; 0 F/in             ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; CLPOBB              ; 3.0-V LVTTL  ; short         ; open           ; open             ; open   ; 0 in         ; 0 H/in             ; 0 F/in             ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; LVDS_D[0]           ; 3.0-V LVTTL  ; short         ; open           ; open             ; open   ; 0 in         ; 0 H/in             ; 0 F/in             ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; LVDS_D[1]           ; 3.0-V LVTTL  ; short         ; open           ; open             ; open   ; 0 in         ; 0 H/in             ; 0 F/in             ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; LVDS_D[2]           ; 3.0-V LVTTL  ; short         ; open           ; open             ; open   ; 0 in         ; 0 H/in             ; 0 F/in             ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; LVDS_D[3]           ; 3.0-V LVTTL  ; short         ; open           ; open             ; open   ; 0 in         ; 0 H/in             ; 0 F/in             ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; LVDS_D[4]           ; 3.0-V LVTTL  ; short         ; open           ; open             ; open   ; 0 in         ; 0 H/in             ; 0 F/in             ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; LVDS_D[5]           ; 3.0-V LVTTL  ; short         ; open           ; open             ; open   ; 0 in         ; 0 H/in             ; 0 F/in             ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; LVDS_D[6]           ; 3.0-V LVTTL  ; short         ; open           ; open             ; open   ; 0 in         ; 0 H/in             ; 0 F/in             ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; LVDS_D[7]           ; 3.3-V LVTTL  ; short         ; open           ; open             ; open   ; 0 in         ; 0 H/in             ; 0 F/in             ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; LVDS_D[8]           ; 3.0-V LVTTL  ; short         ; open           ; open             ; open   ; 0 in         ; 0 H/in             ; 0 F/in             ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; LVDS_D[9]           ; 3.0-V LVTTL  ; short         ; open           ; open             ; open   ; 0 in         ; 0 H/in             ; 0 F/in             ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; LVDS_D[10]          ; 3.0-V LVTTL  ; short         ; open           ; open             ; open   ; 0 in         ; 0 H/in             ; 0 F/in             ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; LVDS_D[11]          ; 3.0-V LVTTL  ; short         ; open           ; open             ; open   ; 0 in         ; 0 H/in             ; 0 F/in             ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; LVDS_D[12]          ; 3.0-V LVTTL  ; short         ; open           ; open             ; open   ; 0 in         ; 0 H/in             ; 0 F/in             ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; LVDS_D[13]          ; 3.0-V LVTTL  ; short         ; open           ; open             ; open   ; 0 in         ; 0 H/in             ; 0 F/in             ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; LVDS_D[14]          ; 3.0-V LVTTL  ; short         ; open           ; open             ; open   ; 0 in         ; 0 H/in             ; 0 F/in             ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; LVDS_D[15]          ; 3.3-V LVTTL  ; short         ; open           ; open             ; open   ; 0 in         ; 0 H/in             ; 0 F/in             ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; LVDS_D[16]          ; 3.0-V LVTTL  ; short         ; open           ; open             ; open   ; 0 in         ; 0 H/in             ; 0 F/in             ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; LVDS_D[17]          ; 3.3-V LVTTL  ; short         ; open           ; open             ; open   ; 0 in         ; 0 H/in             ; 0 F/in             ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; LVDS_D[18]          ; 3.3-V LVTTL  ; short         ; open           ; open             ; open   ; 0 in         ; 0 H/in             ; 0 F/in             ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; LVDS_D[19]          ; 3.3-V LVTTL  ; short         ; open           ; open             ; open   ; 0 in         ; 0 H/in             ; 0 F/in             ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; LVDS_D[20]          ; 3.3-V LVTTL  ; short         ; open           ; open             ; open   ; 0 in         ; 0 H/in             ; 0 F/in             ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; LVDS_D[21]          ; 3.3-V LVTTL  ; short         ; open           ; open             ; open   ; 0 in         ; 0 H/in             ; 0 F/in             ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; LVDS_D[22]          ; 3.0-V LVTTL  ; short         ; open           ; open             ; open   ; 0 in         ; 0 H/in             ; 0 F/in             ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; LVDS_D[23]          ; 3.3-V LVTTL  ; short         ; open           ; open             ; open   ; 0 in         ; 0 H/in             ; 0 F/in             ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; LVDS_D[24]          ; 3.0-V LVTTL  ; short         ; open           ; open             ; open   ; 0 in         ; 0 H/in             ; 0 F/in             ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; LVDS_D[25]          ; 3.0-V LVTTL  ; short         ; open           ; open             ; open   ; 0 in         ; 0 H/in             ; 0 F/in             ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; LVDS_D[26]          ; 3.0-V LVTTL  ; short         ; open           ; open             ; open   ; 0 in         ; 0 H/in             ; 0 F/in             ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; LVDS_D[27]          ; 3.0-V LVTTL  ; short         ; open           ; open             ; open   ; 0 in         ; 0 H/in             ; 0 F/in             ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; LVDS_CLK            ; 3.0-V LVTTL  ; short         ; open           ; open             ; open   ; 0 in         ; 0 H/in             ; 0 F/in             ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; A[0]                ; 3.0-V LVTTL  ; short         ; open           ; open             ; open   ; 0 in         ; 0 H/in             ; 0 F/in             ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; A[1]                ; 3.0-V LVTTL  ; short         ; open           ; open             ; open   ; 0 in         ; 0 H/in             ; 0 F/in             ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; A[2]                ; 3.0-V LVTTL  ; short         ; open           ; open             ; open   ; 0 in         ; 0 H/in             ; 0 F/in             ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; A[3]                ; 3.0-V LVTTL  ; short         ; open           ; open             ; open   ; 0 in         ; 0 H/in             ; 0 F/in             ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; A[4]                ; 3.0-V LVTTL  ; short         ; open           ; open             ; open   ; 0 in         ; 0 H/in             ; 0 F/in             ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; A[5]                ; 3.0-V LVTTL  ; short         ; open           ; open             ; open   ; 0 in         ; 0 H/in             ; 0 F/in             ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; A[6]                ; 3.0-V LVTTL  ; short         ; open           ; open             ; open   ; 0 in         ; 0 H/in             ; 0 F/in             ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; A[7]                ; 3.0-V LVTTL  ; short         ; open           ; open             ; open   ; 0 in         ; 0 H/in             ; 0 F/in             ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; A[8]                ; 3.0-V LVTTL  ; short         ; open           ; open             ; open   ; 0 in         ; 0 H/in             ; 0 F/in             ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; A[9]                ; 3.0-V LVTTL  ; short         ; open           ; open             ; open   ; 0 in         ; 0 H/in             ; 0 F/in             ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; A[10]               ; 3.0-V LVTTL  ; short         ; open           ; open             ; open   ; 0 in         ; 0 H/in             ; 0 F/in             ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; A[11]               ; 3.0-V LVTTL  ; short         ; open           ; open             ; open   ; 0 in         ; 0 H/in             ; 0 F/in             ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; A[12]               ; 3.0-V LVTTL  ; short         ; open           ; open             ; open   ; 0 in         ; 0 H/in             ; 0 F/in             ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; BA[0]               ; 3.0-V LVTTL  ; short         ; open           ; open             ; open   ; 0 in         ; 0 H/in             ; 0 F/in             ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; BA[1]               ; 3.0-V LVTTL  ; short         ; open           ; open             ; open   ; 0 in         ; 0 H/in             ; 0 F/in             ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; WE                  ; 3.0-V LVTTL  ; short         ; open           ; open             ; open   ; 0 in         ; 0 H/in             ; 0 F/in             ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; CAS                 ; 3.0-V LVTTL  ; short         ; open           ; open             ; open   ; 0 in         ; 0 H/in             ; 0 F/in             ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; RAS                 ; 3.0-V LVTTL  ; short         ; open           ; open             ; open   ; 0 in         ; 0 H/in             ; 0 F/in             ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; CS                  ; 3.0-V LVTTL  ; short         ; open           ; open             ; open   ; 0 in         ; 0 H/in             ; 0 F/in             ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; UDQM                ; 3.0-V LVTTL  ; short         ; open           ; open             ; open   ; 0 in         ; 0 H/in             ; 0 F/in             ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; LDQM                ; 3.0-V LVTTL  ; short         ; open           ; open             ; open   ; 0 in         ; 0 H/in             ; 0 F/in             ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; CKE                 ; 3.0-V LVTTL  ; short         ; open           ; open             ; open   ; 0 in         ; 0 H/in             ; 0 F/in             ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; CLK_SDRAM           ; 3.0-V LVTTL  ; short         ; open           ; open             ; open   ; 0 in         ; 0 H/in             ; 0 F/in             ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; MPU_INT0            ; 3.0-V LVTTL  ; short         ; open           ; open             ; open   ; 0 in         ; 0 H/in             ; 0 F/in             ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; MPU_INT1            ; 3.0-V LVTTL  ; short         ; open           ; open             ; open   ; 0 in         ; 0 H/in             ; 0 F/in             ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; PSEN                ; 3.0-V LVTTL  ; short         ; open           ; open             ; open   ; 0 in         ; 0 H/in             ; 0 F/in             ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; RESET_842           ; 3.3-V LVTTL  ; short         ; open           ; open             ; open   ; 0 in         ; 0 H/in             ; 0 F/in             ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; ADUC_RXD            ; 3.0-V LVTTL  ; short         ; open           ; open             ; open   ; 0 in         ; 0 H/in             ; 0 F/in             ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; RS232_TXD           ; 3.0-V LVTTL  ; short         ; open           ; open             ; open   ; 0 in         ; 0 H/in             ; 0 F/in             ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; RS485_TXD           ; 3.0-V LVTTL  ; short         ; open           ; open             ; open   ; 0 in         ; 0 H/in             ; 0 F/in             ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; RS485_MODE          ; 3.3-V LVTTL  ; short         ; open           ; open             ; open   ; 0 in         ; 0 H/in             ; 0 F/in             ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; RS485_PV            ; 3.0-V LVTTL  ; short         ; open           ; open             ; open   ; 0 in         ; 0 H/in             ; 0 F/in             ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; BR                  ; 3.0-V LVTTL  ; short         ; open           ; open             ; open   ; 0 in         ; 0 H/in             ; 0 F/in             ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; PH                  ; 3.0-V LVTTL  ; short         ; open           ; open             ; open   ; 0 in         ; 0 H/in             ; 0 F/in             ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; KT_OUT              ; 3.3-V LVTTL  ; short         ; open           ; open             ; open   ; 0 in         ; 0 H/in             ; 0 F/in             ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; DQ[0]               ; 3.0-V LVTTL  ; short         ; open           ; open             ; open   ; 0 in         ; 0 H/in             ; 0 F/in             ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; DQ[1]               ; 3.0-V LVTTL  ; short         ; open           ; open             ; open   ; 0 in         ; 0 H/in             ; 0 F/in             ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; DQ[2]               ; 3.0-V LVTTL  ; short         ; open           ; open             ; open   ; 0 in         ; 0 H/in             ; 0 F/in             ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; DQ[3]               ; 3.0-V LVTTL  ; short         ; open           ; open             ; open   ; 0 in         ; 0 H/in             ; 0 F/in             ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; DQ[4]               ; 3.0-V LVTTL  ; short         ; open           ; open             ; open   ; 0 in         ; 0 H/in             ; 0 F/in             ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; DQ[5]               ; 3.0-V LVTTL  ; short         ; open           ; open             ; open   ; 0 in         ; 0 H/in             ; 0 F/in             ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; DQ[6]               ; 3.0-V LVTTL  ; short         ; open           ; open             ; open   ; 0 in         ; 0 H/in             ; 0 F/in             ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; DQ[7]               ; 3.0-V LVTTL  ; short         ; open           ; open             ; open   ; 0 in         ; 0 H/in             ; 0 F/in             ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; DQ[8]               ; 3.0-V LVTTL  ; short         ; open           ; open             ; open   ; 0 in         ; 0 H/in             ; 0 F/in             ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; DQ[9]               ; 3.0-V LVTTL  ; short         ; open           ; open             ; open   ; 0 in         ; 0 H/in             ; 0 F/in             ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; DQ[10]              ; 3.0-V LVTTL  ; short         ; open           ; open             ; open   ; 0 in         ; 0 H/in             ; 0 F/in             ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; DQ[11]              ; 3.0-V LVTTL  ; short         ; open           ; open             ; open   ; 0 in         ; 0 H/in             ; 0 F/in             ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; DQ[12]              ; 3.0-V LVTTL  ; short         ; open           ; open             ; open   ; 0 in         ; 0 H/in             ; 0 F/in             ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; DQ[13]              ; 3.0-V LVTTL  ; short         ; open           ; open             ; open   ; 0 in         ; 0 H/in             ; 0 F/in             ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; DQ[14]              ; 3.0-V LVTTL  ; short         ; open           ; open             ; open   ; 0 in         ; 0 H/in             ; 0 F/in             ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; DQ[15]              ; 3.0-V LVTTL  ; short         ; open           ; open             ; open   ; 0 in         ; 0 H/in             ; 0 F/in             ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; RES1                ; 3.0-V LVTTL  ; short         ; open           ; open             ; open   ; 0 in         ; 0 H/in             ; 0 F/in             ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; RES2                ; 3.0-V LVTTL  ; short         ; open           ; open             ; open   ; 0 in         ; 0 H/in             ; 0 F/in             ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; MPU_D[0]            ; 3.0-V LVTTL  ; short         ; open           ; open             ; open   ; 0 in         ; 0 H/in             ; 0 F/in             ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; MPU_D[1]            ; 3.0-V LVTTL  ; short         ; open           ; open             ; open   ; 0 in         ; 0 H/in             ; 0 F/in             ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; MPU_D[2]            ; 3.0-V LVTTL  ; short         ; open           ; open             ; open   ; 0 in         ; 0 H/in             ; 0 F/in             ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; MPU_D[3]            ; 3.0-V LVTTL  ; short         ; open           ; open             ; open   ; 0 in         ; 0 H/in             ; 0 F/in             ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; MPU_D[4]            ; 3.0-V LVTTL  ; short         ; open           ; open             ; open   ; 0 in         ; 0 H/in             ; 0 F/in             ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; MPU_D[5]            ; 3.0-V LVTTL  ; short         ; open           ; open             ; open   ; 0 in         ; 0 H/in             ; 0 F/in             ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; MPU_D[6]            ; 3.0-V LVTTL  ; short         ; open           ; open             ; open   ; 0 in         ; 0 H/in             ; 0 F/in             ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; MPU_D[7]            ; 3.0-V LVTTL  ; short         ; open           ; open             ; open   ; 0 in         ; 0 H/in             ; 0 F/in             ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; short         ; open           ; open             ; open   ; 0 in         ; 0 H/in             ; 0 F/in             ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
+---------------------+--------------+---------------+----------------+------------------+--------+--------------+--------------------+--------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+-------------------------------------+-------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+------------------------------------+------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Margin on Rise at FPGA Pin ; Ringback Margin on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Margin on Rise at Far-end ; Ringback Margin on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+-------------------------------------+-------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+------------------------------------+------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; XV1A                ; 3.0-V LVTTL  ; 0 s                 ; 0 s                 ; 2.8 V                        ; -5e-006 V                    ; 2.85 V              ; -0.0561 V           ; 0.126 V                             ; 0.174 V                             ; 4.44e-010 s                 ; 4.29e-010 s                 ; Yes                        ; Yes                        ; 2.8 V                       ; -5e-006 V                   ; 2.85 V             ; -0.0561 V          ; 0.126 V                            ; 0.174 V                            ; 4.44e-010 s                ; 4.29e-010 s                ; Yes                       ; Yes                       ;
; XV2A                ; 3.0-V LVTTL  ; 0 s                 ; 0 s                 ; 2.8 V                        ; -4.73e-006 V                 ; 2.84 V              ; -0.0404 V           ; 0.149 V                             ; 0.177 V                             ; 6.64e-010 s                 ; 6.35e-010 s                 ; Yes                        ; Yes                        ; 2.8 V                       ; -4.73e-006 V                ; 2.84 V             ; -0.0404 V          ; 0.149 V                            ; 0.177 V                            ; 6.64e-010 s                ; 6.35e-010 s                ; Yes                       ; Yes                       ;
; XV3A                ; 3.0-V LVTTL  ; 0 s                 ; 0 s                 ; 2.8 V                        ; -4.73e-006 V                 ; 2.84 V              ; -0.0404 V           ; 0.149 V                             ; 0.177 V                             ; 6.64e-010 s                 ; 6.35e-010 s                 ; Yes                        ; Yes                        ; 2.8 V                       ; -4.73e-006 V                ; 2.84 V             ; -0.0404 V          ; 0.149 V                            ; 0.177 V                            ; 6.64e-010 s                ; 6.35e-010 s                ; Yes                       ; Yes                       ;
; XV4A                ; 3.0-V LVTTL  ; 0 s                 ; 0 s                 ; 2.8 V                        ; -4.73e-006 V                 ; 2.85 V              ; -0.0548 V           ; 0.142 V                             ; 0.19 V                              ; 4.53e-010 s                 ; 4.41e-010 s                 ; Yes                        ; Yes                        ; 2.8 V                       ; -4.73e-006 V                ; 2.85 V             ; -0.0548 V          ; 0.142 V                            ; 0.19 V                             ; 4.53e-010 s                ; 4.41e-010 s                ; Yes                       ; Yes                       ;
; SG2AA               ; 3.0-V LVTTL  ; 0 s                 ; 0 s                 ; 2.8 V                        ; -4.97e-006 V                 ; 2.84 V              ; -0.0394 V           ; 0.139 V                             ; 0.166 V                             ; 6.54e-010 s                 ; 6.24e-010 s                 ; No                         ; Yes                        ; 2.8 V                       ; -4.97e-006 V                ; 2.84 V             ; -0.0394 V          ; 0.139 V                            ; 0.166 V                            ; 6.54e-010 s                ; 6.24e-010 s                ; No                        ; Yes                       ;
; SG2BA               ; 3.0-V LVTTL  ; 0 s                 ; 0 s                 ; 2.8 V                        ; -5e-006 V                    ; 2.85 V              ; -0.0561 V           ; 0.126 V                             ; 0.174 V                             ; 4.44e-010 s                 ; 4.29e-010 s                 ; Yes                        ; Yes                        ; 2.8 V                       ; -5e-006 V                   ; 2.85 V             ; -0.0561 V          ; 0.126 V                            ; 0.174 V                            ; 4.44e-010 s                ; 4.29e-010 s                ; Yes                       ; Yes                       ;
; XSUBA               ; 3.0-V LVTTL  ; 0 s                 ; 0 s                 ; 2.8 V                        ; -4.73e-006 V                 ; 2.81 V              ; -0.00512 V          ; 0.221 V                             ; 0.119 V                             ; 3.4e-009 s                  ; 3.26e-009 s                 ; Yes                        ; Yes                        ; 2.8 V                       ; -4.73e-006 V                ; 2.81 V             ; -0.00512 V         ; 0.221 V                            ; 0.119 V                            ; 3.4e-009 s                 ; 3.26e-009 s                ; Yes                       ; Yes                       ;
; H1A                 ; 3.0-V LVTTL  ; 0 s                 ; 0 s                 ; 2.8 V                        ; -5e-006 V                    ; 2.85 V              ; -0.0561 V           ; 0.126 V                             ; 0.174 V                             ; 4.44e-010 s                 ; 4.29e-010 s                 ; Yes                        ; Yes                        ; 2.8 V                       ; -5e-006 V                   ; 2.85 V             ; -0.0561 V          ; 0.126 V                            ; 0.174 V                            ; 4.44e-010 s                ; 4.29e-010 s                ; Yes                       ; Yes                       ;
; H2A                 ; 3.0-V LVTTL  ; 0 s                 ; 0 s                 ; 2.8 V                        ; -5e-006 V                    ; 2.85 V              ; -0.0561 V           ; 0.126 V                             ; 0.174 V                             ; 4.44e-010 s                 ; 4.29e-010 s                 ; Yes                        ; Yes                        ; 2.8 V                       ; -5e-006 V                   ; 2.85 V             ; -0.0561 V          ; 0.126 V                            ; 0.174 V                            ; 4.44e-010 s                ; 4.29e-010 s                ; Yes                       ; Yes                       ;
; RGA                 ; 3.0-V LVTTL  ; 0 s                 ; 0 s                 ; 2.8 V                        ; -4.73e-006 V                 ; 2.85 V              ; -0.0548 V           ; 0.142 V                             ; 0.19 V                              ; 4.53e-010 s                 ; 4.41e-010 s                 ; Yes                        ; Yes                        ; 2.8 V                       ; -4.73e-006 V                ; 2.85 V             ; -0.0548 V          ; 0.142 V                            ; 0.19 V                             ; 4.53e-010 s                ; 4.41e-010 s                ; Yes                       ; Yes                       ;
; DATACLKA            ; 3.0-V LVTTL  ; 0 s                 ; 0 s                 ; 2.8 V                        ; -4.97e-006 V                 ; 2.84 V              ; -0.0394 V           ; 0.139 V                             ; 0.166 V                             ; 6.54e-010 s                 ; 6.24e-010 s                 ; No                         ; Yes                        ; 2.8 V                       ; -4.97e-006 V                ; 2.84 V             ; -0.0394 V          ; 0.139 V                            ; 0.166 V                            ; 6.54e-010 s                ; 6.24e-010 s                ; No                        ; Yes                       ;
; SL                  ; 3.0-V LVTTL  ; 0 s                 ; 0 s                 ; 2.8 V                        ; -5e-006 V                    ; 2.81 V              ; -0.00488 V          ; 0.217 V                             ; 0.117 V                             ; 3.39e-009 s                 ; 3.25e-009 s                 ; Yes                        ; Yes                        ; 2.8 V                       ; -5e-006 V                   ; 2.81 V             ; -0.00488 V         ; 0.217 V                            ; 0.117 V                            ; 3.39e-009 s                ; 3.25e-009 s                ; Yes                       ; Yes                       ;
; SCK                 ; 3.0-V LVTTL  ; 0 s                 ; 0 s                 ; 2.8 V                        ; -4.73e-006 V                 ; 2.84 V              ; -0.0404 V           ; 0.149 V                             ; 0.177 V                             ; 6.64e-010 s                 ; 6.35e-010 s                 ; Yes                        ; Yes                        ; 2.8 V                       ; -4.73e-006 V                ; 2.84 V             ; -0.0404 V          ; 0.149 V                            ; 0.177 V                            ; 6.64e-010 s                ; 6.35e-010 s                ; Yes                       ; Yes                       ;
; SDATA               ; 3.0-V LVTTL  ; 0 s                 ; 0 s                 ; 2.8 V                        ; -4.97e-006 V                 ; 2.84 V              ; -0.0394 V           ; 0.139 V                             ; 0.166 V                             ; 6.54e-010 s                 ; 6.24e-010 s                 ; No                         ; Yes                        ; 2.8 V                       ; -4.97e-006 V                ; 2.84 V             ; -0.0394 V          ; 0.139 V                            ; 0.166 V                            ; 6.54e-010 s                ; 6.24e-010 s                ; No                        ; Yes                       ;
; SHDA                ; 3.0-V LVTTL  ; 0 s                 ; 0 s                 ; 2.8 V                        ; -5e-006 V                    ; 2.85 V              ; -0.0561 V           ; 0.126 V                             ; 0.174 V                             ; 4.44e-010 s                 ; 4.29e-010 s                 ; Yes                        ; Yes                        ; 2.8 V                       ; -5e-006 V                   ; 2.85 V             ; -0.0561 V          ; 0.126 V                            ; 0.174 V                            ; 4.44e-010 s                ; 4.29e-010 s                ; Yes                       ; Yes                       ;
; SHPA                ; 3.0-V LVTTL  ; 0 s                 ; 0 s                 ; 2.8 V                        ; -4.97e-006 V                 ; 2.84 V              ; -0.0394 V           ; 0.139 V                             ; 0.166 V                             ; 6.54e-010 s                 ; 6.24e-010 s                 ; No                         ; Yes                        ; 2.8 V                       ; -4.97e-006 V                ; 2.84 V             ; -0.0394 V          ; 0.139 V                            ; 0.166 V                            ; 6.54e-010 s                ; 6.24e-010 s                ; No                        ; Yes                       ;
; VDA                 ; 3.0-V LVTTL  ; 0 s                 ; 0 s                 ; 2.8 V                        ; -4.73e-006 V                 ; 2.84 V              ; -0.0404 V           ; 0.149 V                             ; 0.177 V                             ; 6.64e-010 s                 ; 6.35e-010 s                 ; Yes                        ; Yes                        ; 2.8 V                       ; -4.73e-006 V                ; 2.84 V             ; -0.0404 V          ; 0.149 V                            ; 0.177 V                            ; 6.64e-010 s                ; 6.35e-010 s                ; Yes                       ; Yes                       ;
; HDA                 ; 3.0-V LVTTL  ; 0 s                 ; 0 s                 ; 2.8 V                        ; -4.73e-006 V                 ; 2.85 V              ; -0.0548 V           ; 0.142 V                             ; 0.19 V                              ; 4.53e-010 s                 ; 4.41e-010 s                 ; Yes                        ; Yes                        ; 2.8 V                       ; -4.73e-006 V                ; 2.85 V             ; -0.0548 V          ; 0.142 V                            ; 0.19 V                             ; 4.53e-010 s                ; 4.41e-010 s                ; Yes                       ; Yes                       ;
; PBLKA               ; 3.0-V LVTTL  ; 0 s                 ; 0 s                 ; 2.8 V                        ; -4.73e-006 V                 ; 2.84 V              ; -0.0404 V           ; 0.149 V                             ; 0.177 V                             ; 6.64e-010 s                 ; 6.35e-010 s                 ; Yes                        ; Yes                        ; 2.8 V                       ; -4.73e-006 V                ; 2.84 V             ; -0.0404 V          ; 0.149 V                            ; 0.177 V                            ; 6.64e-010 s                ; 6.35e-010 s                ; Yes                       ; Yes                       ;
; CLPDMA              ; 3.0-V LVTTL  ; 0 s                 ; 0 s                 ; 2.8 V                        ; -4.97e-006 V                 ; 2.84 V              ; -0.0394 V           ; 0.139 V                             ; 0.166 V                             ; 6.54e-010 s                 ; 6.24e-010 s                 ; No                         ; Yes                        ; 2.8 V                       ; -4.97e-006 V                ; 2.84 V             ; -0.0394 V          ; 0.139 V                            ; 0.166 V                            ; 6.54e-010 s                ; 6.24e-010 s                ; No                        ; Yes                       ;
; CLPOBA              ; 3.0-V LVTTL  ; 0 s                 ; 0 s                 ; 2.8 V                        ; -5e-006 V                    ; 2.85 V              ; -0.0561 V           ; 0.126 V                             ; 0.174 V                             ; 4.44e-010 s                 ; 4.29e-010 s                 ; Yes                        ; Yes                        ; 2.8 V                       ; -5e-006 V                   ; 2.85 V             ; -0.0561 V          ; 0.126 V                            ; 0.174 V                            ; 4.44e-010 s                ; 4.29e-010 s                ; Yes                       ; Yes                       ;
; XV1B                ; 3.0-V LVTTL  ; 0 s                 ; 0 s                 ; 2.8 V                        ; -4.73e-006 V                 ; 2.84 V              ; -0.0404 V           ; 0.149 V                             ; 0.177 V                             ; 6.64e-010 s                 ; 6.35e-010 s                 ; Yes                        ; Yes                        ; 2.8 V                       ; -4.73e-006 V                ; 2.84 V             ; -0.0404 V          ; 0.149 V                            ; 0.177 V                            ; 6.64e-010 s                ; 6.35e-010 s                ; Yes                       ; Yes                       ;
; XV2B                ; 3.0-V LVTTL  ; 0 s                 ; 0 s                 ; 2.8 V                        ; -4.73e-006 V                 ; 2.84 V              ; -0.0404 V           ; 0.149 V                             ; 0.177 V                             ; 6.64e-010 s                 ; 6.35e-010 s                 ; Yes                        ; Yes                        ; 2.8 V                       ; -4.73e-006 V                ; 2.84 V             ; -0.0404 V          ; 0.149 V                            ; 0.177 V                            ; 6.64e-010 s                ; 6.35e-010 s                ; Yes                       ; Yes                       ;
; XV3B                ; 3.0-V LVTTL  ; 0 s                 ; 0 s                 ; 2.8 V                        ; -4.73e-006 V                 ; 2.84 V              ; -0.0404 V           ; 0.149 V                             ; 0.177 V                             ; 6.64e-010 s                 ; 6.35e-010 s                 ; Yes                        ; Yes                        ; 2.8 V                       ; -4.73e-006 V                ; 2.84 V             ; -0.0404 V          ; 0.149 V                            ; 0.177 V                            ; 6.64e-010 s                ; 6.35e-010 s                ; Yes                       ; Yes                       ;
; XV4B                ; 3.0-V LVTTL  ; 0 s                 ; 0 s                 ; 2.8 V                        ; -4.73e-006 V                 ; 2.84 V              ; -0.0404 V           ; 0.149 V                             ; 0.177 V                             ; 6.64e-010 s                 ; 6.35e-010 s                 ; Yes                        ; Yes                        ; 2.8 V                       ; -4.73e-006 V                ; 2.84 V             ; -0.0404 V          ; 0.149 V                            ; 0.177 V                            ; 6.64e-010 s                ; 6.35e-010 s                ; Yes                       ; Yes                       ;
; SG2AB               ; 3.0-V LVTTL  ; 0 s                 ; 0 s                 ; 2.8 V                        ; -5e-006 V                    ; 2.85 V              ; -0.0561 V           ; 0.126 V                             ; 0.174 V                             ; 4.44e-010 s                 ; 4.29e-010 s                 ; Yes                        ; Yes                        ; 2.8 V                       ; -5e-006 V                   ; 2.85 V             ; -0.0561 V          ; 0.126 V                            ; 0.174 V                            ; 4.44e-010 s                ; 4.29e-010 s                ; Yes                       ; Yes                       ;
; SG2BB               ; 3.0-V LVTTL  ; 0 s                 ; 0 s                 ; 2.8 V                        ; -4.97e-006 V                 ; 2.84 V              ; -0.0394 V           ; 0.139 V                             ; 0.166 V                             ; 6.54e-010 s                 ; 6.24e-010 s                 ; No                         ; Yes                        ; 2.8 V                       ; -4.97e-006 V                ; 2.84 V             ; -0.0394 V          ; 0.139 V                            ; 0.166 V                            ; 6.54e-010 s                ; 6.24e-010 s                ; No                        ; Yes                       ;
; XSUBB               ; 3.0-V LVTTL  ; 0 s                 ; 0 s                 ; 2.8 V                        ; -4.73e-006 V                 ; 2.85 V              ; -0.0548 V           ; 0.142 V                             ; 0.19 V                              ; 4.53e-010 s                 ; 4.41e-010 s                 ; Yes                        ; Yes                        ; 2.8 V                       ; -4.73e-006 V                ; 2.85 V             ; -0.0548 V          ; 0.142 V                            ; 0.19 V                             ; 4.53e-010 s                ; 4.41e-010 s                ; Yes                       ; Yes                       ;
; H1B                 ; 3.0-V LVTTL  ; 0 s                 ; 0 s                 ; 2.8 V                        ; -4.73e-006 V                 ; 2.84 V              ; -0.0404 V           ; 0.149 V                             ; 0.177 V                             ; 6.64e-010 s                 ; 6.35e-010 s                 ; Yes                        ; Yes                        ; 2.8 V                       ; -4.73e-006 V                ; 2.84 V             ; -0.0404 V          ; 0.149 V                            ; 0.177 V                            ; 6.64e-010 s                ; 6.35e-010 s                ; Yes                       ; Yes                       ;
; H2B                 ; 3.0-V LVTTL  ; 0 s                 ; 0 s                 ; 2.8 V                        ; -4.73e-006 V                 ; 2.84 V              ; -0.0404 V           ; 0.149 V                             ; 0.177 V                             ; 6.64e-010 s                 ; 6.35e-010 s                 ; Yes                        ; Yes                        ; 2.8 V                       ; -4.73e-006 V                ; 2.84 V             ; -0.0404 V          ; 0.149 V                            ; 0.177 V                            ; 6.64e-010 s                ; 6.35e-010 s                ; Yes                       ; Yes                       ;
; RGB                 ; 3.0-V LVTTL  ; 0 s                 ; 0 s                 ; 2.8 V                        ; -4.73e-006 V                 ; 2.84 V              ; -0.0404 V           ; 0.149 V                             ; 0.177 V                             ; 6.64e-010 s                 ; 6.35e-010 s                 ; Yes                        ; Yes                        ; 2.8 V                       ; -4.73e-006 V                ; 2.84 V             ; -0.0404 V          ; 0.149 V                            ; 0.177 V                            ; 6.64e-010 s                ; 6.35e-010 s                ; Yes                       ; Yes                       ;
; DATACLKB            ; 3.0-V LVTTL  ; 0 s                 ; 0 s                 ; 2.8 V                        ; -4.97e-006 V                 ; 2.84 V              ; -0.0394 V           ; 0.139 V                             ; 0.166 V                             ; 6.54e-010 s                 ; 6.24e-010 s                 ; No                         ; Yes                        ; 2.8 V                       ; -4.97e-006 V                ; 2.84 V             ; -0.0394 V          ; 0.139 V                            ; 0.166 V                            ; 6.54e-010 s                ; 6.24e-010 s                ; No                        ; Yes                       ;
; SHDB                ; 3.0-V LVTTL  ; 0 s                 ; 0 s                 ; 2.8 V                        ; -4.73e-006 V                 ; 2.84 V              ; -0.0404 V           ; 0.149 V                             ; 0.177 V                             ; 6.64e-010 s                 ; 6.35e-010 s                 ; Yes                        ; Yes                        ; 2.8 V                       ; -4.73e-006 V                ; 2.84 V             ; -0.0404 V          ; 0.149 V                            ; 0.177 V                            ; 6.64e-010 s                ; 6.35e-010 s                ; Yes                       ; Yes                       ;
; SHPB                ; 3.0-V LVTTL  ; 0 s                 ; 0 s                 ; 2.8 V                        ; -4.73e-006 V                 ; 2.85 V              ; -0.0548 V           ; 0.142 V                             ; 0.19 V                              ; 4.53e-010 s                 ; 4.41e-010 s                 ; Yes                        ; Yes                        ; 2.8 V                       ; -4.73e-006 V                ; 2.85 V             ; -0.0548 V          ; 0.142 V                            ; 0.19 V                             ; 4.53e-010 s                ; 4.41e-010 s                ; Yes                       ; Yes                       ;
; VDB                 ; 3.0-V LVTTL  ; 0 s                 ; 0 s                 ; 2.8 V                        ; -4.73e-006 V                 ; 2.84 V              ; -0.0404 V           ; 0.149 V                             ; 0.177 V                             ; 6.64e-010 s                 ; 6.35e-010 s                 ; Yes                        ; Yes                        ; 2.8 V                       ; -4.73e-006 V                ; 2.84 V             ; -0.0404 V          ; 0.149 V                            ; 0.177 V                            ; 6.64e-010 s                ; 6.35e-010 s                ; Yes                       ; Yes                       ;
; HDB                 ; 3.0-V LVTTL  ; 0 s                 ; 0 s                 ; 2.8 V                        ; -4.73e-006 V                 ; 2.81 V              ; -0.00512 V          ; 0.221 V                             ; 0.119 V                             ; 3.4e-009 s                  ; 3.26e-009 s                 ; Yes                        ; Yes                        ; 2.8 V                       ; -4.73e-006 V                ; 2.81 V             ; -0.00512 V         ; 0.221 V                            ; 0.119 V                            ; 3.4e-009 s                 ; 3.26e-009 s                ; Yes                       ; Yes                       ;
; PBLKB               ; 3.0-V LVTTL  ; 0 s                 ; 0 s                 ; 2.8 V                        ; -4.97e-006 V                 ; 2.84 V              ; -0.0394 V           ; 0.139 V                             ; 0.166 V                             ; 6.54e-010 s                 ; 6.24e-010 s                 ; No                         ; Yes                        ; 2.8 V                       ; -4.97e-006 V                ; 2.84 V             ; -0.0394 V          ; 0.139 V                            ; 0.166 V                            ; 6.54e-010 s                ; 6.24e-010 s                ; No                        ; Yes                       ;
; CLPDMB              ; 3.0-V LVTTL  ; 0 s                 ; 0 s                 ; 2.8 V                        ; -4.73e-006 V                 ; 2.84 V              ; -0.0404 V           ; 0.149 V                             ; 0.177 V                             ; 6.64e-010 s                 ; 6.35e-010 s                 ; Yes                        ; Yes                        ; 2.8 V                       ; -4.73e-006 V                ; 2.84 V             ; -0.0404 V          ; 0.149 V                            ; 0.177 V                            ; 6.64e-010 s                ; 6.35e-010 s                ; Yes                       ; Yes                       ;
; CLPOBB              ; 3.0-V LVTTL  ; 0 s                 ; 0 s                 ; 2.8 V                        ; -4.73e-006 V                 ; 2.84 V              ; -0.0404 V           ; 0.149 V                             ; 0.177 V                             ; 6.64e-010 s                 ; 6.35e-010 s                 ; Yes                        ; Yes                        ; 2.8 V                       ; -4.73e-006 V                ; 2.84 V             ; -0.0404 V          ; 0.149 V                            ; 0.177 V                            ; 6.64e-010 s                ; 6.35e-010 s                ; Yes                       ; Yes                       ;
; LVDS_D[0]           ; 3.0-V LVTTL  ; 0 s                 ; 0 s                 ; 2.8 V                        ; -5e-006 V                    ; 2.81 V              ; -0.00488 V          ; 0.217 V                             ; 0.117 V                             ; 3.39e-009 s                 ; 3.25e-009 s                 ; Yes                        ; Yes                        ; 2.8 V                       ; -5e-006 V                   ; 2.81 V             ; -0.00488 V         ; 0.217 V                            ; 0.117 V                            ; 3.39e-009 s                ; 3.25e-009 s                ; Yes                       ; Yes                       ;
; LVDS_D[1]           ; 3.0-V LVTTL  ; 0 s                 ; 0 s                 ; 2.8 V                        ; -4.73e-006 V                 ; 2.84 V              ; -0.0404 V           ; 0.149 V                             ; 0.177 V                             ; 6.64e-010 s                 ; 6.35e-010 s                 ; Yes                        ; Yes                        ; 2.8 V                       ; -4.73e-006 V                ; 2.84 V             ; -0.0404 V          ; 0.149 V                            ; 0.177 V                            ; 6.64e-010 s                ; 6.35e-010 s                ; Yes                       ; Yes                       ;
; LVDS_D[2]           ; 3.0-V LVTTL  ; 0 s                 ; 0 s                 ; 2.8 V                        ; -4.97e-006 V                 ; 2.84 V              ; -0.0394 V           ; 0.139 V                             ; 0.166 V                             ; 6.54e-010 s                 ; 6.24e-010 s                 ; No                         ; Yes                        ; 2.8 V                       ; -4.97e-006 V                ; 2.84 V             ; -0.0394 V          ; 0.139 V                            ; 0.166 V                            ; 6.54e-010 s                ; 6.24e-010 s                ; No                        ; Yes                       ;
; LVDS_D[3]           ; 3.0-V LVTTL  ; 0 s                 ; 0 s                 ; 2.8 V                        ; -4.97e-006 V                 ; 2.84 V              ; -0.0394 V           ; 0.139 V                             ; 0.166 V                             ; 6.54e-010 s                 ; 6.24e-010 s                 ; No                         ; Yes                        ; 2.8 V                       ; -4.97e-006 V                ; 2.84 V             ; -0.0394 V          ; 0.139 V                            ; 0.166 V                            ; 6.54e-010 s                ; 6.24e-010 s                ; No                        ; Yes                       ;
; LVDS_D[4]           ; 3.0-V LVTTL  ; 0 s                 ; 0 s                 ; 2.8 V                        ; -4.97e-006 V                 ; 2.84 V              ; -0.0394 V           ; 0.139 V                             ; 0.166 V                             ; 6.54e-010 s                 ; 6.24e-010 s                 ; No                         ; Yes                        ; 2.8 V                       ; -4.97e-006 V                ; 2.84 V             ; -0.0394 V          ; 0.139 V                            ; 0.166 V                            ; 6.54e-010 s                ; 6.24e-010 s                ; No                        ; Yes                       ;
; LVDS_D[5]           ; 3.0-V LVTTL  ; 0 s                 ; 0 s                 ; 2.8 V                        ; -4.73e-006 V                 ; 2.84 V              ; -0.0404 V           ; 0.149 V                             ; 0.177 V                             ; 6.64e-010 s                 ; 6.35e-010 s                 ; Yes                        ; Yes                        ; 2.8 V                       ; -4.73e-006 V                ; 2.84 V             ; -0.0404 V          ; 0.149 V                            ; 0.177 V                            ; 6.64e-010 s                ; 6.35e-010 s                ; Yes                       ; Yes                       ;
; LVDS_D[6]           ; 3.0-V LVTTL  ; 0 s                 ; 0 s                 ; 2.8 V                        ; -5e-006 V                    ; 2.85 V              ; -0.0561 V           ; 0.126 V                             ; 0.174 V                             ; 4.44e-010 s                 ; 4.29e-010 s                 ; Yes                        ; Yes                        ; 2.8 V                       ; -5e-006 V                   ; 2.85 V             ; -0.0561 V          ; 0.126 V                            ; 0.174 V                            ; 4.44e-010 s                ; 4.29e-010 s                ; Yes                       ; Yes                       ;
; LVDS_D[7]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.76e-006 V                  ; 3.09 V              ; -0.0134 V           ; 0.0733 V                            ; 0.19 V                              ; 2.06e-009 s                 ; 1.42e-009 s                 ; Yes                        ; Yes                        ; 3.08 V                      ; 1.76e-006 V                 ; 3.09 V             ; -0.0134 V          ; 0.0733 V                           ; 0.19 V                             ; 2.06e-009 s                ; 1.42e-009 s                ; Yes                       ; Yes                       ;
; LVDS_D[8]           ; 3.0-V LVTTL  ; 0 s                 ; 0 s                 ; 2.8 V                        ; -5e-006 V                    ; 2.85 V              ; -0.0561 V           ; 0.126 V                             ; 0.174 V                             ; 4.44e-010 s                 ; 4.29e-010 s                 ; Yes                        ; Yes                        ; 2.8 V                       ; -5e-006 V                   ; 2.85 V             ; -0.0561 V          ; 0.126 V                            ; 0.174 V                            ; 4.44e-010 s                ; 4.29e-010 s                ; Yes                       ; Yes                       ;
; LVDS_D[9]           ; 3.0-V LVTTL  ; 0 s                 ; 0 s                 ; 2.8 V                        ; -4.97e-006 V                 ; 2.84 V              ; -0.0394 V           ; 0.139 V                             ; 0.166 V                             ; 6.54e-010 s                 ; 6.24e-010 s                 ; No                         ; Yes                        ; 2.8 V                       ; -4.97e-006 V                ; 2.84 V             ; -0.0394 V          ; 0.139 V                            ; 0.166 V                            ; 6.54e-010 s                ; 6.24e-010 s                ; No                        ; Yes                       ;
; LVDS_D[10]          ; 3.0-V LVTTL  ; 0 s                 ; 0 s                 ; 2.8 V                        ; -4.97e-006 V                 ; 2.84 V              ; -0.0394 V           ; 0.139 V                             ; 0.166 V                             ; 6.54e-010 s                 ; 6.24e-010 s                 ; No                         ; Yes                        ; 2.8 V                       ; -4.97e-006 V                ; 2.84 V             ; -0.0394 V          ; 0.139 V                            ; 0.166 V                            ; 6.54e-010 s                ; 6.24e-010 s                ; No                        ; Yes                       ;
; LVDS_D[11]          ; 3.0-V LVTTL  ; 0 s                 ; 0 s                 ; 2.8 V                        ; -5e-006 V                    ; 2.85 V              ; -0.0561 V           ; 0.126 V                             ; 0.174 V                             ; 4.44e-010 s                 ; 4.29e-010 s                 ; Yes                        ; Yes                        ; 2.8 V                       ; -5e-006 V                   ; 2.85 V             ; -0.0561 V          ; 0.126 V                            ; 0.174 V                            ; 4.44e-010 s                ; 4.29e-010 s                ; Yes                       ; Yes                       ;
; LVDS_D[12]          ; 3.0-V LVTTL  ; 0 s                 ; 0 s                 ; 2.8 V                        ; -4.97e-006 V                 ; 2.84 V              ; -0.0394 V           ; 0.139 V                             ; 0.166 V                             ; 6.54e-010 s                 ; 6.24e-010 s                 ; No                         ; Yes                        ; 2.8 V                       ; -4.97e-006 V                ; 2.84 V             ; -0.0394 V          ; 0.139 V                            ; 0.166 V                            ; 6.54e-010 s                ; 6.24e-010 s                ; No                        ; Yes                       ;
; LVDS_D[13]          ; 3.0-V LVTTL  ; 0 s                 ; 0 s                 ; 2.8 V                        ; -4.97e-006 V                 ; 2.84 V              ; -0.0394 V           ; 0.139 V                             ; 0.166 V                             ; 6.54e-010 s                 ; 6.24e-010 s                 ; No                         ; Yes                        ; 2.8 V                       ; -4.97e-006 V                ; 2.84 V             ; -0.0394 V          ; 0.139 V                            ; 0.166 V                            ; 6.54e-010 s                ; 6.24e-010 s                ; No                        ; Yes                       ;
; LVDS_D[14]          ; 3.0-V LVTTL  ; 0 s                 ; 0 s                 ; 2.8 V                        ; -4.73e-006 V                 ; 2.84 V              ; -0.0404 V           ; 0.149 V                             ; 0.177 V                             ; 6.64e-010 s                 ; 6.35e-010 s                 ; Yes                        ; Yes                        ; 2.8 V                       ; -4.73e-006 V                ; 2.84 V             ; -0.0404 V          ; 0.149 V                            ; 0.177 V                            ; 6.64e-010 s                ; 6.35e-010 s                ; Yes                       ; Yes                       ;
; LVDS_D[15]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.76e-006 V                  ; 3.09 V              ; -0.0134 V           ; 0.0733 V                            ; 0.19 V                              ; 2.06e-009 s                 ; 1.42e-009 s                 ; Yes                        ; Yes                        ; 3.08 V                      ; 1.76e-006 V                 ; 3.09 V             ; -0.0134 V          ; 0.0733 V                           ; 0.19 V                             ; 2.06e-009 s                ; 1.42e-009 s                ; Yes                       ; Yes                       ;
; LVDS_D[16]          ; 3.0-V LVTTL  ; 0 s                 ; 0 s                 ; 2.8 V                        ; -4.73e-006 V                 ; 2.84 V              ; -0.0404 V           ; 0.149 V                             ; 0.177 V                             ; 6.64e-010 s                 ; 6.35e-010 s                 ; Yes                        ; Yes                        ; 2.8 V                       ; -4.73e-006 V                ; 2.84 V             ; -0.0404 V          ; 0.149 V                            ; 0.177 V                            ; 6.64e-010 s                ; 6.35e-010 s                ; Yes                       ; Yes                       ;
; LVDS_D[17]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.76e-006 V                  ; 3.08 V              ; 1.76e-006 V         ; 0.0745 V                            ; 0.176 V                             ; 1.15e-008 s                 ; 7.74e-009 s                 ; Yes                        ; Yes                        ; 3.08 V                      ; 1.76e-006 V                 ; 3.08 V             ; 1.76e-006 V        ; 0.0745 V                           ; 0.176 V                            ; 1.15e-008 s                ; 7.74e-009 s                ; Yes                       ; Yes                       ;
; LVDS_D[18]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.76e-006 V                  ; 3.09 V              ; -0.0134 V           ; 0.0733 V                            ; 0.19 V                              ; 2.06e-009 s                 ; 1.42e-009 s                 ; Yes                        ; Yes                        ; 3.08 V                      ; 1.76e-006 V                 ; 3.09 V             ; -0.0134 V          ; 0.0733 V                           ; 0.19 V                             ; 2.06e-009 s                ; 1.42e-009 s                ; Yes                       ; Yes                       ;
; LVDS_D[19]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.76e-006 V                  ; 3.09 V              ; -0.0134 V           ; 0.0733 V                            ; 0.19 V                              ; 2.06e-009 s                 ; 1.42e-009 s                 ; Yes                        ; Yes                        ; 3.08 V                      ; 1.76e-006 V                 ; 3.09 V             ; -0.0134 V          ; 0.0733 V                           ; 0.19 V                             ; 2.06e-009 s                ; 1.42e-009 s                ; Yes                       ; Yes                       ;
; LVDS_D[20]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.76e-006 V                  ; 3.09 V              ; -0.0134 V           ; 0.0733 V                            ; 0.19 V                              ; 2.06e-009 s                 ; 1.42e-009 s                 ; Yes                        ; Yes                        ; 3.08 V                      ; 1.76e-006 V                 ; 3.09 V             ; -0.0134 V          ; 0.0733 V                           ; 0.19 V                             ; 2.06e-009 s                ; 1.42e-009 s                ; Yes                       ; Yes                       ;
; LVDS_D[21]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.76e-006 V                  ; 3.09 V              ; -0.0134 V           ; 0.0733 V                            ; 0.19 V                              ; 2.06e-009 s                 ; 1.42e-009 s                 ; Yes                        ; Yes                        ; 3.08 V                      ; 1.76e-006 V                 ; 3.09 V             ; -0.0134 V          ; 0.0733 V                           ; 0.19 V                             ; 2.06e-009 s                ; 1.42e-009 s                ; Yes                       ; Yes                       ;
; LVDS_D[22]          ; 3.0-V LVTTL  ; 0 s                 ; 0 s                 ; 2.8 V                        ; -4.73e-006 V                 ; 2.84 V              ; -0.0404 V           ; 0.149 V                             ; 0.177 V                             ; 6.64e-010 s                 ; 6.35e-010 s                 ; Yes                        ; Yes                        ; 2.8 V                       ; -4.73e-006 V                ; 2.84 V             ; -0.0404 V          ; 0.149 V                            ; 0.177 V                            ; 6.64e-010 s                ; 6.35e-010 s                ; Yes                       ; Yes                       ;
; LVDS_D[23]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.76e-006 V                  ; 3.09 V              ; -0.016 V            ; 0.0524 V                            ; 0.157 V                             ; 1.42e-009 s                 ; 9.79e-010 s                 ; Yes                        ; Yes                        ; 3.08 V                      ; 1.76e-006 V                 ; 3.09 V             ; -0.016 V           ; 0.0524 V                           ; 0.157 V                            ; 1.42e-009 s                ; 9.79e-010 s                ; Yes                       ; Yes                       ;
; LVDS_D[24]          ; 3.0-V LVTTL  ; 0 s                 ; 0 s                 ; 2.8 V                        ; -4.97e-006 V                 ; 2.84 V              ; -0.0394 V           ; 0.139 V                             ; 0.166 V                             ; 6.54e-010 s                 ; 6.24e-010 s                 ; No                         ; Yes                        ; 2.8 V                       ; -4.97e-006 V                ; 2.84 V             ; -0.0394 V          ; 0.139 V                            ; 0.166 V                            ; 6.54e-010 s                ; 6.24e-010 s                ; No                        ; Yes                       ;
; LVDS_D[25]          ; 3.0-V LVTTL  ; 0 s                 ; 0 s                 ; 2.8 V                        ; -4.97e-006 V                 ; 2.84 V              ; -0.0394 V           ; 0.139 V                             ; 0.166 V                             ; 6.54e-010 s                 ; 6.24e-010 s                 ; No                         ; Yes                        ; 2.8 V                       ; -4.97e-006 V                ; 2.84 V             ; -0.0394 V          ; 0.139 V                            ; 0.166 V                            ; 6.54e-010 s                ; 6.24e-010 s                ; No                        ; Yes                       ;
; LVDS_D[26]          ; 3.0-V LVTTL  ; 0 s                 ; 0 s                 ; 2.8 V                        ; -4.97e-006 V                 ; 2.84 V              ; -0.0394 V           ; 0.139 V                             ; 0.166 V                             ; 6.54e-010 s                 ; 6.24e-010 s                 ; No                         ; Yes                        ; 2.8 V                       ; -4.97e-006 V                ; 2.84 V             ; -0.0394 V          ; 0.139 V                            ; 0.166 V                            ; 6.54e-010 s                ; 6.24e-010 s                ; No                        ; Yes                       ;
; LVDS_D[27]          ; 3.0-V LVTTL  ; 0 s                 ; 0 s                 ; 2.8 V                        ; -4.73e-006 V                 ; 2.85 V              ; -0.0548 V           ; 0.142 V                             ; 0.19 V                              ; 4.53e-010 s                 ; 4.41e-010 s                 ; Yes                        ; Yes                        ; 2.8 V                       ; -4.73e-006 V                ; 2.85 V             ; -0.0548 V          ; 0.142 V                            ; 0.19 V                             ; 4.53e-010 s                ; 4.41e-010 s                ; Yes                       ; Yes                       ;
; LVDS_CLK            ; 3.0-V LVTTL  ; 0 s                 ; 0 s                 ; 2.8 V                        ; -4.73e-006 V                 ; 2.84 V              ; -0.0404 V           ; 0.149 V                             ; 0.177 V                             ; 6.64e-010 s                 ; 6.35e-010 s                 ; Yes                        ; Yes                        ; 2.8 V                       ; -4.73e-006 V                ; 2.84 V             ; -0.0404 V          ; 0.149 V                            ; 0.177 V                            ; 6.64e-010 s                ; 6.35e-010 s                ; Yes                       ; Yes                       ;
; A[0]                ; 3.0-V LVTTL  ; 0 s                 ; 0 s                 ; 2.8 V                        ; -4.73e-006 V                 ; 2.85 V              ; -0.0548 V           ; 0.142 V                             ; 0.19 V                              ; 4.53e-010 s                 ; 4.41e-010 s                 ; Yes                        ; Yes                        ; 2.8 V                       ; -4.73e-006 V                ; 2.85 V             ; -0.0548 V          ; 0.142 V                            ; 0.19 V                             ; 4.53e-010 s                ; 4.41e-010 s                ; Yes                       ; Yes                       ;
; A[1]                ; 3.0-V LVTTL  ; 0 s                 ; 0 s                 ; 2.8 V                        ; -4.73e-006 V                 ; 2.81 V              ; -0.00512 V          ; 0.221 V                             ; 0.119 V                             ; 3.4e-009 s                  ; 3.26e-009 s                 ; Yes                        ; Yes                        ; 2.8 V                       ; -4.73e-006 V                ; 2.81 V             ; -0.00512 V         ; 0.221 V                            ; 0.119 V                            ; 3.4e-009 s                 ; 3.26e-009 s                ; Yes                       ; Yes                       ;
; A[2]                ; 3.0-V LVTTL  ; 0 s                 ; 0 s                 ; 2.8 V                        ; -4.73e-006 V                 ; 2.84 V              ; -0.0404 V           ; 0.149 V                             ; 0.177 V                             ; 6.64e-010 s                 ; 6.35e-010 s                 ; Yes                        ; Yes                        ; 2.8 V                       ; -4.73e-006 V                ; 2.84 V             ; -0.0404 V          ; 0.149 V                            ; 0.177 V                            ; 6.64e-010 s                ; 6.35e-010 s                ; Yes                       ; Yes                       ;
; A[3]                ; 3.0-V LVTTL  ; 0 s                 ; 0 s                 ; 2.8 V                        ; -4.73e-006 V                 ; 2.84 V              ; -0.0404 V           ; 0.149 V                             ; 0.177 V                             ; 6.64e-010 s                 ; 6.35e-010 s                 ; Yes                        ; Yes                        ; 2.8 V                       ; -4.73e-006 V                ; 2.84 V             ; -0.0404 V          ; 0.149 V                            ; 0.177 V                            ; 6.64e-010 s                ; 6.35e-010 s                ; Yes                       ; Yes                       ;
; A[4]                ; 3.0-V LVTTL  ; 0 s                 ; 0 s                 ; 2.8 V                        ; -4.73e-006 V                 ; 2.84 V              ; -0.0404 V           ; 0.149 V                             ; 0.177 V                             ; 6.64e-010 s                 ; 6.35e-010 s                 ; Yes                        ; Yes                        ; 2.8 V                       ; -4.73e-006 V                ; 2.84 V             ; -0.0404 V          ; 0.149 V                            ; 0.177 V                            ; 6.64e-010 s                ; 6.35e-010 s                ; Yes                       ; Yes                       ;
; A[5]                ; 3.0-V LVTTL  ; 0 s                 ; 0 s                 ; 2.8 V                        ; -4.73e-006 V                 ; 2.84 V              ; -0.0404 V           ; 0.149 V                             ; 0.177 V                             ; 6.64e-010 s                 ; 6.35e-010 s                 ; Yes                        ; Yes                        ; 2.8 V                       ; -4.73e-006 V                ; 2.84 V             ; -0.0404 V          ; 0.149 V                            ; 0.177 V                            ; 6.64e-010 s                ; 6.35e-010 s                ; Yes                       ; Yes                       ;
; A[6]                ; 3.0-V LVTTL  ; 0 s                 ; 0 s                 ; 2.8 V                        ; -4.73e-006 V                 ; 2.84 V              ; -0.0404 V           ; 0.149 V                             ; 0.177 V                             ; 6.64e-010 s                 ; 6.35e-010 s                 ; Yes                        ; Yes                        ; 2.8 V                       ; -4.73e-006 V                ; 2.84 V             ; -0.0404 V          ; 0.149 V                            ; 0.177 V                            ; 6.64e-010 s                ; 6.35e-010 s                ; Yes                       ; Yes                       ;
; A[7]                ; 3.0-V LVTTL  ; 0 s                 ; 0 s                 ; 2.8 V                        ; -4.73e-006 V                 ; 2.84 V              ; -0.0404 V           ; 0.149 V                             ; 0.177 V                             ; 6.64e-010 s                 ; 6.35e-010 s                 ; Yes                        ; Yes                        ; 2.8 V                       ; -4.73e-006 V                ; 2.84 V             ; -0.0404 V          ; 0.149 V                            ; 0.177 V                            ; 6.64e-010 s                ; 6.35e-010 s                ; Yes                       ; Yes                       ;
; A[8]                ; 3.0-V LVTTL  ; 0 s                 ; 0 s                 ; 2.8 V                        ; -4.73e-006 V                 ; 2.84 V              ; -0.0404 V           ; 0.149 V                             ; 0.177 V                             ; 6.64e-010 s                 ; 6.35e-010 s                 ; Yes                        ; Yes                        ; 2.8 V                       ; -4.73e-006 V                ; 2.84 V             ; -0.0404 V          ; 0.149 V                            ; 0.177 V                            ; 6.64e-010 s                ; 6.35e-010 s                ; Yes                       ; Yes                       ;
; A[9]                ; 3.0-V LVTTL  ; 0 s                 ; 0 s                 ; 2.8 V                        ; -4.73e-006 V                 ; 2.84 V              ; -0.0404 V           ; 0.149 V                             ; 0.177 V                             ; 6.64e-010 s                 ; 6.35e-010 s                 ; Yes                        ; Yes                        ; 2.8 V                       ; -4.73e-006 V                ; 2.84 V             ; -0.0404 V          ; 0.149 V                            ; 0.177 V                            ; 6.64e-010 s                ; 6.35e-010 s                ; Yes                       ; Yes                       ;
; A[10]               ; 3.0-V LVTTL  ; 0 s                 ; 0 s                 ; 2.8 V                        ; -4.73e-006 V                 ; 2.84 V              ; -0.0404 V           ; 0.149 V                             ; 0.177 V                             ; 6.64e-010 s                 ; 6.35e-010 s                 ; Yes                        ; Yes                        ; 2.8 V                       ; -4.73e-006 V                ; 2.84 V             ; -0.0404 V          ; 0.149 V                            ; 0.177 V                            ; 6.64e-010 s                ; 6.35e-010 s                ; Yes                       ; Yes                       ;
; A[11]               ; 3.0-V LVTTL  ; 0 s                 ; 0 s                 ; 2.8 V                        ; -4.73e-006 V                 ; 2.84 V              ; -0.0404 V           ; 0.149 V                             ; 0.177 V                             ; 6.64e-010 s                 ; 6.35e-010 s                 ; Yes                        ; Yes                        ; 2.8 V                       ; -4.73e-006 V                ; 2.84 V             ; -0.0404 V          ; 0.149 V                            ; 0.177 V                            ; 6.64e-010 s                ; 6.35e-010 s                ; Yes                       ; Yes                       ;
; A[12]               ; 3.0-V LVTTL  ; 0 s                 ; 0 s                 ; 2.8 V                        ; -4.73e-006 V                 ; 2.84 V              ; -0.0404 V           ; 0.149 V                             ; 0.177 V                             ; 6.64e-010 s                 ; 6.35e-010 s                 ; Yes                        ; Yes                        ; 2.8 V                       ; -4.73e-006 V                ; 2.84 V             ; -0.0404 V          ; 0.149 V                            ; 0.177 V                            ; 6.64e-010 s                ; 6.35e-010 s                ; Yes                       ; Yes                       ;
; BA[0]               ; 3.0-V LVTTL  ; 0 s                 ; 0 s                 ; 2.8 V                        ; -4.73e-006 V                 ; 2.84 V              ; -0.0404 V           ; 0.149 V                             ; 0.177 V                             ; 6.64e-010 s                 ; 6.35e-010 s                 ; Yes                        ; Yes                        ; 2.8 V                       ; -4.73e-006 V                ; 2.84 V             ; -0.0404 V          ; 0.149 V                            ; 0.177 V                            ; 6.64e-010 s                ; 6.35e-010 s                ; Yes                       ; Yes                       ;
; BA[1]               ; 3.0-V LVTTL  ; 0 s                 ; 0 s                 ; 2.8 V                        ; -4.97e-006 V                 ; 2.84 V              ; -0.0394 V           ; 0.139 V                             ; 0.166 V                             ; 6.54e-010 s                 ; 6.24e-010 s                 ; No                         ; Yes                        ; 2.8 V                       ; -4.97e-006 V                ; 2.84 V             ; -0.0394 V          ; 0.139 V                            ; 0.166 V                            ; 6.54e-010 s                ; 6.24e-010 s                ; No                        ; Yes                       ;
; WE                  ; 3.0-V LVTTL  ; 0 s                 ; 0 s                 ; 2.8 V                        ; -4.73e-006 V                 ; 2.84 V              ; -0.0404 V           ; 0.149 V                             ; 0.177 V                             ; 6.64e-010 s                 ; 6.35e-010 s                 ; Yes                        ; Yes                        ; 2.8 V                       ; -4.73e-006 V                ; 2.84 V             ; -0.0404 V          ; 0.149 V                            ; 0.177 V                            ; 6.64e-010 s                ; 6.35e-010 s                ; Yes                       ; Yes                       ;
; CAS                 ; 3.0-V LVTTL  ; 0 s                 ; 0 s                 ; 2.8 V                        ; -4.73e-006 V                 ; 2.84 V              ; -0.0404 V           ; 0.149 V                             ; 0.177 V                             ; 6.64e-010 s                 ; 6.35e-010 s                 ; Yes                        ; Yes                        ; 2.8 V                       ; -4.73e-006 V                ; 2.84 V             ; -0.0404 V          ; 0.149 V                            ; 0.177 V                            ; 6.64e-010 s                ; 6.35e-010 s                ; Yes                       ; Yes                       ;
; RAS                 ; 3.0-V LVTTL  ; 0 s                 ; 0 s                 ; 2.8 V                        ; -4.97e-006 V                 ; 2.84 V              ; -0.0394 V           ; 0.139 V                             ; 0.166 V                             ; 6.54e-010 s                 ; 6.24e-010 s                 ; No                         ; Yes                        ; 2.8 V                       ; -4.97e-006 V                ; 2.84 V             ; -0.0394 V          ; 0.139 V                            ; 0.166 V                            ; 6.54e-010 s                ; 6.24e-010 s                ; No                        ; Yes                       ;
; CS                  ; 3.0-V LVTTL  ; 0 s                 ; 0 s                 ; 2.8 V                        ; -4.73e-006 V                 ; 2.85 V              ; -0.0548 V           ; 0.142 V                             ; 0.19 V                              ; 4.53e-010 s                 ; 4.41e-010 s                 ; Yes                        ; Yes                        ; 2.8 V                       ; -4.73e-006 V                ; 2.85 V             ; -0.0548 V          ; 0.142 V                            ; 0.19 V                             ; 4.53e-010 s                ; 4.41e-010 s                ; Yes                       ; Yes                       ;
; UDQM                ; 3.0-V LVTTL  ; 0 s                 ; 0 s                 ; 2.8 V                        ; -4.73e-006 V                 ; 2.84 V              ; -0.0404 V           ; 0.149 V                             ; 0.177 V                             ; 6.64e-010 s                 ; 6.35e-010 s                 ; Yes                        ; Yes                        ; 2.8 V                       ; -4.73e-006 V                ; 2.84 V             ; -0.0404 V          ; 0.149 V                            ; 0.177 V                            ; 6.64e-010 s                ; 6.35e-010 s                ; Yes                       ; Yes                       ;
; LDQM                ; 3.0-V LVTTL  ; 0 s                 ; 0 s                 ; 2.8 V                        ; -5e-006 V                    ; 2.85 V              ; -0.0561 V           ; 0.126 V                             ; 0.174 V                             ; 4.44e-010 s                 ; 4.29e-010 s                 ; Yes                        ; Yes                        ; 2.8 V                       ; -5e-006 V                   ; 2.85 V             ; -0.0561 V          ; 0.126 V                            ; 0.174 V                            ; 4.44e-010 s                ; 4.29e-010 s                ; Yes                       ; Yes                       ;
; CKE                 ; 3.0-V LVTTL  ; 0 s                 ; 0 s                 ; 2.8 V                        ; -4.73e-006 V                 ; 2.84 V              ; -0.0404 V           ; 0.149 V                             ; 0.177 V                             ; 6.64e-010 s                 ; 6.35e-010 s                 ; Yes                        ; Yes                        ; 2.8 V                       ; -4.73e-006 V                ; 2.84 V             ; -0.0404 V          ; 0.149 V                            ; 0.177 V                            ; 6.64e-010 s                ; 6.35e-010 s                ; Yes                       ; Yes                       ;
; CLK_SDRAM           ; 3.0-V LVTTL  ; 0 s                 ; 0 s                 ; 2.8 V                        ; -4.73e-006 V                 ; 2.84 V              ; -0.0404 V           ; 0.149 V                             ; 0.177 V                             ; 6.64e-010 s                 ; 6.35e-010 s                 ; Yes                        ; Yes                        ; 2.8 V                       ; -4.73e-006 V                ; 2.84 V             ; -0.0404 V          ; 0.149 V                            ; 0.177 V                            ; 6.64e-010 s                ; 6.35e-010 s                ; Yes                       ; Yes                       ;
; MPU_INT0            ; 3.0-V LVTTL  ; 0 s                 ; 0 s                 ; 2.8 V                        ; -4.73e-006 V                 ; 2.84 V              ; -0.0404 V           ; 0.149 V                             ; 0.177 V                             ; 6.64e-010 s                 ; 6.35e-010 s                 ; Yes                        ; Yes                        ; 2.8 V                       ; -4.73e-006 V                ; 2.84 V             ; -0.0404 V          ; 0.149 V                            ; 0.177 V                            ; 6.64e-010 s                ; 6.35e-010 s                ; Yes                       ; Yes                       ;
; MPU_INT1            ; 3.0-V LVTTL  ; 0 s                 ; 0 s                 ; 2.8 V                        ; -4.73e-006 V                 ; 2.84 V              ; -0.0404 V           ; 0.149 V                             ; 0.177 V                             ; 6.64e-010 s                 ; 6.35e-010 s                 ; Yes                        ; Yes                        ; 2.8 V                       ; -4.73e-006 V                ; 2.84 V             ; -0.0404 V          ; 0.149 V                            ; 0.177 V                            ; 6.64e-010 s                ; 6.35e-010 s                ; Yes                       ; Yes                       ;
; PSEN                ; 3.0-V LVTTL  ; 0 s                 ; 0 s                 ; 2.8 V                        ; -4.73e-006 V                 ; 2.84 V              ; -0.0404 V           ; 0.149 V                             ; 0.177 V                             ; 6.64e-010 s                 ; 6.35e-010 s                 ; Yes                        ; Yes                        ; 2.8 V                       ; -4.73e-006 V                ; 2.84 V             ; -0.0404 V          ; 0.149 V                            ; 0.177 V                            ; 6.64e-010 s                ; 6.35e-010 s                ; Yes                       ; Yes                       ;
; RESET_842           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.76e-006 V                  ; 3.09 V              ; -0.016 V            ; 0.0524 V                            ; 0.157 V                             ; 1.42e-009 s                 ; 9.79e-010 s                 ; Yes                        ; Yes                        ; 3.08 V                      ; 1.76e-006 V                 ; 3.09 V             ; -0.016 V           ; 0.0524 V                           ; 0.157 V                            ; 1.42e-009 s                ; 9.79e-010 s                ; Yes                       ; Yes                       ;
; ADUC_RXD            ; 3.0-V LVTTL  ; 0 s                 ; 0 s                 ; 2.8 V                        ; -4.73e-006 V                 ; 2.84 V              ; -0.0404 V           ; 0.149 V                             ; 0.177 V                             ; 6.64e-010 s                 ; 6.35e-010 s                 ; Yes                        ; Yes                        ; 2.8 V                       ; -4.73e-006 V                ; 2.84 V             ; -0.0404 V          ; 0.149 V                            ; 0.177 V                            ; 6.64e-010 s                ; 6.35e-010 s                ; Yes                       ; Yes                       ;
; RS232_TXD           ; 3.0-V LVTTL  ; 0 s                 ; 0 s                 ; 2.8 V                        ; -4.73e-006 V                 ; 2.84 V              ; -0.0404 V           ; 0.149 V                             ; 0.177 V                             ; 6.64e-010 s                 ; 6.35e-010 s                 ; Yes                        ; Yes                        ; 2.8 V                       ; -4.73e-006 V                ; 2.84 V             ; -0.0404 V          ; 0.149 V                            ; 0.177 V                            ; 6.64e-010 s                ; 6.35e-010 s                ; Yes                       ; Yes                       ;
; RS485_TXD           ; 3.0-V LVTTL  ; 0 s                 ; 0 s                 ; 2.8 V                        ; -4.73e-006 V                 ; 2.84 V              ; -0.0404 V           ; 0.149 V                             ; 0.177 V                             ; 6.64e-010 s                 ; 6.35e-010 s                 ; Yes                        ; Yes                        ; 2.8 V                       ; -4.73e-006 V                ; 2.84 V             ; -0.0404 V          ; 0.149 V                            ; 0.177 V                            ; 6.64e-010 s                ; 6.35e-010 s                ; Yes                       ; Yes                       ;
; RS485_MODE          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.76e-006 V                  ; 3.09 V              ; -0.016 V            ; 0.0524 V                            ; 0.157 V                             ; 1.42e-009 s                 ; 9.79e-010 s                 ; Yes                        ; Yes                        ; 3.08 V                      ; 1.76e-006 V                 ; 3.09 V             ; -0.016 V           ; 0.0524 V                           ; 0.157 V                            ; 1.42e-009 s                ; 9.79e-010 s                ; Yes                       ; Yes                       ;
; RS485_PV            ; 3.0-V LVTTL  ; 0 s                 ; 0 s                 ; 2.8 V                        ; -4.73e-006 V                 ; 2.84 V              ; -0.0404 V           ; 0.149 V                             ; 0.177 V                             ; 6.64e-010 s                 ; 6.35e-010 s                 ; Yes                        ; Yes                        ; 2.8 V                       ; -4.73e-006 V                ; 2.84 V             ; -0.0404 V          ; 0.149 V                            ; 0.177 V                            ; 6.64e-010 s                ; 6.35e-010 s                ; Yes                       ; Yes                       ;
; BR                  ; 3.0-V LVTTL  ; 0 s                 ; 0 s                 ; 2.8 V                        ; -4.73e-006 V                 ; 2.85 V              ; -0.0548 V           ; 0.142 V                             ; 0.19 V                              ; 4.53e-010 s                 ; 4.41e-010 s                 ; Yes                        ; Yes                        ; 2.8 V                       ; -4.73e-006 V                ; 2.85 V             ; -0.0548 V          ; 0.142 V                            ; 0.19 V                             ; 4.53e-010 s                ; 4.41e-010 s                ; Yes                       ; Yes                       ;
; PH                  ; 3.0-V LVTTL  ; 0 s                 ; 0 s                 ; 2.8 V                        ; -4.73e-006 V                 ; 2.84 V              ; -0.0404 V           ; 0.149 V                             ; 0.177 V                             ; 6.64e-010 s                 ; 6.35e-010 s                 ; Yes                        ; Yes                        ; 2.8 V                       ; -4.73e-006 V                ; 2.84 V             ; -0.0404 V          ; 0.149 V                            ; 0.177 V                            ; 6.64e-010 s                ; 6.35e-010 s                ; Yes                       ; Yes                       ;
; KT_OUT              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.76e-006 V                  ; 3.09 V              ; -0.016 V            ; 0.0524 V                            ; 0.157 V                             ; 1.42e-009 s                 ; 9.79e-010 s                 ; Yes                        ; Yes                        ; 3.08 V                      ; 1.76e-006 V                 ; 3.09 V             ; -0.016 V           ; 0.0524 V                           ; 0.157 V                            ; 1.42e-009 s                ; 9.79e-010 s                ; Yes                       ; Yes                       ;
; DQ[0]               ; 3.0-V LVTTL  ; 0 s                 ; 0 s                 ; 2.8 V                        ; -4.73e-006 V                 ; 2.84 V              ; -0.0404 V           ; 0.149 V                             ; 0.177 V                             ; 6.64e-010 s                 ; 6.35e-010 s                 ; Yes                        ; Yes                        ; 2.8 V                       ; -4.73e-006 V                ; 2.84 V             ; -0.0404 V          ; 0.149 V                            ; 0.177 V                            ; 6.64e-010 s                ; 6.35e-010 s                ; Yes                       ; Yes                       ;
; DQ[1]               ; 3.0-V LVTTL  ; 0 s                 ; 0 s                 ; 2.8 V                        ; -4.73e-006 V                 ; 2.84 V              ; -0.0404 V           ; 0.149 V                             ; 0.177 V                             ; 6.64e-010 s                 ; 6.35e-010 s                 ; Yes                        ; Yes                        ; 2.8 V                       ; -4.73e-006 V                ; 2.84 V             ; -0.0404 V          ; 0.149 V                            ; 0.177 V                            ; 6.64e-010 s                ; 6.35e-010 s                ; Yes                       ; Yes                       ;
; DQ[2]               ; 3.0-V LVTTL  ; 0 s                 ; 0 s                 ; 2.8 V                        ; -4.73e-006 V                 ; 2.84 V              ; -0.0404 V           ; 0.149 V                             ; 0.177 V                             ; 6.64e-010 s                 ; 6.35e-010 s                 ; Yes                        ; Yes                        ; 2.8 V                       ; -4.73e-006 V                ; 2.84 V             ; -0.0404 V          ; 0.149 V                            ; 0.177 V                            ; 6.64e-010 s                ; 6.35e-010 s                ; Yes                       ; Yes                       ;
; DQ[3]               ; 3.0-V LVTTL  ; 0 s                 ; 0 s                 ; 2.8 V                        ; -4.73e-006 V                 ; 2.84 V              ; -0.0404 V           ; 0.149 V                             ; 0.177 V                             ; 6.64e-010 s                 ; 6.35e-010 s                 ; Yes                        ; Yes                        ; 2.8 V                       ; -4.73e-006 V                ; 2.84 V             ; -0.0404 V          ; 0.149 V                            ; 0.177 V                            ; 6.64e-010 s                ; 6.35e-010 s                ; Yes                       ; Yes                       ;
; DQ[4]               ; 3.0-V LVTTL  ; 0 s                 ; 0 s                 ; 2.8 V                        ; -4.73e-006 V                 ; 2.84 V              ; -0.0404 V           ; 0.149 V                             ; 0.177 V                             ; 6.64e-010 s                 ; 6.35e-010 s                 ; Yes                        ; Yes                        ; 2.8 V                       ; -4.73e-006 V                ; 2.84 V             ; -0.0404 V          ; 0.149 V                            ; 0.177 V                            ; 6.64e-010 s                ; 6.35e-010 s                ; Yes                       ; Yes                       ;
; DQ[5]               ; 3.0-V LVTTL  ; 0 s                 ; 0 s                 ; 2.8 V                        ; -4.73e-006 V                 ; 2.84 V              ; -0.0404 V           ; 0.149 V                             ; 0.177 V                             ; 6.64e-010 s                 ; 6.35e-010 s                 ; Yes                        ; Yes                        ; 2.8 V                       ; -4.73e-006 V                ; 2.84 V             ; -0.0404 V          ; 0.149 V                            ; 0.177 V                            ; 6.64e-010 s                ; 6.35e-010 s                ; Yes                       ; Yes                       ;
; DQ[6]               ; 3.0-V LVTTL  ; 0 s                 ; 0 s                 ; 2.8 V                        ; -4.73e-006 V                 ; 2.84 V              ; -0.0404 V           ; 0.149 V                             ; 0.177 V                             ; 6.64e-010 s                 ; 6.35e-010 s                 ; Yes                        ; Yes                        ; 2.8 V                       ; -4.73e-006 V                ; 2.84 V             ; -0.0404 V          ; 0.149 V                            ; 0.177 V                            ; 6.64e-010 s                ; 6.35e-010 s                ; Yes                       ; Yes                       ;
; DQ[7]               ; 3.0-V LVTTL  ; 0 s                 ; 0 s                 ; 2.8 V                        ; -4.73e-006 V                 ; 2.84 V              ; -0.0404 V           ; 0.149 V                             ; 0.177 V                             ; 6.64e-010 s                 ; 6.35e-010 s                 ; Yes                        ; Yes                        ; 2.8 V                       ; -4.73e-006 V                ; 2.84 V             ; -0.0404 V          ; 0.149 V                            ; 0.177 V                            ; 6.64e-010 s                ; 6.35e-010 s                ; Yes                       ; Yes                       ;
; DQ[8]               ; 3.0-V LVTTL  ; 0 s                 ; 0 s                 ; 2.8 V                        ; -4.73e-006 V                 ; 2.84 V              ; -0.0404 V           ; 0.149 V                             ; 0.177 V                             ; 6.64e-010 s                 ; 6.35e-010 s                 ; Yes                        ; Yes                        ; 2.8 V                       ; -4.73e-006 V                ; 2.84 V             ; -0.0404 V          ; 0.149 V                            ; 0.177 V                            ; 6.64e-010 s                ; 6.35e-010 s                ; Yes                       ; Yes                       ;
; DQ[9]               ; 3.0-V LVTTL  ; 0 s                 ; 0 s                 ; 2.8 V                        ; -4.73e-006 V                 ; 2.84 V              ; -0.0404 V           ; 0.149 V                             ; 0.177 V                             ; 6.64e-010 s                 ; 6.35e-010 s                 ; Yes                        ; Yes                        ; 2.8 V                       ; -4.73e-006 V                ; 2.84 V             ; -0.0404 V          ; 0.149 V                            ; 0.177 V                            ; 6.64e-010 s                ; 6.35e-010 s                ; Yes                       ; Yes                       ;
; DQ[10]              ; 3.0-V LVTTL  ; 0 s                 ; 0 s                 ; 2.8 V                        ; -4.73e-006 V                 ; 2.84 V              ; -0.0404 V           ; 0.149 V                             ; 0.177 V                             ; 6.64e-010 s                 ; 6.35e-010 s                 ; Yes                        ; Yes                        ; 2.8 V                       ; -4.73e-006 V                ; 2.84 V             ; -0.0404 V          ; 0.149 V                            ; 0.177 V                            ; 6.64e-010 s                ; 6.35e-010 s                ; Yes                       ; Yes                       ;
; DQ[11]              ; 3.0-V LVTTL  ; 0 s                 ; 0 s                 ; 2.8 V                        ; -4.73e-006 V                 ; 2.84 V              ; -0.0404 V           ; 0.149 V                             ; 0.177 V                             ; 6.64e-010 s                 ; 6.35e-010 s                 ; Yes                        ; Yes                        ; 2.8 V                       ; -4.73e-006 V                ; 2.84 V             ; -0.0404 V          ; 0.149 V                            ; 0.177 V                            ; 6.64e-010 s                ; 6.35e-010 s                ; Yes                       ; Yes                       ;
; DQ[12]              ; 3.0-V LVTTL  ; 0 s                 ; 0 s                 ; 2.8 V                        ; -4.73e-006 V                 ; 2.84 V              ; -0.0404 V           ; 0.149 V                             ; 0.177 V                             ; 6.64e-010 s                 ; 6.35e-010 s                 ; Yes                        ; Yes                        ; 2.8 V                       ; -4.73e-006 V                ; 2.84 V             ; -0.0404 V          ; 0.149 V                            ; 0.177 V                            ; 6.64e-010 s                ; 6.35e-010 s                ; Yes                       ; Yes                       ;
; DQ[13]              ; 3.0-V LVTTL  ; 0 s                 ; 0 s                 ; 2.8 V                        ; -4.73e-006 V                 ; 2.84 V              ; -0.0404 V           ; 0.149 V                             ; 0.177 V                             ; 6.64e-010 s                 ; 6.35e-010 s                 ; Yes                        ; Yes                        ; 2.8 V                       ; -4.73e-006 V                ; 2.84 V             ; -0.0404 V          ; 0.149 V                            ; 0.177 V                            ; 6.64e-010 s                ; 6.35e-010 s                ; Yes                       ; Yes                       ;
; DQ[14]              ; 3.0-V LVTTL  ; 0 s                 ; 0 s                 ; 2.8 V                        ; -4.73e-006 V                 ; 2.84 V              ; -0.0404 V           ; 0.149 V                             ; 0.177 V                             ; 6.64e-010 s                 ; 6.35e-010 s                 ; Yes                        ; Yes                        ; 2.8 V                       ; -4.73e-006 V                ; 2.84 V             ; -0.0404 V          ; 0.149 V                            ; 0.177 V                            ; 6.64e-010 s                ; 6.35e-010 s                ; Yes                       ; Yes                       ;
; DQ[15]              ; 3.0-V LVTTL  ; 0 s                 ; 0 s                 ; 2.8 V                        ; -4.73e-006 V                 ; 2.84 V              ; -0.0404 V           ; 0.149 V                             ; 0.177 V                             ; 6.64e-010 s                 ; 6.35e-010 s                 ; Yes                        ; Yes                        ; 2.8 V                       ; -4.73e-006 V                ; 2.84 V             ; -0.0404 V          ; 0.149 V                            ; 0.177 V                            ; 6.64e-010 s                ; 6.35e-010 s                ; Yes                       ; Yes                       ;
; RES1                ; 3.0-V LVTTL  ; 0 s                 ; 0 s                 ; 2.8 V                        ; -5e-006 V                    ; 2.85 V              ; -0.0561 V           ; 0.126 V                             ; 0.174 V                             ; 4.44e-010 s                 ; 4.29e-010 s                 ; Yes                        ; Yes                        ; 2.8 V                       ; -5e-006 V                   ; 2.85 V             ; -0.0561 V          ; 0.126 V                            ; 0.174 V                            ; 4.44e-010 s                ; 4.29e-010 s                ; Yes                       ; Yes                       ;
; RES2                ; 3.0-V LVTTL  ; 0 s                 ; 0 s                 ; 2.8 V                        ; -5e-006 V                    ; 2.85 V              ; -0.0561 V           ; 0.126 V                             ; 0.174 V                             ; 4.44e-010 s                 ; 4.29e-010 s                 ; Yes                        ; Yes                        ; 2.8 V                       ; -5e-006 V                   ; 2.85 V             ; -0.0561 V          ; 0.126 V                            ; 0.174 V                            ; 4.44e-010 s                ; 4.29e-010 s                ; Yes                       ; Yes                       ;
; MPU_D[0]            ; 3.0-V LVTTL  ; 0 s                 ; 0 s                 ; 2.8 V                        ; -4.73e-006 V                 ; 2.84 V              ; -0.0404 V           ; 0.149 V                             ; 0.177 V                             ; 6.64e-010 s                 ; 6.35e-010 s                 ; Yes                        ; Yes                        ; 2.8 V                       ; -4.73e-006 V                ; 2.84 V             ; -0.0404 V          ; 0.149 V                            ; 0.177 V                            ; 6.64e-010 s                ; 6.35e-010 s                ; Yes                       ; Yes                       ;
; MPU_D[1]            ; 3.0-V LVTTL  ; 0 s                 ; 0 s                 ; 2.8 V                        ; -4.73e-006 V                 ; 2.85 V              ; -0.0548 V           ; 0.142 V                             ; 0.19 V                              ; 4.53e-010 s                 ; 4.41e-010 s                 ; Yes                        ; Yes                        ; 2.8 V                       ; -4.73e-006 V                ; 2.85 V             ; -0.0548 V          ; 0.142 V                            ; 0.19 V                             ; 4.53e-010 s                ; 4.41e-010 s                ; Yes                       ; Yes                       ;
; MPU_D[2]            ; 3.0-V LVTTL  ; 0 s                 ; 0 s                 ; 2.8 V                        ; -4.73e-006 V                 ; 2.84 V              ; -0.0404 V           ; 0.149 V                             ; 0.177 V                             ; 6.64e-010 s                 ; 6.35e-010 s                 ; Yes                        ; Yes                        ; 2.8 V                       ; -4.73e-006 V                ; 2.84 V             ; -0.0404 V          ; 0.149 V                            ; 0.177 V                            ; 6.64e-010 s                ; 6.35e-010 s                ; Yes                       ; Yes                       ;
; MPU_D[3]            ; 3.0-V LVTTL  ; 0 s                 ; 0 s                 ; 2.8 V                        ; -4.73e-006 V                 ; 2.84 V              ; -0.0404 V           ; 0.149 V                             ; 0.177 V                             ; 6.64e-010 s                 ; 6.35e-010 s                 ; Yes                        ; Yes                        ; 2.8 V                       ; -4.73e-006 V                ; 2.84 V             ; -0.0404 V          ; 0.149 V                            ; 0.177 V                            ; 6.64e-010 s                ; 6.35e-010 s                ; Yes                       ; Yes                       ;
; MPU_D[4]            ; 3.0-V LVTTL  ; 0 s                 ; 0 s                 ; 2.8 V                        ; -4.73e-006 V                 ; 2.84 V              ; -0.0404 V           ; 0.149 V                             ; 0.177 V                             ; 6.64e-010 s                 ; 6.35e-010 s                 ; Yes                        ; Yes                        ; 2.8 V                       ; -4.73e-006 V                ; 2.84 V             ; -0.0404 V          ; 0.149 V                            ; 0.177 V                            ; 6.64e-010 s                ; 6.35e-010 s                ; Yes                       ; Yes                       ;
; MPU_D[5]            ; 3.0-V LVTTL  ; 0 s                 ; 0 s                 ; 2.8 V                        ; -4.73e-006 V                 ; 2.85 V              ; -0.0548 V           ; 0.142 V                             ; 0.19 V                              ; 4.53e-010 s                 ; 4.41e-010 s                 ; Yes                        ; Yes                        ; 2.8 V                       ; -4.73e-006 V                ; 2.85 V             ; -0.0548 V          ; 0.142 V                            ; 0.19 V                             ; 4.53e-010 s                ; 4.41e-010 s                ; Yes                       ; Yes                       ;
; MPU_D[6]            ; 3.0-V LVTTL  ; 0 s                 ; 0 s                 ; 2.8 V                        ; -4.73e-006 V                 ; 2.84 V              ; -0.0404 V           ; 0.149 V                             ; 0.177 V                             ; 6.64e-010 s                 ; 6.35e-010 s                 ; Yes                        ; Yes                        ; 2.8 V                       ; -4.73e-006 V                ; 2.84 V             ; -0.0404 V          ; 0.149 V                            ; 0.177 V                            ; 6.64e-010 s                ; 6.35e-010 s                ; Yes                       ; Yes                       ;
; MPU_D[7]            ; 3.0-V LVTTL  ; 0 s                 ; 0 s                 ; 2.8 V                        ; -4.73e-006 V                 ; 2.85 V              ; -0.0548 V           ; 0.142 V                             ; 0.19 V                              ; 4.53e-010 s                 ; 4.41e-010 s                 ; Yes                        ; Yes                        ; 2.8 V                       ; -4.73e-006 V                ; 2.85 V             ; -0.0548 V          ; 0.142 V                            ; 0.19 V                             ; 4.53e-010 s                ; 4.41e-010 s                ; Yes                       ; Yes                       ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.87e-006 V                  ; 3.1 V               ; -0.0053 V           ; 0.107 V                             ; 0.123 V                             ; 8.59e-010 s                 ; 2.03e-009 s                 ; Yes                        ; Yes                        ; 3.08 V                      ; 3.87e-006 V                 ; 3.1 V              ; -0.0053 V          ; 0.107 V                            ; 0.123 V                            ; 8.59e-010 s                ; 2.03e-009 s                ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+-------------------------------------+-------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+------------------------------------+------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 7.2 Build 151 09/26/2007 SJ Full Version
    Info: Processing started: Fri Jan 30 14:33:01 2009
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off afalina_tvk -c afalina_tvk --timing_analysis_only
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|lpm_counter:55|cntr_h7l:auto_generated|mux211_dataout~48" is a latch
    Warning: Node "AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|lpm_counter:55|cntr_h7l:auto_generated|mux2115_dataout~48" is a latch
    Warning: Node "AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|lpm_counter:55|cntr_h7l:auto_generated|mux2113_dataout~48" is a latch
    Warning: Node "AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|lpm_counter:55|cntr_h7l:auto_generated|mux2111_dataout~48" is a latch
    Warning: Node "AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|lpm_counter:55|cntr_h7l:auto_generated|mux219_dataout~48" is a latch
    Warning: Node "AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|lpm_counter:55|cntr_h7l:auto_generated|mux217_dataout~48" is a latch
    Warning: Node "AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|lpm_counter:55|cntr_h7l:auto_generated|mux215_dataout~48" is a latch
    Warning: Node "AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|lpm_counter:55|cntr_h7l:auto_generated|mux213_dataout~48" is a latch
Warning: Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "MPU_WR" is an undefined clock
    Info: Assuming node "MPU_RD" is an undefined clock
    Info: Assuming node "altera_reserved_tck" is an undefined clock
Warning: Found 23 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|lpm_counter:59|cntr_35k:auto_generated|counter_reg_bit[15]" as buffer
    Info: Detected ripple clock "AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|lpm_counter:75|cntr_uak:auto_generated|counter_reg_bit[2]" as buffer
    Info: Detected ripple clock "AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|lpm_counter:75|cntr_uak:auto_generated|counter_reg_bit[0]" as buffer
    Info: Detected ripple clock "AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|lpm_counter:75|cntr_uak:auto_generated|counter_reg_bit[3]" as buffer
    Info: Detected ripple clock "AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|lpm_counter:75|cntr_uak:auto_generated|counter_reg_bit[1]" as buffer
    Info: Detected gated clock "AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|lpm_compare:120|cmpr_tnd:auto_generated|aeb_int~49" as buffer
    Info: Detected gated clock "AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|lpm_compare:120|cmpr_tnd:auto_generated|aeb_int~48" as buffer
    Info: Detected ripple clock "AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|lpm_counter:75|cntr_uak:auto_generated|counter_reg_bit[5]" as buffer
    Info: Detected ripple clock "AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|lpm_counter:75|cntr_uak:auto_generated|counter_reg_bit[4]" as buffer
    Info: Detected ripple clock "AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|lpm_counter:75|cntr_uak:auto_generated|counter_reg_bit[6]" as buffer
    Info: Detected gated clock "AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|lpm_compare:120|cmpr_tnd:auto_generated|aeb_int~0" as buffer
    Info: Detected ripple clock "AduC842:AduC|me_108_rs485_top_all:inst4|rs485_rec_string:inst5|cvdff2" as buffer
    Info: Detected ripple clock "AduC842:AduC|me_108_rs485_top_all:inst4|rs485_rec_string:inst5|dff2" as buffer
    Info: Detected ripple clock "AduC842:AduC|me_108_rs485_top_all:inst4|rs485_rec_string:inst5|ctrl_summ_ok" as buffer
    Info: Detected ripple clock "AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|lpm_counter:75|cntr_uak:auto_generated|counter_reg_bit[7]" as buffer
    Info: Detected gated clock "AduC842:AduC|me_108_rs485_top_all:inst4|rs485_rec_string:inst5|RXD_OK~29" as buffer
    Info: Detected ripple clock "AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|lpm_counter:17|cntr_muh:auto_generated|counter_reg_bit[5]" as buffer
    Info: Detected ripple clock "AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|87" as buffer
    Info: Detected ripple clock "AduC842:AduC|me_108_rs485_top_all:inst4|38" as buffer
    Info: Detected ripple clock "AduC842:AduC|me_108_rs485_top_all:inst4|rec_byte_me_108:90|lpm_counter:66|cntr_oah:auto_generated|counter_reg_bit[2]" as buffer
    Info: Detected ripple clock "c[2]" as buffer
    Info: Detected ripple clock "c[1]" as buffer
    Info: Detected ripple clock "c[0]" as buffer
Info: Found timing assignments -- calculating delays
Info: Slack time is 1.026 ns for clock "PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3]" between source register "AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|lpm_counter:55|cntr_h7l:auto_generated|mux215_dataout~48" and destination register "AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|lpm_counter:55|cntr_h7l:auto_generated|counter_reg_bit[7]"
    Info: Fmax is 149.75 MHz (period= 6.678 ns)
    Info: + Largest register to register requirement is 3.857 ns
        Info: + Setup relationship between source and destination is 4.365 ns
            Info: + Latch edge is 5.511 ns
                Info: Clock period of Destination clock "PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3]" is 8.729 ns with  offset of -3.218 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 1.146 ns
                Info: Clock period of Source clock "PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3]" is 8.729 ns with inverted offset of 1.146 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is -0.526 ns
            Info: + Shortest clock path from clock "PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3]" to destination register is 11.059 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_2; Fanout = 1; CLK Node = 'PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3]'
                Info: 2: + IC(2.100 ns) + CELL(0.000 ns) = 2.100 ns; Loc. = CLKCTRL_G8; Fanout = 35; COMB Node = 'PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3]~clkctrl'
                Info: 3: + IC(0.867 ns) + CELL(0.836 ns) = 3.803 ns; Loc. = FF_X33_Y12_N5; Fanout = 4; REG Node = 'c[1]'
                Info: 4: + IC(2.030 ns) + CELL(0.836 ns) = 6.669 ns; Loc. = FF_X8_Y17_N15; Fanout = 3; REG Node = 'AduC842:AduC|me_108_rs485_top_all:inst4|38'
                Info: 5: + IC(0.681 ns) + CELL(0.836 ns) = 8.186 ns; Loc. = FF_X11_Y17_N9; Fanout = 8; REG Node = 'AduC842:AduC|me_108_rs485_top_all:inst4|rec_byte_me_108:90|lpm_counter:66|cntr_oah:auto_generated|counter_reg_bit[2]'
                Info: 6: + IC(0.882 ns) + CELL(0.836 ns) = 9.904 ns; Loc. = FF_X10_Y18_N15; Fanout = 11; REG Node = 'AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|lpm_counter:59|cntr_35k:auto_generated|counter_reg_bit[15]'
                Info: 7: + IC(0.549 ns) + CELL(0.606 ns) = 11.059 ns; Loc. = FF_X11_Y18_N1; Fanout = 1; REG Node = 'AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|lpm_counter:55|cntr_h7l:auto_generated|counter_reg_bit[7]'
                Info: Total cell delay = 3.950 ns ( 35.72 % )
                Info: Total interconnect delay = 7.109 ns ( 64.28 % )
            Info: - Longest clock path from clock "PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3]" to source register is 11.585 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_2; Fanout = 1; CLK Node = 'PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3]'
                Info: 2: + IC(2.100 ns) + CELL(0.000 ns) = 2.100 ns; Loc. = CLKCTRL_G8; Fanout = 35; COMB Node = 'PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3]~clkctrl'
                Info: 3: + IC(0.867 ns) + CELL(0.836 ns) = 3.803 ns; Loc. = FF_X33_Y12_N5; Fanout = 4; REG Node = 'c[1]'
                Info: 4: + IC(2.030 ns) + CELL(0.836 ns) = 6.669 ns; Loc. = FF_X8_Y17_N15; Fanout = 3; REG Node = 'AduC842:AduC|me_108_rs485_top_all:inst4|38'
                Info: 5: + IC(0.681 ns) + CELL(0.836 ns) = 8.186 ns; Loc. = FF_X11_Y17_N9; Fanout = 8; REG Node = 'AduC842:AduC|me_108_rs485_top_all:inst4|rec_byte_me_108:90|lpm_counter:66|cntr_oah:auto_generated|counter_reg_bit[2]'
                Info: 6: + IC(0.880 ns) + CELL(0.836 ns) = 9.902 ns; Loc. = FF_X11_Y21_N15; Fanout = 2; REG Node = 'AduC842:AduC|me_108_rs485_top_all:inst4|rs485_rec_string:inst5|ctrl_summ_ok'
                Info: 7: + IC(0.860 ns) + CELL(0.354 ns) = 11.116 ns; Loc. = LCCOMB_X12_Y18_N20; Fanout = 29; COMB Node = 'AduC842:AduC|me_108_rs485_top_all:inst4|rs485_rec_string:inst5|RXD_OK~29'
                Info: 8: + IC(0.315 ns) + CELL(0.154 ns) = 11.585 ns; Loc. = LCCOMB_X12_Y18_N26; Fanout = 2; REG Node = 'AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|lpm_counter:55|cntr_h7l:auto_generated|mux215_dataout~48'
                Info: Total cell delay = 3.852 ns ( 33.25 % )
                Info: Total interconnect delay = 7.733 ns ( 66.75 % )
        Info: - Micro clock to output delay of source is 0.000 ns
        Info: - Micro setup delay of destination is -0.018 ns
    Info: - Longest register to register delay is 2.831 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X12_Y18_N26; Fanout = 2; REG Node = 'AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|lpm_counter:55|cntr_h7l:auto_generated|mux215_dataout~48'
        Info: 2: + IC(0.305 ns) + CELL(0.284 ns) = 0.589 ns; Loc. = LCCOMB_X12_Y18_N8; Fanout = 2; COMB Node = 'AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|lpm_counter:55|cntr_h7l:auto_generated|pre_hazard[2]'
        Info: 3: + IC(0.447 ns) + CELL(0.504 ns) = 1.540 ns; Loc. = LCCOMB_X11_Y18_N10; Fanout = 2; COMB Node = 'AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|lpm_counter:55|cntr_h7l:auto_generated|counter_comb_bita2~COUT'
        Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 1.611 ns; Loc. = LCCOMB_X11_Y18_N12; Fanout = 2; COMB Node = 'AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|lpm_counter:55|cntr_h7l:auto_generated|counter_comb_bita3~COUT'
        Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 1.682 ns; Loc. = LCCOMB_X11_Y18_N14; Fanout = 2; COMB Node = 'AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|lpm_counter:55|cntr_h7l:auto_generated|counter_comb_bita4~COUT'
        Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 1.753 ns; Loc. = LCCOMB_X11_Y18_N16; Fanout = 2; COMB Node = 'AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|lpm_counter:55|cntr_h7l:auto_generated|counter_comb_bita5~COUT'
        Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 1.824 ns; Loc. = LCCOMB_X11_Y18_N18; Fanout = 2; COMB Node = 'AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|lpm_counter:55|cntr_h7l:auto_generated|counter_comb_bita6~COUT'
        Info: 8: + IC(0.000 ns) + CELL(0.531 ns) = 2.355 ns; Loc. = LCCOMB_X11_Y18_N20; Fanout = 1; COMB Node = 'AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|lpm_counter:55|cntr_h7l:auto_generated|counter_comb_bita7'
        Info: 9: + IC(0.219 ns) + CELL(0.154 ns) = 2.728 ns; Loc. = LCCOMB_X11_Y18_N0; Fanout = 1; COMB Node = 'AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|lpm_counter:55|cntr_h7l:auto_generated|counter_reg_bit[7]~11'
        Info: 10: + IC(0.000 ns) + CELL(0.103 ns) = 2.831 ns; Loc. = FF_X11_Y18_N1; Fanout = 1; REG Node = 'AduC842:AduC|me_108_rs485_top_all:inst4|me_108_rs_flags0:130|lpm_counter:55|cntr_h7l:auto_generated|counter_reg_bit[7]'
        Info: Total cell delay = 1.860 ns ( 65.70 % )
        Info: Total interconnect delay = 0.971 ns ( 34.30 % )
Info: Slack time is -878 ps for clock "CLK_6" between source register "AduC842:AduC|Three_ctrl_k:inst6|aduc_reg:inst2|DATA_CROSS[7]" and destination register "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[7]"
    Info: + Largest register to register requirement is -0.076 ns
        Info: + Setup relationship between source and destination is 3.218 ns
            Info: + Latch edge is 8.729 ns
                Info: Clock period of Destination clock "CLK_6" is 17.458 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 5.511 ns
                Info: Clock period of Source clock "PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3]" is 8.729 ns with  offset of -3.218 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is -3.082 ns
            Info: + Shortest clock path from clock "CLK_6" to destination register is 2.606 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_M15; Fanout = 1; CLK Node = 'CLK_6'
                Info: 2: + IC(0.000 ns) + CELL(0.918 ns) = 0.918 ns; Loc. = IOIBUF_X34_Y12_N15; Fanout = 3; COMB Node = 'CLK_6~input'
                Info: 3: + IC(0.201 ns) + CELL(0.000 ns) = 1.119 ns; Loc. = CLKCTRL_G9; Fanout = 299; COMB Node = 'CLK_6~inputclkctrl'
                Info: 4: + IC(0.881 ns) + CELL(0.606 ns) = 2.606 ns; Loc. = FF_X13_Y17_N27; Fanout = 3; REG Node = 'sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[7]'
                Info: Total cell delay = 1.524 ns ( 58.48 % )
                Info: Total interconnect delay = 1.082 ns ( 41.52 % )
            Info: - Longest clock path from clock "PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3]" to source register is 5.688 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_2; Fanout = 1; CLK Node = 'PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3]'
                Info: 2: + IC(2.100 ns) + CELL(0.000 ns) = 2.100 ns; Loc. = CLKCTRL_G8; Fanout = 35; COMB Node = 'PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3]~clkctrl'
                Info: 3: + IC(0.867 ns) + CELL(0.836 ns) = 3.803 ns; Loc. = FF_X33_Y12_N5; Fanout = 4; REG Node = 'c[1]'
                Info: 4: + IC(0.378 ns) + CELL(0.000 ns) = 4.181 ns; Loc. = CLKCTRL_G6; Fanout = 155; COMB Node = 'c[1]~clkctrl'
                Info: 5: + IC(0.901 ns) + CELL(0.606 ns) = 5.688 ns; Loc. = FF_X13_Y17_N9; Fanout = 4; REG Node = 'AduC842:AduC|Three_ctrl_k:inst6|aduc_reg:inst2|DATA_CROSS[7]'
                Info: Total cell delay = 1.442 ns ( 25.35 % )
                Info: Total interconnect delay = 4.246 ns ( 74.65 % )
        Info: - Micro clock to output delay of source is 0.230 ns
        Info: - Micro setup delay of destination is -0.018 ns
    Info: - Longest register to register delay is 0.802 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X13_Y17_N9; Fanout = 4; REG Node = 'AduC842:AduC|Three_ctrl_k:inst6|aduc_reg:inst2|DATA_CROSS[7]'
        Info: 2: + IC(0.400 ns) + CELL(0.402 ns) = 0.802 ns; Loc. = FF_X13_Y17_N27; Fanout = 3; REG Node = 'sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[7]'
        Info: Total cell delay = 0.402 ns ( 50.12 % )
        Info: Total interconnect delay = 0.400 ns ( 49.88 % )
Warning: Can't achieve timing requirement Clock Setup: 'CLK_6' along 22 path(s). See Report window for details.
Info: No valid register-to-register data paths exist for clock "MPU_WR"
Info: No valid register-to-register data paths exist for clock "MPU_RD"
Info: Clock "altera_reserved_tck" has Internal fmax of 73.2 MHz between source register "sld_hub:sld_hub_inst|sld_dffex:BROADCAST|Q[0]" and destination register "sld_hub:sld_hub_inst|hub_tdo_reg" (period= 13.662 ns)
    Info: + Longest register to register delay is 6.619 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X11_Y6_N29; Fanout = 12; REG Node = 'sld_hub:sld_hub_inst|sld_dffex:BROADCAST|Q[0]'
        Info: 2: + IC(0.386 ns) + CELL(0.382 ns) = 0.768 ns; Loc. = LCCOMB_X11_Y6_N12; Fanout = 6; COMB Node = 'sld_hub:sld_hub_inst|node_ena~10'
        Info: 3: + IC(0.749 ns) + CELL(0.284 ns) = 1.801 ns; Loc. = LCCOMB_X11_Y5_N2; Fanout = 4; COMB Node = 'sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|crc_rom_sr_ena~31'
        Info: 4: + IC(0.786 ns) + CELL(0.284 ns) = 2.871 ns; Loc. = LCCOMB_X11_Y7_N8; Fanout = 18; COMB Node = 'sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|status_shift_enable~55'
        Info: 5: + IC(0.300 ns) + CELL(0.282 ns) = 3.453 ns; Loc. = LCCOMB_X11_Y7_N4; Fanout = 1; COMB Node = 'sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~425'
        Info: 6: + IC(0.922 ns) + CELL(0.154 ns) = 4.529 ns; Loc. = LCCOMB_X13_Y9_N0; Fanout = 1; COMB Node = 'sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~428'
        Info: 7: + IC(0.928 ns) + CELL(0.358 ns) = 5.815 ns; Loc. = LCCOMB_X12_Y6_N18; Fanout = 1; COMB Node = 'sld_hub:sld_hub_inst|hub_tdo_reg~294'
        Info: 8: + IC(0.263 ns) + CELL(0.438 ns) = 6.516 ns; Loc. = LCCOMB_X12_Y6_N20; Fanout = 1; COMB Node = 'sld_hub:sld_hub_inst|hub_tdo_reg~295'
        Info: 9: + IC(0.000 ns) + CELL(0.103 ns) = 6.619 ns; Loc. = FF_X12_Y6_N21; Fanout = 2; REG Node = 'sld_hub:sld_hub_inst|hub_tdo_reg'
        Info: Total cell delay = 2.285 ns ( 34.52 % )
        Info: Total interconnect delay = 4.334 ns ( 65.48 % )
    Info: - Smallest clock skew is 0.000 ns
        Info: + Shortest clock path from clock "altera_reserved_tck" to destination register is 3.549 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_H3; Fanout = 1; CLK Node = 'altera_reserved_tck'
            Info: 2: + IC(0.000 ns) + CELL(0.878 ns) = 0.878 ns; Loc. = IOIBUF_X0_Y14_N22; Fanout = 1; COMB Node = 'altera_reserved_tck~input'
            Info: 3: + IC(0.000 ns) + CELL(0.000 ns) = 0.878 ns; Loc. = JTAG_X1_Y12_N0; Fanout = 1; COMB Node = 'altera_internal_jtag~TCKUTAP'
            Info: 4: + IC(1.188 ns) + CELL(0.000 ns) = 2.066 ns; Loc. = CLKCTRL_G2; Fanout = 331; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'
            Info: 5: + IC(0.877 ns) + CELL(0.606 ns) = 3.549 ns; Loc. = FF_X12_Y6_N21; Fanout = 2; REG Node = 'sld_hub:sld_hub_inst|hub_tdo_reg'
            Info: Total cell delay = 1.484 ns ( 41.81 % )
            Info: Total interconnect delay = 2.065 ns ( 58.19 % )
        Info: - Longest clock path from clock "altera_reserved_tck" to source register is 3.549 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_H3; Fanout = 1; CLK Node = 'altera_reserved_tck'
            Info: 2: + IC(0.000 ns) + CELL(0.878 ns) = 0.878 ns; Loc. = IOIBUF_X0_Y14_N22; Fanout = 1; COMB Node = 'altera_reserved_tck~input'
            Info: 3: + IC(0.000 ns) + CELL(0.000 ns) = 0.878 ns; Loc. = JTAG_X1_Y12_N0; Fanout = 1; COMB Node = 'altera_internal_jtag~TCKUTAP'
            Info: 4: + IC(1.188 ns) + CELL(0.000 ns) = 2.066 ns; Loc. = CLKCTRL_G2; Fanout = 331; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'
            Info: 5: + IC(0.877 ns) + CELL(0.606 ns) = 3.549 ns; Loc. = FF_X11_Y6_N29; Fanout = 12; REG Node = 'sld_hub:sld_hub_inst|sld_dffex:BROADCAST|Q[0]'
            Info: Total cell delay = 1.484 ns ( 41.81 % )
            Info: Total interconnect delay = 2.065 ns ( 58.19 % )
    Info: + Micro clock to output delay of source is 0.230 ns
    Info: + Micro setup delay of destination is -0.018 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Info: Minimum slack time is -5.105 ns for clock "PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3]" between source register "AduC842:AduC|port_aduc_afalina:inst8|lpm_counter:144|cntr_odj:auto_generated|counter_reg_bit[2]" and destination memory "AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|RAM2PORT:inst2|altsyncram:altsyncram_component|altsyncram_9vl1:auto_generated|ram_block1a0~portb_address_reg2"
    Info: + Shortest register to memory delay is 2.154 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X16_Y20_N5; Fanout = 6; REG Node = 'AduC842:AduC|port_aduc_afalina:inst8|lpm_counter:144|cntr_odj:auto_generated|counter_reg_bit[2]'
        Info: 2: + IC(1.115 ns) + CELL(0.284 ns) = 1.399 ns; Loc. = LCCOMB_X14_Y19_N10; Fanout = 1; COMB Node = 'AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|busmux:101|lpm_mux:$00000|mux_5qc:auto_generated|result_node[2]~98'
        Info: 3: + IC(0.673 ns) + CELL(0.082 ns) = 2.154 ns; Loc. = M9K_X15_Y19_N0; Fanout = 8; MEM Node = 'AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|RAM2PORT:inst2|altsyncram:altsyncram_component|altsyncram_9vl1:auto_generated|ram_block1a0~portb_address_reg2'
        Info: Total cell delay = 0.366 ns ( 16.99 % )
        Info: Total interconnect delay = 1.788 ns ( 83.01 % )
    Info: - Smallest register to memory requirement is 7.259 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is -3.218 ns
                Info: Clock period of Destination clock "PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3]" is 8.729 ns with  offset of -3.218 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is -3.218 ns
                Info: Clock period of Source clock "PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3]" is 8.729 ns with  offset of -3.218 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 7.269 ns
            Info: + Longest clock path from clock "PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3]" to destination memory is 12.939 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_2; Fanout = 1; CLK Node = 'PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3]'
                Info: 2: + IC(2.100 ns) + CELL(0.000 ns) = 2.100 ns; Loc. = CLKCTRL_G8; Fanout = 35; COMB Node = 'PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3]~clkctrl'
                Info: 3: + IC(0.867 ns) + CELL(0.836 ns) = 3.803 ns; Loc. = FF_X33_Y12_N5; Fanout = 4; REG Node = 'c[1]'
                Info: 4: + IC(2.030 ns) + CELL(0.836 ns) = 6.669 ns; Loc. = FF_X8_Y17_N15; Fanout = 3; REG Node = 'AduC842:AduC|me_108_rs485_top_all:inst4|38'
                Info: 5: + IC(0.536 ns) + CELL(0.836 ns) = 8.041 ns; Loc. = FF_X9_Y17_N11; Fanout = 2; REG Node = 'AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|lpm_counter:17|cntr_muh:auto_generated|counter_reg_bit[5]'
                Info: 6: + IC(0.812 ns) + CELL(0.836 ns) = 9.689 ns; Loc. = FF_X8_Y19_N9; Fanout = 10; REG Node = 'AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|87'
                Info: 7: + IC(1.443 ns) + CELL(0.000 ns) = 11.132 ns; Loc. = CLKCTRL_G3; Fanout = 51; COMB Node = 'AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|87~clkctrl'
                Info: 8: + IC(0.885 ns) + CELL(0.922 ns) = 12.939 ns; Loc. = M9K_X15_Y19_N0; Fanout = 8; MEM Node = 'AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|RAM2PORT:inst2|altsyncram:altsyncram_component|altsyncram_9vl1:auto_generated|ram_block1a0~portb_address_reg2'
                Info: Total cell delay = 4.266 ns ( 32.97 % )
                Info: Total interconnect delay = 8.673 ns ( 67.03 % )
            Info: - Shortest clock path from clock "PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3]" to source register is 5.670 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_2; Fanout = 1; CLK Node = 'PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3]'
                Info: 2: + IC(2.100 ns) + CELL(0.000 ns) = 2.100 ns; Loc. = CLKCTRL_G8; Fanout = 35; COMB Node = 'PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3]~clkctrl'
                Info: 3: + IC(0.867 ns) + CELL(0.836 ns) = 3.803 ns; Loc. = FF_X33_Y12_N5; Fanout = 4; REG Node = 'c[1]'
                Info: 4: + IC(0.378 ns) + CELL(0.000 ns) = 4.181 ns; Loc. = CLKCTRL_G6; Fanout = 155; COMB Node = 'c[1]~clkctrl'
                Info: 5: + IC(0.883 ns) + CELL(0.606 ns) = 5.670 ns; Loc. = FF_X16_Y20_N5; Fanout = 6; REG Node = 'AduC842:AduC|port_aduc_afalina:inst8|lpm_counter:144|cntr_odj:auto_generated|counter_reg_bit[2]'
                Info: Total cell delay = 1.442 ns ( 25.43 % )
                Info: Total interconnect delay = 4.228 ns ( 74.57 % )
        Info: - Micro clock to output delay of source is 0.230 ns
        Info: + Micro hold delay of destination is 0.220 ns
Warning: Can't achieve minimum setup and hold requirement PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3] along 24 path(s). See Report window for details.
Info: Minimum slack time is 502 ps for clock "CLK_6" between source register "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][8]" and destination memory "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_nap3:auto_generated|ram_block1a8~porta_datain_reg0"
    Info: + Shortest register to memory delay is 0.878 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X14_Y8_N9; Fanout = 1; REG Node = 'sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][8]'
        Info: 2: + IC(0.796 ns) + CELL(0.082 ns) = 0.878 ns; Loc. = M9K_X15_Y8_N0; Fanout = 0; MEM Node = 'sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_nap3:auto_generated|ram_block1a8~porta_datain_reg0'
        Info: Total cell delay = 0.082 ns ( 9.34 % )
        Info: Total interconnect delay = 0.796 ns ( 90.66 % )
    Info: - Smallest register to memory requirement is 0.376 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is 0.000 ns
                Info: Clock period of Destination clock "CLK_6" is 17.458 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "CLK_6" is 17.458 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 0.386 ns
            Info: + Longest clock path from clock "CLK_6" to destination memory is 2.988 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_M15; Fanout = 1; CLK Node = 'CLK_6'
                Info: 2: + IC(0.000 ns) + CELL(0.918 ns) = 0.918 ns; Loc. = IOIBUF_X34_Y12_N15; Fanout = 3; COMB Node = 'CLK_6~input'
                Info: 3: + IC(0.201 ns) + CELL(0.000 ns) = 1.119 ns; Loc. = CLKCTRL_G9; Fanout = 299; COMB Node = 'CLK_6~inputclkctrl'
                Info: 4: + IC(0.876 ns) + CELL(0.993 ns) = 2.988 ns; Loc. = M9K_X15_Y8_N0; Fanout = 0; MEM Node = 'sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_nap3:auto_generated|ram_block1a8~porta_datain_reg0'
                Info: Total cell delay = 1.911 ns ( 63.96 % )
                Info: Total interconnect delay = 1.077 ns ( 36.04 % )
            Info: - Shortest clock path from clock "CLK_6" to source register is 2.602 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_M15; Fanout = 1; CLK Node = 'CLK_6'
                Info: 2: + IC(0.000 ns) + CELL(0.918 ns) = 0.918 ns; Loc. = IOIBUF_X34_Y12_N15; Fanout = 3; COMB Node = 'CLK_6~input'
                Info: 3: + IC(0.201 ns) + CELL(0.000 ns) = 1.119 ns; Loc. = CLKCTRL_G9; Fanout = 299; COMB Node = 'CLK_6~inputclkctrl'
                Info: 4: + IC(0.877 ns) + CELL(0.606 ns) = 2.602 ns; Loc. = FF_X14_Y8_N9; Fanout = 1; REG Node = 'sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][8]'
                Info: Total cell delay = 1.524 ns ( 58.57 % )
                Info: Total interconnect delay = 1.078 ns ( 41.43 % )
        Info: - Micro clock to output delay of source is 0.230 ns
        Info: + Micro hold delay of destination is 0.220 ns
Info: tsu for memory "AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|RAM2PORT:inst2|altsyncram:altsyncram_component|altsyncram_9vl1:auto_generated|ram_block1a0~porta_datain_reg0" (data pin = "MPU_A[4]", clock pin = "CLK_6") is 6.795 ns
    Info: + Longest pin to memory delay is 9.697 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_E6; Fanout = 1; PIN Node = 'MPU_A[4]'
        Info: 2: + IC(0.000 ns) + CELL(0.877 ns) = 0.877 ns; Loc. = IOIBUF_X7_Y24_N8; Fanout = 6; COMB Node = 'MPU_A[4]~input'
        Info: 3: + IC(3.750 ns) + CELL(0.413 ns) = 5.040 ns; Loc. = LCCOMB_X14_Y20_N26; Fanout = 12; COMB Node = 'AduC842:AduC|port_aduc_afalina:inst8|lpm_decode:3|decode_kbf:auto_generated|w_anode44w[3]~30'
        Info: 4: + IC(1.150 ns) + CELL(0.284 ns) = 6.474 ns; Loc. = LCCOMB_X17_Y22_N28; Fanout = 2; COMB Node = 'AduC842:AduC|inst77~74'
        Info: 5: + IC(1.129 ns) + CELL(0.358 ns) = 7.961 ns; Loc. = LCCOMB_X18_Y20_N30; Fanout = 17; COMB Node = 'AduC842:AduC|inst77~76'
        Info: 6: + IC(0.661 ns) + CELL(1.075 ns) = 9.697 ns; Loc. = M9K_X15_Y19_N0; Fanout = 0; MEM Node = 'AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|RAM2PORT:inst2|altsyncram:altsyncram_component|altsyncram_9vl1:auto_generated|ram_block1a0~porta_datain_reg0'
        Info: Total cell delay = 3.007 ns ( 31.01 % )
        Info: Total interconnect delay = 6.690 ns ( 68.99 % )
    Info: + Micro setup delay of destination is -0.057 ns
    Info: - Offset between input clock "CLK_6" and output clock "PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3]" is -3.218 ns
    Info: - Shortest clock path from clock "PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3]" to destination memory is 6.063 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_2; Fanout = 1; CLK Node = 'PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3]'
        Info: 2: + IC(2.100 ns) + CELL(0.000 ns) = 2.100 ns; Loc. = CLKCTRL_G8; Fanout = 35; COMB Node = 'PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3]~clkctrl'
        Info: 3: + IC(0.867 ns) + CELL(0.836 ns) = 3.803 ns; Loc. = FF_X33_Y12_N5; Fanout = 4; REG Node = 'c[1]'
        Info: 4: + IC(0.378 ns) + CELL(0.000 ns) = 4.181 ns; Loc. = CLKCTRL_G6; Fanout = 155; COMB Node = 'c[1]~clkctrl'
        Info: 5: + IC(0.889 ns) + CELL(0.993 ns) = 6.063 ns; Loc. = M9K_X15_Y19_N0; Fanout = 0; MEM Node = 'AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|RAM2PORT:inst2|altsyncram:altsyncram_component|altsyncram_9vl1:auto_generated|ram_block1a0~porta_datain_reg0'
        Info: Total cell delay = 1.829 ns ( 30.17 % )
        Info: Total interconnect delay = 4.234 ns ( 69.83 % )
Info: tco from clock "CLK_6" to destination pin "MPU_D[7]" through register "AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|23" is 17.996 ns
    Info: + Offset between input clock "CLK_6" and output clock "PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3]" is -3.218 ns
    Info: + Longest clock path from clock "PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3]" to source register is 12.625 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_2; Fanout = 1; CLK Node = 'PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3]'
        Info: 2: + IC(2.100 ns) + CELL(0.000 ns) = 2.100 ns; Loc. = CLKCTRL_G8; Fanout = 35; COMB Node = 'PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3]~clkctrl'
        Info: 3: + IC(0.867 ns) + CELL(0.836 ns) = 3.803 ns; Loc. = FF_X33_Y12_N5; Fanout = 4; REG Node = 'c[1]'
        Info: 4: + IC(2.030 ns) + CELL(0.836 ns) = 6.669 ns; Loc. = FF_X8_Y17_N15; Fanout = 3; REG Node = 'AduC842:AduC|me_108_rs485_top_all:inst4|38'
        Info: 5: + IC(0.536 ns) + CELL(0.836 ns) = 8.041 ns; Loc. = FF_X9_Y17_N11; Fanout = 2; REG Node = 'AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|lpm_counter:17|cntr_muh:auto_generated|counter_reg_bit[5]'
        Info: 6: + IC(0.812 ns) + CELL(0.836 ns) = 9.689 ns; Loc. = FF_X8_Y19_N9; Fanout = 10; REG Node = 'AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|87'
        Info: 7: + IC(1.443 ns) + CELL(0.000 ns) = 11.132 ns; Loc. = CLKCTRL_G3; Fanout = 51; COMB Node = 'AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|87~clkctrl'
        Info: 8: + IC(0.887 ns) + CELL(0.606 ns) = 12.625 ns; Loc. = FF_X13_Y19_N7; Fanout = 7; REG Node = 'AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|23'
        Info: Total cell delay = 3.950 ns ( 31.29 % )
        Info: Total interconnect delay = 8.675 ns ( 68.71 % )
    Info: + Micro clock to output delay of source is 0.230 ns
    Info: + Longest register to pin delay is 8.359 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X13_Y19_N7; Fanout = 7; REG Node = 'AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|23'
        Info: 2: + IC(0.597 ns) + CELL(0.433 ns) = 1.030 ns; Loc. = LCCOMB_X12_Y19_N26; Fanout = 1; COMB Node = 'AduC842:AduC|me_108_rs485_top_all:inst4|tr_me_108_string:78|77'
        Info: 3: + IC(0.731 ns) + CELL(0.154 ns) = 1.915 ns; Loc. = LCCOMB_X13_Y20_N12; Fanout = 1; COMB Node = 'AduC842:AduC|me_108_rs485_top_all:inst4|busmux:135|lpm_mux:$00000|mux_5qc:auto_generated|result_node[7]~213'
        Info: 4: + IC(0.275 ns) + CELL(0.413 ns) = 2.603 ns; Loc. = LCCOMB_X13_Y20_N22; Fanout = 1; COMB Node = 'AduC842:AduC|me_108_rs485_top_all:inst4|busmux:135|lpm_mux:$00000|mux_5qc:auto_generated|result_node[7]~214'
        Info: 5: + IC(0.269 ns) + CELL(0.284 ns) = 3.156 ns; Loc. = LCCOMB_X13_Y20_N2; Fanout = 1; COMB Node = 'AduC842:AduC|MUX32:inst26|lpm_mux:2|mux_src:auto_generated|w_result2137w~874'
        Info: 6: + IC(0.978 ns) + CELL(0.354 ns) = 4.488 ns; Loc. = LCCOMB_X17_Y21_N20; Fanout = 1; COMB Node = 'AduC842:AduC|MUX32:inst26|lpm_mux:2|mux_src:auto_generated|w_result2137w~875'
        Info: 7: + IC(0.265 ns) + CELL(0.398 ns) = 5.151 ns; Loc. = LCCOMB_X17_Y21_N4; Fanout = 1; COMB Node = 'AduC842:AduC|MUX32:inst26|lpm_mux:2|mux_src:auto_generated|result_node[7]~3228'
        Info: 8: + IC(1.185 ns) + CELL(2.023 ns) = 8.359 ns; Loc. = IOOBUF_X28_Y24_N23; Fanout = 1; COMB Node = 'MPU_D[7]~output'
        Info: 9: + IC(0.000 ns) + CELL(0.000 ns) = 8.359 ns; Loc. = PIN_E10; Fanout = 0; PIN Node = 'MPU_D[7]'
        Info: Total cell delay = 4.059 ns ( 48.56 % )
        Info: Total interconnect delay = 4.300 ns ( 51.44 % )
Info: Longest tpd from source pin "MPU_A[0]" to destination pin "MPU_D[3]" is 13.598 ns
    Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_A5; Fanout = 1; PIN Node = 'MPU_A[0]'
    Info: 2: + IC(0.000 ns) + CELL(0.897 ns) = 0.897 ns; Loc. = IOIBUF_X7_Y24_N15; Fanout = 93; COMB Node = 'MPU_A[0]~input'
    Info: 3: + IC(4.207 ns) + CELL(0.284 ns) = 5.388 ns; Loc. = LCCOMB_X13_Y21_N24; Fanout = 7; COMB Node = 'AduC842:AduC|me_108_rs485_top_all:inst4|busmux:135|lpm_mux:$00000|mux_5qc:auto_generated|result_node[3]~198'
    Info: 4: + IC(0.802 ns) + CELL(0.424 ns) = 6.614 ns; Loc. = LCCOMB_X13_Y18_N30; Fanout = 1; COMB Node = 'AduC842:AduC|me_108_rs485_top_all:inst4|busmux:135|lpm_mux:$00000|mux_5qc:auto_generated|result_node[3]~203'
    Info: 5: + IC(0.371 ns) + CELL(0.154 ns) = 7.139 ns; Loc. = LCCOMB_X13_Y18_N0; Fanout = 1; COMB Node = 'AduC842:AduC|me_108_rs485_top_all:inst4|busmux:135|lpm_mux:$00000|mux_5qc:auto_generated|result_node[3]~204'
    Info: 6: + IC(0.762 ns) + CELL(0.420 ns) = 8.321 ns; Loc. = LCCOMB_X13_Y21_N4; Fanout = 1; COMB Node = 'AduC842:AduC|me_108_rs485_top_all:inst4|busmux:135|lpm_mux:$00000|mux_5qc:auto_generated|result_node[3]~205'
    Info: 7: + IC(0.787 ns) + CELL(0.396 ns) = 9.504 ns; Loc. = LCCOMB_X12_Y20_N16; Fanout = 1; COMB Node = 'AduC842:AduC|MUX32:inst26|lpm_mux:2|mux_src:auto_generated|w_result1017w~818'
    Info: 8: + IC(0.702 ns) + CELL(0.404 ns) = 10.610 ns; Loc. = LCCOMB_X13_Y20_N28; Fanout = 1; COMB Node = 'AduC842:AduC|MUX32:inst26|lpm_mux:2|mux_src:auto_generated|result_node[3]~3216'
    Info: 9: + IC(0.872 ns) + CELL(2.116 ns) = 13.598 ns; Loc. = IOOBUF_X16_Y24_N16; Fanout = 1; COMB Node = 'MPU_D[3]~output'
    Info: 10: + IC(0.000 ns) + CELL(0.000 ns) = 13.598 ns; Loc. = PIN_A8; Fanout = 0; PIN Node = 'MPU_D[3]'
    Info: Total cell delay = 5.095 ns ( 37.47 % )
    Info: Total interconnect delay = 8.503 ns ( 62.53 % )
Info: th for register "AduC842:AduC|me_108_rs485_top_all:inst4|rec_byte_me_108:90|22" (data pin = "RS485_RXD", clock pin = "CLK_6") is 2.808 ns
    Info: + Offset between input clock "CLK_6" and output clock "PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3]" is -3.218 ns
    Info: + Longest clock path from clock "PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3]" to destination register is 11.176 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_2; Fanout = 1; CLK Node = 'PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3]'
        Info: 2: + IC(2.100 ns) + CELL(0.000 ns) = 2.100 ns; Loc. = CLKCTRL_G8; Fanout = 35; COMB Node = 'PLL_TV1:PLL_AFAL|altpll:altpll_component|PLL_TV1_altpll:auto_generated|wire_pll1_clk[3]~clkctrl'
        Info: 3: + IC(0.867 ns) + CELL(0.836 ns) = 3.803 ns; Loc. = FF_X33_Y12_N5; Fanout = 4; REG Node = 'c[1]'
        Info: 4: + IC(2.030 ns) + CELL(0.836 ns) = 6.669 ns; Loc. = FF_X8_Y17_N15; Fanout = 3; REG Node = 'AduC842:AduC|me_108_rs485_top_all:inst4|38'
        Info: 5: + IC(0.681 ns) + CELL(0.836 ns) = 8.186 ns; Loc. = FF_X11_Y17_N9; Fanout = 8; REG Node = 'AduC842:AduC|me_108_rs485_top_all:inst4|rec_byte_me_108:90|lpm_counter:66|cntr_oah:auto_generated|counter_reg_bit[2]'
        Info: 6: + IC(1.495 ns) + CELL(0.000 ns) = 9.681 ns; Loc. = CLKCTRL_G0; Fanout = 121; COMB Node = 'AduC842:AduC|me_108_rs485_top_all:inst4|rec_byte_me_108:90|lpm_counter:66|cntr_oah:auto_generated|counter_reg_bit[2]~clkctrl'
        Info: 7: + IC(0.889 ns) + CELL(0.606 ns) = 11.176 ns; Loc. = FF_X9_Y19_N25; Fanout = 13; REG Node = 'AduC842:AduC|me_108_rs485_top_all:inst4|rec_byte_me_108:90|22'
        Info: Total cell delay = 3.114 ns ( 27.86 % )
        Info: Total interconnect delay = 8.062 ns ( 72.14 % )
    Info: + Micro hold delay of destination is 0.184 ns
    Info: - Shortest pin to register delay is 5.334 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_E5; Fanout = 1; PIN Node = 'RS485_RXD'
        Info: 2: + IC(0.000 ns) + CELL(0.878 ns) = 0.878 ns; Loc. = IOIBUF_X0_Y23_N8; Fanout = 1; COMB Node = 'RS485_RXD~input'
        Info: 3: + IC(3.543 ns) + CELL(0.438 ns) = 4.859 ns; Loc. = LCCOMB_X9_Y19_N18; Fanout = 1; COMB Node = 'AduC842:AduC|me_108_rs485_top_all:inst4|21mux:73|5~115'
        Info: 4: + IC(0.218 ns) + CELL(0.154 ns) = 5.231 ns; Loc. = LCCOMB_X9_Y19_N24; Fanout = 14; COMB Node = 'AduC842:AduC|me_108_rs485_top_all:inst4|21mux:73|5~116'
        Info: 5: + IC(0.000 ns) + CELL(0.103 ns) = 5.334 ns; Loc. = FF_X9_Y19_N25; Fanout = 13; REG Node = 'AduC842:AduC|me_108_rs485_top_all:inst4|rec_byte_me_108:90|22'
        Info: Total cell delay = 1.573 ns ( 29.49 % )
        Info: Total interconnect delay = 3.761 ns ( 70.51 % )
Critical Warning: Timing requirements for slow timing model timing analysis were not met. See Report window for details.
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 15 warnings
    Info: Allocated 160 megabytes of memory during processing
    Info: Processing ended: Fri Jan 30 14:33:08 2009
    Info: Elapsed time: 00:00:07


