Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,50
design__inferred_latch__count,0
design__instance__count,2341
design__instance__area,35515.1
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_fanout_violation__count__corner:nom_fast_1p32V_m40C,1
design__max_cap_violation__count__corner:nom_fast_1p32V_m40C,0
power__internal__total,0.0001966406562132761
power__switching__total,0.0002137153351213783
power__leakage__total,0.000001798840457922779
power__total,0.00041215482633560896
clock__skew__worst_hold__corner:nom_fast_1p32V_m40C,-0.2506905309852708
clock__skew__worst_setup__corner:nom_fast_1p32V_m40C,0.2503677891428845
timing__hold__ws__corner:nom_fast_1p32V_m40C,0.11024381719555658
timing__setup__ws__corner:nom_fast_1p32V_m40C,5.5024724112346135
timing__hold__tns__corner:nom_fast_1p32V_m40C,0.0
timing__setup__tns__corner:nom_fast_1p32V_m40C,0.0
timing__hold__wns__corner:nom_fast_1p32V_m40C,0
timing__setup__wns__corner:nom_fast_1p32V_m40C,0.0
timing__hold_vio__count__corner:nom_fast_1p32V_m40C,0
timing__hold_r2r__ws__corner:nom_fast_1p32V_m40C,0.110244
timing__hold_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_r2r__ws__corner:nom_fast_1p32V_m40C,19.015305
timing__setup_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
design__max_slew_violation__count__corner:nom_slow_1p08V_125C,0
design__max_fanout_violation__count__corner:nom_slow_1p08V_125C,1
design__max_cap_violation__count__corner:nom_slow_1p08V_125C,0
clock__skew__worst_hold__corner:nom_slow_1p08V_125C,-0.25082966968976705
clock__skew__worst_setup__corner:nom_slow_1p08V_125C,0.25033806292055943
timing__hold__ws__corner:nom_slow_1p08V_125C,0.6118992707943945
timing__setup__ws__corner:nom_slow_1p08V_125C,5.148314809076607
timing__hold__tns__corner:nom_slow_1p08V_125C,0.0
timing__setup__tns__corner:nom_slow_1p08V_125C,0.0
timing__hold__wns__corner:nom_slow_1p08V_125C,0
timing__setup__wns__corner:nom_slow_1p08V_125C,0.0
timing__hold_vio__count__corner:nom_slow_1p08V_125C,0
timing__hold_r2r__ws__corner:nom_slow_1p08V_125C,0.611899
timing__hold_r2r_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_r2r__ws__corner:nom_slow_1p08V_125C,17.989134
timing__setup_r2r_vio__count__corner:nom_slow_1p08V_125C,0
design__max_slew_violation__count__corner:nom_typ_1p20V_25C,0
design__max_fanout_violation__count__corner:nom_typ_1p20V_25C,1
design__max_cap_violation__count__corner:nom_typ_1p20V_25C,0
clock__skew__worst_hold__corner:nom_typ_1p20V_25C,-0.2507184808507062
clock__skew__worst_setup__corner:nom_typ_1p20V_25C,0.25035163539741934
timing__hold__ws__corner:nom_typ_1p20V_25C,0.2911992951415862
timing__setup__ws__corner:nom_typ_1p20V_25C,5.376518937796312
timing__hold__tns__corner:nom_typ_1p20V_25C,0.0
timing__setup__tns__corner:nom_typ_1p20V_25C,0.0
timing__hold__wns__corner:nom_typ_1p20V_25C,0
timing__setup__wns__corner:nom_typ_1p20V_25C,0.0
timing__hold_vio__count__corner:nom_typ_1p20V_25C,0
timing__hold_r2r__ws__corner:nom_typ_1p20V_25C,0.291199
timing__hold_r2r_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_r2r__ws__corner:nom_typ_1p20V_25C,18.644970
timing__setup_r2r_vio__count__corner:nom_typ_1p20V_25C,0
design__max_slew_violation__count,0
design__max_fanout_violation__count,1
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.2506905309852708
clock__skew__worst_setup,0.25033806292055943
timing__hold__ws,0.11024381719555658
timing__setup__ws,5.148314809076607
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.110244
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,17.989134
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 202.08 313.74
design__core__bbox,2.88 3.78 199.2 309.96
design__io,45
design__die__area,63400.6
design__core__area,60109.3
design__instance__count__stdcell,2341
design__instance__area__stdcell,35515.1
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__count__padcells,0
design__instance__area__padcells,0
design__instance__count__cover,0
design__instance__area__cover,0
design__instance__utilization,0.590842
design__instance__utilization__stdcell,0.590842
design__rows,81
design__rows:CoreSite,81
design__sites,33129
design__sites:CoreSite,33129
design__instance__count__class:buffer,16
design__instance__area__class:buffer,130.637
design__instance__count__class:inverter,92
design__instance__area__class:inverter,518.918
design__instance__count__class:sequential_cell,278
design__instance__area__class:sequential_cell,13114.5
design__instance__count__class:multi_input_combinational_cell,1688
design__instance__area__class:multi_input_combinational_cell,18786.3
flow__warnings__count,1
flow__errors__count,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
design__instance__count__class:timing_repair_buffer,261
design__instance__area__class:timing_repair_buffer,2910.3
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,68577.6
design__violations,0
design__instance__count__class:clock_buffer,6
design__instance__area__class:clock_buffer,54.432
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,12
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
antenna_diodes_count,0
route__net,2638
route__net__special,2
route__drc_errors__iter:0,1428
route__wirelength__iter:0,76974
route__drc_errors__iter:1,755
route__wirelength__iter:1,76275
route__drc_errors__iter:2,730
route__wirelength__iter:2,76102
route__drc_errors__iter:3,165
route__wirelength__iter:3,75808
route__drc_errors__iter:4,86
route__wirelength__iter:4,75836
route__drc_errors__iter:5,38
route__wirelength__iter:5,75816
route__drc_errors__iter:6,24
route__wirelength__iter:6,75812
route__drc_errors__iter:7,22
route__wirelength__iter:7,75810
route__drc_errors__iter:8,18
route__wirelength__iter:8,75814
route__drc_errors__iter:9,0
route__wirelength__iter:9,75806
route__drc_errors,0
route__wirelength,75806
route__vias,16575
route__vias__singlecut,16575
route__vias__multicut,0
design__disconnected_pin__count,1
design__critical_disconnected_pin__count,0
route__wirelength__max,425.32
timing__unannotated_net__count__corner:nom_fast_1p32V_m40C,119
timing__unannotated_net_filtered__count__corner:nom_fast_1p32V_m40C,0
timing__unannotated_net__count__corner:nom_slow_1p08V_125C,119
timing__unannotated_net_filtered__count__corner:nom_slow_1p08V_125C,0
timing__unannotated_net__count__corner:nom_typ_1p20V_25C,119
timing__unannotated_net_filtered__count__corner:nom_typ_1p20V_25C,0
timing__unannotated_net__count,119
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_typ_1p20V_25C,1.19999
design_powergrid__drop__average__net:VPWR__corner:nom_typ_1p20V_25C,1.2
design_powergrid__drop__worst__net:VPWR__corner:nom_typ_1p20V_25C,0.0000074425
design_powergrid__voltage__worst__net:VGND__corner:nom_typ_1p20V_25C,0.00000695759
design_powergrid__drop__average__net:VGND__corner:nom_typ_1p20V_25C,0.00000240074
design_powergrid__drop__worst__net:VGND__corner:nom_typ_1p20V_25C,0.00000695759
design_powergrid__voltage__worst,0.00000695759
design_powergrid__voltage__worst__net:VPWR,1.19999
design_powergrid__drop__worst,0.0000074425
design_powergrid__drop__worst__net:VPWR,0.0000074425
design_powergrid__voltage__worst__net:VGND,0.00000695759
design_powergrid__drop__worst__net:VGND,0.00000695759
ir__voltage__worst,1.1999999999999999555910790149937383830547332763671875
ir__drop__avg,0.00000252999999999999991727645844152849718966535874642431735992431640625
ir__drop__worst,0.00000743999999999999991743583616088386634146445430815219879150390625
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
