verilog work "module_1.v"
verilog work "top.v"
