--
-- Definition of a single port ROM for KCPSM program defined by 2038_example_11.ind_spaces.short_inst.asm.psm
-- and assmbled using KCPSM assembler.
--
-- Standard IEEE libraries
--
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_ARITH.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;
--
-- The Unisim Library is used to define Xilinx primitives. It is also used during
-- simulation. The source can be viewed at %XILINX%\vhdl\src\unisims\unisim_VCOMP.vhd
--
library unisim;
use unisim.vcomponents.all;
--
--
entity 2038_example_11.ind_spaces.short_inst.asm is
    Port (      address : in std_logic_vector(7 downto 0);
            instruction : out std_logic_vector(15 downto 0);
                    clk : in std_logic);
    end 2038_example_11.ind_spaces.short_inst.asm;
--
architecture low_level_definition of 2038_example_11.ind_spaces.short_inst.asm is
--
-- Attributes to define ROM contents during implementation synthesis.
-- The information is repeated in the generic map for functional simulation
--
attribute INIT_00 : string;
attribute INIT_01 : string;
attribute INIT_02 : string;
attribute INIT_03 : string;
attribute INIT_04 : string;
attribute INIT_05 : string;
attribute INIT_06 : string;
attribute INIT_07 : string;
attribute INIT_08 : string;
attribute INIT_09 : string;
attribute INIT_0A : string;
attribute INIT_0B : string;
attribute INIT_0C : string;
attribute INIT_0D : string;
attribute INIT_0E : string;
attribute INIT_0F : string;
--
-- Attributes to define ROM contents during implementation synthesis.
--
attribute INIT_00 of ram_256_x_16 : label is  "00A0000000900000000000000001000060C60000400200005006000001010000";
attribute INIT_01 of ram_256_x_16 : label is  "C0200000000000005C1400005C1500005C16000000FF00000203000000B00000";
attribute INIT_02 of ram_256_x_16 : label is  "0088000000040000010B00000108000000800000010400004027000080200000";
attribute INIT_03 of ram_256_x_16 : label is  "011000000088000001040000503500000180000080010000503D000050370000";
attribute INIT_04 of ram_256_x_16 : label is  "60A60000504600000198000001040000404E000080100000C010000000000000";
attribute INIT_05 of ram_256_x_16 : label is  "0098000001040000505700000190000080010000505F00005059000000980000";
attribute INIT_06 of ram_256_x_16 : label is  "5068000001A80000010400004070000080100000C01000000000000001200000";
attribute INIT_07 of ram_256_x_16 : label is  "010400005079000001A000008001000050810000507B000000A8000060A60000";
attribute INIT_08 of ram_256_x_16 : label is  "80010000509400005091000000B0000000040000010B00000130000000A80000";
attribute INIT_09 of ram_256_x_16 : label is  "01B000008001000050A20000509F000000B8000060A60000508F000001A80000";
attribute INIT_0A of ram_256_x_16 : label is  "0140000058AF00004000000001010000000000004013000060A60000509D0000";
attribute INIT_0B of ram_256_x_16 : label is  "4000000040BA0000000200004000000040B400000004000040B0000040000000";
attribute INIT_0C of ram_256_x_16 : label is  "60BA000060BA000060BA000060BA000060C00000400000000F20000060BA0000";
attribute INIT_0D of ram_256_x_16 : label is  "0F7400000F7500000F41000060BA000060BA000060BA000060BA000060BA0000";
attribute INIT_0E of ram_256_x_16 : label is  "0F7400000F6300000F41000060BA000060BA000060BA000060C300000F6F0000";
attribute INIT_0F of ram_256_x_16 : label is  "40C000000F4B00000F4F00004000000060C000000F6500000F7600000F690000";
--
begin
--
  --Instantiate the Xilinx primitive for a block RAM
  ram_256_x_16: RAMB4_S16
  --translate_off
  --INIT values repeated to define contents for functional simulation
  generic map (INIT_00 => X"00A0000000900000000000000001000060C60000400200005006000001010000",
               INIT_01 => X"C0200000000000005C1400005C1500005C16000000FF00000203000000B00000",
               INIT_02 => X"0088000000040000010B00000108000000800000010400004027000080200000",
               INIT_03 => X"011000000088000001040000503500000180000080010000503D000050370000",
               INIT_04 => X"60A60000504600000198000001040000404E000080100000C010000000000000",
               INIT_05 => X"0098000001040000505700000190000080010000505F00005059000000980000",
               INIT_06 => X"5068000001A80000010400004070000080100000C01000000000000001200000",
               INIT_07 => X"010400005079000001A000008001000050810000507B000000A8000060A60000",
               INIT_08 => X"80010000509400005091000000B0000000040000010B00000130000000A80000",
               INIT_09 => X"01B000008001000050A20000509F000000B8000060A60000508F000001A80000",
               INIT_0A => X"0140000058AF00004000000001010000000000004013000060A60000509D0000",
               INIT_0B => X"4000000040BA0000000200004000000040B400000004000040B0000040000000",
               INIT_0C => X"60BA000060BA000060BA000060BA000060C00000400000000F20000060BA0000",
               INIT_0D => X"0F7400000F7500000F41000060BA000060BA000060BA000060BA000060BA0000",
               INIT_0E => X"0F7400000F6300000F41000060BA000060BA000060BA000060C300000F6F0000",
               INIT_0F => X"40C000000F4B00000F4F00004000000060C000000F6500000F7600000F690000",
  --translate_on
  port map(    DI => "0000000000000000",
               EN => '1',
               WE => '0',
              RST => '0',
              CLK => clk,
             ADDR => address,
               DO => instruction(15 downto 0));
--
end low_level_definition;
--
------------------------------------------------------------------------------------
--
-- END OF FILE 2038_example_11.ind_spaces.short_inst.asm.vhd
--
------------------------------------------------------------------------------------

