# Makefile for 'school' executable

# Variables
CC = gcc
SRC = main.c school.c
OBJ = $(SRC:.c=.o)
NAME = school

# Rule: all
all: $(NAME)

# Rule to build 'school' executable
$(NAME): $(OBJ)
	$(CC) -o $(NAME) $(OBJ)

# Rule to compile .c files to .o files
%.O: %.c
	$(CC) -c $< -O $@
