$date
	Sun Sep 08 15:57:05 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module mux_2to1_tb $end
$var wire 1 ! out $end
$var reg 2 " in [1:0] $end
$var reg 1 # s $end
$scope module mux $end
$var wire 2 $ i [1:0] $end
$var wire 1 ! out $end
$var wire 1 # s $end
$var wire 2 % temp [1:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 %
b0 $
0#
b0 "
0!
$end
#10
1#
#20
1!
b1 %
0#
b1 "
b1 $
#30
0!
b0 %
1#
#40
0#
b10 "
b10 $
#50
1!
b10 %
1#
#60
b1 %
0#
b11 "
b11 $
#70
b10 %
1#
