git clone --depth 1 --no-tags https://github.com/mattvenn/mph-tristate-test.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/328735520
git clone --depth 1 --no-tags https://github.com/maded2/68000.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/326841223
git clone --depth 1 --no-tags https://github.com/yasir-javed/bram_xilinxise.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/322203420
git clone --depth 1 --no-tags https://github.com/ombhilare999/Seven-Segment-with-Tang-Primer-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/326263099
git clone --depth 1 --no-tags https://github.com/kutukvpavel/ISA_POST_card.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/328318243
git clone --depth 1 --no-tags https://github.com/JiaxuanCai/IntegratedHardwareDesign.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/323280904
git clone --depth 1 --no-tags https://github.com/samidhm/DSP_Slice.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/329566090
git clone --depth 1 --no-tags https://github.com/Iteratorlittle/myCPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/330118158
git clone --depth 1 --no-tags https://github.com/sinamna/AUT-LC-Lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/328323938
git clone --depth 1 --no-tags https://github.com/RBahrami/FIR-Filter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/328376507
git clone --depth 1 --no-tags https://github.com/RuyiZhou0622/HDLBits_Solutions.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/327109997
git clone --depth 1 --no-tags https://github.com/bunnyverma29/verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/330764751
git clone --depth 1 --no-tags https://github.com/yuanb/laser310_64k.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/324908529
git clone --depth 1 --no-tags https://github.com/mirceanton/VHDL-Decryption.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/324029592
git clone --depth 1 --no-tags https://github.com/MiSTer-devel/Arcade-QBert_MiSTer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/326196592
git clone --depth 1 --no-tags https://github.com/masc-ucsc/livehd_regression.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/328000972
git clone --depth 1 --no-tags https://github.com/SyrexMinus/Combinational_lock_code.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/328633263
git clone --depth 1 --no-tags https://github.com/shibo-chen/SE-prototype.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/323137306
git clone --depth 1 --no-tags https://github.com/ehsanyousefzadehasl/MBC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/327462679
git clone --depth 1 --no-tags https://github.com/H874589148/Basic-Experiment-of-Microelectronics.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/326710506
git clone --depth 1 --no-tags https://github.com/Mike-Rush/mp3_decoder_01.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/325916180
git clone --depth 1 --no-tags https://github.com/amirhnajafiz-university/S3LC02.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/327267847
git clone --depth 1 --no-tags https://github.com/Bankee-256/CQU_MIPS32.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/330948360
git clone --depth 1 --no-tags https://github.com/hjzboss/mipscpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/327602340
git clone --depth 1 --no-tags https://github.com/miyakelp/FPGA_MNIST_RandomForest.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/322305301
git clone --depth 1 --no-tags https://github.com/jotego/jtsdram.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/326787795
git clone --depth 1 --no-tags https://github.com/cyan333/2020CIM_FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/326804224
git clone --depth 1 --no-tags https://github.com/nguyenhong-hoa/IEEE754-FPCalculator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/326734668
git clone --depth 1 --no-tags https://github.com/songzhishuo/Step_verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/330142806
git clone --depth 1 --no-tags https://github.com/duyhungdao/PCA-Linear-Precoder-on-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/327817607
git clone --depth 1 --no-tags https://github.com/FPGA-Systems/spi-mpc3201.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/329597252
git clone --depth 1 --no-tags https://github.com/catherine499/myCPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/325473815
git clone --depth 1 --no-tags https://github.com/armixz/ALU-Design-and-Development.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/329404822
git clone --depth 1 --no-tags https://github.com/sujoyyyy/Computer-Architecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/328105889
git clone --depth 1 --no-tags https://github.com/lawrie/ulx3s_z80_template.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/330925257
git clone --depth 1 --no-tags https://github.com/imarcher/HIT-digital-logic.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/322227113
git clone --depth 1 --no-tags https://github.com/suoglu/IR-Transreceiver.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/330732285
git clone --depth 1 --no-tags https://github.com/Harshitha172000/IMPLEMENTATION-OF-I2C-AND-SPI-PROTOCOLS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/323871632
git clone --depth 1 --no-tags https://github.com/kuashio/conways-game-of-life.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/322473012
git clone --depth 1 --no-tags https://github.com/hit-zblv/iCryptoLab_FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/323020476
git clone --depth 1 --no-tags https://github.com/nikhil-feb/Digital-Design-and-Computer-Architecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/326211300
git clone --depth 1 --no-tags https://github.com/nietzhuang/2014-CIC-Contest---Serial-Transmitter-and-Data-Arrange-Controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/329919370
git clone --depth 1 --no-tags https://github.com/Kyp069/zx48.sidi.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/322888799
git clone --depth 1 --no-tags https://github.com/Kenchu123/Computer_Architecture_Final.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/323632521
git clone --depth 1 --no-tags https://github.com/18520381/Floating_Point_ALU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/324063779
git clone --depth 1 --no-tags https://github.com/andydo111/moded-systolic.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/328003163
git clone --depth 1 --no-tags https://github.com/Mike-Rush/mp3_decoder_reliable.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/325923279
git clone --depth 1 --no-tags https://github.com/shalan/Caravel_N5_SoC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/324978167
git clone --depth 1 --no-tags https://github.com/Hrier/RISC-V_pipeline.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/323245573
git clone --depth 1 --no-tags https://github.com/liuzikai/ECE411-RV32I-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/328656804
git clone --depth 1 --no-tags https://github.com/riscygeek/eater-8bit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/327760960
git clone --depth 1 --no-tags https://github.com/lkpengcs/CS207_Project_AutomaticSellingMachine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/328283687
git clone --depth 1 --no-tags https://github.com/shalan/Caravel_Plus.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/325629461
git clone --depth 1 --no-tags https://github.com/nietzhuang/2013-CIC-Contest---Frequency-Analysis-System.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/325952602
git clone --depth 1 --no-tags https://github.com/asfdzxcv/verilog_ele-organ.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/326714130
git clone --depth 1 --no-tags https://github.com/2bWant2b/HDU_DC_Student_Want.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/323017398
git clone --depth 1 --no-tags https://github.com/DA21S321D/led-matrix-fan.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/322206066
git clone --depth 1 --no-tags https://github.com/virobot/5-stage-Pipelined-CPU-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/328284567
git clone --depth 1 --no-tags https://github.com/nouraan-ahmed/PCI_Target_Device.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/328971690
git clone --depth 1 --no-tags https://github.com/liu-hz18/TrivialRISCV-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/328186291
git clone --depth 1 --no-tags https://github.com/kainthpr/linuxcnc_fpga_controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/323219925
git clone --depth 1 --no-tags https://github.com/Komeiji-Green/Elevator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/330360783
git clone --depth 1 --no-tags https://github.com/nguyenhong-hoa/WatchdogTimer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/326752437
git clone --depth 1 --no-tags https://github.com/pyoumg/comsil2_hw.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/327189428
git clone --depth 1 --no-tags https://github.com/SoCFPGA-learning/SoCKit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/326501340
git clone --depth 1 --no-tags https://github.com/duixiaoji/mutil-cycle-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/328177213
git clone --depth 1 --no-tags https://github.com/riscygeek/rv32-cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/327601027
git clone --depth 1 --no-tags https://github.com/Salmasherif33/PCI-Target-Device.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/329756022
git clone --depth 1 --no-tags https://github.com/flo-schuster/sdram-controller-quartusPrime.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/325120512
git clone --depth 1 --no-tags https://github.com/Super-Karl/CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/323783173
git clone --depth 1 --no-tags https://github.com/kutukvpavel/ISABusListener.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/328314167
git clone --depth 1 --no-tags https://github.com/suoglu/HC-SR04.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/330203658
git clone --depth 1 --no-tags https://github.com/MrPenguins/SUSTech-CS202-ComputerOrganization-2021spring.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/330862149
git clone --depth 1 --no-tags https://github.com/fatemedbghi/neural_network_verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/330695199
git clone --depth 1 --no-tags https://github.com/ClubieDong/MIPS-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/324558794
git clone --depth 1 --no-tags https://github.com/wtfuzz/hyperbus.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/323505927
git clone --depth 1 --no-tags https://github.com/Gotg3/ISA_Lab3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/325349627
git clone --depth 1 --no-tags https://github.com/Hesse73/Simple-Implementation-of-Image-Convolution-on-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/324328481
git clone --depth 1 --no-tags https://github.com/Patt-Senior-Design/core-design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/328197057
git clone --depth 1 --no-tags https://github.com/FVGAce/FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/325873831
git clone --depth 1 --no-tags https://github.com/travisg/logic.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/324916196
git clone --depth 1 --no-tags https://github.com/mhomidi/ARM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/324639340
git clone --depth 1 --no-tags https://github.com/neginkheirmand/LogicalCircuits_Lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/323948982
git clone --depth 1 --no-tags https://github.com/alaql89/SARO_benchmarks_CAD4Assurance.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/322979047
git clone --depth 1 --no-tags https://github.com/Glowman554/VirtualAGC-v.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/325096971
git clone --depth 1 --no-tags https://github.com/GradCristi/verilog-prime.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/326770689
git clone --depth 1 --no-tags https://github.com/VrajeshPatel20/Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/322916184
git clone --depth 1 --no-tags https://github.com/pradyumnac26/MISR-Multiple-Input-Signature-Register-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/330126552
git clone --depth 1 --no-tags https://github.com/Salah-M/Depth-First-Search-Finite-State-Machine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/327944927
git clone --depth 1 --no-tags https://github.com/ParimalaS27/Parallel-Prefix-Adder-8bit-UE19CS206-DDCOLab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/327242439
git clone --depth 1 --no-tags https://github.com/cococo2000/myCPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/329924360
git clone --depth 1 --no-tags https://github.com/riasingh12/16-bit-shift-adder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/329729106
git clone --depth 1 --no-tags https://github.com/nr-electronics/FPGA.Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/325042818
git clone --depth 1 --no-tags https://github.com/wh201906/HDLBits.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/325212868
