// Seed: 1248803251
program module_0;
  reg id_1;
  assign id_2 = id_1;
  always if (-1) id_1 <= 1'b0;
endmodule
macromodule module_1 (
    output wand id_0,
    input tri0 id_1,
    output wand id_2,
    input wire id_3,
    input wor id_4,
    input tri0 id_5,
    input supply1 id_6,
    output tri1 id_7
);
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  assign id_2 = id_4;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15
);
  inout wire id_15;
  input wire id_14;
  input wire id_13;
  inout wire id_12;
  input wire id_11;
  inout wire id_10;
  inout wire id_9;
  output wire id_8;
  output wire id_7;
  output wire id_6;
  output wire id_5;
  inout wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_16;
  localparam id_17 = 1'd0;
  module_0 modCall_1 ();
endmodule
