<!DOCTYPE html>
<html><head><title>joekychen/linux » include › linux › amifdreg.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../index.html"></a><h1>amifdreg.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cp">#ifndef _LINUX_AMIFDREG_H</span>
<span class="cp">#define _LINUX_AMIFDREG_H</span>

<span class="cm">/*</span>
<span class="cm">** CIAAPRA bits (read only)</span>
<span class="cm">*/</span>

<span class="cp">#define DSKRDY      (0x1&lt;&lt;5)        </span><span class="cm">/* disk ready when low */</span><span class="cp"></span>
<span class="cp">#define DSKTRACK0   (0x1&lt;&lt;4)        </span><span class="cm">/* head at track zero when low */</span><span class="cp"></span>
<span class="cp">#define DSKPROT     (0x1&lt;&lt;3)        </span><span class="cm">/* disk protected when low */</span><span class="cp"></span>
<span class="cp">#define DSKCHANGE   (0x1&lt;&lt;2)        </span><span class="cm">/* low when disk removed */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm">** CIAAPRB bits (read/write)</span>
<span class="cm">*/</span>

<span class="cp">#define DSKMOTOR    (0x1&lt;&lt;7)        </span><span class="cm">/* motor on when low */</span><span class="cp"></span>
<span class="cp">#define DSKSEL3     (0x1&lt;&lt;6)        </span><span class="cm">/* select drive 3 when low */</span><span class="cp"></span>
<span class="cp">#define DSKSEL2     (0x1&lt;&lt;5)        </span><span class="cm">/* select drive 2 when low */</span><span class="cp"></span>
<span class="cp">#define DSKSEL1     (0x1&lt;&lt;4)        </span><span class="cm">/* select drive 1 when low */</span><span class="cp"></span>
<span class="cp">#define DSKSEL0     (0x1&lt;&lt;3)        </span><span class="cm">/* select drive 0 when low */</span><span class="cp"></span>
<span class="cp">#define DSKSIDE     (0x1&lt;&lt;2)        </span><span class="cm">/* side selection: 0 = upper, 1 = lower */</span><span class="cp"></span>
<span class="cp">#define DSKDIREC    (0x1&lt;&lt;1)        </span><span class="cm">/* step direction: 0=in, 1=out (to trk 0) */</span><span class="cp"></span>
<span class="cp">#define DSKSTEP     (0x1)           </span><span class="cm">/* pulse low to step head 1 track */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm">** DSKBYTR bits (read only)</span>
<span class="cm">*/</span>

<span class="cp">#define DSKBYT      (1&lt;&lt;15)         </span><span class="cm">/* register contains valid byte when set */</span><span class="cp"></span>
<span class="cp">#define DMAON       (1&lt;&lt;14)         </span><span class="cm">/* disk DMA enabled */</span><span class="cp"></span>
<span class="cp">#define DISKWRITE   (1&lt;&lt;13)         </span><span class="cm">/* disk write bit in DSKLEN enabled */</span><span class="cp"></span>
<span class="cp">#define WORDEQUAL   (1&lt;&lt;12)         </span><span class="cm">/* DSKSYNC register match when true */</span><span class="cp"></span>
<span class="cm">/* bits 7-0 are data */</span>

<span class="cm">/*</span>
<span class="cm">** ADKCON/ADKCONR bits</span>
<span class="cm">*/</span>

<span class="cp">#ifndef SETCLR</span>
<span class="cp">#define ADK_SETCLR      (1&lt;&lt;15)     </span><span class="cm">/* control bit */</span><span class="cp"></span>
<span class="cp">#endif</span>
<span class="cp">#define ADK_PRECOMP1    (1&lt;&lt;14)     </span><span class="cm">/* precompensation selection */</span><span class="cp"></span>
<span class="cp">#define ADK_PRECOMP0    (1&lt;&lt;13)     </span><span class="cm">/* 00=none, 01=140ns, 10=280ns, 11=500ns */</span><span class="cp"></span>
<span class="cp">#define ADK_MFMPREC     (1&lt;&lt;12)     </span><span class="cm">/* 0=GCR precomp., 1=MFM precomp. */</span><span class="cp"></span>
<span class="cp">#define ADK_WORDSYNC    (1&lt;&lt;10)     </span><span class="cm">/* enable DSKSYNC auto DMA */</span><span class="cp"></span>
<span class="cp">#define ADK_MSBSYNC     (1&lt;&lt;9)      </span><span class="cm">/* when 1, enable sync on MSbit (for GCR) */</span><span class="cp"></span>
<span class="cp">#define ADK_FAST        (1&lt;&lt;8)      </span><span class="cm">/* bit cell: 0=2us (GCR), 1=1us (MFM) */</span><span class="cp"></span>
 
<span class="cm">/*</span>
<span class="cm">** DSKLEN bits</span>
<span class="cm">*/</span>

<span class="cp">#define DSKLEN_DMAEN    (1&lt;&lt;15)</span>
<span class="cp">#define DSKLEN_WRITE    (1&lt;&lt;14)</span>

<span class="cm">/*</span>
<span class="cm">** INTENA/INTREQ bits</span>
<span class="cm">*/</span>

<span class="cp">#define DSKINDEX    (0x1&lt;&lt;4)        </span><span class="cm">/* DSKINDEX bit */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm">** Misc</span>
<span class="cm">*/</span>
 
<span class="cp">#define MFM_SYNC    0x4489          </span><span class="cm">/* standard MFM sync value */</span><span class="cp"></span>

<span class="cm">/* Values for FD_COMMAND */</span>
<span class="cp">#define FD_RECALIBRATE		0x07	</span><span class="cm">/* move to track 0 */</span><span class="cp"></span>
<span class="cp">#define FD_SEEK			0x0F	</span><span class="cm">/* seek track */</span><span class="cp"></span>
<span class="cp">#define FD_READ			0xE6	</span><span class="cm">/* read with MT, MFM, SKip deleted */</span><span class="cp"></span>
<span class="cp">#define FD_WRITE		0xC5	</span><span class="cm">/* write with MT, MFM */</span><span class="cp"></span>
<span class="cp">#define FD_SENSEI		0x08	</span><span class="cm">/* Sense Interrupt Status */</span><span class="cp"></span>
<span class="cp">#define FD_SPECIFY		0x03	</span><span class="cm">/* specify HUT etc */</span><span class="cp"></span>
<span class="cp">#define FD_FORMAT		0x4D	</span><span class="cm">/* format one track */</span><span class="cp"></span>
<span class="cp">#define FD_VERSION		0x10	</span><span class="cm">/* get version code */</span><span class="cp"></span>
<span class="cp">#define FD_CONFIGURE		0x13	</span><span class="cm">/* configure FIFO operation */</span><span class="cp"></span>
<span class="cp">#define FD_PERPENDICULAR	0x12	</span><span class="cm">/* perpendicular r/w mode */</span><span class="cp"></span>

<span class="cp">#endif </span><span class="cm">/* _LINUX_AMIFDREG_H */</span><span class="cp"></span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:2}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../javascript/docco.min.js"></script>
</html>
