library ieee;
use ieee.std_logic_1164.all;
entity filaRegistradores is
	generic (TAMANHO: integer :=4);
	port (
		d: in std_logic_vector (TAMANHO - 1 downto 0);
		reset, clock, enable : in std_logic;
		q: out std_logic_vector (TAMANHO - 1 downto 0)
	);
	
END filaRegistradores;

architecture filaRegistradoresArch of filaRegistradores is
begin
	process(reset, clock)
	begin
		if reset = '0' then
			q <=  (OTHERS => '0');
		elsif clock'event and clock = '1' then
		   if enable = '1' then
		      q <= d;
		   end if;
		end if;
	end process;
end filaRegistradoresArch;