{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1679169494773 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1679169494774 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar 18 13:58:14 2023 " "Processing started: Sat Mar 18 13:58:14 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1679169494774 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679169494774 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off risk_v_multicycle -c risk_v_multicycle " "Command: quartus_map --read_settings_files=on --write_settings_files=off risk_v_multicycle -c risk_v_multicycle" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679169494774 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "4 " "Parallel compilation is enabled and will use up to 4 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1679169495461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/david/onedrive/documentos/maestria_diseno_electronico/diseno_micros/dm_michel_castillo_risc_v/src/uart_ip.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/david/onedrive/documentos/maestria_diseno_electronico/diseno_micros/dm_michel_castillo_risc_v/src/uart_ip.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_IP " "Found entity 1: uart_IP" {  } { { "../src/uart_IP.v" "" { Text "C:/Users/david/OneDrive/Documentos/Maestria_Diseno_electronico/Diseno_micros/DM_Michel_Castillo_RISC_V/src/uart_IP.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679169507456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679169507456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/david/onedrive/documentos/maestria_diseno_electronico/diseno_micros/dm_michel_castillo_risc_v/src/uart_tx_fsm.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/david/onedrive/documentos/maestria_diseno_electronico/diseno_micros/dm_michel_castillo_risc_v/src/uart_tx_fsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_tx_fsm " "Found entity 1: uart_tx_fsm" {  } { { "../src/uart_tx_fsm.v" "" { Text "C:/Users/david/OneDrive/Documentos/Maestria_Diseno_electronico/Diseno_micros/DM_Michel_Castillo_RISC_V/src/uart_tx_fsm.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679169507459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679169507459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/david/onedrive/documentos/maestria_diseno_electronico/diseno_micros/dm_michel_castillo_risc_v/src/uart_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/david/onedrive/documentos/maestria_diseno_electronico/diseno_micros/dm_michel_castillo_risc_v/src/uart_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_tx " "Found entity 1: uart_tx" {  } { { "../src/uart_tx.v" "" { Text "C:/Users/david/OneDrive/Documentos/Maestria_Diseno_electronico/Diseno_micros/DM_Michel_Castillo_RISC_V/src/uart_tx.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679169507462 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679169507462 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/david/onedrive/documentos/maestria_diseno_electronico/diseno_micros/dm_michel_castillo_risc_v/src/uart_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/david/onedrive/documentos/maestria_diseno_electronico/diseno_micros/dm_michel_castillo_risc_v/src/uart_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 UART_Rx " "Found entity 1: UART_Rx" {  } { { "../src/UART_Rx.v" "" { Text "C:/Users/david/OneDrive/Documentos/Maestria_Diseno_electronico/Diseno_micros/DM_Michel_Castillo_RISC_V/src/UART_Rx.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679169507464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679169507464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/david/onedrive/documentos/maestria_diseno_electronico/diseno_micros/dm_michel_castillo_risc_v/src/uart_full_duplex.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/david/onedrive/documentos/maestria_diseno_electronico/diseno_micros/dm_michel_castillo_risc_v/src/uart_full_duplex.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_full_duplex " "Found entity 1: uart_full_duplex" {  } { { "../src/uart_full_duplex.v" "" { Text "C:/Users/david/OneDrive/Documentos/Maestria_Diseno_electronico/Diseno_micros/DM_Michel_Castillo_RISC_V/src/uart_full_duplex.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679169507466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679169507466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/david/onedrive/documentos/maestria_diseno_electronico/diseno_micros/dm_michel_castillo_risc_v/src/shift_register_r_param.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/david/onedrive/documentos/maestria_diseno_electronico/diseno_micros/dm_michel_castillo_risc_v/src/shift_register_r_param.v" { { "Info" "ISGN_ENTITY_NAME" "1 Shift_Register_R_Param " "Found entity 1: Shift_Register_R_Param" {  } { { "../src/Shift_Register_R_Param.v" "" { Text "C:/Users/david/OneDrive/Documentos/Maestria_Diseno_electronico/Diseno_micros/DM_Michel_Castillo_RISC_V/src/Shift_Register_R_Param.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679169507468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679169507468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/david/onedrive/documentos/maestria_diseno_electronico/diseno_micros/dm_michel_castillo_risc_v/src/parallel2serial.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/david/onedrive/documentos/maestria_diseno_electronico/diseno_micros/dm_michel_castillo_risc_v/src/parallel2serial.v" { { "Info" "ISGN_ENTITY_NAME" "1 parallel2serial " "Found entity 1: parallel2serial" {  } { { "../src/parallel2serial.v" "" { Text "C:/Users/david/OneDrive/Documentos/Maestria_Diseno_electronico/Diseno_micros/DM_Michel_Castillo_RISC_V/src/parallel2serial.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679169507471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679169507471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/david/onedrive/documentos/maestria_diseno_electronico/diseno_micros/dm_michel_castillo_risc_v/src/fsm_uart_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/david/onedrive/documentos/maestria_diseno_electronico/diseno_micros/dm_michel_castillo_risc_v/src/fsm_uart_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 FSM_UART_Rx " "Found entity 1: FSM_UART_Rx" {  } { { "../src/FSM_UART_Rx.v" "" { Text "C:/Users/david/OneDrive/Documentos/Maestria_Diseno_electronico/Diseno_micros/DM_Michel_Castillo_RISC_V/src/FSM_UART_Rx.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679169507474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679169507474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/david/onedrive/documentos/maestria_diseno_electronico/diseno_micros/dm_michel_castillo_risc_v/src/counter_param.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/david/onedrive/documentos/maestria_diseno_electronico/diseno_micros/dm_michel_castillo_risc_v/src/counter_param.v" { { "Info" "ISGN_ENTITY_NAME" "1 Counter_Param " "Found entity 1: Counter_Param" {  } { { "../src/Counter_Param.v" "" { Text "C:/Users/david/OneDrive/Documentos/Maestria_Diseno_electronico/Diseno_micros/DM_Michel_Castillo_RISC_V/src/Counter_Param.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679169507477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679169507477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/david/onedrive/documentos/maestria_diseno_electronico/diseno_micros/dm_michel_castillo_risc_v/src/counter_02limit_ovf.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/david/onedrive/documentos/maestria_diseno_electronico/diseno_micros/dm_michel_castillo_risc_v/src/counter_02limit_ovf.v" { { "Info" "ISGN_ENTITY_NAME" "1 Counter_02Limit_ovf " "Found entity 1: Counter_02Limit_ovf" {  } { { "../src/Counter_02Limit_ovf.v" "" { Text "C:/Users/david/OneDrive/Documentos/Maestria_Diseno_electronico/Diseno_micros/DM_Michel_Castillo_RISC_V/src/Counter_02Limit_ovf.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679169507480 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679169507480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/david/onedrive/documentos/maestria_diseno_electronico/diseno_micros/dm_michel_castillo_risc_v/src/bit_rate_pulse.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/david/onedrive/documentos/maestria_diseno_electronico/diseno_micros/dm_michel_castillo_risc_v/src/bit_rate_pulse.v" { { "Info" "ISGN_ENTITY_NAME" "1 Bit_Rate_Pulse " "Found entity 1: Bit_Rate_Pulse" {  } { { "../src/Bit_Rate_Pulse.v" "" { Text "C:/Users/david/OneDrive/Documentos/Maestria_Diseno_electronico/Diseno_micros/DM_Michel_Castillo_RISC_V/src/Bit_Rate_Pulse.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679169507482 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679169507482 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/david/onedrive/documentos/maestria_diseno_electronico/diseno_micros/dm_michel_castillo_risc_v/src/risk_v_multicycle_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/david/onedrive/documentos/maestria_diseno_electronico/diseno_micros/dm_michel_castillo_risc_v/src/risk_v_multicycle_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 risk_v_multicycle_TB " "Found entity 1: risk_v_multicycle_TB" {  } { { "../src/risk_v_multicycle_TB.v" "" { Text "C:/Users/david/OneDrive/Documentos/Maestria_Diseno_electronico/Diseno_micros/DM_Michel_Castillo_RISC_V/src/risk_v_multicycle_TB.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679169507484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679169507484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/david/onedrive/documentos/maestria_diseno_electronico/diseno_micros/dm_michel_castillo_risc_v/src/risk_v_multicycle.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/david/onedrive/documentos/maestria_diseno_electronico/diseno_micros/dm_michel_castillo_risc_v/src/risk_v_multicycle.v" { { "Info" "ISGN_ENTITY_NAME" "1 risk_v_multicycle " "Found entity 1: risk_v_multicycle" {  } { { "../src/risk_v_multicycle.v" "" { Text "C:/Users/david/OneDrive/Documentos/Maestria_Diseno_electronico/Diseno_micros/DM_Michel_Castillo_RISC_V/src/risk_v_multicycle.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679169507487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679169507487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/david/onedrive/documentos/maestria_diseno_electronico/diseno_micros/dm_michel_castillo_risc_v/src/register_file.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/david/onedrive/documentos/maestria_diseno_electronico/diseno_micros/dm_michel_castillo_risc_v/src/register_file.v" { { "Info" "ISGN_ENTITY_NAME" "1 register_file " "Found entity 1: register_file" {  } { { "../src/register_file.v" "" { Text "C:/Users/david/OneDrive/Documentos/Maestria_Diseno_electronico/Diseno_micros/DM_Michel_Castillo_RISC_V/src/register_file.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679169507489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679169507489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/david/onedrive/documentos/maestria_diseno_electronico/diseno_micros/dm_michel_castillo_risc_v/src/multiplexor_param.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/david/onedrive/documentos/maestria_diseno_electronico/diseno_micros/dm_michel_castillo_risc_v/src/multiplexor_param.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiplexor_param " "Found entity 1: multiplexor_param" {  } { { "../src/multiplexor_param.v" "" { Text "C:/Users/david/OneDrive/Documentos/Maestria_Diseno_electronico/Diseno_micros/DM_Michel_Castillo_RISC_V/src/multiplexor_param.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679169507492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679169507492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/david/onedrive/documentos/maestria_diseno_electronico/diseno_micros/dm_michel_castillo_risc_v/src/master_memory_map.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/david/onedrive/documentos/maestria_diseno_electronico/diseno_micros/dm_michel_castillo_risc_v/src/master_memory_map.v" { { "Info" "ISGN_ENTITY_NAME" "1 master_memory_map " "Found entity 1: master_memory_map" {  } { { "../src/master_memory_map.v" "" { Text "C:/Users/david/OneDrive/Documentos/Maestria_Diseno_electronico/Diseno_micros/DM_Michel_Castillo_RISC_V/src/master_memory_map.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679169507495 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679169507495 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/david/onedrive/documentos/maestria_diseno_electronico/diseno_micros/dm_michel_castillo_risc_v/src/instr_data_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/david/onedrive/documentos/maestria_diseno_electronico/diseno_micros/dm_michel_castillo_risc_v/src/instr_data_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 instr_data_memory " "Found entity 1: instr_data_memory" {  } { { "../src/instr_data_memory.v" "" { Text "C:/Users/david/OneDrive/Documentos/Maestria_Diseno_electronico/Diseno_micros/DM_Michel_Castillo_RISC_V/src/instr_data_memory.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679169507499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679169507499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/david/onedrive/documentos/maestria_diseno_electronico/diseno_micros/dm_michel_castillo_risc_v/src/imm_gen_module.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/david/onedrive/documentos/maestria_diseno_electronico/diseno_micros/dm_michel_castillo_risc_v/src/imm_gen_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 imm_gen_module " "Found entity 1: imm_gen_module" {  } { { "../src/imm_gen_module.v" "" { Text "C:/Users/david/OneDrive/Documentos/Maestria_Diseno_electronico/Diseno_micros/DM_Michel_Castillo_RISC_V/src/imm_gen_module.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679169507504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679169507504 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/david/onedrive/documentos/maestria_diseno_electronico/diseno_micros/dm_michel_castillo_risc_v/src/ffd_param_pc_risk.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/david/onedrive/documentos/maestria_diseno_electronico/diseno_micros/dm_michel_castillo_risc_v/src/ffd_param_pc_risk.v" { { "Info" "ISGN_ENTITY_NAME" "1 ffd_param_pc_risk " "Found entity 1: ffd_param_pc_risk" {  } { { "../src/ffd_param_pc_risk.v" "" { Text "C:/Users/david/OneDrive/Documentos/Maestria_Diseno_electronico/Diseno_micros/DM_Michel_Castillo_RISC_V/src/ffd_param_pc_risk.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679169507507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679169507507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/david/onedrive/documentos/maestria_diseno_electronico/diseno_micros/dm_michel_castillo_risc_v/src/ffd_param.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/david/onedrive/documentos/maestria_diseno_electronico/diseno_micros/dm_michel_castillo_risc_v/src/ffd_param.v" { { "Info" "ISGN_ENTITY_NAME" "1 ffd_param " "Found entity 1: ffd_param" {  } { { "../src/ffd_param.v" "" { Text "C:/Users/david/OneDrive/Documentos/Maestria_Diseno_electronico/Diseno_micros/DM_Michel_Castillo_RISC_V/src/ffd_param.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679169507509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679169507509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/david/onedrive/documentos/maestria_diseno_electronico/diseno_micros/dm_michel_castillo_risc_v/src/double_multiplexor_param.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/david/onedrive/documentos/maestria_diseno_electronico/diseno_micros/dm_michel_castillo_risc_v/src/double_multiplexor_param.v" { { "Info" "ISGN_ENTITY_NAME" "1 double_multiplexor_param " "Found entity 1: double_multiplexor_param" {  } { { "../src/double_multiplexor_param.v" "" { Text "C:/Users/david/OneDrive/Documentos/Maestria_Diseno_electronico/Diseno_micros/DM_Michel_Castillo_RISC_V/src/double_multiplexor_param.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679169507511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679169507511 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "MemRead MEMREAD control_unit.v(20) " "Verilog HDL Declaration information at control_unit.v(20): object \"MemRead\" differs only in case from object \"MEMREAD\" in the same scope" {  } { { "../src/control_unit.v" "" { Text "C:/Users/david/OneDrive/Documentos/Maestria_Diseno_electronico/Diseno_micros/DM_Michel_Castillo_RISC_V/src/control_unit.v" 20 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1679169507514 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Branch BRANCH control_unit.v(22) " "Verilog HDL Declaration information at control_unit.v(22): object \"Branch\" differs only in case from object \"BRANCH\" in the same scope" {  } { { "../src/control_unit.v" "" { Text "C:/Users/david/OneDrive/Documentos/Maestria_Diseno_electronico/Diseno_micros/DM_Michel_Castillo_RISC_V/src/control_unit.v" 22 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1679169507514 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "MemWrite MEMWRITE control_unit.v(18) " "Verilog HDL Declaration information at control_unit.v(18): object \"MemWrite\" differs only in case from object \"MEMWRITE\" in the same scope" {  } { { "../src/control_unit.v" "" { Text "C:/Users/david/OneDrive/Documentos/Maestria_Diseno_electronico/Diseno_micros/DM_Michel_Castillo_RISC_V/src/control_unit.v" 18 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1679169507514 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Branch_NE BRANCH_NE control_unit.v(23) " "Verilog HDL Declaration information at control_unit.v(23): object \"Branch_NE\" differs only in case from object \"BRANCH_NE\" in the same scope" {  } { { "../src/control_unit.v" "" { Text "C:/Users/david/OneDrive/Documentos/Maestria_Diseno_electronico/Diseno_micros/DM_Michel_Castillo_RISC_V/src/control_unit.v" 23 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1679169507514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/david/onedrive/documentos/maestria_diseno_electronico/diseno_micros/dm_michel_castillo_risc_v/src/control_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/david/onedrive/documentos/maestria_diseno_electronico/diseno_micros/dm_michel_castillo_risc_v/src/control_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_unit " "Found entity 1: control_unit" {  } { { "../src/control_unit.v" "" { Text "C:/Users/david/OneDrive/Documentos/Maestria_Diseno_electronico/Diseno_micros/DM_Michel_Castillo_RISC_V/src/control_unit.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679169507515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679169507515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/david/onedrive/documentos/maestria_diseno_electronico/diseno_micros/dm_michel_castillo_risc_v/src/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/david/onedrive/documentos/maestria_diseno_electronico/diseno_micros/dm_michel_castillo_risc_v/src/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "../src/ALU.v" "" { Text "C:/Users/david/OneDrive/Documentos/Maestria_Diseno_electronico/Diseno_micros/DM_Michel_Castillo_RISC_V/src/ALU.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679169507517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679169507517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/david/onedrive/documentos/maestria_diseno_electronico/diseno_micros/dm_michel_castillo_risc_v/src/delayer.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/david/onedrive/documentos/maestria_diseno_electronico/diseno_micros/dm_michel_castillo_risc_v/src/delayer.v" { { "Info" "ISGN_ENTITY_NAME" "1 Delayer " "Found entity 1: Delayer" {  } { { "../src/Delayer.v" "" { Text "C:/Users/david/OneDrive/Documentos/Maestria_Diseno_electronico/Diseno_micros/DM_Michel_Castillo_RISC_V/src/Delayer.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679169507519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679169507519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/david/onedrive/documentos/maestria_diseno_electronico/diseno_micros/dm_michel_castillo_risc_v/src/ffd_param_clear.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/david/onedrive/documentos/maestria_diseno_electronico/diseno_micros/dm_michel_castillo_risc_v/src/ffd_param_clear.v" { { "Info" "ISGN_ENTITY_NAME" "1 ffd_param_clear " "Found entity 1: ffd_param_clear" {  } { { "../src/ffd_param_clear.v" "" { Text "C:/Users/david/OneDrive/Documentos/Maestria_Diseno_electronico/Diseno_micros/DM_Michel_Castillo_RISC_V/src/ffd_param_clear.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679169507521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679169507521 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "risk_v_multicycle " "Elaborating entity \"risk_v_multicycle\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1679169507575 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_unit control_unit:cu " "Elaborating entity \"control_unit\" for hierarchy \"control_unit:cu\"" {  } { { "../src/risk_v_multicycle.v" "cu" { Text "C:/Users/david/OneDrive/Documentos/Maestria_Diseno_electronico/Diseno_micros/DM_Michel_Castillo_RISC_V/src/risk_v_multicycle.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679169507583 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ffd_param_pc_risk ffd_param_pc_risk:ff_pc " "Elaborating entity \"ffd_param_pc_risk\" for hierarchy \"ffd_param_pc_risk:ff_pc\"" {  } { { "../src/risk_v_multicycle.v" "ff_pc" { Text "C:/Users/david/OneDrive/Documentos/Maestria_Diseno_electronico/Diseno_micros/DM_Michel_Castillo_RISC_V/src/risk_v_multicycle.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679169507585 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplexor_param multiplexor_param:mult_pc_memory " "Elaborating entity \"multiplexor_param\" for hierarchy \"multiplexor_param:mult_pc_memory\"" {  } { { "../src/risk_v_multicycle.v" "mult_pc_memory" { Text "C:/Users/david/OneDrive/Documentos/Maestria_Diseno_electronico/Diseno_micros/DM_Michel_Castillo_RISC_V/src/risk_v_multicycle.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679169507587 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "master_memory_map master_memory_map:memory_map " "Elaborating entity \"master_memory_map\" for hierarchy \"master_memory_map:memory_map\"" {  } { { "../src/risk_v_multicycle.v" "memory_map" { Text "C:/Users/david/OneDrive/Documentos/Maestria_Diseno_electronico/Diseno_micros/DM_Michel_Castillo_RISC_V/src/risk_v_multicycle.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679169507589 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "master_memory_map.v(42) " "Verilog HDL Case Statement information at master_memory_map.v(42): all case item expressions in this case statement are onehot" {  } { { "../src/master_memory_map.v" "" { Text "C:/Users/david/OneDrive/Documentos/Maestria_Diseno_electronico/Diseno_micros/DM_Michel_Castillo_RISC_V/src/master_memory_map.v" 42 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1679169507591 "|risk_v_multicycle|master_memory_map:memory_map"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "double_multiplexor_param master_memory_map:memory_map\|double_multiplexor_param:memory_map_mult " "Elaborating entity \"double_multiplexor_param\" for hierarchy \"master_memory_map:memory_map\|double_multiplexor_param:memory_map_mult\"" {  } { { "../src/master_memory_map.v" "memory_map_mult" { Text "C:/Users/david/OneDrive/Documentos/Maestria_Diseno_electronico/Diseno_micros/DM_Michel_Castillo_RISC_V/src/master_memory_map.v" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679169507605 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instr_data_memory instr_data_memory:memory_rom " "Elaborating entity \"instr_data_memory\" for hierarchy \"instr_data_memory:memory_rom\"" {  } { { "../src/risk_v_multicycle.v" "memory_rom" { Text "C:/Users/david/OneDrive/Documentos/Maestria_Diseno_electronico/Diseno_micros/DM_Michel_Castillo_RISC_V/src/risk_v_multicycle.v" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679169507609 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_IP uart_IP:uart_IP_module " "Elaborating entity \"uart_IP\" for hierarchy \"uart_IP:uart_IP_module\"" {  } { { "../src/risk_v_multicycle.v" "uart_IP_module" { Text "C:/Users/david/OneDrive/Documentos/Maestria_Diseno_electronico/Diseno_micros/DM_Michel_Castillo_RISC_V/src/risk_v_multicycle.v" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679169507612 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_full_duplex uart_IP:uart_IP_module\|uart_full_duplex:UART_full_duplex " "Elaborating entity \"uart_full_duplex\" for hierarchy \"uart_IP:uart_IP_module\|uart_full_duplex:UART_full_duplex\"" {  } { { "../src/uart_IP.v" "UART_full_duplex" { Text "C:/Users/david/OneDrive/Documentos/Maestria_Diseno_electronico/Diseno_micros/DM_Michel_Castillo_RISC_V/src/uart_IP.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679169507616 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_Rx uart_IP:uart_IP_module\|uart_full_duplex:UART_full_duplex\|UART_Rx:rx_uart " "Elaborating entity \"UART_Rx\" for hierarchy \"uart_IP:uart_IP_module\|uart_full_duplex:UART_full_duplex\|UART_Rx:rx_uart\"" {  } { { "../src/uart_full_duplex.v" "rx_uart" { Text "C:/Users/david/OneDrive/Documentos/Maestria_Diseno_electronico/Diseno_micros/DM_Michel_Castillo_RISC_V/src/uart_full_duplex.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679169507619 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Shift_Register_R_Param uart_IP:uart_IP_module\|uart_full_duplex:UART_full_duplex\|UART_Rx:rx_uart\|Shift_Register_R_Param:shift_reg " "Elaborating entity \"Shift_Register_R_Param\" for hierarchy \"uart_IP:uart_IP_module\|uart_full_duplex:UART_full_duplex\|UART_Rx:rx_uart\|Shift_Register_R_Param:shift_reg\"" {  } { { "../src/UART_Rx.v" "shift_reg" { Text "C:/Users/david/OneDrive/Documentos/Maestria_Diseno_electronico/Diseno_micros/DM_Michel_Castillo_RISC_V/src/UART_Rx.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679169507621 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ffd_param uart_IP:uart_IP_module\|uart_full_duplex:UART_full_duplex\|UART_Rx:rx_uart\|ffd_param:rx_Data_Reg_i " "Elaborating entity \"ffd_param\" for hierarchy \"uart_IP:uart_IP_module\|uart_full_duplex:UART_full_duplex\|UART_Rx:rx_uart\|ffd_param:rx_Data_Reg_i\"" {  } { { "../src/UART_Rx.v" "rx_Data_Reg_i" { Text "C:/Users/david/OneDrive/Documentos/Maestria_Diseno_electronico/Diseno_micros/DM_Michel_Castillo_RISC_V/src/UART_Rx.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679169507625 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ffd_param uart_IP:uart_IP_module\|uart_full_duplex:UART_full_duplex\|UART_Rx:rx_uart\|ffd_param:ff_par " "Elaborating entity \"ffd_param\" for hierarchy \"uart_IP:uart_IP_module\|uart_full_duplex:UART_full_duplex\|UART_Rx:rx_uart\|ffd_param:ff_par\"" {  } { { "../src/UART_Rx.v" "ff_par" { Text "C:/Users/david/OneDrive/Documentos/Maestria_Diseno_electronico/Diseno_micros/DM_Michel_Castillo_RISC_V/src/UART_Rx.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679169507628 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ffd_param_clear uart_IP:uart_IP_module\|uart_full_duplex:UART_full_duplex\|UART_Rx:rx_uart\|ffd_param_clear:ff_rx_flag " "Elaborating entity \"ffd_param_clear\" for hierarchy \"uart_IP:uart_IP_module\|uart_full_duplex:UART_full_duplex\|UART_Rx:rx_uart\|ffd_param_clear:ff_rx_flag\"" {  } { { "../src/UART_Rx.v" "ff_rx_flag" { Text "C:/Users/david/OneDrive/Documentos/Maestria_Diseno_electronico/Diseno_micros/DM_Michel_Castillo_RISC_V/src/UART_Rx.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679169507632 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Bit_Rate_Pulse uart_IP:uart_IP_module\|uart_full_duplex:UART_full_duplex\|UART_Rx:rx_uart\|Bit_Rate_Pulse:BR_pulse " "Elaborating entity \"Bit_Rate_Pulse\" for hierarchy \"uart_IP:uart_IP_module\|uart_full_duplex:UART_full_duplex\|UART_Rx:rx_uart\|Bit_Rate_Pulse:BR_pulse\"" {  } { { "../src/UART_Rx.v" "BR_pulse" { Text "C:/Users/david/OneDrive/Documentos/Maestria_Diseno_electronico/Diseno_micros/DM_Michel_Castillo_RISC_V/src/UART_Rx.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679169507634 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSM_UART_Rx uart_IP:uart_IP_module\|uart_full_duplex:UART_full_duplex\|UART_Rx:rx_uart\|FSM_UART_Rx:FSM_Rx " "Elaborating entity \"FSM_UART_Rx\" for hierarchy \"uart_IP:uart_IP_module\|uart_full_duplex:UART_full_duplex\|UART_Rx:rx_uart\|FSM_UART_Rx:FSM_Rx\"" {  } { { "../src/UART_Rx.v" "FSM_Rx" { Text "C:/Users/david/OneDrive/Documentos/Maestria_Diseno_electronico/Diseno_micros/DM_Michel_Castillo_RISC_V/src/UART_Rx.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679169507636 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Counter_Param uart_IP:uart_IP_module\|uart_full_duplex:UART_full_duplex\|UART_Rx:rx_uart\|Counter_Param:Counter_bits " "Elaborating entity \"Counter_Param\" for hierarchy \"uart_IP:uart_IP_module\|uart_full_duplex:UART_full_duplex\|UART_Rx:rx_uart\|Counter_Param:Counter_bits\"" {  } { { "../src/UART_Rx.v" "Counter_bits" { Text "C:/Users/david/OneDrive/Documentos/Maestria_Diseno_electronico/Diseno_micros/DM_Michel_Castillo_RISC_V/src/UART_Rx.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679169507638 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_tx uart_IP:uart_IP_module\|uart_full_duplex:UART_full_duplex\|uart_tx:tx_uart " "Elaborating entity \"uart_tx\" for hierarchy \"uart_IP:uart_IP_module\|uart_full_duplex:UART_full_duplex\|uart_tx:tx_uart\"" {  } { { "../src/uart_full_duplex.v" "tx_uart" { Text "C:/Users/david/OneDrive/Documentos/Maestria_Diseno_electronico/Diseno_micros/DM_Michel_Castillo_RISC_V/src/uart_full_duplex.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679169507639 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_tx_fsm uart_IP:uart_IP_module\|uart_full_duplex:UART_full_duplex\|uart_tx:tx_uart\|uart_tx_fsm:tx_fsm " "Elaborating entity \"uart_tx_fsm\" for hierarchy \"uart_IP:uart_IP_module\|uart_full_duplex:UART_full_duplex\|uart_tx:tx_uart\|uart_tx_fsm:tx_fsm\"" {  } { { "../src/uart_tx.v" "tx_fsm" { Text "C:/Users/david/OneDrive/Documentos/Maestria_Diseno_electronico/Diseno_micros/DM_Michel_Castillo_RISC_V/src/uart_tx.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679169507641 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Delayer uart_IP:uart_IP_module\|uart_full_duplex:UART_full_duplex\|uart_tx:tx_uart\|Delayer:delay_5ms " "Elaborating entity \"Delayer\" for hierarchy \"uart_IP:uart_IP_module\|uart_full_duplex:UART_full_duplex\|uart_tx:tx_uart\|Delayer:delay_5ms\"" {  } { { "../src/uart_tx.v" "delay_5ms" { Text "C:/Users/david/OneDrive/Documentos/Maestria_Diseno_electronico/Diseno_micros/DM_Michel_Castillo_RISC_V/src/uart_tx.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679169507643 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Counter_02Limit_ovf uart_IP:uart_IP_module\|uart_full_duplex:UART_full_duplex\|uart_tx:tx_uart\|Counter_02Limit_ovf:bit_counter " "Elaborating entity \"Counter_02Limit_ovf\" for hierarchy \"uart_IP:uart_IP_module\|uart_full_duplex:UART_full_duplex\|uart_tx:tx_uart\|Counter_02Limit_ovf:bit_counter\"" {  } { { "../src/uart_tx.v" "bit_counter" { Text "C:/Users/david/OneDrive/Documentos/Maestria_Diseno_electronico/Diseno_micros/DM_Michel_Castillo_RISC_V/src/uart_tx.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679169507646 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "parallel2serial uart_IP:uart_IP_module\|uart_full_duplex:UART_full_duplex\|uart_tx:tx_uart\|parallel2serial:shift_right_reg " "Elaborating entity \"parallel2serial\" for hierarchy \"uart_IP:uart_IP_module\|uart_full_duplex:UART_full_duplex\|uart_tx:tx_uart\|parallel2serial:shift_right_reg\"" {  } { { "../src/uart_tx.v" "shift_right_reg" { Text "C:/Users/david/OneDrive/Documentos/Maestria_Diseno_electronico/Diseno_micros/DM_Michel_Castillo_RISC_V/src/uart_tx.v" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679169507649 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplexor_param uart_IP:uart_IP_module\|uart_full_duplex:UART_full_duplex\|uart_tx:tx_uart\|multiplexor_param:tx_data_mux " "Elaborating entity \"multiplexor_param\" for hierarchy \"uart_IP:uart_IP_module\|uart_full_duplex:UART_full_duplex\|uart_tx:tx_uart\|multiplexor_param:tx_data_mux\"" {  } { { "../src/uart_tx.v" "tx_data_mux" { Text "C:/Users/david/OneDrive/Documentos/Maestria_Diseno_electronico/Diseno_micros/DM_Michel_Castillo_RISC_V/src/uart_tx.v" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679169507653 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ffd_param ffd_param:ff_instr " "Elaborating entity \"ffd_param\" for hierarchy \"ffd_param:ff_instr\"" {  } { { "../src/risk_v_multicycle.v" "ff_instr" { Text "C:/Users/david/OneDrive/Documentos/Maestria_Diseno_electronico/Diseno_micros/DM_Michel_Castillo_RISC_V/src/risk_v_multicycle.v" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679169507655 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_file register_file:reg_file " "Elaborating entity \"register_file\" for hierarchy \"register_file:reg_file\"" {  } { { "../src/risk_v_multicycle.v" "reg_file" { Text "C:/Users/david/OneDrive/Documentos/Maestria_Diseno_electronico/Diseno_micros/DM_Michel_Castillo_RISC_V/src/risk_v_multicycle.v" 154 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679169507659 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:alu_block " "Elaborating entity \"ALU\" for hierarchy \"ALU:alu_block\"" {  } { { "../src/risk_v_multicycle.v" "alu_block" { Text "C:/Users/david/OneDrive/Documentos/Maestria_Diseno_electronico/Diseno_micros/DM_Michel_Castillo_RISC_V/src/risk_v_multicycle.v" 202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679169507664 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "imm_gen_module imm_gen_module:imm_module " "Elaborating entity \"imm_gen_module\" for hierarchy \"imm_gen_module:imm_module\"" {  } { { "../src/risk_v_multicycle.v" "imm_module" { Text "C:/Users/david/OneDrive/Documentos/Maestria_Diseno_electronico/Diseno_micros/DM_Michel_Castillo_RISC_V/src/risk_v_multicycle.v" 225 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679169507667 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "instr_data_memory:memory_rom\|rom " "RAM logic \"instr_data_memory:memory_rom\|rom\" is uninferred due to asynchronous read logic" {  } { { "../src/instr_data_memory.v" "rom" { Text "C:/Users/david/OneDrive/Documentos/Maestria_Diseno_electronico/Diseno_micros/DM_Michel_Castillo_RISC_V/src/instr_data_memory.v" 17 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1679169508380 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1679169508380 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "register_file:reg_file\|registers_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"register_file:reg_file\|registers_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1679169509683 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1679169509683 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1679169509683 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1679169509683 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1679169509683 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1679169509683 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1679169509683 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1679169509683 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1679169509683 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1679169509683 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1679169509683 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1679169509683 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1679169509683 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1679169509683 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/risk_v_multicycle.ram0_register_file_87c776fc.hdl.mif " "Parameter INIT_FILE set to db/risk_v_multicycle.ram0_register_file_87c776fc.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1679169509683 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1679169509683 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1679169509683 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "register_file:reg_file\|registers_rtl_1 " "Inferred altsyncram megafunction from the following design logic: \"register_file:reg_file\|registers_rtl_1\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1679169509683 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1679169509683 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1679169509683 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1679169509683 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1679169509683 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1679169509683 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1679169509683 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1679169509683 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1679169509683 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1679169509683 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1679169509683 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1679169509683 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1679169509683 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1679169509683 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/risk_v_multicycle.ram0_register_file_87c776fc.hdl.mif " "Parameter INIT_FILE set to db/risk_v_multicycle.ram0_register_file_87c776fc.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1679169509683 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1679169509683 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1679169509683 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1679169509683 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "register_file:reg_file\|altsyncram:registers_rtl_0 " "Elaborated megafunction instantiation \"register_file:reg_file\|altsyncram:registers_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679169509934 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "register_file:reg_file\|altsyncram:registers_rtl_0 " "Instantiated megafunction \"register_file:reg_file\|altsyncram:registers_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679169509934 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679169509934 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679169509934 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679169509934 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679169509934 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679169509934 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32 " "Parameter \"NUMWORDS_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679169509934 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679169509934 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679169509934 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679169509934 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679169509934 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679169509934 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679169509934 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679169509934 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/risk_v_multicycle.ram0_register_file_87c776fc.hdl.mif " "Parameter \"INIT_FILE\" = \"db/risk_v_multicycle.ram0_register_file_87c776fc.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679169509934 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1679169509934 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1679169509934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_uct1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_uct1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_uct1 " "Found entity 1: altsyncram_uct1" {  } { { "db/altsyncram_uct1.tdf" "" { Text "C:/Users/david/OneDrive/Documentos/Maestria_Diseno_electronico/Diseno_micros/DM_Michel_Castillo_RISC_V/proj_quartus/db/altsyncram_uct1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679169510008 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679169510008 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1679169510458 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1679169512569 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "7 " "7 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1679169516923 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "uart_IP:uart_IP_module\|uart_full_duplex:UART_full_duplex\|UART_Rx:rx_uart\|Q_SR_w\[0\] " "Logic cell \"uart_IP:uart_IP_module\|uart_full_duplex:UART_full_duplex\|UART_Rx:rx_uart\|Q_SR_w\[0\]\"" {  } { { "../src/UART_Rx.v" "Q_SR_w\[0\]" { Text "C:/Users/david/OneDrive/Documentos/Maestria_Diseno_electronico/Diseno_micros/DM_Michel_Castillo_RISC_V/src/UART_Rx.v" 20 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1679169516946 ""} { "Info" "ISCL_SCL_CELL_NAME" "uart_IP:uart_IP_module\|uart_full_duplex:UART_full_duplex\|UART_Rx:rx_uart\|Q_SR_w\[1\] " "Logic cell \"uart_IP:uart_IP_module\|uart_full_duplex:UART_full_duplex\|UART_Rx:rx_uart\|Q_SR_w\[1\]\"" {  } { { "../src/UART_Rx.v" "Q_SR_w\[1\]" { Text "C:/Users/david/OneDrive/Documentos/Maestria_Diseno_electronico/Diseno_micros/DM_Michel_Castillo_RISC_V/src/UART_Rx.v" 20 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1679169516946 ""} { "Info" "ISCL_SCL_CELL_NAME" "uart_IP:uart_IP_module\|uart_full_duplex:UART_full_duplex\|UART_Rx:rx_uart\|Q_SR_w\[2\] " "Logic cell \"uart_IP:uart_IP_module\|uart_full_duplex:UART_full_duplex\|UART_Rx:rx_uart\|Q_SR_w\[2\]\"" {  } { { "../src/UART_Rx.v" "Q_SR_w\[2\]" { Text "C:/Users/david/OneDrive/Documentos/Maestria_Diseno_electronico/Diseno_micros/DM_Michel_Castillo_RISC_V/src/UART_Rx.v" 20 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1679169516946 ""} { "Info" "ISCL_SCL_CELL_NAME" "uart_IP:uart_IP_module\|uart_full_duplex:UART_full_duplex\|UART_Rx:rx_uart\|Q_SR_w\[5\] " "Logic cell \"uart_IP:uart_IP_module\|uart_full_duplex:UART_full_duplex\|UART_Rx:rx_uart\|Q_SR_w\[5\]\"" {  } { { "../src/UART_Rx.v" "Q_SR_w\[5\]" { Text "C:/Users/david/OneDrive/Documentos/Maestria_Diseno_electronico/Diseno_micros/DM_Michel_Castillo_RISC_V/src/UART_Rx.v" 20 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1679169516946 ""} { "Info" "ISCL_SCL_CELL_NAME" "uart_IP:uart_IP_module\|uart_full_duplex:UART_full_duplex\|UART_Rx:rx_uart\|Q_SR_w\[4\] " "Logic cell \"uart_IP:uart_IP_module\|uart_full_duplex:UART_full_duplex\|UART_Rx:rx_uart\|Q_SR_w\[4\]\"" {  } { { "../src/UART_Rx.v" "Q_SR_w\[4\]" { Text "C:/Users/david/OneDrive/Documentos/Maestria_Diseno_electronico/Diseno_micros/DM_Michel_Castillo_RISC_V/src/UART_Rx.v" 20 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1679169516946 ""} { "Info" "ISCL_SCL_CELL_NAME" "uart_IP:uart_IP_module\|uart_full_duplex:UART_full_duplex\|UART_Rx:rx_uart\|Q_SR_w\[3\] " "Logic cell \"uart_IP:uart_IP_module\|uart_full_duplex:UART_full_duplex\|UART_Rx:rx_uart\|Q_SR_w\[3\]\"" {  } { { "../src/UART_Rx.v" "Q_SR_w\[3\]" { Text "C:/Users/david/OneDrive/Documentos/Maestria_Diseno_electronico/Diseno_micros/DM_Michel_Castillo_RISC_V/src/UART_Rx.v" 20 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1679169516946 ""} { "Info" "ISCL_SCL_CELL_NAME" "uart_IP:uart_IP_module\|uart_full_duplex:UART_full_duplex\|UART_Rx:rx_uart\|Q_SR_w\[6\] " "Logic cell \"uart_IP:uart_IP_module\|uart_full_duplex:UART_full_duplex\|UART_Rx:rx_uart\|Q_SR_w\[6\]\"" {  } { { "../src/UART_Rx.v" "Q_SR_w\[6\]" { Text "C:/Users/david/OneDrive/Documentos/Maestria_Diseno_electronico/Diseno_micros/DM_Michel_Castillo_RISC_V/src/UART_Rx.v" 20 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1679169516946 ""} { "Info" "ISCL_SCL_CELL_NAME" "uart_IP:uart_IP_module\|uart_full_duplex:UART_full_duplex\|UART_Rx:rx_uart\|Q_SR_w\[7\] " "Logic cell \"uart_IP:uart_IP_module\|uart_full_duplex:UART_full_duplex\|UART_Rx:rx_uart\|Q_SR_w\[7\]\"" {  } { { "../src/UART_Rx.v" "Q_SR_w\[7\]" { Text "C:/Users/david/OneDrive/Documentos/Maestria_Diseno_electronico/Diseno_micros/DM_Michel_Castillo_RISC_V/src/UART_Rx.v" 20 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1679169516946 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1679169516946 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/david/OneDrive/Documentos/Maestria_Diseno_electronico/Diseno_micros/DM_Michel_Castillo_RISC_V/proj_quartus/output_files/risk_v_multicycle.map.smsg " "Generated suppressed messages file C:/Users/david/OneDrive/Documentos/Maestria_Diseno_electronico/Diseno_micros/DM_Michel_Castillo_RISC_V/proj_quartus/output_files/risk_v_multicycle.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679169517042 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1679169517321 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679169517321 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2277 " "Implemented 2277 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1679169517694 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1679169517694 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2207 " "Implemented 2207 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1679169517694 ""} { "Info" "ICUT_CUT_TM_RAMS" "64 " "Implemented 64 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1679169517694 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "2 " "Implemented 2 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1679169517694 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1679169517694 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4865 " "Peak virtual memory: 4865 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1679169517729 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Mar 18 13:58:37 2023 " "Processing ended: Sat Mar 18 13:58:37 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1679169517729 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:23 " "Elapsed time: 00:00:23" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1679169517729 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1679169517729 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1679169517729 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1679169523093 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1679169523093 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar 18 13:58:42 2023 " "Processing started: Sat Mar 18 13:58:42 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1679169523093 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1679169523093 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off risk_v_multicycle -c risk_v_multicycle " "Command: quartus_fit --read_settings_files=off --write_settings_files=off risk_v_multicycle -c risk_v_multicycle" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1679169523094 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1679169523302 ""}
{ "Info" "0" "" "Project  = risk_v_multicycle" {  } {  } 0 0 "Project  = risk_v_multicycle" 0 0 "Fitter" 0 0 1679169523303 ""}
{ "Info" "0" "" "Revision = risk_v_multicycle" {  } {  } 0 0 "Revision = risk_v_multicycle" 0 0 "Fitter" 0 0 1679169523304 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "4 " "Parallel compilation is enabled and will use up to 4 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Fitter" 0 -1 1679169523580 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "risk_v_multicycle 5CSXFC6D6F31C6 " "Selected device 5CSXFC6D6F31C6 for design \"risk_v_multicycle\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1679169523620 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1679169523699 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1679169523699 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1679169524286 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1679169524344 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1679169524673 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1679169524745 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "4 4 " "No exact pin location assignment(s) for 4 pins of 4 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1679169525145 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1679169538083 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "2 s (2 global) " "Automatically promoted 2 clocks (2 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "clk~inputCLKENA0 959 global CLKCTRL_G10 " "clk~inputCLKENA0 with 959 fanout uses global clock CLKCTRL_G10" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1679169538343 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "rst_n~inputCLKENA0 348 global CLKCTRL_G8 " "rst_n~inputCLKENA0 with 348 fanout uses global clock CLKCTRL_G8" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1679169538343 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1679169538343 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1679169538344 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1679169538387 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1679169538389 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1679169538396 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1679169538400 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1679169538402 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1679169538403 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "risk_v_multicycle.sdc " "Synopsys Design Constraints File file not found: 'risk_v_multicycle.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1679169539506 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1679169539507 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1679169539538 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1679169539540 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1679169539542 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1679169539721 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1679169539723 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1679169539723 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:15 " "Fitter preparation operations ending: elapsed time is 00:00:15" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1679169539903 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1679169546373 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1679169546813 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:09 " "Fitter placement preparation operations ending: elapsed time is 00:00:09" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1679169555863 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1679169569038 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1679169575165 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:06 " "Fitter placement operations ending: elapsed time is 00:00:06" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1679169575165 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1679169576832 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "23 X22_Y23 X32_Y34 " "Router estimated peak interconnect usage is 23% of the available device resources in the region that extends from location X22_Y23 to location X32_Y34" {  } { { "loc" "" { Generic "C:/Users/david/OneDrive/Documentos/Maestria_Diseno_electronico/Diseno_micros/DM_Michel_Castillo_RISC_V/proj_quartus/" { { 1 { 0 "Router estimated peak interconnect usage is 23% of the available device resources in the region that extends from location X22_Y23 to location X32_Y34"} { { 12 { 0 ""} 22 23 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1679169584174 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1679169584174 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1679169593568 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1679169593568 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:12 " "Fitter routing operations ending: elapsed time is 00:00:12" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1679169593573 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 3.90 " "Total time spent on timing analysis during the Fitter is 3.90 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1679169598495 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1679169598595 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1679169600058 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1679169600061 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1679169601444 ""}
