// ==============================================================
// Generated by Vitis HLS v2023.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module hls_dijkstra_hls_dijkstra_Pipeline_VITIS_LOOP_24_2 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        dist_address0,
        dist_ce0,
        dist_we0,
        dist_d0,
        dist_q0,
        graph_address0,
        graph_ce0,
        graph_q0
);

parameter    ap_ST_fsm_pp0_stage0 = 37'd1;
parameter    ap_ST_fsm_pp0_stage1 = 37'd2;
parameter    ap_ST_fsm_pp0_stage2 = 37'd4;
parameter    ap_ST_fsm_pp0_stage3 = 37'd8;
parameter    ap_ST_fsm_pp0_stage4 = 37'd16;
parameter    ap_ST_fsm_pp0_stage5 = 37'd32;
parameter    ap_ST_fsm_pp0_stage6 = 37'd64;
parameter    ap_ST_fsm_pp0_stage7 = 37'd128;
parameter    ap_ST_fsm_pp0_stage8 = 37'd256;
parameter    ap_ST_fsm_pp0_stage9 = 37'd512;
parameter    ap_ST_fsm_pp0_stage10 = 37'd1024;
parameter    ap_ST_fsm_pp0_stage11 = 37'd2048;
parameter    ap_ST_fsm_pp0_stage12 = 37'd4096;
parameter    ap_ST_fsm_pp0_stage13 = 37'd8192;
parameter    ap_ST_fsm_pp0_stage14 = 37'd16384;
parameter    ap_ST_fsm_pp0_stage15 = 37'd32768;
parameter    ap_ST_fsm_pp0_stage16 = 37'd65536;
parameter    ap_ST_fsm_pp0_stage17 = 37'd131072;
parameter    ap_ST_fsm_pp0_stage18 = 37'd262144;
parameter    ap_ST_fsm_pp0_stage19 = 37'd524288;
parameter    ap_ST_fsm_pp0_stage20 = 37'd1048576;
parameter    ap_ST_fsm_pp0_stage21 = 37'd2097152;
parameter    ap_ST_fsm_pp0_stage22 = 37'd4194304;
parameter    ap_ST_fsm_pp0_stage23 = 37'd8388608;
parameter    ap_ST_fsm_pp0_stage24 = 37'd16777216;
parameter    ap_ST_fsm_pp0_stage25 = 37'd33554432;
parameter    ap_ST_fsm_pp0_stage26 = 37'd67108864;
parameter    ap_ST_fsm_pp0_stage27 = 37'd134217728;
parameter    ap_ST_fsm_pp0_stage28 = 37'd268435456;
parameter    ap_ST_fsm_pp0_stage29 = 37'd536870912;
parameter    ap_ST_fsm_pp0_stage30 = 37'd1073741824;
parameter    ap_ST_fsm_pp0_stage31 = 37'd2147483648;
parameter    ap_ST_fsm_pp0_stage32 = 37'd4294967296;
parameter    ap_ST_fsm_pp0_stage33 = 37'd8589934592;
parameter    ap_ST_fsm_pp0_stage34 = 37'd17179869184;
parameter    ap_ST_fsm_pp0_stage35 = 37'd34359738368;
parameter    ap_ST_fsm_pp0_stage36 = 37'd68719476736;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [3:0] dist_address0;
output   dist_ce0;
output   dist_we0;
output  [31:0] dist_d0;
input  [31:0] dist_q0;
output  [6:0] graph_address0;
output   graph_ce0;
input  [31:0] graph_q0;

reg ap_idle;
reg[3:0] dist_address0;
reg dist_ce0;
reg dist_we0;
reg[31:0] dist_d0;
reg[6:0] graph_address0;
reg graph_ce0;

(* fsm_encoding = "none" *) reg   [36:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_idle_pp0;
wire    ap_CS_fsm_pp0_stage11;
wire    ap_block_state12_pp0_stage11_iter0;
wire    ap_block_pp0_stage11_subdone;
reg   [0:0] icmp_ln24_reg_1100;
reg    ap_condition_exit_pp0_iter0_stage11;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire    ap_CS_fsm_pp0_stage36;
wire    ap_block_state37_pp0_stage36_iter0;
wire    ap_block_pp0_stage36_subdone;
reg   [0:0] sptSet_reg_279;
reg   [0:0] sptSet_1_reg_291;
reg   [0:0] sptSet_3_reg_303;
reg   [0:0] sptSet_2_reg_315;
reg   [0:0] sptSet_4_reg_327;
reg   [0:0] sptSet_5_reg_339;
reg   [0:0] sptSet_7_reg_351;
reg   [0:0] sptSet_6_reg_363;
reg   [0:0] sptSet_8_reg_375;
reg   [31:0] reg_399;
wire    ap_CS_fsm_pp0_stage1;
wire    ap_block_state2_pp0_stage1_iter0;
wire    ap_block_state39_pp0_stage1_iter1;
wire    ap_block_pp0_stage1_11001;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state38_pp0_stage0_iter1;
wire    ap_block_pp0_stage0_11001;
reg   [0:0] sptSet_17_reg_1498;
reg   [0:0] icmp_ln39_8_reg_1519;
reg   [31:0] reg_403;
wire    ap_CS_fsm_pp0_stage12;
wire    ap_block_state13_pp0_stage12_iter0;
wire    ap_block_pp0_stage12_11001;
reg   [0:0] sptSet_9_reg_1316;
wire    ap_CS_fsm_pp0_stage13;
wire    ap_block_state14_pp0_stage13_iter0;
wire    ap_block_pp0_stage13_11001;
reg   [0:0] sptSet_10_reg_1331;
wire    ap_CS_fsm_pp0_stage16;
wire    ap_block_state17_pp0_stage16_iter0;
wire    ap_block_pp0_stage16_11001;
reg   [0:0] sptSet_13_reg_1400;
reg   [31:0] reg_407;
wire    ap_CS_fsm_pp0_stage14;
wire    ap_block_state15_pp0_stage14_iter0;
wire    ap_block_pp0_stage14_11001;
reg   [0:0] sptSet_11_reg_1355;
wire    ap_CS_fsm_pp0_stage19;
wire    ap_block_state20_pp0_stage19_iter0;
wire    ap_block_pp0_stage19_11001;
reg   [0:0] sptSet_16_reg_1479;
wire   [31:0] grp_fu_411_p2;
reg   [31:0] reg_423;
reg   [0:0] icmp_ln39_reg_1341;
wire   [0:0] grp_fu_393_p2;
reg   [0:0] icmp_ln39_9_reg_1364;
wire    ap_CS_fsm_pp0_stage25;
wire    ap_block_state26_pp0_stage25_iter0;
wire    ap_block_pp0_stage25_11001;
reg   [0:0] icmp_ln39_4_reg_1433;
wire   [31:0] grp_fu_417_p2;
reg   [31:0] reg_428;
reg   [0:0] icmp_ln39_12_reg_1386;
wire    ap_CS_fsm_pp0_stage34;
wire    ap_block_state35_pp0_stage34_iter0;
wire    ap_block_pp0_stage34_11001;
reg   [0:0] icmp_ln39_7_reg_1507;
wire   [3:0] dist_addr_1_reg_1095;
wire   [0:0] icmp_ln24_fu_441_p2;
reg   [0:0] icmp_ln24_reg_1100_pp0_iter1_reg;
wire   [3:0] dist_addr_4_reg_1104;
wire   [3:0] dist_addr_8_reg_1109;
wire    ap_CS_fsm_pp0_stage2;
wire    ap_block_state3_pp0_stage2_iter0;
wire    ap_block_state41_pp0_stage2_iter1;
wire    ap_block_pp0_stage2_11001;
reg   [31:0] dist_load_4_reg_1114;
wire   [3:0] dist_addr_7_reg_1121;
wire    ap_CS_fsm_pp0_stage3;
wire    ap_block_state4_pp0_stage3_iter0;
wire    ap_block_state42_pp0_stage3_iter1;
wire    ap_block_pp0_stage3_11001;
reg   [31:0] dist_load_reg_1126;
reg   [31:0] dist_load_1_reg_1132;
wire    ap_CS_fsm_pp0_stage4;
wire    ap_block_state5_pp0_stage4_iter0;
wire    ap_block_state40_pp0_stage4_iter1;
wire    ap_block_pp0_stage4_11001;
wire   [3:0] dist_addr_6_reg_1139;
wire    ap_CS_fsm_pp0_stage5;
wire    ap_block_state6_pp0_stage5_iter0;
wire    ap_block_pp0_stage5_11001;
wire   [31:0] min_dist_1_0_fu_458_p3;
reg   [31:0] min_dist_1_0_reg_1144;
wire   [3:0] dist_addr_5_reg_1151;
wire    ap_CS_fsm_pp0_stage6;
wire    ap_block_state7_pp0_stage6_iter0;
wire    ap_block_pp0_stage6_11001;
wire   [0:0] xor_ln30_fu_469_p2;
reg   [0:0] xor_ln30_reg_1156;
wire   [31:0] min_dist_1_1_fu_481_p3;
reg   [31:0] min_dist_1_1_reg_1161;
reg   [31:0] dist_load_2_reg_1167;
wire   [0:0] icmp_ln30_1_fu_488_p2;
reg   [0:0] icmp_ln30_1_reg_1173;
wire   [3:0] dist_addr_3_reg_1178;
wire    ap_CS_fsm_pp0_stage7;
wire    ap_block_state8_pp0_stage7_iter0;
wire    ap_block_pp0_stage7_11001;
wire   [0:0] xor_ln30_1_fu_494_p2;
reg   [0:0] xor_ln30_1_reg_1183;
reg   [31:0] dist_load_3_reg_1188;
wire   [0:0] xor_ln30_2_fu_518_p2;
reg   [0:0] xor_ln30_2_reg_1193;
wire   [31:0] min_dist_1_3_fu_532_p3;
reg   [31:0] min_dist_1_3_reg_1198;
wire   [3:0] dist_addr_2_reg_1205;
wire    ap_CS_fsm_pp0_stage8;
wire    ap_block_state9_pp0_stage8_iter0;
wire    ap_block_pp0_stage8_11001;
wire   [0:0] xor_ln30_3_fu_544_p2;
reg   [0:0] xor_ln30_3_reg_1210;
wire   [31:0] min_dist_1_4_fu_556_p3;
reg   [31:0] min_dist_1_4_reg_1215;
reg   [31:0] dist_load_5_reg_1221;
wire   [0:0] icmp_ln30_4_fu_563_p2;
reg   [0:0] icmp_ln30_4_reg_1227;
wire   [3:0] dist_addr_reg_1232;
wire    ap_CS_fsm_pp0_stage9;
wire    ap_block_state10_pp0_stage9_iter0;
wire    ap_block_pp0_stage9_11001;
wire   [3:0] u_1_5_fu_664_p3;
reg   [3:0] u_1_5_reg_1237;
wire   [31:0] min_dist_1_5_fu_672_p3;
reg   [31:0] min_dist_1_5_reg_1243;
reg   [31:0] dist_load_6_reg_1249;
wire   [0:0] xor_ln30_5_fu_685_p2;
reg   [0:0] xor_ln30_5_reg_1255;
wire   [3:0] u_1_6_fu_702_p3;
reg   [3:0] u_1_6_reg_1261;
wire    ap_CS_fsm_pp0_stage10;
wire    ap_block_state11_pp0_stage10_iter0;
wire    ap_block_pp0_stage10_11001;
wire   [0:0] xor_ln30_6_fu_722_p2;
reg   [0:0] xor_ln30_6_reg_1267;
reg   [31:0] dist_load_8_reg_1272;
wire   [0:0] icmp_ln30_7_fu_744_p2;
reg   [0:0] icmp_ln30_7_reg_1277;
wire   [3:0] select_ln29_fu_776_p3;
reg   [3:0] select_ln29_reg_1282;
wire    ap_block_pp0_stage11_11001;
wire   [6:0] add_ln39_9_fu_796_p2;
reg   [6:0] add_ln39_9_reg_1294;
wire   [0:0] icmp_ln36_fu_807_p2;
reg   [0:0] icmp_ln36_reg_1311;
wire   [0:0] sptSet_9_fu_813_p2;
wire   [0:0] icmp_ln36_1_fu_833_p2;
reg   [0:0] icmp_ln36_1_reg_1326;
wire   [0:0] sptSet_10_fu_838_p2;
reg   [3:0] dist_addr_9_reg_1336;
wire   [0:0] grp_fu_387_p2;
wire   [0:0] icmp_ln36_2_fu_854_p2;
reg   [0:0] icmp_ln36_2_reg_1350;
wire   [0:0] sptSet_11_fu_859_p2;
reg   [0:0] icmp_ln39_1_reg_1360;
wire   [0:0] icmp_ln36_3_fu_875_p2;
reg   [0:0] icmp_ln36_3_reg_1373;
wire   [0:0] sptSet_12_fu_880_p2;
reg   [0:0] sptSet_12_reg_1378;
wire    ap_CS_fsm_pp0_stage15;
wire    ap_block_state16_pp0_stage15_iter0;
wire    ap_block_pp0_stage15_11001;
wire   [0:0] icmp_ln36_4_fu_901_p2;
reg   [0:0] icmp_ln36_4_reg_1395;
wire   [0:0] sptSet_13_fu_906_p2;
reg   [31:0] graph_load_3_reg_1405;
reg   [0:0] icmp_ln39_3_reg_1410;
wire   [0:0] icmp_ln36_5_fu_922_p2;
reg   [0:0] icmp_ln36_5_reg_1419;
wire   [0:0] sptSet_14_fu_927_p2;
reg   [0:0] sptSet_14_reg_1424;
reg   [0:0] icmp_ln39_10_reg_1429;
wire    ap_CS_fsm_pp0_stage17;
wire    ap_block_state18_pp0_stage17_iter0;
wire    ap_block_pp0_stage17_11001;
wire   [0:0] icmp_ln36_6_fu_943_p2;
reg   [0:0] icmp_ln36_6_reg_1442;
wire   [0:0] sptSet_15_fu_948_p2;
reg   [0:0] sptSet_15_reg_1447;
reg   [31:0] graph_load_5_reg_1455;
reg   [0:0] icmp_ln39_5_reg_1460;
wire    ap_CS_fsm_pp0_stage18;
wire    ap_block_state19_pp0_stage18_iter0;
wire    ap_block_pp0_stage18_11001;
wire   [6:0] add_ln39_17_fu_969_p2;
reg   [6:0] add_ln39_17_reg_1469;
wire   [0:0] icmp_ln36_7_fu_974_p2;
reg   [0:0] icmp_ln36_7_reg_1474;
wire   [0:0] sptSet_16_fu_979_p2;
reg   [31:0] graph_load_6_reg_1484;
reg   [0:0] icmp_ln39_6_reg_1489;
wire   [0:0] sptSet_17_fu_1029_p2;
reg   [0:0] icmp_ln39_13_reg_1503;
reg   [31:0] graph_load_8_reg_1514;
wire    ap_CS_fsm_pp0_stage20;
wire    ap_block_state21_pp0_stage20_iter0;
wire    ap_block_pp0_stage20_11001;
reg   [0:0] icmp_ln39_15_reg_1523;
wire    ap_CS_fsm_pp0_stage22;
wire    ap_block_state23_pp0_stage22_iter0;
wire    ap_block_pp0_stage22_11001;
wire   [31:0] add_ln39_3_fu_1040_p2;
reg   [31:0] add_ln39_3_reg_1527;
reg   [0:0] icmp_ln39_17_reg_1536;
reg   [0:0] icmp_ln39_19_reg_1543;
wire    ap_CS_fsm_pp0_stage28;
wire    ap_block_state29_pp0_stage28_iter0;
wire    ap_block_pp0_stage28_11001;
wire   [31:0] add_ln39_5_fu_1054_p2;
reg   [31:0] add_ln39_5_reg_1547;
reg   [0:0] icmp_ln39_21_reg_1556;
wire    ap_CS_fsm_pp0_stage31;
wire    ap_block_state32_pp0_stage31_iter0;
wire    ap_block_pp0_stage31_11001;
wire   [31:0] add_ln39_6_fu_1063_p2;
reg   [31:0] add_ln39_6_reg_1560;
reg   [0:0] icmp_ln39_23_reg_1569;
reg   [0:0] icmp_ln39_25_reg_1576;
wire   [31:0] add_ln39_8_fu_1078_p2;
reg   [31:0] add_ln39_8_reg_1580;
wire   [0:0] icmp_ln39_26_fu_1083_p2;
reg   [0:0] icmp_ln39_26_reg_1585;
reg    ap_enable_reg_pp0_iter0_reg;
wire    ap_block_pp0_stage4_subdone;
wire    ap_loop_init;
wire    ap_block_pp0_stage0_subdone;
wire    ap_block_pp0_stage0;
wire    ap_block_pp0_stage1;
wire    ap_block_pp0_stage2;
wire    ap_block_pp0_stage3;
wire    ap_block_pp0_stage5;
wire    ap_block_pp0_stage6;
wire    ap_block_pp0_stage7;
wire    ap_block_pp0_stage8;
wire    ap_block_pp0_stage9;
wire   [63:0] zext_ln39_1_fu_802_p1;
wire    ap_block_pp0_stage11;
wire   [63:0] zext_ln39_2_fu_828_p1;
wire    ap_block_pp0_stage12;
wire   [63:0] zext_ln36_fu_819_p1;
wire   [63:0] zext_ln39_3_fu_849_p1;
wire    ap_block_pp0_stage13;
wire   [63:0] zext_ln39_4_fu_870_p1;
wire    ap_block_pp0_stage14;
wire   [63:0] zext_ln39_5_fu_896_p1;
wire    ap_block_pp0_stage15;
wire   [63:0] zext_ln39_6_fu_917_p1;
wire    ap_block_pp0_stage16;
wire   [63:0] zext_ln39_7_fu_938_p1;
wire    ap_block_pp0_stage17;
wire   [63:0] zext_ln39_8_fu_964_p1;
wire    ap_block_pp0_stage18;
wire   [63:0] zext_ln39_9_fu_985_p1;
wire    ap_block_pp0_stage19;
reg   [3:0] count_fu_104;
wire   [3:0] count_2_fu_447_p2;
reg   [3:0] ap_sig_allocacmp_count_1;
wire   [0:0] icmp_ln39_2_fu_886_p2;
wire   [0:0] icmp_ln39_11_fu_954_p2;
wire   [0:0] icmp_ln39_14_fu_1035_p2;
wire    ap_block_pp0_stage20;
wire    ap_CS_fsm_pp0_stage21;
wire    ap_block_state22_pp0_stage21_iter0;
wire    ap_block_pp0_stage21_11001;
wire    ap_block_pp0_stage21;
wire    ap_CS_fsm_pp0_stage23;
wire    ap_block_state24_pp0_stage23_iter0;
wire    ap_block_pp0_stage23_11001;
wire   [0:0] icmp_ln39_16_fu_1045_p2;
wire    ap_block_pp0_stage23;
wire    ap_CS_fsm_pp0_stage24;
wire    ap_block_state25_pp0_stage24_iter0;
wire    ap_block_pp0_stage24_11001;
wire    ap_block_pp0_stage24;
wire    ap_CS_fsm_pp0_stage26;
wire    ap_block_state27_pp0_stage26_iter0;
wire    ap_block_pp0_stage26_11001;
wire   [0:0] icmp_ln39_18_fu_1049_p2;
wire    ap_block_pp0_stage26;
wire    ap_CS_fsm_pp0_stage27;
wire    ap_block_state28_pp0_stage27_iter0;
wire    ap_block_pp0_stage27_11001;
wire    ap_block_pp0_stage27;
wire    ap_CS_fsm_pp0_stage29;
wire    ap_block_state30_pp0_stage29_iter0;
wire    ap_block_pp0_stage29_11001;
wire   [0:0] icmp_ln39_20_fu_1059_p2;
wire    ap_block_pp0_stage29;
wire    ap_CS_fsm_pp0_stage30;
wire    ap_block_state31_pp0_stage30_iter0;
wire    ap_block_pp0_stage30_11001;
wire    ap_block_pp0_stage30;
wire    ap_CS_fsm_pp0_stage32;
wire    ap_block_state33_pp0_stage32_iter0;
wire    ap_block_pp0_stage32_11001;
wire   [0:0] icmp_ln39_22_fu_1068_p2;
wire    ap_block_pp0_stage32;
wire    ap_CS_fsm_pp0_stage33;
wire    ap_block_state34_pp0_stage33_iter0;
wire    ap_block_pp0_stage33_11001;
wire    ap_block_pp0_stage33;
wire    ap_CS_fsm_pp0_stage35;
wire    ap_block_state36_pp0_stage35_iter0;
wire    ap_block_pp0_stage35_11001;
wire   [0:0] icmp_ln39_24_fu_1072_p2;
wire    ap_block_pp0_stage35;
wire    ap_block_pp0_stage36_11001;
wire    ap_block_pp0_stage36;
wire    ap_block_pp0_stage4;
wire    ap_block_pp0_stage22;
wire    ap_block_pp0_stage25;
wire    ap_block_pp0_stage28;
wire    ap_block_pp0_stage31;
wire    ap_block_pp0_stage34;
wire   [0:0] icmp_ln30_fu_465_p2;
wire   [31:0] select_ln30_1_fu_475_p3;
wire   [31:0] select_ln30_9_fu_499_p3;
wire   [31:0] min_dist_1_2_fu_505_p3;
wire   [0:0] icmp_ln30_2_fu_512_p2;
wire   [31:0] select_ln30_10_fu_524_p3;
wire   [0:0] icmp_ln30_3_fu_540_p2;
wire   [31:0] select_ln30_11_fu_550_p3;
wire   [1:0] sptSet_cast_fu_569_p3;
wire   [1:0] select_ln30_fu_577_p3;
wire   [1:0] u_1_1_fu_584_p3;
wire  signed [2:0] u_1_1_cast_fu_592_p1;
wire   [2:0] select_ln30_2_fu_596_p3;
wire   [2:0] u_1_2_fu_603_p3;
wire   [2:0] select_ln30_3_fu_611_p3;
wire   [2:0] u_1_3_fu_618_p3;
wire  signed [3:0] u_1_3_cast_fu_626_p1;
wire   [3:0] select_ln30_4_fu_630_p3;
wire   [0:0] xor_ln30_4_fu_645_p2;
wire   [3:0] u_1_4_fu_637_p3;
wire   [3:0] select_ln30_5_fu_650_p3;
wire   [31:0] select_ln30_12_fu_658_p3;
wire   [0:0] icmp_ln30_5_fu_679_p2;
wire    ap_block_pp0_stage10;
wire   [3:0] select_ln30_6_fu_691_p3;
wire   [31:0] select_ln30_13_fu_697_p3;
wire   [31:0] min_dist_1_6_fu_709_p3;
wire   [0:0] icmp_ln30_6_fu_716_p2;
wire   [31:0] select_ln30_14_fu_728_p3;
wire   [31:0] min_dist_1_7_fu_736_p3;
wire   [3:0] select_ln30_7_fu_750_p3;
wire   [0:0] xor_ln30_7_fu_763_p2;
wire   [3:0] u_1_7_fu_756_p3;
wire   [3:0] select_ln30_8_fu_768_p3;
wire   [6:0] tmp_fu_788_p3;
wire   [6:0] zext_ln39_fu_784_p1;
wire   [6:0] add_ln39_10_fu_823_p2;
wire   [6:0] add_ln39_11_fu_844_p2;
wire   [6:0] add_ln39_12_fu_865_p2;
wire   [6:0] add_ln39_13_fu_891_p2;
wire   [6:0] add_ln39_14_fu_912_p2;
wire   [6:0] add_ln39_15_fu_933_p2;
wire   [6:0] add_ln39_16_fu_959_p2;
wire   [0:0] or_ln36_1_fu_993_p2;
wire   [0:0] or_ln36_fu_989_p2;
wire   [0:0] or_ln36_4_fu_1007_p2;
wire   [0:0] or_ln36_3_fu_1003_p2;
wire   [0:0] or_ln36_5_fu_1011_p2;
wire   [0:0] or_ln36_2_fu_997_p2;
wire   [0:0] or_ln36_6_fu_1017_p2;
wire   [0:0] xor_ln36_fu_1023_p2;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg   [36:0] ap_NS_fsm;
reg    ap_idle_pp0_1to1;
wire    ap_block_pp0_stage1_subdone;
wire    ap_block_pp0_stage2_subdone;
wire    ap_block_pp0_stage3_subdone;
wire    ap_block_pp0_stage5_subdone;
wire    ap_block_pp0_stage6_subdone;
wire    ap_block_pp0_stage7_subdone;
wire    ap_block_pp0_stage8_subdone;
wire    ap_block_pp0_stage9_subdone;
wire    ap_block_pp0_stage10_subdone;
wire    ap_block_pp0_stage12_subdone;
wire    ap_block_pp0_stage13_subdone;
wire    ap_block_pp0_stage14_subdone;
wire    ap_block_pp0_stage15_subdone;
wire    ap_block_pp0_stage16_subdone;
wire    ap_block_pp0_stage17_subdone;
wire    ap_block_pp0_stage18_subdone;
wire    ap_block_pp0_stage19_subdone;
wire    ap_block_pp0_stage20_subdone;
wire    ap_block_pp0_stage21_subdone;
wire    ap_block_pp0_stage22_subdone;
wire    ap_block_pp0_stage23_subdone;
wire    ap_block_pp0_stage24_subdone;
wire    ap_block_pp0_stage25_subdone;
wire    ap_block_pp0_stage26_subdone;
wire    ap_block_pp0_stage27_subdone;
wire    ap_block_pp0_stage28_subdone;
wire    ap_block_pp0_stage29_subdone;
wire    ap_block_pp0_stage30_subdone;
wire    ap_block_pp0_stage31_subdone;
wire    ap_block_pp0_stage32_subdone;
wire    ap_block_pp0_stage33_subdone;
wire    ap_block_pp0_stage34_subdone;
wire    ap_block_pp0_stage35_subdone;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 37'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter0_reg = 1'b0;
#0 ap_done_reg = 1'b0;
end

hls_dijkstra_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage11),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_pp0_stage11_subdone) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage11)) begin
            ap_enable_reg_pp0_iter0_reg <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            ap_enable_reg_pp0_iter0_reg <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage4_subdone) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage36_subdone) & (1'b1 == ap_CS_fsm_pp0_stage36))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln24_fu_441_p2 == 1'd0))) begin
            count_fu_104 <= count_2_fu_447_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            count_fu_104 <= 4'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln24_reg_1100_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        sptSet_1_reg_291 <= sptSet_10_reg_1331;
    end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sptSet_1_reg_291 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln24_reg_1100_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        sptSet_2_reg_315 <= sptSet_11_reg_1355;
    end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sptSet_2_reg_315 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln24_reg_1100_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        sptSet_3_reg_303 <= sptSet_12_reg_1378;
    end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sptSet_3_reg_303 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln24_reg_1100_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        sptSet_4_reg_327 <= sptSet_13_reg_1400;
    end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sptSet_4_reg_327 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln24_reg_1100_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        sptSet_5_reg_339 <= sptSet_14_reg_1424;
    end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sptSet_5_reg_339 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln24_reg_1100_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        sptSet_6_reg_363 <= sptSet_15_reg_1447;
    end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sptSet_6_reg_363 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln24_reg_1100_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        sptSet_7_reg_351 <= sptSet_16_reg_1479;
    end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sptSet_7_reg_351 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln24_reg_1100_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        sptSet_8_reg_375 <= sptSet_17_reg_1498;
    end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sptSet_8_reg_375 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln24_reg_1100_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        sptSet_reg_279 <= sptSet_9_reg_1316;
    end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sptSet_reg_279 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln24_reg_1100 == 1'd0) & (1'b0 == ap_block_pp0_stage18_11001) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
        add_ln39_17_reg_1469 <= add_ln39_17_fu_969_p2;
        icmp_ln36_7_reg_1474 <= icmp_ln36_7_fu_974_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln24_reg_1100 == 1'd0) & (1'b0 == ap_block_pp0_stage22_11001) & (icmp_ln39_3_reg_1410 == 1'd0) & (sptSet_12_reg_1378 == 1'd0) & (grp_fu_393_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage22))) begin
        add_ln39_3_reg_1527 <= add_ln39_3_fu_1040_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln24_reg_1100 == 1'd0) & (1'b0 == ap_block_pp0_stage28_11001) & (icmp_ln39_5_reg_1460 == 1'd0) & (sptSet_14_reg_1424 == 1'd0) & (grp_fu_393_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage28))) begin
        add_ln39_5_reg_1547 <= add_ln39_5_fu_1054_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln24_reg_1100 == 1'd0) & (1'b0 == ap_block_pp0_stage31_11001) & (icmp_ln39_6_reg_1489 == 1'd0) & (sptSet_15_reg_1447 == 1'd0) & (grp_fu_393_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage31))) begin
        add_ln39_6_reg_1560 <= add_ln39_6_fu_1063_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln39_25_reg_1576 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln39_8_reg_1519 == 1'd0) & (sptSet_17_reg_1498 == 1'd0))) begin
        add_ln39_8_reg_1580 <= add_ln39_8_fu_1078_p2;
        icmp_ln39_26_reg_1585 <= icmp_ln39_26_fu_1083_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln24_reg_1100 == 1'd0) & (1'b0 == ap_block_pp0_stage11_11001) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        add_ln39_9_reg_1294 <= add_ln39_9_fu_796_p2;
        icmp_ln36_reg_1311 <= icmp_ln36_fu_807_p2;
        select_ln29_reg_1282 <= select_ln29_fu_776_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln24_reg_1100 == 1'd0) & (1'b0 == ap_block_pp0_stage12_11001) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        dist_addr_9_reg_1336 <= zext_ln36_fu_819_p1;
        icmp_ln36_1_reg_1326 <= icmp_ln36_1_fu_833_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln24_reg_1100 == 1'd0) & (1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        dist_load_1_reg_1132 <= dist_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln24_reg_1100 == 1'd0) & (1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        dist_load_2_reg_1167 <= dist_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln24_reg_1100 == 1'd0) & (1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        dist_load_3_reg_1188 <= dist_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln24_reg_1100 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        dist_load_4_reg_1114 <= dist_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln24_reg_1100 == 1'd0) & (1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        dist_load_5_reg_1221 <= dist_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln24_reg_1100 == 1'd0) & (1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        dist_load_6_reg_1249 <= dist_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln24_reg_1100 == 1'd0) & (1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        dist_load_8_reg_1272 <= dist_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln24_reg_1100 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        dist_load_reg_1126 <= dist_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln24_reg_1100 == 1'd0) & (1'b0 == ap_block_pp0_stage15_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (sptSet_12_reg_1378 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        graph_load_3_reg_1405 <= graph_q0;
        icmp_ln39_3_reg_1410 <= grp_fu_387_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln24_reg_1100 == 1'd0) & (1'b0 == ap_block_pp0_stage17_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (sptSet_14_reg_1424 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
        graph_load_5_reg_1455 <= graph_q0;
        icmp_ln39_5_reg_1460 <= grp_fu_387_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln24_reg_1100 == 1'd0) & (1'b0 == ap_block_pp0_stage18_11001) & (sptSet_15_reg_1447 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
        graph_load_6_reg_1484 <= graph_q0;
        icmp_ln39_6_reg_1489 <= grp_fu_387_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln24_reg_1100 == 1'd0) & (1'b0 == ap_block_pp0_stage20_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20) & (sptSet_17_reg_1498 == 1'd0))) begin
        graph_load_8_reg_1514 <= graph_q0;
        icmp_ln39_8_reg_1519 <= grp_fu_387_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln24_reg_1100 <= icmp_ln24_fu_441_p2;
        icmp_ln24_reg_1100_pp0_iter1_reg <= icmp_ln24_reg_1100;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln24_reg_1100 == 1'd0) & (1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        icmp_ln30_1_reg_1173 <= icmp_ln30_1_fu_488_p2;
        min_dist_1_1_reg_1161 <= min_dist_1_1_fu_481_p3;
        xor_ln30_reg_1156 <= xor_ln30_fu_469_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln24_reg_1100 == 1'd0) & (1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        icmp_ln30_4_reg_1227 <= icmp_ln30_4_fu_563_p2;
        min_dist_1_4_reg_1215 <= min_dist_1_4_fu_556_p3;
        xor_ln30_3_reg_1210 <= xor_ln30_3_fu_544_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln24_reg_1100 == 1'd0) & (1'b0 == ap_block_pp0_stage10_11001) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        icmp_ln30_7_reg_1277 <= icmp_ln30_7_fu_744_p2;
        u_1_6_reg_1261 <= u_1_6_fu_702_p3;
        xor_ln30_6_reg_1267 <= xor_ln30_6_fu_722_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln24_reg_1100 == 1'd0) & (1'b0 == ap_block_pp0_stage13_11001) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        icmp_ln36_2_reg_1350 <= icmp_ln36_2_fu_854_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln24_reg_1100 == 1'd0) & (1'b0 == ap_block_pp0_stage14_11001) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
        icmp_ln36_3_reg_1373 <= icmp_ln36_3_fu_875_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln24_reg_1100 == 1'd0) & (1'b0 == ap_block_pp0_stage15_11001) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        icmp_ln36_4_reg_1395 <= icmp_ln36_4_fu_901_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln24_reg_1100 == 1'd0) & (1'b0 == ap_block_pp0_stage16_11001) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
        icmp_ln36_5_reg_1419 <= icmp_ln36_5_fu_922_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln24_reg_1100 == 1'd0) & (1'b0 == ap_block_pp0_stage17_11001) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
        icmp_ln36_6_reg_1442 <= icmp_ln36_6_fu_943_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln24_reg_1100 == 1'd0) & (1'b0 == ap_block_pp0_stage16_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln39_9_reg_1364 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage16) & (sptSet_10_reg_1331 == 1'd0))) begin
        icmp_ln39_10_reg_1429 <= grp_fu_393_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln24_reg_1100 == 1'd0) & (1'b0 == ap_block_pp0_stage14_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (sptSet_11_reg_1355 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
        icmp_ln39_12_reg_1386 <= grp_fu_387_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln24_reg_1100 == 1'd0) & (1'b0 == ap_block_pp0_stage19_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln39_12_reg_1386 == 1'd0) & (sptSet_11_reg_1355 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage19))) begin
        icmp_ln39_13_reg_1503 <= grp_fu_393_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln24_reg_1100 == 1'd0) & (1'b0 == ap_block_pp0_stage22_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln39_3_reg_1410 == 1'd0) & (sptSet_12_reg_1378 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage22))) begin
        icmp_ln39_15_reg_1523 <= grp_fu_393_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln24_reg_1100 == 1'd0) & (1'b0 == ap_block_pp0_stage25_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln39_4_reg_1433 == 1'd0) & (sptSet_13_reg_1400 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage25))) begin
        icmp_ln39_17_reg_1536 <= grp_fu_393_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln24_reg_1100 == 1'd0) & (1'b0 == ap_block_pp0_stage28_11001) & (icmp_ln39_5_reg_1460 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (sptSet_14_reg_1424 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage28))) begin
        icmp_ln39_19_reg_1543 <= grp_fu_393_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln24_reg_1100 == 1'd0) & (1'b0 == ap_block_pp0_stage13_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln39_reg_1341 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage13) & (sptSet_9_reg_1316 == 1'd0))) begin
        icmp_ln39_1_reg_1360 <= grp_fu_393_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln24_reg_1100 == 1'd0) & (1'b0 == ap_block_pp0_stage31_11001) & (icmp_ln39_6_reg_1489 == 1'd0) & (sptSet_15_reg_1447 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage31))) begin
        icmp_ln39_21_reg_1556 <= grp_fu_393_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln24_reg_1100 == 1'd0) & (1'b0 == ap_block_pp0_stage34_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln39_7_reg_1507 == 1'd0) & (sptSet_16_reg_1479 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage34))) begin
        icmp_ln39_23_reg_1569 <= grp_fu_393_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln39_8_reg_1519 == 1'd0) & (sptSet_17_reg_1498 == 1'd0))) begin
        icmp_ln39_25_reg_1576 <= grp_fu_393_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln24_reg_1100 == 1'd0) & (1'b0 == ap_block_pp0_stage16_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (sptSet_13_reg_1400 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
        icmp_ln39_4_reg_1433 <= grp_fu_387_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln24_reg_1100 == 1'd0) & (1'b0 == ap_block_pp0_stage19_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (sptSet_16_reg_1479 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage19))) begin
        icmp_ln39_7_reg_1507 <= grp_fu_387_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln24_reg_1100 == 1'd0) & (1'b0 == ap_block_pp0_stage13_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (sptSet_10_reg_1331 == 1'd0))) begin
        icmp_ln39_9_reg_1364 <= grp_fu_387_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln24_reg_1100 == 1'd0) & (1'b0 == ap_block_pp0_stage12_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (sptSet_9_reg_1316 == 1'd0))) begin
        icmp_ln39_reg_1341 <= grp_fu_387_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln24_reg_1100 == 1'd0) & (1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        min_dist_1_0_reg_1144 <= min_dist_1_0_fu_458_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln24_reg_1100 == 1'd0) & (1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        min_dist_1_3_reg_1198 <= min_dist_1_3_fu_532_p3;
        xor_ln30_1_reg_1183 <= xor_ln30_1_fu_494_p2;
        xor_ln30_2_reg_1193 <= xor_ln30_2_fu_518_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln24_reg_1100 == 1'd0) & (1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        min_dist_1_5_reg_1243 <= min_dist_1_5_fu_672_p3;
        u_1_5_reg_1237 <= u_1_5_fu_664_p3;
        xor_ln30_5_reg_1255 <= xor_ln30_5_fu_685_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln39_8_reg_1519 == 1'd0) & (sptSet_17_reg_1498 == 1'd0)) | ((icmp_ln24_reg_1100 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        reg_399 <= dist_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((((icmp_ln24_reg_1100 == 1'd0) & (1'b0 == ap_block_pp0_stage16_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (sptSet_13_reg_1400 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage16)) | ((icmp_ln24_reg_1100 == 1'd0) & (1'b0 == ap_block_pp0_stage13_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (sptSet_10_reg_1331 == 1'd0)) | ((icmp_ln24_reg_1100 == 1'd0) & (1'b0 == ap_block_pp0_stage12_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (sptSet_9_reg_1316 == 1'd0)))) begin
        reg_403 <= graph_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((((icmp_ln24_reg_1100 == 1'd0) & (1'b0 == ap_block_pp0_stage19_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (sptSet_16_reg_1479 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage19)) | ((icmp_ln24_reg_1100 == 1'd0) & (1'b0 == ap_block_pp0_stage14_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (sptSet_11_reg_1355 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage14)))) begin
        reg_407 <= graph_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((((icmp_ln24_reg_1100 == 1'd0) & (1'b0 == ap_block_pp0_stage25_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln39_4_reg_1433 == 1'd0) & (grp_fu_393_p2 == 1'd0) & (sptSet_13_reg_1400 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage25)) | ((icmp_ln24_reg_1100 == 1'd0) & (1'b0 == ap_block_pp0_stage16_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln39_9_reg_1364 == 1'd0) & (grp_fu_393_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage16) & (sptSet_10_reg_1331 == 1'd0)) | ((icmp_ln24_reg_1100 == 1'd0) & (1'b0 == ap_block_pp0_stage13_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (grp_fu_393_p2 == 1'd0) & (icmp_ln39_reg_1341 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage13) & (sptSet_9_reg_1316 == 1'd0)))) begin
        reg_423 <= grp_fu_411_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((icmp_ln24_reg_1100 == 1'd0) & (1'b0 == ap_block_pp0_stage34_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln39_7_reg_1507 == 1'd0) & (grp_fu_393_p2 == 1'd0) & (sptSet_16_reg_1479 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage34)) | ((icmp_ln24_reg_1100 == 1'd0) & (1'b0 == ap_block_pp0_stage19_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln39_12_reg_1386 == 1'd0) & (grp_fu_393_p2 == 1'd0) & (sptSet_11_reg_1355 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage19)))) begin
        reg_428 <= grp_fu_417_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln24_reg_1100 == 1'd0) & (1'b0 == ap_block_pp0_stage12_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        sptSet_10_reg_1331 <= sptSet_10_fu_838_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln24_reg_1100 == 1'd0) & (1'b0 == ap_block_pp0_stage13_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        sptSet_11_reg_1355 <= sptSet_11_fu_859_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln24_reg_1100 == 1'd0) & (1'b0 == ap_block_pp0_stage14_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
        sptSet_12_reg_1378 <= sptSet_12_fu_880_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln24_reg_1100 == 1'd0) & (1'b0 == ap_block_pp0_stage15_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        sptSet_13_reg_1400 <= sptSet_13_fu_906_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln24_reg_1100 == 1'd0) & (1'b0 == ap_block_pp0_stage16_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
        sptSet_14_reg_1424 <= sptSet_14_fu_927_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln24_reg_1100 == 1'd0) & (1'b0 == ap_block_pp0_stage17_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
        sptSet_15_reg_1447 <= sptSet_15_fu_948_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln24_reg_1100 == 1'd0) & (1'b0 == ap_block_pp0_stage18_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
        sptSet_16_reg_1479 <= sptSet_16_fu_979_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln24_reg_1100 == 1'd0) & (1'b0 == ap_block_pp0_stage19_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19))) begin
        sptSet_17_reg_1498 <= sptSet_17_fu_1029_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln24_reg_1100 == 1'd0) & (1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        sptSet_9_reg_1316 <= sptSet_9_fu_813_p2;
    end
end

always @ (*) begin
    if (((icmp_ln24_reg_1100 == 1'd1) & (1'b0 == ap_block_pp0_stage11_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        ap_condition_exit_pp0_iter0_stage11 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage11 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_pp0_stage11_subdone) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        ap_enable_reg_pp0_iter0 = ap_start_int;
    end else begin
        ap_enable_reg_pp0_iter0 = ap_enable_reg_pp0_iter0_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_start_int == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b0)) begin
        ap_idle_pp0_1to1 = 1'b1;
    end else begin
        ap_idle_pp0_1to1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage36_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage36))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_count_1 = 4'd0;
    end else begin
        ap_sig_allocacmp_count_1 = count_fu_104;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        dist_address0 = dist_addr_reg_1232;
    end else if (((1'b0 == ap_block_pp0_stage35) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage35))) begin
        dist_address0 = dist_addr_1_reg_1095;
    end else if (((1'b0 == ap_block_pp0_stage32) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage32))) begin
        dist_address0 = dist_addr_2_reg_1205;
    end else if (((1'b0 == ap_block_pp0_stage29) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage29))) begin
        dist_address0 = dist_addr_3_reg_1178;
    end else if (((1'b0 == ap_block_pp0_stage26) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage26))) begin
        dist_address0 = dist_addr_4_reg_1104;
    end else if (((1'b0 == ap_block_pp0_stage23) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23))) begin
        dist_address0 = dist_addr_5_reg_1151;
    end else if (((1'b0 == ap_block_pp0_stage20) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20))) begin
        dist_address0 = dist_addr_6_reg_1139;
    end else if (((1'b0 == ap_block_pp0_stage17) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
        dist_address0 = dist_addr_7_reg_1121;
    end else if ((((1'b0 == ap_block_pp0_stage27) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage27)) | ((1'b0 == ap_block_pp0_stage24) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24)) | ((1'b0 == ap_block_pp0_stage21) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage21)) | ((1'b0 == ap_block_pp0_stage18) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((1'b0 == ap_block_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage36) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage36)) | ((1'b0 == ap_block_pp0_stage33) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage33)) | ((1'b0 == ap_block_pp0_stage30) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage30)))) begin
        dist_address0 = dist_addr_9_reg_1336;
    end else if (((1'b0 == ap_block_pp0_stage14) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
        dist_address0 = dist_addr_8_reg_1109;
    end else if (((1'b0 == ap_block_pp0_stage12) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        dist_address0 = zext_ln36_fu_819_p1;
    end else if (((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        dist_address0 = 64'd8;
    end else if (((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        dist_address0 = 64'd6;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        dist_address0 = 64'd5;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        dist_address0 = 64'd3;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        dist_address0 = 64'd2;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        dist_address0 = 64'd1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        dist_address0 = 64'd0;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        dist_address0 = 64'd4;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        dist_address0 = 64'd7;
    end else begin
        dist_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage29_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage29)) | ((1'b0 == ap_block_pp0_stage27_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage27)) | ((1'b0 == ap_block_pp0_stage26_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage26)) | ((1'b0 == ap_block_pp0_stage24_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24)) | ((1'b0 == ap_block_pp0_stage23_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23)) | ((1'b0 == ap_block_pp0_stage21_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage21)) | ((1'b0 == ap_block_pp0_stage20_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20)) | ((1'b0 == ap_block_pp0_stage18_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((1'b0 == ap_block_pp0_stage17_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((1'b0 == ap_block_pp0_stage15_11001) 
    & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage14_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 
    == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage12_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage36_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage36)) | ((1'b0 == ap_block_pp0_stage35_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage35)) | ((1'b0 == ap_block_pp0_stage33_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage33)) | ((1'b0 == ap_block_pp0_stage32_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage32)) | ((1'b0 == ap_block_pp0_stage30_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage30)))) begin
        dist_ce0 = 1'b1;
    end else begin
        dist_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        dist_d0 = add_ln39_8_reg_1580;
    end else if (((1'b0 == ap_block_pp0_stage32) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage32))) begin
        dist_d0 = add_ln39_6_reg_1560;
    end else if (((1'b0 == ap_block_pp0_stage29) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage29))) begin
        dist_d0 = add_ln39_5_reg_1547;
    end else if (((1'b0 == ap_block_pp0_stage23) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23))) begin
        dist_d0 = add_ln39_3_reg_1527;
    end else if ((((1'b0 == ap_block_pp0_stage20) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20)) | ((1'b0 == ap_block_pp0_stage35) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage35)))) begin
        dist_d0 = reg_428;
    end else if ((((1'b0 == ap_block_pp0_stage26) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage26)) | ((1'b0 == ap_block_pp0_stage17) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((1'b0 == ap_block_pp0_stage14) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)))) begin
        dist_d0 = reg_423;
    end else begin
        dist_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln39_20_fu_1059_p2 == 1'd1) & (icmp_ln24_reg_1100 == 1'd0) & (1'b0 == ap_block_pp0_stage29_11001) & (icmp_ln39_19_reg_1543 == 1'd0) & (icmp_ln39_5_reg_1460 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (sptSet_14_reg_1424 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage29)) | ((icmp_ln39_18_fu_1049_p2 == 1'd1) & (icmp_ln24_reg_1100 == 1'd0) & (1'b0 == ap_block_pp0_stage26_11001) & (icmp_ln39_17_reg_1536 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln39_4_reg_1433 == 1'd0) & (sptSet_13_reg_1400 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage26)) | ((icmp_ln39_16_fu_1045_p2 == 1'd1) & (icmp_ln24_reg_1100 == 1'd0) & (1'b0 == ap_block_pp0_stage23_11001) & (icmp_ln39_15_reg_1523 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln39_3_reg_1410 == 1'd0) & (sptSet_12_reg_1378 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage23)) | ((icmp_ln39_14_fu_1035_p2 == 1'd1) & (icmp_ln24_reg_1100 == 1'd0) & (1'b0 == ap_block_pp0_stage20_11001) & (icmp_ln39_13_reg_1503 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln39_12_reg_1386 
    == 1'd0) & (sptSet_11_reg_1355 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage20)) | ((icmp_ln39_11_fu_954_p2 == 1'd1) & (icmp_ln24_reg_1100 == 1'd0) & (1'b0 == ap_block_pp0_stage17_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln39_10_reg_1429 == 1'd0) & (icmp_ln39_9_reg_1364 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage17) & (sptSet_10_reg_1331 == 1'd0)) | ((icmp_ln39_2_fu_886_p2 == 1'd1) & (icmp_ln24_reg_1100 == 1'd0) & (1'b0 == ap_block_pp0_stage14_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln39_1_reg_1360 == 1'd0) & (icmp_ln39_reg_1341 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage14) & (sptSet_9_reg_1316 == 1'd0)) | ((1'b0 == ap_block_pp0_stage4_11001) & (icmp_ln39_26_reg_1585 == 1'd1) & (icmp_ln39_25_reg_1576 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (icmp_ln39_8_reg_1519 == 1'd0) & (sptSet_17_reg_1498 == 1'd0)) | ((icmp_ln24_reg_1100 == 1'd0) & (1'b0 == ap_block_pp0_stage35_11001) & (icmp_ln39_23_reg_1569 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln39_7_reg_1507 
    == 1'd0) & (sptSet_16_reg_1479 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage35) & (icmp_ln39_24_fu_1072_p2 == 1'd1)) | ((icmp_ln24_reg_1100 == 1'd0) & (1'b0 == ap_block_pp0_stage32_11001) & (icmp_ln39_21_reg_1556 == 1'd0) & (icmp_ln39_6_reg_1489 == 1'd0) & (sptSet_15_reg_1447 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage32) & (icmp_ln39_22_fu_1068_p2 == 1'd1)))) begin
        dist_we0 = 1'b1;
    end else begin
        dist_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage19) & (1'b1 == ap_CS_fsm_pp0_stage19))) begin
            graph_address0 = zext_ln39_9_fu_985_p1;
        end else if (((1'b0 == ap_block_pp0_stage18) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
            graph_address0 = zext_ln39_8_fu_964_p1;
        end else if (((1'b0 == ap_block_pp0_stage17) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
            graph_address0 = zext_ln39_7_fu_938_p1;
        end else if (((1'b0 == ap_block_pp0_stage16) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
            graph_address0 = zext_ln39_6_fu_917_p1;
        end else if (((1'b0 == ap_block_pp0_stage15) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
            graph_address0 = zext_ln39_5_fu_896_p1;
        end else if (((1'b0 == ap_block_pp0_stage14) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
            graph_address0 = zext_ln39_4_fu_870_p1;
        end else if (((1'b0 == ap_block_pp0_stage13) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
            graph_address0 = zext_ln39_3_fu_849_p1;
        end else if (((1'b0 == ap_block_pp0_stage12) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
            graph_address0 = zext_ln39_2_fu_828_p1;
        end else if (((1'b0 == ap_block_pp0_stage11) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
            graph_address0 = zext_ln39_1_fu_802_p1;
        end else begin
            graph_address0 = 'bx;
        end
    end else begin
        graph_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage18_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((1'b0 == ap_block_pp0_stage17_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((1'b0 == ap_block_pp0_stage15_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage19_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19)) | ((1'b0 == ap_block_pp0_stage14_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage16_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16)) | ((1'b0 == ap_block_pp0_stage13_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage12_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)))) begin
        graph_ce0 = 1'b1;
    end else begin
        graph_ce0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_start_int == 1'b0) & (ap_idle_pp0_1to1 == 1'b1)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_pp0_stage2 : begin
            if ((1'b0 == ap_block_pp0_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end
        end
        ap_ST_fsm_pp0_stage3 : begin
            if ((1'b0 == ap_block_pp0_stage3_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end
        end
        ap_ST_fsm_pp0_stage4 : begin
            if ((1'b0 == ap_block_pp0_stage4_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end
        end
        ap_ST_fsm_pp0_stage5 : begin
            if ((1'b0 == ap_block_pp0_stage5_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end
        end
        ap_ST_fsm_pp0_stage6 : begin
            if ((1'b0 == ap_block_pp0_stage6_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end
        end
        ap_ST_fsm_pp0_stage7 : begin
            if ((1'b0 == ap_block_pp0_stage7_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end
        end
        ap_ST_fsm_pp0_stage8 : begin
            if ((1'b0 == ap_block_pp0_stage8_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage8;
            end
        end
        ap_ST_fsm_pp0_stage9 : begin
            if ((1'b0 == ap_block_pp0_stage9_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage10;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage9;
            end
        end
        ap_ST_fsm_pp0_stage10 : begin
            if ((1'b0 == ap_block_pp0_stage10_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage10;
            end
        end
        ap_ST_fsm_pp0_stage11 : begin
            if ((1'b1 == ap_condition_exit_pp0_iter0_stage11)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((1'b0 == ap_block_pp0_stage11_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage12;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage11;
            end
        end
        ap_ST_fsm_pp0_stage12 : begin
            if ((1'b0 == ap_block_pp0_stage12_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage13;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage12;
            end
        end
        ap_ST_fsm_pp0_stage13 : begin
            if ((1'b0 == ap_block_pp0_stage13_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage14;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage13;
            end
        end
        ap_ST_fsm_pp0_stage14 : begin
            if ((1'b0 == ap_block_pp0_stage14_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage15;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage14;
            end
        end
        ap_ST_fsm_pp0_stage15 : begin
            if ((1'b0 == ap_block_pp0_stage15_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage16;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage15;
            end
        end
        ap_ST_fsm_pp0_stage16 : begin
            if ((1'b0 == ap_block_pp0_stage16_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage17;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage16;
            end
        end
        ap_ST_fsm_pp0_stage17 : begin
            if ((1'b0 == ap_block_pp0_stage17_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage18;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage17;
            end
        end
        ap_ST_fsm_pp0_stage18 : begin
            if ((1'b0 == ap_block_pp0_stage18_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage19;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage18;
            end
        end
        ap_ST_fsm_pp0_stage19 : begin
            if ((1'b0 == ap_block_pp0_stage19_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage20;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage19;
            end
        end
        ap_ST_fsm_pp0_stage20 : begin
            if ((1'b0 == ap_block_pp0_stage20_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage21;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage20;
            end
        end
        ap_ST_fsm_pp0_stage21 : begin
            if ((1'b0 == ap_block_pp0_stage21_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage22;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage21;
            end
        end
        ap_ST_fsm_pp0_stage22 : begin
            if ((1'b0 == ap_block_pp0_stage22_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage23;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage22;
            end
        end
        ap_ST_fsm_pp0_stage23 : begin
            if ((1'b0 == ap_block_pp0_stage23_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage24;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage23;
            end
        end
        ap_ST_fsm_pp0_stage24 : begin
            if ((1'b0 == ap_block_pp0_stage24_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage25;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage24;
            end
        end
        ap_ST_fsm_pp0_stage25 : begin
            if ((1'b0 == ap_block_pp0_stage25_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage26;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage25;
            end
        end
        ap_ST_fsm_pp0_stage26 : begin
            if ((1'b0 == ap_block_pp0_stage26_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage27;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage26;
            end
        end
        ap_ST_fsm_pp0_stage27 : begin
            if ((1'b0 == ap_block_pp0_stage27_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage28;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage27;
            end
        end
        ap_ST_fsm_pp0_stage28 : begin
            if ((1'b0 == ap_block_pp0_stage28_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage29;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage28;
            end
        end
        ap_ST_fsm_pp0_stage29 : begin
            if ((1'b0 == ap_block_pp0_stage29_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage30;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage29;
            end
        end
        ap_ST_fsm_pp0_stage30 : begin
            if ((1'b0 == ap_block_pp0_stage30_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage31;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage30;
            end
        end
        ap_ST_fsm_pp0_stage31 : begin
            if ((1'b0 == ap_block_pp0_stage31_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage32;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage31;
            end
        end
        ap_ST_fsm_pp0_stage32 : begin
            if ((1'b0 == ap_block_pp0_stage32_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage33;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage32;
            end
        end
        ap_ST_fsm_pp0_stage33 : begin
            if ((1'b0 == ap_block_pp0_stage33_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage34;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage33;
            end
        end
        ap_ST_fsm_pp0_stage34 : begin
            if ((1'b0 == ap_block_pp0_stage34_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage35;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage34;
            end
        end
        ap_ST_fsm_pp0_stage35 : begin
            if ((1'b0 == ap_block_pp0_stage35_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage36;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage35;
            end
        end
        ap_ST_fsm_pp0_stage36 : begin
            if ((1'b0 == ap_block_pp0_stage36_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage36;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln39_10_fu_823_p2 = (add_ln39_9_reg_1294 + 7'd1);

assign add_ln39_11_fu_844_p2 = (add_ln39_9_reg_1294 + 7'd2);

assign add_ln39_12_fu_865_p2 = (add_ln39_9_reg_1294 + 7'd3);

assign add_ln39_13_fu_891_p2 = (add_ln39_9_reg_1294 + 7'd4);

assign add_ln39_14_fu_912_p2 = (add_ln39_9_reg_1294 + 7'd5);

assign add_ln39_15_fu_933_p2 = (add_ln39_9_reg_1294 + 7'd6);

assign add_ln39_16_fu_959_p2 = (add_ln39_9_reg_1294 + 7'd7);

assign add_ln39_17_fu_969_p2 = (add_ln39_9_reg_1294 + 7'd8);

assign add_ln39_3_fu_1040_p2 = (dist_q0 + graph_load_3_reg_1405);

assign add_ln39_5_fu_1054_p2 = (dist_q0 + graph_load_5_reg_1455);

assign add_ln39_6_fu_1063_p2 = (dist_q0 + graph_load_6_reg_1484);

assign add_ln39_8_fu_1078_p2 = (reg_399 + graph_load_8_reg_1514);

assign add_ln39_9_fu_796_p2 = (tmp_fu_788_p3 + zext_ln39_fu_784_p1);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_pp0_stage10 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_pp0_stage11 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_pp0_stage12 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_pp0_stage13 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_pp0_stage14 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_pp0_stage15 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_pp0_stage16 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_pp0_stage17 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_pp0_stage18 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_pp0_stage19 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_pp0_stage20 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_pp0_stage21 = ap_CS_fsm[32'd21];

assign ap_CS_fsm_pp0_stage22 = ap_CS_fsm[32'd22];

assign ap_CS_fsm_pp0_stage23 = ap_CS_fsm[32'd23];

assign ap_CS_fsm_pp0_stage24 = ap_CS_fsm[32'd24];

assign ap_CS_fsm_pp0_stage25 = ap_CS_fsm[32'd25];

assign ap_CS_fsm_pp0_stage26 = ap_CS_fsm[32'd26];

assign ap_CS_fsm_pp0_stage27 = ap_CS_fsm[32'd27];

assign ap_CS_fsm_pp0_stage28 = ap_CS_fsm[32'd28];

assign ap_CS_fsm_pp0_stage29 = ap_CS_fsm[32'd29];

assign ap_CS_fsm_pp0_stage3 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_pp0_stage30 = ap_CS_fsm[32'd30];

assign ap_CS_fsm_pp0_stage31 = ap_CS_fsm[32'd31];

assign ap_CS_fsm_pp0_stage32 = ap_CS_fsm[32'd32];

assign ap_CS_fsm_pp0_stage33 = ap_CS_fsm[32'd33];

assign ap_CS_fsm_pp0_stage34 = ap_CS_fsm[32'd34];

assign ap_CS_fsm_pp0_stage35 = ap_CS_fsm[32'd35];

assign ap_CS_fsm_pp0_stage36 = ap_CS_fsm[32'd36];

assign ap_CS_fsm_pp0_stage4 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_pp0_stage5 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_pp0_stage6 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_pp0_stage7 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_pp0_stage8 = ap_CS_fsm[32'd8];

assign ap_CS_fsm_pp0_stage9 = ap_CS_fsm[32'd9];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage10 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage10_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage10_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage11 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage11_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage11_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage12 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage12_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage12_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage13 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage13_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage13_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage14 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage14_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage14_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage15 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage15_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage15_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage16 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage16_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage16_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage17 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage17_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage17_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage18 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage18_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage18_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage19 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage19_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage19_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage20 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage20_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage20_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage21 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage21_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage21_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage22 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage22_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage22_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage23 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage23_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage23_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage24 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage24_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage24_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage25 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage25_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage25_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage26 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage26_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage26_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage27 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage27_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage27_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage28 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage28_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage28_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage29 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage29_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage29_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage30 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage30_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage30_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage31 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage31_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage31_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage32 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage32_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage32_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage33 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage33_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage33_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage34 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage34_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage34_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage35 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage35_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage35_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage36 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage36_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage36_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage8 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage8_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage8_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage9 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage9_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage9_subdone = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage9_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage10_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage11_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage12_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage13_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage14_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage15_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage16_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage17_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage18_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp0_stage19_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp0_stage20_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp0_stage21_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp0_stage22_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp0_stage23_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state25_pp0_stage24_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state26_pp0_stage25_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state27_pp0_stage26_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state28_pp0_stage27_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state29_pp0_stage28_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage1_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state30_pp0_stage29_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state31_pp0_stage30_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state32_pp0_stage31_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state33_pp0_stage32_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state34_pp0_stage33_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state35_pp0_stage34_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state36_pp0_stage35_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state37_pp0_stage36_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state38_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state39_pp0_stage1_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage2_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state40_pp0_stage4_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state41_pp0_stage2_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state42_pp0_stage3_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage3_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage4_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage5_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage6_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage7_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage8_iter0 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage11;

assign count_2_fu_447_p2 = (ap_sig_allocacmp_count_1 + 4'd1);

assign dist_addr_1_reg_1095 = 64'd7;

assign dist_addr_2_reg_1205 = 64'd6;

assign dist_addr_3_reg_1178 = 64'd5;

assign dist_addr_4_reg_1104 = 64'd4;

assign dist_addr_5_reg_1151 = 64'd3;

assign dist_addr_6_reg_1139 = 64'd2;

assign dist_addr_7_reg_1121 = 64'd1;

assign dist_addr_8_reg_1109 = 64'd0;

assign dist_addr_reg_1232 = 64'd8;

assign grp_fu_387_p2 = ((graph_q0 == 32'd0) ? 1'b1 : 1'b0);

assign grp_fu_393_p2 = ((dist_q0 == 32'd2147483647) ? 1'b1 : 1'b0);

assign grp_fu_411_p2 = (dist_q0 + reg_403);

assign grp_fu_417_p2 = (dist_q0 + reg_407);

assign icmp_ln24_fu_441_p2 = ((ap_sig_allocacmp_count_1 == 4'd8) ? 1'b1 : 1'b0);

assign icmp_ln30_1_fu_488_p2 = (($signed(min_dist_1_1_fu_481_p3) < $signed(dist_q0)) ? 1'b1 : 1'b0);

assign icmp_ln30_2_fu_512_p2 = (($signed(min_dist_1_2_fu_505_p3) < $signed(dist_q0)) ? 1'b1 : 1'b0);

assign icmp_ln30_3_fu_540_p2 = (($signed(min_dist_1_3_reg_1198) < $signed(dist_load_4_reg_1114)) ? 1'b1 : 1'b0);

assign icmp_ln30_4_fu_563_p2 = (($signed(min_dist_1_4_fu_556_p3) < $signed(dist_q0)) ? 1'b1 : 1'b0);

assign icmp_ln30_5_fu_679_p2 = (($signed(min_dist_1_5_fu_672_p3) < $signed(dist_q0)) ? 1'b1 : 1'b0);

assign icmp_ln30_6_fu_716_p2 = (($signed(min_dist_1_6_fu_709_p3) < $signed(reg_399)) ? 1'b1 : 1'b0);

assign icmp_ln30_7_fu_744_p2 = (($signed(min_dist_1_7_fu_736_p3) < $signed(dist_q0)) ? 1'b1 : 1'b0);

assign icmp_ln30_fu_465_p2 = (($signed(min_dist_1_0_reg_1144) < $signed(dist_load_1_reg_1132)) ? 1'b1 : 1'b0);

assign icmp_ln36_1_fu_833_p2 = ((select_ln29_reg_1282 == 4'd1) ? 1'b1 : 1'b0);

assign icmp_ln36_2_fu_854_p2 = ((select_ln29_reg_1282 == 4'd2) ? 1'b1 : 1'b0);

assign icmp_ln36_3_fu_875_p2 = ((select_ln29_reg_1282 == 4'd3) ? 1'b1 : 1'b0);

assign icmp_ln36_4_fu_901_p2 = ((select_ln29_reg_1282 == 4'd4) ? 1'b1 : 1'b0);

assign icmp_ln36_5_fu_922_p2 = ((select_ln29_reg_1282 == 4'd5) ? 1'b1 : 1'b0);

assign icmp_ln36_6_fu_943_p2 = ((select_ln29_reg_1282 == 4'd6) ? 1'b1 : 1'b0);

assign icmp_ln36_7_fu_974_p2 = ((select_ln29_reg_1282 == 4'd7) ? 1'b1 : 1'b0);

assign icmp_ln36_fu_807_p2 = ((select_ln29_fu_776_p3 == 4'd0) ? 1'b1 : 1'b0);

assign icmp_ln39_11_fu_954_p2 = (($signed(reg_423) < $signed(dist_load_1_reg_1132)) ? 1'b1 : 1'b0);

assign icmp_ln39_14_fu_1035_p2 = (($signed(reg_428) < $signed(dist_load_2_reg_1167)) ? 1'b1 : 1'b0);

assign icmp_ln39_16_fu_1045_p2 = (($signed(add_ln39_3_reg_1527) < $signed(dist_load_3_reg_1188)) ? 1'b1 : 1'b0);

assign icmp_ln39_18_fu_1049_p2 = (($signed(reg_423) < $signed(dist_load_4_reg_1114)) ? 1'b1 : 1'b0);

assign icmp_ln39_20_fu_1059_p2 = (($signed(add_ln39_5_reg_1547) < $signed(dist_load_5_reg_1221)) ? 1'b1 : 1'b0);

assign icmp_ln39_22_fu_1068_p2 = (($signed(add_ln39_6_reg_1560) < $signed(dist_load_6_reg_1249)) ? 1'b1 : 1'b0);

assign icmp_ln39_24_fu_1072_p2 = (($signed(reg_428) < $signed(reg_399)) ? 1'b1 : 1'b0);

assign icmp_ln39_26_fu_1083_p2 = (($signed(add_ln39_8_fu_1078_p2) < $signed(dist_load_8_reg_1272)) ? 1'b1 : 1'b0);

assign icmp_ln39_2_fu_886_p2 = (($signed(reg_423) < $signed(dist_load_reg_1126)) ? 1'b1 : 1'b0);

assign min_dist_1_0_fu_458_p3 = ((sptSet_reg_279[0:0] == 1'b1) ? 32'd2147483647 : dist_load_reg_1126);

assign min_dist_1_1_fu_481_p3 = ((sptSet_1_reg_291[0:0] == 1'b1) ? min_dist_1_0_reg_1144 : select_ln30_1_fu_475_p3);

assign min_dist_1_2_fu_505_p3 = ((sptSet_2_reg_315[0:0] == 1'b1) ? min_dist_1_1_reg_1161 : select_ln30_9_fu_499_p3);

assign min_dist_1_3_fu_532_p3 = ((sptSet_3_reg_303[0:0] == 1'b1) ? min_dist_1_2_fu_505_p3 : select_ln30_10_fu_524_p3);

assign min_dist_1_4_fu_556_p3 = ((sptSet_4_reg_327[0:0] == 1'b1) ? min_dist_1_3_reg_1198 : select_ln30_11_fu_550_p3);

assign min_dist_1_5_fu_672_p3 = ((sptSet_5_reg_339[0:0] == 1'b1) ? min_dist_1_4_reg_1215 : select_ln30_12_fu_658_p3);

assign min_dist_1_6_fu_709_p3 = ((sptSet_6_reg_363[0:0] == 1'b1) ? min_dist_1_5_reg_1243 : select_ln30_13_fu_697_p3);

assign min_dist_1_7_fu_736_p3 = ((sptSet_7_reg_351[0:0] == 1'b1) ? min_dist_1_6_fu_709_p3 : select_ln30_14_fu_728_p3);

assign or_ln36_1_fu_993_p2 = (icmp_ln36_3_reg_1373 | icmp_ln36_2_reg_1350);

assign or_ln36_2_fu_997_p2 = (or_ln36_fu_989_p2 | or_ln36_1_fu_993_p2);

assign or_ln36_3_fu_1003_p2 = (icmp_ln36_5_reg_1419 | icmp_ln36_4_reg_1395);

assign or_ln36_4_fu_1007_p2 = (icmp_ln36_7_reg_1474 | icmp_ln36_6_reg_1442);

assign or_ln36_5_fu_1011_p2 = (or_ln36_4_fu_1007_p2 | or_ln36_3_fu_1003_p2);

assign or_ln36_6_fu_1017_p2 = (or_ln36_5_fu_1011_p2 | or_ln36_2_fu_997_p2);

assign or_ln36_fu_989_p2 = (icmp_ln36_reg_1311 | icmp_ln36_1_reg_1326);

assign select_ln29_fu_776_p3 = ((sptSet_8_reg_375[0:0] == 1'b1) ? u_1_7_fu_756_p3 : select_ln30_8_fu_768_p3);

assign select_ln30_10_fu_524_p3 = ((xor_ln30_2_fu_518_p2[0:0] == 1'b1) ? dist_q0 : min_dist_1_2_fu_505_p3);

assign select_ln30_11_fu_550_p3 = ((xor_ln30_3_fu_544_p2[0:0] == 1'b1) ? dist_load_4_reg_1114 : min_dist_1_3_reg_1198);

assign select_ln30_12_fu_658_p3 = ((xor_ln30_4_fu_645_p2[0:0] == 1'b1) ? dist_load_5_reg_1221 : min_dist_1_4_reg_1215);

assign select_ln30_13_fu_697_p3 = ((xor_ln30_5_reg_1255[0:0] == 1'b1) ? dist_load_6_reg_1249 : min_dist_1_5_reg_1243);

assign select_ln30_14_fu_728_p3 = ((xor_ln30_6_fu_722_p2[0:0] == 1'b1) ? reg_399 : min_dist_1_6_fu_709_p3);

assign select_ln30_1_fu_475_p3 = ((xor_ln30_fu_469_p2[0:0] == 1'b1) ? dist_load_1_reg_1132 : min_dist_1_0_reg_1144);

assign select_ln30_2_fu_596_p3 = ((xor_ln30_1_reg_1183[0:0] == 1'b1) ? 3'd2 : u_1_1_cast_fu_592_p1);

assign select_ln30_3_fu_611_p3 = ((xor_ln30_2_reg_1193[0:0] == 1'b1) ? 3'd3 : u_1_2_fu_603_p3);

assign select_ln30_4_fu_630_p3 = ((xor_ln30_3_reg_1210[0:0] == 1'b1) ? 4'd4 : u_1_3_cast_fu_626_p1);

assign select_ln30_5_fu_650_p3 = ((xor_ln30_4_fu_645_p2[0:0] == 1'b1) ? 4'd5 : u_1_4_fu_637_p3);

assign select_ln30_6_fu_691_p3 = ((xor_ln30_5_reg_1255[0:0] == 1'b1) ? 4'd6 : u_1_5_reg_1237);

assign select_ln30_7_fu_750_p3 = ((xor_ln30_6_reg_1267[0:0] == 1'b1) ? 4'd7 : u_1_6_reg_1261);

assign select_ln30_8_fu_768_p3 = ((xor_ln30_7_fu_763_p2[0:0] == 1'b1) ? 4'd8 : u_1_7_fu_756_p3);

assign select_ln30_9_fu_499_p3 = ((xor_ln30_1_fu_494_p2[0:0] == 1'b1) ? dist_load_2_reg_1167 : min_dist_1_1_reg_1161);

assign select_ln30_fu_577_p3 = ((xor_ln30_reg_1156[0:0] == 1'b1) ? 2'd1 : sptSet_cast_fu_569_p3);

assign sptSet_10_fu_838_p2 = (sptSet_1_reg_291 | icmp_ln36_1_fu_833_p2);

assign sptSet_11_fu_859_p2 = (sptSet_2_reg_315 | icmp_ln36_2_fu_854_p2);

assign sptSet_12_fu_880_p2 = (sptSet_3_reg_303 | icmp_ln36_3_fu_875_p2);

assign sptSet_13_fu_906_p2 = (sptSet_4_reg_327 | icmp_ln36_4_fu_901_p2);

assign sptSet_14_fu_927_p2 = (sptSet_5_reg_339 | icmp_ln36_5_fu_922_p2);

assign sptSet_15_fu_948_p2 = (sptSet_6_reg_363 | icmp_ln36_6_fu_943_p2);

assign sptSet_16_fu_979_p2 = (sptSet_7_reg_351 | icmp_ln36_7_fu_974_p2);

assign sptSet_17_fu_1029_p2 = (xor_ln36_fu_1023_p2 | sptSet_8_reg_375);

assign sptSet_9_fu_813_p2 = (sptSet_reg_279 | icmp_ln36_fu_807_p2);

assign sptSet_cast_fu_569_p3 = ((sptSet_reg_279[0:0] == 1'b1) ? 2'd3 : 2'd0);

assign tmp_fu_788_p3 = {{select_ln29_fu_776_p3}, {3'd0}};

assign u_1_1_cast_fu_592_p1 = $signed(u_1_1_fu_584_p3);

assign u_1_1_fu_584_p3 = ((sptSet_1_reg_291[0:0] == 1'b1) ? sptSet_cast_fu_569_p3 : select_ln30_fu_577_p3);

assign u_1_2_fu_603_p3 = ((sptSet_2_reg_315[0:0] == 1'b1) ? u_1_1_cast_fu_592_p1 : select_ln30_2_fu_596_p3);

assign u_1_3_cast_fu_626_p1 = $signed(u_1_3_fu_618_p3);

assign u_1_3_fu_618_p3 = ((sptSet_3_reg_303[0:0] == 1'b1) ? u_1_2_fu_603_p3 : select_ln30_3_fu_611_p3);

assign u_1_4_fu_637_p3 = ((sptSet_4_reg_327[0:0] == 1'b1) ? u_1_3_cast_fu_626_p1 : select_ln30_4_fu_630_p3);

assign u_1_5_fu_664_p3 = ((sptSet_5_reg_339[0:0] == 1'b1) ? u_1_4_fu_637_p3 : select_ln30_5_fu_650_p3);

assign u_1_6_fu_702_p3 = ((sptSet_6_reg_363[0:0] == 1'b1) ? u_1_5_reg_1237 : select_ln30_6_fu_691_p3);

assign u_1_7_fu_756_p3 = ((sptSet_7_reg_351[0:0] == 1'b1) ? u_1_6_reg_1261 : select_ln30_7_fu_750_p3);

assign xor_ln30_1_fu_494_p2 = (icmp_ln30_1_reg_1173 ^ 1'd1);

assign xor_ln30_2_fu_518_p2 = (icmp_ln30_2_fu_512_p2 ^ 1'd1);

assign xor_ln30_3_fu_544_p2 = (icmp_ln30_3_fu_540_p2 ^ 1'd1);

assign xor_ln30_4_fu_645_p2 = (icmp_ln30_4_reg_1227 ^ 1'd1);

assign xor_ln30_5_fu_685_p2 = (icmp_ln30_5_fu_679_p2 ^ 1'd1);

assign xor_ln30_6_fu_722_p2 = (icmp_ln30_6_fu_716_p2 ^ 1'd1);

assign xor_ln30_7_fu_763_p2 = (icmp_ln30_7_reg_1277 ^ 1'd1);

assign xor_ln30_fu_469_p2 = (icmp_ln30_fu_465_p2 ^ 1'd1);

assign xor_ln36_fu_1023_p2 = (or_ln36_6_fu_1017_p2 ^ 1'd1);

assign zext_ln36_fu_819_p1 = select_ln29_reg_1282;

assign zext_ln39_1_fu_802_p1 = add_ln39_9_fu_796_p2;

assign zext_ln39_2_fu_828_p1 = add_ln39_10_fu_823_p2;

assign zext_ln39_3_fu_849_p1 = add_ln39_11_fu_844_p2;

assign zext_ln39_4_fu_870_p1 = add_ln39_12_fu_865_p2;

assign zext_ln39_5_fu_896_p1 = add_ln39_13_fu_891_p2;

assign zext_ln39_6_fu_917_p1 = add_ln39_14_fu_912_p2;

assign zext_ln39_7_fu_938_p1 = add_ln39_15_fu_933_p2;

assign zext_ln39_8_fu_964_p1 = add_ln39_16_fu_959_p2;

assign zext_ln39_9_fu_985_p1 = add_ln39_17_reg_1469;

assign zext_ln39_fu_784_p1 = select_ln29_fu_776_p3;

endmodule //hls_dijkstra_hls_dijkstra_Pipeline_VITIS_LOOP_24_2
