set_property MARK_DEBUG true [get_nets design_1_i/processing_system7_0_FCLK_CLK0]
set_property MARK_DEBUG true [get_nets {design_1_i/mem4096X32_0_data_out2[9]}]
set_property MARK_DEBUG true [get_nets {design_1_i/mem4096X32_0_data_out2[11]}]
set_property MARK_DEBUG true [get_nets {design_1_i/mem4096X32_0_data_out2[15]}]
set_property MARK_DEBUG true [get_nets {design_1_i/mem4096X32_0_data_out2[1]}]
set_property MARK_DEBUG true [get_nets {design_1_i/mem4096X32_0_data_out2[6]}]
set_property MARK_DEBUG true [get_nets {design_1_i/mem4096X32_0_data_out2[7]}]
set_property MARK_DEBUG true [get_nets {design_1_i/mem4096X32_0_data_out2[8]}]
set_property MARK_DEBUG true [get_nets {design_1_i/mem4096X32_0_data_out2[13]}]
set_property MARK_DEBUG true [get_nets {design_1_i/mem4096X32_0_data_out2[18]}]
set_property MARK_DEBUG true [get_nets {design_1_i/mem4096X32_0_data_out2[0]}]
set_property MARK_DEBUG true [get_nets {design_1_i/mem4096X32_0_data_out2[4]}]
set_property MARK_DEBUG true [get_nets {design_1_i/mem4096X32_0_data_out2[5]}]
set_property MARK_DEBUG true [get_nets {design_1_i/mem4096X32_0_data_out2[14]}]
set_property MARK_DEBUG true [get_nets {design_1_i/mem4096X32_0_data_out2[2]}]
set_property MARK_DEBUG true [get_nets {design_1_i/mem4096X32_0_data_out2[3]}]
set_property MARK_DEBUG true [get_nets {design_1_i/mem4096X32_0_data_out2[10]}]
set_property MARK_DEBUG true [get_nets {design_1_i/mem4096X32_0_data_out2[12]}]
set_property MARK_DEBUG true [get_nets {design_1_i/mem4096X32_0_data_out2[16]}]
set_property MARK_DEBUG true [get_nets {design_1_i/mem4096X32_0_data_out2[17]}]
set_property MARK_DEBUG true [get_nets {design_1_i/mem4096X32_0_data_out2[19]}]
set_property MARK_DEBUG true [get_nets design_1_i/memory_ctrl_0_pl_start]
set_property MARK_DEBUG true [get_nets {design_1_i/mem16384X32_0_data_out2[3]}]
set_property MARK_DEBUG true [get_nets {design_1_i/mem16384X32_0_data_out2[5]}]
set_property MARK_DEBUG true [get_nets {design_1_i/mem16384X32_0_data_out2[9]}]
set_property MARK_DEBUG true [get_nets {design_1_i/mem16384X32_0_data_out2[10]}]
set_property MARK_DEBUG true [get_nets {design_1_i/mem16384X32_0_data_out2[12]}]
set_property MARK_DEBUG true [get_nets {design_1_i/mem16384X32_0_data_out2[14]}]
set_property MARK_DEBUG true [get_nets {design_1_i/mem16384X32_0_data_out2[19]}]
set_property MARK_DEBUG true [get_nets {design_1_i/mem16384X32_0_data_out2[0]}]
set_property MARK_DEBUG true [get_nets {design_1_i/mem16384X32_0_data_out2[7]}]
set_property MARK_DEBUG true [get_nets {design_1_i/mem16384X32_0_data_out2[8]}]
set_property MARK_DEBUG true [get_nets {design_1_i/mem16384X32_0_data_out2[15]}]
set_property MARK_DEBUG true [get_nets {design_1_i/mem16384X32_0_data_out2[16]}]
set_property MARK_DEBUG true [get_nets {design_1_i/mem16384X32_0_data_out2[13]}]
set_property MARK_DEBUG true [get_nets {design_1_i/mem16384X32_0_data_out2[18]}]
set_property MARK_DEBUG true [get_nets {design_1_i/mem16384X32_0_data_out2[1]}]
set_property MARK_DEBUG true [get_nets {design_1_i/mem16384X32_0_data_out2[2]}]
set_property MARK_DEBUG true [get_nets {design_1_i/mem16384X32_0_data_out2[4]}]
set_property MARK_DEBUG true [get_nets {design_1_i/mem16384X32_0_data_out2[6]}]
set_property MARK_DEBUG true [get_nets {design_1_i/mem16384X32_0_data_out2[11]}]
set_property MARK_DEBUG true [get_nets {design_1_i/mem16384X32_0_data_out2[17]}]
set_property MARK_DEBUG true [get_nets design_1_i/processor_ctrl_0_done]
set_property MARK_DEBUG true [get_nets {design_1_i/processor_ctrl_0_feature_addr[0]}]
set_property MARK_DEBUG true [get_nets {design_1_i/processor_ctrl_0_feature_addr[1]}]
set_property MARK_DEBUG true [get_nets {design_1_i/processor_ctrl_0_feature_addr[3]}]
set_property MARK_DEBUG true [get_nets {design_1_i/processor_ctrl_0_feature_addr[4]}]
set_property MARK_DEBUG true [get_nets {design_1_i/processor_ctrl_0_feature_addr[6]}]
set_property MARK_DEBUG true [get_nets {design_1_i/processor_ctrl_0_feature_addr[7]}]
set_property MARK_DEBUG true [get_nets {design_1_i/processor_ctrl_0_feature_addr[9]}]
set_property MARK_DEBUG true [get_nets {design_1_i/processor_ctrl_0_feature_addr[2]}]
set_property MARK_DEBUG true [get_nets {design_1_i/processor_ctrl_0_feature_addr[5]}]
set_property MARK_DEBUG true [get_nets {design_1_i/processor_ctrl_0_feature_addr[8]}]
set_property MARK_DEBUG true [get_nets {design_1_i/processor_ctrl_0_feature_addr[10]}]
set_property MARK_DEBUG true [get_nets {design_1_i/processor_ctrl_0_feature_addr[11]}]
set_property MARK_DEBUG true [get_nets {design_1_i/processor_ctrl_0_feature_data[1]}]
set_property MARK_DEBUG true [get_nets {design_1_i/processor_ctrl_0_feature_data[3]}]
set_property MARK_DEBUG true [get_nets {design_1_i/processor_ctrl_0_feature_data[15]}]
set_property MARK_DEBUG true [get_nets {design_1_i/processor_ctrl_0_feature_data[12]}]
set_property MARK_DEBUG true [get_nets {design_1_i/processor_ctrl_0_feature_data[5]}]
set_property MARK_DEBUG true [get_nets {design_1_i/processor_ctrl_0_feature_data[0]}]
set_property MARK_DEBUG true [get_nets {design_1_i/processor_ctrl_0_feature_data[2]}]
set_property MARK_DEBUG true [get_nets {design_1_i/processor_ctrl_0_feature_data[7]}]
set_property MARK_DEBUG true [get_nets {design_1_i/processor_ctrl_0_feature_data[9]}]
set_property MARK_DEBUG true [get_nets {design_1_i/processor_ctrl_0_feature_data[13]}]
set_property MARK_DEBUG true [get_nets {design_1_i/processor_ctrl_0_feature_data[14]}]
set_property MARK_DEBUG true [get_nets {design_1_i/processor_ctrl_0_feature_data[16]}]
set_property MARK_DEBUG true [get_nets {design_1_i/processor_ctrl_0_feature_data[19]}]
set_property MARK_DEBUG true [get_nets {design_1_i/processor_ctrl_0_feature_data[8]}]
set_property MARK_DEBUG true [get_nets {design_1_i/processor_ctrl_0_feature_data[10]}]
set_property MARK_DEBUG true [get_nets {design_1_i/processor_ctrl_0_feature_data[17]}]
set_property MARK_DEBUG true [get_nets {design_1_i/processor_ctrl_0_feature_data[4]}]
set_property MARK_DEBUG true [get_nets {design_1_i/processor_ctrl_0_feature_data[6]}]
set_property MARK_DEBUG true [get_nets {design_1_i/processor_ctrl_0_feature_data[11]}]
set_property MARK_DEBUG true [get_nets {design_1_i/processor_ctrl_0_feature_data[18]}]
set_property MARK_DEBUG true [get_nets design_1_i/processor_ctrl_0_feature_mem_en]
set_property MARK_DEBUG true [get_nets {design_1_i/processor_ctrl_0_weight_addr[0]}]
set_property MARK_DEBUG true [get_nets {design_1_i/processor_ctrl_0_weight_addr[2]}]
set_property MARK_DEBUG true [get_nets {design_1_i/processor_ctrl_0_weight_addr[4]}]
set_property MARK_DEBUG true [get_nets {design_1_i/processor_ctrl_0_weight_addr[6]}]
set_property MARK_DEBUG true [get_nets {design_1_i/processor_ctrl_0_weight_addr[8]}]
set_property MARK_DEBUG true [get_nets {design_1_i/processor_ctrl_0_weight_addr[10]}]
set_property MARK_DEBUG true [get_nets {design_1_i/processor_ctrl_0_weight_addr[13]}]
set_property MARK_DEBUG true [get_nets {design_1_i/processor_ctrl_0_weight_addr[14]}]
set_property MARK_DEBUG true [get_nets {design_1_i/processor_ctrl_0_weight_addr[1]}]
set_property MARK_DEBUG true [get_nets {design_1_i/processor_ctrl_0_weight_addr[3]}]
set_property MARK_DEBUG true [get_nets {design_1_i/processor_ctrl_0_weight_addr[5]}]
set_property MARK_DEBUG true [get_nets {design_1_i/processor_ctrl_0_weight_addr[7]}]
set_property MARK_DEBUG true [get_nets {design_1_i/processor_ctrl_0_weight_addr[9]}]
set_property MARK_DEBUG true [get_nets {design_1_i/processor_ctrl_0_weight_addr[11]}]
set_property MARK_DEBUG true [get_nets {design_1_i/processor_ctrl_0_weight_addr[12]}]
set_property MARK_DEBUG true [get_nets {design_1_i/processor_ctrl_0_weight_addr[15]}]
set_property MARK_DEBUG false [get_nets {design_1_i/processor_ctrl_0_weight_data[3]}]
set_property MARK_DEBUG false [get_nets {design_1_i/processor_ctrl_0_weight_data[4]}]
set_property MARK_DEBUG false [get_nets {design_1_i/processor_ctrl_0_weight_data[6]}]
set_property MARK_DEBUG false [get_nets {design_1_i/processor_ctrl_0_weight_data[12]}]
set_property MARK_DEBUG false [get_nets {design_1_i/processor_ctrl_0_weight_data[15]}]
set_property MARK_DEBUG false [get_nets {design_1_i/processor_ctrl_0_weight_data[18]}]
set_property MARK_DEBUG false [get_nets {design_1_i/processor_ctrl_0_weight_data[8]}]
set_property MARK_DEBUG false [get_nets {design_1_i/processor_ctrl_0_weight_data[14]}]
set_property MARK_DEBUG false [get_nets {design_1_i/processor_ctrl_0_weight_data[19]}]
set_property MARK_DEBUG false [get_nets {design_1_i/processor_ctrl_0_weight_data[0]}]
set_property MARK_DEBUG false [get_nets {design_1_i/processor_ctrl_0_weight_data[1]}]
set_property MARK_DEBUG false [get_nets {design_1_i/processor_ctrl_0_weight_data[2]}]
set_property MARK_DEBUG false [get_nets {design_1_i/processor_ctrl_0_weight_data[7]}]
set_property MARK_DEBUG false [get_nets {design_1_i/processor_ctrl_0_weight_data[13]}]
set_property MARK_DEBUG false [get_nets {design_1_i/processor_ctrl_0_weight_data[17]}]
set_property MARK_DEBUG false [get_nets {design_1_i/processor_ctrl_0_weight_data[5]}]
set_property MARK_DEBUG false [get_nets {design_1_i/processor_ctrl_0_weight_data[9]}]
set_property MARK_DEBUG false [get_nets {design_1_i/processor_ctrl_0_weight_data[10]}]
set_property MARK_DEBUG false [get_nets {design_1_i/processor_ctrl_0_weight_data[11]}]
set_property MARK_DEBUG false [get_nets {design_1_i/processor_ctrl_0_weight_data[16]}]
create_debug_core u_ila_0 ila
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_DATA_DEPTH 8192 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property port_width 1 [get_debug_ports u_ila_0/clk]
connect_debug_port u_ila_0/clk [get_nets [list design_1_i/processing_system7_0/inst/FCLK_CLK0]]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
set_property port_width 16 [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {design_1_i/processor_ctrl_0_weight_addr[0]} {design_1_i/processor_ctrl_0_weight_addr[1]} {design_1_i/processor_ctrl_0_weight_addr[2]} {design_1_i/processor_ctrl_0_weight_addr[3]} {design_1_i/processor_ctrl_0_weight_addr[4]} {design_1_i/processor_ctrl_0_weight_addr[5]} {design_1_i/processor_ctrl_0_weight_addr[6]} {design_1_i/processor_ctrl_0_weight_addr[7]} {design_1_i/processor_ctrl_0_weight_addr[8]} {design_1_i/processor_ctrl_0_weight_addr[9]} {design_1_i/processor_ctrl_0_weight_addr[10]} {design_1_i/processor_ctrl_0_weight_addr[11]} {design_1_i/processor_ctrl_0_weight_addr[12]} {design_1_i/processor_ctrl_0_weight_addr[13]} {design_1_i/processor_ctrl_0_weight_addr[14]} {design_1_i/processor_ctrl_0_weight_addr[15]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
set_property port_width 20 [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {design_1_i/processor_ctrl_0_feature_data[0]} {design_1_i/processor_ctrl_0_feature_data[1]} {design_1_i/processor_ctrl_0_feature_data[2]} {design_1_i/processor_ctrl_0_feature_data[3]} {design_1_i/processor_ctrl_0_feature_data[4]} {design_1_i/processor_ctrl_0_feature_data[5]} {design_1_i/processor_ctrl_0_feature_data[6]} {design_1_i/processor_ctrl_0_feature_data[7]} {design_1_i/processor_ctrl_0_feature_data[8]} {design_1_i/processor_ctrl_0_feature_data[9]} {design_1_i/processor_ctrl_0_feature_data[10]} {design_1_i/processor_ctrl_0_feature_data[11]} {design_1_i/processor_ctrl_0_feature_data[12]} {design_1_i/processor_ctrl_0_feature_data[13]} {design_1_i/processor_ctrl_0_feature_data[14]} {design_1_i/processor_ctrl_0_feature_data[15]} {design_1_i/processor_ctrl_0_feature_data[16]} {design_1_i/processor_ctrl_0_feature_data[17]} {design_1_i/processor_ctrl_0_feature_data[18]} {design_1_i/processor_ctrl_0_feature_data[19]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
set_property port_width 20 [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {design_1_i/mem16384X32_0_data_out2[0]} {design_1_i/mem16384X32_0_data_out2[1]} {design_1_i/mem16384X32_0_data_out2[2]} {design_1_i/mem16384X32_0_data_out2[3]} {design_1_i/mem16384X32_0_data_out2[4]} {design_1_i/mem16384X32_0_data_out2[5]} {design_1_i/mem16384X32_0_data_out2[6]} {design_1_i/mem16384X32_0_data_out2[7]} {design_1_i/mem16384X32_0_data_out2[8]} {design_1_i/mem16384X32_0_data_out2[9]} {design_1_i/mem16384X32_0_data_out2[10]} {design_1_i/mem16384X32_0_data_out2[11]} {design_1_i/mem16384X32_0_data_out2[12]} {design_1_i/mem16384X32_0_data_out2[13]} {design_1_i/mem16384X32_0_data_out2[14]} {design_1_i/mem16384X32_0_data_out2[15]} {design_1_i/mem16384X32_0_data_out2[16]} {design_1_i/mem16384X32_0_data_out2[17]} {design_1_i/mem16384X32_0_data_out2[18]} {design_1_i/mem16384X32_0_data_out2[19]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
set_property port_width 12 [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list {design_1_i/processor_ctrl_0_feature_addr[0]} {design_1_i/processor_ctrl_0_feature_addr[1]} {design_1_i/processor_ctrl_0_feature_addr[2]} {design_1_i/processor_ctrl_0_feature_addr[3]} {design_1_i/processor_ctrl_0_feature_addr[4]} {design_1_i/processor_ctrl_0_feature_addr[5]} {design_1_i/processor_ctrl_0_feature_addr[6]} {design_1_i/processor_ctrl_0_feature_addr[7]} {design_1_i/processor_ctrl_0_feature_addr[8]} {design_1_i/processor_ctrl_0_feature_addr[9]} {design_1_i/processor_ctrl_0_feature_addr[10]} {design_1_i/processor_ctrl_0_feature_addr[11]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
set_property port_width 20 [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list {design_1_i/mem4096X32_0_data_out2[0]} {design_1_i/mem4096X32_0_data_out2[1]} {design_1_i/mem4096X32_0_data_out2[2]} {design_1_i/mem4096X32_0_data_out2[3]} {design_1_i/mem4096X32_0_data_out2[4]} {design_1_i/mem4096X32_0_data_out2[5]} {design_1_i/mem4096X32_0_data_out2[6]} {design_1_i/mem4096X32_0_data_out2[7]} {design_1_i/mem4096X32_0_data_out2[8]} {design_1_i/mem4096X32_0_data_out2[9]} {design_1_i/mem4096X32_0_data_out2[10]} {design_1_i/mem4096X32_0_data_out2[11]} {design_1_i/mem4096X32_0_data_out2[12]} {design_1_i/mem4096X32_0_data_out2[13]} {design_1_i/mem4096X32_0_data_out2[14]} {design_1_i/mem4096X32_0_data_out2[15]} {design_1_i/mem4096X32_0_data_out2[16]} {design_1_i/mem4096X32_0_data_out2[17]} {design_1_i/mem4096X32_0_data_out2[18]} {design_1_i/mem4096X32_0_data_out2[19]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
set_property port_width 1 [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list design_1_i/memory_ctrl_0_pl_start]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe6]
set_property port_width 1 [get_debug_ports u_ila_0/probe6]
connect_debug_port u_ila_0/probe6 [get_nets [list design_1_i/processing_system7_0_FCLK_CLK0]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe7]
set_property port_width 1 [get_debug_ports u_ila_0/probe7]
connect_debug_port u_ila_0/probe7 [get_nets [list design_1_i/processor_ctrl_0_done]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe8]
set_property port_width 1 [get_debug_ports u_ila_0/probe8]
connect_debug_port u_ila_0/probe8 [get_nets [list design_1_i/processor_ctrl_0_feature_mem_en]]
set_property C_CLK_INPUT_FREQ_HZ 300000000 [get_debug_cores dbg_hub]
set_property C_ENABLE_CLK_DIVIDER false [get_debug_cores dbg_hub]
set_property C_USER_SCAN_CHAIN 1 [get_debug_cores dbg_hub]
connect_debug_port dbg_hub/clk [get_nets u_ila_0_FCLK_CLK0]
