###############################################################
#  Generated by:      Cadence Innovus 21.10-p004_1
#  OS:                Linux x86_64(Host ID caen-vnc-mi07.engin.umich.edu)
#  Generated on:      Sat Mar 19 03:07:42 2022
#  Design:            mult_chip
#  Command:           report_timing -max_paths 1000 > ${REPORT_PATH}/full_setup_timing.rpt
###############################################################
Path 1: MET Late External Delay Assertion 
Endpoint:   o_smem_rdata[2]        (^) checked with  leading edge of 'i_clk'
Beginpoint: u_core/u_SIGN_MEM/Q[2] (^) triggered by  leading edge of 'i_clk'
Path Groups: {i_clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.000
- External Delay                1.000
+ Phase Shift                  10.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.200
= Required Time                 8.800
- Arrival Time                  6.866
= Slack Time                    1.934
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.008
     = Beginpoint Arrival Time       -0.008
     +-------------------------------------------------------------------------------+ 
     |     Instance      |        Arc        |   Cell   | Delay | Arrival | Required | 
     |                   |                   |          |       |  Time   |   Time   | 
     |-------------------+-------------------+----------+-------+---------+----------| 
     | u_core/u_SIGN_MEM | CLK ^             |          |       |  -0.008 |    1.926 | 
     | u_core/u_SIGN_MEM | CLK ^ -> Q[2] ^   | SIGN_MEM | 4.352 |   4.345 |    6.279 | 
     | u_core/U18        | A ^ -> Y ^        | AND2X2TR | 0.321 |   4.666 |    6.600 | 
     | u_PAD_SMEM_RDATA2 | A ^ -> P ^        | POC24A   | 2.201 |   6.866 |    8.800 | 
     |                   | o_smem_rdata[2] ^ |          | 0.000 |   6.866 |    8.800 | 
     +-------------------------------------------------------------------------------+ 
Path 2: MET Late External Delay Assertion 
Endpoint:   o_smem_rdata[1]        (^) checked with  leading edge of 'i_clk'
Beginpoint: u_core/u_SIGN_MEM/Q[1] (^) triggered by  leading edge of 'i_clk'
Path Groups: {i_clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.000
- External Delay                1.000
+ Phase Shift                  10.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.200
= Required Time                 8.800
- Arrival Time                  6.817
= Slack Time                    1.983
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.008
     = Beginpoint Arrival Time       -0.008
     +-------------------------------------------------------------------------------+ 
     |     Instance      |        Arc        |   Cell   | Delay | Arrival | Required | 
     |                   |                   |          |       |  Time   |   Time   | 
     |-------------------+-------------------+----------+-------+---------+----------| 
     | u_core/u_SIGN_MEM | CLK ^             |          |       |  -0.008 |    1.975 | 
     | u_core/u_SIGN_MEM | CLK ^ -> Q[1] ^   | SIGN_MEM | 4.300 |   4.292 |    6.274 | 
     | u_core/U19        | A ^ -> Y ^        | AND2X2TR | 0.322 |   4.614 |    6.597 | 
     | u_PAD_SMEM_RDATA1 | A ^ -> P ^        | POC24A   | 2.203 |   6.817 |    8.800 | 
     |                   | o_smem_rdata[1] ^ |          | 0.000 |   6.817 |    8.800 | 
     +-------------------------------------------------------------------------------+ 
Path 3: MET Late External Delay Assertion 
Endpoint:   o_smem_rdata[3]        (^) checked with  leading edge of 'i_clk'
Beginpoint: u_core/u_SIGN_MEM/Q[3] (^) triggered by  leading edge of 'i_clk'
Path Groups: {i_clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.000
- External Delay                1.000
+ Phase Shift                  10.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.200
= Required Time                 8.800
- Arrival Time                  6.782
= Slack Time                    2.018
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.008
     = Beginpoint Arrival Time       -0.008
     +-------------------------------------------------------------------------------+ 
     |     Instance      |        Arc        |   Cell   | Delay | Arrival | Required | 
     |                   |                   |          |       |  Time   |   Time   | 
     |-------------------+-------------------+----------+-------+---------+----------| 
     | u_core/u_SIGN_MEM | CLK ^             |          |       |  -0.008 |    2.010 | 
     | u_core/u_SIGN_MEM | CLK ^ -> Q[3] ^   | SIGN_MEM | 4.218 |   4.210 |    6.228 | 
     | u_core/U17        | A ^ -> Y ^        | AND2X2TR | 0.341 |   4.551 |    6.569 | 
     | u_PAD_SMEM_RDATA3 | A ^ -> P ^        | POC24A   | 2.231 |   6.782 |    8.800 | 
     |                   | o_smem_rdata[3] ^ |          | 0.000 |   6.782 |    8.800 | 
     +-------------------------------------------------------------------------------+ 
Path 4: MET Late External Delay Assertion 
Endpoint:   o_smem_rdata[15]        (^) checked with  leading edge of 'i_clk'
Beginpoint: u_core/u_SIGN_MEM/Q[15] (^) triggered by  leading edge of 'i_clk'
Path Groups: {i_clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.000
- External Delay                1.000
+ Phase Shift                  10.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.200
= Required Time                 8.800
- Arrival Time                  6.775
= Slack Time                    2.025
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.008
     = Beginpoint Arrival Time       -0.008
     +---------------------------------------------------------------------------------+ 
     |      Instance      |        Arc         |   Cell   | Delay | Arrival | Required | 
     |                    |                    |          |       |  Time   |   Time   | 
     |--------------------+--------------------+----------+-------+---------+----------| 
     | u_core/u_SIGN_MEM  | CLK ^              |          |       |  -0.008 |    2.017 | 
     | u_core/u_SIGN_MEM  | CLK ^ -> Q[15] ^   | SIGN_MEM | 4.158 |   4.150 |    6.175 | 
     | u_core/U5          | A ^ -> Y ^         | AND2X2TR | 0.387 |   4.538 |    6.563 | 
     | u_PAD_SMEM_RDATA15 | A ^ -> P ^         | POC24A   | 2.237 |   6.775 |    8.800 | 
     |                    | o_smem_rdata[15] ^ |          | 0.000 |   6.775 |    8.800 | 
     +---------------------------------------------------------------------------------+ 
Path 5: MET Late External Delay Assertion 
Endpoint:   o_smem_rdata[13]        (^) checked with  leading edge of 'i_clk'
Beginpoint: u_core/u_SIGN_MEM/Q[13] (^) triggered by  leading edge of 'i_clk'
Path Groups: {i_clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.000
- External Delay                1.000
+ Phase Shift                  10.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.200
= Required Time                 8.800
- Arrival Time                  6.732
= Slack Time                    2.068
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.008
     = Beginpoint Arrival Time       -0.008
     +---------------------------------------------------------------------------------+ 
     |      Instance      |        Arc         |   Cell   | Delay | Arrival | Required | 
     |                    |                    |          |       |  Time   |   Time   | 
     |--------------------+--------------------+----------+-------+---------+----------| 
     | u_core/u_SIGN_MEM  | CLK ^              |          |       |  -0.008 |    2.060 | 
     | u_core/u_SIGN_MEM  | CLK ^ -> Q[13] ^   | SIGN_MEM | 4.168 |   4.160 |    6.228 | 
     | u_core/U7          | A ^ -> Y ^         | AND2X2TR | 0.361 |   4.522 |    6.589 | 
     | u_PAD_SMEM_RDATA13 | A ^ -> P ^         | POC24A   | 2.211 |   6.732 |    8.800 | 
     |                    | o_smem_rdata[13] ^ |          | 0.000 |   6.732 |    8.800 | 
     +---------------------------------------------------------------------------------+ 
Path 6: MET Late External Delay Assertion 
Endpoint:   o_smem_rdata[0]        (^) checked with  leading edge of 'i_clk'
Beginpoint: u_core/u_SIGN_MEM/Q[0] (^) triggered by  leading edge of 'i_clk'
Path Groups: {i_clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.000
- External Delay                1.000
+ Phase Shift                  10.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.200
= Required Time                 8.800
- Arrival Time                  6.731
= Slack Time                    2.069
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.008
     = Beginpoint Arrival Time       -0.008
     +-------------------------------------------------------------------------------+ 
     |     Instance      |        Arc        |   Cell   | Delay | Arrival | Required | 
     |                   |                   |          |       |  Time   |   Time   | 
     |-------------------+-------------------+----------+-------+---------+----------| 
     | u_core/u_SIGN_MEM | CLK ^             |          |       |  -0.008 |    2.062 | 
     | u_core/u_SIGN_MEM | CLK ^ -> Q[0] ^   | SIGN_MEM | 4.215 |   4.208 |    6.277 | 
     | u_core/U20        | A ^ -> Y ^        | AND2X2TR | 0.317 |   4.525 |    6.594 | 
     | u_PAD_SMEM_RDATA0 | A ^ -> P ^        | POC24A   | 2.206 |   6.731 |    8.800 | 
     |                   | o_smem_rdata[0] ^ |          | 0.000 |   6.731 |    8.800 | 
     +-------------------------------------------------------------------------------+ 
Path 7: MET Late External Delay Assertion 
Endpoint:   o_smem_rdata[6]        (^) checked with  leading edge of 'i_clk'
Beginpoint: u_core/u_SIGN_MEM/Q[6] (^) triggered by  leading edge of 'i_clk'
Path Groups: {i_clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.000
- External Delay                1.000
+ Phase Shift                  10.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.200
= Required Time                 8.800
- Arrival Time                  6.723
= Slack Time                    2.077
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.008
     = Beginpoint Arrival Time       -0.008
     +-------------------------------------------------------------------------------+ 
     |     Instance      |        Arc        |   Cell   | Delay | Arrival | Required | 
     |                   |                   |          |       |  Time   |   Time   | 
     |-------------------+-------------------+----------+-------+---------+----------| 
     | u_core/u_SIGN_MEM | CLK ^             |          |       |  -0.008 |    2.069 | 
     | u_core/u_SIGN_MEM | CLK ^ -> Q[6] ^   | SIGN_MEM | 4.158 |   4.150 |    6.227 | 
     | u_core/U14        | A ^ -> Y ^        | AND2X2TR | 0.335 |   4.485 |    6.562 | 
     | u_PAD_SMEM_RDATA6 | A ^ -> P ^        | POC24A   | 2.238 |   6.723 |    8.800 | 
     |                   | o_smem_rdata[6] ^ |          | 0.000 |   6.723 |    8.800 | 
     +-------------------------------------------------------------------------------+ 
Path 8: MET Late External Delay Assertion 
Endpoint:   o_smem_rdata[14]        (^) checked with  leading edge of 'i_clk'
Beginpoint: u_core/u_SIGN_MEM/Q[14] (^) triggered by  leading edge of 'i_clk'
Path Groups: {i_clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.000
- External Delay                1.000
+ Phase Shift                  10.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.200
= Required Time                 8.800
- Arrival Time                  6.712
= Slack Time                    2.088
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.008
     = Beginpoint Arrival Time       -0.008
     +---------------------------------------------------------------------------------+ 
     |      Instance      |        Arc         |   Cell   | Delay | Arrival | Required | 
     |                    |                    |          |       |  Time   |   Time   | 
     |--------------------+--------------------+----------+-------+---------+----------| 
     | u_core/u_SIGN_MEM  | CLK ^              |          |       |  -0.008 |    2.081 | 
     | u_core/u_SIGN_MEM  | CLK ^ -> Q[14] ^   | SIGN_MEM | 4.155 |   4.148 |    6.236 | 
     | u_core/U6          | A ^ -> Y ^         | AND2X2TR | 0.329 |   4.477 |    6.565 | 
     | u_PAD_SMEM_RDATA14 | A ^ -> P ^         | POC24A   | 2.235 |   6.712 |    8.800 | 
     |                    | o_smem_rdata[14] ^ |          | 0.000 |   6.712 |    8.800 | 
     +---------------------------------------------------------------------------------+ 
Path 9: MET Late External Delay Assertion 
Endpoint:   o_smem_rdata[4]        (^) checked with  leading edge of 'i_clk'
Beginpoint: u_core/u_SIGN_MEM/Q[4] (^) triggered by  leading edge of 'i_clk'
Path Groups: {i_clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.000
- External Delay                1.000
+ Phase Shift                  10.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.200
= Required Time                 8.800
- Arrival Time                  6.698
= Slack Time                    2.102
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.008
     = Beginpoint Arrival Time       -0.008
     +-------------------------------------------------------------------------------+ 
     |     Instance      |        Arc        |   Cell   | Delay | Arrival | Required | 
     |                   |                   |          |       |  Time   |   Time   | 
     |-------------------+-------------------+----------+-------+---------+----------| 
     | u_core/u_SIGN_MEM | CLK ^             |          |       |  -0.008 |    2.095 | 
     | u_core/u_SIGN_MEM | CLK ^ -> Q[4] ^   | SIGN_MEM | 4.183 |   4.176 |    6.278 | 
     | u_core/U16        | A ^ -> Y ^        | AND2X2TR | 0.312 |   4.487 |    6.590 | 
     | u_PAD_SMEM_RDATA4 | A ^ -> P ^        | POC24A   | 2.210 |   6.698 |    8.800 | 
     |                   | o_smem_rdata[4] ^ |          | 0.000 |   6.698 |    8.800 | 
     +-------------------------------------------------------------------------------+ 
Path 10: MET Late External Delay Assertion 
Endpoint:   o_smem_rdata[5]        (^) checked with  leading edge of 'i_clk'
Beginpoint: u_core/u_SIGN_MEM/Q[5] (^) triggered by  leading edge of 'i_clk'
Path Groups: {i_clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.000
- External Delay                1.000
+ Phase Shift                  10.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.200
= Required Time                 8.800
- Arrival Time                  6.691
= Slack Time                    2.109
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.008
     = Beginpoint Arrival Time       -0.008
     +-------------------------------------------------------------------------------+ 
     |     Instance      |        Arc        |   Cell   | Delay | Arrival | Required | 
     |                   |                   |          |       |  Time   |   Time   | 
     |-------------------+-------------------+----------+-------+---------+----------| 
     | u_core/u_SIGN_MEM | CLK ^             |          |       |  -0.008 |    2.101 | 
     | u_core/u_SIGN_MEM | CLK ^ -> Q[5] ^   | SIGN_MEM | 4.186 |   4.178 |    6.286 | 
     | u_core/U15        | A ^ -> Y ^        | AND2X2TR | 0.309 |   4.487 |    6.595 | 
     | u_PAD_SMEM_RDATA5 | A ^ -> P ^        | POC24A   | 2.205 |   6.691 |    8.800 | 
     |                   | o_smem_rdata[5] ^ |          | 0.000 |   6.691 |    8.800 | 
     +-------------------------------------------------------------------------------+ 
Path 11: MET Late External Delay Assertion 
Endpoint:   o_smem_rdata[7]        (^) checked with  leading edge of 'i_clk'
Beginpoint: u_core/u_SIGN_MEM/Q[7] (^) triggered by  leading edge of 'i_clk'
Path Groups: {i_clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.000
- External Delay                1.000
+ Phase Shift                  10.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.200
= Required Time                 8.800
- Arrival Time                  6.687
= Slack Time                    2.113
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.008
     = Beginpoint Arrival Time       -0.008
     +-------------------------------------------------------------------------------+ 
     |     Instance      |        Arc        |   Cell   | Delay | Arrival | Required | 
     |                   |                   |          |       |  Time   |   Time   | 
     |-------------------+-------------------+----------+-------+---------+----------| 
     | u_core/u_SIGN_MEM | CLK ^             |          |       |  -0.008 |    2.106 | 
     | u_core/u_SIGN_MEM | CLK ^ -> Q[7] ^   | SIGN_MEM | 4.155 |   4.148 |    6.261 | 
     | u_core/U13        | A ^ -> Y ^        | AND2X2TR | 0.315 |   4.463 |    6.576 | 
     | u_PAD_SMEM_RDATA7 | A ^ -> P ^        | POC24A   | 2.224 |   6.687 |    8.800 | 
     |                   | o_smem_rdata[7] ^ |          | 0.000 |   6.687 |    8.800 | 
     +-------------------------------------------------------------------------------+ 
Path 12: MET Late External Delay Assertion 
Endpoint:   o_smem_rdata[8]        (^) checked with  leading edge of 'i_clk'
Beginpoint: u_core/u_SIGN_MEM/Q[8] (^) triggered by  leading edge of 'i_clk'
Path Groups: {i_clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.000
- External Delay                1.000
+ Phase Shift                  10.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.200
= Required Time                 8.800
- Arrival Time                  6.683
= Slack Time                    2.117
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.008
     = Beginpoint Arrival Time       -0.008
     +----------------------------------------------------------------------------------+ 
     |     Instance      |        Arc        |    Cell     | Delay | Arrival | Required | 
     |                   |                   |             |       |  Time   |   Time   | 
     |-------------------+-------------------+-------------+-------+---------+----------| 
     | u_core/u_SIGN_MEM | CLK ^             |             |       |  -0.008 |    2.110 | 
     | u_core/u_SIGN_MEM | CLK ^ -> Q[8] ^   | SIGN_MEM    | 4.172 |   4.164 |    6.281 | 
     | u_core/U12        | A ^ -> Y ^        | CLKAND2X2TR | 0.320 |   4.484 |    6.602 | 
     | u_PAD_SMEM_RDATA8 | A ^ -> P ^        | POC24A      | 2.198 |   6.683 |    8.800 | 
     |                   | o_smem_rdata[8] ^ |             | 0.000 |   6.683 |    8.800 | 
     +----------------------------------------------------------------------------------+ 
Path 13: MET Late External Delay Assertion 
Endpoint:   o_smem_rdata[9]        (^) checked with  leading edge of 'i_clk'
Beginpoint: u_core/u_SIGN_MEM/Q[9] (^) triggered by  leading edge of 'i_clk'
Path Groups: {i_clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.000
- External Delay                1.000
+ Phase Shift                  10.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.200
= Required Time                 8.800
- Arrival Time                  6.676
= Slack Time                    2.124
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.008
     = Beginpoint Arrival Time       -0.008
     +-------------------------------------------------------------------------------+ 
     |     Instance      |        Arc        |   Cell   | Delay | Arrival | Required | 
     |                   |                   |          |       |  Time   |   Time   | 
     |-------------------+-------------------+----------+-------+---------+----------| 
     | u_core/u_SIGN_MEM | CLK ^             |          |       |  -0.008 |    2.117 | 
     | u_core/u_SIGN_MEM | CLK ^ -> Q[9] ^   | SIGN_MEM | 4.152 |   4.145 |    6.269 | 
     | u_core/U11        | A ^ -> Y ^        | AND2X2TR | 0.312 |   4.456 |    6.581 | 
     | u_PAD_SMEM_RDATA9 | A ^ -> P ^        | POC24A   | 2.219 |   6.676 |    8.800 | 
     |                   | o_smem_rdata[9] ^ |          | 0.000 |   6.676 |    8.800 | 
     +-------------------------------------------------------------------------------+ 
Path 14: MET Late External Delay Assertion 
Endpoint:   o_smem_rdata[10]        (^) checked with  leading edge of 'i_clk'
Beginpoint: u_core/u_SIGN_MEM/Q[10] (^) triggered by  leading edge of 'i_clk'
Path Groups: {i_clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.000
- External Delay                1.000
+ Phase Shift                  10.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.200
= Required Time                 8.800
- Arrival Time                  6.667
= Slack Time                    2.133
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.008
     = Beginpoint Arrival Time       -0.008
     +------------------------------------------------------------------------------------+ 
     |      Instance      |        Arc         |    Cell     | Delay | Arrival | Required | 
     |                    |                    |             |       |  Time   |   Time   | 
     |--------------------+--------------------+-------------+-------+---------+----------| 
     | u_core/u_SIGN_MEM  | CLK ^              |             |       |  -0.008 |    2.126 | 
     | u_core/u_SIGN_MEM  | CLK ^ -> Q[10] ^   | SIGN_MEM    | 4.152 |   4.145 |    6.278 | 
     | u_core/U10         | A ^ -> Y ^         | CLKAND2X2TR | 0.319 |   4.464 |    6.597 | 
     | u_PAD_SMEM_RDATA10 | A ^ -> P ^         | POC24A      | 2.203 |   6.667 |    8.800 | 
     |                    | o_smem_rdata[10] ^ |             | 0.000 |   6.667 |    8.800 | 
     +------------------------------------------------------------------------------------+ 
Path 15: MET Late External Delay Assertion 
Endpoint:   o_smem_rdata[12]        (^) checked with  leading edge of 'i_clk'
Beginpoint: u_core/u_SIGN_MEM/Q[12] (^) triggered by  leading edge of 'i_clk'
Path Groups: {i_clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.000
- External Delay                1.000
+ Phase Shift                  10.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.200
= Required Time                 8.800
- Arrival Time                  6.623
= Slack Time                    2.177
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.008
     = Beginpoint Arrival Time       -0.008
     +---------------------------------------------------------------------------------+ 
     |      Instance      |        Arc         |   Cell   | Delay | Arrival | Required | 
     |                    |                    |          |       |  Time   |   Time   | 
     |--------------------+--------------------+----------+-------+---------+----------| 
     | u_core/u_SIGN_MEM  | CLK ^              |          |       |  -0.008 |    2.169 | 
     | u_core/u_SIGN_MEM  | CLK ^ -> Q[12] ^   | SIGN_MEM | 4.154 |   4.146 |    6.323 | 
     | u_core/U8          | A ^ -> Y ^         | AND2X2TR | 0.284 |   4.429 |    6.606 | 
     | u_PAD_SMEM_RDATA12 | A ^ -> P ^         | POC24A   | 2.194 |   6.623 |    8.800 | 
     |                    | o_smem_rdata[12] ^ |          | 0.000 |   6.623 |    8.800 | 
     +---------------------------------------------------------------------------------+ 
Path 16: MET Late External Delay Assertion 
Endpoint:   o_smem_rdata[11]        (^) checked with  leading edge of 'i_clk'
Beginpoint: u_core/u_SIGN_MEM/Q[11] (^) triggered by  leading edge of 'i_clk'
Path Groups: {i_clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.000
- External Delay                1.000
+ Phase Shift                  10.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.200
= Required Time                 8.800
- Arrival Time                  6.616
= Slack Time                    2.184
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.008
     = Beginpoint Arrival Time       -0.008
     +---------------------------------------------------------------------------------+ 
     |      Instance      |        Arc         |   Cell   | Delay | Arrival | Required | 
     |                    |                    |          |       |  Time   |   Time   | 
     |--------------------+--------------------+----------+-------+---------+----------| 
     | u_core/u_SIGN_MEM  | CLK ^              |          |       |  -0.008 |    2.177 | 
     | u_core/u_SIGN_MEM  | CLK ^ -> Q[11] ^   | SIGN_MEM | 4.152 |   4.144 |    6.328 | 
     | u_core/U9          | A ^ -> Y ^         | AND2X2TR | 0.280 |   4.425 |    6.609 | 
     | u_PAD_SMEM_RDATA11 | A ^ -> P ^         | POC24A   | 2.191 |   6.616 |    8.800 | 
     |                    | o_smem_rdata[11] ^ |          | 0.000 |   6.616 |    8.800 | 
     +---------------------------------------------------------------------------------+ 
Path 17: MET Setup Check with Pin u_core/u_SIGN_MEM/CLK 
Endpoint:   u_core/u_SIGN_MEM/D[15] (^) checked with  leading edge of 'i_clk'
Beginpoint: i_smem_ext              (v) triggered by  leading edge of 'i_clk'
Path Groups: {i_clk}
Analysis View: setupAnalysis
Other End Arrival Time         -0.009
- Setup                         0.656
+ Phase Shift                  10.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.200
= Required Time                 9.135
- Arrival Time                  4.120
= Slack Time                    5.015
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     = Beginpoint Arrival Time            1.000
     +-----------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc      |    Cell    | Delay | Arrival | Required | 
     |                                      |              |            |       |  Time   |   Time   | 
     |--------------------------------------+--------------+------------+-------+---------+----------| 
     |                                      | i_smem_ext v |            |       |   1.000 |    6.015 | 
     | u_PAD_SMEM_EXT                       | P v -> Y v   | PICS       | 0.498 |   1.498 |    6.513 | 
     | u_core/PLACEDFE_OFC0_i_smem_ext_core | A v -> Y v   | CLKBUFX2TR | 0.228 |   1.726 |    6.741 | 
     | u_core/PLACEDFE_OFC1_i_smem_ext_core | A v -> Y v   | CLKBUFX2TR | 0.402 |   2.128 |    7.143 | 
     | u_core/PLACEDFE_OFC2_i_smem_ext_core | A v -> Y v   | CLKBUFX2TR | 0.320 |   2.449 |    7.463 | 
     | u_core/U30                           | A v -> Y ^   | NOR2X1TR   | 0.105 |   2.554 |    7.569 | 
     | u_core/PLACEDFE_OFC34_n29            | A ^ -> Y ^   | CLKBUFX2TR | 0.495 |   3.049 |    8.064 | 
     | u_core/U46                           | B0 ^ -> Y ^  | AO22X1TR   | 1.069 |   4.118 |    9.133 | 
     | u_core/u_SIGN_MEM                    | D[15] ^      | SIGN_MEM   | 0.003 |   4.120 |    9.135 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 18: MET Setup Check with Pin u_core/u_SIGN_MEM/CLK 
Endpoint:   u_core/u_SIGN_MEM/A[3] (^) checked with  leading edge of 'i_clk'
Beginpoint: i_smem_ext             (v) triggered by  leading edge of 'i_clk'
Path Groups: {i_clk}
Analysis View: setupAnalysis
Other End Arrival Time         -0.009
- Setup                         0.820
+ Phase Shift                  10.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.200
= Required Time                 8.971
- Arrival Time                  3.783
= Slack Time                    5.188
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     = Beginpoint Arrival Time            1.000
     +-----------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc      |    Cell    | Delay | Arrival | Required | 
     |                                      |              |            |       |  Time   |   Time   | 
     |--------------------------------------+--------------+------------+-------+---------+----------| 
     |                                      | i_smem_ext v |            |       |   1.000 |    6.188 | 
     | u_PAD_SMEM_EXT                       | P v -> Y v   | PICS       | 0.498 |   1.498 |    6.686 | 
     | u_core/PLACEDFE_OFC0_i_smem_ext_core | A v -> Y v   | CLKBUFX2TR | 0.228 |   1.726 |    6.914 | 
     | u_core/PLACEDFE_OFC1_i_smem_ext_core | A v -> Y v   | CLKBUFX2TR | 0.402 |   2.128 |    7.317 | 
     | u_core/PLACEDFE_OFC2_i_smem_ext_core | A v -> Y v   | CLKBUFX2TR | 0.320 |   2.449 |    7.637 | 
     | u_core/U30                           | A v -> Y ^   | NOR2X1TR   | 0.105 |   2.554 |    7.742 | 
     | u_core/PLACEDFE_OFC34_n29            | A ^ -> Y ^   | CLKBUFX2TR | 0.495 |   3.049 |    8.237 | 
     | u_core/PLACEDFE_OFC35_n29            | A ^ -> Y ^   | CLKBUFX2TR | 0.360 |   3.409 |    8.598 | 
     | u_core/U54                           | A1 ^ -> Y ^  | AO22X1TR   | 0.372 |   3.782 |    8.970 | 
     | u_core/u_SIGN_MEM                    | A[3] ^       | SIGN_MEM   | 0.002 |   3.783 |    8.971 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 19: MET Setup Check with Pin u_core/u_SIGN_MEM/CLK 
Endpoint:   u_core/u_SIGN_MEM/A[4] (^) checked with  leading edge of 'i_clk'
Beginpoint: i_smem_ext             (v) triggered by  leading edge of 'i_clk'
Path Groups: {i_clk}
Analysis View: setupAnalysis
Other End Arrival Time         -0.009
- Setup                         0.822
+ Phase Shift                  10.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.200
= Required Time                 8.970
- Arrival Time                  3.781
= Slack Time                    5.189
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     = Beginpoint Arrival Time            1.000
     +-----------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc      |    Cell    | Delay | Arrival | Required | 
     |                                      |              |            |       |  Time   |   Time   | 
     |--------------------------------------+--------------+------------+-------+---------+----------| 
     |                                      | i_smem_ext v |            |       |   1.000 |    6.189 | 
     | u_PAD_SMEM_EXT                       | P v -> Y v   | PICS       | 0.498 |   1.498 |    6.687 | 
     | u_core/PLACEDFE_OFC0_i_smem_ext_core | A v -> Y v   | CLKBUFX2TR | 0.228 |   1.726 |    6.915 | 
     | u_core/PLACEDFE_OFC1_i_smem_ext_core | A v -> Y v   | CLKBUFX2TR | 0.402 |   2.128 |    7.317 | 
     | u_core/PLACEDFE_OFC2_i_smem_ext_core | A v -> Y v   | CLKBUFX2TR | 0.320 |   2.449 |    7.638 | 
     | u_core/U30                           | A v -> Y ^   | NOR2X1TR   | 0.105 |   2.554 |    7.743 | 
     | u_core/PLACEDFE_OFC34_n29            | A ^ -> Y ^   | CLKBUFX2TR | 0.495 |   3.049 |    8.238 | 
     | u_core/PLACEDFE_OFC35_n29            | A ^ -> Y ^   | CLKBUFX2TR | 0.360 |   3.409 |    8.598 | 
     | u_core/U53                           | A1 ^ -> Y ^  | AO22X1TR   | 0.370 |   3.779 |    8.968 | 
     | u_core/u_SIGN_MEM                    | A[4] ^       | SIGN_MEM   | 0.002 |   3.781 |    8.970 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 20: MET Setup Check with Pin u_core/u_SIGN_MEM/CLK 
Endpoint:   u_core/u_SIGN_MEM/A[5] (^) checked with  leading edge of 'i_clk'
Beginpoint: i_smem_ext             (v) triggered by  leading edge of 'i_clk'
Path Groups: {i_clk}
Analysis View: setupAnalysis
Other End Arrival Time         -0.009
- Setup                         0.809
+ Phase Shift                  10.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.200
= Required Time                 8.982
- Arrival Time                  3.774
= Slack Time                    5.208
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     = Beginpoint Arrival Time            1.000
     +-----------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc      |    Cell    | Delay | Arrival | Required | 
     |                                      |              |            |       |  Time   |   Time   | 
     |--------------------------------------+--------------+------------+-------+---------+----------| 
     |                                      | i_smem_ext v |            |       |   1.000 |    6.208 | 
     | u_PAD_SMEM_EXT                       | P v -> Y v   | PICS       | 0.498 |   1.498 |    6.706 | 
     | u_core/PLACEDFE_OFC0_i_smem_ext_core | A v -> Y v   | CLKBUFX2TR | 0.228 |   1.726 |    6.934 | 
     | u_core/PLACEDFE_OFC1_i_smem_ext_core | A v -> Y v   | CLKBUFX2TR | 0.402 |   2.128 |    7.336 | 
     | u_core/PLACEDFE_OFC2_i_smem_ext_core | A v -> Y v   | CLKBUFX2TR | 0.320 |   2.449 |    7.657 | 
     | u_core/U30                           | A v -> Y ^   | NOR2X1TR   | 0.105 |   2.554 |    7.762 | 
     | u_core/PLACEDFE_OFC34_n29            | A ^ -> Y ^   | CLKBUFX2TR | 0.495 |   3.049 |    8.257 | 
     | u_core/PLACEDFE_OFC35_n29            | A ^ -> Y ^   | CLKBUFX2TR | 0.360 |   3.409 |    8.617 | 
     | u_core/U52                           | A1 ^ -> Y ^  | AO22X1TR   | 0.363 |   3.773 |    8.981 | 
     | u_core/u_SIGN_MEM                    | A[5] ^       | SIGN_MEM   | 0.001 |   3.774 |    8.982 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 21: MET Setup Check with Pin u_core/u_SIGN_MEM/CLK 
Endpoint:   u_core/u_SIGN_MEM/A[0] (^) checked with  leading edge of 'i_clk'
Beginpoint: i_smem_ext             (v) triggered by  leading edge of 'i_clk'
Path Groups: {i_clk}
Analysis View: setupAnalysis
Other End Arrival Time         -0.009
- Setup                         0.812
+ Phase Shift                  10.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.200
= Required Time                 8.980
- Arrival Time                  3.768
= Slack Time                    5.211
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     = Beginpoint Arrival Time            1.000
     +-----------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc      |    Cell    | Delay | Arrival | Required | 
     |                                      |              |            |       |  Time   |   Time   | 
     |--------------------------------------+--------------+------------+-------+---------+----------| 
     |                                      | i_smem_ext v |            |       |   1.000 |    6.211 | 
     | u_PAD_SMEM_EXT                       | P v -> Y v   | PICS       | 0.498 |   1.498 |    6.710 | 
     | u_core/PLACEDFE_OFC0_i_smem_ext_core | A v -> Y v   | CLKBUFX2TR | 0.228 |   1.726 |    6.938 | 
     | u_core/PLACEDFE_OFC1_i_smem_ext_core | A v -> Y v   | CLKBUFX2TR | 0.402 |   2.128 |    7.340 | 
     | u_core/PLACEDFE_OFC2_i_smem_ext_core | A v -> Y v   | CLKBUFX2TR | 0.320 |   2.449 |    7.660 | 
     | u_core/U30                           | A v -> Y ^   | NOR2X1TR   | 0.105 |   2.554 |    7.766 | 
     | u_core/PLACEDFE_OFC34_n29            | A ^ -> Y ^   | CLKBUFX2TR | 0.495 |   3.049 |    8.261 | 
     | u_core/PLACEDFE_OFC35_n29            | A ^ -> Y ^   | CLKBUFX2TR | 0.360 |   3.409 |    8.621 | 
     | u_core/U57                           | A1 ^ -> Y ^  | AO22X1TR   | 0.357 |   3.766 |    8.978 | 
     | u_core/u_SIGN_MEM                    | A[0] ^       | SIGN_MEM   | 0.002 |   3.768 |    8.980 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 22: MET Setup Check with Pin u_core/u_SIGN_MEM/CLK 
Endpoint:   u_core/u_SIGN_MEM/A[2] (^) checked with  leading edge of 'i_clk'
Beginpoint: i_smem_ext             (v) triggered by  leading edge of 'i_clk'
Path Groups: {i_clk}
Analysis View: setupAnalysis
Other End Arrival Time         -0.009
- Setup                         0.812
+ Phase Shift                  10.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.200
= Required Time                 8.980
- Arrival Time                  3.760
= Slack Time                    5.220
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     = Beginpoint Arrival Time            1.000
     +-----------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc      |    Cell    | Delay | Arrival | Required | 
     |                                      |              |            |       |  Time   |   Time   | 
     |--------------------------------------+--------------+------------+-------+---------+----------| 
     |                                      | i_smem_ext v |            |       |   1.000 |    6.220 | 
     | u_PAD_SMEM_EXT                       | P v -> Y v   | PICS       | 0.498 |   1.498 |    6.718 | 
     | u_core/PLACEDFE_OFC0_i_smem_ext_core | A v -> Y v   | CLKBUFX2TR | 0.228 |   1.726 |    6.946 | 
     | u_core/PLACEDFE_OFC1_i_smem_ext_core | A v -> Y v   | CLKBUFX2TR | 0.402 |   2.128 |    7.348 | 
     | u_core/PLACEDFE_OFC2_i_smem_ext_core | A v -> Y v   | CLKBUFX2TR | 0.320 |   2.449 |    7.669 | 
     | u_core/U30                           | A v -> Y ^   | NOR2X1TR   | 0.105 |   2.554 |    7.774 | 
     | u_core/PLACEDFE_OFC34_n29            | A ^ -> Y ^   | CLKBUFX2TR | 0.495 |   3.049 |    8.269 | 
     | u_core/PLACEDFE_OFC35_n29            | A ^ -> Y ^   | CLKBUFX2TR | 0.360 |   3.409 |    8.629 | 
     | u_core/U58                           | A1 ^ -> Y ^  | AO22X1TR   | 0.349 |   3.758 |    8.978 | 
     | u_core/u_SIGN_MEM                    | A[2] ^       | SIGN_MEM   | 0.001 |   3.760 |    8.980 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 23: MET Setup Check with Pin u_core/u_SIGN_MEM/CLK 
Endpoint:   u_core/u_SIGN_MEM/A[1] (^) checked with  leading edge of 'i_clk'
Beginpoint: i_smem_ext             (v) triggered by  leading edge of 'i_clk'
Path Groups: {i_clk}
Analysis View: setupAnalysis
Other End Arrival Time         -0.009
- Setup                         0.810
+ Phase Shift                  10.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.200
= Required Time                 8.981
- Arrival Time                  3.760
= Slack Time                    5.221
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     = Beginpoint Arrival Time            1.000
     +-----------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc      |    Cell    | Delay | Arrival | Required | 
     |                                      |              |            |       |  Time   |   Time   | 
     |--------------------------------------+--------------+------------+-------+---------+----------| 
     |                                      | i_smem_ext v |            |       |   1.000 |    6.221 | 
     | u_PAD_SMEM_EXT                       | P v -> Y v   | PICS       | 0.498 |   1.498 |    6.719 | 
     | u_core/PLACEDFE_OFC0_i_smem_ext_core | A v -> Y v   | CLKBUFX2TR | 0.228 |   1.726 |    6.947 | 
     | u_core/PLACEDFE_OFC1_i_smem_ext_core | A v -> Y v   | CLKBUFX2TR | 0.402 |   2.128 |    7.349 | 
     | u_core/PLACEDFE_OFC2_i_smem_ext_core | A v -> Y v   | CLKBUFX2TR | 0.320 |   2.449 |    7.670 | 
     | u_core/U30                           | A v -> Y ^   | NOR2X1TR   | 0.105 |   2.554 |    7.775 | 
     | u_core/PLACEDFE_OFC34_n29            | A ^ -> Y ^   | CLKBUFX2TR | 0.495 |   3.049 |    8.270 | 
     | u_core/PLACEDFE_OFC35_n29            | A ^ -> Y ^   | CLKBUFX2TR | 0.360 |   3.409 |    8.630 | 
     | u_core/U59                           | A1 ^ -> Y ^  | AO22X1TR   | 0.349 |   3.759 |    8.980 | 
     | u_core/u_SIGN_MEM                    | A[1] ^       | SIGN_MEM   | 0.001 |   3.760 |    8.981 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 24: MET Setup Check with Pin u_core/u_SIGN_MEM/CLK 
Endpoint:   u_core/u_SIGN_MEM/A[6] (^) checked with  leading edge of 'i_clk'
Beginpoint: i_smem_ext             (v) triggered by  leading edge of 'i_clk'
Path Groups: {i_clk}
Analysis View: setupAnalysis
Other End Arrival Time         -0.009
- Setup                         0.809
+ Phase Shift                  10.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.200
= Required Time                 8.983
- Arrival Time                  3.752
= Slack Time                    5.231
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     = Beginpoint Arrival Time            1.000
     +-----------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc      |    Cell    | Delay | Arrival | Required | 
     |                                      |              |            |       |  Time   |   Time   | 
     |--------------------------------------+--------------+------------+-------+---------+----------| 
     |                                      | i_smem_ext v |            |       |   1.000 |    6.231 | 
     | u_PAD_SMEM_EXT                       | P v -> Y v   | PICS       | 0.498 |   1.498 |    6.729 | 
     | u_core/PLACEDFE_OFC0_i_smem_ext_core | A v -> Y v   | CLKBUFX2TR | 0.228 |   1.726 |    6.957 | 
     | u_core/PLACEDFE_OFC1_i_smem_ext_core | A v -> Y v   | CLKBUFX2TR | 0.402 |   2.128 |    7.359 | 
     | u_core/PLACEDFE_OFC2_i_smem_ext_core | A v -> Y v   | CLKBUFX2TR | 0.320 |   2.449 |    7.680 | 
     | u_core/U30                           | A v -> Y ^   | NOR2X1TR   | 0.105 |   2.554 |    7.785 | 
     | u_core/PLACEDFE_OFC34_n29            | A ^ -> Y ^   | CLKBUFX2TR | 0.495 |   3.049 |    8.280 | 
     | u_core/PLACEDFE_OFC35_n29            | A ^ -> Y ^   | CLKBUFX2TR | 0.360 |   3.409 |    8.640 | 
     | u_core/U51                           | A1 ^ -> Y ^  | AO22X1TR   | 0.341 |   3.750 |    8.981 | 
     | u_core/u_SIGN_MEM                    | A[6] ^       | SIGN_MEM   | 0.001 |   3.752 |    8.983 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 25: MET Setup Check with Pin u_core/u_SIGN_MEM/CLK 
Endpoint:   u_core/u_SIGN_MEM/D[7] (^) checked with  leading edge of 'i_clk'
Beginpoint: i_smem_ext             (v) triggered by  leading edge of 'i_clk'
Path Groups: {i_clk}
Analysis View: setupAnalysis
Other End Arrival Time         -0.009
- Setup                         0.577
+ Phase Shift                  10.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.200
= Required Time                 9.214
- Arrival Time                  3.964
= Slack Time                    5.251
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     = Beginpoint Arrival Time            1.000
     +-----------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc      |    Cell    | Delay | Arrival | Required | 
     |                                      |              |            |       |  Time   |   Time   | 
     |--------------------------------------+--------------+------------+-------+---------+----------| 
     |                                      | i_smem_ext v |            |       |   1.000 |    6.251 | 
     | u_PAD_SMEM_EXT                       | P v -> Y v   | PICS       | 0.498 |   1.498 |    6.749 | 
     | u_core/PLACEDFE_OFC0_i_smem_ext_core | A v -> Y v   | CLKBUFX2TR | 0.228 |   1.726 |    6.977 | 
     | u_core/PLACEDFE_OFC1_i_smem_ext_core | A v -> Y v   | CLKBUFX2TR | 0.402 |   2.128 |    7.379 | 
     | u_core/PLACEDFE_OFC2_i_smem_ext_core | A v -> Y v   | CLKBUFX2TR | 0.320 |   2.449 |    7.700 | 
     | u_core/U30                           | A v -> Y ^   | NOR2X1TR   | 0.105 |   2.554 |    7.805 | 
     | u_core/PLACEDFE_OFC34_n29            | A ^ -> Y ^   | CLKBUFX2TR | 0.495 |   3.049 |    8.300 | 
     | u_core/PLACEDFE_OFC35_n29            | A ^ -> Y ^   | CLKBUFX2TR | 0.360 |   3.409 |    8.660 | 
     | u_core/U35                           | B0 ^ -> Y ^  | AO22X1TR   | 0.552 |   3.962 |    9.212 | 
     | u_core/u_SIGN_MEM                    | D[7] ^       | SIGN_MEM   | 0.002 |   3.964 |    9.214 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 26: MET Setup Check with Pin u_core/u_SIGN_MEM/CLK 
Endpoint:   u_core/u_SIGN_MEM/A[7] (^) checked with  leading edge of 'i_clk'
Beginpoint: i_smem_ext             (v) triggered by  leading edge of 'i_clk'
Path Groups: {i_clk}
Analysis View: setupAnalysis
Other End Arrival Time         -0.009
- Setup                         0.792
+ Phase Shift                  10.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.200
= Required Time                 8.999
- Arrival Time                  3.724
= Slack Time                    5.275
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     = Beginpoint Arrival Time            1.000
     +-----------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc      |    Cell    | Delay | Arrival | Required | 
     |                                      |              |            |       |  Time   |   Time   | 
     |--------------------------------------+--------------+------------+-------+---------+----------| 
     |                                      | i_smem_ext v |            |       |   1.000 |    6.275 | 
     | u_PAD_SMEM_EXT                       | P v -> Y v   | PICS       | 0.498 |   1.498 |    6.773 | 
     | u_core/PLACEDFE_OFC0_i_smem_ext_core | A v -> Y v   | CLKBUFX2TR | 0.228 |   1.726 |    7.002 | 
     | u_core/PLACEDFE_OFC1_i_smem_ext_core | A v -> Y v   | CLKBUFX2TR | 0.402 |   2.128 |    7.404 | 
     | u_core/PLACEDFE_OFC2_i_smem_ext_core | A v -> Y v   | CLKBUFX2TR | 0.320 |   2.449 |    7.724 | 
     | u_core/U30                           | A v -> Y ^   | NOR2X1TR   | 0.105 |   2.554 |    7.829 | 
     | u_core/PLACEDFE_OFC34_n29            | A ^ -> Y ^   | CLKBUFX2TR | 0.495 |   3.049 |    8.325 | 
     | u_core/PLACEDFE_OFC35_n29            | A ^ -> Y ^   | CLKBUFX2TR | 0.360 |   3.409 |    8.685 | 
     | u_core/U50                           | A1 ^ -> Y ^  | AO22X1TR   | 0.314 |   3.723 |    8.999 | 
     | u_core/u_SIGN_MEM                    | A[7] ^       | SIGN_MEM   | 0.000 |   3.724 |    8.999 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 27: MET Setup Check with Pin u_core/u_SIGN_MEM/CLK 
Endpoint:   u_core/u_SIGN_MEM/D[6] (^) checked with  leading edge of 'i_clk'
Beginpoint: i_smem_ext             (v) triggered by  leading edge of 'i_clk'
Path Groups: {i_clk}
Analysis View: setupAnalysis
Other End Arrival Time         -0.009
- Setup                         0.545
+ Phase Shift                  10.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.200
= Required Time                 9.246
- Arrival Time                  3.915
= Slack Time                    5.331
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     = Beginpoint Arrival Time            1.000
     +-----------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc      |    Cell    | Delay | Arrival | Required | 
     |                                      |              |            |       |  Time   |   Time   | 
     |--------------------------------------+--------------+------------+-------+---------+----------| 
     |                                      | i_smem_ext v |            |       |   1.000 |    6.331 | 
     | u_PAD_SMEM_EXT                       | P v -> Y v   | PICS       | 0.498 |   1.498 |    6.829 | 
     | u_core/PLACEDFE_OFC0_i_smem_ext_core | A v -> Y v   | CLKBUFX2TR | 0.228 |   1.726 |    7.057 | 
     | u_core/PLACEDFE_OFC1_i_smem_ext_core | A v -> Y v   | CLKBUFX2TR | 0.402 |   2.128 |    7.459 | 
     | u_core/PLACEDFE_OFC2_i_smem_ext_core | A v -> Y v   | CLKBUFX2TR | 0.320 |   2.449 |    7.780 | 
     | u_core/U30                           | A v -> Y ^   | NOR2X1TR   | 0.105 |   2.554 |    7.885 | 
     | u_core/PLACEDFE_OFC34_n29            | A ^ -> Y ^   | CLKBUFX2TR | 0.495 |   3.049 |    8.380 | 
     | u_core/PLACEDFE_OFC35_n29            | A ^ -> Y ^   | CLKBUFX2TR | 0.360 |   3.409 |    8.741 | 
     | u_core/U36                           | B0 ^ -> Y ^  | AO22X1TR   | 0.504 |   3.914 |    9.245 | 
     | u_core/u_SIGN_MEM                    | D[6] ^       | SIGN_MEM   | 0.001 |   3.915 |    9.246 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 28: MET Setup Check with Pin u_core/cnt_reg_2_/CK 
Endpoint:   u_core/cnt_reg_2_/D (v) checked with  leading edge of 'i_clk'
Beginpoint: u_core/cnt_reg_1_/Q (^) triggered by  leading edge of 'i_clk'
Path Groups: {i_clk}
Analysis View: setupAnalysis
Other End Arrival Time         -0.009
- Setup                         0.143
+ Phase Shift                  10.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.200
= Required Time                 9.648
- Arrival Time                  4.159
= Slack Time                    5.489
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.007
     = Beginpoint Arrival Time       -0.007
     +---------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                               |             |            |       |  Time   |   Time   | 
     |-------------------------------+-------------+------------+-------+---------+----------| 
     | u_core/cnt_reg_1_             | CK ^        |            |       |  -0.007 |    5.482 | 
     | u_core/cnt_reg_1_             | CK ^ -> Q ^ | DFFRX1TR   | 0.264 |   0.257 |    5.746 | 
     | u_core/POSTCTSFE_PHC100_cnt_1 | A ^ -> Y ^  | DLY4X1TR   | 0.422 |   0.679 |    6.168 | 
     | u_core/POSTCTSFE_PHC59_cnt_1  | A ^ -> Y ^  | DLY4X1TR   | 0.502 |   1.181 |    6.670 | 
     | u_core/U60                    | B ^ -> Y ^  | AND3X1TR   | 0.188 |   1.368 |    6.857 | 
     | u_core/U61                    | A ^ -> Y v  | NAND2X1TR  | 0.063 |   1.432 |    6.921 | 
     | u_core/U62                    | A v -> Y ^  | NOR2X1TR   | 0.128 |   1.560 |    7.049 | 
     | u_core/U63                    | A ^ -> Y v  | NAND2X1TR  | 0.069 |   1.629 |    7.118 | 
     | u_core/U64                    | A v -> Y ^  | NOR2X1TR   | 0.155 |   1.784 |    7.273 | 
     | u_core/U65                    | A ^ -> Y v  | NAND2X1TR  | 0.055 |   1.839 |    7.328 | 
     | u_core/POSTCTSFE_PHC83_n45    | A v -> Y v  | DLY4X1TR   | 0.402 |   2.240 |    7.729 | 
     | u_core/U66                    | A v -> Y ^  | NOR2X1TR   | 0.152 |   2.393 |    7.882 | 
     | u_core/U67                    | A ^ -> Y v  | NAND2X1TR  | 0.072 |   2.465 |    7.954 | 
     | u_core/U68                    | A v -> Y ^  | NOR2X1TR   | 0.092 |   2.557 |    8.046 | 
     | u_core/U3                     | B ^ -> Y ^  | AND2X1TR   | 0.104 |   2.661 |    8.150 | 
     | u_core/POSTCTSFE_PHC85_n31    | A ^ -> Y ^  | DLY4X1TR   | 0.471 |   3.131 |    8.620 | 
     | u_core/U69                    | B ^ -> Y v  | NOR2X1TR   | 0.059 |   3.190 |    8.679 | 
     | u_core/U4                     | A v -> Y ^  | INVX1TR    | 0.148 |   3.339 |    8.828 | 
     | u_core/PLACEDFE_OFC23_n4      | A ^ -> Y ^  | CLKBUFX2TR | 0.206 |   3.545 |    9.034 | 
     | u_core/U70                    | A1 ^ -> Y v | OAI21X1TR  | 0.079 |   3.624 |    9.113 | 
     | u_core/U91                    | A1 v -> Y ^ | OAI21X1TR  | 0.113 |   3.738 |    9.227 | 
     | u_core/U92                    | B0 ^ -> Y v | OAI31X1TR  | 0.055 |   3.793 |    9.282 | 
     | u_core/POSTCTSFE_PHC113_n23   | A v -> Y v  | DLY4X1TR   | 0.366 |   4.159 |    9.648 | 
     | u_core/cnt_reg_2_             | D v         | DFFRX1TR   | 0.000 |   4.159 |    9.648 | 
     +---------------------------------------------------------------------------------------+ 
Path 29: MET Setup Check with Pin u_core/cnt_reg_4_/CK 
Endpoint:   u_core/cnt_reg_4_/D (v) checked with  leading edge of 'i_clk'
Beginpoint: u_core/cnt_reg_1_/Q (^) triggered by  leading edge of 'i_clk'
Path Groups: {i_clk}
Analysis View: setupAnalysis
Other End Arrival Time         -0.010
- Setup                         0.143
+ Phase Shift                  10.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.200
= Required Time                 9.648
- Arrival Time                  4.153
= Slack Time                    5.495
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.007
     = Beginpoint Arrival Time       -0.007
     +----------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |    Cell     | Delay | Arrival | Required | 
     |                               |             |             |       |  Time   |   Time   | 
     |-------------------------------+-------------+-------------+-------+---------+----------| 
     | u_core/cnt_reg_1_             | CK ^        |             |       |  -0.007 |    5.487 | 
     | u_core/cnt_reg_1_             | CK ^ -> Q ^ | DFFRX1TR    | 0.264 |   0.257 |    5.752 | 
     | u_core/POSTCTSFE_PHC100_cnt_1 | A ^ -> Y ^  | DLY4X1TR    | 0.422 |   0.679 |    6.174 | 
     | u_core/POSTCTSFE_PHC59_cnt_1  | A ^ -> Y ^  | DLY4X1TR    | 0.502 |   1.181 |    6.675 | 
     | u_core/U60                    | B ^ -> Y ^  | AND3X1TR    | 0.188 |   1.368 |    6.863 | 
     | u_core/U61                    | A ^ -> Y v  | NAND2X1TR   | 0.063 |   1.432 |    6.926 | 
     | u_core/U62                    | A v -> Y ^  | NOR2X1TR    | 0.128 |   1.560 |    7.054 | 
     | u_core/U63                    | A ^ -> Y v  | NAND2X1TR   | 0.069 |   1.629 |    7.124 | 
     | u_core/U64                    | A v -> Y ^  | NOR2X1TR    | 0.155 |   1.784 |    7.278 | 
     | u_core/U65                    | A ^ -> Y v  | NAND2X1TR   | 0.055 |   1.839 |    7.333 | 
     | u_core/POSTCTSFE_PHC83_n45    | A v -> Y v  | DLY4X1TR    | 0.402 |   2.240 |    7.735 | 
     | u_core/U66                    | A v -> Y ^  | NOR2X1TR    | 0.152 |   2.393 |    7.888 | 
     | u_core/U67                    | A ^ -> Y v  | NAND2X1TR   | 0.072 |   2.465 |    7.960 | 
     | u_core/U68                    | A v -> Y ^  | NOR2X1TR    | 0.092 |   2.557 |    8.052 | 
     | u_core/U3                     | B ^ -> Y ^  | AND2X1TR    | 0.104 |   2.661 |    8.155 | 
     | u_core/POSTCTSFE_PHC85_n31    | A ^ -> Y ^  | DLY4X1TR    | 0.471 |   3.131 |    8.626 | 
     | u_core/U69                    | B ^ -> Y v  | NOR2X1TR    | 0.059 |   3.190 |    8.685 | 
     | u_core/U4                     | A v -> Y ^  | INVX1TR     | 0.148 |   3.339 |    8.833 | 
     | u_core/PLACEDFE_OFC23_n4      | A ^ -> Y ^  | CLKBUFX2TR  | 0.206 |   3.545 |    9.039 | 
     | u_core/U74                    | A1 ^ -> Y v | OAI21X1TR   | 0.081 |   3.626 |    9.120 | 
     | u_core/U93                    | B0 v -> Y ^ | AOI2BB1X1TR | 0.098 |   3.724 |    9.218 | 
     | u_core/U94                    | B0 ^ -> Y v | OAI32X1TR   | 0.060 |   3.784 |    9.278 | 
     | u_core/POSTCTSFE_PHC112_n21   | A v -> Y v  | DLY4X1TR    | 0.369 |   4.153 |    9.648 | 
     | u_core/cnt_reg_4_             | D v         | DFFRX1TR    | 0.000 |   4.153 |    9.648 | 
     +----------------------------------------------------------------------------------------+ 
Path 30: MET Setup Check with Pin u_core/cnt_reg_11_/CK 
Endpoint:   u_core/cnt_reg_11_/D (v) checked with  leading edge of 'i_clk'
Beginpoint: u_core/cnt_reg_1_/Q  (^) triggered by  leading edge of 'i_clk'
Path Groups: {i_clk}
Analysis View: setupAnalysis
Other End Arrival Time         -0.008
- Setup                         0.143
+ Phase Shift                  10.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.200
= Required Time                 9.649
- Arrival Time                  4.148
= Slack Time                    5.501
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.007
     = Beginpoint Arrival Time       -0.007
     +--------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                               |             |           |       |  Time   |   Time   | 
     |-------------------------------+-------------+-----------+-------+---------+----------| 
     | u_core/cnt_reg_1_             | CK ^        |           |       |  -0.007 |    5.494 | 
     | u_core/cnt_reg_1_             | CK ^ -> Q ^ | DFFRX1TR  | 0.264 |   0.257 |    5.758 | 
     | u_core/POSTCTSFE_PHC100_cnt_1 | A ^ -> Y ^  | DLY4X1TR  | 0.422 |   0.679 |    6.180 | 
     | u_core/POSTCTSFE_PHC59_cnt_1  | A ^ -> Y ^  | DLY4X1TR  | 0.502 |   1.181 |    6.682 | 
     | u_core/U60                    | B ^ -> Y ^  | AND3X1TR  | 0.188 |   1.368 |    6.870 | 
     | u_core/U61                    | A ^ -> Y v  | NAND2X1TR | 0.063 |   1.432 |    6.933 | 
     | u_core/U62                    | A v -> Y ^  | NOR2X1TR  | 0.128 |   1.560 |    7.061 | 
     | u_core/U63                    | A ^ -> Y v  | NAND2X1TR | 0.069 |   1.629 |    7.130 | 
     | u_core/U64                    | A v -> Y ^  | NOR2X1TR  | 0.155 |   1.784 |    7.285 | 
     | u_core/U65                    | A ^ -> Y v  | NAND2X1TR | 0.055 |   1.839 |    7.340 | 
     | u_core/POSTCTSFE_PHC83_n45    | A v -> Y v  | DLY4X1TR  | 0.402 |   2.240 |    7.742 | 
     | u_core/U66                    | A v -> Y ^  | NOR2X1TR  | 0.152 |   2.393 |    7.894 | 
     | u_core/U67                    | A ^ -> Y v  | NAND2X1TR | 0.072 |   2.465 |    7.967 | 
     | u_core/U68                    | A v -> Y ^  | NOR2X1TR  | 0.092 |   2.557 |    8.058 | 
     | u_core/U3                     | B ^ -> Y ^  | AND2X1TR  | 0.104 |   2.661 |    8.162 | 
     | u_core/POSTCTSFE_PHC85_n31    | A ^ -> Y ^  | DLY4X1TR  | 0.471 |   3.131 |    8.632 | 
     | u_core/U85                    | A0 ^ -> Y v | AOI21X1TR | 0.059 |   3.190 |    8.692 | 
     | u_core/POSTCTSFE_PHC86_n53    | A v -> Y v  | DLY4X1TR  | 0.402 |   3.592 |    9.094 | 
     | u_core/U101                   | A1 v -> Y v | AO22X1TR  | 0.191 |   3.783 |    9.285 | 
     | u_core/POSTCTSFE_PHC90_n14    | A v -> Y v  | DLY4X1TR  | 0.365 |   4.148 |    9.649 | 
     | u_core/cnt_reg_11_            | D v         | DFFRX1TR  | 0.000 |   4.148 |    9.649 | 
     +--------------------------------------------------------------------------------------+ 
Path 31: MET Setup Check with Pin u_core/cnt_reg_6_/CK 
Endpoint:   u_core/cnt_reg_6_/D (v) checked with  leading edge of 'i_clk'
Beginpoint: u_core/cnt_reg_1_/Q (^) triggered by  leading edge of 'i_clk'
Path Groups: {i_clk}
Analysis View: setupAnalysis
Other End Arrival Time         -0.009
- Setup                         0.143
+ Phase Shift                  10.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.200
= Required Time                 9.649
- Arrival Time                  4.140
= Slack Time                    5.509
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.007
     = Beginpoint Arrival Time       -0.007
     +----------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |    Cell     | Delay | Arrival | Required | 
     |                               |             |             |       |  Time   |   Time   | 
     |-------------------------------+-------------+-------------+-------+---------+----------| 
     | u_core/cnt_reg_1_             | CK ^        |             |       |  -0.007 |    5.502 | 
     | u_core/cnt_reg_1_             | CK ^ -> Q ^ | DFFRX1TR    | 0.264 |   0.257 |    5.766 | 
     | u_core/POSTCTSFE_PHC100_cnt_1 | A ^ -> Y ^  | DLY4X1TR    | 0.422 |   0.679 |    6.188 | 
     | u_core/POSTCTSFE_PHC59_cnt_1  | A ^ -> Y ^  | DLY4X1TR    | 0.502 |   1.181 |    6.690 | 
     | u_core/U60                    | B ^ -> Y ^  | AND3X1TR    | 0.188 |   1.368 |    6.878 | 
     | u_core/U61                    | A ^ -> Y v  | NAND2X1TR   | 0.063 |   1.432 |    6.941 | 
     | u_core/U62                    | A v -> Y ^  | NOR2X1TR    | 0.128 |   1.560 |    7.069 | 
     | u_core/U63                    | A ^ -> Y v  | NAND2X1TR   | 0.069 |   1.629 |    7.138 | 
     | u_core/U64                    | A v -> Y ^  | NOR2X1TR    | 0.155 |   1.784 |    7.293 | 
     | u_core/U65                    | A ^ -> Y v  | NAND2X1TR   | 0.055 |   1.839 |    7.348 | 
     | u_core/POSTCTSFE_PHC83_n45    | A v -> Y v  | DLY4X1TR    | 0.402 |   2.240 |    7.750 | 
     | u_core/U66                    | A v -> Y ^  | NOR2X1TR    | 0.152 |   2.393 |    7.902 | 
     | u_core/U67                    | A ^ -> Y v  | NAND2X1TR   | 0.072 |   2.465 |    7.974 | 
     | u_core/U68                    | A v -> Y ^  | NOR2X1TR    | 0.092 |   2.557 |    8.066 | 
     | u_core/U3                     | B ^ -> Y ^  | AND2X1TR    | 0.104 |   2.661 |    8.170 | 
     | u_core/POSTCTSFE_PHC85_n31    | A ^ -> Y ^  | DLY4X1TR    | 0.471 |   3.131 |    8.640 | 
     | u_core/U69                    | B ^ -> Y v  | NOR2X1TR    | 0.059 |   3.190 |    8.699 | 
     | u_core/U4                     | A v -> Y ^  | INVX1TR     | 0.148 |   3.339 |    8.848 | 
     | u_core/PLACEDFE_OFC23_n4      | A ^ -> Y ^  | CLKBUFX2TR  | 0.206 |   3.545 |    9.054 | 
     | u_core/U77                    | A1 ^ -> Y v | OAI21X1TR   | 0.075 |   3.620 |    9.129 | 
     | u_core/U95                    | B0 v -> Y ^ | AOI2BB1X1TR | 0.093 |   3.713 |    9.222 | 
     | u_core/U96                    | B0 ^ -> Y v | OAI32X1TR   | 0.060 |   3.772 |    9.282 | 
     | u_core/POSTCTSFE_PHC114_n19   | A v -> Y v  | DLY4X1TR    | 0.367 |   4.140 |    9.649 | 
     | u_core/cnt_reg_6_             | D v         | DFFRX1TR    | 0.000 |   4.140 |    9.649 | 
     +----------------------------------------------------------------------------------------+ 
Path 32: MET Setup Check with Pin u_core/cnt_reg_8_/CK 
Endpoint:   u_core/cnt_reg_8_/D (v) checked with  leading edge of 'i_clk'
Beginpoint: u_core/cnt_reg_1_/Q (^) triggered by  leading edge of 'i_clk'
Path Groups: {i_clk}
Analysis View: setupAnalysis
Other End Arrival Time         -0.009
- Setup                         0.141
+ Phase Shift                  10.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.200
= Required Time                 9.651
- Arrival Time                  4.138
= Slack Time                    5.513
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.007
     = Beginpoint Arrival Time       -0.007
     +----------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |    Cell     | Delay | Arrival | Required | 
     |                               |             |             |       |  Time   |   Time   | 
     |-------------------------------+-------------+-------------+-------+---------+----------| 
     | u_core/cnt_reg_1_             | CK ^        |             |       |  -0.007 |    5.506 | 
     | u_core/cnt_reg_1_             | CK ^ -> Q ^ | DFFRX1TR    | 0.264 |   0.257 |    5.770 | 
     | u_core/POSTCTSFE_PHC100_cnt_1 | A ^ -> Y ^  | DLY4X1TR    | 0.422 |   0.679 |    6.192 | 
     | u_core/POSTCTSFE_PHC59_cnt_1  | A ^ -> Y ^  | DLY4X1TR    | 0.502 |   1.181 |    6.694 | 
     | u_core/U60                    | B ^ -> Y ^  | AND3X1TR    | 0.188 |   1.368 |    6.882 | 
     | u_core/U61                    | A ^ -> Y v  | NAND2X1TR   | 0.063 |   1.432 |    6.945 | 
     | u_core/U62                    | A v -> Y ^  | NOR2X1TR    | 0.128 |   1.560 |    7.073 | 
     | u_core/U63                    | A ^ -> Y v  | NAND2X1TR   | 0.069 |   1.629 |    7.142 | 
     | u_core/U64                    | A v -> Y ^  | NOR2X1TR    | 0.155 |   1.784 |    7.297 | 
     | u_core/U65                    | A ^ -> Y v  | NAND2X1TR   | 0.055 |   1.839 |    7.352 | 
     | u_core/POSTCTSFE_PHC83_n45    | A v -> Y v  | DLY4X1TR    | 0.402 |   2.240 |    7.754 | 
     | u_core/U66                    | A v -> Y ^  | NOR2X1TR    | 0.152 |   2.393 |    7.906 | 
     | u_core/U67                    | A ^ -> Y v  | NAND2X1TR   | 0.072 |   2.465 |    7.978 | 
     | u_core/U68                    | A v -> Y ^  | NOR2X1TR    | 0.092 |   2.557 |    8.070 | 
     | u_core/U3                     | B ^ -> Y ^  | AND2X1TR    | 0.104 |   2.661 |    8.174 | 
     | u_core/POSTCTSFE_PHC85_n31    | A ^ -> Y ^  | DLY4X1TR    | 0.471 |   3.131 |    8.644 | 
     | u_core/U69                    | B ^ -> Y v  | NOR2X1TR    | 0.059 |   3.190 |    8.703 | 
     | u_core/U4                     | A v -> Y ^  | INVX1TR     | 0.148 |   3.339 |    8.852 | 
     | u_core/PLACEDFE_OFC23_n4      | A ^ -> Y ^  | CLKBUFX2TR  | 0.206 |   3.545 |    9.058 | 
     | u_core/U83                    | A1 ^ -> Y v | OAI21X1TR   | 0.073 |   3.618 |    9.131 | 
     | u_core/U97                    | B0 v -> Y ^ | AOI2BB1X1TR | 0.102 |   3.720 |    9.233 | 
     | u_core/U98                    | B0 ^ -> Y v | OAI32X1TR   | 0.061 |   3.782 |    9.295 | 
     | u_core/POSTCTSFE_PHC89_n17    | A v -> Y v  | DLY4X1TR    | 0.357 |   4.138 |    9.651 | 
     | u_core/cnt_reg_8_             | D v         | DFFRX1TR    | 0.000 |   4.138 |    9.651 | 
     +----------------------------------------------------------------------------------------+ 
Path 33: MET Setup Check with Pin u_core/cnt_reg_7_/CK 
Endpoint:   u_core/cnt_reg_7_/D (v) checked with  leading edge of 'i_clk'
Beginpoint: u_core/cnt_reg_1_/Q (^) triggered by  leading edge of 'i_clk'
Path Groups: {i_clk}
Analysis View: setupAnalysis
Other End Arrival Time         -0.009
- Setup                         0.143
+ Phase Shift                  10.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.200
= Required Time                 9.649
- Arrival Time                  4.130
= Slack Time                    5.519
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.007
     = Beginpoint Arrival Time       -0.007
     +---------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                               |             |            |       |  Time   |   Time   | 
     |-------------------------------+-------------+------------+-------+---------+----------| 
     | u_core/cnt_reg_1_             | CK ^        |            |       |  -0.007 |    5.511 | 
     | u_core/cnt_reg_1_             | CK ^ -> Q ^ | DFFRX1TR   | 0.264 |   0.257 |    5.776 | 
     | u_core/POSTCTSFE_PHC100_cnt_1 | A ^ -> Y ^  | DLY4X1TR   | 0.422 |   0.679 |    6.198 | 
     | u_core/POSTCTSFE_PHC59_cnt_1  | A ^ -> Y ^  | DLY4X1TR   | 0.502 |   1.181 |    6.700 | 
     | u_core/U60                    | B ^ -> Y ^  | AND3X1TR   | 0.188 |   1.368 |    6.887 | 
     | u_core/U61                    | A ^ -> Y v  | NAND2X1TR  | 0.063 |   1.432 |    6.950 | 
     | u_core/U62                    | A v -> Y ^  | NOR2X1TR   | 0.128 |   1.560 |    7.078 | 
     | u_core/U63                    | A ^ -> Y v  | NAND2X1TR  | 0.069 |   1.629 |    7.148 | 
     | u_core/U64                    | A v -> Y ^  | NOR2X1TR   | 0.155 |   1.784 |    7.303 | 
     | u_core/U65                    | A ^ -> Y v  | NAND2X1TR  | 0.055 |   1.839 |    7.357 | 
     | u_core/POSTCTSFE_PHC83_n45    | A v -> Y v  | DLY4X1TR   | 0.402 |   2.240 |    7.759 | 
     | u_core/U66                    | A v -> Y ^  | NOR2X1TR   | 0.152 |   2.393 |    7.912 | 
     | u_core/U67                    | A ^ -> Y v  | NAND2X1TR  | 0.072 |   2.465 |    7.984 | 
     | u_core/U68                    | A v -> Y ^  | NOR2X1TR   | 0.092 |   2.557 |    8.076 | 
     | u_core/U3                     | B ^ -> Y ^  | AND2X1TR   | 0.104 |   2.661 |    8.179 | 
     | u_core/POSTCTSFE_PHC85_n31    | A ^ -> Y ^  | DLY4X1TR   | 0.471 |   3.131 |    8.650 | 
     | u_core/U69                    | B ^ -> Y v  | NOR2X1TR   | 0.059 |   3.190 |    8.709 | 
     | u_core/U4                     | A v -> Y ^  | INVX1TR    | 0.148 |   3.339 |    8.858 | 
     | u_core/PLACEDFE_OFC23_n4      | A ^ -> Y ^  | CLKBUFX2TR | 0.206 |   3.545 |    9.064 | 
     | u_core/U83                    | A1 ^ -> Y v | OAI21X1TR  | 0.073 |   3.618 |    9.137 | 
     | u_core/U84                    | B1 v -> Y v | AO22X1TR   | 0.228 |   3.846 |    9.365 | 
     | u_core/POSTCTSFE_PHC111_n18   | A v -> Y v  | DLY3X1TR   | 0.284 |   4.130 |    9.649 | 
     | u_core/cnt_reg_7_             | D v         | DFFRX1TR   | 0.000 |   4.130 |    9.649 | 
     +---------------------------------------------------------------------------------------+ 
Path 34: MET Setup Check with Pin u_core/cnt_reg_5_/CK 
Endpoint:   u_core/cnt_reg_5_/D (v) checked with  leading edge of 'i_clk'
Beginpoint: u_core/cnt_reg_1_/Q (^) triggered by  leading edge of 'i_clk'
Path Groups: {i_clk}
Analysis View: setupAnalysis
Other End Arrival Time         -0.008
- Setup                         0.141
+ Phase Shift                  10.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.200
= Required Time                 9.651
- Arrival Time                  4.118
= Slack Time                    5.534
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.007
     = Beginpoint Arrival Time       -0.007
     +---------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                               |             |            |       |  Time   |   Time   | 
     |-------------------------------+-------------+------------+-------+---------+----------| 
     | u_core/cnt_reg_1_             | CK ^        |            |       |  -0.007 |    5.526 | 
     | u_core/cnt_reg_1_             | CK ^ -> Q ^ | DFFRX1TR   | 0.264 |   0.257 |    5.791 | 
     | u_core/POSTCTSFE_PHC100_cnt_1 | A ^ -> Y ^  | DLY4X1TR   | 0.422 |   0.679 |    6.212 | 
     | u_core/POSTCTSFE_PHC59_cnt_1  | A ^ -> Y ^  | DLY4X1TR   | 0.502 |   1.181 |    6.714 | 
     | u_core/U60                    | B ^ -> Y ^  | AND3X1TR   | 0.188 |   1.368 |    6.902 | 
     | u_core/U61                    | A ^ -> Y v  | NAND2X1TR  | 0.063 |   1.432 |    6.965 | 
     | u_core/U62                    | A v -> Y ^  | NOR2X1TR   | 0.128 |   1.560 |    7.093 | 
     | u_core/U63                    | A ^ -> Y v  | NAND2X1TR  | 0.069 |   1.629 |    7.163 | 
     | u_core/U64                    | A v -> Y ^  | NOR2X1TR   | 0.155 |   1.784 |    7.317 | 
     | u_core/U65                    | A ^ -> Y v  | NAND2X1TR  | 0.055 |   1.839 |    7.372 | 
     | u_core/POSTCTSFE_PHC83_n45    | A v -> Y v  | DLY4X1TR   | 0.402 |   2.240 |    7.774 | 
     | u_core/U66                    | A v -> Y ^  | NOR2X1TR   | 0.152 |   2.393 |    7.926 | 
     | u_core/U67                    | A ^ -> Y v  | NAND2X1TR  | 0.072 |   2.465 |    7.999 | 
     | u_core/U68                    | A v -> Y ^  | NOR2X1TR   | 0.092 |   2.557 |    8.090 | 
     | u_core/U3                     | B ^ -> Y ^  | AND2X1TR   | 0.104 |   2.661 |    8.194 | 
     | u_core/POSTCTSFE_PHC85_n31    | A ^ -> Y ^  | DLY4X1TR   | 0.471 |   3.131 |    8.665 | 
     | u_core/U69                    | B ^ -> Y v  | NOR2X1TR   | 0.059 |   3.190 |    8.724 | 
     | u_core/U4                     | A v -> Y ^  | INVX1TR    | 0.148 |   3.339 |    8.872 | 
     | u_core/PLACEDFE_OFC23_n4      | A ^ -> Y ^  | CLKBUFX2TR | 0.206 |   3.545 |    9.078 | 
     | u_core/U77                    | A1 ^ -> Y v | OAI21X1TR  | 0.075 |   3.620 |    9.153 | 
     | u_core/U78                    | B1 v -> Y v | AO22X1TR   | 0.225 |   3.845 |    9.378 | 
     | u_core/POSTCTSFE_PHC110_n20   | A v -> Y v  | DLY3X1TR   | 0.273 |   4.118 |    9.651 | 
     | u_core/cnt_reg_5_             | D v         | DFFRX1TR   | 0.000 |   4.118 |    9.651 | 
     +---------------------------------------------------------------------------------------+ 
Path 35: MET Setup Check with Pin u_core/u_SIGN_MEM/CLK 
Endpoint:   u_core/u_SIGN_MEM/A[9] (^) checked with  leading edge of 'i_clk'
Beginpoint: i_smem_ext             (^) triggered by  leading edge of 'i_clk'
Path Groups: {i_clk}
Analysis View: setupAnalysis
Other End Arrival Time         -0.009
- Setup                         0.808
+ Phase Shift                  10.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.200
= Required Time                 8.983
- Arrival Time                  3.418
= Slack Time                    5.565
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     = Beginpoint Arrival Time            1.000
     +-----------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc      |    Cell    | Delay | Arrival | Required | 
     |                                      |              |            |       |  Time   |   Time   | 
     |--------------------------------------+--------------+------------+-------+---------+----------| 
     |                                      | i_smem_ext ^ |            |       |   1.000 |    6.565 | 
     | u_PAD_SMEM_EXT                       | P ^ -> Y ^   | PICS       | 0.653 |   1.653 |    7.219 | 
     | u_core/PLACEDFE_OFC0_i_smem_ext_core | A ^ -> Y ^   | CLKBUFX2TR | 0.227 |   1.880 |    7.446 | 
     | u_core/PLACEDFE_OFC1_i_smem_ext_core | A ^ -> Y ^   | CLKBUFX2TR | 0.398 |   2.278 |    7.843 | 
     | u_core/PLACEDFE_OFC2_i_smem_ext_core | A ^ -> Y ^   | CLKBUFX2TR | 0.283 |   2.560 |    8.126 | 
     | u_core/PLACEDFE_OFC3_i_smem_ext_core | A ^ -> Y ^   | CLKBUFX2TR | 0.474 |   3.034 |    8.599 | 
     | u_core/U48                           | B0 ^ -> Y ^  | AO22X1TR   | 0.382 |   3.416 |    8.982 | 
     | u_core/u_SIGN_MEM                    | A[9] ^       | SIGN_MEM   | 0.001 |   3.418 |    8.983 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 36: MET Setup Check with Pin u_core/u_SIGN_MEM/CLK 
Endpoint:   u_core/u_SIGN_MEM/A[11] (^) checked with  leading edge of 'i_clk'
Beginpoint: i_smem_ext              (v) triggered by  leading edge of 'i_clk'
Path Groups: {i_clk}
Analysis View: setupAnalysis
Other End Arrival Time         -0.009
- Setup                         0.809
+ Phase Shift                  10.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.200
= Required Time                 8.982
- Arrival Time                  3.395
= Slack Time                    5.587
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     = Beginpoint Arrival Time            1.000
     +-----------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc      |    Cell    | Delay | Arrival | Required | 
     |                                      |              |            |       |  Time   |   Time   | 
     |--------------------------------------+--------------+------------+-------+---------+----------| 
     |                                      | i_smem_ext v |            |       |   1.000 |    6.587 | 
     | u_PAD_SMEM_EXT                       | P v -> Y v   | PICS       | 0.498 |   1.498 |    7.085 | 
     | u_core/PLACEDFE_OFC0_i_smem_ext_core | A v -> Y v   | CLKBUFX2TR | 0.228 |   1.726 |    7.313 | 
     | u_core/PLACEDFE_OFC1_i_smem_ext_core | A v -> Y v   | CLKBUFX2TR | 0.402 |   2.128 |    7.715 | 
     | u_core/PLACEDFE_OFC2_i_smem_ext_core | A v -> Y v   | CLKBUFX2TR | 0.320 |   2.449 |    8.036 | 
     | u_core/U30                           | A v -> Y ^   | NOR2X1TR   | 0.105 |   2.554 |    8.141 | 
     | u_core/PLACEDFE_OFC34_n29            | A ^ -> Y ^   | CLKBUFX2TR | 0.495 |   3.049 |    8.636 | 
     | u_core/U55                           | A1 ^ -> Y ^  | AO22X1TR   | 0.344 |   3.393 |    8.980 | 
     | u_core/u_SIGN_MEM                    | A[11] ^      | SIGN_MEM   | 0.002 |   3.395 |    8.982 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 37: MET Setup Check with Pin u_core/cnt_reg_9_/CK 
Endpoint:   u_core/cnt_reg_9_/D (v) checked with  leading edge of 'i_clk'
Beginpoint: u_core/cnt_reg_1_/Q (^) triggered by  leading edge of 'i_clk'
Path Groups: {i_clk}
Analysis View: setupAnalysis
Other End Arrival Time         -0.008
- Setup                         0.144
+ Phase Shift                  10.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.200
= Required Time                 9.649
- Arrival Time                  4.037
= Slack Time                    5.612
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.007
     = Beginpoint Arrival Time       -0.007
     +--------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                               |             |           |       |  Time   |   Time   | 
     |-------------------------------+-------------+-----------+-------+---------+----------| 
     | u_core/cnt_reg_1_             | CK ^        |           |       |  -0.007 |    5.605 | 
     | u_core/cnt_reg_1_             | CK ^ -> Q ^ | DFFRX1TR  | 0.264 |   0.257 |    5.869 | 
     | u_core/POSTCTSFE_PHC100_cnt_1 | A ^ -> Y ^  | DLY4X1TR  | 0.422 |   0.679 |    6.291 | 
     | u_core/POSTCTSFE_PHC59_cnt_1  | A ^ -> Y ^  | DLY4X1TR  | 0.502 |   1.181 |    6.793 | 
     | u_core/U60                    | B ^ -> Y ^  | AND3X1TR  | 0.188 |   1.368 |    6.980 | 
     | u_core/U61                    | A ^ -> Y v  | NAND2X1TR | 0.063 |   1.432 |    7.043 | 
     | u_core/U62                    | A v -> Y ^  | NOR2X1TR  | 0.128 |   1.560 |    7.172 | 
     | u_core/U63                    | A ^ -> Y v  | NAND2X1TR | 0.069 |   1.629 |    7.241 | 
     | u_core/U64                    | A v -> Y ^  | NOR2X1TR  | 0.155 |   1.784 |    7.396 | 
     | u_core/U65                    | A ^ -> Y v  | NAND2X1TR | 0.055 |   1.839 |    7.451 | 
     | u_core/POSTCTSFE_PHC83_n45    | A v -> Y v  | DLY4X1TR  | 0.402 |   2.240 |    7.852 | 
     | u_core/U66                    | A v -> Y ^  | NOR2X1TR  | 0.152 |   2.393 |    8.005 | 
     | u_core/U67                    | A ^ -> Y v  | NAND2X1TR | 0.072 |   2.465 |    8.077 | 
     | u_core/U68                    | A v -> Y ^  | NOR2X1TR  | 0.092 |   2.557 |    8.169 | 
     | u_core/U3                     | B ^ -> Y ^  | AND2X1TR  | 0.104 |   2.661 |    8.272 | 
     | u_core/POSTCTSFE_PHC85_n31    | A ^ -> Y ^  | DLY4X1TR  | 0.471 |   3.131 |    8.743 | 
     | u_core/U69                    | B ^ -> Y v  | NOR2X1TR  | 0.059 |   3.190 |    8.802 | 
     | u_core/U4                     | A v -> Y ^  | INVX1TR   | 0.148 |   3.339 |    8.951 | 
     | u_core/U80                    | A1 ^ -> Y v | OAI21X1TR | 0.086 |   3.425 |    9.037 | 
     | u_core/U81                    | B1 v -> Y v | AO22X1TR  | 0.241 |   3.666 |    9.278 | 
     | u_core/POSTCTSFE_PHC87_n16    | A v -> Y v  | DLY4X1TR  | 0.371 |   4.037 |    9.649 | 
     | u_core/cnt_reg_9_             | D v         | DFFRX1TR  | 0.000 |   4.037 |    9.649 | 
     +--------------------------------------------------------------------------------------+ 
Path 38: MET Setup Check with Pin u_core/u_SIGN_MEM/CLK 
Endpoint:   u_core/u_SIGN_MEM/A[10] (^) checked with  leading edge of 'i_clk'
Beginpoint: i_smem_ext              (v) triggered by  leading edge of 'i_clk'
Path Groups: {i_clk}
Analysis View: setupAnalysis
Other End Arrival Time         -0.009
- Setup                         0.799
+ Phase Shift                  10.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.200
= Required Time                 8.993
- Arrival Time                  3.377
= Slack Time                    5.615
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     = Beginpoint Arrival Time            1.000
     +-----------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc      |    Cell    | Delay | Arrival | Required | 
     |                                      |              |            |       |  Time   |   Time   | 
     |--------------------------------------+--------------+------------+-------+---------+----------| 
     |                                      | i_smem_ext v |            |       |   1.000 |    6.615 | 
     | u_PAD_SMEM_EXT                       | P v -> Y v   | PICS       | 0.498 |   1.498 |    7.114 | 
     | u_core/PLACEDFE_OFC0_i_smem_ext_core | A v -> Y v   | CLKBUFX2TR | 0.228 |   1.726 |    7.342 | 
     | u_core/PLACEDFE_OFC1_i_smem_ext_core | A v -> Y v   | CLKBUFX2TR | 0.402 |   2.128 |    7.744 | 
     | u_core/PLACEDFE_OFC2_i_smem_ext_core | A v -> Y v   | CLKBUFX2TR | 0.320 |   2.449 |    8.064 | 
     | u_core/U30                           | A v -> Y ^   | NOR2X1TR   | 0.105 |   2.554 |    8.170 | 
     | u_core/PLACEDFE_OFC34_n29            | A ^ -> Y ^   | CLKBUFX2TR | 0.495 |   3.049 |    8.665 | 
     | u_core/U56                           | A1 ^ -> Y ^  | AO22X1TR   | 0.327 |   3.376 |    8.991 | 
     | u_core/u_SIGN_MEM                    | A[10] ^      | SIGN_MEM   | 0.001 |   3.377 |    8.993 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 39: MET Setup Check with Pin u_core/u_SIGN_MEM/CLK 
Endpoint:   u_core/u_SIGN_MEM/A[8] (^) checked with  leading edge of 'i_clk'
Beginpoint: i_smem_ext             (v) triggered by  leading edge of 'i_clk'
Path Groups: {i_clk}
Analysis View: setupAnalysis
Other End Arrival Time         -0.009
- Setup                         0.791
+ Phase Shift                  10.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.200
= Required Time                 9.000
- Arrival Time                  3.355
= Slack Time                    5.645
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     = Beginpoint Arrival Time            1.000
     +-----------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc      |    Cell    | Delay | Arrival | Required | 
     |                                      |              |            |       |  Time   |   Time   | 
     |--------------------------------------+--------------+------------+-------+---------+----------| 
     |                                      | i_smem_ext v |            |       |   1.000 |    6.645 | 
     | u_PAD_SMEM_EXT                       | P v -> Y v   | PICS       | 0.498 |   1.498 |    7.143 | 
     | u_core/PLACEDFE_OFC0_i_smem_ext_core | A v -> Y v   | CLKBUFX2TR | 0.228 |   1.726 |    7.371 | 
     | u_core/PLACEDFE_OFC1_i_smem_ext_core | A v -> Y v   | CLKBUFX2TR | 0.402 |   2.128 |    7.773 | 
     | u_core/PLACEDFE_OFC2_i_smem_ext_core | A v -> Y v   | CLKBUFX2TR | 0.320 |   2.449 |    8.093 | 
     | u_core/U30                           | A v -> Y ^   | NOR2X1TR   | 0.105 |   2.554 |    8.199 | 
     | u_core/PLACEDFE_OFC34_n29            | A ^ -> Y ^   | CLKBUFX2TR | 0.495 |   3.049 |    8.694 | 
     | u_core/U49                           | A1 ^ -> Y ^  | AO22X1TR   | 0.306 |   3.355 |    9.000 | 
     | u_core/u_SIGN_MEM                    | A[8] ^       | SIGN_MEM   | 0.001 |   3.355 |    9.000 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 40: MET Setup Check with Pin u_core/u_SIGN_MEM/CLK 
Endpoint:   u_core/u_SIGN_MEM/D[4] (^) checked with  leading edge of 'i_clk'
Beginpoint: i_smem_ext             (v) triggered by  leading edge of 'i_clk'
Path Groups: {i_clk}
Analysis View: setupAnalysis
Other End Arrival Time         -0.009
- Setup                         0.447
+ Phase Shift                  10.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.200
= Required Time                 9.345
- Arrival Time                  3.677
= Slack Time                    5.668
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     = Beginpoint Arrival Time            1.000
     +-----------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc      |    Cell    | Delay | Arrival | Required | 
     |                                      |              |            |       |  Time   |   Time   | 
     |--------------------------------------+--------------+------------+-------+---------+----------| 
     |                                      | i_smem_ext v |            |       |   1.000 |    6.668 | 
     | u_PAD_SMEM_EXT                       | P v -> Y v   | PICS       | 0.498 |   1.498 |    7.166 | 
     | u_core/PLACEDFE_OFC0_i_smem_ext_core | A v -> Y v   | CLKBUFX2TR | 0.228 |   1.726 |    7.394 | 
     | u_core/PLACEDFE_OFC1_i_smem_ext_core | A v -> Y v   | CLKBUFX2TR | 0.402 |   2.128 |    7.796 | 
     | u_core/PLACEDFE_OFC2_i_smem_ext_core | A v -> Y v   | CLKBUFX2TR | 0.320 |   2.449 |    8.117 | 
     | u_core/U30                           | A v -> Y ^   | NOR2X1TR   | 0.105 |   2.554 |    8.222 | 
     | u_core/PLACEDFE_OFC34_n29            | A ^ -> Y ^   | CLKBUFX2TR | 0.495 |   3.049 |    8.717 | 
     | u_core/PLACEDFE_OFC35_n29            | A ^ -> Y ^   | CLKBUFX2TR | 0.360 |   3.409 |    9.077 | 
     | u_core/U38                           | B0 ^ -> Y ^  | AO22X1TR   | 0.267 |   3.677 |    9.345 | 
     | u_core/u_SIGN_MEM                    | D[4] ^       | SIGN_MEM   | 0.000 |   3.677 |    9.345 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 41: MET Setup Check with Pin u_core/cnt_reg_10_/CK 
Endpoint:   u_core/cnt_reg_10_/D (v) checked with  leading edge of 'i_clk'
Beginpoint: u_core/cnt_reg_1_/Q  (^) triggered by  leading edge of 'i_clk'
Path Groups: {i_clk}
Analysis View: setupAnalysis
Other End Arrival Time         -0.009
- Setup                         0.143
+ Phase Shift                  10.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.200
= Required Time                 9.649
- Arrival Time                  3.952
= Slack Time                    5.697
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.007
     = Beginpoint Arrival Time       -0.007
     +----------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |    Cell     | Delay | Arrival | Required | 
     |                               |             |             |       |  Time   |   Time   | 
     |-------------------------------+-------------+-------------+-------+---------+----------| 
     | u_core/cnt_reg_1_             | CK ^        |             |       |  -0.007 |    5.690 | 
     | u_core/cnt_reg_1_             | CK ^ -> Q ^ | DFFRX1TR    | 0.264 |   0.257 |    5.954 | 
     | u_core/POSTCTSFE_PHC100_cnt_1 | A ^ -> Y ^  | DLY4X1TR    | 0.422 |   0.679 |    6.376 | 
     | u_core/POSTCTSFE_PHC59_cnt_1  | A ^ -> Y ^  | DLY4X1TR    | 0.502 |   1.181 |    6.878 | 
     | u_core/U60                    | B ^ -> Y ^  | AND3X1TR    | 0.188 |   1.368 |    7.066 | 
     | u_core/U61                    | A ^ -> Y v  | NAND2X1TR   | 0.063 |   1.432 |    7.129 | 
     | u_core/U62                    | A v -> Y ^  | NOR2X1TR    | 0.128 |   1.560 |    7.257 | 
     | u_core/U63                    | A ^ -> Y v  | NAND2X1TR   | 0.069 |   1.629 |    7.326 | 
     | u_core/U64                    | A v -> Y ^  | NOR2X1TR    | 0.155 |   1.784 |    7.481 | 
     | u_core/U65                    | A ^ -> Y v  | NAND2X1TR   | 0.055 |   1.839 |    7.536 | 
     | u_core/POSTCTSFE_PHC83_n45    | A v -> Y v  | DLY4X1TR    | 0.402 |   2.240 |    7.938 | 
     | u_core/U66                    | A v -> Y ^  | NOR2X1TR    | 0.152 |   2.393 |    8.090 | 
     | u_core/U67                    | A ^ -> Y v  | NAND2X1TR   | 0.072 |   2.465 |    8.162 | 
     | u_core/U68                    | A v -> Y ^  | NOR2X1TR    | 0.092 |   2.557 |    8.254 | 
     | u_core/U3                     | B ^ -> Y ^  | AND2X1TR    | 0.104 |   2.661 |    8.358 | 
     | u_core/POSTCTSFE_PHC85_n31    | A ^ -> Y ^  | DLY4X1TR    | 0.471 |   3.131 |    8.828 | 
     | u_core/U69                    | B ^ -> Y v  | NOR2X1TR    | 0.059 |   3.190 |    8.887 | 
     | u_core/U4                     | A v -> Y ^  | INVX1TR     | 0.148 |   3.339 |    9.036 | 
     | u_core/U80                    | A1 ^ -> Y v | OAI21X1TR   | 0.086 |   3.425 |    9.122 | 
     | u_core/U99                    | B0 v -> Y ^ | AOI2BB1X1TR | 0.101 |   3.526 |    9.223 | 
     | u_core/U100                   | B0 ^ -> Y v | OAI32X1TR   | 0.058 |   3.584 |    9.281 | 
     | u_core/POSTCTSFE_PHC88_n15    | A v -> Y v  | DLY4X1TR    | 0.368 |   3.952 |    9.649 | 
     | u_core/cnt_reg_10_            | D v         | DFFRX1TR    | 0.000 |   3.952 |    9.649 | 
     +----------------------------------------------------------------------------------------+ 
Path 42: MET Setup Check with Pin u_core/u_SIGN_MEM/CLK 
Endpoint:   u_core/u_SIGN_MEM/D[1] (^) checked with  leading edge of 'i_clk'
Beginpoint: i_smem_ext             (v) triggered by  leading edge of 'i_clk'
Path Groups: {i_clk}
Analysis View: setupAnalysis
Other End Arrival Time         -0.009
- Setup                         0.442
+ Phase Shift                  10.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.200
= Required Time                 9.349
- Arrival Time                  3.646
= Slack Time                    5.703
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     = Beginpoint Arrival Time            1.000
     +-----------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc      |    Cell    | Delay | Arrival | Required | 
     |                                      |              |            |       |  Time   |   Time   | 
     |--------------------------------------+--------------+------------+-------+---------+----------| 
     |                                      | i_smem_ext v |            |       |   1.000 |    6.703 | 
     | u_PAD_SMEM_EXT                       | P v -> Y v   | PICS       | 0.498 |   1.498 |    7.201 | 
     | u_core/PLACEDFE_OFC0_i_smem_ext_core | A v -> Y v   | CLKBUFX2TR | 0.228 |   1.726 |    7.429 | 
     | u_core/PLACEDFE_OFC1_i_smem_ext_core | A v -> Y v   | CLKBUFX2TR | 0.402 |   2.128 |    7.831 | 
     | u_core/PLACEDFE_OFC2_i_smem_ext_core | A v -> Y v   | CLKBUFX2TR | 0.320 |   2.449 |    8.151 | 
     | u_core/U30                           | A v -> Y ^   | NOR2X1TR   | 0.105 |   2.554 |    8.257 | 
     | u_core/PLACEDFE_OFC34_n29            | A ^ -> Y ^   | CLKBUFX2TR | 0.495 |   3.049 |    8.752 | 
     | u_core/PLACEDFE_OFC35_n29            | A ^ -> Y ^   | CLKBUFX2TR | 0.360 |   3.409 |    9.112 | 
     | u_core/U32                           | B0 ^ -> Y ^  | AO22X1TR   | 0.236 |   3.646 |    9.348 | 
     | u_core/u_SIGN_MEM                    | D[1] ^       | SIGN_MEM   | 0.001 |   3.646 |    9.349 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 43: MET Setup Check with Pin u_core/u_SIGN_MEM/CLK 
Endpoint:   u_core/u_SIGN_MEM/D[3] (^) checked with  leading edge of 'i_clk'
Beginpoint: i_smem_ext             (v) triggered by  leading edge of 'i_clk'
Path Groups: {i_clk}
Analysis View: setupAnalysis
Other End Arrival Time         -0.009
- Setup                         0.443
+ Phase Shift                  10.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.200
= Required Time                 9.348
- Arrival Time                  3.644
= Slack Time                    5.704
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     = Beginpoint Arrival Time            1.000
     +-----------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc      |    Cell    | Delay | Arrival | Required | 
     |                                      |              |            |       |  Time   |   Time   | 
     |--------------------------------------+--------------+------------+-------+---------+----------| 
     |                                      | i_smem_ext v |            |       |   1.000 |    6.704 | 
     | u_PAD_SMEM_EXT                       | P v -> Y v   | PICS       | 0.498 |   1.498 |    7.202 | 
     | u_core/PLACEDFE_OFC0_i_smem_ext_core | A v -> Y v   | CLKBUFX2TR | 0.228 |   1.726 |    7.430 | 
     | u_core/PLACEDFE_OFC1_i_smem_ext_core | A v -> Y v   | CLKBUFX2TR | 0.402 |   2.128 |    7.832 | 
     | u_core/PLACEDFE_OFC2_i_smem_ext_core | A v -> Y v   | CLKBUFX2TR | 0.320 |   2.449 |    8.152 | 
     | u_core/U30                           | A v -> Y ^   | NOR2X1TR   | 0.105 |   2.554 |    8.258 | 
     | u_core/PLACEDFE_OFC34_n29            | A ^ -> Y ^   | CLKBUFX2TR | 0.495 |   3.049 |    8.753 | 
     | u_core/PLACEDFE_OFC35_n29            | A ^ -> Y ^   | CLKBUFX2TR | 0.360 |   3.409 |    9.113 | 
     | u_core/U39                           | B0 ^ -> Y ^  | AO22X1TR   | 0.235 |   3.644 |    9.348 | 
     | u_core/u_SIGN_MEM                    | D[3] ^       | SIGN_MEM   | 0.000 |   3.644 |    9.348 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 44: MET Setup Check with Pin u_core/u_SIGN_MEM/CLK 
Endpoint:   u_core/u_SIGN_MEM/D[10] (^) checked with  leading edge of 'i_clk'
Beginpoint: i_smem_ext              (v) triggered by  leading edge of 'i_clk'
Path Groups: {i_clk}
Analysis View: setupAnalysis
Other End Arrival Time         -0.009
- Setup                         0.514
+ Phase Shift                  10.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.200
= Required Time                 9.277
- Arrival Time                  3.561
= Slack Time                    5.716
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     = Beginpoint Arrival Time            1.000
     +-----------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc      |    Cell    | Delay | Arrival | Required | 
     |                                      |              |            |       |  Time   |   Time   | 
     |--------------------------------------+--------------+------------+-------+---------+----------| 
     |                                      | i_smem_ext v |            |       |   1.000 |    6.716 | 
     | u_PAD_SMEM_EXT                       | P v -> Y v   | PICS       | 0.498 |   1.498 |    7.214 | 
     | u_core/PLACEDFE_OFC0_i_smem_ext_core | A v -> Y v   | CLKBUFX2TR | 0.228 |   1.726 |    7.442 | 
     | u_core/PLACEDFE_OFC1_i_smem_ext_core | A v -> Y v   | CLKBUFX2TR | 0.402 |   2.128 |    7.844 | 
     | u_core/PLACEDFE_OFC2_i_smem_ext_core | A v -> Y v   | CLKBUFX2TR | 0.320 |   2.449 |    8.165 | 
     | u_core/U30                           | A v -> Y ^   | NOR2X1TR   | 0.105 |   2.554 |    8.270 | 
     | u_core/PLACEDFE_OFC34_n29            | A ^ -> Y ^   | CLKBUFX2TR | 0.495 |   3.049 |    8.765 | 
     | u_core/U87                           | B0 ^ -> Y ^  | AO22X2TR   | 0.509 |   3.558 |    9.274 | 
     | u_core/u_SIGN_MEM                    | D[10] ^      | SIGN_MEM   | 0.003 |   3.561 |    9.277 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 45: MET Setup Check with Pin u_core/u_SIGN_MEM/CLK 
Endpoint:   u_core/u_SIGN_MEM/D[9] (^) checked with  leading edge of 'i_clk'
Beginpoint: i_smem_ext             (v) triggered by  leading edge of 'i_clk'
Path Groups: {i_clk}
Analysis View: setupAnalysis
Other End Arrival Time         -0.009
- Setup                         0.525
+ Phase Shift                  10.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.200
= Required Time                 9.266
- Arrival Time                  3.549
= Slack Time                    5.717
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     = Beginpoint Arrival Time            1.000
     +-----------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc      |    Cell    | Delay | Arrival | Required | 
     |                                      |              |            |       |  Time   |   Time   | 
     |--------------------------------------+--------------+------------+-------+---------+----------| 
     |                                      | i_smem_ext v |            |       |   1.000 |    6.717 | 
     | u_PAD_SMEM_EXT                       | P v -> Y v   | PICS       | 0.498 |   1.498 |    7.215 | 
     | u_core/PLACEDFE_OFC0_i_smem_ext_core | A v -> Y v   | CLKBUFX2TR | 0.228 |   1.726 |    7.443 | 
     | u_core/PLACEDFE_OFC1_i_smem_ext_core | A v -> Y v   | CLKBUFX2TR | 0.402 |   2.128 |    7.845 | 
     | u_core/PLACEDFE_OFC2_i_smem_ext_core | A v -> Y v   | CLKBUFX2TR | 0.320 |   2.449 |    8.165 | 
     | u_core/U30                           | A v -> Y ^   | NOR2X1TR   | 0.105 |   2.554 |    8.271 | 
     | u_core/PLACEDFE_OFC34_n29            | A ^ -> Y ^   | CLKBUFX2TR | 0.495 |   3.049 |    8.766 | 
     | u_core/U86                           | B0 ^ -> Y ^  | AO22X2TR   | 0.496 |   3.545 |    9.262 | 
     | u_core/u_SIGN_MEM                    | D[9] ^       | SIGN_MEM   | 0.004 |   3.549 |    9.266 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 46: MET Setup Check with Pin u_core/u_SIGN_MEM/CLK 
Endpoint:   u_core/u_SIGN_MEM/D[5] (^) checked with  leading edge of 'i_clk'
Beginpoint: i_smem_ext             (v) triggered by  leading edge of 'i_clk'
Path Groups: {i_clk}
Analysis View: setupAnalysis
Other End Arrival Time         -0.009
- Setup                         0.431
+ Phase Shift                  10.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.200
= Required Time                 9.360
- Arrival Time                  3.621
= Slack Time                    5.739
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     = Beginpoint Arrival Time            1.000
     +-----------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc      |    Cell    | Delay | Arrival | Required | 
     |                                      |              |            |       |  Time   |   Time   | 
     |--------------------------------------+--------------+------------+-------+---------+----------| 
     |                                      | i_smem_ext v |            |       |   1.000 |    6.739 | 
     | u_PAD_SMEM_EXT                       | P v -> Y v   | PICS       | 0.498 |   1.498 |    7.237 | 
     | u_core/PLACEDFE_OFC0_i_smem_ext_core | A v -> Y v   | CLKBUFX2TR | 0.228 |   1.726 |    7.465 | 
     | u_core/PLACEDFE_OFC1_i_smem_ext_core | A v -> Y v   | CLKBUFX2TR | 0.402 |   2.128 |    7.868 | 
     | u_core/PLACEDFE_OFC2_i_smem_ext_core | A v -> Y v   | CLKBUFX2TR | 0.320 |   2.449 |    8.188 | 
     | u_core/U30                           | A v -> Y ^   | NOR2X1TR   | 0.105 |   2.554 |    8.293 | 
     | u_core/PLACEDFE_OFC34_n29            | A ^ -> Y ^   | CLKBUFX2TR | 0.495 |   3.049 |    8.788 | 
     | u_core/PLACEDFE_OFC35_n29            | A ^ -> Y ^   | CLKBUFX2TR | 0.360 |   3.409 |    9.149 | 
     | u_core/U37                           | B0 ^ -> Y ^  | AO22X1TR   | 0.211 |   3.620 |    9.360 | 
     | u_core/u_SIGN_MEM                    | D[5] ^       | SIGN_MEM   | 0.000 |   3.621 |    9.360 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 47: MET Setup Check with Pin u_core/u_SIGN_MEM/CLK 
Endpoint:   u_core/u_SIGN_MEM/D[2] (^) checked with  leading edge of 'i_clk'
Beginpoint: i_smem_ext             (v) triggered by  leading edge of 'i_clk'
Path Groups: {i_clk}
Analysis View: setupAnalysis
Other End Arrival Time         -0.009
- Setup                         0.419
+ Phase Shift                  10.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.200
= Required Time                 9.372
- Arrival Time                  3.596
= Slack Time                    5.776
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     = Beginpoint Arrival Time            1.000
     +-----------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc      |    Cell    | Delay | Arrival | Required | 
     |                                      |              |            |       |  Time   |   Time   | 
     |--------------------------------------+--------------+------------+-------+---------+----------| 
     |                                      | i_smem_ext v |            |       |   1.000 |    6.776 | 
     | u_PAD_SMEM_EXT                       | P v -> Y v   | PICS       | 0.498 |   1.498 |    7.274 | 
     | u_core/PLACEDFE_OFC0_i_smem_ext_core | A v -> Y v   | CLKBUFX2TR | 0.228 |   1.726 |    7.503 | 
     | u_core/PLACEDFE_OFC1_i_smem_ext_core | A v -> Y v   | CLKBUFX2TR | 0.402 |   2.128 |    7.905 | 
     | u_core/PLACEDFE_OFC2_i_smem_ext_core | A v -> Y v   | CLKBUFX2TR | 0.320 |   2.449 |    8.225 | 
     | u_core/U30                           | A v -> Y ^   | NOR2X1TR   | 0.105 |   2.554 |    8.330 | 
     | u_core/PLACEDFE_OFC34_n29            | A ^ -> Y ^   | CLKBUFX2TR | 0.495 |   3.049 |    8.826 | 
     | u_core/PLACEDFE_OFC35_n29            | A ^ -> Y ^   | CLKBUFX2TR | 0.360 |   3.409 |    9.186 | 
     | u_core/U40                           | B0 ^ -> Y ^  | AO22X1TR   | 0.186 |   3.596 |    9.372 | 
     | u_core/u_SIGN_MEM                    | D[2] ^       | SIGN_MEM   | 0.000 |   3.596 |    9.372 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 48: MET Setup Check with Pin u_core/u_SIGN_MEM/CLK 
Endpoint:   u_core/u_SIGN_MEM/D[0] (^) checked with  leading edge of 'i_clk'
Beginpoint: i_smem_ext             (v) triggered by  leading edge of 'i_clk'
Path Groups: {i_clk}
Analysis View: setupAnalysis
Other End Arrival Time         -0.009
- Setup                         0.418
+ Phase Shift                  10.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.200
= Required Time                 9.373
- Arrival Time                  3.590
= Slack Time                    5.783
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     = Beginpoint Arrival Time            1.000
     +-----------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc      |    Cell    | Delay | Arrival | Required | 
     |                                      |              |            |       |  Time   |   Time   | 
     |--------------------------------------+--------------+------------+-------+---------+----------| 
     |                                      | i_smem_ext v |            |       |   1.000 |    6.783 | 
     | u_PAD_SMEM_EXT                       | P v -> Y v   | PICS       | 0.498 |   1.498 |    7.281 | 
     | u_core/PLACEDFE_OFC0_i_smem_ext_core | A v -> Y v   | CLKBUFX2TR | 0.228 |   1.726 |    7.509 | 
     | u_core/PLACEDFE_OFC1_i_smem_ext_core | A v -> Y v   | CLKBUFX2TR | 0.402 |   2.128 |    7.911 | 
     | u_core/PLACEDFE_OFC2_i_smem_ext_core | A v -> Y v   | CLKBUFX2TR | 0.320 |   2.449 |    8.232 | 
     | u_core/U30                           | A v -> Y ^   | NOR2X1TR   | 0.105 |   2.554 |    8.337 | 
     | u_core/PLACEDFE_OFC34_n29            | A ^ -> Y ^   | CLKBUFX2TR | 0.495 |   3.049 |    8.832 | 
     | u_core/PLACEDFE_OFC35_n29            | A ^ -> Y ^   | CLKBUFX2TR | 0.360 |   3.409 |    9.192 | 
     | u_core/U44                           | B0 ^ -> Y ^  | AO22X1TR   | 0.181 |   3.590 |    9.373 | 
     | u_core/u_SIGN_MEM                    | D[0] ^       | SIGN_MEM   | 0.000 |   3.590 |    9.373 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 49: MET Setup Check with Pin u_core/cnt_reg_3_/CK 
Endpoint:   u_core/cnt_reg_3_/D (v) checked with  leading edge of 'i_clk'
Beginpoint: u_core/cnt_reg_1_/Q (^) triggered by  leading edge of 'i_clk'
Path Groups: {i_clk}
Analysis View: setupAnalysis
Other End Arrival Time         -0.010
- Setup                         0.143
+ Phase Shift                  10.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.200
= Required Time                 9.648
- Arrival Time                  3.841
= Slack Time                    5.806
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.007
     = Beginpoint Arrival Time       -0.007
     +---------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                               |             |            |       |  Time   |   Time   | 
     |-------------------------------+-------------+------------+-------+---------+----------| 
     | u_core/cnt_reg_1_             | CK ^        |            |       |  -0.007 |    5.799 | 
     | u_core/cnt_reg_1_             | CK ^ -> Q ^ | DFFRX1TR   | 0.264 |   0.257 |    6.063 | 
     | u_core/POSTCTSFE_PHC100_cnt_1 | A ^ -> Y ^  | DLY4X1TR   | 0.422 |   0.679 |    6.485 | 
     | u_core/POSTCTSFE_PHC59_cnt_1  | A ^ -> Y ^  | DLY4X1TR   | 0.502 |   1.181 |    6.987 | 
     | u_core/U60                    | B ^ -> Y ^  | AND3X1TR   | 0.188 |   1.368 |    7.175 | 
     | u_core/U61                    | A ^ -> Y v  | NAND2X1TR  | 0.063 |   1.432 |    7.238 | 
     | u_core/U62                    | A v -> Y ^  | NOR2X1TR   | 0.128 |   1.560 |    7.366 | 
     | u_core/U63                    | A ^ -> Y v  | NAND2X1TR  | 0.069 |   1.629 |    7.436 | 
     | u_core/U64                    | A v -> Y ^  | NOR2X1TR   | 0.155 |   1.784 |    7.590 | 
     | u_core/U65                    | A ^ -> Y v  | NAND2X1TR  | 0.055 |   1.839 |    7.645 | 
     | u_core/POSTCTSFE_PHC83_n45    | A v -> Y v  | DLY4X1TR   | 0.402 |   2.240 |    8.047 | 
     | u_core/U66                    | A v -> Y ^  | NOR2X1TR   | 0.152 |   2.393 |    8.199 | 
     | u_core/U67                    | A ^ -> Y v  | NAND2X1TR  | 0.072 |   2.465 |    8.272 | 
     | u_core/U68                    | A v -> Y ^  | NOR2X1TR   | 0.092 |   2.557 |    8.363 | 
     | u_core/U3                     | B ^ -> Y ^  | AND2X1TR   | 0.104 |   2.661 |    8.467 | 
     | u_core/POSTCTSFE_PHC85_n31    | A ^ -> Y ^  | DLY4X1TR   | 0.471 |   3.131 |    8.938 | 
     | u_core/U69                    | B ^ -> Y v  | NOR2X1TR   | 0.059 |   3.190 |    8.997 | 
     | u_core/U4                     | A v -> Y ^  | INVX1TR    | 0.148 |   3.339 |    9.145 | 
     | u_core/PLACEDFE_OFC23_n4      | A ^ -> Y ^  | CLKBUFX2TR | 0.206 |   3.545 |    9.351 | 
     | u_core/U74                    | A1 ^ -> Y v | OAI21X1TR  | 0.081 |   3.626 |    9.432 | 
     | u_core/U75                    | B1 v -> Y v | AO22X1TR   | 0.215 |   3.841 |    9.648 | 
     | u_core/cnt_reg_3_             | D v         | DFFRX1TR   | 0.000 |   3.841 |    9.648 | 
     +---------------------------------------------------------------------------------------+ 
Path 50: MET Setup Check with Pin u_core/cnt_reg_1_/CK 
Endpoint:   u_core/cnt_reg_1_/D (v) checked with  leading edge of 'i_clk'
Beginpoint: u_core/cnt_reg_1_/Q (^) triggered by  leading edge of 'i_clk'
Path Groups: {i_clk}
Analysis View: setupAnalysis
Other End Arrival Time         -0.008
- Setup                         0.142
+ Phase Shift                  10.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.200
= Required Time                 9.650
- Arrival Time                  3.822
= Slack Time                    5.828
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.007
     = Beginpoint Arrival Time       -0.007
     +---------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                               |             |            |       |  Time   |   Time   | 
     |-------------------------------+-------------+------------+-------+---------+----------| 
     | u_core/cnt_reg_1_             | CK ^        |            |       |  -0.007 |    5.821 | 
     | u_core/cnt_reg_1_             | CK ^ -> Q ^ | DFFRX1TR   | 0.264 |   0.257 |    6.085 | 
     | u_core/POSTCTSFE_PHC100_cnt_1 | A ^ -> Y ^  | DLY4X1TR   | 0.422 |   0.679 |    6.507 | 
     | u_core/POSTCTSFE_PHC59_cnt_1  | A ^ -> Y ^  | DLY4X1TR   | 0.502 |   1.181 |    7.009 | 
     | u_core/U60                    | B ^ -> Y ^  | AND3X1TR   | 0.188 |   1.368 |    7.197 | 
     | u_core/U61                    | A ^ -> Y v  | NAND2X1TR  | 0.063 |   1.432 |    7.260 | 
     | u_core/U62                    | A v -> Y ^  | NOR2X1TR   | 0.128 |   1.560 |    7.388 | 
     | u_core/U63                    | A ^ -> Y v  | NAND2X1TR  | 0.069 |   1.629 |    7.457 | 
     | u_core/U64                    | A v -> Y ^  | NOR2X1TR   | 0.155 |   1.784 |    7.612 | 
     | u_core/U65                    | A ^ -> Y v  | NAND2X1TR  | 0.055 |   1.839 |    7.667 | 
     | u_core/POSTCTSFE_PHC83_n45    | A v -> Y v  | DLY4X1TR   | 0.402 |   2.240 |    8.069 | 
     | u_core/U66                    | A v -> Y ^  | NOR2X1TR   | 0.152 |   2.393 |    8.221 | 
     | u_core/U67                    | A ^ -> Y v  | NAND2X1TR  | 0.072 |   2.465 |    8.293 | 
     | u_core/U68                    | A v -> Y ^  | NOR2X1TR   | 0.092 |   2.557 |    8.385 | 
     | u_core/U3                     | B ^ -> Y ^  | AND2X1TR   | 0.104 |   2.661 |    8.489 | 
     | u_core/POSTCTSFE_PHC85_n31    | A ^ -> Y ^  | DLY4X1TR   | 0.471 |   3.131 |    8.959 | 
     | u_core/U69                    | B ^ -> Y v  | NOR2X1TR   | 0.059 |   3.190 |    9.018 | 
     | u_core/U4                     | A v -> Y ^  | INVX1TR    | 0.148 |   3.339 |    9.167 | 
     | u_core/PLACEDFE_OFC23_n4      | A ^ -> Y ^  | CLKBUFX2TR | 0.206 |   3.545 |    9.373 | 
     | u_core/U71                    | B ^ -> Y v  | NOR2X1TR   | 0.074 |   3.619 |    9.447 | 
     | u_core/U72                    | B1 v -> Y v | AO22X1TR   | 0.202 |   3.822 |    9.650 | 
     | u_core/cnt_reg_1_             | D v         | DFFRX1TR   | 0.000 |   3.822 |    9.650 | 
     +---------------------------------------------------------------------------------------+ 
Path 51: MET Setup Check with Pin u_core/u_SIGN_MEM/CLK 
Endpoint:   u_core/u_SIGN_MEM/D[8] (^) checked with  leading edge of 'i_clk'
Beginpoint: i_smem_ext             (v) triggered by  leading edge of 'i_clk'
Path Groups: {i_clk}
Analysis View: setupAnalysis
Other End Arrival Time         -0.009
- Setup                         0.504
+ Phase Shift                  10.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.200
= Required Time                 9.287
- Arrival Time                  3.459
= Slack Time                    5.828
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     = Beginpoint Arrival Time            1.000
     +-----------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc      |    Cell    | Delay | Arrival | Required | 
     |                                      |              |            |       |  Time   |   Time   | 
     |--------------------------------------+--------------+------------+-------+---------+----------| 
     |                                      | i_smem_ext v |            |       |   1.000 |    6.828 | 
     | u_PAD_SMEM_EXT                       | P v -> Y v   | PICS       | 0.498 |   1.498 |    7.326 | 
     | u_core/PLACEDFE_OFC0_i_smem_ext_core | A v -> Y v   | CLKBUFX2TR | 0.228 |   1.726 |    7.555 | 
     | u_core/PLACEDFE_OFC1_i_smem_ext_core | A v -> Y v   | CLKBUFX2TR | 0.402 |   2.128 |    7.957 | 
     | u_core/PLACEDFE_OFC2_i_smem_ext_core | A v -> Y v   | CLKBUFX2TR | 0.320 |   2.449 |    8.277 | 
     | u_core/U30                           | A v -> Y ^   | NOR2X1TR   | 0.105 |   2.554 |    8.382 | 
     | u_core/PLACEDFE_OFC34_n29            | A ^ -> Y ^   | CLKBUFX2TR | 0.495 |   3.049 |    8.878 | 
     | u_core/U31                           | B0 ^ -> Y ^  | AO22X2TR   | 0.406 |   3.455 |    9.284 | 
     | u_core/u_SIGN_MEM                    | D[8] ^       | SIGN_MEM   | 0.003 |   3.459 |    9.287 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 52: MET Setup Check with Pin u_core/u_SIGN_MEM/CLK 
Endpoint:   u_core/u_SIGN_MEM/D[13] (^) checked with  leading edge of 'i_clk'
Beginpoint: i_smem_ext              (v) triggered by  leading edge of 'i_clk'
Path Groups: {i_clk}
Analysis View: setupAnalysis
Other End Arrival Time         -0.009
- Setup                         0.493
+ Phase Shift                  10.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.200
= Required Time                 9.299
- Arrival Time                  3.399
= Slack Time                    5.900
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     = Beginpoint Arrival Time            1.000
     +-----------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc      |    Cell    | Delay | Arrival | Required | 
     |                                      |              |            |       |  Time   |   Time   | 
     |--------------------------------------+--------------+------------+-------+---------+----------| 
     |                                      | i_smem_ext v |            |       |   1.000 |    6.900 | 
     | u_PAD_SMEM_EXT                       | P v -> Y v   | PICS       | 0.498 |   1.498 |    7.398 | 
     | u_core/PLACEDFE_OFC0_i_smem_ext_core | A v -> Y v   | CLKBUFX2TR | 0.228 |   1.726 |    7.626 | 
     | u_core/PLACEDFE_OFC1_i_smem_ext_core | A v -> Y v   | CLKBUFX2TR | 0.402 |   2.128 |    8.028 | 
     | u_core/PLACEDFE_OFC2_i_smem_ext_core | A v -> Y v   | CLKBUFX2TR | 0.320 |   2.449 |    8.348 | 
     | u_core/U30                           | A v -> Y ^   | NOR2X1TR   | 0.105 |   2.554 |    8.454 | 
     | u_core/PLACEDFE_OFC34_n29            | A ^ -> Y ^   | CLKBUFX2TR | 0.495 |   3.049 |    8.949 | 
     | u_core/U41                           | B0 ^ -> Y ^  | AO22X2TR   | 0.346 |   3.396 |    9.295 | 
     | u_core/u_SIGN_MEM                    | D[13] ^      | SIGN_MEM   | 0.003 |   3.399 |    9.299 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 53: MET Setup Check with Pin u_core/u_SIGN_MEM/CLK 
Endpoint:   u_core/u_SIGN_MEM/D[11] (^) checked with  leading edge of 'i_clk'
Beginpoint: i_smem_ext              (v) triggered by  leading edge of 'i_clk'
Path Groups: {i_clk}
Analysis View: setupAnalysis
Other End Arrival Time         -0.009
- Setup                         0.505
+ Phase Shift                  10.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.200
= Required Time                 9.286
- Arrival Time                  3.385
= Slack Time                    5.901
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     = Beginpoint Arrival Time            1.000
     +-----------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc      |    Cell    | Delay | Arrival | Required | 
     |                                      |              |            |       |  Time   |   Time   | 
     |--------------------------------------+--------------+------------+-------+---------+----------| 
     |                                      | i_smem_ext v |            |       |   1.000 |    6.901 | 
     | u_PAD_SMEM_EXT                       | P v -> Y v   | PICS       | 0.498 |   1.498 |    7.399 | 
     | u_core/PLACEDFE_OFC0_i_smem_ext_core | A v -> Y v   | CLKBUFX2TR | 0.228 |   1.726 |    7.627 | 
     | u_core/PLACEDFE_OFC1_i_smem_ext_core | A v -> Y v   | CLKBUFX2TR | 0.402 |   2.128 |    8.029 | 
     | u_core/PLACEDFE_OFC2_i_smem_ext_core | A v -> Y v   | CLKBUFX2TR | 0.320 |   2.449 |    8.350 | 
     | u_core/U30                           | A v -> Y ^   | NOR2X1TR   | 0.105 |   2.554 |    8.455 | 
     | u_core/PLACEDFE_OFC34_n29            | A ^ -> Y ^   | CLKBUFX2TR | 0.495 |   3.049 |    8.950 | 
     | u_core/U43                           | B0 ^ -> Y ^  | AO22X2TR   | 0.332 |   3.382 |    9.283 | 
     | u_core/u_SIGN_MEM                    | D[11] ^      | SIGN_MEM   | 0.003 |   3.385 |    9.286 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 54: MET Setup Check with Pin u_core/u_SIGN_MEM/CLK 
Endpoint:   u_core/u_SIGN_MEM/D[12] (^) checked with  leading edge of 'i_clk'
Beginpoint: i_smem_ext              (v) triggered by  leading edge of 'i_clk'
Path Groups: {i_clk}
Analysis View: setupAnalysis
Other End Arrival Time         -0.009
- Setup                         0.485
+ Phase Shift                  10.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.200
= Required Time                 9.306
- Arrival Time                  3.392
= Slack Time                    5.913
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     = Beginpoint Arrival Time            1.000
     +-----------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc      |    Cell    | Delay | Arrival | Required | 
     |                                      |              |            |       |  Time   |   Time   | 
     |--------------------------------------+--------------+------------+-------+---------+----------| 
     |                                      | i_smem_ext v |            |       |   1.000 |    6.913 | 
     | u_PAD_SMEM_EXT                       | P v -> Y v   | PICS       | 0.498 |   1.498 |    7.412 | 
     | u_core/PLACEDFE_OFC0_i_smem_ext_core | A v -> Y v   | CLKBUFX2TR | 0.228 |   1.726 |    7.640 | 
     | u_core/PLACEDFE_OFC1_i_smem_ext_core | A v -> Y v   | CLKBUFX2TR | 0.402 |   2.128 |    8.042 | 
     | u_core/PLACEDFE_OFC2_i_smem_ext_core | A v -> Y v   | CLKBUFX2TR | 0.320 |   2.449 |    8.362 | 
     | u_core/U30                           | A v -> Y ^   | NOR2X1TR   | 0.105 |   2.554 |    8.468 | 
     | u_core/PLACEDFE_OFC34_n29            | A ^ -> Y ^   | CLKBUFX2TR | 0.495 |   3.049 |    8.963 | 
     | u_core/U42                           | B0 ^ -> Y ^  | AO22X2TR   | 0.340 |   3.389 |    9.303 | 
     | u_core/u_SIGN_MEM                    | D[12] ^      | SIGN_MEM   | 0.003 |   3.392 |    9.306 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 55: MET Setup Check with Pin u_core/u_SIGN_MEM/CLK 
Endpoint:   u_core/u_SIGN_MEM/D[14] (^) checked with  leading edge of 'i_clk'
Beginpoint: i_smem_ext              (v) triggered by  leading edge of 'i_clk'
Path Groups: {i_clk}
Analysis View: setupAnalysis
Other End Arrival Time         -0.009
- Setup                         0.478
+ Phase Shift                  10.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.200
= Required Time                 9.313
- Arrival Time                  3.348
= Slack Time                    5.965
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     = Beginpoint Arrival Time            1.000
     +-----------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc      |    Cell    | Delay | Arrival | Required | 
     |                                      |              |            |       |  Time   |   Time   | 
     |--------------------------------------+--------------+------------+-------+---------+----------| 
     |                                      | i_smem_ext v |            |       |   1.000 |    6.965 | 
     | u_PAD_SMEM_EXT                       | P v -> Y v   | PICS       | 0.498 |   1.498 |    7.464 | 
     | u_core/PLACEDFE_OFC0_i_smem_ext_core | A v -> Y v   | CLKBUFX2TR | 0.228 |   1.726 |    7.692 | 
     | u_core/PLACEDFE_OFC1_i_smem_ext_core | A v -> Y v   | CLKBUFX2TR | 0.402 |   2.128 |    8.094 | 
     | u_core/PLACEDFE_OFC2_i_smem_ext_core | A v -> Y v   | CLKBUFX2TR | 0.320 |   2.449 |    8.414 | 
     | u_core/U30                           | A v -> Y ^   | NOR2X1TR   | 0.105 |   2.554 |    8.520 | 
     | u_core/PLACEDFE_OFC34_n29            | A ^ -> Y ^   | CLKBUFX2TR | 0.495 |   3.049 |    9.015 | 
     | u_core/U47                           | B0 ^ -> Y ^  | AO22X2TR   | 0.296 |   3.345 |    9.310 | 
     | u_core/u_SIGN_MEM                    | D[14] ^      | SIGN_MEM   | 0.003 |   3.348 |    9.313 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 56: MET Setup Check with Pin u_core/state_reg_1_/CK 
Endpoint:   u_core/state_reg_1_/D (^) checked with  leading edge of 'i_clk'
Beginpoint: u_core/cnt_reg_1_/Q   (^) triggered by  leading edge of 'i_clk'
Path Groups: {i_clk}
Analysis View: setupAnalysis
Other End Arrival Time         -0.008
- Setup                         0.161
+ Phase Shift                  10.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.200
= Required Time                 9.631
- Arrival Time                  3.660
= Slack Time                    5.972
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.007
     = Beginpoint Arrival Time       -0.007
     +--------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                               |             |           |       |  Time   |   Time   | 
     |-------------------------------+-------------+-----------+-------+---------+----------| 
     | u_core/cnt_reg_1_             | CK ^        |           |       |  -0.007 |    5.964 | 
     | u_core/cnt_reg_1_             | CK ^ -> Q ^ | DFFRX1TR  | 0.264 |   0.257 |    6.229 | 
     | u_core/POSTCTSFE_PHC100_cnt_1 | A ^ -> Y ^  | DLY4X1TR  | 0.422 |   0.679 |    6.651 | 
     | u_core/POSTCTSFE_PHC59_cnt_1  | A ^ -> Y ^  | DLY4X1TR  | 0.502 |   1.181 |    7.153 | 
     | u_core/U60                    | B ^ -> Y ^  | AND3X1TR  | 0.188 |   1.368 |    7.340 | 
     | u_core/U61                    | A ^ -> Y v  | NAND2X1TR | 0.063 |   1.432 |    7.403 | 
     | u_core/U62                    | A v -> Y ^  | NOR2X1TR  | 0.128 |   1.560 |    7.531 | 
     | u_core/U63                    | A ^ -> Y v  | NAND2X1TR | 0.069 |   1.629 |    7.601 | 
     | u_core/U64                    | A v -> Y ^  | NOR2X1TR  | 0.155 |   1.784 |    7.755 | 
     | u_core/U65                    | A ^ -> Y v  | NAND2X1TR | 0.055 |   1.839 |    7.810 | 
     | u_core/POSTCTSFE_PHC83_n45    | A v -> Y v  | DLY4X1TR  | 0.402 |   2.240 |    8.212 | 
     | u_core/U66                    | A v -> Y ^  | NOR2X1TR  | 0.152 |   2.393 |    8.365 | 
     | u_core/U67                    | A ^ -> Y v  | NAND2X1TR | 0.072 |   2.465 |    8.437 | 
     | u_core/U68                    | A v -> Y ^  | NOR2X1TR  | 0.092 |   2.557 |    8.529 | 
     | u_core/U3                     | B ^ -> Y ^  | AND2X1TR  | 0.104 |   2.661 |    8.632 | 
     | u_core/POSTCTSFE_PHC85_n31    | A ^ -> Y ^  | DLY4X1TR  | 0.471 |   3.131 |    9.103 | 
     | u_core/U85                    | A0 ^ -> Y v | AOI21X1TR | 0.059 |   3.190 |    9.162 | 
     | u_core/POSTCTSFE_PHC86_n53    | A v -> Y v  | DLY4X1TR  | 0.402 |   3.592 |    9.564 | 
     | u_core/U26                    | A v -> Y ^  | INVX1TR   | 0.067 |   3.659 |    9.631 | 
     | u_core/state_reg_1_           | D ^         | DFFRX1TR  | 0.000 |   3.660 |    9.631 | 
     +--------------------------------------------------------------------------------------+ 
Path 57: MET Setup Check with Pin u_core/state_reg_0_/CK 
Endpoint:   u_core/state_reg_0_/D (v) checked with  leading edge of 'i_clk'
Beginpoint: u_core/cnt_reg_1_/Q   (^) triggered by  leading edge of 'i_clk'
Path Groups: {i_clk}
Analysis View: setupAnalysis
Other End Arrival Time         -0.008
- Setup                         0.142
+ Phase Shift                  10.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.200
= Required Time                 9.650
- Arrival Time                  3.585
= Slack Time                    6.065
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.007
     = Beginpoint Arrival Time       -0.007
     +--------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                               |             |           |       |  Time   |   Time   | 
     |-------------------------------+-------------+-----------+-------+---------+----------| 
     | u_core/cnt_reg_1_             | CK ^        |           |       |  -0.007 |    6.058 | 
     | u_core/cnt_reg_1_             | CK ^ -> Q ^ | DFFRX1TR  | 0.264 |   0.257 |    6.322 | 
     | u_core/POSTCTSFE_PHC100_cnt_1 | A ^ -> Y ^  | DLY4X1TR  | 0.422 |   0.679 |    6.744 | 
     | u_core/POSTCTSFE_PHC59_cnt_1  | A ^ -> Y ^  | DLY4X1TR  | 0.502 |   1.181 |    7.246 | 
     | u_core/U60                    | B ^ -> Y ^  | AND3X1TR  | 0.188 |   1.368 |    7.433 | 
     | u_core/U61                    | A ^ -> Y v  | NAND2X1TR | 0.063 |   1.432 |    7.496 | 
     | u_core/U62                    | A v -> Y ^  | NOR2X1TR  | 0.128 |   1.560 |    7.625 | 
     | u_core/U63                    | A ^ -> Y v  | NAND2X1TR | 0.069 |   1.629 |    7.694 | 
     | u_core/U64                    | A v -> Y ^  | NOR2X1TR  | 0.155 |   1.784 |    7.849 | 
     | u_core/U65                    | A ^ -> Y v  | NAND2X1TR | 0.055 |   1.839 |    7.904 | 
     | u_core/POSTCTSFE_PHC83_n45    | A v -> Y v  | DLY4X1TR  | 0.402 |   2.240 |    8.305 | 
     | u_core/U66                    | A v -> Y ^  | NOR2X1TR  | 0.152 |   2.393 |    8.458 | 
     | u_core/U67                    | A ^ -> Y v  | NAND2X1TR | 0.072 |   2.465 |    8.530 | 
     | u_core/U68                    | A v -> Y ^  | NOR2X1TR  | 0.092 |   2.557 |    8.622 | 
     | u_core/U3                     | B ^ -> Y ^  | AND2X1TR  | 0.104 |   2.661 |    8.725 | 
     | u_core/POSTCTSFE_PHC85_n31    | A ^ -> Y ^  | DLY4X1TR  | 0.471 |   3.131 |    9.196 | 
     | u_core/U88                    | A0 ^ -> Y v | AOI32X1TR | 0.077 |   3.208 |    9.273 | 
     | u_core/POSTCTSFE_PHC109_n27   | A v -> Y v  | DLY4X1TR  | 0.377 |   3.585 |    9.650 | 
     | u_core/state_reg_0_           | D v         | DFFRX1TR  | 0.000 |   3.585 |    9.650 | 
     +--------------------------------------------------------------------------------------+ 
Path 58: MET Setup Check with Pin u_core/u_SIGN_MEM/CLK 
Endpoint:   u_core/u_SIGN_MEM/WEN (v) checked with  leading edge of 'i_clk'
Beginpoint: i_smem_ext            (^) triggered by  leading edge of 'i_clk'
Path Groups: {i_clk}
Analysis View: setupAnalysis
Other End Arrival Time         -0.009
- Setup                         0.717
+ Phase Shift                  10.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.200
= Required Time                 9.074
- Arrival Time                  2.877
= Slack Time                    6.197
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     = Beginpoint Arrival Time            1.000
     +-----------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc      |    Cell    | Delay | Arrival | Required | 
     |                                      |              |            |       |  Time   |   Time   | 
     |--------------------------------------+--------------+------------+-------+---------+----------| 
     |                                      | i_smem_ext ^ |            |       |   1.000 |    7.197 | 
     | u_PAD_SMEM_EXT                       | P ^ -> Y ^   | PICS       | 0.653 |   1.653 |    7.850 | 
     | u_core/PLACEDFE_OFC0_i_smem_ext_core | A ^ -> Y ^   | CLKBUFX2TR | 0.227 |   1.880 |    8.077 | 
     | u_core/PLACEDFE_OFC1_i_smem_ext_core | A ^ -> Y ^   | CLKBUFX2TR | 0.398 |   2.278 |    8.474 | 
     | u_core/PLACEDFE_OFC2_i_smem_ext_core | A ^ -> Y ^   | CLKBUFX2TR | 0.283 |   2.560 |    8.757 | 
     | u_core/U25                           | A ^ -> Y v   | INVX1TR    | 0.052 |   2.613 |    8.809 | 
     | u_core/U29                           | B0 v -> Y v  | AO22X1TR   | 0.264 |   2.876 |    9.073 | 
     | u_core/u_SIGN_MEM                    | WEN v        | SIGN_MEM   | 0.001 |   2.877 |    9.074 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 59: MET Setup Check with Pin u_core/u_SIGN_MEM/CLK 
Endpoint:   u_core/u_SIGN_MEM/CEN (v) checked with  leading edge of 'i_clk'
Beginpoint: i_smem_ext            (^) triggered by  leading edge of 'i_clk'
Path Groups: {i_clk}
Analysis View: setupAnalysis
Other End Arrival Time         -0.009
- Setup                         0.631
+ Phase Shift                  10.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.200
= Required Time                 9.160
- Arrival Time                  2.863
= Slack Time                    6.297
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     = Beginpoint Arrival Time            1.000
     +-----------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc      |    Cell    | Delay | Arrival | Required | 
     |                                      |              |            |       |  Time   |   Time   | 
     |--------------------------------------+--------------+------------+-------+---------+----------| 
     |                                      | i_smem_ext ^ |            |       |   1.000 |    7.297 | 
     | u_PAD_SMEM_EXT                       | P ^ -> Y ^   | PICS       | 0.653 |   1.653 |    7.951 | 
     | u_core/PLACEDFE_OFC0_i_smem_ext_core | A ^ -> Y ^   | CLKBUFX2TR | 0.227 |   1.880 |    8.177 | 
     | u_core/PLACEDFE_OFC1_i_smem_ext_core | A ^ -> Y ^   | CLKBUFX2TR | 0.398 |   2.278 |    8.575 | 
     | u_core/PLACEDFE_OFC2_i_smem_ext_core | A ^ -> Y ^   | CLKBUFX2TR | 0.283 |   2.560 |    8.858 | 
     | u_core/U25                           | A ^ -> Y v   | INVX1TR    | 0.052 |   2.613 |    8.910 | 
     | u_core/U33                           | B0 v -> Y v  | AO22X1TR   | 0.249 |   2.862 |    9.159 | 
     | u_core/u_SIGN_MEM                    | CEN v        | SIGN_MEM   | 0.000 |   2.863 |    9.160 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 60: MET Setup Check with Pin u_core/cnt_reg_0_/CK 
Endpoint:   u_core/cnt_reg_0_/D    (^) checked with  leading edge of 'i_clk'
Beginpoint: u_core/state_reg_0_/QN (^) triggered by  leading edge of 'i_clk'
Path Groups: {i_clk}
Analysis View: setupAnalysis
Other End Arrival Time         -0.008
- Setup                         0.160
+ Phase Shift                  10.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.200
= Required Time                 9.632
- Arrival Time                  1.930
= Slack Time                    7.701
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.007
     = Beginpoint Arrival Time       -0.007
     +------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                            |              |           |       |  Time   |   Time   | 
     |----------------------------+--------------+-----------+-------+---------+----------| 
     | u_core/state_reg_0_        | CK ^         |           |       |  -0.007 |    7.694 | 
     | u_core/state_reg_0_        | CK ^ -> QN ^ | DFFRX1TR  | 0.387 |   0.379 |    8.081 | 
     | u_core/POSTCTSFE_PHC93_n60 | A ^ -> Y ^   | DLY4X1TR  | 0.416 |   0.795 |    8.496 | 
     | u_core/POSTCTSFE_PHC69_n60 | A ^ -> Y ^   | DLY4X1TR  | 0.437 |   1.232 |    8.933 | 
     | u_core/U24                 | B ^ -> Y v   | NAND2X1TR | 0.146 |   1.377 |    9.079 | 
     | u_core/U89                 | A1 v -> Y ^  | AOI22X1TR | 0.136 |   1.514 |    9.215 | 
     | u_core/POSTCTSFE_PHC84_n25 | A ^ -> Y ^   | DLY4X1TR  | 0.416 |   1.930 |    9.632 | 
     | u_core/cnt_reg_0_          | D ^          | DFFRX1TR  | 0.000 |   1.930 |    9.632 | 
     +------------------------------------------------------------------------------------+ 

