// Seed: 3961559115
module module_0 (
    output supply1 id_0,
    input supply0 id_1,
    input tri0 id_2,
    input wor id_3,
    input tri1 id_4,
    output supply1 id_5
);
  assign id_0 = 1 & 1;
endmodule
module module_1 (
    output supply0 id_0,
    input tri1 id_1,
    input wor id_2
    , id_24,
    input tri0 id_3,
    output wand id_4,
    output wire id_5,
    input wire id_6,
    input tri0 id_7,
    input tri0 id_8,
    input supply1 id_9,
    output tri id_10,
    input tri0 id_11,
    input wor id_12,
    input supply0 id_13,
    output tri0 id_14,
    output tri0 id_15,
    output wand id_16,
    output uwire id_17,
    input tri1 id_18
    , id_25,
    input uwire id_19,
    input tri0 id_20
    , id_26,
    output tri1 id_21
    , id_27,
    input tri id_22
);
  assign id_15 = id_25;
  module_0(
      id_0, id_11, id_26, id_11, id_27, id_4
  );
endmodule
