set tool_name "ModelSim-Altera (Verilog)"
set corner_file_list {
	{{"Slow Model"} {data_memory.vo data_memory_v.sdo}}
	{{"Fast Model"} {data_memory_fast.vo data_memory_v_fast.sdo}}
}
