<def f='llvm/llvm/utils/TableGen/CodeGenRegisters.h' l='457' ll='469'/>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.h' l='468' c='_ZNK4llvm20CodeGenRegisterClass3KeyltERKS1_'/>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.h' l='472' c='_ZN4llvm20CodeGenRegisterClassC1ERNS_14CodeGenRegBankENS_9StringRefENS0_3KeyE'/>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.h' l='558'/>
<size>56</size>
<doc f='llvm/llvm/utils/TableGen/CodeGenRegisters.h' l='454'>// A key representing the parts of a register class used for forming
    // sub-classes.  Note the ordering provided by this key is not the same as
    // the topological order used for the EnumValues.</doc>
<mbr r='llvm::CodeGenRegisterClass::Key::Members' o='0' t='const CodeGenRegister::Vec *'/>
<mbr r='llvm::CodeGenRegisterClass::Key::RSI' o='64' t='llvm::RegSizeInfoByHwMode'/>
<fun r='_ZN4llvm20CodeGenRegisterClass3KeyC1EPKSt6vectorIPKNS_15CodeGenRegisterESaIS5_EERKNS_19RegSizeInfoByHwModeE'/>
<fun r='_ZN4llvm20CodeGenRegisterClass3KeyC1ERKS0_'/>
<fun r='_ZNK4llvm20CodeGenRegisterClass3KeyltERKS1_'/>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.cpp' l='816' c='_ZN4llvm20CodeGenRegisterClassC1ERNS_14CodeGenRegBankENS_9StringRefENS0_3KeyE'/>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.cpp' l='872' c='_ZN4llvmlsERNS_11raw_ostreamERKNS_20CodeGenRegisterClass3KeyE'/>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.cpp' l='884' c='_ZNK4llvm20CodeGenRegisterClass3KeyltERKS1_'/>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.cpp' l='1258' c='_ZN4llvm14CodeGenRegBank9addToMapsEPNS_20CodeGenRegisterClassE'/>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.cpp' l='1268' c='_ZN4llvm14CodeGenRegBank19getOrCreateSubClassEPKNS_20CodeGenRegisterClassEPKSt6vectorIPKNS_15CodeGenRegisterESaIS7_EENS_9StringRefE'/>
<size>56</size>
<fun r='_ZNK4llvm20CodeGenRegisterClass3KeyltERKS1_'/>
