Classic Timing Analyzer report for deco7seg
Wed Sep 06 20:31:03 2023
Quartus II Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Parallel Compilation
  5. tpd
  6. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                   ;
+------------------------------+-------+---------------+-------------+------+--------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time ; From ; To     ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+-------------+------+--------+------------+----------+--------------+
; Worst-case tpd               ; N/A   ; None          ; 7.344 ns    ; E[1] ; seg[6] ; --         ; --       ; 0            ;
; Total number of failed paths ;       ;               ;             ;      ;        ;            ;          ; 0            ;
+------------------------------+-------+---------------+-------------+------+--------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2C35F672C6       ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                   ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                   ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-------------------------------------------------------------+
; tpd                                                         ;
+-------+-------------------+-----------------+------+--------+
; Slack ; Required P2P Time ; Actual P2P Time ; From ; To     ;
+-------+-------------------+-----------------+------+--------+
; N/A   ; None              ; 7.344 ns        ; E[1] ; seg[6] ;
; N/A   ; None              ; 7.320 ns        ; E[1] ; seg[4] ;
; N/A   ; None              ; 7.310 ns        ; E[1] ; seg[5] ;
; N/A   ; None              ; 7.167 ns        ; E[0] ; seg[6] ;
; N/A   ; None              ; 7.142 ns        ; E[0] ; seg[4] ;
; N/A   ; None              ; 7.134 ns        ; E[0] ; seg[5] ;
; N/A   ; None              ; 7.100 ns        ; E[1] ; seg[1] ;
; N/A   ; None              ; 7.094 ns        ; E[1] ; seg[3] ;
; N/A   ; None              ; 7.082 ns        ; E[1] ; seg[2] ;
; N/A   ; None              ; 7.079 ns        ; E[1] ; seg[0] ;
; N/A   ; None              ; 6.922 ns        ; E[0] ; seg[1] ;
; N/A   ; None              ; 6.917 ns        ; E[0] ; seg[3] ;
; N/A   ; None              ; 6.907 ns        ; E[0] ; seg[2] ;
; N/A   ; None              ; 6.901 ns        ; E[0] ; seg[0] ;
; N/A   ; None              ; 6.880 ns        ; E[2] ; seg[6] ;
; N/A   ; None              ; 6.856 ns        ; E[2] ; seg[4] ;
; N/A   ; None              ; 6.848 ns        ; E[2] ; seg[5] ;
; N/A   ; None              ; 6.635 ns        ; E[2] ; seg[1] ;
; N/A   ; None              ; 6.630 ns        ; E[2] ; seg[3] ;
; N/A   ; None              ; 6.623 ns        ; E[2] ; seg[2] ;
; N/A   ; None              ; 6.614 ns        ; E[2] ; seg[0] ;
; N/A   ; None              ; 6.170 ns        ; E[3] ; seg[6] ;
; N/A   ; None              ; 6.145 ns        ; E[3] ; seg[4] ;
; N/A   ; None              ; 6.136 ns        ; E[3] ; seg[5] ;
; N/A   ; None              ; 5.925 ns        ; E[3] ; seg[1] ;
; N/A   ; None              ; 5.919 ns        ; E[3] ; seg[3] ;
; N/A   ; None              ; 5.907 ns        ; E[3] ; seg[0] ;
; N/A   ; None              ; 5.905 ns        ; E[3] ; seg[2] ;
+-------+-------------------+-----------------+------+--------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition
    Info: Processing started: Wed Sep 06 20:31:03 2023
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off deco7seg -c deco7seg --timing_analysis_only
Info: Longest tpd from source pin "E[1]" to destination pin "seg[6]" is 7.344 ns
    Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N26; Fanout = 7; PIN Node = 'E[1]'
    Info: 2: + IC(2.252 ns) + CELL(0.419 ns) = 3.670 ns; Loc. = LCCOMB_X28_Y3_N20; Fanout = 1; COMB Node = 'Mux0~0'
    Info: 3: + IC(0.876 ns) + CELL(2.798 ns) = 7.344 ns; Loc. = PIN_AF10; Fanout = 0; PIN Node = 'seg[6]'
    Info: Total cell delay = 4.216 ns ( 57.41 % )
    Info: Total interconnect delay = 3.128 ns ( 42.59 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 192 megabytes
    Info: Processing ended: Wed Sep 06 20:31:03 2023
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


