-- ==============================================================
-- Generated by Vitis HLS v2025.1
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================
library ieee; 
use ieee.std_logic_1164.all; 
use ieee.std_logic_unsigned.all;

entity forward_forward_Pipeline_VITIS_LOOP_41_2_p_ZL28RNN_INPUT_WEIGHTS_TRANSPOSED_19_ROM_AUudo is 
    generic(
             DataWidth     : integer := 32; 
             AddressWidth     : integer := 7; 
             AddressRange    : integer := 100
    ); 
    port (
 
          address0        : in std_logic_vector(AddressWidth-1 downto 0); 
          ce0             : in std_logic; 
          q0              : out std_logic_vector(DataWidth-1 downto 0);

          reset               : in std_logic;
          clk                 : in std_logic
    ); 
end entity; 


architecture rtl of forward_forward_Pipeline_VITIS_LOOP_41_2_p_ZL28RNN_INPUT_WEIGHTS_TRANSPOSED_19_ROM_AUudo is 
 
signal address0_tmp : std_logic_vector(AddressWidth-1 downto 0); 

type mem_array is array (0 to AddressRange-1) of std_logic_vector (DataWidth-1 downto 0); 

signal mem0 : mem_array := (
    0 => "10111101001011111000010111010100", 1 => "10111101100001010111000000001101", 2 => "10111100010001101101100100101101", 3 => "10111101001101111100000010100001", 
    4 => "00111100111010011000001010110011", 5 => "10111101100111000111110000011001", 6 => "10111101010010110010011100111111", 7 => "10111100101011101110011110110011", 
    8 => "00111101000001011010100111100001", 9 => "10111101000000101011111010111000", 10 => "00111100101010100111011111010000", 11 => "00111010110110011111010000011010", 
    12 => "10111100111001000001101001011100", 13 => "10111101110000100100010110000111", 14 => "10111100111010001010000001011000", 15 => "00111100010101101011000101101011", 
    16 => "00111101010011101101100100000101", 17 => "00111101100100011101001001110101", 18 => "00111101000101000010000101100011", 19 => "00111100100100001010111000100101", 
    20 => "10111101010011011001100101011101", 21 => "00111100111010001001000001101000", 22 => "00111011110000011110110000110100", 23 => "00111101101100001111000110000000", 
    24 => "00111100110111101111101110110001", 25 => "00111110000010101000000010000111", 26 => "10111100110001101000111011001010", 27 => "10111101011001000100100101000110", 
    28 => "00111101011000000001100001000110", 29 => "00111101101001010111011000010000", 30 => "00111101111001110011111010000010", 31 => "10111110000001100101100101101001", 
    32 => "10111101011001001001101001000001", 33 => "00111101011101010001101001111010", 34 => "00111010011001001000001001011100", 35 => "00111101011001110110101010011001", 
    36 => "00111011010100001010000010010110", 37 => "10111110000011000110100110001010", 38 => "00111101001010001000110001101010", 39 => "00111101110100101101010011010001", 
    40 => "00111110000010111001110100001101", 41 => "10111101011001000111101011010000", 42 => "10111101011010101010110010011001", 43 => "00111100011001011100110101000001", 
    44 => "00111101011100111101010111010111", 45 => "10111100111000111011101100000000", 46 => "10111100011011111110000101111001", 47 => "00111100011111110111000000000100", 
    48 => "10111101011001011111110010011011", 49 => "00111100101101110000101100000011", 50 => "10111101001011101001010000110011", 51 => "10111100001111001001001011101110", 
    52 => "10111011011100010111011000010000", 53 => "10111110001100011111110110001010", 54 => "10111100000010111101010000000100", 55 => "00111101011101100001001110110110", 
    56 => "10111100101010110101100000111011", 57 => "10111011000111000100000000011000", 58 => "10111101010111000101101010011001", 59 => "00111100110000110101111010110110", 
    60 => "10111101001101011111010000011110", 61 => "00111110000010010001000111110111", 62 => "10111101010111010110110010001101", 63 => "10111101010111111100000010111100", 
    64 => "10111100010000000001100001111010", 65 => "00111100101101000111010010001010", 66 => "10111101010000001011010001011100", 67 => "10111100101100111011001011000110", 
    68 => "00111101001000000001101010010010", 69 => "00111100101110000011010011100001", 70 => "10111100111000100000011110111011", 71 => "10111100101001011100111011000100", 
    72 => "10111100011100011111000011000011", 73 => "10111011101110101111010000111101", 74 => "00111100010001011010100100011111", 75 => "00111011101001000000010100101001", 
    76 => "10111100110100110010011000001010", 77 => "00111100110101000001111101001001", 78 => "00111101011100001110110101110010", 79 => "10111010010010110000110001100011", 
    80 => "00111100110011011100110011001101", 81 => "00111100101101001011010111100011", 82 => "10111101100101100110101101011101", 83 => "00111101110011110010110011000111", 
    84 => "10111100111000010011101010001001", 85 => "10111101111011001000010110010100", 86 => "10111101100111011100100100101010", 87 => "00111011100101101010001100101011", 
    88 => "10111100111000000010111111101110", 89 => "00111101101111100010110000111010", 90 => "10111010100100000110101111001010", 91 => "10111100110100110101111111001000", 
    92 => "00111101001110010100001111000000", 93 => "00111101010000011010011010111100", 94 => "10111101000100100110101011000001", 95 => "10111101010101000000100111011111", 
    96 => "00111100101000110101101111010101", 97 => "00111100111100100101101001101111", 98 => "00111101010001100100001010110001", 99 => "00111101111011010001000110010000");



begin 

 
memory_access_guard_0: process (address0) 
begin
      address0_tmp <= address0;
--synthesis translate_off
      if (CONV_INTEGER(address0) > AddressRange-1) then
           address0_tmp <= (others => '0');
      else 
           address0_tmp <= address0;
      end if;
--synthesis translate_on
end process;

p_rom_access: process (clk)  
begin 
    if (clk'event and clk = '1') then
 
        if (ce0 = '1') then  
            q0 <= mem0(CONV_INTEGER(address0_tmp)); 
        end if;

end if;
end process;

end rtl;

