Top:
  Fpga[:]:
    Asic:
      Trig:
        EnableReadout: 0x1 #enable readout for all FPGAs at the same time
