// Seed: 1785759432
module module_0;
  always @(id_1 or posedge id_1) id_1 = id_1;
  initial id_1 = id_1;
endmodule
module module_1 (
    output logic id_0,
    output uwire id_1,
    input supply1 id_2,
    input wor id_3,
    output supply1 id_4,
    input supply1 id_5,
    input tri id_6,
    input tri0 id_7,
    input tri id_8,
    output tri1 id_9,
    output tri1 id_10,
    output tri id_11,
    input tri id_12,
    output tri1 id_13,
    output uwire id_14,
    input tri id_15,
    input tri id_16,
    output wor id_17
);
  wire id_19;
  wire id_20;
  wire id_21;
  wire id_22;
  wire id_23;
  assign id_1 = 1;
  always @(*) begin
    if (id_12) id_0 <= 1;
    else $display(id_16, id_5 == 1, 1);
  end
  module_0();
endmodule
