{
 "Device" : "GW2A-18C",
 "Files" : [
  {
   "Path" : "F:/FPGA/GW2A-LC-LogicsPI/0.Doc/\u7acb\u521b\u903b\u8f91\u6d3eFPGA-G1\u5185\u6d4b\u8d44\u6599/\u9ad8\u4e91/Gowin_DDR3/DDR3_MC_PHY_1vs4/project/src/button.v",
   "Type" : "verilog"
  },
  {
   "Path" : "F:/FPGA/GW2A-LC-LogicsPI/0.Doc/\u7acb\u521b\u903b\u8f91\u6d3eFPGA-G1\u5185\u6d4b\u8d44\u6599/\u9ad8\u4e91/Gowin_DDR3/DDR3_MC_PHY_1vs4/project/src/ddr3_memory_interface/ddr3_memory_interface.v",
   "Type" : "verilog"
  },
  {
   "Path" : "F:/FPGA/GW2A-LC-LogicsPI/0.Doc/\u7acb\u521b\u903b\u8f91\u6d3eFPGA-G1\u5185\u6d4b\u8d44\u6599/\u9ad8\u4e91/Gowin_DDR3/DDR3_MC_PHY_1vs4/project/src/ddrtest.v",
   "Type" : "verilog"
  },
  {
   "Path" : "F:/FPGA/GW2A-LC-LogicsPI/0.Doc/\u7acb\u521b\u903b\u8f91\u6d3eFPGA-G1\u5185\u6d4b\u8d44\u6599/\u9ad8\u4e91/Gowin_DDR3/DDR3_MC_PHY_1vs4/project/src/gowin_rpll/gowin_rpll.v",
   "Type" : "verilog"
  },
  {
   "Path" : "F:/FPGA/GW2A-LC-LogicsPI/0.Doc/\u7acb\u521b\u903b\u8f91\u6d3eFPGA-G1\u5185\u6d4b\u8d44\u6599/\u9ad8\u4e91/Gowin_DDR3/DDR3_MC_PHY_1vs4/project/src/top.v",
   "Type" : "verilog"
  }
 ],
 "IncludePath" : [

 ],
 "LoopLimit" : 2000,
 "ResultFile" : "F:/FPGA/GW2A-LC-LogicsPI/0.Doc/\u7acb\u521b\u903b\u8f91\u6d3eFPGA-G1\u5185\u6d4b\u8d44\u6599/\u9ad8\u4e91/Gowin_DDR3/DDR3_MC_PHY_1vs4/project/impl/temp/rtl_parser.result",
 "Top" : "top",
 "VerilogStd" : "verilog_2001",
 "VhdlStd" : "vhdl_93"
}