Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto ef90387d90a64f0d846ae938aa24eabd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Adders_t_behav xil_defaultlib.Adders_t xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.NOT
Compiling module xil_defaultlib.AND
Compiling module xil_defaultlib.OR
Compiling module xil_defaultlib.Half_Adder
Compiling module xil_defaultlib.Majority
Compiling module xil_defaultlib.Full_Adder
Compiling module xil_defaultlib.Adders_t
Compiling module xil_defaultlib.glbl
Built simulation snapshot Adders_t_behav
