
Node2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         000016ec  00080000  00080000  00010000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .relocate     00000434  20000000  000816ec  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          0000008c  20000434  00081b20  00020434  2**2
                  ALLOC
  3 .stack        00000400  200004c0  00081bac  00020434  2**0
                  ALLOC
  4 .heap         00000200  200008c0  00081fac  00020434  2**0
                  ALLOC
  5 .ARM.attributes 00000029  00000000  00000000  00020434  2**0
                  CONTENTS, READONLY
  6 .comment      00000059  00000000  00000000  0002045d  2**0
                  CONTENTS, READONLY
  7 .debug_info   0000a9d9  00000000  00000000  000204b6  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 000019e8  00000000  00000000  0002ae8f  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_aranges 00000290  00000000  00000000  0002c877  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_ranges 000001e0  00000000  00000000  0002cb07  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_macro  00014216  00000000  00000000  0002cce7  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_line   00006a10  00000000  00000000  00040efd  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_str    00055895  00000000  00000000  0004790d  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_frame  000007a8  00000000  00000000  0009d1a4  2**2
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_loc    000010e7  00000000  00000000  0009d94c  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00080000 <exception_table>:
   80000:	c0 08 00 20 d5 03 08 00 d1 03 08 00 d1 03 08 00     ... ............
   80010:	d1 03 08 00 d1 03 08 00 d1 03 08 00 00 00 00 00     ................
	...
   8002c:	d1 03 08 00 d1 03 08 00 00 00 00 00 d1 03 08 00     ................
   8003c:	6d 0b 08 00 d1 03 08 00 d1 03 08 00 d1 03 08 00     m...............
   8004c:	d1 03 08 00 d1 03 08 00 d1 03 08 00 d1 03 08 00     ................
   8005c:	d1 03 08 00 19 0c 08 00 d1 03 08 00 00 00 00 00     ................
   8006c:	d1 03 08 00 d1 03 08 00 d1 03 08 00 d1 03 08 00     ................
	...
   80084:	d1 03 08 00 d1 03 08 00 d1 03 08 00 d1 03 08 00     ................
   80094:	d1 03 08 00 d1 03 08 00 d1 03 08 00 d1 03 08 00     ................
   800a4:	00 00 00 00 d1 03 08 00 71 05 08 00 d1 03 08 00     ........q.......
   800b4:	d1 03 08 00 d1 03 08 00 d1 03 08 00 d1 03 08 00     ................
   800c4:	d1 03 08 00 d1 03 08 00 d1 03 08 00 d1 03 08 00     ................
   800d4:	d1 03 08 00 d1 03 08 00 d1 03 08 00 d1 03 08 00     ................
   800e4:	d1 03 08 00 d1 03 08 00 09 03 08 00 d1 03 08 00     ................

000800f4 <__do_global_dtors_aux>:
   800f4:	b510      	push	{r4, lr}
   800f6:	4c05      	ldr	r4, [pc, #20]	; (8010c <__do_global_dtors_aux+0x18>)
   800f8:	7823      	ldrb	r3, [r4, #0]
   800fa:	b933      	cbnz	r3, 8010a <__do_global_dtors_aux+0x16>
   800fc:	4b04      	ldr	r3, [pc, #16]	; (80110 <__do_global_dtors_aux+0x1c>)
   800fe:	b113      	cbz	r3, 80106 <__do_global_dtors_aux+0x12>
   80100:	4804      	ldr	r0, [pc, #16]	; (80114 <__do_global_dtors_aux+0x20>)
   80102:	f3af 8000 	nop.w
   80106:	2301      	movs	r3, #1
   80108:	7023      	strb	r3, [r4, #0]
   8010a:	bd10      	pop	{r4, pc}
   8010c:	20000434 	.word	0x20000434
   80110:	00000000 	.word	0x00000000
   80114:	000816ec 	.word	0x000816ec

00080118 <frame_dummy>:
   80118:	4b0c      	ldr	r3, [pc, #48]	; (8014c <frame_dummy+0x34>)
   8011a:	b143      	cbz	r3, 8012e <frame_dummy+0x16>
   8011c:	480c      	ldr	r0, [pc, #48]	; (80150 <frame_dummy+0x38>)
   8011e:	b510      	push	{r4, lr}
   80120:	490c      	ldr	r1, [pc, #48]	; (80154 <frame_dummy+0x3c>)
   80122:	f3af 8000 	nop.w
   80126:	480c      	ldr	r0, [pc, #48]	; (80158 <frame_dummy+0x40>)
   80128:	6803      	ldr	r3, [r0, #0]
   8012a:	b923      	cbnz	r3, 80136 <frame_dummy+0x1e>
   8012c:	bd10      	pop	{r4, pc}
   8012e:	480a      	ldr	r0, [pc, #40]	; (80158 <frame_dummy+0x40>)
   80130:	6803      	ldr	r3, [r0, #0]
   80132:	b933      	cbnz	r3, 80142 <frame_dummy+0x2a>
   80134:	4770      	bx	lr
   80136:	4b09      	ldr	r3, [pc, #36]	; (8015c <frame_dummy+0x44>)
   80138:	2b00      	cmp	r3, #0
   8013a:	d0f7      	beq.n	8012c <frame_dummy+0x14>
   8013c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
   80140:	4718      	bx	r3
   80142:	4b06      	ldr	r3, [pc, #24]	; (8015c <frame_dummy+0x44>)
   80144:	2b00      	cmp	r3, #0
   80146:	d0f5      	beq.n	80134 <frame_dummy+0x1c>
   80148:	4718      	bx	r3
   8014a:	bf00      	nop
   8014c:	00000000 	.word	0x00000000
   80150:	000816ec 	.word	0x000816ec
   80154:	20000438 	.word	0x20000438
   80158:	000816ec 	.word	0x000816ec
   8015c:	00000000 	.word	0x00000000

00080160 <ADC_init>:

void ADC_init(void){	
	
	//ADC->ADC_WPMR = 0x41444301;
	
	ADC->ADC_MR = ADC_MR_FREERUN;
   80160:	4b08      	ldr	r3, [pc, #32]	; (80184 <ADC_init+0x24>)
   80162:	2280      	movs	r2, #128	; 0x80
   80164:	605a      	str	r2, [r3, #4]
	ADC->ADC_CHER = ADC_CHER_CH0;
   80166:	2201      	movs	r2, #1
   80168:	611a      	str	r2, [r3, #16]
	PMC->PMC_PCR = PMC_PCR_EN | PMC_PCR_DIV_PERIPH_DIV_MCK | (ID_ADC << PMC_PCR_PID_Pos);
   8016a:	4a07      	ldr	r2, [pc, #28]	; (80188 <ADC_init+0x28>)
   8016c:	4907      	ldr	r1, [pc, #28]	; (8018c <ADC_init+0x2c>)
   8016e:	f8c2 110c 	str.w	r1, [r2, #268]	; 0x10c
	PMC->PMC_PCER1 |= 1 << (ID_ADC - 32);
   80172:	f8d2 1100 	ldr.w	r1, [r2, #256]	; 0x100
   80176:	f041 0120 	orr.w	r1, r1, #32
   8017a:	f8c2 1100 	str.w	r1, [r2, #256]	; 0x100
	ADC->ADC_CR = ADC_CR_START;
   8017e:	2202      	movs	r2, #2
   80180:	601a      	str	r2, [r3, #0]
   80182:	4770      	bx	lr
   80184:	400c0000 	.word	0x400c0000
   80188:	400e0600 	.word	0x400e0600
   8018c:	10000025 	.word	0x10000025

00080190 <can_init>:
 * \retval Success(0) or failure(1)
 */


uint8_t can_init(uint32_t can_br, uint8_t num_tx_mb, uint8_t num_rx_mb)
{
   80190:	b4f0      	push	{r4, r5, r6, r7}
	
	//Make sure num_rx_mb and num_tx_mb is valid
	if((num_rx_mb > 8 )|( num_tx_mb > 8) | (num_rx_mb + num_tx_mb > 8))
   80192:	1857      	adds	r7, r2, r1
   80194:	2f08      	cmp	r7, #8
   80196:	bfd4      	ite	le
   80198:	2300      	movle	r3, #0
   8019a:	2301      	movgt	r3, #1
   8019c:	2908      	cmp	r1, #8
   8019e:	bf98      	it	ls
   801a0:	2a08      	cmpls	r2, #8
   801a2:	d85c      	bhi.n	8025e <can_init+0xce>
   801a4:	460d      	mov	r5, r1
   801a6:	2b00      	cmp	r3, #0
   801a8:	d159      	bne.n	8025e <can_init+0xce>


	uint32_t ul_status; 
	
	//Disable can
	CAN0->CAN_MR &= ~CAN_MR_CANEN; 
   801aa:	4a2e      	ldr	r2, [pc, #184]	; (80264 <can_init+0xd4>)
   801ac:	6813      	ldr	r3, [r2, #0]
   801ae:	f023 0301 	bic.w	r3, r3, #1
   801b2:	6013      	str	r3, [r2, #0]
	//Clear status register on read
	ul_status = CAN0->CAN_SR; 
   801b4:	6913      	ldr	r3, [r2, #16]
	
	
	// Disable interrupts on CANH and CANL pins
	PIOA->PIO_IDR = PIO_PA8A_URXD | PIO_PA9A_UTXD;
   801b6:	4b2c      	ldr	r3, [pc, #176]	; (80268 <can_init+0xd8>)
   801b8:	f44f 7440 	mov.w	r4, #768	; 0x300
   801bc:	645c      	str	r4, [r3, #68]	; 0x44
	
	//Select CAN0 RX and TX in PIOA
	uint32_t ul_sr = PIOA->PIO_ABSR;
   801be:	6f1c      	ldr	r4, [r3, #112]	; 0x70
	PIOA->PIO_ABSR = ~(PIO_PA1A_CANRX0 | PIO_PA0A_CANTX0) & ul_sr;
   801c0:	f024 0403 	bic.w	r4, r4, #3
   801c4:	671c      	str	r4, [r3, #112]	; 0x70
	
	// Disable the Parallel IO (PIO) of the Rx and Tx pins so that the peripheral controller can use them
	PIOA->PIO_PDR = PIO_PA1A_CANRX0 | PIO_PA0A_CANTX0;
   801c6:	2403      	movs	r4, #3
   801c8:	605c      	str	r4, [r3, #4]
	
	// Enable pull up on CANH and CANL pin
	PIOA->PIO_PUER = (PIO_PA1A_CANRX0 | PIO_PA0A_CANTX0);
   801ca:	665c      	str	r4, [r3, #100]	; 0x64
	
	
	//Enable Clock for CAN0 in PMC
	PMC->PMC_PCR = PMC_PCR_EN | (0 << PMC_PCR_DIV_Pos) | PMC_PCR_CMD | (ID_CAN0 << PMC_PCR_PID_Pos); // DIV = 1(can clk = MCK/2), CMD = 1 (write), PID = 2B (CAN0)
   801cc:	f5a3 6300 	sub.w	r3, r3, #2048	; 0x800
   801d0:	4c26      	ldr	r4, [pc, #152]	; (8026c <can_init+0xdc>)
   801d2:	f8c3 410c 	str.w	r4, [r3, #268]	; 0x10c
	PMC->PMC_PCER1 |= 1 << (ID_CAN0 - 32);
   801d6:	f8d3 4100 	ldr.w	r4, [r3, #256]	; 0x100
   801da:	f444 6400 	orr.w	r4, r4, #2048	; 0x800
   801de:	f8c3 4100 	str.w	r4, [r3, #256]	; 0x100
	
	//Set baudrate, Phase1, phase2 and propagation delay for can bus. Must match on all nodes!
	CAN0->CAN_BR = can_br; 
   801e2:	6150      	str	r0, [r2, #20]
	

	/****** Start of mailbox configuration ******/

	uint32_t can_ier = 0;
   801e4:	2400      	movs	r4, #0

	/* Configure receive mailboxes */
	for (int n = num_tx_mb; n <= num_rx_mb + num_tx_mb; n++)  //Simply one mailbox setup for all messages. You might want to apply filter for them.
   801e6:	e019      	b.n	8021c <can_init+0x8c>
	{
		CAN0->CAN_MB[n].CAN_MAM = 0; //Accept all messages
   801e8:	481e      	ldr	r0, [pc, #120]	; (80264 <can_init+0xd4>)
   801ea:	f101 0310 	add.w	r3, r1, #16
   801ee:	015b      	lsls	r3, r3, #5
   801f0:	18c2      	adds	r2, r0, r3
   801f2:	2600      	movs	r6, #0
   801f4:	6056      	str	r6, [r2, #4]
		CAN0->CAN_MB[n].CAN_MID = CAN_MID_MIDE;
   801f6:	eb00 1241 	add.w	r2, r0, r1, lsl #5
   801fa:	f04f 5600 	mov.w	r6, #536870912	; 0x20000000
   801fe:	f8c2 6208 	str.w	r6, [r2, #520]	; 0x208
		CAN0->CAN_MB[n].CAN_MMR = (CAN_MMR_MOT_MB_RX);
   80202:	f04f 7680 	mov.w	r6, #16777216	; 0x1000000
   80206:	50c6      	str	r6, [r0, r3]
		CAN0->CAN_MB[n].CAN_MCR |= CAN_MCR_MTCR;
   80208:	f8d2 321c 	ldr.w	r3, [r2, #540]	; 0x21c
   8020c:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
   80210:	f8c2 321c 	str.w	r3, [r2, #540]	; 0x21c

		can_ier |= 1 << n; //Enable interrupt on rx mailbox
   80214:	2301      	movs	r3, #1
   80216:	408b      	lsls	r3, r1
   80218:	431c      	orrs	r4, r3
	for (int n = num_tx_mb; n <= num_rx_mb + num_tx_mb; n++)  //Simply one mailbox setup for all messages. You might want to apply filter for them.
   8021a:	3101      	adds	r1, #1
   8021c:	42b9      	cmp	r1, r7
   8021e:	dde3      	ble.n	801e8 <can_init+0x58>
   80220:	2300      	movs	r3, #0
   80222:	e00d      	b.n	80240 <can_init+0xb0>
	}
	
	/*Configure transmit mailboxes */
	for (int n = 0; n < num_tx_mb; n++)
	{
		CAN0->CAN_MB[n].CAN_MID = CAN_MID_MIDE;
   80224:	490f      	ldr	r1, [pc, #60]	; (80264 <can_init+0xd4>)
   80226:	eb01 1243 	add.w	r2, r1, r3, lsl #5
   8022a:	f04f 5000 	mov.w	r0, #536870912	; 0x20000000
   8022e:	f8c2 0208 	str.w	r0, [r2, #520]	; 0x208
		CAN0->CAN_MB[n].CAN_MMR = (CAN_MMR_MOT_MB_TX);
   80232:	f103 0210 	add.w	r2, r3, #16
   80236:	0152      	lsls	r2, r2, #5
   80238:	f04f 7040 	mov.w	r0, #50331648	; 0x3000000
   8023c:	5088      	str	r0, [r1, r2]
	for (int n = 0; n < num_tx_mb; n++)
   8023e:	3301      	adds	r3, #1
   80240:	42ab      	cmp	r3, r5
   80242:	dbef      	blt.n	80224 <can_init+0x94>
	}
	
	/****** End of mailbox configuraion ******/

	//Enable interrupt on receive mailboxes
	CAN0->CAN_IER = can_ier;
   80244:	4b07      	ldr	r3, [pc, #28]	; (80264 <can_init+0xd4>)
   80246:	605c      	str	r4, [r3, #4]
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
  if ((int32_t)(IRQn) >= 0)
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
   80248:	f44f 6100 	mov.w	r1, #2048	; 0x800
   8024c:	4a08      	ldr	r2, [pc, #32]	; (80270 <can_init+0xe0>)
   8024e:	6051      	str	r1, [r2, #4]

	//Enable interrupt in NVIC 
	NVIC_EnableIRQ(ID_CAN0);

	//enable CAN
	CAN0->CAN_MR |= CAN_MR_CANEN;
   80250:	681a      	ldr	r2, [r3, #0]
   80252:	f042 0201 	orr.w	r2, r2, #1
   80256:	601a      	str	r2, [r3, #0]

	return 0;
   80258:	2000      	movs	r0, #0
}
   8025a:	bcf0      	pop	{r4, r5, r6, r7}
   8025c:	4770      	bx	lr
		return 1; //Too many mailboxes is configured
   8025e:	2001      	movs	r0, #1
   80260:	e7fb      	b.n	8025a <can_init+0xca>
   80262:	bf00      	nop
   80264:	400b4000 	.word	0x400b4000
   80268:	400e0e00 	.word	0x400e0e00
   8026c:	1000102b 	.word	0x1000102b
   80270:	e000e100 	.word	0xe000e100

00080274 <can_init_def_tx_rx_mb>:
uint8_t can_init_def_tx_rx_mb(uint32_t can_br){
   80274:	b508      	push	{r3, lr}
	return can_init(can_br, 1, 2);
   80276:	2202      	movs	r2, #2
   80278:	2101      	movs	r1, #1
   8027a:	4b01      	ldr	r3, [pc, #4]	; (80280 <can_init_def_tx_rx_mb+0xc>)
   8027c:	4798      	blx	r3
}
   8027e:	bd08      	pop	{r3, pc}
   80280:	00080191 	.word	0x00080191

00080284 <can_receive>:
 * \retval Success(0) or failure(1)
 */
uint8_t can_receive(CAN_MESSAGE* can_msg, uint8_t rx_mb_id)
{
	//Check that mailbox is ready
	if(CAN0->CAN_MB[rx_mb_id].CAN_MSR & CAN_MSR_MRDY)
   80284:	014b      	lsls	r3, r1, #5
   80286:	f103 2340 	add.w	r3, r3, #1073758208	; 0x40004000
   8028a:	f503 2330 	add.w	r3, r3, #720896	; 0xb0000
   8028e:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
   80292:	f413 0f00 	tst.w	r3, #8388608	; 0x800000
   80296:	d033      	beq.n	80300 <can_receive+0x7c>
{
   80298:	b470      	push	{r4, r5, r6}
	{
		//Get data from CAN mailbox
		uint32_t data_low = CAN0->CAN_MB[rx_mb_id].CAN_MDL;
   8029a:	014b      	lsls	r3, r1, #5
   8029c:	f103 2340 	add.w	r3, r3, #1073758208	; 0x40004000
   802a0:	f503 2330 	add.w	r3, r3, #720896	; 0xb0000
   802a4:	f8d3 4214 	ldr.w	r4, [r3, #532]	; 0x214
		uint32_t data_high = CAN0->CAN_MB[rx_mb_id].CAN_MDH;
   802a8:	f8d3 2218 	ldr.w	r2, [r3, #536]	; 0x218
		
		//Get message ID
		can_msg->id = (uint16_t)((CAN0->CAN_MB[rx_mb_id].CAN_MID & CAN_MID_MIDvA_Msk) >> CAN_MID_MIDvA_Pos);
   802ac:	f8d3 5208 	ldr.w	r5, [r3, #520]	; 0x208
   802b0:	f3c5 458a 	ubfx	r5, r5, #18, #11
   802b4:	8005      	strh	r5, [r0, #0]
		
		//Get data length
		can_msg->data_length = (uint8_t)((CAN0->CAN_MB[rx_mb_id].CAN_MSR & CAN_MSR_MDLC_Msk) >> CAN_MSR_MDLC_Pos);
   802b6:	f8d3 5210 	ldr.w	r5, [r3, #528]	; 0x210
   802ba:	f3c5 4503 	ubfx	r5, r5, #16, #4
   802be:	7085      	strb	r5, [r0, #2]
		
		//Put data in CAN_MESSAGE object
		for(int i = 0; i < can_msg->data_length;i++)
   802c0:	2300      	movs	r3, #0
   802c2:	e003      	b.n	802cc <can_receive+0x48>
				can_msg->data[i] = (char)(data_low & 0xff);
				data_low = data_low >> 8;
			}
			else
			{
				can_msg->data[i] = (uint8_t)(data_high & 0xff);
   802c4:	18c6      	adds	r6, r0, r3
   802c6:	70f2      	strb	r2, [r6, #3]
				data_high = data_high >> 8;
   802c8:	0a12      	lsrs	r2, r2, #8
		for(int i = 0; i < can_msg->data_length;i++)
   802ca:	3301      	adds	r3, #1
   802cc:	42ab      	cmp	r3, r5
   802ce:	da05      	bge.n	802dc <can_receive+0x58>
			if(i < 4)
   802d0:	2b03      	cmp	r3, #3
   802d2:	dcf7      	bgt.n	802c4 <can_receive+0x40>
				can_msg->data[i] = (char)(data_low & 0xff);
   802d4:	18c6      	adds	r6, r0, r3
   802d6:	70f4      	strb	r4, [r6, #3]
				data_low = data_low >> 8;
   802d8:	0a24      	lsrs	r4, r4, #8
   802da:	e7f6      	b.n	802ca <can_receive+0x46>
			}
		}
		
		//Reset for new receive
		CAN0->CAN_MB[rx_mb_id].CAN_MMR = CAN_MMR_MOT_MB_RX;
   802dc:	4b09      	ldr	r3, [pc, #36]	; (80304 <can_receive+0x80>)
   802de:	f101 0210 	add.w	r2, r1, #16
   802e2:	0152      	lsls	r2, r2, #5
   802e4:	f04f 7080 	mov.w	r0, #16777216	; 0x1000000
   802e8:	5098      	str	r0, [r3, r2]
		CAN0->CAN_MB[rx_mb_id].CAN_MCR |= CAN_MCR_MTCR;
   802ea:	eb03 1141 	add.w	r1, r3, r1, lsl #5
   802ee:	f8d1 321c 	ldr.w	r3, [r1, #540]	; 0x21c
   802f2:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
   802f6:	f8c1 321c 	str.w	r3, [r1, #540]	; 0x21c
		return 0;
   802fa:	2000      	movs	r0, #0
	}
	else //Mailbox busy
	{
		return 1;
	}
}
   802fc:	bc70      	pop	{r4, r5, r6}
   802fe:	4770      	bx	lr
		return 1;
   80300:	2001      	movs	r0, #1
   80302:	4770      	bx	lr
   80304:	400b4000 	.word	0x400b4000

00080308 <CAN0_Handler>:
 * \param void
 *
 * \retval 
 */
void CAN0_Handler( void )
{
   80308:	b510      	push	{r4, lr}
   8030a:	b084      	sub	sp, #16
	if(DEBUG_INTERRUPT)printf("CAN0 interrupt\n\r");
	char can_sr = CAN0->CAN_SR; 
   8030c:	4b15      	ldr	r3, [pc, #84]	; (80364 <CAN0_Handler+0x5c>)
   8030e:	691c      	ldr	r4, [r3, #16]
	
	//RX interrupt
	if(can_sr & (CAN_SR_MB1 | CAN_SR_MB2) )//Only mailbox 1 and 2 specified for receiving
   80310:	f014 0f06 	tst.w	r4, #6
   80314:	d019      	beq.n	8034a <CAN0_Handler+0x42>
	{
		CAN_MESSAGE message;
		if(can_sr & CAN_SR_MB1)  //Mailbox 1 event
   80316:	f014 0f02 	tst.w	r4, #2
   8031a:	d108      	bne.n	8032e <CAN0_Handler+0x26>
		{
			can_receive(&message, 1);

		}
		else if(can_sr & CAN_SR_MB2) //Mailbox 2 event
   8031c:	f014 0f04 	tst.w	r4, #4
   80320:	d00a      	beq.n	80338 <CAN0_Handler+0x30>
		
		{
			can_receive(&message, 2);
   80322:	2102      	movs	r1, #2
   80324:	a801      	add	r0, sp, #4
   80326:	4b10      	ldr	r3, [pc, #64]	; (80368 <CAN0_Handler+0x60>)
   80328:	4798      	blx	r3
			printf("CAN0 message arrived in non-used mailbox\n\r");
		}

		if(DEBUG_INTERRUPT)printf("message id: %d\n\r", message.id);
		if(DEBUG_INTERRUPT)printf("message data length: %d\n\r", message.data_length);
		for (int i = 0; i < message.data_length; i++)
   8032a:	2300      	movs	r3, #0
   8032c:	e009      	b.n	80342 <CAN0_Handler+0x3a>
			can_receive(&message, 1);
   8032e:	2101      	movs	r1, #1
   80330:	a801      	add	r0, sp, #4
   80332:	4b0d      	ldr	r3, [pc, #52]	; (80368 <CAN0_Handler+0x60>)
   80334:	4798      	blx	r3
   80336:	e7f8      	b.n	8032a <CAN0_Handler+0x22>
			printf("CAN0 message arrived in non-used mailbox\n\r");
   80338:	480c      	ldr	r0, [pc, #48]	; (8036c <CAN0_Handler+0x64>)
   8033a:	4b0d      	ldr	r3, [pc, #52]	; (80370 <CAN0_Handler+0x68>)
   8033c:	4798      	blx	r3
   8033e:	e7f4      	b.n	8032a <CAN0_Handler+0x22>
		for (int i = 0; i < message.data_length; i++)
   80340:	3301      	adds	r3, #1
   80342:	f89d 2006 	ldrb.w	r2, [sp, #6]
   80346:	4293      	cmp	r3, r2
   80348:	dbfa      	blt.n	80340 <CAN0_Handler+0x38>
			if(DEBUG_INTERRUPT)printf("%d ", message.data[i]);
		}
		if(DEBUG_INTERRUPT)printf("\n\r");
	}
	
	if(can_sr & CAN_SR_MB0)
   8034a:	f014 0f01 	tst.w	r4, #1
   8034e:	d002      	beq.n	80356 <CAN0_Handler+0x4e>
	{
		if(DEBUG_INTERRUPT) printf("CAN0 MB0 ready to send \n\r");
		
	//Disable interrupt
		CAN0->CAN_IDR = CAN_IER_MB0;
   80350:	2201      	movs	r2, #1
   80352:	4b04      	ldr	r3, [pc, #16]	; (80364 <CAN0_Handler+0x5c>)
   80354:	609a      	str	r2, [r3, #8]
 */
__STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  if ((int32_t)(IRQn) >= 0)
  {
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
   80356:	f44f 6200 	mov.w	r2, #2048	; 0x800
   8035a:	4b06      	ldr	r3, [pc, #24]	; (80374 <CAN0_Handler+0x6c>)
   8035c:	f8c3 2184 	str.w	r2, [r3, #388]	; 0x184

	}
	
	NVIC_ClearPendingIRQ(ID_CAN0);
	//sei();*/
}
   80360:	b004      	add	sp, #16
   80362:	bd10      	pop	{r4, pc}
   80364:	400b4000 	.word	0x400b4000
   80368:	00080285 	.word	0x00080285
   8036c:	00081604 	.word	0x00081604
   80370:	00080a19 	.word	0x00080a19
   80374:	e000e100 	.word	0xe000e100

00080378 <DAC_Init>:
 */ 

#include "DAC.h"

void DAC_Init(void){
	DACC->DACC_WPMR = 0x44414300;
   80378:	4b0e      	ldr	r3, [pc, #56]	; (803b4 <DAC_Init+0x3c>)
   8037a:	4a0f      	ldr	r2, [pc, #60]	; (803b8 <DAC_Init+0x40>)
   8037c:	f8c3 20e4 	str.w	r2, [r3, #228]	; 0xe4
	
	PMC->PMC_PCER1 |= PMC_PCER1_PID38;
   80380:	490e      	ldr	r1, [pc, #56]	; (803bc <DAC_Init+0x44>)
   80382:	f8d1 2100 	ldr.w	r2, [r1, #256]	; 0x100
   80386:	f042 0240 	orr.w	r2, r2, #64	; 0x40
   8038a:	f8c1 2100 	str.w	r2, [r1, #256]	; 0x100
	PIOB->PIO_PDR |= PIO_PDR_P16;	// Disable Register
   8038e:	4a0c      	ldr	r2, [pc, #48]	; (803c0 <DAC_Init+0x48>)
   80390:	6851      	ldr	r1, [r2, #4]
   80392:	f441 3180 	orr.w	r1, r1, #65536	; 0x10000
   80396:	6051      	str	r1, [r2, #4]
	PIOB->PIO_ABSR &= ~(1 << 16);	// Peripheral Select A
   80398:	6f11      	ldr	r1, [r2, #112]	; 0x70
   8039a:	f421 3180 	bic.w	r1, r1, #65536	; 0x10000
   8039e:	6711      	str	r1, [r2, #112]	; 0x70
	//PMC->PMC_PCR = PMC_PCR_EN;
	
	DACC->DACC_MR |= (1 << 16);		//Mode Register, USER_SEL= Ch1
   803a0:	685a      	ldr	r2, [r3, #4]
   803a2:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
   803a6:	605a      	str	r2, [r3, #4]
				
	DACC->DACC_CHER |= (1 << 1);	//Channel enable register
   803a8:	691a      	ldr	r2, [r3, #16]
   803aa:	f042 0202 	orr.w	r2, r2, #2
   803ae:	611a      	str	r2, [r3, #16]
   803b0:	4770      	bx	lr
   803b2:	bf00      	nop
   803b4:	400c8000 	.word	0x400c8000
   803b8:	44414300 	.word	0x44414300
   803bc:	400e0600 	.word	0x400e0600
   803c0:	400e1000 	.word	0x400e1000

000803c4 <DAC_Control_Motor_Speed>:
	
}


void DAC_Control_Motor_Speed(uint16_t input){
	DACC->DACC_CDR = input;	//Conversion Data Register, Data to convert	
   803c4:	4b01      	ldr	r3, [pc, #4]	; (803cc <DAC_Control_Motor_Speed+0x8>)
   803c6:	6218      	str	r0, [r3, #32]
   803c8:	4770      	bx	lr
   803ca:	bf00      	nop
   803cc:	400c8000 	.word	0x400c8000

000803d0 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
   803d0:	e7fe      	b.n	803d0 <Dummy_Handler>
	...

000803d4 <Reset_Handler>:
{
   803d4:	b508      	push	{r3, lr}
        if (pSrc != pDest) {
   803d6:	4b11      	ldr	r3, [pc, #68]	; (8041c <Reset_Handler+0x48>)
   803d8:	4a11      	ldr	r2, [pc, #68]	; (80420 <Reset_Handler+0x4c>)
   803da:	429a      	cmp	r2, r3
   803dc:	d009      	beq.n	803f2 <Reset_Handler+0x1e>
   803de:	4b0f      	ldr	r3, [pc, #60]	; (8041c <Reset_Handler+0x48>)
   803e0:	4a0f      	ldr	r2, [pc, #60]	; (80420 <Reset_Handler+0x4c>)
   803e2:	e003      	b.n	803ec <Reset_Handler+0x18>
                        *pDest++ = *pSrc++;
   803e4:	6811      	ldr	r1, [r2, #0]
   803e6:	6019      	str	r1, [r3, #0]
   803e8:	3304      	adds	r3, #4
   803ea:	3204      	adds	r2, #4
                for (; pDest < &_erelocate;) {
   803ec:	490d      	ldr	r1, [pc, #52]	; (80424 <Reset_Handler+0x50>)
   803ee:	428b      	cmp	r3, r1
   803f0:	d3f8      	bcc.n	803e4 <Reset_Handler+0x10>
                        *pDest++ = *pSrc++;
   803f2:	4b0d      	ldr	r3, [pc, #52]	; (80428 <Reset_Handler+0x54>)
   803f4:	e002      	b.n	803fc <Reset_Handler+0x28>
                *pDest++ = 0;
   803f6:	2200      	movs	r2, #0
   803f8:	601a      	str	r2, [r3, #0]
   803fa:	3304      	adds	r3, #4
        for (pDest = &_szero; pDest < &_ezero;) {
   803fc:	4a0b      	ldr	r2, [pc, #44]	; (8042c <Reset_Handler+0x58>)
   803fe:	4293      	cmp	r3, r2
   80400:	d3f9      	bcc.n	803f6 <Reset_Handler+0x22>
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
   80402:	4b0b      	ldr	r3, [pc, #44]	; (80430 <Reset_Handler+0x5c>)
   80404:	f023 4360 	bic.w	r3, r3, #3758096384	; 0xe0000000
   80408:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
   8040c:	4a09      	ldr	r2, [pc, #36]	; (80434 <Reset_Handler+0x60>)
   8040e:	6093      	str	r3, [r2, #8]
        __libc_init_array();
   80410:	4b09      	ldr	r3, [pc, #36]	; (80438 <Reset_Handler+0x64>)
   80412:	4798      	blx	r3
        main();
   80414:	4b09      	ldr	r3, [pc, #36]	; (8043c <Reset_Handler+0x68>)
   80416:	4798      	blx	r3
   80418:	e7fe      	b.n	80418 <Reset_Handler+0x44>
   8041a:	bf00      	nop
   8041c:	20000000 	.word	0x20000000
   80420:	000816ec 	.word	0x000816ec
   80424:	20000434 	.word	0x20000434
   80428:	20000434 	.word	0x20000434
   8042c:	200004c0 	.word	0x200004c0
   80430:	00080000 	.word	0x00080000
   80434:	e000ed00 	.word	0xe000ed00
   80438:	00081495 	.word	0x00081495
   8043c:	000804e5 	.word	0x000804e5

00080440 <SystemInit>:
 * Initialize the System and update the SystemFrequency variable.
 */
void SystemInit( void )
{
  /* Set FWS according to SYS_BOARD_MCKR configuration */
  EFC0->EEFC_FMR = EEFC_FMR_FWS(4);
   80440:	f44f 6380 	mov.w	r3, #1024	; 0x400
   80444:	4a20      	ldr	r2, [pc, #128]	; (804c8 <SystemInit+0x88>)
   80446:	6013      	str	r3, [r2, #0]
  EFC1->EEFC_FMR = EEFC_FMR_FWS(4);
   80448:	f502 7200 	add.w	r2, r2, #512	; 0x200
   8044c:	6013      	str	r3, [r2, #0]

  /* Initialize main oscillator */
  if ( !(PMC->CKGR_MOR & CKGR_MOR_MOSCSEL) )
   8044e:	4b1f      	ldr	r3, [pc, #124]	; (804cc <SystemInit+0x8c>)
   80450:	6a1b      	ldr	r3, [r3, #32]
   80452:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
   80456:	d107      	bne.n	80468 <SystemInit+0x28>
  {
    PMC->CKGR_MOR = CKGR_MOR_KEY_PASSWD | SYS_BOARD_OSCOUNT | CKGR_MOR_MOSCRCEN | CKGR_MOR_MOSCXTEN;
   80458:	4a1d      	ldr	r2, [pc, #116]	; (804d0 <SystemInit+0x90>)
   8045a:	4b1c      	ldr	r3, [pc, #112]	; (804cc <SystemInit+0x8c>)
   8045c:	621a      	str	r2, [r3, #32]
    while ( !(PMC->PMC_SR & PMC_SR_MOSCXTS) )
   8045e:	4b1b      	ldr	r3, [pc, #108]	; (804cc <SystemInit+0x8c>)
   80460:	6e9b      	ldr	r3, [r3, #104]	; 0x68
   80462:	f013 0f01 	tst.w	r3, #1
   80466:	d0fa      	beq.n	8045e <SystemInit+0x1e>
    {
    }
  }

  /* Switch to 3-20MHz Xtal oscillator */
  PMC->CKGR_MOR = CKGR_MOR_KEY_PASSWD | SYS_BOARD_OSCOUNT | CKGR_MOR_MOSCRCEN | CKGR_MOR_MOSCXTEN | CKGR_MOR_MOSCSEL;
   80468:	4a1a      	ldr	r2, [pc, #104]	; (804d4 <SystemInit+0x94>)
   8046a:	4b18      	ldr	r3, [pc, #96]	; (804cc <SystemInit+0x8c>)
   8046c:	621a      	str	r2, [r3, #32]

  while ( !(PMC->PMC_SR & PMC_SR_MOSCSELS) )
   8046e:	4b17      	ldr	r3, [pc, #92]	; (804cc <SystemInit+0x8c>)
   80470:	6e9b      	ldr	r3, [r3, #104]	; 0x68
   80472:	f413 3f80 	tst.w	r3, #65536	; 0x10000
   80476:	d0fa      	beq.n	8046e <SystemInit+0x2e>
  {
  }
 	PMC->PMC_MCKR = (PMC->PMC_MCKR & ~(uint32_t)PMC_MCKR_CSS_Msk) | PMC_MCKR_CSS_MAIN_CLK;
   80478:	4a14      	ldr	r2, [pc, #80]	; (804cc <SystemInit+0x8c>)
   8047a:	6b13      	ldr	r3, [r2, #48]	; 0x30
   8047c:	f023 0303 	bic.w	r3, r3, #3
   80480:	f043 0301 	orr.w	r3, r3, #1
   80484:	6313      	str	r3, [r2, #48]	; 0x30
  while (!(PMC->PMC_SR & PMC_SR_MCKRDY))
   80486:	4b11      	ldr	r3, [pc, #68]	; (804cc <SystemInit+0x8c>)
   80488:	6e9b      	ldr	r3, [r3, #104]	; 0x68
   8048a:	f013 0f08 	tst.w	r3, #8
   8048e:	d0fa      	beq.n	80486 <SystemInit+0x46>
  {
  }

  /* Initialize PLLA */
  PMC->CKGR_PLLAR = SYS_BOARD_PLLAR;
   80490:	4a11      	ldr	r2, [pc, #68]	; (804d8 <SystemInit+0x98>)
   80492:	4b0e      	ldr	r3, [pc, #56]	; (804cc <SystemInit+0x8c>)
   80494:	629a      	str	r2, [r3, #40]	; 0x28
  while ( !(PMC->PMC_SR & PMC_SR_LOCKA) )
   80496:	4b0d      	ldr	r3, [pc, #52]	; (804cc <SystemInit+0x8c>)
   80498:	6e9b      	ldr	r3, [r3, #104]	; 0x68
   8049a:	f013 0f02 	tst.w	r3, #2
   8049e:	d0fa      	beq.n	80496 <SystemInit+0x56>
  {
  }

  /* Switch to main clock */
  PMC->PMC_MCKR = (SYS_BOARD_MCKR & ~PMC_MCKR_CSS_Msk) | PMC_MCKR_CSS_MAIN_CLK;
   804a0:	2211      	movs	r2, #17
   804a2:	4b0a      	ldr	r3, [pc, #40]	; (804cc <SystemInit+0x8c>)
   804a4:	631a      	str	r2, [r3, #48]	; 0x30
  while ( !(PMC->PMC_SR & PMC_SR_MCKRDY) )
   804a6:	4b09      	ldr	r3, [pc, #36]	; (804cc <SystemInit+0x8c>)
   804a8:	6e9b      	ldr	r3, [r3, #104]	; 0x68
   804aa:	f013 0f08 	tst.w	r3, #8
   804ae:	d0fa      	beq.n	804a6 <SystemInit+0x66>
  {
  }

  /* Switch to PLLA */
  PMC->PMC_MCKR = SYS_BOARD_MCKR;
   804b0:	2212      	movs	r2, #18
   804b2:	4b06      	ldr	r3, [pc, #24]	; (804cc <SystemInit+0x8c>)
   804b4:	631a      	str	r2, [r3, #48]	; 0x30
  while ( !(PMC->PMC_SR & PMC_SR_MCKRDY) )
   804b6:	4b05      	ldr	r3, [pc, #20]	; (804cc <SystemInit+0x8c>)
   804b8:	6e9b      	ldr	r3, [r3, #104]	; 0x68
   804ba:	f013 0f08 	tst.w	r3, #8
   804be:	d0fa      	beq.n	804b6 <SystemInit+0x76>
  {
  }

  SystemCoreClock = CHIP_FREQ_CPU_MAX;
   804c0:	4a06      	ldr	r2, [pc, #24]	; (804dc <SystemInit+0x9c>)
   804c2:	4b07      	ldr	r3, [pc, #28]	; (804e0 <SystemInit+0xa0>)
   804c4:	601a      	str	r2, [r3, #0]
   804c6:	4770      	bx	lr
   804c8:	400e0a00 	.word	0x400e0a00
   804cc:	400e0600 	.word	0x400e0600
   804d0:	00370809 	.word	0x00370809
   804d4:	01370809 	.word	0x01370809
   804d8:	200d3f01 	.word	0x200d3f01
   804dc:	0501bd00 	.word	0x0501bd00
   804e0:	20000000 	.word	0x20000000

000804e4 <main>:
#include <stdlib.h>



int main(void)
{
   804e4:	b500      	push	{lr}
   804e6:	b085      	sub	sp, #20
    /* Initialize the SAM system */
	SystemInit();
   804e8:	4b12      	ldr	r3, [pc, #72]	; (80534 <main+0x50>)
   804ea:	4798      	blx	r3
	// Inits
    
	WDT->WDT_MR = WDT_MR_WDDIS;	//Disables watchdog-timer
   804ec:	f44f 4200 	mov.w	r2, #32768	; 0x8000
   804f0:	4b11      	ldr	r3, [pc, #68]	; (80538 <main+0x54>)
   804f2:	605a      	str	r2, [r3, #4]
	configure_uart();
   804f4:	4b11      	ldr	r3, [pc, #68]	; (8053c <main+0x58>)
   804f6:	4798      	blx	r3
	can_init_def_tx_rx_mb(CAN_BR_values);
   804f8:	4811      	ldr	r0, [pc, #68]	; (80540 <main+0x5c>)
   804fa:	4b12      	ldr	r3, [pc, #72]	; (80544 <main+0x60>)
   804fc:	4798      	blx	r3
	ADC_init();
   804fe:	4b12      	ldr	r3, [pc, #72]	; (80548 <main+0x64>)
   80500:	4798      	blx	r3
	PWM_init();
   80502:	4b12      	ldr	r3, [pc, #72]	; (8054c <main+0x68>)
   80504:	4798      	blx	r3
	DAC_Init();
   80506:	4b12      	ldr	r3, [pc, #72]	; (80550 <main+0x6c>)
   80508:	4798      	blx	r3
	MOTOR_init();
   8050a:	4b12      	ldr	r3, [pc, #72]	; (80554 <main+0x70>)
   8050c:	4798      	blx	r3
	Utilities_init();
   8050e:	4b12      	ldr	r3, [pc, #72]	; (80558 <main+0x74>)
   80510:	4798      	blx	r3
	POS_CTRL_timer_interrupt_init();
   80512:	4b12      	ldr	r3, [pc, #72]	; (8055c <main+0x78>)
   80514:	4798      	blx	r3
	//int game_lives = 10;
	//int score_flags = 0;
	
	while (1) {
		// Might need to disable INTERRUPT	
		can_receive(&msg, 0);
   80516:	2100      	movs	r1, #0
   80518:	a801      	add	r0, sp, #4
   8051a:	4b11      	ldr	r3, [pc, #68]	; (80560 <main+0x7c>)
   8051c:	4798      	blx	r3
		// Might need to enable INTERRUPT

		PWM_DC_from_joystick(msg.data[0]);
   8051e:	f89d 0007 	ldrb.w	r0, [sp, #7]
   80522:	4b10      	ldr	r3, [pc, #64]	; (80564 <main+0x80>)
   80524:	4798      	blx	r3
		//printf("Joystick_X: %u \t Joystick Y: %u \t Slider: %u \t Button A: %u \t Button B: %u \r\n", msg.data[0], msg.data[4], msg.data[1], msg.data[2], msg.data[3]);
		//DAC_Control_Motor_Speed(1500);
		//DAC_Joystick_To_Motor_Speed(msg.data[4], &motor_speed);
		MOTOR_read_encoder();
   80526:	4b10      	ldr	r3, [pc, #64]	; (80568 <main+0x84>)
   80528:	4798      	blx	r3
		Utilities_activate_solenoide(&msg);
   8052a:	a801      	add	r0, sp, #4
   8052c:	4b0f      	ldr	r3, [pc, #60]	; (8056c <main+0x88>)
   8052e:	4798      	blx	r3
   80530:	e7f1      	b.n	80516 <main+0x32>
   80532:	bf00      	nop
   80534:	00080441 	.word	0x00080441
   80538:	400e1a50 	.word	0x400e1a50
   8053c:	00080b8d 	.word	0x00080b8d
   80540:	00290165 	.word	0x00290165
   80544:	00080275 	.word	0x00080275
   80548:	00080161 	.word	0x00080161
   8054c:	00080a65 	.word	0x00080a65
   80550:	00080379 	.word	0x00080379
   80554:	00080681 	.word	0x00080681
   80558:	00080c81 	.word	0x00080c81
   8055c:	0008072d 	.word	0x0008072d
   80560:	00080285 	.word	0x00080285
   80564:	00080ac9 	.word	0x00080ac9
   80568:	000806e5 	.word	0x000806e5
   8056c:	00080ca1 	.word	0x00080ca1

00080570 <TC0_Handler>:
		//printf("Game Lives: %d \r\n", game_lives);	
    }
}


void TC0_Handler(void){
   80570:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
   80574:	b085      	sub	sp, #20
	// I/O lines på side 858 TCLK0=PB26=Peripheral B
	//printf("INTERRUPT HAS BEEN CALLED!!!!! %c \r\n", ' ');
	// Read the status register to clear the interrupt flag
	uint32_t status;
	status = TC0->TC_CHANNEL[TC_ch].TC_SR;
   80576:	4b32      	ldr	r3, [pc, #200]	; (80640 <TC0_Handler+0xd0>)
   80578:	6a1b      	ldr	r3, [r3, #32]
	static uint16_t integral_value = 0;
	
	
	// Code for what the interrupt-handler should do. Compute DAC-value by the PI-controller
	CAN_MESSAGE msg;
	can_receive(&msg, 0);
   8057a:	2100      	movs	r1, #0
   8057c:	a801      	add	r0, sp, #4
   8057e:	4b31      	ldr	r3, [pc, #196]	; (80644 <TC0_Handler+0xd4>)
   80580:	4798      	blx	r3
	
	uint16_t setpoint = msg.data[1] * 14;	// Right Slider-value
   80582:	f89d 3008 	ldrb.w	r3, [sp, #8]
   80586:	ebc3 03c3 	rsb	r3, r3, r3, lsl #3
   8058a:	005c      	lsls	r4, r3, #1
   8058c:	b2a4      	uxth	r4, r4
	uint16_t process_value = MOTOR_read_encoder();
   8058e:	4b2e      	ldr	r3, [pc, #184]	; (80648 <TC0_Handler+0xd8>)
   80590:	4798      	blx	r3
   80592:	4605      	mov	r5, r0
	int error = setpoint - process_value;
   80594:	1a24      	subs	r4, r4, r0
	uint16_t abs_error = abs(setpoint - process_value) ;
   80596:	ea84 70e4 	eor.w	r0, r4, r4, asr #31
   8059a:	eba0 70e4 	sub.w	r0, r0, r4, asr #31
	
	if (error != 0){
   8059e:	2c00      	cmp	r4, #0
   805a0:	d044      	beq.n	8062c <TC0_Handler+0xbc>
	integral_value = integral_value + (Ki * abs_error * T);
   805a2:	4f2a      	ldr	r7, [pc, #168]	; (8064c <TC0_Handler+0xdc>)
   805a4:	b280      	uxth	r0, r0
   805a6:	47b8      	blx	r7
   805a8:	2200      	movs	r2, #0
   805aa:	4b29      	ldr	r3, [pc, #164]	; (80650 <TC0_Handler+0xe0>)
   805ac:	4e29      	ldr	r6, [pc, #164]	; (80654 <TC0_Handler+0xe4>)
   805ae:	47b0      	blx	r6
   805b0:	2200      	movs	r2, #0
   805b2:	4b27      	ldr	r3, [pc, #156]	; (80650 <TC0_Handler+0xe0>)
   805b4:	4e28      	ldr	r6, [pc, #160]	; (80658 <TC0_Handler+0xe8>)
   805b6:	47b0      	blx	r6
   805b8:	4680      	mov	r8, r0
   805ba:	4689      	mov	r9, r1
   805bc:	4e27      	ldr	r6, [pc, #156]	; (8065c <TC0_Handler+0xec>)
   805be:	8830      	ldrh	r0, [r6, #0]
   805c0:	47b8      	blx	r7
   805c2:	4642      	mov	r2, r8
   805c4:	464b      	mov	r3, r9
   805c6:	4f26      	ldr	r7, [pc, #152]	; (80660 <TC0_Handler+0xf0>)
   805c8:	47b8      	blx	r7
   805ca:	4b26      	ldr	r3, [pc, #152]	; (80664 <TC0_Handler+0xf4>)
   805cc:	4798      	blx	r3
   805ce:	8030      	strh	r0, [r6, #0]
	}
	else if (error == 0){
		integral_value = 0;
	}
	printf("ProcessValue: %u \r\n", process_value);
   805d0:	4629      	mov	r1, r5
   805d2:	4825      	ldr	r0, [pc, #148]	; (80668 <TC0_Handler+0xf8>)
   805d4:	4d25      	ldr	r5, [pc, #148]	; (8066c <TC0_Handler+0xfc>)
   805d6:	47a8      	blx	r5
	printf("Error: %u \t IntegralValue: %u \r\n", error, integral_value);
   805d8:	4b20      	ldr	r3, [pc, #128]	; (8065c <TC0_Handler+0xec>)
   805da:	881a      	ldrh	r2, [r3, #0]
   805dc:	4621      	mov	r1, r4
   805de:	4824      	ldr	r0, [pc, #144]	; (80670 <TC0_Handler+0x100>)
   805e0:	47a8      	blx	r5
	
	// Update the direction of the servo, depending on the error-sign
	if (error >= 0){
   805e2:	2c00      	cmp	r4, #0
   805e4:	db26      	blt.n	80634 <TC0_Handler+0xc4>
		PIOD->PIO_CODR = DIR;	// DIR = 1
   805e6:	f44f 6280 	mov.w	r2, #1024	; 0x400
   805ea:	4b22      	ldr	r3, [pc, #136]	; (80674 <TC0_Handler+0x104>)
   805ec:	635a      	str	r2, [r3, #52]	; 0x34
		}else{
		PIOD->PIO_SODR = DIR;	// DIR = 0
	}
	
	uint16_t motor_speed_PI = (uint16_t)((Kp * error) + integral_value);
   805ee:	4d17      	ldr	r5, [pc, #92]	; (8064c <TC0_Handler+0xdc>)
   805f0:	4620      	mov	r0, r4
   805f2:	47a8      	blx	r5
   805f4:	2200      	movs	r2, #0
   805f6:	4b20      	ldr	r3, [pc, #128]	; (80678 <TC0_Handler+0x108>)
   805f8:	4c16      	ldr	r4, [pc, #88]	; (80654 <TC0_Handler+0xe4>)
   805fa:	47a0      	blx	r4
   805fc:	4606      	mov	r6, r0
   805fe:	460f      	mov	r7, r1
   80600:	4b16      	ldr	r3, [pc, #88]	; (8065c <TC0_Handler+0xec>)
   80602:	8818      	ldrh	r0, [r3, #0]
   80604:	47a8      	blx	r5
   80606:	4632      	mov	r2, r6
   80608:	463b      	mov	r3, r7
   8060a:	4c15      	ldr	r4, [pc, #84]	; (80660 <TC0_Handler+0xf0>)
   8060c:	47a0      	blx	r4
   8060e:	4b15      	ldr	r3, [pc, #84]	; (80664 <TC0_Handler+0xf4>)
   80610:	4798      	blx	r3
   80612:	b281      	uxth	r1, r0
	if (motor_speed_PI >= 4095){
   80614:	f640 73fe 	movw	r3, #4094	; 0xffe
   80618:	4299      	cmp	r1, r3
   8061a:	d901      	bls.n	80620 <TC0_Handler+0xb0>
		motor_speed_PI = 4095;
   8061c:	f640 71ff 	movw	r1, #4095	; 0xfff
	}
	printf("MOTOR-SPEED: %u \r\n", motor_speed_PI);
   80620:	4816      	ldr	r0, [pc, #88]	; (8067c <TC0_Handler+0x10c>)
   80622:	4b12      	ldr	r3, [pc, #72]	; (8066c <TC0_Handler+0xfc>)
   80624:	4798      	blx	r3
	//DAC_Control_Motor_Speed(motor_speed_PI);	// Update motor-speed with	
}
   80626:	b005      	add	sp, #20
   80628:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
		integral_value = 0;
   8062c:	2200      	movs	r2, #0
   8062e:	4b0b      	ldr	r3, [pc, #44]	; (8065c <TC0_Handler+0xec>)
   80630:	801a      	strh	r2, [r3, #0]
   80632:	e7cd      	b.n	805d0 <TC0_Handler+0x60>
		PIOD->PIO_SODR = DIR;	// DIR = 0
   80634:	f44f 6280 	mov.w	r2, #1024	; 0x400
   80638:	4b0e      	ldr	r3, [pc, #56]	; (80674 <TC0_Handler+0x104>)
   8063a:	631a      	str	r2, [r3, #48]	; 0x30
   8063c:	e7d7      	b.n	805ee <TC0_Handler+0x7e>
   8063e:	bf00      	nop
   80640:	40080000 	.word	0x40080000
   80644:	00080285 	.word	0x00080285
   80648:	000806e5 	.word	0x000806e5
   8064c:	00080f65 	.word	0x00080f65
   80650:	40140000 	.word	0x40140000
   80654:	00081031 	.word	0x00081031
   80658:	00081285 	.word	0x00081285
   8065c:	20000450 	.word	0x20000450
   80660:	00080ccd 	.word	0x00080ccd
   80664:	00081455 	.word	0x00081455
   80668:	00081630 	.word	0x00081630
   8066c:	00080a19 	.word	0x00080a19
   80670:	00081644 	.word	0x00081644
   80674:	400e1400 	.word	0x400e1400
   80678:	40390000 	.word	0x40390000
   8067c:	00081668 	.word	0x00081668

00080680 <MOTOR_init>:
 */ 

#include "motor.h"


void MOTOR_init(void){
   80680:	b570      	push	{r4, r5, r6, lr}
	PMC->PMC_PCER0 |= PMC_PCER0_PID13;	// Peripheral Clock Enable 0, PIOC
   80682:	4a13      	ldr	r2, [pc, #76]	; (806d0 <MOTOR_init+0x50>)
   80684:	6913      	ldr	r3, [r2, #16]
   80686:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
   8068a:	6113      	str	r3, [r2, #16]
	
	PIOD->PIO_PER |= EN|NOT_RST|NOT_OE|SEL|DIR;	//Enable perpiherals
   8068c:	4c11      	ldr	r4, [pc, #68]	; (806d4 <MOTOR_init+0x54>)
   8068e:	6822      	ldr	r2, [r4, #0]
   80690:	f240 6107 	movw	r1, #1543	; 0x607
   80694:	430a      	orrs	r2, r1
   80696:	6022      	str	r2, [r4, #0]
	
	PIOD->PIO_OER |= EN|NOT_RST|NOT_OE|SEL|DIR;	//Set as outputs
   80698:	6923      	ldr	r3, [r4, #16]
   8069a:	430b      	orrs	r3, r1
   8069c:	6123      	str	r3, [r4, #16]
	
	PIOD->PIO_CODR = NOT_RST;
   8069e:	2502      	movs	r5, #2
   806a0:	6365      	str	r5, [r4, #52]	; 0x34
	PIOD->PIO_SODR = EN|NOT_OE;	//NOT_OE for å ikke sample i utgangspunkt?
   806a2:	f240 2301 	movw	r3, #513	; 0x201
   806a6:	6323      	str	r3, [r4, #48]	; 0x30
	
	//Kjør til en side for å kalibrere?
	PIOD->PIO_SODR = DIR;
   806a8:	f44f 6380 	mov.w	r3, #1024	; 0x400
   806ac:	6323      	str	r3, [r4, #48]	; 0x30
	DAC_Control_Motor_Speed(2500);
   806ae:	f640 10c4 	movw	r0, #2500	; 0x9c4
   806b2:	4e09      	ldr	r6, [pc, #36]	; (806d8 <MOTOR_init+0x58>)
   806b4:	47b0      	blx	r6
	
	_delay_ms(2500);
   806b6:	f640 10c4 	movw	r0, #2500	; 0x9c4
   806ba:	4b08      	ldr	r3, [pc, #32]	; (806dc <MOTOR_init+0x5c>)
   806bc:	4798      	blx	r3
	DAC_Control_Motor_Speed(0);
   806be:	2000      	movs	r0, #0
   806c0:	47b0      	blx	r6
	
	PIOD->PIO_SODR = NOT_RST;
   806c2:	6325      	str	r5, [r4, #48]	; 0x30
	
	PIOC->PIO_ODR |= 0x1FE;	//PIN 1 til 8
   806c4:	4a06      	ldr	r2, [pc, #24]	; (806e0 <MOTOR_init+0x60>)
   806c6:	6953      	ldr	r3, [r2, #20]
   806c8:	f443 73ff 	orr.w	r3, r3, #510	; 0x1fe
   806cc:	6153      	str	r3, [r2, #20]
   806ce:	bd70      	pop	{r4, r5, r6, pc}
   806d0:	400e0600 	.word	0x400e0600
   806d4:	400e1400 	.word	0x400e1400
   806d8:	000803c5 	.word	0x000803c5
   806dc:	00080b4d 	.word	0x00080b4d
   806e0:	400e1200 	.word	0x400e1200

000806e4 <MOTOR_read_encoder>:
}



uint16_t MOTOR_read_encoder(void){
   806e4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	
	// 1: Set !OE low, to sample and hold the encoder value
	PIOD->PIO_CODR = NOT_OE;
   806e8:	4c0d      	ldr	r4, [pc, #52]	; (80720 <MOTOR_read_encoder+0x3c>)
   806ea:	2601      	movs	r6, #1
   806ec:	6366      	str	r6, [r4, #52]	; 0x34

	// 2: Set SEL low to output high byte
	PIOD->PIO_CODR = SEL;
   806ee:	f04f 0904 	mov.w	r9, #4
   806f2:	f8c4 9034 	str.w	r9, [r4, #52]	; 0x34
	
	// 3: Wait approx. 20 microseconds for output to settle
	
	_delay_us(20);
   806f6:	2014      	movs	r0, #20
   806f8:	f8df 802c 	ldr.w	r8, [pc, #44]	; 80728 <MOTOR_read_encoder+0x44>
   806fc:	47c0      	blx	r8
	
	// 4: Read MJ2 to get high byte
	uint8_t encoder_high_byte = (PIOC->PIO_PDSR >> 1);
   806fe:	4f09      	ldr	r7, [pc, #36]	; (80724 <MOTOR_read_encoder+0x40>)
   80700:	6bfd      	ldr	r5, [r7, #60]	; 0x3c
   80702:	40f5      	lsrs	r5, r6
	
	// 5: Set SEL high to output low byte
	PIOD->PIO_SODR = SEL;
   80704:	f8c4 9030 	str.w	r9, [r4, #48]	; 0x30
	
	// 6: Wait approx. 20 microseconds
	_delay_us(20);
   80708:	2014      	movs	r0, #20
   8070a:	47c0      	blx	r8
	
	// 7: Read MJ2 to get low byte
	uint8_t encoder_low_byte = (PIOC->PIO_PDSR >> 1);
   8070c:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
   8070e:	f3c0 0047 	ubfx	r0, r0, #1, #8

	// 8: Set !OE to hi
	PIOD->PIO_SODR = NOT_OE;
   80712:	6326      	str	r6, [r4, #48]	; 0x30
	
	return (uint16_t)(encoder_high_byte << 8 | encoder_low_byte);
   80714:	ea40 2005 	orr.w	r0, r0, r5, lsl #8
	//printf("WORD: %u \t HIGH: %u \t LOW: %u \r\n", encoder_value, encoder_high_byte, encoder_low_byte);
}
   80718:	b280      	uxth	r0, r0
   8071a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
   8071e:	bf00      	nop
   80720:	400e1400 	.word	0x400e1400
   80724:	400e1200 	.word	0x400e1200
   80728:	00080b2d 	.word	0x00080b2d

0008072c <POS_CTRL_timer_interrupt_init>:
/* l I/O signals TIOA0, TIOA1 or TIOA2          for chaining by programming the TC
Block Mode Register (TC_BMR)                                                            */
/************************************************************************/


void POS_CTRL_timer_interrupt_init(){
   8072c:	b508      	push	{r3, lr}
	
	// Enable clock for TC0
	PMC->PMC_PCER0 |= PMC_PCER0_PID27;		// Peripheral Clock Enable 0, ID 27
   8072e:	4b0f      	ldr	r3, [pc, #60]	; (8076c <POS_CTRL_timer_interrupt_init+0x40>)
   80730:	691a      	ldr	r2, [r3, #16]
   80732:	f042 6200 	orr.w	r2, r2, #134217728	; 0x8000000
   80736:	611a      	str	r2, [r3, #16]
	PMC->PMC_PCR = (PMC_PCR_EN | PMC_PCR_DIV_PERIPH_DIV_MCK | (ID_TC0 << PMC_PCR_PID_Pos));
   80738:	4a0d      	ldr	r2, [pc, #52]	; (80770 <POS_CTRL_timer_interrupt_init+0x44>)
   8073a:	f8c3 210c 	str.w	r2, [r3, #268]	; 0x10c

	// Write Protection Off
	//TC0->TC_WPMR = 0x54494D00;
	
	// Disable clock to configure it before it starts
	TC0->TC_CHANNEL[TC_ch].TC_CCR = TC_CCR_CLKDIS;	// Disable clock for TC0 to configure it
   8073e:	4b0d      	ldr	r3, [pc, #52]	; (80774 <POS_CTRL_timer_interrupt_init+0x48>)
   80740:	2202      	movs	r2, #2
   80742:	601a      	str	r2, [r3, #0]

	// TC Channel Mode Register
	//TC0->TC_CHANNEL[TC_ch].TC_CMR = (TC_CMR_TCCLKS_TIMER_CLOCK1 | TC_CMR_WAVSEL_UP_RC | TC_CMR_WAVE | TC_CMR_ACPA_CLEAR | TC_CMR_ACPC_SET); //Prescaler MCK/2, Waveform and automatic trigger on RC Compare
	TC0->TC_CHANNEL[TC_ch].TC_CMR = (TC_CMR_TCCLKS_TIMER_CLOCK1 | TC_CMR_WAVSEL_UP_RC | TC_CMR_WAVE); //Prescaler MCK/2, Waveform and automatic trigger on RC Compare
   80744:	f44f 4240 	mov.w	r2, #49152	; 0xc000
   80748:	605a      	str	r2, [r3, #4]
	//TC0->TC_CHANNEL[TC_ch].TC_CMR = (TC_CMR_TCCLKS_TIMER_CLOCK1 | TC_CMR_CPCTRG);
	
	// TC Register Compare ("time-step")
	TC0->TC_CHANNEL[TC_ch].TC_RC = TC_RC_value; // RC is the register used for Register Compare. When the timer reaches this value, it generates an interrupt and resets the counter
   8074a:	4a0b      	ldr	r2, [pc, #44]	; (80778 <POS_CTRL_timer_interrupt_init+0x4c>)
   8074c:	61da      	str	r2, [r3, #28]
	
	// Enable Interrupt for RC
	TC0->TC_CHANNEL[TC_ch].TC_IER = TC_IER_CPCS;
   8074e:	2210      	movs	r2, #16
   80750:	625a      	str	r2, [r3, #36]	; 0x24
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
   80752:	4a0a      	ldr	r2, [pc, #40]	; (8077c <POS_CTRL_timer_interrupt_init+0x50>)
   80754:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   80758:	6011      	str	r1, [r2, #0]
	
	// Enable NVIC interrupt
	NVIC_EnableIRQ(ID_TC0);
	
	// Enable the counter clock. Reset the counter and start the clock
	TC0->TC_CHANNEL[TC_ch].TC_CCR = (TC_CCR_CLKEN | TC_CCR_SWTRG);	
   8075a:	2105      	movs	r1, #5
   8075c:	6019      	str	r1, [r3, #0]
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) >= 0)
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
   8075e:	2120      	movs	r1, #32
   80760:	f882 131b 	strb.w	r1, [r2, #795]	; 0x31b
	

	NVIC_SetPriority(TC0_IRQn, 2);
	
	printf("Interrupt Init completed, %c", ' ');
   80764:	4806      	ldr	r0, [pc, #24]	; (80780 <POS_CTRL_timer_interrupt_init+0x54>)
   80766:	4b07      	ldr	r3, [pc, #28]	; (80784 <POS_CTRL_timer_interrupt_init+0x58>)
   80768:	4798      	blx	r3
   8076a:	bd08      	pop	{r3, pc}
   8076c:	400e0600 	.word	0x400e0600
   80770:	1000001b 	.word	0x1000001b
   80774:	40080000 	.word	0x40080000
   80778:	00802c80 	.word	0x00802c80
   8077c:	e000e100 	.word	0xe000e100
   80780:	0008167c 	.word	0x0008167c
   80784:	00080a19 	.word	0x00080a19

00080788 <printchar>:
//#include "printf_stdarg.h"


//insert function to print to here
static void printchar(char **str, int c)
{
   80788:	b508      	push	{r3, lr}
	(void) uart_putchar(c);  //Send characters to uart
   8078a:	b2c8      	uxtb	r0, r1
   8078c:	4b01      	ldr	r3, [pc, #4]	; (80794 <printchar+0xc>)
   8078e:	4798      	blx	r3
   80790:	bd08      	pop	{r3, pc}
   80792:	bf00      	nop
   80794:	00080bf5 	.word	0x00080bf5

00080798 <prints>:

#define PAD_RIGHT 1
#define PAD_ZERO 2

static int prints(char **out, const char *string, int width, int pad)
{
   80798:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   8079c:	4607      	mov	r7, r0
   8079e:	460e      	mov	r6, r1
	register int pc = 0, padchar = ' ';

	if (width > 0) {
   807a0:	1e15      	subs	r5, r2, #0
   807a2:	dd02      	ble.n	807aa <prints+0x12>
   807a4:	460a      	mov	r2, r1
   807a6:	2100      	movs	r1, #0
   807a8:	e004      	b.n	807b4 <prints+0x1c>
	register int pc = 0, padchar = ' ';
   807aa:	f04f 0820 	mov.w	r8, #32
   807ae:	e00e      	b.n	807ce <prints+0x36>
		register int len = 0;
		register const char *ptr;
		for (ptr = string; *ptr; ++ptr) ++len;
   807b0:	3101      	adds	r1, #1
   807b2:	3201      	adds	r2, #1
   807b4:	7810      	ldrb	r0, [r2, #0]
   807b6:	2800      	cmp	r0, #0
   807b8:	d1fa      	bne.n	807b0 <prints+0x18>
		if (len >= width) width = 0;
   807ba:	42a9      	cmp	r1, r5
   807bc:	da01      	bge.n	807c2 <prints+0x2a>
		else width -= len;
   807be:	1a6d      	subs	r5, r5, r1
   807c0:	e000      	b.n	807c4 <prints+0x2c>
		if (len >= width) width = 0;
   807c2:	2500      	movs	r5, #0
		if (pad & PAD_ZERO) padchar = '0';
   807c4:	f013 0f02 	tst.w	r3, #2
   807c8:	d106      	bne.n	807d8 <prints+0x40>
	register int pc = 0, padchar = ' ';
   807ca:	f04f 0820 	mov.w	r8, #32
	}
	if (!(pad & PAD_RIGHT)) {
   807ce:	f013 0401 	ands.w	r4, r3, #1
   807d2:	d00a      	beq.n	807ea <prints+0x52>
	register int pc = 0, padchar = ' ';
   807d4:	2400      	movs	r4, #0
   807d6:	e010      	b.n	807fa <prints+0x62>
		if (pad & PAD_ZERO) padchar = '0';
   807d8:	f04f 0830 	mov.w	r8, #48	; 0x30
   807dc:	e7f7      	b.n	807ce <prints+0x36>
		for ( ; width > 0; --width) {
			printchar (out, padchar);
   807de:	4641      	mov	r1, r8
   807e0:	4638      	mov	r0, r7
   807e2:	4b0d      	ldr	r3, [pc, #52]	; (80818 <prints+0x80>)
   807e4:	4798      	blx	r3
			++pc;
   807e6:	3401      	adds	r4, #1
		for ( ; width > 0; --width) {
   807e8:	3d01      	subs	r5, #1
   807ea:	2d00      	cmp	r5, #0
   807ec:	dcf7      	bgt.n	807de <prints+0x46>
   807ee:	e004      	b.n	807fa <prints+0x62>
		}
	}
	for ( ; *string ; ++string) {
		printchar (out, *string);
   807f0:	4638      	mov	r0, r7
   807f2:	4b09      	ldr	r3, [pc, #36]	; (80818 <prints+0x80>)
   807f4:	4798      	blx	r3
		++pc;
   807f6:	3401      	adds	r4, #1
	for ( ; *string ; ++string) {
   807f8:	3601      	adds	r6, #1
   807fa:	7831      	ldrb	r1, [r6, #0]
   807fc:	2900      	cmp	r1, #0
   807fe:	d1f7      	bne.n	807f0 <prints+0x58>
   80800:	e005      	b.n	8080e <prints+0x76>
	}
	for ( ; width > 0; --width) {
		printchar (out, padchar);
   80802:	4641      	mov	r1, r8
   80804:	4638      	mov	r0, r7
   80806:	4b04      	ldr	r3, [pc, #16]	; (80818 <prints+0x80>)
   80808:	4798      	blx	r3
		++pc;
   8080a:	3401      	adds	r4, #1
	for ( ; width > 0; --width) {
   8080c:	3d01      	subs	r5, #1
   8080e:	2d00      	cmp	r5, #0
   80810:	dcf7      	bgt.n	80802 <prints+0x6a>
	}

	return pc;
}
   80812:	4620      	mov	r0, r4
   80814:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   80818:	00080789 	.word	0x00080789

0008081c <printi>:

/* the following should be enough for 32 bit int */
#define PRINT_BUF_LEN 12

static int printi(char **out, int i, int b, int sg, int width, int pad, int letbase)
{
   8081c:	b5f0      	push	{r4, r5, r6, r7, lr}
   8081e:	b085      	sub	sp, #20
   80820:	4607      	mov	r7, r0
   80822:	980c      	ldr	r0, [sp, #48]	; 0x30
	char print_buf[PRINT_BUF_LEN];
	register char *s;
	register int t, neg = 0, pc = 0;
	register unsigned int u = i;

	if (i == 0) {
   80824:	b151      	cbz	r1, 8083c <printi+0x20>
   80826:	461e      	mov	r6, r3
   80828:	460c      	mov	r4, r1
		print_buf[0] = '0';
		print_buf[1] = '\0';
		return prints (out, print_buf, width, pad);
	}

	if (sg && b == 10 && i < 0) {
   8082a:	b113      	cbz	r3, 80832 <printi+0x16>
   8082c:	2a0a      	cmp	r2, #10
   8082e:	d012      	beq.n	80856 <printi+0x3a>
	register int t, neg = 0, pc = 0;
   80830:	2600      	movs	r6, #0
		neg = 1;
		u = -i;
	}

	s = print_buf + PRINT_BUF_LEN-1;
	*s = '\0';
   80832:	ad04      	add	r5, sp, #16
   80834:	2300      	movs	r3, #0
   80836:	f805 3d01 	strb.w	r3, [r5, #-1]!

	while (u) {
   8083a:	e018      	b.n	8086e <printi+0x52>
		print_buf[0] = '0';
   8083c:	2330      	movs	r3, #48	; 0x30
   8083e:	f88d 3004 	strb.w	r3, [sp, #4]
		print_buf[1] = '\0';
   80842:	2300      	movs	r3, #0
   80844:	f88d 3005 	strb.w	r3, [sp, #5]
		return prints (out, print_buf, width, pad);
   80848:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
   8084a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
   8084c:	a901      	add	r1, sp, #4
   8084e:	4638      	mov	r0, r7
   80850:	4c1b      	ldr	r4, [pc, #108]	; (808c0 <printi+0xa4>)
   80852:	47a0      	blx	r4
   80854:	e029      	b.n	808aa <printi+0x8e>
	if (sg && b == 10 && i < 0) {
   80856:	2900      	cmp	r1, #0
   80858:	db01      	blt.n	8085e <printi+0x42>
	register int t, neg = 0, pc = 0;
   8085a:	2600      	movs	r6, #0
   8085c:	e7e9      	b.n	80832 <printi+0x16>
		u = -i;
   8085e:	424c      	negs	r4, r1
		neg = 1;
   80860:	2601      	movs	r6, #1
   80862:	e7e6      	b.n	80832 <printi+0x16>
		t = u % b;
		if( t >= 10 )
			t += letbase - '0' - 10;
		*--s = t + '0';
   80864:	3330      	adds	r3, #48	; 0x30
   80866:	f805 3d01 	strb.w	r3, [r5, #-1]!
		u /= b;
   8086a:	fbb4 f4f2 	udiv	r4, r4, r2
	while (u) {
   8086e:	b14c      	cbz	r4, 80884 <printi+0x68>
		t = u % b;
   80870:	fbb4 f3f2 	udiv	r3, r4, r2
   80874:	fb02 4313 	mls	r3, r2, r3, r4
		if( t >= 10 )
   80878:	2b09      	cmp	r3, #9
   8087a:	ddf3      	ble.n	80864 <printi+0x48>
			t += letbase - '0' - 10;
   8087c:	f1a0 013a 	sub.w	r1, r0, #58	; 0x3a
   80880:	440b      	add	r3, r1
   80882:	e7ef      	b.n	80864 <printi+0x48>
	}

	if (neg) {
   80884:	b156      	cbz	r6, 8089c <printi+0x80>
		if( width && (pad & PAD_ZERO) ) {
   80886:	9b0a      	ldr	r3, [sp, #40]	; 0x28
   80888:	b11b      	cbz	r3, 80892 <printi+0x76>
   8088a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
   8088c:	f013 0f02 	tst.w	r3, #2
   80890:	d10d      	bne.n	808ae <printi+0x92>
			printchar (out, '-');
			++pc;
			--width;
		}
		else {
			*--s = '-';
   80892:	232d      	movs	r3, #45	; 0x2d
   80894:	f805 3c01 	strb.w	r3, [r5, #-1]
   80898:	3d01      	subs	r5, #1
	register int t, neg = 0, pc = 0;
   8089a:	2600      	movs	r6, #0
		}
	}

	return pc + prints (out, s, width, pad);
   8089c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
   8089e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
   808a0:	4629      	mov	r1, r5
   808a2:	4638      	mov	r0, r7
   808a4:	4c06      	ldr	r4, [pc, #24]	; (808c0 <printi+0xa4>)
   808a6:	47a0      	blx	r4
   808a8:	4430      	add	r0, r6
}
   808aa:	b005      	add	sp, #20
   808ac:	bdf0      	pop	{r4, r5, r6, r7, pc}
			printchar (out, '-');
   808ae:	212d      	movs	r1, #45	; 0x2d
   808b0:	4638      	mov	r0, r7
   808b2:	4b04      	ldr	r3, [pc, #16]	; (808c4 <printi+0xa8>)
   808b4:	4798      	blx	r3
			--width;
   808b6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
   808b8:	3b01      	subs	r3, #1
   808ba:	930a      	str	r3, [sp, #40]	; 0x28
   808bc:	e7ee      	b.n	8089c <printi+0x80>
   808be:	bf00      	nop
   808c0:	00080799 	.word	0x00080799
   808c4:	00080789 	.word	0x00080789

000808c8 <print>:

static int print( char **out, const char *format, va_list args )
{
   808c8:	b5f0      	push	{r4, r5, r6, r7, lr}
   808ca:	b089      	sub	sp, #36	; 0x24
   808cc:	4606      	mov	r6, r0
   808ce:	460c      	mov	r4, r1
   808d0:	9205      	str	r2, [sp, #20]
	register int width, pad;
	register int pc = 0;
   808d2:	2500      	movs	r5, #0
	char scr[2];

	for (; *format != 0; ++format) {
   808d4:	e081      	b.n	809da <print+0x112>
			++format;
			width = pad = 0;
			if (*format == '\0') break;
			if (*format == '%') goto out;
			if (*format == '-') {
				++format;
   808d6:	1ca2      	adds	r2, r4, #2
				pad = PAD_RIGHT;
   808d8:	2301      	movs	r3, #1
   808da:	e08b      	b.n	809f4 <print+0x12c>
			}
			while (*format == '0') {
				++format;
   808dc:	3401      	adds	r4, #1
				pad |= PAD_ZERO;
   808de:	f043 0302 	orr.w	r3, r3, #2
			while (*format == '0') {
   808e2:	7822      	ldrb	r2, [r4, #0]
   808e4:	2a30      	cmp	r2, #48	; 0x30
   808e6:	d0f9      	beq.n	808dc <print+0x14>
   808e8:	2200      	movs	r2, #0
   808ea:	e006      	b.n	808fa <print+0x32>
			}
			for ( ; *format >= '0' && *format <= '9'; ++format) {
				width *= 10;
   808ec:	eb02 0282 	add.w	r2, r2, r2, lsl #2
   808f0:	0050      	lsls	r0, r2, #1
				width += *format - '0';
   808f2:	f1a1 0230 	sub.w	r2, r1, #48	; 0x30
   808f6:	4402      	add	r2, r0
			for ( ; *format >= '0' && *format <= '9'; ++format) {
   808f8:	3401      	adds	r4, #1
   808fa:	7821      	ldrb	r1, [r4, #0]
   808fc:	f1a1 0030 	sub.w	r0, r1, #48	; 0x30
   80900:	b2c0      	uxtb	r0, r0
   80902:	2809      	cmp	r0, #9
   80904:	d9f2      	bls.n	808ec <print+0x24>
			}
			if( *format == 's' ) {
   80906:	2973      	cmp	r1, #115	; 0x73
   80908:	d018      	beq.n	8093c <print+0x74>
				register char *s = (char *)va_arg( args, int );
				pc += prints (out, s?s:"(null)", width, pad);
				continue;
			}
			if( *format == 'd' ) {
   8090a:	2964      	cmp	r1, #100	; 0x64
   8090c:	d022      	beq.n	80954 <print+0x8c>
				pc += printi (out, va_arg( args, int ), 10, 1, width, pad, 'a');
				continue;
			}
			if( *format == 'x' ) {
   8090e:	2978      	cmp	r1, #120	; 0x78
   80910:	d02f      	beq.n	80972 <print+0xaa>
				pc += printi (out, va_arg( args, int ), 16, 0, width, pad, 'a');
				continue;
			}
			if( *format == 'X' ) {
   80912:	2958      	cmp	r1, #88	; 0x58
   80914:	d03c      	beq.n	80990 <print+0xc8>
				pc += printi (out, va_arg( args, int ), 16, 0, width, pad, 'A');
				continue;
			}
			if( *format == 'u' ) {
   80916:	2975      	cmp	r1, #117	; 0x75
   80918:	d049      	beq.n	809ae <print+0xe6>
				pc += printi (out, va_arg( args, int ), 10, 0, width, pad, 'a');
				continue;
			}
			if( *format == 'c' ) {
   8091a:	2963      	cmp	r1, #99	; 0x63
   8091c:	d15c      	bne.n	809d8 <print+0x110>
				/* char are converted to int then pushed on the stack */
				scr[0] = (char)va_arg( args, int );
   8091e:	9905      	ldr	r1, [sp, #20]
   80920:	1d08      	adds	r0, r1, #4
   80922:	9005      	str	r0, [sp, #20]
   80924:	7809      	ldrb	r1, [r1, #0]
   80926:	f88d 101c 	strb.w	r1, [sp, #28]
				scr[1] = '\0';
   8092a:	2100      	movs	r1, #0
   8092c:	f88d 101d 	strb.w	r1, [sp, #29]
				pc += prints (out, scr, width, pad);
   80930:	a907      	add	r1, sp, #28
   80932:	4630      	mov	r0, r6
   80934:	4f34      	ldr	r7, [pc, #208]	; (80a08 <print+0x140>)
   80936:	47b8      	blx	r7
   80938:	4405      	add	r5, r0
				continue;
   8093a:	e04d      	b.n	809d8 <print+0x110>
				register char *s = (char *)va_arg( args, int );
   8093c:	9905      	ldr	r1, [sp, #20]
   8093e:	1d08      	adds	r0, r1, #4
   80940:	9005      	str	r0, [sp, #20]
   80942:	6809      	ldr	r1, [r1, #0]
				pc += prints (out, s?s:"(null)", width, pad);
   80944:	b121      	cbz	r1, 80950 <print+0x88>
   80946:	4630      	mov	r0, r6
   80948:	4f2f      	ldr	r7, [pc, #188]	; (80a08 <print+0x140>)
   8094a:	47b8      	blx	r7
   8094c:	4405      	add	r5, r0
				continue;
   8094e:	e043      	b.n	809d8 <print+0x110>
				pc += prints (out, s?s:"(null)", width, pad);
   80950:	492e      	ldr	r1, [pc, #184]	; (80a0c <print+0x144>)
   80952:	e7f8      	b.n	80946 <print+0x7e>
				pc += printi (out, va_arg( args, int ), 10, 1, width, pad, 'a');
   80954:	9905      	ldr	r1, [sp, #20]
   80956:	1d08      	adds	r0, r1, #4
   80958:	9005      	str	r0, [sp, #20]
   8095a:	6809      	ldr	r1, [r1, #0]
   8095c:	2061      	movs	r0, #97	; 0x61
   8095e:	9002      	str	r0, [sp, #8]
   80960:	9301      	str	r3, [sp, #4]
   80962:	9200      	str	r2, [sp, #0]
   80964:	2301      	movs	r3, #1
   80966:	220a      	movs	r2, #10
   80968:	4630      	mov	r0, r6
   8096a:	4f29      	ldr	r7, [pc, #164]	; (80a10 <print+0x148>)
   8096c:	47b8      	blx	r7
   8096e:	4405      	add	r5, r0
				continue;
   80970:	e032      	b.n	809d8 <print+0x110>
				pc += printi (out, va_arg( args, int ), 16, 0, width, pad, 'a');
   80972:	9905      	ldr	r1, [sp, #20]
   80974:	1d08      	adds	r0, r1, #4
   80976:	9005      	str	r0, [sp, #20]
   80978:	6809      	ldr	r1, [r1, #0]
   8097a:	2061      	movs	r0, #97	; 0x61
   8097c:	9002      	str	r0, [sp, #8]
   8097e:	9301      	str	r3, [sp, #4]
   80980:	9200      	str	r2, [sp, #0]
   80982:	2300      	movs	r3, #0
   80984:	2210      	movs	r2, #16
   80986:	4630      	mov	r0, r6
   80988:	4f21      	ldr	r7, [pc, #132]	; (80a10 <print+0x148>)
   8098a:	47b8      	blx	r7
   8098c:	4405      	add	r5, r0
				continue;
   8098e:	e023      	b.n	809d8 <print+0x110>
				pc += printi (out, va_arg( args, int ), 16, 0, width, pad, 'A');
   80990:	9905      	ldr	r1, [sp, #20]
   80992:	1d08      	adds	r0, r1, #4
   80994:	9005      	str	r0, [sp, #20]
   80996:	6809      	ldr	r1, [r1, #0]
   80998:	2041      	movs	r0, #65	; 0x41
   8099a:	9002      	str	r0, [sp, #8]
   8099c:	9301      	str	r3, [sp, #4]
   8099e:	9200      	str	r2, [sp, #0]
   809a0:	2300      	movs	r3, #0
   809a2:	2210      	movs	r2, #16
   809a4:	4630      	mov	r0, r6
   809a6:	4f1a      	ldr	r7, [pc, #104]	; (80a10 <print+0x148>)
   809a8:	47b8      	blx	r7
   809aa:	4405      	add	r5, r0
				continue;
   809ac:	e014      	b.n	809d8 <print+0x110>
				pc += printi (out, va_arg( args, int ), 10, 0, width, pad, 'a');
   809ae:	9905      	ldr	r1, [sp, #20]
   809b0:	1d08      	adds	r0, r1, #4
   809b2:	9005      	str	r0, [sp, #20]
   809b4:	6809      	ldr	r1, [r1, #0]
   809b6:	2061      	movs	r0, #97	; 0x61
   809b8:	9002      	str	r0, [sp, #8]
   809ba:	9301      	str	r3, [sp, #4]
   809bc:	9200      	str	r2, [sp, #0]
   809be:	2300      	movs	r3, #0
   809c0:	220a      	movs	r2, #10
   809c2:	4630      	mov	r0, r6
   809c4:	4f12      	ldr	r7, [pc, #72]	; (80a10 <print+0x148>)
   809c6:	47b8      	blx	r7
   809c8:	4405      	add	r5, r0
				continue;
   809ca:	e005      	b.n	809d8 <print+0x110>
			++format;
   809cc:	4614      	mov	r4, r2
			}
		}
		else {
		out:
			printchar (out, *format);
   809ce:	7821      	ldrb	r1, [r4, #0]
   809d0:	4630      	mov	r0, r6
   809d2:	4b10      	ldr	r3, [pc, #64]	; (80a14 <print+0x14c>)
   809d4:	4798      	blx	r3
			++pc;
   809d6:	3501      	adds	r5, #1
	for (; *format != 0; ++format) {
   809d8:	3401      	adds	r4, #1
   809da:	7823      	ldrb	r3, [r4, #0]
   809dc:	b163      	cbz	r3, 809f8 <print+0x130>
		if (*format == '%') {
   809de:	2b25      	cmp	r3, #37	; 0x25
   809e0:	d1f5      	bne.n	809ce <print+0x106>
			++format;
   809e2:	1c62      	adds	r2, r4, #1
			if (*format == '\0') break;
   809e4:	7863      	ldrb	r3, [r4, #1]
   809e6:	b13b      	cbz	r3, 809f8 <print+0x130>
			if (*format == '%') goto out;
   809e8:	2b25      	cmp	r3, #37	; 0x25
   809ea:	d0ef      	beq.n	809cc <print+0x104>
			if (*format == '-') {
   809ec:	2b2d      	cmp	r3, #45	; 0x2d
   809ee:	f43f af72 	beq.w	808d6 <print+0xe>
			width = pad = 0;
   809f2:	2300      	movs	r3, #0
   809f4:	4614      	mov	r4, r2
   809f6:	e774      	b.n	808e2 <print+0x1a>
		}
	}
	if (out) **out = '\0';
   809f8:	b116      	cbz	r6, 80a00 <print+0x138>
   809fa:	6833      	ldr	r3, [r6, #0]
   809fc:	2200      	movs	r2, #0
   809fe:	701a      	strb	r2, [r3, #0]
	va_end( args );
	return pc;
}
   80a00:	4628      	mov	r0, r5
   80a02:	b009      	add	sp, #36	; 0x24
   80a04:	bdf0      	pop	{r4, r5, r6, r7, pc}
   80a06:	bf00      	nop
   80a08:	00080799 	.word	0x00080799
   80a0c:	0008169c 	.word	0x0008169c
   80a10:	0008081d 	.word	0x0008081d
   80a14:	00080789 	.word	0x00080789

00080a18 <printf>:

int printf(const char *format, ...)
{
   80a18:	b40f      	push	{r0, r1, r2, r3}
   80a1a:	b500      	push	{lr}
   80a1c:	b083      	sub	sp, #12
   80a1e:	aa04      	add	r2, sp, #16
   80a20:	f852 1b04 	ldr.w	r1, [r2], #4
        va_list args;
        
        va_start( args, format );
   80a24:	9201      	str	r2, [sp, #4]
        return print( 0, format, args );
   80a26:	2000      	movs	r0, #0
   80a28:	4b03      	ldr	r3, [pc, #12]	; (80a38 <printf+0x20>)
   80a2a:	4798      	blx	r3
}
   80a2c:	b003      	add	sp, #12
   80a2e:	f85d eb04 	ldr.w	lr, [sp], #4
   80a32:	b004      	add	sp, #16
   80a34:	4770      	bx	lr
   80a36:	bf00      	nop
   80a38:	000808c9 	.word	0x000808c9

00080a3c <PWM_duty_cycle_update>:
	
	PWM_duty_cycle_update(122);
}

void PWM_duty_cycle_update(int CDTYUPD){
	if (CDTYUPD < (DC_Value_Min)){
   80a3c:	284f      	cmp	r0, #79	; 0x4f
   80a3e:	dd05      	ble.n	80a4c <PWM_duty_cycle_update+0x10>
		PWM->PWM_CH_NUM[CH].PWM_CDTY = DC_Value_Min;
	}else if(CDTYUPD > DC_Value_Max){
   80a40:	28a5      	cmp	r0, #165	; 0xa5
   80a42:	dc08      	bgt.n	80a56 <PWM_duty_cycle_update+0x1a>
		PWM->PWM_CH_NUM[CH].PWM_CDTY = DC_Value_Max;
	}else{
		PWM->PWM_CH_NUM[CH].PWM_CDTY = CDTYUPD;
   80a44:	4b06      	ldr	r3, [pc, #24]	; (80a60 <PWM_duty_cycle_update+0x24>)
   80a46:	f8c3 02a4 	str.w	r0, [r3, #676]	; 0x2a4
   80a4a:	4770      	bx	lr
		PWM->PWM_CH_NUM[CH].PWM_CDTY = DC_Value_Min;
   80a4c:	2250      	movs	r2, #80	; 0x50
   80a4e:	4b04      	ldr	r3, [pc, #16]	; (80a60 <PWM_duty_cycle_update+0x24>)
   80a50:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
   80a54:	4770      	bx	lr
		PWM->PWM_CH_NUM[CH].PWM_CDTY = DC_Value_Max;
   80a56:	22a5      	movs	r2, #165	; 0xa5
   80a58:	4b01      	ldr	r3, [pc, #4]	; (80a60 <PWM_duty_cycle_update+0x24>)
   80a5a:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
   80a5e:	4770      	bx	lr
   80a60:	40094000 	.word	0x40094000

00080a64 <PWM_init>:
void PWM_init(void){
   80a64:	b508      	push	{r3, lr}
	PWM->PWM_ENA = PWM_ENA_CHID5;		// Enable PWM channel 5.
   80a66:	4b14      	ldr	r3, [pc, #80]	; (80ab8 <PWM_init+0x54>)
   80a68:	2220      	movs	r2, #32
   80a6a:	605a      	str	r2, [r3, #4]
	PMC->PMC_PCER1 |= PMC_PCER1_PID36;	// Peripheral Clock Enable, 0 eller 1?
   80a6c:	4913      	ldr	r1, [pc, #76]	; (80abc <PWM_init+0x58>)
   80a6e:	f8d1 2100 	ldr.w	r2, [r1, #256]	; 0x100
   80a72:	f042 0210 	orr.w	r2, r2, #16
   80a76:	f8c1 2100 	str.w	r2, [r1, #256]	; 0x100
	PIOC->PIO_PDR |= PIO_PDR_P19;		// Disable Register
   80a7a:	4a11      	ldr	r2, [pc, #68]	; (80ac0 <PWM_init+0x5c>)
   80a7c:	6850      	ldr	r0, [r2, #4]
   80a7e:	f440 2000 	orr.w	r0, r0, #524288	; 0x80000
   80a82:	6050      	str	r0, [r2, #4]
	PIOC->PIO_ABSR |= PIO_ABSR_P19;		// Peripheral Select
   80a84:	6f10      	ldr	r0, [r2, #112]	; 0x70
   80a86:	f440 2000 	orr.w	r0, r0, #524288	; 0x80000
   80a8a:	6710      	str	r0, [r2, #112]	; 0x70
	PMC->PMC_PCR = PMC_PCR_EN;	
   80a8c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
   80a90:	f8c1 210c 	str.w	r2, [r1, #268]	; 0x10c
	PWM->PWM_CLK |= PWM_CLK_DIVA(1);	// No dividing	
   80a94:	681a      	ldr	r2, [r3, #0]
   80a96:	f042 0201 	orr.w	r2, r2, #1
   80a9a:	601a      	str	r2, [r3, #0]
	PWM->PWM_CLK |= PWM_CLK_PREA(0);	// CLK = MCK
   80a9c:	681a      	ldr	r2, [r3, #0]
   80a9e:	601a      	str	r2, [r3, #0]
	PWM->PWM_CH_NUM[CH].PWM_CMR = PWM_CMR_CPRE_MCK_DIV_1024 | PWM_CMR_CPOL;
   80aa0:	f240 220a 	movw	r2, #522	; 0x20a
   80aa4:	f8c3 22a0 	str.w	r2, [r3, #672]	; 0x2a0
	PWM->PWM_CH_NUM[CH].PWM_CPRD = CPRD; 
   80aa8:	f240 6269 	movw	r2, #1641	; 0x669
   80aac:	f8c3 22ac 	str.w	r2, [r3, #684]	; 0x2ac
	PWM_duty_cycle_update(122);
   80ab0:	207a      	movs	r0, #122	; 0x7a
   80ab2:	4b04      	ldr	r3, [pc, #16]	; (80ac4 <PWM_init+0x60>)
   80ab4:	4798      	blx	r3
   80ab6:	bd08      	pop	{r3, pc}
   80ab8:	40094000 	.word	0x40094000
   80abc:	400e0600 	.word	0x400e0600
   80ac0:	400e1200 	.word	0x400e1200
   80ac4:	00080a3d 	.word	0x00080a3d

00080ac8 <PWM_DC_from_joystick>:
	}
}

void PWM_DC_from_joystick(uint8_t x_percentage){
   80ac8:	b508      	push	{r3, lr}
	int CDTYUPD = (DC_Value_Min + ((x_percentage)*(DC_Value_Max-DC_Value_Min))/100);
   80aca:	eb00 0080 	add.w	r0, r0, r0, lsl #2
   80ace:	eb00 1000 	add.w	r0, r0, r0, lsl #4
   80ad2:	4b05      	ldr	r3, [pc, #20]	; (80ae8 <PWM_DC_from_joystick+0x20>)
   80ad4:	fb83 2300 	smull	r2, r3, r3, r0
   80ad8:	17c0      	asrs	r0, r0, #31
   80ada:	ebc0 1063 	rsb	r0, r0, r3, asr #5
	PWM_duty_cycle_update(CDTYUPD);
   80ade:	3050      	adds	r0, #80	; 0x50
   80ae0:	4b02      	ldr	r3, [pc, #8]	; (80aec <PWM_DC_from_joystick+0x24>)
   80ae2:	4798      	blx	r3
   80ae4:	bd08      	pop	{r3, pc}
   80ae6:	bf00      	nop
   80ae8:	51eb851f 	.word	0x51eb851f
   80aec:	00080a3d 	.word	0x00080a3d

00080af0 <SysTick_init_us>:
volatile uint32_t wait_ticks = 0;


static void SysTick_init_us(int period) {
	// set SysTick reload value
	SysTick->LOAD = ((int)(period*84) & SysTick_LOAD_RELOAD_Msk)-1;
   80af0:	2354      	movs	r3, #84	; 0x54
   80af2:	fb03 f000 	mul.w	r0, r3, r0
   80af6:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
   80afa:	f020 0003 	bic.w	r0, r0, #3
   80afe:	3801      	subs	r0, #1
   80b00:	4b08      	ldr	r3, [pc, #32]	; (80b24 <SysTick_init_us+0x34>)
   80b02:	6058      	str	r0, [r3, #4]

	// reset SysTick counter value
	SysTick->VAL = 0;
   80b04:	2200      	movs	r2, #0
   80b06:	609a      	str	r2, [r3, #8]
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
   80b08:	4907      	ldr	r1, [pc, #28]	; (80b28 <SysTick_init_us+0x38>)
   80b0a:	f881 2023 	strb.w	r2, [r1, #35]	; 0x23

	// set SysTick interrupt priority
	NVIC_SetPriority(SysTick_IRQn, IRQ_SysTick_priority);

	// set SysTick timer to MCK, enable interrupt and timer
	SysTick->CTRL  = (1 << SysTick_CTRL_CLKSOURCE_Pos) & SysTick_CTRL_CLKSOURCE_Msk;
   80b0e:	2204      	movs	r2, #4
   80b10:	601a      	str	r2, [r3, #0]
	SysTick->CTRL |= (1 << SysTick_CTRL_TICKINT_Pos) & SysTick_CTRL_TICKINT_Msk;
   80b12:	681a      	ldr	r2, [r3, #0]
   80b14:	f042 0202 	orr.w	r2, r2, #2
   80b18:	601a      	str	r2, [r3, #0]
	SysTick->CTRL |= (1 << SysTick_CTRL_ENABLE_Pos) & SysTick_CTRL_ENABLE_Msk;
   80b1a:	681a      	ldr	r2, [r3, #0]
   80b1c:	f042 0201 	orr.w	r2, r2, #1
   80b20:	601a      	str	r2, [r3, #0]
   80b22:	4770      	bx	lr
   80b24:	e000e010 	.word	0xe000e010
   80b28:	e000ed00 	.word	0xe000ed00

00080b2c <_delay_us>:
}


void _delay_us(uint16_t us) {
   80b2c:	b508      	push	{r3, lr}
	wait_ticks = us;
   80b2e:	4b05      	ldr	r3, [pc, #20]	; (80b44 <_delay_us+0x18>)
   80b30:	6018      	str	r0, [r3, #0]
	SysTick_init_us(1);
   80b32:	2001      	movs	r0, #1
   80b34:	4b04      	ldr	r3, [pc, #16]	; (80b48 <_delay_us+0x1c>)
   80b36:	4798      	blx	r3
	while(wait_ticks != 0);
   80b38:	4b02      	ldr	r3, [pc, #8]	; (80b44 <_delay_us+0x18>)
   80b3a:	681b      	ldr	r3, [r3, #0]
   80b3c:	2b00      	cmp	r3, #0
   80b3e:	d1fb      	bne.n	80b38 <_delay_us+0xc>
}
   80b40:	bd08      	pop	{r3, pc}
   80b42:	bf00      	nop
   80b44:	20000454 	.word	0x20000454
   80b48:	00080af1 	.word	0x00080af1

00080b4c <_delay_ms>:


void _delay_ms(uint16_t ms) {
   80b4c:	b508      	push	{r3, lr}
	wait_ticks = ms;
   80b4e:	4b05      	ldr	r3, [pc, #20]	; (80b64 <_delay_ms+0x18>)
   80b50:	6018      	str	r0, [r3, #0]
	SysTick_init_us(1000);
   80b52:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
   80b56:	4b04      	ldr	r3, [pc, #16]	; (80b68 <_delay_ms+0x1c>)
   80b58:	4798      	blx	r3
	while(wait_ticks != 0);
   80b5a:	4b02      	ldr	r3, [pc, #8]	; (80b64 <_delay_ms+0x18>)
   80b5c:	681b      	ldr	r3, [r3, #0]
   80b5e:	2b00      	cmp	r3, #0
   80b60:	d1fb      	bne.n	80b5a <_delay_ms+0xe>
}
   80b62:	bd08      	pop	{r3, pc}
   80b64:	20000454 	.word	0x20000454
   80b68:	00080af1 	.word	0x00080af1

00080b6c <SysTick_Handler>:


void SysTick_Handler(void) {
	if(wait_ticks!=0) {
   80b6c:	4b05      	ldr	r3, [pc, #20]	; (80b84 <SysTick_Handler+0x18>)
   80b6e:	681b      	ldr	r3, [r3, #0]
   80b70:	b91b      	cbnz	r3, 80b7a <SysTick_Handler+0xe>
		wait_ticks--;
	}
	else {
		SysTick->CTRL = 0;
   80b72:	2200      	movs	r2, #0
   80b74:	4b04      	ldr	r3, [pc, #16]	; (80b88 <SysTick_Handler+0x1c>)
   80b76:	601a      	str	r2, [r3, #0]
   80b78:	4770      	bx	lr
		wait_ticks--;
   80b7a:	4a02      	ldr	r2, [pc, #8]	; (80b84 <SysTick_Handler+0x18>)
   80b7c:	6813      	ldr	r3, [r2, #0]
   80b7e:	3b01      	subs	r3, #1
   80b80:	6013      	str	r3, [r2, #0]
   80b82:	4770      	bx	lr
   80b84:	20000454 	.word	0x20000454
   80b88:	e000e010 	.word	0xe000e010

00080b8c <configure_uart>:
 */
void configure_uart(void){
	uint32_t ul_sr;

	//Initialize UART ring buffer as empty
	rx_buffer.head=0;
   80b8c:	4b16      	ldr	r3, [pc, #88]	; (80be8 <configure_uart+0x5c>)
   80b8e:	2200      	movs	r2, #0
   80b90:	701a      	strb	r2, [r3, #0]
	rx_buffer.tail=0;
   80b92:	705a      	strb	r2, [r3, #1]

	//Initialize UART communication
		// Pin configuration
		// Disable interrupts on Uart receive (URXD) and transmit (UTXD) pins
		PIOA->PIO_IDR = PIO_PA8A_URXD | PIO_PA9A_UTXD;
   80b94:	4b15      	ldr	r3, [pc, #84]	; (80bec <configure_uart+0x60>)
   80b96:	f44f 7140 	mov.w	r1, #768	; 0x300
   80b9a:	6459      	str	r1, [r3, #68]	; 0x44

		// Disable the Parallel IO (PIO) of the URXD and UTXD pins so that the peripheral controller can use them
		PIOA->PIO_PDR = PIO_PA8A_URXD | PIO_PA9A_UTXD;
   80b9c:	6059      	str	r1, [r3, #4]

		// Read current peripheral AB select register and set the UTXD and URXD pins to 0 (UART is connected as peripheral A)
		ul_sr = PIOA->PIO_ABSR;
   80b9e:	6f1a      	ldr	r2, [r3, #112]	; 0x70
		PIOA->PIO_ABSR &= ~(PIO_PA8A_URXD | PIO_PA9A_UTXD) & ul_sr;
   80ba0:	6f18      	ldr	r0, [r3, #112]	; 0x70
   80ba2:	4002      	ands	r2, r0
   80ba4:	f422 7240 	bic.w	r2, r2, #768	; 0x300
   80ba8:	671a      	str	r2, [r3, #112]	; 0x70

		// Enable pull up resistor on URXD and UTXD pin
		PIOA->PIO_PUER = PIO_PA8A_URXD | PIO_PA9A_UTXD;
   80baa:	6659      	str	r1, [r3, #100]	; 0x64

		// Uart configuration
	
		// Enable the peripheral UART controller in Power Management Controller (PMC)
		PMC->PMC_PCER0 = 1 << ID_UART;
   80bac:	f44f 7280 	mov.w	r2, #256	; 0x100
   80bb0:	f5a3 6300 	sub.w	r3, r3, #2048	; 0x800
   80bb4:	611a      	str	r2, [r3, #16]

		// Reset and disable receiver and transmitter
		UART->UART_CR = UART_CR_RSTRX | UART_CR_RSTTX | UART_CR_RXDIS | UART_CR_TXDIS;
   80bb6:	f503 7300 	add.w	r3, r3, #512	; 0x200
   80bba:	21ac      	movs	r1, #172	; 0xac
   80bbc:	6019      	str	r1, [r3, #0]

		// Set the baudrate
		UART->UART_BRGR = 547; // MCK / 16 * x = BaudRate (write x into UART_BRGR)  
   80bbe:	f240 2123 	movw	r1, #547	; 0x223
   80bc2:	6219      	str	r1, [r3, #32]

		// No parity bits
		UART->UART_MR = UART_MR_PAR_NO | UART_MR_CHMODE_NORMAL;	
   80bc4:	f44f 6100 	mov.w	r1, #2048	; 0x800
   80bc8:	6059      	str	r1, [r3, #4]

		// Disable PDC channel
		UART->UART_PTCR = UART_PTCR_RXTDIS | UART_PTCR_TXTDIS;
   80bca:	f240 2102 	movw	r1, #514	; 0x202
   80bce:	f8c3 1120 	str.w	r1, [r3, #288]	; 0x120

		// Configure interrupts on receive ready and errors
		UART->UART_IDR = 0xFFFFFFFF;
   80bd2:	f04f 31ff 	mov.w	r1, #4294967295
   80bd6:	60d9      	str	r1, [r3, #12]
		UART->UART_IER = UART_IER_RXRDY | UART_IER_OVRE | UART_IER_FRAME | UART_IER_PARE;
   80bd8:	21e1      	movs	r1, #225	; 0xe1
   80bda:	6099      	str	r1, [r3, #8]
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
   80bdc:	4904      	ldr	r1, [pc, #16]	; (80bf0 <configure_uart+0x64>)
   80bde:	600a      	str	r2, [r1, #0]

		// Enable UART interrupt in the Nested Vectored Interrupt Controller(NVIC)
		NVIC_EnableIRQ((IRQn_Type) ID_UART);

		// Enable UART receiver and transmitter
		UART->UART_CR = UART_CR_RXEN | UART_CR_TXEN;
   80be0:	2250      	movs	r2, #80	; 0x50
   80be2:	601a      	str	r2, [r3, #0]
   80be4:	4770      	bx	lr
   80be6:	bf00      	nop
   80be8:	20000458 	.word	0x20000458
   80bec:	400e0e00 	.word	0x400e0e00
   80bf0:	e000e100 	.word	0xe000e100

00080bf4 <uart_putchar>:
 *
 * \retval Success(0) or failure(1).
 */
int uart_putchar(const uint8_t c){
	// Check if the transmitter is ready
	if((UART->UART_SR & UART_SR_TXRDY) != UART_SR_TXRDY)
   80bf4:	4b07      	ldr	r3, [pc, #28]	; (80c14 <uart_putchar+0x20>)
   80bf6:	695b      	ldr	r3, [r3, #20]
   80bf8:	f013 0f02 	tst.w	r3, #2
   80bfc:	d008      	beq.n	80c10 <uart_putchar+0x1c>
	return 1;

	// Send the character
	UART->UART_THR = c;
   80bfe:	4b05      	ldr	r3, [pc, #20]	; (80c14 <uart_putchar+0x20>)
   80c00:	61d8      	str	r0, [r3, #28]
	while(!((UART->UART_SR) & UART_SR_TXEMPTY)); // Wait for the character to be sent, can implement ring buffer to remove the wait
   80c02:	4b04      	ldr	r3, [pc, #16]	; (80c14 <uart_putchar+0x20>)
   80c04:	695b      	ldr	r3, [r3, #20]
   80c06:	f413 7f00 	tst.w	r3, #512	; 0x200
   80c0a:	d0fa      	beq.n	80c02 <uart_putchar+0xe>
	return 0;
   80c0c:	2000      	movs	r0, #0
   80c0e:	4770      	bx	lr
	return 1;
   80c10:	2001      	movs	r0, #1
}
   80c12:	4770      	bx	lr
   80c14:	400e0800 	.word	0x400e0800

00080c18 <UART_Handler>:

void UART_Handler(void){
   80c18:	b508      	push	{r3, lr}
	uint32_t status = UART->UART_SR;
   80c1a:	4b15      	ldr	r3, [pc, #84]	; (80c70 <UART_Handler+0x58>)
   80c1c:	695b      	ldr	r3, [r3, #20]
	
	//Reset UART at overflow error and frame error
	if(status & (UART_SR_OVRE | UART_SR_FRAME | UART_SR_PARE)){
   80c1e:	f013 0fe0 	tst.w	r3, #224	; 0xe0
   80c22:	d003      	beq.n	80c2c <UART_Handler+0x14>
		UART->UART_CR = UART_CR_RXEN | UART_CR_TXEN | UART_CR_RSTSTA;
   80c24:	f44f 71a8 	mov.w	r1, #336	; 0x150
   80c28:	4a11      	ldr	r2, [pc, #68]	; (80c70 <UART_Handler+0x58>)
   80c2a:	6011      	str	r1, [r2, #0]
	}
	
	//Check if message is ready to be received
	if(status & UART_SR_RXRDY)
   80c2c:	f013 0f01 	tst.w	r3, #1
   80c30:	d012      	beq.n	80c58 <UART_Handler+0x40>
	{
		//Check if receive ring buffer is full and 
		if((rx_buffer.tail + 1) % UART_RINGBUFFER_SIZE == rx_buffer.head)
   80c32:	4810      	ldr	r0, [pc, #64]	; (80c74 <UART_Handler+0x5c>)
   80c34:	7842      	ldrb	r2, [r0, #1]
   80c36:	1c53      	adds	r3, r2, #1
   80c38:	4259      	negs	r1, r3
   80c3a:	f003 033f 	and.w	r3, r3, #63	; 0x3f
   80c3e:	f001 013f 	and.w	r1, r1, #63	; 0x3f
   80c42:	bf58      	it	pl
   80c44:	424b      	negpl	r3, r1
   80c46:	7801      	ldrb	r1, [r0, #0]
   80c48:	428b      	cmp	r3, r1
   80c4a:	d006      	beq.n	80c5a <UART_Handler+0x42>
		{
			printf("ERR: UART RX buffer is full\n\r");
			rx_buffer.data[rx_buffer.tail] = UART->UART_RHR; //Throw away message
			return;
		}
		rx_buffer.data[rx_buffer.tail] = UART->UART_RHR;
   80c4c:	4908      	ldr	r1, [pc, #32]	; (80c70 <UART_Handler+0x58>)
   80c4e:	6988      	ldr	r0, [r1, #24]
   80c50:	4908      	ldr	r1, [pc, #32]	; (80c74 <UART_Handler+0x5c>)
   80c52:	440a      	add	r2, r1
   80c54:	7090      	strb	r0, [r2, #2]
		rx_buffer.tail = (rx_buffer.tail + 1) % UART_RINGBUFFER_SIZE;
   80c56:	704b      	strb	r3, [r1, #1]
   80c58:	bd08      	pop	{r3, pc}
			printf("ERR: UART RX buffer is full\n\r");
   80c5a:	4807      	ldr	r0, [pc, #28]	; (80c78 <UART_Handler+0x60>)
   80c5c:	4b07      	ldr	r3, [pc, #28]	; (80c7c <UART_Handler+0x64>)
   80c5e:	4798      	blx	r3
			rx_buffer.data[rx_buffer.tail] = UART->UART_RHR; //Throw away message
   80c60:	4b04      	ldr	r3, [pc, #16]	; (80c74 <UART_Handler+0x5c>)
   80c62:	7859      	ldrb	r1, [r3, #1]
   80c64:	4a02      	ldr	r2, [pc, #8]	; (80c70 <UART_Handler+0x58>)
   80c66:	6992      	ldr	r2, [r2, #24]
   80c68:	440b      	add	r3, r1
   80c6a:	709a      	strb	r2, [r3, #2]
			return;
   80c6c:	bd08      	pop	{r3, pc}
   80c6e:	bf00      	nop
   80c70:	400e0800 	.word	0x400e0800
   80c74:	20000458 	.word	0x20000458
   80c78:	000816a4 	.word	0x000816a4
   80c7c:	00080a19 	.word	0x00080a19

00080c80 <Utilities_init>:

#include "Utilities.h"

void Utilities_init(void){
	//LEDs
	PIOA->PIO_PER = (1 << 19)|(1 << 20);
   80c80:	4b06      	ldr	r3, [pc, #24]	; (80c9c <Utilities_init+0x1c>)
   80c82:	f44f 12c0 	mov.w	r2, #1572864	; 0x180000
   80c86:	601a      	str	r2, [r3, #0]
	PIOA->PIO_OER = (1 << 19)|(1 << 20);
   80c88:	611a      	str	r2, [r3, #16]
	PIOA->PIO_SODR = (1 << 19)|(1 << 20);
   80c8a:	631a      	str	r2, [r3, #48]	; 0x30
	
	//Button
	PIOC->PIO_PER = (1 << 17);
   80c8c:	f503 6380 	add.w	r3, r3, #1024	; 0x400
   80c90:	f44f 3200 	mov.w	r2, #131072	; 0x20000
   80c94:	601a      	str	r2, [r3, #0]
	PIOC->PIO_OER = (1 << 17);
   80c96:	611a      	str	r2, [r3, #16]
	PIOC->PIO_SODR = (1 << 17);
   80c98:	631a      	str	r2, [r3, #48]	; 0x30
   80c9a:	4770      	bx	lr
   80c9c:	400e0e00 	.word	0x400e0e00

00080ca0 <Utilities_activate_solenoide>:
}

void Utilities_activate_solenoide(CAN_MESSAGE* msg){
	if (msg->data[3] == 1){
   80ca0:	7983      	ldrb	r3, [r0, #6]
   80ca2:	2b01      	cmp	r3, #1
   80ca4:	d004      	beq.n	80cb0 <Utilities_activate_solenoide+0x10>
		PIOC->PIO_CODR = (1 << 17);
	}else{
		PIOC->PIO_SODR = (1 << 17);
   80ca6:	f44f 3200 	mov.w	r2, #131072	; 0x20000
   80caa:	4b04      	ldr	r3, [pc, #16]	; (80cbc <Utilities_activate_solenoide+0x1c>)
   80cac:	631a      	str	r2, [r3, #48]	; 0x30
   80cae:	4770      	bx	lr
		PIOC->PIO_CODR = (1 << 17);
   80cb0:	f44f 3200 	mov.w	r2, #131072	; 0x20000
   80cb4:	4b01      	ldr	r3, [pc, #4]	; (80cbc <Utilities_activate_solenoide+0x1c>)
   80cb6:	635a      	str	r2, [r3, #52]	; 0x34
   80cb8:	4770      	bx	lr
   80cba:	bf00      	nop
   80cbc:	400e1200 	.word	0x400e1200

00080cc0 <__aeabi_drsub>:
   80cc0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
   80cc4:	e002      	b.n	80ccc <__adddf3>
   80cc6:	bf00      	nop

00080cc8 <__aeabi_dsub>:
   80cc8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

00080ccc <__adddf3>:
   80ccc:	b530      	push	{r4, r5, lr}
   80cce:	ea4f 0441 	mov.w	r4, r1, lsl #1
   80cd2:	ea4f 0543 	mov.w	r5, r3, lsl #1
   80cd6:	ea94 0f05 	teq	r4, r5
   80cda:	bf08      	it	eq
   80cdc:	ea90 0f02 	teqeq	r0, r2
   80ce0:	bf1f      	itttt	ne
   80ce2:	ea54 0c00 	orrsne.w	ip, r4, r0
   80ce6:	ea55 0c02 	orrsne.w	ip, r5, r2
   80cea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
   80cee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
   80cf2:	f000 80e2 	beq.w	80eba <__adddf3+0x1ee>
   80cf6:	ea4f 5454 	mov.w	r4, r4, lsr #21
   80cfa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
   80cfe:	bfb8      	it	lt
   80d00:	426d      	neglt	r5, r5
   80d02:	dd0c      	ble.n	80d1e <__adddf3+0x52>
   80d04:	442c      	add	r4, r5
   80d06:	ea80 0202 	eor.w	r2, r0, r2
   80d0a:	ea81 0303 	eor.w	r3, r1, r3
   80d0e:	ea82 0000 	eor.w	r0, r2, r0
   80d12:	ea83 0101 	eor.w	r1, r3, r1
   80d16:	ea80 0202 	eor.w	r2, r0, r2
   80d1a:	ea81 0303 	eor.w	r3, r1, r3
   80d1e:	2d36      	cmp	r5, #54	; 0x36
   80d20:	bf88      	it	hi
   80d22:	bd30      	pophi	{r4, r5, pc}
   80d24:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
   80d28:	ea4f 3101 	mov.w	r1, r1, lsl #12
   80d2c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
   80d30:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
   80d34:	d002      	beq.n	80d3c <__adddf3+0x70>
   80d36:	4240      	negs	r0, r0
   80d38:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
   80d3c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
   80d40:	ea4f 3303 	mov.w	r3, r3, lsl #12
   80d44:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
   80d48:	d002      	beq.n	80d50 <__adddf3+0x84>
   80d4a:	4252      	negs	r2, r2
   80d4c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
   80d50:	ea94 0f05 	teq	r4, r5
   80d54:	f000 80a7 	beq.w	80ea6 <__adddf3+0x1da>
   80d58:	f1a4 0401 	sub.w	r4, r4, #1
   80d5c:	f1d5 0e20 	rsbs	lr, r5, #32
   80d60:	db0d      	blt.n	80d7e <__adddf3+0xb2>
   80d62:	fa02 fc0e 	lsl.w	ip, r2, lr
   80d66:	fa22 f205 	lsr.w	r2, r2, r5
   80d6a:	1880      	adds	r0, r0, r2
   80d6c:	f141 0100 	adc.w	r1, r1, #0
   80d70:	fa03 f20e 	lsl.w	r2, r3, lr
   80d74:	1880      	adds	r0, r0, r2
   80d76:	fa43 f305 	asr.w	r3, r3, r5
   80d7a:	4159      	adcs	r1, r3
   80d7c:	e00e      	b.n	80d9c <__adddf3+0xd0>
   80d7e:	f1a5 0520 	sub.w	r5, r5, #32
   80d82:	f10e 0e20 	add.w	lr, lr, #32
   80d86:	2a01      	cmp	r2, #1
   80d88:	fa03 fc0e 	lsl.w	ip, r3, lr
   80d8c:	bf28      	it	cs
   80d8e:	f04c 0c02 	orrcs.w	ip, ip, #2
   80d92:	fa43 f305 	asr.w	r3, r3, r5
   80d96:	18c0      	adds	r0, r0, r3
   80d98:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
   80d9c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
   80da0:	d507      	bpl.n	80db2 <__adddf3+0xe6>
   80da2:	f04f 0e00 	mov.w	lr, #0
   80da6:	f1dc 0c00 	rsbs	ip, ip, #0
   80daa:	eb7e 0000 	sbcs.w	r0, lr, r0
   80dae:	eb6e 0101 	sbc.w	r1, lr, r1
   80db2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
   80db6:	d31b      	bcc.n	80df0 <__adddf3+0x124>
   80db8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
   80dbc:	d30c      	bcc.n	80dd8 <__adddf3+0x10c>
   80dbe:	0849      	lsrs	r1, r1, #1
   80dc0:	ea5f 0030 	movs.w	r0, r0, rrx
   80dc4:	ea4f 0c3c 	mov.w	ip, ip, rrx
   80dc8:	f104 0401 	add.w	r4, r4, #1
   80dcc:	ea4f 5244 	mov.w	r2, r4, lsl #21
   80dd0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
   80dd4:	f080 809a 	bcs.w	80f0c <__adddf3+0x240>
   80dd8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
   80ddc:	bf08      	it	eq
   80dde:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
   80de2:	f150 0000 	adcs.w	r0, r0, #0
   80de6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
   80dea:	ea41 0105 	orr.w	r1, r1, r5
   80dee:	bd30      	pop	{r4, r5, pc}
   80df0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
   80df4:	4140      	adcs	r0, r0
   80df6:	eb41 0101 	adc.w	r1, r1, r1
   80dfa:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
   80dfe:	f1a4 0401 	sub.w	r4, r4, #1
   80e02:	d1e9      	bne.n	80dd8 <__adddf3+0x10c>
   80e04:	f091 0f00 	teq	r1, #0
   80e08:	bf04      	itt	eq
   80e0a:	4601      	moveq	r1, r0
   80e0c:	2000      	moveq	r0, #0
   80e0e:	fab1 f381 	clz	r3, r1
   80e12:	bf08      	it	eq
   80e14:	3320      	addeq	r3, #32
   80e16:	f1a3 030b 	sub.w	r3, r3, #11
   80e1a:	f1b3 0220 	subs.w	r2, r3, #32
   80e1e:	da0c      	bge.n	80e3a <__adddf3+0x16e>
   80e20:	320c      	adds	r2, #12
   80e22:	dd08      	ble.n	80e36 <__adddf3+0x16a>
   80e24:	f102 0c14 	add.w	ip, r2, #20
   80e28:	f1c2 020c 	rsb	r2, r2, #12
   80e2c:	fa01 f00c 	lsl.w	r0, r1, ip
   80e30:	fa21 f102 	lsr.w	r1, r1, r2
   80e34:	e00c      	b.n	80e50 <__adddf3+0x184>
   80e36:	f102 0214 	add.w	r2, r2, #20
   80e3a:	bfd8      	it	le
   80e3c:	f1c2 0c20 	rsble	ip, r2, #32
   80e40:	fa01 f102 	lsl.w	r1, r1, r2
   80e44:	fa20 fc0c 	lsr.w	ip, r0, ip
   80e48:	bfdc      	itt	le
   80e4a:	ea41 010c 	orrle.w	r1, r1, ip
   80e4e:	4090      	lslle	r0, r2
   80e50:	1ae4      	subs	r4, r4, r3
   80e52:	bfa2      	ittt	ge
   80e54:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
   80e58:	4329      	orrge	r1, r5
   80e5a:	bd30      	popge	{r4, r5, pc}
   80e5c:	ea6f 0404 	mvn.w	r4, r4
   80e60:	3c1f      	subs	r4, #31
   80e62:	da1c      	bge.n	80e9e <__adddf3+0x1d2>
   80e64:	340c      	adds	r4, #12
   80e66:	dc0e      	bgt.n	80e86 <__adddf3+0x1ba>
   80e68:	f104 0414 	add.w	r4, r4, #20
   80e6c:	f1c4 0220 	rsb	r2, r4, #32
   80e70:	fa20 f004 	lsr.w	r0, r0, r4
   80e74:	fa01 f302 	lsl.w	r3, r1, r2
   80e78:	ea40 0003 	orr.w	r0, r0, r3
   80e7c:	fa21 f304 	lsr.w	r3, r1, r4
   80e80:	ea45 0103 	orr.w	r1, r5, r3
   80e84:	bd30      	pop	{r4, r5, pc}
   80e86:	f1c4 040c 	rsb	r4, r4, #12
   80e8a:	f1c4 0220 	rsb	r2, r4, #32
   80e8e:	fa20 f002 	lsr.w	r0, r0, r2
   80e92:	fa01 f304 	lsl.w	r3, r1, r4
   80e96:	ea40 0003 	orr.w	r0, r0, r3
   80e9a:	4629      	mov	r1, r5
   80e9c:	bd30      	pop	{r4, r5, pc}
   80e9e:	fa21 f004 	lsr.w	r0, r1, r4
   80ea2:	4629      	mov	r1, r5
   80ea4:	bd30      	pop	{r4, r5, pc}
   80ea6:	f094 0f00 	teq	r4, #0
   80eaa:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
   80eae:	bf06      	itte	eq
   80eb0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
   80eb4:	3401      	addeq	r4, #1
   80eb6:	3d01      	subne	r5, #1
   80eb8:	e74e      	b.n	80d58 <__adddf3+0x8c>
   80eba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
   80ebe:	bf18      	it	ne
   80ec0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
   80ec4:	d029      	beq.n	80f1a <__adddf3+0x24e>
   80ec6:	ea94 0f05 	teq	r4, r5
   80eca:	bf08      	it	eq
   80ecc:	ea90 0f02 	teqeq	r0, r2
   80ed0:	d005      	beq.n	80ede <__adddf3+0x212>
   80ed2:	ea54 0c00 	orrs.w	ip, r4, r0
   80ed6:	bf04      	itt	eq
   80ed8:	4619      	moveq	r1, r3
   80eda:	4610      	moveq	r0, r2
   80edc:	bd30      	pop	{r4, r5, pc}
   80ede:	ea91 0f03 	teq	r1, r3
   80ee2:	bf1e      	ittt	ne
   80ee4:	2100      	movne	r1, #0
   80ee6:	2000      	movne	r0, #0
   80ee8:	bd30      	popne	{r4, r5, pc}
   80eea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
   80eee:	d105      	bne.n	80efc <__adddf3+0x230>
   80ef0:	0040      	lsls	r0, r0, #1
   80ef2:	4149      	adcs	r1, r1
   80ef4:	bf28      	it	cs
   80ef6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
   80efa:	bd30      	pop	{r4, r5, pc}
   80efc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
   80f00:	bf3c      	itt	cc
   80f02:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
   80f06:	bd30      	popcc	{r4, r5, pc}
   80f08:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
   80f0c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
   80f10:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
   80f14:	f04f 0000 	mov.w	r0, #0
   80f18:	bd30      	pop	{r4, r5, pc}
   80f1a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
   80f1e:	bf1a      	itte	ne
   80f20:	4619      	movne	r1, r3
   80f22:	4610      	movne	r0, r2
   80f24:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
   80f28:	bf1c      	itt	ne
   80f2a:	460b      	movne	r3, r1
   80f2c:	4602      	movne	r2, r0
   80f2e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
   80f32:	bf06      	itte	eq
   80f34:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
   80f38:	ea91 0f03 	teqeq	r1, r3
   80f3c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
   80f40:	bd30      	pop	{r4, r5, pc}
   80f42:	bf00      	nop

00080f44 <__aeabi_ui2d>:
   80f44:	f090 0f00 	teq	r0, #0
   80f48:	bf04      	itt	eq
   80f4a:	2100      	moveq	r1, #0
   80f4c:	4770      	bxeq	lr
   80f4e:	b530      	push	{r4, r5, lr}
   80f50:	f44f 6480 	mov.w	r4, #1024	; 0x400
   80f54:	f104 0432 	add.w	r4, r4, #50	; 0x32
   80f58:	f04f 0500 	mov.w	r5, #0
   80f5c:	f04f 0100 	mov.w	r1, #0
   80f60:	e750      	b.n	80e04 <__adddf3+0x138>
   80f62:	bf00      	nop

00080f64 <__aeabi_i2d>:
   80f64:	f090 0f00 	teq	r0, #0
   80f68:	bf04      	itt	eq
   80f6a:	2100      	moveq	r1, #0
   80f6c:	4770      	bxeq	lr
   80f6e:	b530      	push	{r4, r5, lr}
   80f70:	f44f 6480 	mov.w	r4, #1024	; 0x400
   80f74:	f104 0432 	add.w	r4, r4, #50	; 0x32
   80f78:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
   80f7c:	bf48      	it	mi
   80f7e:	4240      	negmi	r0, r0
   80f80:	f04f 0100 	mov.w	r1, #0
   80f84:	e73e      	b.n	80e04 <__adddf3+0x138>
   80f86:	bf00      	nop

00080f88 <__aeabi_f2d>:
   80f88:	0042      	lsls	r2, r0, #1
   80f8a:	ea4f 01e2 	mov.w	r1, r2, asr #3
   80f8e:	ea4f 0131 	mov.w	r1, r1, rrx
   80f92:	ea4f 7002 	mov.w	r0, r2, lsl #28
   80f96:	bf1f      	itttt	ne
   80f98:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
   80f9c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
   80fa0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
   80fa4:	4770      	bxne	lr
   80fa6:	f092 0f00 	teq	r2, #0
   80faa:	bf14      	ite	ne
   80fac:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
   80fb0:	4770      	bxeq	lr
   80fb2:	b530      	push	{r4, r5, lr}
   80fb4:	f44f 7460 	mov.w	r4, #896	; 0x380
   80fb8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
   80fbc:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
   80fc0:	e720      	b.n	80e04 <__adddf3+0x138>
   80fc2:	bf00      	nop

00080fc4 <__aeabi_ul2d>:
   80fc4:	ea50 0201 	orrs.w	r2, r0, r1
   80fc8:	bf08      	it	eq
   80fca:	4770      	bxeq	lr
   80fcc:	b530      	push	{r4, r5, lr}
   80fce:	f04f 0500 	mov.w	r5, #0
   80fd2:	e00a      	b.n	80fea <__aeabi_l2d+0x16>

00080fd4 <__aeabi_l2d>:
   80fd4:	ea50 0201 	orrs.w	r2, r0, r1
   80fd8:	bf08      	it	eq
   80fda:	4770      	bxeq	lr
   80fdc:	b530      	push	{r4, r5, lr}
   80fde:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
   80fe2:	d502      	bpl.n	80fea <__aeabi_l2d+0x16>
   80fe4:	4240      	negs	r0, r0
   80fe6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
   80fea:	f44f 6480 	mov.w	r4, #1024	; 0x400
   80fee:	f104 0432 	add.w	r4, r4, #50	; 0x32
   80ff2:	ea5f 5c91 	movs.w	ip, r1, lsr #22
   80ff6:	f43f aedc 	beq.w	80db2 <__adddf3+0xe6>
   80ffa:	f04f 0203 	mov.w	r2, #3
   80ffe:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
   81002:	bf18      	it	ne
   81004:	3203      	addne	r2, #3
   81006:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
   8100a:	bf18      	it	ne
   8100c:	3203      	addne	r2, #3
   8100e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
   81012:	f1c2 0320 	rsb	r3, r2, #32
   81016:	fa00 fc03 	lsl.w	ip, r0, r3
   8101a:	fa20 f002 	lsr.w	r0, r0, r2
   8101e:	fa01 fe03 	lsl.w	lr, r1, r3
   81022:	ea40 000e 	orr.w	r0, r0, lr
   81026:	fa21 f102 	lsr.w	r1, r1, r2
   8102a:	4414      	add	r4, r2
   8102c:	e6c1      	b.n	80db2 <__adddf3+0xe6>
   8102e:	bf00      	nop

00081030 <__aeabi_dmul>:
   81030:	b570      	push	{r4, r5, r6, lr}
   81032:	f04f 0cff 	mov.w	ip, #255	; 0xff
   81036:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
   8103a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
   8103e:	bf1d      	ittte	ne
   81040:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
   81044:	ea94 0f0c 	teqne	r4, ip
   81048:	ea95 0f0c 	teqne	r5, ip
   8104c:	f000 f8de 	bleq	8120c <__aeabi_dmul+0x1dc>
   81050:	442c      	add	r4, r5
   81052:	ea81 0603 	eor.w	r6, r1, r3
   81056:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
   8105a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
   8105e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
   81062:	bf18      	it	ne
   81064:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
   81068:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
   8106c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
   81070:	d038      	beq.n	810e4 <__aeabi_dmul+0xb4>
   81072:	fba0 ce02 	umull	ip, lr, r0, r2
   81076:	f04f 0500 	mov.w	r5, #0
   8107a:	fbe1 e502 	umlal	lr, r5, r1, r2
   8107e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
   81082:	fbe0 e503 	umlal	lr, r5, r0, r3
   81086:	f04f 0600 	mov.w	r6, #0
   8108a:	fbe1 5603 	umlal	r5, r6, r1, r3
   8108e:	f09c 0f00 	teq	ip, #0
   81092:	bf18      	it	ne
   81094:	f04e 0e01 	orrne.w	lr, lr, #1
   81098:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
   8109c:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
   810a0:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
   810a4:	d204      	bcs.n	810b0 <__aeabi_dmul+0x80>
   810a6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
   810aa:	416d      	adcs	r5, r5
   810ac:	eb46 0606 	adc.w	r6, r6, r6
   810b0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
   810b4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
   810b8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
   810bc:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
   810c0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
   810c4:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
   810c8:	bf88      	it	hi
   810ca:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
   810ce:	d81e      	bhi.n	8110e <__aeabi_dmul+0xde>
   810d0:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
   810d4:	bf08      	it	eq
   810d6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
   810da:	f150 0000 	adcs.w	r0, r0, #0
   810de:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
   810e2:	bd70      	pop	{r4, r5, r6, pc}
   810e4:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
   810e8:	ea46 0101 	orr.w	r1, r6, r1
   810ec:	ea40 0002 	orr.w	r0, r0, r2
   810f0:	ea81 0103 	eor.w	r1, r1, r3
   810f4:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
   810f8:	bfc2      	ittt	gt
   810fa:	ebd4 050c 	rsbsgt	r5, r4, ip
   810fe:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
   81102:	bd70      	popgt	{r4, r5, r6, pc}
   81104:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
   81108:	f04f 0e00 	mov.w	lr, #0
   8110c:	3c01      	subs	r4, #1
   8110e:	f300 80ab 	bgt.w	81268 <__aeabi_dmul+0x238>
   81112:	f114 0f36 	cmn.w	r4, #54	; 0x36
   81116:	bfde      	ittt	le
   81118:	2000      	movle	r0, #0
   8111a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
   8111e:	bd70      	pople	{r4, r5, r6, pc}
   81120:	f1c4 0400 	rsb	r4, r4, #0
   81124:	3c20      	subs	r4, #32
   81126:	da35      	bge.n	81194 <__aeabi_dmul+0x164>
   81128:	340c      	adds	r4, #12
   8112a:	dc1b      	bgt.n	81164 <__aeabi_dmul+0x134>
   8112c:	f104 0414 	add.w	r4, r4, #20
   81130:	f1c4 0520 	rsb	r5, r4, #32
   81134:	fa00 f305 	lsl.w	r3, r0, r5
   81138:	fa20 f004 	lsr.w	r0, r0, r4
   8113c:	fa01 f205 	lsl.w	r2, r1, r5
   81140:	ea40 0002 	orr.w	r0, r0, r2
   81144:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
   81148:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
   8114c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
   81150:	fa21 f604 	lsr.w	r6, r1, r4
   81154:	eb42 0106 	adc.w	r1, r2, r6
   81158:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
   8115c:	bf08      	it	eq
   8115e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
   81162:	bd70      	pop	{r4, r5, r6, pc}
   81164:	f1c4 040c 	rsb	r4, r4, #12
   81168:	f1c4 0520 	rsb	r5, r4, #32
   8116c:	fa00 f304 	lsl.w	r3, r0, r4
   81170:	fa20 f005 	lsr.w	r0, r0, r5
   81174:	fa01 f204 	lsl.w	r2, r1, r4
   81178:	ea40 0002 	orr.w	r0, r0, r2
   8117c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
   81180:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
   81184:	f141 0100 	adc.w	r1, r1, #0
   81188:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
   8118c:	bf08      	it	eq
   8118e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
   81192:	bd70      	pop	{r4, r5, r6, pc}
   81194:	f1c4 0520 	rsb	r5, r4, #32
   81198:	fa00 f205 	lsl.w	r2, r0, r5
   8119c:	ea4e 0e02 	orr.w	lr, lr, r2
   811a0:	fa20 f304 	lsr.w	r3, r0, r4
   811a4:	fa01 f205 	lsl.w	r2, r1, r5
   811a8:	ea43 0302 	orr.w	r3, r3, r2
   811ac:	fa21 f004 	lsr.w	r0, r1, r4
   811b0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
   811b4:	fa21 f204 	lsr.w	r2, r1, r4
   811b8:	ea20 0002 	bic.w	r0, r0, r2
   811bc:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
   811c0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
   811c4:	bf08      	it	eq
   811c6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
   811ca:	bd70      	pop	{r4, r5, r6, pc}
   811cc:	f094 0f00 	teq	r4, #0
   811d0:	d10f      	bne.n	811f2 <__aeabi_dmul+0x1c2>
   811d2:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
   811d6:	0040      	lsls	r0, r0, #1
   811d8:	eb41 0101 	adc.w	r1, r1, r1
   811dc:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
   811e0:	bf08      	it	eq
   811e2:	3c01      	subeq	r4, #1
   811e4:	d0f7      	beq.n	811d6 <__aeabi_dmul+0x1a6>
   811e6:	ea41 0106 	orr.w	r1, r1, r6
   811ea:	f095 0f00 	teq	r5, #0
   811ee:	bf18      	it	ne
   811f0:	4770      	bxne	lr
   811f2:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
   811f6:	0052      	lsls	r2, r2, #1
   811f8:	eb43 0303 	adc.w	r3, r3, r3
   811fc:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
   81200:	bf08      	it	eq
   81202:	3d01      	subeq	r5, #1
   81204:	d0f7      	beq.n	811f6 <__aeabi_dmul+0x1c6>
   81206:	ea43 0306 	orr.w	r3, r3, r6
   8120a:	4770      	bx	lr
   8120c:	ea94 0f0c 	teq	r4, ip
   81210:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
   81214:	bf18      	it	ne
   81216:	ea95 0f0c 	teqne	r5, ip
   8121a:	d00c      	beq.n	81236 <__aeabi_dmul+0x206>
   8121c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
   81220:	bf18      	it	ne
   81222:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
   81226:	d1d1      	bne.n	811cc <__aeabi_dmul+0x19c>
   81228:	ea81 0103 	eor.w	r1, r1, r3
   8122c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
   81230:	f04f 0000 	mov.w	r0, #0
   81234:	bd70      	pop	{r4, r5, r6, pc}
   81236:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
   8123a:	bf06      	itte	eq
   8123c:	4610      	moveq	r0, r2
   8123e:	4619      	moveq	r1, r3
   81240:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
   81244:	d019      	beq.n	8127a <__aeabi_dmul+0x24a>
   81246:	ea94 0f0c 	teq	r4, ip
   8124a:	d102      	bne.n	81252 <__aeabi_dmul+0x222>
   8124c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
   81250:	d113      	bne.n	8127a <__aeabi_dmul+0x24a>
   81252:	ea95 0f0c 	teq	r5, ip
   81256:	d105      	bne.n	81264 <__aeabi_dmul+0x234>
   81258:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
   8125c:	bf1c      	itt	ne
   8125e:	4610      	movne	r0, r2
   81260:	4619      	movne	r1, r3
   81262:	d10a      	bne.n	8127a <__aeabi_dmul+0x24a>
   81264:	ea81 0103 	eor.w	r1, r1, r3
   81268:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
   8126c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
   81270:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
   81274:	f04f 0000 	mov.w	r0, #0
   81278:	bd70      	pop	{r4, r5, r6, pc}
   8127a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
   8127e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
   81282:	bd70      	pop	{r4, r5, r6, pc}

00081284 <__aeabi_ddiv>:
   81284:	b570      	push	{r4, r5, r6, lr}
   81286:	f04f 0cff 	mov.w	ip, #255	; 0xff
   8128a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
   8128e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
   81292:	bf1d      	ittte	ne
   81294:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
   81298:	ea94 0f0c 	teqne	r4, ip
   8129c:	ea95 0f0c 	teqne	r5, ip
   812a0:	f000 f8a7 	bleq	813f2 <__aeabi_ddiv+0x16e>
   812a4:	eba4 0405 	sub.w	r4, r4, r5
   812a8:	ea81 0e03 	eor.w	lr, r1, r3
   812ac:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
   812b0:	ea4f 3101 	mov.w	r1, r1, lsl #12
   812b4:	f000 8088 	beq.w	813c8 <__aeabi_ddiv+0x144>
   812b8:	ea4f 3303 	mov.w	r3, r3, lsl #12
   812bc:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
   812c0:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
   812c4:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
   812c8:	ea4f 2202 	mov.w	r2, r2, lsl #8
   812cc:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
   812d0:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
   812d4:	ea4f 2600 	mov.w	r6, r0, lsl #8
   812d8:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
   812dc:	429d      	cmp	r5, r3
   812de:	bf08      	it	eq
   812e0:	4296      	cmpeq	r6, r2
   812e2:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
   812e6:	f504 7440 	add.w	r4, r4, #768	; 0x300
   812ea:	d202      	bcs.n	812f2 <__aeabi_ddiv+0x6e>
   812ec:	085b      	lsrs	r3, r3, #1
   812ee:	ea4f 0232 	mov.w	r2, r2, rrx
   812f2:	1ab6      	subs	r6, r6, r2
   812f4:	eb65 0503 	sbc.w	r5, r5, r3
   812f8:	085b      	lsrs	r3, r3, #1
   812fa:	ea4f 0232 	mov.w	r2, r2, rrx
   812fe:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
   81302:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
   81306:	ebb6 0e02 	subs.w	lr, r6, r2
   8130a:	eb75 0e03 	sbcs.w	lr, r5, r3
   8130e:	bf22      	ittt	cs
   81310:	1ab6      	subcs	r6, r6, r2
   81312:	4675      	movcs	r5, lr
   81314:	ea40 000c 	orrcs.w	r0, r0, ip
   81318:	085b      	lsrs	r3, r3, #1
   8131a:	ea4f 0232 	mov.w	r2, r2, rrx
   8131e:	ebb6 0e02 	subs.w	lr, r6, r2
   81322:	eb75 0e03 	sbcs.w	lr, r5, r3
   81326:	bf22      	ittt	cs
   81328:	1ab6      	subcs	r6, r6, r2
   8132a:	4675      	movcs	r5, lr
   8132c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
   81330:	085b      	lsrs	r3, r3, #1
   81332:	ea4f 0232 	mov.w	r2, r2, rrx
   81336:	ebb6 0e02 	subs.w	lr, r6, r2
   8133a:	eb75 0e03 	sbcs.w	lr, r5, r3
   8133e:	bf22      	ittt	cs
   81340:	1ab6      	subcs	r6, r6, r2
   81342:	4675      	movcs	r5, lr
   81344:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
   81348:	085b      	lsrs	r3, r3, #1
   8134a:	ea4f 0232 	mov.w	r2, r2, rrx
   8134e:	ebb6 0e02 	subs.w	lr, r6, r2
   81352:	eb75 0e03 	sbcs.w	lr, r5, r3
   81356:	bf22      	ittt	cs
   81358:	1ab6      	subcs	r6, r6, r2
   8135a:	4675      	movcs	r5, lr
   8135c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
   81360:	ea55 0e06 	orrs.w	lr, r5, r6
   81364:	d018      	beq.n	81398 <__aeabi_ddiv+0x114>
   81366:	ea4f 1505 	mov.w	r5, r5, lsl #4
   8136a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
   8136e:	ea4f 1606 	mov.w	r6, r6, lsl #4
   81372:	ea4f 03c3 	mov.w	r3, r3, lsl #3
   81376:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
   8137a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
   8137e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
   81382:	d1c0      	bne.n	81306 <__aeabi_ddiv+0x82>
   81384:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
   81388:	d10b      	bne.n	813a2 <__aeabi_ddiv+0x11e>
   8138a:	ea41 0100 	orr.w	r1, r1, r0
   8138e:	f04f 0000 	mov.w	r0, #0
   81392:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
   81396:	e7b6      	b.n	81306 <__aeabi_ddiv+0x82>
   81398:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
   8139c:	bf04      	itt	eq
   8139e:	4301      	orreq	r1, r0
   813a0:	2000      	moveq	r0, #0
   813a2:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
   813a6:	bf88      	it	hi
   813a8:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
   813ac:	f63f aeaf 	bhi.w	8110e <__aeabi_dmul+0xde>
   813b0:	ebb5 0c03 	subs.w	ip, r5, r3
   813b4:	bf04      	itt	eq
   813b6:	ebb6 0c02 	subseq.w	ip, r6, r2
   813ba:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
   813be:	f150 0000 	adcs.w	r0, r0, #0
   813c2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
   813c6:	bd70      	pop	{r4, r5, r6, pc}
   813c8:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
   813cc:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
   813d0:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
   813d4:	bfc2      	ittt	gt
   813d6:	ebd4 050c 	rsbsgt	r5, r4, ip
   813da:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
   813de:	bd70      	popgt	{r4, r5, r6, pc}
   813e0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
   813e4:	f04f 0e00 	mov.w	lr, #0
   813e8:	3c01      	subs	r4, #1
   813ea:	e690      	b.n	8110e <__aeabi_dmul+0xde>
   813ec:	ea45 0e06 	orr.w	lr, r5, r6
   813f0:	e68d      	b.n	8110e <__aeabi_dmul+0xde>
   813f2:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
   813f6:	ea94 0f0c 	teq	r4, ip
   813fa:	bf08      	it	eq
   813fc:	ea95 0f0c 	teqeq	r5, ip
   81400:	f43f af3b 	beq.w	8127a <__aeabi_dmul+0x24a>
   81404:	ea94 0f0c 	teq	r4, ip
   81408:	d10a      	bne.n	81420 <__aeabi_ddiv+0x19c>
   8140a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
   8140e:	f47f af34 	bne.w	8127a <__aeabi_dmul+0x24a>
   81412:	ea95 0f0c 	teq	r5, ip
   81416:	f47f af25 	bne.w	81264 <__aeabi_dmul+0x234>
   8141a:	4610      	mov	r0, r2
   8141c:	4619      	mov	r1, r3
   8141e:	e72c      	b.n	8127a <__aeabi_dmul+0x24a>
   81420:	ea95 0f0c 	teq	r5, ip
   81424:	d106      	bne.n	81434 <__aeabi_ddiv+0x1b0>
   81426:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
   8142a:	f43f aefd 	beq.w	81228 <__aeabi_dmul+0x1f8>
   8142e:	4610      	mov	r0, r2
   81430:	4619      	mov	r1, r3
   81432:	e722      	b.n	8127a <__aeabi_dmul+0x24a>
   81434:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
   81438:	bf18      	it	ne
   8143a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
   8143e:	f47f aec5 	bne.w	811cc <__aeabi_dmul+0x19c>
   81442:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
   81446:	f47f af0d 	bne.w	81264 <__aeabi_dmul+0x234>
   8144a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
   8144e:	f47f aeeb 	bne.w	81228 <__aeabi_dmul+0x1f8>
   81452:	e712      	b.n	8127a <__aeabi_dmul+0x24a>

00081454 <__aeabi_d2uiz>:
   81454:	004a      	lsls	r2, r1, #1
   81456:	d211      	bcs.n	8147c <__aeabi_d2uiz+0x28>
   81458:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
   8145c:	d211      	bcs.n	81482 <__aeabi_d2uiz+0x2e>
   8145e:	d50d      	bpl.n	8147c <__aeabi_d2uiz+0x28>
   81460:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
   81464:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
   81468:	d40e      	bmi.n	81488 <__aeabi_d2uiz+0x34>
   8146a:	ea4f 23c1 	mov.w	r3, r1, lsl #11
   8146e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
   81472:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
   81476:	fa23 f002 	lsr.w	r0, r3, r2
   8147a:	4770      	bx	lr
   8147c:	f04f 0000 	mov.w	r0, #0
   81480:	4770      	bx	lr
   81482:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
   81486:	d102      	bne.n	8148e <__aeabi_d2uiz+0x3a>
   81488:	f04f 30ff 	mov.w	r0, #4294967295
   8148c:	4770      	bx	lr
   8148e:	f04f 0000 	mov.w	r0, #0
   81492:	4770      	bx	lr

00081494 <__libc_init_array>:
   81494:	b570      	push	{r4, r5, r6, lr}
   81496:	4e0f      	ldr	r6, [pc, #60]	; (814d4 <__libc_init_array+0x40>)
   81498:	4d0f      	ldr	r5, [pc, #60]	; (814d8 <__libc_init_array+0x44>)
   8149a:	1b76      	subs	r6, r6, r5
   8149c:	10b6      	asrs	r6, r6, #2
   8149e:	bf18      	it	ne
   814a0:	2400      	movne	r4, #0
   814a2:	d005      	beq.n	814b0 <__libc_init_array+0x1c>
   814a4:	3401      	adds	r4, #1
   814a6:	f855 3b04 	ldr.w	r3, [r5], #4
   814aa:	4798      	blx	r3
   814ac:	42a6      	cmp	r6, r4
   814ae:	d1f9      	bne.n	814a4 <__libc_init_array+0x10>
   814b0:	4e0a      	ldr	r6, [pc, #40]	; (814dc <__libc_init_array+0x48>)
   814b2:	4d0b      	ldr	r5, [pc, #44]	; (814e0 <__libc_init_array+0x4c>)
   814b4:	f000 f908 	bl	816c8 <_init>
   814b8:	1b76      	subs	r6, r6, r5
   814ba:	10b6      	asrs	r6, r6, #2
   814bc:	bf18      	it	ne
   814be:	2400      	movne	r4, #0
   814c0:	d006      	beq.n	814d0 <__libc_init_array+0x3c>
   814c2:	3401      	adds	r4, #1
   814c4:	f855 3b04 	ldr.w	r3, [r5], #4
   814c8:	4798      	blx	r3
   814ca:	42a6      	cmp	r6, r4
   814cc:	d1f9      	bne.n	814c2 <__libc_init_array+0x2e>
   814ce:	bd70      	pop	{r4, r5, r6, pc}
   814d0:	bd70      	pop	{r4, r5, r6, pc}
   814d2:	bf00      	nop
   814d4:	000816d4 	.word	0x000816d4
   814d8:	000816d4 	.word	0x000816d4
   814dc:	000816dc 	.word	0x000816dc
   814e0:	000816d4 	.word	0x000816d4

000814e4 <register_fini>:
   814e4:	4b02      	ldr	r3, [pc, #8]	; (814f0 <register_fini+0xc>)
   814e6:	b113      	cbz	r3, 814ee <register_fini+0xa>
   814e8:	4802      	ldr	r0, [pc, #8]	; (814f4 <register_fini+0x10>)
   814ea:	f000 b805 	b.w	814f8 <atexit>
   814ee:	4770      	bx	lr
   814f0:	00000000 	.word	0x00000000
   814f4:	00081505 	.word	0x00081505

000814f8 <atexit>:
   814f8:	2300      	movs	r3, #0
   814fa:	4601      	mov	r1, r0
   814fc:	461a      	mov	r2, r3
   814fe:	4618      	mov	r0, r3
   81500:	f000 b81e 	b.w	81540 <__register_exitproc>

00081504 <__libc_fini_array>:
   81504:	b538      	push	{r3, r4, r5, lr}
   81506:	4c0a      	ldr	r4, [pc, #40]	; (81530 <__libc_fini_array+0x2c>)
   81508:	4d0a      	ldr	r5, [pc, #40]	; (81534 <__libc_fini_array+0x30>)
   8150a:	1b64      	subs	r4, r4, r5
   8150c:	10a4      	asrs	r4, r4, #2
   8150e:	d00a      	beq.n	81526 <__libc_fini_array+0x22>
   81510:	f104 4380 	add.w	r3, r4, #1073741824	; 0x40000000
   81514:	3b01      	subs	r3, #1
   81516:	eb05 0583 	add.w	r5, r5, r3, lsl #2
   8151a:	3c01      	subs	r4, #1
   8151c:	f855 3904 	ldr.w	r3, [r5], #-4
   81520:	4798      	blx	r3
   81522:	2c00      	cmp	r4, #0
   81524:	d1f9      	bne.n	8151a <__libc_fini_array+0x16>
   81526:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
   8152a:	f000 b8d7 	b.w	816dc <_fini>
   8152e:	bf00      	nop
   81530:	000816ec 	.word	0x000816ec
   81534:	000816e8 	.word	0x000816e8

00081538 <__retarget_lock_acquire_recursive>:
   81538:	4770      	bx	lr
   8153a:	bf00      	nop

0008153c <__retarget_lock_release_recursive>:
   8153c:	4770      	bx	lr
   8153e:	bf00      	nop

00081540 <__register_exitproc>:
   81540:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
   81544:	4d2c      	ldr	r5, [pc, #176]	; (815f8 <__register_exitproc+0xb8>)
   81546:	4606      	mov	r6, r0
   81548:	6828      	ldr	r0, [r5, #0]
   8154a:	4698      	mov	r8, r3
   8154c:	460f      	mov	r7, r1
   8154e:	4691      	mov	r9, r2
   81550:	f7ff fff2 	bl	81538 <__retarget_lock_acquire_recursive>
   81554:	4b29      	ldr	r3, [pc, #164]	; (815fc <__register_exitproc+0xbc>)
   81556:	681c      	ldr	r4, [r3, #0]
   81558:	f8d4 3148 	ldr.w	r3, [r4, #328]	; 0x148
   8155c:	2b00      	cmp	r3, #0
   8155e:	d03e      	beq.n	815de <__register_exitproc+0x9e>
   81560:	685a      	ldr	r2, [r3, #4]
   81562:	2a1f      	cmp	r2, #31
   81564:	dc1c      	bgt.n	815a0 <__register_exitproc+0x60>
   81566:	f102 0e01 	add.w	lr, r2, #1
   8156a:	b176      	cbz	r6, 8158a <__register_exitproc+0x4a>
   8156c:	2101      	movs	r1, #1
   8156e:	eb03 0482 	add.w	r4, r3, r2, lsl #2
   81572:	f8c4 9088 	str.w	r9, [r4, #136]	; 0x88
   81576:	f8d3 0188 	ldr.w	r0, [r3, #392]	; 0x188
   8157a:	4091      	lsls	r1, r2
   8157c:	4308      	orrs	r0, r1
   8157e:	2e02      	cmp	r6, #2
   81580:	f8c3 0188 	str.w	r0, [r3, #392]	; 0x188
   81584:	f8c4 8108 	str.w	r8, [r4, #264]	; 0x108
   81588:	d023      	beq.n	815d2 <__register_exitproc+0x92>
   8158a:	3202      	adds	r2, #2
   8158c:	f8c3 e004 	str.w	lr, [r3, #4]
   81590:	6828      	ldr	r0, [r5, #0]
   81592:	f843 7022 	str.w	r7, [r3, r2, lsl #2]
   81596:	f7ff ffd1 	bl	8153c <__retarget_lock_release_recursive>
   8159a:	2000      	movs	r0, #0
   8159c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
   815a0:	4b17      	ldr	r3, [pc, #92]	; (81600 <__register_exitproc+0xc0>)
   815a2:	b30b      	cbz	r3, 815e8 <__register_exitproc+0xa8>
   815a4:	f44f 70c8 	mov.w	r0, #400	; 0x190
   815a8:	f3af 8000 	nop.w
   815ac:	4603      	mov	r3, r0
   815ae:	b1d8      	cbz	r0, 815e8 <__register_exitproc+0xa8>
   815b0:	2000      	movs	r0, #0
   815b2:	f8d4 1148 	ldr.w	r1, [r4, #328]	; 0x148
   815b6:	f04f 0e01 	mov.w	lr, #1
   815ba:	6058      	str	r0, [r3, #4]
   815bc:	6019      	str	r1, [r3, #0]
   815be:	4602      	mov	r2, r0
   815c0:	f8c4 3148 	str.w	r3, [r4, #328]	; 0x148
   815c4:	f8c3 0188 	str.w	r0, [r3, #392]	; 0x188
   815c8:	f8c3 018c 	str.w	r0, [r3, #396]	; 0x18c
   815cc:	2e00      	cmp	r6, #0
   815ce:	d0dc      	beq.n	8158a <__register_exitproc+0x4a>
   815d0:	e7cc      	b.n	8156c <__register_exitproc+0x2c>
   815d2:	f8d3 018c 	ldr.w	r0, [r3, #396]	; 0x18c
   815d6:	4301      	orrs	r1, r0
   815d8:	f8c3 118c 	str.w	r1, [r3, #396]	; 0x18c
   815dc:	e7d5      	b.n	8158a <__register_exitproc+0x4a>
   815de:	f504 73a6 	add.w	r3, r4, #332	; 0x14c
   815e2:	f8c4 3148 	str.w	r3, [r4, #328]	; 0x148
   815e6:	e7bb      	b.n	81560 <__register_exitproc+0x20>
   815e8:	6828      	ldr	r0, [r5, #0]
   815ea:	f7ff ffa7 	bl	8153c <__retarget_lock_release_recursive>
   815ee:	f04f 30ff 	mov.w	r0, #4294967295
   815f2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
   815f6:	bf00      	nop
   815f8:	20000430 	.word	0x20000430
   815fc:	000816c4 	.word	0x000816c4
   81600:	00000000 	.word	0x00000000
   81604:	304e4143 	.word	0x304e4143
   81608:	73656d20 	.word	0x73656d20
   8160c:	65676173 	.word	0x65676173
   81610:	72726120 	.word	0x72726120
   81614:	64657669 	.word	0x64657669
   81618:	206e6920 	.word	0x206e6920
   8161c:	2d6e6f6e 	.word	0x2d6e6f6e
   81620:	64657375 	.word	0x64657375
   81624:	69616d20 	.word	0x69616d20
   81628:	786f626c 	.word	0x786f626c
   8162c:	00000d0a 	.word	0x00000d0a
   81630:	636f7250 	.word	0x636f7250
   81634:	56737365 	.word	0x56737365
   81638:	65756c61 	.word	0x65756c61
   8163c:	7525203a 	.word	0x7525203a
   81640:	000a0d20 	.word	0x000a0d20
   81644:	6f727245 	.word	0x6f727245
   81648:	25203a72 	.word	0x25203a72
   8164c:	20092075 	.word	0x20092075
   81650:	65746e49 	.word	0x65746e49
   81654:	6c617267 	.word	0x6c617267
   81658:	756c6156 	.word	0x756c6156
   8165c:	25203a65 	.word	0x25203a65
   81660:	0a0d2075 	.word	0x0a0d2075
   81664:	00000000 	.word	0x00000000
   81668:	4f544f4d 	.word	0x4f544f4d
   8166c:	50532d52 	.word	0x50532d52
   81670:	3a444545 	.word	0x3a444545
   81674:	20752520 	.word	0x20752520
   81678:	00000a0d 	.word	0x00000a0d
   8167c:	65746e49 	.word	0x65746e49
   81680:	70757272 	.word	0x70757272
   81684:	6e492074 	.word	0x6e492074
   81688:	63207469 	.word	0x63207469
   8168c:	6c706d6f 	.word	0x6c706d6f
   81690:	64657465 	.word	0x64657465
   81694:	6325202c 	.word	0x6325202c
   81698:	00000000 	.word	0x00000000
   8169c:	6c756e28 	.word	0x6c756e28
   816a0:	0000296c 	.word	0x0000296c
   816a4:	3a525245 	.word	0x3a525245
   816a8:	52415520 	.word	0x52415520
   816ac:	58522054 	.word	0x58522054
   816b0:	66756220 	.word	0x66756220
   816b4:	20726566 	.word	0x20726566
   816b8:	66207369 	.word	0x66207369
   816bc:	0a6c6c75 	.word	0x0a6c6c75
   816c0:	0000000d 	.word	0x0000000d

000816c4 <_global_impure_ptr>:
   816c4:	20000008                                ... 

000816c8 <_init>:
   816c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   816ca:	bf00      	nop
   816cc:	bcf8      	pop	{r3, r4, r5, r6, r7}
   816ce:	bc08      	pop	{r3}
   816d0:	469e      	mov	lr, r3
   816d2:	4770      	bx	lr

000816d4 <__init_array_start>:
   816d4:	000814e5 	.word	0x000814e5

000816d8 <__frame_dummy_init_array_entry>:
   816d8:	00080119                                ....

000816dc <_fini>:
   816dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   816de:	bf00      	nop
   816e0:	bcf8      	pop	{r3, r4, r5, r6, r7}
   816e2:	bc08      	pop	{r3}
   816e4:	469e      	mov	lr, r3
   816e6:	4770      	bx	lr

000816e8 <__fini_array_start>:
   816e8:	000800f5 	.word	0x000800f5
