
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.010149                       # Number of seconds simulated
sim_ticks                                 10148943915                       # Number of ticks simulated
final_tick                               536335928679                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 203115                       # Simulator instruction rate (inst/s)
host_op_rate                                   257237                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 256217                       # Simulator tick rate (ticks/s)
host_mem_usage                               67341376                       # Number of bytes of host memory used
host_seconds                                 39610.69                       # Real time elapsed on the host
sim_insts                                  8045538463                       # Number of instructions simulated
sim_ops                                   10189347164                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         5120                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       102656                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         5248                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       121344                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         5248                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       123520                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         3584                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data       195200                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.inst         4224                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.data       167296                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.inst         4480                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.data       296064                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.inst         4480                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.data       294016                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.inst         4608                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.data       265344                       # Number of bytes read from this memory
system.physmem.bytes_read::total              1602432                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         5120                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         5248                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         5248                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         3584                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus4.inst         4224                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus5.inst         4480                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus6.inst         4480                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus7.inst         4608                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           36992                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       518656                       # Number of bytes written to this memory
system.physmem.bytes_written::total            518656                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           40                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data          802                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           41                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data          948                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           41                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data          965                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           28                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data         1525                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.inst           33                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.data         1307                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.inst           35                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.data         2313                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.inst           35                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.data         2297                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.inst           36                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.data         2073                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 12519                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            4052                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 4052                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst       504486                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     10114944                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst       517098                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     11956318                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst       517098                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     12170724                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst       353140                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     19233528                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.inst       416201                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.data     16484080                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.inst       441425                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.data     29171902                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.inst       441425                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.data     28970108                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.inst       454037                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.data     26144986                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               157891502                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst       504486                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst       517098                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst       517098                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst       353140                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus4.inst       416201                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus5.inst       441425                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus6.inst       441425                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus7.inst       454037                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            3644911                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          51104431                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               51104431                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          51104431                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst       504486                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     10114944                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst       517098                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     11956318                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst       517098                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     12170724                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst       353140                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     19233528                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.inst       416201                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.data     16484080                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.inst       441425                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.data     29171902                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.inst       441425                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.data     28970108                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.inst       454037                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.data     26144986                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              208995933                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   6                       # Number of system calls
system.switch_cpus0.numCycles                24337996                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         2212550                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      1842162                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       202777                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups       847341                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits          807889                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          237647                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         9443                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     19236382                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              12133596                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            2212550                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1045536                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              2528280                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles         566480                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        599231                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines          1196373                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       193914                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     22725740                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.656327                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.032441                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        20197460     88.87%     88.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          155110      0.68%     89.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          194695      0.86%     90.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          309626      1.36%     91.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          130411      0.57%     92.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          168863      0.74%     93.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          195139      0.86%     93.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7           90153      0.40%     94.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1284283      5.65%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     22725740                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.090909                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.498545                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        19122663                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       723934                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          2516311                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles         1273                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        361557                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       336578                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          290                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      14833964                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1652                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        361557                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        19142533                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles          62360                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       606779                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          2497658                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles        54849                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      14743338                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           21                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents          7819                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        38096                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands     20585518                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     68555603                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     68555603                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     17188036                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps         3397468                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         3543                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1837                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           194226                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      1383681                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores       721459                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads         8019                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       164888                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          14390508                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         3559                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         13795542                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        13685                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      1770466                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined      3614231                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          114                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     22725740                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.607045                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.327915                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     16881415     74.28%     74.28% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      2664575     11.72%     86.01% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1090013      4.80%     90.80% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       611170      2.69%     93.49% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       827314      3.64%     97.13% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       255395      1.12%     98.26% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       250566      1.10%     99.36% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       134532      0.59%     99.95% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        10760      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     22725740                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          94338     78.75%     78.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     78.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     78.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     78.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     78.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     78.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     78.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     78.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     78.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     78.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     78.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     78.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     78.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     78.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     78.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     78.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     78.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     78.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     78.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     78.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     78.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     78.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     78.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     78.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     78.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     78.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     78.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     78.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     78.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         13113     10.95%     89.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        12350     10.31%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     11621020     84.24%     84.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       188555      1.37%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1705      0.01%     85.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      1265270      9.17%     94.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       718992      5.21%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      13795542                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.566831                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             119801                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.008684                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     50450310                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     16164623                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     13432552                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      13915343                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        10096                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       266339                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses            4                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation           91                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores        11238                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            6                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        361557                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles          47626                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles         6089                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     14394074                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        10791                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      1383681                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts       721459                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1838                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          5358                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            6                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents           91                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       118746                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       115042                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       233788                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     13552784                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      1243916                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       242758                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    7                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             1962810                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         1915743                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            718894                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.556857                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              13432654                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             13432552                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          8049128                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         21621827                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.551917                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.372269                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000003                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     12322356                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      2071776                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         3445                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       204281                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     22364183                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.550986                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.371244                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     17147011     76.67%     76.67% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      2645169     11.83%     88.50% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       960305      4.29%     92.79% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       477572      2.14%     94.93% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       437157      1.95%     96.88% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       183284      0.82%     97.70% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       182026      0.81%     98.52% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        86615      0.39%     98.90% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       245044      1.10%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     22364183                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000003                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      12322356                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               1827560                       # Number of memory references committed
system.switch_cpus0.commit.loads              1117339                       # Number of loads committed
system.switch_cpus0.commit.membars               1718                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1785946                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         11094269                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       254460                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       245044                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            36513193                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           29149846                       # The number of ROB writes
system.switch_cpus0.timesIdled                 294228                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                1612256                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000003                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             12322356                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000003                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.433799                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.433799                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.410880                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.410880                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        60977833                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       18768873                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       13715189                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          3442                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   6                       # Number of system calls
system.switch_cpus1.numCycles                24337996                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         2017366                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      1650700                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       198542                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups       824504                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits          791822                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          208031                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         8956                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     19423019                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              11281588                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            2017366                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches       999853                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              2352647                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles         543582                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        401176                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines          1189504                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       198656                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     22519300                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.615285                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.958907                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        20166653     89.55%     89.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          108847      0.48%     90.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          173472      0.77%     90.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          235479      1.05%     91.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          242160      1.08%     92.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          204820      0.91%     93.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          115110      0.51%     94.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          171911      0.76%     95.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1100848      4.89%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     22519300                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.082890                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.463538                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        19227426                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       598705                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          2348261                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles         2712                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        342195                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       331806                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          264                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      13843233                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1560                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        342195                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        19279848                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         124327                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       354550                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          2299204                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       119173                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      13837548                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           25                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents         15886                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        52128                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands     19307956                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     64372724                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     64372724                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     16712431                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps         2595502                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         3429                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         1780                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           360668                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1296079                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       701479                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads         8126                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       221776                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          13820190                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         3442                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         13116490                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued         1939                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      1544064                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined      3704243                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          125                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     22519300                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.582455                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.270445                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     16924943     75.16%     75.16% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      2337354     10.38%     85.54% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1171873      5.20%     90.74% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       853349      3.79%     94.53% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       676096      3.00%     97.53% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       278141      1.24%     98.77% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       174614      0.78%     99.54% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        90870      0.40%     99.95% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        12060      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     22519300                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu           2716     12.44%     12.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     12.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     12.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     12.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     12.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     12.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     12.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     12.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     12.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     12.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     12.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     12.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     12.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     12.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     12.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     12.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     12.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     12.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     12.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     12.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     12.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     12.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     12.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     12.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     12.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     12.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     12.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     12.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead          8068     36.95%     49.40% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        11048     50.60%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     11030923     84.10%     84.10% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       195755      1.49%     85.59% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.59% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.59% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.59% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.59% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.59% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.59% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.59% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.59% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.59% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.59% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.59% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.59% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.59% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.59% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.59% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.59% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.59% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.59% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1643      0.01%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1189013      9.07%     94.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       699156      5.33%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      13116490                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.538931                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt              21832                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.001664                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     48776049                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     15367763                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     12916733                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      13138322                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        26133                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       210070                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           15                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation           70                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores        10588                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        342195                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          97956                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        11591                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     13823661                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts          719                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1296079                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       701479                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         1785                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          9801                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            1                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents           70                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       115379                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       111621                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       227000                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     12933062                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1117766                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       183426                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                   29                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             1816861                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         1837264                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            699095                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.531394                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              12916854                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             12916733                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          7414670                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         19986666                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.530723                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.370981                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts      9742648                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     11988727                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      1834930                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3317                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       200812                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     22177105                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.540590                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.382673                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     17220798     77.65%     77.65% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      2475722     11.16%     88.81% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       917792      4.14%     92.95% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       437738      1.97%     94.93% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       392620      1.77%     96.70% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       213089      0.96%     97.66% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       171149      0.77%     98.43% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        84188      0.38%     98.81% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       264009      1.19%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     22177105                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts      9742648                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      11988727                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1776900                       # Number of memory references committed
system.switch_cpus1.commit.loads              1086009                       # Number of loads committed
system.switch_cpus1.commit.membars               1654                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1728924                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         10801673                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       246949                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       264009                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            35736675                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           27989546                       # The number of ROB writes
system.switch_cpus1.timesIdled                 295993                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                1818696                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts            9742648                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             11988727                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total      9742648                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.498088                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.498088                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.400306                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.400306                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        58206163                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       17992186                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       12831303                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3314                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   6                       # Number of system calls
system.switch_cpus2.numCycles                24337996                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups         2016048                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted      1649541                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect       199110                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups       824061                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits          790955                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS          207935                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect         9048                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles     19410415                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts              11277346                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches            2016048                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches       998890                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles              2351803                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles         545245                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles        404976                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines          1189477                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       199134                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     22510755                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.615268                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     1.958784                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        20158952     89.55%     89.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1          109013      0.48%     90.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2          173065      0.77%     90.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3          234909      1.04%     91.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4          242359      1.08%     92.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5          205317      0.91%     93.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          115716      0.51%     94.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          171427      0.76%     95.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8         1099997      4.89%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     22510755                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.082835                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.463364                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        19214519                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles       602861                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles          2347415                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles         2661                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles        343298                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved       331659                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          264                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts      13837129                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1560                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles        343298                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        19267236                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         125094                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       357420                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles          2298001                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       119703                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts      13831409                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents           16                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents         15770                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents        52435                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands     19298504                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups     64342480                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups     64342480                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps     16691144                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps         2607357                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts         3432                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts         1792                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts           361556                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads      1295648                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores       700670                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads         8122                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores       224080                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded          13814813                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded         3446                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued         13107322                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued         1953                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined      1552685                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined      3718770                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved          134                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples     22510755                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.582269                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.270386                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     16922947     75.18%     75.18% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      2332245     10.36%     85.54% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      1169939      5.20%     90.73% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3       853546      3.79%     94.53% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4       678118      3.01%     97.54% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5       276624      1.23%     98.77% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6       174282      0.77%     99.54% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7        91155      0.40%     99.95% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8        11899      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     22510755                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu           2702     12.44%     12.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     12.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     12.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     12.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     12.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     12.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     12.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     12.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     12.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     12.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     12.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     12.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     12.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     12.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     12.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     12.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     12.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     12.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     12.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     12.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     12.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     12.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     12.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     12.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     12.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     12.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     12.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     12.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead          8027     36.97%     49.41% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite        10984     50.59%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu     11024362     84.11%     84.11% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult       195499      1.49%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc         1640      0.01%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead      1187477      9.06%     94.67% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite       698344      5.33%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total      13107322                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.538554                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt              21713                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.001657                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads     48749065                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes     15371011                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses     12907999                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses      13129035                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads        26868                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads       211015                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses            6                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation           69                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores        10664                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles        343298                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles          98610                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        11524                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts     13818286                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts          539                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts      1295648                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts       700670                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts         1792                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents          9783                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            1                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents           69                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect       115091                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect       112478                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts       227569                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts     12924263                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts      1116742                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts       183059                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                   27                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs             1815027                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches         1835243                       # Number of branches executed
system.switch_cpus2.iew.exec_stores            698285                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.531032                       # Inst execution rate
system.switch_cpus2.iew.wb_sent              12908112                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count             12907999                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers          7409120                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers         19974704                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.530364                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.370925                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts      9730257                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps     11973480                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts      1844819                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls         3312                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts       201376                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     22167457                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.540138                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.382317                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     17218291     77.67%     77.67% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1      2471864     11.15%     88.82% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2       916134      4.13%     92.96% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3       438084      1.98%     94.93% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4       391061      1.76%     96.70% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5       212646      0.96%     97.66% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6       171717      0.77%     98.43% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7        83960      0.38%     98.81% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8       263700      1.19%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     22167457                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts      9730257                       # Number of instructions committed
system.switch_cpus2.commit.committedOps      11973480                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs               1774639                       # Number of memory references committed
system.switch_cpus2.commit.loads              1084633                       # Number of loads committed
system.switch_cpus2.commit.membars               1652                       # Number of memory barriers committed
system.switch_cpus2.commit.branches           1726724                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts         10787927                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls       246632                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events       263700                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads            35721978                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes           27979918                       # The number of ROB writes
system.switch_cpus2.timesIdled                 296116                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                1827241                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts            9730257                       # Number of Instructions Simulated
system.switch_cpus2.committedOps             11973480                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total      9730257                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      2.501270                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                2.501270                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.399797                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.399797                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads        58167228                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes       17979603                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads       12825591                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes          3308                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   2                       # Number of system calls
system.switch_cpus3.numCycles                24337996                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups         1849935                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted      1655384                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect       148491                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      1235614                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         1219134                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS          107944                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect         4389                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles     19611534                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts              10518320                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches            1849935                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches      1327078                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles              2343251                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles         490747                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles        272947                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.CacheLines          1187606                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes       145394                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples     22569190                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     0.520675                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     1.760541                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0        20225939     89.62%     89.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1          361494      1.60%     91.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2          176132      0.78%     92.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3          357197      1.58%     93.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4          110140      0.49%     94.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5          331834      1.47%     95.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6           51184      0.23%     95.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7           83127      0.37%     96.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8          872143      3.86%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total     22569190                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.076010                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.432177                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles        19382946                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles       506344                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles          2338477                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles         1860                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles        339559                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved       170937                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred         1899                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts      11730036                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         4530                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles        339559                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles        19409120                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles         304847                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles       123123                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles          2314126                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles        78411                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts      11712480                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents           10                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents          9091                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents        62330                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands     15310188                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups     53024671                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups     53024671                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps     12361987                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps         2948181                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts         1525                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts          772                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts           171234                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads      2146434                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores       334824                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads         2216                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores        75904                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded          11650424                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded         1529                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued         10890875                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued         7119                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined      2142430                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined      4412891                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved           11                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples     22569190                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.482555                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.093807                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     17794141     78.84%     78.84% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      1487588      6.59%     85.43% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2      1615055      7.16%     92.59% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3       934354      4.14%     96.73% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4       473742      2.10%     98.83% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5       119613      0.53%     99.36% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6       138581      0.61%     99.97% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7         3332      0.01%     99.99% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8         2784      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total     22569190                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          17833     57.25%     57.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     57.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     57.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     57.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     57.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     57.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     57.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     57.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     57.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     57.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     57.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     57.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     57.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     57.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     57.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     57.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     57.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     57.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     57.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     57.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     57.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     57.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     57.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     57.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     57.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     57.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     57.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     57.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     57.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead          7261     23.31%     80.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite         6053     19.43%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu      8517947     78.21%     78.21% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult        83044      0.76%     78.97% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     78.97% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     78.97% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     78.97% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     78.97% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     78.97% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     78.97% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     78.97% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     78.97% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     78.97% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     78.97% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     78.97% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     78.97% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     78.97% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     78.97% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     78.97% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     78.97% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     78.97% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     78.97% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     78.97% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     78.97% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     78.97% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     78.97% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     78.97% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc          754      0.01%     78.98% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     78.98% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.98% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     78.98% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead      1957609     17.97%     96.96% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite       331521      3.04%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total      10890875                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.447484                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt              31147                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.002860                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads     44389206                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes     13794410                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses     10611263                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses      10922022                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads         8441                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads       443065                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses            7                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation           31                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores         9309                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles        339559                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles         204314                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles         9693                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts     11651960                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts          448                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts      2146434                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts       334824                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts          771                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents          3962                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents          184                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents           31                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect        99576                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect        57661                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts       157237                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts     10755282                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts      1930654                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts       135593                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    7                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs             2262139                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches         1637317                       # Number of branches executed
system.switch_cpus3.iew.exec_stores            331485                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.441913                       # Inst execution rate
system.switch_cpus3.iew.wb_sent              10614052                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count             10611263                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers          6427714                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers         13868399                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.435996                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.463479                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts      8458251                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps      9493048                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts      2159332                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls         1518                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts       147368                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples     22229631                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.427045                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.298885                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0     18710694     84.17%     84.17% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1      1371522      6.17%     90.34% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2       891918      4.01%     94.35% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3       278738      1.25%     95.61% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4       469448      2.11%     97.72% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5        89875      0.40%     98.12% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6        56762      0.26%     98.38% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7        51655      0.23%     98.61% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8       309019      1.39%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total     22229631                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts      8458251                       # Number of instructions committed
system.switch_cpus3.commit.committedOps       9493048                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs               2028879                       # Number of memory references committed
system.switch_cpus3.commit.loads              1703364                       # Number of loads committed
system.switch_cpus3.commit.membars                758                       # Number of memory barriers committed
system.switch_cpus3.commit.branches           1459362                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts          8287128                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls       115896                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events       309019                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads            33572966                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes           23644626                       # The number of ROB writes
system.switch_cpus3.timesIdled                 441256                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                1768806                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts            8458251                       # Number of Instructions Simulated
system.switch_cpus3.committedOps              9493048                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total      8458251                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      2.877427                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                2.877427                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.347533                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.347533                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads        50041145                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes       13793777                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads       12509027                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes          1516                       # number of misc regfile writes
system.switch_cpus4.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus4.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus4.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus4.dtb.write_misses                0                       # DTB write misses
system.switch_cpus4.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.dtb.hits                        0                       # DTB hits
system.switch_cpus4.dtb.misses                      0                       # DTB misses
system.switch_cpus4.dtb.accesses                    0                       # DTB accesses
system.switch_cpus4.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.itb.read_hits                   0                       # DTB read hits
system.switch_cpus4.itb.read_misses                 0                       # DTB read misses
system.switch_cpus4.itb.write_hits                  0                       # DTB write hits
system.switch_cpus4.itb.write_misses                0                       # DTB write misses
system.switch_cpus4.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.itb.hits                        0                       # DTB hits
system.switch_cpus4.itb.misses                      0                       # DTB misses
system.switch_cpus4.itb.accesses                    0                       # DTB accesses
system.cpu4.workload.num_syscalls                   5                       # Number of system calls
system.switch_cpus4.numCycles                24337996                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.BPredUnit.lookups         1988804                       # Number of BP lookups
system.switch_cpus4.BPredUnit.condPredicted      1630847                       # Number of conditional branches predicted
system.switch_cpus4.BPredUnit.condIncorrect       197126                       # Number of conditional branches incorrect
system.switch_cpus4.BPredUnit.BTBLookups       836727                       # Number of BTB lookups
system.switch_cpus4.BPredUnit.BTBHits          777318                       # Number of BTB hits
system.switch_cpus4.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus4.BPredUnit.usedRAS          204458                       # Number of times the RAS was used to get a target.
system.switch_cpus4.BPredUnit.RASInCorrect         8953                       # Number of incorrect RAS predictions.
system.switch_cpus4.fetch.icacheStallCycles     19045792                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus4.fetch.Insts              11306317                       # Number of instructions fetch has processed
system.switch_cpus4.fetch.Branches            1988804                       # Number of branches that fetch encountered
system.switch_cpus4.fetch.predictedBranches       981776                       # Number of branches that fetch has predicted taken
system.switch_cpus4.fetch.Cycles              2487166                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus4.fetch.SquashCycles         557318                       # Number of cycles fetch has spent squashing
system.switch_cpus4.fetch.BlockedCycles        554043                       # Number of cycles fetch has spent blocked
system.switch_cpus4.fetch.CacheLines          1174346                       # Number of cache lines fetched
system.switch_cpus4.fetch.IcacheSquashes       195599                       # Number of outstanding Icache misses that were squashed
system.switch_cpus4.fetch.rateDist::samples     22444059                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::mean     0.616033                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::stdev     1.967190                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::0        19956893     88.92%     88.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::1          268631      1.20%     90.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::2          312392      1.39%     91.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::3          172096      0.77%     92.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::4          196560      0.88%     93.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::5          109122      0.49%     93.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::6           74853      0.33%     93.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::7          192485      0.86%     94.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::8         1161027      5.17%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::total     22444059                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.branchRate         0.081716                       # Number of branch fetches per cycle
system.switch_cpus4.fetch.rate               0.464554                       # Number of inst fetches per cycle
system.switch_cpus4.decode.IdleCycles        18889454                       # Number of cycles decode is idle
system.switch_cpus4.decode.BlockedCycles       713656                       # Number of cycles decode is blocked
system.switch_cpus4.decode.RunCycles          2466035                       # Number of cycles decode is running
system.switch_cpus4.decode.UnblockCycles        19912                       # Number of cycles decode is unblocking
system.switch_cpus4.decode.SquashCycles        355000                       # Number of cycles decode is squashing
system.switch_cpus4.decode.BranchResolved       322473                       # Number of times decode resolved a branch
system.switch_cpus4.decode.BranchMispred         2058                       # Number of times decode detected a branch misprediction
system.switch_cpus4.decode.DecodedInsts      13800465                       # Number of instructions handled by decode
system.switch_cpus4.decode.SquashedInsts        10694                       # Number of squashed instructions handled by decode
system.switch_cpus4.rename.SquashCycles        355000                       # Number of cycles rename is squashing
system.switch_cpus4.rename.IdleCycles        18919830                       # Number of cycles rename is idle
system.switch_cpus4.rename.BlockCycles         232460                       # Number of cycles rename is blocking
system.switch_cpus4.rename.serializeStallCycles       396866                       # count of cycles rename stalled for serializing inst
system.switch_cpus4.rename.RunCycles          2456755                       # Number of cycles rename is running
system.switch_cpus4.rename.UnblockCycles        83146                       # Number of cycles rename is unblocking
system.switch_cpus4.rename.RenamedInsts      13791471                       # Number of instructions processed by rename
system.switch_cpus4.rename.ROBFullEvents           20                       # Number of times rename has blocked due to ROB full
system.switch_cpus4.rename.IQFullEvents         20175                       # Number of times rename has blocked due to IQ full
system.switch_cpus4.rename.LSQFullEvents        39411                       # Number of times rename has blocked due to LSQ full
system.switch_cpus4.rename.RenamedOperands     19172549                       # Number of destination operands rename has renamed
system.switch_cpus4.rename.RenameLookups     64218455                       # Number of register rename lookups that rename has made
system.switch_cpus4.rename.int_rename_lookups     64218455                       # Number of integer rename lookups
system.switch_cpus4.rename.CommittedMaps     16378165                       # Number of HB maps that are committed
system.switch_cpus4.rename.UndoneMaps         2794384                       # Number of HB maps that are undone due to squashing
system.switch_cpus4.rename.serializingInsts         3629                       # count of serializing insts renamed
system.switch_cpus4.rename.tempSerializingInsts         2031                       # count of temporary serializing insts renamed
system.switch_cpus4.rename.skidInsts           225122                       # count of insts added to the skid buffer
system.switch_cpus4.memDep0.insertedLoads      1317774                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus4.memDep0.insertedStores       717458                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus4.memDep0.conflictingLoads        17972                       # Number of conflicting loads.
system.switch_cpus4.memDep0.conflictingStores       157773                       # Number of conflicting stores.
system.switch_cpus4.iq.iqInstsAdded          13769765                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus4.iq.iqNonSpecInstsAdded         3637                       # Number of non-speculative instructions added to the IQ
system.switch_cpus4.iq.iqInstsIssued         13021032                       # Number of instructions issued
system.switch_cpus4.iq.iqSquashedInstsIssued        17348                       # Number of squashed instructions issued
system.switch_cpus4.iq.iqSquashedInstsExamined      1706531                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus4.iq.iqSquashedOperandsExamined      3939414                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus4.iq.iqSquashedNonSpecRemoved          419                       # Number of squashed non-spec instructions that were removed
system.switch_cpus4.iq.issued_per_cycle::samples     22444059                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::mean     0.580155                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::stdev     1.269655                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::0     16955322     75.54%     75.54% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::1      2209951      9.85%     85.39% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::2      1186883      5.29%     90.68% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::3       819390      3.65%     94.33% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::4       717216      3.20%     97.53% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::5       365004      1.63%     99.15% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::6        89747      0.40%     99.55% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::7        57589      0.26%     99.81% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::8        42957      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::total     22444059                       # Number of insts issued each cycle
system.switch_cpus4.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntAlu           3281     11.70%     11.70% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntMult             0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntDiv              0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatAdd            0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCmp            0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCvt            0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatMult            0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatDiv            0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatSqrt            0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAdd             0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAddAcc            0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAlu             0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCmp             0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCvt             0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMisc            0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMult            0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMultAcc            0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShift            0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShiftAcc            0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdSqrt            0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAdd            0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAlu            0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCmp            0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCvt            0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatDiv            0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMisc            0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMult            0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatSqrt            0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemRead         11888     42.41%     54.11% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemWrite        12863     45.89%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntAlu     10899808     83.71%     83.71% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntMult       203221      1.56%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatMult            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatSqrt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAddAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAlu            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMisc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMult            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMultAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShift            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdSqrt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMisc         1596      0.01%     85.28% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMult            0      0.00%     85.28% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.28% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.28% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemRead      1204570      9.25%     94.53% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemWrite       711837      5.47%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::total      13021032                       # Type of FU issued
system.switch_cpus4.iq.rate                  0.535008                       # Inst issue rate
system.switch_cpus4.iq.fu_busy_cnt              28032                       # FU busy when requested
system.switch_cpus4.iq.fu_busy_rate          0.002153                       # FU busy rate (busy events/executed inst)
system.switch_cpus4.iq.int_inst_queue_reads     48531503                       # Number of integer instruction queue reads
system.switch_cpus4.iq.int_inst_queue_writes     15480063                       # Number of integer instruction queue writes
system.switch_cpus4.iq.int_inst_queue_wakeup_accesses     12802391                       # Number of integer instruction queue wakeup accesses
system.switch_cpus4.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus4.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus4.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus4.iq.int_alu_accesses      13049064                       # Number of integer alu accesses
system.switch_cpus4.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus4.iew.lsq.thread0.forwLoads        32342                       # Number of loads that had data forwarded from stores
system.switch_cpus4.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.squashedLoads       232127                       # Number of loads squashed
system.switch_cpus4.iew.lsq.thread0.ignoredResponses           75                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus4.iew.lsq.thread0.memOrderViolation          133                       # Number of memory ordering violations
system.switch_cpus4.iew.lsq.thread0.squashedStores        14952                       # Number of stores squashed
system.switch_cpus4.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus4.iew.lsq.thread0.rescheduledLoads          798                       # Number of loads that were rescheduled
system.switch_cpus4.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus4.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus4.iew.iewSquashCycles        355000                       # Number of cycles IEW is squashing
system.switch_cpus4.iew.iewBlockCycles         187401                       # Number of cycles IEW is blocking
system.switch_cpus4.iew.iewUnblockCycles        13144                       # Number of cycles IEW is unblocking
system.switch_cpus4.iew.iewDispatchedInsts     13773430                       # Number of instructions dispatched to IQ
system.switch_cpus4.iew.iewDispSquashedInsts         2954                       # Number of squashed instructions skipped by dispatch
system.switch_cpus4.iew.iewDispLoadInsts      1317774                       # Number of dispatched load instructions
system.switch_cpus4.iew.iewDispStoreInsts       717458                       # Number of dispatched store instructions
system.switch_cpus4.iew.iewDispNonSpecInsts         2030                       # Number of dispatched non-speculative instructions
system.switch_cpus4.iew.iewIQFullEvents          9334                       # Number of times the IQ has become full, causing a stall
system.switch_cpus4.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus4.iew.memOrderViolationEvents          133                       # Number of memory order violations
system.switch_cpus4.iew.predictedTakenIncorrect       114335                       # Number of branches that were predicted taken incorrectly
system.switch_cpus4.iew.predictedNotTakenIncorrect       110002                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus4.iew.branchMispredicts       224337                       # Number of branch mispredicts detected at execute
system.switch_cpus4.iew.iewExecutedInsts     12825490                       # Number of executed instructions
system.switch_cpus4.iew.iewExecLoadInsts      1130839                       # Number of load instructions executed
system.switch_cpus4.iew.iewExecSquashedInsts       195542                       # Number of squashed instructions skipped in execute
system.switch_cpus4.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus4.iew.exec_nop                   28                       # number of nop insts executed
system.switch_cpus4.iew.exec_refs             1842469                       # number of memory reference insts executed
system.switch_cpus4.iew.exec_branches         1795131                       # Number of branches executed
system.switch_cpus4.iew.exec_stores            711630                       # Number of stores executed
system.switch_cpus4.iew.exec_rate            0.526974                       # Inst execution rate
system.switch_cpus4.iew.wb_sent              12802671                       # cumulative count of insts sent to commit
system.switch_cpus4.iew.wb_count             12802391                       # cumulative count of insts written-back
system.switch_cpus4.iew.wb_producers          7611107                       # num instructions producing a value
system.switch_cpus4.iew.wb_consumers         19925726                       # num instructions consuming a value
system.switch_cpus4.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus4.iew.wb_rate              0.526025                       # insts written-back per cycle
system.switch_cpus4.iew.wb_fanout            0.381974                       # average fanout of values written-back
system.switch_cpus4.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus4.commit.commitCommittedInsts      9618967                       # The number of committed instructions
system.switch_cpus4.commit.commitCommittedOps     11801615                       # The number of committed instructions
system.switch_cpus4.commit.commitSquashedInsts      1972019                       # The number of squashed insts skipped by commit
system.switch_cpus4.commit.commitNonSpecStalls         3218                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus4.commit.branchMispredicts       198115                       # The number of times a branch was mispredicted
system.switch_cpus4.commit.committed_per_cycle::samples     22089059                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::mean     0.534274                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::stdev     1.352860                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::0     17266951     78.17%     78.17% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::1      2236150     10.12%     88.29% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::2       936999      4.24%     92.53% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::3       563022      2.55%     95.08% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::4       390216      1.77%     96.85% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::5       252340      1.14%     97.99% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::6       130911      0.59%     98.59% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::7       105389      0.48%     99.06% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::8       207081      0.94%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::total     22089059                       # Number of insts commited each cycle
system.switch_cpus4.commit.committedInsts      9618967                       # Number of instructions committed
system.switch_cpus4.commit.committedOps      11801615                       # Number of ops (including micro ops) committed
system.switch_cpus4.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus4.commit.refs               1788153                       # Number of memory references committed
system.switch_cpus4.commit.loads              1085647                       # Number of loads committed
system.switch_cpus4.commit.membars               1606                       # Number of memory barriers committed
system.switch_cpus4.commit.branches           1689082                       # Number of branches committed
system.switch_cpus4.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus4.commit.int_insts         10639676                       # Number of committed integer instructions.
system.switch_cpus4.commit.function_calls       240164                       # Number of function calls committed.
system.switch_cpus4.commit.bw_lim_events       207081                       # number cycles where commit BW limit reached
system.switch_cpus4.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus4.rob.rob_reads            35655547                       # The number of ROB reads
system.switch_cpus4.rob.rob_writes           27902283                       # The number of ROB writes
system.switch_cpus4.timesIdled                 293266                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus4.idleCycles                1893937                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus4.committedInsts            9618967                       # Number of Instructions Simulated
system.switch_cpus4.committedOps             11801615                       # Number of Ops (including micro ops) Simulated
system.switch_cpus4.committedInsts_total      9618967                       # Number of Instructions Simulated
system.switch_cpus4.cpi                      2.530209                       # CPI: Cycles Per Instruction
system.switch_cpus4.cpi_total                2.530209                       # CPI: Total CPI of All Threads
system.switch_cpus4.ipc                      0.395224                       # IPC: Instructions Per Cycle
system.switch_cpus4.ipc_total                0.395224                       # IPC: Total IPC of All Threads
system.switch_cpus4.int_regfile_reads        57863771                       # number of integer regfile reads
system.switch_cpus4.int_regfile_writes       17770867                       # number of integer regfile writes
system.switch_cpus4.misc_regfile_reads       12882268                       # number of misc regfile reads
system.switch_cpus4.misc_regfile_writes          3214                       # number of misc regfile writes
system.switch_cpus5.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus5.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus5.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus5.dtb.write_misses                0                       # DTB write misses
system.switch_cpus5.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.dtb.hits                        0                       # DTB hits
system.switch_cpus5.dtb.misses                      0                       # DTB misses
system.switch_cpus5.dtb.accesses                    0                       # DTB accesses
system.switch_cpus5.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.itb.read_hits                   0                       # DTB read hits
system.switch_cpus5.itb.read_misses                 0                       # DTB read misses
system.switch_cpus5.itb.write_hits                  0                       # DTB write hits
system.switch_cpus5.itb.write_misses                0                       # DTB write misses
system.switch_cpus5.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.itb.hits                        0                       # DTB hits
system.switch_cpus5.itb.misses                      0                       # DTB misses
system.switch_cpus5.itb.accesses                    0                       # DTB accesses
system.cpu5.workload.num_syscalls                   2                       # Number of system calls
system.switch_cpus5.numCycles                24337996                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.BPredUnit.lookups         1900545                       # Number of BP lookups
system.switch_cpus5.BPredUnit.condPredicted      1714459                       # Number of conditional branches predicted
system.switch_cpus5.BPredUnit.condIncorrect       102865                       # Number of conditional branches incorrect
system.switch_cpus5.BPredUnit.BTBLookups       814086                       # Number of BTB lookups
system.switch_cpus5.BPredUnit.BTBHits          677549                       # Number of BTB hits
system.switch_cpus5.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus5.BPredUnit.usedRAS          104983                       # Number of times the RAS was used to get a target.
system.switch_cpus5.BPredUnit.RASInCorrect         4504                       # Number of incorrect RAS predictions.
system.switch_cpus5.fetch.icacheStallCycles     20169324                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus5.fetch.Insts              11964751                       # Number of instructions fetch has processed
system.switch_cpus5.fetch.Branches            1900545                       # Number of branches that fetch encountered
system.switch_cpus5.fetch.predictedBranches       782532                       # Number of branches that fetch has predicted taken
system.switch_cpus5.fetch.Cycles              2364727                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus5.fetch.SquashCycles         321126                       # Number of cycles fetch has spent squashing
system.switch_cpus5.fetch.BlockedCycles        416197                       # Number of cycles fetch has spent blocked
system.switch_cpus5.fetch.CacheLines          1160528                       # Number of cache lines fetched
system.switch_cpus5.fetch.IcacheSquashes       103264                       # Number of outstanding Icache misses that were squashed
system.switch_cpus5.fetch.rateDist::samples     23165981                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::mean     0.606050                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::stdev     1.934996                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::0        20801254     89.79%     89.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::1           84179      0.36%     90.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::2          172050      0.74%     90.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::3           71869      0.31%     91.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::4          392255      1.69%     92.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::5          349464      1.51%     94.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::6           68641      0.30%     94.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::7          142473      0.62%     95.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::8         1083796      4.68%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::total     23165981                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.branchRate         0.078090                       # Number of branch fetches per cycle
system.switch_cpus5.fetch.rate               0.491608                       # Number of inst fetches per cycle
system.switch_cpus5.decode.IdleCycles        20059592                       # Number of cycles decode is idle
system.switch_cpus5.decode.BlockedCycles       527408                       # Number of cycles decode is blocked
system.switch_cpus5.decode.RunCycles          2356102                       # Number of cycles decode is running
system.switch_cpus5.decode.UnblockCycles         7384                       # Number of cycles decode is unblocking
system.switch_cpus5.decode.SquashCycles        215490                       # Number of cycles decode is squashing
system.switch_cpus5.decode.BranchResolved       167046                       # Number of times decode resolved a branch
system.switch_cpus5.decode.BranchMispred          243                       # Number of times decode detected a branch misprediction
system.switch_cpus5.decode.DecodedInsts      14030827                       # Number of instructions handled by decode
system.switch_cpus5.decode.SquashedInsts         1469                       # Number of squashed instructions handled by decode
system.switch_cpus5.rename.SquashCycles        215490                       # Number of cycles rename is squashing
system.switch_cpus5.rename.IdleCycles        20080734                       # Number of cycles rename is idle
system.switch_cpus5.rename.BlockCycles         359277                       # Number of cycles rename is blocking
system.switch_cpus5.rename.serializeStallCycles       103094                       # count of cycles rename stalled for serializing inst
system.switch_cpus5.rename.RunCycles          2343389                       # Number of cycles rename is running
system.switch_cpus5.rename.UnblockCycles        63992                       # Number of cycles rename is unblocking
system.switch_cpus5.rename.RenamedInsts      14022596                       # Number of instructions processed by rename
system.switch_cpus5.rename.ROBFullEvents            8                       # Number of times rename has blocked due to ROB full
system.switch_cpus5.rename.IQFullEvents         26095                       # Number of times rename has blocked due to IQ full
system.switch_cpus5.rename.LSQFullEvents        23694                       # Number of times rename has blocked due to LSQ full
system.switch_cpus5.rename.FullRegisterEvents          551                       # Number of times there has been no free registers
system.switch_cpus5.rename.RenamedOperands     16478070                       # Number of destination operands rename has renamed
system.switch_cpus5.rename.RenameLookups     66047067                       # Number of register rename lookups that rename has made
system.switch_cpus5.rename.int_rename_lookups     66047067                       # Number of integer rename lookups
system.switch_cpus5.rename.CommittedMaps     14582795                       # Number of HB maps that are committed
system.switch_cpus5.rename.UndoneMaps         1895258                       # Number of HB maps that are undone due to squashing
system.switch_cpus5.rename.serializingInsts         1634                       # count of serializing insts renamed
system.switch_cpus5.rename.tempSerializingInsts          830                       # count of temporary serializing insts renamed
system.switch_cpus5.rename.skidInsts           164681                       # count of insts added to the skid buffer
system.switch_cpus5.memDep0.insertedLoads      3305866                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus5.memDep0.insertedStores      1671482                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus5.memDep0.conflictingLoads        15161                       # Number of conflicting loads.
system.switch_cpus5.memDep0.conflictingStores        81609                       # Number of conflicting stores.
system.switch_cpus5.iq.iqInstsAdded          13993108                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus5.iq.iqNonSpecInstsAdded         1638                       # Number of non-speculative instructions added to the IQ
system.switch_cpus5.iq.iqInstsIssued         13452914                       # Number of instructions issued
system.switch_cpus5.iq.iqSquashedInstsIssued         6899                       # Number of squashed instructions issued
system.switch_cpus5.iq.iqSquashedInstsExamined      1087866                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus5.iq.iqSquashedOperandsExamined      2593515                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus5.iq.iqSquashedNonSpecRemoved           20                       # Number of squashed non-spec instructions that were removed
system.switch_cpus5.iq.issued_per_cycle::samples     23165981                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::mean     0.580719                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::stdev     1.378332                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::0     18388052     79.38%     79.38% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::1      1428634      6.17%     85.54% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::2      1176683      5.08%     90.62% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::3       506178      2.19%     92.81% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::4       643475      2.78%     95.58% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::5       622556      2.69%     98.27% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::6       354821      1.53%     99.80% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::7        27882      0.12%     99.92% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::8        17700      0.08%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::total     23165981                       # Number of insts issued each cycle
system.switch_cpus5.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntAlu          34170     11.12%     11.12% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntMult             0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntDiv              0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatAdd            0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCmp            0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCvt            0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatMult            0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatDiv            0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatSqrt            0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAdd             0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAddAcc            0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAlu             0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCmp             0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCvt             0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMisc            0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMult            0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMultAcc            0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShift            0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShiftAcc            0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdSqrt            0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAdd            0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAlu            0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCmp            0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCvt            0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatDiv            0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMisc            0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMult            0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatSqrt            0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemRead        265290     86.37%     97.49% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemWrite         7705      2.51%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntAlu      8445028     62.77%     62.77% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntMult       117512      0.87%     63.65% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntDiv            0      0.00%     63.65% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatAdd            0      0.00%     63.65% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCmp            0      0.00%     63.65% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCvt            0      0.00%     63.65% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatMult            0      0.00%     63.65% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatDiv            0      0.00%     63.65% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatSqrt            0      0.00%     63.65% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAdd            0      0.00%     63.65% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAddAcc            0      0.00%     63.65% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAlu            0      0.00%     63.65% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCmp            0      0.00%     63.65% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCvt            0      0.00%     63.65% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMisc            0      0.00%     63.65% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMult            0      0.00%     63.65% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMultAcc            0      0.00%     63.65% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShift            0      0.00%     63.65% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.65% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdSqrt            0      0.00%     63.65% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.65% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.65% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.65% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.65% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.65% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMisc          804      0.01%     63.65% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMult            0      0.00%     63.65% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.65% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.65% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemRead      3222383     23.95%     87.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemWrite      1667187     12.39%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::total      13452914                       # Type of FU issued
system.switch_cpus5.iq.rate                  0.552754                       # Inst issue rate
system.switch_cpus5.iq.fu_busy_cnt             307165                       # FU busy when requested
system.switch_cpus5.iq.fu_busy_rate          0.022833                       # FU busy rate (busy events/executed inst)
system.switch_cpus5.iq.int_inst_queue_reads     50385873                       # Number of integer instruction queue reads
system.switch_cpus5.iq.int_inst_queue_writes     15082963                       # Number of integer instruction queue writes
system.switch_cpus5.iq.int_inst_queue_wakeup_accesses     13336519                       # Number of integer instruction queue wakeup accesses
system.switch_cpus5.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus5.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus5.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus5.iq.int_alu_accesses      13760079                       # Number of integer alu accesses
system.switch_cpus5.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus5.iew.lsq.thread0.forwLoads        24564                       # Number of loads that had data forwarded from stores
system.switch_cpus5.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.squashedLoads       130743                       # Number of loads squashed
system.switch_cpus5.iew.lsq.thread0.ignoredResponses           60                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus5.iew.lsq.thread0.memOrderViolation          352                       # Number of memory ordering violations
system.switch_cpus5.iew.lsq.thread0.squashedStores        11409                       # Number of stores squashed
system.switch_cpus5.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus5.iew.lsq.thread0.rescheduledLoads         1192                       # Number of loads that were rescheduled
system.switch_cpus5.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus5.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus5.iew.iewSquashCycles        215490                       # Number of cycles IEW is squashing
system.switch_cpus5.iew.iewBlockCycles         325410                       # Number of cycles IEW is blocking
system.switch_cpus5.iew.iewUnblockCycles        16776                       # Number of cycles IEW is unblocking
system.switch_cpus5.iew.iewDispatchedInsts     13994759                       # Number of instructions dispatched to IQ
system.switch_cpus5.iew.iewDispSquashedInsts          188                       # Number of squashed instructions skipped by dispatch
system.switch_cpus5.iew.iewDispLoadInsts      3305866                       # Number of dispatched load instructions
system.switch_cpus5.iew.iewDispStoreInsts      1671482                       # Number of dispatched store instructions
system.switch_cpus5.iew.iewDispNonSpecInsts          830                       # Number of dispatched non-speculative instructions
system.switch_cpus5.iew.iewIQFullEvents         11338                       # Number of times the IQ has become full, causing a stall
system.switch_cpus5.iew.iewLSQFullEvents           14                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus5.iew.memOrderViolationEvents          352                       # Number of memory order violations
system.switch_cpus5.iew.predictedTakenIncorrect        59516                       # Number of branches that were predicted taken incorrectly
system.switch_cpus5.iew.predictedNotTakenIncorrect        60563                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus5.iew.branchMispredicts       120079                       # Number of branch mispredicts detected at execute
system.switch_cpus5.iew.iewExecutedInsts     13357185                       # Number of executed instructions
system.switch_cpus5.iew.iewExecLoadInsts      3211196                       # Number of load instructions executed
system.switch_cpus5.iew.iewExecSquashedInsts        95729                       # Number of squashed instructions skipped in execute
system.switch_cpus5.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus5.iew.exec_nop                   13                       # number of nop insts executed
system.switch_cpus5.iew.exec_refs             4878169                       # number of memory reference insts executed
system.switch_cpus5.iew.exec_branches         1748914                       # Number of branches executed
system.switch_cpus5.iew.exec_stores           1666973                       # Number of stores executed
system.switch_cpus5.iew.exec_rate            0.548820                       # Inst execution rate
system.switch_cpus5.iew.wb_sent              13337015                       # cumulative count of insts sent to commit
system.switch_cpus5.iew.wb_count             13336519                       # cumulative count of insts written-back
system.switch_cpus5.iew.wb_producers          7204463                       # num instructions producing a value
system.switch_cpus5.iew.wb_consumers         14199524                       # num instructions consuming a value
system.switch_cpus5.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus5.iew.wb_rate              0.547971                       # insts written-back per cycle
system.switch_cpus5.iew.wb_fanout            0.507374                       # average fanout of values written-back
system.switch_cpus5.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus5.commit.commitCommittedInsts     10821961                       # The number of committed instructions
system.switch_cpus5.commit.commitCommittedOps     12717547                       # The number of committed instructions
system.switch_cpus5.commit.commitSquashedInsts      1278357                       # The number of squashed insts skipped by commit
system.switch_cpus5.commit.commitNonSpecStalls         1618                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus5.commit.branchMispredicts       104893                       # The number of times a branch was mispredicted
system.switch_cpus5.commit.committed_per_cycle::samples     22950491                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::mean     0.554130                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::stdev     1.377782                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::0     18340565     79.91%     79.91% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::1      1680470      7.32%     87.24% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::2       789753      3.44%     90.68% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::3       780039      3.40%     94.08% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::4       212086      0.92%     95.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::5       908740      3.96%     98.96% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::6        67895      0.30%     99.26% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::7        49504      0.22%     99.47% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::8       121439      0.53%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::total     22950491                       # Number of insts commited each cycle
system.switch_cpus5.commit.committedInsts     10821961                       # Number of instructions committed
system.switch_cpus5.commit.committedOps      12717547                       # Number of ops (including micro ops) committed
system.switch_cpus5.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus5.commit.refs               4835185                       # Number of memory references committed
system.switch_cpus5.commit.loads              3175115                       # Number of loads committed
system.switch_cpus5.commit.membars                808                       # Number of memory barriers committed
system.switch_cpus5.commit.branches           1679056                       # Number of branches committed
system.switch_cpus5.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus5.commit.int_insts         11309347                       # Number of committed integer instructions.
system.switch_cpus5.commit.function_calls       123178                       # Number of function calls committed.
system.switch_cpus5.commit.bw_lim_events       121439                       # number cycles where commit BW limit reached
system.switch_cpus5.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus5.rob.rob_reads            36824930                       # The number of ROB reads
system.switch_cpus5.rob.rob_writes           28207351                       # The number of ROB writes
system.switch_cpus5.timesIdled                 444829                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus5.idleCycles                1172015                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus5.committedInsts           10821961                       # Number of Instructions Simulated
system.switch_cpus5.committedOps             12717547                       # Number of Ops (including micro ops) Simulated
system.switch_cpus5.committedInsts_total     10821961                       # Number of Instructions Simulated
system.switch_cpus5.cpi                      2.248945                       # CPI: Cycles Per Instruction
system.switch_cpus5.cpi_total                2.248945                       # CPI: Total CPI of All Threads
system.switch_cpus5.ipc                      0.444653                       # IPC: Instructions Per Cycle
system.switch_cpus5.ipc_total                0.444653                       # IPC: Total IPC of All Threads
system.switch_cpus5.int_regfile_reads        66029049                       # number of integer regfile reads
system.switch_cpus5.int_regfile_writes       15498724                       # number of integer regfile writes
system.switch_cpus5.misc_regfile_reads       16699684                       # number of misc regfile reads
system.switch_cpus5.misc_regfile_writes          1616                       # number of misc regfile writes
system.switch_cpus6.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus6.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus6.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus6.dtb.write_misses                0                       # DTB write misses
system.switch_cpus6.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.dtb.hits                        0                       # DTB hits
system.switch_cpus6.dtb.misses                      0                       # DTB misses
system.switch_cpus6.dtb.accesses                    0                       # DTB accesses
system.switch_cpus6.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.itb.read_hits                   0                       # DTB read hits
system.switch_cpus6.itb.read_misses                 0                       # DTB read misses
system.switch_cpus6.itb.write_hits                  0                       # DTB write hits
system.switch_cpus6.itb.write_misses                0                       # DTB write misses
system.switch_cpus6.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.itb.hits                        0                       # DTB hits
system.switch_cpus6.itb.misses                      0                       # DTB misses
system.switch_cpus6.itb.accesses                    0                       # DTB accesses
system.cpu6.workload.num_syscalls                   2                       # Number of system calls
system.switch_cpus6.numCycles                24337996                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.BPredUnit.lookups         1899837                       # Number of BP lookups
system.switch_cpus6.BPredUnit.condPredicted      1713423                       # Number of conditional branches predicted
system.switch_cpus6.BPredUnit.condIncorrect       102581                       # Number of conditional branches incorrect
system.switch_cpus6.BPredUnit.BTBLookups       807960                       # Number of BTB lookups
system.switch_cpus6.BPredUnit.BTBHits          677575                       # Number of BTB hits
system.switch_cpus6.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus6.BPredUnit.usedRAS          105056                       # Number of times the RAS was used to get a target.
system.switch_cpus6.BPredUnit.RASInCorrect         4528                       # Number of incorrect RAS predictions.
system.switch_cpus6.fetch.icacheStallCycles     20171906                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus6.fetch.Insts              11963628                       # Number of instructions fetch has processed
system.switch_cpus6.fetch.Branches            1899837                       # Number of branches that fetch encountered
system.switch_cpus6.fetch.predictedBranches       782631                       # Number of branches that fetch has predicted taken
system.switch_cpus6.fetch.Cycles              2364518                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus6.fetch.SquashCycles         320423                       # Number of cycles fetch has spent squashing
system.switch_cpus6.fetch.BlockedCycles        416483                       # Number of cycles fetch has spent blocked
system.switch_cpus6.fetch.CacheLines          1160262                       # Number of cache lines fetched
system.switch_cpus6.fetch.IcacheSquashes       102986                       # Number of outstanding Icache misses that were squashed
system.switch_cpus6.fetch.rateDist::samples     23168204                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::mean     0.605932                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::stdev     1.934795                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::0        20803686     89.79%     89.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::1           84035      0.36%     90.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::2          172065      0.74%     90.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::3           72149      0.31%     91.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::4          391869      1.69%     92.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::5          349695      1.51%     94.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::6           68788      0.30%     94.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::7          142272      0.61%     95.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::8         1083645      4.68%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::total     23168204                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.branchRate         0.078061                       # Number of branch fetches per cycle
system.switch_cpus6.fetch.rate               0.491562                       # Number of inst fetches per cycle
system.switch_cpus6.decode.IdleCycles        20061922                       # Number of cycles decode is idle
system.switch_cpus6.decode.BlockedCycles       527949                       # Number of cycles decode is blocked
system.switch_cpus6.decode.RunCycles          2355863                       # Number of cycles decode is running
system.switch_cpus6.decode.UnblockCycles         7407                       # Number of cycles decode is unblocking
system.switch_cpus6.decode.SquashCycles        215058                       # Number of cycles decode is squashing
system.switch_cpus6.decode.BranchResolved       167346                       # Number of times decode resolved a branch
system.switch_cpus6.decode.BranchMispred          239                       # Number of times decode detected a branch misprediction
system.switch_cpus6.decode.DecodedInsts      14029503                       # Number of instructions handled by decode
system.switch_cpus6.decode.SquashedInsts         1434                       # Number of squashed instructions handled by decode
system.switch_cpus6.rename.SquashCycles        215058                       # Number of cycles rename is squashing
system.switch_cpus6.rename.IdleCycles        20083090                       # Number of cycles rename is idle
system.switch_cpus6.rename.BlockCycles         358755                       # Number of cycles rename is blocking
system.switch_cpus6.rename.serializeStallCycles       103864                       # count of cycles rename stalled for serializing inst
system.switch_cpus6.rename.RunCycles          2343084                       # Number of cycles rename is running
system.switch_cpus6.rename.UnblockCycles        64348                       # Number of cycles rename is unblocking
system.switch_cpus6.rename.RenamedInsts      14021553                       # Number of instructions processed by rename
system.switch_cpus6.rename.ROBFullEvents            6                       # Number of times rename has blocked due to ROB full
system.switch_cpus6.rename.IQFullEvents         26152                       # Number of times rename has blocked due to IQ full
system.switch_cpus6.rename.LSQFullEvents        23731                       # Number of times rename has blocked due to LSQ full
system.switch_cpus6.rename.FullRegisterEvents          715                       # Number of times there has been no free registers
system.switch_cpus6.rename.RenamedOperands     16474906                       # Number of destination operands rename has renamed
system.switch_cpus6.rename.RenameLookups     66043072                       # Number of register rename lookups that rename has made
system.switch_cpus6.rename.int_rename_lookups     66043072                       # Number of integer rename lookups
system.switch_cpus6.rename.CommittedMaps     14584502                       # Number of HB maps that are committed
system.switch_cpus6.rename.UndoneMaps         1890392                       # Number of HB maps that are undone due to squashing
system.switch_cpus6.rename.serializingInsts         1639                       # count of serializing insts renamed
system.switch_cpus6.rename.tempSerializingInsts          834                       # count of temporary serializing insts renamed
system.switch_cpus6.rename.skidInsts           165458                       # count of insts added to the skid buffer
system.switch_cpus6.memDep0.insertedLoads      3306632                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus6.memDep0.insertedStores      1671845                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus6.memDep0.conflictingLoads        15349                       # Number of conflicting loads.
system.switch_cpus6.memDep0.conflictingStores        81188                       # Number of conflicting stores.
system.switch_cpus6.iq.iqInstsAdded          13992019                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus6.iq.iqNonSpecInstsAdded         1643                       # Number of non-speculative instructions added to the IQ
system.switch_cpus6.iq.iqInstsIssued         13453888                       # Number of instructions issued
system.switch_cpus6.iq.iqSquashedInstsIssued         7015                       # Number of squashed instructions issued
system.switch_cpus6.iq.iqSquashedInstsExamined      1085995                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus6.iq.iqSquashedOperandsExamined      2586129                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus6.iq.iqSquashedNonSpecRemoved           25                       # Number of squashed non-spec instructions that were removed
system.switch_cpus6.iq.issued_per_cycle::samples     23168204                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::mean     0.580705                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::stdev     1.378269                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::0     18389187     79.37%     79.37% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::1      1429480      6.17%     85.54% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::2      1177314      5.08%     90.62% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::3       506088      2.18%     92.81% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::4       642850      2.77%     95.58% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::5       622822      2.69%     98.27% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::6       354902      1.53%     99.80% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::7        27894      0.12%     99.92% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::8        17667      0.08%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::total     23168204                       # Number of insts issued each cycle
system.switch_cpus6.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntAlu          34083     11.09%     11.09% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntMult             0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntDiv              0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatAdd            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCmp            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCvt            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatMult            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatDiv            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatSqrt            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAdd             0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAddAcc            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAlu             0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCmp             0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCvt             0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMisc            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMult            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMultAcc            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShift            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShiftAcc            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdSqrt            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAdd            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAlu            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCmp            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCvt            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatDiv            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMisc            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMult            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatSqrt            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemRead        265449     86.40%     97.50% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemWrite         7690      2.50%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntAlu      8444116     62.76%     62.76% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntMult       117616      0.87%     63.64% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntDiv            0      0.00%     63.64% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatAdd            0      0.00%     63.64% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCmp            0      0.00%     63.64% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCvt            0      0.00%     63.64% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatMult            0      0.00%     63.64% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatDiv            0      0.00%     63.64% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatSqrt            0      0.00%     63.64% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAdd            0      0.00%     63.64% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAddAcc            0      0.00%     63.64% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAlu            0      0.00%     63.64% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCmp            0      0.00%     63.64% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCvt            0      0.00%     63.64% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMisc            0      0.00%     63.64% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMult            0      0.00%     63.64% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMultAcc            0      0.00%     63.64% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShift            0      0.00%     63.64% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.64% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdSqrt            0      0.00%     63.64% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.64% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.64% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.64% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.64% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.64% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMisc          804      0.01%     63.64% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMult            0      0.00%     63.64% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.64% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.64% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemRead      3223791     23.96%     87.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemWrite      1667561     12.39%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::total      13453888                       # Type of FU issued
system.switch_cpus6.iq.rate                  0.552794                       # Inst issue rate
system.switch_cpus6.iq.fu_busy_cnt             307222                       # FU busy when requested
system.switch_cpus6.iq.fu_busy_rate          0.022835                       # FU busy rate (busy events/executed inst)
system.switch_cpus6.iq.int_inst_queue_reads     50390217                       # Number of integer instruction queue reads
system.switch_cpus6.iq.int_inst_queue_writes     15080015                       # Number of integer instruction queue writes
system.switch_cpus6.iq.int_inst_queue_wakeup_accesses     13337942                       # Number of integer instruction queue wakeup accesses
system.switch_cpus6.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus6.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus6.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus6.iq.int_alu_accesses      13761110                       # Number of integer alu accesses
system.switch_cpus6.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus6.iew.lsq.thread0.forwLoads        24523                       # Number of loads that had data forwarded from stores
system.switch_cpus6.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.squashedLoads       130769                       # Number of loads squashed
system.switch_cpus6.iew.lsq.thread0.ignoredResponses           64                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus6.iew.lsq.thread0.memOrderViolation          359                       # Number of memory ordering violations
system.switch_cpus6.iew.lsq.thread0.squashedStores        11402                       # Number of stores squashed
system.switch_cpus6.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus6.iew.lsq.thread0.rescheduledLoads         1192                       # Number of loads that were rescheduled
system.switch_cpus6.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus6.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus6.iew.iewSquashCycles        215058                       # Number of cycles IEW is squashing
system.switch_cpus6.iew.iewBlockCycles         324511                       # Number of cycles IEW is blocking
system.switch_cpus6.iew.iewUnblockCycles        16706                       # Number of cycles IEW is unblocking
system.switch_cpus6.iew.iewDispatchedInsts     13993680                       # Number of instructions dispatched to IQ
system.switch_cpus6.iew.iewDispSquashedInsts          175                       # Number of squashed instructions skipped by dispatch
system.switch_cpus6.iew.iewDispLoadInsts      3306632                       # Number of dispatched load instructions
system.switch_cpus6.iew.iewDispStoreInsts      1671845                       # Number of dispatched store instructions
system.switch_cpus6.iew.iewDispNonSpecInsts          835                       # Number of dispatched non-speculative instructions
system.switch_cpus6.iew.iewIQFullEvents         11302                       # Number of times the IQ has become full, causing a stall
system.switch_cpus6.iew.iewLSQFullEvents           13                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus6.iew.memOrderViolationEvents          359                       # Number of memory order violations
system.switch_cpus6.iew.predictedTakenIncorrect        59319                       # Number of branches that were predicted taken incorrectly
system.switch_cpus6.iew.predictedNotTakenIncorrect        60388                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus6.iew.branchMispredicts       119707                       # Number of branch mispredicts detected at execute
system.switch_cpus6.iew.iewExecutedInsts     13358849                       # Number of executed instructions
system.switch_cpus6.iew.iewExecLoadInsts      3212633                       # Number of load instructions executed
system.switch_cpus6.iew.iewExecSquashedInsts        95039                       # Number of squashed instructions skipped in execute
system.switch_cpus6.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus6.iew.exec_nop                   18                       # number of nop insts executed
system.switch_cpus6.iew.exec_refs             4879986                       # number of memory reference insts executed
system.switch_cpus6.iew.exec_branches         1749262                       # Number of branches executed
system.switch_cpus6.iew.exec_stores           1667353                       # Number of stores executed
system.switch_cpus6.iew.exec_rate            0.548889                       # Inst execution rate
system.switch_cpus6.iew.wb_sent              13338427                       # cumulative count of insts sent to commit
system.switch_cpus6.iew.wb_count             13337942                       # cumulative count of insts written-back
system.switch_cpus6.iew.wb_producers          7204347                       # num instructions producing a value
system.switch_cpus6.iew.wb_consumers         14194039                       # num instructions consuming a value
system.switch_cpus6.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus6.iew.wb_rate              0.548030                       # insts written-back per cycle
system.switch_cpus6.iew.wb_fanout            0.507561                       # average fanout of values written-back
system.switch_cpus6.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus6.commit.commitCommittedInsts     10823594                       # The number of committed instructions
system.switch_cpus6.commit.commitCommittedOps     12719402                       # The number of committed instructions
system.switch_cpus6.commit.commitSquashedInsts      1275418                       # The number of squashed insts skipped by commit
system.switch_cpus6.commit.commitNonSpecStalls         1618                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus6.commit.branchMispredicts       104627                       # The number of times a branch was mispredicted
system.switch_cpus6.commit.committed_per_cycle::samples     22953146                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::mean     0.554146                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::stdev     1.377706                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::0     18342178     79.91%     79.91% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::1      1680934      7.32%     87.23% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::2       789992      3.44%     90.68% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::3       780120      3.40%     94.08% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::4       212202      0.92%     95.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::5       909223      3.96%     98.96% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::6        67615      0.29%     99.26% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::7        49545      0.22%     99.47% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::8       121337      0.53%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::total     22953146                       # Number of insts commited each cycle
system.switch_cpus6.commit.committedInsts     10823594                       # Number of instructions committed
system.switch_cpus6.commit.committedOps      12719402                       # Number of ops (including micro ops) committed
system.switch_cpus6.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus6.commit.refs               4836299                       # Number of memory references committed
system.switch_cpus6.commit.loads              3175856                       # Number of loads committed
system.switch_cpus6.commit.membars                808                       # Number of memory barriers committed
system.switch_cpus6.commit.branches           1679278                       # Number of branches committed
system.switch_cpus6.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus6.commit.int_insts         11310980                       # Number of committed integer instructions.
system.switch_cpus6.commit.function_calls       123178                       # Number of function calls committed.
system.switch_cpus6.commit.bw_lim_events       121337                       # number cycles where commit BW limit reached
system.switch_cpus6.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus6.rob.rob_reads            36826603                       # The number of ROB reads
system.switch_cpus6.rob.rob_writes           28204748                       # The number of ROB writes
system.switch_cpus6.timesIdled                 444551                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus6.idleCycles                1169792                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus6.committedInsts           10823594                       # Number of Instructions Simulated
system.switch_cpus6.committedOps             12719402                       # Number of Ops (including micro ops) Simulated
system.switch_cpus6.committedInsts_total     10823594                       # Number of Instructions Simulated
system.switch_cpus6.cpi                      2.248606                       # CPI: Cycles Per Instruction
system.switch_cpus6.cpi_total                2.248606                       # CPI: Total CPI of All Threads
system.switch_cpus6.ipc                      0.444720                       # IPC: Instructions Per Cycle
system.switch_cpus6.ipc_total                0.444720                       # IPC: Total IPC of All Threads
system.switch_cpus6.int_regfile_reads        66038630                       # number of integer regfile reads
system.switch_cpus6.int_regfile_writes       15498804                       # number of integer regfile writes
system.switch_cpus6.misc_regfile_reads       16700143                       # number of misc regfile reads
system.switch_cpus6.misc_regfile_writes          1616                       # number of misc regfile writes
system.switch_cpus7.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus7.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus7.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus7.dtb.write_misses                0                       # DTB write misses
system.switch_cpus7.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.dtb.hits                        0                       # DTB hits
system.switch_cpus7.dtb.misses                      0                       # DTB misses
system.switch_cpus7.dtb.accesses                    0                       # DTB accesses
system.switch_cpus7.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.itb.read_hits                   0                       # DTB read hits
system.switch_cpus7.itb.read_misses                 0                       # DTB read misses
system.switch_cpus7.itb.write_hits                  0                       # DTB write hits
system.switch_cpus7.itb.write_misses                0                       # DTB write misses
system.switch_cpus7.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.itb.hits                        0                       # DTB hits
system.switch_cpus7.itb.misses                      0                       # DTB misses
system.switch_cpus7.itb.accesses                    0                       # DTB accesses
system.cpu7.workload.num_syscalls                   5                       # Number of system calls
system.switch_cpus7.numCycles                24337996                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.BPredUnit.lookups         1985024                       # Number of BP lookups
system.switch_cpus7.BPredUnit.condPredicted      1623199                       # Number of conditional branches predicted
system.switch_cpus7.BPredUnit.condIncorrect       196115                       # Number of conditional branches incorrect
system.switch_cpus7.BPredUnit.BTBLookups       845379                       # Number of BTB lookups
system.switch_cpus7.BPredUnit.BTBHits          783160                       # Number of BTB hits
system.switch_cpus7.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus7.BPredUnit.usedRAS          203497                       # Number of times the RAS was used to get a target.
system.switch_cpus7.BPredUnit.RASInCorrect         8745                       # Number of incorrect RAS predictions.
system.switch_cpus7.fetch.icacheStallCycles     19268699                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus7.fetch.Insts              11254876                       # Number of instructions fetch has processed
system.switch_cpus7.fetch.Branches            1985024                       # Number of branches that fetch encountered
system.switch_cpus7.fetch.predictedBranches       986657                       # Number of branches that fetch has predicted taken
system.switch_cpus7.fetch.Cycles              2359148                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus7.fetch.SquashCycles         567884                       # Number of cycles fetch has spent squashing
system.switch_cpus7.fetch.BlockedCycles        327653                       # Number of cycles fetch has spent blocked
system.switch_cpus7.fetch.PendingTrapStallCycles           26                       # Number of stall cycles due to pending traps
system.switch_cpus7.fetch.CacheLines          1186643                       # Number of cache lines fetched
system.switch_cpus7.fetch.IcacheSquashes       197547                       # Number of outstanding Icache misses that were squashed
system.switch_cpus7.fetch.rateDist::samples     22323023                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::mean     0.616211                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::stdev     1.967543                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::0        19963875     89.43%     89.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::1          128434      0.58%     90.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::2          201748      0.90%     90.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::3          319446      1.43%     92.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::4          134292      0.60%     92.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::5          151283      0.68%     93.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::6          158019      0.71%     94.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::7          103686      0.46%     94.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::8         1162240      5.21%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::total     22323023                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.branchRate         0.081561                       # Number of branch fetches per cycle
system.switch_cpus7.fetch.rate               0.462441                       # Number of inst fetches per cycle
system.switch_cpus7.decode.IdleCycles        19099093                       # Number of cycles decode is idle
system.switch_cpus7.decode.BlockedCycles       499048                       # Number of cycles decode is blocked
system.switch_cpus7.decode.RunCycles          2351613                       # Number of cycles decode is running
system.switch_cpus7.decode.UnblockCycles         6044                       # Number of cycles decode is unblocking
system.switch_cpus7.decode.SquashCycles        367223                       # Number of cycles decode is squashing
system.switch_cpus7.decode.BranchResolved       325447                       # Number of times decode resolved a branch
system.switch_cpus7.decode.BranchMispred          275                       # Number of times decode detected a branch misprediction
system.switch_cpus7.decode.DecodedInsts      13744663                       # Number of instructions handled by decode
system.switch_cpus7.decode.SquashedInsts         1631                       # Number of squashed instructions handled by decode
system.switch_cpus7.rename.SquashCycles        367223                       # Number of cycles rename is squashing
system.switch_cpus7.rename.IdleCycles        19127382                       # Number of cycles rename is idle
system.switch_cpus7.rename.BlockCycles         159999                       # Number of cycles rename is blocking
system.switch_cpus7.rename.serializeStallCycles       258537                       # count of cycles rename stalled for serializing inst
system.switch_cpus7.rename.RunCycles          2329684                       # Number of cycles rename is running
system.switch_cpus7.rename.UnblockCycles        80196                       # Number of cycles rename is unblocking
system.switch_cpus7.rename.RenamedInsts      13735412                       # Number of instructions processed by rename
system.switch_cpus7.rename.ROBFullEvents         1912                       # Number of times rename has blocked due to ROB full
system.switch_cpus7.rename.IQFullEvents         23371                       # Number of times rename has blocked due to IQ full
system.switch_cpus7.rename.LSQFullEvents        30226                       # Number of times rename has blocked due to LSQ full
system.switch_cpus7.rename.FullRegisterEvents         2837                       # Number of times there has been no free registers
system.switch_cpus7.rename.RenamedOperands     19063908                       # Number of destination operands rename has renamed
system.switch_cpus7.rename.RenameLookups     63887650                       # Number of register rename lookups that rename has made
system.switch_cpus7.rename.int_rename_lookups     63887650                       # Number of integer rename lookups
system.switch_cpus7.rename.CommittedMaps     16262708                       # Number of HB maps that are committed
system.switch_cpus7.rename.UndoneMaps         2801200                       # Number of HB maps that are undone due to squashing
system.switch_cpus7.rename.serializingInsts         3468                       # count of serializing insts renamed
system.switch_cpus7.rename.tempSerializingInsts         1895                       # count of temporary serializing insts renamed
system.switch_cpus7.rename.skidInsts           246210                       # count of insts added to the skid buffer
system.switch_cpus7.memDep0.insertedLoads      1312206                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus7.memDep0.insertedStores       703792                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus7.memDep0.conflictingLoads        21208                       # Number of conflicting loads.
system.switch_cpus7.memDep0.conflictingStores       159428                       # Number of conflicting stores.
system.switch_cpus7.iq.iqInstsAdded          13714990                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus7.iq.iqNonSpecInstsAdded         3479                       # Number of non-speculative instructions added to the IQ
system.switch_cpus7.iq.iqInstsIssued         12977946                       # Number of instructions issued
system.switch_cpus7.iq.iqSquashedInstsIssued        16557                       # Number of squashed instructions issued
system.switch_cpus7.iq.iqSquashedInstsExamined      1749891                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus7.iq.iqSquashedOperandsExamined      3887961                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus7.iq.iqSquashedNonSpecRemoved          304                       # Number of squashed non-spec instructions that were removed
system.switch_cpus7.iq.issued_per_cycle::samples     22323023                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::mean     0.581370                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::stdev     1.273323                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::0     16852066     75.49%     75.49% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::1      2194604      9.83%     85.32% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::2      1201141      5.38%     90.70% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::3       819131      3.67%     94.37% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::4       765387      3.43%     97.80% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::5       221005      0.99%     98.79% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::6       170998      0.77%     99.56% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::7        58422      0.26%     99.82% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::8        40269      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::total     22323023                       # Number of insts issued each cycle
system.switch_cpus7.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntAlu           3085     12.57%     12.57% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntMult             0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntDiv              0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatAdd            0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCmp            0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCvt            0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatMult            0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatDiv            0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatSqrt            0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAdd             0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAddAcc            0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAlu             0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCmp             0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCvt             0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMisc            0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMult            0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMultAcc            0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShift            0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShiftAcc            0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdSqrt            0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAdd            0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAlu            0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCmp            0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCvt            0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatDiv            0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMisc            0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMult            0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatSqrt            0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemRead          9596     39.09%     51.66% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemWrite        11867     48.34%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntAlu     10871626     83.77%     83.77% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntMult       204926      1.58%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatMult            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatSqrt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAddAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAlu            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMisc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMult            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMultAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShift            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdSqrt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMisc         1572      0.01%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMult            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemRead      1200400      9.25%     94.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemWrite       699422      5.39%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::total      12977946                       # Type of FU issued
system.switch_cpus7.iq.rate                  0.533238                       # Inst issue rate
system.switch_cpus7.iq.fu_busy_cnt              24548                       # FU busy when requested
system.switch_cpus7.iq.fu_busy_rate          0.001892                       # FU busy rate (busy events/executed inst)
system.switch_cpus7.iq.int_inst_queue_reads     48320020                       # Number of integer instruction queue reads
system.switch_cpus7.iq.int_inst_queue_writes     15468518                       # Number of integer instruction queue writes
system.switch_cpus7.iq.int_inst_queue_wakeup_accesses     12766945                       # Number of integer instruction queue wakeup accesses
system.switch_cpus7.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus7.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus7.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus7.iq.int_alu_accesses      13002494                       # Number of integer alu accesses
system.switch_cpus7.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus7.iew.lsq.thread0.forwLoads        38748                       # Number of loads that had data forwarded from stores
system.switch_cpus7.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.squashedLoads       238826                       # Number of loads squashed
system.switch_cpus7.iew.lsq.thread0.ignoredResponses           24                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus7.iew.lsq.thread0.memOrderViolation          162                       # Number of memory ordering violations
system.switch_cpus7.iew.lsq.thread0.squashedStores        21304                       # Number of stores squashed
system.switch_cpus7.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus7.iew.lsq.thread0.rescheduledLoads          833                       # Number of loads that were rescheduled
system.switch_cpus7.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus7.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus7.iew.iewSquashCycles        367223                       # Number of cycles IEW is squashing
system.switch_cpus7.iew.iewBlockCycles         113203                       # Number of cycles IEW is blocking
system.switch_cpus7.iew.iewUnblockCycles        11610                       # Number of cycles IEW is unblocking
system.switch_cpus7.iew.iewDispatchedInsts     13718491                       # Number of instructions dispatched to IQ
system.switch_cpus7.iew.iewDispSquashedInsts         3759                       # Number of squashed instructions skipped by dispatch
system.switch_cpus7.iew.iewDispLoadInsts      1312206                       # Number of dispatched load instructions
system.switch_cpus7.iew.iewDispStoreInsts       703792                       # Number of dispatched store instructions
system.switch_cpus7.iew.iewDispNonSpecInsts         1893                       # Number of dispatched non-speculative instructions
system.switch_cpus7.iew.iewIQFullEvents          8612                       # Number of times the IQ has become full, causing a stall
system.switch_cpus7.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus7.iew.memOrderViolationEvents          162                       # Number of memory order violations
system.switch_cpus7.iew.predictedTakenIncorrect       113760                       # Number of branches that were predicted taken incorrectly
system.switch_cpus7.iew.predictedNotTakenIncorrect       112180                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus7.iew.branchMispredicts       225940                       # Number of branch mispredicts detected at execute
system.switch_cpus7.iew.iewExecutedInsts     12791876                       # Number of executed instructions
system.switch_cpus7.iew.iewExecLoadInsts      1128652                       # Number of load instructions executed
system.switch_cpus7.iew.iewExecSquashedInsts       186070                       # Number of squashed instructions skipped in execute
system.switch_cpus7.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus7.iew.exec_nop                   22                       # number of nop insts executed
system.switch_cpus7.iew.exec_refs             1827728                       # number of memory reference insts executed
system.switch_cpus7.iew.exec_branches         1799594                       # Number of branches executed
system.switch_cpus7.iew.exec_stores            699076                       # Number of stores executed
system.switch_cpus7.iew.exec_rate            0.525593                       # Inst execution rate
system.switch_cpus7.iew.wb_sent              12767168                       # cumulative count of insts sent to commit
system.switch_cpus7.iew.wb_count             12766945                       # cumulative count of insts written-back
system.switch_cpus7.iew.wb_producers          7464391                       # num instructions producing a value
system.switch_cpus7.iew.wb_consumers         19498323                       # num instructions consuming a value
system.switch_cpus7.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus7.iew.wb_rate              0.524568                       # insts written-back per cycle
system.switch_cpus7.iew.wb_fanout            0.382822                       # average fanout of values written-back
system.switch_cpus7.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus7.commit.commitCommittedInsts      9552689                       # The number of committed instructions
system.switch_cpus7.commit.commitCommittedOps     11709096                       # The number of committed instructions
system.switch_cpus7.commit.commitSquashedInsts      2009418                       # The number of squashed insts skipped by commit
system.switch_cpus7.commit.commitNonSpecStalls         3175                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus7.commit.branchMispredicts       199994                       # The number of times a branch was mispredicted
system.switch_cpus7.commit.committed_per_cycle::samples     21955800                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::mean     0.533303                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::stdev     1.386294                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::0     17199982     78.34%     78.34% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::1      2303202     10.49%     88.83% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::2       897694      4.09%     92.92% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::3       483134      2.20%     95.12% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::4       361664      1.65%     96.77% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::5       201769      0.92%     97.68% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::6       125113      0.57%     98.25% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::7       111011      0.51%     98.76% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::8       272231      1.24%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::total     21955800                       # Number of insts commited each cycle
system.switch_cpus7.commit.committedInsts      9552689                       # Number of instructions committed
system.switch_cpus7.commit.committedOps      11709096                       # Number of ops (including micro ops) committed
system.switch_cpus7.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus7.commit.refs               1755868                       # Number of memory references committed
system.switch_cpus7.commit.loads              1073380                       # Number of loads committed
system.switch_cpus7.commit.membars               1584                       # Number of memory barriers committed
system.switch_cpus7.commit.branches           1680665                       # Number of branches committed
system.switch_cpus7.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus7.commit.int_insts         10550910                       # Number of committed integer instructions.
system.switch_cpus7.commit.function_calls       237898                       # Number of function calls committed.
system.switch_cpus7.commit.bw_lim_events       272231                       # number cycles where commit BW limit reached
system.switch_cpus7.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus7.rob.rob_reads            35402018                       # The number of ROB reads
system.switch_cpus7.rob.rob_writes           27804284                       # The number of ROB writes
system.switch_cpus7.timesIdled                 312096                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus7.idleCycles                2014973                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus7.committedInsts            9552689                       # Number of Instructions Simulated
system.switch_cpus7.committedOps             11709096                       # Number of Ops (including micro ops) Simulated
system.switch_cpus7.committedInsts_total      9552689                       # Number of Instructions Simulated
system.switch_cpus7.cpi                      2.547764                       # CPI: Cycles Per Instruction
system.switch_cpus7.cpi_total                2.547764                       # CPI: Total CPI of All Threads
system.switch_cpus7.ipc                      0.392501                       # IPC: Instructions Per Cycle
system.switch_cpus7.ipc_total                0.392501                       # IPC: Total IPC of All Threads
system.switch_cpus7.int_regfile_reads        57684530                       # number of integer regfile reads
system.switch_cpus7.int_regfile_writes       17697801                       # number of integer regfile writes
system.switch_cpus7.misc_regfile_reads       12817868                       # number of misc regfile reads
system.switch_cpus7.misc_regfile_writes          3172                       # number of misc regfile writes
system.l2.replacements                          12520                       # number of replacements
system.l2.tagsinuse                      32765.015813                       # Cycle average of tags in use
system.l2.total_refs                          1681124                       # Total number of references to valid blocks.
system.l2.sampled_refs                          45280                       # Sample count of references to valid blocks.
system.l2.avg_refs                          37.127297                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           245.837637                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     34.498245                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data    389.956160                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     33.474469                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data    466.228025                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst     33.335380                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data    468.598423                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.inst     24.374409                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.data    825.215244                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus4.inst     28.278200                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus4.data    591.764560                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus5.inst     25.367945                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus5.data   1111.747383                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus6.inst     25.376195                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus6.data   1102.447669                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus7.inst     25.890453                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus7.data   1018.006937                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           1923.722688                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           2446.507584                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data           2445.620796                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu3.data           3796.429341                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu4.data           3215.472283                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu5.data           4198.824623                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu6.data           4235.511200                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu7.data           4052.529963                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.007502                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.001053                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.011901                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.001022                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.014228                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.001017                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.014300                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.inst     0.000744                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.data     0.025184                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus4.inst     0.000863                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus4.data     0.018059                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus5.inst     0.000774                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus5.data     0.033928                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus6.inst     0.000774                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus6.data     0.033644                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus7.inst     0.000790                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus7.data     0.031067                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.058707                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.074661                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.074634                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu3.data             0.115858                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu4.data             0.098128                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu5.data             0.128138                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu6.data             0.129258                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu7.data             0.123673                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999909                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.data         2814                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data         2945                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data         2920                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data         3929                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus4.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus4.data         3939                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus5.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus5.data         5382                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus6.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus6.data         5393                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus7.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus7.data         4877                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   32209                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            10871                       # number of Writeback hits
system.l2.Writeback_hits::total                 10871                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus0.data           17                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data           18                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus2.data           18                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data            6                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus4.data           15                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus5.data            6                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus6.data            6                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus7.data           15                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   101                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus0.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data         2831                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data         2963                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data         2938                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data         3935                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.data         3954                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.data         5388                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.data         5399                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.data         4892                       # number of demand (read+write) hits
system.l2.demand_hits::total                    32310                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data         2831                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data         2963                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data         2938                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data         3935                       # number of overall hits
system.l2.overall_hits::switch_cpus4.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus4.data         3954                       # number of overall hits
system.l2.overall_hits::switch_cpus5.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus5.data         5388                       # number of overall hits
system.l2.overall_hits::switch_cpus6.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus6.data         5399                       # number of overall hits
system.l2.overall_hits::switch_cpus7.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus7.data         4892                       # number of overall hits
system.l2.overall_hits::total                   32310                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           40                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data          802                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           41                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data          948                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           41                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data          965                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst           28                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data         1525                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus4.inst           33                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus4.data         1305                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus5.inst           35                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus5.data         2313                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus6.inst           35                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus6.data         2297                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus7.inst           36                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus7.data         2073                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 12517                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus4.data            2                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                   2                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           40                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data          802                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           41                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data          948                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           41                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data          965                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst           28                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data         1525                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.inst           33                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.data         1307                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.inst           35                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.data         2313                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.inst           35                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.data         2297                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.inst           36                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.data         2073                       # number of demand (read+write) misses
system.l2.demand_misses::total                  12519                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           40                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data          802                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           41                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data          948                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           41                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data          965                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst           28                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data         1525                       # number of overall misses
system.l2.overall_misses::switch_cpus4.inst           33                       # number of overall misses
system.l2.overall_misses::switch_cpus4.data         1307                       # number of overall misses
system.l2.overall_misses::switch_cpus5.inst           35                       # number of overall misses
system.l2.overall_misses::switch_cpus5.data         2313                       # number of overall misses
system.l2.overall_misses::switch_cpus6.inst           35                       # number of overall misses
system.l2.overall_misses::switch_cpus6.data         2297                       # number of overall misses
system.l2.overall_misses::switch_cpus7.inst           36                       # number of overall misses
system.l2.overall_misses::switch_cpus7.data         2073                       # number of overall misses
system.l2.overall_misses::total                 12519                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      5890551                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data    122413447                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      6244651                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data    142796460                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst      6176658                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data    146299678                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst      4155693                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data    229821958                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus4.inst      5000419                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus4.data    197065585                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus5.inst      5220727                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus5.data    351322361                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus6.inst      5393159                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus6.data    348295771                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus7.inst      5353694                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus7.data    312969574                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      1894420386                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus4.data       297950                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total        297950                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      5890551                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data    122413447                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      6244651                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data    142796460                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst      6176658                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data    146299678                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst      4155693                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data    229821958                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus4.inst      5000419                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus4.data    197363535                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus5.inst      5220727                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus5.data    351322361                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus6.inst      5393159                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus6.data    348295771                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus7.inst      5353694                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus7.data    312969574                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1894718336                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      5890551                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data    122413447                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      6244651                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data    142796460                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst      6176658                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data    146299678                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst      4155693                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data    229821958                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus4.inst      5000419                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus4.data    197363535                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus5.inst      5220727                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus5.data    351322361                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus6.inst      5393159                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus6.data    348295771                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus7.inst      5353694                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus7.data    312969574                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1894718336                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           42                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data         3616                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           43                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data         3893                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           42                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data         3885                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst           29                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data         5454                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus4.inst           34                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus4.data         5244                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus5.inst           36                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus5.data         7695                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus6.inst           36                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus6.data         7690                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus7.inst           37                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus7.data         6950                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               44726                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        10871                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             10871                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data           17                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data           18                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data           18                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data            6                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus4.data           17                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus5.data            6                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus6.data            6                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus7.data           15                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               103                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           42                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data         3633                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           43                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         3911                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           42                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data         3903                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst           29                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data         5460                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.inst           34                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.data         5261                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.inst           36                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.data         7701                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.inst           36                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.data         7696                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.inst           37                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.data         6965                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                44829                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           42                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data         3633                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           43                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         3911                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           42                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data         3903                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst           29                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data         5460                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.inst           34                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.data         5261                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.inst           36                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.data         7701                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.inst           36                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.data         7696                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.inst           37                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.data         6965                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               44829                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst     0.952381                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.221792                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst     0.953488                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.243514                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst     0.976190                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.248391                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst     0.965517                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.279611                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus4.inst     0.970588                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus4.data     0.248856                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus5.inst     0.972222                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus5.data     0.300585                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus6.inst     0.972222                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus6.data     0.298700                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus7.inst     0.972973                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus7.data     0.298273                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.279860                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus4.data     0.117647                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.019417                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.952381                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.220754                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.953488                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.242393                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.976190                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.247246                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.965517                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.279304                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.inst     0.970588                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.data     0.248432                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.inst     0.972222                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.data     0.300351                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.inst     0.972222                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.data     0.298467                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.inst     0.972973                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.data     0.297631                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.279261                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.952381                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.220754                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.953488                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.242393                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.976190                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.247246                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.965517                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.279304                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.inst     0.970588                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.data     0.248432                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.inst     0.972222                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.data     0.300351                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.inst     0.972222                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.data     0.298467                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.inst     0.972973                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.data     0.297631                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.279261                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 147263.775000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 152635.220698                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 152308.560976                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 150629.177215                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 150650.195122                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 151605.883938                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 148417.607143                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 150702.923279                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus4.inst 151527.848485                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus4.data 151008.111111                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus5.inst 149163.628571                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus5.data 151890.341980                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus6.inst 154090.257143                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus6.data 151630.723117                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus7.inst 148713.722222                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus7.data 150974.227689                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 151347.797875                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus4.data       148975                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total       148975                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 147263.775000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 152635.220698                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 152308.560976                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 150629.177215                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 150650.195122                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 151605.883938                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 148417.607143                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 150702.923279                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus4.inst 151527.848485                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus4.data       151005                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus5.inst 149163.628571                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus5.data 151890.341980                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus6.inst 154090.257143                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus6.data 151630.723117                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus7.inst 148713.722222                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus7.data 150974.227689                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 151347.418803                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 147263.775000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 152635.220698                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 152308.560976                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 150629.177215                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 150650.195122                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 151605.883938                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 148417.607143                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 150702.923279                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus4.inst 151527.848485                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus4.data       151005                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus5.inst 149163.628571                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus5.data 151890.341980                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus6.inst 154090.257143                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus6.data 151630.723117                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus7.inst 148713.722222                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus7.data 150974.227689                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 151347.418803                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 4052                       # number of writebacks
system.l2.writebacks::total                      4052                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           40                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data          802                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           41                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data          948                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           41                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data          965                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst           28                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data         1525                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus4.inst           33                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus4.data         1305                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus5.inst           35                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus5.data         2313                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus6.inst           35                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus6.data         2297                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus7.inst           36                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus7.data         2073                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            12517                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus4.data            2                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total              2                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           40                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data          802                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           41                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data          948                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           41                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data          965                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst           28                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data         1525                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus4.inst           33                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus4.data         1307                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus5.inst           35                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus5.data         2313                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus6.inst           35                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus6.data         2297                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus7.inst           36                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus7.data         2073                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             12519                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           40                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data          802                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           41                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data          948                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           41                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data          965                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst           28                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data         1525                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus4.inst           33                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus4.data         1307                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus5.inst           35                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus5.data         2313                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus6.inst           35                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus6.data         2297                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus7.inst           36                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus7.data         2073                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            12519                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      3557382                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data     75704165                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      3862618                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data     87581654                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst      3788464                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data     90105236                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst      2524977                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data    140939002                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus4.inst      3077235                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus4.data    121048875                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus5.inst      3179816                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus5.data    216615059                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus6.inst      3356731                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus6.data    214528920                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus7.inst      3255007                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus7.data    192213301                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   1165338442                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus4.data       182311                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total       182311                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      3557382                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data     75704165                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      3862618                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data     87581654                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst      3788464                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data     90105236                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst      2524977                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data    140939002                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus4.inst      3077235                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus4.data    121231186                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus5.inst      3179816                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus5.data    216615059                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus6.inst      3356731                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus6.data    214528920                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus7.inst      3255007                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus7.data    192213301                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1165520753                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      3557382                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data     75704165                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      3862618                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data     87581654                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst      3788464                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data     90105236                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst      2524977                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data    140939002                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus4.inst      3077235                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus4.data    121231186                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus5.inst      3179816                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus5.data    216615059                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus6.inst      3356731                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus6.data    214528920                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus7.inst      3255007                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus7.data    192213301                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1165520753                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.952381                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.221792                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.953488                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.243514                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.976190                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.248391                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.965517                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.279611                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.970588                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus4.data     0.248856                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.972222                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus5.data     0.300585                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.972222                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus6.data     0.298700                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.972973                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus7.data     0.298273                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.279860                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus4.data     0.117647                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.019417                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.952381                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.220754                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.953488                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.242393                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst     0.976190                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.247246                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst     0.965517                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.279304                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus4.inst     0.970588                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus4.data     0.248432                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus5.inst     0.972222                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus5.data     0.300351                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus6.inst     0.972222                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus6.data     0.298467                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus7.inst     0.972973                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus7.data     0.297631                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.279261                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.952381                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.220754                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.953488                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.242393                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst     0.976190                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.247246                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst     0.965517                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.279304                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus4.inst     0.970588                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus4.data     0.248432                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus5.inst     0.972222                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus5.data     0.300351                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus6.inst     0.972222                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus6.data     0.298467                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus7.inst     0.972973                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus7.data     0.297631                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.279261                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 88934.550000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 94394.220698                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 94210.195122                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 92385.710970                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 92401.560976                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 93373.301554                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 90177.750000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 92419.017705                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 93249.545455                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 92757.758621                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 90851.885714                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 93651.127972                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 95906.600000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 93395.263387                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 90416.861111                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 92722.287024                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 93100.458736                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus4.data 91155.500000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 91155.500000                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 88934.550000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 94394.220698                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 94210.195122                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 92385.710970                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 92401.560976                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 93373.301554                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 90177.750000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 92419.017705                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus4.inst 93249.545455                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus4.data 92755.306809                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus5.inst 90851.885714                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus5.data 93651.127972                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus6.inst 95906.600000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus6.data 93395.263387                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus7.inst 90416.861111                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus7.data 92722.287024                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 93100.148015                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 88934.550000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 94394.220698                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 94210.195122                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 92385.710970                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 92401.560976                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 93373.301554                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 90177.750000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 92419.017705                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus4.inst 93249.545455                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus4.data 92755.306809                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus5.inst 90851.885714                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus5.data 93651.127972                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus6.inst 95906.600000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus6.data 93395.263387                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus7.inst 90416.861111                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus7.data 92722.287024                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 93100.148015                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               491.442109                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001204417                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   497                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2014495.808853                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    36.442109                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          455                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.058401                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.729167                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.787567                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1196317                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1196317                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1196317                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1196317                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1196317                       # number of overall hits
system.cpu0.icache.overall_hits::total        1196317                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           56                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           56                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           56                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            56                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           56                       # number of overall misses
system.cpu0.icache.overall_misses::total           56                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      8362401                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      8362401                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      8362401                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      8362401                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      8362401                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      8362401                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1196373                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1196373                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1196373                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1196373                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1196373                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1196373                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000047                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000047                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000047                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000047                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000047                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000047                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 149328.589286                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 149328.589286                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 149328.589286                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 149328.589286                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 149328.589286                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 149328.589286                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           14                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           14                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           14                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           14                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           14                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           14                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           42                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           42                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           42                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           42                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           42                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           42                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      6454412                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      6454412                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      6454412                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      6454412                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      6454412                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      6454412                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000035                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000035                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000035                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000035                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000035                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000035                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 153676.476190                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 153676.476190                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 153676.476190                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 153676.476190                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 153676.476190                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 153676.476190                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  3633                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               148429630                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                  3889                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              38166.528671                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   220.282197                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    35.717803                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.860477                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.139523                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data       953067                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total         953067                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       706642                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        706642                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1805                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1805                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1721                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1721                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      1659709                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1659709                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      1659709                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1659709                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data         9253                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total         9253                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           99                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           99                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data         9352                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total          9352                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data         9352                       # number of overall misses
system.cpu0.dcache.overall_misses::total         9352                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data    899791713                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    899791713                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      7663115                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      7663115                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data    907454828                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    907454828                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data    907454828                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    907454828                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data       962320                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total       962320                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       706741                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       706741                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1805                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1805                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1721                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1721                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      1669061                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1669061                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      1669061                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1669061                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.009615                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.009615                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000140                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000140                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.005603                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.005603                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.005603                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.005603                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 97243.241435                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 97243.241435                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 77405.202020                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 77405.202020                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 97033.236527                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 97033.236527                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 97033.236527                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 97033.236527                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets         8577                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets         8577                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks          811                       # number of writebacks
system.cpu0.dcache.writebacks::total              811                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data         5637                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total         5637                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           82                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           82                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data         5719                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total         5719                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data         5719                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total         5719                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         3616                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         3616                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data           17                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total           17                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         3633                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         3633                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         3633                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         3633                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    316133346                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    316133346                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data      1282456                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total      1282456                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    317415802                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    317415802                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    317415802                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    317415802                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.003758                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.003758                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000024                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000024                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002177                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002177                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002177                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002177                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 87426.257190                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 87426.257190                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 75438.588235                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 75438.588235                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 87370.162951                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 87370.162951                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 87370.162951                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 87370.162951                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               510.241621                       # Cycle average of tags in use
system.cpu1.icache.total_refs               998101920                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   518                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1926837.683398                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    35.241621                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          475                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.056477                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.761218                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.817695                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1189449                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1189449                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1189449                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1189449                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1189449                       # number of overall hits
system.cpu1.icache.overall_hits::total        1189449                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           55                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           55                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           55                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            55                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           55                       # number of overall misses
system.cpu1.icache.overall_misses::total           55                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      8710758                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      8710758                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      8710758                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      8710758                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      8710758                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      8710758                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1189504                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1189504                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1189504                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1189504                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1189504                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1189504                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000046                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000046                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000046                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000046                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000046                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000046                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 158377.418182                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 158377.418182                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 158377.418182                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 158377.418182                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 158377.418182                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 158377.418182                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst           12                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           12                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst           12                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           12                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst           12                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           12                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           43                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           43                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           43                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           43                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           43                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           43                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      7044716                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      7044716                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      7044716                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      7044716                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      7044716                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      7044716                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000036                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000036                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000036                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000036                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000036                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000036                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 163830.604651                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 163830.604651                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 163830.604651                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 163830.604651                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 163830.604651                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 163830.604651                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  3911                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               152134941                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  4167                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              36509.465083                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   223.099854                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    32.900146                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.871484                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.128516                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data       818338                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         818338                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       687595                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        687595                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1753                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1753                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1657                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1657                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1505933                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1505933                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1505933                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1505933                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        12493                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        12493                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          108                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          108                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        12601                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         12601                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        12601                       # number of overall misses
system.cpu1.dcache.overall_misses::total        12601                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   1365752792                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   1365752792                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data      8825532                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      8825532                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   1374578324                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   1374578324                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   1374578324                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   1374578324                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data       830831                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total       830831                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       687703                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       687703                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1753                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1753                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1657                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1657                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1518534                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1518534                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1518534                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1518534                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.015037                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.015037                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000157                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000157                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.008298                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.008298                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.008298                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.008298                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 109321.443368                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 109321.443368                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 81717.888889                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 81717.888889                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 109084.860249                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 109084.860249                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 109084.860249                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 109084.860249                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks          858                       # number of writebacks
system.cpu1.dcache.writebacks::total              858                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         8600                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         8600                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data           90                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total           90                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         8690                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         8690                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         8690                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         8690                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         3893                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         3893                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           18                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           18                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         3911                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         3911                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         3911                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         3911                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    346718851                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    346718851                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data      1198435                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      1198435                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    347917286                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    347917286                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    347917286                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    347917286                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.004686                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.004686                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000026                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000026                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002576                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002576                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002576                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002576                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 89062.124583                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 89062.124583                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 66579.722222                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 66579.722222                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 88958.651496                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 88958.651496                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 88958.651496                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 88958.651496                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               509.453688                       # Cycle average of tags in use
system.cpu2.icache.total_refs               998101894                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   517                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1930564.591876                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    34.453688                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          475                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.055214                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.761218                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.816432                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst      1189423                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        1189423                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst      1189423                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         1189423                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst      1189423                       # number of overall hits
system.cpu2.icache.overall_hits::total        1189423                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           54                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           54                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           54                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            54                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           54                       # number of overall misses
system.cpu2.icache.overall_misses::total           54                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      8479971                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      8479971                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      8479971                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      8479971                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      8479971                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      8479971                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst      1189477                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      1189477                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst      1189477                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      1189477                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst      1189477                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      1189477                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000045                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000045                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000045                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000045                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000045                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000045                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 157036.500000                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 157036.500000                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 157036.500000                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 157036.500000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 157036.500000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 157036.500000                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst           12                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           12                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst           12                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           12                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst           12                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           12                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           42                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           42                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           42                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           42                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           42                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           42                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      6899172                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      6899172                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      6899172                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      6899172                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      6899172                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      6899172                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000035                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000035                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000035                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000035                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000035                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000035                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst       164266                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total       164266                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst       164266                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total       164266                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst       164266                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total       164266                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                  3903                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               152132607                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                  4159                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              36579.131282                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   223.104735                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    32.895265                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.871503                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.128497                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data       816870                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total         816870                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data       686715                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        686715                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data         1770                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         1770                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data         1654                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         1654                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data      1503585                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         1503585                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data      1503585                       # number of overall hits
system.cpu2.dcache.overall_hits::total        1503585                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        12506                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        12506                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data          108                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total          108                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        12614                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         12614                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        12614                       # number of overall misses
system.cpu2.dcache.overall_misses::total        12614                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   1371766110                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   1371766110                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data      8827971                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total      8827971                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   1380594081                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   1380594081                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   1380594081                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   1380594081                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data       829376                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total       829376                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data       686823                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       686823                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data         1770                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         1770                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data         1654                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         1654                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data      1516199                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      1516199                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data      1516199                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      1516199                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.015079                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.015079                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000157                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000157                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.008319                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.008319                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.008319                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.008319                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 109688.638254                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 109688.638254                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 81740.472222                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 81740.472222                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 109449.348422                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 109449.348422                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 109449.348422                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 109449.348422                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks          850                       # number of writebacks
system.cpu2.dcache.writebacks::total              850                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data         8621                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total         8621                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data           90                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total           90                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data         8711                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total         8711                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data         8711                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total         8711                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data         3885                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total         3885                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data           18                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total           18                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data         3903                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total         3903                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data         3903                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total         3903                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data    348536080                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    348536080                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data      1189074                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total      1189074                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data    349725154                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    349725154                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data    349725154                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    349725154                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.004684                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.004684                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000026                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000026                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002574                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002574                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002574                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002574                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 89713.276705                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 89713.276705                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 66059.666667                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 66059.666667                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 89604.190110                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 89604.190110                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 89604.190110                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 89604.190110                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     1                       # number of replacements
system.cpu3.icache.tagsinuse               551.374295                       # Cycle average of tags in use
system.cpu3.icache.total_refs               917915016                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   556                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              1650926.287770                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    25.196286                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst   526.178009                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.040379                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.843234                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.883613                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst      1187571                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        1187571                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst      1187571                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         1187571                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst      1187571                       # number of overall hits
system.cpu3.icache.overall_hits::total        1187571                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           35                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           35                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           35                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            35                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           35                       # number of overall misses
system.cpu3.icache.overall_misses::total           35                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      5368360                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      5368360                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      5368360                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      5368360                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      5368360                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      5368360                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst      1187606                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      1187606                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst      1187606                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      1187606                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst      1187606                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      1187606                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000029                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000029                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000029                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000029                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000029                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000029                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 153381.714286                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 153381.714286                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 153381.714286                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 153381.714286                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 153381.714286                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 153381.714286                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            6                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            6                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            6                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            6                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            6                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           29                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           29                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           29                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           29                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           29                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           29                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      4489861                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      4489861                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      4489861                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      4489861                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      4489861                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      4489861                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000024                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000024                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000024                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000024                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000024                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000024                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 154822.793103                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 154822.793103                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 154822.793103                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 154822.793103                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 154822.793103                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 154822.793103                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                  5460                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               204772771                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                  5716                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              35824.487579                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   190.288996                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    65.711004                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.743316                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.256684                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      1768952                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        1768952                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data       323954                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        323954                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data          760                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          760                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data          758                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total          758                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data      2092906                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         2092906                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data      2092906                       # number of overall hits
system.cpu3.dcache.overall_hits::total        2092906                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data        18503                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        18503                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data           30                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total           30                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        18533                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         18533                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        18533                       # number of overall misses
system.cpu3.dcache.overall_misses::total        18533                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data   1878870232                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total   1878870232                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data      2593169                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total      2593169                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data   1881463401                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total   1881463401                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data   1881463401                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total   1881463401                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      1787455                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      1787455                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data       323984                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       323984                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data          760                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          760                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data          758                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          758                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data      2111439                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      2111439                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data      2111439                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      2111439                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.010352                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.010352                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000093                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000093                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.008777                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.008777                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.008777                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.008777                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 101544.086472                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 101544.086472                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 86438.966667                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 86438.966667                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 101519.635299                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 101519.635299                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 101519.635299                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 101519.635299                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks          669                       # number of writebacks
system.cpu3.dcache.writebacks::total              669                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data        13049                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        13049                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data           24                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total           24                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data        13073                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        13073                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data        13073                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        13073                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data         5454                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         5454                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data            6                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total            6                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data         5460                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total         5460                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data         5460                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total         5460                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data    504600430                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total    504600430                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data       391724                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total       391724                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data    504992154                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    504992154                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data    504992154                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    504992154                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.003051                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.003051                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000019                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000019                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.002586                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002586                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.002586                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002586                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 92519.330766                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 92519.330766                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 65287.333333                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 65287.333333                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 92489.405495                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 92489.405495                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 92489.405495                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 92489.405495                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                                0                       # DTB hits
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.accesses                            0                       # DTB accesses
system.cpu4.itb.inst_hits                           0                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.itb.hits                                0                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                            0                       # DTB accesses
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           0                       # Percentage of idle cycles
system.cpu4.icache.replacements                     0                       # number of replacements
system.cpu4.icache.tagsinuse               511.366169                       # Cycle average of tags in use
system.cpu4.icache.total_refs               999394050                       # Total number of references to valid blocks.
system.cpu4.icache.sampled_refs                   516                       # Sample count of references to valid blocks.
system.cpu4.icache.avg_refs              1936810.174419                       # Average number of references to valid blocks.
system.cpu4.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.occ_blocks::switch_cpus4.inst    29.366169                       # Average occupied blocks per requestor
system.cpu4.icache.occ_blocks::cpu4.inst          482                       # Average occupied blocks per requestor
system.cpu4.icache.occ_percent::switch_cpus4.inst     0.047061                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::cpu4.inst     0.772436                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::total        0.819497                       # Average percentage of cache occupancy
system.cpu4.icache.ReadReq_hits::switch_cpus4.inst      1174305                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total        1174305                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus4.inst      1174305                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total         1174305                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus4.inst      1174305                       # number of overall hits
system.cpu4.icache.overall_hits::total        1174305                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus4.inst           41                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total           41                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus4.inst           41                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total            41                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus4.inst           41                       # number of overall misses
system.cpu4.icache.overall_misses::total           41                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::switch_cpus4.inst      6282255                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total      6282255                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::switch_cpus4.inst      6282255                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total      6282255                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::switch_cpus4.inst      6282255                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total      6282255                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::switch_cpus4.inst      1174346                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total      1174346                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus4.inst      1174346                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total      1174346                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus4.inst      1174346                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total      1174346                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus4.inst     0.000035                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000035                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus4.inst     0.000035                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000035                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus4.inst     0.000035                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000035                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::switch_cpus4.inst 153225.731707                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 153225.731707                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::switch_cpus4.inst 153225.731707                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 153225.731707                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::switch_cpus4.inst 153225.731707                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 153225.731707                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_hits::switch_cpus4.inst            7                       # number of ReadReq MSHR hits
system.cpu4.icache.ReadReq_mshr_hits::total            7                       # number of ReadReq MSHR hits
system.cpu4.icache.demand_mshr_hits::switch_cpus4.inst            7                       # number of demand (read+write) MSHR hits
system.cpu4.icache.demand_mshr_hits::total            7                       # number of demand (read+write) MSHR hits
system.cpu4.icache.overall_mshr_hits::switch_cpus4.inst            7                       # number of overall MSHR hits
system.cpu4.icache.overall_mshr_hits::total            7                       # number of overall MSHR hits
system.cpu4.icache.ReadReq_mshr_misses::switch_cpus4.inst           34                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total           34                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::switch_cpus4.inst           34                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total           34                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::switch_cpus4.inst           34                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total           34                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::switch_cpus4.inst      5400317                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total      5400317                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::switch_cpus4.inst      5400317                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total      5400317                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::switch_cpus4.inst      5400317                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total      5400317                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.000029                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.000029                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::switch_cpus4.inst     0.000029                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.000029                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::switch_cpus4.inst     0.000029                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.000029                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 158832.852941                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 158832.852941                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::switch_cpus4.inst 158832.852941                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 158832.852941                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::switch_cpus4.inst 158832.852941                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 158832.852941                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dcache.replacements                  5261                       # number of replacements
system.cpu4.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu4.dcache.total_refs               158034646                       # Total number of references to valid blocks.
system.cpu4.dcache.sampled_refs                  5517                       # Sample count of references to valid blocks.
system.cpu4.dcache.avg_refs              28645.032808                       # Average number of references to valid blocks.
system.cpu4.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.occ_blocks::switch_cpus4.data   223.628353                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_blocks::cpu4.data    32.371647                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_percent::switch_cpus4.data     0.873548                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::cpu4.data     0.126452                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu4.dcache.ReadReq_hits::switch_cpus4.data       826320                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total         826320                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus4.data       698651                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total        698651                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::switch_cpus4.data         1690                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total         1690                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::switch_cpus4.data         1607                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total         1607                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::switch_cpus4.data      1524971                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total         1524971                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus4.data      1524971                       # number of overall hits
system.cpu4.dcache.overall_hits::total        1524971                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus4.data        18081                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total        18081                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::switch_cpus4.data          418                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total          418                       # number of WriteReq misses
system.cpu4.dcache.demand_misses::switch_cpus4.data        18499                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total         18499                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus4.data        18499                       # number of overall misses
system.cpu4.dcache.overall_misses::total        18499                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::switch_cpus4.data   2085673037                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total   2085673037                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::switch_cpus4.data     46706574                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total     46706574                       # number of WriteReq miss cycles
system.cpu4.dcache.demand_miss_latency::switch_cpus4.data   2132379611                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total   2132379611                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::switch_cpus4.data   2132379611                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total   2132379611                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::switch_cpus4.data       844401                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total       844401                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus4.data       699069                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total       699069                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::switch_cpus4.data         1690                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total         1690                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::switch_cpus4.data         1607                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total         1607                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus4.data      1543470                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total      1543470                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus4.data      1543470                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total      1543470                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus4.data     0.021413                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.021413                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::switch_cpus4.data     0.000598                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.000598                       # miss rate for WriteReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus4.data     0.011985                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.011985                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus4.data     0.011985                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.011985                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::switch_cpus4.data 115351.641889                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 115351.641889                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::switch_cpus4.data 111738.215311                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 111738.215311                       # average WriteReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::switch_cpus4.data 115269.993567                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 115269.993567                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::switch_cpus4.data 115269.993567                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 115269.993567                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks         2138                       # number of writebacks
system.cpu4.dcache.writebacks::total             2138                       # number of writebacks
system.cpu4.dcache.ReadReq_mshr_hits::switch_cpus4.data        12837                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total        12837                       # number of ReadReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::switch_cpus4.data          401                       # number of WriteReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::total          401                       # number of WriteReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::switch_cpus4.data        13238                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total        13238                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::switch_cpus4.data        13238                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total        13238                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::switch_cpus4.data         5244                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total         5244                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::switch_cpus4.data           17                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total           17                       # number of WriteReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::switch_cpus4.data         5261                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total         5261                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::switch_cpus4.data         5261                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total         5261                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::switch_cpus4.data    470716690                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total    470716690                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::switch_cpus4.data      1281099                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total      1281099                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::switch_cpus4.data    471997789                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total    471997789                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::switch_cpus4.data    471997789                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total    471997789                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::switch_cpus4.data     0.006210                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.006210                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::switch_cpus4.data     0.000024                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.000024                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::switch_cpus4.data     0.003409                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.003409                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::switch_cpus4.data     0.003409                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.003409                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 89762.908085                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 89762.908085                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus4.data 75358.764706                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total 75358.764706                       # average WriteReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::switch_cpus4.data 89716.363619                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 89716.363619                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::switch_cpus4.data 89716.363619                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 89716.363619                       # average overall mshr miss latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                                0                       # DTB hits
system.cpu5.dtb.misses                              0                       # DTB misses
system.cpu5.dtb.accesses                            0                       # DTB accesses
system.cpu5.itb.inst_hits                           0                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.itb.hits                                0                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                            0                       # DTB accesses
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           0                       # Percentage of idle cycles
system.cpu5.icache.replacements                     2                       # number of replacements
system.cpu5.icache.tagsinuse               567.728701                       # Cycle average of tags in use
system.cpu5.icache.total_refs              1028875799                       # Total number of references to valid blocks.
system.cpu5.icache.sampled_refs                   579                       # Sample count of references to valid blocks.
system.cpu5.icache.avg_refs              1776987.563040                       # Average number of references to valid blocks.
system.cpu5.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.occ_blocks::switch_cpus5.inst    26.006755                       # Average occupied blocks per requestor
system.cpu5.icache.occ_blocks::cpu5.inst   541.721946                       # Average occupied blocks per requestor
system.cpu5.icache.occ_percent::switch_cpus5.inst     0.041677                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::cpu5.inst     0.868144                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::total        0.909822                       # Average percentage of cache occupancy
system.cpu5.icache.ReadReq_hits::switch_cpus5.inst      1160478                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total        1160478                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus5.inst      1160478                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total         1160478                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus5.inst      1160478                       # number of overall hits
system.cpu5.icache.overall_hits::total        1160478                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus5.inst           50                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total           50                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus5.inst           50                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total            50                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus5.inst           50                       # number of overall misses
system.cpu5.icache.overall_misses::total           50                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::switch_cpus5.inst      7748281                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total      7748281                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::switch_cpus5.inst      7748281                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total      7748281                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::switch_cpus5.inst      7748281                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total      7748281                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::switch_cpus5.inst      1160528                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total      1160528                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus5.inst      1160528                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total      1160528                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus5.inst      1160528                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total      1160528                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus5.inst     0.000043                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000043                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus5.inst     0.000043                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000043                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus5.inst     0.000043                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000043                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::switch_cpus5.inst 154965.620000                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 154965.620000                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::switch_cpus5.inst 154965.620000                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 154965.620000                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::switch_cpus5.inst 154965.620000                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 154965.620000                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_hits::switch_cpus5.inst           14                       # number of ReadReq MSHR hits
system.cpu5.icache.ReadReq_mshr_hits::total           14                       # number of ReadReq MSHR hits
system.cpu5.icache.demand_mshr_hits::switch_cpus5.inst           14                       # number of demand (read+write) MSHR hits
system.cpu5.icache.demand_mshr_hits::total           14                       # number of demand (read+write) MSHR hits
system.cpu5.icache.overall_mshr_hits::switch_cpus5.inst           14                       # number of overall MSHR hits
system.cpu5.icache.overall_mshr_hits::total           14                       # number of overall MSHR hits
system.cpu5.icache.ReadReq_mshr_misses::switch_cpus5.inst           36                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total           36                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::switch_cpus5.inst           36                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total           36                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::switch_cpus5.inst           36                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total           36                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::switch_cpus5.inst      5696451                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total      5696451                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::switch_cpus5.inst      5696451                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total      5696451                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::switch_cpus5.inst      5696451                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total      5696451                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.000031                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.000031                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::switch_cpus5.inst     0.000031                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.000031                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::switch_cpus5.inst     0.000031                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.000031                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 158234.750000                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 158234.750000                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::switch_cpus5.inst 158234.750000                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 158234.750000                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::switch_cpus5.inst 158234.750000                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 158234.750000                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dcache.replacements                  7701                       # number of replacements
system.cpu5.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu5.dcache.total_refs               405425977                       # Total number of references to valid blocks.
system.cpu5.dcache.sampled_refs                  7957                       # Sample count of references to valid blocks.
system.cpu5.dcache.avg_refs              50952.114742                       # Average number of references to valid blocks.
system.cpu5.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.occ_blocks::switch_cpus5.data   111.070362                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_blocks::cpu5.data   144.929638                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_percent::switch_cpus5.data     0.433869                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::cpu5.data     0.566131                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu5.dcache.ReadReq_hits::switch_cpus5.data      3030755                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total        3030755                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus5.data      1658412                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total       1658412                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::switch_cpus5.data          812                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total          812                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::switch_cpus5.data          808                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total          808                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::switch_cpus5.data      4689167                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total         4689167                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus5.data      4689167                       # number of overall hits
system.cpu5.dcache.overall_hits::total        4689167                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus5.data        26860                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total        26860                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::switch_cpus5.data           19                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total           19                       # number of WriteReq misses
system.cpu5.dcache.demand_misses::switch_cpus5.data        26879                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total         26879                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus5.data        26879                       # number of overall misses
system.cpu5.dcache.overall_misses::total        26879                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::switch_cpus5.data   2871193054                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total   2871193054                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::switch_cpus5.data      1474359                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total      1474359                       # number of WriteReq miss cycles
system.cpu5.dcache.demand_miss_latency::switch_cpus5.data   2872667413                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total   2872667413                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::switch_cpus5.data   2872667413                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total   2872667413                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::switch_cpus5.data      3057615                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total      3057615                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus5.data      1658431                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total      1658431                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::switch_cpus5.data          812                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total          812                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::switch_cpus5.data          808                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total          808                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus5.data      4716046                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total      4716046                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus5.data      4716046                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total      4716046                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus5.data     0.008785                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.008785                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::switch_cpus5.data     0.000011                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.000011                       # miss rate for WriteReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus5.data     0.005699                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.005699                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus5.data     0.005699                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.005699                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::switch_cpus5.data 106894.752569                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 106894.752569                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::switch_cpus5.data 77597.842105                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total 77597.842105                       # average WriteReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::switch_cpus5.data 106874.043417                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 106874.043417                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::switch_cpus5.data 106874.043417                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 106874.043417                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks         2128                       # number of writebacks
system.cpu5.dcache.writebacks::total             2128                       # number of writebacks
system.cpu5.dcache.ReadReq_mshr_hits::switch_cpus5.data        19165                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_hits::total        19165                       # number of ReadReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::switch_cpus5.data           13                       # number of WriteReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::total           13                       # number of WriteReq MSHR hits
system.cpu5.dcache.demand_mshr_hits::switch_cpus5.data        19178                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.demand_mshr_hits::total        19178                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.overall_mshr_hits::switch_cpus5.data        19178                       # number of overall MSHR hits
system.cpu5.dcache.overall_mshr_hits::total        19178                       # number of overall MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::switch_cpus5.data         7695                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total         7695                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::switch_cpus5.data            6                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total            6                       # number of WriteReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::switch_cpus5.data         7701                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total         7701                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::switch_cpus5.data         7701                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total         7701                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::switch_cpus5.data    745523963                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total    745523963                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::switch_cpus5.data       388789                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total       388789                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::switch_cpus5.data    745912752                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total    745912752                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::switch_cpus5.data    745912752                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total    745912752                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::switch_cpus5.data     0.002517                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.002517                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::switch_cpus5.data     0.000004                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::switch_cpus5.data     0.001633                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.001633                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::switch_cpus5.data     0.001633                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.001633                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 96884.205718                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 96884.205718                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus5.data 64798.166667                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total 64798.166667                       # average WriteReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::switch_cpus5.data 96859.206856                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 96859.206856                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::switch_cpus5.data 96859.206856                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 96859.206856                       # average overall mshr miss latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                                0                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                            0                       # DTB accesses
system.cpu6.itb.inst_hits                           0                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.itb.hits                                0                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                            0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           0                       # Percentage of idle cycles
system.cpu6.icache.replacements                     3                       # number of replacements
system.cpu6.icache.tagsinuse               567.493948                       # Cycle average of tags in use
system.cpu6.icache.total_refs              1028875538                       # Total number of references to valid blocks.
system.cpu6.icache.sampled_refs                   579                       # Sample count of references to valid blocks.
system.cpu6.icache.avg_refs              1776987.112263                       # Average number of references to valid blocks.
system.cpu6.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.occ_blocks::switch_cpus6.inst    26.015427                       # Average occupied blocks per requestor
system.cpu6.icache.occ_blocks::cpu6.inst   541.478521                       # Average occupied blocks per requestor
system.cpu6.icache.occ_percent::switch_cpus6.inst     0.041691                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::cpu6.inst     0.867754                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::total        0.909445                       # Average percentage of cache occupancy
system.cpu6.icache.ReadReq_hits::switch_cpus6.inst      1160217                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total        1160217                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus6.inst      1160217                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total         1160217                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus6.inst      1160217                       # number of overall hits
system.cpu6.icache.overall_hits::total        1160217                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus6.inst           45                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total           45                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus6.inst           45                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total            45                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus6.inst           45                       # number of overall misses
system.cpu6.icache.overall_misses::total           45                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::switch_cpus6.inst      7363400                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total      7363400                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::switch_cpus6.inst      7363400                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total      7363400                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::switch_cpus6.inst      7363400                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total      7363400                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::switch_cpus6.inst      1160262                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total      1160262                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus6.inst      1160262                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total      1160262                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus6.inst      1160262                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total      1160262                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus6.inst     0.000039                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.000039                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus6.inst     0.000039                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.000039                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus6.inst     0.000039                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.000039                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::switch_cpus6.inst 163631.111111                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 163631.111111                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::switch_cpus6.inst 163631.111111                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 163631.111111                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::switch_cpus6.inst 163631.111111                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 163631.111111                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.ReadReq_mshr_hits::switch_cpus6.inst            9                       # number of ReadReq MSHR hits
system.cpu6.icache.ReadReq_mshr_hits::total            9                       # number of ReadReq MSHR hits
system.cpu6.icache.demand_mshr_hits::switch_cpus6.inst            9                       # number of demand (read+write) MSHR hits
system.cpu6.icache.demand_mshr_hits::total            9                       # number of demand (read+write) MSHR hits
system.cpu6.icache.overall_mshr_hits::switch_cpus6.inst            9                       # number of overall MSHR hits
system.cpu6.icache.overall_mshr_hits::total            9                       # number of overall MSHR hits
system.cpu6.icache.ReadReq_mshr_misses::switch_cpus6.inst           36                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total           36                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::switch_cpus6.inst           36                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total           36                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::switch_cpus6.inst           36                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total           36                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::switch_cpus6.inst      5896498                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total      5896498                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::switch_cpus6.inst      5896498                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total      5896498                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::switch_cpus6.inst      5896498                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total      5896498                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.000031                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.000031                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::switch_cpus6.inst     0.000031                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.000031                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::switch_cpus6.inst     0.000031                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.000031                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 163791.611111                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 163791.611111                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::switch_cpus6.inst 163791.611111                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 163791.611111                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::switch_cpus6.inst 163791.611111                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 163791.611111                       # average overall mshr miss latency
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dcache.replacements                  7696                       # number of replacements
system.cpu6.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu6.dcache.total_refs               405427885                       # Total number of references to valid blocks.
system.cpu6.dcache.sampled_refs                  7952                       # Sample count of references to valid blocks.
system.cpu6.dcache.avg_refs              50984.391977                       # Average number of references to valid blocks.
system.cpu6.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.occ_blocks::switch_cpus6.data   111.062807                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_blocks::cpu6.data   144.937193                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_percent::switch_cpus6.data     0.433839                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::cpu6.data     0.566161                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu6.dcache.ReadReq_hits::switch_cpus6.data      3032290                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total        3032290                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus6.data      1658787                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total       1658787                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::switch_cpus6.data          810                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total          810                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::switch_cpus6.data          808                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total          808                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::switch_cpus6.data      4691077                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total         4691077                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus6.data      4691077                       # number of overall hits
system.cpu6.dcache.overall_hits::total        4691077                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus6.data        26820                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total        26820                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::switch_cpus6.data           19                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total           19                       # number of WriteReq misses
system.cpu6.dcache.demand_misses::switch_cpus6.data        26839                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total         26839                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus6.data        26839                       # number of overall misses
system.cpu6.dcache.overall_misses::total        26839                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::switch_cpus6.data   2865927477                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total   2865927477                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::switch_cpus6.data      1478728                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total      1478728                       # number of WriteReq miss cycles
system.cpu6.dcache.demand_miss_latency::switch_cpus6.data   2867406205                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total   2867406205                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::switch_cpus6.data   2867406205                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total   2867406205                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::switch_cpus6.data      3059110                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total      3059110                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus6.data      1658806                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total      1658806                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::switch_cpus6.data          810                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total          810                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::switch_cpus6.data          808                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total          808                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus6.data      4717916                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total      4717916                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus6.data      4717916                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total      4717916                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus6.data     0.008767                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.008767                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::switch_cpus6.data     0.000011                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.000011                       # miss rate for WriteReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus6.data     0.005689                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.005689                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus6.data     0.005689                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.005689                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::switch_cpus6.data 106857.847763                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 106857.847763                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::switch_cpus6.data 77827.789474                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total 77827.789474                       # average WriteReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::switch_cpus6.data 106837.296658                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 106837.296658                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::switch_cpus6.data 106837.296658                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 106837.296658                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks         2109                       # number of writebacks
system.cpu6.dcache.writebacks::total             2109                       # number of writebacks
system.cpu6.dcache.ReadReq_mshr_hits::switch_cpus6.data        19130                       # number of ReadReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_hits::total        19130                       # number of ReadReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::switch_cpus6.data           13                       # number of WriteReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::total           13                       # number of WriteReq MSHR hits
system.cpu6.dcache.demand_mshr_hits::switch_cpus6.data        19143                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.demand_mshr_hits::total        19143                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.overall_mshr_hits::switch_cpus6.data        19143                       # number of overall MSHR hits
system.cpu6.dcache.overall_mshr_hits::total        19143                       # number of overall MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::switch_cpus6.data         7690                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total         7690                       # number of ReadReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::switch_cpus6.data            6                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total            6                       # number of WriteReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::switch_cpus6.data         7696                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total         7696                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::switch_cpus6.data         7696                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total         7696                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::switch_cpus6.data    743990452                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total    743990452                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::switch_cpus6.data       384600                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total       384600                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::switch_cpus6.data    744375052                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total    744375052                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::switch_cpus6.data    744375052                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total    744375052                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::switch_cpus6.data     0.002514                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.002514                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::switch_cpus6.data     0.000004                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::switch_cpus6.data     0.001631                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.001631                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::switch_cpus6.data     0.001631                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.001631                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 96747.783095                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 96747.783095                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus6.data        64100                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total        64100                       # average WriteReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::switch_cpus6.data 96722.330042                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 96722.330042                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::switch_cpus6.data 96722.330042                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 96722.330042                       # average overall mshr miss latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                                0                       # DTB hits
system.cpu7.dtb.misses                              0                       # DTB misses
system.cpu7.dtb.accesses                            0                       # DTB accesses
system.cpu7.itb.inst_hits                           0                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.itb.hits                                0                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                            0                       # DTB accesses
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           0                       # Percentage of idle cycles
system.cpu7.icache.replacements                     0                       # number of replacements
system.cpu7.icache.tagsinuse               517.057168                       # Cycle average of tags in use
system.cpu7.icache.total_refs              1003854277                       # Total number of references to valid blocks.
system.cpu7.icache.sampled_refs                   527                       # Sample count of references to valid blocks.
system.cpu7.icache.avg_refs              1904846.825427                       # Average number of references to valid blocks.
system.cpu7.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.occ_blocks::switch_cpus7.inst    27.057168                       # Average occupied blocks per requestor
system.cpu7.icache.occ_blocks::cpu7.inst          490                       # Average occupied blocks per requestor
system.cpu7.icache.occ_percent::switch_cpus7.inst     0.043361                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::cpu7.inst     0.785256                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::total        0.828617                       # Average percentage of cache occupancy
system.cpu7.icache.ReadReq_hits::switch_cpus7.inst      1186596                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total        1186596                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus7.inst      1186596                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total         1186596                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus7.inst      1186596                       # number of overall hits
system.cpu7.icache.overall_hits::total        1186596                       # number of overall hits
system.cpu7.icache.ReadReq_misses::switch_cpus7.inst           47                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total           47                       # number of ReadReq misses
system.cpu7.icache.demand_misses::switch_cpus7.inst           47                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total            47                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::switch_cpus7.inst           47                       # number of overall misses
system.cpu7.icache.overall_misses::total           47                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::switch_cpus7.inst      7148237                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total      7148237                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::switch_cpus7.inst      7148237                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total      7148237                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::switch_cpus7.inst      7148237                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total      7148237                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::switch_cpus7.inst      1186643                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total      1186643                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus7.inst      1186643                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total      1186643                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus7.inst      1186643                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total      1186643                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::switch_cpus7.inst     0.000040                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.000040                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::switch_cpus7.inst     0.000040                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.000040                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::switch_cpus7.inst     0.000040                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.000040                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::switch_cpus7.inst 152090.148936                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 152090.148936                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::switch_cpus7.inst 152090.148936                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 152090.148936                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::switch_cpus7.inst 152090.148936                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 152090.148936                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_hits::switch_cpus7.inst           10                       # number of ReadReq MSHR hits
system.cpu7.icache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu7.icache.demand_mshr_hits::switch_cpus7.inst           10                       # number of demand (read+write) MSHR hits
system.cpu7.icache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu7.icache.overall_mshr_hits::switch_cpus7.inst           10                       # number of overall MSHR hits
system.cpu7.icache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu7.icache.ReadReq_mshr_misses::switch_cpus7.inst           37                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total           37                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::switch_cpus7.inst           37                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total           37                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::switch_cpus7.inst           37                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total           37                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::switch_cpus7.inst      5767945                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total      5767945                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::switch_cpus7.inst      5767945                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total      5767945                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::switch_cpus7.inst      5767945                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total      5767945                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.000031                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.000031                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::switch_cpus7.inst     0.000031                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.000031                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::switch_cpus7.inst     0.000031                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.000031                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 155890.405405                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 155890.405405                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::switch_cpus7.inst 155890.405405                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 155890.405405                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::switch_cpus7.inst 155890.405405                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 155890.405405                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dcache.replacements                  6965                       # number of replacements
system.cpu7.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu7.dcache.total_refs               166889645                       # Total number of references to valid blocks.
system.cpu7.dcache.sampled_refs                  7221                       # Sample count of references to valid blocks.
system.cpu7.dcache.avg_refs              23111.708212                       # Average number of references to valid blocks.
system.cpu7.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.occ_blocks::switch_cpus7.data   227.316701                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_blocks::cpu7.data    28.683299                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_percent::switch_cpus7.data     0.887956                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::cpu7.data     0.112044                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu7.dcache.ReadReq_hits::switch_cpus7.data       821608                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total         821608                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus7.data       679195                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total        679195                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::switch_cpus7.data         1848                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total         1848                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::switch_cpus7.data         1586                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total         1586                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::switch_cpus7.data      1500803                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total         1500803                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus7.data      1500803                       # number of overall hits
system.cpu7.dcache.overall_hits::total        1500803                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus7.data        17835                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total        17835                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::switch_cpus7.data           90                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total           90                       # number of WriteReq misses
system.cpu7.dcache.demand_misses::switch_cpus7.data        17925                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total         17925                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus7.data        17925                       # number of overall misses
system.cpu7.dcache.overall_misses::total        17925                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::switch_cpus7.data   1943587650                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total   1943587650                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::switch_cpus7.data      7403943                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total      7403943                       # number of WriteReq miss cycles
system.cpu7.dcache.demand_miss_latency::switch_cpus7.data   1950991593                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total   1950991593                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::switch_cpus7.data   1950991593                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total   1950991593                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::switch_cpus7.data       839443                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total       839443                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus7.data       679285                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total       679285                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::switch_cpus7.data         1848                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total         1848                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::switch_cpus7.data         1586                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total         1586                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus7.data      1518728                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total      1518728                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus7.data      1518728                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total      1518728                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus7.data     0.021246                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.021246                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::switch_cpus7.data     0.000132                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.000132                       # miss rate for WriteReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus7.data     0.011803                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.011803                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus7.data     0.011803                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.011803                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::switch_cpus7.data 108976.038688                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 108976.038688                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::switch_cpus7.data 82266.033333                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 82266.033333                       # average WriteReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::switch_cpus7.data 108841.929874                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 108841.929874                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::switch_cpus7.data 108841.929874                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 108841.929874                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks         1308                       # number of writebacks
system.cpu7.dcache.writebacks::total             1308                       # number of writebacks
system.cpu7.dcache.ReadReq_mshr_hits::switch_cpus7.data        10885                       # number of ReadReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_hits::total        10885                       # number of ReadReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::switch_cpus7.data           75                       # number of WriteReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::total           75                       # number of WriteReq MSHR hits
system.cpu7.dcache.demand_mshr_hits::switch_cpus7.data        10960                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.demand_mshr_hits::total        10960                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.overall_mshr_hits::switch_cpus7.data        10960                       # number of overall MSHR hits
system.cpu7.dcache.overall_mshr_hits::total        10960                       # number of overall MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::switch_cpus7.data         6950                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total         6950                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::switch_cpus7.data           15                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total           15                       # number of WriteReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::switch_cpus7.data         6965                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total         6965                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::switch_cpus7.data         6965                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total         6965                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::switch_cpus7.data    655940669                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total    655940669                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::switch_cpus7.data       970066                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total       970066                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::switch_cpus7.data    656910735                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total    656910735                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::switch_cpus7.data    656910735                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total    656910735                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::switch_cpus7.data     0.008279                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.008279                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::switch_cpus7.data     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::switch_cpus7.data     0.004586                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.004586                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::switch_cpus7.data     0.004586                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.004586                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 94379.952374                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 94379.952374                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus7.data 64671.066667                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total 64671.066667                       # average WriteReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::switch_cpus7.data 94315.970567                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 94315.970567                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::switch_cpus7.data 94315.970567                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 94315.970567                       # average overall mshr miss latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
