$date
	Tue Nov  7 15:23:15 2017
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module Verilog_125_254 $end
$var wire 1 ! alarm $end
$var wire 1 " bt $end
$var wire 1 # l2m $end
$var wire 1 $ m2l $end
$var wire 1 % m2r $end
$var wire 1 & r2m $end
$var wire 2 ' yt [1:0] $end
$var wire 2 ( yt1 [1:0] $end
$var reg 1 ) clk $end
$var reg 1 * l $end
$var reg 1 + lk $end
$var reg 1 , m $end
$var reg 1 - mo $end
$var reg 1 . pa $end
$var reg 1 / pp $end
$var reg 1 0 r $end
$var reg 1 1 reset $end
$scope module f $end
$var wire 1 2 M $end
$var wire 1 ! alarm $end
$var wire 1 " bt $end
$var wire 1 3 clk $end
$var wire 1 4 l $end
$var wire 1 # l2m $end
$var wire 1 5 lk $end
$var wire 1 $ m2l $end
$var wire 1 % m2r $end
$var wire 1 6 mo $end
$var wire 1 7 pa $end
$var wire 1 8 pp $end
$var wire 1 9 r $end
$var wire 1 & r2m $end
$var wire 1 : reset $end
$var wire 1 ; t1 $end
$var wire 1 < t2 $end
$var wire 2 = yt [1:0] $end
$var wire 2 > yt1 [1:0] $end
$scope module left_door $end
$var wire 1 " bt $end
$var wire 1 3 clk $end
$var wire 1 2 l $end
$var wire 1 % l2r $end
$var wire 1 5 lk $end
$var wire 1 6 mo $end
$var wire 1 7 pa $end
$var wire 1 8 pp $end
$var wire 1 9 r $end
$var wire 1 & r2l $end
$var wire 1 : reset $end
$var wire 2 ? yt [1:0] $end
$var wire 2 @ yt1 [1:0] $end
$scope module f3 $end
$var wire 1 3 clk $end
$var wire 1 2 l $end
$var wire 1 5 lk $end
$var wire 1 6 mo $end
$var wire 1 7 pa $end
$var wire 1 8 pp $end
$var wire 1 9 r $end
$var wire 1 : reset $end
$var reg 2 A yt [1:0] $end
$var reg 2 B yt1 [1:0] $end
$upscope $end
$scope module f4 $end
$var wire 1 3 clk $end
$var wire 1 2 l $end
$var wire 1 5 lk $end
$var wire 1 6 mo $end
$var wire 1 7 pa $end
$var wire 1 8 pp $end
$var wire 1 9 r $end
$var wire 1 : reset $end
$var wire 2 C yt [1:0] $end
$var reg 1 D bt $end
$var reg 1 E l2r $end
$var reg 1 F r2l $end
$upscope $end
$upscope $end
$scope module right_door $end
$var wire 1 " bt $end
$var wire 1 3 clk $end
$var wire 1 2 l $end
$var wire 1 $ l2r $end
$var wire 1 5 lk $end
$var wire 1 6 mo $end
$var wire 1 7 pa $end
$var wire 1 8 pp $end
$var wire 1 4 r $end
$var wire 1 # r2l $end
$var wire 1 : reset $end
$var wire 2 G yt [1:0] $end
$var wire 2 H yt1 [1:0] $end
$scope module f3 $end
$var wire 1 3 clk $end
$var wire 1 2 l $end
$var wire 1 5 lk $end
$var wire 1 6 mo $end
$var wire 1 7 pa $end
$var wire 1 8 pp $end
$var wire 1 4 r $end
$var wire 1 : reset $end
$var reg 2 I yt [1:0] $end
$var reg 2 J yt1 [1:0] $end
$upscope $end
$scope module f4 $end
$var wire 1 3 clk $end
$var wire 1 2 l $end
$var wire 1 5 lk $end
$var wire 1 6 mo $end
$var wire 1 7 pa $end
$var wire 1 8 pp $end
$var wire 1 4 r $end
$var wire 1 : reset $end
$var wire 2 K yt [1:0] $end
$var reg 1 L bt $end
$var reg 1 M l2r $end
$var reg 1 N r2l $end
$upscope $end
$upscope $end
$scope module f7 $end
$var wire 1 6 clk $end
$var wire 1 " enable $end
$var wire 1 : reset $end
$var reg 1 O a0 $end
$var reg 1 P a1 $end
$var reg 1 Q preset $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0Q
0P
0O
0N
0M
0L
b0 K
b0 J
b0 I
b0 H
b0 G
0F
0E
0D
b0 C
b0 B
b0 A
b0 @
b0 ?
b0 >
b0 =
0<
0;
1:
09
08
07
06
05
04
13
12
11
00
0/
0.
0-
1,
0+
0*
1)
b0 (
b0 '
0&
0%
0$
0#
0"
0!
$end
#10000
0)
03
#20000
1)
13
01
0:
#30000
0)
03
#40000
b1 A
b1 I
b1 '
b1 =
b1 ?
b1 C
b1 G
b1 K
b1 B
1E
1%
b1 J
b1 (
b1 >
b1 @
b1 H
1M
1$
1)
13
0,
02
1.
17
#50000
0)
03
#60000
b11 I
b11 A
b11 '
b11 =
b11 ?
b11 C
b11 G
b11 K
0M
0$
b11 J
0E
0%
b11 (
b11 >
b11 @
b11 H
b11 B
1)
13
1*
14
10
19
#70000
0)
03
#80000
b10 A
b10 I
b10 '
b10 =
b10 ?
b10 C
b10 G
b10 K
b10 B
1F
1&
b10 J
b10 (
b10 >
b10 @
b10 H
1N
1#
1)
13
0.
07
#90000
0)
03
#100000
b10 J
b10 B
1)
13
#110000
0)
03
#120000
b0 A
b0 I
b0 '
b0 =
b0 ?
b0 C
b0 G
b0 K
b0 B
0F
0&
b0 (
b0 >
b0 @
b0 H
b0 J
0N
0#
1)
13
0*
04
1,
12
00
09
#130000
0)
03
#140000
1)
13
#150000
0)
03
#160000
1)
13
#170000
0)
03
#180000
1L
b0 J
1D
1"
b0 B
1)
13
1+
15
#190000
0)
03
#200000
1O
1;
b0 B
b0 J
1)
13
1-
16
#210000
0)
03
#220000
b0 J
b0 B
1)
13
0-
06
#230000
0)
03
#240000
1P
1<
0O
0;
b0 B
b0 J
1)
13
1-
16
#250000
0)
03
#260000
b0 J
b0 B
1)
13
0-
06
#270000
0)
03
#280000
1!
1O
1;
b0 B
b0 J
1)
13
1-
16
#290000
0)
03
#300000
0!
0L
0D
0"
0P
0<
0O
0;
1)
13
11
1:
0-
06
#310000
0)
03
#320000
b1 A
b1 I
b1 '
b1 =
b1 ?
b1 C
b1 G
b1 K
b1 B
1E
1%
b1 J
b1 (
b1 >
b1 @
b1 H
1M
1$
1)
13
01
0:
0+
05
1-
16
#330000
0)
03
#340000
b11 I
b11 A
b11 '
b11 =
b11 ?
b11 C
b11 G
b11 K
0M
0$
b11 J
0E
0%
b11 (
b11 >
b11 @
b11 H
b11 B
1)
13
1*
14
0,
02
10
19
0-
06
1.
17
#350000
0)
03
#360000
b11 B
b11 J
1)
13
1/
18
0.
07
#370000
0)
03
#380000
b10 I
b10 A
b10 '
b10 =
b10 ?
b10 C
b10 G
b10 K
1N
1#
b10 J
1F
1&
b10 B
b10 (
b10 >
b10 @
b10 H
1)
13
0/
08
#390000
0)
03
#400000
b0 A
b0 I
b0 '
b0 =
b0 ?
b0 C
b0 G
b0 K
b0 B
0F
0&
b0 (
b0 >
b0 @
b0 H
b0 J
0N
0#
1)
13
0*
04
1,
12
00
09
#410000
0)
03
#420000
1)
13
#430000
0)
03
#440000
b1 A
b1 I
b1 '
b1 =
b1 ?
b1 C
b1 G
b1 K
b1 B
1E
1%
b1 J
b1 (
b1 >
b1 @
b1 H
1M
1$
1)
13
0,
02
1.
17
#450000
0)
03
#460000
b11 I
b11 A
b11 '
b11 =
b11 ?
b11 C
b11 G
b11 K
0M
0$
b11 J
0E
0%
b11 (
b11 >
b11 @
b11 H
b11 B
1)
13
1*
14
10
19
#470000
0)
03
#480000
b10 A
b10 I
b10 '
b10 =
b10 ?
b10 C
b10 G
b10 K
b10 B
1F
1&
b10 J
b10 (
b10 >
b10 @
b10 H
1N
1#
1)
13
0.
07
#490000
0)
03
#500000
b10 J
b10 B
1)
13
#510000
0)
03
#520000
b10 B
b10 J
1)
13
#530000
0)
03
#540000
b10 J
b10 B
1)
13
#550000
0)
03
#560000
b10 B
b10 J
1)
13
0*
04
00
09
#570000
0)
03
#580000
b0 I
b0 A
b0 '
b0 =
b0 ?
b0 C
b0 G
b0 K
0N
0#
b0 J
0F
0&
b0 (
b0 >
b0 @
b0 H
b0 B
1)
13
1,
12
#590000
0)
03
#600000
1)
13
#610000
0)
03
#620000
1)
13
#630000
0)
03
#640000
1)
13
#650000
0)
03
