!! b1 !! b0 !! Notes |- | 0 || 0x00 ||colspan=8| Number of bytes written || Typically 128 |- | 1 || 0x01 ||colspan=8| log<sub>2</sub>(size of SPD EEPROM) || Typically 8 (256 bytes) |- | 2 || 0x02 ||colspan=8| Basic memory type (8 = DDR2 SDRAM) || |- | 3 || 0x03 ||colspan=4| ''Reserved, zero'' ||colspan=4| Row address bits (1–15) || |- | 4 || 0x04 ||colspan=4| ''Reserved, zero'' ||colspan=4| Column address bits (1–15) || |- | 5 || 0x05 ||colspan=3| Vertical height || Stack? || ConC? ||colspan=3| Ranks−1 (1–8) || Commonly 0 or 1, meaning 1 or 2 |- | 6 || 0x06 ||colspan=8| Module data width || Commonly 64, or 72 for ECC DIMMs |- | 7 || 0x07 ||colspan=8| ''Reserved, zero'' || |- | 8 || 0x08 ||colspan=8| Interface voltage level of this assembly (not the same as V<sub>cc</sub> supply voltage) (0–5) || Decoded by table lookup.<br />Commonly 5 = SSTL 1.8 V |- | 9 || 0x09 ||colspan=4| Nanoseconds (0–15) ||colspan=4| Tenths of nanoseconds (0.0–0.9) || Clock cycle time at highest CAS latency. |- | 10 || 0x0a ||colspan=4| Tenths of nanoseconds (0.0–0.9) ||colspan=4| Hundredths of nanoseconds (0.00–0.09) || SDRAM access time from clock (t<sub>AC</sub>) |- | 11 || 0x0b ||colspan=8| DIMM configuration type (0–2): non-ECC, parity, ECC || Table lookup |- | 12 || 0x0c || Self ||colspan=7| Refresh period (0–5): 64, 256, 128, 32, 16, 8 kHz|| Refresh requirements |- | 13 || 0x0d ||colspan=8 | Primary SDRAM width (1–255) || Commonly 8 (module built from ×8 parts) or 16 |- | 14 || 0x0e ||colspan=8 | ECC SDRAM width (0–255)|| Width of bank ECC/parity SDRAM devices. Commonly 0 or 8. |- | 15 || 0x0f ||colspan=8| ''Reserved, zero'' || |- | 16 || 0x10||| — || — || — || — || 8 || 4 || — || — || Burst lengths supported (bitmap) |- | 17 || 0x11 ||colspan=8| Banks per SDRAM device (1–255) || Typically 4 or 8 |- | 18 || 0x12 || — || — || 5 || 4 || 3 || 2 || — || — || {{overline|CAS}} latencies supported (bitmap) |- | 19 || 0x13 ||colspan=8| ''Reserved, zero'' || |- | 20 || 0x14 || — || — || Mini-UDIMM || Mini-RDIMM || Micro-DIMM || SO-DIMM || UDIMM || RDIMM || DIMM type of this assembly (bitmap) |- | 21 || 0x15 || — || Module is analysis probe || — || FET switch external enable || — || — || — || — || Memory module feature bitmap |- | 22 || 0x16 || — || — || — || — || — || — || — || Includes weak driver || Memory chip feature bitmap |- | 23 || 0x17 ||colspan=4| Nanoseconds (0–15) ||colspan=4| Tenths of nanoseconds (0.0–0.9) || Clock cycle time at medium CAS latency. |- | 24 || 0x18 ||colspan=4| Tenths of nanoseconds (0.0–0.9) ||colspan=4| Hundredths of nanoseconds (0.00–0.09) || Data access time from clock (t<sub>AC</sub>) |- | 25 || 0x19 ||colspan=4| Nanoseconds (0–15) ||colspan=4| Tenths of nanoseconds (0.0–0.9) || Clock cycle time at short CAS latency. |- | 26 || 0x1a ||colspan=4| Tenths of nanoseconds (0.0–0.9) ||colspan=4| Hundredths of nanoseconds (0.00–0.09) || Data access time from clock (t<sub>AC</sub>) |- | 27 || 0x1b ||colspan=6| Nanoseconds (1–63) ||colspan=2| 1/4 ns (0–0.75) || Minimum row precharge time (t<sub>RP</sub>) |- | 28 || 0x1c ||colspan=6| Nanoseconds (1–63) ||colspan=2| 1/4 ns (0–0.75) || Minimum row active–row active delay (t<sub>RRD</sub>) |- | 29 || 0x1d ||colspan=6| Nanoseconds (1–63) ||colspan=2| 1/4 ns (0–0.75) || Minimum {{overline|RAS}} to {{overline|CAS}} delay (t<sub>RCD</sub>) |- | 30 || 0x1e ||colspan=8| Nanoseconds (1–255) || Minimum active to precharge time (t<sub>RAS</sub>) |- | 31 || 0x1f || 512 MiB || 256 MiB || 128 MiB || 16 GiB || 8 GiB || 4 GiB || 2 GiB || 1 GiB || Size of each rank (bitmap). |- | 32 || 0x20 ||colspan=4| Tenths of nanoseconds (0.0–1.2) ||colspan=4| Hundredths of nanoseconds (0.00–0.09) || Address/command setup time from clock |- | 33 || 0x21 ||colspan=4| Tenths of nanoseconds (0.0–1.2) ||colspan=4| Hundredths of nanoseconds (0.00–0.09) || Address/command hold time after clock |- | 34 || 0x22 ||colspan=4| Tenths of nanoseconds (0.0–0.9) ||colspan=4| Hundredths of nanoseconds (0.00–0.09) || Data input setup time from strobe |- | 35 || 0x23 ||colspan=4| Tenths of nanoseconds (0.0–0.9) ||colspan=4| Hundredths of nanoseconds (0.00–0.09) || Data input hold time after strobe |- | 36 || 0x24 ||colspan=6| Nanoseconds (1–63) ||colspan=2| 0.25 ns (0–0.75) || Minimum write recovery time (t<sub>WR</sub>) |- | 37 || 0x25 ||colspan=6| Nanoseconds (1–63) ||colspan=2| 0.25 ns (0–0.75) || Internal write to read command delay (t<sub>WTR</sub>) |- | 38 || 0x26 ||colspan=6| Nanoseconds (1–63) ||colspan=2| 0.25 ns (0–0.75) || Internal read to precharge command delay (t<sub>RTP</sub>) |- | 39 || 0x27 ||colspan=8| ''Reserved, zero'' || Reserved for "memory analysis probe characteristics" |- | 40 || 0x28 || — ||colspan=3| t<sub>RC</sub> fractional ns (0–5):<br />0, 0.25, 0.33, 0.5, 0.66, 0.75 ||colspan=3| t<sub>RFC</sub> fractional ns (0–5):<br/>0, 0.25, 0.33, 0.5, 0.66, 0.75 || t<sub>RFC</sub> + 256 ns || Extension of bytes 41 and 42. |- | 41 || 0x29 ||colspan=8| Nanoseconds (1–255) || Minimum active to active/refresh time (t<sub>RC</sub>) |- | 42 || 0x2a ||colspan=8| Nanoseconds (1–255) || Minimum refresh to active/refresh time (t<sub>RFC</sub>) |- | 43 || 0x2b ||colspan=4| Nanoseconds (0–15) ||colspan=4| Tenths of nanoseconds (0.0–0.9) || Maximum clock cycle time (t<sub>CK</sub> max) |- | 44 || 0x2c ||colspan=8| Hundredths of nanoseconds (0.01–2.55) || Maximum skew, DQS to any DQ. (t<sub>DQSQ</sub> max) |- | 45 || 0x2d ||colspan=4| Tenths of nanoseconds (0.0–1.2) ||colspan=4| Hundredths of nanoseconds (0.00–0.09) || Read data hold skew factor (t<sub>QHS</sub>) |- | 46 || 0x2e ||colspan=8| Microseconds (1–255) || PLL relock time |- | 47–61 || 0x2f–0x3d ||colspan=8| ''Reserved'' || For future standardization. |- | 62 || 0x3e ||colspan=4| Major revision (0–9) ||colspan=4| Minor revision (0.0–0.9) || SPD revision level, usually 1.0 |- | 63 || 0x3f ||colspan=8| Checksum || Sum of bytes 0–62, ''not negated'' |- | 64–71 || 0x40–47 ||colspan=8| Manufacturer JEDEC ID || Stored 