TimeQuest Timing Analyzer report for rgb2vga
Sun Dec 14 00:19:00 2014
Quartus II 64-Bit Version 13.0.0 Build 156 04/24/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'inst14|altpll_component|auto_generated|pll1|clk[0]'
 14. Slow 1200mV 85C Model Setup: 'inst14|altpll_component|auto_generated|pll1|clk[1]'
 15. Slow 1200mV 85C Model Setup: 'inst10|altpll_component|auto_generated|pll1|clk[0]'
 16. Slow 1200mV 85C Model Setup: 'inst6|altpll_component|auto_generated|pll1|clk[0]'
 17. Slow 1200mV 85C Model Hold: 'inst14|altpll_component|auto_generated|pll1|clk[1]'
 18. Slow 1200mV 85C Model Hold: 'inst10|altpll_component|auto_generated|pll1|clk[0]'
 19. Slow 1200mV 85C Model Hold: 'inst6|altpll_component|auto_generated|pll1|clk[0]'
 20. Slow 1200mV 85C Model Hold: 'inst14|altpll_component|auto_generated|pll1|clk[0]'
 21. Slow 1200mV 85C Model Recovery: 'inst10|altpll_component|auto_generated|pll1|clk[0]'
 22. Slow 1200mV 85C Model Recovery: 'inst6|altpll_component|auto_generated|pll1|clk[0]'
 23. Slow 1200mV 85C Model Recovery: 'inst14|altpll_component|auto_generated|pll1|clk[0]'
 24. Slow 1200mV 85C Model Removal: 'inst10|altpll_component|auto_generated|pll1|clk[0]'
 25. Slow 1200mV 85C Model Removal: 'inst6|altpll_component|auto_generated|pll1|clk[0]'
 26. Slow 1200mV 85C Model Removal: 'inst14|altpll_component|auto_generated|pll1|clk[0]'
 27. Slow 1200mV 85C Model Minimum Pulse Width: 'inst14|altpll_component|auto_generated|pll1|clk[0]'
 28. Slow 1200mV 85C Model Minimum Pulse Width: 'inst10|altpll_component|auto_generated|pll1|clk[0]'
 29. Slow 1200mV 85C Model Minimum Pulse Width: 'inst6|altpll_component|auto_generated|pll1|clk[0]'
 30. Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'
 31. Slow 1200mV 85C Model Minimum Pulse Width: 'inst14|altpll_component|auto_generated|pll1|clk[1]'
 32. Setup Times
 33. Hold Times
 34. Clock to Output Times
 35. Minimum Clock to Output Times
 36. Output Enable Times
 37. Minimum Output Enable Times
 38. Output Disable Times
 39. Minimum Output Disable Times
 40. Slow 1200mV 85C Model Metastability Report
 41. Slow 1200mV 0C Model Fmax Summary
 42. Slow 1200mV 0C Model Setup Summary
 43. Slow 1200mV 0C Model Hold Summary
 44. Slow 1200mV 0C Model Recovery Summary
 45. Slow 1200mV 0C Model Removal Summary
 46. Slow 1200mV 0C Model Minimum Pulse Width Summary
 47. Slow 1200mV 0C Model Setup: 'inst14|altpll_component|auto_generated|pll1|clk[0]'
 48. Slow 1200mV 0C Model Setup: 'inst14|altpll_component|auto_generated|pll1|clk[1]'
 49. Slow 1200mV 0C Model Setup: 'inst10|altpll_component|auto_generated|pll1|clk[0]'
 50. Slow 1200mV 0C Model Setup: 'inst6|altpll_component|auto_generated|pll1|clk[0]'
 51. Slow 1200mV 0C Model Hold: 'inst14|altpll_component|auto_generated|pll1|clk[1]'
 52. Slow 1200mV 0C Model Hold: 'inst14|altpll_component|auto_generated|pll1|clk[0]'
 53. Slow 1200mV 0C Model Hold: 'inst10|altpll_component|auto_generated|pll1|clk[0]'
 54. Slow 1200mV 0C Model Hold: 'inst6|altpll_component|auto_generated|pll1|clk[0]'
 55. Slow 1200mV 0C Model Recovery: 'inst10|altpll_component|auto_generated|pll1|clk[0]'
 56. Slow 1200mV 0C Model Recovery: 'inst6|altpll_component|auto_generated|pll1|clk[0]'
 57. Slow 1200mV 0C Model Recovery: 'inst14|altpll_component|auto_generated|pll1|clk[0]'
 58. Slow 1200mV 0C Model Removal: 'inst10|altpll_component|auto_generated|pll1|clk[0]'
 59. Slow 1200mV 0C Model Removal: 'inst6|altpll_component|auto_generated|pll1|clk[0]'
 60. Slow 1200mV 0C Model Removal: 'inst14|altpll_component|auto_generated|pll1|clk[0]'
 61. Slow 1200mV 0C Model Minimum Pulse Width: 'inst14|altpll_component|auto_generated|pll1|clk[0]'
 62. Slow 1200mV 0C Model Minimum Pulse Width: 'inst10|altpll_component|auto_generated|pll1|clk[0]'
 63. Slow 1200mV 0C Model Minimum Pulse Width: 'inst6|altpll_component|auto_generated|pll1|clk[0]'
 64. Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
 65. Slow 1200mV 0C Model Minimum Pulse Width: 'inst14|altpll_component|auto_generated|pll1|clk[1]'
 66. Setup Times
 67. Hold Times
 68. Clock to Output Times
 69. Minimum Clock to Output Times
 70. Output Enable Times
 71. Minimum Output Enable Times
 72. Output Disable Times
 73. Minimum Output Disable Times
 74. Slow 1200mV 0C Model Metastability Report
 75. Fast 1200mV 0C Model Setup Summary
 76. Fast 1200mV 0C Model Hold Summary
 77. Fast 1200mV 0C Model Recovery Summary
 78. Fast 1200mV 0C Model Removal Summary
 79. Fast 1200mV 0C Model Minimum Pulse Width Summary
 80. Fast 1200mV 0C Model Setup: 'inst14|altpll_component|auto_generated|pll1|clk[0]'
 81. Fast 1200mV 0C Model Setup: 'inst14|altpll_component|auto_generated|pll1|clk[1]'
 82. Fast 1200mV 0C Model Setup: 'inst10|altpll_component|auto_generated|pll1|clk[0]'
 83. Fast 1200mV 0C Model Setup: 'inst6|altpll_component|auto_generated|pll1|clk[0]'
 84. Fast 1200mV 0C Model Hold: 'inst14|altpll_component|auto_generated|pll1|clk[1]'
 85. Fast 1200mV 0C Model Hold: 'inst10|altpll_component|auto_generated|pll1|clk[0]'
 86. Fast 1200mV 0C Model Hold: 'inst6|altpll_component|auto_generated|pll1|clk[0]'
 87. Fast 1200mV 0C Model Hold: 'inst14|altpll_component|auto_generated|pll1|clk[0]'
 88. Fast 1200mV 0C Model Recovery: 'inst10|altpll_component|auto_generated|pll1|clk[0]'
 89. Fast 1200mV 0C Model Recovery: 'inst6|altpll_component|auto_generated|pll1|clk[0]'
 90. Fast 1200mV 0C Model Recovery: 'inst14|altpll_component|auto_generated|pll1|clk[0]'
 91. Fast 1200mV 0C Model Removal: 'inst10|altpll_component|auto_generated|pll1|clk[0]'
 92. Fast 1200mV 0C Model Removal: 'inst6|altpll_component|auto_generated|pll1|clk[0]'
 93. Fast 1200mV 0C Model Removal: 'inst14|altpll_component|auto_generated|pll1|clk[0]'
 94. Fast 1200mV 0C Model Minimum Pulse Width: 'inst14|altpll_component|auto_generated|pll1|clk[0]'
 95. Fast 1200mV 0C Model Minimum Pulse Width: 'inst10|altpll_component|auto_generated|pll1|clk[0]'
 96. Fast 1200mV 0C Model Minimum Pulse Width: 'inst6|altpll_component|auto_generated|pll1|clk[0]'
 97. Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
 98. Fast 1200mV 0C Model Minimum Pulse Width: 'inst14|altpll_component|auto_generated|pll1|clk[1]'
 99. Setup Times
100. Hold Times
101. Clock to Output Times
102. Minimum Clock to Output Times
103. Output Enable Times
104. Minimum Output Enable Times
105. Output Disable Times
106. Minimum Output Disable Times
107. Fast 1200mV 0C Model Metastability Report
108. Multicorner Timing Analysis Summary
109. Setup Times
110. Hold Times
111. Clock to Output Times
112. Minimum Clock to Output Times
113. Board Trace Model Assignments
114. Input Transition Times
115. Signal Integrity Metrics (Slow 1200mv 0c Model)
116. Signal Integrity Metrics (Slow 1200mv 85c Model)
117. Signal Integrity Metrics (Fast 1200mv 0c Model)
118. Setup Transfers
119. Hold Transfers
120. Recovery Transfers
121. Removal Transfers
122. Report TCCS
123. Report RSKM
124. Unconstrained Paths
125. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                       ;
+--------------------+----------------------------------------------------+
; Quartus II Version ; Version 13.0.0 Build 156 04/24/2013 SJ Web Edition ;
; Revision Name      ; rgb2vga                                            ;
; Device Family      ; Cyclone IV E                                       ;
; Device Name        ; EP4CE22F17C6                                       ;
; Timing Models      ; Final                                              ;
; Delay Model        ; Combined                                           ;
; Rise/Fall Delays   ; Enabled                                            ;
+--------------------+----------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-----------------------------------------------------+
; SDC File List                                       ;
+-----------------+--------+--------------------------+
; SDC File Path   ; Status ; Read at                  ;
+-----------------+--------+--------------------------+
; rgb2vga.out.sdc ; OK     ; Sun Dec 14 00:18:56 2014 ;
+-----------------+--------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                       ;
+----------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+------------------------------------------------------+--------------------------------------------------------+
; Clock Name                                         ; Type      ; Period ; Frequency  ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master   ; Source                                               ; Targets                                                ;
+----------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+------------------------------------------------------+--------------------------------------------------------+
; CLOCK_50                                           ; Base      ; 20.000 ; 50.0 MHz   ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                      ; { CLOCK_50 }                                           ;
; inst6|altpll_component|auto_generated|pll1|clk[0]  ; Generated ; 8.810  ; 113.51 MHz ; 0.000 ; 4.405  ; 50.00      ; 100       ; 227         ;       ;        ;           ;            ; false    ; CLOCK_50 ; inst6|altpll_component|auto_generated|pll1|inclk[0]  ; { inst6|altpll_component|auto_generated|pll1|clk[0] }  ;
; inst10|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 8.730  ; 114.55 MHz ; 0.000 ; 4.365  ; 50.00      ; 55        ; 126         ;       ;        ;           ;            ; false    ; CLOCK_50 ; inst10|altpll_component|auto_generated|pll1|inclk[0] ; { inst10|altpll_component|auto_generated|pll1|clk[0] } ;
; inst14|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 7.516  ; 133.05 MHz ; 0.000 ; 3.758  ; 50.00      ; 56        ; 149         ;       ;        ;           ;            ; false    ; CLOCK_50 ; inst14|altpll_component|auto_generated|pll1|inclk[0] ; { inst14|altpll_component|auto_generated|pll1|clk[0] } ;
; inst14|altpll_component|auto_generated|pll1|clk[1] ; Generated ; 39.731 ; 25.17 MHz  ; 0.000 ; 19.865 ; 50.00      ; 296       ; 149         ;       ;        ;           ;            ; false    ; CLOCK_50 ; inst14|altpll_component|auto_generated|pll1|inclk[0] ; { inst14|altpll_component|auto_generated|pll1|clk[1] } ;
+----------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+------------------------------------------------------+--------------------------------------------------------+


+------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                       ;
+------------+-----------------+----------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                         ; Note ;
+------------+-----------------+----------------------------------------------------+------+
; 64.42 MHz  ; 64.42 MHz       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 94.92 MHz  ; 94.92 MHz       ; inst14|altpll_component|auto_generated|pll1|clk[1] ;      ;
; 144.93 MHz ; 144.93 MHz      ; inst10|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 144.93 MHz ; 144.93 MHz      ; inst6|altpll_component|auto_generated|pll1|clk[0]  ;      ;
+------------+-----------------+----------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-----------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                         ;
+----------------------------------------------------+--------+---------------+
; Clock                                              ; Slack  ; End Point TNS ;
+----------------------------------------------------+--------+---------------+
; inst14|altpll_component|auto_generated|pll1|clk[0] ; -4.003 ; -25.983       ;
; inst14|altpll_component|auto_generated|pll1|clk[1] ; -2.932 ; -4.092        ;
; inst10|altpll_component|auto_generated|pll1|clk[0] ; 1.830  ; 0.000         ;
; inst6|altpll_component|auto_generated|pll1|clk[0]  ; 1.910  ; 0.000         ;
+----------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                          ;
+----------------------------------------------------+--------+---------------+
; Clock                                              ; Slack  ; End Point TNS ;
+----------------------------------------------------+--------+---------------+
; inst14|altpll_component|auto_generated|pll1|clk[1] ; -5.886 ; -8.164        ;
; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.190  ; 0.000         ;
; inst6|altpll_component|auto_generated|pll1|clk[0]  ; 0.291  ; 0.000         ;
; inst14|altpll_component|auto_generated|pll1|clk[0] ; 0.292  ; 0.000         ;
+----------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                                     ;
+----------------------------------------------------+-------+---------------+
; Clock                                              ; Slack ; End Point TNS ;
+----------------------------------------------------+-------+---------------+
; inst10|altpll_component|auto_generated|pll1|clk[0] ; 4.545 ; 0.000         ;
; inst6|altpll_component|auto_generated|pll1|clk[0]  ; 4.625 ; 0.000         ;
; inst14|altpll_component|auto_generated|pll1|clk[0] ; 5.655 ; 0.000         ;
+----------------------------------------------------+-------+---------------+


+----------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                                      ;
+----------------------------------------------------+-------+---------------+
; Clock                                              ; Slack ; End Point TNS ;
+----------------------------------------------------+-------+---------------+
; inst10|altpll_component|auto_generated|pll1|clk[0] ; 1.037 ; 0.000         ;
; inst6|altpll_component|auto_generated|pll1|clk[0]  ; 1.037 ; 0.000         ;
; inst14|altpll_component|auto_generated|pll1|clk[0] ; 1.242 ; 0.000         ;
+----------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                           ;
+----------------------------------------------------+--------+---------------+
; Clock                                              ; Slack  ; End Point TNS ;
+----------------------------------------------------+--------+---------------+
; inst14|altpll_component|auto_generated|pll1|clk[0] ; 3.495  ; 0.000         ;
; inst10|altpll_component|auto_generated|pll1|clk[0] ; 4.074  ; 0.000         ;
; inst6|altpll_component|auto_generated|pll1|clk[0]  ; 4.140  ; 0.000         ;
; CLOCK_50                                           ; 9.819  ; 0.000         ;
; inst14|altpll_component|auto_generated|pll1|clk[1] ; 19.614 ; 0.000         ;
+----------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'inst14|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                ;
+--------+----------------------------------------------------------------------------------------------------------+-------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                ; To Node                                   ; Launch Clock                                       ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------+-------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; -4.003 ; inst14|altpll_component|auto_generated|pll1|clk[0]                                                       ; DRAM_CLK                                  ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 3.758        ; 0.000      ; 5.741      ;
; -0.668 ; sdram:inst|SdrDat[4]                                                                                     ; DRAM_DQ[4]                                ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -3.377     ; 2.787      ;
; -0.668 ; sdram:inst|SdrAdr[0]                                                                                     ; DRAM_ADDR[0]                              ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -3.377     ; 2.787      ;
; -0.668 ; sdram:inst|SdrDat[15]                                                                                    ; DRAM_DQ[15]                               ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -3.377     ; 2.787      ;
; -0.668 ; sdram:inst|SdrAdr[9]                                                                                     ; DRAM_ADDR[9]                              ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -3.377     ; 2.787      ;
; -0.664 ; sdram:inst|SdrCmd[0]                                                                                     ; DRAM_WE_N                                 ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -3.373     ; 2.787      ;
; -0.663 ; sdram:inst|SdrAdr[11]                                                                                    ; DRAM_ADDR[11]                             ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -3.372     ; 2.787      ;
; -0.661 ; sdram:inst|SdrDat[6]                                                                                     ; DRAM_DQ[6]                                ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -3.370     ; 2.787      ;
; -0.661 ; sdram:inst|SdrDat[5]                                                                                     ; DRAM_DQ[5]                                ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -3.370     ; 2.787      ;
; -0.657 ; sdram:inst|SdrCmd[2]                                                                                     ; DRAM_RAS_N                                ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -3.366     ; 2.787      ;
; -0.657 ; sdram:inst|SdrCmd[1]                                                                                     ; DRAM_CAS_N                                ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -3.366     ; 2.787      ;
; -0.656 ; sdram:inst|SdrDat[0]                                                                                     ; DRAM_DQ[0]                                ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -3.365     ; 2.787      ;
; -0.656 ; sdram:inst|SdrDat[1]                                                                                     ; DRAM_DQ[1]                                ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -3.365     ; 2.787      ;
; -0.650 ; sdram:inst|SdrAdr[10]                                                                                    ; DRAM_ADDR[10]                             ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -3.359     ; 2.787      ;
; -0.586 ; sdram:inst|SdrAdr[4]                                                                                     ; DRAM_ADDR[4]                              ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -3.387     ; 2.695      ;
; -0.585 ; sdram:inst|SdrDat[11]                                                                                    ; DRAM_DQ[11]                               ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -3.386     ; 2.695      ;
; -0.585 ; sdram:inst|SdrDat[10]                                                                                    ; DRAM_DQ[10]                               ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -3.386     ; 2.695      ;
; -0.585 ; sdram:inst|SdrDat[9]                                                                                     ; DRAM_DQ[9]                                ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -3.386     ; 2.695      ;
; -0.585 ; sdram:inst|SdrDat[14]                                                                                    ; DRAM_DQ[14]                               ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -3.386     ; 2.695      ;
; -0.585 ; sdram:inst|SdrDat[13]                                                                                    ; DRAM_DQ[13]                               ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -3.386     ; 2.695      ;
; -0.584 ; sdram:inst|SdrAdr[2]                                                                                     ; DRAM_ADDR[2]                              ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -3.385     ; 2.695      ;
; -0.584 ; sdram:inst|SdrAdr[1]                                                                                     ; DRAM_ADDR[1]                              ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -3.385     ; 2.695      ;
; -0.584 ; sdram:inst|SdrBa1                                                                                        ; DRAM_BA[1]                                ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -3.385     ; 2.695      ;
; -0.584 ; sdram:inst|SdrDat[8]                                                                                     ; DRAM_DQ[8]                                ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -3.385     ; 2.695      ;
; -0.583 ; sdram:inst|SdrBa0                                                                                        ; DRAM_BA[0]                                ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -3.384     ; 2.695      ;
; -0.583 ; sdram:inst|SdrDat[2]                                                                                     ; DRAM_DQ[2]                                ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -3.384     ; 2.695      ;
; -0.583 ; sdram:inst|SdrAdr[6]                                                                                     ; DRAM_ADDR[6]                              ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -3.384     ; 2.695      ;
; -0.583 ; sdram:inst|SdrAdr[5]                                                                                     ; DRAM_ADDR[5]                              ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -3.384     ; 2.695      ;
; -0.583 ; sdram:inst|SdrAdr[3]                                                                                     ; DRAM_ADDR[3]                              ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -3.384     ; 2.695      ;
; -0.582 ; sdram:inst|SdrDat[7]                                                                                     ; DRAM_DQ[7]                                ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -3.383     ; 2.695      ;
; -0.581 ; sdram:inst|SdrLdq                                                                                        ; DRAM_DQM[1]                               ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -3.382     ; 2.695      ;
; -0.581 ; sdram:inst|SdrLdq~_Duplicate_1                                                                           ; DRAM_DQM[0]                               ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -3.382     ; 2.695      ;
; -0.581 ; sdram:inst|SdrAdr[7]                                                                                     ; DRAM_ADDR[7]                              ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -3.382     ; 2.695      ;
; -0.581 ; sdram:inst|SdrDat[12]                                                                                    ; DRAM_DQ[12]                               ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -3.382     ; 2.695      ;
; -0.574 ; sdram:inst|SdrAdr[8]                                                                                     ; DRAM_ADDR[8]                              ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -3.377     ; 2.693      ;
; -0.572 ; sdram:inst|SdrAdr[12]                                                                                    ; DRAM_ADDR[12]                             ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -3.375     ; 2.693      ;
; -0.569 ; sdram:inst|SdrDat[3]                                                                                     ; DRAM_DQ[3]                                ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -3.372     ; 2.693      ;
; -0.557 ; sdram:inst|SdrDat[4]~en                                                                                  ; DRAM_DQ[4]                                ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -3.364     ; 2.689      ;
; -0.557 ; sdram:inst|SdrDat[15]~en                                                                                 ; DRAM_DQ[15]                               ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -3.364     ; 2.689      ;
; -0.550 ; sdram:inst|SdrDat[6]~en                                                                                  ; DRAM_DQ[6]                                ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -3.357     ; 2.689      ;
; -0.550 ; sdram:inst|SdrDat[5]~en                                                                                  ; DRAM_DQ[5]                                ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -3.357     ; 2.689      ;
; -0.545 ; sdram:inst|SdrDat[0]~en                                                                                  ; DRAM_DQ[0]                                ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -3.352     ; 2.689      ;
; -0.545 ; sdram:inst|SdrDat[1]~en                                                                                  ; DRAM_DQ[1]                                ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -3.352     ; 2.689      ;
; -0.459 ; sdram:inst|SdrDat[3]~en                                                                                  ; DRAM_DQ[3]                                ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -3.359     ; 2.596      ;
; -0.442 ; sdram:inst|SdrDat[11]~en                                                                                 ; DRAM_DQ[11]                               ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -3.390     ; 2.548      ;
; -0.442 ; sdram:inst|SdrDat[10]~en                                                                                 ; DRAM_DQ[10]                               ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -3.390     ; 2.548      ;
; -0.442 ; sdram:inst|SdrDat[9]~en                                                                                  ; DRAM_DQ[9]                                ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -3.390     ; 2.548      ;
; -0.442 ; sdram:inst|SdrDat[14]~en                                                                                 ; DRAM_DQ[14]                               ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -3.390     ; 2.548      ;
; -0.442 ; sdram:inst|SdrDat[13]~en                                                                                 ; DRAM_DQ[13]                               ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -3.390     ; 2.548      ;
; -0.441 ; sdram:inst|SdrDat[8]~en                                                                                  ; DRAM_DQ[8]                                ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -3.389     ; 2.548      ;
; -0.440 ; sdram:inst|SdrDat[2]~en                                                                                  ; DRAM_DQ[2]                                ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -3.388     ; 2.548      ;
; -0.439 ; sdram:inst|SdrDat[7]~en                                                                                  ; DRAM_DQ[7]                                ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -3.387     ; 2.548      ;
; -0.438 ; sdram:inst|SdrDat[12]~en                                                                                 ; DRAM_DQ[12]                               ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -3.386     ; 2.548      ;
; -0.281 ; inst14|altpll_component|auto_generated|pll1|clk[0]                                                       ; DRAM_CLK                                  ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; 0.000      ; 5.777      ;
; 1.455  ; sdram:inst|refreshDelayCounter[1]                                                                        ; sdram:inst|SdrRoutine.SdrRoutine_StoreRow ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.060     ; 5.996      ;
; 1.532  ; sdram:inst|SdrRoutineSeq[4]                                                                              ; sdram:inst|SdrRoutine.SdrRoutine_LoadRow  ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.063     ; 5.916      ;
; 1.623  ; sdram:inst|SdrRoutineSeq[5]                                                                              ; sdram:inst|SdrCmd[0]                      ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.094     ; 5.699      ;
; 1.646  ; sdram:inst|SdrRoutineSeq[3]                                                                              ; sdram:inst|SdrRoutine.SdrRoutine_LoadRow  ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.063     ; 5.802      ;
; 1.676  ; sdram:inst|SdrRoutineSeq[4]                                                                              ; sdram:inst|SdrRoutine.SdrRoutine_StoreRow ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.063     ; 5.772      ;
; 1.681  ; sdram:inst|refreshDelayCounter[2]                                                                        ; sdram:inst|SdrRoutine.SdrRoutine_StoreRow ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.060     ; 5.770      ;
; 1.694  ; sdram:inst|refreshDelayCounter[0]                                                                        ; sdram:inst|SdrRoutine.SdrRoutine_StoreRow ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.060     ; 5.757      ;
; 1.712  ; sdram:inst|SdrRoutineSeq[9]                                                                              ; sdram:inst|SdrCmd[0]                      ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.094     ; 5.610      ;
; 1.722  ; ram:inst4|altsyncram:altsyncram_component|altsyncram_1ak1:auto_generated|ram_block1a0~portb_address_reg0 ; sdram:inst|SdrDat[3]                      ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.338     ; 5.356      ;
; 1.734  ; sdram:inst|refreshDelayCounter[5]                                                                        ; sdram:inst|SdrRoutine.SdrRoutine_StoreRow ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.060     ; 5.717      ;
; 1.743  ; sdram:inst|refreshDelayCounter[3]                                                                        ; sdram:inst|SdrRoutine.SdrRoutine_StoreRow ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.060     ; 5.708      ;
; 1.770  ; sdram:inst|SdrRoutineSeq[7]                                                                              ; sdram:inst|SdrRoutine.SdrRoutine_LoadRow  ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.063     ; 5.678      ;
; 1.790  ; sdram:inst|SdrRoutineSeq[3]                                                                              ; sdram:inst|SdrRoutine.SdrRoutine_StoreRow ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.063     ; 5.658      ;
; 1.803  ; sdram:inst|refreshDelayCounter[7]                                                                        ; sdram:inst|SdrRoutine.SdrRoutine_StoreRow ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.060     ; 5.648      ;
; 1.813  ; sdram:inst|SdrRoutineSeq[5]                                                                              ; sdram:inst|SdrAdr[4]                      ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.065     ; 5.536      ;
; 1.813  ; sdram:inst|SdrRoutineSeq[7]                                                                              ; sdram:inst|SdrCmd[0]                      ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.094     ; 5.509      ;
; 1.826  ; sdram:inst|SdrRoutineSeq[5]                                                                              ; sdram:inst|SdrDat[1]~en                   ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.115     ; 5.455      ;
; 1.826  ; sdram:inst|SdrRoutineSeq[5]                                                                              ; sdram:inst|SdrDat[0]~en                   ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.115     ; 5.455      ;
; 1.845  ; ram:inst4|altsyncram:altsyncram_component|altsyncram_1ak1:auto_generated|ram_block1a0~portb_address_reg0 ; sdram:inst|SdrDat[10]                     ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.323     ; 5.246      ;
; 1.848  ; sdram:inst|SdrRoutineSeq[5]                                                                              ; sdram:inst|SdrDat[15]~en                  ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.087     ; 5.461      ;
; 1.848  ; sdram:inst|SdrRoutineSeq[5]                                                                              ; sdram:inst|SdrDat[4]~en                   ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.087     ; 5.461      ;
; 1.866  ; sdram:inst|refreshDelayCounter[1]                                                                        ; sdram:inst|SdrRoutine.SdrRoutine_Idle     ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.060     ; 5.585      ;
; 1.869  ; sdram:inst|refreshDelayCounter[1]                                                                        ; sdram:inst|SdrRoutine.SdrRoutine_LoadRow  ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.060     ; 5.582      ;
; 1.873  ; sdram:inst|refreshDelayCounter[1]                                                                        ; sdram:inst|SdrRoutine.SdrRoutine_Init     ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.060     ; 5.578      ;
; 1.873  ; sdram:inst|refreshDelayCounter[1]                                                                        ; sdram:inst|SdrRoutine.SdrRoutine_Null     ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.060     ; 5.578      ;
; 1.875  ; sdram:inst|SdrRoutineSeq[5]                                                                              ; sdram:inst|SdrDat[3]~en                   ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.093     ; 5.428      ;
; 1.883  ; sdram:inst|SdrRoutineSeq[4]                                                                              ; sdram:inst|SdrRoutine.SdrRoutine_Idle     ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.063     ; 5.565      ;
; 1.893  ; sdram:inst|SdrRoutineSeq[5]                                                                              ; sdram:inst|SdrDat[6]~en                   ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.094     ; 5.409      ;
; 1.893  ; sdram:inst|SdrRoutineSeq[5]                                                                              ; sdram:inst|SdrDat[5]~en                   ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.094     ; 5.409      ;
; 1.897  ; sdram:inst|SdrRoutineSeq[5]                                                                              ; sdram:inst|SdrDat[1]                      ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.102     ; 5.417      ;
; 1.897  ; sdram:inst|SdrRoutineSeq[5]                                                                              ; sdram:inst|SdrDat[0]                      ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.102     ; 5.417      ;
; 1.902  ; sdram:inst|SdrRoutineSeq[7]                                                                              ; sdram:inst|SdrRoutine.SdrRoutine_StoreRow ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.063     ; 5.546      ;
; 1.902  ; sdram:inst|SdrRoutineSeq[9]                                                                              ; sdram:inst|SdrAdr[4]                      ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.065     ; 5.447      ;
; 1.902  ; sdram:inst|SdrRoutineSeq[11]                                                                             ; sdram:inst|SdrCmd[0]                      ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.094     ; 5.420      ;
; 1.907  ; sdram:inst|SdrRoutineSeq[4]                                                                              ; sdram:inst|SdrRoutine.SdrRoutine_Null     ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.063     ; 5.541      ;
; 1.915  ; sdram:inst|SdrRoutineSeq[9]                                                                              ; sdram:inst|SdrDat[1]~en                   ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.115     ; 5.366      ;
; 1.915  ; sdram:inst|SdrRoutineSeq[9]                                                                              ; sdram:inst|SdrDat[0]~en                   ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.115     ; 5.366      ;
; 1.919  ; sdram:inst|SdrRoutineSeq[5]                                                                              ; sdram:inst|SdrDat[15]                     ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.074     ; 5.423      ;
; 1.919  ; sdram:inst|SdrRoutineSeq[5]                                                                              ; sdram:inst|SdrDat[4]                      ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.074     ; 5.423      ;
; 1.925  ; sdram:inst|SdrRoutineSeq[8]                                                                              ; sdram:inst|SdrCmd[0]                      ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.094     ; 5.397      ;
; 1.934  ; sdram:inst|refreshDelayCounter[4]                                                                        ; sdram:inst|SdrRoutine.SdrRoutine_StoreRow ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.060     ; 5.517      ;
; 1.936  ; sdram:inst|SdrRoutineSeq[4]                                                                              ; sdram:inst|SdrRoutine.SdrRoutine_Init     ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.063     ; 5.512      ;
; 1.937  ; sdram:inst|SdrRoutineSeq[9]                                                                              ; sdram:inst|SdrDat[15]~en                  ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.087     ; 5.372      ;
; 1.937  ; sdram:inst|SdrRoutineSeq[9]                                                                              ; sdram:inst|SdrDat[4]~en                   ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.087     ; 5.372      ;
; 1.939  ; sdram:inst|SdrRoutineSeq[5]                                                                              ; sdram:inst|SdrDat[9]~en                   ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.063     ; 5.393      ;
; 1.940  ; sdram:inst|SdrRoutineSeq[5]                                                                              ; sdram:inst|SdrDat[14]~en                  ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.062     ; 5.393      ;
+--------+----------------------------------------------------------------------------------------------------------+-------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'inst14|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                 ;
+--------+-----------------------------------------------------------------------------------------------------------+---------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                 ; To Node                   ; Launch Clock                                       ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------+---------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; -2.932 ; input_detect:inst2|video_active                                                                           ; vgaout:inst7|video_active ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 1.081        ; -3.198     ; 0.690      ;
; -1.472 ; input_detect:inst2|video_active                                                                           ; vgaout:inst7|video_active ; inst6|altpll_component|auto_generated|pll1|clk[0]  ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 1.607        ; -2.264     ; 0.690      ;
; -0.582 ; FP0                                                                                                       ; vgaout:inst7|scanline     ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 1.081        ; 3.036      ; 2.471      ;
; -0.578 ; FP4                                                                                                       ; vgaout:inst7|deinterlace  ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 1.081        ; 3.040      ; 2.471      ;
; 29.196 ; vgaout:inst7|vga_out[6]                                                                                   ; VGAG2                     ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 39.731       ; -3.402     ; 5.113      ;
; 29.361 ; vgaout:inst7|vga_out[8]                                                                                   ; VGAR1                     ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 39.731       ; -3.402     ; 4.948      ;
; 29.442 ; vgaout:inst7|vga_out[7]                                                                                   ; VGAR0                     ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 39.731       ; -3.402     ; 4.867      ;
; 29.569 ; vgaout:inst7|vga_out[0]                                                                                   ; VGAVS                     ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 39.731       ; -3.402     ; 4.740      ;
; 29.676 ; vgaout:inst7|vga_out[5]                                                                                   ; VGAG1                     ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 39.731       ; -3.402     ; 4.633      ;
; 29.735 ; vgaout:inst7|vga_out[9]                                                                                   ; VGAR2                     ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 39.731       ; -3.402     ; 4.574      ;
; 29.795 ; vgaout:inst7|vga_out[1]                                                                                   ; VGAHS                     ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 39.731       ; -3.398     ; 4.518      ;
; 29.915 ; vgaout:inst7|vga_out[2]                                                                                   ; VGAB0                     ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 39.731       ; -3.402     ; 4.394      ;
; 30.046 ; vgaout:inst7|vga_out[4]                                                                                   ; VGAG0                     ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 39.731       ; -3.402     ; 4.263      ;
; 30.097 ; vgaout:inst7|vga_out[3]                                                                                   ; VGAB1                     ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 39.731       ; -3.402     ; 4.212      ;
; 34.879 ; ram2:inst1|altsyncram:altsyncram_component|altsyncram_0ak1:auto_generated|ram_block1a0~portb_address_reg0 ; vgaout:inst7|vga_out[6]   ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 39.731       ; -0.314     ; 4.533      ;
; 34.925 ; ram2:inst1|altsyncram:altsyncram_component|altsyncram_0ak1:auto_generated|ram_block1a0~portb_address_reg0 ; vgaout:inst7|vga_out[9]   ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 39.731       ; -0.314     ; 4.487      ;
; 35.032 ; ram2:inst1|altsyncram:altsyncram_component|altsyncram_0ak1:auto_generated|ram_block1a0~portb_address_reg0 ; vgaout:inst7|vga_out[8]   ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 39.731       ; -0.314     ; 4.380      ;
; 35.102 ; ram2:inst1|altsyncram:altsyncram_component|altsyncram_0ak1:auto_generated|ram_block1a0~portb_address_reg0 ; vgaout:inst7|vga_out[3]   ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 39.731       ; -0.314     ; 4.310      ;
; 35.167 ; ram2:inst1|altsyncram:altsyncram_component|altsyncram_0ak1:auto_generated|ram_block1a0~portb_address_reg0 ; vgaout:inst7|vga_out[5]   ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 39.731       ; -0.314     ; 4.245      ;
; 35.223 ; ram2:inst1|altsyncram:altsyncram_component|altsyncram_0ak1:auto_generated|ram_block1a0~portb_address_reg0 ; vgaout:inst7|vga_out[7]   ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 39.731       ; -0.314     ; 4.189      ;
; 35.303 ; vgaout:inst7|vcount[4]                                                                                    ; vgaout:inst7|vcount[1]    ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 39.731       ; -0.061     ; 4.362      ;
; 35.305 ; vgaout:inst7|vcount[4]                                                                                    ; vgaout:inst7|vcount[7]    ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 39.731       ; -0.061     ; 4.360      ;
; 35.306 ; vgaout:inst7|vcount[4]                                                                                    ; vgaout:inst7|vcount[6]    ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 39.731       ; -0.061     ; 4.359      ;
; 35.319 ; ram2:inst1|altsyncram:altsyncram_component|altsyncram_0ak1:auto_generated|ram_block1a0~portb_address_reg0 ; vgaout:inst7|vga_out[4]   ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 39.731       ; -0.314     ; 4.093      ;
; 35.352 ; vgaout:inst7|vcount[4]                                                                                    ; vgaout:inst7|vcount[3]    ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 39.731       ; -0.061     ; 4.313      ;
; 35.355 ; vgaout:inst7|vcount[5]                                                                                    ; vgaout:inst7|vcount[1]    ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 39.731       ; -0.061     ; 4.310      ;
; 35.357 ; vgaout:inst7|vcount[5]                                                                                    ; vgaout:inst7|vcount[7]    ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 39.731       ; -0.061     ; 4.308      ;
; 35.358 ; vgaout:inst7|vcount[5]                                                                                    ; vgaout:inst7|vcount[6]    ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 39.731       ; -0.061     ; 4.307      ;
; 35.363 ; ram2:inst1|altsyncram:altsyncram_component|altsyncram_0ak1:auto_generated|ram_block1a0~portb_address_reg0 ; vgaout:inst7|vga_out[2]   ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 39.731       ; -0.314     ; 4.049      ;
; 35.404 ; vgaout:inst7|vcount[5]                                                                                    ; vgaout:inst7|vcount[3]    ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 39.731       ; -0.061     ; 4.261      ;
; 35.467 ; vgaout:inst7|hcount[11]                                                                                   ; vgaout:inst7|vcount[1]    ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 39.731       ; -0.066     ; 4.193      ;
; 35.467 ; vgaout:inst7|hcount[10]                                                                                   ; vgaout:inst7|vcount[1]    ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 39.731       ; -0.066     ; 4.193      ;
; 35.469 ; vgaout:inst7|hcount[11]                                                                                   ; vgaout:inst7|vcount[7]    ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 39.731       ; -0.066     ; 4.191      ;
; 35.469 ; vgaout:inst7|hcount[10]                                                                                   ; vgaout:inst7|vcount[7]    ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 39.731       ; -0.066     ; 4.191      ;
; 35.470 ; vgaout:inst7|hcount[11]                                                                                   ; vgaout:inst7|vcount[6]    ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 39.731       ; -0.066     ; 4.190      ;
; 35.470 ; vgaout:inst7|hcount[10]                                                                                   ; vgaout:inst7|vcount[6]    ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 39.731       ; -0.066     ; 4.190      ;
; 35.516 ; vgaout:inst7|hcount[11]                                                                                   ; vgaout:inst7|vcount[3]    ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 39.731       ; -0.066     ; 4.144      ;
; 35.516 ; vgaout:inst7|hcount[10]                                                                                   ; vgaout:inst7|vcount[3]    ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 39.731       ; -0.066     ; 4.144      ;
; 35.531 ; vgaout:inst7|vcount[4]                                                                                    ; vgaout:inst7|vcount[9]    ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 39.731       ; -0.062     ; 4.133      ;
; 35.532 ; vgaout:inst7|vcount[4]                                                                                    ; vgaout:inst7|vcount[2]    ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 39.731       ; -0.062     ; 4.132      ;
; 35.532 ; vgaout:inst7|vcount[4]                                                                                    ; vgaout:inst7|vcount[4]    ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 39.731       ; -0.062     ; 4.132      ;
; 35.532 ; vgaout:inst7|vcount[4]                                                                                    ; vgaout:inst7|vcount[5]    ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 39.731       ; -0.062     ; 4.132      ;
; 35.532 ; vgaout:inst7|vcount[4]                                                                                    ; vgaout:inst7|vcount[8]    ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 39.731       ; -0.062     ; 4.132      ;
; 35.583 ; vgaout:inst7|vcount[5]                                                                                    ; vgaout:inst7|vcount[9]    ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 39.731       ; -0.062     ; 4.081      ;
; 35.584 ; vgaout:inst7|vcount[5]                                                                                    ; vgaout:inst7|vcount[2]    ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 39.731       ; -0.062     ; 4.080      ;
; 35.584 ; vgaout:inst7|vcount[5]                                                                                    ; vgaout:inst7|vcount[4]    ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 39.731       ; -0.062     ; 4.080      ;
; 35.584 ; vgaout:inst7|vcount[5]                                                                                    ; vgaout:inst7|vcount[5]    ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 39.731       ; -0.062     ; 4.080      ;
; 35.584 ; vgaout:inst7|vcount[5]                                                                                    ; vgaout:inst7|vcount[8]    ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 39.731       ; -0.062     ; 4.080      ;
; 35.634 ; vgaout:inst7|hcount[13]                                                                                   ; vgaout:inst7|vcount[1]    ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 39.731       ; -0.066     ; 4.026      ;
; 35.636 ; vgaout:inst7|hcount[13]                                                                                   ; vgaout:inst7|vcount[7]    ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 39.731       ; -0.066     ; 4.024      ;
; 35.637 ; vgaout:inst7|hcount[13]                                                                                   ; vgaout:inst7|vcount[6]    ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 39.731       ; -0.066     ; 4.023      ;
; 35.683 ; vgaout:inst7|hcount[13]                                                                                   ; vgaout:inst7|vcount[3]    ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 39.731       ; -0.066     ; 3.977      ;
; 35.695 ; vgaout:inst7|hcount[11]                                                                                   ; vgaout:inst7|vcount[9]    ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 39.731       ; -0.067     ; 3.964      ;
; 35.695 ; vgaout:inst7|hcount[10]                                                                                   ; vgaout:inst7|vcount[9]    ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 39.731       ; -0.067     ; 3.964      ;
; 35.696 ; vgaout:inst7|hcount[11]                                                                                   ; vgaout:inst7|vcount[2]    ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 39.731       ; -0.067     ; 3.963      ;
; 35.696 ; vgaout:inst7|hcount[11]                                                                                   ; vgaout:inst7|vcount[4]    ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 39.731       ; -0.067     ; 3.963      ;
; 35.696 ; vgaout:inst7|hcount[11]                                                                                   ; vgaout:inst7|vcount[5]    ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 39.731       ; -0.067     ; 3.963      ;
; 35.696 ; vgaout:inst7|hcount[11]                                                                                   ; vgaout:inst7|vcount[8]    ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 39.731       ; -0.067     ; 3.963      ;
; 35.696 ; vgaout:inst7|hcount[10]                                                                                   ; vgaout:inst7|vcount[2]    ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 39.731       ; -0.067     ; 3.963      ;
; 35.696 ; vgaout:inst7|hcount[10]                                                                                   ; vgaout:inst7|vcount[4]    ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 39.731       ; -0.067     ; 3.963      ;
; 35.696 ; vgaout:inst7|hcount[10]                                                                                   ; vgaout:inst7|vcount[5]    ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 39.731       ; -0.067     ; 3.963      ;
; 35.696 ; vgaout:inst7|hcount[10]                                                                                   ; vgaout:inst7|vcount[8]    ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 39.731       ; -0.067     ; 3.963      ;
; 35.740 ; vgaout:inst7|hcount[12]                                                                                   ; vgaout:inst7|vcount[1]    ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 39.731       ; -0.066     ; 3.920      ;
; 35.742 ; vgaout:inst7|hcount[12]                                                                                   ; vgaout:inst7|vcount[7]    ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 39.731       ; -0.066     ; 3.918      ;
; 35.743 ; vgaout:inst7|hcount[12]                                                                                   ; vgaout:inst7|vcount[6]    ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 39.731       ; -0.066     ; 3.917      ;
; 35.789 ; vgaout:inst7|hcount[12]                                                                                   ; vgaout:inst7|vcount[3]    ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 39.731       ; -0.066     ; 3.871      ;
; 35.819 ; vgaout:inst7|vcount[1]                                                                                    ; vgaout:inst7|vcount[1]    ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 39.731       ; -0.061     ; 3.846      ;
; 35.821 ; vgaout:inst7|vcount[1]                                                                                    ; vgaout:inst7|vcount[7]    ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 39.731       ; -0.061     ; 3.844      ;
; 35.822 ; vgaout:inst7|vcount[1]                                                                                    ; vgaout:inst7|vcount[6]    ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 39.731       ; -0.061     ; 3.843      ;
; 35.862 ; vgaout:inst7|hcount[13]                                                                                   ; vgaout:inst7|vcount[9]    ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 39.731       ; -0.067     ; 3.797      ;
; 35.863 ; vgaout:inst7|hcount[13]                                                                                   ; vgaout:inst7|vcount[2]    ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 39.731       ; -0.067     ; 3.796      ;
; 35.863 ; vgaout:inst7|hcount[13]                                                                                   ; vgaout:inst7|vcount[4]    ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 39.731       ; -0.067     ; 3.796      ;
; 35.863 ; vgaout:inst7|hcount[13]                                                                                   ; vgaout:inst7|vcount[5]    ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 39.731       ; -0.067     ; 3.796      ;
; 35.863 ; vgaout:inst7|hcount[13]                                                                                   ; vgaout:inst7|vcount[8]    ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 39.731       ; -0.067     ; 3.796      ;
; 35.868 ; vgaout:inst7|vcount[1]                                                                                    ; vgaout:inst7|vcount[3]    ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 39.731       ; -0.061     ; 3.797      ;
; 35.964 ; vgaout:inst7|hcount[6]                                                                                    ; vgaout:inst7|vcount[1]    ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 39.731       ; -0.066     ; 3.696      ;
; 35.966 ; vgaout:inst7|hcount[6]                                                                                    ; vgaout:inst7|vcount[6]    ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 39.731       ; -0.066     ; 3.694      ;
; 35.966 ; vgaout:inst7|hcount[6]                                                                                    ; vgaout:inst7|vcount[7]    ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 39.731       ; -0.066     ; 3.694      ;
; 35.967 ; vgaout:inst7|hcount[7]                                                                                    ; vgaout:inst7|vcount[1]    ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 39.731       ; -0.066     ; 3.693      ;
; 35.968 ; vgaout:inst7|hcount[12]                                                                                   ; vgaout:inst7|vcount[9]    ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 39.731       ; -0.067     ; 3.691      ;
; 35.969 ; vgaout:inst7|hcount[12]                                                                                   ; vgaout:inst7|vcount[2]    ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 39.731       ; -0.067     ; 3.690      ;
; 35.969 ; vgaout:inst7|hcount[12]                                                                                   ; vgaout:inst7|vcount[4]    ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 39.731       ; -0.067     ; 3.690      ;
; 35.969 ; vgaout:inst7|hcount[12]                                                                                   ; vgaout:inst7|vcount[5]    ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 39.731       ; -0.067     ; 3.690      ;
; 35.969 ; vgaout:inst7|hcount[12]                                                                                   ; vgaout:inst7|vcount[8]    ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 39.731       ; -0.067     ; 3.690      ;
; 35.969 ; vgaout:inst7|hcount[7]                                                                                    ; vgaout:inst7|vcount[7]    ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 39.731       ; -0.066     ; 3.691      ;
; 35.970 ; vgaout:inst7|hcount[7]                                                                                    ; vgaout:inst7|vcount[6]    ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 39.731       ; -0.066     ; 3.690      ;
; 36.012 ; vgaout:inst7|hcount[6]                                                                                    ; vgaout:inst7|vcount[3]    ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 39.731       ; -0.066     ; 3.648      ;
; 36.016 ; vgaout:inst7|hcount[7]                                                                                    ; vgaout:inst7|vcount[3]    ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 39.731       ; -0.066     ; 3.644      ;
; 36.031 ; vgaout:inst7|vcount[4]                                                                                    ; vgaout:inst7|vcount[0]    ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 39.731       ; -0.058     ; 3.637      ;
; 36.047 ; vgaout:inst7|vcount[1]                                                                                    ; vgaout:inst7|vcount[9]    ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 39.731       ; -0.062     ; 3.617      ;
; 36.048 ; vgaout:inst7|vcount[1]                                                                                    ; vgaout:inst7|vcount[2]    ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 39.731       ; -0.062     ; 3.616      ;
; 36.048 ; vgaout:inst7|vcount[1]                                                                                    ; vgaout:inst7|vcount[4]    ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 39.731       ; -0.062     ; 3.616      ;
; 36.048 ; vgaout:inst7|vcount[1]                                                                                    ; vgaout:inst7|vcount[5]    ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 39.731       ; -0.062     ; 3.616      ;
; 36.048 ; vgaout:inst7|vcount[1]                                                                                    ; vgaout:inst7|vcount[8]    ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 39.731       ; -0.062     ; 3.616      ;
; 36.083 ; vgaout:inst7|vcount[5]                                                                                    ; vgaout:inst7|vcount[0]    ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 39.731       ; -0.058     ; 3.585      ;
; 36.086 ; vgaout:inst7|vcount[7]                                                                                    ; vgaout:inst7|vcount[1]    ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 39.731       ; -0.061     ; 3.579      ;
; 36.088 ; vgaout:inst7|vcount[7]                                                                                    ; vgaout:inst7|vcount[7]    ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 39.731       ; -0.061     ; 3.577      ;
; 36.089 ; vgaout:inst7|vcount[7]                                                                                    ; vgaout:inst7|vcount[6]    ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 39.731       ; -0.061     ; 3.576      ;
; 36.090 ; vgaout:inst7|hcount[0]                                                                                    ; vgaout:inst7|vcount[1]    ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 39.731       ; -0.066     ; 3.570      ;
; 36.092 ; vgaout:inst7|hcount[0]                                                                                    ; vgaout:inst7|vcount[7]    ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 39.731       ; -0.066     ; 3.568      ;
+--------+-----------------------------------------------------------------------------------------------------------+---------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'inst10|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                             ;
+-------+-----------------------------------------+----------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                               ; To Node                                                  ; Launch Clock                                       ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------+----------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; 1.830 ; genlock:inst8|brown[7]                  ; genlock:inst8|pixel_out[2]_OTERM59                       ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.062     ; 6.823      ;
; 2.061 ; genlock:inst8|brown[7]                  ; genlock:inst8|\process_pixel:c_pixel[4]_OTERM89          ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.062     ; 6.592      ;
; 2.062 ; genlock:inst8|brown[7]                  ; genlock:inst8|pixel_out[4]_OTERM51                       ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.062     ; 6.591      ;
; 2.082 ; genlock:inst8|\process_pixel:pixel[2]   ; genlock:inst8|pixel_out[2]_OTERM59                       ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.061     ; 6.572      ;
; 2.140 ; genlock:inst8|brown[7]                  ; genlock:inst8|\process_pixel:c_pixel[2]_OTERM97          ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.062     ; 6.513      ;
; 2.152 ; genlock:inst8|magenta[0]                ; genlock:inst8|pixel_out[2]_OTERM59                       ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.062     ; 6.501      ;
; 2.221 ; genlock:inst8|brown[7]                  ; genlock:inst8|pixel_out[3]_OTERM55                       ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.062     ; 6.432      ;
; 2.223 ; genlock:inst8|brown[7]                  ; genlock:inst8|\process_pixel:c_pixel[3]_OTERM93          ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.062     ; 6.430      ;
; 2.224 ; genlock:inst8|\process_pixel:pixel[0]   ; genlock:inst8|pixel_out[2]_OTERM59                       ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.061     ; 6.430      ;
; 2.313 ; genlock:inst8|\process_pixel:pixel[2]   ; genlock:inst8|\process_pixel:c_pixel[4]_OTERM89          ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.061     ; 6.341      ;
; 2.314 ; genlock:inst8|\process_pixel:pixel[2]   ; genlock:inst8|pixel_out[4]_OTERM51                       ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.061     ; 6.340      ;
; 2.364 ; genlock:inst8|brown[7]                  ; genlock:inst8|pixel_out[7]_OTERM37                       ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.064     ; 6.287      ;
; 2.383 ; genlock:inst8|magenta[0]                ; genlock:inst8|\process_pixel:c_pixel[4]_OTERM89          ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.062     ; 6.270      ;
; 2.384 ; genlock:inst8|magenta[0]                ; genlock:inst8|pixel_out[4]_OTERM51                       ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.062     ; 6.269      ;
; 2.389 ; genlock:inst8|apple2                    ; genlock:inst8|pixel_out[2]_OTERM59                       ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.062     ; 6.264      ;
; 2.392 ; genlock:inst8|\process_pixel:pixel[2]   ; genlock:inst8|\process_pixel:c_pixel[2]_OTERM97          ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.061     ; 6.262      ;
; 2.448 ; genlock:inst8|brown[7]                  ; genlock:inst8|pixel_out[5]_OTERM47                       ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.064     ; 6.203      ;
; 2.455 ; genlock:inst8|\process_pixel:pixel[0]   ; genlock:inst8|\process_pixel:c_pixel[4]_OTERM89          ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.061     ; 6.199      ;
; 2.456 ; genlock:inst8|\process_pixel:pixel[0]   ; genlock:inst8|pixel_out[4]_OTERM51                       ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.061     ; 6.198      ;
; 2.462 ; genlock:inst8|magenta[0]                ; genlock:inst8|\process_pixel:c_pixel[2]_OTERM97          ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.062     ; 6.191      ;
; 2.473 ; genlock:inst8|\process_pixel:pixel[2]   ; genlock:inst8|pixel_out[3]_OTERM55                       ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.061     ; 6.181      ;
; 2.475 ; genlock:inst8|\process_pixel:pixel[2]   ; genlock:inst8|\process_pixel:c_pixel[3]_OTERM93          ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.061     ; 6.179      ;
; 2.507 ; genlock:inst8|magenta[0]                ; genlock:inst8|pixel_out[3]_OTERM55                       ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.062     ; 6.146      ;
; 2.509 ; genlock:inst8|magenta[0]                ; genlock:inst8|\process_pixel:c_pixel[3]_OTERM93          ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.062     ; 6.144      ;
; 2.534 ; genlock:inst8|\process_pixel:pixel[0]   ; genlock:inst8|\process_pixel:c_pixel[2]_OTERM97          ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.061     ; 6.120      ;
; 2.546 ; genlock:inst8|brown[7]                  ; genlock:inst8|pixel_out[6]_OTERM43                       ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.064     ; 6.105      ;
; 2.615 ; genlock:inst8|\process_pixel:pixel[0]   ; genlock:inst8|pixel_out[3]_OTERM55                       ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.061     ; 6.039      ;
; 2.616 ; genlock:inst8|\process_pixel:pixel[2]   ; genlock:inst8|pixel_out[7]_OTERM37                       ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.063     ; 6.036      ;
; 2.617 ; genlock:inst8|\process_pixel:pixel[0]   ; genlock:inst8|\process_pixel:c_pixel[3]_OTERM93          ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.061     ; 6.037      ;
; 2.620 ; genlock:inst8|apple2                    ; genlock:inst8|\process_pixel:c_pixel[4]_OTERM89          ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.062     ; 6.033      ;
; 2.621 ; genlock:inst8|apple2                    ; genlock:inst8|pixel_out[4]_OTERM51                       ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.062     ; 6.032      ;
; 2.688 ; input_detect:inst2|\horizontal:horsync  ; input_detect:inst2|\horizontal:hcount[0]                 ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.079     ; 5.948      ;
; 2.688 ; input_detect:inst2|\horizontal:horsync  ; input_detect:inst2|\horizontal:hcount[1]                 ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.079     ; 5.948      ;
; 2.688 ; input_detect:inst2|\horizontal:horsync  ; input_detect:inst2|\horizontal:hcount[2]                 ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.079     ; 5.948      ;
; 2.688 ; input_detect:inst2|\horizontal:horsync  ; input_detect:inst2|\horizontal:hcount[3]                 ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.079     ; 5.948      ;
; 2.688 ; input_detect:inst2|\horizontal:horsync  ; input_detect:inst2|\horizontal:hcount[4]                 ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.079     ; 5.948      ;
; 2.688 ; input_detect:inst2|\horizontal:horsync  ; input_detect:inst2|\horizontal:hcount[5]                 ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.079     ; 5.948      ;
; 2.688 ; input_detect:inst2|\horizontal:horsync  ; input_detect:inst2|\horizontal:hcount[6]                 ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.079     ; 5.948      ;
; 2.688 ; input_detect:inst2|\horizontal:horsync  ; input_detect:inst2|\horizontal:hcount[7]                 ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.079     ; 5.948      ;
; 2.688 ; input_detect:inst2|\horizontal:horsync  ; input_detect:inst2|\horizontal:hcount[8]                 ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.079     ; 5.948      ;
; 2.688 ; input_detect:inst2|\horizontal:horsync  ; input_detect:inst2|\horizontal:hcount[9]                 ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.079     ; 5.948      ;
; 2.688 ; input_detect:inst2|\horizontal:horsync  ; input_detect:inst2|\horizontal:hcount[10]                ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.079     ; 5.948      ;
; 2.699 ; genlock:inst8|apple2                    ; genlock:inst8|\process_pixel:c_pixel[2]_OTERM97          ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.062     ; 5.954      ;
; 2.700 ; genlock:inst8|\process_pixel:pixel[2]   ; genlock:inst8|pixel_out[5]_OTERM47                       ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.063     ; 5.952      ;
; 2.704 ; genlock:inst8|magenta[0]                ; genlock:inst8|pixel_out[7]_OTERM37                       ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.064     ; 5.947      ;
; 2.756 ; genlock:inst8|apple2                    ; genlock:inst8|pixel_out[3]_OTERM55                       ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.062     ; 5.897      ;
; 2.758 ; genlock:inst8|\process_pixel:pixel[0]   ; genlock:inst8|pixel_out[7]_OTERM37                       ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.063     ; 5.894      ;
; 2.758 ; genlock:inst8|apple2                    ; genlock:inst8|\process_pixel:c_pixel[3]_OTERM93          ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.062     ; 5.895      ;
; 2.777 ; genlock:inst8|brown[7]                  ; genlock:inst8|\process_pixel:c_pixel[7]_OTERM75_OTERM115 ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.064     ; 5.874      ;
; 2.788 ; genlock:inst8|magenta[0]                ; genlock:inst8|pixel_out[5]_OTERM47                       ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.064     ; 5.863      ;
; 2.798 ; genlock:inst8|\process_pixel:pixel[2]   ; genlock:inst8|pixel_out[6]_OTERM43                       ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.063     ; 5.854      ;
; 2.827 ; input_detect:inst2|\horizontal:horsync  ; input_detect:inst2|\horizontal:hcount[11]                ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.063     ; 5.825      ;
; 2.827 ; input_detect:inst2|\horizontal:horsync  ; input_detect:inst2|\horizontal:hcount[12]                ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.063     ; 5.825      ;
; 2.827 ; input_detect:inst2|\horizontal:horsync  ; input_detect:inst2|\horizontal:hcount[13]                ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.063     ; 5.825      ;
; 2.827 ; input_detect:inst2|\horizontal:horsync  ; input_detect:inst2|\horizontal:hcount[14]                ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.063     ; 5.825      ;
; 2.827 ; input_detect:inst2|\horizontal:horsync  ; input_detect:inst2|\horizontal:hcount[15]                ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.063     ; 5.825      ;
; 2.827 ; input_detect:inst2|\horizontal:horsync  ; input_detect:inst2|\horizontal:hcount[16]                ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.063     ; 5.825      ;
; 2.827 ; input_detect:inst2|\horizontal:horsync  ; input_detect:inst2|\horizontal:hcount[17]                ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.063     ; 5.825      ;
; 2.827 ; input_detect:inst2|\horizontal:horsync  ; input_detect:inst2|\horizontal:hcount[18]                ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.063     ; 5.825      ;
; 2.827 ; input_detect:inst2|\horizontal:horsync  ; input_detect:inst2|\horizontal:hcount[19]                ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.063     ; 5.825      ;
; 2.827 ; input_detect:inst2|\horizontal:horsync  ; input_detect:inst2|\horizontal:hcount[20]                ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.063     ; 5.825      ;
; 2.827 ; input_detect:inst2|\horizontal:horsync  ; input_detect:inst2|\horizontal:hcount[21]                ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.063     ; 5.825      ;
; 2.842 ; genlock:inst8|\process_pixel:pixel[0]   ; genlock:inst8|pixel_out[5]_OTERM47                       ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.063     ; 5.810      ;
; 2.852 ; genlock:inst8|brown[7]                  ; genlock:inst8|\process_pixel:c_pixel[6]_OTERM81_OTERM121 ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.064     ; 5.799      ;
; 2.886 ; genlock:inst8|magenta[0]                ; genlock:inst8|pixel_out[6]_OTERM43                       ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.064     ; 5.765      ;
; 2.890 ; input_detect:inst2|\horizontal:hpeak[1] ; input_detect:inst2|\horizontal:hcount[0]                 ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.070     ; 5.755      ;
; 2.890 ; input_detect:inst2|\horizontal:hpeak[1] ; input_detect:inst2|\horizontal:hcount[1]                 ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.070     ; 5.755      ;
; 2.890 ; input_detect:inst2|\horizontal:hpeak[1] ; input_detect:inst2|\horizontal:hcount[2]                 ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.070     ; 5.755      ;
; 2.890 ; input_detect:inst2|\horizontal:hpeak[1] ; input_detect:inst2|\horizontal:hcount[3]                 ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.070     ; 5.755      ;
; 2.890 ; input_detect:inst2|\horizontal:hpeak[1] ; input_detect:inst2|\horizontal:hcount[4]                 ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.070     ; 5.755      ;
; 2.890 ; input_detect:inst2|\horizontal:hpeak[1] ; input_detect:inst2|\horizontal:hcount[5]                 ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.070     ; 5.755      ;
; 2.890 ; input_detect:inst2|\horizontal:hpeak[1] ; input_detect:inst2|\horizontal:hcount[6]                 ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.070     ; 5.755      ;
; 2.890 ; input_detect:inst2|\horizontal:hpeak[1] ; input_detect:inst2|\horizontal:hcount[7]                 ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.070     ; 5.755      ;
; 2.890 ; input_detect:inst2|\horizontal:hpeak[1] ; input_detect:inst2|\horizontal:hcount[8]                 ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.070     ; 5.755      ;
; 2.890 ; input_detect:inst2|\horizontal:hpeak[1] ; input_detect:inst2|\horizontal:hcount[9]                 ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.070     ; 5.755      ;
; 2.890 ; input_detect:inst2|\horizontal:hpeak[1] ; input_detect:inst2|\horizontal:hcount[10]                ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.070     ; 5.755      ;
; 2.893 ; genlock:inst8|brown[7]                  ; genlock:inst8|\process_pixel:c_pixel[5]_OTERM85_OTERM125 ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.064     ; 5.758      ;
; 2.940 ; genlock:inst8|\process_pixel:pixel[0]   ; genlock:inst8|pixel_out[6]_OTERM43                       ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.063     ; 5.712      ;
; 2.958 ; input_detect:inst2|\horizontal:hpeak[1] ; input_detect:inst2|\horizontal:sync_down[8]              ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.061     ; 5.696      ;
; 2.959 ; genlock:inst8|column[1]                 ; genlock:inst8|\process_pixel:a_pixel[7]                  ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.069     ; 5.687      ;
; 2.960 ; input_detect:inst2|\horizontal:hpeak[1] ; input_detect:inst2|\horizontal:sync_down[10]             ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.061     ; 5.694      ;
; 3.013 ; input_detect:inst2|\horizontal:hpeak[1] ; input_detect:inst2|\horizontal:hcount[11]                ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.070     ; 5.632      ;
; 3.013 ; input_detect:inst2|\horizontal:hpeak[1] ; input_detect:inst2|\horizontal:hcount[12]                ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.070     ; 5.632      ;
; 3.013 ; input_detect:inst2|\horizontal:hpeak[1] ; input_detect:inst2|\horizontal:hcount[13]                ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.070     ; 5.632      ;
; 3.013 ; input_detect:inst2|\horizontal:hpeak[1] ; input_detect:inst2|\horizontal:hcount[14]                ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.070     ; 5.632      ;
; 3.013 ; input_detect:inst2|\horizontal:hpeak[1] ; input_detect:inst2|\horizontal:hcount[15]                ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.070     ; 5.632      ;
; 3.013 ; input_detect:inst2|\horizontal:hpeak[1] ; input_detect:inst2|\horizontal:hcount[16]                ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.070     ; 5.632      ;
; 3.013 ; input_detect:inst2|\horizontal:hpeak[1] ; input_detect:inst2|\horizontal:hcount[17]                ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.070     ; 5.632      ;
; 3.013 ; input_detect:inst2|\horizontal:hpeak[1] ; input_detect:inst2|\horizontal:hcount[18]                ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.070     ; 5.632      ;
; 3.013 ; input_detect:inst2|\horizontal:hpeak[1] ; input_detect:inst2|\horizontal:hcount[19]                ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.070     ; 5.632      ;
; 3.013 ; input_detect:inst2|\horizontal:hpeak[1] ; input_detect:inst2|\horizontal:hcount[20]                ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.070     ; 5.632      ;
; 3.013 ; input_detect:inst2|\horizontal:hpeak[1] ; input_detect:inst2|\horizontal:hcount[21]                ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.070     ; 5.632      ;
; 3.029 ; genlock:inst8|\process_pixel:pixel[2]   ; genlock:inst8|\process_pixel:c_pixel[7]_OTERM75_OTERM115 ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.063     ; 5.623      ;
; 3.053 ; genlock:inst8|column[1]                 ; genlock:inst8|\process_pixel:pixel[1]                    ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.067     ; 5.595      ;
; 3.058 ; genlock:inst8|column[1]                 ; genlock:inst8|col_number[9]                              ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.062     ; 5.595      ;
; 3.058 ; genlock:inst8|column[1]                 ; genlock:inst8|col_number[8]                              ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.062     ; 5.595      ;
; 3.058 ; genlock:inst8|column[1]                 ; genlock:inst8|col_number[7]                              ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.062     ; 5.595      ;
; 3.058 ; genlock:inst8|column[1]                 ; genlock:inst8|col_number[6]                              ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.062     ; 5.595      ;
; 3.058 ; genlock:inst8|column[1]                 ; genlock:inst8|col_number[5]                              ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.062     ; 5.595      ;
; 3.058 ; genlock:inst8|column[1]                 ; genlock:inst8|col_number[4]                              ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.062     ; 5.595      ;
+-------+-----------------------------------------+----------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'inst6|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                            ;
+-------+-----------------------------------------+----------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                               ; To Node                                                  ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------+----------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 1.910 ; genlock:inst8|brown[7]                  ; genlock:inst8|pixel_out[2]_OTERM59                       ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.062     ; 6.823      ;
; 2.141 ; genlock:inst8|brown[7]                  ; genlock:inst8|\process_pixel:c_pixel[4]_OTERM89          ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.062     ; 6.592      ;
; 2.142 ; genlock:inst8|brown[7]                  ; genlock:inst8|pixel_out[4]_OTERM51                       ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.062     ; 6.591      ;
; 2.162 ; genlock:inst8|\process_pixel:pixel[2]   ; genlock:inst8|pixel_out[2]_OTERM59                       ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.061     ; 6.572      ;
; 2.220 ; genlock:inst8|brown[7]                  ; genlock:inst8|\process_pixel:c_pixel[2]_OTERM97          ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.062     ; 6.513      ;
; 2.232 ; genlock:inst8|magenta[0]                ; genlock:inst8|pixel_out[2]_OTERM59                       ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.062     ; 6.501      ;
; 2.301 ; genlock:inst8|brown[7]                  ; genlock:inst8|pixel_out[3]_OTERM55                       ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.062     ; 6.432      ;
; 2.303 ; genlock:inst8|brown[7]                  ; genlock:inst8|\process_pixel:c_pixel[3]_OTERM93          ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.062     ; 6.430      ;
; 2.304 ; genlock:inst8|\process_pixel:pixel[0]   ; genlock:inst8|pixel_out[2]_OTERM59                       ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.061     ; 6.430      ;
; 2.393 ; genlock:inst8|\process_pixel:pixel[2]   ; genlock:inst8|\process_pixel:c_pixel[4]_OTERM89          ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.061     ; 6.341      ;
; 2.394 ; genlock:inst8|\process_pixel:pixel[2]   ; genlock:inst8|pixel_out[4]_OTERM51                       ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.061     ; 6.340      ;
; 2.444 ; genlock:inst8|brown[7]                  ; genlock:inst8|pixel_out[7]_OTERM37                       ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.064     ; 6.287      ;
; 2.463 ; genlock:inst8|magenta[0]                ; genlock:inst8|\process_pixel:c_pixel[4]_OTERM89          ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.062     ; 6.270      ;
; 2.464 ; genlock:inst8|magenta[0]                ; genlock:inst8|pixel_out[4]_OTERM51                       ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.062     ; 6.269      ;
; 2.469 ; genlock:inst8|apple2                    ; genlock:inst8|pixel_out[2]_OTERM59                       ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.062     ; 6.264      ;
; 2.472 ; genlock:inst8|\process_pixel:pixel[2]   ; genlock:inst8|\process_pixel:c_pixel[2]_OTERM97          ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.061     ; 6.262      ;
; 2.528 ; genlock:inst8|brown[7]                  ; genlock:inst8|pixel_out[5]_OTERM47                       ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.064     ; 6.203      ;
; 2.535 ; genlock:inst8|\process_pixel:pixel[0]   ; genlock:inst8|\process_pixel:c_pixel[4]_OTERM89          ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.061     ; 6.199      ;
; 2.536 ; genlock:inst8|\process_pixel:pixel[0]   ; genlock:inst8|pixel_out[4]_OTERM51                       ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.061     ; 6.198      ;
; 2.542 ; genlock:inst8|magenta[0]                ; genlock:inst8|\process_pixel:c_pixel[2]_OTERM97          ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.062     ; 6.191      ;
; 2.553 ; genlock:inst8|\process_pixel:pixel[2]   ; genlock:inst8|pixel_out[3]_OTERM55                       ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.061     ; 6.181      ;
; 2.555 ; genlock:inst8|\process_pixel:pixel[2]   ; genlock:inst8|\process_pixel:c_pixel[3]_OTERM93          ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.061     ; 6.179      ;
; 2.587 ; genlock:inst8|magenta[0]                ; genlock:inst8|pixel_out[3]_OTERM55                       ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.062     ; 6.146      ;
; 2.589 ; genlock:inst8|magenta[0]                ; genlock:inst8|\process_pixel:c_pixel[3]_OTERM93          ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.062     ; 6.144      ;
; 2.614 ; genlock:inst8|\process_pixel:pixel[0]   ; genlock:inst8|\process_pixel:c_pixel[2]_OTERM97          ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.061     ; 6.120      ;
; 2.626 ; genlock:inst8|brown[7]                  ; genlock:inst8|pixel_out[6]_OTERM43                       ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.064     ; 6.105      ;
; 2.695 ; genlock:inst8|\process_pixel:pixel[0]   ; genlock:inst8|pixel_out[3]_OTERM55                       ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.061     ; 6.039      ;
; 2.696 ; genlock:inst8|\process_pixel:pixel[2]   ; genlock:inst8|pixel_out[7]_OTERM37                       ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.063     ; 6.036      ;
; 2.697 ; genlock:inst8|\process_pixel:pixel[0]   ; genlock:inst8|\process_pixel:c_pixel[3]_OTERM93          ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.061     ; 6.037      ;
; 2.700 ; genlock:inst8|apple2                    ; genlock:inst8|\process_pixel:c_pixel[4]_OTERM89          ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.062     ; 6.033      ;
; 2.701 ; genlock:inst8|apple2                    ; genlock:inst8|pixel_out[4]_OTERM51                       ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.062     ; 6.032      ;
; 2.768 ; input_detect:inst2|\horizontal:horsync  ; input_detect:inst2|\horizontal:hcount[0]                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.079     ; 5.948      ;
; 2.768 ; input_detect:inst2|\horizontal:horsync  ; input_detect:inst2|\horizontal:hcount[1]                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.079     ; 5.948      ;
; 2.768 ; input_detect:inst2|\horizontal:horsync  ; input_detect:inst2|\horizontal:hcount[2]                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.079     ; 5.948      ;
; 2.768 ; input_detect:inst2|\horizontal:horsync  ; input_detect:inst2|\horizontal:hcount[3]                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.079     ; 5.948      ;
; 2.768 ; input_detect:inst2|\horizontal:horsync  ; input_detect:inst2|\horizontal:hcount[4]                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.079     ; 5.948      ;
; 2.768 ; input_detect:inst2|\horizontal:horsync  ; input_detect:inst2|\horizontal:hcount[5]                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.079     ; 5.948      ;
; 2.768 ; input_detect:inst2|\horizontal:horsync  ; input_detect:inst2|\horizontal:hcount[6]                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.079     ; 5.948      ;
; 2.768 ; input_detect:inst2|\horizontal:horsync  ; input_detect:inst2|\horizontal:hcount[7]                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.079     ; 5.948      ;
; 2.768 ; input_detect:inst2|\horizontal:horsync  ; input_detect:inst2|\horizontal:hcount[8]                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.079     ; 5.948      ;
; 2.768 ; input_detect:inst2|\horizontal:horsync  ; input_detect:inst2|\horizontal:hcount[9]                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.079     ; 5.948      ;
; 2.768 ; input_detect:inst2|\horizontal:horsync  ; input_detect:inst2|\horizontal:hcount[10]                ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.079     ; 5.948      ;
; 2.779 ; genlock:inst8|apple2                    ; genlock:inst8|\process_pixel:c_pixel[2]_OTERM97          ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.062     ; 5.954      ;
; 2.780 ; genlock:inst8|\process_pixel:pixel[2]   ; genlock:inst8|pixel_out[5]_OTERM47                       ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.063     ; 5.952      ;
; 2.784 ; genlock:inst8|magenta[0]                ; genlock:inst8|pixel_out[7]_OTERM37                       ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.064     ; 5.947      ;
; 2.836 ; genlock:inst8|apple2                    ; genlock:inst8|pixel_out[3]_OTERM55                       ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.062     ; 5.897      ;
; 2.838 ; genlock:inst8|\process_pixel:pixel[0]   ; genlock:inst8|pixel_out[7]_OTERM37                       ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.063     ; 5.894      ;
; 2.838 ; genlock:inst8|apple2                    ; genlock:inst8|\process_pixel:c_pixel[3]_OTERM93          ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.062     ; 5.895      ;
; 2.857 ; genlock:inst8|brown[7]                  ; genlock:inst8|\process_pixel:c_pixel[7]_OTERM75_OTERM115 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.064     ; 5.874      ;
; 2.868 ; genlock:inst8|magenta[0]                ; genlock:inst8|pixel_out[5]_OTERM47                       ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.064     ; 5.863      ;
; 2.878 ; genlock:inst8|\process_pixel:pixel[2]   ; genlock:inst8|pixel_out[6]_OTERM43                       ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.063     ; 5.854      ;
; 2.907 ; input_detect:inst2|\horizontal:horsync  ; input_detect:inst2|\horizontal:hcount[11]                ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.063     ; 5.825      ;
; 2.907 ; input_detect:inst2|\horizontal:horsync  ; input_detect:inst2|\horizontal:hcount[12]                ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.063     ; 5.825      ;
; 2.907 ; input_detect:inst2|\horizontal:horsync  ; input_detect:inst2|\horizontal:hcount[13]                ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.063     ; 5.825      ;
; 2.907 ; input_detect:inst2|\horizontal:horsync  ; input_detect:inst2|\horizontal:hcount[14]                ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.063     ; 5.825      ;
; 2.907 ; input_detect:inst2|\horizontal:horsync  ; input_detect:inst2|\horizontal:hcount[15]                ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.063     ; 5.825      ;
; 2.907 ; input_detect:inst2|\horizontal:horsync  ; input_detect:inst2|\horizontal:hcount[16]                ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.063     ; 5.825      ;
; 2.907 ; input_detect:inst2|\horizontal:horsync  ; input_detect:inst2|\horizontal:hcount[17]                ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.063     ; 5.825      ;
; 2.907 ; input_detect:inst2|\horizontal:horsync  ; input_detect:inst2|\horizontal:hcount[18]                ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.063     ; 5.825      ;
; 2.907 ; input_detect:inst2|\horizontal:horsync  ; input_detect:inst2|\horizontal:hcount[19]                ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.063     ; 5.825      ;
; 2.907 ; input_detect:inst2|\horizontal:horsync  ; input_detect:inst2|\horizontal:hcount[20]                ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.063     ; 5.825      ;
; 2.907 ; input_detect:inst2|\horizontal:horsync  ; input_detect:inst2|\horizontal:hcount[21]                ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.063     ; 5.825      ;
; 2.922 ; genlock:inst8|\process_pixel:pixel[0]   ; genlock:inst8|pixel_out[5]_OTERM47                       ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.063     ; 5.810      ;
; 2.932 ; genlock:inst8|brown[7]                  ; genlock:inst8|\process_pixel:c_pixel[6]_OTERM81_OTERM121 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.064     ; 5.799      ;
; 2.966 ; genlock:inst8|magenta[0]                ; genlock:inst8|pixel_out[6]_OTERM43                       ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.064     ; 5.765      ;
; 2.970 ; input_detect:inst2|\horizontal:hpeak[1] ; input_detect:inst2|\horizontal:hcount[0]                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.070     ; 5.755      ;
; 2.970 ; input_detect:inst2|\horizontal:hpeak[1] ; input_detect:inst2|\horizontal:hcount[1]                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.070     ; 5.755      ;
; 2.970 ; input_detect:inst2|\horizontal:hpeak[1] ; input_detect:inst2|\horizontal:hcount[2]                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.070     ; 5.755      ;
; 2.970 ; input_detect:inst2|\horizontal:hpeak[1] ; input_detect:inst2|\horizontal:hcount[3]                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.070     ; 5.755      ;
; 2.970 ; input_detect:inst2|\horizontal:hpeak[1] ; input_detect:inst2|\horizontal:hcount[4]                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.070     ; 5.755      ;
; 2.970 ; input_detect:inst2|\horizontal:hpeak[1] ; input_detect:inst2|\horizontal:hcount[5]                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.070     ; 5.755      ;
; 2.970 ; input_detect:inst2|\horizontal:hpeak[1] ; input_detect:inst2|\horizontal:hcount[6]                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.070     ; 5.755      ;
; 2.970 ; input_detect:inst2|\horizontal:hpeak[1] ; input_detect:inst2|\horizontal:hcount[7]                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.070     ; 5.755      ;
; 2.970 ; input_detect:inst2|\horizontal:hpeak[1] ; input_detect:inst2|\horizontal:hcount[8]                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.070     ; 5.755      ;
; 2.970 ; input_detect:inst2|\horizontal:hpeak[1] ; input_detect:inst2|\horizontal:hcount[9]                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.070     ; 5.755      ;
; 2.970 ; input_detect:inst2|\horizontal:hpeak[1] ; input_detect:inst2|\horizontal:hcount[10]                ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.070     ; 5.755      ;
; 2.973 ; genlock:inst8|brown[7]                  ; genlock:inst8|\process_pixel:c_pixel[5]_OTERM85_OTERM125 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.064     ; 5.758      ;
; 3.020 ; genlock:inst8|\process_pixel:pixel[0]   ; genlock:inst8|pixel_out[6]_OTERM43                       ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.063     ; 5.712      ;
; 3.038 ; input_detect:inst2|\horizontal:hpeak[1] ; input_detect:inst2|\horizontal:sync_down[8]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.061     ; 5.696      ;
; 3.039 ; genlock:inst8|column[1]                 ; genlock:inst8|\process_pixel:a_pixel[7]                  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.069     ; 5.687      ;
; 3.040 ; input_detect:inst2|\horizontal:hpeak[1] ; input_detect:inst2|\horizontal:sync_down[10]             ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.061     ; 5.694      ;
; 3.093 ; input_detect:inst2|\horizontal:hpeak[1] ; input_detect:inst2|\horizontal:hcount[11]                ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.070     ; 5.632      ;
; 3.093 ; input_detect:inst2|\horizontal:hpeak[1] ; input_detect:inst2|\horizontal:hcount[12]                ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.070     ; 5.632      ;
; 3.093 ; input_detect:inst2|\horizontal:hpeak[1] ; input_detect:inst2|\horizontal:hcount[13]                ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.070     ; 5.632      ;
; 3.093 ; input_detect:inst2|\horizontal:hpeak[1] ; input_detect:inst2|\horizontal:hcount[14]                ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.070     ; 5.632      ;
; 3.093 ; input_detect:inst2|\horizontal:hpeak[1] ; input_detect:inst2|\horizontal:hcount[15]                ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.070     ; 5.632      ;
; 3.093 ; input_detect:inst2|\horizontal:hpeak[1] ; input_detect:inst2|\horizontal:hcount[16]                ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.070     ; 5.632      ;
; 3.093 ; input_detect:inst2|\horizontal:hpeak[1] ; input_detect:inst2|\horizontal:hcount[17]                ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.070     ; 5.632      ;
; 3.093 ; input_detect:inst2|\horizontal:hpeak[1] ; input_detect:inst2|\horizontal:hcount[18]                ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.070     ; 5.632      ;
; 3.093 ; input_detect:inst2|\horizontal:hpeak[1] ; input_detect:inst2|\horizontal:hcount[19]                ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.070     ; 5.632      ;
; 3.093 ; input_detect:inst2|\horizontal:hpeak[1] ; input_detect:inst2|\horizontal:hcount[20]                ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.070     ; 5.632      ;
; 3.093 ; input_detect:inst2|\horizontal:hpeak[1] ; input_detect:inst2|\horizontal:hcount[21]                ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.070     ; 5.632      ;
; 3.109 ; genlock:inst8|\process_pixel:pixel[2]   ; genlock:inst8|\process_pixel:c_pixel[7]_OTERM75_OTERM115 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.063     ; 5.623      ;
; 3.133 ; genlock:inst8|column[1]                 ; genlock:inst8|\process_pixel:pixel[1]                    ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.067     ; 5.595      ;
; 3.138 ; genlock:inst8|column[1]                 ; genlock:inst8|col_number[9]                              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.062     ; 5.595      ;
; 3.138 ; genlock:inst8|column[1]                 ; genlock:inst8|col_number[8]                              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.062     ; 5.595      ;
; 3.138 ; genlock:inst8|column[1]                 ; genlock:inst8|col_number[7]                              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.062     ; 5.595      ;
; 3.138 ; genlock:inst8|column[1]                 ; genlock:inst8|col_number[6]                              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.062     ; 5.595      ;
; 3.138 ; genlock:inst8|column[1]                 ; genlock:inst8|col_number[5]                              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.062     ; 5.595      ;
; 3.138 ; genlock:inst8|column[1]                 ; genlock:inst8|col_number[4]                              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.062     ; 5.595      ;
+-------+-----------------------------------------+----------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'inst14|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                         ;
+--------+---------------------------------+----------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                    ; Launch Clock                                       ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+----------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; -5.886 ; input_detect:inst2|video_active ; vgaout:inst7|video_active  ; inst6|altpll_component|auto_generated|pll1|clk[0]  ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 7.595        ; -1.411     ; 0.595      ;
; -1.141 ; FP4                             ; vgaout:inst7|deinterlace   ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 1.465        ; 3.533      ; 2.044      ;
; -1.137 ; FP0                             ; vgaout:inst7|scanline      ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 1.465        ; 3.529      ; 2.044      ;
; 0.358  ; vgaout:inst7|vcount[2]          ; vgaout:inst7|vcount[2]     ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358  ; vgaout:inst7|vcount[4]          ; vgaout:inst7|vcount[4]     ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358  ; vgaout:inst7|vcount[5]          ; vgaout:inst7|vcount[5]     ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358  ; vgaout:inst7|vcount[8]          ; vgaout:inst7|vcount[8]     ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358  ; vgaout:inst7|vcount[9]          ; vgaout:inst7|vcount[9]     ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358  ; vgaout:inst7|vcount[0]          ; vgaout:inst7|vcount[0]     ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.359  ; vgaout:inst7|vcount[1]          ; vgaout:inst7|vcount[1]     ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359  ; vgaout:inst7|vcount[3]          ; vgaout:inst7|vcount[3]     ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359  ; vgaout:inst7|vcount[6]          ; vgaout:inst7|vcount[6]     ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359  ; vgaout:inst7|vcount[7]          ; vgaout:inst7|vcount[7]     ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.577      ;
; 0.374  ; vgaout:inst7|vsync              ; vgaout:inst7|vga_out[0]    ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.593      ;
; 0.382  ; vgaout:inst7|hsync              ; vgaout:inst7|vga_out[1]    ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.601      ;
; 0.399  ; vgaout:inst7|hcount[9]          ; vgaout:inst7|videoh        ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.617      ;
; 0.531  ; vgaout:inst7|hcount[8]          ; vgaout:inst7|videoh        ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.749      ;
; 0.558  ; vgaout:inst7|hcount[11]         ; vgaout:inst7|hcount[11]    ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.776      ;
; 0.559  ; vgaout:inst7|hcount[13]         ; vgaout:inst7|hcount[13]    ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.777      ;
; 0.562  ; vgaout:inst7|hcount[10]         ; vgaout:inst7|hcount[10]    ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.780      ;
; 0.562  ; vgaout:inst7|hcount[12]         ; vgaout:inst7|hcount[12]    ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.780      ;
; 0.569  ; vgaout:inst7|hcount[1]          ; vgaout:inst7|hcount[1]     ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.787      ;
; 0.570  ; vgaout:inst7|hcount[3]          ; vgaout:inst7|hcount[3]     ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.788      ;
; 0.570  ; vgaout:inst7|vcount[2]          ; vgaout:inst7|row_number[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.789      ;
; 0.571  ; vgaout:inst7|hcount[4]          ; vgaout:inst7|hcount[4]     ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.789      ;
; 0.571  ; vgaout:inst7|vcount[4]          ; vgaout:inst7|row_number[3] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.790      ;
; 0.572  ; vgaout:inst7|hcount[7]          ; vgaout:inst7|hcount[7]     ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.790      ;
; 0.574  ; vgaout:inst7|hcount[2]          ; vgaout:inst7|hcount[2]     ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.792      ;
; 0.575  ; vgaout:inst7|hcount[6]          ; vgaout:inst7|hcount[6]     ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.793      ;
; 0.576  ; vgaout:inst7|vcount[9]          ; vgaout:inst7|row_number[8] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.795      ;
; 0.592  ; vgaout:inst7|vcount[8]          ; vgaout:inst7|row_number[7] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.811      ;
; 0.593  ; vgaout:inst7|hcount[0]          ; vgaout:inst7|hcount[0]     ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.811      ;
; 0.595  ; vgaout:inst7|vcount[5]          ; vgaout:inst7|row_number[4] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.814      ;
; 0.616  ; vgaout:inst7|videov             ; vgaout:inst7|vga_out[6]    ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.835      ;
; 0.618  ; vgaout:inst7|videov             ; vgaout:inst7|vga_out[3]    ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.837      ;
; 0.618  ; vgaout:inst7|videov             ; vgaout:inst7|vga_out[9]    ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.837      ;
; 0.708  ; vgaout:inst7|vcount[3]          ; vgaout:inst7|row_number[2] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.926      ;
; 0.736  ; vgaout:inst7|vcount[1]          ; vgaout:inst7|row_number[0] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.954      ;
; 0.769  ; vgaout:inst7|vcount[7]          ; vgaout:inst7|row_number[6] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.987      ;
; 0.833  ; vgaout:inst7|hcount[11]         ; vgaout:inst7|hcount[12]    ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 1.051      ;
; 0.844  ; vgaout:inst7|hcount[1]          ; vgaout:inst7|hcount[2]     ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 1.062      ;
; 0.845  ; vgaout:inst7|hcount[3]          ; vgaout:inst7|hcount[4]     ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 1.063      ;
; 0.845  ; vgaout:inst7|vcount[2]          ; vgaout:inst7|row_number[2] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.064      ;
; 0.846  ; vgaout:inst7|hcount[5]          ; vgaout:inst7|hcount[6]     ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 1.064      ;
; 0.846  ; vgaout:inst7|vcount[4]          ; vgaout:inst7|row_number[4] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.065      ;
; 0.849  ; vgaout:inst7|hcount[10]         ; vgaout:inst7|hcount[11]    ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 1.067      ;
; 0.849  ; vgaout:inst7|hcount[12]         ; vgaout:inst7|hcount[13]    ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 1.067      ;
; 0.851  ; vgaout:inst7|hcount[10]         ; vgaout:inst7|hcount[12]    ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 1.069      ;
; 0.860  ; vgaout:inst7|hcount[0]          ; vgaout:inst7|hcount[1]     ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 1.078      ;
; 0.861  ; vgaout:inst7|hcount[2]          ; vgaout:inst7|hcount[3]     ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 1.079      ;
; 0.861  ; vgaout:inst7|hcount[4]          ; vgaout:inst7|hcount[6]     ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 1.079      ;
; 0.862  ; vgaout:inst7|hcount[6]          ; vgaout:inst7|hcount[7]     ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 1.080      ;
; 0.862  ; vgaout:inst7|hcount[0]          ; vgaout:inst7|hcount[2]     ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 1.080      ;
; 0.863  ; vgaout:inst7|hcount[2]          ; vgaout:inst7|hcount[4]     ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 1.081      ;
; 0.864  ; vgaout:inst7|vcount[9]          ; vgaout:inst7|row_number[9] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.083      ;
; 0.866  ; vgaout:inst7|vcount[8]          ; vgaout:inst7|row_number[8] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.085      ;
; 0.866  ; vgaout:inst7|videoh             ; vgaout:inst7|vga_out[6]    ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.085      ;
; 0.868  ; vgaout:inst7|videoh             ; vgaout:inst7|vga_out[3]    ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.087      ;
; 0.868  ; vgaout:inst7|videoh             ; vgaout:inst7|vga_out[9]    ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.087      ;
; 0.882  ; vgaout:inst7|vcount[5]          ; vgaout:inst7|row_number[5] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.101      ;
; 0.884  ; vgaout:inst7|vcount[5]          ; vgaout:inst7|row_number[6] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.103      ;
; 0.938  ; vgaout:inst7|vcount[6]          ; vgaout:inst7|row_number[5] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 1.156      ;
; 0.943  ; vgaout:inst7|hcount[11]         ; vgaout:inst7|hcount[13]    ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 1.161      ;
; 0.954  ; vgaout:inst7|hcount[1]          ; vgaout:inst7|hcount[3]     ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 1.172      ;
; 0.955  ; vgaout:inst7|vcount[2]          ; vgaout:inst7|row_number[3] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.174      ;
; 0.956  ; vgaout:inst7|hcount[5]          ; vgaout:inst7|hcount[7]     ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 1.174      ;
; 0.956  ; vgaout:inst7|hcount[1]          ; vgaout:inst7|hcount[4]     ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 1.174      ;
; 0.956  ; vgaout:inst7|vcount[4]          ; vgaout:inst7|row_number[5] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.175      ;
; 0.957  ; vgaout:inst7|vcount[2]          ; vgaout:inst7|row_number[4] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.176      ;
; 0.957  ; vgaout:inst7|hcount[3]          ; vgaout:inst7|hcount[6]     ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 1.175      ;
; 0.958  ; vgaout:inst7|hcount[7]          ; vgaout:inst7|hcount[10]    ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 1.176      ;
; 0.958  ; vgaout:inst7|vcount[4]          ; vgaout:inst7|row_number[6] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.177      ;
; 0.961  ; vgaout:inst7|hcount[10]         ; vgaout:inst7|hcount[13]    ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 1.179      ;
; 0.971  ; vgaout:inst7|hcount[4]          ; vgaout:inst7|hcount[7]     ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 1.189      ;
; 0.972  ; vgaout:inst7|hcount[0]          ; vgaout:inst7|hcount[3]     ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 1.190      ;
; 0.974  ; vgaout:inst7|hcount[0]          ; vgaout:inst7|hcount[4]     ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 1.192      ;
; 0.975  ; vgaout:inst7|hcount[2]          ; vgaout:inst7|hcount[6]     ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 1.193      ;
; 0.976  ; vgaout:inst7|hcount[6]          ; vgaout:inst7|hcount[10]    ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 1.194      ;
; 0.977  ; vgaout:inst7|vcount[8]          ; vgaout:inst7|row_number[9] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.196      ;
; 0.994  ; vgaout:inst7|vcount[5]          ; vgaout:inst7|row_number[7] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.213      ;
; 0.995  ; vgaout:inst7|vcount[3]          ; vgaout:inst7|row_number[3] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 1.213      ;
; 0.996  ; vgaout:inst7|vcount[5]          ; vgaout:inst7|row_number[8] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.215      ;
; 0.997  ; vgaout:inst7|vcount[3]          ; vgaout:inst7|row_number[4] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 1.215      ;
; 1.005  ; vgaout:inst7|videov             ; vgaout:inst7|vga_out[8]    ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.224      ;
; 1.005  ; vgaout:inst7|videov             ; vgaout:inst7|vga_out[5]    ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.224      ;
; 1.006  ; vgaout:inst7|vcount[1]          ; vgaout:inst7|row_number[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 1.224      ;
; 1.008  ; vgaout:inst7|vcount[1]          ; vgaout:inst7|row_number[2] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 1.226      ;
; 1.010  ; vgaout:inst7|vcount[0]          ; vgaout:inst7|vga_out[9]    ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.229      ;
; 1.013  ; vgaout:inst7|vcount[0]          ; vgaout:inst7|vga_out[6]    ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.232      ;
; 1.014  ; vgaout:inst7|vcount[0]          ; vgaout:inst7|vga_out[3]    ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.233      ;
; 1.035  ; vgaout:inst7|hcount[8]          ; vgaout:inst7|hcount[10]    ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 1.255      ;
; 1.044  ; vgaout:inst7|hcount[5]          ; vgaout:inst7|hcount[5]     ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 1.262      ;
; 1.055  ; vgaout:inst7|vcount[4]          ; vgaout:inst7|vsync         ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.066      ; 1.278      ;
; 1.057  ; vgaout:inst7|vcount[7]          ; vgaout:inst7|row_number[7] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 1.275      ;
; 1.059  ; vgaout:inst7|vcount[7]          ; vgaout:inst7|row_number[8] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 1.277      ;
; 1.067  ; vgaout:inst7|vcount[2]          ; vgaout:inst7|row_number[5] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.286      ;
; 1.067  ; vgaout:inst7|hcount[3]          ; vgaout:inst7|hcount[7]     ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 1.285      ;
; 1.068  ; vgaout:inst7|hcount[7]          ; vgaout:inst7|hcount[11]    ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 1.286      ;
; 1.068  ; vgaout:inst7|hcount[1]          ; vgaout:inst7|hcount[6]     ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 1.286      ;
; 1.068  ; vgaout:inst7|vcount[4]          ; vgaout:inst7|row_number[7] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.287      ;
+--------+---------------------------------+----------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'inst10|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                      ;
+-------+-------------------------------------------------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                       ; To Node                                                                                                  ; Launch Clock                                       ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; 0.190 ; FP2                                             ; genlock:inst8|mode                                                                                       ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 6.307      ; 4.654      ;
; 0.261 ; FP1                                             ; genlock:inst8|artifact                                                                                   ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 6.307      ; 4.725      ;
; 0.264 ; FP3                                             ; genlock:inst8|apple2                                                                                     ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 6.307      ; 4.728      ;
; 0.279 ; FP7                                             ; genlock:inst8|shrink                                                                                     ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 6.302      ; 4.738      ;
; 0.291 ; genlock:inst8|col_number[0]                     ; ram:inst4|altsyncram:altsyncram_component|altsyncram_1ak1:auto_generated|ram_block1a0~porta_address_reg0 ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.377      ; 0.855      ;
; 0.298 ; genlock:inst8|col_number[1]                     ; ram:inst4|altsyncram:altsyncram_component|altsyncram_1ak1:auto_generated|ram_block1a0~porta_address_reg0 ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.377      ; 0.862      ;
; 0.306 ; genlock:inst8|col_number[2]                     ; ram:inst4|altsyncram:altsyncram_component|altsyncram_1ak1:auto_generated|ram_block1a0~porta_address_reg0 ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.377      ; 0.870      ;
; 0.330 ; FP6                                             ; genlock:inst8|clock_sw                                                                                   ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 6.302      ; 4.789      ;
; 0.339 ; genlock:inst8|col_number[4]                     ; ram:inst4|altsyncram:altsyncram_component|altsyncram_1ak1:auto_generated|ram_block1a0~porta_address_reg0 ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.377      ; 0.903      ;
; 0.340 ; genlock:inst8|hcount[0]                         ; genlock:inst8|decimator[0]                                                                               ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.131      ; 2.628      ;
; 0.358 ; input_detect:inst2|video_active                 ; input_detect:inst2|video_active                                                                          ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; genlock:inst8|frame[0]                          ; genlock:inst8|frame[0]                                                                                   ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; genlock:inst8|artifact_mode                     ; genlock:inst8|artifact_mode                                                                              ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; input_detect:inst2|\horizontal:horsync          ; input_detect:inst2|\horizontal:horsync                                                                   ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.359 ; input_detect:inst2|sync_level                   ; input_detect:inst2|sync_level                                                                            ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; genlock:inst8|decimator[2]                      ; genlock:inst8|decimator[2]                                                                               ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; genlock:inst8|avg_pixel                         ; genlock:inst8|avg_pixel                                                                                  ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.361 ; genlock:inst8|vcount[0]                         ; genlock:inst8|vcount[0]                                                                                  ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.580      ;
; 0.362 ; input_detect:inst2|\horizontal:sync_down[0]     ; input_detect:inst2|\horizontal:sync_down[0]                                                              ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.580      ;
; 0.376 ; genlock:inst8|mode                              ; genlock:inst8|brown[7]                                                                                   ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.595      ;
; 0.378 ; genlock:inst8|mode                              ; genlock:inst8|magenta[0]                                                                                 ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.597      ;
; 0.385 ; genlock:inst8|hcount[0]                         ; genlock:inst8|hcount[0]                                                                                  ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.580      ;
; 0.416 ; genlock:inst8|deinterlace                       ; genlock:inst8|row_number[2]                                                                              ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.635      ;
; 0.416 ; genlock:inst8|decimator[0]                      ; genlock:inst8|decimator[2]                                                                               ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.634      ;
; 0.418 ; genlock:inst8|deinterlace                       ; genlock:inst8|row_number[3]                                                                              ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.637      ;
; 0.478 ; genlock:inst8|\process_pixel:c_pixel[3]_OTERM95 ; genlock:inst8|pixel_out[2]_OTERM61_OTERM71                                                               ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.697      ;
; 0.479 ; genlock:inst8|\process_pixel:c_pixel[4]_OTERM91 ; genlock:inst8|pixel_out[3]_OTERM57_OTERM69                                                               ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.698      ;
; 0.506 ; genlock:inst8|\process_pixel:c_pixel[2]_OTERM99 ; genlock:inst8|pixel_out[2]_OTERM61_OTERM73                                                               ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.725      ;
; 0.511 ; genlock:inst8|\process_pixel:c_pixel[3]_OTERM93 ; genlock:inst8|pixel_out[2]_OTERM61_OTERM71                                                               ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.730      ;
; 0.515 ; input_detect:inst2|\horizontal:hpeak[5]         ; input_detect:inst2|\horizontal:sync_high[5]                                                              ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.734      ;
; 0.516 ; genlock:inst8|hcount[2]                         ; genlock:inst8|column[0]                                                                                  ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.134      ; 2.807      ;
; 0.516 ; genlock:inst8|hcount[2]                         ; genlock:inst8|column[1]                                                                                  ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.134      ; 2.807      ;
; 0.516 ; genlock:inst8|hcount[2]                         ; genlock:inst8|column[2]                                                                                  ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.134      ; 2.807      ;
; 0.516 ; genlock:inst8|hcount[2]                         ; genlock:inst8|column[3]                                                                                  ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.134      ; 2.807      ;
; 0.516 ; genlock:inst8|hcount[2]                         ; genlock:inst8|column[4]                                                                                  ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.134      ; 2.807      ;
; 0.516 ; genlock:inst8|hcount[2]                         ; genlock:inst8|column[5]                                                                                  ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.134      ; 2.807      ;
; 0.516 ; genlock:inst8|hcount[2]                         ; genlock:inst8|column[6]                                                                                  ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.134      ; 2.807      ;
; 0.516 ; genlock:inst8|hcount[2]                         ; genlock:inst8|column[7]                                                                                  ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.134      ; 2.807      ;
; 0.516 ; genlock:inst8|hcount[2]                         ; genlock:inst8|column[8]                                                                                  ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.134      ; 2.807      ;
; 0.516 ; genlock:inst8|hcount[2]                         ; genlock:inst8|column[9]                                                                                  ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.134      ; 2.807      ;
; 0.516 ; genlock:inst8|hcount[2]                         ; genlock:inst8|column[10]                                                                                 ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.134      ; 2.807      ;
; 0.518 ; genlock:inst8|apple2                            ; genlock:inst8|magenta[0]                                                                                 ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.737      ;
; 0.524 ; genlock:inst8|apple2                            ; genlock:inst8|brown[7]                                                                                   ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.743      ;
; 0.545 ; input_detect:inst2|\horizontal:hpeak[7]         ; input_detect:inst2|\horizontal:sync_high[7]                                                              ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.764      ;
; 0.548 ; input_detect:inst2|\horizontal:hcount[1]        ; input_detect:inst2|\horizontal:hcount[1]                                                                 ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.768      ;
; 0.548 ; input_detect:inst2|\horizontal:hcount[8]        ; input_detect:inst2|\horizontal:hcount[8]                                                                 ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.768      ;
; 0.548 ; input_detect:inst2|\horizontal:hcount[10]       ; input_detect:inst2|\horizontal:hcount[10]                                                                ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.768      ;
; 0.549 ; input_detect:inst2|\horizontal:hcount[6]        ; input_detect:inst2|\horizontal:hcount[6]                                                                 ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.769      ;
; 0.549 ; input_detect:inst2|\horizontal:hcount[9]        ; input_detect:inst2|\horizontal:hcount[9]                                                                 ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.769      ;
; 0.550 ; input_detect:inst2|\horizontal:hcount[11]       ; input_detect:inst2|\horizontal:hcount[11]                                                                ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.769      ;
; 0.550 ; input_detect:inst2|\horizontal:hcount[7]        ; input_detect:inst2|\horizontal:hcount[7]                                                                 ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.770      ;
; 0.551 ; input_detect:inst2|\horizontal:hcount[13]       ; input_detect:inst2|\horizontal:hcount[13]                                                                ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.770      ;
; 0.551 ; input_detect:inst2|\horizontal:hcount[3]        ; input_detect:inst2|\horizontal:hcount[3]                                                                 ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.771      ;
; 0.551 ; input_detect:inst2|\horizontal:hcount[5]        ; input_detect:inst2|\horizontal:hcount[5]                                                                 ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.771      ;
; 0.552 ; input_detect:inst2|\horizontal:hcount[12]       ; input_detect:inst2|\horizontal:hcount[12]                                                                ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.771      ;
; 0.553 ; input_detect:inst2|\horizontal:hcount[2]        ; input_detect:inst2|\horizontal:hcount[2]                                                                 ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.773      ;
; 0.553 ; input_detect:inst2|\horizontal:hcount[4]        ; input_detect:inst2|\horizontal:hcount[4]                                                                 ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.773      ;
; 0.557 ; input_detect:inst2|\horizontal:hcount[14]       ; input_detect:inst2|\horizontal:hcount[14]                                                                ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.776      ;
; 0.558 ; genlock:inst8|column[9]                         ; genlock:inst8|col_number[9]                                                                              ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.776      ;
; 0.559 ; genlock:inst8|vcount[11]                        ; genlock:inst8|vcount[11]                                                                                 ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.778      ;
; 0.559 ; genlock:inst8|vcount[12]                        ; genlock:inst8|vcount[12]                                                                                 ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.778      ;
; 0.559 ; input_detect:inst2|\horizontal:hcount[15]       ; input_detect:inst2|\horizontal:hcount[15]                                                                ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.778      ;
; 0.559 ; input_detect:inst2|\horizontal:hcount[16]       ; input_detect:inst2|\horizontal:hcount[16]                                                                ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.778      ;
; 0.560 ; genlock:inst8|vcount[10]                        ; genlock:inst8|vcount[10]                                                                                 ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.779      ;
; 0.560 ; genlock:inst8|vcount[13]                        ; genlock:inst8|vcount[13]                                                                                 ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.779      ;
; 0.560 ; input_detect:inst2|\horizontal:hcount[19]       ; input_detect:inst2|\horizontal:hcount[19]                                                                ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.779      ;
; 0.563 ; input_detect:inst2|\horizontal:hcount[18]       ; input_detect:inst2|\horizontal:hcount[18]                                                                ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.782      ;
; 0.563 ; input_detect:inst2|\horizontal:hcount[20]       ; input_detect:inst2|\horizontal:hcount[20]                                                                ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.782      ;
; 0.564 ; genlock:inst8|col_number[3]                     ; ram:inst4|altsyncram:altsyncram_component|altsyncram_1ak1:auto_generated|ram_block1a0~porta_address_reg0 ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.377      ; 1.128      ;
; 0.567 ; input_detect:inst2|\horizontal:hcount[0]        ; input_detect:inst2|\horizontal:hcount[0]                                                                 ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.787      ;
; 0.570 ; genlock:inst8|vcount[3]                         ; genlock:inst8|vcount[3]                                                                                  ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.789      ;
; 0.570 ; genlock:inst8|column[1]                         ; genlock:inst8|column[1]                                                                                  ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.789      ;
; 0.570 ; genlock:inst8|artifact                          ; genlock:inst8|artifact_mode                                                                              ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.789      ;
; 0.570 ; input_detect:inst2|\horizontal:hcount[17]       ; input_detect:inst2|\horizontal:hcount[17]                                                                ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.789      ;
; 0.571 ; genlock:inst8|vcount[2]                         ; genlock:inst8|vcount[2]                                                                                  ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.790      ;
; 0.571 ; genlock:inst8|vcount[5]                         ; genlock:inst8|vcount[5]                                                                                  ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.790      ;
; 0.572 ; genlock:inst8|vcount[4]                         ; genlock:inst8|vcount[4]                                                                                  ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.791      ;
; 0.572 ; genlock:inst8|front_porch[6]                    ; genlock:inst8|col_number[6]                                                                              ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.790      ;
; 0.573 ; genlock:inst8|vcount[8]                         ; genlock:inst8|vcount[8]                                                                                  ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.792      ;
; 0.573 ; genlock:inst8|col_number[6]                     ; ram:inst4|altsyncram:altsyncram_component|altsyncram_1ak1:auto_generated|ram_block1a0~porta_address_reg0 ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.377      ; 1.137      ;
; 0.574 ; genlock:inst8|vcount[7]                         ; genlock:inst8|vcount[7]                                                                                  ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.793      ;
; 0.574 ; genlock:inst8|vcount[9]                         ; genlock:inst8|vcount[9]                                                                                  ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.793      ;
; 0.576 ; genlock:inst8|column[3]                         ; genlock:inst8|column[3]                                                                                  ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.795      ;
; 0.576 ; genlock:inst8|column[10]                        ; genlock:inst8|column[10]                                                                                 ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.795      ;
; 0.577 ; genlock:inst8|column[5]                         ; genlock:inst8|column[5]                                                                                  ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.796      ;
; 0.578 ; genlock:inst8|column[6]                         ; genlock:inst8|column[6]                                                                                  ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.797      ;
; 0.579 ; genlock:inst8|decimator[1]                      ; genlock:inst8|decimator[2]                                                                               ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.797      ;
; 0.580 ; genlock:inst8|column[2]                         ; genlock:inst8|column[2]                                                                                  ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.799      ;
; 0.581 ; genlock:inst8|vcount[1]                         ; genlock:inst8|vcount[1]                                                                                  ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.800      ;
; 0.581 ; genlock:inst8|column[4]                         ; genlock:inst8|column[4]                                                                                  ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.800      ;
; 0.581 ; genlock:inst8|column[7]                         ; genlock:inst8|column[7]                                                                                  ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.800      ;
; 0.581 ; genlock:inst8|column[9]                         ; genlock:inst8|column[9]                                                                                  ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.800      ;
; 0.582 ; genlock:inst8|column[8]                         ; genlock:inst8|column[8]                                                                                  ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.801      ;
; 0.583 ; input_detect:inst2|\horizontal:hpeak[2]         ; input_detect:inst2|\horizontal:sync_high[2]                                                              ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.802      ;
; 0.583 ; input_detect:inst2|\horizontal:hpeak[4]         ; input_detect:inst2|\horizontal:sync_high[4]                                                              ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.802      ;
; 0.583 ; input_detect:inst2|\horizontal:hcount[21]       ; input_detect:inst2|\horizontal:hcount[21]                                                                ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.802      ;
; 0.585 ; input_detect:inst2|\horizontal:hpeak[3]         ; input_detect:inst2|\horizontal:sync_high[3]                                                              ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.804      ;
; 0.589 ; genlock:inst8|vcount[6]                         ; genlock:inst8|vcount[6]                                                                                  ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.808      ;
; 0.589 ; genlock:inst8|pixel_out[1]_OTERM111             ; ram:inst4|altsyncram:altsyncram_component|altsyncram_1ak1:auto_generated|ram_block1a0~porta_datain_reg0  ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.381      ; 1.157      ;
; 0.590 ; genlock:inst8|col_number[7]                     ; ram:inst4|altsyncram:altsyncram_component|altsyncram_1ak1:auto_generated|ram_block1a0~porta_address_reg0 ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.377      ; 1.154      ;
+-------+-------------------------------------------------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'inst6|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                     ;
+-------+-------------------------------------------------+----------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                       ; To Node                                                                                                  ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------+----------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.291 ; genlock:inst8|col_number[0]                     ; ram:inst4|altsyncram:altsyncram_component|altsyncram_1ak1:auto_generated|ram_block1a0~porta_address_reg0 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.377      ; 0.855      ;
; 0.298 ; genlock:inst8|col_number[1]                     ; ram:inst4|altsyncram:altsyncram_component|altsyncram_1ak1:auto_generated|ram_block1a0~porta_address_reg0 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.377      ; 0.862      ;
; 0.306 ; genlock:inst8|col_number[2]                     ; ram:inst4|altsyncram:altsyncram_component|altsyncram_1ak1:auto_generated|ram_block1a0~porta_address_reg0 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.377      ; 0.870      ;
; 0.339 ; genlock:inst8|col_number[4]                     ; ram:inst4|altsyncram:altsyncram_component|altsyncram_1ak1:auto_generated|ram_block1a0~porta_address_reg0 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.377      ; 0.903      ;
; 0.340 ; genlock:inst8|hcount[0]                         ; genlock:inst8|decimator[0]                                                                               ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.131      ; 2.628      ;
; 0.358 ; input_detect:inst2|video_active                 ; input_detect:inst2|video_active                                                                          ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; genlock:inst8|frame[0]                          ; genlock:inst8|frame[0]                                                                                   ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; genlock:inst8|artifact_mode                     ; genlock:inst8|artifact_mode                                                                              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; input_detect:inst2|\horizontal:horsync          ; input_detect:inst2|\horizontal:horsync                                                                   ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.359 ; input_detect:inst2|sync_level                   ; input_detect:inst2|sync_level                                                                            ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; genlock:inst8|decimator[2]                      ; genlock:inst8|decimator[2]                                                                               ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; genlock:inst8|avg_pixel                         ; genlock:inst8|avg_pixel                                                                                  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.361 ; genlock:inst8|vcount[0]                         ; genlock:inst8|vcount[0]                                                                                  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.580      ;
; 0.362 ; input_detect:inst2|\horizontal:sync_down[0]     ; input_detect:inst2|\horizontal:sync_down[0]                                                              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.580      ;
; 0.376 ; genlock:inst8|mode                              ; genlock:inst8|brown[7]                                                                                   ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.595      ;
; 0.378 ; genlock:inst8|mode                              ; genlock:inst8|magenta[0]                                                                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.597      ;
; 0.385 ; genlock:inst8|hcount[0]                         ; genlock:inst8|hcount[0]                                                                                  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.580      ;
; 0.416 ; genlock:inst8|deinterlace                       ; genlock:inst8|row_number[2]                                                                              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.635      ;
; 0.416 ; genlock:inst8|decimator[0]                      ; genlock:inst8|decimator[2]                                                                               ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.634      ;
; 0.418 ; genlock:inst8|deinterlace                       ; genlock:inst8|row_number[3]                                                                              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.637      ;
; 0.478 ; genlock:inst8|\process_pixel:c_pixel[3]_OTERM95 ; genlock:inst8|pixel_out[2]_OTERM61_OTERM71                                                               ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.697      ;
; 0.479 ; genlock:inst8|\process_pixel:c_pixel[4]_OTERM91 ; genlock:inst8|pixel_out[3]_OTERM57_OTERM69                                                               ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.698      ;
; 0.506 ; genlock:inst8|\process_pixel:c_pixel[2]_OTERM99 ; genlock:inst8|pixel_out[2]_OTERM61_OTERM73                                                               ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.725      ;
; 0.511 ; genlock:inst8|\process_pixel:c_pixel[3]_OTERM93 ; genlock:inst8|pixel_out[2]_OTERM61_OTERM71                                                               ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.730      ;
; 0.515 ; input_detect:inst2|\horizontal:hpeak[5]         ; input_detect:inst2|\horizontal:sync_high[5]                                                              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.734      ;
; 0.516 ; genlock:inst8|hcount[2]                         ; genlock:inst8|column[0]                                                                                  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.134      ; 2.807      ;
; 0.516 ; genlock:inst8|hcount[2]                         ; genlock:inst8|column[1]                                                                                  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.134      ; 2.807      ;
; 0.516 ; genlock:inst8|hcount[2]                         ; genlock:inst8|column[2]                                                                                  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.134      ; 2.807      ;
; 0.516 ; genlock:inst8|hcount[2]                         ; genlock:inst8|column[3]                                                                                  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.134      ; 2.807      ;
; 0.516 ; genlock:inst8|hcount[2]                         ; genlock:inst8|column[4]                                                                                  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.134      ; 2.807      ;
; 0.516 ; genlock:inst8|hcount[2]                         ; genlock:inst8|column[5]                                                                                  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.134      ; 2.807      ;
; 0.516 ; genlock:inst8|hcount[2]                         ; genlock:inst8|column[6]                                                                                  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.134      ; 2.807      ;
; 0.516 ; genlock:inst8|hcount[2]                         ; genlock:inst8|column[7]                                                                                  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.134      ; 2.807      ;
; 0.516 ; genlock:inst8|hcount[2]                         ; genlock:inst8|column[8]                                                                                  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.134      ; 2.807      ;
; 0.516 ; genlock:inst8|hcount[2]                         ; genlock:inst8|column[9]                                                                                  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.134      ; 2.807      ;
; 0.516 ; genlock:inst8|hcount[2]                         ; genlock:inst8|column[10]                                                                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.134      ; 2.807      ;
; 0.518 ; genlock:inst8|apple2                            ; genlock:inst8|magenta[0]                                                                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.737      ;
; 0.524 ; genlock:inst8|apple2                            ; genlock:inst8|brown[7]                                                                                   ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.743      ;
; 0.545 ; input_detect:inst2|\horizontal:hpeak[7]         ; input_detect:inst2|\horizontal:sync_high[7]                                                              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.764      ;
; 0.548 ; input_detect:inst2|\horizontal:hcount[1]        ; input_detect:inst2|\horizontal:hcount[1]                                                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.768      ;
; 0.548 ; input_detect:inst2|\horizontal:hcount[8]        ; input_detect:inst2|\horizontal:hcount[8]                                                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.768      ;
; 0.548 ; input_detect:inst2|\horizontal:hcount[10]       ; input_detect:inst2|\horizontal:hcount[10]                                                                ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.768      ;
; 0.549 ; input_detect:inst2|\horizontal:hcount[6]        ; input_detect:inst2|\horizontal:hcount[6]                                                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.769      ;
; 0.549 ; input_detect:inst2|\horizontal:hcount[9]        ; input_detect:inst2|\horizontal:hcount[9]                                                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.769      ;
; 0.550 ; input_detect:inst2|\horizontal:hcount[11]       ; input_detect:inst2|\horizontal:hcount[11]                                                                ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.769      ;
; 0.550 ; input_detect:inst2|\horizontal:hcount[7]        ; input_detect:inst2|\horizontal:hcount[7]                                                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.770      ;
; 0.551 ; input_detect:inst2|\horizontal:hcount[13]       ; input_detect:inst2|\horizontal:hcount[13]                                                                ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.770      ;
; 0.551 ; input_detect:inst2|\horizontal:hcount[3]        ; input_detect:inst2|\horizontal:hcount[3]                                                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.771      ;
; 0.551 ; input_detect:inst2|\horizontal:hcount[5]        ; input_detect:inst2|\horizontal:hcount[5]                                                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.771      ;
; 0.552 ; input_detect:inst2|\horizontal:hcount[12]       ; input_detect:inst2|\horizontal:hcount[12]                                                                ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.771      ;
; 0.553 ; input_detect:inst2|\horizontal:hcount[2]        ; input_detect:inst2|\horizontal:hcount[2]                                                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.773      ;
; 0.553 ; input_detect:inst2|\horizontal:hcount[4]        ; input_detect:inst2|\horizontal:hcount[4]                                                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.773      ;
; 0.557 ; input_detect:inst2|\horizontal:hcount[14]       ; input_detect:inst2|\horizontal:hcount[14]                                                                ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.776      ;
; 0.558 ; genlock:inst8|column[9]                         ; genlock:inst8|col_number[9]                                                                              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.776      ;
; 0.559 ; genlock:inst8|vcount[11]                        ; genlock:inst8|vcount[11]                                                                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.778      ;
; 0.559 ; genlock:inst8|vcount[12]                        ; genlock:inst8|vcount[12]                                                                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.778      ;
; 0.559 ; input_detect:inst2|\horizontal:hcount[15]       ; input_detect:inst2|\horizontal:hcount[15]                                                                ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.778      ;
; 0.559 ; input_detect:inst2|\horizontal:hcount[16]       ; input_detect:inst2|\horizontal:hcount[16]                                                                ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.778      ;
; 0.560 ; genlock:inst8|vcount[10]                        ; genlock:inst8|vcount[10]                                                                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.779      ;
; 0.560 ; genlock:inst8|vcount[13]                        ; genlock:inst8|vcount[13]                                                                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.779      ;
; 0.560 ; input_detect:inst2|\horizontal:hcount[19]       ; input_detect:inst2|\horizontal:hcount[19]                                                                ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.779      ;
; 0.563 ; input_detect:inst2|\horizontal:hcount[18]       ; input_detect:inst2|\horizontal:hcount[18]                                                                ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.782      ;
; 0.563 ; input_detect:inst2|\horizontal:hcount[20]       ; input_detect:inst2|\horizontal:hcount[20]                                                                ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.782      ;
; 0.564 ; genlock:inst8|col_number[3]                     ; ram:inst4|altsyncram:altsyncram_component|altsyncram_1ak1:auto_generated|ram_block1a0~porta_address_reg0 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.377      ; 1.128      ;
; 0.567 ; input_detect:inst2|\horizontal:hcount[0]        ; input_detect:inst2|\horizontal:hcount[0]                                                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.787      ;
; 0.570 ; genlock:inst8|vcount[3]                         ; genlock:inst8|vcount[3]                                                                                  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.789      ;
; 0.570 ; genlock:inst8|column[1]                         ; genlock:inst8|column[1]                                                                                  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.789      ;
; 0.570 ; genlock:inst8|artifact                          ; genlock:inst8|artifact_mode                                                                              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.789      ;
; 0.570 ; input_detect:inst2|\horizontal:hcount[17]       ; input_detect:inst2|\horizontal:hcount[17]                                                                ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.789      ;
; 0.571 ; genlock:inst8|vcount[2]                         ; genlock:inst8|vcount[2]                                                                                  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.790      ;
; 0.571 ; genlock:inst8|vcount[5]                         ; genlock:inst8|vcount[5]                                                                                  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.790      ;
; 0.572 ; genlock:inst8|vcount[4]                         ; genlock:inst8|vcount[4]                                                                                  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.791      ;
; 0.572 ; genlock:inst8|front_porch[6]                    ; genlock:inst8|col_number[6]                                                                              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.790      ;
; 0.573 ; genlock:inst8|vcount[8]                         ; genlock:inst8|vcount[8]                                                                                  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.792      ;
; 0.573 ; genlock:inst8|col_number[6]                     ; ram:inst4|altsyncram:altsyncram_component|altsyncram_1ak1:auto_generated|ram_block1a0~porta_address_reg0 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.377      ; 1.137      ;
; 0.574 ; genlock:inst8|vcount[7]                         ; genlock:inst8|vcount[7]                                                                                  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.793      ;
; 0.574 ; genlock:inst8|vcount[9]                         ; genlock:inst8|vcount[9]                                                                                  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.793      ;
; 0.576 ; genlock:inst8|column[3]                         ; genlock:inst8|column[3]                                                                                  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.795      ;
; 0.576 ; genlock:inst8|column[10]                        ; genlock:inst8|column[10]                                                                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.795      ;
; 0.577 ; genlock:inst8|column[5]                         ; genlock:inst8|column[5]                                                                                  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.796      ;
; 0.578 ; genlock:inst8|column[6]                         ; genlock:inst8|column[6]                                                                                  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.797      ;
; 0.579 ; genlock:inst8|decimator[1]                      ; genlock:inst8|decimator[2]                                                                               ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.797      ;
; 0.580 ; genlock:inst8|column[2]                         ; genlock:inst8|column[2]                                                                                  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.799      ;
; 0.581 ; genlock:inst8|vcount[1]                         ; genlock:inst8|vcount[1]                                                                                  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.800      ;
; 0.581 ; genlock:inst8|column[4]                         ; genlock:inst8|column[4]                                                                                  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.800      ;
; 0.581 ; genlock:inst8|column[7]                         ; genlock:inst8|column[7]                                                                                  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.800      ;
; 0.581 ; genlock:inst8|column[9]                         ; genlock:inst8|column[9]                                                                                  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.800      ;
; 0.582 ; genlock:inst8|column[8]                         ; genlock:inst8|column[8]                                                                                  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.801      ;
; 0.583 ; input_detect:inst2|\horizontal:hpeak[2]         ; input_detect:inst2|\horizontal:sync_high[2]                                                              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.802      ;
; 0.583 ; input_detect:inst2|\horizontal:hpeak[4]         ; input_detect:inst2|\horizontal:sync_high[4]                                                              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.802      ;
; 0.583 ; input_detect:inst2|\horizontal:hcount[21]       ; input_detect:inst2|\horizontal:hcount[21]                                                                ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.802      ;
; 0.585 ; input_detect:inst2|\horizontal:hpeak[3]         ; input_detect:inst2|\horizontal:sync_high[3]                                                              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.804      ;
; 0.589 ; genlock:inst8|vcount[6]                         ; genlock:inst8|vcount[6]                                                                                  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.808      ;
; 0.589 ; genlock:inst8|pixel_out[1]_OTERM111             ; ram:inst4|altsyncram:altsyncram_component|altsyncram_1ak1:auto_generated|ram_block1a0~porta_datain_reg0  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.381      ; 1.157      ;
; 0.590 ; genlock:inst8|col_number[7]                     ; ram:inst4|altsyncram:altsyncram_component|altsyncram_1ak1:auto_generated|ram_block1a0~porta_address_reg0 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.377      ; 1.154      ;
; 0.590 ; genlock:inst8|pixel_out[0]_OTERM105             ; ram:inst4|altsyncram:altsyncram_component|altsyncram_1ak1:auto_generated|ram_block1a0~porta_datain_reg0  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.381      ; 1.158      ;
; 0.590 ; genlock:inst8|hcount[2]                         ; genlock:inst8|hcount[3]                                                                                  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.145      ; 2.892      ;
; 0.592 ; genlock:inst8|column[0]                         ; genlock:inst8|column[0]                                                                                  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.811      ;
; 0.594 ; genlock:inst8|hcount[1]                         ; genlock:inst8|hcount[3]                                                                                  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.145      ; 2.896      ;
; 0.595 ; genlock:inst8|col_number[8]                     ; ram:inst4|altsyncram:altsyncram_component|altsyncram_1ak1:auto_generated|ram_block1a0~porta_address_reg0 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.377      ; 1.159      ;
+-------+-------------------------------------------------+----------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'inst14|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                             ;
+-------+---------------------------------------+-----------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                                                                                                   ; Launch Clock                                       ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+-----------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; 0.292 ; sdram:inst|pixelOut[3]                ; ram2:inst1|altsyncram:altsyncram_component|altsyncram_0ak1:auto_generated|ram_block1a0~porta_datain_reg0  ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.386      ; 0.865      ;
; 0.295 ; sdram:inst|pixelOut[9]                ; ram2:inst1|altsyncram:altsyncram_component|altsyncram_0ak1:auto_generated|ram_block1a0~porta_datain_reg0  ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.384      ; 0.866      ;
; 0.295 ; sdram:inst|pixelOut[11]               ; ram2:inst1|altsyncram:altsyncram_component|altsyncram_0ak1:auto_generated|ram_block1a0~porta_datain_reg0  ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.384      ; 0.866      ;
; 0.298 ; sdram:inst|colLoadNr[3]               ; ram2:inst1|altsyncram:altsyncram_component|altsyncram_0ak1:auto_generated|ram_block1a0~porta_address_reg0 ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.382      ; 0.867      ;
; 0.298 ; sdram:inst|pixelOut[8]                ; ram2:inst1|altsyncram:altsyncram_component|altsyncram_0ak1:auto_generated|ram_block1a0~porta_datain_reg0  ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.386      ; 0.871      ;
; 0.301 ; sdram:inst|colLoadNr[6]               ; ram2:inst1|altsyncram:altsyncram_component|altsyncram_0ak1:auto_generated|ram_block1a0~porta_address_reg0 ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.382      ; 0.870      ;
; 0.301 ; sdram:inst|pixelOut[7]                ; ram2:inst1|altsyncram:altsyncram_component|altsyncram_0ak1:auto_generated|ram_block1a0~porta_datain_reg0  ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.386      ; 0.874      ;
; 0.303 ; sdram:inst|colLoadNr[1]               ; ram2:inst1|altsyncram:altsyncram_component|altsyncram_0ak1:auto_generated|ram_block1a0~porta_address_reg0 ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.380      ; 0.870      ;
; 0.305 ; sdram:inst|pixelOut[14]               ; ram2:inst1|altsyncram:altsyncram_component|altsyncram_0ak1:auto_generated|ram_block1a0~porta_datain_reg0  ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.386      ; 0.878      ;
; 0.306 ; sdram:inst|pixelOut[2]                ; ram2:inst1|altsyncram:altsyncram_component|altsyncram_0ak1:auto_generated|ram_block1a0~porta_datain_reg0  ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.386      ; 0.879      ;
; 0.307 ; sdram:inst|pixelOut[15]               ; ram2:inst1|altsyncram:altsyncram_component|altsyncram_0ak1:auto_generated|ram_block1a0~porta_datain_reg0  ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.384      ; 0.878      ;
; 0.308 ; sdram:inst|pixelOut[0]                ; ram2:inst1|altsyncram:altsyncram_component|altsyncram_0ak1:auto_generated|ram_block1a0~porta_datain_reg0  ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.386      ; 0.881      ;
; 0.308 ; sdram:inst|pixelOut[12]               ; ram2:inst1|altsyncram:altsyncram_component|altsyncram_0ak1:auto_generated|ram_block1a0~porta_datain_reg0  ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.386      ; 0.881      ;
; 0.310 ; sdram:inst|colLoadNr[2]               ; ram2:inst1|altsyncram:altsyncram_component|altsyncram_0ak1:auto_generated|ram_block1a0~porta_address_reg0 ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.380      ; 0.877      ;
; 0.313 ; sdram:inst|pixelOut[4]                ; ram2:inst1|altsyncram:altsyncram_component|altsyncram_0ak1:auto_generated|ram_block1a0~porta_datain_reg0  ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.386      ; 0.886      ;
; 0.316 ; sdram:inst|pixelOut[10]               ; ram2:inst1|altsyncram:altsyncram_component|altsyncram_0ak1:auto_generated|ram_block1a0~porta_datain_reg0  ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.384      ; 0.887      ;
; 0.319 ; sdram:inst|colLoadNr[0]               ; ram2:inst1|altsyncram:altsyncram_component|altsyncram_0ak1:auto_generated|ram_block1a0~porta_address_reg0 ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.382      ; 0.888      ;
; 0.323 ; sdram:inst|colLoadNr[4]               ; ram2:inst1|altsyncram:altsyncram_component|altsyncram_0ak1:auto_generated|ram_block1a0~porta_address_reg0 ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.380      ; 0.890      ;
; 0.323 ; sdram:inst|pixelOut[6]                ; ram2:inst1|altsyncram:altsyncram_component|altsyncram_0ak1:auto_generated|ram_block1a0~porta_datain_reg0  ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.386      ; 0.896      ;
; 0.324 ; sdram:inst|pixelOut[5]                ; ram2:inst1|altsyncram:altsyncram_component|altsyncram_0ak1:auto_generated|ram_block1a0~porta_datain_reg0  ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.386      ; 0.897      ;
; 0.328 ; sdram:inst|colLoadNr[7]               ; ram2:inst1|altsyncram:altsyncram_component|altsyncram_0ak1:auto_generated|ram_block1a0~porta_address_reg0 ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.380      ; 0.895      ;
; 0.331 ; sdram:inst|colLoadNr[5]               ; ram2:inst1|altsyncram:altsyncram_component|altsyncram_0ak1:auto_generated|ram_block1a0~porta_address_reg0 ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.380      ; 0.898      ;
; 0.334 ; sdram:inst|colLoadNr[8]               ; ram2:inst1|altsyncram:altsyncram_component|altsyncram_0ak1:auto_generated|ram_block1a0~porta_address_reg0 ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.382      ; 0.903      ;
; 0.338 ; sdram:inst|pixelOut[1]                ; ram2:inst1|altsyncram:altsyncram_component|altsyncram_0ak1:auto_generated|ram_block1a0~porta_datain_reg0  ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.386      ; 0.911      ;
; 0.348 ; sdram:inst|pixelOut[13]               ; ram2:inst1|altsyncram:altsyncram_component|altsyncram_0ak1:auto_generated|ram_block1a0~porta_datain_reg0  ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.384      ; 0.919      ;
; 0.358 ; sdram:inst|SdrRoutine.SdrRoutine_Init ; sdram:inst|SdrRoutine.SdrRoutine_Init                                                                     ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; vgaout:inst7|load_req                 ; vgaout:inst7|load_req                                                                                     ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sdram:inst|SdrRoutine.SdrRoutine_Null ; sdram:inst|SdrRoutine.SdrRoutine_Null                                                                     ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sdram:inst|SdrRoutine.SdrRoutine_Idle ; sdram:inst|SdrRoutine.SdrRoutine_Idle                                                                     ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sdram:inst|SdrLdq~_Duplicate_2        ; sdram:inst|SdrLdq~_Duplicate_2                                                                            ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.539 ; sdram:inst|SdrAddress[3]              ; sdram:inst|colLoadNr[3]                                                                                   ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.759      ;
; 0.540 ; sdram:inst|SdrAddress[0]              ; sdram:inst|colLoadNr[0]                                                                                   ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.760      ;
; 0.547 ; sdram:inst|refreshDelayCounter[11]    ; sdram:inst|refreshDelayCounter[11]                                                                        ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.766      ;
; 0.548 ; sdram:inst|refreshDelayCounter[15]    ; sdram:inst|refreshDelayCounter[15]                                                                        ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.767      ;
; 0.549 ; sdram:inst|refreshDelayCounter[13]    ; sdram:inst|refreshDelayCounter[13]                                                                        ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.768      ;
; 0.549 ; sdram:inst|refreshDelayCounter[17]    ; sdram:inst|refreshDelayCounter[17]                                                                        ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.768      ;
; 0.550 ; sdram:inst|refreshDelayCounter[18]    ; sdram:inst|refreshDelayCounter[18]                                                                        ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.769      ;
; 0.550 ; sdram:inst|refreshDelayCounter[23]    ; sdram:inst|refreshDelayCounter[23]                                                                        ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.769      ;
; 0.551 ; sdram:inst|refreshDelayCounter[3]     ; sdram:inst|refreshDelayCounter[3]                                                                         ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.770      ;
; 0.551 ; sdram:inst|refreshDelayCounter[14]    ; sdram:inst|refreshDelayCounter[14]                                                                        ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.770      ;
; 0.551 ; sdram:inst|refreshDelayCounter[19]    ; sdram:inst|refreshDelayCounter[19]                                                                        ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.770      ;
; 0.551 ; sdram:inst|refreshDelayCounter[21]    ; sdram:inst|refreshDelayCounter[21]                                                                        ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.770      ;
; 0.553 ; sdram:inst|refreshDelayCounter[4]     ; sdram:inst|refreshDelayCounter[4]                                                                         ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.772      ;
; 0.553 ; sdram:inst|refreshDelayCounter[6]     ; sdram:inst|refreshDelayCounter[6]                                                                         ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.772      ;
; 0.553 ; sdram:inst|refreshDelayCounter[16]    ; sdram:inst|refreshDelayCounter[16]                                                                        ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.772      ;
; 0.553 ; sdram:inst|refreshDelayCounter[20]    ; sdram:inst|refreshDelayCounter[20]                                                                        ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.772      ;
; 0.554 ; sdram:inst|refreshDelayCounter[22]    ; sdram:inst|refreshDelayCounter[22]                                                                        ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.773      ;
; 0.556 ; sdram:inst|SdrAddress[6]              ; sdram:inst|colLoadNr[6]                                                                                   ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.776      ;
; 0.556 ; sdram:inst|SdrAddress[9]              ; sdram:inst|SdrAddress[9]                                                                                  ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.775      ;
; 0.556 ; sdram:inst|SdrAddress[11]             ; sdram:inst|SdrAddress[11]                                                                                 ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.775      ;
; 0.558 ; sdram:inst|SdrAddress[17]             ; sdram:inst|SdrAddress[17]                                                                                 ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.777      ;
; 0.559 ; sdram:inst|SdrRoutineSeq[11]          ; sdram:inst|SdrRoutineSeq[11]                                                                              ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.778      ;
; 0.559 ; sdram:inst|SdrAddress[18]             ; sdram:inst|SdrAddress[18]                                                                                 ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.778      ;
; 0.561 ; sdram:inst|SdrRoutineSeq[9]           ; sdram:inst|SdrRoutineSeq[9]                                                                               ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.780      ;
; 0.561 ; sdram:inst|SdrAddress[10]             ; sdram:inst|SdrAddress[10]                                                                                 ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.780      ;
; 0.561 ; sdram:inst|SdrAddress[19]             ; sdram:inst|SdrAddress[19]                                                                                 ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.780      ;
; 0.562 ; sdram:inst|SdrRoutineSeq[10]          ; sdram:inst|SdrRoutineSeq[10]                                                                              ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.781      ;
; 0.562 ; sdram:inst|SdrAddress[16]             ; sdram:inst|SdrAddress[16]                                                                                 ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.781      ;
; 0.569 ; sdram:inst|SdrAddress[7]              ; sdram:inst|SdrAddress[7]                                                                                  ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.788      ;
; 0.569 ; sdram:inst|SdrAddress[15]             ; sdram:inst|SdrAddress[15]                                                                                 ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.788      ;
; 0.570 ; sdram:inst|SdrRoutineSeq[1]           ; sdram:inst|SdrRoutineSeq[1]                                                                               ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.789      ;
; 0.570 ; sdram:inst|SdrAddress[13]             ; sdram:inst|SdrAddress[13]                                                                                 ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.789      ;
; 0.570 ; sdram:inst|colStoreNr[6]              ; sdram:inst|colStoreNr[6]                                                                                  ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.789      ;
; 0.571 ; sdram:inst|SdrRoutineSeq[6]           ; sdram:inst|SdrRoutineSeq[6]                                                                               ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.790      ;
; 0.571 ; sdram:inst|SdrAddress[5]              ; sdram:inst|SdrAddress[5]                                                                                  ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.790      ;
; 0.571 ; sdram:inst|SdrAddress[12]             ; sdram:inst|SdrAddress[12]                                                                                 ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.790      ;
; 0.571 ; sdram:inst|colStoreNr[4]              ; sdram:inst|colStoreNr[4]                                                                                  ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.790      ;
; 0.571 ; sdram:inst|colStoreNr[7]              ; sdram:inst|colStoreNr[7]                                                                                  ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.790      ;
; 0.571 ; sdram:inst|colStoreNr[8]              ; sdram:inst|colStoreNr[8]                                                                                  ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.790      ;
; 0.572 ; sdram:inst|SdrAddress[3]              ; sdram:inst|SdrAddress[3]                                                                                  ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.791      ;
; 0.572 ; sdram:inst|SdrAddress[8]              ; sdram:inst|colLoadNr[8]                                                                                   ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.792      ;
; 0.572 ; sdram:inst|SdrAddress[23]             ; sdram:inst|SdrAddress[23]                                                                                 ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.791      ;
; 0.572 ; sdram:inst|colStoreNr[1]              ; sdram:inst|colStoreNr[1]                                                                                  ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.791      ;
; 0.572 ; sdram:inst|colStoreNr[3]              ; sdram:inst|colStoreNr[3]                                                                                  ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.791      ;
; 0.572 ; sdram:inst|colStoreNr[5]              ; sdram:inst|colStoreNr[5]                                                                                  ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.791      ;
; 0.573 ; sdram:inst|SdrRoutineSeq[2]           ; sdram:inst|SdrRoutineSeq[2]                                                                               ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.792      ;
; 0.573 ; sdram:inst|SdrAddress[14]             ; sdram:inst|SdrAddress[14]                                                                                 ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.792      ;
; 0.573 ; sdram:inst|SdrAddress[21]             ; sdram:inst|SdrAddress[21]                                                                                 ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.792      ;
; 0.574 ; sdram:inst|SdrAddress[6]              ; sdram:inst|SdrAddress[6]                                                                                  ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.793      ;
; 0.574 ; sdram:inst|colStoreNr[2]              ; sdram:inst|colStoreNr[2]                                                                                  ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.793      ;
; 0.575 ; sdram:inst|SdrAddress[20]             ; sdram:inst|SdrAddress[20]                                                                                 ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.794      ;
; 0.575 ; sdram:inst|SdrAddress[22]             ; sdram:inst|SdrAddress[22]                                                                                 ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.794      ;
; 0.576 ; sdram:inst|SdrRoutineSeq[3]           ; sdram:inst|SdrRoutineSeq[3]                                                                               ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.795      ;
; 0.577 ; sdram:inst|SdrAddress[1]              ; sdram:inst|SdrAddress[1]                                                                                  ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.796      ;
; 0.578 ; sdram:inst|SdrAddress[2]              ; sdram:inst|SdrAddress[2]                                                                                  ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.797      ;
; 0.580 ; sdram:inst|refreshDelayCounter[0]     ; sdram:inst|refreshDelayCounter[0]                                                                         ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.799      ;
; 0.581 ; sdram:inst|SdrAddress[4]              ; sdram:inst|SdrAddress[4]                                                                                  ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.800      ;
; 0.589 ; sdram:inst|SdrRoutineSeq[4]           ; sdram:inst|SdrRoutineSeq[4]                                                                               ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.808      ;
; 0.589 ; sdram:inst|SdrRoutineSeq[8]           ; sdram:inst|SdrRoutineSeq[8]                                                                               ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.808      ;
; 0.591 ; sdram:inst|SdrRoutineSeq[0]           ; sdram:inst|SdrRoutineSeq[0]                                                                               ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.810      ;
; 0.591 ; sdram:inst|SdrRoutineSeq[5]           ; sdram:inst|SdrRoutineSeq[5]                                                                               ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.810      ;
; 0.592 ; sdram:inst|SdrAddress[8]              ; sdram:inst|SdrAddress[8]                                                                                  ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.811      ;
; 0.594 ; sdram:inst|colStoreNr[0]              ; sdram:inst|colStoreNr[0]                                                                                  ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.813      ;
; 0.596 ; sdram:inst|SdrRoutineSeq[7]           ; sdram:inst|SdrRoutineSeq[7]                                                                               ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.815      ;
; 0.620 ; sdram:inst|SdrAddress[0]              ; sdram:inst|SdrAddress[0]                                                                                  ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.839      ;
; 0.623 ; sdram:inst|SdrRoutine.SdrRoutine_Idle ; sdram:inst|SdrRoutine.SdrRoutine_LoadRow                                                                  ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.842      ;
; 0.638 ; sdram:inst|SdrRoutine.SdrRoutine_Idle ; sdram:inst|SdrRoutine.SdrRoutine_StoreRow                                                                 ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.857      ;
; 0.682 ; sdram:inst|refreshDelayCounter[5]     ; sdram:inst|refreshDelayCounter[5]                                                                         ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.901      ;
; 0.684 ; sdram:inst|refreshDelayCounter[2]     ; sdram:inst|refreshDelayCounter[2]                                                                         ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.903      ;
; 0.685 ; sdram:inst|refreshDelayCounter[9]     ; sdram:inst|refreshDelayCounter[9]                                                                         ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.904      ;
+-------+---------------------------------------+-----------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'inst10|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                   ;
+-------+-------------------------------+-----------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                     ; To Node                     ; Launch Clock                                       ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------+-----------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; 4.545 ; input_detect:inst2|hblank_out ; genlock:inst8|hcount[0]     ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -2.136     ; 2.034      ;
; 4.545 ; input_detect:inst2|hblank_out ; genlock:inst8|hcount[1]     ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -2.136     ; 2.034      ;
; 4.545 ; input_detect:inst2|hblank_out ; genlock:inst8|hcount[2]     ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -2.136     ; 2.034      ;
; 4.572 ; genlock:inst8|vblank          ; genlock:inst8|hcount[0]     ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -2.135     ; 2.008      ;
; 4.572 ; genlock:inst8|vblank          ; genlock:inst8|hcount[1]     ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -2.135     ; 2.008      ;
; 4.572 ; genlock:inst8|vblank          ; genlock:inst8|hcount[2]     ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -2.135     ; 2.008      ;
; 5.887 ; input_detect:inst2|hblank_out ; genlock:inst8|column[0]     ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.064     ; 2.764      ;
; 5.887 ; input_detect:inst2|hblank_out ; genlock:inst8|column[1]     ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.064     ; 2.764      ;
; 5.887 ; input_detect:inst2|hblank_out ; genlock:inst8|column[2]     ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.064     ; 2.764      ;
; 5.887 ; input_detect:inst2|hblank_out ; genlock:inst8|column[3]     ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.064     ; 2.764      ;
; 5.887 ; input_detect:inst2|hblank_out ; genlock:inst8|column[4]     ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.064     ; 2.764      ;
; 5.887 ; input_detect:inst2|hblank_out ; genlock:inst8|column[5]     ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.064     ; 2.764      ;
; 5.887 ; input_detect:inst2|hblank_out ; genlock:inst8|column[6]     ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.064     ; 2.764      ;
; 5.887 ; input_detect:inst2|hblank_out ; genlock:inst8|column[7]     ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.064     ; 2.764      ;
; 5.887 ; input_detect:inst2|hblank_out ; genlock:inst8|column[8]     ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.064     ; 2.764      ;
; 5.887 ; input_detect:inst2|hblank_out ; genlock:inst8|column[9]     ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.064     ; 2.764      ;
; 5.887 ; input_detect:inst2|hblank_out ; genlock:inst8|column[10]    ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.064     ; 2.764      ;
; 5.895 ; input_detect:inst2|hblank_out ; genlock:inst8|decimator[0]  ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.066     ; 2.754      ;
; 5.895 ; input_detect:inst2|hblank_out ; genlock:inst8|decimator[1]  ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.066     ; 2.754      ;
; 5.895 ; input_detect:inst2|hblank_out ; genlock:inst8|decimator[2]  ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.066     ; 2.754      ;
; 5.920 ; genlock:inst8|vblank          ; genlock:inst8|column[0]     ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.063     ; 2.732      ;
; 5.920 ; genlock:inst8|vblank          ; genlock:inst8|column[1]     ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.063     ; 2.732      ;
; 5.920 ; genlock:inst8|vblank          ; genlock:inst8|column[2]     ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.063     ; 2.732      ;
; 5.920 ; genlock:inst8|vblank          ; genlock:inst8|column[3]     ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.063     ; 2.732      ;
; 5.920 ; genlock:inst8|vblank          ; genlock:inst8|column[4]     ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.063     ; 2.732      ;
; 5.920 ; genlock:inst8|vblank          ; genlock:inst8|column[5]     ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.063     ; 2.732      ;
; 5.920 ; genlock:inst8|vblank          ; genlock:inst8|column[6]     ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.063     ; 2.732      ;
; 5.920 ; genlock:inst8|vblank          ; genlock:inst8|column[7]     ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.063     ; 2.732      ;
; 5.920 ; genlock:inst8|vblank          ; genlock:inst8|column[8]     ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.063     ; 2.732      ;
; 5.920 ; genlock:inst8|vblank          ; genlock:inst8|column[9]     ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.063     ; 2.732      ;
; 5.920 ; genlock:inst8|vblank          ; genlock:inst8|column[10]    ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.063     ; 2.732      ;
; 5.936 ; genlock:inst8|vblank          ; genlock:inst8|decimator[0]  ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.065     ; 2.714      ;
; 5.936 ; genlock:inst8|vblank          ; genlock:inst8|decimator[1]  ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.065     ; 2.714      ;
; 5.936 ; genlock:inst8|vblank          ; genlock:inst8|decimator[2]  ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.065     ; 2.714      ;
; 5.957 ; input_detect:inst2|hblank_out ; genlock:inst8|hcount[3]     ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.069     ; 2.689      ;
; 5.978 ; input_detect:inst2|hblank_out ; genlock:inst8|hcount[4]     ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.062     ; 2.675      ;
; 5.984 ; genlock:inst8|vblank          ; genlock:inst8|hcount[3]     ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.068     ; 2.663      ;
; 6.005 ; genlock:inst8|vblank          ; genlock:inst8|hcount[4]     ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.061     ; 2.649      ;
; 6.753 ; input_detect:inst2|hblank_out ; genlock:inst8|artifact_mode ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.062     ; 1.900      ;
; 7.259 ; genlock:inst8|vblank          ; genlock:inst8|vcount[0]     ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.062     ; 1.394      ;
; 7.259 ; genlock:inst8|vblank          ; genlock:inst8|vcount[1]     ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.062     ; 1.394      ;
; 7.259 ; genlock:inst8|vblank          ; genlock:inst8|vcount[2]     ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.062     ; 1.394      ;
; 7.259 ; genlock:inst8|vblank          ; genlock:inst8|vcount[3]     ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.062     ; 1.394      ;
; 7.259 ; genlock:inst8|vblank          ; genlock:inst8|vcount[4]     ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.062     ; 1.394      ;
; 7.259 ; genlock:inst8|vblank          ; genlock:inst8|vcount[5]     ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.062     ; 1.394      ;
; 7.259 ; genlock:inst8|vblank          ; genlock:inst8|vcount[6]     ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.062     ; 1.394      ;
; 7.259 ; genlock:inst8|vblank          ; genlock:inst8|vcount[7]     ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.062     ; 1.394      ;
; 7.259 ; genlock:inst8|vblank          ; genlock:inst8|vcount[8]     ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.062     ; 1.394      ;
; 7.259 ; genlock:inst8|vblank          ; genlock:inst8|vcount[9]     ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.062     ; 1.394      ;
; 7.259 ; genlock:inst8|vblank          ; genlock:inst8|vcount[10]    ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.062     ; 1.394      ;
; 7.259 ; genlock:inst8|vblank          ; genlock:inst8|vcount[11]    ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.062     ; 1.394      ;
; 7.259 ; genlock:inst8|vblank          ; genlock:inst8|vcount[12]    ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.062     ; 1.394      ;
; 7.259 ; genlock:inst8|vblank          ; genlock:inst8|vcount[13]    ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.062     ; 1.394      ;
+-------+-------------------------------+-----------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'inst6|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                  ;
+-------+-------------------------------+-----------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                     ; To Node                     ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------+-----------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 4.625 ; input_detect:inst2|hblank_out ; genlock:inst8|hcount[0]     ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -2.136     ; 2.034      ;
; 4.625 ; input_detect:inst2|hblank_out ; genlock:inst8|hcount[1]     ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -2.136     ; 2.034      ;
; 4.625 ; input_detect:inst2|hblank_out ; genlock:inst8|hcount[2]     ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -2.136     ; 2.034      ;
; 4.652 ; genlock:inst8|vblank          ; genlock:inst8|hcount[0]     ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -2.135     ; 2.008      ;
; 4.652 ; genlock:inst8|vblank          ; genlock:inst8|hcount[1]     ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -2.135     ; 2.008      ;
; 4.652 ; genlock:inst8|vblank          ; genlock:inst8|hcount[2]     ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -2.135     ; 2.008      ;
; 5.967 ; input_detect:inst2|hblank_out ; genlock:inst8|column[0]     ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.064     ; 2.764      ;
; 5.967 ; input_detect:inst2|hblank_out ; genlock:inst8|column[1]     ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.064     ; 2.764      ;
; 5.967 ; input_detect:inst2|hblank_out ; genlock:inst8|column[2]     ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.064     ; 2.764      ;
; 5.967 ; input_detect:inst2|hblank_out ; genlock:inst8|column[3]     ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.064     ; 2.764      ;
; 5.967 ; input_detect:inst2|hblank_out ; genlock:inst8|column[4]     ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.064     ; 2.764      ;
; 5.967 ; input_detect:inst2|hblank_out ; genlock:inst8|column[5]     ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.064     ; 2.764      ;
; 5.967 ; input_detect:inst2|hblank_out ; genlock:inst8|column[6]     ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.064     ; 2.764      ;
; 5.967 ; input_detect:inst2|hblank_out ; genlock:inst8|column[7]     ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.064     ; 2.764      ;
; 5.967 ; input_detect:inst2|hblank_out ; genlock:inst8|column[8]     ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.064     ; 2.764      ;
; 5.967 ; input_detect:inst2|hblank_out ; genlock:inst8|column[9]     ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.064     ; 2.764      ;
; 5.967 ; input_detect:inst2|hblank_out ; genlock:inst8|column[10]    ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.064     ; 2.764      ;
; 5.975 ; input_detect:inst2|hblank_out ; genlock:inst8|decimator[0]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.066     ; 2.754      ;
; 5.975 ; input_detect:inst2|hblank_out ; genlock:inst8|decimator[1]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.066     ; 2.754      ;
; 5.975 ; input_detect:inst2|hblank_out ; genlock:inst8|decimator[2]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.066     ; 2.754      ;
; 6.000 ; genlock:inst8|vblank          ; genlock:inst8|column[0]     ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.063     ; 2.732      ;
; 6.000 ; genlock:inst8|vblank          ; genlock:inst8|column[1]     ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.063     ; 2.732      ;
; 6.000 ; genlock:inst8|vblank          ; genlock:inst8|column[2]     ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.063     ; 2.732      ;
; 6.000 ; genlock:inst8|vblank          ; genlock:inst8|column[3]     ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.063     ; 2.732      ;
; 6.000 ; genlock:inst8|vblank          ; genlock:inst8|column[4]     ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.063     ; 2.732      ;
; 6.000 ; genlock:inst8|vblank          ; genlock:inst8|column[5]     ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.063     ; 2.732      ;
; 6.000 ; genlock:inst8|vblank          ; genlock:inst8|column[6]     ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.063     ; 2.732      ;
; 6.000 ; genlock:inst8|vblank          ; genlock:inst8|column[7]     ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.063     ; 2.732      ;
; 6.000 ; genlock:inst8|vblank          ; genlock:inst8|column[8]     ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.063     ; 2.732      ;
; 6.000 ; genlock:inst8|vblank          ; genlock:inst8|column[9]     ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.063     ; 2.732      ;
; 6.000 ; genlock:inst8|vblank          ; genlock:inst8|column[10]    ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.063     ; 2.732      ;
; 6.016 ; genlock:inst8|vblank          ; genlock:inst8|decimator[0]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.065     ; 2.714      ;
; 6.016 ; genlock:inst8|vblank          ; genlock:inst8|decimator[1]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.065     ; 2.714      ;
; 6.016 ; genlock:inst8|vblank          ; genlock:inst8|decimator[2]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.065     ; 2.714      ;
; 6.037 ; input_detect:inst2|hblank_out ; genlock:inst8|hcount[3]     ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.069     ; 2.689      ;
; 6.058 ; input_detect:inst2|hblank_out ; genlock:inst8|hcount[4]     ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.062     ; 2.675      ;
; 6.064 ; genlock:inst8|vblank          ; genlock:inst8|hcount[3]     ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.068     ; 2.663      ;
; 6.085 ; genlock:inst8|vblank          ; genlock:inst8|hcount[4]     ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.061     ; 2.649      ;
; 6.833 ; input_detect:inst2|hblank_out ; genlock:inst8|artifact_mode ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.062     ; 1.900      ;
; 7.339 ; genlock:inst8|vblank          ; genlock:inst8|vcount[0]     ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.062     ; 1.394      ;
; 7.339 ; genlock:inst8|vblank          ; genlock:inst8|vcount[1]     ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.062     ; 1.394      ;
; 7.339 ; genlock:inst8|vblank          ; genlock:inst8|vcount[2]     ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.062     ; 1.394      ;
; 7.339 ; genlock:inst8|vblank          ; genlock:inst8|vcount[3]     ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.062     ; 1.394      ;
; 7.339 ; genlock:inst8|vblank          ; genlock:inst8|vcount[4]     ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.062     ; 1.394      ;
; 7.339 ; genlock:inst8|vblank          ; genlock:inst8|vcount[5]     ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.062     ; 1.394      ;
; 7.339 ; genlock:inst8|vblank          ; genlock:inst8|vcount[6]     ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.062     ; 1.394      ;
; 7.339 ; genlock:inst8|vblank          ; genlock:inst8|vcount[7]     ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.062     ; 1.394      ;
; 7.339 ; genlock:inst8|vblank          ; genlock:inst8|vcount[8]     ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.062     ; 1.394      ;
; 7.339 ; genlock:inst8|vblank          ; genlock:inst8|vcount[9]     ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.062     ; 1.394      ;
; 7.339 ; genlock:inst8|vblank          ; genlock:inst8|vcount[10]    ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.062     ; 1.394      ;
; 7.339 ; genlock:inst8|vblank          ; genlock:inst8|vcount[11]    ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.062     ; 1.394      ;
; 7.339 ; genlock:inst8|vblank          ; genlock:inst8|vcount[12]    ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.062     ; 1.394      ;
; 7.339 ; genlock:inst8|vblank          ; genlock:inst8|vcount[13]    ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.062     ; 1.394      ;
+-------+-------------------------------+-----------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'inst14|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                        ;
+-------+------------------------+-------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                 ; Launch Clock                                       ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+-------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; 5.655 ; sdram:inst|rowLoadAck  ; vgaout:inst7|load_req   ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.061     ; 1.795      ;
; 5.861 ; sdram:inst|rowStoreAck ; genlock:inst8|store_req ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.060     ; 1.590      ;
+-------+------------------------+-------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'inst10|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                    ;
+-------+-------------------------------+-----------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                     ; To Node                     ; Launch Clock                                       ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------+-----------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; 1.037 ; genlock:inst8|vblank          ; genlock:inst8|vcount[0]     ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.256      ;
; 1.037 ; genlock:inst8|vblank          ; genlock:inst8|vcount[1]     ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.256      ;
; 1.037 ; genlock:inst8|vblank          ; genlock:inst8|vcount[2]     ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.256      ;
; 1.037 ; genlock:inst8|vblank          ; genlock:inst8|vcount[3]     ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.256      ;
; 1.037 ; genlock:inst8|vblank          ; genlock:inst8|vcount[4]     ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.256      ;
; 1.037 ; genlock:inst8|vblank          ; genlock:inst8|vcount[5]     ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.256      ;
; 1.037 ; genlock:inst8|vblank          ; genlock:inst8|vcount[6]     ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.256      ;
; 1.037 ; genlock:inst8|vblank          ; genlock:inst8|vcount[7]     ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.256      ;
; 1.037 ; genlock:inst8|vblank          ; genlock:inst8|vcount[8]     ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.256      ;
; 1.037 ; genlock:inst8|vblank          ; genlock:inst8|vcount[9]     ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.256      ;
; 1.037 ; genlock:inst8|vblank          ; genlock:inst8|vcount[10]    ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.256      ;
; 1.037 ; genlock:inst8|vblank          ; genlock:inst8|vcount[11]    ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.256      ;
; 1.037 ; genlock:inst8|vblank          ; genlock:inst8|vcount[12]    ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.256      ;
; 1.037 ; genlock:inst8|vblank          ; genlock:inst8|vcount[13]    ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.256      ;
; 1.530 ; input_detect:inst2|hblank_out ; genlock:inst8|artifact_mode ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.748      ;
; 2.235 ; genlock:inst8|vblank          ; genlock:inst8|hcount[3]     ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 2.480      ;
; 2.238 ; genlock:inst8|vblank          ; genlock:inst8|hcount[4]     ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 2.458      ;
; 2.311 ; input_detect:inst2|hblank_out ; genlock:inst8|hcount[3]     ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 2.554      ;
; 2.314 ; input_detect:inst2|hblank_out ; genlock:inst8|hcount[4]     ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 2.532      ;
; 2.352 ; genlock:inst8|vblank          ; genlock:inst8|decimator[0]  ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 2.567      ;
; 2.352 ; genlock:inst8|vblank          ; genlock:inst8|decimator[1]  ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 2.567      ;
; 2.352 ; genlock:inst8|vblank          ; genlock:inst8|decimator[2]  ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 2.567      ;
; 2.359 ; genlock:inst8|vblank          ; genlock:inst8|column[0]     ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 2.577      ;
; 2.359 ; genlock:inst8|vblank          ; genlock:inst8|column[1]     ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 2.577      ;
; 2.359 ; genlock:inst8|vblank          ; genlock:inst8|column[2]     ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 2.577      ;
; 2.359 ; genlock:inst8|vblank          ; genlock:inst8|column[3]     ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 2.577      ;
; 2.359 ; genlock:inst8|vblank          ; genlock:inst8|column[4]     ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 2.577      ;
; 2.359 ; genlock:inst8|vblank          ; genlock:inst8|column[5]     ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 2.577      ;
; 2.359 ; genlock:inst8|vblank          ; genlock:inst8|column[6]     ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 2.577      ;
; 2.359 ; genlock:inst8|vblank          ; genlock:inst8|column[7]     ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 2.577      ;
; 2.359 ; genlock:inst8|vblank          ; genlock:inst8|column[8]     ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 2.577      ;
; 2.359 ; genlock:inst8|vblank          ; genlock:inst8|column[9]     ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 2.577      ;
; 2.359 ; genlock:inst8|vblank          ; genlock:inst8|column[10]    ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 2.577      ;
; 2.419 ; input_detect:inst2|hblank_out ; genlock:inst8|decimator[0]  ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 2.632      ;
; 2.419 ; input_detect:inst2|hblank_out ; genlock:inst8|decimator[1]  ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 2.632      ;
; 2.419 ; input_detect:inst2|hblank_out ; genlock:inst8|decimator[2]  ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 2.632      ;
; 2.433 ; input_detect:inst2|hblank_out ; genlock:inst8|column[0]     ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 2.649      ;
; 2.433 ; input_detect:inst2|hblank_out ; genlock:inst8|column[1]     ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 2.649      ;
; 2.433 ; input_detect:inst2|hblank_out ; genlock:inst8|column[2]     ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 2.649      ;
; 2.433 ; input_detect:inst2|hblank_out ; genlock:inst8|column[3]     ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 2.649      ;
; 2.433 ; input_detect:inst2|hblank_out ; genlock:inst8|column[4]     ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 2.649      ;
; 2.433 ; input_detect:inst2|hblank_out ; genlock:inst8|column[5]     ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 2.649      ;
; 2.433 ; input_detect:inst2|hblank_out ; genlock:inst8|column[6]     ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 2.649      ;
; 2.433 ; input_detect:inst2|hblank_out ; genlock:inst8|column[7]     ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 2.649      ;
; 2.433 ; input_detect:inst2|hblank_out ; genlock:inst8|column[8]     ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 2.649      ;
; 2.433 ; input_detect:inst2|hblank_out ; genlock:inst8|column[9]     ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 2.649      ;
; 2.433 ; input_detect:inst2|hblank_out ; genlock:inst8|column[10]    ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 2.649      ;
; 3.674 ; genlock:inst8|vblank          ; genlock:inst8|hcount[0]     ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.957     ; 1.874      ;
; 3.674 ; genlock:inst8|vblank          ; genlock:inst8|hcount[1]     ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.957     ; 1.874      ;
; 3.674 ; genlock:inst8|vblank          ; genlock:inst8|hcount[2]     ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.957     ; 1.874      ;
; 3.750 ; input_detect:inst2|hblank_out ; genlock:inst8|hcount[0]     ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.959     ; 1.948      ;
; 3.750 ; input_detect:inst2|hblank_out ; genlock:inst8|hcount[1]     ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.959     ; 1.948      ;
; 3.750 ; input_detect:inst2|hblank_out ; genlock:inst8|hcount[2]     ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.959     ; 1.948      ;
+-------+-------------------------------+-----------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'inst6|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                   ;
+-------+-------------------------------+-----------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                     ; To Node                     ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------+-----------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 1.037 ; genlock:inst8|vblank          ; genlock:inst8|vcount[0]     ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.256      ;
; 1.037 ; genlock:inst8|vblank          ; genlock:inst8|vcount[1]     ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.256      ;
; 1.037 ; genlock:inst8|vblank          ; genlock:inst8|vcount[2]     ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.256      ;
; 1.037 ; genlock:inst8|vblank          ; genlock:inst8|vcount[3]     ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.256      ;
; 1.037 ; genlock:inst8|vblank          ; genlock:inst8|vcount[4]     ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.256      ;
; 1.037 ; genlock:inst8|vblank          ; genlock:inst8|vcount[5]     ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.256      ;
; 1.037 ; genlock:inst8|vblank          ; genlock:inst8|vcount[6]     ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.256      ;
; 1.037 ; genlock:inst8|vblank          ; genlock:inst8|vcount[7]     ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.256      ;
; 1.037 ; genlock:inst8|vblank          ; genlock:inst8|vcount[8]     ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.256      ;
; 1.037 ; genlock:inst8|vblank          ; genlock:inst8|vcount[9]     ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.256      ;
; 1.037 ; genlock:inst8|vblank          ; genlock:inst8|vcount[10]    ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.256      ;
; 1.037 ; genlock:inst8|vblank          ; genlock:inst8|vcount[11]    ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.256      ;
; 1.037 ; genlock:inst8|vblank          ; genlock:inst8|vcount[12]    ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.256      ;
; 1.037 ; genlock:inst8|vblank          ; genlock:inst8|vcount[13]    ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.256      ;
; 1.530 ; input_detect:inst2|hblank_out ; genlock:inst8|artifact_mode ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.748      ;
; 2.235 ; genlock:inst8|vblank          ; genlock:inst8|hcount[3]     ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 2.480      ;
; 2.238 ; genlock:inst8|vblank          ; genlock:inst8|hcount[4]     ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 2.458      ;
; 2.311 ; input_detect:inst2|hblank_out ; genlock:inst8|hcount[3]     ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 2.554      ;
; 2.314 ; input_detect:inst2|hblank_out ; genlock:inst8|hcount[4]     ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 2.532      ;
; 2.352 ; genlock:inst8|vblank          ; genlock:inst8|decimator[0]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 2.567      ;
; 2.352 ; genlock:inst8|vblank          ; genlock:inst8|decimator[1]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 2.567      ;
; 2.352 ; genlock:inst8|vblank          ; genlock:inst8|decimator[2]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 2.567      ;
; 2.359 ; genlock:inst8|vblank          ; genlock:inst8|column[0]     ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 2.577      ;
; 2.359 ; genlock:inst8|vblank          ; genlock:inst8|column[1]     ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 2.577      ;
; 2.359 ; genlock:inst8|vblank          ; genlock:inst8|column[2]     ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 2.577      ;
; 2.359 ; genlock:inst8|vblank          ; genlock:inst8|column[3]     ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 2.577      ;
; 2.359 ; genlock:inst8|vblank          ; genlock:inst8|column[4]     ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 2.577      ;
; 2.359 ; genlock:inst8|vblank          ; genlock:inst8|column[5]     ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 2.577      ;
; 2.359 ; genlock:inst8|vblank          ; genlock:inst8|column[6]     ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 2.577      ;
; 2.359 ; genlock:inst8|vblank          ; genlock:inst8|column[7]     ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 2.577      ;
; 2.359 ; genlock:inst8|vblank          ; genlock:inst8|column[8]     ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 2.577      ;
; 2.359 ; genlock:inst8|vblank          ; genlock:inst8|column[9]     ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 2.577      ;
; 2.359 ; genlock:inst8|vblank          ; genlock:inst8|column[10]    ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 2.577      ;
; 2.419 ; input_detect:inst2|hblank_out ; genlock:inst8|decimator[0]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 2.632      ;
; 2.419 ; input_detect:inst2|hblank_out ; genlock:inst8|decimator[1]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 2.632      ;
; 2.419 ; input_detect:inst2|hblank_out ; genlock:inst8|decimator[2]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 2.632      ;
; 2.433 ; input_detect:inst2|hblank_out ; genlock:inst8|column[0]     ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 2.649      ;
; 2.433 ; input_detect:inst2|hblank_out ; genlock:inst8|column[1]     ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 2.649      ;
; 2.433 ; input_detect:inst2|hblank_out ; genlock:inst8|column[2]     ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 2.649      ;
; 2.433 ; input_detect:inst2|hblank_out ; genlock:inst8|column[3]     ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 2.649      ;
; 2.433 ; input_detect:inst2|hblank_out ; genlock:inst8|column[4]     ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 2.649      ;
; 2.433 ; input_detect:inst2|hblank_out ; genlock:inst8|column[5]     ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 2.649      ;
; 2.433 ; input_detect:inst2|hblank_out ; genlock:inst8|column[6]     ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 2.649      ;
; 2.433 ; input_detect:inst2|hblank_out ; genlock:inst8|column[7]     ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 2.649      ;
; 2.433 ; input_detect:inst2|hblank_out ; genlock:inst8|column[8]     ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 2.649      ;
; 2.433 ; input_detect:inst2|hblank_out ; genlock:inst8|column[9]     ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 2.649      ;
; 2.433 ; input_detect:inst2|hblank_out ; genlock:inst8|column[10]    ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 2.649      ;
; 3.674 ; genlock:inst8|vblank          ; genlock:inst8|hcount[0]     ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.957     ; 1.874      ;
; 3.674 ; genlock:inst8|vblank          ; genlock:inst8|hcount[1]     ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.957     ; 1.874      ;
; 3.674 ; genlock:inst8|vblank          ; genlock:inst8|hcount[2]     ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.957     ; 1.874      ;
; 3.750 ; input_detect:inst2|hblank_out ; genlock:inst8|hcount[0]     ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.959     ; 1.948      ;
; 3.750 ; input_detect:inst2|hblank_out ; genlock:inst8|hcount[1]     ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.959     ; 1.948      ;
; 3.750 ; input_detect:inst2|hblank_out ; genlock:inst8|hcount[2]     ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.959     ; 1.948      ;
+-------+-------------------------------+-----------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'inst14|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                         ;
+-------+------------------------+-------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                 ; Launch Clock                                       ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+-------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; 1.242 ; sdram:inst|rowStoreAck ; genlock:inst8|store_req ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 1.464      ;
; 1.448 ; sdram:inst|rowLoadAck  ; vgaout:inst7|load_req   ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.668      ;
+-------+------------------------+-------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'inst14|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                        ;
+-------+--------------+----------------+------------------+----------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                              ; Clock Edge ; Target                                                                                                    ;
+-------+--------------+----------------+------------------+----------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------+
; 3.495 ; 3.725        ; 0.230          ; Low Pulse Width  ; inst14|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram2:inst1|altsyncram:altsyncram_component|altsyncram_0ak1:auto_generated|ram_block1a0~porta_address_reg0 ;
; 3.495 ; 3.725        ; 0.230          ; Low Pulse Width  ; inst14|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram2:inst1|altsyncram:altsyncram_component|altsyncram_0ak1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 3.506 ; 3.736        ; 0.230          ; Low Pulse Width  ; inst14|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:inst4|altsyncram:altsyncram_component|altsyncram_1ak1:auto_generated|ram_block1a0~portb_address_reg0  ;
; 3.511 ; 3.727        ; 0.216          ; High Pulse Width ; inst14|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram:inst|SdrAddress[0]                                                                                  ;
; 3.511 ; 3.727        ; 0.216          ; High Pulse Width ; inst14|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram:inst|SdrAddress[10]                                                                                 ;
; 3.511 ; 3.727        ; 0.216          ; High Pulse Width ; inst14|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram:inst|SdrAddress[11]                                                                                 ;
; 3.511 ; 3.727        ; 0.216          ; High Pulse Width ; inst14|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram:inst|SdrAddress[1]                                                                                  ;
; 3.511 ; 3.727        ; 0.216          ; High Pulse Width ; inst14|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram:inst|SdrAddress[2]                                                                                  ;
; 3.511 ; 3.727        ; 0.216          ; High Pulse Width ; inst14|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram:inst|SdrAddress[3]                                                                                  ;
; 3.511 ; 3.727        ; 0.216          ; High Pulse Width ; inst14|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram:inst|SdrAddress[4]                                                                                  ;
; 3.511 ; 3.727        ; 0.216          ; High Pulse Width ; inst14|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram:inst|SdrAddress[5]                                                                                  ;
; 3.511 ; 3.727        ; 0.216          ; High Pulse Width ; inst14|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram:inst|SdrAddress[6]                                                                                  ;
; 3.511 ; 3.727        ; 0.216          ; High Pulse Width ; inst14|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram:inst|SdrAddress[7]                                                                                  ;
; 3.511 ; 3.727        ; 0.216          ; High Pulse Width ; inst14|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram:inst|SdrAddress[8]                                                                                  ;
; 3.511 ; 3.727        ; 0.216          ; High Pulse Width ; inst14|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram:inst|SdrAddress[9]                                                                                  ;
; 3.511 ; 3.727        ; 0.216          ; High Pulse Width ; inst14|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram:inst|SdrLdq~_Duplicate_2                                                                            ;
; 3.511 ; 3.727        ; 0.216          ; High Pulse Width ; inst14|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram:inst|SdrRoutine.SdrRoutine_Idle                                                                     ;
; 3.511 ; 3.727        ; 0.216          ; High Pulse Width ; inst14|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram:inst|SdrRoutine.SdrRoutine_Init                                                                     ;
; 3.511 ; 3.727        ; 0.216          ; High Pulse Width ; inst14|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram:inst|SdrRoutine.SdrRoutine_LoadRow                                                                  ;
; 3.511 ; 3.727        ; 0.216          ; High Pulse Width ; inst14|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram:inst|SdrRoutine.SdrRoutine_Null                                                                     ;
; 3.511 ; 3.727        ; 0.216          ; High Pulse Width ; inst14|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram:inst|SdrRoutine.SdrRoutine_StoreRow                                                                 ;
; 3.511 ; 3.727        ; 0.216          ; High Pulse Width ; inst14|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram:inst|colLoadNr[1]                                                                                   ;
; 3.511 ; 3.727        ; 0.216          ; High Pulse Width ; inst14|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram:inst|colLoadNr[2]                                                                                   ;
; 3.511 ; 3.727        ; 0.216          ; High Pulse Width ; inst14|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram:inst|colLoadNr[4]                                                                                   ;
; 3.511 ; 3.727        ; 0.216          ; High Pulse Width ; inst14|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram:inst|colLoadNr[5]                                                                                   ;
; 3.511 ; 3.727        ; 0.216          ; High Pulse Width ; inst14|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram:inst|colLoadNr[7]                                                                                   ;
; 3.511 ; 3.727        ; 0.216          ; High Pulse Width ; inst14|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram:inst|pixelOut[10]                                                                                   ;
; 3.511 ; 3.727        ; 0.216          ; High Pulse Width ; inst14|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram:inst|pixelOut[11]                                                                                   ;
; 3.511 ; 3.727        ; 0.216          ; High Pulse Width ; inst14|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram:inst|pixelOut[13]                                                                                   ;
; 3.511 ; 3.727        ; 0.216          ; High Pulse Width ; inst14|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram:inst|pixelOut[15]                                                                                   ;
; 3.511 ; 3.727        ; 0.216          ; High Pulse Width ; inst14|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram:inst|pixelOut[9]                                                                                    ;
; 3.511 ; 3.727        ; 0.216          ; High Pulse Width ; inst14|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram:inst|refreshDelayCounter[12]                                                                        ;
; 3.511 ; 3.727        ; 0.216          ; High Pulse Width ; inst14|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram:inst|refreshDelayCounter[13]                                                                        ;
; 3.511 ; 3.727        ; 0.216          ; High Pulse Width ; inst14|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram:inst|refreshDelayCounter[14]                                                                        ;
; 3.511 ; 3.727        ; 0.216          ; High Pulse Width ; inst14|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram:inst|refreshDelayCounter[15]                                                                        ;
; 3.511 ; 3.727        ; 0.216          ; High Pulse Width ; inst14|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram:inst|refreshDelayCounter[16]                                                                        ;
; 3.511 ; 3.727        ; 0.216          ; High Pulse Width ; inst14|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram:inst|refreshDelayCounter[17]                                                                        ;
; 3.511 ; 3.727        ; 0.216          ; High Pulse Width ; inst14|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram:inst|refreshDelayCounter[18]                                                                        ;
; 3.511 ; 3.727        ; 0.216          ; High Pulse Width ; inst14|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram:inst|refreshDelayCounter[19]                                                                        ;
; 3.511 ; 3.727        ; 0.216          ; High Pulse Width ; inst14|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram:inst|refreshDelayCounter[20]                                                                        ;
; 3.511 ; 3.727        ; 0.216          ; High Pulse Width ; inst14|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram:inst|refreshDelayCounter[21]                                                                        ;
; 3.511 ; 3.727        ; 0.216          ; High Pulse Width ; inst14|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram:inst|refreshDelayCounter[22]                                                                        ;
; 3.511 ; 3.727        ; 0.216          ; High Pulse Width ; inst14|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram:inst|refreshDelayCounter[23]                                                                        ;
; 3.511 ; 3.727        ; 0.216          ; High Pulse Width ; inst14|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst7|col_number[0]                                                                                ;
; 3.511 ; 3.727        ; 0.216          ; High Pulse Width ; inst14|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst7|col_number[1]                                                                                ;
; 3.511 ; 3.727        ; 0.216          ; High Pulse Width ; inst14|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst7|col_number[2]                                                                                ;
; 3.511 ; 3.727        ; 0.216          ; High Pulse Width ; inst14|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst7|col_number[3]                                                                                ;
; 3.511 ; 3.727        ; 0.216          ; High Pulse Width ; inst14|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst7|col_number[4]                                                                                ;
; 3.511 ; 3.727        ; 0.216          ; High Pulse Width ; inst14|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst7|col_number[5]                                                                                ;
; 3.511 ; 3.727        ; 0.216          ; High Pulse Width ; inst14|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst7|col_number[6]                                                                                ;
; 3.511 ; 3.727        ; 0.216          ; High Pulse Width ; inst14|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst7|col_number[7]                                                                                ;
; 3.511 ; 3.727        ; 0.216          ; High Pulse Width ; inst14|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst7|col_number[8]                                                                                ;
; 3.511 ; 3.727        ; 0.216          ; High Pulse Width ; inst14|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst7|col_number[9]                                                                                ;
; 3.512 ; 3.728        ; 0.216          ; High Pulse Width ; inst14|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|store_req                                                                                   ;
; 3.512 ; 3.728        ; 0.216          ; High Pulse Width ; inst14|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram:inst|colLoadNr[0]                                                                                   ;
; 3.512 ; 3.728        ; 0.216          ; High Pulse Width ; inst14|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram:inst|colLoadNr[3]                                                                                   ;
; 3.512 ; 3.728        ; 0.216          ; High Pulse Width ; inst14|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram:inst|colLoadNr[6]                                                                                   ;
; 3.512 ; 3.728        ; 0.216          ; High Pulse Width ; inst14|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram:inst|colLoadNr[8]                                                                                   ;
; 3.512 ; 3.728        ; 0.216          ; High Pulse Width ; inst14|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram:inst|pixelOut[0]                                                                                    ;
; 3.512 ; 3.728        ; 0.216          ; High Pulse Width ; inst14|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram:inst|pixelOut[12]                                                                                   ;
; 3.512 ; 3.728        ; 0.216          ; High Pulse Width ; inst14|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram:inst|pixelOut[14]                                                                                   ;
; 3.512 ; 3.728        ; 0.216          ; High Pulse Width ; inst14|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram:inst|pixelOut[1]                                                                                    ;
; 3.512 ; 3.728        ; 0.216          ; High Pulse Width ; inst14|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram:inst|pixelOut[2]                                                                                    ;
; 3.512 ; 3.728        ; 0.216          ; High Pulse Width ; inst14|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram:inst|pixelOut[3]                                                                                    ;
; 3.512 ; 3.728        ; 0.216          ; High Pulse Width ; inst14|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram:inst|pixelOut[4]                                                                                    ;
; 3.512 ; 3.728        ; 0.216          ; High Pulse Width ; inst14|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram:inst|pixelOut[5]                                                                                    ;
; 3.512 ; 3.728        ; 0.216          ; High Pulse Width ; inst14|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram:inst|pixelOut[6]                                                                                    ;
; 3.512 ; 3.728        ; 0.216          ; High Pulse Width ; inst14|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram:inst|pixelOut[7]                                                                                    ;
; 3.512 ; 3.728        ; 0.216          ; High Pulse Width ; inst14|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram:inst|pixelOut[8]                                                                                    ;
; 3.513 ; 3.729        ; 0.216          ; High Pulse Width ; inst14|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram:inst|SdrRoutineSeq[0]                                                                               ;
; 3.513 ; 3.729        ; 0.216          ; High Pulse Width ; inst14|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram:inst|SdrRoutineSeq[10]                                                                              ;
; 3.513 ; 3.729        ; 0.216          ; High Pulse Width ; inst14|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram:inst|SdrRoutineSeq[11]                                                                              ;
; 3.513 ; 3.729        ; 0.216          ; High Pulse Width ; inst14|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram:inst|SdrRoutineSeq[1]                                                                               ;
; 3.513 ; 3.729        ; 0.216          ; High Pulse Width ; inst14|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram:inst|SdrRoutineSeq[2]                                                                               ;
; 3.513 ; 3.729        ; 0.216          ; High Pulse Width ; inst14|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram:inst|SdrRoutineSeq[3]                                                                               ;
; 3.513 ; 3.729        ; 0.216          ; High Pulse Width ; inst14|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram:inst|SdrRoutineSeq[4]                                                                               ;
; 3.513 ; 3.729        ; 0.216          ; High Pulse Width ; inst14|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram:inst|SdrRoutineSeq[5]                                                                               ;
; 3.513 ; 3.729        ; 0.216          ; High Pulse Width ; inst14|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram:inst|SdrRoutineSeq[6]                                                                               ;
; 3.513 ; 3.729        ; 0.216          ; High Pulse Width ; inst14|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram:inst|SdrRoutineSeq[7]                                                                               ;
; 3.513 ; 3.729        ; 0.216          ; High Pulse Width ; inst14|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram:inst|SdrRoutineSeq[8]                                                                               ;
; 3.513 ; 3.729        ; 0.216          ; High Pulse Width ; inst14|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram:inst|SdrRoutineSeq[9]                                                                               ;
; 3.513 ; 3.729        ; 0.216          ; High Pulse Width ; inst14|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram:inst|refreshDelayCounter[0]                                                                         ;
; 3.513 ; 3.729        ; 0.216          ; High Pulse Width ; inst14|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram:inst|refreshDelayCounter[10]                                                                        ;
; 3.513 ; 3.729        ; 0.216          ; High Pulse Width ; inst14|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram:inst|refreshDelayCounter[11]                                                                        ;
; 3.513 ; 3.729        ; 0.216          ; High Pulse Width ; inst14|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram:inst|refreshDelayCounter[1]                                                                         ;
; 3.513 ; 3.729        ; 0.216          ; High Pulse Width ; inst14|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram:inst|refreshDelayCounter[2]                                                                         ;
; 3.513 ; 3.729        ; 0.216          ; High Pulse Width ; inst14|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram:inst|refreshDelayCounter[3]                                                                         ;
; 3.513 ; 3.729        ; 0.216          ; High Pulse Width ; inst14|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram:inst|refreshDelayCounter[4]                                                                         ;
; 3.513 ; 3.729        ; 0.216          ; High Pulse Width ; inst14|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram:inst|refreshDelayCounter[5]                                                                         ;
; 3.513 ; 3.729        ; 0.216          ; High Pulse Width ; inst14|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram:inst|refreshDelayCounter[6]                                                                         ;
; 3.513 ; 3.729        ; 0.216          ; High Pulse Width ; inst14|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram:inst|refreshDelayCounter[7]                                                                         ;
; 3.513 ; 3.729        ; 0.216          ; High Pulse Width ; inst14|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram:inst|refreshDelayCounter[8]                                                                         ;
; 3.513 ; 3.729        ; 0.216          ; High Pulse Width ; inst14|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram:inst|refreshDelayCounter[9]                                                                         ;
; 3.513 ; 3.729        ; 0.216          ; High Pulse Width ; inst14|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram:inst|rowLoadAck                                                                                     ;
; 3.513 ; 3.729        ; 0.216          ; High Pulse Width ; inst14|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram:inst|rowStoreAck                                                                                    ;
; 3.514 ; 3.730        ; 0.216          ; High Pulse Width ; inst14|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram:inst|SdrAddress[12]                                                                                 ;
; 3.514 ; 3.730        ; 0.216          ; High Pulse Width ; inst14|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram:inst|SdrAddress[13]                                                                                 ;
; 3.514 ; 3.730        ; 0.216          ; High Pulse Width ; inst14|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram:inst|SdrAddress[14]                                                                                 ;
; 3.514 ; 3.730        ; 0.216          ; High Pulse Width ; inst14|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram:inst|SdrAddress[15]                                                                                 ;
; 3.514 ; 3.730        ; 0.216          ; High Pulse Width ; inst14|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram:inst|SdrAddress[16]                                                                                 ;
+-------+--------------+----------------+------------------+----------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'inst10|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                       ;
+-------+--------------+----------------+------------------+----------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                              ; Clock Edge ; Target                                                                                                   ;
+-------+--------------+----------------+------------------+----------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------+
; 4.074 ; 4.304        ; 0.230          ; Low Pulse Width  ; inst10|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:inst4|altsyncram:altsyncram_component|altsyncram_1ak1:auto_generated|ram_block1a0~porta_address_reg0 ;
; 4.074 ; 4.304        ; 0.230          ; Low Pulse Width  ; inst10|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:inst4|altsyncram:altsyncram_component|altsyncram_1ak1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 4.147 ; 4.363        ; 0.216          ; High Pulse Width ; inst10|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|col_number[0]                                                                              ;
; 4.147 ; 4.363        ; 0.216          ; High Pulse Width ; inst10|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|col_number[1]                                                                              ;
; 4.147 ; 4.363        ; 0.216          ; High Pulse Width ; inst10|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|col_number[2]                                                                              ;
; 4.147 ; 4.363        ; 0.216          ; High Pulse Width ; inst10|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|col_number[3]                                                                              ;
; 4.147 ; 4.363        ; 0.216          ; High Pulse Width ; inst10|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|col_number[4]                                                                              ;
; 4.147 ; 4.363        ; 0.216          ; High Pulse Width ; inst10|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|col_number[5]                                                                              ;
; 4.147 ; 4.363        ; 0.216          ; High Pulse Width ; inst10|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|col_number[6]                                                                              ;
; 4.147 ; 4.363        ; 0.216          ; High Pulse Width ; inst10|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|col_number[7]                                                                              ;
; 4.147 ; 4.363        ; 0.216          ; High Pulse Width ; inst10|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|col_number[8]                                                                              ;
; 4.147 ; 4.363        ; 0.216          ; High Pulse Width ; inst10|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|col_number[9]                                                                              ;
; 4.147 ; 4.363        ; 0.216          ; High Pulse Width ; inst10|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|front_porch[0]                                                                             ;
; 4.147 ; 4.363        ; 0.216          ; High Pulse Width ; inst10|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|front_porch[5]                                                                             ;
; 4.147 ; 4.363        ; 0.216          ; High Pulse Width ; inst10|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|front_porch[6]                                                                             ;
; 4.148 ; 4.364        ; 0.216          ; High Pulse Width ; inst10|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|\process_pixel:a_pixel[2]                                                                  ;
; 4.148 ; 4.364        ; 0.216          ; High Pulse Width ; inst10|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|\process_pixel:a_pixel[3]                                                                  ;
; 4.148 ; 4.364        ; 0.216          ; High Pulse Width ; inst10|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|\process_pixel:a_pixel[4]                                                                  ;
; 4.148 ; 4.364        ; 0.216          ; High Pulse Width ; inst10|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|\process_pixel:a_pixel[6]                                                                  ;
; 4.148 ; 4.364        ; 0.216          ; High Pulse Width ; inst10|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|\process_pixel:a_pixel[7]                                                                  ;
; 4.148 ; 4.364        ; 0.216          ; High Pulse Width ; inst10|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|\process_pixel:c_pixel[0]                                                                  ;
; 4.148 ; 4.364        ; 0.216          ; High Pulse Width ; inst10|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|\process_pixel:c_pixel[1]                                                                  ;
; 4.148 ; 4.364        ; 0.216          ; High Pulse Width ; inst10|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|\process_pixel:c_pixel[5]_OTERM85_OTERM125                                                 ;
; 4.148 ; 4.364        ; 0.216          ; High Pulse Width ; inst10|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|\process_pixel:c_pixel[5]_OTERM85_OTERM127                                                 ;
; 4.148 ; 4.364        ; 0.216          ; High Pulse Width ; inst10|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|\process_pixel:c_pixel[5]_OTERM87                                                          ;
; 4.148 ; 4.364        ; 0.216          ; High Pulse Width ; inst10|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|\process_pixel:c_pixel[6]_OTERM81_OTERM121                                                 ;
; 4.148 ; 4.364        ; 0.216          ; High Pulse Width ; inst10|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|\process_pixel:c_pixel[6]_OTERM81_OTERM123                                                 ;
; 4.148 ; 4.364        ; 0.216          ; High Pulse Width ; inst10|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|\process_pixel:c_pixel[6]_OTERM83                                                          ;
; 4.148 ; 4.364        ; 0.216          ; High Pulse Width ; inst10|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|\process_pixel:c_pixel[7]_OTERM75_OTERM115                                                 ;
; 4.148 ; 4.364        ; 0.216          ; High Pulse Width ; inst10|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|\process_pixel:c_pixel[7]_OTERM75_OTERM117                                                 ;
; 4.148 ; 4.364        ; 0.216          ; High Pulse Width ; inst10|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|\process_pixel:c_pixel[7]_OTERM75_OTERM119                                                 ;
; 4.148 ; 4.364        ; 0.216          ; High Pulse Width ; inst10|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|\process_pixel:c_pixel[7]_OTERM77                                                          ;
; 4.148 ; 4.364        ; 0.216          ; High Pulse Width ; inst10|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|\process_pixel:c_pixel[7]_OTERM79                                                          ;
; 4.148 ; 4.364        ; 0.216          ; High Pulse Width ; inst10|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|\process_pixel:pixel[1]                                                                    ;
; 4.148 ; 4.364        ; 0.216          ; High Pulse Width ; inst10|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|apple2                                                                                     ;
; 4.148 ; 4.364        ; 0.216          ; High Pulse Width ; inst10|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|artifact                                                                                   ;
; 4.148 ; 4.364        ; 0.216          ; High Pulse Width ; inst10|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|artifact_mode                                                                              ;
; 4.148 ; 4.364        ; 0.216          ; High Pulse Width ; inst10|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|avg_pixel                                                                                  ;
; 4.148 ; 4.364        ; 0.216          ; High Pulse Width ; inst10|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|brown[7]                                                                                   ;
; 4.148 ; 4.364        ; 0.216          ; High Pulse Width ; inst10|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|clock_sw                                                                                   ;
; 4.148 ; 4.364        ; 0.216          ; High Pulse Width ; inst10|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|column[0]                                                                                  ;
; 4.148 ; 4.364        ; 0.216          ; High Pulse Width ; inst10|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|column[10]                                                                                 ;
; 4.148 ; 4.364        ; 0.216          ; High Pulse Width ; inst10|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|column[1]                                                                                  ;
; 4.148 ; 4.364        ; 0.216          ; High Pulse Width ; inst10|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|column[2]                                                                                  ;
; 4.148 ; 4.364        ; 0.216          ; High Pulse Width ; inst10|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|column[3]                                                                                  ;
; 4.148 ; 4.364        ; 0.216          ; High Pulse Width ; inst10|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|column[4]                                                                                  ;
; 4.148 ; 4.364        ; 0.216          ; High Pulse Width ; inst10|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|column[5]                                                                                  ;
; 4.148 ; 4.364        ; 0.216          ; High Pulse Width ; inst10|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|column[6]                                                                                  ;
; 4.148 ; 4.364        ; 0.216          ; High Pulse Width ; inst10|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|column[7]                                                                                  ;
; 4.148 ; 4.364        ; 0.216          ; High Pulse Width ; inst10|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|column[8]                                                                                  ;
; 4.148 ; 4.364        ; 0.216          ; High Pulse Width ; inst10|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|column[9]                                                                                  ;
; 4.148 ; 4.364        ; 0.216          ; High Pulse Width ; inst10|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|decimator[0]                                                                               ;
; 4.148 ; 4.364        ; 0.216          ; High Pulse Width ; inst10|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|decimator[1]                                                                               ;
; 4.148 ; 4.364        ; 0.216          ; High Pulse Width ; inst10|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|decimator[2]                                                                               ;
; 4.148 ; 4.364        ; 0.216          ; High Pulse Width ; inst10|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|hcount[3]                                                                                  ;
; 4.148 ; 4.364        ; 0.216          ; High Pulse Width ; inst10|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|magenta[0]                                                                                 ;
; 4.148 ; 4.364        ; 0.216          ; High Pulse Width ; inst10|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|magenta[3]                                                                                 ;
; 4.148 ; 4.364        ; 0.216          ; High Pulse Width ; inst10|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|mode                                                                                       ;
; 4.148 ; 4.364        ; 0.216          ; High Pulse Width ; inst10|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|pixel_out[0]_OTERM103                                                                      ;
; 4.148 ; 4.364        ; 0.216          ; High Pulse Width ; inst10|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|pixel_out[0]_OTERM105                                                                      ;
; 4.148 ; 4.364        ; 0.216          ; High Pulse Width ; inst10|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|pixel_out[1]_OTERM111                                                                      ;
; 4.148 ; 4.364        ; 0.216          ; High Pulse Width ; inst10|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|pixel_out[5]_OTERM47                                                                       ;
; 4.148 ; 4.364        ; 0.216          ; High Pulse Width ; inst10|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|pixel_out[5]_OTERM49_OTERM65                                                               ;
; 4.148 ; 4.364        ; 0.216          ; High Pulse Width ; inst10|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|pixel_out[5]_OTERM49_OTERM67                                                               ;
; 4.148 ; 4.364        ; 0.216          ; High Pulse Width ; inst10|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|pixel_out[6]_OTERM43                                                                       ;
; 4.148 ; 4.364        ; 0.216          ; High Pulse Width ; inst10|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|pixel_out[6]_OTERM45_OTERM63                                                               ;
; 4.148 ; 4.364        ; 0.216          ; High Pulse Width ; inst10|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|pixel_out[7]_OTERM37                                                                       ;
; 4.148 ; 4.364        ; 0.216          ; High Pulse Width ; inst10|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|pixel_out[7]_OTERM41                                                                       ;
; 4.148 ; 4.364        ; 0.216          ; High Pulse Width ; inst10|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|row_number[0]                                                                              ;
; 4.148 ; 4.364        ; 0.216          ; High Pulse Width ; inst10|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|row_number[1]                                                                              ;
; 4.148 ; 4.364        ; 0.216          ; High Pulse Width ; inst10|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|shrink                                                                                     ;
; 4.148 ; 4.364        ; 0.216          ; High Pulse Width ; inst10|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|vcount[0]                                                                                  ;
; 4.148 ; 4.364        ; 0.216          ; High Pulse Width ; inst10|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|vcount[10]                                                                                 ;
; 4.148 ; 4.364        ; 0.216          ; High Pulse Width ; inst10|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|vcount[11]                                                                                 ;
; 4.148 ; 4.364        ; 0.216          ; High Pulse Width ; inst10|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|vcount[12]                                                                                 ;
; 4.148 ; 4.364        ; 0.216          ; High Pulse Width ; inst10|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|vcount[13]                                                                                 ;
; 4.148 ; 4.364        ; 0.216          ; High Pulse Width ; inst10|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|vcount[1]                                                                                  ;
; 4.148 ; 4.364        ; 0.216          ; High Pulse Width ; inst10|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|vcount[2]                                                                                  ;
; 4.148 ; 4.364        ; 0.216          ; High Pulse Width ; inst10|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|vcount[3]                                                                                  ;
; 4.148 ; 4.364        ; 0.216          ; High Pulse Width ; inst10|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|vcount[4]                                                                                  ;
; 4.148 ; 4.364        ; 0.216          ; High Pulse Width ; inst10|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|vcount[5]                                                                                  ;
; 4.148 ; 4.364        ; 0.216          ; High Pulse Width ; inst10|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|vcount[6]                                                                                  ;
; 4.148 ; 4.364        ; 0.216          ; High Pulse Width ; inst10|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|vcount[7]                                                                                  ;
; 4.148 ; 4.364        ; 0.216          ; High Pulse Width ; inst10|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|vcount[8]                                                                                  ;
; 4.148 ; 4.364        ; 0.216          ; High Pulse Width ; inst10|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|vcount[9]                                                                                  ;
; 4.148 ; 4.364        ; 0.216          ; High Pulse Width ; inst10|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:inst2|\horizontal:hcount[11]                                                                ;
; 4.148 ; 4.364        ; 0.216          ; High Pulse Width ; inst10|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:inst2|\horizontal:hcount[12]                                                                ;
; 4.148 ; 4.364        ; 0.216          ; High Pulse Width ; inst10|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:inst2|\horizontal:hcount[13]                                                                ;
; 4.148 ; 4.364        ; 0.216          ; High Pulse Width ; inst10|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:inst2|\horizontal:hcount[14]                                                                ;
; 4.148 ; 4.364        ; 0.216          ; High Pulse Width ; inst10|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:inst2|\horizontal:hcount[15]                                                                ;
; 4.148 ; 4.364        ; 0.216          ; High Pulse Width ; inst10|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:inst2|\horizontal:hcount[16]                                                                ;
; 4.148 ; 4.364        ; 0.216          ; High Pulse Width ; inst10|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:inst2|\horizontal:hcount[17]                                                                ;
; 4.148 ; 4.364        ; 0.216          ; High Pulse Width ; inst10|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:inst2|\horizontal:hcount[18]                                                                ;
; 4.148 ; 4.364        ; 0.216          ; High Pulse Width ; inst10|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:inst2|\horizontal:hcount[19]                                                                ;
; 4.148 ; 4.364        ; 0.216          ; High Pulse Width ; inst10|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:inst2|\horizontal:hcount[20]                                                                ;
; 4.148 ; 4.364        ; 0.216          ; High Pulse Width ; inst10|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:inst2|\horizontal:hcount[21]                                                                ;
; 4.148 ; 4.364        ; 0.216          ; High Pulse Width ; inst10|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:inst2|\horizontal:horsync                                                                   ;
; 4.148 ; 4.364        ; 0.216          ; High Pulse Width ; inst10|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:inst2|\horizontal:hpeak[0]                                                                  ;
; 4.148 ; 4.364        ; 0.216          ; High Pulse Width ; inst10|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:inst2|\horizontal:hpeak[10]                                                                 ;
; 4.148 ; 4.364        ; 0.216          ; High Pulse Width ; inst10|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:inst2|\horizontal:hpeak[11]                                                                 ;
+-------+--------------+----------------+------------------+----------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'inst6|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                       ;
+-------+--------------+----------------+------------------+---------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                             ; Clock Edge ; Target                                                                                                   ;
+-------+--------------+----------------+------------------+---------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------+
; 4.140 ; 4.370        ; 0.230          ; Low Pulse Width  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:inst4|altsyncram:altsyncram_component|altsyncram_1ak1:auto_generated|ram_block1a0~porta_address_reg0 ;
; 4.140 ; 4.370        ; 0.230          ; Low Pulse Width  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:inst4|altsyncram:altsyncram_component|altsyncram_1ak1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 4.160 ; 4.376        ; 0.216          ; High Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|col_number[0]                                                                              ;
; 4.160 ; 4.376        ; 0.216          ; High Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|col_number[1]                                                                              ;
; 4.160 ; 4.376        ; 0.216          ; High Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|col_number[2]                                                                              ;
; 4.160 ; 4.376        ; 0.216          ; High Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|col_number[3]                                                                              ;
; 4.160 ; 4.376        ; 0.216          ; High Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|col_number[4]                                                                              ;
; 4.160 ; 4.376        ; 0.216          ; High Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|col_number[5]                                                                              ;
; 4.160 ; 4.376        ; 0.216          ; High Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|col_number[6]                                                                              ;
; 4.160 ; 4.376        ; 0.216          ; High Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|col_number[7]                                                                              ;
; 4.160 ; 4.376        ; 0.216          ; High Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|col_number[8]                                                                              ;
; 4.160 ; 4.376        ; 0.216          ; High Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|col_number[9]                                                                              ;
; 4.160 ; 4.376        ; 0.216          ; High Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|front_porch[0]                                                                             ;
; 4.160 ; 4.376        ; 0.216          ; High Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|front_porch[5]                                                                             ;
; 4.160 ; 4.376        ; 0.216          ; High Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|front_porch[6]                                                                             ;
; 4.161 ; 4.377        ; 0.216          ; High Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|\process_pixel:a_pixel[2]                                                                  ;
; 4.161 ; 4.377        ; 0.216          ; High Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|\process_pixel:a_pixel[3]                                                                  ;
; 4.161 ; 4.377        ; 0.216          ; High Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|\process_pixel:a_pixel[4]                                                                  ;
; 4.161 ; 4.377        ; 0.216          ; High Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|\process_pixel:a_pixel[6]                                                                  ;
; 4.161 ; 4.377        ; 0.216          ; High Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|\process_pixel:a_pixel[7]                                                                  ;
; 4.161 ; 4.377        ; 0.216          ; High Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|\process_pixel:c_pixel[0]                                                                  ;
; 4.161 ; 4.377        ; 0.216          ; High Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|\process_pixel:c_pixel[1]                                                                  ;
; 4.161 ; 4.377        ; 0.216          ; High Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|\process_pixel:c_pixel[5]_OTERM85_OTERM125                                                 ;
; 4.161 ; 4.377        ; 0.216          ; High Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|\process_pixel:c_pixel[5]_OTERM85_OTERM127                                                 ;
; 4.161 ; 4.377        ; 0.216          ; High Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|\process_pixel:c_pixel[5]_OTERM87                                                          ;
; 4.161 ; 4.377        ; 0.216          ; High Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|\process_pixel:c_pixel[6]_OTERM81_OTERM121                                                 ;
; 4.161 ; 4.377        ; 0.216          ; High Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|\process_pixel:c_pixel[6]_OTERM81_OTERM123                                                 ;
; 4.161 ; 4.377        ; 0.216          ; High Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|\process_pixel:c_pixel[6]_OTERM83                                                          ;
; 4.161 ; 4.377        ; 0.216          ; High Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|\process_pixel:c_pixel[7]_OTERM75_OTERM115                                                 ;
; 4.161 ; 4.377        ; 0.216          ; High Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|\process_pixel:c_pixel[7]_OTERM75_OTERM117                                                 ;
; 4.161 ; 4.377        ; 0.216          ; High Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|\process_pixel:c_pixel[7]_OTERM75_OTERM119                                                 ;
; 4.161 ; 4.377        ; 0.216          ; High Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|\process_pixel:c_pixel[7]_OTERM77                                                          ;
; 4.161 ; 4.377        ; 0.216          ; High Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|\process_pixel:c_pixel[7]_OTERM79                                                          ;
; 4.161 ; 4.377        ; 0.216          ; High Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|\process_pixel:pixel[1]                                                                    ;
; 4.161 ; 4.377        ; 0.216          ; High Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|apple2                                                                                     ;
; 4.161 ; 4.377        ; 0.216          ; High Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|artifact                                                                                   ;
; 4.161 ; 4.377        ; 0.216          ; High Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|artifact_mode                                                                              ;
; 4.161 ; 4.377        ; 0.216          ; High Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|avg_pixel                                                                                  ;
; 4.161 ; 4.377        ; 0.216          ; High Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|brown[7]                                                                                   ;
; 4.161 ; 4.377        ; 0.216          ; High Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|clock_sw                                                                                   ;
; 4.161 ; 4.377        ; 0.216          ; High Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|column[0]                                                                                  ;
; 4.161 ; 4.377        ; 0.216          ; High Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|column[10]                                                                                 ;
; 4.161 ; 4.377        ; 0.216          ; High Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|column[1]                                                                                  ;
; 4.161 ; 4.377        ; 0.216          ; High Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|column[2]                                                                                  ;
; 4.161 ; 4.377        ; 0.216          ; High Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|column[3]                                                                                  ;
; 4.161 ; 4.377        ; 0.216          ; High Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|column[4]                                                                                  ;
; 4.161 ; 4.377        ; 0.216          ; High Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|column[5]                                                                                  ;
; 4.161 ; 4.377        ; 0.216          ; High Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|column[6]                                                                                  ;
; 4.161 ; 4.377        ; 0.216          ; High Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|column[7]                                                                                  ;
; 4.161 ; 4.377        ; 0.216          ; High Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|column[8]                                                                                  ;
; 4.161 ; 4.377        ; 0.216          ; High Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|column[9]                                                                                  ;
; 4.161 ; 4.377        ; 0.216          ; High Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|decimator[0]                                                                               ;
; 4.161 ; 4.377        ; 0.216          ; High Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|decimator[1]                                                                               ;
; 4.161 ; 4.377        ; 0.216          ; High Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|decimator[2]                                                                               ;
; 4.161 ; 4.377        ; 0.216          ; High Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|hcount[3]                                                                                  ;
; 4.161 ; 4.377        ; 0.216          ; High Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|magenta[0]                                                                                 ;
; 4.161 ; 4.377        ; 0.216          ; High Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|magenta[3]                                                                                 ;
; 4.161 ; 4.377        ; 0.216          ; High Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|mode                                                                                       ;
; 4.161 ; 4.377        ; 0.216          ; High Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|pixel_out[0]_OTERM103                                                                      ;
; 4.161 ; 4.377        ; 0.216          ; High Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|pixel_out[0]_OTERM105                                                                      ;
; 4.161 ; 4.377        ; 0.216          ; High Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|pixel_out[1]_OTERM111                                                                      ;
; 4.161 ; 4.377        ; 0.216          ; High Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|pixel_out[5]_OTERM47                                                                       ;
; 4.161 ; 4.377        ; 0.216          ; High Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|pixel_out[5]_OTERM49_OTERM65                                                               ;
; 4.161 ; 4.377        ; 0.216          ; High Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|pixel_out[5]_OTERM49_OTERM67                                                               ;
; 4.161 ; 4.377        ; 0.216          ; High Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|pixel_out[6]_OTERM43                                                                       ;
; 4.161 ; 4.377        ; 0.216          ; High Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|pixel_out[6]_OTERM45_OTERM63                                                               ;
; 4.161 ; 4.377        ; 0.216          ; High Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|pixel_out[7]_OTERM37                                                                       ;
; 4.161 ; 4.377        ; 0.216          ; High Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|pixel_out[7]_OTERM41                                                                       ;
; 4.161 ; 4.377        ; 0.216          ; High Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|row_number[0]                                                                              ;
; 4.161 ; 4.377        ; 0.216          ; High Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|row_number[1]                                                                              ;
; 4.161 ; 4.377        ; 0.216          ; High Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|shrink                                                                                     ;
; 4.161 ; 4.377        ; 0.216          ; High Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|vcount[0]                                                                                  ;
; 4.161 ; 4.377        ; 0.216          ; High Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|vcount[10]                                                                                 ;
; 4.161 ; 4.377        ; 0.216          ; High Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|vcount[11]                                                                                 ;
; 4.161 ; 4.377        ; 0.216          ; High Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|vcount[12]                                                                                 ;
; 4.161 ; 4.377        ; 0.216          ; High Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|vcount[13]                                                                                 ;
; 4.161 ; 4.377        ; 0.216          ; High Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|vcount[1]                                                                                  ;
; 4.161 ; 4.377        ; 0.216          ; High Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|vcount[2]                                                                                  ;
; 4.161 ; 4.377        ; 0.216          ; High Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|vcount[3]                                                                                  ;
; 4.161 ; 4.377        ; 0.216          ; High Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|vcount[4]                                                                                  ;
; 4.161 ; 4.377        ; 0.216          ; High Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|vcount[5]                                                                                  ;
; 4.161 ; 4.377        ; 0.216          ; High Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|vcount[6]                                                                                  ;
; 4.161 ; 4.377        ; 0.216          ; High Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|vcount[7]                                                                                  ;
; 4.161 ; 4.377        ; 0.216          ; High Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|vcount[8]                                                                                  ;
; 4.161 ; 4.377        ; 0.216          ; High Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|vcount[9]                                                                                  ;
; 4.161 ; 4.377        ; 0.216          ; High Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:inst2|\horizontal:hcount[11]                                                                ;
; 4.161 ; 4.377        ; 0.216          ; High Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:inst2|\horizontal:hcount[12]                                                                ;
; 4.161 ; 4.377        ; 0.216          ; High Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:inst2|\horizontal:hcount[13]                                                                ;
; 4.161 ; 4.377        ; 0.216          ; High Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:inst2|\horizontal:hcount[14]                                                                ;
; 4.161 ; 4.377        ; 0.216          ; High Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:inst2|\horizontal:hcount[15]                                                                ;
; 4.161 ; 4.377        ; 0.216          ; High Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:inst2|\horizontal:hcount[16]                                                                ;
; 4.161 ; 4.377        ; 0.216          ; High Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:inst2|\horizontal:hcount[17]                                                                ;
; 4.161 ; 4.377        ; 0.216          ; High Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:inst2|\horizontal:hcount[18]                                                                ;
; 4.161 ; 4.377        ; 0.216          ; High Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:inst2|\horizontal:hcount[19]                                                                ;
; 4.161 ; 4.377        ; 0.216          ; High Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:inst2|\horizontal:hcount[20]                                                                ;
; 4.161 ; 4.377        ; 0.216          ; High Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:inst2|\horizontal:hcount[21]                                                                ;
; 4.161 ; 4.377        ; 0.216          ; High Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:inst2|\horizontal:horsync                                                                   ;
; 4.161 ; 4.377        ; 0.216          ; High Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:inst2|\horizontal:hpeak[0]                                                                  ;
; 4.161 ; 4.377        ; 0.216          ; High Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:inst2|\horizontal:hpeak[10]                                                                 ;
; 4.161 ; 4.377        ; 0.216          ; High Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:inst2|\horizontal:hpeak[11]                                                                 ;
+-------+--------------+----------------+------------------+---------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'                                                                                            ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                       ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------------------------------------+
; 9.819  ; 9.819        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.819  ; 9.819        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[1]           ;
; 9.819  ; 9.819        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst14|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.827  ; 9.827        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst10|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.827  ; 9.827        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst10|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.835  ; 9.835        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                             ;
; 9.839  ; 9.839        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst14|altpll_component|auto_generated|pll1|inclk[0]         ;
; 9.839  ; 9.839        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst6|altpll_component|auto_generated|pll1|clk[0]            ;
; 9.839  ; 9.839        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst6|altpll_component|auto_generated|pll1|observablevcoout  ;
; 9.847  ; 9.847        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst10|altpll_component|auto_generated|pll1|inclk[0]         ;
; 9.851  ; 9.851        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~inputclkctrl|inclk[0]                               ;
; 9.851  ; 9.851        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~inputclkctrl|outclk                                 ;
; 9.859  ; 9.859        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst6|altpll_component|auto_generated|pll1|inclk[0]          ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                             ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                             ;
; 10.140 ; 10.140       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst6|altpll_component|auto_generated|pll1|inclk[0]          ;
; 10.149 ; 10.149       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~inputclkctrl|inclk[0]                               ;
; 10.149 ; 10.149       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~inputclkctrl|outclk                                 ;
; 10.152 ; 10.152       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst10|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.160 ; 10.160       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst6|altpll_component|auto_generated|pll1|clk[0]            ;
; 10.160 ; 10.160       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst6|altpll_component|auto_generated|pll1|observablevcoout  ;
; 10.161 ; 10.161       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst14|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.165 ; 10.165       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                             ;
; 10.172 ; 10.172       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst10|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.172 ; 10.172       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst10|altpll_component|auto_generated|pll1|observablevcoout ;
; 10.181 ; 10.181       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.181 ; 10.181       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[1]           ;
; 10.181 ; 10.181       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst14|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                                                     ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'inst14|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                         ;
+--------+--------------+----------------+------------------+----------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                              ; Clock Edge ; Target                                                                                                    ;
+--------+--------------+----------------+------------------+----------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------+
; 19.614 ; 19.830       ; 0.216          ; High Pulse Width ; inst14|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:inst7|hcount[0]                                                                                    ;
; 19.614 ; 19.830       ; 0.216          ; High Pulse Width ; inst14|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:inst7|hcount[10]                                                                                   ;
; 19.614 ; 19.830       ; 0.216          ; High Pulse Width ; inst14|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:inst7|hcount[11]                                                                                   ;
; 19.614 ; 19.830       ; 0.216          ; High Pulse Width ; inst14|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:inst7|hcount[12]                                                                                   ;
; 19.614 ; 19.830       ; 0.216          ; High Pulse Width ; inst14|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:inst7|hcount[13]                                                                                   ;
; 19.614 ; 19.830       ; 0.216          ; High Pulse Width ; inst14|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:inst7|hcount[1]                                                                                    ;
; 19.614 ; 19.830       ; 0.216          ; High Pulse Width ; inst14|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:inst7|hcount[2]                                                                                    ;
; 19.614 ; 19.830       ; 0.216          ; High Pulse Width ; inst14|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:inst7|hcount[3]                                                                                    ;
; 19.614 ; 19.830       ; 0.216          ; High Pulse Width ; inst14|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:inst7|hcount[4]                                                                                    ;
; 19.614 ; 19.830       ; 0.216          ; High Pulse Width ; inst14|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:inst7|hcount[5]                                                                                    ;
; 19.614 ; 19.830       ; 0.216          ; High Pulse Width ; inst14|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:inst7|hcount[6]                                                                                    ;
; 19.614 ; 19.830       ; 0.216          ; High Pulse Width ; inst14|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:inst7|hcount[7]                                                                                    ;
; 19.615 ; 19.831       ; 0.216          ; High Pulse Width ; inst14|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:inst7|hcount[8]                                                                                    ;
; 19.615 ; 19.831       ; 0.216          ; High Pulse Width ; inst14|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:inst7|hcount[9]                                                                                    ;
; 19.615 ; 19.831       ; 0.216          ; High Pulse Width ; inst14|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:inst7|hsync                                                                                        ;
; 19.615 ; 19.831       ; 0.216          ; High Pulse Width ; inst14|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:inst7|row_number[0]                                                                                ;
; 19.615 ; 19.831       ; 0.216          ; High Pulse Width ; inst14|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:inst7|row_number[1]                                                                                ;
; 19.615 ; 19.831       ; 0.216          ; High Pulse Width ; inst14|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:inst7|row_number[2]                                                                                ;
; 19.615 ; 19.831       ; 0.216          ; High Pulse Width ; inst14|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:inst7|row_number[3]                                                                                ;
; 19.615 ; 19.831       ; 0.216          ; High Pulse Width ; inst14|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:inst7|row_number[4]                                                                                ;
; 19.615 ; 19.831       ; 0.216          ; High Pulse Width ; inst14|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:inst7|row_number[5]                                                                                ;
; 19.615 ; 19.831       ; 0.216          ; High Pulse Width ; inst14|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:inst7|row_number[6]                                                                                ;
; 19.615 ; 19.831       ; 0.216          ; High Pulse Width ; inst14|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:inst7|row_number[7]                                                                                ;
; 19.615 ; 19.831       ; 0.216          ; High Pulse Width ; inst14|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:inst7|row_number[8]                                                                                ;
; 19.615 ; 19.831       ; 0.216          ; High Pulse Width ; inst14|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:inst7|row_number[9]                                                                                ;
; 19.615 ; 19.831       ; 0.216          ; High Pulse Width ; inst14|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:inst7|vcount[1]                                                                                    ;
; 19.615 ; 19.831       ; 0.216          ; High Pulse Width ; inst14|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:inst7|vcount[2]                                                                                    ;
; 19.615 ; 19.831       ; 0.216          ; High Pulse Width ; inst14|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:inst7|vcount[3]                                                                                    ;
; 19.615 ; 19.831       ; 0.216          ; High Pulse Width ; inst14|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:inst7|vcount[4]                                                                                    ;
; 19.615 ; 19.831       ; 0.216          ; High Pulse Width ; inst14|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:inst7|vcount[5]                                                                                    ;
; 19.615 ; 19.831       ; 0.216          ; High Pulse Width ; inst14|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:inst7|vcount[6]                                                                                    ;
; 19.615 ; 19.831       ; 0.216          ; High Pulse Width ; inst14|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:inst7|vcount[7]                                                                                    ;
; 19.615 ; 19.831       ; 0.216          ; High Pulse Width ; inst14|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:inst7|vcount[8]                                                                                    ;
; 19.615 ; 19.831       ; 0.216          ; High Pulse Width ; inst14|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:inst7|vcount[9]                                                                                    ;
; 19.615 ; 19.831       ; 0.216          ; High Pulse Width ; inst14|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:inst7|vga_out[1]                                                                                   ;
; 19.615 ; 19.831       ; 0.216          ; High Pulse Width ; inst14|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:inst7|vga_out[2]                                                                                   ;
; 19.615 ; 19.831       ; 0.216          ; High Pulse Width ; inst14|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:inst7|vga_out[4]                                                                                   ;
; 19.615 ; 19.831       ; 0.216          ; High Pulse Width ; inst14|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:inst7|vga_out[7]                                                                                   ;
; 19.615 ; 19.831       ; 0.216          ; High Pulse Width ; inst14|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:inst7|videoh                                                                                       ;
; 19.616 ; 19.832       ; 0.216          ; High Pulse Width ; inst14|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:inst7|vcount[0]                                                                                    ;
; 19.616 ; 19.832       ; 0.216          ; High Pulse Width ; inst14|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:inst7|vga_out[0]                                                                                   ;
; 19.616 ; 19.832       ; 0.216          ; High Pulse Width ; inst14|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:inst7|vga_out[3]                                                                                   ;
; 19.616 ; 19.832       ; 0.216          ; High Pulse Width ; inst14|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:inst7|vga_out[5]                                                                                   ;
; 19.616 ; 19.832       ; 0.216          ; High Pulse Width ; inst14|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:inst7|vga_out[6]                                                                                   ;
; 19.616 ; 19.832       ; 0.216          ; High Pulse Width ; inst14|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:inst7|vga_out[8]                                                                                   ;
; 19.616 ; 19.832       ; 0.216          ; High Pulse Width ; inst14|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:inst7|vga_out[9]                                                                                   ;
; 19.616 ; 19.832       ; 0.216          ; High Pulse Width ; inst14|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:inst7|video_active                                                                                 ;
; 19.616 ; 19.832       ; 0.216          ; High Pulse Width ; inst14|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:inst7|videov                                                                                       ;
; 19.616 ; 19.832       ; 0.216          ; High Pulse Width ; inst14|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:inst7|vsync                                                                                        ;
; 19.619 ; 19.849       ; 0.230          ; Low Pulse Width  ; inst14|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2:inst1|altsyncram:altsyncram_component|altsyncram_0ak1:auto_generated|ram_block1a0~portb_address_reg0 ;
; 19.643 ; 19.873       ; 0.230          ; High Pulse Width ; inst14|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2:inst1|altsyncram:altsyncram_component|altsyncram_0ak1:auto_generated|ram_block1a0~portb_address_reg0 ;
; 19.656 ; 19.811       ; 0.155          ; Low Pulse Width  ; inst14|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:inst7|deinterlace                                                                                  ;
; 19.656 ; 19.811       ; 0.155          ; Low Pulse Width  ; inst14|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:inst7|scanline                                                                                     ;
; 19.713 ; 19.897       ; 0.184          ; Low Pulse Width  ; inst14|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:inst7|hcount[8]                                                                                    ;
; 19.713 ; 19.897       ; 0.184          ; Low Pulse Width  ; inst14|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:inst7|hcount[9]                                                                                    ;
; 19.713 ; 19.897       ; 0.184          ; Low Pulse Width  ; inst14|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:inst7|vcount[0]                                                                                    ;
; 19.713 ; 19.897       ; 0.184          ; Low Pulse Width  ; inst14|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:inst7|vcount[1]                                                                                    ;
; 19.713 ; 19.897       ; 0.184          ; Low Pulse Width  ; inst14|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:inst7|vcount[3]                                                                                    ;
; 19.713 ; 19.897       ; 0.184          ; Low Pulse Width  ; inst14|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:inst7|vcount[6]                                                                                    ;
; 19.713 ; 19.897       ; 0.184          ; Low Pulse Width  ; inst14|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:inst7|vcount[7]                                                                                    ;
; 19.713 ; 19.897       ; 0.184          ; Low Pulse Width  ; inst14|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:inst7|vga_out[0]                                                                                   ;
; 19.713 ; 19.897       ; 0.184          ; Low Pulse Width  ; inst14|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:inst7|vga_out[3]                                                                                   ;
; 19.713 ; 19.897       ; 0.184          ; Low Pulse Width  ; inst14|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:inst7|vga_out[5]                                                                                   ;
; 19.713 ; 19.897       ; 0.184          ; Low Pulse Width  ; inst14|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:inst7|vga_out[6]                                                                                   ;
; 19.713 ; 19.897       ; 0.184          ; Low Pulse Width  ; inst14|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:inst7|vga_out[8]                                                                                   ;
; 19.713 ; 19.897       ; 0.184          ; Low Pulse Width  ; inst14|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:inst7|vga_out[9]                                                                                   ;
; 19.713 ; 19.897       ; 0.184          ; Low Pulse Width  ; inst14|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:inst7|video_active                                                                                 ;
; 19.713 ; 19.897       ; 0.184          ; Low Pulse Width  ; inst14|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:inst7|videoh                                                                                       ;
; 19.713 ; 19.897       ; 0.184          ; Low Pulse Width  ; inst14|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:inst7|videov                                                                                       ;
; 19.713 ; 19.897       ; 0.184          ; Low Pulse Width  ; inst14|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:inst7|vsync                                                                                        ;
; 19.714 ; 19.898       ; 0.184          ; Low Pulse Width  ; inst14|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:inst7|hcount[0]                                                                                    ;
; 19.714 ; 19.898       ; 0.184          ; Low Pulse Width  ; inst14|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:inst7|hcount[10]                                                                                   ;
; 19.714 ; 19.898       ; 0.184          ; Low Pulse Width  ; inst14|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:inst7|hcount[11]                                                                                   ;
; 19.714 ; 19.898       ; 0.184          ; Low Pulse Width  ; inst14|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:inst7|hcount[12]                                                                                   ;
; 19.714 ; 19.898       ; 0.184          ; Low Pulse Width  ; inst14|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:inst7|hcount[13]                                                                                   ;
; 19.714 ; 19.898       ; 0.184          ; Low Pulse Width  ; inst14|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:inst7|hcount[1]                                                                                    ;
; 19.714 ; 19.898       ; 0.184          ; Low Pulse Width  ; inst14|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:inst7|hcount[2]                                                                                    ;
; 19.714 ; 19.898       ; 0.184          ; Low Pulse Width  ; inst14|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:inst7|hcount[3]                                                                                    ;
; 19.714 ; 19.898       ; 0.184          ; Low Pulse Width  ; inst14|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:inst7|hcount[4]                                                                                    ;
; 19.714 ; 19.898       ; 0.184          ; Low Pulse Width  ; inst14|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:inst7|hcount[5]                                                                                    ;
; 19.714 ; 19.898       ; 0.184          ; Low Pulse Width  ; inst14|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:inst7|hcount[6]                                                                                    ;
; 19.714 ; 19.898       ; 0.184          ; Low Pulse Width  ; inst14|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:inst7|hcount[7]                                                                                    ;
; 19.714 ; 19.898       ; 0.184          ; Low Pulse Width  ; inst14|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:inst7|hsync                                                                                        ;
; 19.714 ; 19.898       ; 0.184          ; Low Pulse Width  ; inst14|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:inst7|row_number[0]                                                                                ;
; 19.714 ; 19.898       ; 0.184          ; Low Pulse Width  ; inst14|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:inst7|row_number[1]                                                                                ;
; 19.714 ; 19.898       ; 0.184          ; Low Pulse Width  ; inst14|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:inst7|row_number[2]                                                                                ;
; 19.714 ; 19.898       ; 0.184          ; Low Pulse Width  ; inst14|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:inst7|row_number[3]                                                                                ;
; 19.714 ; 19.898       ; 0.184          ; Low Pulse Width  ; inst14|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:inst7|row_number[4]                                                                                ;
; 19.714 ; 19.898       ; 0.184          ; Low Pulse Width  ; inst14|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:inst7|row_number[5]                                                                                ;
; 19.714 ; 19.898       ; 0.184          ; Low Pulse Width  ; inst14|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:inst7|row_number[6]                                                                                ;
; 19.714 ; 19.898       ; 0.184          ; Low Pulse Width  ; inst14|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:inst7|row_number[7]                                                                                ;
; 19.714 ; 19.898       ; 0.184          ; Low Pulse Width  ; inst14|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:inst7|row_number[8]                                                                                ;
; 19.714 ; 19.898       ; 0.184          ; Low Pulse Width  ; inst14|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:inst7|row_number[9]                                                                                ;
; 19.714 ; 19.898       ; 0.184          ; Low Pulse Width  ; inst14|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:inst7|vcount[2]                                                                                    ;
; 19.714 ; 19.898       ; 0.184          ; Low Pulse Width  ; inst14|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:inst7|vcount[4]                                                                                    ;
; 19.714 ; 19.898       ; 0.184          ; Low Pulse Width  ; inst14|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:inst7|vcount[5]                                                                                    ;
; 19.714 ; 19.898       ; 0.184          ; Low Pulse Width  ; inst14|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:inst7|vcount[8]                                                                                    ;
; 19.714 ; 19.898       ; 0.184          ; Low Pulse Width  ; inst14|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:inst7|vcount[9]                                                                                    ;
; 19.714 ; 19.898       ; 0.184          ; Low Pulse Width  ; inst14|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:inst7|vga_out[1]                                                                                   ;
; 19.714 ; 19.898       ; 0.184          ; Low Pulse Width  ; inst14|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:inst7|vga_out[2]                                                                                   ;
+--------+--------------+----------------+------------------+----------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                 ;
+--------------+------------+-------+-------+------------+----------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                    ;
+--------------+------------+-------+-------+------------+----------------------------------------------------+
; FP1          ; CLOCK_50   ; 1.324 ; 1.795 ; Rise       ; inst10|altpll_component|auto_generated|pll1|clk[0] ;
; FP2          ; CLOCK_50   ; 1.314 ; 1.862 ; Rise       ; inst10|altpll_component|auto_generated|pll1|clk[0] ;
; FP3          ; CLOCK_50   ; 1.312 ; 1.738 ; Rise       ; inst10|altpll_component|auto_generated|pll1|clk[0] ;
; FP4          ; CLOCK_50   ; 3.455 ; 3.940 ; Rise       ; inst10|altpll_component|auto_generated|pll1|clk[0] ;
; FP6          ; CLOCK_50   ; 1.395 ; 1.856 ; Rise       ; inst10|altpll_component|auto_generated|pll1|clk[0] ;
; FP7          ; CLOCK_50   ; 1.327 ; 1.879 ; Rise       ; inst10|altpll_component|auto_generated|pll1|clk[0] ;
; HSYNC        ; CLOCK_50   ; 5.722 ; 5.713 ; Rise       ; inst10|altpll_component|auto_generated|pll1|clk[0] ;
; VSYNC        ; CLOCK_50   ; 2.257 ; 2.348 ; Rise       ; inst10|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQ[*]   ; CLOCK_50   ; 3.606 ; 4.062 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 3.556 ; 4.062 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 3.536 ; 4.018 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 2.780 ; 3.221 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 2.905 ; 3.321 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 3.167 ; 3.625 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 3.289 ; 3.758 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 3.606 ; 4.051 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 2.822 ; 3.265 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 3.083 ; 3.563 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 3.263 ; 3.755 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 3.288 ; 3.793 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 3.120 ; 3.601 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 3.109 ; 3.534 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 3.332 ; 3.865 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 3.194 ; 3.688 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 3.223 ; 3.665 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
; FP0          ; CLOCK_50   ; 1.429 ; 1.792 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[1] ;
; FP4          ; CLOCK_50   ; 1.425 ; 1.788 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[1] ;
+--------------+------------+-------+-------+------------+----------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                    ;
+--------------+------------+--------+--------+------------+----------------------------------------------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                    ;
+--------------+------------+--------+--------+------------+----------------------------------------------------+
; FP1          ; CLOCK_50   ; -0.524 ; -0.976 ; Rise       ; inst10|altpll_component|auto_generated|pll1|clk[0] ;
; FP2          ; CLOCK_50   ; -0.453 ; -0.959 ; Rise       ; inst10|altpll_component|auto_generated|pll1|clk[0] ;
; FP3          ; CLOCK_50   ; -0.527 ; -0.943 ; Rise       ; inst10|altpll_component|auto_generated|pll1|clk[0] ;
; FP4          ; CLOCK_50   ; -2.570 ; -3.035 ; Rise       ; inst10|altpll_component|auto_generated|pll1|clk[0] ;
; FP6          ; CLOCK_50   ; -0.593 ; -1.034 ; Rise       ; inst10|altpll_component|auto_generated|pll1|clk[0] ;
; FP7          ; CLOCK_50   ; -0.542 ; -1.080 ; Rise       ; inst10|altpll_component|auto_generated|pll1|clk[0] ;
; HSYNC        ; CLOCK_50   ; -1.022 ; -1.067 ; Rise       ; inst10|altpll_component|auto_generated|pll1|clk[0] ;
; VSYNC        ; CLOCK_50   ; -1.137 ; -1.252 ; Rise       ; inst10|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQ[*]   ; CLOCK_50   ; -2.151 ; -2.573 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; -2.899 ; -3.380 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; -2.881 ; -3.339 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; -2.151 ; -2.573 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; -2.275 ; -2.670 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; -2.526 ; -2.961 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; -2.644 ; -3.088 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; -2.945 ; -3.369 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; -2.189 ; -2.614 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; -2.442 ; -2.901 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; -2.614 ; -3.085 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; -2.638 ; -3.121 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; -2.479 ; -2.938 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; -2.467 ; -2.873 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; -2.680 ; -3.191 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; -2.546 ; -3.020 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; -2.581 ; -3.000 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
; FP0          ; CLOCK_50   ; -0.911 ; -1.267 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[1] ;
; FP4          ; CLOCK_50   ; -0.907 ; -1.263 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[1] ;
+--------------+------------+--------+--------+------------+----------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                         ;
+----------------+------------+-------+-------+------------+----------------------------------------------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                    ;
+----------------+------------+-------+-------+------------+----------------------------------------------------+
; DRAM_ADDR[*]   ; CLOCK_50   ; 3.938 ; 3.909 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[0]  ; CLOCK_50   ; 3.938 ; 3.909 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[1]  ; CLOCK_50   ; 3.854 ; 3.826 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[2]  ; CLOCK_50   ; 3.854 ; 3.826 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[3]  ; CLOCK_50   ; 3.853 ; 3.825 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[4]  ; CLOCK_50   ; 3.856 ; 3.828 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[5]  ; CLOCK_50   ; 3.853 ; 3.825 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[6]  ; CLOCK_50   ; 3.853 ; 3.825 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[7]  ; CLOCK_50   ; 3.851 ; 3.823 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[8]  ; CLOCK_50   ; 3.844 ; 3.822 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[9]  ; CLOCK_50   ; 3.938 ; 3.909 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[10] ; CLOCK_50   ; 3.920 ; 3.891 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[11] ; CLOCK_50   ; 3.933 ; 3.904 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[12] ; CLOCK_50   ; 3.842 ; 3.820 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_BA[*]     ; CLOCK_50   ; 3.854 ; 3.826 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_BA[0]    ; CLOCK_50   ; 3.853 ; 3.825 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_BA[1]    ; CLOCK_50   ; 3.854 ; 3.826 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CAS_N     ; CLOCK_50   ; 3.927 ; 3.898 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CLK       ; CLOCK_50   ; 3.551 ;       ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQ[*]     ; CLOCK_50   ; 3.938 ; 3.909 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]    ; CLOCK_50   ; 3.926 ; 3.897 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]    ; CLOCK_50   ; 3.926 ; 3.897 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]    ; CLOCK_50   ; 3.853 ; 3.825 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]    ; CLOCK_50   ; 3.839 ; 3.817 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]    ; CLOCK_50   ; 3.938 ; 3.909 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]    ; CLOCK_50   ; 3.931 ; 3.902 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]    ; CLOCK_50   ; 3.931 ; 3.902 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]    ; CLOCK_50   ; 3.852 ; 3.824 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]    ; CLOCK_50   ; 3.854 ; 3.826 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]    ; CLOCK_50   ; 3.855 ; 3.827 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]   ; CLOCK_50   ; 3.855 ; 3.827 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]   ; CLOCK_50   ; 3.855 ; 3.827 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]   ; CLOCK_50   ; 3.851 ; 3.823 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]   ; CLOCK_50   ; 3.855 ; 3.827 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]   ; CLOCK_50   ; 3.855 ; 3.827 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]   ; CLOCK_50   ; 3.938 ; 3.909 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQM[*]    ; CLOCK_50   ; 3.851 ; 3.823 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[0]   ; CLOCK_50   ; 3.851 ; 3.823 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[1]   ; CLOCK_50   ; 3.851 ; 3.823 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_RAS_N     ; CLOCK_50   ; 3.927 ; 3.898 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_WE_N      ; CLOCK_50   ; 3.934 ; 3.905 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CLK       ; CLOCK_50   ;       ; 3.515 ; Fall       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
; VGAB0          ; CLOCK_50   ; 5.443 ; 5.570 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[1] ;
; VGAB1          ; CLOCK_50   ; 5.253 ; 5.388 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[1] ;
; VGAG0          ; CLOCK_50   ; 5.309 ; 5.439 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[1] ;
; VGAG1          ; CLOCK_50   ; 5.686 ; 5.809 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[1] ;
; VGAG2          ; CLOCK_50   ; 6.073 ; 6.289 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[1] ;
; VGAHS          ; CLOCK_50   ; 5.551 ; 5.690 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[1] ;
; VGAR0          ; CLOCK_50   ; 5.844 ; 6.043 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[1] ;
; VGAR1          ; CLOCK_50   ; 5.978 ; 6.124 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[1] ;
; VGAR2          ; CLOCK_50   ; 5.546 ; 5.750 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[1] ;
; VGAVS          ; CLOCK_50   ; 5.721 ; 5.916 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[1] ;
+----------------+------------+-------+-------+------------+----------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                 ;
+----------------+------------+-------+-------+------------+----------------------------------------------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                    ;
+----------------+------------+-------+-------+------------+----------------------------------------------------+
; DRAM_ADDR[*]   ; CLOCK_50   ; 3.504 ; 3.482 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[0]  ; CLOCK_50   ; 3.600 ; 3.571 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[1]  ; CLOCK_50   ; 3.517 ; 3.489 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[2]  ; CLOCK_50   ; 3.517 ; 3.489 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[3]  ; CLOCK_50   ; 3.516 ; 3.488 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[4]  ; CLOCK_50   ; 3.518 ; 3.490 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[5]  ; CLOCK_50   ; 3.515 ; 3.487 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[6]  ; CLOCK_50   ; 3.516 ; 3.488 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[7]  ; CLOCK_50   ; 3.514 ; 3.486 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[8]  ; CLOCK_50   ; 3.506 ; 3.484 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[9]  ; CLOCK_50   ; 3.600 ; 3.571 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[10] ; CLOCK_50   ; 3.583 ; 3.554 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[11] ; CLOCK_50   ; 3.594 ; 3.565 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[12] ; CLOCK_50   ; 3.504 ; 3.482 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_BA[*]     ; CLOCK_50   ; 3.515 ; 3.487 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_BA[0]    ; CLOCK_50   ; 3.515 ; 3.487 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_BA[1]    ; CLOCK_50   ; 3.517 ; 3.489 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CAS_N     ; CLOCK_50   ; 3.589 ; 3.560 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CLK       ; CLOCK_50   ; 3.164 ;       ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQ[*]     ; CLOCK_50   ; 3.500 ; 3.478 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]    ; CLOCK_50   ; 3.588 ; 3.559 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]    ; CLOCK_50   ; 3.588 ; 3.559 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]    ; CLOCK_50   ; 3.515 ; 3.487 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]    ; CLOCK_50   ; 3.500 ; 3.478 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]    ; CLOCK_50   ; 3.600 ; 3.571 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]    ; CLOCK_50   ; 3.593 ; 3.564 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]    ; CLOCK_50   ; 3.593 ; 3.564 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]    ; CLOCK_50   ; 3.515 ; 3.487 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]    ; CLOCK_50   ; 3.517 ; 3.489 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]    ; CLOCK_50   ; 3.517 ; 3.489 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]   ; CLOCK_50   ; 3.518 ; 3.490 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]   ; CLOCK_50   ; 3.518 ; 3.490 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]   ; CLOCK_50   ; 3.514 ; 3.486 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]   ; CLOCK_50   ; 3.518 ; 3.490 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]   ; CLOCK_50   ; 3.518 ; 3.490 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]   ; CLOCK_50   ; 3.600 ; 3.571 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQM[*]    ; CLOCK_50   ; 3.514 ; 3.486 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[0]   ; CLOCK_50   ; 3.514 ; 3.486 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[1]   ; CLOCK_50   ; 3.514 ; 3.486 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_RAS_N     ; CLOCK_50   ; 3.589 ; 3.560 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_WE_N      ; CLOCK_50   ; 3.596 ; 3.567 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CLK       ; CLOCK_50   ;       ; 3.127 ; Fall       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
; VGAB0          ; CLOCK_50   ; 4.977 ; 5.101 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[1] ;
; VGAB1          ; CLOCK_50   ; 4.794 ; 4.926 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[1] ;
; VGAG0          ; CLOCK_50   ; 4.848 ; 4.975 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[1] ;
; VGAG1          ; CLOCK_50   ; 5.209 ; 5.330 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[1] ;
; VGAG2          ; CLOCK_50   ; 5.586 ; 5.798 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[1] ;
; VGAHS          ; CLOCK_50   ; 5.080 ; 5.215 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[1] ;
; VGAR0          ; CLOCK_50   ; 5.366 ; 5.562 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[1] ;
; VGAR1          ; CLOCK_50   ; 5.494 ; 5.639 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[1] ;
; VGAR2          ; CLOCK_50   ; 5.079 ; 5.281 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[1] ;
; VGAVS          ; CLOCK_50   ; 5.244 ; 5.433 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[1] ;
+----------------+------------+-------+-------+------------+----------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                         ;
+--------------+------------+-------+-------+------------+----------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                    ;
+--------------+------------+-------+-------+------------+----------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 3.671 ; 3.595 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 3.757 ; 3.684 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 3.757 ; 3.684 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 3.676 ; 3.597 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 3.671 ; 3.607 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 3.769 ; 3.696 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 3.762 ; 3.689 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 3.762 ; 3.689 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 3.675 ; 3.596 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 3.677 ; 3.598 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 3.678 ; 3.599 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 3.678 ; 3.599 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 3.678 ; 3.599 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 3.674 ; 3.595 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 3.678 ; 3.599 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 3.678 ; 3.599 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 3.769 ; 3.696 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-------+-------+------------+----------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                 ;
+--------------+------------+-------+-------+------------+----------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                    ;
+--------------+------------+-------+-------+------------+----------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 3.334 ; 3.260 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 3.421 ; 3.348 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 3.421 ; 3.348 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 3.340 ; 3.261 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 3.334 ; 3.270 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 3.433 ; 3.360 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 3.426 ; 3.353 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 3.426 ; 3.353 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 3.340 ; 3.261 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 3.342 ; 3.263 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 3.342 ; 3.263 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 3.343 ; 3.264 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 3.343 ; 3.264 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 3.339 ; 3.260 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 3.343 ; 3.264 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 3.343 ; 3.264 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 3.433 ; 3.360 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-------+-------+------------+----------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                ;
+--------------+------------+-----------+-----------+------------+----------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                    ;
+--------------+------------+-----------+-----------+------------+----------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 3.629     ; 3.708     ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 3.742     ; 3.815     ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 3.742     ; 3.815     ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 3.631     ; 3.710     ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 3.665     ; 3.729     ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 3.754     ; 3.827     ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 3.747     ; 3.820     ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 3.747     ; 3.820     ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 3.630     ; 3.709     ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 3.632     ; 3.711     ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 3.633     ; 3.712     ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 3.633     ; 3.712     ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 3.633     ; 3.712     ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 3.629     ; 3.708     ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 3.633     ; 3.712     ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 3.633     ; 3.712     ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 3.754     ; 3.827     ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-----------+-----------+------------+----------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                        ;
+--------------+------------+-----------+-----------+------------+----------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                    ;
+--------------+------------+-----------+-----------+------------+----------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 3.293     ; 3.372     ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 3.403     ; 3.476     ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 3.403     ; 3.476     ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 3.294     ; 3.373     ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 3.325     ; 3.389     ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 3.415     ; 3.488     ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 3.408     ; 3.481     ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 3.408     ; 3.481     ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 3.294     ; 3.373     ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 3.296     ; 3.375     ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 3.296     ; 3.375     ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 3.297     ; 3.376     ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 3.297     ; 3.376     ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 3.293     ; 3.372     ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 3.297     ; 3.376     ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 3.297     ; 3.376     ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 3.415     ; 3.488     ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-----------+-----------+------------+----------------------------------------------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                        ;
+------------+-----------------+----------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                         ; Note ;
+------------+-----------------+----------------------------------------------------+------+
; 70.46 MHz  ; 70.46 MHz       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 105.02 MHz ; 105.02 MHz      ; inst14|altpll_component|auto_generated|pll1|clk[1] ;      ;
; 161.79 MHz ; 161.79 MHz      ; inst10|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 161.79 MHz ; 161.79 MHz      ; inst6|altpll_component|auto_generated|pll1|clk[0]  ;      ;
+------------+-----------------+----------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-----------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                          ;
+----------------------------------------------------+--------+---------------+
; Clock                                              ; Slack  ; End Point TNS ;
+----------------------------------------------------+--------+---------------+
; inst14|altpll_component|auto_generated|pll1|clk[0] ; -3.338 ; -3.338        ;
; inst14|altpll_component|auto_generated|pll1|clk[1] ; -2.525 ; -3.735        ;
; inst10|altpll_component|auto_generated|pll1|clk[0] ; 2.549  ; 0.000         ;
; inst6|altpll_component|auto_generated|pll1|clk[0]  ; 2.629  ; 0.000         ;
+----------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                           ;
+----------------------------------------------------+--------+---------------+
; Clock                                              ; Slack  ; End Point TNS ;
+----------------------------------------------------+--------+---------------+
; inst14|altpll_component|auto_generated|pll1|clk[1] ; -6.004 ; -7.974        ;
; inst14|altpll_component|auto_generated|pll1|clk[0] ; 0.286  ; 0.000         ;
; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.292  ; 0.000         ;
; inst6|altpll_component|auto_generated|pll1|clk[0]  ; 0.292  ; 0.000         ;
+----------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                                      ;
+----------------------------------------------------+-------+---------------+
; Clock                                              ; Slack ; End Point TNS ;
+----------------------------------------------------+-------+---------------+
; inst10|altpll_component|auto_generated|pll1|clk[0] ; 4.955 ; 0.000         ;
; inst6|altpll_component|auto_generated|pll1|clk[0]  ; 5.035 ; 0.000         ;
; inst14|altpll_component|auto_generated|pll1|clk[0] ; 5.850 ; 0.000         ;
+----------------------------------------------------+-------+---------------+


+----------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                                       ;
+----------------------------------------------------+-------+---------------+
; Clock                                              ; Slack ; End Point TNS ;
+----------------------------------------------------+-------+---------------+
; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.945 ; 0.000         ;
; inst6|altpll_component|auto_generated|pll1|clk[0]  ; 0.945 ; 0.000         ;
; inst14|altpll_component|auto_generated|pll1|clk[0] ; 1.129 ; 0.000         ;
+----------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                            ;
+----------------------------------------------------+--------+---------------+
; Clock                                              ; Slack  ; End Point TNS ;
+----------------------------------------------------+--------+---------------+
; inst14|altpll_component|auto_generated|pll1|clk[0] ; 3.502  ; 0.000         ;
; inst10|altpll_component|auto_generated|pll1|clk[0] ; 4.109  ; 0.000         ;
; inst6|altpll_component|auto_generated|pll1|clk[0]  ; 4.121  ; 0.000         ;
; CLOCK_50                                           ; 9.818  ; 0.000         ;
; inst14|altpll_component|auto_generated|pll1|clk[1] ; 19.611 ; 0.000         ;
+----------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'inst14|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                 ;
+--------+----------------------------------------------------------------------------------------------------------+-------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                ; To Node                                   ; Launch Clock                                       ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------+-------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; -3.338 ; inst14|altpll_component|auto_generated|pll1|clk[0]                                                       ; DRAM_CLK                                  ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 3.758        ; 0.000      ; 5.076      ;
; 0.035  ; sdram:inst|SdrDat[4]                                                                                     ; DRAM_DQ[4]                                ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -3.006     ; 2.455      ;
; 0.035  ; sdram:inst|SdrAdr[0]                                                                                     ; DRAM_ADDR[0]                              ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -3.006     ; 2.455      ;
; 0.035  ; sdram:inst|SdrDat[15]                                                                                    ; DRAM_DQ[15]                               ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -3.006     ; 2.455      ;
; 0.035  ; sdram:inst|SdrAdr[9]                                                                                     ; DRAM_ADDR[9]                              ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -3.006     ; 2.455      ;
; 0.038  ; sdram:inst|SdrCmd[0]                                                                                     ; DRAM_WE_N                                 ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -3.003     ; 2.455      ;
; 0.040  ; sdram:inst|SdrAdr[11]                                                                                    ; DRAM_ADDR[11]                             ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -3.001     ; 2.455      ;
; 0.041  ; sdram:inst|SdrDat[6]                                                                                     ; DRAM_DQ[6]                                ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -3.000     ; 2.455      ;
; 0.041  ; sdram:inst|SdrDat[5]                                                                                     ; DRAM_DQ[5]                                ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -3.000     ; 2.455      ;
; 0.045  ; sdram:inst|SdrCmd[2]                                                                                     ; DRAM_RAS_N                                ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -2.996     ; 2.455      ;
; 0.045  ; sdram:inst|SdrCmd[1]                                                                                     ; DRAM_CAS_N                                ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -2.996     ; 2.455      ;
; 0.048  ; sdram:inst|SdrDat[0]                                                                                     ; DRAM_DQ[0]                                ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -2.993     ; 2.455      ;
; 0.048  ; sdram:inst|SdrDat[1]                                                                                     ; DRAM_DQ[1]                                ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -2.993     ; 2.455      ;
; 0.053  ; sdram:inst|SdrAdr[10]                                                                                    ; DRAM_ADDR[10]                             ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -2.988     ; 2.455      ;
; 0.133  ; sdram:inst|SdrDat[11]                                                                                    ; DRAM_DQ[11]                               ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -3.010     ; 2.353      ;
; 0.133  ; sdram:inst|SdrDat[10]                                                                                    ; DRAM_DQ[10]                               ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -3.010     ; 2.353      ;
; 0.133  ; sdram:inst|SdrDat[14]                                                                                    ; DRAM_DQ[14]                               ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -3.010     ; 2.353      ;
; 0.133  ; sdram:inst|SdrDat[13]                                                                                    ; DRAM_DQ[13]                               ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -3.010     ; 2.353      ;
; 0.133  ; sdram:inst|SdrAdr[4]                                                                                     ; DRAM_ADDR[4]                              ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -3.010     ; 2.353      ;
; 0.134  ; sdram:inst|SdrAdr[2]                                                                                     ; DRAM_ADDR[2]                              ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -3.009     ; 2.353      ;
; 0.134  ; sdram:inst|SdrAdr[1]                                                                                     ; DRAM_ADDR[1]                              ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -3.009     ; 2.353      ;
; 0.134  ; sdram:inst|SdrBa1                                                                                        ; DRAM_BA[1]                                ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -3.009     ; 2.353      ;
; 0.134  ; sdram:inst|SdrDat[8]                                                                                     ; DRAM_DQ[8]                                ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -3.009     ; 2.353      ;
; 0.134  ; sdram:inst|SdrDat[9]                                                                                     ; DRAM_DQ[9]                                ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -3.009     ; 2.353      ;
; 0.135  ; sdram:inst|SdrAdr[6]                                                                                     ; DRAM_ADDR[6]                              ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -3.008     ; 2.353      ;
; 0.135  ; sdram:inst|SdrAdr[3]                                                                                     ; DRAM_ADDR[3]                              ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -3.008     ; 2.353      ;
; 0.136  ; sdram:inst|SdrBa0                                                                                        ; DRAM_BA[0]                                ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -3.007     ; 2.353      ;
; 0.136  ; sdram:inst|SdrDat[2]                                                                                     ; DRAM_DQ[2]                                ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -3.007     ; 2.353      ;
; 0.136  ; sdram:inst|SdrAdr[5]                                                                                     ; DRAM_ADDR[5]                              ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -3.007     ; 2.353      ;
; 0.137  ; sdram:inst|SdrLdq                                                                                        ; DRAM_DQM[1]                               ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -3.006     ; 2.353      ;
; 0.137  ; sdram:inst|SdrLdq~_Duplicate_1                                                                           ; DRAM_DQM[0]                               ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -3.006     ; 2.353      ;
; 0.137  ; sdram:inst|SdrDat[7]                                                                                     ; DRAM_DQ[7]                                ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -3.006     ; 2.353      ;
; 0.137  ; sdram:inst|SdrAdr[7]                                                                                     ; DRAM_ADDR[7]                              ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -3.006     ; 2.353      ;
; 0.137  ; sdram:inst|SdrDat[12]                                                                                    ; DRAM_DQ[12]                               ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -3.006     ; 2.353      ;
; 0.137  ; sdram:inst|SdrDat[4]~en                                                                                  ; DRAM_DQ[4]                                ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -2.993     ; 2.366      ;
; 0.137  ; sdram:inst|SdrDat[15]~en                                                                                 ; DRAM_DQ[15]                               ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -2.993     ; 2.366      ;
; 0.140  ; sdram:inst|SdrAdr[8]                                                                                     ; DRAM_ADDR[8]                              ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -3.006     ; 2.350      ;
; 0.142  ; sdram:inst|SdrAdr[12]                                                                                    ; DRAM_ADDR[12]                             ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -3.004     ; 2.350      ;
; 0.143  ; sdram:inst|SdrDat[6]~en                                                                                  ; DRAM_DQ[6]                                ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -2.987     ; 2.366      ;
; 0.143  ; sdram:inst|SdrDat[5]~en                                                                                  ; DRAM_DQ[5]                                ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -2.987     ; 2.366      ;
; 0.145  ; sdram:inst|SdrDat[3]                                                                                     ; DRAM_DQ[3]                                ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -3.001     ; 2.350      ;
; 0.150  ; sdram:inst|SdrDat[0]~en                                                                                  ; DRAM_DQ[0]                                ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -2.980     ; 2.366      ;
; 0.150  ; sdram:inst|SdrDat[1]~en                                                                                  ; DRAM_DQ[1]                                ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -2.980     ; 2.366      ;
; 0.248  ; sdram:inst|SdrDat[3]~en                                                                                  ; DRAM_DQ[3]                                ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -2.988     ; 2.260      ;
; 0.268  ; sdram:inst|SdrDat[11]~en                                                                                 ; DRAM_DQ[11]                               ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -3.014     ; 2.214      ;
; 0.268  ; sdram:inst|SdrDat[10]~en                                                                                 ; DRAM_DQ[10]                               ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -3.014     ; 2.214      ;
; 0.268  ; sdram:inst|SdrDat[14]~en                                                                                 ; DRAM_DQ[14]                               ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -3.014     ; 2.214      ;
; 0.268  ; sdram:inst|SdrDat[13]~en                                                                                 ; DRAM_DQ[13]                               ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -3.014     ; 2.214      ;
; 0.269  ; sdram:inst|SdrDat[8]~en                                                                                  ; DRAM_DQ[8]                                ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -3.013     ; 2.214      ;
; 0.269  ; sdram:inst|SdrDat[9]~en                                                                                  ; DRAM_DQ[9]                                ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -3.013     ; 2.214      ;
; 0.271  ; sdram:inst|SdrDat[2]~en                                                                                  ; DRAM_DQ[2]                                ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -3.011     ; 2.214      ;
; 0.272  ; sdram:inst|SdrDat[7]~en                                                                                  ; DRAM_DQ[7]                                ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -3.010     ; 2.214      ;
; 0.272  ; sdram:inst|SdrDat[12]~en                                                                                 ; DRAM_DQ[12]                               ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -3.010     ; 2.214      ;
; 0.385  ; inst14|altpll_component|auto_generated|pll1|clk[0]                                                       ; DRAM_CLK                                  ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; 0.000      ; 5.111      ;
; 2.108  ; sdram:inst|refreshDelayCounter[1]                                                                        ; sdram:inst|SdrRoutine.SdrRoutine_StoreRow ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.053     ; 5.350      ;
; 2.159  ; sdram:inst|SdrRoutineSeq[4]                                                                              ; sdram:inst|SdrRoutine.SdrRoutine_LoadRow  ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.056     ; 5.296      ;
; 2.223  ; sdram:inst|SdrRoutineSeq[5]                                                                              ; sdram:inst|SdrCmd[0]                      ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.081     ; 5.117      ;
; 2.263  ; sdram:inst|SdrRoutineSeq[3]                                                                              ; sdram:inst|SdrRoutine.SdrRoutine_LoadRow  ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.056     ; 5.192      ;
; 2.280  ; sdram:inst|SdrRoutineSeq[4]                                                                              ; sdram:inst|SdrRoutine.SdrRoutine_StoreRow ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.056     ; 5.175      ;
; 2.286  ; sdram:inst|refreshDelayCounter[2]                                                                        ; sdram:inst|SdrRoutine.SdrRoutine_StoreRow ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.053     ; 5.172      ;
; 2.300  ; sdram:inst|SdrRoutineSeq[9]                                                                              ; sdram:inst|SdrCmd[0]                      ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.081     ; 5.040      ;
; 2.316  ; sdram:inst|refreshDelayCounter[0]                                                                        ; sdram:inst|SdrRoutine.SdrRoutine_StoreRow ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.053     ; 5.142      ;
; 2.330  ; sdram:inst|SdrRoutineSeq[5]                                                                              ; sdram:inst|SdrAdr[4]                      ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.059     ; 5.030      ;
; 2.335  ; ram:inst4|altsyncram:altsyncram_component|altsyncram_1ak1:auto_generated|ram_block1a0~portb_address_reg0 ; sdram:inst|SdrDat[3]                      ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.297     ; 4.789      ;
; 2.348  ; sdram:inst|refreshDelayCounter[5]                                                                        ; sdram:inst|SdrRoutine.SdrRoutine_StoreRow ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.053     ; 5.110      ;
; 2.353  ; sdram:inst|SdrRoutineSeq[7]                                                                              ; sdram:inst|SdrRoutine.SdrRoutine_LoadRow  ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.056     ; 5.102      ;
; 2.357  ; sdram:inst|refreshDelayCounter[3]                                                                        ; sdram:inst|SdrRoutine.SdrRoutine_StoreRow ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.053     ; 5.101      ;
; 2.359  ; ram:inst4|altsyncram:altsyncram_component|altsyncram_1ak1:auto_generated|ram_block1a0~portb_address_reg0 ; sdram:inst|SdrDat[10]                     ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.287     ; 4.773      ;
; 2.377  ; sdram:inst|SdrRoutineSeq[5]                                                                              ; sdram:inst|SdrDat[1]~en                   ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.103     ; 4.917      ;
; 2.377  ; sdram:inst|SdrRoutineSeq[5]                                                                              ; sdram:inst|SdrDat[0]~en                   ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.103     ; 4.917      ;
; 2.383  ; sdram:inst|SdrRoutineSeq[5]                                                                              ; sdram:inst|SdrDat[15]~en                  ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.076     ; 4.938      ;
; 2.383  ; sdram:inst|SdrRoutineSeq[5]                                                                              ; sdram:inst|SdrDat[4]~en                   ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.076     ; 4.938      ;
; 2.384  ; sdram:inst|SdrRoutineSeq[3]                                                                              ; sdram:inst|SdrRoutine.SdrRoutine_StoreRow ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.056     ; 5.071      ;
; 2.388  ; sdram:inst|SdrRoutineSeq[7]                                                                              ; sdram:inst|SdrCmd[0]                      ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.081     ; 4.952      ;
; 2.406  ; sdram:inst|refreshDelayCounter[7]                                                                        ; sdram:inst|SdrRoutine.SdrRoutine_StoreRow ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.053     ; 5.052      ;
; 2.407  ; sdram:inst|SdrRoutineSeq[9]                                                                              ; sdram:inst|SdrAdr[4]                      ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.059     ; 4.953      ;
; 2.427  ; sdram:inst|SdrRoutineSeq[5]                                                                              ; sdram:inst|SdrDat[3]~en                   ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.082     ; 4.888      ;
; 2.435  ; sdram:inst|SdrRoutineSeq[5]                                                                              ; sdram:inst|SdrDat[6]~en                   ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.082     ; 4.880      ;
; 2.435  ; sdram:inst|SdrRoutineSeq[5]                                                                              ; sdram:inst|SdrDat[5]~en                   ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.082     ; 4.880      ;
; 2.444  ; sdram:inst|SdrRoutineSeq[5]                                                                              ; sdram:inst|SdrDat[1]                      ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.091     ; 4.886      ;
; 2.444  ; sdram:inst|SdrRoutineSeq[5]                                                                              ; sdram:inst|SdrDat[0]                      ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.091     ; 4.886      ;
; 2.450  ; sdram:inst|SdrRoutineSeq[5]                                                                              ; sdram:inst|SdrDat[15]                     ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.064     ; 4.907      ;
; 2.450  ; sdram:inst|SdrRoutineSeq[5]                                                                              ; sdram:inst|SdrDat[4]                      ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.064     ; 4.907      ;
; 2.454  ; sdram:inst|SdrRoutineSeq[9]                                                                              ; sdram:inst|SdrDat[1]~en                   ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.103     ; 4.840      ;
; 2.454  ; sdram:inst|SdrRoutineSeq[9]                                                                              ; sdram:inst|SdrDat[0]~en                   ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.103     ; 4.840      ;
; 2.460  ; sdram:inst|SdrRoutineSeq[9]                                                                              ; sdram:inst|SdrDat[15]~en                  ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.076     ; 4.861      ;
; 2.460  ; sdram:inst|SdrRoutineSeq[9]                                                                              ; sdram:inst|SdrDat[4]~en                   ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.076     ; 4.861      ;
; 2.460  ; sdram:inst|SdrRoutineSeq[11]                                                                             ; sdram:inst|SdrCmd[0]                      ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.081     ; 4.880      ;
; 2.469  ; sdram:inst|SdrRoutineSeq[7]                                                                              ; sdram:inst|SdrRoutine.SdrRoutine_StoreRow ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.056     ; 4.986      ;
; 2.480  ; sdram:inst|refreshDelayCounter[1]                                                                        ; sdram:inst|SdrRoutine.SdrRoutine_Idle     ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.053     ; 4.978      ;
; 2.483  ; sdram:inst|SdrRoutineSeq[4]                                                                              ; sdram:inst|SdrRoutine.SdrRoutine_Idle     ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.056     ; 4.972      ;
; 2.483  ; sdram:inst|refreshDelayCounter[1]                                                                        ; sdram:inst|SdrRoutine.SdrRoutine_LoadRow  ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.053     ; 4.975      ;
; 2.490  ; sdram:inst|SdrRoutineSeq[5]                                                                              ; sdram:inst|SdrDat[14]~en                  ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.056     ; 4.852      ;
; 2.490  ; sdram:inst|SdrRoutineSeq[5]                                                                              ; sdram:inst|SdrDat[13]~en                  ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.056     ; 4.852      ;
; 2.490  ; sdram:inst|SdrRoutineSeq[5]                                                                              ; sdram:inst|SdrDat[11]~en                  ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.056     ; 4.852      ;
; 2.490  ; sdram:inst|SdrRoutineSeq[5]                                                                              ; sdram:inst|SdrDat[10]~en                  ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.056     ; 4.852      ;
; 2.491  ; sdram:inst|SdrRoutineSeq[5]                                                                              ; sdram:inst|SdrDat[9]~en                   ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.056     ; 4.851      ;
; 2.492  ; sdram:inst|SdrRoutineSeq[8]                                                                              ; sdram:inst|SdrCmd[0]                      ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.081     ; 4.848      ;
; 2.494  ; sdram:inst|SdrRoutineSeq[5]                                                                              ; sdram:inst|SdrDat[3]                      ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.070     ; 4.857      ;
; 2.495  ; sdram:inst|refreshDelayCounter[1]                                                                        ; sdram:inst|SdrRoutine.SdrRoutine_Init     ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.053     ; 4.963      ;
+--------+----------------------------------------------------------------------------------------------------------+-------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'inst14|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                  ;
+--------+-----------------------------------------------------------------------------------------------------------+---------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                 ; To Node                   ; Launch Clock                                       ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------+---------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; -2.525 ; input_detect:inst2|video_active                                                                           ; vgaout:inst7|video_active ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 1.081        ; -2.869     ; 0.612      ;
; -1.221 ; input_detect:inst2|video_active                                                                           ; vgaout:inst7|video_active ; inst6|altpll_component|auto_generated|pll1|clk[0]  ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 1.607        ; -2.091     ; 0.612      ;
; -0.607 ; FP0                                                                                                       ; vgaout:inst7|scanline     ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 1.081        ; 2.695      ; 2.160      ;
; -0.603 ; FP4                                                                                                       ; vgaout:inst7|deinterlace  ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 1.081        ; 2.699      ; 2.160      ;
; 30.209 ; vgaout:inst7|vga_out[6]                                                                                   ; VGAG2                     ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 39.731       ; -3.026     ; 4.476      ;
; 30.348 ; vgaout:inst7|vga_out[8]                                                                                   ; VGAR1                     ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 39.731       ; -3.026     ; 4.337      ;
; 30.417 ; vgaout:inst7|vga_out[7]                                                                                   ; VGAR0                     ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 39.731       ; -3.026     ; 4.268      ;
; 30.499 ; vgaout:inst7|vga_out[0]                                                                                   ; VGAVS                     ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 39.731       ; -3.026     ; 4.186      ;
; 30.588 ; vgaout:inst7|vga_out[5]                                                                                   ; VGAG1                     ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 39.731       ; -3.026     ; 4.097      ;
; 30.674 ; vgaout:inst7|vga_out[1]                                                                                   ; VGAHS                     ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 39.731       ; -3.022     ; 4.015      ;
; 30.689 ; vgaout:inst7|vga_out[9]                                                                                   ; VGAR2                     ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 39.731       ; -3.026     ; 3.996      ;
; 30.773 ; vgaout:inst7|vga_out[2]                                                                                   ; VGAB0                     ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 39.731       ; -3.026     ; 3.912      ;
; 30.906 ; vgaout:inst7|vga_out[4]                                                                                   ; VGAG0                     ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 39.731       ; -3.026     ; 3.779      ;
; 30.975 ; vgaout:inst7|vga_out[3]                                                                                   ; VGAB1                     ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 39.731       ; -3.026     ; 3.710      ;
; 35.399 ; ram2:inst1|altsyncram:altsyncram_component|altsyncram_0ak1:auto_generated|ram_block1a0~portb_address_reg0 ; vgaout:inst7|vga_out[6]   ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 39.731       ; -0.277     ; 4.050      ;
; 35.444 ; ram2:inst1|altsyncram:altsyncram_component|altsyncram_0ak1:auto_generated|ram_block1a0~portb_address_reg0 ; vgaout:inst7|vga_out[9]   ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 39.731       ; -0.277     ; 4.005      ;
; 35.523 ; ram2:inst1|altsyncram:altsyncram_component|altsyncram_0ak1:auto_generated|ram_block1a0~portb_address_reg0 ; vgaout:inst7|vga_out[8]   ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 39.731       ; -0.277     ; 3.926      ;
; 35.589 ; ram2:inst1|altsyncram:altsyncram_component|altsyncram_0ak1:auto_generated|ram_block1a0~portb_address_reg0 ; vgaout:inst7|vga_out[3]   ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 39.731       ; -0.277     ; 3.860      ;
; 35.614 ; ram2:inst1|altsyncram:altsyncram_component|altsyncram_0ak1:auto_generated|ram_block1a0~portb_address_reg0 ; vgaout:inst7|vga_out[5]   ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 39.731       ; -0.277     ; 3.835      ;
; 35.691 ; ram2:inst1|altsyncram:altsyncram_component|altsyncram_0ak1:auto_generated|ram_block1a0~portb_address_reg0 ; vgaout:inst7|vga_out[7]   ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 39.731       ; -0.278     ; 3.757      ;
; 35.731 ; vgaout:inst7|vcount[4]                                                                                    ; vgaout:inst7|vcount[1]    ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 39.731       ; -0.055     ; 3.940      ;
; 35.731 ; vgaout:inst7|vcount[4]                                                                                    ; vgaout:inst7|vcount[7]    ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 39.731       ; -0.055     ; 3.940      ;
; 35.733 ; vgaout:inst7|vcount[4]                                                                                    ; vgaout:inst7|vcount[6]    ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 39.731       ; -0.055     ; 3.938      ;
; 35.755 ; vgaout:inst7|vcount[5]                                                                                    ; vgaout:inst7|vcount[1]    ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 39.731       ; -0.055     ; 3.916      ;
; 35.755 ; vgaout:inst7|vcount[5]                                                                                    ; vgaout:inst7|vcount[7]    ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 39.731       ; -0.055     ; 3.916      ;
; 35.757 ; vgaout:inst7|vcount[5]                                                                                    ; vgaout:inst7|vcount[6]    ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 39.731       ; -0.055     ; 3.914      ;
; 35.770 ; ram2:inst1|altsyncram:altsyncram_component|altsyncram_0ak1:auto_generated|ram_block1a0~portb_address_reg0 ; vgaout:inst7|vga_out[4]   ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 39.731       ; -0.278     ; 3.678      ;
; 35.775 ; vgaout:inst7|vcount[4]                                                                                    ; vgaout:inst7|vcount[3]    ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 39.731       ; -0.055     ; 3.896      ;
; 35.799 ; vgaout:inst7|vcount[5]                                                                                    ; vgaout:inst7|vcount[3]    ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 39.731       ; -0.055     ; 3.872      ;
; 35.812 ; ram2:inst1|altsyncram:altsyncram_component|altsyncram_0ak1:auto_generated|ram_block1a0~portb_address_reg0 ; vgaout:inst7|vga_out[2]   ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 39.731       ; -0.278     ; 3.636      ;
; 35.897 ; vgaout:inst7|hcount[11]                                                                                   ; vgaout:inst7|vcount[1]    ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 39.731       ; -0.060     ; 3.769      ;
; 35.900 ; vgaout:inst7|hcount[11]                                                                                   ; vgaout:inst7|vcount[6]    ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 39.731       ; -0.060     ; 3.766      ;
; 35.900 ; vgaout:inst7|hcount[11]                                                                                   ; vgaout:inst7|vcount[7]    ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 39.731       ; -0.060     ; 3.766      ;
; 35.904 ; vgaout:inst7|hcount[10]                                                                                   ; vgaout:inst7|vcount[1]    ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 39.731       ; -0.060     ; 3.762      ;
; 35.907 ; vgaout:inst7|hcount[10]                                                                                   ; vgaout:inst7|vcount[6]    ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 39.731       ; -0.060     ; 3.759      ;
; 35.907 ; vgaout:inst7|hcount[10]                                                                                   ; vgaout:inst7|vcount[7]    ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 39.731       ; -0.060     ; 3.759      ;
; 35.932 ; vgaout:inst7|vcount[4]                                                                                    ; vgaout:inst7|vcount[9]    ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 39.731       ; -0.055     ; 3.739      ;
; 35.933 ; vgaout:inst7|vcount[4]                                                                                    ; vgaout:inst7|vcount[2]    ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 39.731       ; -0.055     ; 3.738      ;
; 35.933 ; vgaout:inst7|vcount[4]                                                                                    ; vgaout:inst7|vcount[4]    ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 39.731       ; -0.055     ; 3.738      ;
; 35.933 ; vgaout:inst7|vcount[4]                                                                                    ; vgaout:inst7|vcount[5]    ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 39.731       ; -0.055     ; 3.738      ;
; 35.933 ; vgaout:inst7|vcount[4]                                                                                    ; vgaout:inst7|vcount[8]    ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 39.731       ; -0.055     ; 3.738      ;
; 35.942 ; vgaout:inst7|hcount[11]                                                                                   ; vgaout:inst7|vcount[3]    ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 39.731       ; -0.060     ; 3.724      ;
; 35.949 ; vgaout:inst7|hcount[10]                                                                                   ; vgaout:inst7|vcount[3]    ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 39.731       ; -0.060     ; 3.717      ;
; 35.956 ; vgaout:inst7|vcount[5]                                                                                    ; vgaout:inst7|vcount[9]    ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 39.731       ; -0.055     ; 3.715      ;
; 35.957 ; vgaout:inst7|vcount[5]                                                                                    ; vgaout:inst7|vcount[2]    ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 39.731       ; -0.055     ; 3.714      ;
; 35.957 ; vgaout:inst7|vcount[5]                                                                                    ; vgaout:inst7|vcount[4]    ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 39.731       ; -0.055     ; 3.714      ;
; 35.957 ; vgaout:inst7|vcount[5]                                                                                    ; vgaout:inst7|vcount[5]    ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 39.731       ; -0.055     ; 3.714      ;
; 35.957 ; vgaout:inst7|vcount[5]                                                                                    ; vgaout:inst7|vcount[8]    ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 39.731       ; -0.055     ; 3.714      ;
; 36.037 ; vgaout:inst7|hcount[13]                                                                                   ; vgaout:inst7|vcount[1]    ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 39.731       ; -0.060     ; 3.629      ;
; 36.040 ; vgaout:inst7|hcount[13]                                                                                   ; vgaout:inst7|vcount[6]    ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 39.731       ; -0.060     ; 3.626      ;
; 36.040 ; vgaout:inst7|hcount[13]                                                                                   ; vgaout:inst7|vcount[7]    ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 39.731       ; -0.060     ; 3.626      ;
; 36.082 ; vgaout:inst7|hcount[13]                                                                                   ; vgaout:inst7|vcount[3]    ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 39.731       ; -0.060     ; 3.584      ;
; 36.095 ; vgaout:inst7|hcount[11]                                                                                   ; vgaout:inst7|vcount[9]    ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 39.731       ; -0.060     ; 3.571      ;
; 36.097 ; vgaout:inst7|hcount[11]                                                                                   ; vgaout:inst7|vcount[2]    ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 39.731       ; -0.060     ; 3.569      ;
; 36.097 ; vgaout:inst7|hcount[11]                                                                                   ; vgaout:inst7|vcount[8]    ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 39.731       ; -0.060     ; 3.569      ;
; 36.098 ; vgaout:inst7|hcount[11]                                                                                   ; vgaout:inst7|vcount[4]    ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 39.731       ; -0.060     ; 3.568      ;
; 36.098 ; vgaout:inst7|hcount[11]                                                                                   ; vgaout:inst7|vcount[5]    ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 39.731       ; -0.060     ; 3.568      ;
; 36.102 ; vgaout:inst7|hcount[10]                                                                                   ; vgaout:inst7|vcount[9]    ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 39.731       ; -0.060     ; 3.564      ;
; 36.104 ; vgaout:inst7|hcount[10]                                                                                   ; vgaout:inst7|vcount[2]    ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 39.731       ; -0.060     ; 3.562      ;
; 36.104 ; vgaout:inst7|hcount[10]                                                                                   ; vgaout:inst7|vcount[8]    ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 39.731       ; -0.060     ; 3.562      ;
; 36.105 ; vgaout:inst7|hcount[10]                                                                                   ; vgaout:inst7|vcount[4]    ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 39.731       ; -0.060     ; 3.561      ;
; 36.105 ; vgaout:inst7|hcount[10]                                                                                   ; vgaout:inst7|vcount[5]    ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 39.731       ; -0.060     ; 3.561      ;
; 36.132 ; vgaout:inst7|hcount[12]                                                                                   ; vgaout:inst7|vcount[1]    ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 39.731       ; -0.060     ; 3.534      ;
; 36.135 ; vgaout:inst7|hcount[12]                                                                                   ; vgaout:inst7|vcount[6]    ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 39.731       ; -0.060     ; 3.531      ;
; 36.135 ; vgaout:inst7|hcount[12]                                                                                   ; vgaout:inst7|vcount[7]    ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 39.731       ; -0.060     ; 3.531      ;
; 36.166 ; vgaout:inst7|vcount[1]                                                                                    ; vgaout:inst7|vcount[1]    ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 39.731       ; -0.055     ; 3.505      ;
; 36.166 ; vgaout:inst7|vcount[1]                                                                                    ; vgaout:inst7|vcount[7]    ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 39.731       ; -0.055     ; 3.505      ;
; 36.168 ; vgaout:inst7|vcount[1]                                                                                    ; vgaout:inst7|vcount[6]    ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 39.731       ; -0.055     ; 3.503      ;
; 36.177 ; vgaout:inst7|hcount[12]                                                                                   ; vgaout:inst7|vcount[3]    ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 39.731       ; -0.060     ; 3.489      ;
; 36.210 ; vgaout:inst7|vcount[1]                                                                                    ; vgaout:inst7|vcount[3]    ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 39.731       ; -0.055     ; 3.461      ;
; 36.235 ; vgaout:inst7|hcount[13]                                                                                   ; vgaout:inst7|vcount[9]    ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 39.731       ; -0.060     ; 3.431      ;
; 36.237 ; vgaout:inst7|hcount[13]                                                                                   ; vgaout:inst7|vcount[2]    ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 39.731       ; -0.060     ; 3.429      ;
; 36.237 ; vgaout:inst7|hcount[13]                                                                                   ; vgaout:inst7|vcount[8]    ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 39.731       ; -0.060     ; 3.429      ;
; 36.238 ; vgaout:inst7|hcount[13]                                                                                   ; vgaout:inst7|vcount[4]    ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 39.731       ; -0.060     ; 3.428      ;
; 36.238 ; vgaout:inst7|hcount[13]                                                                                   ; vgaout:inst7|vcount[5]    ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 39.731       ; -0.060     ; 3.428      ;
; 36.329 ; vgaout:inst7|hcount[7]                                                                                    ; vgaout:inst7|vcount[1]    ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 39.731       ; -0.060     ; 3.337      ;
; 36.329 ; vgaout:inst7|hcount[7]                                                                                    ; vgaout:inst7|vcount[7]    ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 39.731       ; -0.060     ; 3.337      ;
; 36.330 ; vgaout:inst7|hcount[12]                                                                                   ; vgaout:inst7|vcount[9]    ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 39.731       ; -0.060     ; 3.336      ;
; 36.331 ; vgaout:inst7|hcount[7]                                                                                    ; vgaout:inst7|vcount[6]    ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 39.731       ; -0.060     ; 3.335      ;
; 36.332 ; vgaout:inst7|hcount[12]                                                                                   ; vgaout:inst7|vcount[2]    ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 39.731       ; -0.060     ; 3.334      ;
; 36.332 ; vgaout:inst7|hcount[12]                                                                                   ; vgaout:inst7|vcount[8]    ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 39.731       ; -0.060     ; 3.334      ;
; 36.333 ; vgaout:inst7|hcount[12]                                                                                   ; vgaout:inst7|vcount[4]    ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 39.731       ; -0.060     ; 3.333      ;
; 36.333 ; vgaout:inst7|hcount[12]                                                                                   ; vgaout:inst7|vcount[5]    ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 39.731       ; -0.060     ; 3.333      ;
; 36.334 ; vgaout:inst7|hcount[6]                                                                                    ; vgaout:inst7|vcount[1]    ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 39.731       ; -0.060     ; 3.332      ;
; 36.334 ; vgaout:inst7|hcount[6]                                                                                    ; vgaout:inst7|vcount[7]    ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 39.731       ; -0.060     ; 3.332      ;
; 36.336 ; vgaout:inst7|hcount[6]                                                                                    ; vgaout:inst7|vcount[6]    ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 39.731       ; -0.060     ; 3.330      ;
; 36.367 ; vgaout:inst7|vcount[1]                                                                                    ; vgaout:inst7|vcount[9]    ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 39.731       ; -0.055     ; 3.304      ;
; 36.368 ; vgaout:inst7|vcount[1]                                                                                    ; vgaout:inst7|vcount[2]    ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 39.731       ; -0.055     ; 3.303      ;
; 36.368 ; vgaout:inst7|vcount[1]                                                                                    ; vgaout:inst7|vcount[4]    ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 39.731       ; -0.055     ; 3.303      ;
; 36.368 ; vgaout:inst7|vcount[1]                                                                                    ; vgaout:inst7|vcount[5]    ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 39.731       ; -0.055     ; 3.303      ;
; 36.368 ; vgaout:inst7|vcount[1]                                                                                    ; vgaout:inst7|vcount[8]    ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 39.731       ; -0.055     ; 3.303      ;
; 36.373 ; vgaout:inst7|hcount[7]                                                                                    ; vgaout:inst7|vcount[3]    ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 39.731       ; -0.060     ; 3.293      ;
; 36.378 ; vgaout:inst7|hcount[6]                                                                                    ; vgaout:inst7|vcount[3]    ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 39.731       ; -0.060     ; 3.288      ;
; 36.398 ; vgaout:inst7|vcount[4]                                                                                    ; vgaout:inst7|vcount[0]    ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 39.731       ; -0.050     ; 3.278      ;
; 36.422 ; vgaout:inst7|vcount[5]                                                                                    ; vgaout:inst7|vcount[0]    ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 39.731       ; -0.050     ; 3.254      ;
; 36.441 ; vgaout:inst7|hcount[2]                                                                                    ; vgaout:inst7|vcount[1]    ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 39.731       ; -0.060     ; 3.225      ;
; 36.444 ; vgaout:inst7|hcount[2]                                                                                    ; vgaout:inst7|vcount[6]    ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 39.731       ; -0.060     ; 3.222      ;
; 36.444 ; vgaout:inst7|hcount[2]                                                                                    ; vgaout:inst7|vcount[7]    ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 39.731       ; -0.060     ; 3.222      ;
; 36.449 ; vgaout:inst7|vcount[7]                                                                                    ; vgaout:inst7|vcount[1]    ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 39.731       ; -0.055     ; 3.222      ;
; 36.449 ; vgaout:inst7|vcount[7]                                                                                    ; vgaout:inst7|vcount[7]    ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 39.731       ; -0.055     ; 3.222      ;
+--------+-----------------------------------------------------------------------------------------------------------+---------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'inst10|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                              ;
+-------+-----------------------------------------+----------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                               ; To Node                                                  ; Launch Clock                                       ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------+----------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; 2.549 ; genlock:inst8|brown[7]                  ; genlock:inst8|pixel_out[2]_OTERM59                       ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.055     ; 6.111      ;
; 2.732 ; genlock:inst8|brown[7]                  ; genlock:inst8|pixel_out[4]_OTERM51                       ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.055     ; 5.928      ;
; 2.732 ; genlock:inst8|brown[7]                  ; genlock:inst8|\process_pixel:c_pixel[4]_OTERM89          ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.055     ; 5.928      ;
; 2.775 ; genlock:inst8|\process_pixel:pixel[2]   ; genlock:inst8|pixel_out[2]_OTERM59                       ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.054     ; 5.886      ;
; 2.794 ; genlock:inst8|magenta[0]                ; genlock:inst8|pixel_out[2]_OTERM59                       ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.055     ; 5.866      ;
; 2.825 ; genlock:inst8|brown[7]                  ; genlock:inst8|\process_pixel:c_pixel[2]_OTERM97          ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.055     ; 5.835      ;
; 2.890 ; genlock:inst8|brown[7]                  ; genlock:inst8|\process_pixel:c_pixel[3]_OTERM93          ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.055     ; 5.770      ;
; 2.891 ; genlock:inst8|brown[7]                  ; genlock:inst8|pixel_out[3]_OTERM55                       ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.055     ; 5.769      ;
; 2.900 ; genlock:inst8|\process_pixel:pixel[0]   ; genlock:inst8|pixel_out[2]_OTERM59                       ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.054     ; 5.761      ;
; 2.958 ; genlock:inst8|\process_pixel:pixel[2]   ; genlock:inst8|pixel_out[4]_OTERM51                       ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.054     ; 5.703      ;
; 2.958 ; genlock:inst8|\process_pixel:pixel[2]   ; genlock:inst8|\process_pixel:c_pixel[4]_OTERM89          ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.054     ; 5.703      ;
; 2.977 ; genlock:inst8|magenta[0]                ; genlock:inst8|pixel_out[4]_OTERM51                       ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.055     ; 5.683      ;
; 2.977 ; genlock:inst8|magenta[0]                ; genlock:inst8|\process_pixel:c_pixel[4]_OTERM89          ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.055     ; 5.683      ;
; 3.024 ; genlock:inst8|brown[7]                  ; genlock:inst8|pixel_out[7]_OTERM37                       ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.057     ; 5.634      ;
; 3.051 ; genlock:inst8|\process_pixel:pixel[2]   ; genlock:inst8|\process_pixel:c_pixel[2]_OTERM97          ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.054     ; 5.610      ;
; 3.052 ; genlock:inst8|apple2                    ; genlock:inst8|pixel_out[2]_OTERM59                       ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.055     ; 5.608      ;
; 3.070 ; genlock:inst8|magenta[0]                ; genlock:inst8|\process_pixel:c_pixel[2]_OTERM97          ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.055     ; 5.590      ;
; 3.083 ; genlock:inst8|\process_pixel:pixel[0]   ; genlock:inst8|pixel_out[4]_OTERM51                       ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.054     ; 5.578      ;
; 3.083 ; genlock:inst8|\process_pixel:pixel[0]   ; genlock:inst8|\process_pixel:c_pixel[4]_OTERM89          ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.054     ; 5.578      ;
; 3.106 ; genlock:inst8|brown[7]                  ; genlock:inst8|pixel_out[5]_OTERM47                       ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.057     ; 5.552      ;
; 3.116 ; genlock:inst8|\process_pixel:pixel[2]   ; genlock:inst8|\process_pixel:c_pixel[3]_OTERM93          ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.054     ; 5.545      ;
; 3.117 ; genlock:inst8|\process_pixel:pixel[2]   ; genlock:inst8|pixel_out[3]_OTERM55                       ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.054     ; 5.544      ;
; 3.132 ; genlock:inst8|magenta[0]                ; genlock:inst8|\process_pixel:c_pixel[3]_OTERM93          ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.055     ; 5.528      ;
; 3.133 ; genlock:inst8|magenta[0]                ; genlock:inst8|pixel_out[3]_OTERM55                       ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.055     ; 5.527      ;
; 3.176 ; genlock:inst8|\process_pixel:pixel[0]   ; genlock:inst8|\process_pixel:c_pixel[2]_OTERM97          ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.054     ; 5.485      ;
; 3.201 ; genlock:inst8|brown[7]                  ; genlock:inst8|pixel_out[6]_OTERM43                       ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.057     ; 5.457      ;
; 3.235 ; genlock:inst8|apple2                    ; genlock:inst8|pixel_out[4]_OTERM51                       ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.055     ; 5.425      ;
; 3.235 ; genlock:inst8|apple2                    ; genlock:inst8|\process_pixel:c_pixel[4]_OTERM89          ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.055     ; 5.425      ;
; 3.241 ; genlock:inst8|\process_pixel:pixel[0]   ; genlock:inst8|\process_pixel:c_pixel[3]_OTERM93          ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.054     ; 5.420      ;
; 3.242 ; genlock:inst8|\process_pixel:pixel[0]   ; genlock:inst8|pixel_out[3]_OTERM55                       ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.054     ; 5.419      ;
; 3.250 ; genlock:inst8|\process_pixel:pixel[2]   ; genlock:inst8|pixel_out[7]_OTERM37                       ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.056     ; 5.409      ;
; 3.275 ; input_detect:inst2|\horizontal:horsync  ; input_detect:inst2|\horizontal:hcount[0]                 ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.070     ; 5.370      ;
; 3.275 ; input_detect:inst2|\horizontal:horsync  ; input_detect:inst2|\horizontal:hcount[1]                 ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.070     ; 5.370      ;
; 3.275 ; input_detect:inst2|\horizontal:horsync  ; input_detect:inst2|\horizontal:hcount[2]                 ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.070     ; 5.370      ;
; 3.275 ; input_detect:inst2|\horizontal:horsync  ; input_detect:inst2|\horizontal:hcount[3]                 ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.070     ; 5.370      ;
; 3.275 ; input_detect:inst2|\horizontal:horsync  ; input_detect:inst2|\horizontal:hcount[4]                 ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.070     ; 5.370      ;
; 3.275 ; input_detect:inst2|\horizontal:horsync  ; input_detect:inst2|\horizontal:hcount[5]                 ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.070     ; 5.370      ;
; 3.275 ; input_detect:inst2|\horizontal:horsync  ; input_detect:inst2|\horizontal:hcount[6]                 ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.070     ; 5.370      ;
; 3.275 ; input_detect:inst2|\horizontal:horsync  ; input_detect:inst2|\horizontal:hcount[7]                 ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.070     ; 5.370      ;
; 3.275 ; input_detect:inst2|\horizontal:horsync  ; input_detect:inst2|\horizontal:hcount[8]                 ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.070     ; 5.370      ;
; 3.275 ; input_detect:inst2|\horizontal:horsync  ; input_detect:inst2|\horizontal:hcount[9]                 ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.070     ; 5.370      ;
; 3.275 ; input_detect:inst2|\horizontal:horsync  ; input_detect:inst2|\horizontal:hcount[10]                ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.070     ; 5.370      ;
; 3.302 ; genlock:inst8|magenta[0]                ; genlock:inst8|pixel_out[7]_OTERM37                       ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.057     ; 5.356      ;
; 3.328 ; genlock:inst8|apple2                    ; genlock:inst8|\process_pixel:c_pixel[2]_OTERM97          ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.055     ; 5.332      ;
; 3.332 ; genlock:inst8|\process_pixel:pixel[2]   ; genlock:inst8|pixel_out[5]_OTERM47                       ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.056     ; 5.327      ;
; 3.375 ; genlock:inst8|\process_pixel:pixel[0]   ; genlock:inst8|pixel_out[7]_OTERM37                       ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.056     ; 5.284      ;
; 3.379 ; genlock:inst8|apple2                    ; genlock:inst8|\process_pixel:c_pixel[3]_OTERM93          ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.055     ; 5.281      ;
; 3.380 ; genlock:inst8|apple2                    ; genlock:inst8|pixel_out[3]_OTERM55                       ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.055     ; 5.280      ;
; 3.384 ; genlock:inst8|magenta[0]                ; genlock:inst8|pixel_out[5]_OTERM47                       ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.057     ; 5.274      ;
; 3.398 ; genlock:inst8|brown[7]                  ; genlock:inst8|\process_pixel:c_pixel[7]_OTERM75_OTERM115 ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.057     ; 5.260      ;
; 3.399 ; input_detect:inst2|\horizontal:horsync  ; input_detect:inst2|\horizontal:hcount[11]                ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.056     ; 5.260      ;
; 3.399 ; input_detect:inst2|\horizontal:horsync  ; input_detect:inst2|\horizontal:hcount[12]                ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.056     ; 5.260      ;
; 3.399 ; input_detect:inst2|\horizontal:horsync  ; input_detect:inst2|\horizontal:hcount[13]                ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.056     ; 5.260      ;
; 3.399 ; input_detect:inst2|\horizontal:horsync  ; input_detect:inst2|\horizontal:hcount[14]                ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.056     ; 5.260      ;
; 3.399 ; input_detect:inst2|\horizontal:horsync  ; input_detect:inst2|\horizontal:hcount[15]                ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.056     ; 5.260      ;
; 3.399 ; input_detect:inst2|\horizontal:horsync  ; input_detect:inst2|\horizontal:hcount[16]                ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.056     ; 5.260      ;
; 3.399 ; input_detect:inst2|\horizontal:horsync  ; input_detect:inst2|\horizontal:hcount[17]                ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.056     ; 5.260      ;
; 3.399 ; input_detect:inst2|\horizontal:horsync  ; input_detect:inst2|\horizontal:hcount[18]                ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.056     ; 5.260      ;
; 3.399 ; input_detect:inst2|\horizontal:horsync  ; input_detect:inst2|\horizontal:hcount[19]                ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.056     ; 5.260      ;
; 3.399 ; input_detect:inst2|\horizontal:horsync  ; input_detect:inst2|\horizontal:hcount[20]                ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.056     ; 5.260      ;
; 3.399 ; input_detect:inst2|\horizontal:horsync  ; input_detect:inst2|\horizontal:hcount[21]                ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.056     ; 5.260      ;
; 3.427 ; genlock:inst8|\process_pixel:pixel[2]   ; genlock:inst8|pixel_out[6]_OTERM43                       ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.056     ; 5.232      ;
; 3.457 ; genlock:inst8|\process_pixel:pixel[0]   ; genlock:inst8|pixel_out[5]_OTERM47                       ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.056     ; 5.202      ;
; 3.478 ; genlock:inst8|brown[7]                  ; genlock:inst8|\process_pixel:c_pixel[6]_OTERM81_OTERM121 ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.057     ; 5.180      ;
; 3.479 ; genlock:inst8|magenta[0]                ; genlock:inst8|pixel_out[6]_OTERM43                       ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.057     ; 5.179      ;
; 3.498 ; genlock:inst8|brown[7]                  ; genlock:inst8|\process_pixel:c_pixel[5]_OTERM85_OTERM125 ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.057     ; 5.160      ;
; 3.500 ; genlock:inst8|column[1]                 ; genlock:inst8|\process_pixel:a_pixel[7]                  ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.060     ; 5.155      ;
; 3.500 ; input_detect:inst2|\horizontal:hpeak[1] ; input_detect:inst2|\horizontal:hcount[0]                 ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.062     ; 5.153      ;
; 3.500 ; input_detect:inst2|\horizontal:hpeak[1] ; input_detect:inst2|\horizontal:hcount[1]                 ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.062     ; 5.153      ;
; 3.500 ; input_detect:inst2|\horizontal:hpeak[1] ; input_detect:inst2|\horizontal:hcount[2]                 ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.062     ; 5.153      ;
; 3.500 ; input_detect:inst2|\horizontal:hpeak[1] ; input_detect:inst2|\horizontal:hcount[3]                 ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.062     ; 5.153      ;
; 3.500 ; input_detect:inst2|\horizontal:hpeak[1] ; input_detect:inst2|\horizontal:hcount[4]                 ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.062     ; 5.153      ;
; 3.500 ; input_detect:inst2|\horizontal:hpeak[1] ; input_detect:inst2|\horizontal:hcount[5]                 ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.062     ; 5.153      ;
; 3.500 ; input_detect:inst2|\horizontal:hpeak[1] ; input_detect:inst2|\horizontal:hcount[6]                 ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.062     ; 5.153      ;
; 3.500 ; input_detect:inst2|\horizontal:hpeak[1] ; input_detect:inst2|\horizontal:hcount[7]                 ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.062     ; 5.153      ;
; 3.500 ; input_detect:inst2|\horizontal:hpeak[1] ; input_detect:inst2|\horizontal:hcount[8]                 ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.062     ; 5.153      ;
; 3.500 ; input_detect:inst2|\horizontal:hpeak[1] ; input_detect:inst2|\horizontal:hcount[9]                 ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.062     ; 5.153      ;
; 3.500 ; input_detect:inst2|\horizontal:hpeak[1] ; input_detect:inst2|\horizontal:hcount[10]                ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.062     ; 5.153      ;
; 3.552 ; genlock:inst8|\process_pixel:pixel[0]   ; genlock:inst8|pixel_out[6]_OTERM43                       ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.056     ; 5.107      ;
; 3.598 ; input_detect:inst2|\horizontal:hpeak[1] ; input_detect:inst2|\horizontal:sync_down[8]              ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.055     ; 5.062      ;
; 3.600 ; input_detect:inst2|\horizontal:hpeak[1] ; input_detect:inst2|\horizontal:sync_down[10]             ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.055     ; 5.060      ;
; 3.607 ; genlock:inst8|column[1]                 ; genlock:inst8|\process_pixel:pixel[0]                    ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.054     ; 5.054      ;
; 3.607 ; genlock:inst8|column[1]                 ; genlock:inst8|\process_pixel:pixel[2]                    ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.054     ; 5.054      ;
; 3.607 ; genlock:inst8|column[1]                 ; genlock:inst8|pixel_out[1]_OTERM109                      ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.054     ; 5.054      ;
; 3.607 ; genlock:inst8|column[1]                 ; genlock:inst8|pixel_out[1]_OTERM113                      ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.054     ; 5.054      ;
; 3.607 ; genlock:inst8|column[1]                 ; genlock:inst8|col_number[9]                              ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.056     ; 5.052      ;
; 3.607 ; genlock:inst8|column[1]                 ; genlock:inst8|col_number[8]                              ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.056     ; 5.052      ;
; 3.607 ; genlock:inst8|column[1]                 ; genlock:inst8|col_number[7]                              ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.056     ; 5.052      ;
; 3.607 ; genlock:inst8|column[1]                 ; genlock:inst8|col_number[6]                              ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.056     ; 5.052      ;
; 3.607 ; genlock:inst8|column[1]                 ; genlock:inst8|col_number[5]                              ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.056     ; 5.052      ;
; 3.607 ; genlock:inst8|column[1]                 ; genlock:inst8|col_number[4]                              ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.056     ; 5.052      ;
; 3.607 ; genlock:inst8|column[1]                 ; genlock:inst8|col_number[3]                              ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.056     ; 5.052      ;
; 3.607 ; genlock:inst8|column[1]                 ; genlock:inst8|col_number[2]                              ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.056     ; 5.052      ;
; 3.607 ; genlock:inst8|column[1]                 ; genlock:inst8|col_number[1]                              ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.056     ; 5.052      ;
; 3.607 ; genlock:inst8|column[1]                 ; genlock:inst8|col_number[0]                              ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.056     ; 5.052      ;
; 3.607 ; genlock:inst8|column[1]                 ; genlock:inst8|pixel_out[0]_OTERM107                      ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.054     ; 5.054      ;
; 3.607 ; genlock:inst8|column[1]                 ; genlock:inst8|pixel_out[0]_OTERM101                      ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.054     ; 5.054      ;
; 3.607 ; genlock:inst8|column[1]                 ; genlock:inst8|\process_pixel:pixel[1]                    ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.058     ; 5.050      ;
; 3.609 ; genlock:inst8|column[1]                 ; genlock:inst8|pixel_out[4]_OTERM51                       ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.053     ; 5.053      ;
; 3.609 ; genlock:inst8|column[1]                 ; genlock:inst8|pixel_out[2]_OTERM59                       ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.053     ; 5.053      ;
+-------+-----------------------------------------+----------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'inst6|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                             ;
+-------+-----------------------------------------+----------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                               ; To Node                                                  ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------+----------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 2.629 ; genlock:inst8|brown[7]                  ; genlock:inst8|pixel_out[2]_OTERM59                       ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.055     ; 6.111      ;
; 2.812 ; genlock:inst8|brown[7]                  ; genlock:inst8|pixel_out[4]_OTERM51                       ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.055     ; 5.928      ;
; 2.812 ; genlock:inst8|brown[7]                  ; genlock:inst8|\process_pixel:c_pixel[4]_OTERM89          ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.055     ; 5.928      ;
; 2.855 ; genlock:inst8|\process_pixel:pixel[2]   ; genlock:inst8|pixel_out[2]_OTERM59                       ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.054     ; 5.886      ;
; 2.874 ; genlock:inst8|magenta[0]                ; genlock:inst8|pixel_out[2]_OTERM59                       ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.055     ; 5.866      ;
; 2.905 ; genlock:inst8|brown[7]                  ; genlock:inst8|\process_pixel:c_pixel[2]_OTERM97          ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.055     ; 5.835      ;
; 2.970 ; genlock:inst8|brown[7]                  ; genlock:inst8|\process_pixel:c_pixel[3]_OTERM93          ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.055     ; 5.770      ;
; 2.971 ; genlock:inst8|brown[7]                  ; genlock:inst8|pixel_out[3]_OTERM55                       ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.055     ; 5.769      ;
; 2.980 ; genlock:inst8|\process_pixel:pixel[0]   ; genlock:inst8|pixel_out[2]_OTERM59                       ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.054     ; 5.761      ;
; 3.038 ; genlock:inst8|\process_pixel:pixel[2]   ; genlock:inst8|pixel_out[4]_OTERM51                       ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.054     ; 5.703      ;
; 3.038 ; genlock:inst8|\process_pixel:pixel[2]   ; genlock:inst8|\process_pixel:c_pixel[4]_OTERM89          ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.054     ; 5.703      ;
; 3.057 ; genlock:inst8|magenta[0]                ; genlock:inst8|pixel_out[4]_OTERM51                       ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.055     ; 5.683      ;
; 3.057 ; genlock:inst8|magenta[0]                ; genlock:inst8|\process_pixel:c_pixel[4]_OTERM89          ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.055     ; 5.683      ;
; 3.104 ; genlock:inst8|brown[7]                  ; genlock:inst8|pixel_out[7]_OTERM37                       ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.057     ; 5.634      ;
; 3.131 ; genlock:inst8|\process_pixel:pixel[2]   ; genlock:inst8|\process_pixel:c_pixel[2]_OTERM97          ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.054     ; 5.610      ;
; 3.132 ; genlock:inst8|apple2                    ; genlock:inst8|pixel_out[2]_OTERM59                       ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.055     ; 5.608      ;
; 3.150 ; genlock:inst8|magenta[0]                ; genlock:inst8|\process_pixel:c_pixel[2]_OTERM97          ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.055     ; 5.590      ;
; 3.163 ; genlock:inst8|\process_pixel:pixel[0]   ; genlock:inst8|pixel_out[4]_OTERM51                       ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.054     ; 5.578      ;
; 3.163 ; genlock:inst8|\process_pixel:pixel[0]   ; genlock:inst8|\process_pixel:c_pixel[4]_OTERM89          ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.054     ; 5.578      ;
; 3.186 ; genlock:inst8|brown[7]                  ; genlock:inst8|pixel_out[5]_OTERM47                       ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.057     ; 5.552      ;
; 3.196 ; genlock:inst8|\process_pixel:pixel[2]   ; genlock:inst8|\process_pixel:c_pixel[3]_OTERM93          ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.054     ; 5.545      ;
; 3.197 ; genlock:inst8|\process_pixel:pixel[2]   ; genlock:inst8|pixel_out[3]_OTERM55                       ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.054     ; 5.544      ;
; 3.212 ; genlock:inst8|magenta[0]                ; genlock:inst8|\process_pixel:c_pixel[3]_OTERM93          ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.055     ; 5.528      ;
; 3.213 ; genlock:inst8|magenta[0]                ; genlock:inst8|pixel_out[3]_OTERM55                       ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.055     ; 5.527      ;
; 3.256 ; genlock:inst8|\process_pixel:pixel[0]   ; genlock:inst8|\process_pixel:c_pixel[2]_OTERM97          ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.054     ; 5.485      ;
; 3.281 ; genlock:inst8|brown[7]                  ; genlock:inst8|pixel_out[6]_OTERM43                       ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.057     ; 5.457      ;
; 3.315 ; genlock:inst8|apple2                    ; genlock:inst8|pixel_out[4]_OTERM51                       ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.055     ; 5.425      ;
; 3.315 ; genlock:inst8|apple2                    ; genlock:inst8|\process_pixel:c_pixel[4]_OTERM89          ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.055     ; 5.425      ;
; 3.321 ; genlock:inst8|\process_pixel:pixel[0]   ; genlock:inst8|\process_pixel:c_pixel[3]_OTERM93          ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.054     ; 5.420      ;
; 3.322 ; genlock:inst8|\process_pixel:pixel[0]   ; genlock:inst8|pixel_out[3]_OTERM55                       ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.054     ; 5.419      ;
; 3.330 ; genlock:inst8|\process_pixel:pixel[2]   ; genlock:inst8|pixel_out[7]_OTERM37                       ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.056     ; 5.409      ;
; 3.355 ; input_detect:inst2|\horizontal:horsync  ; input_detect:inst2|\horizontal:hcount[0]                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.070     ; 5.370      ;
; 3.355 ; input_detect:inst2|\horizontal:horsync  ; input_detect:inst2|\horizontal:hcount[1]                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.070     ; 5.370      ;
; 3.355 ; input_detect:inst2|\horizontal:horsync  ; input_detect:inst2|\horizontal:hcount[2]                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.070     ; 5.370      ;
; 3.355 ; input_detect:inst2|\horizontal:horsync  ; input_detect:inst2|\horizontal:hcount[3]                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.070     ; 5.370      ;
; 3.355 ; input_detect:inst2|\horizontal:horsync  ; input_detect:inst2|\horizontal:hcount[4]                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.070     ; 5.370      ;
; 3.355 ; input_detect:inst2|\horizontal:horsync  ; input_detect:inst2|\horizontal:hcount[5]                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.070     ; 5.370      ;
; 3.355 ; input_detect:inst2|\horizontal:horsync  ; input_detect:inst2|\horizontal:hcount[6]                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.070     ; 5.370      ;
; 3.355 ; input_detect:inst2|\horizontal:horsync  ; input_detect:inst2|\horizontal:hcount[7]                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.070     ; 5.370      ;
; 3.355 ; input_detect:inst2|\horizontal:horsync  ; input_detect:inst2|\horizontal:hcount[8]                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.070     ; 5.370      ;
; 3.355 ; input_detect:inst2|\horizontal:horsync  ; input_detect:inst2|\horizontal:hcount[9]                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.070     ; 5.370      ;
; 3.355 ; input_detect:inst2|\horizontal:horsync  ; input_detect:inst2|\horizontal:hcount[10]                ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.070     ; 5.370      ;
; 3.382 ; genlock:inst8|magenta[0]                ; genlock:inst8|pixel_out[7]_OTERM37                       ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.057     ; 5.356      ;
; 3.408 ; genlock:inst8|apple2                    ; genlock:inst8|\process_pixel:c_pixel[2]_OTERM97          ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.055     ; 5.332      ;
; 3.412 ; genlock:inst8|\process_pixel:pixel[2]   ; genlock:inst8|pixel_out[5]_OTERM47                       ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.056     ; 5.327      ;
; 3.455 ; genlock:inst8|\process_pixel:pixel[0]   ; genlock:inst8|pixel_out[7]_OTERM37                       ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.056     ; 5.284      ;
; 3.459 ; genlock:inst8|apple2                    ; genlock:inst8|\process_pixel:c_pixel[3]_OTERM93          ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.055     ; 5.281      ;
; 3.460 ; genlock:inst8|apple2                    ; genlock:inst8|pixel_out[3]_OTERM55                       ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.055     ; 5.280      ;
; 3.464 ; genlock:inst8|magenta[0]                ; genlock:inst8|pixel_out[5]_OTERM47                       ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.057     ; 5.274      ;
; 3.478 ; genlock:inst8|brown[7]                  ; genlock:inst8|\process_pixel:c_pixel[7]_OTERM75_OTERM115 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.057     ; 5.260      ;
; 3.479 ; input_detect:inst2|\horizontal:horsync  ; input_detect:inst2|\horizontal:hcount[11]                ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.056     ; 5.260      ;
; 3.479 ; input_detect:inst2|\horizontal:horsync  ; input_detect:inst2|\horizontal:hcount[12]                ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.056     ; 5.260      ;
; 3.479 ; input_detect:inst2|\horizontal:horsync  ; input_detect:inst2|\horizontal:hcount[13]                ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.056     ; 5.260      ;
; 3.479 ; input_detect:inst2|\horizontal:horsync  ; input_detect:inst2|\horizontal:hcount[14]                ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.056     ; 5.260      ;
; 3.479 ; input_detect:inst2|\horizontal:horsync  ; input_detect:inst2|\horizontal:hcount[15]                ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.056     ; 5.260      ;
; 3.479 ; input_detect:inst2|\horizontal:horsync  ; input_detect:inst2|\horizontal:hcount[16]                ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.056     ; 5.260      ;
; 3.479 ; input_detect:inst2|\horizontal:horsync  ; input_detect:inst2|\horizontal:hcount[17]                ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.056     ; 5.260      ;
; 3.479 ; input_detect:inst2|\horizontal:horsync  ; input_detect:inst2|\horizontal:hcount[18]                ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.056     ; 5.260      ;
; 3.479 ; input_detect:inst2|\horizontal:horsync  ; input_detect:inst2|\horizontal:hcount[19]                ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.056     ; 5.260      ;
; 3.479 ; input_detect:inst2|\horizontal:horsync  ; input_detect:inst2|\horizontal:hcount[20]                ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.056     ; 5.260      ;
; 3.479 ; input_detect:inst2|\horizontal:horsync  ; input_detect:inst2|\horizontal:hcount[21]                ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.056     ; 5.260      ;
; 3.507 ; genlock:inst8|\process_pixel:pixel[2]   ; genlock:inst8|pixel_out[6]_OTERM43                       ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.056     ; 5.232      ;
; 3.537 ; genlock:inst8|\process_pixel:pixel[0]   ; genlock:inst8|pixel_out[5]_OTERM47                       ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.056     ; 5.202      ;
; 3.558 ; genlock:inst8|brown[7]                  ; genlock:inst8|\process_pixel:c_pixel[6]_OTERM81_OTERM121 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.057     ; 5.180      ;
; 3.559 ; genlock:inst8|magenta[0]                ; genlock:inst8|pixel_out[6]_OTERM43                       ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.057     ; 5.179      ;
; 3.578 ; genlock:inst8|brown[7]                  ; genlock:inst8|\process_pixel:c_pixel[5]_OTERM85_OTERM125 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.057     ; 5.160      ;
; 3.580 ; genlock:inst8|column[1]                 ; genlock:inst8|\process_pixel:a_pixel[7]                  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.060     ; 5.155      ;
; 3.580 ; input_detect:inst2|\horizontal:hpeak[1] ; input_detect:inst2|\horizontal:hcount[0]                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.062     ; 5.153      ;
; 3.580 ; input_detect:inst2|\horizontal:hpeak[1] ; input_detect:inst2|\horizontal:hcount[1]                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.062     ; 5.153      ;
; 3.580 ; input_detect:inst2|\horizontal:hpeak[1] ; input_detect:inst2|\horizontal:hcount[2]                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.062     ; 5.153      ;
; 3.580 ; input_detect:inst2|\horizontal:hpeak[1] ; input_detect:inst2|\horizontal:hcount[3]                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.062     ; 5.153      ;
; 3.580 ; input_detect:inst2|\horizontal:hpeak[1] ; input_detect:inst2|\horizontal:hcount[4]                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.062     ; 5.153      ;
; 3.580 ; input_detect:inst2|\horizontal:hpeak[1] ; input_detect:inst2|\horizontal:hcount[5]                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.062     ; 5.153      ;
; 3.580 ; input_detect:inst2|\horizontal:hpeak[1] ; input_detect:inst2|\horizontal:hcount[6]                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.062     ; 5.153      ;
; 3.580 ; input_detect:inst2|\horizontal:hpeak[1] ; input_detect:inst2|\horizontal:hcount[7]                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.062     ; 5.153      ;
; 3.580 ; input_detect:inst2|\horizontal:hpeak[1] ; input_detect:inst2|\horizontal:hcount[8]                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.062     ; 5.153      ;
; 3.580 ; input_detect:inst2|\horizontal:hpeak[1] ; input_detect:inst2|\horizontal:hcount[9]                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.062     ; 5.153      ;
; 3.580 ; input_detect:inst2|\horizontal:hpeak[1] ; input_detect:inst2|\horizontal:hcount[10]                ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.062     ; 5.153      ;
; 3.632 ; genlock:inst8|\process_pixel:pixel[0]   ; genlock:inst8|pixel_out[6]_OTERM43                       ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.056     ; 5.107      ;
; 3.678 ; input_detect:inst2|\horizontal:hpeak[1] ; input_detect:inst2|\horizontal:sync_down[8]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.055     ; 5.062      ;
; 3.680 ; input_detect:inst2|\horizontal:hpeak[1] ; input_detect:inst2|\horizontal:sync_down[10]             ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.055     ; 5.060      ;
; 3.687 ; genlock:inst8|column[1]                 ; genlock:inst8|\process_pixel:pixel[0]                    ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.054     ; 5.054      ;
; 3.687 ; genlock:inst8|column[1]                 ; genlock:inst8|\process_pixel:pixel[2]                    ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.054     ; 5.054      ;
; 3.687 ; genlock:inst8|column[1]                 ; genlock:inst8|pixel_out[1]_OTERM109                      ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.054     ; 5.054      ;
; 3.687 ; genlock:inst8|column[1]                 ; genlock:inst8|pixel_out[1]_OTERM113                      ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.054     ; 5.054      ;
; 3.687 ; genlock:inst8|column[1]                 ; genlock:inst8|col_number[9]                              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.056     ; 5.052      ;
; 3.687 ; genlock:inst8|column[1]                 ; genlock:inst8|col_number[8]                              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.056     ; 5.052      ;
; 3.687 ; genlock:inst8|column[1]                 ; genlock:inst8|col_number[7]                              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.056     ; 5.052      ;
; 3.687 ; genlock:inst8|column[1]                 ; genlock:inst8|col_number[6]                              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.056     ; 5.052      ;
; 3.687 ; genlock:inst8|column[1]                 ; genlock:inst8|col_number[5]                              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.056     ; 5.052      ;
; 3.687 ; genlock:inst8|column[1]                 ; genlock:inst8|col_number[4]                              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.056     ; 5.052      ;
; 3.687 ; genlock:inst8|column[1]                 ; genlock:inst8|col_number[3]                              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.056     ; 5.052      ;
; 3.687 ; genlock:inst8|column[1]                 ; genlock:inst8|col_number[2]                              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.056     ; 5.052      ;
; 3.687 ; genlock:inst8|column[1]                 ; genlock:inst8|col_number[1]                              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.056     ; 5.052      ;
; 3.687 ; genlock:inst8|column[1]                 ; genlock:inst8|col_number[0]                              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.056     ; 5.052      ;
; 3.687 ; genlock:inst8|column[1]                 ; genlock:inst8|pixel_out[0]_OTERM107                      ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.054     ; 5.054      ;
; 3.687 ; genlock:inst8|column[1]                 ; genlock:inst8|pixel_out[0]_OTERM101                      ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.054     ; 5.054      ;
; 3.687 ; genlock:inst8|column[1]                 ; genlock:inst8|\process_pixel:pixel[1]                    ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.058     ; 5.050      ;
; 3.689 ; genlock:inst8|column[1]                 ; genlock:inst8|pixel_out[4]_OTERM51                       ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.053     ; 5.053      ;
; 3.689 ; genlock:inst8|column[1]                 ; genlock:inst8|pixel_out[2]_OTERM59                       ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.053     ; 5.053      ;
+-------+-----------------------------------------+----------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'inst14|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                          ;
+--------+---------------------------------+----------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                    ; Launch Clock                                       ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+----------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; -6.004 ; input_detect:inst2|video_active ; vgaout:inst7|video_active  ; inst6|altpll_component|auto_generated|pll1|clk[0]  ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 7.595        ; -1.335     ; 0.540      ;
; -0.987 ; FP4                             ; vgaout:inst7|deinterlace   ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 1.465        ; 3.133      ; 1.792      ;
; -0.983 ; FP0                             ; vgaout:inst7|scanline      ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 1.465        ; 3.129      ; 1.792      ;
; 0.312  ; vgaout:inst7|vcount[1]          ; vgaout:inst7|vcount[1]     ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312  ; vgaout:inst7|vcount[2]          ; vgaout:inst7|vcount[2]     ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312  ; vgaout:inst7|vcount[3]          ; vgaout:inst7|vcount[3]     ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312  ; vgaout:inst7|vcount[4]          ; vgaout:inst7|vcount[4]     ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312  ; vgaout:inst7|vcount[5]          ; vgaout:inst7|vcount[5]     ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312  ; vgaout:inst7|vcount[6]          ; vgaout:inst7|vcount[6]     ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312  ; vgaout:inst7|vcount[7]          ; vgaout:inst7|vcount[7]     ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312  ; vgaout:inst7|vcount[8]          ; vgaout:inst7|vcount[8]     ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312  ; vgaout:inst7|vcount[9]          ; vgaout:inst7|vcount[9]     ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.313  ; vgaout:inst7|vcount[0]          ; vgaout:inst7|vcount[0]     ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.511      ;
; 0.341  ; vgaout:inst7|vsync              ; vgaout:inst7|vga_out[0]    ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.539      ;
; 0.347  ; vgaout:inst7|hsync              ; vgaout:inst7|vga_out[1]    ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.546      ;
; 0.355  ; vgaout:inst7|hcount[9]          ; vgaout:inst7|videoh        ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.554      ;
; 0.468  ; vgaout:inst7|hcount[8]          ; vgaout:inst7|videoh        ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.667      ;
; 0.500  ; vgaout:inst7|hcount[11]         ; vgaout:inst7|hcount[11]    ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.699      ;
; 0.500  ; vgaout:inst7|hcount[13]         ; vgaout:inst7|hcount[13]    ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.699      ;
; 0.504  ; vgaout:inst7|hcount[10]         ; vgaout:inst7|hcount[10]    ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.703      ;
; 0.504  ; vgaout:inst7|hcount[12]         ; vgaout:inst7|hcount[12]    ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.703      ;
; 0.510  ; vgaout:inst7|hcount[1]          ; vgaout:inst7|hcount[1]     ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.709      ;
; 0.511  ; vgaout:inst7|hcount[3]          ; vgaout:inst7|hcount[3]     ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.710      ;
; 0.512  ; vgaout:inst7|hcount[4]          ; vgaout:inst7|hcount[4]     ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.711      ;
; 0.512  ; vgaout:inst7|vcount[2]          ; vgaout:inst7|row_number[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.711      ;
; 0.513  ; vgaout:inst7|vcount[4]          ; vgaout:inst7|row_number[3] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.712      ;
; 0.514  ; vgaout:inst7|hcount[7]          ; vgaout:inst7|hcount[7]     ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.713      ;
; 0.515  ; vgaout:inst7|hcount[2]          ; vgaout:inst7|hcount[2]     ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.714      ;
; 0.516  ; vgaout:inst7|hcount[6]          ; vgaout:inst7|hcount[6]     ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.715      ;
; 0.518  ; vgaout:inst7|vcount[9]          ; vgaout:inst7|row_number[8] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.717      ;
; 0.530  ; vgaout:inst7|hcount[0]          ; vgaout:inst7|hcount[0]     ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.729      ;
; 0.533  ; vgaout:inst7|vcount[8]          ; vgaout:inst7|row_number[7] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.732      ;
; 0.535  ; vgaout:inst7|vcount[5]          ; vgaout:inst7|row_number[4] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.734      ;
; 0.552  ; vgaout:inst7|videov             ; vgaout:inst7|vga_out[6]    ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.750      ;
; 0.554  ; vgaout:inst7|videov             ; vgaout:inst7|vga_out[3]    ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.752      ;
; 0.554  ; vgaout:inst7|videov             ; vgaout:inst7|vga_out[9]    ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.752      ;
; 0.645  ; vgaout:inst7|vcount[3]          ; vgaout:inst7|row_number[2] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.844      ;
; 0.670  ; vgaout:inst7|vcount[1]          ; vgaout:inst7|row_number[0] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.869      ;
; 0.704  ; vgaout:inst7|vcount[7]          ; vgaout:inst7|row_number[6] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.903      ;
; 0.744  ; vgaout:inst7|hcount[11]         ; vgaout:inst7|hcount[12]    ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.943      ;
; 0.753  ; vgaout:inst7|hcount[10]         ; vgaout:inst7|hcount[11]    ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.952      ;
; 0.753  ; vgaout:inst7|hcount[12]         ; vgaout:inst7|hcount[13]    ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.952      ;
; 0.754  ; vgaout:inst7|hcount[1]          ; vgaout:inst7|hcount[2]     ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.953      ;
; 0.755  ; vgaout:inst7|hcount[3]          ; vgaout:inst7|hcount[4]     ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.954      ;
; 0.756  ; vgaout:inst7|vcount[2]          ; vgaout:inst7|row_number[2] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.955      ;
; 0.757  ; vgaout:inst7|vcount[4]          ; vgaout:inst7|row_number[4] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.956      ;
; 0.759  ; vgaout:inst7|hcount[5]          ; vgaout:inst7|hcount[6]     ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.958      ;
; 0.760  ; vgaout:inst7|hcount[10]         ; vgaout:inst7|hcount[12]    ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.959      ;
; 0.763  ; vgaout:inst7|hcount[0]          ; vgaout:inst7|hcount[1]     ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.962      ;
; 0.764  ; vgaout:inst7|hcount[2]          ; vgaout:inst7|hcount[3]     ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.963      ;
; 0.765  ; vgaout:inst7|hcount[6]          ; vgaout:inst7|hcount[7]     ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.964      ;
; 0.768  ; vgaout:inst7|hcount[4]          ; vgaout:inst7|hcount[6]     ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.967      ;
; 0.770  ; vgaout:inst7|hcount[0]          ; vgaout:inst7|hcount[2]     ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.969      ;
; 0.771  ; vgaout:inst7|hcount[2]          ; vgaout:inst7|hcount[4]     ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.970      ;
; 0.773  ; vgaout:inst7|vcount[9]          ; vgaout:inst7|row_number[9] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.972      ;
; 0.778  ; vgaout:inst7|vcount[8]          ; vgaout:inst7|row_number[8] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.977      ;
; 0.784  ; vgaout:inst7|vcount[5]          ; vgaout:inst7|row_number[5] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.983      ;
; 0.791  ; vgaout:inst7|vcount[5]          ; vgaout:inst7|row_number[6] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.990      ;
; 0.797  ; vgaout:inst7|videoh             ; vgaout:inst7|vga_out[6]    ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.996      ;
; 0.799  ; vgaout:inst7|videoh             ; vgaout:inst7|vga_out[3]    ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.998      ;
; 0.799  ; vgaout:inst7|videoh             ; vgaout:inst7|vga_out[9]    ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.998      ;
; 0.833  ; vgaout:inst7|hcount[11]         ; vgaout:inst7|hcount[13]    ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 1.032      ;
; 0.843  ; vgaout:inst7|hcount[1]          ; vgaout:inst7|hcount[3]     ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 1.042      ;
; 0.845  ; vgaout:inst7|vcount[2]          ; vgaout:inst7|row_number[3] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 1.044      ;
; 0.846  ; vgaout:inst7|vcount[4]          ; vgaout:inst7|row_number[5] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 1.045      ;
; 0.848  ; vgaout:inst7|hcount[5]          ; vgaout:inst7|hcount[7]     ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 1.047      ;
; 0.849  ; vgaout:inst7|hcount[10]         ; vgaout:inst7|hcount[13]    ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 1.048      ;
; 0.850  ; vgaout:inst7|hcount[1]          ; vgaout:inst7|hcount[4]     ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 1.049      ;
; 0.851  ; vgaout:inst7|hcount[3]          ; vgaout:inst7|hcount[6]     ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 1.050      ;
; 0.852  ; vgaout:inst7|vcount[2]          ; vgaout:inst7|row_number[4] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 1.051      ;
; 0.853  ; vgaout:inst7|vcount[4]          ; vgaout:inst7|row_number[6] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 1.052      ;
; 0.855  ; vgaout:inst7|hcount[7]          ; vgaout:inst7|hcount[10]    ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 1.054      ;
; 0.857  ; vgaout:inst7|hcount[4]          ; vgaout:inst7|hcount[7]     ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 1.056      ;
; 0.858  ; vgaout:inst7|vcount[6]          ; vgaout:inst7|row_number[5] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 1.057      ;
; 0.859  ; vgaout:inst7|hcount[0]          ; vgaout:inst7|hcount[3]     ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 1.058      ;
; 0.866  ; vgaout:inst7|hcount[0]          ; vgaout:inst7|hcount[4]     ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 1.065      ;
; 0.867  ; vgaout:inst7|hcount[2]          ; vgaout:inst7|hcount[6]     ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 1.066      ;
; 0.868  ; vgaout:inst7|hcount[6]          ; vgaout:inst7|hcount[10]    ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 1.067      ;
; 0.873  ; vgaout:inst7|vcount[8]          ; vgaout:inst7|row_number[9] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 1.072      ;
; 0.880  ; vgaout:inst7|vcount[5]          ; vgaout:inst7|row_number[7] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 1.079      ;
; 0.887  ; vgaout:inst7|vcount[5]          ; vgaout:inst7|row_number[8] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 1.086      ;
; 0.894  ; vgaout:inst7|vcount[3]          ; vgaout:inst7|row_number[3] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 1.093      ;
; 0.901  ; vgaout:inst7|vcount[3]          ; vgaout:inst7|row_number[4] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 1.100      ;
; 0.904  ; vgaout:inst7|vcount[1]          ; vgaout:inst7|row_number[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 1.103      ;
; 0.908  ; vgaout:inst7|vcount[0]          ; vgaout:inst7|vga_out[9]    ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 1.106      ;
; 0.911  ; vgaout:inst7|vcount[0]          ; vgaout:inst7|vga_out[6]    ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 1.109      ;
; 0.911  ; vgaout:inst7|vcount[0]          ; vgaout:inst7|vga_out[3]    ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 1.109      ;
; 0.911  ; vgaout:inst7|vcount[1]          ; vgaout:inst7|row_number[2] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 1.110      ;
; 0.912  ; vgaout:inst7|videov             ; vgaout:inst7|vga_out[8]    ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 1.110      ;
; 0.912  ; vgaout:inst7|videov             ; vgaout:inst7|vga_out[5]    ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 1.110      ;
; 0.934  ; vgaout:inst7|hcount[8]          ; vgaout:inst7|hcount[10]    ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 1.134      ;
; 0.940  ; vgaout:inst7|hcount[5]          ; vgaout:inst7|hcount[5]     ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 1.139      ;
; 0.940  ; vgaout:inst7|hcount[3]          ; vgaout:inst7|hcount[7]     ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 1.139      ;
; 0.941  ; vgaout:inst7|vcount[2]          ; vgaout:inst7|row_number[5] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 1.140      ;
; 0.942  ; vgaout:inst7|vcount[4]          ; vgaout:inst7|row_number[7] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 1.141      ;
; 0.944  ; vgaout:inst7|hcount[7]          ; vgaout:inst7|hcount[11]    ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 1.143      ;
; 0.946  ; vgaout:inst7|hcount[1]          ; vgaout:inst7|hcount[6]     ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 1.145      ;
; 0.948  ; vgaout:inst7|vcount[2]          ; vgaout:inst7|row_number[6] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 1.147      ;
; 0.949  ; vgaout:inst7|vcount[4]          ; vgaout:inst7|row_number[8] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 1.148      ;
; 0.951  ; vgaout:inst7|hcount[7]          ; vgaout:inst7|hcount[12]    ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 1.150      ;
+--------+---------------------------------+----------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'inst14|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                              ;
+-------+---------------------------------------+-----------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                                                                                                   ; Launch Clock                                       ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+-----------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; 0.286 ; sdram:inst|pixelOut[9]                ; ram2:inst1|altsyncram:altsyncram_component|altsyncram_0ak1:auto_generated|ram_block1a0~porta_datain_reg0  ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.345      ; 0.800      ;
; 0.286 ; sdram:inst|pixelOut[11]               ; ram2:inst1|altsyncram:altsyncram_component|altsyncram_0ak1:auto_generated|ram_block1a0~porta_datain_reg0  ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.345      ; 0.800      ;
; 0.287 ; sdram:inst|pixelOut[3]                ; ram2:inst1|altsyncram:altsyncram_component|altsyncram_0ak1:auto_generated|ram_block1a0~porta_datain_reg0  ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.346      ; 0.802      ;
; 0.288 ; sdram:inst|colLoadNr[3]               ; ram2:inst1|altsyncram:altsyncram_component|altsyncram_0ak1:auto_generated|ram_block1a0~porta_address_reg0 ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.342      ; 0.799      ;
; 0.291 ; sdram:inst|colLoadNr[1]               ; ram2:inst1|altsyncram:altsyncram_component|altsyncram_0ak1:auto_generated|ram_block1a0~porta_address_reg0 ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.341      ; 0.801      ;
; 0.291 ; sdram:inst|colLoadNr[6]               ; ram2:inst1|altsyncram:altsyncram_component|altsyncram_0ak1:auto_generated|ram_block1a0~porta_address_reg0 ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.342      ; 0.802      ;
; 0.292 ; sdram:inst|pixelOut[8]                ; ram2:inst1|altsyncram:altsyncram_component|altsyncram_0ak1:auto_generated|ram_block1a0~porta_datain_reg0  ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.346      ; 0.807      ;
; 0.294 ; sdram:inst|pixelOut[7]                ; ram2:inst1|altsyncram:altsyncram_component|altsyncram_0ak1:auto_generated|ram_block1a0~porta_datain_reg0  ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.346      ; 0.809      ;
; 0.295 ; sdram:inst|pixelOut[14]               ; ram2:inst1|altsyncram:altsyncram_component|altsyncram_0ak1:auto_generated|ram_block1a0~porta_datain_reg0  ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.346      ; 0.810      ;
; 0.296 ; sdram:inst|pixelOut[2]                ; ram2:inst1|altsyncram:altsyncram_component|altsyncram_0ak1:auto_generated|ram_block1a0~porta_datain_reg0  ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.346      ; 0.811      ;
; 0.296 ; sdram:inst|pixelOut[15]               ; ram2:inst1|altsyncram:altsyncram_component|altsyncram_0ak1:auto_generated|ram_block1a0~porta_datain_reg0  ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.345      ; 0.810      ;
; 0.298 ; sdram:inst|colLoadNr[2]               ; ram2:inst1|altsyncram:altsyncram_component|altsyncram_0ak1:auto_generated|ram_block1a0~porta_address_reg0 ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.341      ; 0.808      ;
; 0.298 ; sdram:inst|pixelOut[12]               ; ram2:inst1|altsyncram:altsyncram_component|altsyncram_0ak1:auto_generated|ram_block1a0~porta_datain_reg0  ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.346      ; 0.813      ;
; 0.302 ; sdram:inst|pixelOut[0]                ; ram2:inst1|altsyncram:altsyncram_component|altsyncram_0ak1:auto_generated|ram_block1a0~porta_datain_reg0  ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.346      ; 0.817      ;
; 0.302 ; sdram:inst|pixelOut[4]                ; ram2:inst1|altsyncram:altsyncram_component|altsyncram_0ak1:auto_generated|ram_block1a0~porta_datain_reg0  ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.346      ; 0.817      ;
; 0.303 ; sdram:inst|pixelOut[10]               ; ram2:inst1|altsyncram:altsyncram_component|altsyncram_0ak1:auto_generated|ram_block1a0~porta_datain_reg0  ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.345      ; 0.817      ;
; 0.311 ; sdram:inst|colLoadNr[0]               ; ram2:inst1|altsyncram:altsyncram_component|altsyncram_0ak1:auto_generated|ram_block1a0~porta_address_reg0 ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.342      ; 0.822      ;
; 0.311 ; sdram:inst|pixelOut[6]                ; ram2:inst1|altsyncram:altsyncram_component|altsyncram_0ak1:auto_generated|ram_block1a0~porta_datain_reg0  ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.346      ; 0.826      ;
; 0.312 ; sdram:inst|SdrRoutine.SdrRoutine_Init ; sdram:inst|SdrRoutine.SdrRoutine_Init                                                                     ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; vgaout:inst7|load_req                 ; vgaout:inst7|load_req                                                                                     ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sdram:inst|SdrRoutine.SdrRoutine_Null ; sdram:inst|SdrRoutine.SdrRoutine_Null                                                                     ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sdram:inst|SdrRoutine.SdrRoutine_Idle ; sdram:inst|SdrRoutine.SdrRoutine_Idle                                                                     ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sdram:inst|colLoadNr[4]               ; ram2:inst1|altsyncram:altsyncram_component|altsyncram_0ak1:auto_generated|ram_block1a0~porta_address_reg0 ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.341      ; 0.822      ;
; 0.312 ; sdram:inst|SdrLdq~_Duplicate_2        ; sdram:inst|SdrLdq~_Duplicate_2                                                                            ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.313 ; sdram:inst|pixelOut[5]                ; ram2:inst1|altsyncram:altsyncram_component|altsyncram_0ak1:auto_generated|ram_block1a0~porta_datain_reg0  ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.346      ; 0.828      ;
; 0.316 ; sdram:inst|colLoadNr[7]               ; ram2:inst1|altsyncram:altsyncram_component|altsyncram_0ak1:auto_generated|ram_block1a0~porta_address_reg0 ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.341      ; 0.826      ;
; 0.319 ; sdram:inst|colLoadNr[5]               ; ram2:inst1|altsyncram:altsyncram_component|altsyncram_0ak1:auto_generated|ram_block1a0~porta_address_reg0 ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.341      ; 0.829      ;
; 0.322 ; sdram:inst|colLoadNr[8]               ; ram2:inst1|altsyncram:altsyncram_component|altsyncram_0ak1:auto_generated|ram_block1a0~porta_address_reg0 ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.342      ; 0.833      ;
; 0.325 ; sdram:inst|pixelOut[1]                ; ram2:inst1|altsyncram:altsyncram_component|altsyncram_0ak1:auto_generated|ram_block1a0~porta_datain_reg0  ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.346      ; 0.840      ;
; 0.334 ; sdram:inst|pixelOut[13]               ; ram2:inst1|altsyncram:altsyncram_component|altsyncram_0ak1:auto_generated|ram_block1a0~porta_datain_reg0  ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.345      ; 0.848      ;
; 0.491 ; sdram:inst|refreshDelayCounter[11]    ; sdram:inst|refreshDelayCounter[11]                                                                        ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.690      ;
; 0.492 ; sdram:inst|refreshDelayCounter[15]    ; sdram:inst|refreshDelayCounter[15]                                                                        ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.691      ;
; 0.493 ; sdram:inst|refreshDelayCounter[13]    ; sdram:inst|refreshDelayCounter[13]                                                                        ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.692      ;
; 0.493 ; sdram:inst|refreshDelayCounter[17]    ; sdram:inst|refreshDelayCounter[17]                                                                        ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.692      ;
; 0.494 ; sdram:inst|refreshDelayCounter[18]    ; sdram:inst|refreshDelayCounter[18]                                                                        ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.693      ;
; 0.494 ; sdram:inst|refreshDelayCounter[23]    ; sdram:inst|refreshDelayCounter[23]                                                                        ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.693      ;
; 0.495 ; sdram:inst|refreshDelayCounter[3]     ; sdram:inst|refreshDelayCounter[3]                                                                         ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.694      ;
; 0.496 ; sdram:inst|refreshDelayCounter[14]    ; sdram:inst|refreshDelayCounter[14]                                                                        ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.695      ;
; 0.496 ; sdram:inst|refreshDelayCounter[19]    ; sdram:inst|refreshDelayCounter[19]                                                                        ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.695      ;
; 0.496 ; sdram:inst|refreshDelayCounter[21]    ; sdram:inst|refreshDelayCounter[21]                                                                        ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.695      ;
; 0.497 ; sdram:inst|refreshDelayCounter[4]     ; sdram:inst|refreshDelayCounter[4]                                                                         ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.696      ;
; 0.497 ; sdram:inst|refreshDelayCounter[6]     ; sdram:inst|refreshDelayCounter[6]                                                                         ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.696      ;
; 0.497 ; sdram:inst|refreshDelayCounter[16]    ; sdram:inst|refreshDelayCounter[16]                                                                        ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.696      ;
; 0.497 ; sdram:inst|SdrAddress[0]              ; sdram:inst|colLoadNr[0]                                                                                   ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.697      ;
; 0.498 ; sdram:inst|refreshDelayCounter[20]    ; sdram:inst|refreshDelayCounter[20]                                                                        ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.697      ;
; 0.498 ; sdram:inst|refreshDelayCounter[22]    ; sdram:inst|refreshDelayCounter[22]                                                                        ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.697      ;
; 0.499 ; sdram:inst|SdrAddress[3]              ; sdram:inst|colLoadNr[3]                                                                                   ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.699      ;
; 0.499 ; sdram:inst|SdrAddress[11]             ; sdram:inst|SdrAddress[11]                                                                                 ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.698      ;
; 0.500 ; sdram:inst|SdrAddress[9]              ; sdram:inst|SdrAddress[9]                                                                                  ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.699      ;
; 0.501 ; sdram:inst|SdrRoutineSeq[11]          ; sdram:inst|SdrRoutineSeq[11]                                                                              ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.700      ;
; 0.502 ; sdram:inst|SdrAddress[17]             ; sdram:inst|SdrAddress[17]                                                                                 ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.701      ;
; 0.502 ; sdram:inst|SdrAddress[18]             ; sdram:inst|SdrAddress[18]                                                                                 ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.701      ;
; 0.503 ; sdram:inst|SdrRoutineSeq[9]           ; sdram:inst|SdrRoutineSeq[9]                                                                               ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.702      ;
; 0.503 ; sdram:inst|SdrAddress[10]             ; sdram:inst|SdrAddress[10]                                                                                 ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.702      ;
; 0.503 ; sdram:inst|SdrAddress[19]             ; sdram:inst|SdrAddress[19]                                                                                 ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.702      ;
; 0.505 ; sdram:inst|SdrAddress[16]             ; sdram:inst|SdrAddress[16]                                                                                 ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.704      ;
; 0.506 ; sdram:inst|SdrRoutineSeq[10]          ; sdram:inst|SdrRoutineSeq[10]                                                                              ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.705      ;
; 0.511 ; sdram:inst|SdrAddress[7]              ; sdram:inst|SdrAddress[7]                                                                                  ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.710      ;
; 0.511 ; sdram:inst|SdrAddress[6]              ; sdram:inst|colLoadNr[6]                                                                                   ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.711      ;
; 0.511 ; sdram:inst|SdrAddress[15]             ; sdram:inst|SdrAddress[15]                                                                                 ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.710      ;
; 0.512 ; sdram:inst|colStoreNr[6]              ; sdram:inst|colStoreNr[6]                                                                                  ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.711      ;
; 0.513 ; sdram:inst|SdrRoutineSeq[1]           ; sdram:inst|SdrRoutineSeq[1]                                                                               ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.712      ;
; 0.513 ; sdram:inst|SdrRoutineSeq[6]           ; sdram:inst|SdrRoutineSeq[6]                                                                               ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.712      ;
; 0.513 ; sdram:inst|SdrAddress[13]             ; sdram:inst|SdrAddress[13]                                                                                 ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.712      ;
; 0.513 ; sdram:inst|SdrAddress[23]             ; sdram:inst|SdrAddress[23]                                                                                 ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.712      ;
; 0.513 ; sdram:inst|colStoreNr[4]              ; sdram:inst|colStoreNr[4]                                                                                  ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.712      ;
; 0.513 ; sdram:inst|colStoreNr[8]              ; sdram:inst|colStoreNr[8]                                                                                  ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.712      ;
; 0.514 ; sdram:inst|SdrAddress[3]              ; sdram:inst|SdrAddress[3]                                                                                  ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.713      ;
; 0.514 ; sdram:inst|SdrAddress[5]              ; sdram:inst|SdrAddress[5]                                                                                  ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.713      ;
; 0.514 ; sdram:inst|SdrAddress[12]             ; sdram:inst|SdrAddress[12]                                                                                 ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.713      ;
; 0.514 ; sdram:inst|colStoreNr[5]              ; sdram:inst|colStoreNr[5]                                                                                  ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.713      ;
; 0.514 ; sdram:inst|colStoreNr[7]              ; sdram:inst|colStoreNr[7]                                                                                  ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.713      ;
; 0.515 ; sdram:inst|SdrRoutineSeq[2]           ; sdram:inst|SdrRoutineSeq[2]                                                                               ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.714      ;
; 0.515 ; sdram:inst|SdrAddress[14]             ; sdram:inst|SdrAddress[14]                                                                                 ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.714      ;
; 0.515 ; sdram:inst|SdrAddress[21]             ; sdram:inst|SdrAddress[21]                                                                                 ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.714      ;
; 0.515 ; sdram:inst|colStoreNr[1]              ; sdram:inst|colStoreNr[1]                                                                                  ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.714      ;
; 0.515 ; sdram:inst|colStoreNr[3]              ; sdram:inst|colStoreNr[3]                                                                                  ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.714      ;
; 0.516 ; sdram:inst|SdrAddress[6]              ; sdram:inst|SdrAddress[6]                                                                                  ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.715      ;
; 0.517 ; sdram:inst|SdrRoutineSeq[3]           ; sdram:inst|SdrRoutineSeq[3]                                                                               ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.716      ;
; 0.517 ; sdram:inst|SdrAddress[20]             ; sdram:inst|SdrAddress[20]                                                                                 ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.716      ;
; 0.517 ; sdram:inst|SdrAddress[22]             ; sdram:inst|SdrAddress[22]                                                                                 ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.716      ;
; 0.517 ; sdram:inst|colStoreNr[2]              ; sdram:inst|colStoreNr[2]                                                                                  ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.716      ;
; 0.519 ; sdram:inst|refreshDelayCounter[0]     ; sdram:inst|refreshDelayCounter[0]                                                                         ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.718      ;
; 0.519 ; sdram:inst|SdrAddress[1]              ; sdram:inst|SdrAddress[1]                                                                                  ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.718      ;
; 0.520 ; sdram:inst|SdrAddress[2]              ; sdram:inst|SdrAddress[2]                                                                                  ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.719      ;
; 0.523 ; sdram:inst|SdrAddress[4]              ; sdram:inst|SdrAddress[4]                                                                                  ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.722      ;
; 0.525 ; sdram:inst|SdrAddress[8]              ; sdram:inst|colLoadNr[8]                                                                                   ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.725      ;
; 0.528 ; sdram:inst|SdrRoutineSeq[4]           ; sdram:inst|SdrRoutineSeq[4]                                                                               ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.727      ;
; 0.530 ; sdram:inst|SdrRoutineSeq[0]           ; sdram:inst|SdrRoutineSeq[0]                                                                               ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.729      ;
; 0.530 ; sdram:inst|SdrRoutineSeq[8]           ; sdram:inst|SdrRoutineSeq[8]                                                                               ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.729      ;
; 0.531 ; sdram:inst|SdrRoutineSeq[5]           ; sdram:inst|SdrRoutineSeq[5]                                                                               ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.730      ;
; 0.532 ; sdram:inst|SdrRoutineSeq[7]           ; sdram:inst|SdrRoutineSeq[7]                                                                               ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.731      ;
; 0.533 ; sdram:inst|SdrAddress[8]              ; sdram:inst|SdrAddress[8]                                                                                  ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.732      ;
; 0.533 ; sdram:inst|colStoreNr[0]              ; sdram:inst|colStoreNr[0]                                                                                  ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.732      ;
; 0.555 ; sdram:inst|SdrRoutine.SdrRoutine_Idle ; sdram:inst|SdrRoutine.SdrRoutine_LoadRow                                                                  ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.754      ;
; 0.555 ; sdram:inst|SdrAddress[0]              ; sdram:inst|SdrAddress[0]                                                                                  ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.754      ;
; 0.571 ; sdram:inst|SdrRoutine.SdrRoutine_Idle ; sdram:inst|SdrRoutine.SdrRoutine_StoreRow                                                                 ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.770      ;
; 0.625 ; sdram:inst|refreshDelayCounter[5]     ; sdram:inst|refreshDelayCounter[5]                                                                         ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.824      ;
; 0.628 ; sdram:inst|refreshDelayCounter[2]     ; sdram:inst|refreshDelayCounter[2]                                                                         ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.827      ;
; 0.629 ; sdram:inst|refreshDelayCounter[9]     ; sdram:inst|refreshDelayCounter[9]                                                                         ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.828      ;
+-------+---------------------------------------+-----------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'inst10|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                       ;
+-------+-------------------------------------------------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                       ; To Node                                                                                                  ; Launch Clock                                       ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; 0.292 ; genlock:inst8|col_number[0]                     ; ram:inst4|altsyncram:altsyncram_component|altsyncram_1ak1:auto_generated|ram_block1a0~porta_address_reg0 ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.338      ; 0.799      ;
; 0.297 ; genlock:inst8|col_number[1]                     ; ram:inst4|altsyncram:altsyncram_component|altsyncram_1ak1:auto_generated|ram_block1a0~porta_address_reg0 ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.338      ; 0.804      ;
; 0.300 ; genlock:inst8|col_number[2]                     ; ram:inst4|altsyncram:altsyncram_component|altsyncram_1ak1:auto_generated|ram_block1a0~porta_address_reg0 ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.338      ; 0.807      ;
; 0.312 ; input_detect:inst2|sync_level                   ; input_detect:inst2|sync_level                                                                            ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; input_detect:inst2|video_active                 ; input_detect:inst2|video_active                                                                          ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; genlock:inst8|decimator[2]                      ; genlock:inst8|decimator[2]                                                                               ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; genlock:inst8|artifact_mode                     ; genlock:inst8|artifact_mode                                                                              ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; genlock:inst8|avg_pixel                         ; genlock:inst8|avg_pixel                                                                                  ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; input_detect:inst2|\horizontal:horsync          ; input_detect:inst2|\horizontal:horsync                                                                   ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.313 ; genlock:inst8|frame[0]                          ; genlock:inst8|frame[0]                                                                                   ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.320 ; input_detect:inst2|\horizontal:sync_down[0]     ; input_detect:inst2|\horizontal:sync_down[0]                                                              ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.519      ;
; 0.320 ; genlock:inst8|vcount[0]                         ; genlock:inst8|vcount[0]                                                                                  ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.519      ;
; 0.334 ; genlock:inst8|col_number[4]                     ; ram:inst4|altsyncram:altsyncram_component|altsyncram_1ak1:auto_generated|ram_block1a0~porta_address_reg0 ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.338      ; 0.841      ;
; 0.335 ; genlock:inst8|mode                              ; genlock:inst8|brown[7]                                                                                   ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.534      ;
; 0.336 ; genlock:inst8|hcount[0]                         ; genlock:inst8|decimator[0]                                                                               ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.918      ; 2.398      ;
; 0.337 ; genlock:inst8|mode                              ; genlock:inst8|magenta[0]                                                                                 ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.536      ;
; 0.341 ; genlock:inst8|hcount[0]                         ; genlock:inst8|hcount[0]                                                                                  ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.519      ;
; 0.371 ; genlock:inst8|deinterlace                       ; genlock:inst8|row_number[2]                                                                              ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.570      ;
; 0.371 ; genlock:inst8|decimator[0]                      ; genlock:inst8|decimator[2]                                                                               ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.570      ;
; 0.373 ; genlock:inst8|deinterlace                       ; genlock:inst8|row_number[3]                                                                              ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.572      ;
; 0.379 ; FP2                                             ; genlock:inst8|mode                                                                                       ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 5.637      ; 4.160      ;
; 0.430 ; FP1                                             ; genlock:inst8|artifact                                                                                   ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 5.637      ; 4.211      ;
; 0.431 ; genlock:inst8|\process_pixel:c_pixel[3]_OTERM95 ; genlock:inst8|pixel_out[2]_OTERM61_OTERM71                                                               ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.630      ;
; 0.432 ; genlock:inst8|\process_pixel:c_pixel[4]_OTERM91 ; genlock:inst8|pixel_out[3]_OTERM57_OTERM69                                                               ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.631      ;
; 0.439 ; FP3                                             ; genlock:inst8|apple2                                                                                     ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 5.637      ; 4.220      ;
; 0.456 ; genlock:inst8|apple2                            ; genlock:inst8|magenta[0]                                                                                 ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.655      ;
; 0.459 ; FP7                                             ; genlock:inst8|shrink                                                                                     ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 5.633      ; 4.236      ;
; 0.462 ; genlock:inst8|\process_pixel:c_pixel[2]_OTERM99 ; genlock:inst8|pixel_out[2]_OTERM61_OTERM73                                                               ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.661      ;
; 0.469 ; genlock:inst8|apple2                            ; genlock:inst8|brown[7]                                                                                   ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.668      ;
; 0.471 ; input_detect:inst2|\horizontal:hpeak[5]         ; input_detect:inst2|\horizontal:sync_high[5]                                                              ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.670      ;
; 0.472 ; genlock:inst8|\process_pixel:c_pixel[3]_OTERM93 ; genlock:inst8|pixel_out[2]_OTERM61_OTERM71                                                               ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.671      ;
; 0.484 ; FP6                                             ; genlock:inst8|clock_sw                                                                                   ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 5.632      ; 4.260      ;
; 0.493 ; input_detect:inst2|\horizontal:hcount[8]        ; input_detect:inst2|\horizontal:hcount[8]                                                                 ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.692      ;
; 0.493 ; input_detect:inst2|\horizontal:hcount[10]       ; input_detect:inst2|\horizontal:hcount[10]                                                                ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.692      ;
; 0.494 ; input_detect:inst2|\horizontal:hcount[11]       ; input_detect:inst2|\horizontal:hcount[11]                                                                ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.693      ;
; 0.494 ; input_detect:inst2|\horizontal:hcount[1]        ; input_detect:inst2|\horizontal:hcount[1]                                                                 ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.693      ;
; 0.495 ; input_detect:inst2|\horizontal:hcount[6]        ; input_detect:inst2|\horizontal:hcount[6]                                                                 ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.694      ;
; 0.495 ; input_detect:inst2|\horizontal:hcount[9]        ; input_detect:inst2|\horizontal:hcount[9]                                                                 ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.694      ;
; 0.496 ; input_detect:inst2|\horizontal:hcount[13]       ; input_detect:inst2|\horizontal:hcount[13]                                                                ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.695      ;
; 0.496 ; input_detect:inst2|\horizontal:hcount[7]        ; input_detect:inst2|\horizontal:hcount[7]                                                                 ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.695      ;
; 0.497 ; input_detect:inst2|\horizontal:hcount[12]       ; input_detect:inst2|\horizontal:hcount[12]                                                                ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.696      ;
; 0.497 ; input_detect:inst2|\horizontal:hcount[3]        ; input_detect:inst2|\horizontal:hcount[3]                                                                 ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.696      ;
; 0.497 ; input_detect:inst2|\horizontal:hcount[5]        ; input_detect:inst2|\horizontal:hcount[5]                                                                 ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.696      ;
; 0.498 ; input_detect:inst2|\horizontal:hcount[4]        ; input_detect:inst2|\horizontal:hcount[4]                                                                 ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.697      ;
; 0.499 ; input_detect:inst2|\horizontal:hcount[2]        ; input_detect:inst2|\horizontal:hcount[2]                                                                 ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.698      ;
; 0.500 ; input_detect:inst2|\horizontal:hpeak[7]         ; input_detect:inst2|\horizontal:sync_high[7]                                                              ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.699      ;
; 0.500 ; input_detect:inst2|\horizontal:hcount[14]       ; input_detect:inst2|\horizontal:hcount[14]                                                                ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.699      ;
; 0.501 ; genlock:inst8|vcount[11]                        ; genlock:inst8|vcount[11]                                                                                 ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.700      ;
; 0.502 ; genlock:inst8|vcount[12]                        ; genlock:inst8|vcount[12]                                                                                 ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.701      ;
; 0.502 ; genlock:inst8|vcount[13]                        ; genlock:inst8|vcount[13]                                                                                 ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.701      ;
; 0.502 ; input_detect:inst2|\horizontal:hcount[15]       ; input_detect:inst2|\horizontal:hcount[15]                                                                ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.701      ;
; 0.503 ; input_detect:inst2|\horizontal:hcount[16]       ; input_detect:inst2|\horizontal:hcount[16]                                                                ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.702      ;
; 0.503 ; genlock:inst8|hcount[2]                         ; genlock:inst8|column[0]                                                                                  ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.920      ; 2.567      ;
; 0.503 ; genlock:inst8|hcount[2]                         ; genlock:inst8|column[1]                                                                                  ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.920      ; 2.567      ;
; 0.503 ; genlock:inst8|hcount[2]                         ; genlock:inst8|column[2]                                                                                  ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.920      ; 2.567      ;
; 0.503 ; genlock:inst8|hcount[2]                         ; genlock:inst8|column[3]                                                                                  ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.920      ; 2.567      ;
; 0.503 ; genlock:inst8|hcount[2]                         ; genlock:inst8|column[4]                                                                                  ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.920      ; 2.567      ;
; 0.503 ; genlock:inst8|hcount[2]                         ; genlock:inst8|column[5]                                                                                  ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.920      ; 2.567      ;
; 0.503 ; genlock:inst8|hcount[2]                         ; genlock:inst8|column[6]                                                                                  ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.920      ; 2.567      ;
; 0.503 ; genlock:inst8|hcount[2]                         ; genlock:inst8|column[7]                                                                                  ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.920      ; 2.567      ;
; 0.503 ; genlock:inst8|hcount[2]                         ; genlock:inst8|column[8]                                                                                  ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.920      ; 2.567      ;
; 0.503 ; genlock:inst8|hcount[2]                         ; genlock:inst8|column[9]                                                                                  ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.920      ; 2.567      ;
; 0.503 ; genlock:inst8|hcount[2]                         ; genlock:inst8|column[10]                                                                                 ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.920      ; 2.567      ;
; 0.504 ; genlock:inst8|vcount[10]                        ; genlock:inst8|vcount[10]                                                                                 ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.703      ;
; 0.504 ; input_detect:inst2|\horizontal:hcount[19]       ; input_detect:inst2|\horizontal:hcount[19]                                                                ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.703      ;
; 0.505 ; input_detect:inst2|\horizontal:hcount[20]       ; input_detect:inst2|\horizontal:hcount[20]                                                                ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.704      ;
; 0.506 ; input_detect:inst2|\horizontal:hcount[18]       ; input_detect:inst2|\horizontal:hcount[18]                                                                ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.705      ;
; 0.507 ; genlock:inst8|column[9]                         ; genlock:inst8|col_number[9]                                                                              ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.705      ;
; 0.510 ; input_detect:inst2|\horizontal:hcount[0]        ; input_detect:inst2|\horizontal:hcount[0]                                                                 ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.709      ;
; 0.511 ; genlock:inst8|artifact                          ; genlock:inst8|artifact_mode                                                                              ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.710      ;
; 0.512 ; genlock:inst8|vcount[3]                         ; genlock:inst8|vcount[3]                                                                                  ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.711      ;
; 0.512 ; input_detect:inst2|\horizontal:hcount[17]       ; input_detect:inst2|\horizontal:hcount[17]                                                                ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.711      ;
; 0.513 ; genlock:inst8|vcount[2]                         ; genlock:inst8|vcount[2]                                                                                  ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.712      ;
; 0.513 ; genlock:inst8|vcount[5]                         ; genlock:inst8|vcount[5]                                                                                  ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.712      ;
; 0.513 ; genlock:inst8|column[1]                         ; genlock:inst8|column[1]                                                                                  ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.712      ;
; 0.514 ; genlock:inst8|vcount[4]                         ; genlock:inst8|vcount[4]                                                                                  ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.713      ;
; 0.514 ; genlock:inst8|front_porch[6]                    ; genlock:inst8|col_number[6]                                                                              ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.713      ;
; 0.515 ; genlock:inst8|vcount[8]                         ; genlock:inst8|vcount[8]                                                                                  ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.714      ;
; 0.515 ; genlock:inst8|decimator[1]                      ; genlock:inst8|decimator[2]                                                                               ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.714      ;
; 0.517 ; genlock:inst8|vcount[7]                         ; genlock:inst8|vcount[7]                                                                                  ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.716      ;
; 0.517 ; genlock:inst8|vcount[9]                         ; genlock:inst8|vcount[9]                                                                                  ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.716      ;
; 0.517 ; genlock:inst8|column[3]                         ; genlock:inst8|column[3]                                                                                  ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.716      ;
; 0.518 ; genlock:inst8|column[10]                        ; genlock:inst8|column[10]                                                                                 ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.717      ;
; 0.519 ; genlock:inst8|column[5]                         ; genlock:inst8|column[5]                                                                                  ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.718      ;
; 0.520 ; genlock:inst8|column[2]                         ; genlock:inst8|column[2]                                                                                  ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.719      ;
; 0.520 ; genlock:inst8|column[6]                         ; genlock:inst8|column[6]                                                                                  ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.719      ;
; 0.521 ; genlock:inst8|column[7]                         ; genlock:inst8|column[7]                                                                                  ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.720      ;
; 0.521 ; genlock:inst8|column[9]                         ; genlock:inst8|column[9]                                                                                  ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.720      ;
; 0.522 ; genlock:inst8|column[4]                         ; genlock:inst8|column[4]                                                                                  ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.721      ;
; 0.522 ; input_detect:inst2|\horizontal:hcount[21]       ; input_detect:inst2|\horizontal:hcount[21]                                                                ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.721      ;
; 0.524 ; genlock:inst8|vcount[1]                         ; genlock:inst8|vcount[1]                                                                                  ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.723      ;
; 0.524 ; genlock:inst8|column[8]                         ; genlock:inst8|column[8]                                                                                  ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.723      ;
; 0.527 ; input_detect:inst2|\horizontal:hpeak[2]         ; input_detect:inst2|\horizontal:sync_high[2]                                                              ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.726      ;
; 0.527 ; input_detect:inst2|\horizontal:hpeak[3]         ; input_detect:inst2|\horizontal:sync_high[3]                                                              ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.726      ;
; 0.527 ; input_detect:inst2|\horizontal:hpeak[4]         ; input_detect:inst2|\horizontal:sync_high[4]                                                              ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.726      ;
; 0.529 ; genlock:inst8|vcount[6]                         ; genlock:inst8|vcount[6]                                                                                  ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.728      ;
; 0.530 ; genlock:inst8|column[0]                         ; genlock:inst8|column[0]                                                                                  ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.729      ;
; 0.535 ; genlock:inst8|pixel_out[0]_OTERM105             ; ram:inst4|altsyncram:altsyncram_component|altsyncram_1ak1:auto_generated|ram_block1a0~porta_datain_reg0  ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.341      ; 1.045      ;
; 0.535 ; genlock:inst8|apple2                            ; genlock:inst8|artifact_mode                                                                              ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.734      ;
; 0.536 ; genlock:inst8|col_number[3]                     ; ram:inst4|altsyncram:altsyncram_component|altsyncram_1ak1:auto_generated|ram_block1a0~porta_address_reg0 ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.338      ; 1.043      ;
+-------+-------------------------------------------------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'inst6|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                      ;
+-------+-------------------------------------------------+----------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                       ; To Node                                                                                                  ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------+----------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.292 ; genlock:inst8|col_number[0]                     ; ram:inst4|altsyncram:altsyncram_component|altsyncram_1ak1:auto_generated|ram_block1a0~porta_address_reg0 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.338      ; 0.799      ;
; 0.297 ; genlock:inst8|col_number[1]                     ; ram:inst4|altsyncram:altsyncram_component|altsyncram_1ak1:auto_generated|ram_block1a0~porta_address_reg0 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.338      ; 0.804      ;
; 0.300 ; genlock:inst8|col_number[2]                     ; ram:inst4|altsyncram:altsyncram_component|altsyncram_1ak1:auto_generated|ram_block1a0~porta_address_reg0 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.338      ; 0.807      ;
; 0.312 ; input_detect:inst2|sync_level                   ; input_detect:inst2|sync_level                                                                            ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; input_detect:inst2|video_active                 ; input_detect:inst2|video_active                                                                          ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; genlock:inst8|decimator[2]                      ; genlock:inst8|decimator[2]                                                                               ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; genlock:inst8|artifact_mode                     ; genlock:inst8|artifact_mode                                                                              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; genlock:inst8|avg_pixel                         ; genlock:inst8|avg_pixel                                                                                  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; input_detect:inst2|\horizontal:horsync          ; input_detect:inst2|\horizontal:horsync                                                                   ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.313 ; genlock:inst8|frame[0]                          ; genlock:inst8|frame[0]                                                                                   ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.320 ; input_detect:inst2|\horizontal:sync_down[0]     ; input_detect:inst2|\horizontal:sync_down[0]                                                              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.519      ;
; 0.320 ; genlock:inst8|vcount[0]                         ; genlock:inst8|vcount[0]                                                                                  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.519      ;
; 0.334 ; genlock:inst8|col_number[4]                     ; ram:inst4|altsyncram:altsyncram_component|altsyncram_1ak1:auto_generated|ram_block1a0~porta_address_reg0 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.338      ; 0.841      ;
; 0.335 ; genlock:inst8|mode                              ; genlock:inst8|brown[7]                                                                                   ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.534      ;
; 0.336 ; genlock:inst8|hcount[0]                         ; genlock:inst8|decimator[0]                                                                               ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.918      ; 2.398      ;
; 0.337 ; genlock:inst8|mode                              ; genlock:inst8|magenta[0]                                                                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.536      ;
; 0.341 ; genlock:inst8|hcount[0]                         ; genlock:inst8|hcount[0]                                                                                  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.519      ;
; 0.371 ; genlock:inst8|deinterlace                       ; genlock:inst8|row_number[2]                                                                              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.570      ;
; 0.371 ; genlock:inst8|decimator[0]                      ; genlock:inst8|decimator[2]                                                                               ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.570      ;
; 0.373 ; genlock:inst8|deinterlace                       ; genlock:inst8|row_number[3]                                                                              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.572      ;
; 0.431 ; genlock:inst8|\process_pixel:c_pixel[3]_OTERM95 ; genlock:inst8|pixel_out[2]_OTERM61_OTERM71                                                               ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.630      ;
; 0.432 ; genlock:inst8|\process_pixel:c_pixel[4]_OTERM91 ; genlock:inst8|pixel_out[3]_OTERM57_OTERM69                                                               ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.631      ;
; 0.456 ; genlock:inst8|apple2                            ; genlock:inst8|magenta[0]                                                                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.655      ;
; 0.462 ; genlock:inst8|\process_pixel:c_pixel[2]_OTERM99 ; genlock:inst8|pixel_out[2]_OTERM61_OTERM73                                                               ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.661      ;
; 0.469 ; genlock:inst8|apple2                            ; genlock:inst8|brown[7]                                                                                   ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.668      ;
; 0.471 ; input_detect:inst2|\horizontal:hpeak[5]         ; input_detect:inst2|\horizontal:sync_high[5]                                                              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.670      ;
; 0.472 ; genlock:inst8|\process_pixel:c_pixel[3]_OTERM93 ; genlock:inst8|pixel_out[2]_OTERM61_OTERM71                                                               ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.671      ;
; 0.493 ; input_detect:inst2|\horizontal:hcount[8]        ; input_detect:inst2|\horizontal:hcount[8]                                                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.692      ;
; 0.493 ; input_detect:inst2|\horizontal:hcount[10]       ; input_detect:inst2|\horizontal:hcount[10]                                                                ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.692      ;
; 0.494 ; input_detect:inst2|\horizontal:hcount[11]       ; input_detect:inst2|\horizontal:hcount[11]                                                                ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.693      ;
; 0.494 ; input_detect:inst2|\horizontal:hcount[1]        ; input_detect:inst2|\horizontal:hcount[1]                                                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.693      ;
; 0.495 ; input_detect:inst2|\horizontal:hcount[6]        ; input_detect:inst2|\horizontal:hcount[6]                                                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.694      ;
; 0.495 ; input_detect:inst2|\horizontal:hcount[9]        ; input_detect:inst2|\horizontal:hcount[9]                                                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.694      ;
; 0.496 ; input_detect:inst2|\horizontal:hcount[13]       ; input_detect:inst2|\horizontal:hcount[13]                                                                ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.695      ;
; 0.496 ; input_detect:inst2|\horizontal:hcount[7]        ; input_detect:inst2|\horizontal:hcount[7]                                                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.695      ;
; 0.497 ; input_detect:inst2|\horizontal:hcount[12]       ; input_detect:inst2|\horizontal:hcount[12]                                                                ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.696      ;
; 0.497 ; input_detect:inst2|\horizontal:hcount[3]        ; input_detect:inst2|\horizontal:hcount[3]                                                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.696      ;
; 0.497 ; input_detect:inst2|\horizontal:hcount[5]        ; input_detect:inst2|\horizontal:hcount[5]                                                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.696      ;
; 0.498 ; input_detect:inst2|\horizontal:hcount[4]        ; input_detect:inst2|\horizontal:hcount[4]                                                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.697      ;
; 0.499 ; input_detect:inst2|\horizontal:hcount[2]        ; input_detect:inst2|\horizontal:hcount[2]                                                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.698      ;
; 0.500 ; input_detect:inst2|\horizontal:hpeak[7]         ; input_detect:inst2|\horizontal:sync_high[7]                                                              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.699      ;
; 0.500 ; input_detect:inst2|\horizontal:hcount[14]       ; input_detect:inst2|\horizontal:hcount[14]                                                                ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.699      ;
; 0.501 ; genlock:inst8|vcount[11]                        ; genlock:inst8|vcount[11]                                                                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.700      ;
; 0.502 ; genlock:inst8|vcount[12]                        ; genlock:inst8|vcount[12]                                                                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.701      ;
; 0.502 ; genlock:inst8|vcount[13]                        ; genlock:inst8|vcount[13]                                                                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.701      ;
; 0.502 ; input_detect:inst2|\horizontal:hcount[15]       ; input_detect:inst2|\horizontal:hcount[15]                                                                ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.701      ;
; 0.503 ; input_detect:inst2|\horizontal:hcount[16]       ; input_detect:inst2|\horizontal:hcount[16]                                                                ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.702      ;
; 0.503 ; genlock:inst8|hcount[2]                         ; genlock:inst8|column[0]                                                                                  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.920      ; 2.567      ;
; 0.503 ; genlock:inst8|hcount[2]                         ; genlock:inst8|column[1]                                                                                  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.920      ; 2.567      ;
; 0.503 ; genlock:inst8|hcount[2]                         ; genlock:inst8|column[2]                                                                                  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.920      ; 2.567      ;
; 0.503 ; genlock:inst8|hcount[2]                         ; genlock:inst8|column[3]                                                                                  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.920      ; 2.567      ;
; 0.503 ; genlock:inst8|hcount[2]                         ; genlock:inst8|column[4]                                                                                  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.920      ; 2.567      ;
; 0.503 ; genlock:inst8|hcount[2]                         ; genlock:inst8|column[5]                                                                                  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.920      ; 2.567      ;
; 0.503 ; genlock:inst8|hcount[2]                         ; genlock:inst8|column[6]                                                                                  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.920      ; 2.567      ;
; 0.503 ; genlock:inst8|hcount[2]                         ; genlock:inst8|column[7]                                                                                  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.920      ; 2.567      ;
; 0.503 ; genlock:inst8|hcount[2]                         ; genlock:inst8|column[8]                                                                                  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.920      ; 2.567      ;
; 0.503 ; genlock:inst8|hcount[2]                         ; genlock:inst8|column[9]                                                                                  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.920      ; 2.567      ;
; 0.503 ; genlock:inst8|hcount[2]                         ; genlock:inst8|column[10]                                                                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.920      ; 2.567      ;
; 0.504 ; genlock:inst8|vcount[10]                        ; genlock:inst8|vcount[10]                                                                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.703      ;
; 0.504 ; input_detect:inst2|\horizontal:hcount[19]       ; input_detect:inst2|\horizontal:hcount[19]                                                                ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.703      ;
; 0.505 ; input_detect:inst2|\horizontal:hcount[20]       ; input_detect:inst2|\horizontal:hcount[20]                                                                ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.704      ;
; 0.506 ; input_detect:inst2|\horizontal:hcount[18]       ; input_detect:inst2|\horizontal:hcount[18]                                                                ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.705      ;
; 0.507 ; genlock:inst8|column[9]                         ; genlock:inst8|col_number[9]                                                                              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.705      ;
; 0.510 ; input_detect:inst2|\horizontal:hcount[0]        ; input_detect:inst2|\horizontal:hcount[0]                                                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.709      ;
; 0.511 ; genlock:inst8|artifact                          ; genlock:inst8|artifact_mode                                                                              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.710      ;
; 0.512 ; genlock:inst8|vcount[3]                         ; genlock:inst8|vcount[3]                                                                                  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.711      ;
; 0.512 ; input_detect:inst2|\horizontal:hcount[17]       ; input_detect:inst2|\horizontal:hcount[17]                                                                ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.711      ;
; 0.513 ; genlock:inst8|vcount[2]                         ; genlock:inst8|vcount[2]                                                                                  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.712      ;
; 0.513 ; genlock:inst8|vcount[5]                         ; genlock:inst8|vcount[5]                                                                                  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.712      ;
; 0.513 ; genlock:inst8|column[1]                         ; genlock:inst8|column[1]                                                                                  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.712      ;
; 0.514 ; genlock:inst8|vcount[4]                         ; genlock:inst8|vcount[4]                                                                                  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.713      ;
; 0.514 ; genlock:inst8|front_porch[6]                    ; genlock:inst8|col_number[6]                                                                              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.713      ;
; 0.515 ; genlock:inst8|vcount[8]                         ; genlock:inst8|vcount[8]                                                                                  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.714      ;
; 0.515 ; genlock:inst8|decimator[1]                      ; genlock:inst8|decimator[2]                                                                               ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.714      ;
; 0.517 ; genlock:inst8|vcount[7]                         ; genlock:inst8|vcount[7]                                                                                  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.716      ;
; 0.517 ; genlock:inst8|vcount[9]                         ; genlock:inst8|vcount[9]                                                                                  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.716      ;
; 0.517 ; genlock:inst8|column[3]                         ; genlock:inst8|column[3]                                                                                  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.716      ;
; 0.518 ; genlock:inst8|column[10]                        ; genlock:inst8|column[10]                                                                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.717      ;
; 0.519 ; genlock:inst8|column[5]                         ; genlock:inst8|column[5]                                                                                  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.718      ;
; 0.520 ; genlock:inst8|column[2]                         ; genlock:inst8|column[2]                                                                                  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.719      ;
; 0.520 ; genlock:inst8|column[6]                         ; genlock:inst8|column[6]                                                                                  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.719      ;
; 0.521 ; genlock:inst8|column[7]                         ; genlock:inst8|column[7]                                                                                  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.720      ;
; 0.521 ; genlock:inst8|column[9]                         ; genlock:inst8|column[9]                                                                                  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.720      ;
; 0.522 ; genlock:inst8|column[4]                         ; genlock:inst8|column[4]                                                                                  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.721      ;
; 0.522 ; input_detect:inst2|\horizontal:hcount[21]       ; input_detect:inst2|\horizontal:hcount[21]                                                                ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.721      ;
; 0.524 ; genlock:inst8|vcount[1]                         ; genlock:inst8|vcount[1]                                                                                  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.723      ;
; 0.524 ; genlock:inst8|column[8]                         ; genlock:inst8|column[8]                                                                                  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.723      ;
; 0.527 ; input_detect:inst2|\horizontal:hpeak[2]         ; input_detect:inst2|\horizontal:sync_high[2]                                                              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.726      ;
; 0.527 ; input_detect:inst2|\horizontal:hpeak[3]         ; input_detect:inst2|\horizontal:sync_high[3]                                                              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.726      ;
; 0.527 ; input_detect:inst2|\horizontal:hpeak[4]         ; input_detect:inst2|\horizontal:sync_high[4]                                                              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.726      ;
; 0.529 ; genlock:inst8|vcount[6]                         ; genlock:inst8|vcount[6]                                                                                  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.728      ;
; 0.530 ; genlock:inst8|column[0]                         ; genlock:inst8|column[0]                                                                                  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.729      ;
; 0.535 ; genlock:inst8|pixel_out[0]_OTERM105             ; ram:inst4|altsyncram:altsyncram_component|altsyncram_1ak1:auto_generated|ram_block1a0~porta_datain_reg0  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.341      ; 1.045      ;
; 0.535 ; genlock:inst8|apple2                            ; genlock:inst8|artifact_mode                                                                              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.734      ;
; 0.536 ; genlock:inst8|col_number[3]                     ; ram:inst4|altsyncram:altsyncram_component|altsyncram_1ak1:auto_generated|ram_block1a0~porta_address_reg0 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.338      ; 1.043      ;
; 0.536 ; genlock:inst8|pixel_out[1]_OTERM111             ; ram:inst4|altsyncram:altsyncram_component|altsyncram_1ak1:auto_generated|ram_block1a0~porta_datain_reg0  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.341      ; 1.046      ;
; 0.545 ; genlock:inst8|col_number[6]                     ; ram:inst4|altsyncram:altsyncram_component|altsyncram_1ak1:auto_generated|ram_block1a0~porta_address_reg0 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.338      ; 1.052      ;
; 0.546 ; genlock:inst8|vcount[0]                         ; genlock:inst8|vcount[1]                                                                                  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.745      ;
; 0.548 ; input_detect:inst2|sync_level                   ; input_detect:inst2|hblank_out                                                                            ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.747      ;
; 0.554 ; genlock:inst8|pixel_out[0]_OTERM103             ; ram:inst4|altsyncram:altsyncram_component|altsyncram_1ak1:auto_generated|ram_block1a0~porta_datain_reg0  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.341      ; 1.064      ;
+-------+-------------------------------------------------+----------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'inst10|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                    ;
+-------+-------------------------------+-----------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                     ; To Node                     ; Launch Clock                                       ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------+-----------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; 4.955 ; input_detect:inst2|hblank_out ; genlock:inst8|hcount[0]     ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -1.922     ; 1.838      ;
; 4.955 ; input_detect:inst2|hblank_out ; genlock:inst8|hcount[1]     ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -1.922     ; 1.838      ;
; 4.955 ; input_detect:inst2|hblank_out ; genlock:inst8|hcount[2]     ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -1.922     ; 1.838      ;
; 5.000 ; genlock:inst8|vblank          ; genlock:inst8|hcount[0]     ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -1.920     ; 1.795      ;
; 5.000 ; genlock:inst8|vblank          ; genlock:inst8|hcount[1]     ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -1.920     ; 1.795      ;
; 5.000 ; genlock:inst8|vblank          ; genlock:inst8|hcount[2]     ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -1.920     ; 1.795      ;
; 6.172 ; input_detect:inst2|hblank_out ; genlock:inst8|column[0]     ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.057     ; 2.486      ;
; 6.172 ; input_detect:inst2|hblank_out ; genlock:inst8|column[1]     ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.057     ; 2.486      ;
; 6.172 ; input_detect:inst2|hblank_out ; genlock:inst8|column[2]     ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.057     ; 2.486      ;
; 6.172 ; input_detect:inst2|hblank_out ; genlock:inst8|column[3]     ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.057     ; 2.486      ;
; 6.172 ; input_detect:inst2|hblank_out ; genlock:inst8|column[4]     ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.057     ; 2.486      ;
; 6.172 ; input_detect:inst2|hblank_out ; genlock:inst8|column[5]     ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.057     ; 2.486      ;
; 6.172 ; input_detect:inst2|hblank_out ; genlock:inst8|column[6]     ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.057     ; 2.486      ;
; 6.172 ; input_detect:inst2|hblank_out ; genlock:inst8|column[7]     ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.057     ; 2.486      ;
; 6.172 ; input_detect:inst2|hblank_out ; genlock:inst8|column[8]     ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.057     ; 2.486      ;
; 6.172 ; input_detect:inst2|hblank_out ; genlock:inst8|column[9]     ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.057     ; 2.486      ;
; 6.172 ; input_detect:inst2|hblank_out ; genlock:inst8|column[10]    ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.057     ; 2.486      ;
; 6.180 ; input_detect:inst2|hblank_out ; genlock:inst8|decimator[0]  ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.059     ; 2.476      ;
; 6.180 ; input_detect:inst2|hblank_out ; genlock:inst8|decimator[1]  ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.059     ; 2.476      ;
; 6.180 ; input_detect:inst2|hblank_out ; genlock:inst8|decimator[2]  ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.059     ; 2.476      ;
; 6.197 ; genlock:inst8|vblank          ; genlock:inst8|column[0]     ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.055     ; 2.463      ;
; 6.197 ; genlock:inst8|vblank          ; genlock:inst8|column[1]     ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.055     ; 2.463      ;
; 6.197 ; genlock:inst8|vblank          ; genlock:inst8|column[2]     ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.055     ; 2.463      ;
; 6.197 ; genlock:inst8|vblank          ; genlock:inst8|column[3]     ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.055     ; 2.463      ;
; 6.197 ; genlock:inst8|vblank          ; genlock:inst8|column[4]     ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.055     ; 2.463      ;
; 6.197 ; genlock:inst8|vblank          ; genlock:inst8|column[5]     ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.055     ; 2.463      ;
; 6.197 ; genlock:inst8|vblank          ; genlock:inst8|column[6]     ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.055     ; 2.463      ;
; 6.197 ; genlock:inst8|vblank          ; genlock:inst8|column[7]     ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.055     ; 2.463      ;
; 6.197 ; genlock:inst8|vblank          ; genlock:inst8|column[8]     ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.055     ; 2.463      ;
; 6.197 ; genlock:inst8|vblank          ; genlock:inst8|column[9]     ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.055     ; 2.463      ;
; 6.197 ; genlock:inst8|vblank          ; genlock:inst8|column[10]    ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.055     ; 2.463      ;
; 6.201 ; genlock:inst8|vblank          ; genlock:inst8|decimator[0]  ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.057     ; 2.457      ;
; 6.201 ; genlock:inst8|vblank          ; genlock:inst8|decimator[1]  ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.057     ; 2.457      ;
; 6.201 ; genlock:inst8|vblank          ; genlock:inst8|decimator[2]  ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.057     ; 2.457      ;
; 6.232 ; input_detect:inst2|hblank_out ; genlock:inst8|hcount[3]     ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.061     ; 2.422      ;
; 6.248 ; input_detect:inst2|hblank_out ; genlock:inst8|hcount[4]     ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.055     ; 2.412      ;
; 6.253 ; genlock:inst8|vblank          ; genlock:inst8|hcount[3]     ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.059     ; 2.403      ;
; 6.269 ; genlock:inst8|vblank          ; genlock:inst8|hcount[4]     ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.053     ; 2.393      ;
; 6.950 ; input_detect:inst2|hblank_out ; genlock:inst8|artifact_mode ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.055     ; 1.710      ;
; 7.424 ; genlock:inst8|vblank          ; genlock:inst8|vcount[0]     ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.055     ; 1.236      ;
; 7.424 ; genlock:inst8|vblank          ; genlock:inst8|vcount[1]     ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.055     ; 1.236      ;
; 7.424 ; genlock:inst8|vblank          ; genlock:inst8|vcount[2]     ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.055     ; 1.236      ;
; 7.424 ; genlock:inst8|vblank          ; genlock:inst8|vcount[3]     ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.055     ; 1.236      ;
; 7.424 ; genlock:inst8|vblank          ; genlock:inst8|vcount[4]     ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.055     ; 1.236      ;
; 7.424 ; genlock:inst8|vblank          ; genlock:inst8|vcount[5]     ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.055     ; 1.236      ;
; 7.424 ; genlock:inst8|vblank          ; genlock:inst8|vcount[6]     ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.055     ; 1.236      ;
; 7.424 ; genlock:inst8|vblank          ; genlock:inst8|vcount[7]     ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.055     ; 1.236      ;
; 7.424 ; genlock:inst8|vblank          ; genlock:inst8|vcount[8]     ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.055     ; 1.236      ;
; 7.424 ; genlock:inst8|vblank          ; genlock:inst8|vcount[9]     ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.055     ; 1.236      ;
; 7.424 ; genlock:inst8|vblank          ; genlock:inst8|vcount[10]    ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.055     ; 1.236      ;
; 7.424 ; genlock:inst8|vblank          ; genlock:inst8|vcount[11]    ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.055     ; 1.236      ;
; 7.424 ; genlock:inst8|vblank          ; genlock:inst8|vcount[12]    ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.055     ; 1.236      ;
; 7.424 ; genlock:inst8|vblank          ; genlock:inst8|vcount[13]    ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.055     ; 1.236      ;
+-------+-------------------------------+-----------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'inst6|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                   ;
+-------+-------------------------------+-----------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                     ; To Node                     ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------+-----------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 5.035 ; input_detect:inst2|hblank_out ; genlock:inst8|hcount[0]     ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -1.922     ; 1.838      ;
; 5.035 ; input_detect:inst2|hblank_out ; genlock:inst8|hcount[1]     ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -1.922     ; 1.838      ;
; 5.035 ; input_detect:inst2|hblank_out ; genlock:inst8|hcount[2]     ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -1.922     ; 1.838      ;
; 5.080 ; genlock:inst8|vblank          ; genlock:inst8|hcount[0]     ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -1.920     ; 1.795      ;
; 5.080 ; genlock:inst8|vblank          ; genlock:inst8|hcount[1]     ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -1.920     ; 1.795      ;
; 5.080 ; genlock:inst8|vblank          ; genlock:inst8|hcount[2]     ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -1.920     ; 1.795      ;
; 6.252 ; input_detect:inst2|hblank_out ; genlock:inst8|column[0]     ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.057     ; 2.486      ;
; 6.252 ; input_detect:inst2|hblank_out ; genlock:inst8|column[1]     ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.057     ; 2.486      ;
; 6.252 ; input_detect:inst2|hblank_out ; genlock:inst8|column[2]     ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.057     ; 2.486      ;
; 6.252 ; input_detect:inst2|hblank_out ; genlock:inst8|column[3]     ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.057     ; 2.486      ;
; 6.252 ; input_detect:inst2|hblank_out ; genlock:inst8|column[4]     ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.057     ; 2.486      ;
; 6.252 ; input_detect:inst2|hblank_out ; genlock:inst8|column[5]     ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.057     ; 2.486      ;
; 6.252 ; input_detect:inst2|hblank_out ; genlock:inst8|column[6]     ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.057     ; 2.486      ;
; 6.252 ; input_detect:inst2|hblank_out ; genlock:inst8|column[7]     ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.057     ; 2.486      ;
; 6.252 ; input_detect:inst2|hblank_out ; genlock:inst8|column[8]     ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.057     ; 2.486      ;
; 6.252 ; input_detect:inst2|hblank_out ; genlock:inst8|column[9]     ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.057     ; 2.486      ;
; 6.252 ; input_detect:inst2|hblank_out ; genlock:inst8|column[10]    ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.057     ; 2.486      ;
; 6.260 ; input_detect:inst2|hblank_out ; genlock:inst8|decimator[0]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.059     ; 2.476      ;
; 6.260 ; input_detect:inst2|hblank_out ; genlock:inst8|decimator[1]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.059     ; 2.476      ;
; 6.260 ; input_detect:inst2|hblank_out ; genlock:inst8|decimator[2]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.059     ; 2.476      ;
; 6.277 ; genlock:inst8|vblank          ; genlock:inst8|column[0]     ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.055     ; 2.463      ;
; 6.277 ; genlock:inst8|vblank          ; genlock:inst8|column[1]     ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.055     ; 2.463      ;
; 6.277 ; genlock:inst8|vblank          ; genlock:inst8|column[2]     ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.055     ; 2.463      ;
; 6.277 ; genlock:inst8|vblank          ; genlock:inst8|column[3]     ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.055     ; 2.463      ;
; 6.277 ; genlock:inst8|vblank          ; genlock:inst8|column[4]     ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.055     ; 2.463      ;
; 6.277 ; genlock:inst8|vblank          ; genlock:inst8|column[5]     ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.055     ; 2.463      ;
; 6.277 ; genlock:inst8|vblank          ; genlock:inst8|column[6]     ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.055     ; 2.463      ;
; 6.277 ; genlock:inst8|vblank          ; genlock:inst8|column[7]     ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.055     ; 2.463      ;
; 6.277 ; genlock:inst8|vblank          ; genlock:inst8|column[8]     ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.055     ; 2.463      ;
; 6.277 ; genlock:inst8|vblank          ; genlock:inst8|column[9]     ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.055     ; 2.463      ;
; 6.277 ; genlock:inst8|vblank          ; genlock:inst8|column[10]    ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.055     ; 2.463      ;
; 6.281 ; genlock:inst8|vblank          ; genlock:inst8|decimator[0]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.057     ; 2.457      ;
; 6.281 ; genlock:inst8|vblank          ; genlock:inst8|decimator[1]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.057     ; 2.457      ;
; 6.281 ; genlock:inst8|vblank          ; genlock:inst8|decimator[2]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.057     ; 2.457      ;
; 6.312 ; input_detect:inst2|hblank_out ; genlock:inst8|hcount[3]     ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.061     ; 2.422      ;
; 6.328 ; input_detect:inst2|hblank_out ; genlock:inst8|hcount[4]     ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.055     ; 2.412      ;
; 6.333 ; genlock:inst8|vblank          ; genlock:inst8|hcount[3]     ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.059     ; 2.403      ;
; 6.349 ; genlock:inst8|vblank          ; genlock:inst8|hcount[4]     ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.053     ; 2.393      ;
; 7.030 ; input_detect:inst2|hblank_out ; genlock:inst8|artifact_mode ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.055     ; 1.710      ;
; 7.504 ; genlock:inst8|vblank          ; genlock:inst8|vcount[0]     ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.055     ; 1.236      ;
; 7.504 ; genlock:inst8|vblank          ; genlock:inst8|vcount[1]     ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.055     ; 1.236      ;
; 7.504 ; genlock:inst8|vblank          ; genlock:inst8|vcount[2]     ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.055     ; 1.236      ;
; 7.504 ; genlock:inst8|vblank          ; genlock:inst8|vcount[3]     ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.055     ; 1.236      ;
; 7.504 ; genlock:inst8|vblank          ; genlock:inst8|vcount[4]     ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.055     ; 1.236      ;
; 7.504 ; genlock:inst8|vblank          ; genlock:inst8|vcount[5]     ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.055     ; 1.236      ;
; 7.504 ; genlock:inst8|vblank          ; genlock:inst8|vcount[6]     ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.055     ; 1.236      ;
; 7.504 ; genlock:inst8|vblank          ; genlock:inst8|vcount[7]     ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.055     ; 1.236      ;
; 7.504 ; genlock:inst8|vblank          ; genlock:inst8|vcount[8]     ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.055     ; 1.236      ;
; 7.504 ; genlock:inst8|vblank          ; genlock:inst8|vcount[9]     ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.055     ; 1.236      ;
; 7.504 ; genlock:inst8|vblank          ; genlock:inst8|vcount[10]    ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.055     ; 1.236      ;
; 7.504 ; genlock:inst8|vblank          ; genlock:inst8|vcount[11]    ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.055     ; 1.236      ;
; 7.504 ; genlock:inst8|vblank          ; genlock:inst8|vcount[12]    ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.055     ; 1.236      ;
; 7.504 ; genlock:inst8|vblank          ; genlock:inst8|vcount[13]    ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.055     ; 1.236      ;
+-------+-------------------------------+-----------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'inst14|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                         ;
+-------+------------------------+-------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                 ; Launch Clock                                       ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+-------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; 5.850 ; sdram:inst|rowLoadAck  ; vgaout:inst7|load_req   ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.054     ; 1.607      ;
; 6.034 ; sdram:inst|rowStoreAck ; genlock:inst8|store_req ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.052     ; 1.425      ;
+-------+------------------------+-------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'inst10|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                     ;
+-------+-------------------------------+-----------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                     ; To Node                     ; Launch Clock                                       ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------+-----------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; 0.945 ; genlock:inst8|vblank          ; genlock:inst8|vcount[0]     ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.143      ;
; 0.945 ; genlock:inst8|vblank          ; genlock:inst8|vcount[1]     ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.143      ;
; 0.945 ; genlock:inst8|vblank          ; genlock:inst8|vcount[2]     ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.143      ;
; 0.945 ; genlock:inst8|vblank          ; genlock:inst8|vcount[3]     ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.143      ;
; 0.945 ; genlock:inst8|vblank          ; genlock:inst8|vcount[4]     ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.143      ;
; 0.945 ; genlock:inst8|vblank          ; genlock:inst8|vcount[5]     ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.143      ;
; 0.945 ; genlock:inst8|vblank          ; genlock:inst8|vcount[6]     ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.143      ;
; 0.945 ; genlock:inst8|vblank          ; genlock:inst8|vcount[7]     ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.143      ;
; 0.945 ; genlock:inst8|vblank          ; genlock:inst8|vcount[8]     ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.143      ;
; 0.945 ; genlock:inst8|vblank          ; genlock:inst8|vcount[9]     ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.143      ;
; 0.945 ; genlock:inst8|vblank          ; genlock:inst8|vcount[10]    ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.143      ;
; 0.945 ; genlock:inst8|vblank          ; genlock:inst8|vcount[11]    ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.143      ;
; 0.945 ; genlock:inst8|vblank          ; genlock:inst8|vcount[12]    ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.143      ;
; 0.945 ; genlock:inst8|vblank          ; genlock:inst8|vcount[13]    ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.143      ;
; 1.405 ; input_detect:inst2|hblank_out ; genlock:inst8|artifact_mode ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.604      ;
; 2.033 ; genlock:inst8|vblank          ; genlock:inst8|hcount[4]     ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 2.233      ;
; 2.033 ; genlock:inst8|vblank          ; genlock:inst8|hcount[3]     ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 2.256      ;
; 2.097 ; input_detect:inst2|hblank_out ; genlock:inst8|hcount[4]     ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 2.296      ;
; 2.097 ; input_detect:inst2|hblank_out ; genlock:inst8|hcount[3]     ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 2.319      ;
; 2.113 ; genlock:inst8|vblank          ; genlock:inst8|decimator[0]  ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.052      ; 2.309      ;
; 2.113 ; genlock:inst8|vblank          ; genlock:inst8|decimator[1]  ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.052      ; 2.309      ;
; 2.113 ; genlock:inst8|vblank          ; genlock:inst8|decimator[2]  ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.052      ; 2.309      ;
; 2.121 ; genlock:inst8|vblank          ; genlock:inst8|column[0]     ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 2.319      ;
; 2.121 ; genlock:inst8|vblank          ; genlock:inst8|column[1]     ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 2.319      ;
; 2.121 ; genlock:inst8|vblank          ; genlock:inst8|column[2]     ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 2.319      ;
; 2.121 ; genlock:inst8|vblank          ; genlock:inst8|column[3]     ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 2.319      ;
; 2.121 ; genlock:inst8|vblank          ; genlock:inst8|column[4]     ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 2.319      ;
; 2.121 ; genlock:inst8|vblank          ; genlock:inst8|column[5]     ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 2.319      ;
; 2.121 ; genlock:inst8|vblank          ; genlock:inst8|column[6]     ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 2.319      ;
; 2.121 ; genlock:inst8|vblank          ; genlock:inst8|column[7]     ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 2.319      ;
; 2.121 ; genlock:inst8|vblank          ; genlock:inst8|column[8]     ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 2.319      ;
; 2.121 ; genlock:inst8|vblank          ; genlock:inst8|column[9]     ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 2.319      ;
; 2.121 ; genlock:inst8|vblank          ; genlock:inst8|column[10]    ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 2.319      ;
; 2.177 ; input_detect:inst2|hblank_out ; genlock:inst8|decimator[0]  ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.051      ; 2.372      ;
; 2.177 ; input_detect:inst2|hblank_out ; genlock:inst8|decimator[1]  ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.051      ; 2.372      ;
; 2.177 ; input_detect:inst2|hblank_out ; genlock:inst8|decimator[2]  ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.051      ; 2.372      ;
; 2.185 ; input_detect:inst2|hblank_out ; genlock:inst8|column[0]     ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.053      ; 2.382      ;
; 2.185 ; input_detect:inst2|hblank_out ; genlock:inst8|column[1]     ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.053      ; 2.382      ;
; 2.185 ; input_detect:inst2|hblank_out ; genlock:inst8|column[2]     ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.053      ; 2.382      ;
; 2.185 ; input_detect:inst2|hblank_out ; genlock:inst8|column[3]     ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.053      ; 2.382      ;
; 2.185 ; input_detect:inst2|hblank_out ; genlock:inst8|column[4]     ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.053      ; 2.382      ;
; 2.185 ; input_detect:inst2|hblank_out ; genlock:inst8|column[5]     ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.053      ; 2.382      ;
; 2.185 ; input_detect:inst2|hblank_out ; genlock:inst8|column[6]     ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.053      ; 2.382      ;
; 2.185 ; input_detect:inst2|hblank_out ; genlock:inst8|column[7]     ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.053      ; 2.382      ;
; 2.185 ; input_detect:inst2|hblank_out ; genlock:inst8|column[8]     ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.053      ; 2.382      ;
; 2.185 ; input_detect:inst2|hblank_out ; genlock:inst8|column[9]     ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.053      ; 2.382      ;
; 2.185 ; input_detect:inst2|hblank_out ; genlock:inst8|column[10]    ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.053      ; 2.382      ;
; 3.314 ; genlock:inst8|vblank          ; genlock:inst8|hcount[0]     ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.761     ; 1.697      ;
; 3.314 ; genlock:inst8|vblank          ; genlock:inst8|hcount[1]     ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.761     ; 1.697      ;
; 3.314 ; genlock:inst8|vblank          ; genlock:inst8|hcount[2]     ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.761     ; 1.697      ;
; 3.361 ; input_detect:inst2|hblank_out ; genlock:inst8|hcount[0]     ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.762     ; 1.743      ;
; 3.361 ; input_detect:inst2|hblank_out ; genlock:inst8|hcount[1]     ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.762     ; 1.743      ;
; 3.361 ; input_detect:inst2|hblank_out ; genlock:inst8|hcount[2]     ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.762     ; 1.743      ;
+-------+-------------------------------+-----------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'inst6|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                    ;
+-------+-------------------------------+-----------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                     ; To Node                     ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------+-----------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.945 ; genlock:inst8|vblank          ; genlock:inst8|vcount[0]     ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.143      ;
; 0.945 ; genlock:inst8|vblank          ; genlock:inst8|vcount[1]     ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.143      ;
; 0.945 ; genlock:inst8|vblank          ; genlock:inst8|vcount[2]     ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.143      ;
; 0.945 ; genlock:inst8|vblank          ; genlock:inst8|vcount[3]     ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.143      ;
; 0.945 ; genlock:inst8|vblank          ; genlock:inst8|vcount[4]     ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.143      ;
; 0.945 ; genlock:inst8|vblank          ; genlock:inst8|vcount[5]     ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.143      ;
; 0.945 ; genlock:inst8|vblank          ; genlock:inst8|vcount[6]     ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.143      ;
; 0.945 ; genlock:inst8|vblank          ; genlock:inst8|vcount[7]     ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.143      ;
; 0.945 ; genlock:inst8|vblank          ; genlock:inst8|vcount[8]     ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.143      ;
; 0.945 ; genlock:inst8|vblank          ; genlock:inst8|vcount[9]     ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.143      ;
; 0.945 ; genlock:inst8|vblank          ; genlock:inst8|vcount[10]    ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.143      ;
; 0.945 ; genlock:inst8|vblank          ; genlock:inst8|vcount[11]    ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.143      ;
; 0.945 ; genlock:inst8|vblank          ; genlock:inst8|vcount[12]    ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.143      ;
; 0.945 ; genlock:inst8|vblank          ; genlock:inst8|vcount[13]    ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.143      ;
; 1.405 ; input_detect:inst2|hblank_out ; genlock:inst8|artifact_mode ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.604      ;
; 2.033 ; genlock:inst8|vblank          ; genlock:inst8|hcount[4]     ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 2.233      ;
; 2.033 ; genlock:inst8|vblank          ; genlock:inst8|hcount[3]     ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 2.256      ;
; 2.097 ; input_detect:inst2|hblank_out ; genlock:inst8|hcount[4]     ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 2.296      ;
; 2.097 ; input_detect:inst2|hblank_out ; genlock:inst8|hcount[3]     ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 2.319      ;
; 2.113 ; genlock:inst8|vblank          ; genlock:inst8|decimator[0]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.052      ; 2.309      ;
; 2.113 ; genlock:inst8|vblank          ; genlock:inst8|decimator[1]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.052      ; 2.309      ;
; 2.113 ; genlock:inst8|vblank          ; genlock:inst8|decimator[2]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.052      ; 2.309      ;
; 2.121 ; genlock:inst8|vblank          ; genlock:inst8|column[0]     ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 2.319      ;
; 2.121 ; genlock:inst8|vblank          ; genlock:inst8|column[1]     ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 2.319      ;
; 2.121 ; genlock:inst8|vblank          ; genlock:inst8|column[2]     ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 2.319      ;
; 2.121 ; genlock:inst8|vblank          ; genlock:inst8|column[3]     ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 2.319      ;
; 2.121 ; genlock:inst8|vblank          ; genlock:inst8|column[4]     ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 2.319      ;
; 2.121 ; genlock:inst8|vblank          ; genlock:inst8|column[5]     ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 2.319      ;
; 2.121 ; genlock:inst8|vblank          ; genlock:inst8|column[6]     ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 2.319      ;
; 2.121 ; genlock:inst8|vblank          ; genlock:inst8|column[7]     ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 2.319      ;
; 2.121 ; genlock:inst8|vblank          ; genlock:inst8|column[8]     ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 2.319      ;
; 2.121 ; genlock:inst8|vblank          ; genlock:inst8|column[9]     ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 2.319      ;
; 2.121 ; genlock:inst8|vblank          ; genlock:inst8|column[10]    ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 2.319      ;
; 2.177 ; input_detect:inst2|hblank_out ; genlock:inst8|decimator[0]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.051      ; 2.372      ;
; 2.177 ; input_detect:inst2|hblank_out ; genlock:inst8|decimator[1]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.051      ; 2.372      ;
; 2.177 ; input_detect:inst2|hblank_out ; genlock:inst8|decimator[2]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.051      ; 2.372      ;
; 2.185 ; input_detect:inst2|hblank_out ; genlock:inst8|column[0]     ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.053      ; 2.382      ;
; 2.185 ; input_detect:inst2|hblank_out ; genlock:inst8|column[1]     ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.053      ; 2.382      ;
; 2.185 ; input_detect:inst2|hblank_out ; genlock:inst8|column[2]     ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.053      ; 2.382      ;
; 2.185 ; input_detect:inst2|hblank_out ; genlock:inst8|column[3]     ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.053      ; 2.382      ;
; 2.185 ; input_detect:inst2|hblank_out ; genlock:inst8|column[4]     ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.053      ; 2.382      ;
; 2.185 ; input_detect:inst2|hblank_out ; genlock:inst8|column[5]     ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.053      ; 2.382      ;
; 2.185 ; input_detect:inst2|hblank_out ; genlock:inst8|column[6]     ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.053      ; 2.382      ;
; 2.185 ; input_detect:inst2|hblank_out ; genlock:inst8|column[7]     ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.053      ; 2.382      ;
; 2.185 ; input_detect:inst2|hblank_out ; genlock:inst8|column[8]     ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.053      ; 2.382      ;
; 2.185 ; input_detect:inst2|hblank_out ; genlock:inst8|column[9]     ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.053      ; 2.382      ;
; 2.185 ; input_detect:inst2|hblank_out ; genlock:inst8|column[10]    ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.053      ; 2.382      ;
; 3.314 ; genlock:inst8|vblank          ; genlock:inst8|hcount[0]     ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.761     ; 1.697      ;
; 3.314 ; genlock:inst8|vblank          ; genlock:inst8|hcount[1]     ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.761     ; 1.697      ;
; 3.314 ; genlock:inst8|vblank          ; genlock:inst8|hcount[2]     ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.761     ; 1.697      ;
; 3.361 ; input_detect:inst2|hblank_out ; genlock:inst8|hcount[0]     ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.762     ; 1.743      ;
; 3.361 ; input_detect:inst2|hblank_out ; genlock:inst8|hcount[1]     ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.762     ; 1.743      ;
; 3.361 ; input_detect:inst2|hblank_out ; genlock:inst8|hcount[2]     ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.762     ; 1.743      ;
+-------+-------------------------------+-----------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'inst14|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                          ;
+-------+------------------------+-------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                 ; Launch Clock                                       ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+-------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; 1.129 ; sdram:inst|rowStoreAck ; genlock:inst8|store_req ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 1.331      ;
; 1.316 ; sdram:inst|rowLoadAck  ; vgaout:inst7|load_req   ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 1.516      ;
+-------+------------------------+-------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'inst14|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                         ;
+-------+--------------+----------------+------------------+----------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                              ; Clock Edge ; Target                                                                                                    ;
+-------+--------------+----------------+------------------+----------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------+
; 3.502 ; 3.732        ; 0.230          ; Low Pulse Width  ; inst14|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram2:inst1|altsyncram:altsyncram_component|altsyncram_0ak1:auto_generated|ram_block1a0~porta_address_reg0 ;
; 3.504 ; 3.734        ; 0.230          ; Low Pulse Width  ; inst14|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram2:inst1|altsyncram:altsyncram_component|altsyncram_0ak1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 3.507 ; 3.723        ; 0.216          ; High Pulse Width ; inst14|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|store_req                                                                                   ;
; 3.507 ; 3.723        ; 0.216          ; High Pulse Width ; inst14|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram:inst|SdrAddress[0]                                                                                  ;
; 3.507 ; 3.723        ; 0.216          ; High Pulse Width ; inst14|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram:inst|SdrAddress[10]                                                                                 ;
; 3.507 ; 3.723        ; 0.216          ; High Pulse Width ; inst14|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram:inst|SdrAddress[11]                                                                                 ;
; 3.507 ; 3.723        ; 0.216          ; High Pulse Width ; inst14|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram:inst|SdrAddress[1]                                                                                  ;
; 3.507 ; 3.723        ; 0.216          ; High Pulse Width ; inst14|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram:inst|SdrAddress[2]                                                                                  ;
; 3.507 ; 3.723        ; 0.216          ; High Pulse Width ; inst14|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram:inst|SdrAddress[3]                                                                                  ;
; 3.507 ; 3.723        ; 0.216          ; High Pulse Width ; inst14|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram:inst|SdrAddress[4]                                                                                  ;
; 3.507 ; 3.723        ; 0.216          ; High Pulse Width ; inst14|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram:inst|SdrAddress[5]                                                                                  ;
; 3.507 ; 3.723        ; 0.216          ; High Pulse Width ; inst14|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram:inst|SdrAddress[6]                                                                                  ;
; 3.507 ; 3.723        ; 0.216          ; High Pulse Width ; inst14|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram:inst|SdrAddress[7]                                                                                  ;
; 3.507 ; 3.723        ; 0.216          ; High Pulse Width ; inst14|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram:inst|SdrAddress[8]                                                                                  ;
; 3.507 ; 3.723        ; 0.216          ; High Pulse Width ; inst14|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram:inst|SdrAddress[9]                                                                                  ;
; 3.507 ; 3.723        ; 0.216          ; High Pulse Width ; inst14|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram:inst|SdrLdq~_Duplicate_2                                                                            ;
; 3.507 ; 3.723        ; 0.216          ; High Pulse Width ; inst14|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram:inst|SdrRoutine.SdrRoutine_Idle                                                                     ;
; 3.507 ; 3.723        ; 0.216          ; High Pulse Width ; inst14|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram:inst|SdrRoutine.SdrRoutine_Init                                                                     ;
; 3.507 ; 3.723        ; 0.216          ; High Pulse Width ; inst14|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram:inst|SdrRoutine.SdrRoutine_LoadRow                                                                  ;
; 3.507 ; 3.723        ; 0.216          ; High Pulse Width ; inst14|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram:inst|SdrRoutine.SdrRoutine_Null                                                                     ;
; 3.507 ; 3.723        ; 0.216          ; High Pulse Width ; inst14|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram:inst|SdrRoutine.SdrRoutine_StoreRow                                                                 ;
; 3.507 ; 3.723        ; 0.216          ; High Pulse Width ; inst14|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram:inst|SdrRoutineSeq[0]                                                                               ;
; 3.507 ; 3.723        ; 0.216          ; High Pulse Width ; inst14|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram:inst|SdrRoutineSeq[10]                                                                              ;
; 3.507 ; 3.723        ; 0.216          ; High Pulse Width ; inst14|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram:inst|SdrRoutineSeq[11]                                                                              ;
; 3.507 ; 3.723        ; 0.216          ; High Pulse Width ; inst14|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram:inst|SdrRoutineSeq[1]                                                                               ;
; 3.507 ; 3.723        ; 0.216          ; High Pulse Width ; inst14|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram:inst|SdrRoutineSeq[2]                                                                               ;
; 3.507 ; 3.723        ; 0.216          ; High Pulse Width ; inst14|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram:inst|SdrRoutineSeq[3]                                                                               ;
; 3.507 ; 3.723        ; 0.216          ; High Pulse Width ; inst14|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram:inst|SdrRoutineSeq[4]                                                                               ;
; 3.507 ; 3.723        ; 0.216          ; High Pulse Width ; inst14|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram:inst|SdrRoutineSeq[5]                                                                               ;
; 3.507 ; 3.723        ; 0.216          ; High Pulse Width ; inst14|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram:inst|SdrRoutineSeq[6]                                                                               ;
; 3.507 ; 3.723        ; 0.216          ; High Pulse Width ; inst14|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram:inst|SdrRoutineSeq[7]                                                                               ;
; 3.507 ; 3.723        ; 0.216          ; High Pulse Width ; inst14|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram:inst|SdrRoutineSeq[8]                                                                               ;
; 3.507 ; 3.723        ; 0.216          ; High Pulse Width ; inst14|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram:inst|SdrRoutineSeq[9]                                                                               ;
; 3.507 ; 3.723        ; 0.216          ; High Pulse Width ; inst14|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram:inst|colLoadNr[0]                                                                                   ;
; 3.507 ; 3.723        ; 0.216          ; High Pulse Width ; inst14|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram:inst|colLoadNr[1]                                                                                   ;
; 3.507 ; 3.723        ; 0.216          ; High Pulse Width ; inst14|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram:inst|colLoadNr[2]                                                                                   ;
; 3.507 ; 3.723        ; 0.216          ; High Pulse Width ; inst14|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram:inst|colLoadNr[3]                                                                                   ;
; 3.507 ; 3.723        ; 0.216          ; High Pulse Width ; inst14|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram:inst|colLoadNr[4]                                                                                   ;
; 3.507 ; 3.723        ; 0.216          ; High Pulse Width ; inst14|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram:inst|colLoadNr[5]                                                                                   ;
; 3.507 ; 3.723        ; 0.216          ; High Pulse Width ; inst14|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram:inst|colLoadNr[6]                                                                                   ;
; 3.507 ; 3.723        ; 0.216          ; High Pulse Width ; inst14|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram:inst|colLoadNr[7]                                                                                   ;
; 3.507 ; 3.723        ; 0.216          ; High Pulse Width ; inst14|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram:inst|colLoadNr[8]                                                                                   ;
; 3.507 ; 3.723        ; 0.216          ; High Pulse Width ; inst14|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram:inst|pixelOut[0]                                                                                    ;
; 3.507 ; 3.723        ; 0.216          ; High Pulse Width ; inst14|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram:inst|pixelOut[10]                                                                                   ;
; 3.507 ; 3.723        ; 0.216          ; High Pulse Width ; inst14|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram:inst|pixelOut[11]                                                                                   ;
; 3.507 ; 3.723        ; 0.216          ; High Pulse Width ; inst14|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram:inst|pixelOut[12]                                                                                   ;
; 3.507 ; 3.723        ; 0.216          ; High Pulse Width ; inst14|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram:inst|pixelOut[13]                                                                                   ;
; 3.507 ; 3.723        ; 0.216          ; High Pulse Width ; inst14|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram:inst|pixelOut[14]                                                                                   ;
; 3.507 ; 3.723        ; 0.216          ; High Pulse Width ; inst14|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram:inst|pixelOut[15]                                                                                   ;
; 3.507 ; 3.723        ; 0.216          ; High Pulse Width ; inst14|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram:inst|pixelOut[1]                                                                                    ;
; 3.507 ; 3.723        ; 0.216          ; High Pulse Width ; inst14|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram:inst|pixelOut[2]                                                                                    ;
; 3.507 ; 3.723        ; 0.216          ; High Pulse Width ; inst14|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram:inst|pixelOut[3]                                                                                    ;
; 3.507 ; 3.723        ; 0.216          ; High Pulse Width ; inst14|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram:inst|pixelOut[4]                                                                                    ;
; 3.507 ; 3.723        ; 0.216          ; High Pulse Width ; inst14|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram:inst|pixelOut[5]                                                                                    ;
; 3.507 ; 3.723        ; 0.216          ; High Pulse Width ; inst14|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram:inst|pixelOut[6]                                                                                    ;
; 3.507 ; 3.723        ; 0.216          ; High Pulse Width ; inst14|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram:inst|pixelOut[7]                                                                                    ;
; 3.507 ; 3.723        ; 0.216          ; High Pulse Width ; inst14|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram:inst|pixelOut[8]                                                                                    ;
; 3.507 ; 3.723        ; 0.216          ; High Pulse Width ; inst14|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram:inst|pixelOut[9]                                                                                    ;
; 3.507 ; 3.723        ; 0.216          ; High Pulse Width ; inst14|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram:inst|refreshDelayCounter[0]                                                                         ;
; 3.507 ; 3.723        ; 0.216          ; High Pulse Width ; inst14|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram:inst|refreshDelayCounter[10]                                                                        ;
; 3.507 ; 3.723        ; 0.216          ; High Pulse Width ; inst14|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram:inst|refreshDelayCounter[11]                                                                        ;
; 3.507 ; 3.723        ; 0.216          ; High Pulse Width ; inst14|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram:inst|refreshDelayCounter[12]                                                                        ;
; 3.507 ; 3.723        ; 0.216          ; High Pulse Width ; inst14|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram:inst|refreshDelayCounter[13]                                                                        ;
; 3.507 ; 3.723        ; 0.216          ; High Pulse Width ; inst14|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram:inst|refreshDelayCounter[14]                                                                        ;
; 3.507 ; 3.723        ; 0.216          ; High Pulse Width ; inst14|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram:inst|refreshDelayCounter[15]                                                                        ;
; 3.507 ; 3.723        ; 0.216          ; High Pulse Width ; inst14|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram:inst|refreshDelayCounter[16]                                                                        ;
; 3.507 ; 3.723        ; 0.216          ; High Pulse Width ; inst14|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram:inst|refreshDelayCounter[17]                                                                        ;
; 3.507 ; 3.723        ; 0.216          ; High Pulse Width ; inst14|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram:inst|refreshDelayCounter[18]                                                                        ;
; 3.507 ; 3.723        ; 0.216          ; High Pulse Width ; inst14|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram:inst|refreshDelayCounter[19]                                                                        ;
; 3.507 ; 3.723        ; 0.216          ; High Pulse Width ; inst14|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram:inst|refreshDelayCounter[1]                                                                         ;
; 3.507 ; 3.723        ; 0.216          ; High Pulse Width ; inst14|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram:inst|refreshDelayCounter[20]                                                                        ;
; 3.507 ; 3.723        ; 0.216          ; High Pulse Width ; inst14|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram:inst|refreshDelayCounter[21]                                                                        ;
; 3.507 ; 3.723        ; 0.216          ; High Pulse Width ; inst14|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram:inst|refreshDelayCounter[22]                                                                        ;
; 3.507 ; 3.723        ; 0.216          ; High Pulse Width ; inst14|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram:inst|refreshDelayCounter[23]                                                                        ;
; 3.507 ; 3.723        ; 0.216          ; High Pulse Width ; inst14|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram:inst|refreshDelayCounter[2]                                                                         ;
; 3.507 ; 3.723        ; 0.216          ; High Pulse Width ; inst14|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram:inst|refreshDelayCounter[3]                                                                         ;
; 3.507 ; 3.723        ; 0.216          ; High Pulse Width ; inst14|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram:inst|refreshDelayCounter[4]                                                                         ;
; 3.507 ; 3.723        ; 0.216          ; High Pulse Width ; inst14|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram:inst|refreshDelayCounter[5]                                                                         ;
; 3.507 ; 3.723        ; 0.216          ; High Pulse Width ; inst14|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram:inst|refreshDelayCounter[6]                                                                         ;
; 3.507 ; 3.723        ; 0.216          ; High Pulse Width ; inst14|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram:inst|refreshDelayCounter[7]                                                                         ;
; 3.507 ; 3.723        ; 0.216          ; High Pulse Width ; inst14|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram:inst|refreshDelayCounter[8]                                                                         ;
; 3.507 ; 3.723        ; 0.216          ; High Pulse Width ; inst14|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram:inst|refreshDelayCounter[9]                                                                         ;
; 3.507 ; 3.723        ; 0.216          ; High Pulse Width ; inst14|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram:inst|rowLoadAck                                                                                     ;
; 3.507 ; 3.723        ; 0.216          ; High Pulse Width ; inst14|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram:inst|rowStoreAck                                                                                    ;
; 3.507 ; 3.723        ; 0.216          ; High Pulse Width ; inst14|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst7|col_number[0]                                                                                ;
; 3.507 ; 3.723        ; 0.216          ; High Pulse Width ; inst14|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst7|col_number[1]                                                                                ;
; 3.507 ; 3.723        ; 0.216          ; High Pulse Width ; inst14|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst7|col_number[2]                                                                                ;
; 3.507 ; 3.723        ; 0.216          ; High Pulse Width ; inst14|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst7|col_number[3]                                                                                ;
; 3.507 ; 3.723        ; 0.216          ; High Pulse Width ; inst14|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst7|col_number[4]                                                                                ;
; 3.507 ; 3.723        ; 0.216          ; High Pulse Width ; inst14|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst7|col_number[5]                                                                                ;
; 3.507 ; 3.723        ; 0.216          ; High Pulse Width ; inst14|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst7|col_number[6]                                                                                ;
; 3.507 ; 3.723        ; 0.216          ; High Pulse Width ; inst14|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst7|col_number[7]                                                                                ;
; 3.507 ; 3.723        ; 0.216          ; High Pulse Width ; inst14|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst7|col_number[8]                                                                                ;
; 3.507 ; 3.723        ; 0.216          ; High Pulse Width ; inst14|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst7|col_number[9]                                                                                ;
; 3.508 ; 3.724        ; 0.216          ; High Pulse Width ; inst14|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram:inst|SdrAddress[12]                                                                                 ;
; 3.508 ; 3.724        ; 0.216          ; High Pulse Width ; inst14|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram:inst|SdrAddress[13]                                                                                 ;
; 3.508 ; 3.724        ; 0.216          ; High Pulse Width ; inst14|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram:inst|SdrAddress[14]                                                                                 ;
; 3.508 ; 3.724        ; 0.216          ; High Pulse Width ; inst14|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram:inst|SdrAddress[15]                                                                                 ;
; 3.508 ; 3.724        ; 0.216          ; High Pulse Width ; inst14|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram:inst|SdrAddress[16]                                                                                 ;
; 3.508 ; 3.724        ; 0.216          ; High Pulse Width ; inst14|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram:inst|SdrAddress[17]                                                                                 ;
+-------+--------------+----------------+------------------+----------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'inst10|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                        ;
+-------+--------------+----------------+------------------+----------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                              ; Clock Edge ; Target                                                                                                   ;
+-------+--------------+----------------+------------------+----------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------+
; 4.109 ; 4.339        ; 0.230          ; Low Pulse Width  ; inst10|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:inst4|altsyncram:altsyncram_component|altsyncram_1ak1:auto_generated|ram_block1a0~porta_address_reg0 ;
; 4.111 ; 4.327        ; 0.216          ; High Pulse Width ; inst10|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|\process_pixel:a_pixel[7]                                                                  ;
; 4.111 ; 4.327        ; 0.216          ; High Pulse Width ; inst10|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|\process_pixel:c_pixel[5]_OTERM85_OTERM125                                                 ;
; 4.111 ; 4.327        ; 0.216          ; High Pulse Width ; inst10|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|\process_pixel:c_pixel[6]_OTERM81_OTERM121                                                 ;
; 4.111 ; 4.327        ; 0.216          ; High Pulse Width ; inst10|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|\process_pixel:c_pixel[6]_OTERM81_OTERM123                                                 ;
; 4.111 ; 4.327        ; 0.216          ; High Pulse Width ; inst10|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|\process_pixel:c_pixel[7]_OTERM75_OTERM115                                                 ;
; 4.111 ; 4.327        ; 0.216          ; High Pulse Width ; inst10|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|\process_pixel:c_pixel[7]_OTERM77                                                          ;
; 4.111 ; 4.327        ; 0.216          ; High Pulse Width ; inst10|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|clock_sw                                                                                   ;
; 4.111 ; 4.327        ; 0.216          ; High Pulse Width ; inst10|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|column[0]                                                                                  ;
; 4.111 ; 4.327        ; 0.216          ; High Pulse Width ; inst10|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|column[10]                                                                                 ;
; 4.111 ; 4.327        ; 0.216          ; High Pulse Width ; inst10|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|column[1]                                                                                  ;
; 4.111 ; 4.327        ; 0.216          ; High Pulse Width ; inst10|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|column[2]                                                                                  ;
; 4.111 ; 4.327        ; 0.216          ; High Pulse Width ; inst10|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|column[3]                                                                                  ;
; 4.111 ; 4.327        ; 0.216          ; High Pulse Width ; inst10|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|column[4]                                                                                  ;
; 4.111 ; 4.327        ; 0.216          ; High Pulse Width ; inst10|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|column[5]                                                                                  ;
; 4.111 ; 4.327        ; 0.216          ; High Pulse Width ; inst10|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|column[6]                                                                                  ;
; 4.111 ; 4.327        ; 0.216          ; High Pulse Width ; inst10|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|column[7]                                                                                  ;
; 4.111 ; 4.327        ; 0.216          ; High Pulse Width ; inst10|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|column[8]                                                                                  ;
; 4.111 ; 4.327        ; 0.216          ; High Pulse Width ; inst10|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|column[9]                                                                                  ;
; 4.111 ; 4.327        ; 0.216          ; High Pulse Width ; inst10|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|pixel_out[0]_OTERM103                                                                      ;
; 4.111 ; 4.327        ; 0.216          ; High Pulse Width ; inst10|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|pixel_out[0]_OTERM105                                                                      ;
; 4.111 ; 4.327        ; 0.216          ; High Pulse Width ; inst10|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|pixel_out[1]_OTERM111                                                                      ;
; 4.111 ; 4.327        ; 0.216          ; High Pulse Width ; inst10|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|pixel_out[5]_OTERM47                                                                       ;
; 4.111 ; 4.327        ; 0.216          ; High Pulse Width ; inst10|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|pixel_out[5]_OTERM49_OTERM65                                                               ;
; 4.111 ; 4.327        ; 0.216          ; High Pulse Width ; inst10|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|pixel_out[5]_OTERM49_OTERM67                                                               ;
; 4.111 ; 4.327        ; 0.216          ; High Pulse Width ; inst10|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|pixel_out[6]_OTERM43                                                                       ;
; 4.111 ; 4.327        ; 0.216          ; High Pulse Width ; inst10|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|pixel_out[6]_OTERM45_OTERM63                                                               ;
; 4.111 ; 4.327        ; 0.216          ; High Pulse Width ; inst10|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|pixel_out[7]_OTERM37                                                                       ;
; 4.111 ; 4.327        ; 0.216          ; High Pulse Width ; inst10|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|pixel_out[7]_OTERM41                                                                       ;
; 4.111 ; 4.341        ; 0.230          ; Low Pulse Width  ; inst10|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:inst4|altsyncram:altsyncram_component|altsyncram_1ak1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 4.112 ; 4.328        ; 0.216          ; High Pulse Width ; inst10|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|\process_pixel:a_pixel[2]                                                                  ;
; 4.112 ; 4.328        ; 0.216          ; High Pulse Width ; inst10|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|\process_pixel:a_pixel[3]                                                                  ;
; 4.112 ; 4.328        ; 0.216          ; High Pulse Width ; inst10|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|\process_pixel:a_pixel[4]                                                                  ;
; 4.112 ; 4.328        ; 0.216          ; High Pulse Width ; inst10|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|\process_pixel:a_pixel[6]                                                                  ;
; 4.112 ; 4.328        ; 0.216          ; High Pulse Width ; inst10|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|\process_pixel:c_pixel[1]                                                                  ;
; 4.112 ; 4.328        ; 0.216          ; High Pulse Width ; inst10|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|\process_pixel:c_pixel[5]_OTERM85_OTERM127                                                 ;
; 4.112 ; 4.328        ; 0.216          ; High Pulse Width ; inst10|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|\process_pixel:c_pixel[5]_OTERM87                                                          ;
; 4.112 ; 4.328        ; 0.216          ; High Pulse Width ; inst10|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|\process_pixel:c_pixel[6]_OTERM83                                                          ;
; 4.112 ; 4.328        ; 0.216          ; High Pulse Width ; inst10|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|\process_pixel:c_pixel[7]_OTERM75_OTERM117                                                 ;
; 4.112 ; 4.328        ; 0.216          ; High Pulse Width ; inst10|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|\process_pixel:c_pixel[7]_OTERM75_OTERM119                                                 ;
; 4.112 ; 4.328        ; 0.216          ; High Pulse Width ; inst10|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|\process_pixel:c_pixel[7]_OTERM79                                                          ;
; 4.112 ; 4.328        ; 0.216          ; High Pulse Width ; inst10|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|\process_pixel:pixel[1]                                                                    ;
; 4.112 ; 4.328        ; 0.216          ; High Pulse Width ; inst10|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|avg_pixel                                                                                  ;
; 4.112 ; 4.328        ; 0.216          ; High Pulse Width ; inst10|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|col_number[0]                                                                              ;
; 4.112 ; 4.328        ; 0.216          ; High Pulse Width ; inst10|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|col_number[1]                                                                              ;
; 4.112 ; 4.328        ; 0.216          ; High Pulse Width ; inst10|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|col_number[2]                                                                              ;
; 4.112 ; 4.328        ; 0.216          ; High Pulse Width ; inst10|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|col_number[3]                                                                              ;
; 4.112 ; 4.328        ; 0.216          ; High Pulse Width ; inst10|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|col_number[4]                                                                              ;
; 4.112 ; 4.328        ; 0.216          ; High Pulse Width ; inst10|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|col_number[5]                                                                              ;
; 4.112 ; 4.328        ; 0.216          ; High Pulse Width ; inst10|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|col_number[6]                                                                              ;
; 4.112 ; 4.328        ; 0.216          ; High Pulse Width ; inst10|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|col_number[7]                                                                              ;
; 4.112 ; 4.328        ; 0.216          ; High Pulse Width ; inst10|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|col_number[8]                                                                              ;
; 4.112 ; 4.328        ; 0.216          ; High Pulse Width ; inst10|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|col_number[9]                                                                              ;
; 4.112 ; 4.328        ; 0.216          ; High Pulse Width ; inst10|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|decimator[0]                                                                               ;
; 4.112 ; 4.328        ; 0.216          ; High Pulse Width ; inst10|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|decimator[1]                                                                               ;
; 4.112 ; 4.328        ; 0.216          ; High Pulse Width ; inst10|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|decimator[2]                                                                               ;
; 4.112 ; 4.328        ; 0.216          ; High Pulse Width ; inst10|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|front_porch[0]                                                                             ;
; 4.112 ; 4.328        ; 0.216          ; High Pulse Width ; inst10|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|front_porch[5]                                                                             ;
; 4.112 ; 4.328        ; 0.216          ; High Pulse Width ; inst10|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|front_porch[6]                                                                             ;
; 4.112 ; 4.328        ; 0.216          ; High Pulse Width ; inst10|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|hcount[3]                                                                                  ;
; 4.112 ; 4.328        ; 0.216          ; High Pulse Width ; inst10|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|magenta[3]                                                                                 ;
; 4.112 ; 4.328        ; 0.216          ; High Pulse Width ; inst10|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|row_number[0]                                                                              ;
; 4.112 ; 4.328        ; 0.216          ; High Pulse Width ; inst10|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|row_number[1]                                                                              ;
; 4.112 ; 4.328        ; 0.216          ; High Pulse Width ; inst10|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|shrink                                                                                     ;
; 4.112 ; 4.328        ; 0.216          ; High Pulse Width ; inst10|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:inst2|\horizontal:hcount[0]                                                                 ;
; 4.112 ; 4.328        ; 0.216          ; High Pulse Width ; inst10|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:inst2|\horizontal:hcount[10]                                                                ;
; 4.112 ; 4.328        ; 0.216          ; High Pulse Width ; inst10|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:inst2|\horizontal:hcount[1]                                                                 ;
; 4.112 ; 4.328        ; 0.216          ; High Pulse Width ; inst10|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:inst2|\horizontal:hcount[2]                                                                 ;
; 4.112 ; 4.328        ; 0.216          ; High Pulse Width ; inst10|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:inst2|\horizontal:hcount[3]                                                                 ;
; 4.112 ; 4.328        ; 0.216          ; High Pulse Width ; inst10|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:inst2|\horizontal:hcount[4]                                                                 ;
; 4.112 ; 4.328        ; 0.216          ; High Pulse Width ; inst10|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:inst2|\horizontal:hcount[5]                                                                 ;
; 4.112 ; 4.328        ; 0.216          ; High Pulse Width ; inst10|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:inst2|\horizontal:hcount[6]                                                                 ;
; 4.112 ; 4.328        ; 0.216          ; High Pulse Width ; inst10|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:inst2|\horizontal:hcount[7]                                                                 ;
; 4.112 ; 4.328        ; 0.216          ; High Pulse Width ; inst10|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:inst2|\horizontal:hcount[8]                                                                 ;
; 4.112 ; 4.328        ; 0.216          ; High Pulse Width ; inst10|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:inst2|\horizontal:hcount[9]                                                                 ;
; 4.112 ; 4.328        ; 0.216          ; High Pulse Width ; inst10|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:inst2|\horizontal:hpeak[2]                                                                  ;
; 4.112 ; 4.328        ; 0.216          ; High Pulse Width ; inst10|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:inst2|\horizontal:hpeak[3]                                                                  ;
; 4.112 ; 4.328        ; 0.216          ; High Pulse Width ; inst10|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:inst2|\horizontal:hpeak[4]                                                                  ;
; 4.112 ; 4.328        ; 0.216          ; High Pulse Width ; inst10|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:inst2|\horizontal:hpeak[5]                                                                  ;
; 4.112 ; 4.328        ; 0.216          ; High Pulse Width ; inst10|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:inst2|\horizontal:sync_high[0]                                                              ;
; 4.112 ; 4.328        ; 0.216          ; High Pulse Width ; inst10|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:inst2|\horizontal:sync_high[12]                                                             ;
; 4.112 ; 4.328        ; 0.216          ; High Pulse Width ; inst10|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:inst2|\horizontal:sync_high[13]                                                             ;
; 4.112 ; 4.328        ; 0.216          ; High Pulse Width ; inst10|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:inst2|\horizontal:sync_high[2]                                                              ;
; 4.112 ; 4.328        ; 0.216          ; High Pulse Width ; inst10|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:inst2|\horizontal:sync_high[3]                                                              ;
; 4.112 ; 4.328        ; 0.216          ; High Pulse Width ; inst10|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:inst2|\horizontal:sync_high[4]                                                              ;
; 4.112 ; 4.328        ; 0.216          ; High Pulse Width ; inst10|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:inst2|\horizontal:sync_high[5]                                                              ;
; 4.112 ; 4.328        ; 0.216          ; High Pulse Width ; inst10|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:inst2|\horizontal:sync_high[6]                                                              ;
; 4.112 ; 4.328        ; 0.216          ; High Pulse Width ; inst10|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:inst2|\horizontal:sync_high[7]                                                              ;
; 4.112 ; 4.328        ; 0.216          ; High Pulse Width ; inst10|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:inst2|\horizontal:sync_high[8]                                                              ;
; 4.113 ; 4.329        ; 0.216          ; High Pulse Width ; inst10|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|\process_pixel:a_pixel[0]                                                                  ;
; 4.113 ; 4.329        ; 0.216          ; High Pulse Width ; inst10|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|\process_pixel:a_pixel[1]                                                                  ;
; 4.113 ; 4.329        ; 0.216          ; High Pulse Width ; inst10|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|\process_pixel:a_pixel[5]                                                                  ;
; 4.113 ; 4.329        ; 0.216          ; High Pulse Width ; inst10|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|\process_pixel:c_pixel[0]                                                                  ;
; 4.113 ; 4.329        ; 0.216          ; High Pulse Width ; inst10|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|\process_pixel:c_pixel[2]_OTERM97                                                          ;
; 4.113 ; 4.329        ; 0.216          ; High Pulse Width ; inst10|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|\process_pixel:c_pixel[2]_OTERM99                                                          ;
; 4.113 ; 4.329        ; 0.216          ; High Pulse Width ; inst10|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|\process_pixel:c_pixel[3]_OTERM93                                                          ;
; 4.113 ; 4.329        ; 0.216          ; High Pulse Width ; inst10|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|\process_pixel:c_pixel[3]_OTERM95                                                          ;
; 4.113 ; 4.329        ; 0.216          ; High Pulse Width ; inst10|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|\process_pixel:c_pixel[4]_OTERM89                                                          ;
; 4.113 ; 4.329        ; 0.216          ; High Pulse Width ; inst10|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|\process_pixel:c_pixel[4]_OTERM91                                                          ;
; 4.113 ; 4.329        ; 0.216          ; High Pulse Width ; inst10|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|\process_pixel:pixel[0]                                                                    ;
+-------+--------------+----------------+------------------+----------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'inst6|altpll_component|auto_generated|pll1|clk[0]'                                                                                        ;
+-------+--------------+----------------+------------------+---------------------------------------------------+------------+----------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                             ; Clock Edge ; Target                                                   ;
+-------+--------------+----------------+------------------+---------------------------------------------------+------------+----------------------------------------------------------+
; 4.121 ; 4.337        ; 0.216          ; High Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|\process_pixel:a_pixel[7]                  ;
; 4.121 ; 4.337        ; 0.216          ; High Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|\process_pixel:c_pixel[5]_OTERM85_OTERM125 ;
; 4.121 ; 4.337        ; 0.216          ; High Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|\process_pixel:c_pixel[6]_OTERM81_OTERM121 ;
; 4.121 ; 4.337        ; 0.216          ; High Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|\process_pixel:c_pixel[6]_OTERM81_OTERM123 ;
; 4.121 ; 4.337        ; 0.216          ; High Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|\process_pixel:c_pixel[7]_OTERM75_OTERM115 ;
; 4.121 ; 4.337        ; 0.216          ; High Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|\process_pixel:c_pixel[7]_OTERM77          ;
; 4.121 ; 4.337        ; 0.216          ; High Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|clock_sw                                   ;
; 4.121 ; 4.337        ; 0.216          ; High Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|column[0]                                  ;
; 4.121 ; 4.337        ; 0.216          ; High Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|column[10]                                 ;
; 4.121 ; 4.337        ; 0.216          ; High Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|column[1]                                  ;
; 4.121 ; 4.337        ; 0.216          ; High Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|column[2]                                  ;
; 4.121 ; 4.337        ; 0.216          ; High Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|column[3]                                  ;
; 4.121 ; 4.337        ; 0.216          ; High Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|column[4]                                  ;
; 4.121 ; 4.337        ; 0.216          ; High Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|column[5]                                  ;
; 4.121 ; 4.337        ; 0.216          ; High Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|column[6]                                  ;
; 4.121 ; 4.337        ; 0.216          ; High Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|column[7]                                  ;
; 4.121 ; 4.337        ; 0.216          ; High Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|column[8]                                  ;
; 4.121 ; 4.337        ; 0.216          ; High Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|column[9]                                  ;
; 4.121 ; 4.337        ; 0.216          ; High Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|pixel_out[0]_OTERM103                      ;
; 4.121 ; 4.337        ; 0.216          ; High Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|pixel_out[0]_OTERM105                      ;
; 4.121 ; 4.337        ; 0.216          ; High Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|pixel_out[1]_OTERM111                      ;
; 4.121 ; 4.337        ; 0.216          ; High Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|pixel_out[5]_OTERM47                       ;
; 4.121 ; 4.337        ; 0.216          ; High Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|pixel_out[5]_OTERM49_OTERM65               ;
; 4.121 ; 4.337        ; 0.216          ; High Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|pixel_out[5]_OTERM49_OTERM67               ;
; 4.121 ; 4.337        ; 0.216          ; High Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|pixel_out[6]_OTERM43                       ;
; 4.121 ; 4.337        ; 0.216          ; High Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|pixel_out[6]_OTERM45_OTERM63               ;
; 4.121 ; 4.337        ; 0.216          ; High Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|pixel_out[7]_OTERM37                       ;
; 4.121 ; 4.337        ; 0.216          ; High Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|pixel_out[7]_OTERM41                       ;
; 4.122 ; 4.338        ; 0.216          ; High Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|\process_pixel:a_pixel[2]                  ;
; 4.122 ; 4.338        ; 0.216          ; High Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|\process_pixel:a_pixel[3]                  ;
; 4.122 ; 4.338        ; 0.216          ; High Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|\process_pixel:a_pixel[4]                  ;
; 4.122 ; 4.338        ; 0.216          ; High Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|\process_pixel:a_pixel[6]                  ;
; 4.122 ; 4.338        ; 0.216          ; High Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|\process_pixel:c_pixel[1]                  ;
; 4.122 ; 4.338        ; 0.216          ; High Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|\process_pixel:c_pixel[5]_OTERM85_OTERM127 ;
; 4.122 ; 4.338        ; 0.216          ; High Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|\process_pixel:c_pixel[5]_OTERM87          ;
; 4.122 ; 4.338        ; 0.216          ; High Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|\process_pixel:c_pixel[6]_OTERM83          ;
; 4.122 ; 4.338        ; 0.216          ; High Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|\process_pixel:c_pixel[7]_OTERM75_OTERM117 ;
; 4.122 ; 4.338        ; 0.216          ; High Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|\process_pixel:c_pixel[7]_OTERM75_OTERM119 ;
; 4.122 ; 4.338        ; 0.216          ; High Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|\process_pixel:c_pixel[7]_OTERM79          ;
; 4.122 ; 4.338        ; 0.216          ; High Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|\process_pixel:pixel[1]                    ;
; 4.122 ; 4.338        ; 0.216          ; High Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|avg_pixel                                  ;
; 4.122 ; 4.338        ; 0.216          ; High Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|col_number[0]                              ;
; 4.122 ; 4.338        ; 0.216          ; High Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|col_number[1]                              ;
; 4.122 ; 4.338        ; 0.216          ; High Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|col_number[2]                              ;
; 4.122 ; 4.338        ; 0.216          ; High Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|col_number[3]                              ;
; 4.122 ; 4.338        ; 0.216          ; High Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|col_number[4]                              ;
; 4.122 ; 4.338        ; 0.216          ; High Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|col_number[5]                              ;
; 4.122 ; 4.338        ; 0.216          ; High Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|col_number[6]                              ;
; 4.122 ; 4.338        ; 0.216          ; High Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|col_number[7]                              ;
; 4.122 ; 4.338        ; 0.216          ; High Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|col_number[8]                              ;
; 4.122 ; 4.338        ; 0.216          ; High Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|col_number[9]                              ;
; 4.122 ; 4.338        ; 0.216          ; High Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|decimator[0]                               ;
; 4.122 ; 4.338        ; 0.216          ; High Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|decimator[1]                               ;
; 4.122 ; 4.338        ; 0.216          ; High Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|decimator[2]                               ;
; 4.122 ; 4.338        ; 0.216          ; High Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|front_porch[0]                             ;
; 4.122 ; 4.338        ; 0.216          ; High Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|front_porch[5]                             ;
; 4.122 ; 4.338        ; 0.216          ; High Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|front_porch[6]                             ;
; 4.122 ; 4.338        ; 0.216          ; High Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|hcount[3]                                  ;
; 4.122 ; 4.338        ; 0.216          ; High Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|magenta[3]                                 ;
; 4.122 ; 4.338        ; 0.216          ; High Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|row_number[0]                              ;
; 4.122 ; 4.338        ; 0.216          ; High Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|row_number[1]                              ;
; 4.122 ; 4.338        ; 0.216          ; High Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|shrink                                     ;
; 4.122 ; 4.338        ; 0.216          ; High Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:inst2|\horizontal:hcount[0]                 ;
; 4.122 ; 4.338        ; 0.216          ; High Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:inst2|\horizontal:hcount[10]                ;
; 4.122 ; 4.338        ; 0.216          ; High Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:inst2|\horizontal:hcount[1]                 ;
; 4.122 ; 4.338        ; 0.216          ; High Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:inst2|\horizontal:hcount[2]                 ;
; 4.122 ; 4.338        ; 0.216          ; High Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:inst2|\horizontal:hcount[3]                 ;
; 4.122 ; 4.338        ; 0.216          ; High Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:inst2|\horizontal:hcount[4]                 ;
; 4.122 ; 4.338        ; 0.216          ; High Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:inst2|\horizontal:hcount[5]                 ;
; 4.122 ; 4.338        ; 0.216          ; High Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:inst2|\horizontal:hcount[6]                 ;
; 4.122 ; 4.338        ; 0.216          ; High Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:inst2|\horizontal:hcount[7]                 ;
; 4.122 ; 4.338        ; 0.216          ; High Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:inst2|\horizontal:hcount[8]                 ;
; 4.122 ; 4.338        ; 0.216          ; High Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:inst2|\horizontal:hcount[9]                 ;
; 4.122 ; 4.338        ; 0.216          ; High Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:inst2|\horizontal:hpeak[2]                  ;
; 4.122 ; 4.338        ; 0.216          ; High Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:inst2|\horizontal:hpeak[3]                  ;
; 4.122 ; 4.338        ; 0.216          ; High Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:inst2|\horizontal:hpeak[4]                  ;
; 4.122 ; 4.338        ; 0.216          ; High Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:inst2|\horizontal:hpeak[5]                  ;
; 4.122 ; 4.338        ; 0.216          ; High Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:inst2|\horizontal:sync_high[0]              ;
; 4.122 ; 4.338        ; 0.216          ; High Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:inst2|\horizontal:sync_high[12]             ;
; 4.122 ; 4.338        ; 0.216          ; High Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:inst2|\horizontal:sync_high[13]             ;
; 4.122 ; 4.338        ; 0.216          ; High Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:inst2|\horizontal:sync_high[2]              ;
; 4.122 ; 4.338        ; 0.216          ; High Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:inst2|\horizontal:sync_high[3]              ;
; 4.122 ; 4.338        ; 0.216          ; High Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:inst2|\horizontal:sync_high[4]              ;
; 4.122 ; 4.338        ; 0.216          ; High Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:inst2|\horizontal:sync_high[5]              ;
; 4.122 ; 4.338        ; 0.216          ; High Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:inst2|\horizontal:sync_high[6]              ;
; 4.122 ; 4.338        ; 0.216          ; High Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:inst2|\horizontal:sync_high[7]              ;
; 4.122 ; 4.338        ; 0.216          ; High Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:inst2|\horizontal:sync_high[8]              ;
; 4.123 ; 4.339        ; 0.216          ; High Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|\process_pixel:a_pixel[0]                  ;
; 4.123 ; 4.339        ; 0.216          ; High Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|\process_pixel:a_pixel[1]                  ;
; 4.123 ; 4.339        ; 0.216          ; High Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|\process_pixel:a_pixel[5]                  ;
; 4.123 ; 4.339        ; 0.216          ; High Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|\process_pixel:c_pixel[0]                  ;
; 4.123 ; 4.339        ; 0.216          ; High Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|\process_pixel:c_pixel[2]_OTERM97          ;
; 4.123 ; 4.339        ; 0.216          ; High Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|\process_pixel:c_pixel[2]_OTERM99          ;
; 4.123 ; 4.339        ; 0.216          ; High Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|\process_pixel:c_pixel[3]_OTERM93          ;
; 4.123 ; 4.339        ; 0.216          ; High Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|\process_pixel:c_pixel[3]_OTERM95          ;
; 4.123 ; 4.339        ; 0.216          ; High Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|\process_pixel:c_pixel[4]_OTERM89          ;
; 4.123 ; 4.339        ; 0.216          ; High Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|\process_pixel:c_pixel[4]_OTERM91          ;
; 4.123 ; 4.339        ; 0.216          ; High Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|\process_pixel:pixel[0]                    ;
; 4.123 ; 4.339        ; 0.216          ; High Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|\process_pixel:pixel[2]                    ;
; 4.123 ; 4.339        ; 0.216          ; High Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|apple2                                     ;
+-------+--------------+----------------+------------------+---------------------------------------------------+------------+----------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                                                                                             ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                       ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------------------------------------+
; 9.818  ; 9.818        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst6|altpll_component|auto_generated|pll1|clk[0]            ;
; 9.818  ; 9.818        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst6|altpll_component|auto_generated|pll1|observablevcoout  ;
; 9.821  ; 9.821        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.821  ; 9.821        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[1]           ;
; 9.821  ; 9.821        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst14|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.828  ; 9.828        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst10|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.828  ; 9.828        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst10|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.855  ; 9.855        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst14|altpll_component|auto_generated|pll1|inclk[0]         ;
; 9.856  ; 9.856        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                             ;
; 9.861  ; 9.861        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst10|altpll_component|auto_generated|pll1|inclk[0]         ;
; 9.865  ; 9.865        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~inputclkctrl|inclk[0]                               ;
; 9.865  ; 9.865        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~inputclkctrl|outclk                                 ;
; 9.879  ; 9.879        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst6|altpll_component|auto_generated|pll1|inclk[0]          ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                             ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                             ;
; 10.120 ; 10.120       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst6|altpll_component|auto_generated|pll1|inclk[0]          ;
; 10.135 ; 10.135       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~inputclkctrl|inclk[0]                               ;
; 10.135 ; 10.135       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~inputclkctrl|outclk                                 ;
; 10.138 ; 10.138       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst10|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.144 ; 10.144       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                             ;
; 10.145 ; 10.145       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst14|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.171 ; 10.171       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst10|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.171 ; 10.171       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst10|altpll_component|auto_generated|pll1|observablevcoout ;
; 10.177 ; 10.177       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.177 ; 10.177       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[1]           ;
; 10.177 ; 10.177       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst14|altpll_component|auto_generated|pll1|observablevcoout ;
; 10.179 ; 10.179       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst6|altpll_component|auto_generated|pll1|clk[0]            ;
; 10.179 ; 10.179       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst6|altpll_component|auto_generated|pll1|observablevcoout  ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                                                     ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'inst14|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                          ;
+--------+--------------+----------------+------------------+----------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                              ; Clock Edge ; Target                                                                                                    ;
+--------+--------------+----------------+------------------+----------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------+
; 19.611 ; 19.827       ; 0.216          ; High Pulse Width ; inst14|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:inst7|hcount[0]                                                                                    ;
; 19.611 ; 19.827       ; 0.216          ; High Pulse Width ; inst14|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:inst7|hcount[10]                                                                                   ;
; 19.611 ; 19.827       ; 0.216          ; High Pulse Width ; inst14|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:inst7|hcount[11]                                                                                   ;
; 19.611 ; 19.827       ; 0.216          ; High Pulse Width ; inst14|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:inst7|hcount[12]                                                                                   ;
; 19.611 ; 19.827       ; 0.216          ; High Pulse Width ; inst14|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:inst7|hcount[13]                                                                                   ;
; 19.611 ; 19.827       ; 0.216          ; High Pulse Width ; inst14|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:inst7|hcount[1]                                                                                    ;
; 19.611 ; 19.827       ; 0.216          ; High Pulse Width ; inst14|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:inst7|hcount[2]                                                                                    ;
; 19.611 ; 19.827       ; 0.216          ; High Pulse Width ; inst14|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:inst7|hcount[3]                                                                                    ;
; 19.611 ; 19.827       ; 0.216          ; High Pulse Width ; inst14|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:inst7|hcount[4]                                                                                    ;
; 19.611 ; 19.827       ; 0.216          ; High Pulse Width ; inst14|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:inst7|hcount[5]                                                                                    ;
; 19.611 ; 19.827       ; 0.216          ; High Pulse Width ; inst14|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:inst7|hcount[6]                                                                                    ;
; 19.611 ; 19.827       ; 0.216          ; High Pulse Width ; inst14|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:inst7|hcount[7]                                                                                    ;
; 19.611 ; 19.827       ; 0.216          ; High Pulse Width ; inst14|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:inst7|hcount[8]                                                                                    ;
; 19.611 ; 19.827       ; 0.216          ; High Pulse Width ; inst14|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:inst7|hcount[9]                                                                                    ;
; 19.611 ; 19.827       ; 0.216          ; High Pulse Width ; inst14|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:inst7|hsync                                                                                        ;
; 19.611 ; 19.827       ; 0.216          ; High Pulse Width ; inst14|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:inst7|row_number[0]                                                                                ;
; 19.611 ; 19.827       ; 0.216          ; High Pulse Width ; inst14|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:inst7|row_number[1]                                                                                ;
; 19.611 ; 19.827       ; 0.216          ; High Pulse Width ; inst14|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:inst7|row_number[2]                                                                                ;
; 19.611 ; 19.827       ; 0.216          ; High Pulse Width ; inst14|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:inst7|row_number[3]                                                                                ;
; 19.611 ; 19.827       ; 0.216          ; High Pulse Width ; inst14|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:inst7|row_number[4]                                                                                ;
; 19.611 ; 19.827       ; 0.216          ; High Pulse Width ; inst14|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:inst7|row_number[5]                                                                                ;
; 19.611 ; 19.827       ; 0.216          ; High Pulse Width ; inst14|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:inst7|row_number[6]                                                                                ;
; 19.611 ; 19.827       ; 0.216          ; High Pulse Width ; inst14|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:inst7|row_number[7]                                                                                ;
; 19.611 ; 19.827       ; 0.216          ; High Pulse Width ; inst14|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:inst7|row_number[8]                                                                                ;
; 19.611 ; 19.827       ; 0.216          ; High Pulse Width ; inst14|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:inst7|row_number[9]                                                                                ;
; 19.611 ; 19.827       ; 0.216          ; High Pulse Width ; inst14|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:inst7|vcount[0]                                                                                    ;
; 19.611 ; 19.827       ; 0.216          ; High Pulse Width ; inst14|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:inst7|vcount[2]                                                                                    ;
; 19.611 ; 19.827       ; 0.216          ; High Pulse Width ; inst14|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:inst7|vcount[4]                                                                                    ;
; 19.611 ; 19.827       ; 0.216          ; High Pulse Width ; inst14|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:inst7|vcount[5]                                                                                    ;
; 19.611 ; 19.827       ; 0.216          ; High Pulse Width ; inst14|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:inst7|vcount[8]                                                                                    ;
; 19.611 ; 19.827       ; 0.216          ; High Pulse Width ; inst14|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:inst7|vcount[9]                                                                                    ;
; 19.611 ; 19.827       ; 0.216          ; High Pulse Width ; inst14|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:inst7|vga_out[0]                                                                                   ;
; 19.611 ; 19.827       ; 0.216          ; High Pulse Width ; inst14|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:inst7|vga_out[1]                                                                                   ;
; 19.611 ; 19.827       ; 0.216          ; High Pulse Width ; inst14|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:inst7|vga_out[3]                                                                                   ;
; 19.611 ; 19.827       ; 0.216          ; High Pulse Width ; inst14|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:inst7|vga_out[5]                                                                                   ;
; 19.611 ; 19.827       ; 0.216          ; High Pulse Width ; inst14|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:inst7|vga_out[6]                                                                                   ;
; 19.611 ; 19.827       ; 0.216          ; High Pulse Width ; inst14|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:inst7|vga_out[8]                                                                                   ;
; 19.611 ; 19.827       ; 0.216          ; High Pulse Width ; inst14|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:inst7|vga_out[9]                                                                                   ;
; 19.611 ; 19.827       ; 0.216          ; High Pulse Width ; inst14|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:inst7|videoh                                                                                       ;
; 19.611 ; 19.827       ; 0.216          ; High Pulse Width ; inst14|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:inst7|videov                                                                                       ;
; 19.611 ; 19.827       ; 0.216          ; High Pulse Width ; inst14|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:inst7|vsync                                                                                        ;
; 19.612 ; 19.828       ; 0.216          ; High Pulse Width ; inst14|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:inst7|vcount[1]                                                                                    ;
; 19.612 ; 19.828       ; 0.216          ; High Pulse Width ; inst14|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:inst7|vcount[3]                                                                                    ;
; 19.612 ; 19.828       ; 0.216          ; High Pulse Width ; inst14|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:inst7|vcount[6]                                                                                    ;
; 19.612 ; 19.828       ; 0.216          ; High Pulse Width ; inst14|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:inst7|vcount[7]                                                                                    ;
; 19.612 ; 19.828       ; 0.216          ; High Pulse Width ; inst14|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:inst7|vga_out[2]                                                                                   ;
; 19.612 ; 19.828       ; 0.216          ; High Pulse Width ; inst14|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:inst7|vga_out[4]                                                                                   ;
; 19.612 ; 19.828       ; 0.216          ; High Pulse Width ; inst14|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:inst7|vga_out[7]                                                                                   ;
; 19.612 ; 19.828       ; 0.216          ; High Pulse Width ; inst14|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:inst7|video_active                                                                                 ;
; 19.622 ; 19.852       ; 0.230          ; Low Pulse Width  ; inst14|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2:inst1|altsyncram:altsyncram_component|altsyncram_0ak1:auto_generated|ram_block1a0~portb_address_reg0 ;
; 19.647 ; 19.877       ; 0.230          ; High Pulse Width ; inst14|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2:inst1|altsyncram:altsyncram_component|altsyncram_0ak1:auto_generated|ram_block1a0~portb_address_reg0 ;
; 19.670 ; 19.825       ; 0.155          ; Low Pulse Width  ; inst14|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:inst7|deinterlace                                                                                  ;
; 19.670 ; 19.825       ; 0.155          ; Low Pulse Width  ; inst14|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:inst7|scanline                                                                                     ;
; 19.719 ; 19.903       ; 0.184          ; Low Pulse Width  ; inst14|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:inst7|vcount[0]                                                                                    ;
; 19.719 ; 19.903       ; 0.184          ; Low Pulse Width  ; inst14|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:inst7|vcount[1]                                                                                    ;
; 19.719 ; 19.903       ; 0.184          ; Low Pulse Width  ; inst14|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:inst7|vcount[3]                                                                                    ;
; 19.719 ; 19.903       ; 0.184          ; Low Pulse Width  ; inst14|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:inst7|vcount[6]                                                                                    ;
; 19.719 ; 19.903       ; 0.184          ; Low Pulse Width  ; inst14|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:inst7|vcount[7]                                                                                    ;
; 19.719 ; 19.903       ; 0.184          ; Low Pulse Width  ; inst14|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:inst7|vga_out[0]                                                                                   ;
; 19.719 ; 19.903       ; 0.184          ; Low Pulse Width  ; inst14|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:inst7|vga_out[2]                                                                                   ;
; 19.719 ; 19.903       ; 0.184          ; Low Pulse Width  ; inst14|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:inst7|vga_out[3]                                                                                   ;
; 19.719 ; 19.903       ; 0.184          ; Low Pulse Width  ; inst14|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:inst7|vga_out[4]                                                                                   ;
; 19.719 ; 19.903       ; 0.184          ; Low Pulse Width  ; inst14|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:inst7|vga_out[5]                                                                                   ;
; 19.719 ; 19.903       ; 0.184          ; Low Pulse Width  ; inst14|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:inst7|vga_out[6]                                                                                   ;
; 19.719 ; 19.903       ; 0.184          ; Low Pulse Width  ; inst14|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:inst7|vga_out[7]                                                                                   ;
; 19.719 ; 19.903       ; 0.184          ; Low Pulse Width  ; inst14|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:inst7|vga_out[8]                                                                                   ;
; 19.719 ; 19.903       ; 0.184          ; Low Pulse Width  ; inst14|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:inst7|vga_out[9]                                                                                   ;
; 19.719 ; 19.903       ; 0.184          ; Low Pulse Width  ; inst14|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:inst7|video_active                                                                                 ;
; 19.719 ; 19.903       ; 0.184          ; Low Pulse Width  ; inst14|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:inst7|videov                                                                                       ;
; 19.719 ; 19.903       ; 0.184          ; Low Pulse Width  ; inst14|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:inst7|vsync                                                                                        ;
; 19.720 ; 19.904       ; 0.184          ; Low Pulse Width  ; inst14|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:inst7|hcount[0]                                                                                    ;
; 19.720 ; 19.904       ; 0.184          ; Low Pulse Width  ; inst14|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:inst7|hcount[10]                                                                                   ;
; 19.720 ; 19.904       ; 0.184          ; Low Pulse Width  ; inst14|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:inst7|hcount[11]                                                                                   ;
; 19.720 ; 19.904       ; 0.184          ; Low Pulse Width  ; inst14|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:inst7|hcount[12]                                                                                   ;
; 19.720 ; 19.904       ; 0.184          ; Low Pulse Width  ; inst14|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:inst7|hcount[13]                                                                                   ;
; 19.720 ; 19.904       ; 0.184          ; Low Pulse Width  ; inst14|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:inst7|hcount[1]                                                                                    ;
; 19.720 ; 19.904       ; 0.184          ; Low Pulse Width  ; inst14|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:inst7|hcount[2]                                                                                    ;
; 19.720 ; 19.904       ; 0.184          ; Low Pulse Width  ; inst14|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:inst7|hcount[3]                                                                                    ;
; 19.720 ; 19.904       ; 0.184          ; Low Pulse Width  ; inst14|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:inst7|hcount[4]                                                                                    ;
; 19.720 ; 19.904       ; 0.184          ; Low Pulse Width  ; inst14|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:inst7|hcount[5]                                                                                    ;
; 19.720 ; 19.904       ; 0.184          ; Low Pulse Width  ; inst14|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:inst7|hcount[6]                                                                                    ;
; 19.720 ; 19.904       ; 0.184          ; Low Pulse Width  ; inst14|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:inst7|hcount[7]                                                                                    ;
; 19.720 ; 19.904       ; 0.184          ; Low Pulse Width  ; inst14|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:inst7|hcount[8]                                                                                    ;
; 19.720 ; 19.904       ; 0.184          ; Low Pulse Width  ; inst14|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:inst7|hcount[9]                                                                                    ;
; 19.720 ; 19.904       ; 0.184          ; Low Pulse Width  ; inst14|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:inst7|hsync                                                                                        ;
; 19.720 ; 19.904       ; 0.184          ; Low Pulse Width  ; inst14|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:inst7|row_number[0]                                                                                ;
; 19.720 ; 19.904       ; 0.184          ; Low Pulse Width  ; inst14|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:inst7|row_number[1]                                                                                ;
; 19.720 ; 19.904       ; 0.184          ; Low Pulse Width  ; inst14|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:inst7|row_number[2]                                                                                ;
; 19.720 ; 19.904       ; 0.184          ; Low Pulse Width  ; inst14|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:inst7|row_number[3]                                                                                ;
; 19.720 ; 19.904       ; 0.184          ; Low Pulse Width  ; inst14|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:inst7|row_number[4]                                                                                ;
; 19.720 ; 19.904       ; 0.184          ; Low Pulse Width  ; inst14|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:inst7|row_number[5]                                                                                ;
; 19.720 ; 19.904       ; 0.184          ; Low Pulse Width  ; inst14|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:inst7|row_number[6]                                                                                ;
; 19.720 ; 19.904       ; 0.184          ; Low Pulse Width  ; inst14|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:inst7|row_number[7]                                                                                ;
; 19.720 ; 19.904       ; 0.184          ; Low Pulse Width  ; inst14|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:inst7|row_number[8]                                                                                ;
; 19.720 ; 19.904       ; 0.184          ; Low Pulse Width  ; inst14|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:inst7|row_number[9]                                                                                ;
; 19.720 ; 19.904       ; 0.184          ; Low Pulse Width  ; inst14|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:inst7|vcount[2]                                                                                    ;
; 19.720 ; 19.904       ; 0.184          ; Low Pulse Width  ; inst14|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:inst7|vcount[4]                                                                                    ;
; 19.720 ; 19.904       ; 0.184          ; Low Pulse Width  ; inst14|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:inst7|vcount[5]                                                                                    ;
; 19.720 ; 19.904       ; 0.184          ; Low Pulse Width  ; inst14|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:inst7|vcount[8]                                                                                    ;
; 19.720 ; 19.904       ; 0.184          ; Low Pulse Width  ; inst14|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:inst7|vcount[9]                                                                                    ;
+--------+--------------+----------------+------------------+----------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                 ;
+--------------+------------+-------+-------+------------+----------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                    ;
+--------------+------------+-------+-------+------------+----------------------------------------------------+
; FP1          ; CLOCK_50   ; 1.133 ; 1.475 ; Rise       ; inst10|altpll_component|auto_generated|pll1|clk[0] ;
; FP2          ; CLOCK_50   ; 1.139 ; 1.534 ; Rise       ; inst10|altpll_component|auto_generated|pll1|clk[0] ;
; FP3          ; CLOCK_50   ; 1.128 ; 1.427 ; Rise       ; inst10|altpll_component|auto_generated|pll1|clk[0] ;
; FP4          ; CLOCK_50   ; 3.108 ; 3.419 ; Rise       ; inst10|altpll_component|auto_generated|pll1|clk[0] ;
; FP6          ; CLOCK_50   ; 1.189 ; 1.560 ; Rise       ; inst10|altpll_component|auto_generated|pll1|clk[0] ;
; FP7          ; CLOCK_50   ; 1.150 ; 1.556 ; Rise       ; inst10|altpll_component|auto_generated|pll1|clk[0] ;
; HSYNC        ; CLOCK_50   ; 5.153 ; 5.234 ; Rise       ; inst10|altpll_component|auto_generated|pll1|clk[0] ;
; VSYNC        ; CLOCK_50   ; 2.109 ; 2.239 ; Rise       ; inst10|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQ[*]   ; CLOCK_50   ; 3.178 ; 3.530 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 3.138 ; 3.499 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 3.124 ; 3.484 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 2.417 ; 2.750 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 2.535 ; 2.859 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 2.783 ; 3.103 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 2.886 ; 3.230 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 3.178 ; 3.530 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 2.459 ; 2.799 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 2.705 ; 3.059 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 2.864 ; 3.241 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 2.890 ; 3.291 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 2.734 ; 3.092 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 2.714 ; 3.039 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 2.929 ; 3.349 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 2.804 ; 3.177 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 2.827 ; 3.164 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
; FP0          ; CLOCK_50   ; 1.234 ; 1.548 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[1] ;
; FP4          ; CLOCK_50   ; 1.230 ; 1.544 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[1] ;
+--------------+------------+-------+-------+------------+----------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                    ;
+--------------+------------+--------+--------+------------+----------------------------------------------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                    ;
+--------------+------------+--------+--------+------------+----------------------------------------------------+
; FP1          ; CLOCK_50   ; -0.425 ; -0.753 ; Rise       ; inst10|altpll_component|auto_generated|pll1|clk[0] ;
; FP2          ; CLOCK_50   ; -0.374 ; -0.736 ; Rise       ; inst10|altpll_component|auto_generated|pll1|clk[0] ;
; FP3          ; CLOCK_50   ; -0.434 ; -0.725 ; Rise       ; inst10|altpll_component|auto_generated|pll1|clk[0] ;
; FP4          ; CLOCK_50   ; -2.321 ; -2.619 ; Rise       ; inst10|altpll_component|auto_generated|pll1|clk[0] ;
; FP6          ; CLOCK_50   ; -0.479 ; -0.835 ; Rise       ; inst10|altpll_component|auto_generated|pll1|clk[0] ;
; FP7          ; CLOCK_50   ; -0.454 ; -0.849 ; Rise       ; inst10|altpll_component|auto_generated|pll1|clk[0] ;
; HSYNC        ; CLOCK_50   ; -0.928 ; -1.092 ; Rise       ; inst10|altpll_component|auto_generated|pll1|clk[0] ;
; VSYNC        ; CLOCK_50   ; -1.109 ; -1.209 ; Rise       ; inst10|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQ[*]   ; CLOCK_50   ; -1.864 ; -2.183 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; -2.558 ; -2.903 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; -2.544 ; -2.888 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; -1.864 ; -2.183 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; -1.980 ; -2.288 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; -2.217 ; -2.523 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; -2.316 ; -2.645 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; -2.595 ; -2.931 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; -1.902 ; -2.228 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; -2.140 ; -2.480 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; -2.290 ; -2.652 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; -2.316 ; -2.700 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; -2.168 ; -2.511 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; -2.149 ; -2.461 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; -2.353 ; -2.756 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; -2.233 ; -2.591 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; -2.259 ; -2.581 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
; FP0          ; CLOCK_50   ; -0.774 ; -1.081 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[1] ;
; FP4          ; CLOCK_50   ; -0.770 ; -1.077 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[1] ;
+--------------+------------+--------+--------+------------+----------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                         ;
+----------------+------------+-------+-------+------------+----------------------------------------------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                    ;
+----------------+------------+-------+-------+------------+----------------------------------------------------+
; DRAM_ADDR[*]   ; CLOCK_50   ; 3.499 ; 3.475 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[0]  ; CLOCK_50   ; 3.499 ; 3.475 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[1]  ; CLOCK_50   ; 3.400 ; 3.397 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[2]  ; CLOCK_50   ; 3.400 ; 3.397 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[3]  ; CLOCK_50   ; 3.399 ; 3.396 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[4]  ; CLOCK_50   ; 3.401 ; 3.398 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[5]  ; CLOCK_50   ; 3.398 ; 3.395 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[6]  ; CLOCK_50   ; 3.399 ; 3.396 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[7]  ; CLOCK_50   ; 3.397 ; 3.394 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[8]  ; CLOCK_50   ; 3.394 ; 3.392 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[9]  ; CLOCK_50   ; 3.499 ; 3.475 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[10] ; CLOCK_50   ; 3.481 ; 3.457 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[11] ; CLOCK_50   ; 3.494 ; 3.470 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[12] ; CLOCK_50   ; 3.392 ; 3.390 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_BA[*]     ; CLOCK_50   ; 3.400 ; 3.397 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_BA[0]    ; CLOCK_50   ; 3.398 ; 3.395 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_BA[1]    ; CLOCK_50   ; 3.400 ; 3.397 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CAS_N     ; CLOCK_50   ; 3.489 ; 3.465 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CLK       ; CLOCK_50   ; 3.149 ;       ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQ[*]     ; CLOCK_50   ; 3.499 ; 3.475 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]    ; CLOCK_50   ; 3.486 ; 3.462 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]    ; CLOCK_50   ; 3.486 ; 3.462 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]    ; CLOCK_50   ; 3.398 ; 3.395 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]    ; CLOCK_50   ; 3.389 ; 3.387 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]    ; CLOCK_50   ; 3.499 ; 3.475 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]    ; CLOCK_50   ; 3.493 ; 3.469 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]    ; CLOCK_50   ; 3.493 ; 3.469 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]    ; CLOCK_50   ; 3.397 ; 3.394 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]    ; CLOCK_50   ; 3.400 ; 3.397 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]    ; CLOCK_50   ; 3.400 ; 3.397 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]   ; CLOCK_50   ; 3.401 ; 3.398 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]   ; CLOCK_50   ; 3.401 ; 3.398 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]   ; CLOCK_50   ; 3.397 ; 3.394 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]   ; CLOCK_50   ; 3.401 ; 3.398 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]   ; CLOCK_50   ; 3.401 ; 3.398 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]   ; CLOCK_50   ; 3.499 ; 3.475 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQM[*]    ; CLOCK_50   ; 3.397 ; 3.394 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[0]   ; CLOCK_50   ; 3.397 ; 3.394 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[1]   ; CLOCK_50   ; 3.397 ; 3.394 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_RAS_N     ; CLOCK_50   ; 3.489 ; 3.465 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_WE_N      ; CLOCK_50   ; 3.496 ; 3.472 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CLK       ; CLOCK_50   ;       ; 3.114 ; Fall       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
; VGAB0          ; CLOCK_50   ; 4.900 ; 4.976 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[1] ;
; VGAB1          ; CLOCK_50   ; 4.724 ; 4.774 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[1] ;
; VGAG0          ; CLOCK_50   ; 4.768 ; 4.843 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[1] ;
; VGAG1          ; CLOCK_50   ; 5.116 ; 5.161 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[1] ;
; VGAG2          ; CLOCK_50   ; 5.467 ; 5.540 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[1] ;
; VGAHS          ; CLOCK_50   ; 4.996 ; 5.075 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[1] ;
; VGAR0          ; CLOCK_50   ; 5.255 ; 5.332 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[1] ;
; VGAR1          ; CLOCK_50   ; 5.378 ; 5.401 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[1] ;
; VGAR2          ; CLOCK_50   ; 4.981 ; 5.060 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[1] ;
; VGAVS          ; CLOCK_50   ; 5.159 ; 5.250 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[1] ;
+----------------+------------+-------+-------+------------+----------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                 ;
+----------------+------------+-------+-------+------------+----------------------------------------------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                    ;
+----------------+------------+-------+-------+------------+----------------------------------------------------+
; DRAM_ADDR[*]   ; CLOCK_50   ; 3.093 ; 3.091 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[0]  ; CLOCK_50   ; 3.200 ; 3.176 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[1]  ; CLOCK_50   ; 3.103 ; 3.099 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[2]  ; CLOCK_50   ; 3.103 ; 3.099 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[3]  ; CLOCK_50   ; 3.102 ; 3.098 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[4]  ; CLOCK_50   ; 3.104 ; 3.100 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[5]  ; CLOCK_50   ; 3.101 ; 3.097 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[6]  ; CLOCK_50   ; 3.102 ; 3.098 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[7]  ; CLOCK_50   ; 3.099 ; 3.095 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[8]  ; CLOCK_50   ; 3.095 ; 3.093 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[9]  ; CLOCK_50   ; 3.200 ; 3.176 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[10] ; CLOCK_50   ; 3.182 ; 3.158 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[11] ; CLOCK_50   ; 3.194 ; 3.170 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[12] ; CLOCK_50   ; 3.093 ; 3.091 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_BA[*]     ; CLOCK_50   ; 3.101 ; 3.097 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_BA[0]    ; CLOCK_50   ; 3.101 ; 3.097 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_BA[1]    ; CLOCK_50   ; 3.102 ; 3.098 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CAS_N     ; CLOCK_50   ; 3.190 ; 3.166 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CLK       ; CLOCK_50   ; 2.795 ;       ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQ[*]     ; CLOCK_50   ; 3.089 ; 3.087 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]    ; CLOCK_50   ; 3.187 ; 3.163 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]    ; CLOCK_50   ; 3.187 ; 3.163 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]    ; CLOCK_50   ; 3.101 ; 3.097 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]    ; CLOCK_50   ; 3.089 ; 3.087 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]    ; CLOCK_50   ; 3.200 ; 3.176 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]    ; CLOCK_50   ; 3.194 ; 3.170 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]    ; CLOCK_50   ; 3.194 ; 3.170 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]    ; CLOCK_50   ; 3.100 ; 3.096 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]    ; CLOCK_50   ; 3.103 ; 3.099 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]    ; CLOCK_50   ; 3.103 ; 3.099 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]   ; CLOCK_50   ; 3.103 ; 3.099 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]   ; CLOCK_50   ; 3.103 ; 3.099 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]   ; CLOCK_50   ; 3.099 ; 3.095 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]   ; CLOCK_50   ; 3.103 ; 3.099 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]   ; CLOCK_50   ; 3.103 ; 3.099 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]   ; CLOCK_50   ; 3.200 ; 3.176 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQM[*]    ; CLOCK_50   ; 3.099 ; 3.095 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[0]   ; CLOCK_50   ; 3.099 ; 3.095 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[1]   ; CLOCK_50   ; 3.099 ; 3.095 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_RAS_N     ; CLOCK_50   ; 3.190 ; 3.166 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_WE_N      ; CLOCK_50   ; 3.197 ; 3.173 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CLK       ; CLOCK_50   ;       ; 2.760 ; Fall       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
; VGAB0          ; CLOCK_50   ; 4.474 ; 4.547 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[1] ;
; VGAB1          ; CLOCK_50   ; 4.305 ; 4.355 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[1] ;
; VGAG0          ; CLOCK_50   ; 4.347 ; 4.420 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[1] ;
; VGAG1          ; CLOCK_50   ; 4.682 ; 4.726 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[1] ;
; VGAG2          ; CLOCK_50   ; 5.022 ; 5.095 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[1] ;
; VGAHS          ; CLOCK_50   ; 4.565 ; 4.642 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[1] ;
; VGAR0          ; CLOCK_50   ; 4.817 ; 4.894 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[1] ;
; VGAR1          ; CLOCK_50   ; 4.937 ; 4.961 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[1] ;
; VGAR2          ; CLOCK_50   ; 4.555 ; 4.634 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[1] ;
; VGAVS          ; CLOCK_50   ; 4.723 ; 4.812 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[1] ;
+----------------+------------+-------+-------+------------+----------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                         ;
+--------------+------------+-------+-------+------------+----------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                    ;
+--------------+------------+-------+-------+------------+----------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 3.231 ; 3.180 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 3.329 ; 3.254 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 3.329 ; 3.254 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 3.232 ; 3.181 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 3.231 ; 3.191 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 3.342 ; 3.267 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 3.336 ; 3.261 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 3.336 ; 3.261 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 3.231 ; 3.180 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 3.234 ; 3.183 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 3.234 ; 3.183 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 3.235 ; 3.184 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 3.235 ; 3.184 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 3.231 ; 3.180 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 3.235 ; 3.184 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 3.235 ; 3.184 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 3.342 ; 3.267 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-------+-------+------------+----------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                 ;
+--------------+------------+-------+-------+------------+----------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                    ;
+--------------+------------+-------+-------+------------+----------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 2.933 ; 2.884 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 3.032 ; 2.957 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 3.032 ; 2.957 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 2.937 ; 2.886 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 2.933 ; 2.893 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 3.045 ; 2.970 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 3.039 ; 2.964 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 3.039 ; 2.964 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 2.936 ; 2.885 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 2.939 ; 2.888 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 2.939 ; 2.888 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 2.939 ; 2.888 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 2.939 ; 2.888 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 2.935 ; 2.884 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 2.939 ; 2.888 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 2.939 ; 2.888 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 3.045 ; 2.970 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-------+-------+------------+----------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                ;
+--------------+------------+-----------+-----------+------------+----------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                    ;
+--------------+------------+-----------+-----------+------------+----------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 3.211     ; 3.262     ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 3.309     ; 3.384     ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 3.309     ; 3.384     ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 3.212     ; 3.263     ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 3.246     ; 3.286     ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 3.322     ; 3.397     ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 3.316     ; 3.391     ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 3.316     ; 3.391     ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 3.211     ; 3.262     ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 3.214     ; 3.265     ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 3.214     ; 3.265     ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 3.215     ; 3.266     ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 3.215     ; 3.266     ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 3.211     ; 3.262     ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 3.215     ; 3.266     ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 3.215     ; 3.266     ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 3.322     ; 3.397     ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-----------+-----------+------------+----------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                        ;
+--------------+------------+-----------+-----------+------------+----------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                    ;
+--------------+------------+-----------+-----------+------------+----------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 2.914     ; 2.965     ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 3.010     ; 3.085     ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 3.010     ; 3.085     ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 2.916     ; 2.967     ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 2.946     ; 2.986     ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 3.023     ; 3.098     ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 3.017     ; 3.092     ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 3.017     ; 3.092     ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 2.915     ; 2.966     ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 2.918     ; 2.969     ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 2.918     ; 2.969     ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 2.918     ; 2.969     ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 2.918     ; 2.969     ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 2.914     ; 2.965     ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 2.918     ; 2.969     ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 2.918     ; 2.969     ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 3.023     ; 3.098     ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-----------+-----------+------------+----------------------------------------------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                          ;
+----------------------------------------------------+--------+---------------+
; Clock                                              ; Slack  ; End Point TNS ;
+----------------------------------------------------+--------+---------------+
; inst14|altpll_component|auto_generated|pll1|clk[0] ; -1.786 ; -1.786        ;
; inst14|altpll_component|auto_generated|pll1|clk[1] ; -1.272 ; -3.175        ;
; inst10|altpll_component|auto_generated|pll1|clk[0] ; 4.605  ; 0.000         ;
; inst6|altpll_component|auto_generated|pll1|clk[0]  ; 4.817  ; 0.000         ;
+----------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                           ;
+----------------------------------------------------+--------+---------------+
; Clock                                              ; Slack  ; End Point TNS ;
+----------------------------------------------------+--------+---------------+
; inst14|altpll_component|auto_generated|pll1|clk[1] ; -6.746 ; -7.963        ;
; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.095  ; 0.000         ;
; inst6|altpll_component|auto_generated|pll1|clk[0]  ; 0.095  ; 0.000         ;
; inst14|altpll_component|auto_generated|pll1|clk[0] ; 0.137  ; 0.000         ;
+----------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                                      ;
+----------------------------------------------------+-------+---------------+
; Clock                                              ; Slack ; End Point TNS ;
+----------------------------------------------------+-------+---------------+
; inst10|altpll_component|auto_generated|pll1|clk[0] ; 6.309 ; 0.000         ;
; inst6|altpll_component|auto_generated|pll1|clk[0]  ; 6.389 ; 0.000         ;
; inst14|altpll_component|auto_generated|pll1|clk[0] ; 6.432 ; 0.000         ;
+----------------------------------------------------+-------+---------------+


+----------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                                       ;
+----------------------------------------------------+-------+---------------+
; Clock                                              ; Slack ; End Point TNS ;
+----------------------------------------------------+-------+---------------+
; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.562 ; 0.000         ;
; inst6|altpll_component|auto_generated|pll1|clk[0]  ; 0.562 ; 0.000         ;
; inst14|altpll_component|auto_generated|pll1|clk[0] ; 0.685 ; 0.000         ;
+----------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                            ;
+----------------------------------------------------+--------+---------------+
; Clock                                              ; Slack  ; End Point TNS ;
+----------------------------------------------------+--------+---------------+
; inst14|altpll_component|auto_generated|pll1|clk[0] ; 3.506  ; 0.000         ;
; inst10|altpll_component|auto_generated|pll1|clk[0] ; 4.017  ; 0.000         ;
; inst6|altpll_component|auto_generated|pll1|clk[0]  ; 4.068  ; 0.000         ;
; CLOCK_50                                           ; 9.587  ; 0.000         ;
; inst14|altpll_component|auto_generated|pll1|clk[1] ; 19.620 ; 0.000         ;
+----------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'inst14|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                 ;
+--------+----------------------------------------------------------------------------------------------------------+-------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                ; To Node                                   ; Launch Clock                                       ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------+-------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; -1.786 ; inst14|altpll_component|auto_generated|pll1|clk[0]                                                       ; DRAM_CLK                                  ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 3.758        ; 0.000      ; 3.524      ;
; 1.744  ; sdram:inst|SdrDat[4]                                                                                     ; DRAM_DQ[4]                                ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -2.025     ; 1.727      ;
; 1.744  ; sdram:inst|SdrAdr[0]                                                                                     ; DRAM_ADDR[0]                              ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -2.025     ; 1.727      ;
; 1.744  ; sdram:inst|SdrDat[15]                                                                                    ; DRAM_DQ[15]                               ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -2.025     ; 1.727      ;
; 1.744  ; sdram:inst|SdrAdr[9]                                                                                     ; DRAM_ADDR[9]                              ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -2.025     ; 1.727      ;
; 1.746  ; sdram:inst|SdrCmd[0]                                                                                     ; DRAM_WE_N                                 ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -2.023     ; 1.727      ;
; 1.748  ; sdram:inst|SdrDat[6]                                                                                     ; DRAM_DQ[6]                                ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -2.021     ; 1.727      ;
; 1.748  ; sdram:inst|SdrDat[5]                                                                                     ; DRAM_DQ[5]                                ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -2.021     ; 1.727      ;
; 1.749  ; sdram:inst|SdrAdr[11]                                                                                    ; DRAM_ADDR[11]                             ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -2.020     ; 1.727      ;
; 1.751  ; sdram:inst|SdrCmd[2]                                                                                     ; DRAM_RAS_N                                ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -2.018     ; 1.727      ;
; 1.751  ; sdram:inst|SdrCmd[1]                                                                                     ; DRAM_CAS_N                                ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -2.018     ; 1.727      ;
; 1.754  ; sdram:inst|SdrDat[0]                                                                                     ; DRAM_DQ[0]                                ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -2.015     ; 1.727      ;
; 1.754  ; sdram:inst|SdrDat[1]                                                                                     ; DRAM_DQ[1]                                ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -2.015     ; 1.727      ;
; 1.758  ; sdram:inst|SdrAdr[10]                                                                                    ; DRAM_ADDR[10]                             ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -2.011     ; 1.727      ;
; 1.809  ; sdram:inst|SdrAdr[4]                                                                                     ; DRAM_ADDR[4]                              ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -2.030     ; 1.657      ;
; 1.810  ; sdram:inst|SdrAdr[2]                                                                                     ; DRAM_ADDR[2]                              ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -2.029     ; 1.657      ;
; 1.810  ; sdram:inst|SdrAdr[1]                                                                                     ; DRAM_ADDR[1]                              ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -2.029     ; 1.657      ;
; 1.810  ; sdram:inst|SdrDat[11]                                                                                    ; DRAM_DQ[11]                               ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -2.029     ; 1.657      ;
; 1.810  ; sdram:inst|SdrDat[8]                                                                                     ; DRAM_DQ[8]                                ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -2.029     ; 1.657      ;
; 1.810  ; sdram:inst|SdrDat[10]                                                                                    ; DRAM_DQ[10]                               ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -2.029     ; 1.657      ;
; 1.810  ; sdram:inst|SdrDat[9]                                                                                     ; DRAM_DQ[9]                                ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -2.029     ; 1.657      ;
; 1.810  ; sdram:inst|SdrDat[14]                                                                                    ; DRAM_DQ[14]                               ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -2.029     ; 1.657      ;
; 1.810  ; sdram:inst|SdrDat[13]                                                                                    ; DRAM_DQ[13]                               ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -2.029     ; 1.657      ;
; 1.811  ; sdram:inst|SdrBa1                                                                                        ; DRAM_BA[1]                                ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -2.028     ; 1.657      ;
; 1.811  ; sdram:inst|SdrDat[2]                                                                                     ; DRAM_DQ[2]                                ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -2.028     ; 1.657      ;
; 1.811  ; sdram:inst|SdrAdr[6]                                                                                     ; DRAM_ADDR[6]                              ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -2.028     ; 1.657      ;
; 1.811  ; sdram:inst|SdrAdr[5]                                                                                     ; DRAM_ADDR[5]                              ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -2.028     ; 1.657      ;
; 1.811  ; sdram:inst|SdrAdr[3]                                                                                     ; DRAM_ADDR[3]                              ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -2.028     ; 1.657      ;
; 1.812  ; sdram:inst|SdrBa0                                                                                        ; DRAM_BA[0]                                ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -2.027     ; 1.657      ;
; 1.812  ; sdram:inst|SdrDat[7]                                                                                     ; DRAM_DQ[7]                                ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -2.027     ; 1.657      ;
; 1.813  ; sdram:inst|SdrLdq                                                                                        ; DRAM_DQM[1]                               ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -2.026     ; 1.657      ;
; 1.813  ; sdram:inst|SdrLdq~_Duplicate_1                                                                           ; DRAM_DQM[0]                               ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -2.026     ; 1.657      ;
; 1.813  ; sdram:inst|SdrAdr[7]                                                                                     ; DRAM_ADDR[7]                              ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -2.026     ; 1.657      ;
; 1.813  ; sdram:inst|SdrDat[12]                                                                                    ; DRAM_DQ[12]                               ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -2.026     ; 1.657      ;
; 1.818  ; sdram:inst|SdrAdr[8]                                                                                     ; DRAM_ADDR[8]                              ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -2.024     ; 1.654      ;
; 1.820  ; sdram:inst|SdrAdr[12]                                                                                    ; DRAM_ADDR[12]                             ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -2.022     ; 1.654      ;
; 1.822  ; sdram:inst|SdrDat[3]                                                                                     ; DRAM_DQ[3]                                ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -2.020     ; 1.654      ;
; 1.850  ; sdram:inst|SdrDat[4]~en                                                                                  ; DRAM_DQ[4]                                ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -2.017     ; 1.629      ;
; 1.850  ; sdram:inst|SdrDat[15]~en                                                                                 ; DRAM_DQ[15]                               ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -2.017     ; 1.629      ;
; 1.854  ; sdram:inst|SdrDat[6]~en                                                                                  ; DRAM_DQ[6]                                ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -2.013     ; 1.629      ;
; 1.854  ; sdram:inst|SdrDat[5]~en                                                                                  ; DRAM_DQ[5]                                ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -2.013     ; 1.629      ;
; 1.860  ; sdram:inst|SdrDat[0]~en                                                                                  ; DRAM_DQ[0]                                ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -2.007     ; 1.629      ;
; 1.860  ; sdram:inst|SdrDat[1]~en                                                                                  ; DRAM_DQ[1]                                ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -2.007     ; 1.629      ;
; 1.910  ; sdram:inst|SdrDat[3]~en                                                                                  ; DRAM_DQ[3]                                ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -2.012     ; 1.574      ;
; 1.917  ; sdram:inst|SdrDat[11]~en                                                                                 ; DRAM_DQ[11]                               ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -2.030     ; 1.549      ;
; 1.917  ; sdram:inst|SdrDat[8]~en                                                                                  ; DRAM_DQ[8]                                ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -2.030     ; 1.549      ;
; 1.917  ; sdram:inst|SdrDat[10]~en                                                                                 ; DRAM_DQ[10]                               ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -2.030     ; 1.549      ;
; 1.917  ; sdram:inst|SdrDat[9]~en                                                                                  ; DRAM_DQ[9]                                ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -2.030     ; 1.549      ;
; 1.917  ; sdram:inst|SdrDat[14]~en                                                                                 ; DRAM_DQ[14]                               ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -2.030     ; 1.549      ;
; 1.917  ; sdram:inst|SdrDat[13]~en                                                                                 ; DRAM_DQ[13]                               ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -2.030     ; 1.549      ;
; 1.918  ; sdram:inst|SdrDat[2]~en                                                                                  ; DRAM_DQ[2]                                ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -2.029     ; 1.549      ;
; 1.919  ; sdram:inst|SdrDat[7]~en                                                                                  ; DRAM_DQ[7]                                ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -2.028     ; 1.549      ;
; 1.920  ; sdram:inst|SdrDat[12]~en                                                                                 ; DRAM_DQ[12]                               ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -2.027     ; 1.549      ;
; 2.003  ; inst14|altpll_component|auto_generated|pll1|clk[0]                                                       ; DRAM_CLK                                  ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; 0.000      ; 3.493      ;
; 4.151  ; sdram:inst|refreshDelayCounter[1]                                                                        ; sdram:inst|SdrRoutine.SdrRoutine_StoreRow ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.034     ; 3.318      ;
; 4.167  ; sdram:inst|SdrRoutineSeq[5]                                                                              ; sdram:inst|SdrCmd[0]                      ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.055     ; 3.234      ;
; 4.180  ; sdram:inst|SdrRoutineSeq[4]                                                                              ; sdram:inst|SdrRoutine.SdrRoutine_LoadRow  ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.037     ; 3.286      ;
; 4.216  ; sdram:inst|SdrRoutineSeq[9]                                                                              ; sdram:inst|SdrCmd[0]                      ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.055     ; 3.185      ;
; 4.242  ; sdram:inst|SdrRoutineSeq[3]                                                                              ; sdram:inst|SdrRoutine.SdrRoutine_LoadRow  ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.037     ; 3.224      ;
; 4.274  ; sdram:inst|SdrRoutineSeq[4]                                                                              ; sdram:inst|SdrRoutine.SdrRoutine_StoreRow ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.037     ; 3.192      ;
; 4.286  ; sdram:inst|SdrRoutineSeq[7]                                                                              ; sdram:inst|SdrCmd[0]                      ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.055     ; 3.115      ;
; 4.294  ; sdram:inst|refreshDelayCounter[2]                                                                        ; sdram:inst|SdrRoutine.SdrRoutine_StoreRow ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.034     ; 3.175      ;
; 4.295  ; DRAM_DQ[0]                                                                                               ; sdram:inst|pixelOut[0]                    ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; 1.952      ; 3.160      ;
; 4.295  ; sdram:inst|SdrRoutineSeq[5]                                                                              ; sdram:inst|SdrDat[1]~en                   ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.071     ; 3.078      ;
; 4.295  ; sdram:inst|SdrRoutineSeq[5]                                                                              ; sdram:inst|SdrDat[0]~en                   ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.071     ; 3.078      ;
; 4.298  ; DRAM_DQ[6]                                                                                               ; sdram:inst|pixelOut[6]                    ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; 1.952      ; 3.157      ;
; 4.299  ; sdram:inst|refreshDelayCounter[0]                                                                        ; sdram:inst|SdrRoutine.SdrRoutine_StoreRow ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.034     ; 3.170      ;
; 4.310  ; sdram:inst|SdrRoutineSeq[5]                                                                              ; sdram:inst|SdrAdr[4]                      ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.038     ; 3.107      ;
; 4.310  ; sdram:inst|SdrRoutineSeq[5]                                                                              ; sdram:inst|SdrDat[15]~en                  ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.051     ; 3.083      ;
; 4.310  ; sdram:inst|SdrRoutineSeq[5]                                                                              ; sdram:inst|SdrDat[4]~en                   ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.051     ; 3.083      ;
; 4.313  ; DRAM_DQ[1]                                                                                               ; sdram:inst|pixelOut[1]                    ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; 1.952      ; 3.142      ;
; 4.313  ; sdram:inst|SdrRoutineSeq[7]                                                                              ; sdram:inst|SdrRoutine.SdrRoutine_LoadRow  ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.037     ; 3.153      ;
; 4.318  ; sdram:inst|refreshDelayCounter[5]                                                                        ; sdram:inst|SdrRoutine.SdrRoutine_StoreRow ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.034     ; 3.151      ;
; 4.326  ; sdram:inst|refreshDelayCounter[3]                                                                        ; sdram:inst|SdrRoutine.SdrRoutine_StoreRow ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.034     ; 3.143      ;
; 4.333  ; sdram:inst|SdrRoutineSeq[5]                                                                              ; sdram:inst|SdrDat[1]                      ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.063     ; 3.060      ;
; 4.333  ; sdram:inst|SdrRoutineSeq[5]                                                                              ; sdram:inst|SdrDat[0]                      ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.063     ; 3.060      ;
; 4.336  ; sdram:inst|SdrRoutineSeq[3]                                                                              ; sdram:inst|SdrRoutine.SdrRoutine_StoreRow ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.037     ; 3.130      ;
; 4.336  ; sdram:inst|SdrRoutineSeq[11]                                                                             ; sdram:inst|SdrCmd[0]                      ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.055     ; 3.065      ;
; 4.344  ; sdram:inst|SdrRoutineSeq[9]                                                                              ; sdram:inst|SdrDat[1]~en                   ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.071     ; 3.029      ;
; 4.344  ; sdram:inst|SdrRoutineSeq[9]                                                                              ; sdram:inst|SdrDat[0]~en                   ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.071     ; 3.029      ;
; 4.347  ; sdram:inst|SdrRoutineSeq[8]                                                                              ; sdram:inst|SdrCmd[0]                      ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.055     ; 3.054      ;
; 4.348  ; sdram:inst|SdrRoutineSeq[5]                                                                              ; sdram:inst|SdrDat[15]                     ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.043     ; 3.065      ;
; 4.348  ; sdram:inst|SdrRoutineSeq[5]                                                                              ; sdram:inst|SdrDat[6]~en                   ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.055     ; 3.041      ;
; 4.348  ; sdram:inst|SdrRoutineSeq[5]                                                                              ; sdram:inst|SdrDat[5]~en                   ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.055     ; 3.041      ;
; 4.348  ; sdram:inst|SdrRoutineSeq[5]                                                                              ; sdram:inst|SdrDat[4]                      ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.043     ; 3.065      ;
; 4.352  ; sdram:inst|SdrRoutineSeq[5]                                                                              ; sdram:inst|SdrDat[3]~en                   ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.056     ; 3.036      ;
; 4.354  ; sdram:inst|refreshDelayCounter[7]                                                                        ; sdram:inst|SdrRoutine.SdrRoutine_StoreRow ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.034     ; 3.115      ;
; 4.359  ; sdram:inst|SdrRoutineSeq[9]                                                                              ; sdram:inst|SdrAdr[4]                      ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.038     ; 3.058      ;
; 4.359  ; sdram:inst|SdrRoutineSeq[9]                                                                              ; sdram:inst|SdrDat[15]~en                  ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.051     ; 3.034      ;
; 4.359  ; sdram:inst|SdrRoutineSeq[9]                                                                              ; sdram:inst|SdrDat[4]~en                   ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.051     ; 3.034      ;
; 4.364  ; sdram:inst|refreshDelayCounter[1]                                                                        ; sdram:inst|SdrRoutine.SdrRoutine_Idle     ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.034     ; 3.105      ;
; 4.365  ; sdram:inst|SdrRoutineSeq[4]                                                                              ; sdram:inst|SdrRoutine.SdrRoutine_Idle     ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.037     ; 3.101      ;
; 4.365  ; sdram:inst|refreshDelayCounter[1]                                                                        ; sdram:inst|SdrRoutine.SdrRoutine_LoadRow  ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.034     ; 3.104      ;
; 4.366  ; sdram:inst|refreshDelayCounter[1]                                                                        ; sdram:inst|SdrRoutine.SdrRoutine_Init     ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.034     ; 3.103      ;
; 4.366  ; sdram:inst|refreshDelayCounter[1]                                                                        ; sdram:inst|SdrRoutine.SdrRoutine_Null     ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.034     ; 3.103      ;
; 4.374  ; ram:inst4|altsyncram:altsyncram_component|altsyncram_1ak1:auto_generated|ram_block1a0~portb_address_reg0 ; sdram:inst|SdrDat[3]                      ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.196     ; 2.886      ;
; 4.375  ; sdram:inst|SdrRoutineSeq[4]                                                                              ; sdram:inst|SdrDat[1]~en                   ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.071     ; 2.998      ;
; 4.375  ; sdram:inst|SdrRoutineSeq[4]                                                                              ; sdram:inst|SdrDat[0]~en                   ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.071     ; 2.998      ;
; 4.382  ; sdram:inst|SdrRoutineSeq[9]                                                                              ; sdram:inst|SdrDat[1]                      ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.063     ; 3.011      ;
; 4.382  ; sdram:inst|SdrRoutineSeq[9]                                                                              ; sdram:inst|SdrDat[0]                      ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.063     ; 3.011      ;
+--------+----------------------------------------------------------------------------------------------------------+-------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'inst14|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                  ;
+--------+-----------------------------------------------------------------------------------------------------------+---------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                 ; To Node                   ; Launch Clock                                       ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------+---------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; -1.272 ; input_detect:inst2|video_active                                                                           ; vgaout:inst7|video_active ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 1.081        ; -1.844     ; 0.376      ;
; -0.954 ; FP0                                                                                                       ; vgaout:inst7|scanline     ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 1.081        ; 1.815      ; 1.667      ;
; -0.949 ; FP4                                                                                                       ; vgaout:inst7|deinterlace  ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 1.081        ; 1.820      ; 1.667      ;
; -0.172 ; input_detect:inst2|video_active                                                                           ; vgaout:inst7|video_active ; inst6|altpll_component|auto_generated|pll1|clk[0]  ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 1.607        ; -1.270     ; 0.376      ;
; 32.494 ; vgaout:inst7|vga_out[6]                                                                                   ; VGAG2                     ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 39.731       ; -2.042     ; 3.175      ;
; 32.599 ; vgaout:inst7|vga_out[8]                                                                                   ; VGAR1                     ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 39.731       ; -2.042     ; 3.070      ;
; 32.644 ; vgaout:inst7|vga_out[7]                                                                                   ; VGAR0                     ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 39.731       ; -2.042     ; 3.025      ;
; 32.732 ; vgaout:inst7|vga_out[0]                                                                                   ; VGAVS                     ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 39.731       ; -2.042     ; 2.937      ;
; 32.824 ; vgaout:inst7|vga_out[5]                                                                                   ; VGAG1                     ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 39.731       ; -2.042     ; 2.845      ;
; 32.832 ; vgaout:inst7|vga_out[9]                                                                                   ; VGAR2                     ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 39.731       ; -2.042     ; 2.837      ;
; 32.888 ; vgaout:inst7|vga_out[1]                                                                                   ; VGAHS                     ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 39.731       ; -2.038     ; 2.785      ;
; 32.959 ; vgaout:inst7|vga_out[2]                                                                                   ; VGAB0                     ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 39.731       ; -2.042     ; 2.710      ;
; 33.036 ; vgaout:inst7|vga_out[4]                                                                                   ; VGAG0                     ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 39.731       ; -2.042     ; 2.633      ;
; 33.106 ; vgaout:inst7|vga_out[3]                                                                                   ; VGAB1                     ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 39.731       ; -2.042     ; 2.563      ;
; 37.210 ; ram2:inst1|altsyncram:altsyncram_component|altsyncram_0ak1:auto_generated|ram_block1a0~portb_address_reg0 ; vgaout:inst7|vga_out[6]   ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 39.731       ; -0.178     ; 2.330      ;
; 37.216 ; vgaout:inst7|vcount[4]                                                                                    ; vgaout:inst7|vcount[1]    ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 39.731       ; -0.036     ; 2.466      ;
; 37.216 ; vgaout:inst7|vcount[4]                                                                                    ; vgaout:inst7|vcount[6]    ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 39.731       ; -0.036     ; 2.466      ;
; 37.217 ; vgaout:inst7|vcount[4]                                                                                    ; vgaout:inst7|vcount[7]    ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 39.731       ; -0.036     ; 2.465      ;
; 37.236 ; ram2:inst1|altsyncram:altsyncram_component|altsyncram_0ak1:auto_generated|ram_block1a0~portb_address_reg0 ; vgaout:inst7|vga_out[9]   ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 39.731       ; -0.178     ; 2.304      ;
; 37.240 ; vgaout:inst7|vcount[5]                                                                                    ; vgaout:inst7|vcount[1]    ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 39.731       ; -0.036     ; 2.442      ;
; 37.240 ; vgaout:inst7|vcount[5]                                                                                    ; vgaout:inst7|vcount[6]    ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 39.731       ; -0.036     ; 2.442      ;
; 37.241 ; vgaout:inst7|vcount[5]                                                                                    ; vgaout:inst7|vcount[7]    ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 39.731       ; -0.036     ; 2.441      ;
; 37.244 ; vgaout:inst7|vcount[4]                                                                                    ; vgaout:inst7|vcount[3]    ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 39.731       ; -0.036     ; 2.438      ;
; 37.268 ; vgaout:inst7|vcount[5]                                                                                    ; vgaout:inst7|vcount[3]    ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 39.731       ; -0.036     ; 2.414      ;
; 37.308 ; ram2:inst1|altsyncram:altsyncram_component|altsyncram_0ak1:auto_generated|ram_block1a0~portb_address_reg0 ; vgaout:inst7|vga_out[8]   ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 39.731       ; -0.178     ; 2.232      ;
; 37.315 ; vgaout:inst7|hcount[11]                                                                                   ; vgaout:inst7|vcount[1]    ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 39.731       ; -0.041     ; 2.362      ;
; 37.315 ; vgaout:inst7|hcount[11]                                                                                   ; vgaout:inst7|vcount[6]    ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 39.731       ; -0.041     ; 2.362      ;
; 37.315 ; vgaout:inst7|hcount[10]                                                                                   ; vgaout:inst7|vcount[1]    ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 39.731       ; -0.041     ; 2.362      ;
; 37.315 ; vgaout:inst7|hcount[10]                                                                                   ; vgaout:inst7|vcount[6]    ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 39.731       ; -0.041     ; 2.362      ;
; 37.316 ; vgaout:inst7|hcount[11]                                                                                   ; vgaout:inst7|vcount[7]    ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 39.731       ; -0.041     ; 2.361      ;
; 37.316 ; vgaout:inst7|hcount[10]                                                                                   ; vgaout:inst7|vcount[7]    ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 39.731       ; -0.041     ; 2.361      ;
; 37.343 ; vgaout:inst7|hcount[11]                                                                                   ; vgaout:inst7|vcount[3]    ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 39.731       ; -0.041     ; 2.334      ;
; 37.343 ; vgaout:inst7|hcount[10]                                                                                   ; vgaout:inst7|vcount[3]    ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 39.731       ; -0.041     ; 2.334      ;
; 37.345 ; ram2:inst1|altsyncram:altsyncram_component|altsyncram_0ak1:auto_generated|ram_block1a0~portb_address_reg0 ; vgaout:inst7|vga_out[3]   ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 39.731       ; -0.178     ; 2.195      ;
; 37.347 ; vgaout:inst7|vcount[4]                                                                                    ; vgaout:inst7|vcount[9]    ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 39.731       ; -0.036     ; 2.335      ;
; 37.348 ; vgaout:inst7|vcount[4]                                                                                    ; vgaout:inst7|vcount[2]    ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 39.731       ; -0.036     ; 2.334      ;
; 37.348 ; vgaout:inst7|vcount[4]                                                                                    ; vgaout:inst7|vcount[4]    ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 39.731       ; -0.036     ; 2.334      ;
; 37.348 ; vgaout:inst7|vcount[4]                                                                                    ; vgaout:inst7|vcount[5]    ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 39.731       ; -0.036     ; 2.334      ;
; 37.348 ; vgaout:inst7|vcount[4]                                                                                    ; vgaout:inst7|vcount[8]    ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 39.731       ; -0.036     ; 2.334      ;
; 37.371 ; vgaout:inst7|vcount[5]                                                                                    ; vgaout:inst7|vcount[9]    ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 39.731       ; -0.036     ; 2.311      ;
; 37.372 ; vgaout:inst7|vcount[5]                                                                                    ; vgaout:inst7|vcount[2]    ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 39.731       ; -0.036     ; 2.310      ;
; 37.372 ; vgaout:inst7|vcount[5]                                                                                    ; vgaout:inst7|vcount[4]    ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 39.731       ; -0.036     ; 2.310      ;
; 37.372 ; vgaout:inst7|vcount[5]                                                                                    ; vgaout:inst7|vcount[5]    ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 39.731       ; -0.036     ; 2.310      ;
; 37.372 ; vgaout:inst7|vcount[5]                                                                                    ; vgaout:inst7|vcount[8]    ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 39.731       ; -0.036     ; 2.310      ;
; 37.387 ; ram2:inst1|altsyncram:altsyncram_component|altsyncram_0ak1:auto_generated|ram_block1a0~portb_address_reg0 ; vgaout:inst7|vga_out[5]   ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 39.731       ; -0.178     ; 2.153      ;
; 37.401 ; vgaout:inst7|hcount[13]                                                                                   ; vgaout:inst7|vcount[1]    ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 39.731       ; -0.041     ; 2.276      ;
; 37.401 ; vgaout:inst7|hcount[13]                                                                                   ; vgaout:inst7|vcount[6]    ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 39.731       ; -0.041     ; 2.276      ;
; 37.402 ; vgaout:inst7|hcount[13]                                                                                   ; vgaout:inst7|vcount[7]    ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 39.731       ; -0.041     ; 2.275      ;
; 37.421 ; ram2:inst1|altsyncram:altsyncram_component|altsyncram_0ak1:auto_generated|ram_block1a0~portb_address_reg0 ; vgaout:inst7|vga_out[7]   ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 39.731       ; -0.179     ; 2.118      ;
; 37.429 ; vgaout:inst7|hcount[13]                                                                                   ; vgaout:inst7|vcount[3]    ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 39.731       ; -0.041     ; 2.248      ;
; 37.448 ; vgaout:inst7|hcount[11]                                                                                   ; vgaout:inst7|vcount[9]    ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 39.731       ; -0.041     ; 2.229      ;
; 37.448 ; vgaout:inst7|hcount[10]                                                                                   ; vgaout:inst7|vcount[9]    ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 39.731       ; -0.041     ; 2.229      ;
; 37.449 ; vgaout:inst7|hcount[11]                                                                                   ; vgaout:inst7|vcount[2]    ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 39.731       ; -0.041     ; 2.228      ;
; 37.449 ; vgaout:inst7|hcount[11]                                                                                   ; vgaout:inst7|vcount[4]    ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 39.731       ; -0.041     ; 2.228      ;
; 37.449 ; vgaout:inst7|hcount[11]                                                                                   ; vgaout:inst7|vcount[5]    ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 39.731       ; -0.041     ; 2.228      ;
; 37.449 ; vgaout:inst7|hcount[11]                                                                                   ; vgaout:inst7|vcount[8]    ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 39.731       ; -0.041     ; 2.228      ;
; 37.449 ; vgaout:inst7|hcount[10]                                                                                   ; vgaout:inst7|vcount[2]    ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 39.731       ; -0.041     ; 2.228      ;
; 37.449 ; vgaout:inst7|hcount[10]                                                                                   ; vgaout:inst7|vcount[4]    ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 39.731       ; -0.041     ; 2.228      ;
; 37.449 ; vgaout:inst7|hcount[10]                                                                                   ; vgaout:inst7|vcount[5]    ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 39.731       ; -0.041     ; 2.228      ;
; 37.449 ; vgaout:inst7|hcount[10]                                                                                   ; vgaout:inst7|vcount[8]    ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 39.731       ; -0.041     ; 2.228      ;
; 37.459 ; vgaout:inst7|hcount[12]                                                                                   ; vgaout:inst7|vcount[1]    ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 39.731       ; -0.041     ; 2.218      ;
; 37.459 ; vgaout:inst7|hcount[12]                                                                                   ; vgaout:inst7|vcount[6]    ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 39.731       ; -0.041     ; 2.218      ;
; 37.460 ; vgaout:inst7|hcount[12]                                                                                   ; vgaout:inst7|vcount[7]    ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 39.731       ; -0.041     ; 2.217      ;
; 37.483 ; ram2:inst1|altsyncram:altsyncram_component|altsyncram_0ak1:auto_generated|ram_block1a0~portb_address_reg0 ; vgaout:inst7|vga_out[4]   ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 39.731       ; -0.179     ; 2.056      ;
; 37.487 ; vgaout:inst7|hcount[12]                                                                                   ; vgaout:inst7|vcount[3]    ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 39.731       ; -0.041     ; 2.190      ;
; 37.503 ; vgaout:inst7|vcount[1]                                                                                    ; vgaout:inst7|vcount[1]    ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 39.731       ; -0.036     ; 2.179      ;
; 37.503 ; vgaout:inst7|vcount[1]                                                                                    ; vgaout:inst7|vcount[6]    ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 39.731       ; -0.036     ; 2.179      ;
; 37.504 ; vgaout:inst7|vcount[1]                                                                                    ; vgaout:inst7|vcount[7]    ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 39.731       ; -0.036     ; 2.178      ;
; 37.513 ; ram2:inst1|altsyncram:altsyncram_component|altsyncram_0ak1:auto_generated|ram_block1a0~portb_address_reg0 ; vgaout:inst7|vga_out[2]   ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 39.731       ; -0.179     ; 2.026      ;
; 37.531 ; vgaout:inst7|vcount[1]                                                                                    ; vgaout:inst7|vcount[3]    ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 39.731       ; -0.036     ; 2.151      ;
; 37.534 ; vgaout:inst7|hcount[13]                                                                                   ; vgaout:inst7|vcount[9]    ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 39.731       ; -0.041     ; 2.143      ;
; 37.535 ; vgaout:inst7|hcount[13]                                                                                   ; vgaout:inst7|vcount[2]    ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 39.731       ; -0.041     ; 2.142      ;
; 37.535 ; vgaout:inst7|hcount[13]                                                                                   ; vgaout:inst7|vcount[4]    ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 39.731       ; -0.041     ; 2.142      ;
; 37.535 ; vgaout:inst7|hcount[13]                                                                                   ; vgaout:inst7|vcount[5]    ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 39.731       ; -0.041     ; 2.142      ;
; 37.535 ; vgaout:inst7|hcount[13]                                                                                   ; vgaout:inst7|vcount[8]    ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 39.731       ; -0.041     ; 2.142      ;
; 37.568 ; vgaout:inst7|hcount[6]                                                                                    ; vgaout:inst7|vcount[1]    ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 39.731       ; -0.041     ; 2.109      ;
; 37.568 ; vgaout:inst7|hcount[6]                                                                                    ; vgaout:inst7|vcount[6]    ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 39.731       ; -0.041     ; 2.109      ;
; 37.569 ; vgaout:inst7|hcount[6]                                                                                    ; vgaout:inst7|vcount[7]    ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 39.731       ; -0.041     ; 2.108      ;
; 37.580 ; vgaout:inst7|hcount[7]                                                                                    ; vgaout:inst7|vcount[1]    ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 39.731       ; -0.041     ; 2.097      ;
; 37.580 ; vgaout:inst7|hcount[7]                                                                                    ; vgaout:inst7|vcount[6]    ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 39.731       ; -0.041     ; 2.097      ;
; 37.581 ; vgaout:inst7|hcount[7]                                                                                    ; vgaout:inst7|vcount[7]    ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 39.731       ; -0.041     ; 2.096      ;
; 37.592 ; vgaout:inst7|hcount[12]                                                                                   ; vgaout:inst7|vcount[9]    ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 39.731       ; -0.041     ; 2.085      ;
; 37.593 ; vgaout:inst7|hcount[12]                                                                                   ; vgaout:inst7|vcount[2]    ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 39.731       ; -0.041     ; 2.084      ;
; 37.593 ; vgaout:inst7|hcount[12]                                                                                   ; vgaout:inst7|vcount[4]    ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 39.731       ; -0.041     ; 2.084      ;
; 37.593 ; vgaout:inst7|hcount[12]                                                                                   ; vgaout:inst7|vcount[5]    ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 39.731       ; -0.041     ; 2.084      ;
; 37.593 ; vgaout:inst7|hcount[12]                                                                                   ; vgaout:inst7|vcount[8]    ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 39.731       ; -0.041     ; 2.084      ;
; 37.596 ; vgaout:inst7|hcount[6]                                                                                    ; vgaout:inst7|vcount[3]    ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 39.731       ; -0.041     ; 2.081      ;
; 37.608 ; vgaout:inst7|hcount[7]                                                                                    ; vgaout:inst7|vcount[3]    ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 39.731       ; -0.041     ; 2.069      ;
; 37.634 ; vgaout:inst7|vcount[1]                                                                                    ; vgaout:inst7|vcount[9]    ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 39.731       ; -0.036     ; 2.048      ;
; 37.635 ; vgaout:inst7|vcount[1]                                                                                    ; vgaout:inst7|vcount[2]    ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 39.731       ; -0.036     ; 2.047      ;
; 37.635 ; vgaout:inst7|vcount[1]                                                                                    ; vgaout:inst7|vcount[4]    ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 39.731       ; -0.036     ; 2.047      ;
; 37.635 ; vgaout:inst7|vcount[1]                                                                                    ; vgaout:inst7|vcount[5]    ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 39.731       ; -0.036     ; 2.047      ;
; 37.635 ; vgaout:inst7|vcount[1]                                                                                    ; vgaout:inst7|vcount[8]    ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 39.731       ; -0.036     ; 2.047      ;
; 37.647 ; vgaout:inst7|hcount[0]                                                                                    ; vgaout:inst7|vcount[1]    ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 39.731       ; -0.041     ; 2.030      ;
; 37.647 ; vgaout:inst7|hcount[0]                                                                                    ; vgaout:inst7|vcount[6]    ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 39.731       ; -0.041     ; 2.030      ;
; 37.647 ; vgaout:inst7|hcount[2]                                                                                    ; vgaout:inst7|vcount[1]    ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 39.731       ; -0.041     ; 2.030      ;
; 37.647 ; vgaout:inst7|hcount[2]                                                                                    ; vgaout:inst7|vcount[6]    ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 39.731       ; -0.041     ; 2.030      ;
; 37.648 ; vgaout:inst7|hcount[0]                                                                                    ; vgaout:inst7|vcount[7]    ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 39.731       ; -0.041     ; 2.029      ;
; 37.648 ; vgaout:inst7|hcount[3]                                                                                    ; vgaout:inst7|vcount[1]    ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 39.731       ; -0.041     ; 2.029      ;
; 37.648 ; vgaout:inst7|hcount[3]                                                                                    ; vgaout:inst7|vcount[6]    ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 39.731       ; -0.041     ; 2.029      ;
+--------+-----------------------------------------------------------------------------------------------------------+---------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'inst10|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                    ;
+-------+----------------------------------------+-------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                                         ; Launch Clock                                       ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+-------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; 4.605 ; HSYNC                                  ; input_detect:inst2|\horizontal:hcount[0]        ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; 3.551      ; 5.653      ;
; 4.605 ; HSYNC                                  ; input_detect:inst2|\horizontal:hcount[1]        ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; 3.551      ; 5.653      ;
; 4.605 ; HSYNC                                  ; input_detect:inst2|\horizontal:hcount[2]        ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; 3.551      ; 5.653      ;
; 4.605 ; HSYNC                                  ; input_detect:inst2|\horizontal:hcount[3]        ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; 3.551      ; 5.653      ;
; 4.605 ; HSYNC                                  ; input_detect:inst2|\horizontal:hcount[4]        ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; 3.551      ; 5.653      ;
; 4.605 ; HSYNC                                  ; input_detect:inst2|\horizontal:hcount[5]        ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; 3.551      ; 5.653      ;
; 4.605 ; HSYNC                                  ; input_detect:inst2|\horizontal:hcount[6]        ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; 3.551      ; 5.653      ;
; 4.605 ; HSYNC                                  ; input_detect:inst2|\horizontal:hcount[7]        ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; 3.551      ; 5.653      ;
; 4.605 ; HSYNC                                  ; input_detect:inst2|\horizontal:hcount[8]        ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; 3.551      ; 5.653      ;
; 4.605 ; HSYNC                                  ; input_detect:inst2|\horizontal:hcount[9]        ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; 3.551      ; 5.653      ;
; 4.605 ; HSYNC                                  ; input_detect:inst2|\horizontal:hcount[10]       ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; 3.551      ; 5.653      ;
; 4.702 ; HSYNC                                  ; input_detect:inst2|\horizontal:hcount[11]       ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; 3.552      ; 5.557      ;
; 4.702 ; HSYNC                                  ; input_detect:inst2|\horizontal:hcount[12]       ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; 3.552      ; 5.557      ;
; 4.702 ; HSYNC                                  ; input_detect:inst2|\horizontal:hcount[13]       ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; 3.552      ; 5.557      ;
; 4.702 ; HSYNC                                  ; input_detect:inst2|\horizontal:hcount[14]       ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; 3.552      ; 5.557      ;
; 4.702 ; HSYNC                                  ; input_detect:inst2|\horizontal:hcount[15]       ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; 3.552      ; 5.557      ;
; 4.702 ; HSYNC                                  ; input_detect:inst2|\horizontal:hcount[16]       ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; 3.552      ; 5.557      ;
; 4.702 ; HSYNC                                  ; input_detect:inst2|\horizontal:hcount[17]       ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; 3.552      ; 5.557      ;
; 4.702 ; HSYNC                                  ; input_detect:inst2|\horizontal:hcount[18]       ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; 3.552      ; 5.557      ;
; 4.702 ; HSYNC                                  ; input_detect:inst2|\horizontal:hcount[19]       ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; 3.552      ; 5.557      ;
; 4.702 ; HSYNC                                  ; input_detect:inst2|\horizontal:hcount[20]       ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; 3.552      ; 5.557      ;
; 4.702 ; HSYNC                                  ; input_detect:inst2|\horizontal:hcount[21]       ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; 3.552      ; 5.557      ;
; 4.737 ; genlock:inst8|brown[7]                 ; genlock:inst8|pixel_out[2]_OTERM59              ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.036     ; 3.934      ;
; 4.857 ; genlock:inst8|brown[7]                 ; genlock:inst8|pixel_out[4]_OTERM51              ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.036     ; 3.814      ;
; 4.857 ; genlock:inst8|brown[7]                 ; genlock:inst8|\process_pixel:c_pixel[4]_OTERM89 ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.036     ; 3.814      ;
; 4.865 ; HSYNC                                  ; input_detect:inst2|\horizontal:sync_down[8]     ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; 3.547      ; 5.389      ;
; 4.870 ; HSYNC                                  ; input_detect:inst2|\horizontal:sync_down[10]    ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; 3.547      ; 5.384      ;
; 4.908 ; genlock:inst8|brown[7]                 ; genlock:inst8|\process_pixel:c_pixel[2]_OTERM97 ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.036     ; 3.763      ;
; 4.908 ; genlock:inst8|\process_pixel:pixel[2]  ; genlock:inst8|pixel_out[2]_OTERM59              ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.036     ; 3.763      ;
; 4.940 ; genlock:inst8|brown[7]                 ; genlock:inst8|pixel_out[3]_OTERM55              ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.036     ; 3.731      ;
; 4.941 ; genlock:inst8|brown[7]                 ; genlock:inst8|\process_pixel:c_pixel[3]_OTERM93 ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.036     ; 3.730      ;
; 4.944 ; HSYNC                                  ; input_detect:inst2|video_active                 ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; 3.546      ; 5.309      ;
; 4.960 ; genlock:inst8|magenta[0]               ; genlock:inst8|pixel_out[2]_OTERM59              ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.036     ; 3.711      ;
; 4.966 ; HSYNC                                  ; input_detect:inst2|\horizontal:sync_down[12]    ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; 3.547      ; 5.288      ;
; 4.989 ; genlock:inst8|\process_pixel:pixel[0]  ; genlock:inst8|pixel_out[2]_OTERM59              ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.036     ; 3.682      ;
; 5.028 ; genlock:inst8|\process_pixel:pixel[2]  ; genlock:inst8|pixel_out[4]_OTERM51              ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.036     ; 3.643      ;
; 5.028 ; genlock:inst8|\process_pixel:pixel[2]  ; genlock:inst8|\process_pixel:c_pixel[4]_OTERM89 ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.036     ; 3.643      ;
; 5.040 ; HSYNC                                  ; input_detect:inst2|\horizontal:sync_down[9]     ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; 3.547      ; 5.214      ;
; 5.040 ; HSYNC                                  ; input_detect:inst2|sync_level                   ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; 3.547      ; 5.214      ;
; 5.041 ; HSYNC                                  ; input_detect:inst2|\horizontal:sync_down[5]     ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; 3.547      ; 5.213      ;
; 5.041 ; HSYNC                                  ; input_detect:inst2|\horizontal:sync_down[6]     ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; 3.547      ; 5.213      ;
; 5.042 ; HSYNC                                  ; input_detect:inst2|\horizontal:sync_down[1]     ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; 3.547      ; 5.212      ;
; 5.042 ; HSYNC                                  ; input_detect:inst2|\horizontal:sync_down[7]     ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; 3.547      ; 5.212      ;
; 5.043 ; HSYNC                                  ; input_detect:inst2|\horizontal:sync_down[4]     ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; 3.547      ; 5.211      ;
; 5.045 ; HSYNC                                  ; input_detect:inst2|\horizontal:sync_down[0]     ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; 3.547      ; 5.209      ;
; 5.045 ; HSYNC                                  ; input_detect:inst2|\horizontal:sync_down[3]     ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; 3.547      ; 5.209      ;
; 5.048 ; HSYNC                                  ; input_detect:inst2|\horizontal:hpeak[1]         ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; 3.547      ; 5.206      ;
; 5.048 ; HSYNC                                  ; input_detect:inst2|\horizontal:hpeak[8]         ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; 3.547      ; 5.206      ;
; 5.050 ; HSYNC                                  ; input_detect:inst2|\horizontal:sync_down[13]    ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; 3.547      ; 5.204      ;
; 5.051 ; HSYNC                                  ; input_detect:inst2|hblank_out                   ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; 3.547      ; 5.203      ;
; 5.053 ; genlock:inst8|magenta[0]               ; genlock:inst8|pixel_out[4]_OTERM51              ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.036     ; 3.618      ;
; 5.053 ; genlock:inst8|magenta[0]               ; genlock:inst8|\process_pixel:c_pixel[4]_OTERM89 ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.036     ; 3.618      ;
; 5.072 ; genlock:inst8|brown[7]                 ; genlock:inst8|pixel_out[7]_OTERM37              ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.038     ; 3.597      ;
; 5.073 ; HSYNC                                  ; input_detect:inst2|\horizontal:sync_high[9]     ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; 3.553      ; 5.187      ;
; 5.073 ; HSYNC                                  ; input_detect:inst2|\horizontal:sync_high[10]    ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; 3.553      ; 5.187      ;
; 5.073 ; HSYNC                                  ; input_detect:inst2|\horizontal:sync_high[11]    ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; 3.553      ; 5.187      ;
; 5.076 ; HSYNC                                  ; input_detect:inst2|\horizontal:sync_high[1]     ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; 3.553      ; 5.184      ;
; 5.079 ; HSYNC                                  ; input_detect:inst2|\horizontal:sync_high[0]     ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; 3.553      ; 5.181      ;
; 5.079 ; genlock:inst8|\process_pixel:pixel[2]  ; genlock:inst8|\process_pixel:c_pixel[2]_OTERM97 ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.036     ; 3.592      ;
; 5.090 ; genlock:inst8|apple2                   ; genlock:inst8|pixel_out[2]_OTERM59              ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.036     ; 3.581      ;
; 5.109 ; genlock:inst8|\process_pixel:pixel[0]  ; genlock:inst8|pixel_out[4]_OTERM51              ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.036     ; 3.562      ;
; 5.109 ; genlock:inst8|\process_pixel:pixel[0]  ; genlock:inst8|\process_pixel:c_pixel[4]_OTERM89 ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.036     ; 3.562      ;
; 5.111 ; genlock:inst8|\process_pixel:pixel[2]  ; genlock:inst8|pixel_out[3]_OTERM55              ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.036     ; 3.560      ;
; 5.112 ; genlock:inst8|\process_pixel:pixel[2]  ; genlock:inst8|\process_pixel:c_pixel[3]_OTERM93 ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.036     ; 3.559      ;
; 5.126 ; HSYNC                                  ; input_detect:inst2|\horizontal:sync_down[2]     ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; 3.547      ; 5.128      ;
; 5.127 ; HSYNC                                  ; input_detect:inst2|\horizontal:horsync          ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; 3.553      ; 5.133      ;
; 5.127 ; HSYNC                                  ; input_detect:inst2|\horizontal:sync_down[11]    ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; 3.547      ; 5.127      ;
; 5.131 ; genlock:inst8|magenta[0]               ; genlock:inst8|\process_pixel:c_pixel[2]_OTERM97 ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.036     ; 3.540      ;
; 5.136 ; genlock:inst8|magenta[0]               ; genlock:inst8|pixel_out[3]_OTERM55              ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.036     ; 3.535      ;
; 5.137 ; genlock:inst8|brown[7]                 ; genlock:inst8|pixel_out[5]_OTERM47              ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.038     ; 3.532      ;
; 5.137 ; genlock:inst8|magenta[0]               ; genlock:inst8|\process_pixel:c_pixel[3]_OTERM93 ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.036     ; 3.534      ;
; 5.148 ; genlock:inst8|brown[7]                 ; genlock:inst8|pixel_out[6]_OTERM43              ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.038     ; 3.521      ;
; 5.160 ; genlock:inst8|\process_pixel:pixel[0]  ; genlock:inst8|\process_pixel:c_pixel[2]_OTERM97 ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.036     ; 3.511      ;
; 5.183 ; genlock:inst8|apple2                   ; genlock:inst8|pixel_out[4]_OTERM51              ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.036     ; 3.488      ;
; 5.183 ; genlock:inst8|apple2                   ; genlock:inst8|\process_pixel:c_pixel[4]_OTERM89 ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.036     ; 3.488      ;
; 5.192 ; genlock:inst8|\process_pixel:pixel[0]  ; genlock:inst8|pixel_out[3]_OTERM55              ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.036     ; 3.479      ;
; 5.193 ; genlock:inst8|\process_pixel:pixel[0]  ; genlock:inst8|\process_pixel:c_pixel[3]_OTERM93 ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.036     ; 3.478      ;
; 5.210 ; input_detect:inst2|\horizontal:horsync ; input_detect:inst2|\horizontal:hcount[0]        ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.049     ; 3.448      ;
; 5.210 ; input_detect:inst2|\horizontal:horsync ; input_detect:inst2|\horizontal:hcount[1]        ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.049     ; 3.448      ;
; 5.210 ; input_detect:inst2|\horizontal:horsync ; input_detect:inst2|\horizontal:hcount[2]        ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.049     ; 3.448      ;
; 5.210 ; input_detect:inst2|\horizontal:horsync ; input_detect:inst2|\horizontal:hcount[3]        ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.049     ; 3.448      ;
; 5.210 ; input_detect:inst2|\horizontal:horsync ; input_detect:inst2|\horizontal:hcount[4]        ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.049     ; 3.448      ;
; 5.210 ; input_detect:inst2|\horizontal:horsync ; input_detect:inst2|\horizontal:hcount[5]        ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.049     ; 3.448      ;
; 5.210 ; input_detect:inst2|\horizontal:horsync ; input_detect:inst2|\horizontal:hcount[6]        ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.049     ; 3.448      ;
; 5.210 ; input_detect:inst2|\horizontal:horsync ; input_detect:inst2|\horizontal:hcount[7]        ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.049     ; 3.448      ;
; 5.210 ; input_detect:inst2|\horizontal:horsync ; input_detect:inst2|\horizontal:hcount[8]        ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.049     ; 3.448      ;
; 5.210 ; input_detect:inst2|\horizontal:horsync ; input_detect:inst2|\horizontal:hcount[9]        ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.049     ; 3.448      ;
; 5.210 ; input_detect:inst2|\horizontal:horsync ; input_detect:inst2|\horizontal:hcount[10]       ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.049     ; 3.448      ;
; 5.243 ; genlock:inst8|\process_pixel:pixel[2]  ; genlock:inst8|pixel_out[7]_OTERM37              ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.038     ; 3.426      ;
; 5.248 ; HSYNC                                  ; input_detect:inst2|\horizontal:hpeak[9]         ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; 3.553      ; 5.012      ;
; 5.249 ; HSYNC                                  ; input_detect:inst2|\horizontal:hpeak[10]        ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; 3.553      ; 5.011      ;
; 5.250 ; HSYNC                                  ; input_detect:inst2|\horizontal:hpeak[0]         ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; 3.553      ; 5.010      ;
; 5.250 ; HSYNC                                  ; input_detect:inst2|\horizontal:hpeak[11]        ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; 3.553      ; 5.010      ;
; 5.253 ; HSYNC                                  ; input_detect:inst2|\horizontal:hpeak[7]         ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; 3.553      ; 5.007      ;
; 5.253 ; HSYNC                                  ; input_detect:inst2|\horizontal:hpeak[6]         ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; 3.553      ; 5.007      ;
; 5.261 ; genlock:inst8|apple2                   ; genlock:inst8|\process_pixel:c_pixel[2]_OTERM97 ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.036     ; 3.410      ;
; 5.266 ; genlock:inst8|apple2                   ; genlock:inst8|pixel_out[3]_OTERM55              ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.036     ; 3.405      ;
; 5.267 ; genlock:inst8|apple2                   ; genlock:inst8|\process_pixel:c_pixel[3]_OTERM93 ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.036     ; 3.404      ;
; 5.296 ; HSYNC                                  ; input_detect:inst2|\horizontal:sync_high[2]     ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; 3.552      ; 4.963      ;
; 5.296 ; HSYNC                                  ; input_detect:inst2|\horizontal:sync_high[3]     ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; 3.552      ; 4.963      ;
+-------+----------------------------------------+-------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'inst6|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                             ;
+-------+-----------------------------------------+----------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                               ; To Node                                                  ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------+----------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 4.817 ; genlock:inst8|brown[7]                  ; genlock:inst8|pixel_out[2]_OTERM59                       ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.036     ; 3.934      ;
; 4.937 ; genlock:inst8|brown[7]                  ; genlock:inst8|pixel_out[4]_OTERM51                       ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.036     ; 3.814      ;
; 4.937 ; genlock:inst8|brown[7]                  ; genlock:inst8|\process_pixel:c_pixel[4]_OTERM89          ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.036     ; 3.814      ;
; 4.988 ; genlock:inst8|brown[7]                  ; genlock:inst8|\process_pixel:c_pixel[2]_OTERM97          ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.036     ; 3.763      ;
; 4.988 ; genlock:inst8|\process_pixel:pixel[2]   ; genlock:inst8|pixel_out[2]_OTERM59                       ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.036     ; 3.763      ;
; 5.020 ; genlock:inst8|brown[7]                  ; genlock:inst8|pixel_out[3]_OTERM55                       ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.036     ; 3.731      ;
; 5.021 ; genlock:inst8|brown[7]                  ; genlock:inst8|\process_pixel:c_pixel[3]_OTERM93          ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.036     ; 3.730      ;
; 5.040 ; genlock:inst8|magenta[0]                ; genlock:inst8|pixel_out[2]_OTERM59                       ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.036     ; 3.711      ;
; 5.069 ; genlock:inst8|\process_pixel:pixel[0]   ; genlock:inst8|pixel_out[2]_OTERM59                       ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.036     ; 3.682      ;
; 5.108 ; genlock:inst8|\process_pixel:pixel[2]   ; genlock:inst8|pixel_out[4]_OTERM51                       ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.036     ; 3.643      ;
; 5.108 ; genlock:inst8|\process_pixel:pixel[2]   ; genlock:inst8|\process_pixel:c_pixel[4]_OTERM89          ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.036     ; 3.643      ;
; 5.133 ; genlock:inst8|magenta[0]                ; genlock:inst8|pixel_out[4]_OTERM51                       ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.036     ; 3.618      ;
; 5.133 ; genlock:inst8|magenta[0]                ; genlock:inst8|\process_pixel:c_pixel[4]_OTERM89          ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.036     ; 3.618      ;
; 5.152 ; genlock:inst8|brown[7]                  ; genlock:inst8|pixel_out[7]_OTERM37                       ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.038     ; 3.597      ;
; 5.159 ; genlock:inst8|\process_pixel:pixel[2]   ; genlock:inst8|\process_pixel:c_pixel[2]_OTERM97          ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.036     ; 3.592      ;
; 5.170 ; genlock:inst8|apple2                    ; genlock:inst8|pixel_out[2]_OTERM59                       ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.036     ; 3.581      ;
; 5.189 ; genlock:inst8|\process_pixel:pixel[0]   ; genlock:inst8|pixel_out[4]_OTERM51                       ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.036     ; 3.562      ;
; 5.189 ; genlock:inst8|\process_pixel:pixel[0]   ; genlock:inst8|\process_pixel:c_pixel[4]_OTERM89          ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.036     ; 3.562      ;
; 5.191 ; genlock:inst8|\process_pixel:pixel[2]   ; genlock:inst8|pixel_out[3]_OTERM55                       ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.036     ; 3.560      ;
; 5.192 ; genlock:inst8|\process_pixel:pixel[2]   ; genlock:inst8|\process_pixel:c_pixel[3]_OTERM93          ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.036     ; 3.559      ;
; 5.211 ; genlock:inst8|magenta[0]                ; genlock:inst8|\process_pixel:c_pixel[2]_OTERM97          ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.036     ; 3.540      ;
; 5.216 ; genlock:inst8|magenta[0]                ; genlock:inst8|pixel_out[3]_OTERM55                       ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.036     ; 3.535      ;
; 5.217 ; genlock:inst8|brown[7]                  ; genlock:inst8|pixel_out[5]_OTERM47                       ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.038     ; 3.532      ;
; 5.217 ; genlock:inst8|magenta[0]                ; genlock:inst8|\process_pixel:c_pixel[3]_OTERM93          ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.036     ; 3.534      ;
; 5.228 ; genlock:inst8|brown[7]                  ; genlock:inst8|pixel_out[6]_OTERM43                       ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.038     ; 3.521      ;
; 5.240 ; genlock:inst8|\process_pixel:pixel[0]   ; genlock:inst8|\process_pixel:c_pixel[2]_OTERM97          ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.036     ; 3.511      ;
; 5.263 ; genlock:inst8|apple2                    ; genlock:inst8|pixel_out[4]_OTERM51                       ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.036     ; 3.488      ;
; 5.263 ; genlock:inst8|apple2                    ; genlock:inst8|\process_pixel:c_pixel[4]_OTERM89          ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.036     ; 3.488      ;
; 5.272 ; genlock:inst8|\process_pixel:pixel[0]   ; genlock:inst8|pixel_out[3]_OTERM55                       ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.036     ; 3.479      ;
; 5.273 ; genlock:inst8|\process_pixel:pixel[0]   ; genlock:inst8|\process_pixel:c_pixel[3]_OTERM93          ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.036     ; 3.478      ;
; 5.290 ; input_detect:inst2|\horizontal:horsync  ; input_detect:inst2|\horizontal:hcount[0]                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.049     ; 3.448      ;
; 5.290 ; input_detect:inst2|\horizontal:horsync  ; input_detect:inst2|\horizontal:hcount[1]                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.049     ; 3.448      ;
; 5.290 ; input_detect:inst2|\horizontal:horsync  ; input_detect:inst2|\horizontal:hcount[2]                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.049     ; 3.448      ;
; 5.290 ; input_detect:inst2|\horizontal:horsync  ; input_detect:inst2|\horizontal:hcount[3]                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.049     ; 3.448      ;
; 5.290 ; input_detect:inst2|\horizontal:horsync  ; input_detect:inst2|\horizontal:hcount[4]                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.049     ; 3.448      ;
; 5.290 ; input_detect:inst2|\horizontal:horsync  ; input_detect:inst2|\horizontal:hcount[5]                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.049     ; 3.448      ;
; 5.290 ; input_detect:inst2|\horizontal:horsync  ; input_detect:inst2|\horizontal:hcount[6]                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.049     ; 3.448      ;
; 5.290 ; input_detect:inst2|\horizontal:horsync  ; input_detect:inst2|\horizontal:hcount[7]                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.049     ; 3.448      ;
; 5.290 ; input_detect:inst2|\horizontal:horsync  ; input_detect:inst2|\horizontal:hcount[8]                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.049     ; 3.448      ;
; 5.290 ; input_detect:inst2|\horizontal:horsync  ; input_detect:inst2|\horizontal:hcount[9]                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.049     ; 3.448      ;
; 5.290 ; input_detect:inst2|\horizontal:horsync  ; input_detect:inst2|\horizontal:hcount[10]                ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.049     ; 3.448      ;
; 5.323 ; genlock:inst8|\process_pixel:pixel[2]   ; genlock:inst8|pixel_out[7]_OTERM37                       ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.038     ; 3.426      ;
; 5.341 ; genlock:inst8|apple2                    ; genlock:inst8|\process_pixel:c_pixel[2]_OTERM97          ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.036     ; 3.410      ;
; 5.346 ; genlock:inst8|apple2                    ; genlock:inst8|pixel_out[3]_OTERM55                       ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.036     ; 3.405      ;
; 5.347 ; genlock:inst8|apple2                    ; genlock:inst8|\process_pixel:c_pixel[3]_OTERM93          ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.036     ; 3.404      ;
; 5.388 ; genlock:inst8|\process_pixel:pixel[2]   ; genlock:inst8|pixel_out[5]_OTERM47                       ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.038     ; 3.361      ;
; 5.390 ; genlock:inst8|magenta[0]                ; genlock:inst8|pixel_out[7]_OTERM37                       ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.038     ; 3.359      ;
; 5.394 ; genlock:inst8|brown[7]                  ; genlock:inst8|\process_pixel:c_pixel[7]_OTERM75_OTERM115 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.038     ; 3.355      ;
; 5.397 ; input_detect:inst2|\horizontal:horsync  ; input_detect:inst2|\horizontal:hcount[11]                ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.038     ; 3.352      ;
; 5.397 ; input_detect:inst2|\horizontal:horsync  ; input_detect:inst2|\horizontal:hcount[12]                ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.038     ; 3.352      ;
; 5.397 ; input_detect:inst2|\horizontal:horsync  ; input_detect:inst2|\horizontal:hcount[13]                ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.038     ; 3.352      ;
; 5.397 ; input_detect:inst2|\horizontal:horsync  ; input_detect:inst2|\horizontal:hcount[14]                ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.038     ; 3.352      ;
; 5.397 ; input_detect:inst2|\horizontal:horsync  ; input_detect:inst2|\horizontal:hcount[15]                ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.038     ; 3.352      ;
; 5.397 ; input_detect:inst2|\horizontal:horsync  ; input_detect:inst2|\horizontal:hcount[16]                ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.038     ; 3.352      ;
; 5.397 ; input_detect:inst2|\horizontal:horsync  ; input_detect:inst2|\horizontal:hcount[17]                ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.038     ; 3.352      ;
; 5.397 ; input_detect:inst2|\horizontal:horsync  ; input_detect:inst2|\horizontal:hcount[18]                ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.038     ; 3.352      ;
; 5.397 ; input_detect:inst2|\horizontal:horsync  ; input_detect:inst2|\horizontal:hcount[19]                ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.038     ; 3.352      ;
; 5.397 ; input_detect:inst2|\horizontal:horsync  ; input_detect:inst2|\horizontal:hcount[20]                ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.038     ; 3.352      ;
; 5.397 ; input_detect:inst2|\horizontal:horsync  ; input_detect:inst2|\horizontal:hcount[21]                ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.038     ; 3.352      ;
; 5.398 ; genlock:inst8|brown[7]                  ; genlock:inst8|\process_pixel:c_pixel[6]_OTERM81_OTERM121 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.038     ; 3.351      ;
; 5.399 ; genlock:inst8|\process_pixel:pixel[2]   ; genlock:inst8|pixel_out[6]_OTERM43                       ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.038     ; 3.350      ;
; 5.404 ; genlock:inst8|\process_pixel:pixel[0]   ; genlock:inst8|pixel_out[7]_OTERM37                       ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.038     ; 3.345      ;
; 5.449 ; input_detect:inst2|\horizontal:hpeak[1] ; input_detect:inst2|\horizontal:sync_down[8]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.037     ; 3.301      ;
; 5.454 ; input_detect:inst2|\horizontal:hpeak[1] ; input_detect:inst2|\horizontal:sync_down[10]             ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.037     ; 3.296      ;
; 5.455 ; genlock:inst8|magenta[0]                ; genlock:inst8|pixel_out[5]_OTERM47                       ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.038     ; 3.294      ;
; 5.462 ; genlock:inst8|brown[7]                  ; genlock:inst8|\process_pixel:c_pixel[5]_OTERM85_OTERM125 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.038     ; 3.287      ;
; 5.466 ; genlock:inst8|magenta[0]                ; genlock:inst8|pixel_out[6]_OTERM43                       ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.038     ; 3.283      ;
; 5.469 ; genlock:inst8|\process_pixel:pixel[0]   ; genlock:inst8|pixel_out[5]_OTERM47                       ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.038     ; 3.280      ;
; 5.472 ; input_detect:inst2|\horizontal:hpeak[1] ; input_detect:inst2|\horizontal:hcount[0]                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.043     ; 3.272      ;
; 5.472 ; input_detect:inst2|\horizontal:hpeak[1] ; input_detect:inst2|\horizontal:hcount[1]                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.043     ; 3.272      ;
; 5.472 ; input_detect:inst2|\horizontal:hpeak[1] ; input_detect:inst2|\horizontal:hcount[2]                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.043     ; 3.272      ;
; 5.472 ; input_detect:inst2|\horizontal:hpeak[1] ; input_detect:inst2|\horizontal:hcount[3]                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.043     ; 3.272      ;
; 5.472 ; input_detect:inst2|\horizontal:hpeak[1] ; input_detect:inst2|\horizontal:hcount[4]                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.043     ; 3.272      ;
; 5.472 ; input_detect:inst2|\horizontal:hpeak[1] ; input_detect:inst2|\horizontal:hcount[5]                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.043     ; 3.272      ;
; 5.472 ; input_detect:inst2|\horizontal:hpeak[1] ; input_detect:inst2|\horizontal:hcount[6]                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.043     ; 3.272      ;
; 5.472 ; input_detect:inst2|\horizontal:hpeak[1] ; input_detect:inst2|\horizontal:hcount[7]                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.043     ; 3.272      ;
; 5.472 ; input_detect:inst2|\horizontal:hpeak[1] ; input_detect:inst2|\horizontal:hcount[8]                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.043     ; 3.272      ;
; 5.472 ; input_detect:inst2|\horizontal:hpeak[1] ; input_detect:inst2|\horizontal:hcount[9]                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.043     ; 3.272      ;
; 5.472 ; input_detect:inst2|\horizontal:hpeak[1] ; input_detect:inst2|\horizontal:hcount[10]                ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.043     ; 3.272      ;
; 5.480 ; genlock:inst8|\process_pixel:pixel[0]   ; genlock:inst8|pixel_out[6]_OTERM43                       ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.038     ; 3.269      ;
; 5.528 ; input_detect:inst2|\horizontal:hpeak[1] ; input_detect:inst2|video_active                          ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.038     ; 3.221      ;
; 5.550 ; input_detect:inst2|\horizontal:horsync  ; input_detect:inst2|\horizontal:sync_down[8]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.053     ; 3.184      ;
; 5.555 ; input_detect:inst2|\horizontal:horsync  ; input_detect:inst2|\horizontal:sync_down[10]             ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.053     ; 3.179      ;
; 5.565 ; genlock:inst8|\process_pixel:pixel[2]   ; genlock:inst8|\process_pixel:c_pixel[7]_OTERM75_OTERM115 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.038     ; 3.184      ;
; 5.569 ; genlock:inst8|\process_pixel:pixel[2]   ; genlock:inst8|\process_pixel:c_pixel[6]_OTERM81_OTERM121 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.038     ; 3.180      ;
; 5.569 ; input_detect:inst2|\horizontal:hpeak[1] ; input_detect:inst2|\horizontal:hcount[11]                ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.042     ; 3.176      ;
; 5.569 ; input_detect:inst2|\horizontal:hpeak[1] ; input_detect:inst2|\horizontal:hcount[12]                ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.042     ; 3.176      ;
; 5.569 ; input_detect:inst2|\horizontal:hpeak[1] ; input_detect:inst2|\horizontal:hcount[13]                ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.042     ; 3.176      ;
; 5.569 ; input_detect:inst2|\horizontal:hpeak[1] ; input_detect:inst2|\horizontal:hcount[14]                ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.042     ; 3.176      ;
; 5.569 ; input_detect:inst2|\horizontal:hpeak[1] ; input_detect:inst2|\horizontal:hcount[15]                ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.042     ; 3.176      ;
; 5.569 ; input_detect:inst2|\horizontal:hpeak[1] ; input_detect:inst2|\horizontal:hcount[16]                ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.042     ; 3.176      ;
; 5.569 ; input_detect:inst2|\horizontal:hpeak[1] ; input_detect:inst2|\horizontal:hcount[17]                ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.042     ; 3.176      ;
; 5.569 ; input_detect:inst2|\horizontal:hpeak[1] ; input_detect:inst2|\horizontal:hcount[18]                ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.042     ; 3.176      ;
; 5.569 ; input_detect:inst2|\horizontal:hpeak[1] ; input_detect:inst2|\horizontal:hcount[19]                ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.042     ; 3.176      ;
; 5.569 ; input_detect:inst2|\horizontal:hpeak[1] ; input_detect:inst2|\horizontal:hcount[20]                ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.042     ; 3.176      ;
; 5.569 ; input_detect:inst2|\horizontal:hpeak[1] ; input_detect:inst2|\horizontal:hcount[21]                ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.042     ; 3.176      ;
; 5.578 ; genlock:inst8|\process_pixel:pixel[1]   ; genlock:inst8|pixel_out[2]_OTERM59                       ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.052     ; 3.157      ;
; 5.589 ; genlock:inst8|column[1]                 ; genlock:inst8|\process_pixel:a_pixel[7]                  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.040     ; 3.158      ;
; 5.606 ; input_detect:inst2|\horizontal:hpeak[0] ; input_detect:inst2|\horizontal:sync_down[8]              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.053     ; 3.128      ;
; 5.611 ; input_detect:inst2|\horizontal:hpeak[0] ; input_detect:inst2|\horizontal:sync_down[10]             ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.053     ; 3.123      ;
+-------+-----------------------------------------+----------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'inst14|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                          ;
+--------+---------------------------------+----------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                    ; Launch Clock                                       ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+----------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; -6.746 ; input_detect:inst2|video_active ; vgaout:inst7|video_active  ; inst6|altpll_component|auto_generated|pll1|clk[0]  ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 7.595        ; -0.756     ; 0.317      ;
; -0.611 ; FP4                             ; vgaout:inst7|deinterlace   ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 1.465        ; 2.120      ; 1.141      ;
; -0.606 ; FP0                             ; vgaout:inst7|scanline      ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 1.465        ; 2.115      ; 1.141      ;
; 0.001  ; input_detect:inst2|video_active ; vgaout:inst7|video_active  ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 1.465        ; -1.373     ; 0.317      ;
; 0.187  ; vgaout:inst7|vcount[1]          ; vgaout:inst7|vcount[1]     ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; vgaout:inst7|vcount[2]          ; vgaout:inst7|vcount[2]     ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; vgaout:inst7|vcount[3]          ; vgaout:inst7|vcount[3]     ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; vgaout:inst7|vcount[4]          ; vgaout:inst7|vcount[4]     ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; vgaout:inst7|vcount[5]          ; vgaout:inst7|vcount[5]     ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; vgaout:inst7|vcount[6]          ; vgaout:inst7|vcount[6]     ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; vgaout:inst7|vcount[7]          ; vgaout:inst7|vcount[7]     ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; vgaout:inst7|vcount[8]          ; vgaout:inst7|vcount[8]     ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; vgaout:inst7|vcount[9]          ; vgaout:inst7|vcount[9]     ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; vgaout:inst7|vcount[0]          ; vgaout:inst7|vcount[0]     ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.194  ; vgaout:inst7|vsync              ; vgaout:inst7|vga_out[0]    ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.314      ;
; 0.200  ; vgaout:inst7|hsync              ; vgaout:inst7|vga_out[1]    ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.320      ;
; 0.213  ; vgaout:inst7|hcount[9]          ; vgaout:inst7|videoh        ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.334      ;
; 0.287  ; vgaout:inst7|hcount[8]          ; vgaout:inst7|videoh        ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.408      ;
; 0.296  ; vgaout:inst7|hcount[13]         ; vgaout:inst7|hcount[13]    ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.416      ;
; 0.298  ; vgaout:inst7|hcount[11]         ; vgaout:inst7|hcount[11]    ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.418      ;
; 0.299  ; vgaout:inst7|hcount[12]         ; vgaout:inst7|hcount[12]    ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.419      ;
; 0.300  ; vgaout:inst7|hcount[10]         ; vgaout:inst7|hcount[10]    ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.420      ;
; 0.304  ; vgaout:inst7|hcount[1]          ; vgaout:inst7|hcount[1]     ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.424      ;
; 0.304  ; vgaout:inst7|hcount[3]          ; vgaout:inst7|hcount[3]     ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.424      ;
; 0.305  ; vgaout:inst7|hcount[4]          ; vgaout:inst7|hcount[4]     ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.425      ;
; 0.306  ; vgaout:inst7|hcount[7]          ; vgaout:inst7|hcount[7]     ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306  ; vgaout:inst7|vcount[4]          ; vgaout:inst7|row_number[3] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.426      ;
; 0.307  ; vgaout:inst7|hcount[2]          ; vgaout:inst7|hcount[2]     ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.427      ;
; 0.307  ; vgaout:inst7|hcount[6]          ; vgaout:inst7|hcount[6]     ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.427      ;
; 0.307  ; vgaout:inst7|vcount[2]          ; vgaout:inst7|row_number[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.427      ;
; 0.310  ; vgaout:inst7|vcount[9]          ; vgaout:inst7|row_number[8] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.430      ;
; 0.317  ; vgaout:inst7|hcount[0]          ; vgaout:inst7|hcount[0]     ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.437      ;
; 0.319  ; vgaout:inst7|vcount[8]          ; vgaout:inst7|row_number[7] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.439      ;
; 0.320  ; vgaout:inst7|vcount[5]          ; vgaout:inst7|row_number[4] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.440      ;
; 0.331  ; vgaout:inst7|videov             ; vgaout:inst7|vga_out[6]    ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.451      ;
; 0.333  ; vgaout:inst7|videov             ; vgaout:inst7|vga_out[3]    ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.453      ;
; 0.333  ; vgaout:inst7|videov             ; vgaout:inst7|vga_out[9]    ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.453      ;
; 0.375  ; vgaout:inst7|vcount[3]          ; vgaout:inst7|row_number[2] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.495      ;
; 0.389  ; vgaout:inst7|vcount[1]          ; vgaout:inst7|row_number[0] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.509      ;
; 0.405  ; vgaout:inst7|vcount[7]          ; vgaout:inst7|row_number[6] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.525      ;
; 0.447  ; vgaout:inst7|hcount[11]         ; vgaout:inst7|hcount[12]    ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.567      ;
; 0.451  ; vgaout:inst7|videoh             ; vgaout:inst7|vga_out[6]    ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.572      ;
; 0.453  ; vgaout:inst7|hcount[3]          ; vgaout:inst7|hcount[4]     ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.573      ;
; 0.453  ; vgaout:inst7|hcount[1]          ; vgaout:inst7|hcount[2]     ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.573      ;
; 0.454  ; vgaout:inst7|videoh             ; vgaout:inst7|vga_out[3]    ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.575      ;
; 0.454  ; vgaout:inst7|videoh             ; vgaout:inst7|vga_out[9]    ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.575      ;
; 0.455  ; vgaout:inst7|vcount[4]          ; vgaout:inst7|row_number[4] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.575      ;
; 0.456  ; vgaout:inst7|hcount[5]          ; vgaout:inst7|hcount[6]     ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.576      ;
; 0.456  ; vgaout:inst7|vcount[2]          ; vgaout:inst7|row_number[2] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.576      ;
; 0.457  ; vgaout:inst7|hcount[12]         ; vgaout:inst7|hcount[13]    ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.577      ;
; 0.458  ; vgaout:inst7|hcount[10]         ; vgaout:inst7|hcount[11]    ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.578      ;
; 0.461  ; vgaout:inst7|hcount[10]         ; vgaout:inst7|hcount[12]    ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.581      ;
; 0.464  ; vgaout:inst7|hcount[0]          ; vgaout:inst7|hcount[1]     ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.584      ;
; 0.465  ; vgaout:inst7|hcount[2]          ; vgaout:inst7|hcount[3]     ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.585      ;
; 0.465  ; vgaout:inst7|hcount[6]          ; vgaout:inst7|hcount[7]     ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.585      ;
; 0.466  ; vgaout:inst7|hcount[4]          ; vgaout:inst7|hcount[6]     ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.586      ;
; 0.467  ; vgaout:inst7|hcount[0]          ; vgaout:inst7|hcount[2]     ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.587      ;
; 0.468  ; vgaout:inst7|vcount[9]          ; vgaout:inst7|row_number[9] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.588      ;
; 0.468  ; vgaout:inst7|vcount[8]          ; vgaout:inst7|row_number[8] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.588      ;
; 0.468  ; vgaout:inst7|hcount[2]          ; vgaout:inst7|hcount[4]     ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.588      ;
; 0.478  ; vgaout:inst7|vcount[5]          ; vgaout:inst7|row_number[5] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.598      ;
; 0.481  ; vgaout:inst7|vcount[5]          ; vgaout:inst7|row_number[6] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.601      ;
; 0.495  ; vgaout:inst7|vcount[6]          ; vgaout:inst7|row_number[5] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.615      ;
; 0.510  ; vgaout:inst7|hcount[11]         ; vgaout:inst7|hcount[13]    ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.630      ;
; 0.516  ; vgaout:inst7|hcount[1]          ; vgaout:inst7|hcount[3]     ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.636      ;
; 0.518  ; vgaout:inst7|vcount[4]          ; vgaout:inst7|row_number[5] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.638      ;
; 0.519  ; vgaout:inst7|vcount[2]          ; vgaout:inst7|row_number[3] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.639      ;
; 0.519  ; vgaout:inst7|hcount[5]          ; vgaout:inst7|hcount[7]     ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.639      ;
; 0.519  ; vgaout:inst7|hcount[3]          ; vgaout:inst7|hcount[6]     ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.639      ;
; 0.519  ; vgaout:inst7|hcount[1]          ; vgaout:inst7|hcount[4]     ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.639      ;
; 0.521  ; vgaout:inst7|hcount[7]          ; vgaout:inst7|hcount[10]    ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.641      ;
; 0.521  ; vgaout:inst7|vcount[4]          ; vgaout:inst7|row_number[6] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.641      ;
; 0.522  ; vgaout:inst7|vcount[2]          ; vgaout:inst7|row_number[4] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.642      ;
; 0.524  ; vgaout:inst7|hcount[10]         ; vgaout:inst7|hcount[13]    ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.644      ;
; 0.528  ; vgaout:inst7|videov             ; vgaout:inst7|vga_out[8]    ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.648      ;
; 0.528  ; vgaout:inst7|videov             ; vgaout:inst7|vga_out[5]    ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.648      ;
; 0.529  ; vgaout:inst7|hcount[4]          ; vgaout:inst7|hcount[7]     ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.649      ;
; 0.530  ; vgaout:inst7|hcount[0]          ; vgaout:inst7|hcount[3]     ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.650      ;
; 0.531  ; vgaout:inst7|vcount[8]          ; vgaout:inst7|row_number[9] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.651      ;
; 0.533  ; vgaout:inst7|vcount[3]          ; vgaout:inst7|row_number[3] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.653      ;
; 0.533  ; vgaout:inst7|hcount[0]          ; vgaout:inst7|hcount[4]     ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.653      ;
; 0.534  ; vgaout:inst7|hcount[2]          ; vgaout:inst7|hcount[6]     ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.654      ;
; 0.534  ; vgaout:inst7|hcount[6]          ; vgaout:inst7|hcount[10]    ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.654      ;
; 0.536  ; vgaout:inst7|vcount[3]          ; vgaout:inst7|row_number[4] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.656      ;
; 0.538  ; vgaout:inst7|vcount[1]          ; vgaout:inst7|row_number[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.658      ;
; 0.541  ; vgaout:inst7|vcount[1]          ; vgaout:inst7|row_number[2] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.661      ;
; 0.544  ; vgaout:inst7|vcount[5]          ; vgaout:inst7|row_number[7] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.664      ;
; 0.546  ; vgaout:inst7|vcount[0]          ; vgaout:inst7|vga_out[3]    ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.666      ;
; 0.546  ; vgaout:inst7|vcount[0]          ; vgaout:inst7|vga_out[9]    ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.666      ;
; 0.547  ; vgaout:inst7|vcount[0]          ; vgaout:inst7|vga_out[6]    ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.667      ;
; 0.547  ; vgaout:inst7|vcount[5]          ; vgaout:inst7|row_number[8] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.667      ;
; 0.553  ; vgaout:inst7|hcount[8]          ; vgaout:inst7|hcount[10]    ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.675      ;
; 0.561  ; vgaout:inst7|hcount[5]          ; vgaout:inst7|hcount[5]     ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.681      ;
; 0.563  ; vgaout:inst7|vcount[7]          ; vgaout:inst7|row_number[7] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.683      ;
; 0.566  ; vgaout:inst7|vcount[7]          ; vgaout:inst7|row_number[8] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.686      ;
; 0.567  ; vgaout:inst7|vcount[4]          ; vgaout:inst7|vsync         ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.691      ;
; 0.580  ; vgaout:inst7|hcount[3]          ; vgaout:inst7|vga_out[4]    ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.699      ;
; 0.582  ; vgaout:inst7|hcount[3]          ; vgaout:inst7|hcount[7]     ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.702      ;
; 0.584  ; vgaout:inst7|hcount[7]          ; vgaout:inst7|hcount[11]    ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.704      ;
; 0.584  ; vgaout:inst7|vcount[4]          ; vgaout:inst7|row_number[7] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.704      ;
+--------+---------------------------------+----------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'inst10|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                       ;
+-------+-------------------------------------------------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                       ; To Node                                                                                                  ; Launch Clock                                       ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; 0.095 ; genlock:inst8|hcount[0]                         ; genlock:inst8|decimator[0]                                                                               ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.250      ; 1.429      ;
; 0.139 ; genlock:inst8|col_number[0]                     ; ram:inst4|altsyncram:altsyncram_component|altsyncram_1ak1:auto_generated|ram_block1a0~porta_address_reg0 ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.462      ;
; 0.144 ; genlock:inst8|col_number[1]                     ; ram:inst4|altsyncram:altsyncram_component|altsyncram_1ak1:auto_generated|ram_block1a0~porta_address_reg0 ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.467      ;
; 0.147 ; genlock:inst8|col_number[2]                     ; ram:inst4|altsyncram:altsyncram_component|altsyncram_1ak1:auto_generated|ram_block1a0~porta_address_reg0 ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.470      ;
; 0.167 ; genlock:inst8|col_number[4]                     ; ram:inst4|altsyncram:altsyncram_component|altsyncram_1ak1:auto_generated|ram_block1a0~porta_address_reg0 ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.490      ;
; 0.186 ; input_detect:inst2|sync_level                   ; input_detect:inst2|sync_level                                                                            ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; input_detect:inst2|video_active                 ; input_detect:inst2|video_active                                                                          ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; genlock:inst8|decimator[2]                      ; genlock:inst8|decimator[2]                                                                               ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; genlock:inst8|avg_pixel                         ; genlock:inst8|avg_pixel                                                                                  ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; input_detect:inst2|\horizontal:horsync          ; input_detect:inst2|\horizontal:horsync                                                                   ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; genlock:inst8|frame[0]                          ; genlock:inst8|frame[0]                                                                                   ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; genlock:inst8|artifact_mode                     ; genlock:inst8|artifact_mode                                                                              ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.193 ; input_detect:inst2|\horizontal:sync_down[0]     ; input_detect:inst2|\horizontal:sync_down[0]                                                              ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.194 ; genlock:inst8|vcount[0]                         ; genlock:inst8|vcount[0]                                                                                  ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.200 ; genlock:inst8|mode                              ; genlock:inst8|brown[7]                                                                                   ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.320      ;
; 0.204 ; genlock:inst8|mode                              ; genlock:inst8|magenta[0]                                                                                 ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.324      ;
; 0.208 ; genlock:inst8|hcount[0]                         ; genlock:inst8|hcount[0]                                                                                  ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.022      ; 0.314      ;
; 0.221 ; genlock:inst8|deinterlace                       ; genlock:inst8|row_number[2]                                                                              ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.341      ;
; 0.222 ; genlock:inst8|deinterlace                       ; genlock:inst8|row_number[3]                                                                              ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.342      ;
; 0.223 ; genlock:inst8|decimator[0]                      ; genlock:inst8|decimator[2]                                                                               ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.344      ;
; 0.225 ; genlock:inst8|hcount[2]                         ; genlock:inst8|column[0]                                                                                  ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.251      ; 1.560      ;
; 0.225 ; genlock:inst8|hcount[2]                         ; genlock:inst8|column[1]                                                                                  ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.251      ; 1.560      ;
; 0.225 ; genlock:inst8|hcount[2]                         ; genlock:inst8|column[2]                                                                                  ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.251      ; 1.560      ;
; 0.225 ; genlock:inst8|hcount[2]                         ; genlock:inst8|column[3]                                                                                  ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.251      ; 1.560      ;
; 0.225 ; genlock:inst8|hcount[2]                         ; genlock:inst8|column[4]                                                                                  ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.251      ; 1.560      ;
; 0.225 ; genlock:inst8|hcount[2]                         ; genlock:inst8|column[5]                                                                                  ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.251      ; 1.560      ;
; 0.225 ; genlock:inst8|hcount[2]                         ; genlock:inst8|column[6]                                                                                  ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.251      ; 1.560      ;
; 0.225 ; genlock:inst8|hcount[2]                         ; genlock:inst8|column[7]                                                                                  ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.251      ; 1.560      ;
; 0.225 ; genlock:inst8|hcount[2]                         ; genlock:inst8|column[8]                                                                                  ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.251      ; 1.560      ;
; 0.225 ; genlock:inst8|hcount[2]                         ; genlock:inst8|column[9]                                                                                  ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.251      ; 1.560      ;
; 0.225 ; genlock:inst8|hcount[2]                         ; genlock:inst8|column[10]                                                                                 ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.251      ; 1.560      ;
; 0.232 ; genlock:inst8|hcount[1]                         ; genlock:inst8|hcount[3]                                                                                  ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.259      ; 1.575      ;
; 0.240 ; genlock:inst8|hcount[1]                         ; genlock:inst8|column[0]                                                                                  ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.251      ; 1.575      ;
; 0.240 ; genlock:inst8|hcount[1]                         ; genlock:inst8|column[1]                                                                                  ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.251      ; 1.575      ;
; 0.240 ; genlock:inst8|hcount[1]                         ; genlock:inst8|column[2]                                                                                  ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.251      ; 1.575      ;
; 0.240 ; genlock:inst8|hcount[1]                         ; genlock:inst8|column[3]                                                                                  ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.251      ; 1.575      ;
; 0.240 ; genlock:inst8|hcount[1]                         ; genlock:inst8|column[4]                                                                                  ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.251      ; 1.575      ;
; 0.240 ; genlock:inst8|hcount[1]                         ; genlock:inst8|column[5]                                                                                  ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.251      ; 1.575      ;
; 0.240 ; genlock:inst8|hcount[1]                         ; genlock:inst8|column[6]                                                                                  ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.251      ; 1.575      ;
; 0.240 ; genlock:inst8|hcount[1]                         ; genlock:inst8|column[7]                                                                                  ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.251      ; 1.575      ;
; 0.240 ; genlock:inst8|hcount[1]                         ; genlock:inst8|column[8]                                                                                  ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.251      ; 1.575      ;
; 0.240 ; genlock:inst8|hcount[1]                         ; genlock:inst8|column[9]                                                                                  ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.251      ; 1.575      ;
; 0.240 ; genlock:inst8|hcount[1]                         ; genlock:inst8|column[10]                                                                                 ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.251      ; 1.575      ;
; 0.245 ; genlock:inst8|hcount[2]                         ; genlock:inst8|hcount[3]                                                                                  ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.259      ; 1.588      ;
; 0.248 ; genlock:inst8|hcount[2]                         ; genlock:inst8|decimator[2]                                                                               ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.250      ; 1.582      ;
; 0.252 ; genlock:inst8|\process_pixel:c_pixel[3]_OTERM95 ; genlock:inst8|pixel_out[2]_OTERM61_OTERM71                                                               ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.373      ;
; 0.252 ; genlock:inst8|\process_pixel:c_pixel[4]_OTERM91 ; genlock:inst8|pixel_out[3]_OTERM57_OTERM69                                                               ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.373      ;
; 0.259 ; genlock:inst8|\process_pixel:c_pixel[2]_OTERM99 ; genlock:inst8|pixel_out[2]_OTERM61_OTERM73                                                               ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.380      ;
; 0.261 ; genlock:inst8|\process_pixel:c_pixel[3]_OTERM93 ; genlock:inst8|pixel_out[2]_OTERM61_OTERM71                                                               ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.382      ;
; 0.262 ; genlock:inst8|hcount[0]                         ; genlock:inst8|decimator[1]                                                                               ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.250      ; 1.596      ;
; 0.266 ; input_detect:inst2|\horizontal:hpeak[5]         ; input_detect:inst2|\horizontal:sync_high[5]                                                              ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.387      ;
; 0.267 ; genlock:inst8|hcount[2]                         ; genlock:inst8|decimator[1]                                                                               ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.250      ; 1.601      ;
; 0.272 ; genlock:inst8|hcount[0]                         ; genlock:inst8|hcount[3]                                                                                  ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.259      ; 1.615      ;
; 0.274 ; genlock:inst8|hcount[0]                         ; genlock:inst8|row_number[2]                                                                              ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.250      ; 1.608      ;
; 0.274 ; genlock:inst8|hcount[0]                         ; genlock:inst8|row_number[3]                                                                              ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.250      ; 1.608      ;
; 0.274 ; genlock:inst8|hcount[2]                         ; genlock:inst8|avg_pixel                                                                                  ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.250      ; 1.608      ;
; 0.277 ; genlock:inst8|apple2                            ; genlock:inst8|magenta[0]                                                                                 ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.397      ;
; 0.278 ; genlock:inst8|apple2                            ; genlock:inst8|brown[7]                                                                                   ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.398      ;
; 0.280 ; input_detect:inst2|\horizontal:hpeak[7]         ; input_detect:inst2|\horizontal:sync_high[7]                                                              ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.400      ;
; 0.281 ; genlock:inst8|hcount[2]                         ; genlock:inst8|row_number[2]                                                                              ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.250      ; 1.615      ;
; 0.281 ; genlock:inst8|hcount[2]                         ; genlock:inst8|row_number[3]                                                                              ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.250      ; 1.615      ;
; 0.281 ; genlock:inst8|hcount[0]                         ; genlock:inst8|column[0]                                                                                  ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.251      ; 1.616      ;
; 0.281 ; genlock:inst8|hcount[0]                         ; genlock:inst8|column[1]                                                                                  ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.251      ; 1.616      ;
; 0.281 ; genlock:inst8|hcount[0]                         ; genlock:inst8|column[2]                                                                                  ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.251      ; 1.616      ;
; 0.281 ; genlock:inst8|hcount[0]                         ; genlock:inst8|column[3]                                                                                  ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.251      ; 1.616      ;
; 0.281 ; genlock:inst8|hcount[0]                         ; genlock:inst8|column[4]                                                                                  ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.251      ; 1.616      ;
; 0.281 ; genlock:inst8|hcount[0]                         ; genlock:inst8|column[5]                                                                                  ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.251      ; 1.616      ;
; 0.281 ; genlock:inst8|hcount[0]                         ; genlock:inst8|column[6]                                                                                  ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.251      ; 1.616      ;
; 0.281 ; genlock:inst8|hcount[0]                         ; genlock:inst8|column[7]                                                                                  ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.251      ; 1.616      ;
; 0.281 ; genlock:inst8|hcount[0]                         ; genlock:inst8|column[8]                                                                                  ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.251      ; 1.616      ;
; 0.281 ; genlock:inst8|hcount[0]                         ; genlock:inst8|column[9]                                                                                  ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.251      ; 1.616      ;
; 0.281 ; genlock:inst8|hcount[0]                         ; genlock:inst8|column[10]                                                                                 ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.251      ; 1.616      ;
; 0.288 ; genlock:inst8|column[9]                         ; genlock:inst8|col_number[9]                                                                              ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.408      ;
; 0.291 ; genlock:inst8|col_number[3]                     ; ram:inst4|altsyncram:altsyncram_component|altsyncram_1ak1:auto_generated|ram_block1a0~porta_address_reg0 ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.614      ;
; 0.292 ; input_detect:inst2|\horizontal:hcount[1]        ; input_detect:inst2|\horizontal:hcount[1]                                                                 ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.413      ;
; 0.292 ; input_detect:inst2|\horizontal:hcount[10]       ; input_detect:inst2|\horizontal:hcount[10]                                                                ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.413      ;
; 0.292 ; genlock:inst8|hcount[2]                         ; genlock:inst8|\process_pixel:c_pixel[7]_OTERM75_OTERM119                                                 ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.252      ; 1.628      ;
; 0.292 ; genlock:inst8|hcount[2]                         ; genlock:inst8|\process_pixel:c_pixel[5]_OTERM85_OTERM127                                                 ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.252      ; 1.628      ;
; 0.292 ; genlock:inst8|hcount[2]                         ; genlock:inst8|\process_pixel:c_pixel[5]_OTERM87                                                          ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.252      ; 1.628      ;
; 0.292 ; genlock:inst8|hcount[2]                         ; genlock:inst8|\process_pixel:c_pixel[6]_OTERM83                                                          ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.252      ; 1.628      ;
; 0.292 ; genlock:inst8|hcount[2]                         ; genlock:inst8|\process_pixel:c_pixel[7]_OTERM75_OTERM117                                                 ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.252      ; 1.628      ;
; 0.292 ; genlock:inst8|hcount[2]                         ; genlock:inst8|\process_pixel:c_pixel[7]_OTERM79                                                          ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.252      ; 1.628      ;
; 0.292 ; genlock:inst8|hcount[2]                         ; genlock:inst8|\process_pixel:c_pixel[1]                                                                  ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.252      ; 1.628      ;
; 0.293 ; input_detect:inst2|\horizontal:hcount[11]       ; input_detect:inst2|\horizontal:hcount[11]                                                                ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.414      ;
; 0.293 ; input_detect:inst2|\horizontal:hcount[3]        ; input_detect:inst2|\horizontal:hcount[3]                                                                 ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.414      ;
; 0.293 ; input_detect:inst2|\horizontal:hcount[8]        ; input_detect:inst2|\horizontal:hcount[8]                                                                 ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.414      ;
; 0.293 ; input_detect:inst2|\horizontal:hcount[9]        ; input_detect:inst2|\horizontal:hcount[9]                                                                 ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.414      ;
; 0.294 ; input_detect:inst2|\horizontal:hcount[12]       ; input_detect:inst2|\horizontal:hcount[12]                                                                ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.415      ;
; 0.294 ; input_detect:inst2|\horizontal:hcount[13]       ; input_detect:inst2|\horizontal:hcount[13]                                                                ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.415      ;
; 0.294 ; input_detect:inst2|\horizontal:hcount[2]        ; input_detect:inst2|\horizontal:hcount[2]                                                                 ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.415      ;
; 0.294 ; input_detect:inst2|\horizontal:hcount[5]        ; input_detect:inst2|\horizontal:hcount[5]                                                                 ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.415      ;
; 0.294 ; input_detect:inst2|\horizontal:hcount[6]        ; input_detect:inst2|\horizontal:hcount[6]                                                                 ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.415      ;
; 0.294 ; input_detect:inst2|\horizontal:hcount[7]        ; input_detect:inst2|\horizontal:hcount[7]                                                                 ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.415      ;
; 0.295 ; genlock:inst8|pixel_out[1]_OTERM111             ; ram:inst4|altsyncram:altsyncram_component|altsyncram_1ak1:auto_generated|ram_block1a0~porta_datain_reg0  ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.620      ;
; 0.295 ; input_detect:inst2|\horizontal:hcount[4]        ; input_detect:inst2|\horizontal:hcount[4]                                                                 ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.416      ;
; 0.296 ; genlock:inst8|pixel_out[0]_OTERM105             ; ram:inst4|altsyncram:altsyncram_component|altsyncram_1ak1:auto_generated|ram_block1a0~porta_datain_reg0  ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.621      ;
; 0.297 ; input_detect:inst2|\horizontal:hcount[14]       ; input_detect:inst2|\horizontal:hcount[14]                                                                ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.418      ;
; 0.297 ; genlock:inst8|hcount[2]                         ; genlock:inst8|\process_pixel:c_pixel[7]_OTERM77                                                          ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.251      ; 1.632      ;
; 0.298 ; input_detect:inst2|\horizontal:hcount[15]       ; input_detect:inst2|\horizontal:hcount[15]                                                                ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.419      ;
; 0.298 ; input_detect:inst2|\horizontal:hcount[19]       ; input_detect:inst2|\horizontal:hcount[19]                                                                ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.419      ;
+-------+-------------------------------------------------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'inst6|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                      ;
+-------+-------------------------------------------------+----------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                       ; To Node                                                                                                  ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------+----------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.095 ; genlock:inst8|hcount[0]                         ; genlock:inst8|decimator[0]                                                                               ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.250      ; 1.429      ;
; 0.139 ; genlock:inst8|col_number[0]                     ; ram:inst4|altsyncram:altsyncram_component|altsyncram_1ak1:auto_generated|ram_block1a0~porta_address_reg0 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.462      ;
; 0.144 ; genlock:inst8|col_number[1]                     ; ram:inst4|altsyncram:altsyncram_component|altsyncram_1ak1:auto_generated|ram_block1a0~porta_address_reg0 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.467      ;
; 0.147 ; genlock:inst8|col_number[2]                     ; ram:inst4|altsyncram:altsyncram_component|altsyncram_1ak1:auto_generated|ram_block1a0~porta_address_reg0 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.470      ;
; 0.167 ; genlock:inst8|col_number[4]                     ; ram:inst4|altsyncram:altsyncram_component|altsyncram_1ak1:auto_generated|ram_block1a0~porta_address_reg0 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.490      ;
; 0.186 ; input_detect:inst2|sync_level                   ; input_detect:inst2|sync_level                                                                            ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; input_detect:inst2|video_active                 ; input_detect:inst2|video_active                                                                          ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; genlock:inst8|decimator[2]                      ; genlock:inst8|decimator[2]                                                                               ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; genlock:inst8|avg_pixel                         ; genlock:inst8|avg_pixel                                                                                  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; input_detect:inst2|\horizontal:horsync          ; input_detect:inst2|\horizontal:horsync                                                                   ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; genlock:inst8|frame[0]                          ; genlock:inst8|frame[0]                                                                                   ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; genlock:inst8|artifact_mode                     ; genlock:inst8|artifact_mode                                                                              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.193 ; input_detect:inst2|\horizontal:sync_down[0]     ; input_detect:inst2|\horizontal:sync_down[0]                                                              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.194 ; genlock:inst8|vcount[0]                         ; genlock:inst8|vcount[0]                                                                                  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.200 ; genlock:inst8|mode                              ; genlock:inst8|brown[7]                                                                                   ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.320      ;
; 0.204 ; genlock:inst8|mode                              ; genlock:inst8|magenta[0]                                                                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.324      ;
; 0.208 ; genlock:inst8|hcount[0]                         ; genlock:inst8|hcount[0]                                                                                  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.022      ; 0.314      ;
; 0.221 ; genlock:inst8|deinterlace                       ; genlock:inst8|row_number[2]                                                                              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.341      ;
; 0.222 ; genlock:inst8|deinterlace                       ; genlock:inst8|row_number[3]                                                                              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.342      ;
; 0.223 ; genlock:inst8|decimator[0]                      ; genlock:inst8|decimator[2]                                                                               ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.344      ;
; 0.225 ; genlock:inst8|hcount[2]                         ; genlock:inst8|column[0]                                                                                  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.251      ; 1.560      ;
; 0.225 ; genlock:inst8|hcount[2]                         ; genlock:inst8|column[1]                                                                                  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.251      ; 1.560      ;
; 0.225 ; genlock:inst8|hcount[2]                         ; genlock:inst8|column[2]                                                                                  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.251      ; 1.560      ;
; 0.225 ; genlock:inst8|hcount[2]                         ; genlock:inst8|column[3]                                                                                  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.251      ; 1.560      ;
; 0.225 ; genlock:inst8|hcount[2]                         ; genlock:inst8|column[4]                                                                                  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.251      ; 1.560      ;
; 0.225 ; genlock:inst8|hcount[2]                         ; genlock:inst8|column[5]                                                                                  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.251      ; 1.560      ;
; 0.225 ; genlock:inst8|hcount[2]                         ; genlock:inst8|column[6]                                                                                  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.251      ; 1.560      ;
; 0.225 ; genlock:inst8|hcount[2]                         ; genlock:inst8|column[7]                                                                                  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.251      ; 1.560      ;
; 0.225 ; genlock:inst8|hcount[2]                         ; genlock:inst8|column[8]                                                                                  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.251      ; 1.560      ;
; 0.225 ; genlock:inst8|hcount[2]                         ; genlock:inst8|column[9]                                                                                  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.251      ; 1.560      ;
; 0.225 ; genlock:inst8|hcount[2]                         ; genlock:inst8|column[10]                                                                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.251      ; 1.560      ;
; 0.232 ; genlock:inst8|hcount[1]                         ; genlock:inst8|hcount[3]                                                                                  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.259      ; 1.575      ;
; 0.240 ; genlock:inst8|hcount[1]                         ; genlock:inst8|column[0]                                                                                  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.251      ; 1.575      ;
; 0.240 ; genlock:inst8|hcount[1]                         ; genlock:inst8|column[1]                                                                                  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.251      ; 1.575      ;
; 0.240 ; genlock:inst8|hcount[1]                         ; genlock:inst8|column[2]                                                                                  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.251      ; 1.575      ;
; 0.240 ; genlock:inst8|hcount[1]                         ; genlock:inst8|column[3]                                                                                  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.251      ; 1.575      ;
; 0.240 ; genlock:inst8|hcount[1]                         ; genlock:inst8|column[4]                                                                                  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.251      ; 1.575      ;
; 0.240 ; genlock:inst8|hcount[1]                         ; genlock:inst8|column[5]                                                                                  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.251      ; 1.575      ;
; 0.240 ; genlock:inst8|hcount[1]                         ; genlock:inst8|column[6]                                                                                  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.251      ; 1.575      ;
; 0.240 ; genlock:inst8|hcount[1]                         ; genlock:inst8|column[7]                                                                                  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.251      ; 1.575      ;
; 0.240 ; genlock:inst8|hcount[1]                         ; genlock:inst8|column[8]                                                                                  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.251      ; 1.575      ;
; 0.240 ; genlock:inst8|hcount[1]                         ; genlock:inst8|column[9]                                                                                  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.251      ; 1.575      ;
; 0.240 ; genlock:inst8|hcount[1]                         ; genlock:inst8|column[10]                                                                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.251      ; 1.575      ;
; 0.245 ; genlock:inst8|hcount[2]                         ; genlock:inst8|hcount[3]                                                                                  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.259      ; 1.588      ;
; 0.248 ; genlock:inst8|hcount[2]                         ; genlock:inst8|decimator[2]                                                                               ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.250      ; 1.582      ;
; 0.252 ; genlock:inst8|\process_pixel:c_pixel[3]_OTERM95 ; genlock:inst8|pixel_out[2]_OTERM61_OTERM71                                                               ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.373      ;
; 0.252 ; genlock:inst8|\process_pixel:c_pixel[4]_OTERM91 ; genlock:inst8|pixel_out[3]_OTERM57_OTERM69                                                               ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.373      ;
; 0.259 ; genlock:inst8|\process_pixel:c_pixel[2]_OTERM99 ; genlock:inst8|pixel_out[2]_OTERM61_OTERM73                                                               ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.380      ;
; 0.261 ; genlock:inst8|\process_pixel:c_pixel[3]_OTERM93 ; genlock:inst8|pixel_out[2]_OTERM61_OTERM71                                                               ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.382      ;
; 0.262 ; genlock:inst8|hcount[0]                         ; genlock:inst8|decimator[1]                                                                               ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.250      ; 1.596      ;
; 0.266 ; input_detect:inst2|\horizontal:hpeak[5]         ; input_detect:inst2|\horizontal:sync_high[5]                                                              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.387      ;
; 0.267 ; genlock:inst8|hcount[2]                         ; genlock:inst8|decimator[1]                                                                               ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.250      ; 1.601      ;
; 0.272 ; genlock:inst8|hcount[0]                         ; genlock:inst8|hcount[3]                                                                                  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.259      ; 1.615      ;
; 0.274 ; genlock:inst8|hcount[0]                         ; genlock:inst8|row_number[2]                                                                              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.250      ; 1.608      ;
; 0.274 ; genlock:inst8|hcount[0]                         ; genlock:inst8|row_number[3]                                                                              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.250      ; 1.608      ;
; 0.274 ; genlock:inst8|hcount[2]                         ; genlock:inst8|avg_pixel                                                                                  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.250      ; 1.608      ;
; 0.277 ; genlock:inst8|apple2                            ; genlock:inst8|magenta[0]                                                                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.397      ;
; 0.278 ; genlock:inst8|apple2                            ; genlock:inst8|brown[7]                                                                                   ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.398      ;
; 0.280 ; input_detect:inst2|\horizontal:hpeak[7]         ; input_detect:inst2|\horizontal:sync_high[7]                                                              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.400      ;
; 0.281 ; genlock:inst8|hcount[2]                         ; genlock:inst8|row_number[2]                                                                              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.250      ; 1.615      ;
; 0.281 ; genlock:inst8|hcount[2]                         ; genlock:inst8|row_number[3]                                                                              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.250      ; 1.615      ;
; 0.281 ; genlock:inst8|hcount[0]                         ; genlock:inst8|column[0]                                                                                  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.251      ; 1.616      ;
; 0.281 ; genlock:inst8|hcount[0]                         ; genlock:inst8|column[1]                                                                                  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.251      ; 1.616      ;
; 0.281 ; genlock:inst8|hcount[0]                         ; genlock:inst8|column[2]                                                                                  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.251      ; 1.616      ;
; 0.281 ; genlock:inst8|hcount[0]                         ; genlock:inst8|column[3]                                                                                  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.251      ; 1.616      ;
; 0.281 ; genlock:inst8|hcount[0]                         ; genlock:inst8|column[4]                                                                                  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.251      ; 1.616      ;
; 0.281 ; genlock:inst8|hcount[0]                         ; genlock:inst8|column[5]                                                                                  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.251      ; 1.616      ;
; 0.281 ; genlock:inst8|hcount[0]                         ; genlock:inst8|column[6]                                                                                  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.251      ; 1.616      ;
; 0.281 ; genlock:inst8|hcount[0]                         ; genlock:inst8|column[7]                                                                                  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.251      ; 1.616      ;
; 0.281 ; genlock:inst8|hcount[0]                         ; genlock:inst8|column[8]                                                                                  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.251      ; 1.616      ;
; 0.281 ; genlock:inst8|hcount[0]                         ; genlock:inst8|column[9]                                                                                  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.251      ; 1.616      ;
; 0.281 ; genlock:inst8|hcount[0]                         ; genlock:inst8|column[10]                                                                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.251      ; 1.616      ;
; 0.288 ; genlock:inst8|column[9]                         ; genlock:inst8|col_number[9]                                                                              ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.408      ;
; 0.291 ; genlock:inst8|col_number[3]                     ; ram:inst4|altsyncram:altsyncram_component|altsyncram_1ak1:auto_generated|ram_block1a0~porta_address_reg0 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.614      ;
; 0.292 ; input_detect:inst2|\horizontal:hcount[1]        ; input_detect:inst2|\horizontal:hcount[1]                                                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.413      ;
; 0.292 ; input_detect:inst2|\horizontal:hcount[10]       ; input_detect:inst2|\horizontal:hcount[10]                                                                ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.413      ;
; 0.292 ; genlock:inst8|hcount[2]                         ; genlock:inst8|\process_pixel:c_pixel[7]_OTERM75_OTERM119                                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.252      ; 1.628      ;
; 0.292 ; genlock:inst8|hcount[2]                         ; genlock:inst8|\process_pixel:c_pixel[5]_OTERM85_OTERM127                                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.252      ; 1.628      ;
; 0.292 ; genlock:inst8|hcount[2]                         ; genlock:inst8|\process_pixel:c_pixel[5]_OTERM87                                                          ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.252      ; 1.628      ;
; 0.292 ; genlock:inst8|hcount[2]                         ; genlock:inst8|\process_pixel:c_pixel[6]_OTERM83                                                          ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.252      ; 1.628      ;
; 0.292 ; genlock:inst8|hcount[2]                         ; genlock:inst8|\process_pixel:c_pixel[7]_OTERM75_OTERM117                                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.252      ; 1.628      ;
; 0.292 ; genlock:inst8|hcount[2]                         ; genlock:inst8|\process_pixel:c_pixel[7]_OTERM79                                                          ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.252      ; 1.628      ;
; 0.292 ; genlock:inst8|hcount[2]                         ; genlock:inst8|\process_pixel:c_pixel[1]                                                                  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.252      ; 1.628      ;
; 0.293 ; input_detect:inst2|\horizontal:hcount[11]       ; input_detect:inst2|\horizontal:hcount[11]                                                                ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.414      ;
; 0.293 ; input_detect:inst2|\horizontal:hcount[3]        ; input_detect:inst2|\horizontal:hcount[3]                                                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.414      ;
; 0.293 ; input_detect:inst2|\horizontal:hcount[8]        ; input_detect:inst2|\horizontal:hcount[8]                                                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.414      ;
; 0.293 ; input_detect:inst2|\horizontal:hcount[9]        ; input_detect:inst2|\horizontal:hcount[9]                                                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.414      ;
; 0.294 ; input_detect:inst2|\horizontal:hcount[12]       ; input_detect:inst2|\horizontal:hcount[12]                                                                ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.415      ;
; 0.294 ; input_detect:inst2|\horizontal:hcount[13]       ; input_detect:inst2|\horizontal:hcount[13]                                                                ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.415      ;
; 0.294 ; input_detect:inst2|\horizontal:hcount[2]        ; input_detect:inst2|\horizontal:hcount[2]                                                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.415      ;
; 0.294 ; input_detect:inst2|\horizontal:hcount[5]        ; input_detect:inst2|\horizontal:hcount[5]                                                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.415      ;
; 0.294 ; input_detect:inst2|\horizontal:hcount[6]        ; input_detect:inst2|\horizontal:hcount[6]                                                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.415      ;
; 0.294 ; input_detect:inst2|\horizontal:hcount[7]        ; input_detect:inst2|\horizontal:hcount[7]                                                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.415      ;
; 0.295 ; genlock:inst8|pixel_out[1]_OTERM111             ; ram:inst4|altsyncram:altsyncram_component|altsyncram_1ak1:auto_generated|ram_block1a0~porta_datain_reg0  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.620      ;
; 0.295 ; input_detect:inst2|\horizontal:hcount[4]        ; input_detect:inst2|\horizontal:hcount[4]                                                                 ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.416      ;
; 0.296 ; genlock:inst8|pixel_out[0]_OTERM105             ; ram:inst4|altsyncram:altsyncram_component|altsyncram_1ak1:auto_generated|ram_block1a0~porta_datain_reg0  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.621      ;
; 0.297 ; input_detect:inst2|\horizontal:hcount[14]       ; input_detect:inst2|\horizontal:hcount[14]                                                                ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.418      ;
; 0.297 ; genlock:inst8|hcount[2]                         ; genlock:inst8|\process_pixel:c_pixel[7]_OTERM77                                                          ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.251      ; 1.632      ;
; 0.298 ; input_detect:inst2|\horizontal:hcount[15]       ; input_detect:inst2|\horizontal:hcount[15]                                                                ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.419      ;
; 0.298 ; input_detect:inst2|\horizontal:hcount[19]       ; input_detect:inst2|\horizontal:hcount[19]                                                                ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.419      ;
+-------+-------------------------------------------------+----------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'inst14|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                              ;
+-------+---------------------------------------+-----------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                                                                                                   ; Launch Clock                                       ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+-----------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; 0.137 ; sdram:inst|pixelOut[3]                ; ram2:inst1|altsyncram:altsyncram_component|altsyncram_0ak1:auto_generated|ram_block1a0~porta_datain_reg0  ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.466      ;
; 0.142 ; sdram:inst|pixelOut[9]                ; ram2:inst1|altsyncram:altsyncram_component|altsyncram_0ak1:auto_generated|ram_block1a0~porta_datain_reg0  ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.469      ;
; 0.142 ; sdram:inst|pixelOut[11]               ; ram2:inst1|altsyncram:altsyncram_component|altsyncram_0ak1:auto_generated|ram_block1a0~porta_datain_reg0  ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.469      ;
; 0.143 ; sdram:inst|pixelOut[8]                ; ram2:inst1|altsyncram:altsyncram_component|altsyncram_0ak1:auto_generated|ram_block1a0~porta_datain_reg0  ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.472      ;
; 0.143 ; sdram:inst|pixelOut[7]                ; ram2:inst1|altsyncram:altsyncram_component|altsyncram_0ak1:auto_generated|ram_block1a0~porta_datain_reg0  ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.472      ;
; 0.145 ; sdram:inst|colLoadNr[3]               ; ram2:inst1|altsyncram:altsyncram_component|altsyncram_0ak1:auto_generated|ram_block1a0~porta_address_reg0 ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.472      ;
; 0.145 ; sdram:inst|pixelOut[0]                ; ram2:inst1|altsyncram:altsyncram_component|altsyncram_0ak1:auto_generated|ram_block1a0~porta_datain_reg0  ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.474      ;
; 0.145 ; sdram:inst|pixelOut[15]               ; ram2:inst1|altsyncram:altsyncram_component|altsyncram_0ak1:auto_generated|ram_block1a0~porta_datain_reg0  ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.473      ;
; 0.146 ; sdram:inst|pixelOut[14]               ; ram2:inst1|altsyncram:altsyncram_component|altsyncram_0ak1:auto_generated|ram_block1a0~porta_datain_reg0  ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.475      ;
; 0.147 ; sdram:inst|pixelOut[2]                ; ram2:inst1|altsyncram:altsyncram_component|altsyncram_0ak1:auto_generated|ram_block1a0~porta_datain_reg0  ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.476      ;
; 0.147 ; sdram:inst|pixelOut[12]               ; ram2:inst1|altsyncram:altsyncram_component|altsyncram_0ak1:auto_generated|ram_block1a0~porta_datain_reg0  ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.476      ;
; 0.149 ; sdram:inst|colLoadNr[1]               ; ram2:inst1|altsyncram:altsyncram_component|altsyncram_0ak1:auto_generated|ram_block1a0~porta_address_reg0 ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.474      ;
; 0.149 ; sdram:inst|colLoadNr[6]               ; ram2:inst1|altsyncram:altsyncram_component|altsyncram_0ak1:auto_generated|ram_block1a0~porta_address_reg0 ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.476      ;
; 0.150 ; sdram:inst|pixelOut[4]                ; ram2:inst1|altsyncram:altsyncram_component|altsyncram_0ak1:auto_generated|ram_block1a0~porta_datain_reg0  ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.479      ;
; 0.152 ; sdram:inst|pixelOut[10]               ; ram2:inst1|altsyncram:altsyncram_component|altsyncram_0ak1:auto_generated|ram_block1a0~porta_datain_reg0  ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.480      ;
; 0.153 ; sdram:inst|colLoadNr[2]               ; ram2:inst1|altsyncram:altsyncram_component|altsyncram_0ak1:auto_generated|ram_block1a0~porta_address_reg0 ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.478      ;
; 0.155 ; sdram:inst|colLoadNr[4]               ; ram2:inst1|altsyncram:altsyncram_component|altsyncram_0ak1:auto_generated|ram_block1a0~porta_address_reg0 ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.480      ;
; 0.156 ; sdram:inst|colLoadNr[0]               ; ram2:inst1|altsyncram:altsyncram_component|altsyncram_0ak1:auto_generated|ram_block1a0~porta_address_reg0 ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.483      ;
; 0.156 ; sdram:inst|pixelOut[5]                ; ram2:inst1|altsyncram:altsyncram_component|altsyncram_0ak1:auto_generated|ram_block1a0~porta_datain_reg0  ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.485      ;
; 0.156 ; sdram:inst|pixelOut[6]                ; ram2:inst1|altsyncram:altsyncram_component|altsyncram_0ak1:auto_generated|ram_block1a0~porta_datain_reg0  ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.485      ;
; 0.158 ; sdram:inst|colLoadNr[7]               ; ram2:inst1|altsyncram:altsyncram_component|altsyncram_0ak1:auto_generated|ram_block1a0~porta_address_reg0 ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.483      ;
; 0.162 ; sdram:inst|colLoadNr[5]               ; ram2:inst1|altsyncram:altsyncram_component|altsyncram_0ak1:auto_generated|ram_block1a0~porta_address_reg0 ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.487      ;
; 0.163 ; sdram:inst|pixelOut[1]                ; ram2:inst1|altsyncram:altsyncram_component|altsyncram_0ak1:auto_generated|ram_block1a0~porta_datain_reg0  ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.492      ;
; 0.164 ; sdram:inst|pixelOut[13]               ; ram2:inst1|altsyncram:altsyncram_component|altsyncram_0ak1:auto_generated|ram_block1a0~porta_datain_reg0  ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.492      ;
; 0.165 ; sdram:inst|colLoadNr[8]               ; ram2:inst1|altsyncram:altsyncram_component|altsyncram_0ak1:auto_generated|ram_block1a0~porta_address_reg0 ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.492      ;
; 0.186 ; vgaout:inst7|load_req                 ; vgaout:inst7|load_req                                                                                     ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram:inst|SdrLdq~_Duplicate_2        ; sdram:inst|SdrLdq~_Duplicate_2                                                                            ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; sdram:inst|SdrRoutine.SdrRoutine_Init ; sdram:inst|SdrRoutine.SdrRoutine_Init                                                                     ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram:inst|SdrRoutine.SdrRoutine_Null ; sdram:inst|SdrRoutine.SdrRoutine_Null                                                                     ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram:inst|SdrRoutine.SdrRoutine_Idle ; sdram:inst|SdrRoutine.SdrRoutine_Idle                                                                     ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.278 ; sdram:inst|SdrAddress[3]              ; sdram:inst|colLoadNr[3]                                                                                   ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.399      ;
; 0.280 ; sdram:inst|SdrAddress[0]              ; sdram:inst|colLoadNr[0]                                                                                   ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.401      ;
; 0.287 ; sdram:inst|SdrAddress[6]              ; sdram:inst|colLoadNr[6]                                                                                   ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.408      ;
; 0.290 ; sdram:inst|refreshDelayCounter[11]    ; sdram:inst|refreshDelayCounter[11]                                                                        ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.411      ;
; 0.292 ; sdram:inst|refreshDelayCounter[3]     ; sdram:inst|refreshDelayCounter[3]                                                                         ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.413      ;
; 0.292 ; sdram:inst|refreshDelayCounter[13]    ; sdram:inst|refreshDelayCounter[13]                                                                        ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.413      ;
; 0.292 ; sdram:inst|refreshDelayCounter[15]    ; sdram:inst|refreshDelayCounter[15]                                                                        ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.413      ;
; 0.292 ; sdram:inst|refreshDelayCounter[17]    ; sdram:inst|refreshDelayCounter[17]                                                                        ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.413      ;
; 0.293 ; sdram:inst|refreshDelayCounter[4]     ; sdram:inst|refreshDelayCounter[4]                                                                         ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.414      ;
; 0.293 ; sdram:inst|refreshDelayCounter[18]    ; sdram:inst|refreshDelayCounter[18]                                                                        ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.414      ;
; 0.293 ; sdram:inst|refreshDelayCounter[19]    ; sdram:inst|refreshDelayCounter[19]                                                                        ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.414      ;
; 0.293 ; sdram:inst|refreshDelayCounter[21]    ; sdram:inst|refreshDelayCounter[21]                                                                        ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.414      ;
; 0.293 ; sdram:inst|refreshDelayCounter[23]    ; sdram:inst|refreshDelayCounter[23]                                                                        ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.414      ;
; 0.294 ; sdram:inst|refreshDelayCounter[6]     ; sdram:inst|refreshDelayCounter[6]                                                                         ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.415      ;
; 0.294 ; sdram:inst|refreshDelayCounter[14]    ; sdram:inst|refreshDelayCounter[14]                                                                        ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.415      ;
; 0.294 ; sdram:inst|refreshDelayCounter[16]    ; sdram:inst|refreshDelayCounter[16]                                                                        ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.415      ;
; 0.294 ; sdram:inst|refreshDelayCounter[20]    ; sdram:inst|refreshDelayCounter[20]                                                                        ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.415      ;
; 0.295 ; sdram:inst|refreshDelayCounter[22]    ; sdram:inst|refreshDelayCounter[22]                                                                        ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.416      ;
; 0.295 ; sdram:inst|SdrAddress[8]              ; sdram:inst|colLoadNr[8]                                                                                   ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.416      ;
; 0.296 ; sdram:inst|SdrAddress[11]             ; sdram:inst|SdrAddress[11]                                                                                 ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.416      ;
; 0.297 ; sdram:inst|SdrAddress[9]              ; sdram:inst|SdrAddress[9]                                                                                  ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.417      ;
; 0.298 ; sdram:inst|SdrRoutineSeq[11]          ; sdram:inst|SdrRoutineSeq[11]                                                                              ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.419      ;
; 0.298 ; sdram:inst|SdrAddress[17]             ; sdram:inst|SdrAddress[17]                                                                                 ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.419      ;
; 0.298 ; sdram:inst|SdrAddress[18]             ; sdram:inst|SdrAddress[18]                                                                                 ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.419      ;
; 0.298 ; sdram:inst|SdrAddress[19]             ; sdram:inst|SdrAddress[19]                                                                                 ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.419      ;
; 0.299 ; sdram:inst|SdrRoutineSeq[9]           ; sdram:inst|SdrRoutineSeq[9]                                                                               ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.420      ;
; 0.299 ; sdram:inst|SdrAddress[10]             ; sdram:inst|SdrAddress[10]                                                                                 ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; sdram:inst|SdrAddress[16]             ; sdram:inst|SdrAddress[16]                                                                                 ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.420      ;
; 0.300 ; sdram:inst|SdrRoutineSeq[10]          ; sdram:inst|SdrRoutineSeq[10]                                                                              ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.421      ;
; 0.304 ; sdram:inst|SdrRoutineSeq[1]           ; sdram:inst|SdrRoutineSeq[1]                                                                               ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; sdram:inst|SdrAddress[13]             ; sdram:inst|SdrAddress[13]                                                                                 ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; sdram:inst|SdrAddress[15]             ; sdram:inst|SdrAddress[15]                                                                                 ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; sdram:inst|SdrAddress[23]             ; sdram:inst|SdrAddress[23]                                                                                 ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.305 ; sdram:inst|SdrRoutineSeq[6]           ; sdram:inst|SdrRoutineSeq[6]                                                                               ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; sdram:inst|SdrAddress[3]              ; sdram:inst|SdrAddress[3]                                                                                  ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; sdram:inst|SdrAddress[7]              ; sdram:inst|SdrAddress[7]                                                                                  ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; sdram:inst|SdrAddress[12]             ; sdram:inst|SdrAddress[12]                                                                                 ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; sdram:inst|colStoreNr[8]              ; sdram:inst|colStoreNr[8]                                                                                  ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.306 ; sdram:inst|SdrRoutineSeq[2]           ; sdram:inst|SdrRoutineSeq[2]                                                                               ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; sdram:inst|SdrAddress[5]              ; sdram:inst|SdrAddress[5]                                                                                  ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; sdram:inst|SdrAddress[14]             ; sdram:inst|SdrAddress[14]                                                                                 ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; sdram:inst|SdrAddress[20]             ; sdram:inst|SdrAddress[20]                                                                                 ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; sdram:inst|SdrAddress[21]             ; sdram:inst|SdrAddress[21]                                                                                 ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; sdram:inst|colStoreNr[1]              ; sdram:inst|colStoreNr[1]                                                                                  ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; sdram:inst|colStoreNr[4]              ; sdram:inst|colStoreNr[4]                                                                                  ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; sdram:inst|colStoreNr[6]              ; sdram:inst|colStoreNr[6]                                                                                  ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; sdram:inst|colStoreNr[7]              ; sdram:inst|colStoreNr[7]                                                                                  ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.426      ;
; 0.307 ; sdram:inst|SdrAddress[6]              ; sdram:inst|SdrAddress[6]                                                                                  ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; sdram:inst|SdrAddress[22]             ; sdram:inst|SdrAddress[22]                                                                                 ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.428      ;
; 0.307 ; sdram:inst|colStoreNr[2]              ; sdram:inst|colStoreNr[2]                                                                                  ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; sdram:inst|colStoreNr[3]              ; sdram:inst|colStoreNr[3]                                                                                  ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; sdram:inst|colStoreNr[5]              ; sdram:inst|colStoreNr[5]                                                                                  ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.427      ;
; 0.308 ; sdram:inst|SdrRoutineSeq[3]           ; sdram:inst|SdrRoutineSeq[3]                                                                               ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.429      ;
; 0.310 ; sdram:inst|refreshDelayCounter[0]     ; sdram:inst|refreshDelayCounter[0]                                                                         ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.431      ;
; 0.310 ; sdram:inst|SdrAddress[1]              ; sdram:inst|SdrAddress[1]                                                                                  ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.430      ;
; 0.310 ; sdram:inst|SdrAddress[4]              ; sdram:inst|SdrAddress[4]                                                                                  ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.430      ;
; 0.311 ; sdram:inst|SdrAddress[2]              ; sdram:inst|SdrAddress[2]                                                                                  ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.431      ;
; 0.314 ; sdram:inst|SdrRoutineSeq[8]           ; sdram:inst|SdrRoutineSeq[8]                                                                               ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.435      ;
; 0.315 ; sdram:inst|SdrRoutineSeq[4]           ; sdram:inst|SdrRoutineSeq[4]                                                                               ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.436      ;
; 0.316 ; sdram:inst|SdrRoutineSeq[0]           ; sdram:inst|SdrRoutineSeq[0]                                                                               ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.437      ;
; 0.318 ; sdram:inst|SdrRoutineSeq[5]           ; sdram:inst|SdrRoutineSeq[5]                                                                               ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.439      ;
; 0.318 ; sdram:inst|SdrAddress[8]              ; sdram:inst|SdrAddress[8]                                                                                  ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.438      ;
; 0.318 ; sdram:inst|colStoreNr[0]              ; sdram:inst|colStoreNr[0]                                                                                  ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.438      ;
; 0.319 ; sdram:inst|SdrRoutineSeq[7]           ; sdram:inst|SdrRoutineSeq[7]                                                                               ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.440      ;
; 0.334 ; sdram:inst|SdrAddress[0]              ; sdram:inst|SdrAddress[0]                                                                                  ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.454      ;
; 0.336 ; sdram:inst|SdrRoutine.SdrRoutine_Idle ; sdram:inst|SdrRoutine.SdrRoutine_LoadRow                                                                  ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.456      ;
; 0.346 ; sdram:inst|SdrRoutine.SdrRoutine_Idle ; sdram:inst|SdrRoutine.SdrRoutine_StoreRow                                                                 ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.466      ;
; 0.358 ; sdram:inst|refreshDelayCounter[5]     ; sdram:inst|refreshDelayCounter[5]                                                                         ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.479      ;
; 0.360 ; sdram:inst|refreshDelayCounter[2]     ; sdram:inst|refreshDelayCounter[2]                                                                         ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.481      ;
; 0.360 ; sdram:inst|refreshDelayCounter[9]     ; sdram:inst|refreshDelayCounter[9]                                                                         ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.481      ;
+-------+---------------------------------------+-----------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'inst10|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                    ;
+-------+-------------------------------+-----------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                     ; To Node                     ; Launch Clock                                       ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------+-----------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; 6.309 ; input_detect:inst2|hblank_out ; genlock:inst8|hcount[0]     ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -1.254     ; 1.144      ;
; 6.309 ; input_detect:inst2|hblank_out ; genlock:inst8|hcount[1]     ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -1.254     ; 1.144      ;
; 6.309 ; input_detect:inst2|hblank_out ; genlock:inst8|hcount[2]     ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -1.254     ; 1.144      ;
; 6.309 ; genlock:inst8|vblank          ; genlock:inst8|hcount[0]     ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -1.252     ; 1.146      ;
; 6.309 ; genlock:inst8|vblank          ; genlock:inst8|hcount[1]     ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -1.252     ; 1.146      ;
; 6.309 ; genlock:inst8|vblank          ; genlock:inst8|hcount[2]     ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -1.252     ; 1.146      ;
; 7.094 ; input_detect:inst2|hblank_out ; genlock:inst8|column[0]     ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.039     ; 1.574      ;
; 7.094 ; input_detect:inst2|hblank_out ; genlock:inst8|column[1]     ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.039     ; 1.574      ;
; 7.094 ; input_detect:inst2|hblank_out ; genlock:inst8|column[2]     ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.039     ; 1.574      ;
; 7.094 ; input_detect:inst2|hblank_out ; genlock:inst8|column[3]     ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.039     ; 1.574      ;
; 7.094 ; input_detect:inst2|hblank_out ; genlock:inst8|column[4]     ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.039     ; 1.574      ;
; 7.094 ; input_detect:inst2|hblank_out ; genlock:inst8|column[5]     ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.039     ; 1.574      ;
; 7.094 ; input_detect:inst2|hblank_out ; genlock:inst8|column[6]     ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.039     ; 1.574      ;
; 7.094 ; input_detect:inst2|hblank_out ; genlock:inst8|column[7]     ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.039     ; 1.574      ;
; 7.094 ; input_detect:inst2|hblank_out ; genlock:inst8|column[8]     ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.039     ; 1.574      ;
; 7.094 ; input_detect:inst2|hblank_out ; genlock:inst8|column[9]     ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.039     ; 1.574      ;
; 7.094 ; input_detect:inst2|hblank_out ; genlock:inst8|column[10]    ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.039     ; 1.574      ;
; 7.101 ; input_detect:inst2|hblank_out ; genlock:inst8|decimator[0]  ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.041     ; 1.565      ;
; 7.101 ; input_detect:inst2|hblank_out ; genlock:inst8|decimator[1]  ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.041     ; 1.565      ;
; 7.101 ; input_detect:inst2|hblank_out ; genlock:inst8|decimator[2]  ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.041     ; 1.565      ;
; 7.118 ; genlock:inst8|vblank          ; genlock:inst8|column[0]     ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.037     ; 1.552      ;
; 7.118 ; genlock:inst8|vblank          ; genlock:inst8|column[1]     ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.037     ; 1.552      ;
; 7.118 ; genlock:inst8|vblank          ; genlock:inst8|column[2]     ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.037     ; 1.552      ;
; 7.118 ; genlock:inst8|vblank          ; genlock:inst8|column[3]     ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.037     ; 1.552      ;
; 7.118 ; genlock:inst8|vblank          ; genlock:inst8|column[4]     ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.037     ; 1.552      ;
; 7.118 ; genlock:inst8|vblank          ; genlock:inst8|column[5]     ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.037     ; 1.552      ;
; 7.118 ; genlock:inst8|vblank          ; genlock:inst8|column[6]     ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.037     ; 1.552      ;
; 7.118 ; genlock:inst8|vblank          ; genlock:inst8|column[7]     ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.037     ; 1.552      ;
; 7.118 ; genlock:inst8|vblank          ; genlock:inst8|column[8]     ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.037     ; 1.552      ;
; 7.118 ; genlock:inst8|vblank          ; genlock:inst8|column[9]     ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.037     ; 1.552      ;
; 7.118 ; genlock:inst8|vblank          ; genlock:inst8|column[10]    ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.037     ; 1.552      ;
; 7.122 ; genlock:inst8|vblank          ; genlock:inst8|decimator[0]  ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.039     ; 1.546      ;
; 7.122 ; genlock:inst8|vblank          ; genlock:inst8|decimator[1]  ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.039     ; 1.546      ;
; 7.122 ; genlock:inst8|vblank          ; genlock:inst8|decimator[2]  ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.039     ; 1.546      ;
; 7.144 ; input_detect:inst2|hblank_out ; genlock:inst8|hcount[3]     ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.041     ; 1.522      ;
; 7.153 ; genlock:inst8|vblank          ; genlock:inst8|hcount[3]     ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.039     ; 1.515      ;
; 7.168 ; input_detect:inst2|hblank_out ; genlock:inst8|hcount[4]     ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.037     ; 1.502      ;
; 7.172 ; genlock:inst8|vblank          ; genlock:inst8|hcount[4]     ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.035     ; 1.500      ;
; 7.555 ; input_detect:inst2|hblank_out ; genlock:inst8|artifact_mode ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.037     ; 1.115      ;
; 7.883 ; genlock:inst8|vblank          ; genlock:inst8|vcount[0]     ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.036     ; 0.788      ;
; 7.883 ; genlock:inst8|vblank          ; genlock:inst8|vcount[1]     ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.036     ; 0.788      ;
; 7.883 ; genlock:inst8|vblank          ; genlock:inst8|vcount[2]     ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.036     ; 0.788      ;
; 7.883 ; genlock:inst8|vblank          ; genlock:inst8|vcount[3]     ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.036     ; 0.788      ;
; 7.883 ; genlock:inst8|vblank          ; genlock:inst8|vcount[4]     ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.036     ; 0.788      ;
; 7.883 ; genlock:inst8|vblank          ; genlock:inst8|vcount[5]     ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.036     ; 0.788      ;
; 7.883 ; genlock:inst8|vblank          ; genlock:inst8|vcount[6]     ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.036     ; 0.788      ;
; 7.883 ; genlock:inst8|vblank          ; genlock:inst8|vcount[7]     ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.036     ; 0.788      ;
; 7.883 ; genlock:inst8|vblank          ; genlock:inst8|vcount[8]     ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.036     ; 0.788      ;
; 7.883 ; genlock:inst8|vblank          ; genlock:inst8|vcount[9]     ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.036     ; 0.788      ;
; 7.883 ; genlock:inst8|vblank          ; genlock:inst8|vcount[10]    ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.036     ; 0.788      ;
; 7.883 ; genlock:inst8|vblank          ; genlock:inst8|vcount[11]    ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.036     ; 0.788      ;
; 7.883 ; genlock:inst8|vblank          ; genlock:inst8|vcount[12]    ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.036     ; 0.788      ;
; 7.883 ; genlock:inst8|vblank          ; genlock:inst8|vcount[13]    ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.036     ; 0.788      ;
+-------+-------------------------------+-----------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'inst6|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                   ;
+-------+-------------------------------+-----------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                     ; To Node                     ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------+-----------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 6.389 ; input_detect:inst2|hblank_out ; genlock:inst8|hcount[0]     ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -1.254     ; 1.144      ;
; 6.389 ; input_detect:inst2|hblank_out ; genlock:inst8|hcount[1]     ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -1.254     ; 1.144      ;
; 6.389 ; input_detect:inst2|hblank_out ; genlock:inst8|hcount[2]     ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -1.254     ; 1.144      ;
; 6.389 ; genlock:inst8|vblank          ; genlock:inst8|hcount[0]     ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -1.252     ; 1.146      ;
; 6.389 ; genlock:inst8|vblank          ; genlock:inst8|hcount[1]     ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -1.252     ; 1.146      ;
; 6.389 ; genlock:inst8|vblank          ; genlock:inst8|hcount[2]     ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -1.252     ; 1.146      ;
; 7.174 ; input_detect:inst2|hblank_out ; genlock:inst8|column[0]     ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.039     ; 1.574      ;
; 7.174 ; input_detect:inst2|hblank_out ; genlock:inst8|column[1]     ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.039     ; 1.574      ;
; 7.174 ; input_detect:inst2|hblank_out ; genlock:inst8|column[2]     ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.039     ; 1.574      ;
; 7.174 ; input_detect:inst2|hblank_out ; genlock:inst8|column[3]     ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.039     ; 1.574      ;
; 7.174 ; input_detect:inst2|hblank_out ; genlock:inst8|column[4]     ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.039     ; 1.574      ;
; 7.174 ; input_detect:inst2|hblank_out ; genlock:inst8|column[5]     ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.039     ; 1.574      ;
; 7.174 ; input_detect:inst2|hblank_out ; genlock:inst8|column[6]     ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.039     ; 1.574      ;
; 7.174 ; input_detect:inst2|hblank_out ; genlock:inst8|column[7]     ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.039     ; 1.574      ;
; 7.174 ; input_detect:inst2|hblank_out ; genlock:inst8|column[8]     ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.039     ; 1.574      ;
; 7.174 ; input_detect:inst2|hblank_out ; genlock:inst8|column[9]     ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.039     ; 1.574      ;
; 7.174 ; input_detect:inst2|hblank_out ; genlock:inst8|column[10]    ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.039     ; 1.574      ;
; 7.181 ; input_detect:inst2|hblank_out ; genlock:inst8|decimator[0]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.041     ; 1.565      ;
; 7.181 ; input_detect:inst2|hblank_out ; genlock:inst8|decimator[1]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.041     ; 1.565      ;
; 7.181 ; input_detect:inst2|hblank_out ; genlock:inst8|decimator[2]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.041     ; 1.565      ;
; 7.198 ; genlock:inst8|vblank          ; genlock:inst8|column[0]     ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.037     ; 1.552      ;
; 7.198 ; genlock:inst8|vblank          ; genlock:inst8|column[1]     ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.037     ; 1.552      ;
; 7.198 ; genlock:inst8|vblank          ; genlock:inst8|column[2]     ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.037     ; 1.552      ;
; 7.198 ; genlock:inst8|vblank          ; genlock:inst8|column[3]     ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.037     ; 1.552      ;
; 7.198 ; genlock:inst8|vblank          ; genlock:inst8|column[4]     ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.037     ; 1.552      ;
; 7.198 ; genlock:inst8|vblank          ; genlock:inst8|column[5]     ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.037     ; 1.552      ;
; 7.198 ; genlock:inst8|vblank          ; genlock:inst8|column[6]     ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.037     ; 1.552      ;
; 7.198 ; genlock:inst8|vblank          ; genlock:inst8|column[7]     ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.037     ; 1.552      ;
; 7.198 ; genlock:inst8|vblank          ; genlock:inst8|column[8]     ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.037     ; 1.552      ;
; 7.198 ; genlock:inst8|vblank          ; genlock:inst8|column[9]     ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.037     ; 1.552      ;
; 7.198 ; genlock:inst8|vblank          ; genlock:inst8|column[10]    ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.037     ; 1.552      ;
; 7.202 ; genlock:inst8|vblank          ; genlock:inst8|decimator[0]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.039     ; 1.546      ;
; 7.202 ; genlock:inst8|vblank          ; genlock:inst8|decimator[1]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.039     ; 1.546      ;
; 7.202 ; genlock:inst8|vblank          ; genlock:inst8|decimator[2]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.039     ; 1.546      ;
; 7.224 ; input_detect:inst2|hblank_out ; genlock:inst8|hcount[3]     ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.041     ; 1.522      ;
; 7.233 ; genlock:inst8|vblank          ; genlock:inst8|hcount[3]     ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.039     ; 1.515      ;
; 7.248 ; input_detect:inst2|hblank_out ; genlock:inst8|hcount[4]     ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.037     ; 1.502      ;
; 7.252 ; genlock:inst8|vblank          ; genlock:inst8|hcount[4]     ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.035     ; 1.500      ;
; 7.635 ; input_detect:inst2|hblank_out ; genlock:inst8|artifact_mode ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.037     ; 1.115      ;
; 7.963 ; genlock:inst8|vblank          ; genlock:inst8|vcount[0]     ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.036     ; 0.788      ;
; 7.963 ; genlock:inst8|vblank          ; genlock:inst8|vcount[1]     ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.036     ; 0.788      ;
; 7.963 ; genlock:inst8|vblank          ; genlock:inst8|vcount[2]     ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.036     ; 0.788      ;
; 7.963 ; genlock:inst8|vblank          ; genlock:inst8|vcount[3]     ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.036     ; 0.788      ;
; 7.963 ; genlock:inst8|vblank          ; genlock:inst8|vcount[4]     ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.036     ; 0.788      ;
; 7.963 ; genlock:inst8|vblank          ; genlock:inst8|vcount[5]     ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.036     ; 0.788      ;
; 7.963 ; genlock:inst8|vblank          ; genlock:inst8|vcount[6]     ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.036     ; 0.788      ;
; 7.963 ; genlock:inst8|vblank          ; genlock:inst8|vcount[7]     ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.036     ; 0.788      ;
; 7.963 ; genlock:inst8|vblank          ; genlock:inst8|vcount[8]     ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.036     ; 0.788      ;
; 7.963 ; genlock:inst8|vblank          ; genlock:inst8|vcount[9]     ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.036     ; 0.788      ;
; 7.963 ; genlock:inst8|vblank          ; genlock:inst8|vcount[10]    ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.036     ; 0.788      ;
; 7.963 ; genlock:inst8|vblank          ; genlock:inst8|vcount[11]    ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.036     ; 0.788      ;
; 7.963 ; genlock:inst8|vblank          ; genlock:inst8|vcount[12]    ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.036     ; 0.788      ;
; 7.963 ; genlock:inst8|vblank          ; genlock:inst8|vcount[13]    ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 8.810        ; -0.036     ; 0.788      ;
+-------+-------------------------------+-----------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'inst14|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                         ;
+-------+------------------------+-------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                 ; Launch Clock                                       ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+-------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; 6.432 ; sdram:inst|rowLoadAck  ; vgaout:inst7|load_req   ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.034     ; 1.037      ;
; 6.553 ; sdram:inst|rowStoreAck ; genlock:inst8|store_req ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 7.516        ; -0.034     ; 0.916      ;
+-------+------------------------+-------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'inst10|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                     ;
+-------+-------------------------------+-----------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                     ; To Node                     ; Launch Clock                                       ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------+-----------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; 0.562 ; genlock:inst8|vblank          ; genlock:inst8|vcount[0]     ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.682      ;
; 0.562 ; genlock:inst8|vblank          ; genlock:inst8|vcount[1]     ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.682      ;
; 0.562 ; genlock:inst8|vblank          ; genlock:inst8|vcount[2]     ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.682      ;
; 0.562 ; genlock:inst8|vblank          ; genlock:inst8|vcount[3]     ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.682      ;
; 0.562 ; genlock:inst8|vblank          ; genlock:inst8|vcount[4]     ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.682      ;
; 0.562 ; genlock:inst8|vblank          ; genlock:inst8|vcount[5]     ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.682      ;
; 0.562 ; genlock:inst8|vblank          ; genlock:inst8|vcount[6]     ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.682      ;
; 0.562 ; genlock:inst8|vblank          ; genlock:inst8|vcount[7]     ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.682      ;
; 0.562 ; genlock:inst8|vblank          ; genlock:inst8|vcount[8]     ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.682      ;
; 0.562 ; genlock:inst8|vblank          ; genlock:inst8|vcount[9]     ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.682      ;
; 0.562 ; genlock:inst8|vblank          ; genlock:inst8|vcount[10]    ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.682      ;
; 0.562 ; genlock:inst8|vblank          ; genlock:inst8|vcount[11]    ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.682      ;
; 0.562 ; genlock:inst8|vblank          ; genlock:inst8|vcount[12]    ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.682      ;
; 0.562 ; genlock:inst8|vblank          ; genlock:inst8|vcount[13]    ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.682      ;
; 0.835 ; input_detect:inst2|hblank_out ; genlock:inst8|artifact_mode ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.955      ;
; 1.295 ; genlock:inst8|vblank          ; genlock:inst8|hcount[4]     ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.416      ;
; 1.298 ; genlock:inst8|vblank          ; genlock:inst8|hcount[3]     ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.053      ; 1.435      ;
; 1.316 ; input_detect:inst2|hblank_out ; genlock:inst8|hcount[4]     ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.436      ;
; 1.316 ; input_detect:inst2|hblank_out ; genlock:inst8|hcount[3]     ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.052      ; 1.452      ;
; 1.359 ; genlock:inst8|vblank          ; genlock:inst8|decimator[0]  ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 1.477      ;
; 1.359 ; genlock:inst8|vblank          ; genlock:inst8|decimator[1]  ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 1.477      ;
; 1.359 ; genlock:inst8|vblank          ; genlock:inst8|decimator[2]  ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 1.477      ;
; 1.365 ; input_detect:inst2|hblank_out ; genlock:inst8|decimator[0]  ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.033      ; 1.482      ;
; 1.365 ; input_detect:inst2|hblank_out ; genlock:inst8|decimator[1]  ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.033      ; 1.482      ;
; 1.365 ; input_detect:inst2|hblank_out ; genlock:inst8|decimator[2]  ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.033      ; 1.482      ;
; 1.366 ; genlock:inst8|vblank          ; genlock:inst8|column[0]     ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 1.485      ;
; 1.366 ; genlock:inst8|vblank          ; genlock:inst8|column[1]     ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 1.485      ;
; 1.366 ; genlock:inst8|vblank          ; genlock:inst8|column[2]     ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 1.485      ;
; 1.366 ; genlock:inst8|vblank          ; genlock:inst8|column[3]     ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 1.485      ;
; 1.366 ; genlock:inst8|vblank          ; genlock:inst8|column[4]     ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 1.485      ;
; 1.366 ; genlock:inst8|vblank          ; genlock:inst8|column[5]     ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 1.485      ;
; 1.366 ; genlock:inst8|vblank          ; genlock:inst8|column[6]     ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 1.485      ;
; 1.366 ; genlock:inst8|vblank          ; genlock:inst8|column[7]     ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 1.485      ;
; 1.366 ; genlock:inst8|vblank          ; genlock:inst8|column[8]     ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 1.485      ;
; 1.366 ; genlock:inst8|vblank          ; genlock:inst8|column[9]     ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 1.485      ;
; 1.366 ; genlock:inst8|vblank          ; genlock:inst8|column[10]    ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 1.485      ;
; 1.367 ; input_detect:inst2|hblank_out ; genlock:inst8|column[0]     ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 1.485      ;
; 1.367 ; input_detect:inst2|hblank_out ; genlock:inst8|column[1]     ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 1.485      ;
; 1.367 ; input_detect:inst2|hblank_out ; genlock:inst8|column[2]     ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 1.485      ;
; 1.367 ; input_detect:inst2|hblank_out ; genlock:inst8|column[3]     ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 1.485      ;
; 1.367 ; input_detect:inst2|hblank_out ; genlock:inst8|column[4]     ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 1.485      ;
; 1.367 ; input_detect:inst2|hblank_out ; genlock:inst8|column[5]     ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 1.485      ;
; 1.367 ; input_detect:inst2|hblank_out ; genlock:inst8|column[6]     ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 1.485      ;
; 1.367 ; input_detect:inst2|hblank_out ; genlock:inst8|column[7]     ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 1.485      ;
; 1.367 ; input_detect:inst2|hblank_out ; genlock:inst8|column[8]     ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 1.485      ;
; 1.367 ; input_detect:inst2|hblank_out ; genlock:inst8|column[9]     ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 1.485      ;
; 1.367 ; input_detect:inst2|hblank_out ; genlock:inst8|column[10]    ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 1.485      ;
; 2.107 ; genlock:inst8|vblank          ; genlock:inst8|hcount[0]     ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.150     ; 1.041      ;
; 2.107 ; genlock:inst8|vblank          ; genlock:inst8|hcount[1]     ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.150     ; 1.041      ;
; 2.107 ; genlock:inst8|vblank          ; genlock:inst8|hcount[2]     ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.150     ; 1.041      ;
; 2.128 ; input_detect:inst2|hblank_out ; genlock:inst8|hcount[0]     ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.151     ; 1.061      ;
; 2.128 ; input_detect:inst2|hblank_out ; genlock:inst8|hcount[1]     ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.151     ; 1.061      ;
; 2.128 ; input_detect:inst2|hblank_out ; genlock:inst8|hcount[2]     ; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.151     ; 1.061      ;
+-------+-------------------------------+-----------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'inst6|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                    ;
+-------+-------------------------------+-----------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                     ; To Node                     ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------+-----------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.562 ; genlock:inst8|vblank          ; genlock:inst8|vcount[0]     ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.682      ;
; 0.562 ; genlock:inst8|vblank          ; genlock:inst8|vcount[1]     ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.682      ;
; 0.562 ; genlock:inst8|vblank          ; genlock:inst8|vcount[2]     ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.682      ;
; 0.562 ; genlock:inst8|vblank          ; genlock:inst8|vcount[3]     ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.682      ;
; 0.562 ; genlock:inst8|vblank          ; genlock:inst8|vcount[4]     ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.682      ;
; 0.562 ; genlock:inst8|vblank          ; genlock:inst8|vcount[5]     ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.682      ;
; 0.562 ; genlock:inst8|vblank          ; genlock:inst8|vcount[6]     ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.682      ;
; 0.562 ; genlock:inst8|vblank          ; genlock:inst8|vcount[7]     ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.682      ;
; 0.562 ; genlock:inst8|vblank          ; genlock:inst8|vcount[8]     ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.682      ;
; 0.562 ; genlock:inst8|vblank          ; genlock:inst8|vcount[9]     ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.682      ;
; 0.562 ; genlock:inst8|vblank          ; genlock:inst8|vcount[10]    ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.682      ;
; 0.562 ; genlock:inst8|vblank          ; genlock:inst8|vcount[11]    ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.682      ;
; 0.562 ; genlock:inst8|vblank          ; genlock:inst8|vcount[12]    ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.682      ;
; 0.562 ; genlock:inst8|vblank          ; genlock:inst8|vcount[13]    ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.682      ;
; 0.835 ; input_detect:inst2|hblank_out ; genlock:inst8|artifact_mode ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.955      ;
; 1.295 ; genlock:inst8|vblank          ; genlock:inst8|hcount[4]     ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.416      ;
; 1.298 ; genlock:inst8|vblank          ; genlock:inst8|hcount[3]     ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.053      ; 1.435      ;
; 1.316 ; input_detect:inst2|hblank_out ; genlock:inst8|hcount[4]     ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.436      ;
; 1.316 ; input_detect:inst2|hblank_out ; genlock:inst8|hcount[3]     ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.052      ; 1.452      ;
; 1.359 ; genlock:inst8|vblank          ; genlock:inst8|decimator[0]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 1.477      ;
; 1.359 ; genlock:inst8|vblank          ; genlock:inst8|decimator[1]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 1.477      ;
; 1.359 ; genlock:inst8|vblank          ; genlock:inst8|decimator[2]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 1.477      ;
; 1.365 ; input_detect:inst2|hblank_out ; genlock:inst8|decimator[0]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.033      ; 1.482      ;
; 1.365 ; input_detect:inst2|hblank_out ; genlock:inst8|decimator[1]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.033      ; 1.482      ;
; 1.365 ; input_detect:inst2|hblank_out ; genlock:inst8|decimator[2]  ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.033      ; 1.482      ;
; 1.366 ; genlock:inst8|vblank          ; genlock:inst8|column[0]     ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 1.485      ;
; 1.366 ; genlock:inst8|vblank          ; genlock:inst8|column[1]     ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 1.485      ;
; 1.366 ; genlock:inst8|vblank          ; genlock:inst8|column[2]     ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 1.485      ;
; 1.366 ; genlock:inst8|vblank          ; genlock:inst8|column[3]     ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 1.485      ;
; 1.366 ; genlock:inst8|vblank          ; genlock:inst8|column[4]     ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 1.485      ;
; 1.366 ; genlock:inst8|vblank          ; genlock:inst8|column[5]     ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 1.485      ;
; 1.366 ; genlock:inst8|vblank          ; genlock:inst8|column[6]     ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 1.485      ;
; 1.366 ; genlock:inst8|vblank          ; genlock:inst8|column[7]     ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 1.485      ;
; 1.366 ; genlock:inst8|vblank          ; genlock:inst8|column[8]     ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 1.485      ;
; 1.366 ; genlock:inst8|vblank          ; genlock:inst8|column[9]     ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 1.485      ;
; 1.366 ; genlock:inst8|vblank          ; genlock:inst8|column[10]    ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 1.485      ;
; 1.367 ; input_detect:inst2|hblank_out ; genlock:inst8|column[0]     ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 1.485      ;
; 1.367 ; input_detect:inst2|hblank_out ; genlock:inst8|column[1]     ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 1.485      ;
; 1.367 ; input_detect:inst2|hblank_out ; genlock:inst8|column[2]     ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 1.485      ;
; 1.367 ; input_detect:inst2|hblank_out ; genlock:inst8|column[3]     ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 1.485      ;
; 1.367 ; input_detect:inst2|hblank_out ; genlock:inst8|column[4]     ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 1.485      ;
; 1.367 ; input_detect:inst2|hblank_out ; genlock:inst8|column[5]     ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 1.485      ;
; 1.367 ; input_detect:inst2|hblank_out ; genlock:inst8|column[6]     ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 1.485      ;
; 1.367 ; input_detect:inst2|hblank_out ; genlock:inst8|column[7]     ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 1.485      ;
; 1.367 ; input_detect:inst2|hblank_out ; genlock:inst8|column[8]     ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 1.485      ;
; 1.367 ; input_detect:inst2|hblank_out ; genlock:inst8|column[9]     ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 1.485      ;
; 1.367 ; input_detect:inst2|hblank_out ; genlock:inst8|column[10]    ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 1.485      ;
; 2.107 ; genlock:inst8|vblank          ; genlock:inst8|hcount[0]     ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.150     ; 1.041      ;
; 2.107 ; genlock:inst8|vblank          ; genlock:inst8|hcount[1]     ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.150     ; 1.041      ;
; 2.107 ; genlock:inst8|vblank          ; genlock:inst8|hcount[2]     ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.150     ; 1.041      ;
; 2.128 ; input_detect:inst2|hblank_out ; genlock:inst8|hcount[0]     ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.151     ; 1.061      ;
; 2.128 ; input_detect:inst2|hblank_out ; genlock:inst8|hcount[1]     ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.151     ; 1.061      ;
; 2.128 ; input_detect:inst2|hblank_out ; genlock:inst8|hcount[2]     ; inst6|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.151     ; 1.061      ;
+-------+-------------------------------+-----------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'inst14|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                          ;
+-------+------------------------+-------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                 ; Launch Clock                                       ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+-------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; 0.685 ; sdram:inst|rowStoreAck ; genlock:inst8|store_req ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.808      ;
; 0.796 ; sdram:inst|rowLoadAck  ; vgaout:inst7|load_req   ; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.919      ;
+-------+------------------------+-------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'inst14|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                         ;
+-------+--------------+----------------+------------------+----------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                              ; Clock Edge ; Target                                                                                                    ;
+-------+--------------+----------------+------------------+----------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------+
; 3.506 ; 3.736        ; 0.230          ; Low Pulse Width  ; inst14|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram2:inst1|altsyncram:altsyncram_component|altsyncram_0ak1:auto_generated|ram_block1a0~porta_address_reg0 ;
; 3.508 ; 3.738        ; 0.230          ; Low Pulse Width  ; inst14|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram2:inst1|altsyncram:altsyncram_component|altsyncram_0ak1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 3.509 ; 3.739        ; 0.230          ; Low Pulse Width  ; inst14|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:inst4|altsyncram:altsyncram_component|altsyncram_1ak1:auto_generated|ram_block1a0~portb_address_reg0  ;
; 3.540 ; 3.695        ; 0.155          ; Low Pulse Width  ; inst14|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram:inst|SdrDat[3]~en                                                                                   ;
; 3.541 ; 3.696        ; 0.155          ; Low Pulse Width  ; inst14|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram:inst|SdrDat[15]~en                                                                                  ;
; 3.541 ; 3.696        ; 0.155          ; Low Pulse Width  ; inst14|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram:inst|SdrDat[4]~en                                                                                   ;
; 3.542 ; 3.772        ; 0.230          ; High Pulse Width ; inst14|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:inst4|altsyncram:altsyncram_component|altsyncram_1ak1:auto_generated|ram_block1a0~portb_address_reg0  ;
; 3.542 ; 3.697        ; 0.155          ; Low Pulse Width  ; inst14|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram:inst|SdrDat[10]~en                                                                                  ;
; 3.542 ; 3.697        ; 0.155          ; Low Pulse Width  ; inst14|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram:inst|SdrDat[11]~en                                                                                  ;
; 3.542 ; 3.697        ; 0.155          ; Low Pulse Width  ; inst14|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram:inst|SdrDat[13]~en                                                                                  ;
; 3.542 ; 3.697        ; 0.155          ; Low Pulse Width  ; inst14|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram:inst|SdrDat[14]~en                                                                                  ;
; 3.542 ; 3.697        ; 0.155          ; Low Pulse Width  ; inst14|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram:inst|SdrDat[7]~en                                                                                   ;
; 3.542 ; 3.697        ; 0.155          ; Low Pulse Width  ; inst14|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram:inst|SdrDat[8]~en                                                                                   ;
; 3.542 ; 3.697        ; 0.155          ; Low Pulse Width  ; inst14|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram:inst|SdrDat[9]~en                                                                                   ;
; 3.543 ; 3.759        ; 0.216          ; High Pulse Width ; inst14|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram:inst|SdrAddress[12]                                                                                 ;
; 3.543 ; 3.759        ; 0.216          ; High Pulse Width ; inst14|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram:inst|SdrAddress[13]                                                                                 ;
; 3.543 ; 3.759        ; 0.216          ; High Pulse Width ; inst14|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram:inst|SdrAddress[14]                                                                                 ;
; 3.543 ; 3.759        ; 0.216          ; High Pulse Width ; inst14|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram:inst|SdrAddress[15]                                                                                 ;
; 3.543 ; 3.759        ; 0.216          ; High Pulse Width ; inst14|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram:inst|SdrAddress[16]                                                                                 ;
; 3.543 ; 3.759        ; 0.216          ; High Pulse Width ; inst14|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram:inst|SdrAddress[17]                                                                                 ;
; 3.543 ; 3.759        ; 0.216          ; High Pulse Width ; inst14|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram:inst|SdrAddress[18]                                                                                 ;
; 3.543 ; 3.759        ; 0.216          ; High Pulse Width ; inst14|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram:inst|SdrAddress[19]                                                                                 ;
; 3.543 ; 3.759        ; 0.216          ; High Pulse Width ; inst14|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram:inst|SdrAddress[20]                                                                                 ;
; 3.543 ; 3.759        ; 0.216          ; High Pulse Width ; inst14|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram:inst|SdrAddress[21]                                                                                 ;
; 3.543 ; 3.759        ; 0.216          ; High Pulse Width ; inst14|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram:inst|SdrAddress[22]                                                                                 ;
; 3.543 ; 3.759        ; 0.216          ; High Pulse Width ; inst14|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram:inst|SdrAddress[23]                                                                                 ;
; 3.543 ; 3.698        ; 0.155          ; Low Pulse Width  ; inst14|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram:inst|SdrDat[0]~en                                                                                   ;
; 3.543 ; 3.698        ; 0.155          ; Low Pulse Width  ; inst14|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram:inst|SdrDat[12]~en                                                                                  ;
; 3.543 ; 3.698        ; 0.155          ; Low Pulse Width  ; inst14|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram:inst|SdrDat[1]~en                                                                                   ;
; 3.543 ; 3.698        ; 0.155          ; Low Pulse Width  ; inst14|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram:inst|SdrDat[2]~en                                                                                   ;
; 3.543 ; 3.698        ; 0.155          ; Low Pulse Width  ; inst14|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram:inst|SdrDat[5]~en                                                                                   ;
; 3.543 ; 3.698        ; 0.155          ; Low Pulse Width  ; inst14|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram:inst|SdrDat[6]~en                                                                                   ;
; 3.544 ; 3.760        ; 0.216          ; High Pulse Width ; inst14|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|store_req                                                                                   ;
; 3.544 ; 3.760        ; 0.216          ; High Pulse Width ; inst14|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram:inst|SdrAddress[0]                                                                                  ;
; 3.544 ; 3.760        ; 0.216          ; High Pulse Width ; inst14|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram:inst|SdrAddress[10]                                                                                 ;
; 3.544 ; 3.760        ; 0.216          ; High Pulse Width ; inst14|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram:inst|SdrAddress[11]                                                                                 ;
; 3.544 ; 3.760        ; 0.216          ; High Pulse Width ; inst14|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram:inst|SdrAddress[1]                                                                                  ;
; 3.544 ; 3.760        ; 0.216          ; High Pulse Width ; inst14|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram:inst|SdrAddress[2]                                                                                  ;
; 3.544 ; 3.760        ; 0.216          ; High Pulse Width ; inst14|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram:inst|SdrAddress[3]                                                                                  ;
; 3.544 ; 3.760        ; 0.216          ; High Pulse Width ; inst14|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram:inst|SdrAddress[4]                                                                                  ;
; 3.544 ; 3.760        ; 0.216          ; High Pulse Width ; inst14|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram:inst|SdrAddress[5]                                                                                  ;
; 3.544 ; 3.760        ; 0.216          ; High Pulse Width ; inst14|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram:inst|SdrAddress[6]                                                                                  ;
; 3.544 ; 3.760        ; 0.216          ; High Pulse Width ; inst14|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram:inst|SdrAddress[7]                                                                                  ;
; 3.544 ; 3.760        ; 0.216          ; High Pulse Width ; inst14|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram:inst|SdrAddress[8]                                                                                  ;
; 3.544 ; 3.760        ; 0.216          ; High Pulse Width ; inst14|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram:inst|SdrAddress[9]                                                                                  ;
; 3.544 ; 3.760        ; 0.216          ; High Pulse Width ; inst14|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram:inst|SdrLdq~_Duplicate_2                                                                            ;
; 3.544 ; 3.760        ; 0.216          ; High Pulse Width ; inst14|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram:inst|SdrRoutine.SdrRoutine_Idle                                                                     ;
; 3.544 ; 3.760        ; 0.216          ; High Pulse Width ; inst14|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram:inst|SdrRoutine.SdrRoutine_Init                                                                     ;
; 3.544 ; 3.760        ; 0.216          ; High Pulse Width ; inst14|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram:inst|SdrRoutine.SdrRoutine_LoadRow                                                                  ;
; 3.544 ; 3.760        ; 0.216          ; High Pulse Width ; inst14|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram:inst|SdrRoutine.SdrRoutine_Null                                                                     ;
; 3.544 ; 3.760        ; 0.216          ; High Pulse Width ; inst14|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram:inst|SdrRoutine.SdrRoutine_StoreRow                                                                 ;
; 3.544 ; 3.760        ; 0.216          ; High Pulse Width ; inst14|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram:inst|SdrRoutineSeq[0]                                                                               ;
; 3.544 ; 3.760        ; 0.216          ; High Pulse Width ; inst14|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram:inst|SdrRoutineSeq[10]                                                                              ;
; 3.544 ; 3.760        ; 0.216          ; High Pulse Width ; inst14|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram:inst|SdrRoutineSeq[11]                                                                              ;
; 3.544 ; 3.760        ; 0.216          ; High Pulse Width ; inst14|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram:inst|SdrRoutineSeq[1]                                                                               ;
; 3.544 ; 3.760        ; 0.216          ; High Pulse Width ; inst14|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram:inst|SdrRoutineSeq[2]                                                                               ;
; 3.544 ; 3.760        ; 0.216          ; High Pulse Width ; inst14|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram:inst|SdrRoutineSeq[3]                                                                               ;
; 3.544 ; 3.760        ; 0.216          ; High Pulse Width ; inst14|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram:inst|SdrRoutineSeq[4]                                                                               ;
; 3.544 ; 3.760        ; 0.216          ; High Pulse Width ; inst14|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram:inst|SdrRoutineSeq[5]                                                                               ;
; 3.544 ; 3.760        ; 0.216          ; High Pulse Width ; inst14|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram:inst|SdrRoutineSeq[6]                                                                               ;
; 3.544 ; 3.760        ; 0.216          ; High Pulse Width ; inst14|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram:inst|SdrRoutineSeq[7]                                                                               ;
; 3.544 ; 3.760        ; 0.216          ; High Pulse Width ; inst14|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram:inst|SdrRoutineSeq[8]                                                                               ;
; 3.544 ; 3.760        ; 0.216          ; High Pulse Width ; inst14|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram:inst|SdrRoutineSeq[9]                                                                               ;
; 3.544 ; 3.760        ; 0.216          ; High Pulse Width ; inst14|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram:inst|colLoadNr[0]                                                                                   ;
; 3.544 ; 3.760        ; 0.216          ; High Pulse Width ; inst14|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram:inst|colLoadNr[1]                                                                                   ;
; 3.544 ; 3.760        ; 0.216          ; High Pulse Width ; inst14|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram:inst|colLoadNr[2]                                                                                   ;
; 3.544 ; 3.760        ; 0.216          ; High Pulse Width ; inst14|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram:inst|colLoadNr[3]                                                                                   ;
; 3.544 ; 3.760        ; 0.216          ; High Pulse Width ; inst14|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram:inst|colLoadNr[4]                                                                                   ;
; 3.544 ; 3.760        ; 0.216          ; High Pulse Width ; inst14|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram:inst|colLoadNr[5]                                                                                   ;
; 3.544 ; 3.760        ; 0.216          ; High Pulse Width ; inst14|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram:inst|colLoadNr[6]                                                                                   ;
; 3.544 ; 3.760        ; 0.216          ; High Pulse Width ; inst14|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram:inst|colLoadNr[7]                                                                                   ;
; 3.544 ; 3.760        ; 0.216          ; High Pulse Width ; inst14|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram:inst|colLoadNr[8]                                                                                   ;
; 3.544 ; 3.760        ; 0.216          ; High Pulse Width ; inst14|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram:inst|colStoreNr[0]                                                                                  ;
; 3.544 ; 3.760        ; 0.216          ; High Pulse Width ; inst14|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram:inst|colStoreNr[1]                                                                                  ;
; 3.544 ; 3.760        ; 0.216          ; High Pulse Width ; inst14|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram:inst|colStoreNr[2]                                                                                  ;
; 3.544 ; 3.760        ; 0.216          ; High Pulse Width ; inst14|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram:inst|colStoreNr[3]                                                                                  ;
; 3.544 ; 3.760        ; 0.216          ; High Pulse Width ; inst14|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram:inst|colStoreNr[4]                                                                                  ;
; 3.544 ; 3.760        ; 0.216          ; High Pulse Width ; inst14|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram:inst|colStoreNr[5]                                                                                  ;
; 3.544 ; 3.760        ; 0.216          ; High Pulse Width ; inst14|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram:inst|colStoreNr[6]                                                                                  ;
; 3.544 ; 3.760        ; 0.216          ; High Pulse Width ; inst14|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram:inst|colStoreNr[7]                                                                                  ;
; 3.544 ; 3.760        ; 0.216          ; High Pulse Width ; inst14|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram:inst|colStoreNr[8]                                                                                  ;
; 3.544 ; 3.760        ; 0.216          ; High Pulse Width ; inst14|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram:inst|pixelOut[0]                                                                                    ;
; 3.544 ; 3.760        ; 0.216          ; High Pulse Width ; inst14|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram:inst|pixelOut[10]                                                                                   ;
; 3.544 ; 3.760        ; 0.216          ; High Pulse Width ; inst14|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram:inst|pixelOut[11]                                                                                   ;
; 3.544 ; 3.760        ; 0.216          ; High Pulse Width ; inst14|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram:inst|pixelOut[12]                                                                                   ;
; 3.544 ; 3.760        ; 0.216          ; High Pulse Width ; inst14|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram:inst|pixelOut[13]                                                                                   ;
; 3.544 ; 3.760        ; 0.216          ; High Pulse Width ; inst14|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram:inst|pixelOut[14]                                                                                   ;
; 3.544 ; 3.760        ; 0.216          ; High Pulse Width ; inst14|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram:inst|pixelOut[15]                                                                                   ;
; 3.544 ; 3.760        ; 0.216          ; High Pulse Width ; inst14|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram:inst|pixelOut[1]                                                                                    ;
; 3.544 ; 3.760        ; 0.216          ; High Pulse Width ; inst14|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram:inst|pixelOut[2]                                                                                    ;
; 3.544 ; 3.760        ; 0.216          ; High Pulse Width ; inst14|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram:inst|pixelOut[3]                                                                                    ;
; 3.544 ; 3.760        ; 0.216          ; High Pulse Width ; inst14|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram:inst|pixelOut[4]                                                                                    ;
; 3.544 ; 3.760        ; 0.216          ; High Pulse Width ; inst14|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram:inst|pixelOut[5]                                                                                    ;
; 3.544 ; 3.760        ; 0.216          ; High Pulse Width ; inst14|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram:inst|pixelOut[6]                                                                                    ;
; 3.544 ; 3.760        ; 0.216          ; High Pulse Width ; inst14|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram:inst|pixelOut[7]                                                                                    ;
; 3.544 ; 3.760        ; 0.216          ; High Pulse Width ; inst14|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram:inst|pixelOut[8]                                                                                    ;
; 3.544 ; 3.760        ; 0.216          ; High Pulse Width ; inst14|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram:inst|pixelOut[9]                                                                                    ;
; 3.544 ; 3.760        ; 0.216          ; High Pulse Width ; inst14|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram:inst|refreshDelayCounter[0]                                                                         ;
; 3.544 ; 3.760        ; 0.216          ; High Pulse Width ; inst14|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram:inst|refreshDelayCounter[10]                                                                        ;
; 3.544 ; 3.760        ; 0.216          ; High Pulse Width ; inst14|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram:inst|refreshDelayCounter[11]                                                                        ;
+-------+--------------+----------------+------------------+----------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'inst10|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                       ;
+-------+--------------+----------------+-----------------+----------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock                                              ; Clock Edge ; Target                                                                                                   ;
+-------+--------------+----------------+-----------------+----------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------+
; 4.017 ; 4.247        ; 0.230          ; Low Pulse Width ; inst10|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:inst4|altsyncram:altsyncram_component|altsyncram_1ak1:auto_generated|ram_block1a0~porta_address_reg0 ;
; 4.017 ; 4.247        ; 0.230          ; Low Pulse Width ; inst10|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:inst4|altsyncram:altsyncram_component|altsyncram_1ak1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 4.076 ; 4.260        ; 0.184          ; Low Pulse Width ; inst10|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|\process_pixel:a_pixel[2]                                                                  ;
; 4.076 ; 4.260        ; 0.184          ; Low Pulse Width ; inst10|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|\process_pixel:a_pixel[3]                                                                  ;
; 4.076 ; 4.260        ; 0.184          ; Low Pulse Width ; inst10|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|\process_pixel:a_pixel[4]                                                                  ;
; 4.076 ; 4.260        ; 0.184          ; Low Pulse Width ; inst10|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|\process_pixel:a_pixel[5]                                                                  ;
; 4.076 ; 4.260        ; 0.184          ; Low Pulse Width ; inst10|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|\process_pixel:c_pixel[0]                                                                  ;
; 4.076 ; 4.260        ; 0.184          ; Low Pulse Width ; inst10|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|\process_pixel:c_pixel[5]_OTERM85_OTERM125                                                 ;
; 4.076 ; 4.260        ; 0.184          ; Low Pulse Width ; inst10|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|\process_pixel:c_pixel[6]_OTERM81_OTERM121                                                 ;
; 4.076 ; 4.260        ; 0.184          ; Low Pulse Width ; inst10|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|\process_pixel:c_pixel[6]_OTERM81_OTERM123                                                 ;
; 4.076 ; 4.260        ; 0.184          ; Low Pulse Width ; inst10|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|\process_pixel:c_pixel[7]_OTERM75_OTERM115                                                 ;
; 4.076 ; 4.260        ; 0.184          ; Low Pulse Width ; inst10|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|\process_pixel:c_pixel[7]_OTERM77                                                          ;
; 4.076 ; 4.260        ; 0.184          ; Low Pulse Width ; inst10|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|\process_pixel:pixel[1]                                                                    ;
; 4.076 ; 4.260        ; 0.184          ; Low Pulse Width ; inst10|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|apple2                                                                                     ;
; 4.076 ; 4.260        ; 0.184          ; Low Pulse Width ; inst10|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|artifact                                                                                   ;
; 4.076 ; 4.260        ; 0.184          ; Low Pulse Width ; inst10|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|artifact_mode                                                                              ;
; 4.076 ; 4.260        ; 0.184          ; Low Pulse Width ; inst10|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|brown[7]                                                                                   ;
; 4.076 ; 4.260        ; 0.184          ; Low Pulse Width ; inst10|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|clock_sw                                                                                   ;
; 4.076 ; 4.260        ; 0.184          ; Low Pulse Width ; inst10|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|col_number[0]                                                                              ;
; 4.076 ; 4.260        ; 0.184          ; Low Pulse Width ; inst10|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|col_number[1]                                                                              ;
; 4.076 ; 4.260        ; 0.184          ; Low Pulse Width ; inst10|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|col_number[2]                                                                              ;
; 4.076 ; 4.260        ; 0.184          ; Low Pulse Width ; inst10|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|col_number[3]                                                                              ;
; 4.076 ; 4.260        ; 0.184          ; Low Pulse Width ; inst10|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|col_number[4]                                                                              ;
; 4.076 ; 4.260        ; 0.184          ; Low Pulse Width ; inst10|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|col_number[5]                                                                              ;
; 4.076 ; 4.260        ; 0.184          ; Low Pulse Width ; inst10|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|col_number[6]                                                                              ;
; 4.076 ; 4.260        ; 0.184          ; Low Pulse Width ; inst10|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|col_number[7]                                                                              ;
; 4.076 ; 4.260        ; 0.184          ; Low Pulse Width ; inst10|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|col_number[8]                                                                              ;
; 4.076 ; 4.260        ; 0.184          ; Low Pulse Width ; inst10|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|col_number[9]                                                                              ;
; 4.076 ; 4.260        ; 0.184          ; Low Pulse Width ; inst10|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|column[0]                                                                                  ;
; 4.076 ; 4.260        ; 0.184          ; Low Pulse Width ; inst10|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|column[10]                                                                                 ;
; 4.076 ; 4.260        ; 0.184          ; Low Pulse Width ; inst10|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|column[1]                                                                                  ;
; 4.076 ; 4.260        ; 0.184          ; Low Pulse Width ; inst10|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|column[2]                                                                                  ;
; 4.076 ; 4.260        ; 0.184          ; Low Pulse Width ; inst10|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|column[3]                                                                                  ;
; 4.076 ; 4.260        ; 0.184          ; Low Pulse Width ; inst10|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|column[4]                                                                                  ;
; 4.076 ; 4.260        ; 0.184          ; Low Pulse Width ; inst10|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|column[5]                                                                                  ;
; 4.076 ; 4.260        ; 0.184          ; Low Pulse Width ; inst10|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|column[6]                                                                                  ;
; 4.076 ; 4.260        ; 0.184          ; Low Pulse Width ; inst10|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|column[7]                                                                                  ;
; 4.076 ; 4.260        ; 0.184          ; Low Pulse Width ; inst10|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|column[8]                                                                                  ;
; 4.076 ; 4.260        ; 0.184          ; Low Pulse Width ; inst10|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|column[9]                                                                                  ;
; 4.076 ; 4.260        ; 0.184          ; Low Pulse Width ; inst10|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|frame[0]                                                                                   ;
; 4.076 ; 4.260        ; 0.184          ; Low Pulse Width ; inst10|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|front_porch[0]                                                                             ;
; 4.076 ; 4.260        ; 0.184          ; Low Pulse Width ; inst10|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|front_porch[5]                                                                             ;
; 4.076 ; 4.260        ; 0.184          ; Low Pulse Width ; inst10|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|front_porch[6]                                                                             ;
; 4.076 ; 4.260        ; 0.184          ; Low Pulse Width ; inst10|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|hcount[3]                                                                                  ;
; 4.076 ; 4.260        ; 0.184          ; Low Pulse Width ; inst10|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|hcount[4]                                                                                  ;
; 4.076 ; 4.260        ; 0.184          ; Low Pulse Width ; inst10|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|magenta[0]                                                                                 ;
; 4.076 ; 4.260        ; 0.184          ; Low Pulse Width ; inst10|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|mode                                                                                       ;
; 4.076 ; 4.260        ; 0.184          ; Low Pulse Width ; inst10|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|pixel_out[0]_OTERM103                                                                      ;
; 4.076 ; 4.260        ; 0.184          ; Low Pulse Width ; inst10|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|pixel_out[0]_OTERM105                                                                      ;
; 4.076 ; 4.260        ; 0.184          ; Low Pulse Width ; inst10|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|pixel_out[1]_OTERM111                                                                      ;
; 4.076 ; 4.260        ; 0.184          ; Low Pulse Width ; inst10|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|pixel_out[5]_OTERM47                                                                       ;
; 4.076 ; 4.260        ; 0.184          ; Low Pulse Width ; inst10|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|pixel_out[5]_OTERM49_OTERM65                                                               ;
; 4.076 ; 4.260        ; 0.184          ; Low Pulse Width ; inst10|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|pixel_out[5]_OTERM49_OTERM67                                                               ;
; 4.076 ; 4.260        ; 0.184          ; Low Pulse Width ; inst10|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|pixel_out[6]_OTERM43                                                                       ;
; 4.076 ; 4.260        ; 0.184          ; Low Pulse Width ; inst10|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|pixel_out[6]_OTERM45_OTERM63                                                               ;
; 4.076 ; 4.260        ; 0.184          ; Low Pulse Width ; inst10|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|pixel_out[7]_OTERM37                                                                       ;
; 4.076 ; 4.260        ; 0.184          ; Low Pulse Width ; inst10|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|pixel_out[7]_OTERM41                                                                       ;
; 4.076 ; 4.260        ; 0.184          ; Low Pulse Width ; inst10|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|row_number[4]                                                                              ;
; 4.076 ; 4.260        ; 0.184          ; Low Pulse Width ; inst10|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|row_number[5]                                                                              ;
; 4.076 ; 4.260        ; 0.184          ; Low Pulse Width ; inst10|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|row_number[6]                                                                              ;
; 4.076 ; 4.260        ; 0.184          ; Low Pulse Width ; inst10|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|row_number[7]                                                                              ;
; 4.076 ; 4.260        ; 0.184          ; Low Pulse Width ; inst10|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|row_number[8]                                                                              ;
; 4.076 ; 4.260        ; 0.184          ; Low Pulse Width ; inst10|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|row_number[9]                                                                              ;
; 4.076 ; 4.260        ; 0.184          ; Low Pulse Width ; inst10|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|sync_level                                                                                 ;
; 4.076 ; 4.260        ; 0.184          ; Low Pulse Width ; inst10|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|top_border[1]                                                                              ;
; 4.076 ; 4.260        ; 0.184          ; Low Pulse Width ; inst10|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|top_border[4]                                                                              ;
; 4.076 ; 4.260        ; 0.184          ; Low Pulse Width ; inst10|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|vblank                                                                                     ;
; 4.076 ; 4.260        ; 0.184          ; Low Pulse Width ; inst10|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:inst2|\horizontal:hpeak[2]                                                                  ;
; 4.076 ; 4.260        ; 0.184          ; Low Pulse Width ; inst10|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:inst2|\horizontal:hpeak[3]                                                                  ;
; 4.076 ; 4.260        ; 0.184          ; Low Pulse Width ; inst10|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:inst2|\horizontal:hpeak[4]                                                                  ;
; 4.076 ; 4.260        ; 0.184          ; Low Pulse Width ; inst10|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:inst2|\horizontal:hpeak[5]                                                                  ;
; 4.076 ; 4.260        ; 0.184          ; Low Pulse Width ; inst10|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:inst2|\horizontal:hpeak[6]                                                                  ;
; 4.076 ; 4.260        ; 0.184          ; Low Pulse Width ; inst10|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:inst2|\horizontal:hpeak[7]                                                                  ;
; 4.076 ; 4.260        ; 0.184          ; Low Pulse Width ; inst10|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:inst2|\horizontal:sync_high[12]                                                             ;
; 4.076 ; 4.260        ; 0.184          ; Low Pulse Width ; inst10|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:inst2|\horizontal:sync_high[1]                                                              ;
; 4.076 ; 4.260        ; 0.184          ; Low Pulse Width ; inst10|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:inst2|\horizontal:sync_high[2]                                                              ;
; 4.076 ; 4.260        ; 0.184          ; Low Pulse Width ; inst10|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:inst2|\horizontal:sync_high[3]                                                              ;
; 4.076 ; 4.260        ; 0.184          ; Low Pulse Width ; inst10|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:inst2|\horizontal:sync_high[4]                                                              ;
; 4.076 ; 4.260        ; 0.184          ; Low Pulse Width ; inst10|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:inst2|\horizontal:sync_high[5]                                                              ;
; 4.076 ; 4.260        ; 0.184          ; Low Pulse Width ; inst10|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:inst2|\horizontal:sync_high[6]                                                              ;
; 4.076 ; 4.260        ; 0.184          ; Low Pulse Width ; inst10|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:inst2|\horizontal:sync_high[7]                                                              ;
; 4.076 ; 4.260        ; 0.184          ; Low Pulse Width ; inst10|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:inst2|\horizontal:sync_high[8]                                                              ;
; 4.077 ; 4.261        ; 0.184          ; Low Pulse Width ; inst10|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|\process_pixel:a_pixel[0]                                                                  ;
; 4.077 ; 4.261        ; 0.184          ; Low Pulse Width ; inst10|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|\process_pixel:a_pixel[1]                                                                  ;
; 4.077 ; 4.261        ; 0.184          ; Low Pulse Width ; inst10|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|\process_pixel:a_pixel[6]                                                                  ;
; 4.077 ; 4.261        ; 0.184          ; Low Pulse Width ; inst10|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|\process_pixel:a_pixel[7]                                                                  ;
; 4.077 ; 4.261        ; 0.184          ; Low Pulse Width ; inst10|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|\process_pixel:c_pixel[1]                                                                  ;
; 4.077 ; 4.261        ; 0.184          ; Low Pulse Width ; inst10|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|\process_pixel:c_pixel[2]_OTERM97                                                          ;
; 4.077 ; 4.261        ; 0.184          ; Low Pulse Width ; inst10|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|\process_pixel:c_pixel[2]_OTERM99                                                          ;
; 4.077 ; 4.261        ; 0.184          ; Low Pulse Width ; inst10|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|\process_pixel:c_pixel[3]_OTERM93                                                          ;
; 4.077 ; 4.261        ; 0.184          ; Low Pulse Width ; inst10|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|\process_pixel:c_pixel[3]_OTERM95                                                          ;
; 4.077 ; 4.261        ; 0.184          ; Low Pulse Width ; inst10|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|\process_pixel:c_pixel[4]_OTERM89                                                          ;
; 4.077 ; 4.261        ; 0.184          ; Low Pulse Width ; inst10|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|\process_pixel:c_pixel[4]_OTERM91                                                          ;
; 4.077 ; 4.261        ; 0.184          ; Low Pulse Width ; inst10|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|\process_pixel:c_pixel[5]_OTERM85_OTERM127                                                 ;
; 4.077 ; 4.261        ; 0.184          ; Low Pulse Width ; inst10|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|\process_pixel:c_pixel[5]_OTERM87                                                          ;
; 4.077 ; 4.261        ; 0.184          ; Low Pulse Width ; inst10|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|\process_pixel:c_pixel[6]_OTERM83                                                          ;
; 4.077 ; 4.261        ; 0.184          ; Low Pulse Width ; inst10|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|\process_pixel:c_pixel[7]_OTERM75_OTERM117                                                 ;
; 4.077 ; 4.261        ; 0.184          ; Low Pulse Width ; inst10|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|\process_pixel:c_pixel[7]_OTERM75_OTERM119                                                 ;
; 4.077 ; 4.261        ; 0.184          ; Low Pulse Width ; inst10|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|\process_pixel:c_pixel[7]_OTERM79                                                          ;
; 4.077 ; 4.261        ; 0.184          ; Low Pulse Width ; inst10|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|\process_pixel:pixel[0]                                                                    ;
+-------+--------------+----------------+-----------------+----------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'inst6|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                       ;
+-------+--------------+----------------+-----------------+---------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock                                             ; Clock Edge ; Target                                                                                                   ;
+-------+--------------+----------------+-----------------+---------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------+
; 4.068 ; 4.298        ; 0.230          ; Low Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:inst4|altsyncram:altsyncram_component|altsyncram_1ak1:auto_generated|ram_block1a0~porta_address_reg0 ;
; 4.069 ; 4.299        ; 0.230          ; Low Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:inst4|altsyncram:altsyncram_component|altsyncram_1ak1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 4.128 ; 4.312        ; 0.184          ; Low Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|\process_pixel:a_pixel[2]                                                                  ;
; 4.128 ; 4.312        ; 0.184          ; Low Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|\process_pixel:a_pixel[3]                                                                  ;
; 4.128 ; 4.312        ; 0.184          ; Low Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|\process_pixel:a_pixel[4]                                                                  ;
; 4.128 ; 4.312        ; 0.184          ; Low Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|\process_pixel:a_pixel[5]                                                                  ;
; 4.128 ; 4.312        ; 0.184          ; Low Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|\process_pixel:c_pixel[0]                                                                  ;
; 4.128 ; 4.312        ; 0.184          ; Low Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|\process_pixel:c_pixel[5]_OTERM85_OTERM125                                                 ;
; 4.128 ; 4.312        ; 0.184          ; Low Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|\process_pixel:c_pixel[6]_OTERM81_OTERM121                                                 ;
; 4.128 ; 4.312        ; 0.184          ; Low Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|\process_pixel:c_pixel[6]_OTERM81_OTERM123                                                 ;
; 4.128 ; 4.312        ; 0.184          ; Low Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|\process_pixel:c_pixel[7]_OTERM75_OTERM115                                                 ;
; 4.128 ; 4.312        ; 0.184          ; Low Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|\process_pixel:c_pixel[7]_OTERM77                                                          ;
; 4.128 ; 4.312        ; 0.184          ; Low Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|\process_pixel:pixel[1]                                                                    ;
; 4.128 ; 4.312        ; 0.184          ; Low Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|apple2                                                                                     ;
; 4.128 ; 4.312        ; 0.184          ; Low Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|artifact                                                                                   ;
; 4.128 ; 4.312        ; 0.184          ; Low Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|artifact_mode                                                                              ;
; 4.128 ; 4.312        ; 0.184          ; Low Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|brown[7]                                                                                   ;
; 4.128 ; 4.312        ; 0.184          ; Low Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|clock_sw                                                                                   ;
; 4.128 ; 4.312        ; 0.184          ; Low Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|col_number[0]                                                                              ;
; 4.128 ; 4.312        ; 0.184          ; Low Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|col_number[1]                                                                              ;
; 4.128 ; 4.312        ; 0.184          ; Low Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|col_number[2]                                                                              ;
; 4.128 ; 4.312        ; 0.184          ; Low Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|col_number[3]                                                                              ;
; 4.128 ; 4.312        ; 0.184          ; Low Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|col_number[4]                                                                              ;
; 4.128 ; 4.312        ; 0.184          ; Low Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|col_number[5]                                                                              ;
; 4.128 ; 4.312        ; 0.184          ; Low Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|col_number[6]                                                                              ;
; 4.128 ; 4.312        ; 0.184          ; Low Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|col_number[7]                                                                              ;
; 4.128 ; 4.312        ; 0.184          ; Low Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|col_number[8]                                                                              ;
; 4.128 ; 4.312        ; 0.184          ; Low Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|col_number[9]                                                                              ;
; 4.128 ; 4.312        ; 0.184          ; Low Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|column[0]                                                                                  ;
; 4.128 ; 4.312        ; 0.184          ; Low Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|column[10]                                                                                 ;
; 4.128 ; 4.312        ; 0.184          ; Low Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|column[1]                                                                                  ;
; 4.128 ; 4.312        ; 0.184          ; Low Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|column[2]                                                                                  ;
; 4.128 ; 4.312        ; 0.184          ; Low Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|column[3]                                                                                  ;
; 4.128 ; 4.312        ; 0.184          ; Low Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|column[4]                                                                                  ;
; 4.128 ; 4.312        ; 0.184          ; Low Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|column[5]                                                                                  ;
; 4.128 ; 4.312        ; 0.184          ; Low Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|column[6]                                                                                  ;
; 4.128 ; 4.312        ; 0.184          ; Low Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|column[7]                                                                                  ;
; 4.128 ; 4.312        ; 0.184          ; Low Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|column[8]                                                                                  ;
; 4.128 ; 4.312        ; 0.184          ; Low Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|column[9]                                                                                  ;
; 4.128 ; 4.312        ; 0.184          ; Low Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|frame[0]                                                                                   ;
; 4.128 ; 4.312        ; 0.184          ; Low Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|front_porch[0]                                                                             ;
; 4.128 ; 4.312        ; 0.184          ; Low Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|front_porch[5]                                                                             ;
; 4.128 ; 4.312        ; 0.184          ; Low Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|front_porch[6]                                                                             ;
; 4.128 ; 4.312        ; 0.184          ; Low Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|hcount[3]                                                                                  ;
; 4.128 ; 4.312        ; 0.184          ; Low Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|hcount[4]                                                                                  ;
; 4.128 ; 4.312        ; 0.184          ; Low Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|magenta[0]                                                                                 ;
; 4.128 ; 4.312        ; 0.184          ; Low Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|mode                                                                                       ;
; 4.128 ; 4.312        ; 0.184          ; Low Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|pixel_out[0]_OTERM103                                                                      ;
; 4.128 ; 4.312        ; 0.184          ; Low Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|pixel_out[0]_OTERM105                                                                      ;
; 4.128 ; 4.312        ; 0.184          ; Low Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|pixel_out[1]_OTERM111                                                                      ;
; 4.128 ; 4.312        ; 0.184          ; Low Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|pixel_out[5]_OTERM47                                                                       ;
; 4.128 ; 4.312        ; 0.184          ; Low Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|pixel_out[5]_OTERM49_OTERM65                                                               ;
; 4.128 ; 4.312        ; 0.184          ; Low Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|pixel_out[5]_OTERM49_OTERM67                                                               ;
; 4.128 ; 4.312        ; 0.184          ; Low Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|pixel_out[6]_OTERM43                                                                       ;
; 4.128 ; 4.312        ; 0.184          ; Low Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|pixel_out[6]_OTERM45_OTERM63                                                               ;
; 4.128 ; 4.312        ; 0.184          ; Low Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|pixel_out[7]_OTERM37                                                                       ;
; 4.128 ; 4.312        ; 0.184          ; Low Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|pixel_out[7]_OTERM41                                                                       ;
; 4.128 ; 4.312        ; 0.184          ; Low Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|row_number[4]                                                                              ;
; 4.128 ; 4.312        ; 0.184          ; Low Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|row_number[5]                                                                              ;
; 4.128 ; 4.312        ; 0.184          ; Low Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|row_number[6]                                                                              ;
; 4.128 ; 4.312        ; 0.184          ; Low Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|row_number[7]                                                                              ;
; 4.128 ; 4.312        ; 0.184          ; Low Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|row_number[8]                                                                              ;
; 4.128 ; 4.312        ; 0.184          ; Low Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|row_number[9]                                                                              ;
; 4.128 ; 4.312        ; 0.184          ; Low Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|sync_level                                                                                 ;
; 4.128 ; 4.312        ; 0.184          ; Low Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|top_border[1]                                                                              ;
; 4.128 ; 4.312        ; 0.184          ; Low Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|top_border[4]                                                                              ;
; 4.128 ; 4.312        ; 0.184          ; Low Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|vblank                                                                                     ;
; 4.128 ; 4.312        ; 0.184          ; Low Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:inst2|\horizontal:hpeak[2]                                                                  ;
; 4.128 ; 4.312        ; 0.184          ; Low Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:inst2|\horizontal:hpeak[3]                                                                  ;
; 4.128 ; 4.312        ; 0.184          ; Low Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:inst2|\horizontal:hpeak[4]                                                                  ;
; 4.128 ; 4.312        ; 0.184          ; Low Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:inst2|\horizontal:hpeak[5]                                                                  ;
; 4.128 ; 4.312        ; 0.184          ; Low Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:inst2|\horizontal:hpeak[6]                                                                  ;
; 4.128 ; 4.312        ; 0.184          ; Low Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:inst2|\horizontal:hpeak[7]                                                                  ;
; 4.128 ; 4.312        ; 0.184          ; Low Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:inst2|\horizontal:sync_high[12]                                                             ;
; 4.128 ; 4.312        ; 0.184          ; Low Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:inst2|\horizontal:sync_high[1]                                                              ;
; 4.128 ; 4.312        ; 0.184          ; Low Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:inst2|\horizontal:sync_high[2]                                                              ;
; 4.128 ; 4.312        ; 0.184          ; Low Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:inst2|\horizontal:sync_high[3]                                                              ;
; 4.128 ; 4.312        ; 0.184          ; Low Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:inst2|\horizontal:sync_high[4]                                                              ;
; 4.128 ; 4.312        ; 0.184          ; Low Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:inst2|\horizontal:sync_high[5]                                                              ;
; 4.128 ; 4.312        ; 0.184          ; Low Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:inst2|\horizontal:sync_high[6]                                                              ;
; 4.128 ; 4.312        ; 0.184          ; Low Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:inst2|\horizontal:sync_high[7]                                                              ;
; 4.128 ; 4.312        ; 0.184          ; Low Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:inst2|\horizontal:sync_high[8]                                                              ;
; 4.129 ; 4.313        ; 0.184          ; Low Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|\process_pixel:a_pixel[0]                                                                  ;
; 4.129 ; 4.313        ; 0.184          ; Low Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|\process_pixel:a_pixel[1]                                                                  ;
; 4.129 ; 4.313        ; 0.184          ; Low Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|\process_pixel:a_pixel[6]                                                                  ;
; 4.129 ; 4.313        ; 0.184          ; Low Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|\process_pixel:a_pixel[7]                                                                  ;
; 4.129 ; 4.313        ; 0.184          ; Low Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|\process_pixel:c_pixel[1]                                                                  ;
; 4.129 ; 4.313        ; 0.184          ; Low Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|\process_pixel:c_pixel[2]_OTERM97                                                          ;
; 4.129 ; 4.313        ; 0.184          ; Low Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|\process_pixel:c_pixel[2]_OTERM99                                                          ;
; 4.129 ; 4.313        ; 0.184          ; Low Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|\process_pixel:c_pixel[3]_OTERM93                                                          ;
; 4.129 ; 4.313        ; 0.184          ; Low Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|\process_pixel:c_pixel[3]_OTERM95                                                          ;
; 4.129 ; 4.313        ; 0.184          ; Low Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|\process_pixel:c_pixel[4]_OTERM89                                                          ;
; 4.129 ; 4.313        ; 0.184          ; Low Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|\process_pixel:c_pixel[4]_OTERM91                                                          ;
; 4.129 ; 4.313        ; 0.184          ; Low Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|\process_pixel:c_pixel[5]_OTERM85_OTERM127                                                 ;
; 4.129 ; 4.313        ; 0.184          ; Low Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|\process_pixel:c_pixel[5]_OTERM87                                                          ;
; 4.129 ; 4.313        ; 0.184          ; Low Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|\process_pixel:c_pixel[6]_OTERM83                                                          ;
; 4.129 ; 4.313        ; 0.184          ; Low Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|\process_pixel:c_pixel[7]_OTERM75_OTERM117                                                 ;
; 4.129 ; 4.313        ; 0.184          ; Low Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|\process_pixel:c_pixel[7]_OTERM75_OTERM119                                                 ;
; 4.129 ; 4.313        ; 0.184          ; Low Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|\process_pixel:c_pixel[7]_OTERM79                                                          ;
; 4.129 ; 4.313        ; 0.184          ; Low Pulse Width ; inst6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; genlock:inst8|\process_pixel:pixel[0]                                                                    ;
+-------+--------------+----------------+-----------------+---------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                                                                                             ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                       ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------------------------------------+
; 9.587  ; 9.587        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst6|altpll_component|auto_generated|pll1|clk[0]            ;
; 9.587  ; 9.587        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst6|altpll_component|auto_generated|pll1|observablevcoout  ;
; 9.607  ; 9.607        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.607  ; 9.607        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[1]           ;
; 9.607  ; 9.607        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst14|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.612  ; 9.612        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst10|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.612  ; 9.612        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst10|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.621  ; 9.621        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                             ;
; 9.622  ; 9.622        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst14|altpll_component|auto_generated|pll1|inclk[0]         ;
; 9.627  ; 9.627        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst10|altpll_component|auto_generated|pll1|inclk[0]         ;
; 9.631  ; 9.631        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst6|altpll_component|auto_generated|pll1|inclk[0]          ;
; 9.633  ; 9.633        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~inputclkctrl|inclk[0]                               ;
; 9.633  ; 9.633        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~inputclkctrl|outclk                                 ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                             ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                             ;
; 10.366 ; 10.366       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~inputclkctrl|inclk[0]                               ;
; 10.366 ; 10.366       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~inputclkctrl|outclk                                 ;
; 10.369 ; 10.369       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst6|altpll_component|auto_generated|pll1|inclk[0]          ;
; 10.372 ; 10.372       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst10|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.377 ; 10.377       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst14|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.379 ; 10.379       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                             ;
; 10.386 ; 10.386       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst10|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.386 ; 10.386       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst10|altpll_component|auto_generated|pll1|observablevcoout ;
; 10.391 ; 10.391       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.391 ; 10.391       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[1]           ;
; 10.391 ; 10.391       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst14|altpll_component|auto_generated|pll1|observablevcoout ;
; 10.412 ; 10.412       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst6|altpll_component|auto_generated|pll1|clk[0]            ;
; 10.412 ; 10.412       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst6|altpll_component|auto_generated|pll1|observablevcoout  ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                                                     ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'inst14|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                          ;
+--------+--------------+----------------+------------------+----------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                              ; Clock Edge ; Target                                                                                                    ;
+--------+--------------+----------------+------------------+----------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------+
; 19.620 ; 19.850       ; 0.230          ; Low Pulse Width  ; inst14|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2:inst1|altsyncram:altsyncram_component|altsyncram_0ak1:auto_generated|ram_block1a0~portb_address_reg0 ;
; 19.647 ; 19.877       ; 0.230          ; High Pulse Width ; inst14|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2:inst1|altsyncram:altsyncram_component|altsyncram_0ak1:auto_generated|ram_block1a0~portb_address_reg0 ;
; 19.648 ; 19.864       ; 0.216          ; High Pulse Width ; inst14|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:inst7|hcount[0]                                                                                    ;
; 19.648 ; 19.864       ; 0.216          ; High Pulse Width ; inst14|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:inst7|hcount[10]                                                                                   ;
; 19.648 ; 19.864       ; 0.216          ; High Pulse Width ; inst14|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:inst7|hcount[11]                                                                                   ;
; 19.648 ; 19.864       ; 0.216          ; High Pulse Width ; inst14|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:inst7|hcount[12]                                                                                   ;
; 19.648 ; 19.864       ; 0.216          ; High Pulse Width ; inst14|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:inst7|hcount[13]                                                                                   ;
; 19.648 ; 19.864       ; 0.216          ; High Pulse Width ; inst14|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:inst7|hcount[1]                                                                                    ;
; 19.648 ; 19.864       ; 0.216          ; High Pulse Width ; inst14|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:inst7|hcount[2]                                                                                    ;
; 19.648 ; 19.864       ; 0.216          ; High Pulse Width ; inst14|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:inst7|hcount[3]                                                                                    ;
; 19.648 ; 19.864       ; 0.216          ; High Pulse Width ; inst14|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:inst7|hcount[4]                                                                                    ;
; 19.648 ; 19.864       ; 0.216          ; High Pulse Width ; inst14|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:inst7|hcount[5]                                                                                    ;
; 19.648 ; 19.864       ; 0.216          ; High Pulse Width ; inst14|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:inst7|hcount[6]                                                                                    ;
; 19.648 ; 19.864       ; 0.216          ; High Pulse Width ; inst14|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:inst7|hcount[7]                                                                                    ;
; 19.648 ; 19.864       ; 0.216          ; High Pulse Width ; inst14|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:inst7|hcount[8]                                                                                    ;
; 19.648 ; 19.864       ; 0.216          ; High Pulse Width ; inst14|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:inst7|hcount[9]                                                                                    ;
; 19.648 ; 19.864       ; 0.216          ; High Pulse Width ; inst14|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:inst7|hsync                                                                                        ;
; 19.648 ; 19.864       ; 0.216          ; High Pulse Width ; inst14|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:inst7|row_number[0]                                                                                ;
; 19.648 ; 19.864       ; 0.216          ; High Pulse Width ; inst14|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:inst7|row_number[1]                                                                                ;
; 19.648 ; 19.864       ; 0.216          ; High Pulse Width ; inst14|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:inst7|row_number[2]                                                                                ;
; 19.648 ; 19.864       ; 0.216          ; High Pulse Width ; inst14|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:inst7|row_number[3]                                                                                ;
; 19.648 ; 19.864       ; 0.216          ; High Pulse Width ; inst14|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:inst7|row_number[4]                                                                                ;
; 19.648 ; 19.864       ; 0.216          ; High Pulse Width ; inst14|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:inst7|row_number[5]                                                                                ;
; 19.648 ; 19.864       ; 0.216          ; High Pulse Width ; inst14|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:inst7|row_number[6]                                                                                ;
; 19.648 ; 19.864       ; 0.216          ; High Pulse Width ; inst14|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:inst7|row_number[7]                                                                                ;
; 19.648 ; 19.864       ; 0.216          ; High Pulse Width ; inst14|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:inst7|row_number[8]                                                                                ;
; 19.648 ; 19.864       ; 0.216          ; High Pulse Width ; inst14|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:inst7|row_number[9]                                                                                ;
; 19.648 ; 19.864       ; 0.216          ; High Pulse Width ; inst14|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:inst7|vcount[0]                                                                                    ;
; 19.648 ; 19.864       ; 0.216          ; High Pulse Width ; inst14|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:inst7|vcount[1]                                                                                    ;
; 19.648 ; 19.864       ; 0.216          ; High Pulse Width ; inst14|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:inst7|vcount[2]                                                                                    ;
; 19.648 ; 19.864       ; 0.216          ; High Pulse Width ; inst14|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:inst7|vcount[3]                                                                                    ;
; 19.648 ; 19.864       ; 0.216          ; High Pulse Width ; inst14|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:inst7|vcount[4]                                                                                    ;
; 19.648 ; 19.864       ; 0.216          ; High Pulse Width ; inst14|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:inst7|vcount[5]                                                                                    ;
; 19.648 ; 19.864       ; 0.216          ; High Pulse Width ; inst14|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:inst7|vcount[6]                                                                                    ;
; 19.648 ; 19.864       ; 0.216          ; High Pulse Width ; inst14|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:inst7|vcount[7]                                                                                    ;
; 19.648 ; 19.864       ; 0.216          ; High Pulse Width ; inst14|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:inst7|vcount[8]                                                                                    ;
; 19.648 ; 19.864       ; 0.216          ; High Pulse Width ; inst14|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:inst7|vcount[9]                                                                                    ;
; 19.648 ; 19.864       ; 0.216          ; High Pulse Width ; inst14|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:inst7|vga_out[0]                                                                                   ;
; 19.648 ; 19.864       ; 0.216          ; High Pulse Width ; inst14|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:inst7|vga_out[1]                                                                                   ;
; 19.648 ; 19.864       ; 0.216          ; High Pulse Width ; inst14|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:inst7|vga_out[3]                                                                                   ;
; 19.648 ; 19.864       ; 0.216          ; High Pulse Width ; inst14|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:inst7|vga_out[5]                                                                                   ;
; 19.648 ; 19.864       ; 0.216          ; High Pulse Width ; inst14|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:inst7|vga_out[6]                                                                                   ;
; 19.648 ; 19.864       ; 0.216          ; High Pulse Width ; inst14|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:inst7|vga_out[8]                                                                                   ;
; 19.648 ; 19.864       ; 0.216          ; High Pulse Width ; inst14|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:inst7|vga_out[9]                                                                                   ;
; 19.648 ; 19.864       ; 0.216          ; High Pulse Width ; inst14|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:inst7|video_active                                                                                 ;
; 19.648 ; 19.864       ; 0.216          ; High Pulse Width ; inst14|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:inst7|videoh                                                                                       ;
; 19.648 ; 19.864       ; 0.216          ; High Pulse Width ; inst14|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:inst7|videov                                                                                       ;
; 19.648 ; 19.864       ; 0.216          ; High Pulse Width ; inst14|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:inst7|vsync                                                                                        ;
; 19.649 ; 19.865       ; 0.216          ; High Pulse Width ; inst14|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:inst7|vga_out[2]                                                                                   ;
; 19.649 ; 19.865       ; 0.216          ; High Pulse Width ; inst14|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:inst7|vga_out[4]                                                                                   ;
; 19.649 ; 19.865       ; 0.216          ; High Pulse Width ; inst14|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:inst7|vga_out[7]                                                                                   ;
; 19.660 ; 19.815       ; 0.155          ; Low Pulse Width  ; inst14|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:inst7|deinterlace                                                                                  ;
; 19.660 ; 19.815       ; 0.155          ; Low Pulse Width  ; inst14|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:inst7|scanline                                                                                     ;
; 19.680 ; 19.864       ; 0.184          ; Low Pulse Width  ; inst14|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:inst7|hcount[0]                                                                                    ;
; 19.680 ; 19.864       ; 0.184          ; Low Pulse Width  ; inst14|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:inst7|hcount[10]                                                                                   ;
; 19.680 ; 19.864       ; 0.184          ; Low Pulse Width  ; inst14|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:inst7|hcount[11]                                                                                   ;
; 19.680 ; 19.864       ; 0.184          ; Low Pulse Width  ; inst14|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:inst7|hcount[12]                                                                                   ;
; 19.680 ; 19.864       ; 0.184          ; Low Pulse Width  ; inst14|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:inst7|hcount[13]                                                                                   ;
; 19.680 ; 19.864       ; 0.184          ; Low Pulse Width  ; inst14|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:inst7|hcount[1]                                                                                    ;
; 19.680 ; 19.864       ; 0.184          ; Low Pulse Width  ; inst14|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:inst7|hcount[2]                                                                                    ;
; 19.680 ; 19.864       ; 0.184          ; Low Pulse Width  ; inst14|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:inst7|hcount[3]                                                                                    ;
; 19.680 ; 19.864       ; 0.184          ; Low Pulse Width  ; inst14|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:inst7|hcount[4]                                                                                    ;
; 19.680 ; 19.864       ; 0.184          ; Low Pulse Width  ; inst14|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:inst7|hcount[5]                                                                                    ;
; 19.680 ; 19.864       ; 0.184          ; Low Pulse Width  ; inst14|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:inst7|hcount[6]                                                                                    ;
; 19.680 ; 19.864       ; 0.184          ; Low Pulse Width  ; inst14|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:inst7|hcount[7]                                                                                    ;
; 19.680 ; 19.864       ; 0.184          ; Low Pulse Width  ; inst14|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:inst7|hsync                                                                                        ;
; 19.680 ; 19.864       ; 0.184          ; Low Pulse Width  ; inst14|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:inst7|row_number[0]                                                                                ;
; 19.680 ; 19.864       ; 0.184          ; Low Pulse Width  ; inst14|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:inst7|row_number[1]                                                                                ;
; 19.680 ; 19.864       ; 0.184          ; Low Pulse Width  ; inst14|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:inst7|row_number[2]                                                                                ;
; 19.680 ; 19.864       ; 0.184          ; Low Pulse Width  ; inst14|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:inst7|row_number[3]                                                                                ;
; 19.680 ; 19.864       ; 0.184          ; Low Pulse Width  ; inst14|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:inst7|row_number[4]                                                                                ;
; 19.680 ; 19.864       ; 0.184          ; Low Pulse Width  ; inst14|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:inst7|row_number[5]                                                                                ;
; 19.680 ; 19.864       ; 0.184          ; Low Pulse Width  ; inst14|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:inst7|row_number[6]                                                                                ;
; 19.680 ; 19.864       ; 0.184          ; Low Pulse Width  ; inst14|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:inst7|row_number[7]                                                                                ;
; 19.680 ; 19.864       ; 0.184          ; Low Pulse Width  ; inst14|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:inst7|row_number[8]                                                                                ;
; 19.680 ; 19.864       ; 0.184          ; Low Pulse Width  ; inst14|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:inst7|row_number[9]                                                                                ;
; 19.680 ; 19.864       ; 0.184          ; Low Pulse Width  ; inst14|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:inst7|vcount[0]                                                                                    ;
; 19.680 ; 19.864       ; 0.184          ; Low Pulse Width  ; inst14|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:inst7|vcount[1]                                                                                    ;
; 19.680 ; 19.864       ; 0.184          ; Low Pulse Width  ; inst14|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:inst7|vcount[2]                                                                                    ;
; 19.680 ; 19.864       ; 0.184          ; Low Pulse Width  ; inst14|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:inst7|vcount[3]                                                                                    ;
; 19.680 ; 19.864       ; 0.184          ; Low Pulse Width  ; inst14|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:inst7|vcount[4]                                                                                    ;
; 19.680 ; 19.864       ; 0.184          ; Low Pulse Width  ; inst14|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:inst7|vcount[5]                                                                                    ;
; 19.680 ; 19.864       ; 0.184          ; Low Pulse Width  ; inst14|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:inst7|vcount[6]                                                                                    ;
; 19.680 ; 19.864       ; 0.184          ; Low Pulse Width  ; inst14|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:inst7|vcount[7]                                                                                    ;
; 19.680 ; 19.864       ; 0.184          ; Low Pulse Width  ; inst14|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:inst7|vcount[8]                                                                                    ;
; 19.680 ; 19.864       ; 0.184          ; Low Pulse Width  ; inst14|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:inst7|vcount[9]                                                                                    ;
; 19.680 ; 19.864       ; 0.184          ; Low Pulse Width  ; inst14|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:inst7|vga_out[0]                                                                                   ;
; 19.680 ; 19.864       ; 0.184          ; Low Pulse Width  ; inst14|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:inst7|vga_out[1]                                                                                   ;
; 19.680 ; 19.864       ; 0.184          ; Low Pulse Width  ; inst14|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:inst7|vga_out[3]                                                                                   ;
; 19.680 ; 19.864       ; 0.184          ; Low Pulse Width  ; inst14|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:inst7|vga_out[5]                                                                                   ;
; 19.680 ; 19.864       ; 0.184          ; Low Pulse Width  ; inst14|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:inst7|vga_out[6]                                                                                   ;
; 19.680 ; 19.864       ; 0.184          ; Low Pulse Width  ; inst14|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:inst7|vga_out[8]                                                                                   ;
; 19.680 ; 19.864       ; 0.184          ; Low Pulse Width  ; inst14|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:inst7|vga_out[9]                                                                                   ;
; 19.680 ; 19.864       ; 0.184          ; Low Pulse Width  ; inst14|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:inst7|videov                                                                                       ;
; 19.680 ; 19.864       ; 0.184          ; Low Pulse Width  ; inst14|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:inst7|vsync                                                                                        ;
; 19.681 ; 19.865       ; 0.184          ; Low Pulse Width  ; inst14|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:inst7|hcount[8]                                                                                    ;
; 19.681 ; 19.865       ; 0.184          ; Low Pulse Width  ; inst14|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:inst7|hcount[9]                                                                                    ;
; 19.681 ; 19.865       ; 0.184          ; Low Pulse Width  ; inst14|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:inst7|vga_out[2]                                                                                   ;
; 19.681 ; 19.865       ; 0.184          ; Low Pulse Width  ; inst14|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:inst7|vga_out[4]                                                                                   ;
; 19.681 ; 19.865       ; 0.184          ; Low Pulse Width  ; inst14|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; vgaout:inst7|vga_out[7]                                                                                   ;
+--------+--------------+----------------+------------------+----------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                 ;
+--------------+------------+-------+-------+------------+----------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                    ;
+--------------+------------+-------+-------+------------+----------------------------------------------------+
; FP1          ; CLOCK_50   ; 0.737 ; 1.410 ; Rise       ; inst10|altpll_component|auto_generated|pll1|clk[0] ;
; FP2          ; CLOCK_50   ; 0.752 ; 1.456 ; Rise       ; inst10|altpll_component|auto_generated|pll1|clk[0] ;
; FP3          ; CLOCK_50   ; 0.723 ; 1.374 ; Rise       ; inst10|altpll_component|auto_generated|pll1|clk[0] ;
; FP4          ; CLOCK_50   ; 1.978 ; 2.800 ; Rise       ; inst10|altpll_component|auto_generated|pll1|clk[0] ;
; FP6          ; CLOCK_50   ; 0.782 ; 1.478 ; Rise       ; inst10|altpll_component|auto_generated|pll1|clk[0] ;
; FP7          ; CLOCK_50   ; 0.760 ; 1.459 ; Rise       ; inst10|altpll_component|auto_generated|pll1|clk[0] ;
; HSYNC        ; CLOCK_50   ; 3.494 ; 3.609 ; Rise       ; inst10|altpll_component|auto_generated|pll1|clk[0] ;
; VSYNC        ; CLOCK_50   ; 1.527 ; 1.625 ; Rise       ; inst10|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQ[*]   ; CLOCK_50   ; 2.042 ; 2.698 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 2.031 ; 2.698 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 2.014 ; 2.680 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 1.589 ; 2.176 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 1.660 ; 2.252 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 1.820 ; 2.432 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 1.877 ; 2.510 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 2.042 ; 2.695 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 1.596 ; 2.185 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 1.750 ; 2.388 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 1.857 ; 2.503 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 1.881 ; 2.532 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 1.786 ; 2.414 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 1.758 ; 2.382 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 1.919 ; 2.586 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 1.820 ; 2.459 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 1.835 ; 2.456 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
; FP0          ; CLOCK_50   ; 0.811 ; 1.299 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[1] ;
; FP4          ; CLOCK_50   ; 0.806 ; 1.294 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[1] ;
+--------------+------------+-------+-------+------------+----------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                    ;
+--------------+------------+--------+--------+------------+----------------------------------------------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                    ;
+--------------+------------+--------+--------+------------+----------------------------------------------------+
; FP1          ; CLOCK_50   ; -0.280 ; -0.934 ; Rise       ; inst10|altpll_component|auto_generated|pll1|clk[0] ;
; FP2          ; CLOCK_50   ; -0.258 ; -0.933 ; Rise       ; inst10|altpll_component|auto_generated|pll1|clk[0] ;
; FP3          ; CLOCK_50   ; -0.271 ; -0.910 ; Rise       ; inst10|altpll_component|auto_generated|pll1|clk[0] ;
; FP4          ; CLOCK_50   ; -1.472 ; -2.268 ; Rise       ; inst10|altpll_component|auto_generated|pll1|clk[0] ;
; FP6          ; CLOCK_50   ; -0.323 ; -0.999 ; Rise       ; inst10|altpll_component|auto_generated|pll1|clk[0] ;
; FP7          ; CLOCK_50   ; -0.306 ; -0.991 ; Rise       ; inst10|altpll_component|auto_generated|pll1|clk[0] ;
; HSYNC        ; CLOCK_50   ; -0.811 ; -0.858 ; Rise       ; inst10|altpll_component|auto_generated|pll1|clk[0] ;
; VSYNC        ; CLOCK_50   ; -0.802 ; -0.938 ; Rise       ; inst10|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQ[*]   ; CLOCK_50   ; -1.225 ; -1.797 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; -1.647 ; -2.297 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; -1.631 ; -2.280 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; -1.225 ; -1.797 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; -1.291 ; -1.869 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; -1.444 ; -2.042 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; -1.499 ; -2.117 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; -1.658 ; -2.294 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; -1.232 ; -1.805 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; -1.379 ; -2.000 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; -1.483 ; -2.111 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; -1.506 ; -2.139 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; -1.415 ; -2.026 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; -1.387 ; -1.994 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; -1.543 ; -2.190 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; -1.447 ; -2.067 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; -1.459 ; -2.066 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
; FP0          ; CLOCK_50   ; -0.509 ; -0.993 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[1] ;
; FP4          ; CLOCK_50   ; -0.504 ; -0.988 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[1] ;
+--------------+------------+--------+--------+------------+----------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                         ;
+----------------+------------+-------+-------+------------+----------------------------------------------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                    ;
+----------------+------------+-------+-------+------------+----------------------------------------------------+
; DRAM_ADDR[*]   ; CLOCK_50   ; 2.351 ; 2.370 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[0]  ; CLOCK_50   ; 2.351 ; 2.370 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[1]  ; CLOCK_50   ; 2.301 ; 2.304 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[2]  ; CLOCK_50   ; 2.301 ; 2.304 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[3]  ; CLOCK_50   ; 2.300 ; 2.303 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[4]  ; CLOCK_50   ; 2.302 ; 2.305 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[5]  ; CLOCK_50   ; 2.300 ; 2.303 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[6]  ; CLOCK_50   ; 2.300 ; 2.303 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[7]  ; CLOCK_50   ; 2.298 ; 2.301 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[8]  ; CLOCK_50   ; 2.296 ; 2.295 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[9]  ; CLOCK_50   ; 2.351 ; 2.370 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[10] ; CLOCK_50   ; 2.337 ; 2.356 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[11] ; CLOCK_50   ; 2.346 ; 2.365 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[12] ; CLOCK_50   ; 2.294 ; 2.293 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_BA[*]     ; CLOCK_50   ; 2.300 ; 2.303 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_BA[0]    ; CLOCK_50   ; 2.299 ; 2.302 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_BA[1]    ; CLOCK_50   ; 2.300 ; 2.303 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CAS_N     ; CLOCK_50   ; 2.344 ; 2.363 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CLK       ; CLOCK_50   ; 2.111 ;       ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQ[*]     ; CLOCK_50   ; 2.351 ; 2.370 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]    ; CLOCK_50   ; 2.341 ; 2.360 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]    ; CLOCK_50   ; 2.341 ; 2.360 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]    ; CLOCK_50   ; 2.300 ; 2.303 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]    ; CLOCK_50   ; 2.292 ; 2.291 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]    ; CLOCK_50   ; 2.351 ; 2.370 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]    ; CLOCK_50   ; 2.347 ; 2.366 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]    ; CLOCK_50   ; 2.347 ; 2.366 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]    ; CLOCK_50   ; 2.299 ; 2.302 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]    ; CLOCK_50   ; 2.301 ; 2.304 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]    ; CLOCK_50   ; 2.301 ; 2.304 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]   ; CLOCK_50   ; 2.301 ; 2.304 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]   ; CLOCK_50   ; 2.301 ; 2.304 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]   ; CLOCK_50   ; 2.298 ; 2.301 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]   ; CLOCK_50   ; 2.301 ; 2.304 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]   ; CLOCK_50   ; 2.301 ; 2.304 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]   ; CLOCK_50   ; 2.351 ; 2.370 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQM[*]    ; CLOCK_50   ; 2.298 ; 2.301 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[0]   ; CLOCK_50   ; 2.298 ; 2.301 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[1]   ; CLOCK_50   ; 2.298 ; 2.301 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_RAS_N     ; CLOCK_50   ; 2.344 ; 2.363 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_WE_N      ; CLOCK_50   ; 2.349 ; 2.368 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CLK       ; CLOCK_50   ;       ; 2.142 ; Fall       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
; VGAB0          ; CLOCK_50   ; 3.240 ; 3.370 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[1] ;
; VGAB1          ; CLOCK_50   ; 3.109 ; 3.223 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[1] ;
; VGAG0          ; CLOCK_50   ; 3.168 ; 3.293 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[1] ;
; VGAG1          ; CLOCK_50   ; 3.372 ; 3.505 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[1] ;
; VGAG2          ; CLOCK_50   ; 3.584 ; 3.835 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[1] ;
; VGAHS          ; CLOCK_50   ; 3.298 ; 3.441 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[1] ;
; VGAR0          ; CLOCK_50   ; 3.444 ; 3.685 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[1] ;
; VGAR1          ; CLOCK_50   ; 3.501 ; 3.730 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[1] ;
; VGAR2          ; CLOCK_50   ; 3.277 ; 3.497 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[1] ;
; VGAVS          ; CLOCK_50   ; 3.420 ; 3.597 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[1] ;
+----------------+------------+-------+-------+------------+----------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                 ;
+----------------+------------+-------+-------+------------+----------------------------------------------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                    ;
+----------------+------------+-------+-------+------------+----------------------------------------------------+
; DRAM_ADDR[*]   ; CLOCK_50   ; 2.089 ; 2.089 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[0]  ; CLOCK_50   ; 2.146 ; 2.166 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[1]  ; CLOCK_50   ; 2.096 ; 2.099 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[2]  ; CLOCK_50   ; 2.096 ; 2.099 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[3]  ; CLOCK_50   ; 2.096 ; 2.099 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[4]  ; CLOCK_50   ; 2.098 ; 2.101 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[5]  ; CLOCK_50   ; 2.095 ; 2.098 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[6]  ; CLOCK_50   ; 2.096 ; 2.099 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[7]  ; CLOCK_50   ; 2.093 ; 2.096 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[8]  ; CLOCK_50   ; 2.091 ; 2.091 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[9]  ; CLOCK_50   ; 2.146 ; 2.166 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[10] ; CLOCK_50   ; 2.133 ; 2.153 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[11] ; CLOCK_50   ; 2.141 ; 2.161 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[12] ; CLOCK_50   ; 2.089 ; 2.089 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_BA[*]     ; CLOCK_50   ; 2.095 ; 2.098 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_BA[0]    ; CLOCK_50   ; 2.095 ; 2.098 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_BA[1]    ; CLOCK_50   ; 2.096 ; 2.099 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CAS_N     ; CLOCK_50   ; 2.139 ; 2.159 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CLK       ; CLOCK_50   ; 1.875 ;       ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQ[*]     ; CLOCK_50   ; 2.087 ; 2.087 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]    ; CLOCK_50   ; 2.136 ; 2.156 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]    ; CLOCK_50   ; 2.136 ; 2.156 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]    ; CLOCK_50   ; 2.095 ; 2.098 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]    ; CLOCK_50   ; 2.087 ; 2.087 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]    ; CLOCK_50   ; 2.146 ; 2.166 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]    ; CLOCK_50   ; 2.142 ; 2.162 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]    ; CLOCK_50   ; 2.142 ; 2.162 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]    ; CLOCK_50   ; 2.094 ; 2.097 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]    ; CLOCK_50   ; 2.096 ; 2.099 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]    ; CLOCK_50   ; 2.096 ; 2.099 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]   ; CLOCK_50   ; 2.097 ; 2.100 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]   ; CLOCK_50   ; 2.097 ; 2.100 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]   ; CLOCK_50   ; 2.093 ; 2.096 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]   ; CLOCK_50   ; 2.097 ; 2.100 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]   ; CLOCK_50   ; 2.097 ; 2.100 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]   ; CLOCK_50   ; 2.146 ; 2.166 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQM[*]    ; CLOCK_50   ; 2.093 ; 2.096 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[0]   ; CLOCK_50   ; 2.093 ; 2.096 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[1]   ; CLOCK_50   ; 2.093 ; 2.096 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_RAS_N     ; CLOCK_50   ; 2.139 ; 2.159 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_WE_N      ; CLOCK_50   ; 2.144 ; 2.164 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CLK       ; CLOCK_50   ;       ; 1.905 ; Fall       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
; VGAB0          ; CLOCK_50   ; 2.958 ; 3.083 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[1] ;
; VGAB1          ; CLOCK_50   ; 2.834 ; 2.943 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[1] ;
; VGAG0          ; CLOCK_50   ; 2.888 ; 3.009 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[1] ;
; VGAG1          ; CLOCK_50   ; 3.086 ; 3.214 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[1] ;
; VGAG2          ; CLOCK_50   ; 3.293 ; 3.538 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[1] ;
; VGAHS          ; CLOCK_50   ; 3.014 ; 3.153 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[1] ;
; VGAR0          ; CLOCK_50   ; 3.157 ; 3.393 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[1] ;
; VGAR1          ; CLOCK_50   ; 3.213 ; 3.437 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[1] ;
; VGAR2          ; CLOCK_50   ; 2.999 ; 3.213 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[1] ;
; VGAVS          ; CLOCK_50   ; 3.132 ; 3.302 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[1] ;
+----------------+------------+-------+-------+------------+----------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                         ;
+--------------+------------+-------+-------+------------+----------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                    ;
+--------------+------------+-------+-------+------------+----------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 2.172 ; 2.159 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 2.222 ; 2.221 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 2.222 ; 2.221 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 2.177 ; 2.163 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 2.172 ; 2.159 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 2.232 ; 2.231 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 2.228 ; 2.227 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 2.228 ; 2.227 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 2.176 ; 2.162 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 2.178 ; 2.164 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 2.178 ; 2.164 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 2.178 ; 2.164 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 2.178 ; 2.164 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 2.175 ; 2.161 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 2.178 ; 2.164 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 2.178 ; 2.164 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 2.232 ; 2.231 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-------+-------+------------+----------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                 ;
+--------------+------------+-------+-------+------------+----------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                    ;
+--------------+------------+-------+-------+------------+----------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 1.968 ; 1.955 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 2.018 ; 2.017 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 2.018 ; 2.017 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 1.973 ; 1.959 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 1.968 ; 1.955 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 2.028 ; 2.027 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 2.024 ; 2.023 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 2.024 ; 2.023 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 1.972 ; 1.958 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 1.974 ; 1.960 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 1.974 ; 1.960 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 1.975 ; 1.961 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 1.975 ; 1.961 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 1.971 ; 1.957 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 1.975 ; 1.961 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 1.975 ; 1.961 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 2.028 ; 2.027 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-------+-------+------------+----------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                ;
+--------------+------------+-----------+-----------+------------+----------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                    ;
+--------------+------------+-----------+-----------+------------+----------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 2.180     ; 2.194     ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 2.253     ; 2.254     ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 2.253     ; 2.254     ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 2.182     ; 2.196     ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 2.191     ; 2.204     ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 2.263     ; 2.264     ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 2.259     ; 2.260     ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 2.259     ; 2.260     ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 2.181     ; 2.195     ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 2.183     ; 2.197     ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 2.183     ; 2.197     ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 2.183     ; 2.197     ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 2.183     ; 2.197     ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 2.180     ; 2.194     ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 2.183     ; 2.197     ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 2.183     ; 2.197     ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 2.263     ; 2.264     ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-----------+-----------+------------+----------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                        ;
+--------------+------------+-----------+-----------+------------+----------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                    ;
+--------------+------------+-----------+-----------+------------+----------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 1.976     ; 1.990     ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 2.048     ; 2.049     ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 2.048     ; 2.049     ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 1.978     ; 1.992     ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 1.986     ; 1.999     ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 2.058     ; 2.059     ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 2.054     ; 2.055     ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 2.054     ; 2.055     ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 1.977     ; 1.991     ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 1.979     ; 1.993     ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 1.979     ; 1.993     ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 1.980     ; 1.994     ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 1.980     ; 1.994     ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 1.976     ; 1.990     ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 1.980     ; 1.994     ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 1.980     ; 1.994     ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 2.058     ; 2.059     ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-----------+-----------+------------+----------------------------------------------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                               ;
+-----------------------------------------------------+---------+--------+----------+---------+---------------------+
; Clock                                               ; Setup   ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+-----------------------------------------------------+---------+--------+----------+---------+---------------------+
; Worst-case Slack                                    ; -4.003  ; -6.746 ; 4.545    ; 0.562   ; 3.495               ;
;  CLOCK_50                                           ; N/A     ; N/A    ; N/A      ; N/A     ; 9.587               ;
;  inst10|altpll_component|auto_generated|pll1|clk[0] ; 1.830   ; 0.095  ; 4.545    ; 0.562   ; 4.017               ;
;  inst14|altpll_component|auto_generated|pll1|clk[0] ; -4.003  ; 0.137  ; 5.655    ; 0.685   ; 3.495               ;
;  inst14|altpll_component|auto_generated|pll1|clk[1] ; -2.932  ; -6.746 ; N/A      ; N/A     ; 19.611              ;
;  inst6|altpll_component|auto_generated|pll1|clk[0]  ; 1.910   ; 0.095  ; 4.625    ; 0.562   ; 4.068               ;
; Design-wide TNS                                     ; -30.075 ; -8.164 ; 0.0      ; 0.0     ; 0.0                 ;
;  CLOCK_50                                           ; N/A     ; N/A    ; N/A      ; N/A     ; 0.000               ;
;  inst10|altpll_component|auto_generated|pll1|clk[0] ; 0.000   ; 0.000  ; 0.000    ; 0.000   ; 0.000               ;
;  inst14|altpll_component|auto_generated|pll1|clk[0] ; -25.983 ; 0.000  ; 0.000    ; 0.000   ; 0.000               ;
;  inst14|altpll_component|auto_generated|pll1|clk[1] ; -4.092  ; -8.164 ; N/A      ; N/A     ; 0.000               ;
;  inst6|altpll_component|auto_generated|pll1|clk[0]  ; 0.000   ; 0.000  ; 0.000    ; 0.000   ; 0.000               ;
+-----------------------------------------------------+---------+--------+----------+---------+---------------------+


+-------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                 ;
+--------------+------------+-------+-------+------------+----------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                    ;
+--------------+------------+-------+-------+------------+----------------------------------------------------+
; FP1          ; CLOCK_50   ; 1.324 ; 1.795 ; Rise       ; inst10|altpll_component|auto_generated|pll1|clk[0] ;
; FP2          ; CLOCK_50   ; 1.314 ; 1.862 ; Rise       ; inst10|altpll_component|auto_generated|pll1|clk[0] ;
; FP3          ; CLOCK_50   ; 1.312 ; 1.738 ; Rise       ; inst10|altpll_component|auto_generated|pll1|clk[0] ;
; FP4          ; CLOCK_50   ; 3.455 ; 3.940 ; Rise       ; inst10|altpll_component|auto_generated|pll1|clk[0] ;
; FP6          ; CLOCK_50   ; 1.395 ; 1.856 ; Rise       ; inst10|altpll_component|auto_generated|pll1|clk[0] ;
; FP7          ; CLOCK_50   ; 1.327 ; 1.879 ; Rise       ; inst10|altpll_component|auto_generated|pll1|clk[0] ;
; HSYNC        ; CLOCK_50   ; 5.722 ; 5.713 ; Rise       ; inst10|altpll_component|auto_generated|pll1|clk[0] ;
; VSYNC        ; CLOCK_50   ; 2.257 ; 2.348 ; Rise       ; inst10|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQ[*]   ; CLOCK_50   ; 3.606 ; 4.062 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 3.556 ; 4.062 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 3.536 ; 4.018 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 2.780 ; 3.221 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 2.905 ; 3.321 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 3.167 ; 3.625 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 3.289 ; 3.758 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 3.606 ; 4.051 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 2.822 ; 3.265 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 3.083 ; 3.563 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 3.263 ; 3.755 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 3.288 ; 3.793 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 3.120 ; 3.601 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 3.109 ; 3.534 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 3.332 ; 3.865 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 3.194 ; 3.688 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 3.223 ; 3.665 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
; FP0          ; CLOCK_50   ; 1.429 ; 1.792 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[1] ;
; FP4          ; CLOCK_50   ; 1.425 ; 1.788 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[1] ;
+--------------+------------+-------+-------+------------+----------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                    ;
+--------------+------------+--------+--------+------------+----------------------------------------------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                    ;
+--------------+------------+--------+--------+------------+----------------------------------------------------+
; FP1          ; CLOCK_50   ; -0.280 ; -0.753 ; Rise       ; inst10|altpll_component|auto_generated|pll1|clk[0] ;
; FP2          ; CLOCK_50   ; -0.258 ; -0.736 ; Rise       ; inst10|altpll_component|auto_generated|pll1|clk[0] ;
; FP3          ; CLOCK_50   ; -0.271 ; -0.725 ; Rise       ; inst10|altpll_component|auto_generated|pll1|clk[0] ;
; FP4          ; CLOCK_50   ; -1.472 ; -2.268 ; Rise       ; inst10|altpll_component|auto_generated|pll1|clk[0] ;
; FP6          ; CLOCK_50   ; -0.323 ; -0.835 ; Rise       ; inst10|altpll_component|auto_generated|pll1|clk[0] ;
; FP7          ; CLOCK_50   ; -0.306 ; -0.849 ; Rise       ; inst10|altpll_component|auto_generated|pll1|clk[0] ;
; HSYNC        ; CLOCK_50   ; -0.811 ; -0.858 ; Rise       ; inst10|altpll_component|auto_generated|pll1|clk[0] ;
; VSYNC        ; CLOCK_50   ; -0.802 ; -0.938 ; Rise       ; inst10|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQ[*]   ; CLOCK_50   ; -1.225 ; -1.797 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; -1.647 ; -2.297 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; -1.631 ; -2.280 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; -1.225 ; -1.797 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; -1.291 ; -1.869 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; -1.444 ; -2.042 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; -1.499 ; -2.117 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; -1.658 ; -2.294 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; -1.232 ; -1.805 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; -1.379 ; -2.000 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; -1.483 ; -2.111 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; -1.506 ; -2.139 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; -1.415 ; -2.026 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; -1.387 ; -1.994 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; -1.543 ; -2.190 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; -1.447 ; -2.067 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; -1.459 ; -2.066 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
; FP0          ; CLOCK_50   ; -0.509 ; -0.993 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[1] ;
; FP4          ; CLOCK_50   ; -0.504 ; -0.988 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[1] ;
+--------------+------------+--------+--------+------------+----------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                         ;
+----------------+------------+-------+-------+------------+----------------------------------------------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                    ;
+----------------+------------+-------+-------+------------+----------------------------------------------------+
; DRAM_ADDR[*]   ; CLOCK_50   ; 3.938 ; 3.909 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[0]  ; CLOCK_50   ; 3.938 ; 3.909 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[1]  ; CLOCK_50   ; 3.854 ; 3.826 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[2]  ; CLOCK_50   ; 3.854 ; 3.826 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[3]  ; CLOCK_50   ; 3.853 ; 3.825 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[4]  ; CLOCK_50   ; 3.856 ; 3.828 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[5]  ; CLOCK_50   ; 3.853 ; 3.825 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[6]  ; CLOCK_50   ; 3.853 ; 3.825 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[7]  ; CLOCK_50   ; 3.851 ; 3.823 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[8]  ; CLOCK_50   ; 3.844 ; 3.822 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[9]  ; CLOCK_50   ; 3.938 ; 3.909 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[10] ; CLOCK_50   ; 3.920 ; 3.891 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[11] ; CLOCK_50   ; 3.933 ; 3.904 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[12] ; CLOCK_50   ; 3.842 ; 3.820 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_BA[*]     ; CLOCK_50   ; 3.854 ; 3.826 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_BA[0]    ; CLOCK_50   ; 3.853 ; 3.825 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_BA[1]    ; CLOCK_50   ; 3.854 ; 3.826 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CAS_N     ; CLOCK_50   ; 3.927 ; 3.898 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CLK       ; CLOCK_50   ; 3.551 ;       ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQ[*]     ; CLOCK_50   ; 3.938 ; 3.909 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]    ; CLOCK_50   ; 3.926 ; 3.897 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]    ; CLOCK_50   ; 3.926 ; 3.897 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]    ; CLOCK_50   ; 3.853 ; 3.825 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]    ; CLOCK_50   ; 3.839 ; 3.817 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]    ; CLOCK_50   ; 3.938 ; 3.909 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]    ; CLOCK_50   ; 3.931 ; 3.902 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]    ; CLOCK_50   ; 3.931 ; 3.902 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]    ; CLOCK_50   ; 3.852 ; 3.824 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]    ; CLOCK_50   ; 3.854 ; 3.826 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]    ; CLOCK_50   ; 3.855 ; 3.827 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]   ; CLOCK_50   ; 3.855 ; 3.827 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]   ; CLOCK_50   ; 3.855 ; 3.827 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]   ; CLOCK_50   ; 3.851 ; 3.823 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]   ; CLOCK_50   ; 3.855 ; 3.827 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]   ; CLOCK_50   ; 3.855 ; 3.827 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]   ; CLOCK_50   ; 3.938 ; 3.909 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQM[*]    ; CLOCK_50   ; 3.851 ; 3.823 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[0]   ; CLOCK_50   ; 3.851 ; 3.823 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[1]   ; CLOCK_50   ; 3.851 ; 3.823 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_RAS_N     ; CLOCK_50   ; 3.927 ; 3.898 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_WE_N      ; CLOCK_50   ; 3.934 ; 3.905 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CLK       ; CLOCK_50   ;       ; 3.515 ; Fall       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
; VGAB0          ; CLOCK_50   ; 5.443 ; 5.570 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[1] ;
; VGAB1          ; CLOCK_50   ; 5.253 ; 5.388 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[1] ;
; VGAG0          ; CLOCK_50   ; 5.309 ; 5.439 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[1] ;
; VGAG1          ; CLOCK_50   ; 5.686 ; 5.809 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[1] ;
; VGAG2          ; CLOCK_50   ; 6.073 ; 6.289 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[1] ;
; VGAHS          ; CLOCK_50   ; 5.551 ; 5.690 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[1] ;
; VGAR0          ; CLOCK_50   ; 5.844 ; 6.043 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[1] ;
; VGAR1          ; CLOCK_50   ; 5.978 ; 6.124 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[1] ;
; VGAR2          ; CLOCK_50   ; 5.546 ; 5.750 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[1] ;
; VGAVS          ; CLOCK_50   ; 5.721 ; 5.916 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[1] ;
+----------------+------------+-------+-------+------------+----------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                 ;
+----------------+------------+-------+-------+------------+----------------------------------------------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                    ;
+----------------+------------+-------+-------+------------+----------------------------------------------------+
; DRAM_ADDR[*]   ; CLOCK_50   ; 2.089 ; 2.089 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[0]  ; CLOCK_50   ; 2.146 ; 2.166 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[1]  ; CLOCK_50   ; 2.096 ; 2.099 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[2]  ; CLOCK_50   ; 2.096 ; 2.099 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[3]  ; CLOCK_50   ; 2.096 ; 2.099 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[4]  ; CLOCK_50   ; 2.098 ; 2.101 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[5]  ; CLOCK_50   ; 2.095 ; 2.098 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[6]  ; CLOCK_50   ; 2.096 ; 2.099 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[7]  ; CLOCK_50   ; 2.093 ; 2.096 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[8]  ; CLOCK_50   ; 2.091 ; 2.091 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[9]  ; CLOCK_50   ; 2.146 ; 2.166 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[10] ; CLOCK_50   ; 2.133 ; 2.153 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[11] ; CLOCK_50   ; 2.141 ; 2.161 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[12] ; CLOCK_50   ; 2.089 ; 2.089 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_BA[*]     ; CLOCK_50   ; 2.095 ; 2.098 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_BA[0]    ; CLOCK_50   ; 2.095 ; 2.098 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_BA[1]    ; CLOCK_50   ; 2.096 ; 2.099 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CAS_N     ; CLOCK_50   ; 2.139 ; 2.159 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CLK       ; CLOCK_50   ; 1.875 ;       ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQ[*]     ; CLOCK_50   ; 2.087 ; 2.087 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]    ; CLOCK_50   ; 2.136 ; 2.156 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]    ; CLOCK_50   ; 2.136 ; 2.156 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]    ; CLOCK_50   ; 2.095 ; 2.098 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]    ; CLOCK_50   ; 2.087 ; 2.087 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]    ; CLOCK_50   ; 2.146 ; 2.166 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]    ; CLOCK_50   ; 2.142 ; 2.162 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]    ; CLOCK_50   ; 2.142 ; 2.162 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]    ; CLOCK_50   ; 2.094 ; 2.097 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]    ; CLOCK_50   ; 2.096 ; 2.099 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]    ; CLOCK_50   ; 2.096 ; 2.099 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]   ; CLOCK_50   ; 2.097 ; 2.100 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]   ; CLOCK_50   ; 2.097 ; 2.100 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]   ; CLOCK_50   ; 2.093 ; 2.096 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]   ; CLOCK_50   ; 2.097 ; 2.100 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]   ; CLOCK_50   ; 2.097 ; 2.100 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]   ; CLOCK_50   ; 2.146 ; 2.166 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQM[*]    ; CLOCK_50   ; 2.093 ; 2.096 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[0]   ; CLOCK_50   ; 2.093 ; 2.096 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[1]   ; CLOCK_50   ; 2.093 ; 2.096 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_RAS_N     ; CLOCK_50   ; 2.139 ; 2.159 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_WE_N      ; CLOCK_50   ; 2.144 ; 2.164 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CLK       ; CLOCK_50   ;       ; 1.905 ; Fall       ; inst14|altpll_component|auto_generated|pll1|clk[0] ;
; VGAB0          ; CLOCK_50   ; 2.958 ; 3.083 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[1] ;
; VGAB1          ; CLOCK_50   ; 2.834 ; 2.943 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[1] ;
; VGAG0          ; CLOCK_50   ; 2.888 ; 3.009 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[1] ;
; VGAG1          ; CLOCK_50   ; 3.086 ; 3.214 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[1] ;
; VGAG2          ; CLOCK_50   ; 3.293 ; 3.538 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[1] ;
; VGAHS          ; CLOCK_50   ; 3.014 ; 3.153 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[1] ;
; VGAR0          ; CLOCK_50   ; 3.157 ; 3.393 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[1] ;
; VGAR1          ; CLOCK_50   ; 3.213 ; 3.437 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[1] ;
; VGAR2          ; CLOCK_50   ; 2.999 ; 3.213 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[1] ;
; VGAVS          ; CLOCK_50   ; 3.132 ; 3.302 ; Rise       ; inst14|altpll_component|auto_generated|pll1|clk[1] ;
+----------------+------------+-------+-------+------------+----------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; DRAM_CLK      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CKE      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CS_N     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_RAS_N    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CAS_N    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_WE_N     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D0            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D1            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D2            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGAR0         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGAR1         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGAG0         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGAG1         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGAB0         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGAB1         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGAR2         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGAG2         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGAVS         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGAHS         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[12] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[11] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[10] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[9]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[8]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[7]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[6]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[5]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[4]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[3]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[2]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[1]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[0]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_BA[1]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_BA[0]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[1]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[0]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[15]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[14]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[13]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[12]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[11]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[10]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[9]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[8]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[7]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[6]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[5]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[4]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[3]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[2]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[1]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[0]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; FP5                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[15]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[14]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[13]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[12]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[11]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[10]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[9]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[8]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[7]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[6]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[5]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[4]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[3]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[2]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[1]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[0]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DIFFB                   ; Bus LVDS     ; 2000 ps         ; 2000 ps         ;
; DIFFBn                  ; Bus LVDS     ; 2000 ps         ; 2000 ps         ;
; DIFFG                   ; Bus LVDS     ; 2000 ps         ; 2000 ps         ;
; DIFFGn                  ; Bus LVDS     ; 2000 ps         ; 2000 ps         ;
; DIFFR                   ; Bus LVDS     ; 2000 ps         ; 2000 ps         ;
; DIFFRn                  ; Bus LVDS     ; 2000 ps         ; 2000 ps         ;
; CLOCK_50                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; FP6                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; VSYNC                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HSYNC                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; FP0                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; FP4                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; FP7                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; FP3                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; FP2                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; FP1                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DCLK~           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; DRAM_CLK      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; DRAM_CKE      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; DRAM_CS_N     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.33 V              ; -0.00616 V          ; 0.191 V                              ; 0.099 V                              ; 2.83e-09 s                  ; 2.56e-09 s                  ; No                         ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.33 V             ; -0.00616 V         ; 0.191 V                             ; 0.099 V                             ; 2.83e-09 s                 ; 2.56e-09 s                 ; No                        ; Yes                       ;
; DRAM_RAS_N    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_CAS_N    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_WE_N     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; D0            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.54e-08 V                   ; 2.36 V              ; -0.0183 V           ; 0.152 V                              ; 0.119 V                              ; 6.58e-10 s                  ; 7.86e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.54e-08 V                  ; 2.36 V             ; -0.0183 V          ; 0.152 V                             ; 0.119 V                             ; 6.58e-10 s                 ; 7.86e-10 s                 ; No                        ; Yes                       ;
; D1            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.54e-08 V                   ; 2.36 V              ; -0.0183 V           ; 0.152 V                              ; 0.119 V                              ; 6.58e-10 s                  ; 7.86e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.54e-08 V                  ; 2.36 V             ; -0.0183 V          ; 0.152 V                             ; 0.119 V                             ; 6.58e-10 s                 ; 7.86e-10 s                 ; No                        ; Yes                       ;
; D2            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.54e-08 V                   ; 2.36 V              ; -0.0183 V           ; 0.152 V                              ; 0.119 V                              ; 6.58e-10 s                  ; 7.86e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.54e-08 V                  ; 2.36 V             ; -0.0183 V          ; 0.152 V                             ; 0.119 V                             ; 6.58e-10 s                 ; 7.86e-10 s                 ; No                        ; Yes                       ;
; VGAR0         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-08 V                   ; 2.35 V              ; -0.0103 V           ; 0.196 V                              ; 0.083 V                              ; 9.04e-10 s                  ; 1.06e-09 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.08e-08 V                  ; 2.35 V             ; -0.0103 V          ; 0.196 V                             ; 0.083 V                             ; 9.04e-10 s                 ; 1.06e-09 s                 ; No                        ; Yes                       ;
; VGAR1         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-08 V                   ; 2.35 V              ; -0.0103 V           ; 0.196 V                              ; 0.083 V                              ; 9.04e-10 s                  ; 1.06e-09 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.08e-08 V                  ; 2.35 V             ; -0.0103 V          ; 0.196 V                             ; 0.083 V                             ; 9.04e-10 s                 ; 1.06e-09 s                 ; No                        ; Yes                       ;
; VGAG0         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.54e-08 V                   ; 2.36 V              ; -0.0183 V           ; 0.152 V                              ; 0.119 V                              ; 6.58e-10 s                  ; 7.86e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.54e-08 V                  ; 2.36 V             ; -0.0183 V          ; 0.152 V                             ; 0.119 V                             ; 6.58e-10 s                 ; 7.86e-10 s                 ; No                        ; Yes                       ;
; VGAG1         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.54e-08 V                   ; 2.36 V              ; -0.0183 V           ; 0.152 V                              ; 0.119 V                              ; 6.58e-10 s                  ; 7.86e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.54e-08 V                  ; 2.36 V             ; -0.0183 V          ; 0.152 V                             ; 0.119 V                             ; 6.58e-10 s                 ; 7.86e-10 s                 ; No                        ; Yes                       ;
; VGAB0         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.54e-08 V                   ; 2.36 V              ; -0.0183 V           ; 0.152 V                              ; 0.119 V                              ; 6.58e-10 s                  ; 7.86e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.54e-08 V                  ; 2.36 V             ; -0.0183 V          ; 0.152 V                             ; 0.119 V                             ; 6.58e-10 s                 ; 7.86e-10 s                 ; No                        ; Yes                       ;
; VGAB1         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.54e-08 V                   ; 2.36 V              ; -0.0183 V           ; 0.152 V                              ; 0.119 V                              ; 6.58e-10 s                  ; 7.86e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.54e-08 V                  ; 2.36 V             ; -0.0183 V          ; 0.152 V                             ; 0.119 V                             ; 6.58e-10 s                 ; 7.86e-10 s                 ; No                        ; Yes                       ;
; VGAR2         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-08 V                   ; 2.35 V              ; -0.0103 V           ; 0.196 V                              ; 0.083 V                              ; 9.04e-10 s                  ; 1.06e-09 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.08e-08 V                  ; 2.35 V             ; -0.0103 V          ; 0.196 V                             ; 0.083 V                             ; 9.04e-10 s                 ; 1.06e-09 s                 ; No                        ; Yes                       ;
; VGAG2         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-08 V                   ; 2.35 V              ; -0.0103 V           ; 0.196 V                              ; 0.083 V                              ; 9.04e-10 s                  ; 1.06e-09 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.08e-08 V                  ; 2.35 V             ; -0.0103 V          ; 0.196 V                             ; 0.083 V                             ; 9.04e-10 s                 ; 1.06e-09 s                 ; No                        ; Yes                       ;
; VGAVS         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.54e-08 V                   ; 2.36 V              ; -0.0183 V           ; 0.152 V                              ; 0.119 V                              ; 6.58e-10 s                  ; 7.86e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.54e-08 V                  ; 2.36 V             ; -0.0183 V          ; 0.152 V                             ; 0.119 V                             ; 6.58e-10 s                 ; 7.86e-10 s                 ; No                        ; Yes                       ;
; VGAHS         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.54e-08 V                   ; 2.36 V              ; -0.0183 V           ; 0.152 V                              ; 0.119 V                              ; 6.58e-10 s                  ; 7.86e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.54e-08 V                  ; 2.36 V             ; -0.0183 V          ; 0.152 V                             ; 0.119 V                             ; 6.58e-10 s                 ; 7.86e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[12] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.39 V              ; -0.0265 V           ; 0.2 V                                ; 0.033 V                              ; 2.94e-10 s                  ; 3.12e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.39 V             ; -0.0265 V          ; 0.2 V                               ; 0.033 V                             ; 2.94e-10 s                 ; 3.12e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.39 V              ; -0.0265 V           ; 0.2 V                                ; 0.033 V                              ; 2.94e-10 s                  ; 3.12e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.39 V             ; -0.0265 V          ; 0.2 V                               ; 0.033 V                             ; 2.94e-10 s                 ; 3.12e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; DRAM_ADDR[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; DRAM_ADDR[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; DRAM_ADDR[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; DRAM_ADDR[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; DRAM_ADDR[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; DRAM_ADDR[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; DRAM_ADDR[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_BA[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; DRAM_BA[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; DRAM_DQM[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; DRAM_DQM[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; DRAM_DQ[15]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[14]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; DRAM_DQ[13]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; DRAM_DQ[12]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; DRAM_DQ[11]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; DRAM_DQ[10]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; DRAM_DQ[9]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; DRAM_DQ[8]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; DRAM_DQ[7]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; DRAM_DQ[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.39 V              ; -0.0265 V           ; 0.2 V                                ; 0.033 V                              ; 2.94e-10 s                  ; 3.12e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.39 V             ; -0.0265 V          ; 0.2 V                               ; 0.033 V                             ; 2.94e-10 s                 ; 3.12e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; DRAM_DQ[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.61e-09 V                   ; 2.38 V              ; -0.00274 V          ; 0.141 V                              ; 0.006 V                              ; 4.7e-10 s                   ; 6.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.61e-09 V                  ; 2.38 V             ; -0.00274 V         ; 0.141 V                             ; 0.006 V                             ; 4.7e-10 s                  ; 6.02e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; DRAM_CLK      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_CKE      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_CS_N     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.33 V              ; -0.00344 V          ; 0.134 V                              ; 0.075 V                              ; 3.33e-09 s                  ; 3.16e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.33 V             ; -0.00344 V         ; 0.134 V                             ; 0.075 V                             ; 3.33e-09 s                 ; 3.16e-09 s                 ; Yes                       ; Yes                       ;
; DRAM_RAS_N    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; DRAM_CAS_N    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; DRAM_WE_N     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; D0            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.78e-06 V                   ; 2.34 V              ; -0.0105 V           ; 0.12 V                               ; 0.078 V                              ; 8.21e-10 s                  ; 9.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 2.78e-06 V                  ; 2.34 V             ; -0.0105 V          ; 0.12 V                              ; 0.078 V                             ; 8.21e-10 s                 ; 9.9e-10 s                  ; Yes                       ; Yes                       ;
; D1            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.78e-06 V                   ; 2.34 V              ; -0.0105 V           ; 0.12 V                               ; 0.078 V                              ; 8.21e-10 s                  ; 9.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 2.78e-06 V                  ; 2.34 V             ; -0.0105 V          ; 0.12 V                              ; 0.078 V                             ; 8.21e-10 s                 ; 9.9e-10 s                  ; Yes                       ; Yes                       ;
; D2            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.78e-06 V                   ; 2.34 V              ; -0.0105 V           ; 0.12 V                               ; 0.078 V                              ; 8.21e-10 s                  ; 9.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 2.78e-06 V                  ; 2.34 V             ; -0.0105 V          ; 0.12 V                              ; 0.078 V                             ; 8.21e-10 s                 ; 9.9e-10 s                  ; Yes                       ; Yes                       ;
; VGAR0         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.87e-06 V                   ; 2.34 V              ; -0.00708 V          ; 0.179 V                              ; 0.08 V                               ; 1.11e-09 s                  ; 1.38e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.87e-06 V                  ; 2.34 V             ; -0.00708 V         ; 0.179 V                             ; 0.08 V                              ; 1.11e-09 s                 ; 1.38e-09 s                 ; Yes                       ; Yes                       ;
; VGAR1         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.87e-06 V                   ; 2.34 V              ; -0.00708 V          ; 0.179 V                              ; 0.08 V                               ; 1.11e-09 s                  ; 1.38e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.87e-06 V                  ; 2.34 V             ; -0.00708 V         ; 0.179 V                             ; 0.08 V                              ; 1.11e-09 s                 ; 1.38e-09 s                 ; Yes                       ; Yes                       ;
; VGAG0         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.78e-06 V                   ; 2.34 V              ; -0.0105 V           ; 0.12 V                               ; 0.078 V                              ; 8.21e-10 s                  ; 9.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 2.78e-06 V                  ; 2.34 V             ; -0.0105 V          ; 0.12 V                              ; 0.078 V                             ; 8.21e-10 s                 ; 9.9e-10 s                  ; Yes                       ; Yes                       ;
; VGAG1         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.78e-06 V                   ; 2.34 V              ; -0.0105 V           ; 0.12 V                               ; 0.078 V                              ; 8.21e-10 s                  ; 9.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 2.78e-06 V                  ; 2.34 V             ; -0.0105 V          ; 0.12 V                              ; 0.078 V                             ; 8.21e-10 s                 ; 9.9e-10 s                  ; Yes                       ; Yes                       ;
; VGAB0         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.78e-06 V                   ; 2.34 V              ; -0.0105 V           ; 0.12 V                               ; 0.078 V                              ; 8.21e-10 s                  ; 9.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 2.78e-06 V                  ; 2.34 V             ; -0.0105 V          ; 0.12 V                              ; 0.078 V                             ; 8.21e-10 s                 ; 9.9e-10 s                  ; Yes                       ; Yes                       ;
; VGAB1         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.78e-06 V                   ; 2.34 V              ; -0.0105 V           ; 0.12 V                               ; 0.078 V                              ; 8.21e-10 s                  ; 9.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 2.78e-06 V                  ; 2.34 V             ; -0.0105 V          ; 0.12 V                              ; 0.078 V                             ; 8.21e-10 s                 ; 9.9e-10 s                  ; Yes                       ; Yes                       ;
; VGAR2         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.87e-06 V                   ; 2.34 V              ; -0.00708 V          ; 0.179 V                              ; 0.08 V                               ; 1.11e-09 s                  ; 1.38e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.87e-06 V                  ; 2.34 V             ; -0.00708 V         ; 0.179 V                             ; 0.08 V                              ; 1.11e-09 s                 ; 1.38e-09 s                 ; Yes                       ; Yes                       ;
; VGAG2         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.87e-06 V                   ; 2.34 V              ; -0.00708 V          ; 0.179 V                              ; 0.08 V                               ; 1.11e-09 s                  ; 1.38e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.87e-06 V                  ; 2.34 V             ; -0.00708 V         ; 0.179 V                             ; 0.08 V                              ; 1.11e-09 s                 ; 1.38e-09 s                 ; Yes                       ; Yes                       ;
; VGAVS         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.78e-06 V                   ; 2.34 V              ; -0.0105 V           ; 0.12 V                               ; 0.078 V                              ; 8.21e-10 s                  ; 9.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 2.78e-06 V                  ; 2.34 V             ; -0.0105 V          ; 0.12 V                              ; 0.078 V                             ; 8.21e-10 s                 ; 9.9e-10 s                  ; Yes                       ; Yes                       ;
; VGAHS         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.78e-06 V                   ; 2.34 V              ; -0.0105 V           ; 0.12 V                               ; 0.078 V                              ; 8.21e-10 s                  ; 9.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 2.78e-06 V                  ; 2.34 V             ; -0.0105 V          ; 0.12 V                              ; 0.078 V                             ; 8.21e-10 s                 ; 9.9e-10 s                  ; Yes                       ; Yes                       ;
; DRAM_ADDR[12] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.36 V              ; -0.00476 V          ; 0.096 V                              ; 0.013 V                              ; 4.39e-10 s                  ; 4.15e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.36 V             ; -0.00476 V         ; 0.096 V                             ; 0.013 V                             ; 4.39e-10 s                 ; 4.15e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; DRAM_ADDR[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; DRAM_ADDR[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; DRAM_ADDR[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.36 V              ; -0.00476 V          ; 0.096 V                              ; 0.013 V                              ; 4.39e-10 s                  ; 4.15e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.36 V             ; -0.00476 V         ; 0.096 V                             ; 0.013 V                             ; 4.39e-10 s                 ; 4.15e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; DRAM_BA[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_BA[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQM[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQM[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[15]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; DRAM_DQ[14]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[13]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[12]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[11]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[10]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[9]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[8]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[7]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; DRAM_DQ[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; DRAM_DQ[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; DRAM_DQ[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.36 V              ; -0.00476 V          ; 0.096 V                              ; 0.013 V                              ; 4.39e-10 s                  ; 4.15e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.36 V             ; -0.00476 V         ; 0.096 V                             ; 0.013 V                             ; 4.39e-10 s                 ; 4.15e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; DRAM_DQ[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.45e-07 V                   ; 2.35 V              ; -0.00643 V          ; 0.081 V                              ; 0.031 V                              ; 5.31e-10 s                  ; 7.59e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.45e-07 V                  ; 2.35 V             ; -0.00643 V         ; 0.081 V                             ; 0.031 V                             ; 5.31e-10 s                 ; 7.59e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; DRAM_CLK      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_CKE      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_CS_N     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; DRAM_RAS_N    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_CAS_N    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_WE_N     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; D0            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 1.01e-07 V                   ; 2.68 V              ; -0.0164 V           ; 0.25 V                               ; 0.061 V                              ; 4.82e-10 s                  ; 6.33e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 1.01e-07 V                  ; 2.68 V             ; -0.0164 V          ; 0.25 V                              ; 0.061 V                             ; 4.82e-10 s                 ; 6.33e-10 s                 ; Yes                       ; Yes                       ;
; D1            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 1.01e-07 V                   ; 2.68 V              ; -0.0164 V           ; 0.25 V                               ; 0.061 V                              ; 4.82e-10 s                  ; 6.33e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 1.01e-07 V                  ; 2.68 V             ; -0.0164 V          ; 0.25 V                              ; 0.061 V                             ; 4.82e-10 s                 ; 6.33e-10 s                 ; Yes                       ; Yes                       ;
; D2            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 1.01e-07 V                   ; 2.68 V              ; -0.0164 V           ; 0.25 V                               ; 0.061 V                              ; 4.82e-10 s                  ; 6.33e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 1.01e-07 V                  ; 2.68 V             ; -0.0164 V          ; 0.25 V                              ; 0.061 V                             ; 4.82e-10 s                 ; 6.33e-10 s                 ; Yes                       ; Yes                       ;
; VGAR0         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 6.82e-08 V                   ; 2.68 V              ; -0.0164 V           ; 0.263 V                              ; 0.093 V                              ; 7.03e-10 s                  ; 8.91e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 6.82e-08 V                  ; 2.68 V             ; -0.0164 V          ; 0.263 V                             ; 0.093 V                             ; 7.03e-10 s                 ; 8.91e-10 s                 ; No                        ; Yes                       ;
; VGAR1         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 6.82e-08 V                   ; 2.68 V              ; -0.0164 V           ; 0.263 V                              ; 0.093 V                              ; 7.03e-10 s                  ; 8.91e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 6.82e-08 V                  ; 2.68 V             ; -0.0164 V          ; 0.263 V                             ; 0.093 V                             ; 7.03e-10 s                 ; 8.91e-10 s                 ; No                        ; Yes                       ;
; VGAG0         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 1.01e-07 V                   ; 2.68 V              ; -0.0164 V           ; 0.25 V                               ; 0.061 V                              ; 4.82e-10 s                  ; 6.33e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 1.01e-07 V                  ; 2.68 V             ; -0.0164 V          ; 0.25 V                              ; 0.061 V                             ; 4.82e-10 s                 ; 6.33e-10 s                 ; Yes                       ; Yes                       ;
; VGAG1         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 1.01e-07 V                   ; 2.68 V              ; -0.0164 V           ; 0.25 V                               ; 0.061 V                              ; 4.82e-10 s                  ; 6.33e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 1.01e-07 V                  ; 2.68 V             ; -0.0164 V          ; 0.25 V                              ; 0.061 V                             ; 4.82e-10 s                 ; 6.33e-10 s                 ; Yes                       ; Yes                       ;
; VGAB0         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 1.01e-07 V                   ; 2.68 V              ; -0.0164 V           ; 0.25 V                               ; 0.061 V                              ; 4.82e-10 s                  ; 6.33e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 1.01e-07 V                  ; 2.68 V             ; -0.0164 V          ; 0.25 V                              ; 0.061 V                             ; 4.82e-10 s                 ; 6.33e-10 s                 ; Yes                       ; Yes                       ;
; VGAB1         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 1.01e-07 V                   ; 2.68 V              ; -0.0164 V           ; 0.25 V                               ; 0.061 V                              ; 4.82e-10 s                  ; 6.33e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 1.01e-07 V                  ; 2.68 V             ; -0.0164 V          ; 0.25 V                              ; 0.061 V                             ; 4.82e-10 s                 ; 6.33e-10 s                 ; Yes                       ; Yes                       ;
; VGAR2         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 6.82e-08 V                   ; 2.68 V              ; -0.0164 V           ; 0.263 V                              ; 0.093 V                              ; 7.03e-10 s                  ; 8.91e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 6.82e-08 V                  ; 2.68 V             ; -0.0164 V          ; 0.263 V                             ; 0.093 V                             ; 7.03e-10 s                 ; 8.91e-10 s                 ; No                        ; Yes                       ;
; VGAG2         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 6.82e-08 V                   ; 2.68 V              ; -0.0164 V           ; 0.263 V                              ; 0.093 V                              ; 7.03e-10 s                  ; 8.91e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 6.82e-08 V                  ; 2.68 V             ; -0.0164 V          ; 0.263 V                             ; 0.093 V                             ; 7.03e-10 s                 ; 8.91e-10 s                 ; No                        ; Yes                       ;
; VGAVS         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 1.01e-07 V                   ; 2.68 V              ; -0.0164 V           ; 0.25 V                               ; 0.061 V                              ; 4.82e-10 s                  ; 6.33e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 1.01e-07 V                  ; 2.68 V             ; -0.0164 V          ; 0.25 V                              ; 0.061 V                             ; 4.82e-10 s                 ; 6.33e-10 s                 ; Yes                       ; Yes                       ;
; VGAHS         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 1.01e-07 V                   ; 2.68 V              ; -0.0164 V           ; 0.25 V                               ; 0.061 V                              ; 4.82e-10 s                  ; 6.33e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 1.01e-07 V                  ; 2.68 V             ; -0.0164 V          ; 0.25 V                              ; 0.061 V                             ; 4.82e-10 s                 ; 6.33e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[12] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_BA[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_BA[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQM[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQM[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[15]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[14]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[13]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[12]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[11]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[10]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[9]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[8]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[7]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                       ;
+----------------------------------------------------+----------------------------------------------------+------------+----------+----------+----------+
; From Clock                                         ; To Clock                                           ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------+----------------------------------------------------+------------+----------+----------+----------+
; inst6|altpll_component|auto_generated|pll1|clk[0]  ; inst6|altpll_component|auto_generated|pll1|clk[0]  ; 16422      ; 0        ; 0        ; 0        ;
; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0]  ; false path ; 0        ; 0        ; 0        ;
; inst6|altpll_component|auto_generated|pll1|clk[0]  ; inst10|altpll_component|auto_generated|pll1|clk[0] ; false path ; 0        ; 0        ; 0        ;
; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 17401      ; 0        ; 0        ; 0        ;
; inst6|altpll_component|auto_generated|pll1|clk[0]  ; inst14|altpll_component|auto_generated|pll1|clk[0] ; false path ; 0        ; 0        ; 0        ;
; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; false path ; 0        ; 0        ; 0        ;
; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 10677      ; 1        ; 0        ; 0        ;
; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; false path ; 0        ; 0        ; 0        ;
; inst6|altpll_component|auto_generated|pll1|clk[0]  ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 1          ; 0        ; 0        ; 0        ;
; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 3          ; 0        ; 0        ; 0        ;
; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; false path ; 0        ; 0        ; 0        ;
; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 991        ; 0        ; 0        ; 0        ;
+----------------------------------------------------+----------------------------------------------------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                        ;
+----------------------------------------------------+----------------------------------------------------+------------+----------+----------+----------+
; From Clock                                         ; To Clock                                           ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------+----------------------------------------------------+------------+----------+----------+----------+
; inst6|altpll_component|auto_generated|pll1|clk[0]  ; inst6|altpll_component|auto_generated|pll1|clk[0]  ; 16422      ; 0        ; 0        ; 0        ;
; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0]  ; false path ; 0        ; 0        ; 0        ;
; inst6|altpll_component|auto_generated|pll1|clk[0]  ; inst10|altpll_component|auto_generated|pll1|clk[0] ; false path ; 0        ; 0        ; 0        ;
; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 17401      ; 0        ; 0        ; 0        ;
; inst6|altpll_component|auto_generated|pll1|clk[0]  ; inst14|altpll_component|auto_generated|pll1|clk[0] ; false path ; 0        ; 0        ; 0        ;
; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; false path ; 0        ; 0        ; 0        ;
; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 10677      ; 1        ; 0        ; 0        ;
; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; false path ; 0        ; 0        ; 0        ;
; inst6|altpll_component|auto_generated|pll1|clk[0]  ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 1          ; 0        ; 0        ; 0        ;
; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 3          ; 0        ; 0        ; 0        ;
; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; false path ; 0        ; 0        ; 0        ;
; inst14|altpll_component|auto_generated|pll1|clk[1] ; inst14|altpll_component|auto_generated|pll1|clk[1] ; 991        ; 0        ; 0        ; 0        ;
+----------------------------------------------------+----------------------------------------------------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                                    ;
+----------------------------------------------------+----------------------------------------------------+------------+----------+----------+----------+
; From Clock                                         ; To Clock                                           ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------+----------------------------------------------------+------------+----------+----------+----------+
; inst6|altpll_component|auto_generated|pll1|clk[0]  ; inst6|altpll_component|auto_generated|pll1|clk[0]  ; 53         ; 0        ; 0        ; 0        ;
; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0]  ; false path ; 0        ; 0        ; 0        ;
; inst6|altpll_component|auto_generated|pll1|clk[0]  ; inst10|altpll_component|auto_generated|pll1|clk[0] ; false path ; 0        ; 0        ; 0        ;
; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 53         ; 0        ; 0        ; 0        ;
; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 2          ; 0        ; 0        ; 0        ;
+----------------------------------------------------+----------------------------------------------------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                                     ;
+----------------------------------------------------+----------------------------------------------------+------------+----------+----------+----------+
; From Clock                                         ; To Clock                                           ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------+----------------------------------------------------+------------+----------+----------+----------+
; inst6|altpll_component|auto_generated|pll1|clk[0]  ; inst6|altpll_component|auto_generated|pll1|clk[0]  ; 53         ; 0        ; 0        ; 0        ;
; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst6|altpll_component|auto_generated|pll1|clk[0]  ; false path ; 0        ; 0        ; 0        ;
; inst6|altpll_component|auto_generated|pll1|clk[0]  ; inst10|altpll_component|auto_generated|pll1|clk[0] ; false path ; 0        ; 0        ; 0        ;
; inst10|altpll_component|auto_generated|pll1|clk[0] ; inst10|altpll_component|auto_generated|pll1|clk[0] ; 53         ; 0        ; 0        ; 0        ;
; inst14|altpll_component|auto_generated|pll1|clk[0] ; inst14|altpll_component|auto_generated|pll1|clk[0] ; 2          ; 0        ; 0        ; 0        ;
+----------------------------------------------------+----------------------------------------------------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 2     ; 2    ;
; Unconstrained Input Ports       ; 0     ; 0    ;
; Unconstrained Input Port Paths  ; 0     ; 0    ;
; Unconstrained Output Ports      ; 0     ; 0    ;
; Unconstrained Output Port Paths ; 0     ; 0    ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Warning (125092): Tcl Script File pll.qip not found
    Info (125063): set_global_assignment -name QIP_FILE pll.qip
Warning (125092): Tcl Script File pll2.qip not found
    Info (125063): set_global_assignment -name QIP_FILE pll2.qip
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.0 Build 156 04/24/2013 SJ Web Edition
    Info: Processing started: Sun Dec 14 00:18:55 2014
Info: Command: quartus_sta rgb2vga -c rgb2vga
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): TimeQuest Timing Analyzer is analyzing 29 combinational loops as latches.
Info (332104): Reading SDC File: 'rgb2vga.out.sdc'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {inst14|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 56 -multiply_by 149 -duty_cycle 50.00 -name {inst14|altpll_component|auto_generated|pll1|clk[0]} {inst14|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {inst14|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 296 -multiply_by 149 -duty_cycle 50.00 -name {inst14|altpll_component|auto_generated|pll1|clk[1]} {inst14|altpll_component|auto_generated|pll1|clk[1]}
    Info (332110): create_generated_clock -source {inst6|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 100 -multiply_by 227 -duty_cycle 50.00 -name {inst6|altpll_component|auto_generated|pll1|clk[0]} {inst6|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {inst10|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 55 -multiply_by 126 -duty_cycle 50.00 -name {inst10|altpll_component|auto_generated|pll1|clk[0]} {inst10|altpll_component|auto_generated|pll1|clk[0]}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (332060): Node: genlock:inst8|hcount[0] was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: genlock:inst8|hcount[1] was determined to be a clock but was found without an associated clock assignment.
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -4.003
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -4.003       -25.983 inst14|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -2.932        -4.092 inst14|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     1.830         0.000 inst10|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     1.910         0.000 inst6|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is -5.886
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -5.886        -8.164 inst14|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.190         0.000 inst10|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.291         0.000 inst6|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.292         0.000 inst14|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case recovery slack is 4.545
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     4.545         0.000 inst10|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     4.625         0.000 inst6|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     5.655         0.000 inst14|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case removal slack is 1.037
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     1.037         0.000 inst10|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     1.037         0.000 inst6|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     1.242         0.000 inst14|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 3.495
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     3.495         0.000 inst14|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     4.074         0.000 inst10|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     4.140         0.000 inst6|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.819         0.000 CLOCK_50 
    Info (332119):    19.614         0.000 inst14|altpll_component|auto_generated|pll1|clk[1] 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Warning (332060): Node: genlock:inst8|hcount[0] was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: genlock:inst8|hcount[1] was determined to be a clock but was found without an associated clock assignment.
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -3.338
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.338        -3.338 inst14|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -2.525        -3.735 inst14|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     2.549         0.000 inst10|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     2.629         0.000 inst6|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is -6.004
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -6.004        -7.974 inst14|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.286         0.000 inst14|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.292         0.000 inst10|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.292         0.000 inst6|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case recovery slack is 4.955
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     4.955         0.000 inst10|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     5.035         0.000 inst6|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     5.850         0.000 inst14|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case removal slack is 0.945
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.945         0.000 inst10|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.945         0.000 inst6|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     1.129         0.000 inst14|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 3.502
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     3.502         0.000 inst14|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     4.109         0.000 inst10|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     4.121         0.000 inst6|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.818         0.000 CLOCK_50 
    Info (332119):    19.611         0.000 inst14|altpll_component|auto_generated|pll1|clk[1] 
Info: Analyzing Fast 1200mV 0C Model
Warning (332060): Node: genlock:inst8|hcount[0] was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: genlock:inst8|hcount[1] was determined to be a clock but was found without an associated clock assignment.
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -1.786
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.786        -1.786 inst14|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -1.272        -3.175 inst14|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     4.605         0.000 inst10|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     4.817         0.000 inst6|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is -6.746
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -6.746        -7.963 inst14|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.095         0.000 inst10|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.095         0.000 inst6|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.137         0.000 inst14|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case recovery slack is 6.309
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     6.309         0.000 inst10|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     6.389         0.000 inst6|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     6.432         0.000 inst14|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case removal slack is 0.562
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.562         0.000 inst10|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.562         0.000 inst6|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.685         0.000 inst14|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 3.506
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     3.506         0.000 inst14|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     4.017         0.000 inst10|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     4.068         0.000 inst6|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.587         0.000 CLOCK_50 
    Info (332119):    19.620         0.000 inst14|altpll_component|auto_generated|pll1|clk[1] 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 13 warnings
    Info: Peak virtual memory: 503 megabytes
    Info: Processing ended: Sun Dec 14 00:19:00 2014
    Info: Elapsed time: 00:00:05
    Info: Total CPU time (on all processors): 00:00:04


