
// -----------
// This file was generated by riscv_ctg (https://github.com/riscv-software-src/riscv-ctg)
// version   : 0.7.1
// timestamp : Fri Jun 17 14:18:09 2022 GMT
// usage     : riscv_ctg \
//                  -- cgf //                  --cgf /scratch/pawan/work/normalised/RV32F/fnmadd.s.cgf \
 \
//                  -- xlen 32  \
//                  --randomize \
// -----------
//
// -----------
// Copyright (c) 2020. RISC-V International. All rights reserved.
// SPDX-License-Identifier: BSD-3-Clause
// -----------
//
// This assembly file tests the fnmadd.s instruction of the RISC-V RV32F_Zicsr,RV32FD_Zicsr,RV64F_Zicsr,RV64FD_Zicsr extension for the fnmadd_b15 covergroup.
// 
#include "model_test.h"
#include "arch_test.h"
RVTEST_ISA("RV32IF_Zicsr,RV32IFD_Zicsr,RV64IF_Zicsr,RV64IFD_Zicsr,RV32EF_Zicsr,RV32EFD_Zicsr,RV64EF_Zicsr,RV64EFD_Zicsr")

.section .text.init
.globl rvtest_entry_point
rvtest_entry_point:
RVMODEL_BOOT
RVTEST_CODE_BEGIN

#ifdef TEST_CASE_1

RVTEST_CASE(0,"//check ISA:=regex(.*I.*F.*);def TEST_CASE_1=True;",fnmadd_b15)
RVTEST_CASE(1,"//check ISA:=regex(.*E.*F.*);def TEST_CASE_1=True;",fnmadd_b15)
RVTEST_FP_ENABLE()
RVTEST_VALBASEUPD(x3,test_dataset_0)
RVTEST_SIGBASE(x1,signature_x1_1)

inst_36608:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3938a0 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2c3a6b and fs3 == 1 and fe3 == 0x9e and fm3 == 0x600000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3938a0; op2val:0x802c3a6b;
op3val:0xcf600000; valaddr_reg:x3; val_offset:109824*0 + 3*286*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 109824*0 + 3*286*FLEN/8, x4, x1, x2)

inst_36609:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3938a0 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2c3a6b and fs3 == 1 and fe3 == 0x9e and fm3 == 0x700000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3938a0; op2val:0x802c3a6b;
op3val:0xcf700000; valaddr_reg:x3; val_offset:109827*0 + 3*286*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 109827*0 + 3*286*FLEN/8, x4, x1, x2)

inst_36610:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3938a0 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2c3a6b and fs3 == 1 and fe3 == 0x9e and fm3 == 0x780000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3938a0; op2val:0x802c3a6b;
op3val:0xcf780000; valaddr_reg:x3; val_offset:109830*0 + 3*286*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 109830*0 + 3*286*FLEN/8, x4, x1, x2)

inst_36611:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3938a0 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2c3a6b and fs3 == 1 and fe3 == 0x9e and fm3 == 0x7c0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3938a0; op2val:0x802c3a6b;
op3val:0xcf7c0000; valaddr_reg:x3; val_offset:109833*0 + 3*286*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 109833*0 + 3*286*FLEN/8, x4, x1, x2)

inst_36612:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3938a0 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2c3a6b and fs3 == 1 and fe3 == 0x9e and fm3 == 0x7e0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3938a0; op2val:0x802c3a6b;
op3val:0xcf7e0000; valaddr_reg:x3; val_offset:109836*0 + 3*286*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 109836*0 + 3*286*FLEN/8, x4, x1, x2)

inst_36613:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3938a0 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2c3a6b and fs3 == 1 and fe3 == 0x9e and fm3 == 0x7f0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3938a0; op2val:0x802c3a6b;
op3val:0xcf7f0000; valaddr_reg:x3; val_offset:109839*0 + 3*286*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 109839*0 + 3*286*FLEN/8, x4, x1, x2)

inst_36614:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3938a0 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2c3a6b and fs3 == 1 and fe3 == 0x9e and fm3 == 0x7f8000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3938a0; op2val:0x802c3a6b;
op3val:0xcf7f8000; valaddr_reg:x3; val_offset:109842*0 + 3*286*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 109842*0 + 3*286*FLEN/8, x4, x1, x2)

inst_36615:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3938a0 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2c3a6b and fs3 == 1 and fe3 == 0x9e and fm3 == 0x7fc000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3938a0; op2val:0x802c3a6b;
op3val:0xcf7fc000; valaddr_reg:x3; val_offset:109845*0 + 3*286*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 109845*0 + 3*286*FLEN/8, x4, x1, x2)

inst_36616:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3938a0 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2c3a6b and fs3 == 1 and fe3 == 0x9e and fm3 == 0x7fe000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3938a0; op2val:0x802c3a6b;
op3val:0xcf7fe000; valaddr_reg:x3; val_offset:109848*0 + 3*286*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 109848*0 + 3*286*FLEN/8, x4, x1, x2)

inst_36617:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3938a0 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2c3a6b and fs3 == 1 and fe3 == 0x9e and fm3 == 0x7ff000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3938a0; op2val:0x802c3a6b;
op3val:0xcf7ff000; valaddr_reg:x3; val_offset:109851*0 + 3*286*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 109851*0 + 3*286*FLEN/8, x4, x1, x2)

inst_36618:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3938a0 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2c3a6b and fs3 == 1 and fe3 == 0x9e and fm3 == 0x7ff800 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3938a0; op2val:0x802c3a6b;
op3val:0xcf7ff800; valaddr_reg:x3; val_offset:109854*0 + 3*286*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 109854*0 + 3*286*FLEN/8, x4, x1, x2)

inst_36619:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3938a0 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2c3a6b and fs3 == 1 and fe3 == 0x9e and fm3 == 0x7ffc00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3938a0; op2val:0x802c3a6b;
op3val:0xcf7ffc00; valaddr_reg:x3; val_offset:109857*0 + 3*286*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 109857*0 + 3*286*FLEN/8, x4, x1, x2)

inst_36620:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3938a0 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2c3a6b and fs3 == 1 and fe3 == 0x9e and fm3 == 0x7ffe00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3938a0; op2val:0x802c3a6b;
op3val:0xcf7ffe00; valaddr_reg:x3; val_offset:109860*0 + 3*286*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 109860*0 + 3*286*FLEN/8, x4, x1, x2)

inst_36621:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3938a0 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2c3a6b and fs3 == 1 and fe3 == 0x9e and fm3 == 0x7fff00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3938a0; op2val:0x802c3a6b;
op3val:0xcf7fff00; valaddr_reg:x3; val_offset:109863*0 + 3*286*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 109863*0 + 3*286*FLEN/8, x4, x1, x2)

inst_36622:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3938a0 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2c3a6b and fs3 == 1 and fe3 == 0x9e and fm3 == 0x7fff80 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3938a0; op2val:0x802c3a6b;
op3val:0xcf7fff80; valaddr_reg:x3; val_offset:109866*0 + 3*286*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 109866*0 + 3*286*FLEN/8, x4, x1, x2)

inst_36623:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3938a0 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2c3a6b and fs3 == 1 and fe3 == 0x9e and fm3 == 0x7fffc0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3938a0; op2val:0x802c3a6b;
op3val:0xcf7fffc0; valaddr_reg:x3; val_offset:109869*0 + 3*286*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 109869*0 + 3*286*FLEN/8, x4, x1, x2)

inst_36624:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3938a0 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2c3a6b and fs3 == 1 and fe3 == 0x9e and fm3 == 0x7fffe0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3938a0; op2val:0x802c3a6b;
op3val:0xcf7fffe0; valaddr_reg:x3; val_offset:109872*0 + 3*286*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 109872*0 + 3*286*FLEN/8, x4, x1, x2)

inst_36625:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3938a0 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2c3a6b and fs3 == 1 and fe3 == 0x9e and fm3 == 0x7ffff0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3938a0; op2val:0x802c3a6b;
op3val:0xcf7ffff0; valaddr_reg:x3; val_offset:109875*0 + 3*286*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 109875*0 + 3*286*FLEN/8, x4, x1, x2)

inst_36626:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3938a0 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2c3a6b and fs3 == 1 and fe3 == 0x9e and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3938a0; op2val:0x802c3a6b;
op3val:0xcf7ffff8; valaddr_reg:x3; val_offset:109878*0 + 3*286*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 109878*0 + 3*286*FLEN/8, x4, x1, x2)

inst_36627:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3938a0 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2c3a6b and fs3 == 1 and fe3 == 0x9e and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3938a0; op2val:0x802c3a6b;
op3val:0xcf7ffffc; valaddr_reg:x3; val_offset:109881*0 + 3*286*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 109881*0 + 3*286*FLEN/8, x4, x1, x2)

inst_36628:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3938a0 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2c3a6b and fs3 == 1 and fe3 == 0x9e and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3938a0; op2val:0x802c3a6b;
op3val:0xcf7ffffe; valaddr_reg:x3; val_offset:109884*0 + 3*286*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 109884*0 + 3*286*FLEN/8, x4, x1, x2)

inst_36629:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3938a0 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2c3a6b and fs3 == 1 and fe3 == 0x9e and fm3 == 0x7fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3938a0; op2val:0x802c3a6b;
op3val:0xcf7fffff; valaddr_reg:x3; val_offset:109887*0 + 3*286*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 109887*0 + 3*286*FLEN/8, x4, x1, x2)

inst_36630:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3944fd and fs2 == 0 and fe2 == 0x7f and fm2 == 0x30dddd and fs3 == 0 and fe3 == 0xbe and fm3 == 0x000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3944fd; op2val:0x3fb0dddd;
op3val:0x5f000000; valaddr_reg:x3; val_offset:109890*0 + 3*286*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 109890*0 + 3*286*FLEN/8, x4, x1, x2)

inst_36631:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3944fd and fs2 == 0 and fe2 == 0x7f and fm2 == 0x30dddd and fs3 == 0 and fe3 == 0xbe and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3944fd; op2val:0x3fb0dddd;
op3val:0x5f000001; valaddr_reg:x3; val_offset:109893*0 + 3*286*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 109893*0 + 3*286*FLEN/8, x4, x1, x2)

inst_36632:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3944fd and fs2 == 0 and fe2 == 0x7f and fm2 == 0x30dddd and fs3 == 0 and fe3 == 0xbe and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3944fd; op2val:0x3fb0dddd;
op3val:0x5f000003; valaddr_reg:x3; val_offset:109896*0 + 3*286*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 109896*0 + 3*286*FLEN/8, x4, x1, x2)

inst_36633:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3944fd and fs2 == 0 and fe2 == 0x7f and fm2 == 0x30dddd and fs3 == 0 and fe3 == 0xbe and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3944fd; op2val:0x3fb0dddd;
op3val:0x5f000007; valaddr_reg:x3; val_offset:109899*0 + 3*286*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 109899*0 + 3*286*FLEN/8, x4, x1, x2)

inst_36634:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3944fd and fs2 == 0 and fe2 == 0x7f and fm2 == 0x30dddd and fs3 == 0 and fe3 == 0xbe and fm3 == 0x00000f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3944fd; op2val:0x3fb0dddd;
op3val:0x5f00000f; valaddr_reg:x3; val_offset:109902*0 + 3*286*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 109902*0 + 3*286*FLEN/8, x4, x1, x2)

inst_36635:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3944fd and fs2 == 0 and fe2 == 0x7f and fm2 == 0x30dddd and fs3 == 0 and fe3 == 0xbe and fm3 == 0x00001f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3944fd; op2val:0x3fb0dddd;
op3val:0x5f00001f; valaddr_reg:x3; val_offset:109905*0 + 3*286*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 109905*0 + 3*286*FLEN/8, x4, x1, x2)

inst_36636:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3944fd and fs2 == 0 and fe2 == 0x7f and fm2 == 0x30dddd and fs3 == 0 and fe3 == 0xbe and fm3 == 0x00003f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3944fd; op2val:0x3fb0dddd;
op3val:0x5f00003f; valaddr_reg:x3; val_offset:109908*0 + 3*286*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 109908*0 + 3*286*FLEN/8, x4, x1, x2)

inst_36637:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3944fd and fs2 == 0 and fe2 == 0x7f and fm2 == 0x30dddd and fs3 == 0 and fe3 == 0xbe and fm3 == 0x00007f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3944fd; op2val:0x3fb0dddd;
op3val:0x5f00007f; valaddr_reg:x3; val_offset:109911*0 + 3*286*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 109911*0 + 3*286*FLEN/8, x4, x1, x2)

inst_36638:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3944fd and fs2 == 0 and fe2 == 0x7f and fm2 == 0x30dddd and fs3 == 0 and fe3 == 0xbe and fm3 == 0x0000ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3944fd; op2val:0x3fb0dddd;
op3val:0x5f0000ff; valaddr_reg:x3; val_offset:109914*0 + 3*286*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 109914*0 + 3*286*FLEN/8, x4, x1, x2)

inst_36639:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3944fd and fs2 == 0 and fe2 == 0x7f and fm2 == 0x30dddd and fs3 == 0 and fe3 == 0xbe and fm3 == 0x0001ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3944fd; op2val:0x3fb0dddd;
op3val:0x5f0001ff; valaddr_reg:x3; val_offset:109917*0 + 3*286*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 109917*0 + 3*286*FLEN/8, x4, x1, x2)

inst_36640:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3944fd and fs2 == 0 and fe2 == 0x7f and fm2 == 0x30dddd and fs3 == 0 and fe3 == 0xbe and fm3 == 0x0003ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3944fd; op2val:0x3fb0dddd;
op3val:0x5f0003ff; valaddr_reg:x3; val_offset:109920*0 + 3*286*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 109920*0 + 3*286*FLEN/8, x4, x1, x2)

inst_36641:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3944fd and fs2 == 0 and fe2 == 0x7f and fm2 == 0x30dddd and fs3 == 0 and fe3 == 0xbe and fm3 == 0x0007ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3944fd; op2val:0x3fb0dddd;
op3val:0x5f0007ff; valaddr_reg:x3; val_offset:109923*0 + 3*286*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 109923*0 + 3*286*FLEN/8, x4, x1, x2)

inst_36642:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3944fd and fs2 == 0 and fe2 == 0x7f and fm2 == 0x30dddd and fs3 == 0 and fe3 == 0xbe and fm3 == 0x000fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3944fd; op2val:0x3fb0dddd;
op3val:0x5f000fff; valaddr_reg:x3; val_offset:109926*0 + 3*286*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 109926*0 + 3*286*FLEN/8, x4, x1, x2)

inst_36643:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3944fd and fs2 == 0 and fe2 == 0x7f and fm2 == 0x30dddd and fs3 == 0 and fe3 == 0xbe and fm3 == 0x001fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3944fd; op2val:0x3fb0dddd;
op3val:0x5f001fff; valaddr_reg:x3; val_offset:109929*0 + 3*286*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 109929*0 + 3*286*FLEN/8, x4, x1, x2)

inst_36644:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3944fd and fs2 == 0 and fe2 == 0x7f and fm2 == 0x30dddd and fs3 == 0 and fe3 == 0xbe and fm3 == 0x003fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3944fd; op2val:0x3fb0dddd;
op3val:0x5f003fff; valaddr_reg:x3; val_offset:109932*0 + 3*286*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 109932*0 + 3*286*FLEN/8, x4, x1, x2)

inst_36645:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3944fd and fs2 == 0 and fe2 == 0x7f and fm2 == 0x30dddd and fs3 == 0 and fe3 == 0xbe and fm3 == 0x007fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3944fd; op2val:0x3fb0dddd;
op3val:0x5f007fff; valaddr_reg:x3; val_offset:109935*0 + 3*286*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 109935*0 + 3*286*FLEN/8, x4, x1, x2)

inst_36646:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3944fd and fs2 == 0 and fe2 == 0x7f and fm2 == 0x30dddd and fs3 == 0 and fe3 == 0xbe and fm3 == 0x00ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3944fd; op2val:0x3fb0dddd;
op3val:0x5f00ffff; valaddr_reg:x3; val_offset:109938*0 + 3*286*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 109938*0 + 3*286*FLEN/8, x4, x1, x2)

inst_36647:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3944fd and fs2 == 0 and fe2 == 0x7f and fm2 == 0x30dddd and fs3 == 0 and fe3 == 0xbe and fm3 == 0x01ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3944fd; op2val:0x3fb0dddd;
op3val:0x5f01ffff; valaddr_reg:x3; val_offset:109941*0 + 3*286*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 109941*0 + 3*286*FLEN/8, x4, x1, x2)

inst_36648:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3944fd and fs2 == 0 and fe2 == 0x7f and fm2 == 0x30dddd and fs3 == 0 and fe3 == 0xbe and fm3 == 0x03ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3944fd; op2val:0x3fb0dddd;
op3val:0x5f03ffff; valaddr_reg:x3; val_offset:109944*0 + 3*286*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 109944*0 + 3*286*FLEN/8, x4, x1, x2)

inst_36649:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3944fd and fs2 == 0 and fe2 == 0x7f and fm2 == 0x30dddd and fs3 == 0 and fe3 == 0xbe and fm3 == 0x07ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3944fd; op2val:0x3fb0dddd;
op3val:0x5f07ffff; valaddr_reg:x3; val_offset:109947*0 + 3*286*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 109947*0 + 3*286*FLEN/8, x4, x1, x2)

inst_36650:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3944fd and fs2 == 0 and fe2 == 0x7f and fm2 == 0x30dddd and fs3 == 0 and fe3 == 0xbe and fm3 == 0x0fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3944fd; op2val:0x3fb0dddd;
op3val:0x5f0fffff; valaddr_reg:x3; val_offset:109950*0 + 3*286*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 109950*0 + 3*286*FLEN/8, x4, x1, x2)

inst_36651:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3944fd and fs2 == 0 and fe2 == 0x7f and fm2 == 0x30dddd and fs3 == 0 and fe3 == 0xbe and fm3 == 0x1fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3944fd; op2val:0x3fb0dddd;
op3val:0x5f1fffff; valaddr_reg:x3; val_offset:109953*0 + 3*286*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 109953*0 + 3*286*FLEN/8, x4, x1, x2)

inst_36652:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3944fd and fs2 == 0 and fe2 == 0x7f and fm2 == 0x30dddd and fs3 == 0 and fe3 == 0xbe and fm3 == 0x3fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3944fd; op2val:0x3fb0dddd;
op3val:0x5f3fffff; valaddr_reg:x3; val_offset:109956*0 + 3*286*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 109956*0 + 3*286*FLEN/8, x4, x1, x2)

inst_36653:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3944fd and fs2 == 0 and fe2 == 0x7f and fm2 == 0x30dddd and fs3 == 0 and fe3 == 0xbe and fm3 == 0x400000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3944fd; op2val:0x3fb0dddd;
op3val:0x5f400000; valaddr_reg:x3; val_offset:109959*0 + 3*286*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 109959*0 + 3*286*FLEN/8, x4, x1, x2)

inst_36654:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3944fd and fs2 == 0 and fe2 == 0x7f and fm2 == 0x30dddd and fs3 == 0 and fe3 == 0xbe and fm3 == 0x600000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3944fd; op2val:0x3fb0dddd;
op3val:0x5f600000; valaddr_reg:x3; val_offset:109962*0 + 3*286*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 109962*0 + 3*286*FLEN/8, x4, x1, x2)

inst_36655:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3944fd and fs2 == 0 and fe2 == 0x7f and fm2 == 0x30dddd and fs3 == 0 and fe3 == 0xbe and fm3 == 0x700000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3944fd; op2val:0x3fb0dddd;
op3val:0x5f700000; valaddr_reg:x3; val_offset:109965*0 + 3*286*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 109965*0 + 3*286*FLEN/8, x4, x1, x2)

inst_36656:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3944fd and fs2 == 0 and fe2 == 0x7f and fm2 == 0x30dddd and fs3 == 0 and fe3 == 0xbe and fm3 == 0x780000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3944fd; op2val:0x3fb0dddd;
op3val:0x5f780000; valaddr_reg:x3; val_offset:109968*0 + 3*286*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 109968*0 + 3*286*FLEN/8, x4, x1, x2)

inst_36657:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3944fd and fs2 == 0 and fe2 == 0x7f and fm2 == 0x30dddd and fs3 == 0 and fe3 == 0xbe and fm3 == 0x7c0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3944fd; op2val:0x3fb0dddd;
op3val:0x5f7c0000; valaddr_reg:x3; val_offset:109971*0 + 3*286*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 109971*0 + 3*286*FLEN/8, x4, x1, x2)

inst_36658:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3944fd and fs2 == 0 and fe2 == 0x7f and fm2 == 0x30dddd and fs3 == 0 and fe3 == 0xbe and fm3 == 0x7e0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3944fd; op2val:0x3fb0dddd;
op3val:0x5f7e0000; valaddr_reg:x3; val_offset:109974*0 + 3*286*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 109974*0 + 3*286*FLEN/8, x4, x1, x2)

inst_36659:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3944fd and fs2 == 0 and fe2 == 0x7f and fm2 == 0x30dddd and fs3 == 0 and fe3 == 0xbe and fm3 == 0x7f0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3944fd; op2val:0x3fb0dddd;
op3val:0x5f7f0000; valaddr_reg:x3; val_offset:109977*0 + 3*286*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 109977*0 + 3*286*FLEN/8, x4, x1, x2)

inst_36660:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3944fd and fs2 == 0 and fe2 == 0x7f and fm2 == 0x30dddd and fs3 == 0 and fe3 == 0xbe and fm3 == 0x7f8000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3944fd; op2val:0x3fb0dddd;
op3val:0x5f7f8000; valaddr_reg:x3; val_offset:109980*0 + 3*286*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 109980*0 + 3*286*FLEN/8, x4, x1, x2)

inst_36661:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3944fd and fs2 == 0 and fe2 == 0x7f and fm2 == 0x30dddd and fs3 == 0 and fe3 == 0xbe and fm3 == 0x7fc000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3944fd; op2val:0x3fb0dddd;
op3val:0x5f7fc000; valaddr_reg:x3; val_offset:109983*0 + 3*286*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 109983*0 + 3*286*FLEN/8, x4, x1, x2)

inst_36662:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3944fd and fs2 == 0 and fe2 == 0x7f and fm2 == 0x30dddd and fs3 == 0 and fe3 == 0xbe and fm3 == 0x7fe000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3944fd; op2val:0x3fb0dddd;
op3val:0x5f7fe000; valaddr_reg:x3; val_offset:109986*0 + 3*286*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 109986*0 + 3*286*FLEN/8, x4, x1, x2)

inst_36663:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3944fd and fs2 == 0 and fe2 == 0x7f and fm2 == 0x30dddd and fs3 == 0 and fe3 == 0xbe and fm3 == 0x7ff000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3944fd; op2val:0x3fb0dddd;
op3val:0x5f7ff000; valaddr_reg:x3; val_offset:109989*0 + 3*286*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 109989*0 + 3*286*FLEN/8, x4, x1, x2)

inst_36664:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3944fd and fs2 == 0 and fe2 == 0x7f and fm2 == 0x30dddd and fs3 == 0 and fe3 == 0xbe and fm3 == 0x7ff800 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3944fd; op2val:0x3fb0dddd;
op3val:0x5f7ff800; valaddr_reg:x3; val_offset:109992*0 + 3*286*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 109992*0 + 3*286*FLEN/8, x4, x1, x2)

inst_36665:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3944fd and fs2 == 0 and fe2 == 0x7f and fm2 == 0x30dddd and fs3 == 0 and fe3 == 0xbe and fm3 == 0x7ffc00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3944fd; op2val:0x3fb0dddd;
op3val:0x5f7ffc00; valaddr_reg:x3; val_offset:109995*0 + 3*286*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 109995*0 + 3*286*FLEN/8, x4, x1, x2)

inst_36666:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3944fd and fs2 == 0 and fe2 == 0x7f and fm2 == 0x30dddd and fs3 == 0 and fe3 == 0xbe and fm3 == 0x7ffe00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3944fd; op2val:0x3fb0dddd;
op3val:0x5f7ffe00; valaddr_reg:x3; val_offset:109998*0 + 3*286*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 109998*0 + 3*286*FLEN/8, x4, x1, x2)

inst_36667:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3944fd and fs2 == 0 and fe2 == 0x7f and fm2 == 0x30dddd and fs3 == 0 and fe3 == 0xbe and fm3 == 0x7fff00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3944fd; op2val:0x3fb0dddd;
op3val:0x5f7fff00; valaddr_reg:x3; val_offset:110001*0 + 3*286*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 110001*0 + 3*286*FLEN/8, x4, x1, x2)

inst_36668:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3944fd and fs2 == 0 and fe2 == 0x7f and fm2 == 0x30dddd and fs3 == 0 and fe3 == 0xbe and fm3 == 0x7fff80 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3944fd; op2val:0x3fb0dddd;
op3val:0x5f7fff80; valaddr_reg:x3; val_offset:110004*0 + 3*286*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 110004*0 + 3*286*FLEN/8, x4, x1, x2)

inst_36669:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3944fd and fs2 == 0 and fe2 == 0x7f and fm2 == 0x30dddd and fs3 == 0 and fe3 == 0xbe and fm3 == 0x7fffc0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3944fd; op2val:0x3fb0dddd;
op3val:0x5f7fffc0; valaddr_reg:x3; val_offset:110007*0 + 3*286*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 110007*0 + 3*286*FLEN/8, x4, x1, x2)

inst_36670:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3944fd and fs2 == 0 and fe2 == 0x7f and fm2 == 0x30dddd and fs3 == 0 and fe3 == 0xbe and fm3 == 0x7fffe0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3944fd; op2val:0x3fb0dddd;
op3val:0x5f7fffe0; valaddr_reg:x3; val_offset:110010*0 + 3*286*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 110010*0 + 3*286*FLEN/8, x4, x1, x2)

inst_36671:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3944fd and fs2 == 0 and fe2 == 0x7f and fm2 == 0x30dddd and fs3 == 0 and fe3 == 0xbe and fm3 == 0x7ffff0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3944fd; op2val:0x3fb0dddd;
op3val:0x5f7ffff0; valaddr_reg:x3; val_offset:110013*0 + 3*286*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 110013*0 + 3*286*FLEN/8, x4, x1, x2)

inst_36672:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3944fd and fs2 == 0 and fe2 == 0x7f and fm2 == 0x30dddd and fs3 == 0 and fe3 == 0xbe and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3944fd; op2val:0x3fb0dddd;
op3val:0x5f7ffff8; valaddr_reg:x3; val_offset:110016*0 + 3*286*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 110016*0 + 3*286*FLEN/8, x4, x1, x2)

inst_36673:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3944fd and fs2 == 0 and fe2 == 0x7f and fm2 == 0x30dddd and fs3 == 0 and fe3 == 0xbe and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3944fd; op2val:0x3fb0dddd;
op3val:0x5f7ffffc; valaddr_reg:x3; val_offset:110019*0 + 3*286*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 110019*0 + 3*286*FLEN/8, x4, x1, x2)

inst_36674:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3944fd and fs2 == 0 and fe2 == 0x7f and fm2 == 0x30dddd and fs3 == 0 and fe3 == 0xbe and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3944fd; op2val:0x3fb0dddd;
op3val:0x5f7ffffe; valaddr_reg:x3; val_offset:110022*0 + 3*286*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 110022*0 + 3*286*FLEN/8, x4, x1, x2)

inst_36675:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3944fd and fs2 == 0 and fe2 == 0x7f and fm2 == 0x30dddd and fs3 == 0 and fe3 == 0xbe and fm3 == 0x7fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3944fd; op2val:0x3fb0dddd;
op3val:0x5f7fffff; valaddr_reg:x3; val_offset:110025*0 + 3*286*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 110025*0 + 3*286*FLEN/8, x4, x1, x2)

inst_36676:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3944fd and fs2 == 0 and fe2 == 0x7f and fm2 == 0x30dddd and fs3 == 0 and fe3 == 0xfe and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3944fd; op2val:0x3fb0dddd;
op3val:0x7f000001; valaddr_reg:x3; val_offset:110028*0 + 3*286*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 110028*0 + 3*286*FLEN/8, x4, x1, x2)

inst_36677:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3944fd and fs2 == 0 and fe2 == 0x7f and fm2 == 0x30dddd and fs3 == 0 and fe3 == 0xfe and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3944fd; op2val:0x3fb0dddd;
op3val:0x7f000003; valaddr_reg:x3; val_offset:110031*0 + 3*286*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 110031*0 + 3*286*FLEN/8, x4, x1, x2)

inst_36678:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3944fd and fs2 == 0 and fe2 == 0x7f and fm2 == 0x30dddd and fs3 == 0 and fe3 == 0xfe and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3944fd; op2val:0x3fb0dddd;
op3val:0x7f000007; valaddr_reg:x3; val_offset:110034*0 + 3*286*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 110034*0 + 3*286*FLEN/8, x4, x1, x2)

inst_36679:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3944fd and fs2 == 0 and fe2 == 0x7f and fm2 == 0x30dddd and fs3 == 0 and fe3 == 0xfe and fm3 == 0x199999 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3944fd; op2val:0x3fb0dddd;
op3val:0x7f199999; valaddr_reg:x3; val_offset:110037*0 + 3*286*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 110037*0 + 3*286*FLEN/8, x4, x1, x2)

inst_36680:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3944fd and fs2 == 0 and fe2 == 0x7f and fm2 == 0x30dddd and fs3 == 0 and fe3 == 0xfe and fm3 == 0x249249 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3944fd; op2val:0x3fb0dddd;
op3val:0x7f249249; valaddr_reg:x3; val_offset:110040*0 + 3*286*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 110040*0 + 3*286*FLEN/8, x4, x1, x2)

inst_36681:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3944fd and fs2 == 0 and fe2 == 0x7f and fm2 == 0x30dddd and fs3 == 0 and fe3 == 0xfe and fm3 == 0x333333 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3944fd; op2val:0x3fb0dddd;
op3val:0x7f333333; valaddr_reg:x3; val_offset:110043*0 + 3*286*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 110043*0 + 3*286*FLEN/8, x4, x1, x2)

inst_36682:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3944fd and fs2 == 0 and fe2 == 0x7f and fm2 == 0x30dddd and fs3 == 0 and fe3 == 0xfe and fm3 == 0x36db6d and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3944fd; op2val:0x3fb0dddd;
op3val:0x7f36db6d; valaddr_reg:x3; val_offset:110046*0 + 3*286*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 110046*0 + 3*286*FLEN/8, x4, x1, x2)

inst_36683:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3944fd and fs2 == 0 and fe2 == 0x7f and fm2 == 0x30dddd and fs3 == 0 and fe3 == 0xfe and fm3 == 0x3bbbbb and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3944fd; op2val:0x3fb0dddd;
op3val:0x7f3bbbbb; valaddr_reg:x3; val_offset:110049*0 + 3*286*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 110049*0 + 3*286*FLEN/8, x4, x1, x2)

inst_36684:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3944fd and fs2 == 0 and fe2 == 0x7f and fm2 == 0x30dddd and fs3 == 0 and fe3 == 0xfe and fm3 == 0x444444 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3944fd; op2val:0x3fb0dddd;
op3val:0x7f444444; valaddr_reg:x3; val_offset:110052*0 + 3*286*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 110052*0 + 3*286*FLEN/8, x4, x1, x2)

inst_36685:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3944fd and fs2 == 0 and fe2 == 0x7f and fm2 == 0x30dddd and fs3 == 0 and fe3 == 0xfe and fm3 == 0x4ccccc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3944fd; op2val:0x3fb0dddd;
op3val:0x7f4ccccc; valaddr_reg:x3; val_offset:110055*0 + 3*286*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 110055*0 + 3*286*FLEN/8, x4, x1, x2)

inst_36686:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3944fd and fs2 == 0 and fe2 == 0x7f and fm2 == 0x30dddd and fs3 == 0 and fe3 == 0xfe and fm3 == 0x5b6db6 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3944fd; op2val:0x3fb0dddd;
op3val:0x7f5b6db6; valaddr_reg:x3; val_offset:110058*0 + 3*286*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 110058*0 + 3*286*FLEN/8, x4, x1, x2)

inst_36687:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3944fd and fs2 == 0 and fe2 == 0x7f and fm2 == 0x30dddd and fs3 == 0 and fe3 == 0xfe and fm3 == 0x666666 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3944fd; op2val:0x3fb0dddd;
op3val:0x7f666666; valaddr_reg:x3; val_offset:110061*0 + 3*286*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 110061*0 + 3*286*FLEN/8, x4, x1, x2)

inst_36688:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3944fd and fs2 == 0 and fe2 == 0x7f and fm2 == 0x30dddd and fs3 == 0 and fe3 == 0xfe and fm3 == 0x6db6db and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3944fd; op2val:0x3fb0dddd;
op3val:0x7f6db6db; valaddr_reg:x3; val_offset:110064*0 + 3*286*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 110064*0 + 3*286*FLEN/8, x4, x1, x2)

inst_36689:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3944fd and fs2 == 0 and fe2 == 0x7f and fm2 == 0x30dddd and fs3 == 0 and fe3 == 0xfe and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3944fd; op2val:0x3fb0dddd;
op3val:0x7f7ffff8; valaddr_reg:x3; val_offset:110067*0 + 3*286*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 110067*0 + 3*286*FLEN/8, x4, x1, x2)

inst_36690:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3944fd and fs2 == 0 and fe2 == 0x7f and fm2 == 0x30dddd and fs3 == 0 and fe3 == 0xfe and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3944fd; op2val:0x3fb0dddd;
op3val:0x7f7ffffc; valaddr_reg:x3; val_offset:110070*0 + 3*286*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 110070*0 + 3*286*FLEN/8, x4, x1, x2)

inst_36691:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x3944fd and fs2 == 0 and fe2 == 0x7f and fm2 == 0x30dddd and fs3 == 0 and fe3 == 0xfe and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f3944fd; op2val:0x3fb0dddd;
op3val:0x7f7ffffe; valaddr_reg:x3; val_offset:110073*0 + 3*286*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 110073*0 + 3*286*FLEN/8, x4, x1, x2)

inst_36692:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x396360 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2c3038 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f396360; op2val:0x2c3038;
op3val:0x3f800001; valaddr_reg:x3; val_offset:110076*0 + 3*286*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 110076*0 + 3*286*FLEN/8, x4, x1, x2)

inst_36693:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x396360 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2c3038 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f396360; op2val:0x2c3038;
op3val:0x3f800003; valaddr_reg:x3; val_offset:110079*0 + 3*286*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 110079*0 + 3*286*FLEN/8, x4, x1, x2)

inst_36694:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x396360 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2c3038 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f396360; op2val:0x2c3038;
op3val:0x3f800007; valaddr_reg:x3; val_offset:110082*0 + 3*286*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 110082*0 + 3*286*FLEN/8, x4, x1, x2)

inst_36695:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x396360 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2c3038 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x199999 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f396360; op2val:0x2c3038;
op3val:0x3f999999; valaddr_reg:x3; val_offset:110085*0 + 3*286*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 110085*0 + 3*286*FLEN/8, x4, x1, x2)

inst_36696:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x396360 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2c3038 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x249249 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f396360; op2val:0x2c3038;
op3val:0x3fa49249; valaddr_reg:x3; val_offset:110088*0 + 3*286*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 110088*0 + 3*286*FLEN/8, x4, x1, x2)

inst_36697:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x396360 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2c3038 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x333333 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f396360; op2val:0x2c3038;
op3val:0x3fb33333; valaddr_reg:x3; val_offset:110091*0 + 3*286*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 110091*0 + 3*286*FLEN/8, x4, x1, x2)

inst_36698:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x396360 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2c3038 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x36db6d and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f396360; op2val:0x2c3038;
op3val:0x3fb6db6d; valaddr_reg:x3; val_offset:110094*0 + 3*286*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 110094*0 + 3*286*FLEN/8, x4, x1, x2)

inst_36699:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x396360 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2c3038 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x3bbbbb and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f396360; op2val:0x2c3038;
op3val:0x3fbbbbbb; valaddr_reg:x3; val_offset:110097*0 + 3*286*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 110097*0 + 3*286*FLEN/8, x4, x1, x2)

inst_36700:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x396360 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2c3038 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x444444 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f396360; op2val:0x2c3038;
op3val:0x3fc44444; valaddr_reg:x3; val_offset:110100*0 + 3*286*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 110100*0 + 3*286*FLEN/8, x4, x1, x2)

inst_36701:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x396360 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2c3038 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x4ccccc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f396360; op2val:0x2c3038;
op3val:0x3fcccccc; valaddr_reg:x3; val_offset:110103*0 + 3*286*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 110103*0 + 3*286*FLEN/8, x4, x1, x2)

inst_36702:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x396360 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2c3038 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x5b6db6 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f396360; op2val:0x2c3038;
op3val:0x3fdb6db6; valaddr_reg:x3; val_offset:110106*0 + 3*286*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 110106*0 + 3*286*FLEN/8, x4, x1, x2)

inst_36703:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x396360 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2c3038 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x666666 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f396360; op2val:0x2c3038;
op3val:0x3fe66666; valaddr_reg:x3; val_offset:110109*0 + 3*286*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 110109*0 + 3*286*FLEN/8, x4, x1, x2)

inst_36704:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x396360 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2c3038 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x6db6db and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f396360; op2val:0x2c3038;
op3val:0x3fedb6db; valaddr_reg:x3; val_offset:110112*0 + 3*286*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 110112*0 + 3*286*FLEN/8, x4, x1, x2)

inst_36705:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x396360 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2c3038 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f396360; op2val:0x2c3038;
op3val:0x3ffffff8; valaddr_reg:x3; val_offset:110115*0 + 3*286*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 110115*0 + 3*286*FLEN/8, x4, x1, x2)

inst_36706:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x396360 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2c3038 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f396360; op2val:0x2c3038;
op3val:0x3ffffffc; valaddr_reg:x3; val_offset:110118*0 + 3*286*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 110118*0 + 3*286*FLEN/8, x4, x1, x2)

inst_36707:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x396360 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2c3038 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f396360; op2val:0x2c3038;
op3val:0x3ffffffe; valaddr_reg:x3; val_offset:110121*0 + 3*286*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 110121*0 + 3*286*FLEN/8, x4, x1, x2)

inst_36708:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x396360 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2c3038 and fs3 == 0 and fe3 == 0x87 and fm3 == 0x000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f396360; op2val:0x2c3038;
op3val:0x43800000; valaddr_reg:x3; val_offset:110124*0 + 3*286*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 110124*0 + 3*286*FLEN/8, x4, x1, x2)

inst_36709:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x396360 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2c3038 and fs3 == 0 and fe3 == 0x87 and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f396360; op2val:0x2c3038;
op3val:0x43800001; valaddr_reg:x3; val_offset:110127*0 + 3*286*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 110127*0 + 3*286*FLEN/8, x4, x1, x2)

inst_36710:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x396360 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2c3038 and fs3 == 0 and fe3 == 0x87 and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f396360; op2val:0x2c3038;
op3val:0x43800003; valaddr_reg:x3; val_offset:110130*0 + 3*286*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 110130*0 + 3*286*FLEN/8, x4, x1, x2)

inst_36711:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x396360 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2c3038 and fs3 == 0 and fe3 == 0x87 and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f396360; op2val:0x2c3038;
op3val:0x43800007; valaddr_reg:x3; val_offset:110133*0 + 3*286*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 110133*0 + 3*286*FLEN/8, x4, x1, x2)

inst_36712:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x396360 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2c3038 and fs3 == 0 and fe3 == 0x87 and fm3 == 0x00000f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f396360; op2val:0x2c3038;
op3val:0x4380000f; valaddr_reg:x3; val_offset:110136*0 + 3*286*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 110136*0 + 3*286*FLEN/8, x4, x1, x2)

inst_36713:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x396360 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2c3038 and fs3 == 0 and fe3 == 0x87 and fm3 == 0x00001f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f396360; op2val:0x2c3038;
op3val:0x4380001f; valaddr_reg:x3; val_offset:110139*0 + 3*286*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 110139*0 + 3*286*FLEN/8, x4, x1, x2)

inst_36714:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x396360 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2c3038 and fs3 == 0 and fe3 == 0x87 and fm3 == 0x00003f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f396360; op2val:0x2c3038;
op3val:0x4380003f; valaddr_reg:x3; val_offset:110142*0 + 3*286*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 110142*0 + 3*286*FLEN/8, x4, x1, x2)

inst_36715:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x396360 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2c3038 and fs3 == 0 and fe3 == 0x87 and fm3 == 0x00007f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f396360; op2val:0x2c3038;
op3val:0x4380007f; valaddr_reg:x3; val_offset:110145*0 + 3*286*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 110145*0 + 3*286*FLEN/8, x4, x1, x2)

inst_36716:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x396360 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2c3038 and fs3 == 0 and fe3 == 0x87 and fm3 == 0x0000ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f396360; op2val:0x2c3038;
op3val:0x438000ff; valaddr_reg:x3; val_offset:110148*0 + 3*286*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 110148*0 + 3*286*FLEN/8, x4, x1, x2)

inst_36717:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x396360 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2c3038 and fs3 == 0 and fe3 == 0x87 and fm3 == 0x0001ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f396360; op2val:0x2c3038;
op3val:0x438001ff; valaddr_reg:x3; val_offset:110151*0 + 3*286*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 110151*0 + 3*286*FLEN/8, x4, x1, x2)

inst_36718:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x396360 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2c3038 and fs3 == 0 and fe3 == 0x87 and fm3 == 0x0003ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f396360; op2val:0x2c3038;
op3val:0x438003ff; valaddr_reg:x3; val_offset:110154*0 + 3*286*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 110154*0 + 3*286*FLEN/8, x4, x1, x2)

inst_36719:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x396360 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2c3038 and fs3 == 0 and fe3 == 0x87 and fm3 == 0x0007ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f396360; op2val:0x2c3038;
op3val:0x438007ff; valaddr_reg:x3; val_offset:110157*0 + 3*286*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 110157*0 + 3*286*FLEN/8, x4, x1, x2)

inst_36720:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x396360 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2c3038 and fs3 == 0 and fe3 == 0x87 and fm3 == 0x000fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f396360; op2val:0x2c3038;
op3val:0x43800fff; valaddr_reg:x3; val_offset:110160*0 + 3*286*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 110160*0 + 3*286*FLEN/8, x4, x1, x2)

inst_36721:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x396360 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2c3038 and fs3 == 0 and fe3 == 0x87 and fm3 == 0x001fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f396360; op2val:0x2c3038;
op3val:0x43801fff; valaddr_reg:x3; val_offset:110163*0 + 3*286*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 110163*0 + 3*286*FLEN/8, x4, x1, x2)

inst_36722:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x396360 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2c3038 and fs3 == 0 and fe3 == 0x87 and fm3 == 0x003fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f396360; op2val:0x2c3038;
op3val:0x43803fff; valaddr_reg:x3; val_offset:110166*0 + 3*286*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 110166*0 + 3*286*FLEN/8, x4, x1, x2)

inst_36723:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x396360 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2c3038 and fs3 == 0 and fe3 == 0x87 and fm3 == 0x007fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f396360; op2val:0x2c3038;
op3val:0x43807fff; valaddr_reg:x3; val_offset:110169*0 + 3*286*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 110169*0 + 3*286*FLEN/8, x4, x1, x2)

inst_36724:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x396360 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2c3038 and fs3 == 0 and fe3 == 0x87 and fm3 == 0x00ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f396360; op2val:0x2c3038;
op3val:0x4380ffff; valaddr_reg:x3; val_offset:110172*0 + 3*286*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 110172*0 + 3*286*FLEN/8, x4, x1, x2)

inst_36725:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x396360 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2c3038 and fs3 == 0 and fe3 == 0x87 and fm3 == 0x01ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f396360; op2val:0x2c3038;
op3val:0x4381ffff; valaddr_reg:x3; val_offset:110175*0 + 3*286*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 110175*0 + 3*286*FLEN/8, x4, x1, x2)

inst_36726:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x396360 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2c3038 and fs3 == 0 and fe3 == 0x87 and fm3 == 0x03ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f396360; op2val:0x2c3038;
op3val:0x4383ffff; valaddr_reg:x3; val_offset:110178*0 + 3*286*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 110178*0 + 3*286*FLEN/8, x4, x1, x2)

inst_36727:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x396360 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2c3038 and fs3 == 0 and fe3 == 0x87 and fm3 == 0x07ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f396360; op2val:0x2c3038;
op3val:0x4387ffff; valaddr_reg:x3; val_offset:110181*0 + 3*286*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 110181*0 + 3*286*FLEN/8, x4, x1, x2)

inst_36728:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x396360 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2c3038 and fs3 == 0 and fe3 == 0x87 and fm3 == 0x0fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f396360; op2val:0x2c3038;
op3val:0x438fffff; valaddr_reg:x3; val_offset:110184*0 + 3*286*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 110184*0 + 3*286*FLEN/8, x4, x1, x2)

inst_36729:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x396360 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2c3038 and fs3 == 0 and fe3 == 0x87 and fm3 == 0x1fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f396360; op2val:0x2c3038;
op3val:0x439fffff; valaddr_reg:x3; val_offset:110187*0 + 3*286*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 110187*0 + 3*286*FLEN/8, x4, x1, x2)

inst_36730:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x396360 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2c3038 and fs3 == 0 and fe3 == 0x87 and fm3 == 0x3fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f396360; op2val:0x2c3038;
op3val:0x43bfffff; valaddr_reg:x3; val_offset:110190*0 + 3*286*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 110190*0 + 3*286*FLEN/8, x4, x1, x2)

inst_36731:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x396360 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2c3038 and fs3 == 0 and fe3 == 0x87 and fm3 == 0x400000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f396360; op2val:0x2c3038;
op3val:0x43c00000; valaddr_reg:x3; val_offset:110193*0 + 3*286*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 110193*0 + 3*286*FLEN/8, x4, x1, x2)

inst_36732:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x396360 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2c3038 and fs3 == 0 and fe3 == 0x87 and fm3 == 0x600000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f396360; op2val:0x2c3038;
op3val:0x43e00000; valaddr_reg:x3; val_offset:110196*0 + 3*286*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 110196*0 + 3*286*FLEN/8, x4, x1, x2)

inst_36733:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x396360 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2c3038 and fs3 == 0 and fe3 == 0x87 and fm3 == 0x700000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f396360; op2val:0x2c3038;
op3val:0x43f00000; valaddr_reg:x3; val_offset:110199*0 + 3*286*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 110199*0 + 3*286*FLEN/8, x4, x1, x2)

inst_36734:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x396360 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2c3038 and fs3 == 0 and fe3 == 0x87 and fm3 == 0x780000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f396360; op2val:0x2c3038;
op3val:0x43f80000; valaddr_reg:x3; val_offset:110202*0 + 3*286*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 110202*0 + 3*286*FLEN/8, x4, x1, x2)

inst_36735:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x396360 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2c3038 and fs3 == 0 and fe3 == 0x87 and fm3 == 0x7c0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f396360; op2val:0x2c3038;
op3val:0x43fc0000; valaddr_reg:x3; val_offset:110205*0 + 3*286*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 110205*0 + 3*286*FLEN/8, x4, x1, x2)
#endif


RVTEST_CODE_END
RVMODEL_HALT

RVTEST_DATA_BEGIN
.align 4
rvtest_data:
.word 0xbabecafe
.word 0xabecafeb
.word 0xbecafeba
.word 0xecafebab
test_dataset_0:
NAN_BOXED(2134456480,32,FLEN)
NAN_BOXED(2150382187,32,FLEN)
NAN_BOXED(3479175168,32,FLEN)
NAN_BOXED(2134456480,32,FLEN)
NAN_BOXED(2150382187,32,FLEN)
NAN_BOXED(3480223744,32,FLEN)
NAN_BOXED(2134456480,32,FLEN)
NAN_BOXED(2150382187,32,FLEN)
NAN_BOXED(3480748032,32,FLEN)
NAN_BOXED(2134456480,32,FLEN)
NAN_BOXED(2150382187,32,FLEN)
NAN_BOXED(3481010176,32,FLEN)
NAN_BOXED(2134456480,32,FLEN)
NAN_BOXED(2150382187,32,FLEN)
NAN_BOXED(3481141248,32,FLEN)
NAN_BOXED(2134456480,32,FLEN)
NAN_BOXED(2150382187,32,FLEN)
NAN_BOXED(3481206784,32,FLEN)
NAN_BOXED(2134456480,32,FLEN)
NAN_BOXED(2150382187,32,FLEN)
NAN_BOXED(3481239552,32,FLEN)
NAN_BOXED(2134456480,32,FLEN)
NAN_BOXED(2150382187,32,FLEN)
NAN_BOXED(3481255936,32,FLEN)
NAN_BOXED(2134456480,32,FLEN)
NAN_BOXED(2150382187,32,FLEN)
NAN_BOXED(3481264128,32,FLEN)
NAN_BOXED(2134456480,32,FLEN)
NAN_BOXED(2150382187,32,FLEN)
NAN_BOXED(3481268224,32,FLEN)
NAN_BOXED(2134456480,32,FLEN)
NAN_BOXED(2150382187,32,FLEN)
NAN_BOXED(3481270272,32,FLEN)
NAN_BOXED(2134456480,32,FLEN)
NAN_BOXED(2150382187,32,FLEN)
NAN_BOXED(3481271296,32,FLEN)
NAN_BOXED(2134456480,32,FLEN)
NAN_BOXED(2150382187,32,FLEN)
NAN_BOXED(3481271808,32,FLEN)
NAN_BOXED(2134456480,32,FLEN)
NAN_BOXED(2150382187,32,FLEN)
NAN_BOXED(3481272064,32,FLEN)
NAN_BOXED(2134456480,32,FLEN)
NAN_BOXED(2150382187,32,FLEN)
NAN_BOXED(3481272192,32,FLEN)
NAN_BOXED(2134456480,32,FLEN)
NAN_BOXED(2150382187,32,FLEN)
NAN_BOXED(3481272256,32,FLEN)
NAN_BOXED(2134456480,32,FLEN)
NAN_BOXED(2150382187,32,FLEN)
NAN_BOXED(3481272288,32,FLEN)
NAN_BOXED(2134456480,32,FLEN)
NAN_BOXED(2150382187,32,FLEN)
NAN_BOXED(3481272304,32,FLEN)
NAN_BOXED(2134456480,32,FLEN)
NAN_BOXED(2150382187,32,FLEN)
NAN_BOXED(3481272312,32,FLEN)
NAN_BOXED(2134456480,32,FLEN)
NAN_BOXED(2150382187,32,FLEN)
NAN_BOXED(3481272316,32,FLEN)
NAN_BOXED(2134456480,32,FLEN)
NAN_BOXED(2150382187,32,FLEN)
NAN_BOXED(3481272318,32,FLEN)
NAN_BOXED(2134456480,32,FLEN)
NAN_BOXED(2150382187,32,FLEN)
NAN_BOXED(3481272319,32,FLEN)
NAN_BOXED(2134459645,32,FLEN)
NAN_BOXED(1068555741,32,FLEN)
NAN_BOXED(1593835520,32,FLEN)
NAN_BOXED(2134459645,32,FLEN)
NAN_BOXED(1068555741,32,FLEN)
NAN_BOXED(1593835521,32,FLEN)
NAN_BOXED(2134459645,32,FLEN)
NAN_BOXED(1068555741,32,FLEN)
NAN_BOXED(1593835523,32,FLEN)
NAN_BOXED(2134459645,32,FLEN)
NAN_BOXED(1068555741,32,FLEN)
NAN_BOXED(1593835527,32,FLEN)
NAN_BOXED(2134459645,32,FLEN)
NAN_BOXED(1068555741,32,FLEN)
NAN_BOXED(1593835535,32,FLEN)
NAN_BOXED(2134459645,32,FLEN)
NAN_BOXED(1068555741,32,FLEN)
NAN_BOXED(1593835551,32,FLEN)
NAN_BOXED(2134459645,32,FLEN)
NAN_BOXED(1068555741,32,FLEN)
NAN_BOXED(1593835583,32,FLEN)
NAN_BOXED(2134459645,32,FLEN)
NAN_BOXED(1068555741,32,FLEN)
NAN_BOXED(1593835647,32,FLEN)
NAN_BOXED(2134459645,32,FLEN)
NAN_BOXED(1068555741,32,FLEN)
NAN_BOXED(1593835775,32,FLEN)
NAN_BOXED(2134459645,32,FLEN)
NAN_BOXED(1068555741,32,FLEN)
NAN_BOXED(1593836031,32,FLEN)
NAN_BOXED(2134459645,32,FLEN)
NAN_BOXED(1068555741,32,FLEN)
NAN_BOXED(1593836543,32,FLEN)
NAN_BOXED(2134459645,32,FLEN)
NAN_BOXED(1068555741,32,FLEN)
NAN_BOXED(1593837567,32,FLEN)
NAN_BOXED(2134459645,32,FLEN)
NAN_BOXED(1068555741,32,FLEN)
NAN_BOXED(1593839615,32,FLEN)
NAN_BOXED(2134459645,32,FLEN)
NAN_BOXED(1068555741,32,FLEN)
NAN_BOXED(1593843711,32,FLEN)
NAN_BOXED(2134459645,32,FLEN)
NAN_BOXED(1068555741,32,FLEN)
NAN_BOXED(1593851903,32,FLEN)
NAN_BOXED(2134459645,32,FLEN)
NAN_BOXED(1068555741,32,FLEN)
NAN_BOXED(1593868287,32,FLEN)
NAN_BOXED(2134459645,32,FLEN)
NAN_BOXED(1068555741,32,FLEN)
NAN_BOXED(1593901055,32,FLEN)
NAN_BOXED(2134459645,32,FLEN)
NAN_BOXED(1068555741,32,FLEN)
NAN_BOXED(1593966591,32,FLEN)
NAN_BOXED(2134459645,32,FLEN)
NAN_BOXED(1068555741,32,FLEN)
NAN_BOXED(1594097663,32,FLEN)
NAN_BOXED(2134459645,32,FLEN)
NAN_BOXED(1068555741,32,FLEN)
NAN_BOXED(1594359807,32,FLEN)
NAN_BOXED(2134459645,32,FLEN)
NAN_BOXED(1068555741,32,FLEN)
NAN_BOXED(1594884095,32,FLEN)
NAN_BOXED(2134459645,32,FLEN)
NAN_BOXED(1068555741,32,FLEN)
NAN_BOXED(1595932671,32,FLEN)
NAN_BOXED(2134459645,32,FLEN)
NAN_BOXED(1068555741,32,FLEN)
NAN_BOXED(1598029823,32,FLEN)
NAN_BOXED(2134459645,32,FLEN)
NAN_BOXED(1068555741,32,FLEN)
NAN_BOXED(1598029824,32,FLEN)
NAN_BOXED(2134459645,32,FLEN)
NAN_BOXED(1068555741,32,FLEN)
NAN_BOXED(1600126976,32,FLEN)
NAN_BOXED(2134459645,32,FLEN)
NAN_BOXED(1068555741,32,FLEN)
NAN_BOXED(1601175552,32,FLEN)
NAN_BOXED(2134459645,32,FLEN)
NAN_BOXED(1068555741,32,FLEN)
NAN_BOXED(1601699840,32,FLEN)
NAN_BOXED(2134459645,32,FLEN)
NAN_BOXED(1068555741,32,FLEN)
NAN_BOXED(1601961984,32,FLEN)
NAN_BOXED(2134459645,32,FLEN)
NAN_BOXED(1068555741,32,FLEN)
NAN_BOXED(1602093056,32,FLEN)
NAN_BOXED(2134459645,32,FLEN)
NAN_BOXED(1068555741,32,FLEN)
NAN_BOXED(1602158592,32,FLEN)
NAN_BOXED(2134459645,32,FLEN)
NAN_BOXED(1068555741,32,FLEN)
NAN_BOXED(1602191360,32,FLEN)
NAN_BOXED(2134459645,32,FLEN)
NAN_BOXED(1068555741,32,FLEN)
NAN_BOXED(1602207744,32,FLEN)
NAN_BOXED(2134459645,32,FLEN)
NAN_BOXED(1068555741,32,FLEN)
NAN_BOXED(1602215936,32,FLEN)
NAN_BOXED(2134459645,32,FLEN)
NAN_BOXED(1068555741,32,FLEN)
NAN_BOXED(1602220032,32,FLEN)
NAN_BOXED(2134459645,32,FLEN)
NAN_BOXED(1068555741,32,FLEN)
NAN_BOXED(1602222080,32,FLEN)
NAN_BOXED(2134459645,32,FLEN)
NAN_BOXED(1068555741,32,FLEN)
NAN_BOXED(1602223104,32,FLEN)
NAN_BOXED(2134459645,32,FLEN)
NAN_BOXED(1068555741,32,FLEN)
NAN_BOXED(1602223616,32,FLEN)
NAN_BOXED(2134459645,32,FLEN)
NAN_BOXED(1068555741,32,FLEN)
NAN_BOXED(1602223872,32,FLEN)
NAN_BOXED(2134459645,32,FLEN)
NAN_BOXED(1068555741,32,FLEN)
NAN_BOXED(1602224000,32,FLEN)
NAN_BOXED(2134459645,32,FLEN)
NAN_BOXED(1068555741,32,FLEN)
NAN_BOXED(1602224064,32,FLEN)
NAN_BOXED(2134459645,32,FLEN)
NAN_BOXED(1068555741,32,FLEN)
NAN_BOXED(1602224096,32,FLEN)
NAN_BOXED(2134459645,32,FLEN)
NAN_BOXED(1068555741,32,FLEN)
NAN_BOXED(1602224112,32,FLEN)
NAN_BOXED(2134459645,32,FLEN)
NAN_BOXED(1068555741,32,FLEN)
NAN_BOXED(1602224120,32,FLEN)
NAN_BOXED(2134459645,32,FLEN)
NAN_BOXED(1068555741,32,FLEN)
NAN_BOXED(1602224124,32,FLEN)
NAN_BOXED(2134459645,32,FLEN)
NAN_BOXED(1068555741,32,FLEN)
NAN_BOXED(1602224126,32,FLEN)
NAN_BOXED(2134459645,32,FLEN)
NAN_BOXED(1068555741,32,FLEN)
NAN_BOXED(1602224127,32,FLEN)
NAN_BOXED(2134459645,32,FLEN)
NAN_BOXED(1068555741,32,FLEN)
NAN_BOXED(2130706433,32,FLEN)
NAN_BOXED(2134459645,32,FLEN)
NAN_BOXED(1068555741,32,FLEN)
NAN_BOXED(2130706435,32,FLEN)
NAN_BOXED(2134459645,32,FLEN)
NAN_BOXED(1068555741,32,FLEN)
NAN_BOXED(2130706439,32,FLEN)
NAN_BOXED(2134459645,32,FLEN)
NAN_BOXED(1068555741,32,FLEN)
NAN_BOXED(2132384153,32,FLEN)
NAN_BOXED(2134459645,32,FLEN)
NAN_BOXED(1068555741,32,FLEN)
NAN_BOXED(2133103177,32,FLEN)
NAN_BOXED(2134459645,32,FLEN)
NAN_BOXED(1068555741,32,FLEN)
NAN_BOXED(2134061875,32,FLEN)
NAN_BOXED(2134459645,32,FLEN)
NAN_BOXED(1068555741,32,FLEN)
NAN_BOXED(2134301549,32,FLEN)
NAN_BOXED(2134459645,32,FLEN)
NAN_BOXED(1068555741,32,FLEN)
NAN_BOXED(2134621115,32,FLEN)
NAN_BOXED(2134459645,32,FLEN)
NAN_BOXED(1068555741,32,FLEN)
NAN_BOXED(2135180356,32,FLEN)
NAN_BOXED(2134459645,32,FLEN)
NAN_BOXED(1068555741,32,FLEN)
NAN_BOXED(2135739596,32,FLEN)
NAN_BOXED(2134459645,32,FLEN)
NAN_BOXED(1068555741,32,FLEN)
NAN_BOXED(2136698294,32,FLEN)
NAN_BOXED(2134459645,32,FLEN)
NAN_BOXED(1068555741,32,FLEN)
NAN_BOXED(2137417318,32,FLEN)
NAN_BOXED(2134459645,32,FLEN)
NAN_BOXED(1068555741,32,FLEN)
NAN_BOXED(2137896667,32,FLEN)
NAN_BOXED(2134459645,32,FLEN)
NAN_BOXED(1068555741,32,FLEN)
NAN_BOXED(2139095032,32,FLEN)
NAN_BOXED(2134459645,32,FLEN)
NAN_BOXED(1068555741,32,FLEN)
NAN_BOXED(2139095036,32,FLEN)
NAN_BOXED(2134459645,32,FLEN)
NAN_BOXED(1068555741,32,FLEN)
NAN_BOXED(2139095038,32,FLEN)
NAN_BOXED(2134467424,32,FLEN)
NAN_BOXED(2895928,32,FLEN)
NAN_BOXED(1065353217,32,FLEN)
NAN_BOXED(2134467424,32,FLEN)
NAN_BOXED(2895928,32,FLEN)
NAN_BOXED(1065353219,32,FLEN)
NAN_BOXED(2134467424,32,FLEN)
NAN_BOXED(2895928,32,FLEN)
NAN_BOXED(1065353223,32,FLEN)
NAN_BOXED(2134467424,32,FLEN)
NAN_BOXED(2895928,32,FLEN)
NAN_BOXED(1067030937,32,FLEN)
NAN_BOXED(2134467424,32,FLEN)
NAN_BOXED(2895928,32,FLEN)
NAN_BOXED(1067749961,32,FLEN)
NAN_BOXED(2134467424,32,FLEN)
NAN_BOXED(2895928,32,FLEN)
NAN_BOXED(1068708659,32,FLEN)
NAN_BOXED(2134467424,32,FLEN)
NAN_BOXED(2895928,32,FLEN)
NAN_BOXED(1068948333,32,FLEN)
NAN_BOXED(2134467424,32,FLEN)
NAN_BOXED(2895928,32,FLEN)
NAN_BOXED(1069267899,32,FLEN)
NAN_BOXED(2134467424,32,FLEN)
NAN_BOXED(2895928,32,FLEN)
NAN_BOXED(1069827140,32,FLEN)
NAN_BOXED(2134467424,32,FLEN)
NAN_BOXED(2895928,32,FLEN)
NAN_BOXED(1070386380,32,FLEN)
NAN_BOXED(2134467424,32,FLEN)
NAN_BOXED(2895928,32,FLEN)
NAN_BOXED(1071345078,32,FLEN)
NAN_BOXED(2134467424,32,FLEN)
NAN_BOXED(2895928,32,FLEN)
NAN_BOXED(1072064102,32,FLEN)
NAN_BOXED(2134467424,32,FLEN)
NAN_BOXED(2895928,32,FLEN)
NAN_BOXED(1072543451,32,FLEN)
NAN_BOXED(2134467424,32,FLEN)
NAN_BOXED(2895928,32,FLEN)
NAN_BOXED(1073741816,32,FLEN)
NAN_BOXED(2134467424,32,FLEN)
NAN_BOXED(2895928,32,FLEN)
NAN_BOXED(1073741820,32,FLEN)
NAN_BOXED(2134467424,32,FLEN)
NAN_BOXED(2895928,32,FLEN)
NAN_BOXED(1073741822,32,FLEN)
NAN_BOXED(2134467424,32,FLEN)
NAN_BOXED(2895928,32,FLEN)
NAN_BOXED(1132462080,32,FLEN)
NAN_BOXED(2134467424,32,FLEN)
NAN_BOXED(2895928,32,FLEN)
NAN_BOXED(1132462081,32,FLEN)
NAN_BOXED(2134467424,32,FLEN)
NAN_BOXED(2895928,32,FLEN)
NAN_BOXED(1132462083,32,FLEN)
NAN_BOXED(2134467424,32,FLEN)
NAN_BOXED(2895928,32,FLEN)
NAN_BOXED(1132462087,32,FLEN)
NAN_BOXED(2134467424,32,FLEN)
NAN_BOXED(2895928,32,FLEN)
NAN_BOXED(1132462095,32,FLEN)
NAN_BOXED(2134467424,32,FLEN)
NAN_BOXED(2895928,32,FLEN)
NAN_BOXED(1132462111,32,FLEN)
NAN_BOXED(2134467424,32,FLEN)
NAN_BOXED(2895928,32,FLEN)
NAN_BOXED(1132462143,32,FLEN)
NAN_BOXED(2134467424,32,FLEN)
NAN_BOXED(2895928,32,FLEN)
NAN_BOXED(1132462207,32,FLEN)
NAN_BOXED(2134467424,32,FLEN)
NAN_BOXED(2895928,32,FLEN)
NAN_BOXED(1132462335,32,FLEN)
NAN_BOXED(2134467424,32,FLEN)
NAN_BOXED(2895928,32,FLEN)
NAN_BOXED(1132462591,32,FLEN)
NAN_BOXED(2134467424,32,FLEN)
NAN_BOXED(2895928,32,FLEN)
NAN_BOXED(1132463103,32,FLEN)
NAN_BOXED(2134467424,32,FLEN)
NAN_BOXED(2895928,32,FLEN)
NAN_BOXED(1132464127,32,FLEN)
NAN_BOXED(2134467424,32,FLEN)
NAN_BOXED(2895928,32,FLEN)
NAN_BOXED(1132466175,32,FLEN)
NAN_BOXED(2134467424,32,FLEN)
NAN_BOXED(2895928,32,FLEN)
NAN_BOXED(1132470271,32,FLEN)
NAN_BOXED(2134467424,32,FLEN)
NAN_BOXED(2895928,32,FLEN)
NAN_BOXED(1132478463,32,FLEN)
NAN_BOXED(2134467424,32,FLEN)
NAN_BOXED(2895928,32,FLEN)
NAN_BOXED(1132494847,32,FLEN)
NAN_BOXED(2134467424,32,FLEN)
NAN_BOXED(2895928,32,FLEN)
NAN_BOXED(1132527615,32,FLEN)
NAN_BOXED(2134467424,32,FLEN)
NAN_BOXED(2895928,32,FLEN)
NAN_BOXED(1132593151,32,FLEN)
NAN_BOXED(2134467424,32,FLEN)
NAN_BOXED(2895928,32,FLEN)
NAN_BOXED(1132724223,32,FLEN)
NAN_BOXED(2134467424,32,FLEN)
NAN_BOXED(2895928,32,FLEN)
NAN_BOXED(1132986367,32,FLEN)
NAN_BOXED(2134467424,32,FLEN)
NAN_BOXED(2895928,32,FLEN)
NAN_BOXED(1133510655,32,FLEN)
NAN_BOXED(2134467424,32,FLEN)
NAN_BOXED(2895928,32,FLEN)
NAN_BOXED(1134559231,32,FLEN)
NAN_BOXED(2134467424,32,FLEN)
NAN_BOXED(2895928,32,FLEN)
NAN_BOXED(1136656383,32,FLEN)
NAN_BOXED(2134467424,32,FLEN)
NAN_BOXED(2895928,32,FLEN)
NAN_BOXED(1136656384,32,FLEN)
NAN_BOXED(2134467424,32,FLEN)
NAN_BOXED(2895928,32,FLEN)
NAN_BOXED(1138753536,32,FLEN)
NAN_BOXED(2134467424,32,FLEN)
NAN_BOXED(2895928,32,FLEN)
NAN_BOXED(1139802112,32,FLEN)
NAN_BOXED(2134467424,32,FLEN)
NAN_BOXED(2895928,32,FLEN)
NAN_BOXED(1140326400,32,FLEN)
NAN_BOXED(2134467424,32,FLEN)
NAN_BOXED(2895928,32,FLEN)
NAN_BOXED(1140588544,32,FLEN)
RVTEST_DATA_END

RVMODEL_DATA_BEGIN
rvtest_sig_begin:
sig_begin_canary:
CANARY;


signature_x1_0:
    .fill 0*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_1:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


#ifdef rvtest_mtrap_routine

tsig_begin_canary:
CANARY;
tsig_begin_canary:
CANARY;
mtrap_sigptr:
    .fill 64*(XLEN/32),4,0xdeadbeef
tsig_end_canary:
CANARY;
tsig_end_canary:
CANARY;

#endif

#ifdef rvtest_gpr_save

gpr_save:
    .fill 32*XLEN/32,4,0xdeadbeef

#endif

sig_end_canary:
CANARY;
rvtest_sig_end:
RVMODEL_DATA_END
