<stg><name>conv_2d_cl<ap_uint<10>, ap_fixed<16, 6, 5, 3, 0>, config2></name>


<trans_list>

<trans id="1163" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="3" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:0 %rbegin = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @nnet_KD_KD_conv_2d_latency_cl_MD_ap_uint_MD_10_OD_MC_AC_a

]]></Node>
<StgValue><ssdm name="rbegin"/></StgValue>
</operation>

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="840" op_0_bw="840" op_1_bw="840">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:3 %p_read165 = read i840 @_ssdm_op_Read.ap_auto.i840, i840 %p_read

]]></Node>
<StgValue><ssdm name="p_read165"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="10" op_0_bw="10" op_1_bw="840" op_2_bw="32" op_3_bw="32">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:4 %tmp_3 = partselect i10 @_ssdm_op_PartSelect.i10.i840.i32.i32, i840 %p_read165, i32 10, i32 19

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="10" op_0_bw="10" op_1_bw="840" op_2_bw="32" op_3_bw="32">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:5 %tmp_4 = partselect i10 @_ssdm_op_PartSelect.i10.i840.i32.i32, i840 %p_read165, i32 140, i32 149

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="10" op_0_bw="10" op_1_bw="840" op_2_bw="32" op_3_bw="32">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:6 %tmp_7 = partselect i10 @_ssdm_op_PartSelect.i10.i840.i32.i32, i840 %p_read165, i32 30, i32 39

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="10" op_0_bw="10" op_1_bw="840" op_2_bw="32" op_3_bw="32">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:7 %tmp_8 = partselect i10 @_ssdm_op_PartSelect.i10.i840.i32.i32, i840 %p_read165, i32 160, i32 169

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="10" op_0_bw="10" op_1_bw="840" op_2_bw="32" op_3_bw="32">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:8 %tmp_1 = partselect i10 @_ssdm_op_PartSelect.i10.i840.i32.i32, i840 %p_read165, i32 50, i32 59

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="10" op_0_bw="10" op_1_bw="840" op_2_bw="32" op_3_bw="32">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:9 %tmp_2 = partselect i10 @_ssdm_op_PartSelect.i10.i840.i32.i32, i840 %p_read165, i32 180, i32 189

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="10" op_0_bw="10" op_1_bw="840" op_2_bw="32" op_3_bw="32">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:10 %data_buf_V_3_1 = partselect i10 @_ssdm_op_PartSelect.i10.i840.i32.i32, i840 %p_read165, i32 70, i32 79

]]></Node>
<StgValue><ssdm name="data_buf_V_3_1"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="10" op_0_bw="10" op_1_bw="840" op_2_bw="32" op_3_bw="32">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:11 %data_buf_V_3_2 = partselect i10 @_ssdm_op_PartSelect.i10.i840.i32.i32, i840 %p_read165, i32 200, i32 209

]]></Node>
<StgValue><ssdm name="data_buf_V_3_2"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="10" op_0_bw="10" op_1_bw="840" op_2_bw="32" op_3_bw="32">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:12 %data_buf_V_4_1 = partselect i10 @_ssdm_op_PartSelect.i10.i840.i32.i32, i840 %p_read165, i32 90, i32 99

]]></Node>
<StgValue><ssdm name="data_buf_V_4_1"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="10" op_0_bw="10" op_1_bw="840" op_2_bw="32" op_3_bw="32">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:13 %data_buf_V_4_2 = partselect i10 @_ssdm_op_PartSelect.i10.i840.i32.i32, i840 %p_read165, i32 220, i32 229

]]></Node>
<StgValue><ssdm name="data_buf_V_4_2"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="10" op_0_bw="10" op_1_bw="840" op_2_bw="32" op_3_bw="32">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:14 %data_buf_V_5_1 = partselect i10 @_ssdm_op_PartSelect.i10.i840.i32.i32, i840 %p_read165, i32 110, i32 119

]]></Node>
<StgValue><ssdm name="data_buf_V_5_1"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="10" op_0_bw="10" op_1_bw="840" op_2_bw="32" op_3_bw="32">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:15 %data_buf_V_5_2 = partselect i10 @_ssdm_op_PartSelect.i10.i840.i32.i32, i840 %p_read165, i32 240, i32 249

]]></Node>
<StgValue><ssdm name="data_buf_V_5_2"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="10" op_0_bw="10" op_1_bw="840" op_2_bw="32" op_3_bw="32">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:16 %data_buf_V_6_1 = partselect i10 @_ssdm_op_PartSelect.i10.i840.i32.i32, i840 %p_read165, i32 130, i32 139

]]></Node>
<StgValue><ssdm name="data_buf_V_6_1"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="10" op_0_bw="10" op_1_bw="840" op_2_bw="32" op_3_bw="32">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:17 %data_buf_V_6_2 = partselect i10 @_ssdm_op_PartSelect.i10.i840.i32.i32, i840 %p_read165, i32 260, i32 269

]]></Node>
<StgValue><ssdm name="data_buf_V_6_2"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="10" op_0_bw="10" op_1_bw="840" op_2_bw="32" op_3_bw="32">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:18 %data_buf_V_7_1 = partselect i10 @_ssdm_op_PartSelect.i10.i840.i32.i32, i840 %p_read165, i32 290, i32 299

]]></Node>
<StgValue><ssdm name="data_buf_V_7_1"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="10" op_0_bw="10" op_1_bw="840" op_2_bw="32" op_3_bw="32">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:19 %data_buf_V_7_2 = partselect i10 @_ssdm_op_PartSelect.i10.i840.i32.i32, i840 %p_read165, i32 420, i32 429

]]></Node>
<StgValue><ssdm name="data_buf_V_7_2"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="10" op_0_bw="10" op_1_bw="840" op_2_bw="32" op_3_bw="32">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:20 %data_buf_V_8_1 = partselect i10 @_ssdm_op_PartSelect.i10.i840.i32.i32, i840 %p_read165, i32 310, i32 319

]]></Node>
<StgValue><ssdm name="data_buf_V_8_1"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="10" op_0_bw="10" op_1_bw="840" op_2_bw="32" op_3_bw="32">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:21 %data_buf_V_8_2 = partselect i10 @_ssdm_op_PartSelect.i10.i840.i32.i32, i840 %p_read165, i32 440, i32 449

]]></Node>
<StgValue><ssdm name="data_buf_V_8_2"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="10" op_0_bw="10" op_1_bw="840" op_2_bw="32" op_3_bw="32">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:22 %data_buf_V_10_1 = partselect i10 @_ssdm_op_PartSelect.i10.i840.i32.i32, i840 %p_read165, i32 350, i32 359

]]></Node>
<StgValue><ssdm name="data_buf_V_10_1"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="10" op_0_bw="10" op_1_bw="840" op_2_bw="32" op_3_bw="32">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:23 %data_buf_V_10_2 = partselect i10 @_ssdm_op_PartSelect.i10.i840.i32.i32, i840 %p_read165, i32 480, i32 489

]]></Node>
<StgValue><ssdm name="data_buf_V_10_2"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="10" op_0_bw="10" op_1_bw="840" op_2_bw="32" op_3_bw="32">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:24 %data_buf_V_11_1 = partselect i10 @_ssdm_op_PartSelect.i10.i840.i32.i32, i840 %p_read165, i32 370, i32 379

]]></Node>
<StgValue><ssdm name="data_buf_V_11_1"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="10" op_0_bw="10" op_1_bw="840" op_2_bw="32" op_3_bw="32">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:25 %data_buf_V_11_2 = partselect i10 @_ssdm_op_PartSelect.i10.i840.i32.i32, i840 %p_read165, i32 500, i32 509

]]></Node>
<StgValue><ssdm name="data_buf_V_11_2"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="10" op_0_bw="10" op_1_bw="840" op_2_bw="32" op_3_bw="32">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:26 %data_buf_V_12_1 = partselect i10 @_ssdm_op_PartSelect.i10.i840.i32.i32, i840 %p_read165, i32 390, i32 399

]]></Node>
<StgValue><ssdm name="data_buf_V_12_1"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="10" op_0_bw="10" op_1_bw="840" op_2_bw="32" op_3_bw="32">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:27 %data_buf_V_12_2 = partselect i10 @_ssdm_op_PartSelect.i10.i840.i32.i32, i840 %p_read165, i32 520, i32 529

]]></Node>
<StgValue><ssdm name="data_buf_V_12_2"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="10" op_0_bw="10" op_1_bw="840" op_2_bw="32" op_3_bw="32">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:28 %data_buf_V_14_1 = partselect i10 @_ssdm_op_PartSelect.i10.i840.i32.i32, i840 %p_read165, i32 570, i32 579

]]></Node>
<StgValue><ssdm name="data_buf_V_14_1"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="10" op_0_bw="10" op_1_bw="840" op_2_bw="32" op_3_bw="32">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:29 %data_buf_V_14_2 = partselect i10 @_ssdm_op_PartSelect.i10.i840.i32.i32, i840 %p_read165, i32 700, i32 709

]]></Node>
<StgValue><ssdm name="data_buf_V_14_2"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="10" op_0_bw="10" op_1_bw="840" op_2_bw="32" op_3_bw="32">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:30 %data_buf_V_15_1 = partselect i10 @_ssdm_op_PartSelect.i10.i840.i32.i32, i840 %p_read165, i32 590, i32 599

]]></Node>
<StgValue><ssdm name="data_buf_V_15_1"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="10" op_0_bw="10" op_1_bw="840" op_2_bw="32" op_3_bw="32">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:31 %data_buf_V_15_2 = partselect i10 @_ssdm_op_PartSelect.i10.i840.i32.i32, i840 %p_read165, i32 720, i32 729

]]></Node>
<StgValue><ssdm name="data_buf_V_15_2"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="10" op_0_bw="10" op_1_bw="840" op_2_bw="32" op_3_bw="32">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:32 %data_buf_V_16_1 = partselect i10 @_ssdm_op_PartSelect.i10.i840.i32.i32, i840 %p_read165, i32 610, i32 619

]]></Node>
<StgValue><ssdm name="data_buf_V_16_1"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="10" op_0_bw="10" op_1_bw="840" op_2_bw="32" op_3_bw="32">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:33 %data_buf_V_16_2 = partselect i10 @_ssdm_op_PartSelect.i10.i840.i32.i32, i840 %p_read165, i32 740, i32 749

]]></Node>
<StgValue><ssdm name="data_buf_V_16_2"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="10" op_0_bw="10" op_1_bw="840" op_2_bw="32" op_3_bw="32">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:34 %data_buf_V_17_1 = partselect i10 @_ssdm_op_PartSelect.i10.i840.i32.i32, i840 %p_read165, i32 630, i32 639

]]></Node>
<StgValue><ssdm name="data_buf_V_17_1"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="10" op_0_bw="10" op_1_bw="840" op_2_bw="32" op_3_bw="32">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:35 %data_buf_V_17_2 = partselect i10 @_ssdm_op_PartSelect.i10.i840.i32.i32, i840 %p_read165, i32 760, i32 769

]]></Node>
<StgValue><ssdm name="data_buf_V_17_2"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="10" op_0_bw="10" op_1_bw="840" op_2_bw="32" op_3_bw="32">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:36 %data_buf_V_18_1 = partselect i10 @_ssdm_op_PartSelect.i10.i840.i32.i32, i840 %p_read165, i32 650, i32 659

]]></Node>
<StgValue><ssdm name="data_buf_V_18_1"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="10" op_0_bw="10" op_1_bw="840" op_2_bw="32" op_3_bw="32">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:37 %data_buf_V_18_2 = partselect i10 @_ssdm_op_PartSelect.i10.i840.i32.i32, i840 %p_read165, i32 780, i32 789

]]></Node>
<StgValue><ssdm name="data_buf_V_18_2"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="10" op_0_bw="10" op_1_bw="840" op_2_bw="32" op_3_bw="32">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:38 %data_buf_V_19_1 = partselect i10 @_ssdm_op_PartSelect.i10.i840.i32.i32, i840 %p_read165, i32 670, i32 679

]]></Node>
<StgValue><ssdm name="data_buf_V_19_1"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="10" op_0_bw="10" op_1_bw="840" op_2_bw="32" op_3_bw="32">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:39 %data_buf_V_19_2 = partselect i10 @_ssdm_op_PartSelect.i10.i840.i32.i32, i840 %p_read165, i32 800, i32 809

]]></Node>
<StgValue><ssdm name="data_buf_V_19_2"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="10" op_0_bw="10" op_1_bw="840" op_2_bw="32" op_3_bw="32">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:40 %data_buf_V_20_1 = partselect i10 @_ssdm_op_PartSelect.i10.i840.i32.i32, i840 %p_read165, i32 690, i32 699

]]></Node>
<StgValue><ssdm name="data_buf_V_20_1"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="10" op_0_bw="10" op_1_bw="840" op_2_bw="32" op_3_bw="32">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:41 %data_buf_V_20_2 = partselect i10 @_ssdm_op_PartSelect.i10.i840.i32.i32, i840 %p_read165, i32 820, i32 829

]]></Node>
<StgValue><ssdm name="data_buf_V_20_2"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="10" op_0_bw="840">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:42 %trunc_ln740 = trunc i840 %p_read165

]]></Node>
<StgValue><ssdm name="trunc_ln740"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="16" op_0_bw="16" op_1_bw="10" op_2_bw="6">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:43 %shl_ln = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %trunc_ln740, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="14" op_0_bw="14" op_1_bw="10" op_2_bw="4">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:44 %shl_ln740_1 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i10.i4, i10 %trunc_ln740, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln740_1"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="16" op_0_bw="14">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:45 %zext_ln740 = zext i14 %shl_ln740_1

]]></Node>
<StgValue><ssdm name="zext_ln740"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:46 %sub_ln740 = sub i16 %zext_ln740, i16 %shl_ln

]]></Node>
<StgValue><ssdm name="sub_ln740"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="9" op_0_bw="840">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:47 %trunc_ln740_1 = trunc i840 %p_read165

]]></Node>
<StgValue><ssdm name="trunc_ln740_1"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="16" op_0_bw="16" op_1_bw="9" op_2_bw="7">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:48 %shl_ln740_2 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i9.i7, i9 %trunc_ln740_1, i7 0

]]></Node>
<StgValue><ssdm name="shl_ln740_2"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:49 %sub_ln740_1 = sub i16 0, i16 %shl_ln740_2

]]></Node>
<StgValue><ssdm name="sub_ln740_1"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:50 %sub_ln740_2 = sub i16 %sub_ln740_1, i16 %zext_ln740

]]></Node>
<StgValue><ssdm name="sub_ln740_2"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="8" op_0_bw="840">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:51 %trunc_ln740_2 = trunc i840 %p_read165

]]></Node>
<StgValue><ssdm name="trunc_ln740_2"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="15" op_0_bw="15" op_1_bw="10" op_2_bw="5">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:53 %shl_ln740_4 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i10.i5, i10 %trunc_ln740, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln740_4"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="16" op_0_bw="15">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:54 %zext_ln740_3 = zext i15 %shl_ln740_4

]]></Node>
<StgValue><ssdm name="zext_ln740_3"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="16" op_0_bw="10">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:55 %zext_ln740_1 = zext i10 %tmp_3

]]></Node>
<StgValue><ssdm name="zext_ln740_1"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="8" op_0_bw="8" op_1_bw="840" op_2_bw="32" op_3_bw="32">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:58 %tmp_s = partselect i8 @_ssdm_op_PartSelect.i8.i840.i32.i32, i840 %p_read165, i32 10, i32 17

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="14" op_0_bw="14" op_1_bw="10" op_2_bw="4">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:60 %shl_ln740_7 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i10.i4, i10 %tmp_3, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln740_7"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="16" op_0_bw="14">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:61 %zext_ln740_7 = zext i14 %shl_ln740_7

]]></Node>
<StgValue><ssdm name="zext_ln740_7"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:62 %mul_ln740 = mul i16 %zext_ln740_1, i16 65328

]]></Node>
<StgValue><ssdm name="mul_ln740"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="16" op_0_bw="10">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:65 %zext_ln740_2 = zext i10 %tmp_4

]]></Node>
<StgValue><ssdm name="zext_ln740_2"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="16" op_0_bw="16" op_1_bw="10" op_2_bw="6">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:66 %shl_ln740_9 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %tmp_4, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln740_9"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:69 %mul_ln740_1 = mul i16 %zext_ln740_2, i16 352

]]></Node>
<StgValue><ssdm name="mul_ln740_1"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="10" op_0_bw="10" op_1_bw="840" op_2_bw="32" op_3_bw="32">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:70 %tmp_15 = partselect i10 @_ssdm_op_PartSelect.i10.i840.i32.i32, i840 %p_read165, i32 150, i32 159

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="8" op_0_bw="8" op_1_bw="840" op_2_bw="32" op_3_bw="32">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:73 %tmp_16 = partselect i8 @_ssdm_op_PartSelect.i8.i840.i32.i32, i840 %p_read165, i32 150, i32 157

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="9" op_0_bw="9" op_1_bw="840" op_2_bw="32" op_3_bw="32">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:78 %tmp_17 = partselect i9 @_ssdm_op_PartSelect.i9.i840.i32.i32, i840 %p_read165, i32 150, i32 158

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:81 %add_ln712 = add i16 %sub_ln740, i16 %shl_ln740_9

]]></Node>
<StgValue><ssdm name="add_ln712"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:84 %add_ln712_1705 = add i16 %zext_ln740_7, i16 %sub_ln740_2

]]></Node>
<StgValue><ssdm name="add_ln712_1705"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:88 %add_ln712_1708 = add i16 %zext_ln740_3, i16 %mul_ln740

]]></Node>
<StgValue><ssdm name="add_ln712_1708"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="10" op_0_bw="10" op_1_bw="840" op_2_bw="32" op_3_bw="32">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:96 %tmp_18 = partselect i10 @_ssdm_op_PartSelect.i10.i840.i32.i32, i840 %p_read165, i32 20, i32 29

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="16" op_0_bw="16" op_1_bw="10" op_2_bw="6">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:97 %shl_ln740_14 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %tmp_18, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln740_14"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="14" op_0_bw="14" op_1_bw="10" op_2_bw="4">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:98 %shl_ln740_15 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i10.i4, i10 %tmp_18, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln740_15"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="16" op_0_bw="14">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:99 %zext_ln740_15 = zext i14 %shl_ln740_15

]]></Node>
<StgValue><ssdm name="zext_ln740_15"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:100 %sub_ln740_6 = sub i16 %zext_ln740_15, i16 %shl_ln740_14

]]></Node>
<StgValue><ssdm name="sub_ln740_6"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="9" op_0_bw="9" op_1_bw="840" op_2_bw="32" op_3_bw="32">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:101 %tmp_19 = partselect i9 @_ssdm_op_PartSelect.i9.i840.i32.i32, i840 %p_read165, i32 20, i32 28

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="16" op_0_bw="16" op_1_bw="9" op_2_bw="7">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:102 %shl_ln740_16 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i9.i7, i9 %tmp_19, i7 0

]]></Node>
<StgValue><ssdm name="shl_ln740_16"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:103 %sub_ln740_7 = sub i16 0, i16 %shl_ln740_16

]]></Node>
<StgValue><ssdm name="sub_ln740_7"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:104 %sub_ln740_8 = sub i16 %sub_ln740_7, i16 %zext_ln740_15

]]></Node>
<StgValue><ssdm name="sub_ln740_8"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="8" op_0_bw="8" op_1_bw="840" op_2_bw="32" op_3_bw="32">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:105 %tmp_20 = partselect i8 @_ssdm_op_PartSelect.i8.i840.i32.i32, i840 %p_read165, i32 20, i32 27

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="15" op_0_bw="15" op_1_bw="10" op_2_bw="5">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:107 %shl_ln740_18 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i10.i5, i10 %tmp_18, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln740_18"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="16" op_0_bw="15">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:108 %zext_ln740_16 = zext i15 %shl_ln740_18

]]></Node>
<StgValue><ssdm name="zext_ln740_16"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="16" op_0_bw="10">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:109 %zext_ln740_5 = zext i10 %tmp_7

]]></Node>
<StgValue><ssdm name="zext_ln740_5"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="8" op_0_bw="8" op_1_bw="840" op_2_bw="32" op_3_bw="32">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:112 %tmp_21 = partselect i8 @_ssdm_op_PartSelect.i8.i840.i32.i32, i840 %p_read165, i32 30, i32 37

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="14" op_0_bw="14" op_1_bw="10" op_2_bw="4">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:114 %shl_ln740_21 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i10.i4, i10 %tmp_7, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln740_21"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="16" op_0_bw="14">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:115 %zext_ln740_20 = zext i14 %shl_ln740_21

]]></Node>
<StgValue><ssdm name="zext_ln740_20"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:116 %mul_ln740_2 = mul i16 %zext_ln740_5, i16 65328

]]></Node>
<StgValue><ssdm name="mul_ln740_2"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="16" op_0_bw="10">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:119 %zext_ln740_6 = zext i10 %tmp_8

]]></Node>
<StgValue><ssdm name="zext_ln740_6"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="16" op_0_bw="16" op_1_bw="10" op_2_bw="6">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:120 %shl_ln740_23 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %tmp_8, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln740_23"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:123 %mul_ln740_3 = mul i16 %zext_ln740_6, i16 352

]]></Node>
<StgValue><ssdm name="mul_ln740_3"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="10" op_0_bw="10" op_1_bw="840" op_2_bw="32" op_3_bw="32">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:124 %tmp_22 = partselect i10 @_ssdm_op_PartSelect.i10.i840.i32.i32, i840 %p_read165, i32 170, i32 179

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="8" op_0_bw="8" op_1_bw="840" op_2_bw="32" op_3_bw="32">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:127 %tmp_23 = partselect i8 @_ssdm_op_PartSelect.i8.i840.i32.i32, i840 %p_read165, i32 170, i32 177

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="9" op_0_bw="9" op_1_bw="840" op_2_bw="32" op_3_bw="32">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:132 %tmp_24 = partselect i9 @_ssdm_op_PartSelect.i9.i840.i32.i32, i840 %p_read165, i32 170, i32 178

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:135 %add_ln712_1716 = add i16 %sub_ln740_6, i16 %shl_ln740_23

]]></Node>
<StgValue><ssdm name="add_ln712_1716"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:138 %add_ln712_1718 = add i16 %zext_ln740_20, i16 %sub_ln740_8

]]></Node>
<StgValue><ssdm name="add_ln712_1718"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:142 %add_ln712_1721 = add i16 %zext_ln740_16, i16 %mul_ln740_2

]]></Node>
<StgValue><ssdm name="add_ln712_1721"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="10" op_0_bw="10" op_1_bw="840" op_2_bw="32" op_3_bw="32">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:150 %tmp_25 = partselect i10 @_ssdm_op_PartSelect.i10.i840.i32.i32, i840 %p_read165, i32 40, i32 49

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="16" op_0_bw="16" op_1_bw="10" op_2_bw="6">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:151 %shl_ln740_29 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %tmp_25, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln740_29"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="14" op_0_bw="14" op_1_bw="10" op_2_bw="4">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:152 %shl_ln740_30 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i10.i4, i10 %tmp_25, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln740_30"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="16" op_0_bw="14">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:153 %zext_ln740_28 = zext i14 %shl_ln740_30

]]></Node>
<StgValue><ssdm name="zext_ln740_28"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:154 %sub_ln740_12 = sub i16 %zext_ln740_28, i16 %shl_ln740_29

]]></Node>
<StgValue><ssdm name="sub_ln740_12"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="9" op_0_bw="9" op_1_bw="840" op_2_bw="32" op_3_bw="32">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:155 %tmp_26 = partselect i9 @_ssdm_op_PartSelect.i9.i840.i32.i32, i840 %p_read165, i32 40, i32 48

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="16" op_0_bw="16" op_1_bw="9" op_2_bw="7">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:156 %shl_ln740_31 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i9.i7, i9 %tmp_26, i7 0

]]></Node>
<StgValue><ssdm name="shl_ln740_31"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:157 %sub_ln740_13 = sub i16 0, i16 %shl_ln740_31

]]></Node>
<StgValue><ssdm name="sub_ln740_13"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:158 %sub_ln740_14 = sub i16 %sub_ln740_13, i16 %zext_ln740_28

]]></Node>
<StgValue><ssdm name="sub_ln740_14"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="8" op_0_bw="8" op_1_bw="840" op_2_bw="32" op_3_bw="32">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:159 %tmp_27 = partselect i8 @_ssdm_op_PartSelect.i8.i840.i32.i32, i840 %p_read165, i32 40, i32 47

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="105" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="15" op_0_bw="15" op_1_bw="10" op_2_bw="5">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:161 %shl_ln740_33 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i10.i5, i10 %tmp_25, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln740_33"/></StgValue>
</operation>

<operation id="106" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="16" op_0_bw="15">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:162 %zext_ln740_31 = zext i15 %shl_ln740_33

]]></Node>
<StgValue><ssdm name="zext_ln740_31"/></StgValue>
</operation>

<operation id="107" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="16" op_0_bw="10">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:163 %zext_ln740_9 = zext i10 %tmp_1

]]></Node>
<StgValue><ssdm name="zext_ln740_9"/></StgValue>
</operation>

<operation id="108" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="8" op_0_bw="8" op_1_bw="840" op_2_bw="32" op_3_bw="32">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:166 %tmp_28 = partselect i8 @_ssdm_op_PartSelect.i8.i840.i32.i32, i840 %p_read165, i32 50, i32 57

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="109" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="14" op_0_bw="14" op_1_bw="10" op_2_bw="4">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:168 %shl_ln740_36 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i10.i4, i10 %tmp_1, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln740_36"/></StgValue>
</operation>

<operation id="110" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="16" op_0_bw="14">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:169 %zext_ln740_35 = zext i14 %shl_ln740_36

]]></Node>
<StgValue><ssdm name="zext_ln740_35"/></StgValue>
</operation>

<operation id="111" st_id="1" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:170 %mul_ln740_4 = mul i16 %zext_ln740_9, i16 65328

]]></Node>
<StgValue><ssdm name="mul_ln740_4"/></StgValue>
</operation>

<operation id="112" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="16" op_0_bw="10">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:173 %zext_ln740_10 = zext i10 %tmp_2

]]></Node>
<StgValue><ssdm name="zext_ln740_10"/></StgValue>
</operation>

<operation id="113" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="16" op_0_bw="16" op_1_bw="10" op_2_bw="6">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:174 %shl_ln740_38 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %tmp_2, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln740_38"/></StgValue>
</operation>

<operation id="114" st_id="1" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:177 %mul_ln740_5 = mul i16 %zext_ln740_10, i16 352

]]></Node>
<StgValue><ssdm name="mul_ln740_5"/></StgValue>
</operation>

<operation id="115" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="10" op_0_bw="10" op_1_bw="840" op_2_bw="32" op_3_bw="32">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:178 %tmp_29 = partselect i10 @_ssdm_op_PartSelect.i10.i840.i32.i32, i840 %p_read165, i32 190, i32 199

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="116" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="8" op_0_bw="8" op_1_bw="840" op_2_bw="32" op_3_bw="32">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:181 %tmp_30 = partselect i8 @_ssdm_op_PartSelect.i8.i840.i32.i32, i840 %p_read165, i32 190, i32 197

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="117" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="9" op_0_bw="9" op_1_bw="840" op_2_bw="32" op_3_bw="32">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:186 %tmp_31 = partselect i9 @_ssdm_op_PartSelect.i9.i840.i32.i32, i840 %p_read165, i32 190, i32 198

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="118" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:189 %add_ln712_1729 = add i16 %sub_ln740_12, i16 %shl_ln740_38

]]></Node>
<StgValue><ssdm name="add_ln712_1729"/></StgValue>
</operation>

<operation id="119" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:192 %add_ln712_1731 = add i16 %zext_ln740_35, i16 %sub_ln740_14

]]></Node>
<StgValue><ssdm name="add_ln712_1731"/></StgValue>
</operation>

<operation id="120" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:196 %add_ln712_1734 = add i16 %zext_ln740_31, i16 %mul_ln740_4

]]></Node>
<StgValue><ssdm name="add_ln712_1734"/></StgValue>
</operation>

<operation id="121" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="10" op_0_bw="10" op_1_bw="840" op_2_bw="32" op_3_bw="32">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:204 %tmp_32 = partselect i10 @_ssdm_op_PartSelect.i10.i840.i32.i32, i840 %p_read165, i32 60, i32 69

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="122" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="16" op_0_bw="16" op_1_bw="10" op_2_bw="6">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:205 %shl_ln740_44 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %tmp_32, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln740_44"/></StgValue>
</operation>

<operation id="123" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="14" op_0_bw="14" op_1_bw="10" op_2_bw="4">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:206 %shl_ln740_45 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i10.i4, i10 %tmp_32, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln740_45"/></StgValue>
</operation>

<operation id="124" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="16" op_0_bw="14">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:207 %zext_ln740_39 = zext i14 %shl_ln740_45

]]></Node>
<StgValue><ssdm name="zext_ln740_39"/></StgValue>
</operation>

<operation id="125" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:208 %sub_ln740_18 = sub i16 %zext_ln740_39, i16 %shl_ln740_44

]]></Node>
<StgValue><ssdm name="sub_ln740_18"/></StgValue>
</operation>

<operation id="126" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="9" op_0_bw="9" op_1_bw="840" op_2_bw="32" op_3_bw="32">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:209 %tmp_33 = partselect i9 @_ssdm_op_PartSelect.i9.i840.i32.i32, i840 %p_read165, i32 60, i32 68

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="127" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="16" op_0_bw="16" op_1_bw="9" op_2_bw="7">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:210 %shl_ln740_46 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i9.i7, i9 %tmp_33, i7 0

]]></Node>
<StgValue><ssdm name="shl_ln740_46"/></StgValue>
</operation>

<operation id="128" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:211 %sub_ln740_19 = sub i16 0, i16 %shl_ln740_46

]]></Node>
<StgValue><ssdm name="sub_ln740_19"/></StgValue>
</operation>

<operation id="129" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:212 %sub_ln740_20 = sub i16 %sub_ln740_19, i16 %zext_ln740_39

]]></Node>
<StgValue><ssdm name="sub_ln740_20"/></StgValue>
</operation>

<operation id="130" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="8" op_0_bw="8" op_1_bw="840" op_2_bw="32" op_3_bw="32">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:213 %tmp_34 = partselect i8 @_ssdm_op_PartSelect.i8.i840.i32.i32, i840 %p_read165, i32 60, i32 67

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="131" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="15" op_0_bw="15" op_1_bw="10" op_2_bw="5">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:215 %shl_ln740_48 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i10.i5, i10 %tmp_32, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln740_48"/></StgValue>
</operation>

<operation id="132" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="16" op_0_bw="15">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:216 %zext_ln740_40 = zext i15 %shl_ln740_48

]]></Node>
<StgValue><ssdm name="zext_ln740_40"/></StgValue>
</operation>

<operation id="133" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="16" op_0_bw="10">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:217 %zext_ln740_13 = zext i10 %data_buf_V_3_1

]]></Node>
<StgValue><ssdm name="zext_ln740_13"/></StgValue>
</operation>

<operation id="134" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="8" op_0_bw="8" op_1_bw="840" op_2_bw="32" op_3_bw="32">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:220 %tmp_35 = partselect i8 @_ssdm_op_PartSelect.i8.i840.i32.i32, i840 %p_read165, i32 70, i32 77

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="135" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="14" op_0_bw="14" op_1_bw="10" op_2_bw="4">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:222 %shl_ln740_51 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i10.i4, i10 %data_buf_V_3_1, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln740_51"/></StgValue>
</operation>

<operation id="136" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="16" op_0_bw="14">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:223 %zext_ln740_44 = zext i14 %shl_ln740_51

]]></Node>
<StgValue><ssdm name="zext_ln740_44"/></StgValue>
</operation>

<operation id="137" st_id="1" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:224 %mul_ln740_6 = mul i16 %zext_ln740_13, i16 65328

]]></Node>
<StgValue><ssdm name="mul_ln740_6"/></StgValue>
</operation>

<operation id="138" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="16" op_0_bw="10">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:227 %zext_ln740_14 = zext i10 %data_buf_V_3_2

]]></Node>
<StgValue><ssdm name="zext_ln740_14"/></StgValue>
</operation>

<operation id="139" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="16" op_0_bw="16" op_1_bw="10" op_2_bw="6">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:228 %shl_ln740_53 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %data_buf_V_3_2, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln740_53"/></StgValue>
</operation>

<operation id="140" st_id="1" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:231 %mul_ln740_7 = mul i16 %zext_ln740_14, i16 352

]]></Node>
<StgValue><ssdm name="mul_ln740_7"/></StgValue>
</operation>

<operation id="141" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="10" op_0_bw="10" op_1_bw="840" op_2_bw="32" op_3_bw="32">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:232 %tmp_36 = partselect i10 @_ssdm_op_PartSelect.i10.i840.i32.i32, i840 %p_read165, i32 210, i32 219

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="142" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="8" op_0_bw="8" op_1_bw="840" op_2_bw="32" op_3_bw="32">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:235 %tmp_37 = partselect i8 @_ssdm_op_PartSelect.i8.i840.i32.i32, i840 %p_read165, i32 210, i32 217

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="143" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="9" op_0_bw="9" op_1_bw="840" op_2_bw="32" op_3_bw="32">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:240 %tmp_38 = partselect i9 @_ssdm_op_PartSelect.i9.i840.i32.i32, i840 %p_read165, i32 210, i32 218

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="144" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:243 %add_ln712_1742 = add i16 %sub_ln740_18, i16 %shl_ln740_53

]]></Node>
<StgValue><ssdm name="add_ln712_1742"/></StgValue>
</operation>

<operation id="145" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:246 %add_ln712_1744 = add i16 %zext_ln740_44, i16 %sub_ln740_20

]]></Node>
<StgValue><ssdm name="add_ln712_1744"/></StgValue>
</operation>

<operation id="146" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:250 %add_ln712_1747 = add i16 %zext_ln740_40, i16 %mul_ln740_6

]]></Node>
<StgValue><ssdm name="add_ln712_1747"/></StgValue>
</operation>

<operation id="147" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="10" op_0_bw="10" op_1_bw="840" op_2_bw="32" op_3_bw="32">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:258 %tmp_39 = partselect i10 @_ssdm_op_PartSelect.i10.i840.i32.i32, i840 %p_read165, i32 80, i32 89

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="148" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="16" op_0_bw="16" op_1_bw="10" op_2_bw="6">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:259 %shl_ln740_59 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %tmp_39, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln740_59"/></StgValue>
</operation>

<operation id="149" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="14" op_0_bw="14" op_1_bw="10" op_2_bw="4">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:260 %shl_ln740_60 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i10.i4, i10 %tmp_39, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln740_60"/></StgValue>
</operation>

<operation id="150" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="16" op_0_bw="14">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:261 %zext_ln740_52 = zext i14 %shl_ln740_60

]]></Node>
<StgValue><ssdm name="zext_ln740_52"/></StgValue>
</operation>

<operation id="151" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:262 %sub_ln740_24 = sub i16 %zext_ln740_52, i16 %shl_ln740_59

]]></Node>
<StgValue><ssdm name="sub_ln740_24"/></StgValue>
</operation>

<operation id="152" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="9" op_0_bw="9" op_1_bw="840" op_2_bw="32" op_3_bw="32">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:263 %tmp_40 = partselect i9 @_ssdm_op_PartSelect.i9.i840.i32.i32, i840 %p_read165, i32 80, i32 88

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="153" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="16" op_0_bw="16" op_1_bw="9" op_2_bw="7">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:264 %shl_ln740_61 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i9.i7, i9 %tmp_40, i7 0

]]></Node>
<StgValue><ssdm name="shl_ln740_61"/></StgValue>
</operation>

<operation id="154" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:265 %sub_ln740_25 = sub i16 0, i16 %shl_ln740_61

]]></Node>
<StgValue><ssdm name="sub_ln740_25"/></StgValue>
</operation>

<operation id="155" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:266 %sub_ln740_26 = sub i16 %sub_ln740_25, i16 %zext_ln740_52

]]></Node>
<StgValue><ssdm name="sub_ln740_26"/></StgValue>
</operation>

<operation id="156" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="8" op_0_bw="8" op_1_bw="840" op_2_bw="32" op_3_bw="32">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:267 %tmp_41 = partselect i8 @_ssdm_op_PartSelect.i8.i840.i32.i32, i840 %p_read165, i32 80, i32 87

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="157" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="15" op_0_bw="15" op_1_bw="10" op_2_bw="5">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:269 %shl_ln740_63 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i10.i5, i10 %tmp_39, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln740_63"/></StgValue>
</operation>

<operation id="158" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="16" op_0_bw="15">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:270 %zext_ln740_53 = zext i15 %shl_ln740_63

]]></Node>
<StgValue><ssdm name="zext_ln740_53"/></StgValue>
</operation>

<operation id="159" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="16" op_0_bw="10">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:271 %zext_ln740_17 = zext i10 %data_buf_V_4_1

]]></Node>
<StgValue><ssdm name="zext_ln740_17"/></StgValue>
</operation>

<operation id="160" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="8" op_0_bw="8" op_1_bw="840" op_2_bw="32" op_3_bw="32">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:274 %tmp_42 = partselect i8 @_ssdm_op_PartSelect.i8.i840.i32.i32, i840 %p_read165, i32 90, i32 97

]]></Node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="161" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="14" op_0_bw="14" op_1_bw="10" op_2_bw="4">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:276 %shl_ln740_66 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i10.i4, i10 %data_buf_V_4_1, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln740_66"/></StgValue>
</operation>

<operation id="162" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="16" op_0_bw="14">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:277 %zext_ln740_55 = zext i14 %shl_ln740_66

]]></Node>
<StgValue><ssdm name="zext_ln740_55"/></StgValue>
</operation>

<operation id="163" st_id="1" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:278 %mul_ln740_8 = mul i16 %zext_ln740_17, i16 65328

]]></Node>
<StgValue><ssdm name="mul_ln740_8"/></StgValue>
</operation>

<operation id="164" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="16" op_0_bw="10">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:281 %zext_ln740_18 = zext i10 %data_buf_V_4_2

]]></Node>
<StgValue><ssdm name="zext_ln740_18"/></StgValue>
</operation>

<operation id="165" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="16" op_0_bw="16" op_1_bw="10" op_2_bw="6">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:282 %shl_ln740_68 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %data_buf_V_4_2, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln740_68"/></StgValue>
</operation>

<operation id="166" st_id="1" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:285 %mul_ln740_9 = mul i16 %zext_ln740_18, i16 352

]]></Node>
<StgValue><ssdm name="mul_ln740_9"/></StgValue>
</operation>

<operation id="167" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="10" op_0_bw="10" op_1_bw="840" op_2_bw="32" op_3_bw="32">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:286 %tmp_43 = partselect i10 @_ssdm_op_PartSelect.i10.i840.i32.i32, i840 %p_read165, i32 230, i32 239

]]></Node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="168" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="8" op_0_bw="8" op_1_bw="840" op_2_bw="32" op_3_bw="32">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:289 %tmp_44 = partselect i8 @_ssdm_op_PartSelect.i8.i840.i32.i32, i840 %p_read165, i32 230, i32 237

]]></Node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="169" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="9" op_0_bw="9" op_1_bw="840" op_2_bw="32" op_3_bw="32">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:294 %tmp_45 = partselect i9 @_ssdm_op_PartSelect.i9.i840.i32.i32, i840 %p_read165, i32 230, i32 238

]]></Node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="170" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:297 %add_ln712_1755 = add i16 %sub_ln740_24, i16 %shl_ln740_68

]]></Node>
<StgValue><ssdm name="add_ln712_1755"/></StgValue>
</operation>

<operation id="171" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:300 %add_ln712_1757 = add i16 %zext_ln740_55, i16 %sub_ln740_26

]]></Node>
<StgValue><ssdm name="add_ln712_1757"/></StgValue>
</operation>

<operation id="172" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:304 %add_ln712_1760 = add i16 %zext_ln740_53, i16 %mul_ln740_8

]]></Node>
<StgValue><ssdm name="add_ln712_1760"/></StgValue>
</operation>

<operation id="173" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="10" op_0_bw="10" op_1_bw="840" op_2_bw="32" op_3_bw="32">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:312 %tmp_46 = partselect i10 @_ssdm_op_PartSelect.i10.i840.i32.i32, i840 %p_read165, i32 100, i32 109

]]></Node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="174" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="16" op_0_bw="16" op_1_bw="10" op_2_bw="6">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:313 %shl_ln740_74 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %tmp_46, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln740_74"/></StgValue>
</operation>

<operation id="175" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="14" op_0_bw="14" op_1_bw="10" op_2_bw="4">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:314 %shl_ln740_75 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i10.i4, i10 %tmp_46, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln740_75"/></StgValue>
</operation>

<operation id="176" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="16" op_0_bw="14">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:315 %zext_ln740_63 = zext i14 %shl_ln740_75

]]></Node>
<StgValue><ssdm name="zext_ln740_63"/></StgValue>
</operation>

<operation id="177" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:316 %sub_ln740_30 = sub i16 %zext_ln740_63, i16 %shl_ln740_74

]]></Node>
<StgValue><ssdm name="sub_ln740_30"/></StgValue>
</operation>

<operation id="178" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="9" op_0_bw="9" op_1_bw="840" op_2_bw="32" op_3_bw="32">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:317 %tmp_47 = partselect i9 @_ssdm_op_PartSelect.i9.i840.i32.i32, i840 %p_read165, i32 100, i32 108

]]></Node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="179" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="16" op_0_bw="16" op_1_bw="9" op_2_bw="7">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:318 %shl_ln740_76 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i9.i7, i9 %tmp_47, i7 0

]]></Node>
<StgValue><ssdm name="shl_ln740_76"/></StgValue>
</operation>

<operation id="180" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:319 %sub_ln740_31 = sub i16 0, i16 %shl_ln740_76

]]></Node>
<StgValue><ssdm name="sub_ln740_31"/></StgValue>
</operation>

<operation id="181" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:320 %sub_ln740_32 = sub i16 %sub_ln740_31, i16 %zext_ln740_63

]]></Node>
<StgValue><ssdm name="sub_ln740_32"/></StgValue>
</operation>

<operation id="182" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="8" op_0_bw="8" op_1_bw="840" op_2_bw="32" op_3_bw="32">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:321 %tmp_48 = partselect i8 @_ssdm_op_PartSelect.i8.i840.i32.i32, i840 %p_read165, i32 100, i32 107

]]></Node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="183" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="15" op_0_bw="15" op_1_bw="10" op_2_bw="5">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:323 %shl_ln740_78 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i10.i5, i10 %tmp_46, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln740_78"/></StgValue>
</operation>

<operation id="184" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="16" op_0_bw="15">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:324 %zext_ln740_64 = zext i15 %shl_ln740_78

]]></Node>
<StgValue><ssdm name="zext_ln740_64"/></StgValue>
</operation>

<operation id="185" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="16" op_0_bw="10">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:325 %zext_ln740_21 = zext i10 %data_buf_V_5_1

]]></Node>
<StgValue><ssdm name="zext_ln740_21"/></StgValue>
</operation>

<operation id="186" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="8" op_0_bw="8" op_1_bw="840" op_2_bw="32" op_3_bw="32">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:328 %tmp_49 = partselect i8 @_ssdm_op_PartSelect.i8.i840.i32.i32, i840 %p_read165, i32 110, i32 117

]]></Node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="187" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="14" op_0_bw="14" op_1_bw="10" op_2_bw="4">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:330 %shl_ln740_81 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i10.i4, i10 %data_buf_V_5_1, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln740_81"/></StgValue>
</operation>

<operation id="188" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="16" op_0_bw="14">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:331 %zext_ln740_68 = zext i14 %shl_ln740_81

]]></Node>
<StgValue><ssdm name="zext_ln740_68"/></StgValue>
</operation>

<operation id="189" st_id="1" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:332 %mul_ln740_10 = mul i16 %zext_ln740_21, i16 65328

]]></Node>
<StgValue><ssdm name="mul_ln740_10"/></StgValue>
</operation>

<operation id="190" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="16" op_0_bw="10">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:335 %zext_ln740_22 = zext i10 %data_buf_V_5_2

]]></Node>
<StgValue><ssdm name="zext_ln740_22"/></StgValue>
</operation>

<operation id="191" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="16" op_0_bw="16" op_1_bw="10" op_2_bw="6">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:336 %shl_ln740_83 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %data_buf_V_5_2, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln740_83"/></StgValue>
</operation>

<operation id="192" st_id="1" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:339 %mul_ln740_11 = mul i16 %zext_ln740_22, i16 352

]]></Node>
<StgValue><ssdm name="mul_ln740_11"/></StgValue>
</operation>

<operation id="193" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="10" op_0_bw="10" op_1_bw="840" op_2_bw="32" op_3_bw="32">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:340 %tmp_50 = partselect i10 @_ssdm_op_PartSelect.i10.i840.i32.i32, i840 %p_read165, i32 250, i32 259

]]></Node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="194" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="8" op_0_bw="8" op_1_bw="840" op_2_bw="32" op_3_bw="32">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:343 %tmp_51 = partselect i8 @_ssdm_op_PartSelect.i8.i840.i32.i32, i840 %p_read165, i32 250, i32 257

]]></Node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="195" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="9" op_0_bw="9" op_1_bw="840" op_2_bw="32" op_3_bw="32">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:348 %tmp_52 = partselect i9 @_ssdm_op_PartSelect.i9.i840.i32.i32, i840 %p_read165, i32 250, i32 258

]]></Node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="196" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:351 %add_ln712_1768 = add i16 %sub_ln740_30, i16 %shl_ln740_83

]]></Node>
<StgValue><ssdm name="add_ln712_1768"/></StgValue>
</operation>

<operation id="197" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:354 %add_ln712_1770 = add i16 %zext_ln740_68, i16 %sub_ln740_32

]]></Node>
<StgValue><ssdm name="add_ln712_1770"/></StgValue>
</operation>

<operation id="198" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:358 %add_ln712_1773 = add i16 %zext_ln740_64, i16 %mul_ln740_10

]]></Node>
<StgValue><ssdm name="add_ln712_1773"/></StgValue>
</operation>

<operation id="199" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="10" op_0_bw="10" op_1_bw="840" op_2_bw="32" op_3_bw="32">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:366 %tmp_53 = partselect i10 @_ssdm_op_PartSelect.i10.i840.i32.i32, i840 %p_read165, i32 120, i32 129

]]></Node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="200" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="16" op_0_bw="16" op_1_bw="10" op_2_bw="6">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:367 %shl_ln740_89 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %tmp_53, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln740_89"/></StgValue>
</operation>

<operation id="201" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="14" op_0_bw="14" op_1_bw="10" op_2_bw="4">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:368 %shl_ln740_90 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i10.i4, i10 %tmp_53, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln740_90"/></StgValue>
</operation>

<operation id="202" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="16" op_0_bw="14">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:369 %zext_ln740_76 = zext i14 %shl_ln740_90

]]></Node>
<StgValue><ssdm name="zext_ln740_76"/></StgValue>
</operation>

<operation id="203" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:370 %sub_ln740_36 = sub i16 %zext_ln740_76, i16 %shl_ln740_89

]]></Node>
<StgValue><ssdm name="sub_ln740_36"/></StgValue>
</operation>

<operation id="204" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="9" op_0_bw="9" op_1_bw="840" op_2_bw="32" op_3_bw="32">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:371 %tmp_54 = partselect i9 @_ssdm_op_PartSelect.i9.i840.i32.i32, i840 %p_read165, i32 120, i32 128

]]></Node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="205" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="16" op_0_bw="16" op_1_bw="9" op_2_bw="7">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:372 %shl_ln740_91 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i9.i7, i9 %tmp_54, i7 0

]]></Node>
<StgValue><ssdm name="shl_ln740_91"/></StgValue>
</operation>

<operation id="206" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:373 %sub_ln740_37 = sub i16 0, i16 %shl_ln740_91

]]></Node>
<StgValue><ssdm name="sub_ln740_37"/></StgValue>
</operation>

<operation id="207" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:374 %sub_ln740_38 = sub i16 %sub_ln740_37, i16 %zext_ln740_76

]]></Node>
<StgValue><ssdm name="sub_ln740_38"/></StgValue>
</operation>

<operation id="208" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="8" op_0_bw="8" op_1_bw="840" op_2_bw="32" op_3_bw="32">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:375 %tmp_55 = partselect i8 @_ssdm_op_PartSelect.i8.i840.i32.i32, i840 %p_read165, i32 120, i32 127

]]></Node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="209" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="15" op_0_bw="15" op_1_bw="10" op_2_bw="5">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:377 %shl_ln740_93 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i10.i5, i10 %tmp_53, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln740_93"/></StgValue>
</operation>

<operation id="210" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="16" op_0_bw="15">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:378 %zext_ln740_79 = zext i15 %shl_ln740_93

]]></Node>
<StgValue><ssdm name="zext_ln740_79"/></StgValue>
</operation>

<operation id="211" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="16" op_0_bw="10">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:379 %zext_ln740_25 = zext i10 %data_buf_V_6_1

]]></Node>
<StgValue><ssdm name="zext_ln740_25"/></StgValue>
</operation>

<operation id="212" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="8" op_0_bw="8" op_1_bw="840" op_2_bw="32" op_3_bw="32">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:382 %tmp_56 = partselect i8 @_ssdm_op_PartSelect.i8.i840.i32.i32, i840 %p_read165, i32 130, i32 137

]]></Node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>

<operation id="213" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="14" op_0_bw="14" op_1_bw="10" op_2_bw="4">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:384 %shl_ln740_96 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i10.i4, i10 %data_buf_V_6_1, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln740_96"/></StgValue>
</operation>

<operation id="214" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="16" op_0_bw="14">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:385 %zext_ln740_83 = zext i14 %shl_ln740_96

]]></Node>
<StgValue><ssdm name="zext_ln740_83"/></StgValue>
</operation>

<operation id="215" st_id="1" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:386 %mul_ln740_12 = mul i16 %zext_ln740_25, i16 65328

]]></Node>
<StgValue><ssdm name="mul_ln740_12"/></StgValue>
</operation>

<operation id="216" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="16" op_0_bw="10">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:389 %zext_ln740_26 = zext i10 %data_buf_V_6_2

]]></Node>
<StgValue><ssdm name="zext_ln740_26"/></StgValue>
</operation>

<operation id="217" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="16" op_0_bw="16" op_1_bw="10" op_2_bw="6">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:390 %shl_ln740_98 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %data_buf_V_6_2, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln740_98"/></StgValue>
</operation>

<operation id="218" st_id="1" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:393 %mul_ln740_13 = mul i16 %zext_ln740_26, i16 352

]]></Node>
<StgValue><ssdm name="mul_ln740_13"/></StgValue>
</operation>

<operation id="219" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="10" op_0_bw="10" op_1_bw="840" op_2_bw="32" op_3_bw="32">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:394 %tmp_57 = partselect i10 @_ssdm_op_PartSelect.i10.i840.i32.i32, i840 %p_read165, i32 270, i32 279

]]></Node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="220" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="8" op_0_bw="8" op_1_bw="840" op_2_bw="32" op_3_bw="32">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:397 %tmp_58 = partselect i8 @_ssdm_op_PartSelect.i8.i840.i32.i32, i840 %p_read165, i32 270, i32 277

]]></Node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>

<operation id="221" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="9" op_0_bw="9" op_1_bw="840" op_2_bw="32" op_3_bw="32">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:402 %tmp_59 = partselect i9 @_ssdm_op_PartSelect.i9.i840.i32.i32, i840 %p_read165, i32 270, i32 278

]]></Node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>

<operation id="222" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:405 %add_ln712_1781 = add i16 %sub_ln740_36, i16 %shl_ln740_98

]]></Node>
<StgValue><ssdm name="add_ln712_1781"/></StgValue>
</operation>

<operation id="223" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:408 %add_ln712_1783 = add i16 %zext_ln740_83, i16 %sub_ln740_38

]]></Node>
<StgValue><ssdm name="add_ln712_1783"/></StgValue>
</operation>

<operation id="224" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:412 %add_ln712_1786 = add i16 %zext_ln740_79, i16 %mul_ln740_12

]]></Node>
<StgValue><ssdm name="add_ln712_1786"/></StgValue>
</operation>

<operation id="225" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="10" op_0_bw="10" op_1_bw="840" op_2_bw="32" op_3_bw="32">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:420 %tmp_60 = partselect i10 @_ssdm_op_PartSelect.i10.i840.i32.i32, i840 %p_read165, i32 280, i32 289

]]></Node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>

<operation id="226" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="16" op_0_bw="16" op_1_bw="10" op_2_bw="6">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:421 %shl_ln740_104 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %tmp_60, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln740_104"/></StgValue>
</operation>

<operation id="227" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="14" op_0_bw="14" op_1_bw="10" op_2_bw="4">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:422 %shl_ln740_105 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i10.i4, i10 %tmp_60, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln740_105"/></StgValue>
</operation>

<operation id="228" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="16" op_0_bw="14">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:423 %zext_ln740_87 = zext i14 %shl_ln740_105

]]></Node>
<StgValue><ssdm name="zext_ln740_87"/></StgValue>
</operation>

<operation id="229" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:424 %sub_ln740_42 = sub i16 %zext_ln740_87, i16 %shl_ln740_104

]]></Node>
<StgValue><ssdm name="sub_ln740_42"/></StgValue>
</operation>

<operation id="230" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="9" op_0_bw="9" op_1_bw="840" op_2_bw="32" op_3_bw="32">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:425 %tmp_61 = partselect i9 @_ssdm_op_PartSelect.i9.i840.i32.i32, i840 %p_read165, i32 280, i32 288

]]></Node>
<StgValue><ssdm name="tmp_61"/></StgValue>
</operation>

<operation id="231" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="16" op_0_bw="16" op_1_bw="9" op_2_bw="7">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:426 %shl_ln740_106 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i9.i7, i9 %tmp_61, i7 0

]]></Node>
<StgValue><ssdm name="shl_ln740_106"/></StgValue>
</operation>

<operation id="232" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:427 %sub_ln740_43 = sub i16 0, i16 %shl_ln740_106

]]></Node>
<StgValue><ssdm name="sub_ln740_43"/></StgValue>
</operation>

<operation id="233" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:428 %sub_ln740_44 = sub i16 %sub_ln740_43, i16 %zext_ln740_87

]]></Node>
<StgValue><ssdm name="sub_ln740_44"/></StgValue>
</operation>

<operation id="234" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="8" op_0_bw="8" op_1_bw="840" op_2_bw="32" op_3_bw="32">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:429 %tmp_62 = partselect i8 @_ssdm_op_PartSelect.i8.i840.i32.i32, i840 %p_read165, i32 280, i32 287

]]></Node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>

<operation id="235" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="15" op_0_bw="15" op_1_bw="10" op_2_bw="5">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:431 %shl_ln740_108 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i10.i5, i10 %tmp_60, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln740_108"/></StgValue>
</operation>

<operation id="236" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="16" op_0_bw="15">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:432 %zext_ln740_88 = zext i15 %shl_ln740_108

]]></Node>
<StgValue><ssdm name="zext_ln740_88"/></StgValue>
</operation>

<operation id="237" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="16" op_0_bw="10">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:433 %zext_ln740_29 = zext i10 %data_buf_V_7_1

]]></Node>
<StgValue><ssdm name="zext_ln740_29"/></StgValue>
</operation>

<operation id="238" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="8" op_0_bw="8" op_1_bw="840" op_2_bw="32" op_3_bw="32">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:436 %tmp_63 = partselect i8 @_ssdm_op_PartSelect.i8.i840.i32.i32, i840 %p_read165, i32 290, i32 297

]]></Node>
<StgValue><ssdm name="tmp_63"/></StgValue>
</operation>

<operation id="239" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="14" op_0_bw="14" op_1_bw="10" op_2_bw="4">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:438 %shl_ln740_111 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i10.i4, i10 %data_buf_V_7_1, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln740_111"/></StgValue>
</operation>

<operation id="240" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="16" op_0_bw="14">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:439 %zext_ln740_90 = zext i14 %shl_ln740_111

]]></Node>
<StgValue><ssdm name="zext_ln740_90"/></StgValue>
</operation>

<operation id="241" st_id="1" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:440 %mul_ln740_14 = mul i16 %zext_ln740_29, i16 65328

]]></Node>
<StgValue><ssdm name="mul_ln740_14"/></StgValue>
</operation>

<operation id="242" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="16" op_0_bw="10">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:443 %zext_ln740_30 = zext i10 %data_buf_V_7_2

]]></Node>
<StgValue><ssdm name="zext_ln740_30"/></StgValue>
</operation>

<operation id="243" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="16" op_0_bw="16" op_1_bw="10" op_2_bw="6">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:444 %shl_ln740_113 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %data_buf_V_7_2, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln740_113"/></StgValue>
</operation>

<operation id="244" st_id="1" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:447 %mul_ln740_15 = mul i16 %zext_ln740_30, i16 352

]]></Node>
<StgValue><ssdm name="mul_ln740_15"/></StgValue>
</operation>

<operation id="245" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="10" op_0_bw="10" op_1_bw="840" op_2_bw="32" op_3_bw="32">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:448 %tmp_64 = partselect i10 @_ssdm_op_PartSelect.i10.i840.i32.i32, i840 %p_read165, i32 430, i32 439

]]></Node>
<StgValue><ssdm name="tmp_64"/></StgValue>
</operation>

<operation id="246" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="8" op_0_bw="8" op_1_bw="840" op_2_bw="32" op_3_bw="32">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:451 %tmp_65 = partselect i8 @_ssdm_op_PartSelect.i8.i840.i32.i32, i840 %p_read165, i32 430, i32 437

]]></Node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>

<operation id="247" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="9" op_0_bw="9" op_1_bw="840" op_2_bw="32" op_3_bw="32">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:456 %tmp_66 = partselect i9 @_ssdm_op_PartSelect.i9.i840.i32.i32, i840 %p_read165, i32 430, i32 438

]]></Node>
<StgValue><ssdm name="tmp_66"/></StgValue>
</operation>

<operation id="248" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:459 %add_ln712_1794 = add i16 %sub_ln740_42, i16 %shl_ln740_113

]]></Node>
<StgValue><ssdm name="add_ln712_1794"/></StgValue>
</operation>

<operation id="249" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="464" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:462 %add_ln712_1796 = add i16 %zext_ln740_90, i16 %sub_ln740_44

]]></Node>
<StgValue><ssdm name="add_ln712_1796"/></StgValue>
</operation>

<operation id="250" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="468" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:466 %add_ln712_1799 = add i16 %zext_ln740_88, i16 %mul_ln740_14

]]></Node>
<StgValue><ssdm name="add_ln712_1799"/></StgValue>
</operation>

<operation id="251" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="476" bw="10" op_0_bw="10" op_1_bw="840" op_2_bw="32" op_3_bw="32">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:474 %tmp_67 = partselect i10 @_ssdm_op_PartSelect.i10.i840.i32.i32, i840 %p_read165, i32 300, i32 309

]]></Node>
<StgValue><ssdm name="tmp_67"/></StgValue>
</operation>

<operation id="252" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="477" bw="16" op_0_bw="16" op_1_bw="10" op_2_bw="6">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:475 %shl_ln740_119 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %tmp_67, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln740_119"/></StgValue>
</operation>

<operation id="253" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="478" bw="14" op_0_bw="14" op_1_bw="10" op_2_bw="4">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:476 %shl_ln740_120 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i10.i4, i10 %tmp_67, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln740_120"/></StgValue>
</operation>

<operation id="254" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="479" bw="16" op_0_bw="14">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:477 %zext_ln740_94 = zext i14 %shl_ln740_120

]]></Node>
<StgValue><ssdm name="zext_ln740_94"/></StgValue>
</operation>

<operation id="255" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="480" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:478 %sub_ln740_48 = sub i16 %zext_ln740_94, i16 %shl_ln740_119

]]></Node>
<StgValue><ssdm name="sub_ln740_48"/></StgValue>
</operation>

<operation id="256" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="9" op_0_bw="9" op_1_bw="840" op_2_bw="32" op_3_bw="32">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:479 %tmp_68 = partselect i9 @_ssdm_op_PartSelect.i9.i840.i32.i32, i840 %p_read165, i32 300, i32 308

]]></Node>
<StgValue><ssdm name="tmp_68"/></StgValue>
</operation>

<operation id="257" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="16" op_0_bw="16" op_1_bw="9" op_2_bw="7">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:480 %shl_ln740_121 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i9.i7, i9 %tmp_68, i7 0

]]></Node>
<StgValue><ssdm name="shl_ln740_121"/></StgValue>
</operation>

<operation id="258" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="483" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:481 %sub_ln740_49 = sub i16 0, i16 %shl_ln740_121

]]></Node>
<StgValue><ssdm name="sub_ln740_49"/></StgValue>
</operation>

<operation id="259" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:482 %sub_ln740_50 = sub i16 %sub_ln740_49, i16 %zext_ln740_94

]]></Node>
<StgValue><ssdm name="sub_ln740_50"/></StgValue>
</operation>

<operation id="260" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="8" op_0_bw="8" op_1_bw="840" op_2_bw="32" op_3_bw="32">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:483 %tmp_69 = partselect i8 @_ssdm_op_PartSelect.i8.i840.i32.i32, i840 %p_read165, i32 300, i32 307

]]></Node>
<StgValue><ssdm name="tmp_69"/></StgValue>
</operation>

<operation id="261" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="487" bw="15" op_0_bw="15" op_1_bw="10" op_2_bw="5">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:485 %shl_ln740_123 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i10.i5, i10 %tmp_67, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln740_123"/></StgValue>
</operation>

<operation id="262" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="16" op_0_bw="15">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:486 %zext_ln740_95 = zext i15 %shl_ln740_123

]]></Node>
<StgValue><ssdm name="zext_ln740_95"/></StgValue>
</operation>

<operation id="263" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="16" op_0_bw="10">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:487 %zext_ln740_33 = zext i10 %data_buf_V_8_1

]]></Node>
<StgValue><ssdm name="zext_ln740_33"/></StgValue>
</operation>

<operation id="264" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="492" bw="8" op_0_bw="8" op_1_bw="840" op_2_bw="32" op_3_bw="32">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:490 %tmp_70 = partselect i8 @_ssdm_op_PartSelect.i8.i840.i32.i32, i840 %p_read165, i32 310, i32 317

]]></Node>
<StgValue><ssdm name="tmp_70"/></StgValue>
</operation>

<operation id="265" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="14" op_0_bw="14" op_1_bw="10" op_2_bw="4">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:492 %shl_ln740_126 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i10.i4, i10 %data_buf_V_8_1, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln740_126"/></StgValue>
</operation>

<operation id="266" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="16" op_0_bw="14">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:493 %zext_ln740_97 = zext i14 %shl_ln740_126

]]></Node>
<StgValue><ssdm name="zext_ln740_97"/></StgValue>
</operation>

<operation id="267" st_id="1" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:494 %mul_ln740_16 = mul i16 %zext_ln740_33, i16 65328

]]></Node>
<StgValue><ssdm name="mul_ln740_16"/></StgValue>
</operation>

<operation id="268" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="16" op_0_bw="10">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:497 %zext_ln740_34 = zext i10 %data_buf_V_8_2

]]></Node>
<StgValue><ssdm name="zext_ln740_34"/></StgValue>
</operation>

<operation id="269" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="500" bw="16" op_0_bw="16" op_1_bw="10" op_2_bw="6">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:498 %shl_ln740_128 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %data_buf_V_8_2, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln740_128"/></StgValue>
</operation>

<operation id="270" st_id="1" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="503" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:501 %mul_ln740_17 = mul i16 %zext_ln740_34, i16 352

]]></Node>
<StgValue><ssdm name="mul_ln740_17"/></StgValue>
</operation>

<operation id="271" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="10" op_0_bw="10" op_1_bw="840" op_2_bw="32" op_3_bw="32">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:502 %tmp_71 = partselect i10 @_ssdm_op_PartSelect.i10.i840.i32.i32, i840 %p_read165, i32 450, i32 459

]]></Node>
<StgValue><ssdm name="tmp_71"/></StgValue>
</operation>

<operation id="272" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="8" op_0_bw="8" op_1_bw="840" op_2_bw="32" op_3_bw="32">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:505 %tmp_72 = partselect i8 @_ssdm_op_PartSelect.i8.i840.i32.i32, i840 %p_read165, i32 450, i32 457

]]></Node>
<StgValue><ssdm name="tmp_72"/></StgValue>
</operation>

<operation id="273" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="512" bw="9" op_0_bw="9" op_1_bw="840" op_2_bw="32" op_3_bw="32">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:510 %tmp_73 = partselect i9 @_ssdm_op_PartSelect.i9.i840.i32.i32, i840 %p_read165, i32 450, i32 458

]]></Node>
<StgValue><ssdm name="tmp_73"/></StgValue>
</operation>

<operation id="274" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="515" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:513 %add_ln712_1807 = add i16 %sub_ln740_48, i16 %shl_ln740_128

]]></Node>
<StgValue><ssdm name="add_ln712_1807"/></StgValue>
</operation>

<operation id="275" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="518" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:516 %add_ln712_1809 = add i16 %zext_ln740_97, i16 %sub_ln740_50

]]></Node>
<StgValue><ssdm name="add_ln712_1809"/></StgValue>
</operation>

<operation id="276" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="522" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:520 %add_ln712_1812 = add i16 %zext_ln740_95, i16 %mul_ln740_16

]]></Node>
<StgValue><ssdm name="add_ln712_1812"/></StgValue>
</operation>

<operation id="277" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="530" bw="10" op_0_bw="10" op_1_bw="840" op_2_bw="32" op_3_bw="32">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:528 %tmp_74 = partselect i10 @_ssdm_op_PartSelect.i10.i840.i32.i32, i840 %p_read165, i32 320, i32 329

]]></Node>
<StgValue><ssdm name="tmp_74"/></StgValue>
</operation>

<operation id="278" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="531" bw="16" op_0_bw="16" op_1_bw="10" op_2_bw="6">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:529 %shl_ln740_134 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %tmp_74, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln740_134"/></StgValue>
</operation>

<operation id="279" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="532" bw="14" op_0_bw="14" op_1_bw="10" op_2_bw="4">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:530 %shl_ln740_135 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i10.i4, i10 %tmp_74, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln740_135"/></StgValue>
</operation>

<operation id="280" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="533" bw="16" op_0_bw="14">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:531 %zext_ln740_101 = zext i14 %shl_ln740_135

]]></Node>
<StgValue><ssdm name="zext_ln740_101"/></StgValue>
</operation>

<operation id="281" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="534" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:532 %sub_ln740_54 = sub i16 %zext_ln740_101, i16 %shl_ln740_134

]]></Node>
<StgValue><ssdm name="sub_ln740_54"/></StgValue>
</operation>

<operation id="282" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="535" bw="9" op_0_bw="9" op_1_bw="840" op_2_bw="32" op_3_bw="32">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:533 %tmp_75 = partselect i9 @_ssdm_op_PartSelect.i9.i840.i32.i32, i840 %p_read165, i32 320, i32 328

]]></Node>
<StgValue><ssdm name="tmp_75"/></StgValue>
</operation>

<operation id="283" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="536" bw="16" op_0_bw="16" op_1_bw="9" op_2_bw="7">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:534 %shl_ln740_136 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i9.i7, i9 %tmp_75, i7 0

]]></Node>
<StgValue><ssdm name="shl_ln740_136"/></StgValue>
</operation>

<operation id="284" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="537" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:535 %sub_ln740_55 = sub i16 0, i16 %shl_ln740_136

]]></Node>
<StgValue><ssdm name="sub_ln740_55"/></StgValue>
</operation>

<operation id="285" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="538" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:536 %sub_ln740_56 = sub i16 %sub_ln740_55, i16 %zext_ln740_101

]]></Node>
<StgValue><ssdm name="sub_ln740_56"/></StgValue>
</operation>

<operation id="286" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="539" bw="10" op_0_bw="10" op_1_bw="840" op_2_bw="32" op_3_bw="32">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:537 %tmp_76 = partselect i10 @_ssdm_op_PartSelect.i10.i840.i32.i32, i840 %p_read165, i32 330, i32 339

]]></Node>
<StgValue><ssdm name="tmp_76"/></StgValue>
</operation>

<operation id="287" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="540" bw="15" op_0_bw="15" op_1_bw="10" op_2_bw="5">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:538 %shl_ln740_137 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i10.i5, i10 %tmp_76, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln740_137"/></StgValue>
</operation>

<operation id="288" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="541" bw="16" op_0_bw="15">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:539 %zext_ln740_102 = zext i15 %shl_ln740_137

]]></Node>
<StgValue><ssdm name="zext_ln740_102"/></StgValue>
</operation>

<operation id="289" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="542" bw="8" op_0_bw="8" op_1_bw="840" op_2_bw="32" op_3_bw="32">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:540 %tmp_77 = partselect i8 @_ssdm_op_PartSelect.i8.i840.i32.i32, i840 %p_read165, i32 330, i32 337

]]></Node>
<StgValue><ssdm name="tmp_77"/></StgValue>
</operation>

<operation id="290" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="14" op_0_bw="14" op_1_bw="10" op_2_bw="4">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:542 %shl_ln740_139 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i10.i4, i10 %tmp_76, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln740_139"/></StgValue>
</operation>

<operation id="291" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="545" bw="16" op_0_bw="14">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:543 %zext_ln740_103 = zext i14 %shl_ln740_139

]]></Node>
<StgValue><ssdm name="zext_ln740_103"/></StgValue>
</operation>

<operation id="292" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="546" bw="10" op_0_bw="10" op_1_bw="840" op_2_bw="32" op_3_bw="32">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:544 %tmp_78 = partselect i10 @_ssdm_op_PartSelect.i10.i840.i32.i32, i840 %p_read165, i32 460, i32 469

]]></Node>
<StgValue><ssdm name="tmp_78"/></StgValue>
</operation>

<operation id="293" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="547" bw="16" op_0_bw="16" op_1_bw="10" op_2_bw="6">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:545 %shl_ln740_140 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %tmp_78, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln740_140"/></StgValue>
</operation>

<operation id="294" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="550" bw="10" op_0_bw="10" op_1_bw="840" op_2_bw="32" op_3_bw="32">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:548 %tmp_79 = partselect i10 @_ssdm_op_PartSelect.i10.i840.i32.i32, i840 %p_read165, i32 470, i32 479

]]></Node>
<StgValue><ssdm name="tmp_79"/></StgValue>
</operation>

<operation id="295" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="551" bw="15" op_0_bw="15" op_1_bw="10" op_2_bw="5">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:549 %shl_ln740_142 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i10.i5, i10 %tmp_79, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln740_142"/></StgValue>
</operation>

<operation id="296" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="552" bw="16" op_0_bw="15">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:550 %zext_ln740_105 = zext i15 %shl_ln740_142

]]></Node>
<StgValue><ssdm name="zext_ln740_105"/></StgValue>
</operation>

<operation id="297" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="553" bw="8" op_0_bw="8" op_1_bw="840" op_2_bw="32" op_3_bw="32">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:551 %tmp_80 = partselect i8 @_ssdm_op_PartSelect.i8.i840.i32.i32, i840 %p_read165, i32 470, i32 477

]]></Node>
<StgValue><ssdm name="tmp_80"/></StgValue>
</operation>

<operation id="298" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="558" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:556 %add_ln712_1820 = add i16 %sub_ln740_54, i16 %shl_ln740_140

]]></Node>
<StgValue><ssdm name="add_ln712_1820"/></StgValue>
</operation>

<operation id="299" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="559" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:557 %add_ln712_1821 = add i16 %add_ln712_1820, i16 %zext_ln740_102

]]></Node>
<StgValue><ssdm name="add_ln712_1821"/></StgValue>
</operation>

<operation id="300" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="560" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:558 %sub_ln712_18 = sub i16 %add_ln712_1821, i16 %zext_ln740_105

]]></Node>
<StgValue><ssdm name="sub_ln712_18"/></StgValue>
</operation>

<operation id="301" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="561" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:559 %add_ln712_1822 = add i16 %zext_ln740_103, i16 %sub_ln740_56

]]></Node>
<StgValue><ssdm name="add_ln712_1822"/></StgValue>
</operation>

<operation id="302" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="565" bw="8" op_0_bw="8" op_1_bw="840" op_2_bw="32" op_3_bw="32">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:563 %tmp_81 = partselect i8 @_ssdm_op_PartSelect.i8.i840.i32.i32, i840 %p_read165, i32 340, i32 347

]]></Node>
<StgValue><ssdm name="tmp_81"/></StgValue>
</operation>

<operation id="303" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="567" bw="10" op_0_bw="10" op_1_bw="840" op_2_bw="32" op_3_bw="32">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:565 %tmp_82 = partselect i10 @_ssdm_op_PartSelect.i10.i840.i32.i32, i840 %p_read165, i32 340, i32 349

]]></Node>
<StgValue><ssdm name="tmp_82"/></StgValue>
</operation>

<operation id="304" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="568" bw="15" op_0_bw="15" op_1_bw="10" op_2_bw="5">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:566 %shl_ln740_146 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i10.i5, i10 %tmp_82, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln740_146"/></StgValue>
</operation>

<operation id="305" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="569" bw="16" op_0_bw="15">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:567 %zext_ln740_107 = zext i15 %shl_ln740_146

]]></Node>
<StgValue><ssdm name="zext_ln740_107"/></StgValue>
</operation>

<operation id="306" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="570" bw="16" op_0_bw="10">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:568 %zext_ln740_41 = zext i10 %data_buf_V_10_1

]]></Node>
<StgValue><ssdm name="zext_ln740_41"/></StgValue>
</operation>

<operation id="307" st_id="1" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="573" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:571 %mul_ln740_18 = mul i16 %zext_ln740_41, i16 65328

]]></Node>
<StgValue><ssdm name="mul_ln740_18"/></StgValue>
</operation>

<operation id="308" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="576" bw="16" op_0_bw="10">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:574 %zext_ln740_42 = zext i10 %data_buf_V_10_2

]]></Node>
<StgValue><ssdm name="zext_ln740_42"/></StgValue>
</operation>

<operation id="309" st_id="1" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="579" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:577 %mul_ln740_19 = mul i16 %zext_ln740_42, i16 352

]]></Node>
<StgValue><ssdm name="mul_ln740_19"/></StgValue>
</operation>

<operation id="310" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="580" bw="10" op_0_bw="10" op_1_bw="840" op_2_bw="32" op_3_bw="32">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:578 %tmp_83 = partselect i10 @_ssdm_op_PartSelect.i10.i840.i32.i32, i840 %p_read165, i32 490, i32 499

]]></Node>
<StgValue><ssdm name="tmp_83"/></StgValue>
</operation>

<operation id="311" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="583" bw="8" op_0_bw="8" op_1_bw="840" op_2_bw="32" op_3_bw="32">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:581 %tmp_84 = partselect i8 @_ssdm_op_PartSelect.i8.i840.i32.i32, i840 %p_read165, i32 490, i32 497

]]></Node>
<StgValue><ssdm name="tmp_84"/></StgValue>
</operation>

<operation id="312" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="585" bw="9" op_0_bw="9" op_1_bw="840" op_2_bw="32" op_3_bw="32">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:583 %tmp_85 = partselect i9 @_ssdm_op_PartSelect.i9.i840.i32.i32, i840 %p_read165, i32 490, i32 498

]]></Node>
<StgValue><ssdm name="tmp_85"/></StgValue>
</operation>

<operation id="313" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="588" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:586 %add_ln712_1825 = add i16 %zext_ln740_107, i16 %mul_ln740_18

]]></Node>
<StgValue><ssdm name="add_ln712_1825"/></StgValue>
</operation>

<operation id="314" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="596" bw="10" op_0_bw="10" op_1_bw="840" op_2_bw="32" op_3_bw="32">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:594 %tmp_86 = partselect i10 @_ssdm_op_PartSelect.i10.i840.i32.i32, i840 %p_read165, i32 360, i32 369

]]></Node>
<StgValue><ssdm name="tmp_86"/></StgValue>
</operation>

<operation id="315" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="597" bw="16" op_0_bw="16" op_1_bw="10" op_2_bw="6">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:595 %shl_ln740_153 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %tmp_86, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln740_153"/></StgValue>
</operation>

<operation id="316" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="598" bw="14" op_0_bw="14" op_1_bw="10" op_2_bw="4">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:596 %shl_ln740_154 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i10.i4, i10 %tmp_86, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln740_154"/></StgValue>
</operation>

<operation id="317" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="599" bw="16" op_0_bw="14">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:597 %zext_ln740_111 = zext i14 %shl_ln740_154

]]></Node>
<StgValue><ssdm name="zext_ln740_111"/></StgValue>
</operation>

<operation id="318" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="600" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:598 %sub_ln740_60 = sub i16 %zext_ln740_111, i16 %shl_ln740_153

]]></Node>
<StgValue><ssdm name="sub_ln740_60"/></StgValue>
</operation>

<operation id="319" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="601" bw="9" op_0_bw="9" op_1_bw="840" op_2_bw="32" op_3_bw="32">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:599 %tmp_87 = partselect i9 @_ssdm_op_PartSelect.i9.i840.i32.i32, i840 %p_read165, i32 360, i32 368

]]></Node>
<StgValue><ssdm name="tmp_87"/></StgValue>
</operation>

<operation id="320" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="602" bw="16" op_0_bw="16" op_1_bw="9" op_2_bw="7">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:600 %shl_ln740_155 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i9.i7, i9 %tmp_87, i7 0

]]></Node>
<StgValue><ssdm name="shl_ln740_155"/></StgValue>
</operation>

<operation id="321" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="603" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:601 %sub_ln740_61 = sub i16 0, i16 %shl_ln740_155

]]></Node>
<StgValue><ssdm name="sub_ln740_61"/></StgValue>
</operation>

<operation id="322" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="604" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:602 %sub_ln740_62 = sub i16 %sub_ln740_61, i16 %zext_ln740_111

]]></Node>
<StgValue><ssdm name="sub_ln740_62"/></StgValue>
</operation>

<operation id="323" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="605" bw="8" op_0_bw="8" op_1_bw="840" op_2_bw="32" op_3_bw="32">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:603 %tmp_88 = partselect i8 @_ssdm_op_PartSelect.i8.i840.i32.i32, i840 %p_read165, i32 360, i32 367

]]></Node>
<StgValue><ssdm name="tmp_88"/></StgValue>
</operation>

<operation id="324" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="607" bw="15" op_0_bw="15" op_1_bw="10" op_2_bw="5">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:605 %shl_ln740_157 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i10.i5, i10 %tmp_86, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln740_157"/></StgValue>
</operation>

<operation id="325" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="608" bw="16" op_0_bw="15">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:606 %zext_ln740_112 = zext i15 %shl_ln740_157

]]></Node>
<StgValue><ssdm name="zext_ln740_112"/></StgValue>
</operation>

<operation id="326" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="609" bw="16" op_0_bw="10">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:607 %zext_ln740_45 = zext i10 %data_buf_V_11_1

]]></Node>
<StgValue><ssdm name="zext_ln740_45"/></StgValue>
</operation>

<operation id="327" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="612" bw="8" op_0_bw="8" op_1_bw="840" op_2_bw="32" op_3_bw="32">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:610 %tmp_89 = partselect i8 @_ssdm_op_PartSelect.i8.i840.i32.i32, i840 %p_read165, i32 370, i32 377

]]></Node>
<StgValue><ssdm name="tmp_89"/></StgValue>
</operation>

<operation id="328" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="614" bw="14" op_0_bw="14" op_1_bw="10" op_2_bw="4">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:612 %shl_ln740_160 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i10.i4, i10 %data_buf_V_11_1, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln740_160"/></StgValue>
</operation>

<operation id="329" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="615" bw="16" op_0_bw="14">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:613 %zext_ln740_114 = zext i14 %shl_ln740_160

]]></Node>
<StgValue><ssdm name="zext_ln740_114"/></StgValue>
</operation>

<operation id="330" st_id="1" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="616" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:614 %mul_ln740_20 = mul i16 %zext_ln740_45, i16 65328

]]></Node>
<StgValue><ssdm name="mul_ln740_20"/></StgValue>
</operation>

<operation id="331" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="619" bw="16" op_0_bw="10">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:617 %zext_ln740_46 = zext i10 %data_buf_V_11_2

]]></Node>
<StgValue><ssdm name="zext_ln740_46"/></StgValue>
</operation>

<operation id="332" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="620" bw="16" op_0_bw="16" op_1_bw="10" op_2_bw="6">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:618 %shl_ln740_162 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %data_buf_V_11_2, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln740_162"/></StgValue>
</operation>

<operation id="333" st_id="1" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="623" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:621 %mul_ln740_21 = mul i16 %zext_ln740_46, i16 352

]]></Node>
<StgValue><ssdm name="mul_ln740_21"/></StgValue>
</operation>

<operation id="334" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="624" bw="10" op_0_bw="10" op_1_bw="840" op_2_bw="32" op_3_bw="32">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:622 %tmp_90 = partselect i10 @_ssdm_op_PartSelect.i10.i840.i32.i32, i840 %p_read165, i32 510, i32 519

]]></Node>
<StgValue><ssdm name="tmp_90"/></StgValue>
</operation>

<operation id="335" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="627" bw="8" op_0_bw="8" op_1_bw="840" op_2_bw="32" op_3_bw="32">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:625 %tmp_91 = partselect i8 @_ssdm_op_PartSelect.i8.i840.i32.i32, i840 %p_read165, i32 510, i32 517

]]></Node>
<StgValue><ssdm name="tmp_91"/></StgValue>
</operation>

<operation id="336" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="632" bw="9" op_0_bw="9" op_1_bw="840" op_2_bw="32" op_3_bw="32">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:630 %tmp_92 = partselect i9 @_ssdm_op_PartSelect.i9.i840.i32.i32, i840 %p_read165, i32 510, i32 518

]]></Node>
<StgValue><ssdm name="tmp_92"/></StgValue>
</operation>

<operation id="337" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="635" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:633 %add_ln712_1833 = add i16 %sub_ln740_60, i16 %shl_ln740_162

]]></Node>
<StgValue><ssdm name="add_ln712_1833"/></StgValue>
</operation>

<operation id="338" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="638" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:636 %add_ln712_1835 = add i16 %zext_ln740_114, i16 %sub_ln740_62

]]></Node>
<StgValue><ssdm name="add_ln712_1835"/></StgValue>
</operation>

<operation id="339" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="642" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:640 %add_ln712_1838 = add i16 %zext_ln740_112, i16 %mul_ln740_20

]]></Node>
<StgValue><ssdm name="add_ln712_1838"/></StgValue>
</operation>

<operation id="340" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="650" bw="10" op_0_bw="10" op_1_bw="840" op_2_bw="32" op_3_bw="32">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:648 %tmp_93 = partselect i10 @_ssdm_op_PartSelect.i10.i840.i32.i32, i840 %p_read165, i32 380, i32 389

]]></Node>
<StgValue><ssdm name="tmp_93"/></StgValue>
</operation>

<operation id="341" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="651" bw="16" op_0_bw="16" op_1_bw="10" op_2_bw="6">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:649 %shl_ln740_168 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %tmp_93, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln740_168"/></StgValue>
</operation>

<operation id="342" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="652" bw="14" op_0_bw="14" op_1_bw="10" op_2_bw="4">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:650 %shl_ln740_169 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i10.i4, i10 %tmp_93, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln740_169"/></StgValue>
</operation>

<operation id="343" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="653" bw="16" op_0_bw="14">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:651 %zext_ln740_118 = zext i14 %shl_ln740_169

]]></Node>
<StgValue><ssdm name="zext_ln740_118"/></StgValue>
</operation>

<operation id="344" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="654" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:652 %sub_ln740_66 = sub i16 %zext_ln740_118, i16 %shl_ln740_168

]]></Node>
<StgValue><ssdm name="sub_ln740_66"/></StgValue>
</operation>

<operation id="345" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="655" bw="9" op_0_bw="9" op_1_bw="840" op_2_bw="32" op_3_bw="32">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:653 %tmp_94 = partselect i9 @_ssdm_op_PartSelect.i9.i840.i32.i32, i840 %p_read165, i32 380, i32 388

]]></Node>
<StgValue><ssdm name="tmp_94"/></StgValue>
</operation>

<operation id="346" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="656" bw="16" op_0_bw="16" op_1_bw="9" op_2_bw="7">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:654 %shl_ln740_170 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i9.i7, i9 %tmp_94, i7 0

]]></Node>
<StgValue><ssdm name="shl_ln740_170"/></StgValue>
</operation>

<operation id="347" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="657" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:655 %sub_ln740_67 = sub i16 0, i16 %shl_ln740_170

]]></Node>
<StgValue><ssdm name="sub_ln740_67"/></StgValue>
</operation>

<operation id="348" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="658" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:656 %sub_ln740_68 = sub i16 %sub_ln740_67, i16 %zext_ln740_118

]]></Node>
<StgValue><ssdm name="sub_ln740_68"/></StgValue>
</operation>

<operation id="349" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="659" bw="8" op_0_bw="8" op_1_bw="840" op_2_bw="32" op_3_bw="32">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:657 %tmp_95 = partselect i8 @_ssdm_op_PartSelect.i8.i840.i32.i32, i840 %p_read165, i32 380, i32 387

]]></Node>
<StgValue><ssdm name="tmp_95"/></StgValue>
</operation>

<operation id="350" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="661" bw="15" op_0_bw="15" op_1_bw="10" op_2_bw="5">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:659 %shl_ln740_172 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i10.i5, i10 %tmp_93, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln740_172"/></StgValue>
</operation>

<operation id="351" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="662" bw="16" op_0_bw="15">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:660 %zext_ln740_119 = zext i15 %shl_ln740_172

]]></Node>
<StgValue><ssdm name="zext_ln740_119"/></StgValue>
</operation>

<operation id="352" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="663" bw="16" op_0_bw="10">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:661 %zext_ln740_49 = zext i10 %data_buf_V_12_1

]]></Node>
<StgValue><ssdm name="zext_ln740_49"/></StgValue>
</operation>

<operation id="353" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="666" bw="8" op_0_bw="8" op_1_bw="840" op_2_bw="32" op_3_bw="32">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:664 %tmp_96 = partselect i8 @_ssdm_op_PartSelect.i8.i840.i32.i32, i840 %p_read165, i32 390, i32 397

]]></Node>
<StgValue><ssdm name="tmp_96"/></StgValue>
</operation>

<operation id="354" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="668" bw="14" op_0_bw="14" op_1_bw="10" op_2_bw="4">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:666 %shl_ln740_175 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i10.i4, i10 %data_buf_V_12_1, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln740_175"/></StgValue>
</operation>

<operation id="355" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="669" bw="16" op_0_bw="14">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:667 %zext_ln740_121 = zext i14 %shl_ln740_175

]]></Node>
<StgValue><ssdm name="zext_ln740_121"/></StgValue>
</operation>

<operation id="356" st_id="1" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="670" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:668 %mul_ln740_22 = mul i16 %zext_ln740_49, i16 65328

]]></Node>
<StgValue><ssdm name="mul_ln740_22"/></StgValue>
</operation>

<operation id="357" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="673" bw="16" op_0_bw="10">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:671 %zext_ln740_50 = zext i10 %data_buf_V_12_2

]]></Node>
<StgValue><ssdm name="zext_ln740_50"/></StgValue>
</operation>

<operation id="358" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="674" bw="16" op_0_bw="16" op_1_bw="10" op_2_bw="6">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:672 %shl_ln740_177 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %data_buf_V_12_2, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln740_177"/></StgValue>
</operation>

<operation id="359" st_id="1" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="677" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:675 %mul_ln740_23 = mul i16 %zext_ln740_50, i16 352

]]></Node>
<StgValue><ssdm name="mul_ln740_23"/></StgValue>
</operation>

<operation id="360" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="678" bw="10" op_0_bw="10" op_1_bw="840" op_2_bw="32" op_3_bw="32">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:676 %tmp_97 = partselect i10 @_ssdm_op_PartSelect.i10.i840.i32.i32, i840 %p_read165, i32 530, i32 539

]]></Node>
<StgValue><ssdm name="tmp_97"/></StgValue>
</operation>

<operation id="361" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="681" bw="8" op_0_bw="8" op_1_bw="840" op_2_bw="32" op_3_bw="32">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:679 %tmp_98 = partselect i8 @_ssdm_op_PartSelect.i8.i840.i32.i32, i840 %p_read165, i32 530, i32 537

]]></Node>
<StgValue><ssdm name="tmp_98"/></StgValue>
</operation>

<operation id="362" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="686" bw="9" op_0_bw="9" op_1_bw="840" op_2_bw="32" op_3_bw="32">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:684 %tmp_99 = partselect i9 @_ssdm_op_PartSelect.i9.i840.i32.i32, i840 %p_read165, i32 530, i32 538

]]></Node>
<StgValue><ssdm name="tmp_99"/></StgValue>
</operation>

<operation id="363" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="689" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:687 %add_ln712_1846 = add i16 %sub_ln740_66, i16 %shl_ln740_177

]]></Node>
<StgValue><ssdm name="add_ln712_1846"/></StgValue>
</operation>

<operation id="364" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="692" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:690 %add_ln712_1848 = add i16 %zext_ln740_121, i16 %sub_ln740_68

]]></Node>
<StgValue><ssdm name="add_ln712_1848"/></StgValue>
</operation>

<operation id="365" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="696" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:694 %add_ln712_1851 = add i16 %zext_ln740_119, i16 %mul_ln740_22

]]></Node>
<StgValue><ssdm name="add_ln712_1851"/></StgValue>
</operation>

<operation id="366" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="704" bw="10" op_0_bw="10" op_1_bw="840" op_2_bw="32" op_3_bw="32">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:702 %tmp_100 = partselect i10 @_ssdm_op_PartSelect.i10.i840.i32.i32, i840 %p_read165, i32 560, i32 569

]]></Node>
<StgValue><ssdm name="tmp_100"/></StgValue>
</operation>

<operation id="367" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="705" bw="16" op_0_bw="16" op_1_bw="10" op_2_bw="6">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:703 %shl_ln740_183 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %tmp_100, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln740_183"/></StgValue>
</operation>

<operation id="368" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="706" bw="14" op_0_bw="14" op_1_bw="10" op_2_bw="4">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:704 %shl_ln740_184 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i10.i4, i10 %tmp_100, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln740_184"/></StgValue>
</operation>

<operation id="369" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="707" bw="16" op_0_bw="14">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:705 %zext_ln740_125 = zext i14 %shl_ln740_184

]]></Node>
<StgValue><ssdm name="zext_ln740_125"/></StgValue>
</operation>

<operation id="370" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="708" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:706 %sub_ln740_72 = sub i16 %zext_ln740_125, i16 %shl_ln740_183

]]></Node>
<StgValue><ssdm name="sub_ln740_72"/></StgValue>
</operation>

<operation id="371" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="709" bw="9" op_0_bw="9" op_1_bw="840" op_2_bw="32" op_3_bw="32">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:707 %tmp_101 = partselect i9 @_ssdm_op_PartSelect.i9.i840.i32.i32, i840 %p_read165, i32 560, i32 568

]]></Node>
<StgValue><ssdm name="tmp_101"/></StgValue>
</operation>

<operation id="372" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="710" bw="16" op_0_bw="16" op_1_bw="9" op_2_bw="7">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:708 %shl_ln740_185 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i9.i7, i9 %tmp_101, i7 0

]]></Node>
<StgValue><ssdm name="shl_ln740_185"/></StgValue>
</operation>

<operation id="373" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="711" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:709 %sub_ln740_73 = sub i16 0, i16 %shl_ln740_185

]]></Node>
<StgValue><ssdm name="sub_ln740_73"/></StgValue>
</operation>

<operation id="374" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="712" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:710 %sub_ln740_74 = sub i16 %sub_ln740_73, i16 %zext_ln740_125

]]></Node>
<StgValue><ssdm name="sub_ln740_74"/></StgValue>
</operation>

<operation id="375" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="713" bw="8" op_0_bw="8" op_1_bw="840" op_2_bw="32" op_3_bw="32">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:711 %tmp_102 = partselect i8 @_ssdm_op_PartSelect.i8.i840.i32.i32, i840 %p_read165, i32 560, i32 567

]]></Node>
<StgValue><ssdm name="tmp_102"/></StgValue>
</operation>

<operation id="376" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="715" bw="15" op_0_bw="15" op_1_bw="10" op_2_bw="5">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:713 %shl_ln740_187 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i10.i5, i10 %tmp_100, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln740_187"/></StgValue>
</operation>

<operation id="377" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="716" bw="16" op_0_bw="15">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:714 %zext_ln740_126 = zext i15 %shl_ln740_187

]]></Node>
<StgValue><ssdm name="zext_ln740_126"/></StgValue>
</operation>

<operation id="378" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="717" bw="16" op_0_bw="10">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:715 %zext_ln740_57 = zext i10 %data_buf_V_14_1

]]></Node>
<StgValue><ssdm name="zext_ln740_57"/></StgValue>
</operation>

<operation id="379" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="720" bw="8" op_0_bw="8" op_1_bw="840" op_2_bw="32" op_3_bw="32">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:718 %tmp_103 = partselect i8 @_ssdm_op_PartSelect.i8.i840.i32.i32, i840 %p_read165, i32 570, i32 577

]]></Node>
<StgValue><ssdm name="tmp_103"/></StgValue>
</operation>

<operation id="380" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="722" bw="14" op_0_bw="14" op_1_bw="10" op_2_bw="4">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:720 %shl_ln740_190 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i10.i4, i10 %data_buf_V_14_1, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln740_190"/></StgValue>
</operation>

<operation id="381" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="723" bw="16" op_0_bw="14">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:721 %zext_ln740_128 = zext i14 %shl_ln740_190

]]></Node>
<StgValue><ssdm name="zext_ln740_128"/></StgValue>
</operation>

<operation id="382" st_id="1" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="724" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:722 %mul_ln740_24 = mul i16 %zext_ln740_57, i16 65328

]]></Node>
<StgValue><ssdm name="mul_ln740_24"/></StgValue>
</operation>

<operation id="383" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="727" bw="16" op_0_bw="10">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:725 %zext_ln740_58 = zext i10 %data_buf_V_14_2

]]></Node>
<StgValue><ssdm name="zext_ln740_58"/></StgValue>
</operation>

<operation id="384" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="728" bw="16" op_0_bw="16" op_1_bw="10" op_2_bw="6">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:726 %shl_ln740_192 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %data_buf_V_14_2, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln740_192"/></StgValue>
</operation>

<operation id="385" st_id="1" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="731" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:729 %mul_ln740_25 = mul i16 %zext_ln740_58, i16 352

]]></Node>
<StgValue><ssdm name="mul_ln740_25"/></StgValue>
</operation>

<operation id="386" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="732" bw="10" op_0_bw="10" op_1_bw="840" op_2_bw="32" op_3_bw="32">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:730 %tmp_104 = partselect i10 @_ssdm_op_PartSelect.i10.i840.i32.i32, i840 %p_read165, i32 710, i32 719

]]></Node>
<StgValue><ssdm name="tmp_104"/></StgValue>
</operation>

<operation id="387" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="735" bw="8" op_0_bw="8" op_1_bw="840" op_2_bw="32" op_3_bw="32">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:733 %tmp_105 = partselect i8 @_ssdm_op_PartSelect.i8.i840.i32.i32, i840 %p_read165, i32 710, i32 717

]]></Node>
<StgValue><ssdm name="tmp_105"/></StgValue>
</operation>

<operation id="388" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="740" bw="9" op_0_bw="9" op_1_bw="840" op_2_bw="32" op_3_bw="32">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:738 %tmp_106 = partselect i9 @_ssdm_op_PartSelect.i9.i840.i32.i32, i840 %p_read165, i32 710, i32 718

]]></Node>
<StgValue><ssdm name="tmp_106"/></StgValue>
</operation>

<operation id="389" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="743" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:741 %add_ln712_1859 = add i16 %sub_ln740_72, i16 %shl_ln740_192

]]></Node>
<StgValue><ssdm name="add_ln712_1859"/></StgValue>
</operation>

<operation id="390" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="746" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:744 %add_ln712_1861 = add i16 %zext_ln740_128, i16 %sub_ln740_74

]]></Node>
<StgValue><ssdm name="add_ln712_1861"/></StgValue>
</operation>

<operation id="391" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="750" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:748 %add_ln712_1864 = add i16 %zext_ln740_126, i16 %mul_ln740_24

]]></Node>
<StgValue><ssdm name="add_ln712_1864"/></StgValue>
</operation>

<operation id="392" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="758" bw="10" op_0_bw="10" op_1_bw="840" op_2_bw="32" op_3_bw="32">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:756 %tmp_107 = partselect i10 @_ssdm_op_PartSelect.i10.i840.i32.i32, i840 %p_read165, i32 580, i32 589

]]></Node>
<StgValue><ssdm name="tmp_107"/></StgValue>
</operation>

<operation id="393" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="759" bw="16" op_0_bw="16" op_1_bw="10" op_2_bw="6">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:757 %shl_ln740_198 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %tmp_107, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln740_198"/></StgValue>
</operation>

<operation id="394" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="760" bw="14" op_0_bw="14" op_1_bw="10" op_2_bw="4">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:758 %shl_ln740_199 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i10.i4, i10 %tmp_107, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln740_199"/></StgValue>
</operation>

<operation id="395" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="761" bw="16" op_0_bw="14">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:759 %zext_ln740_132 = zext i14 %shl_ln740_199

]]></Node>
<StgValue><ssdm name="zext_ln740_132"/></StgValue>
</operation>

<operation id="396" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="762" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:760 %sub_ln740_78 = sub i16 %zext_ln740_132, i16 %shl_ln740_198

]]></Node>
<StgValue><ssdm name="sub_ln740_78"/></StgValue>
</operation>

<operation id="397" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="763" bw="9" op_0_bw="9" op_1_bw="840" op_2_bw="32" op_3_bw="32">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:761 %tmp_108 = partselect i9 @_ssdm_op_PartSelect.i9.i840.i32.i32, i840 %p_read165, i32 580, i32 588

]]></Node>
<StgValue><ssdm name="tmp_108"/></StgValue>
</operation>

<operation id="398" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="764" bw="16" op_0_bw="16" op_1_bw="9" op_2_bw="7">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:762 %shl_ln740_200 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i9.i7, i9 %tmp_108, i7 0

]]></Node>
<StgValue><ssdm name="shl_ln740_200"/></StgValue>
</operation>

<operation id="399" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="765" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:763 %sub_ln740_79 = sub i16 0, i16 %shl_ln740_200

]]></Node>
<StgValue><ssdm name="sub_ln740_79"/></StgValue>
</operation>

<operation id="400" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="766" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:764 %sub_ln740_80 = sub i16 %sub_ln740_79, i16 %zext_ln740_132

]]></Node>
<StgValue><ssdm name="sub_ln740_80"/></StgValue>
</operation>

<operation id="401" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="767" bw="8" op_0_bw="8" op_1_bw="840" op_2_bw="32" op_3_bw="32">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:765 %tmp_109 = partselect i8 @_ssdm_op_PartSelect.i8.i840.i32.i32, i840 %p_read165, i32 580, i32 587

]]></Node>
<StgValue><ssdm name="tmp_109"/></StgValue>
</operation>

<operation id="402" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="769" bw="15" op_0_bw="15" op_1_bw="10" op_2_bw="5">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:767 %shl_ln740_202 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i10.i5, i10 %tmp_107, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln740_202"/></StgValue>
</operation>

<operation id="403" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="770" bw="16" op_0_bw="15">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:768 %zext_ln740_133 = zext i15 %shl_ln740_202

]]></Node>
<StgValue><ssdm name="zext_ln740_133"/></StgValue>
</operation>

<operation id="404" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="771" bw="16" op_0_bw="10">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:769 %zext_ln740_61 = zext i10 %data_buf_V_15_1

]]></Node>
<StgValue><ssdm name="zext_ln740_61"/></StgValue>
</operation>

<operation id="405" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="774" bw="8" op_0_bw="8" op_1_bw="840" op_2_bw="32" op_3_bw="32">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:772 %tmp_110 = partselect i8 @_ssdm_op_PartSelect.i8.i840.i32.i32, i840 %p_read165, i32 590, i32 597

]]></Node>
<StgValue><ssdm name="tmp_110"/></StgValue>
</operation>

<operation id="406" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="776" bw="14" op_0_bw="14" op_1_bw="10" op_2_bw="4">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:774 %shl_ln740_205 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i10.i4, i10 %data_buf_V_15_1, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln740_205"/></StgValue>
</operation>

<operation id="407" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="777" bw="16" op_0_bw="14">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:775 %zext_ln740_135 = zext i14 %shl_ln740_205

]]></Node>
<StgValue><ssdm name="zext_ln740_135"/></StgValue>
</operation>

<operation id="408" st_id="1" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="778" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:776 %mul_ln740_26 = mul i16 %zext_ln740_61, i16 65328

]]></Node>
<StgValue><ssdm name="mul_ln740_26"/></StgValue>
</operation>

<operation id="409" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="781" bw="16" op_0_bw="10">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:779 %zext_ln740_62 = zext i10 %data_buf_V_15_2

]]></Node>
<StgValue><ssdm name="zext_ln740_62"/></StgValue>
</operation>

<operation id="410" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="782" bw="16" op_0_bw="16" op_1_bw="10" op_2_bw="6">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:780 %shl_ln740_207 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %data_buf_V_15_2, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln740_207"/></StgValue>
</operation>

<operation id="411" st_id="1" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="785" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:783 %mul_ln740_27 = mul i16 %zext_ln740_62, i16 352

]]></Node>
<StgValue><ssdm name="mul_ln740_27"/></StgValue>
</operation>

<operation id="412" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="786" bw="10" op_0_bw="10" op_1_bw="840" op_2_bw="32" op_3_bw="32">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:784 %tmp_111 = partselect i10 @_ssdm_op_PartSelect.i10.i840.i32.i32, i840 %p_read165, i32 730, i32 739

]]></Node>
<StgValue><ssdm name="tmp_111"/></StgValue>
</operation>

<operation id="413" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="789" bw="8" op_0_bw="8" op_1_bw="840" op_2_bw="32" op_3_bw="32">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:787 %tmp_112 = partselect i8 @_ssdm_op_PartSelect.i8.i840.i32.i32, i840 %p_read165, i32 730, i32 737

]]></Node>
<StgValue><ssdm name="tmp_112"/></StgValue>
</operation>

<operation id="414" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="794" bw="9" op_0_bw="9" op_1_bw="840" op_2_bw="32" op_3_bw="32">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:792 %tmp_113 = partselect i9 @_ssdm_op_PartSelect.i9.i840.i32.i32, i840 %p_read165, i32 730, i32 738

]]></Node>
<StgValue><ssdm name="tmp_113"/></StgValue>
</operation>

<operation id="415" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="797" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:795 %add_ln712_1872 = add i16 %sub_ln740_78, i16 %shl_ln740_207

]]></Node>
<StgValue><ssdm name="add_ln712_1872"/></StgValue>
</operation>

<operation id="416" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="800" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:798 %add_ln712_1874 = add i16 %zext_ln740_135, i16 %sub_ln740_80

]]></Node>
<StgValue><ssdm name="add_ln712_1874"/></StgValue>
</operation>

<operation id="417" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="804" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:802 %add_ln712_1877 = add i16 %zext_ln740_133, i16 %mul_ln740_26

]]></Node>
<StgValue><ssdm name="add_ln712_1877"/></StgValue>
</operation>

<operation id="418" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="812" bw="10" op_0_bw="10" op_1_bw="840" op_2_bw="32" op_3_bw="32">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:810 %tmp_114 = partselect i10 @_ssdm_op_PartSelect.i10.i840.i32.i32, i840 %p_read165, i32 600, i32 609

]]></Node>
<StgValue><ssdm name="tmp_114"/></StgValue>
</operation>

<operation id="419" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="813" bw="16" op_0_bw="16" op_1_bw="10" op_2_bw="6">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:811 %shl_ln740_213 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %tmp_114, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln740_213"/></StgValue>
</operation>

<operation id="420" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="814" bw="14" op_0_bw="14" op_1_bw="10" op_2_bw="4">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:812 %shl_ln740_214 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i10.i4, i10 %tmp_114, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln740_214"/></StgValue>
</operation>

<operation id="421" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="815" bw="16" op_0_bw="14">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:813 %zext_ln740_139 = zext i14 %shl_ln740_214

]]></Node>
<StgValue><ssdm name="zext_ln740_139"/></StgValue>
</operation>

<operation id="422" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="816" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:814 %sub_ln740_84 = sub i16 %zext_ln740_139, i16 %shl_ln740_213

]]></Node>
<StgValue><ssdm name="sub_ln740_84"/></StgValue>
</operation>

<operation id="423" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="817" bw="9" op_0_bw="9" op_1_bw="840" op_2_bw="32" op_3_bw="32">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:815 %tmp_115 = partselect i9 @_ssdm_op_PartSelect.i9.i840.i32.i32, i840 %p_read165, i32 600, i32 608

]]></Node>
<StgValue><ssdm name="tmp_115"/></StgValue>
</operation>

<operation id="424" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="818" bw="16" op_0_bw="16" op_1_bw="9" op_2_bw="7">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:816 %shl_ln740_215 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i9.i7, i9 %tmp_115, i7 0

]]></Node>
<StgValue><ssdm name="shl_ln740_215"/></StgValue>
</operation>

<operation id="425" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="819" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:817 %sub_ln740_85 = sub i16 0, i16 %shl_ln740_215

]]></Node>
<StgValue><ssdm name="sub_ln740_85"/></StgValue>
</operation>

<operation id="426" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="820" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:818 %sub_ln740_86 = sub i16 %sub_ln740_85, i16 %zext_ln740_139

]]></Node>
<StgValue><ssdm name="sub_ln740_86"/></StgValue>
</operation>

<operation id="427" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="821" bw="8" op_0_bw="8" op_1_bw="840" op_2_bw="32" op_3_bw="32">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:819 %tmp_116 = partselect i8 @_ssdm_op_PartSelect.i8.i840.i32.i32, i840 %p_read165, i32 600, i32 607

]]></Node>
<StgValue><ssdm name="tmp_116"/></StgValue>
</operation>

<operation id="428" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="823" bw="15" op_0_bw="15" op_1_bw="10" op_2_bw="5">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:821 %shl_ln740_217 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i10.i5, i10 %tmp_114, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln740_217"/></StgValue>
</operation>

<operation id="429" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="824" bw="16" op_0_bw="15">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:822 %zext_ln740_140 = zext i15 %shl_ln740_217

]]></Node>
<StgValue><ssdm name="zext_ln740_140"/></StgValue>
</operation>

<operation id="430" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="825" bw="16" op_0_bw="10">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:823 %zext_ln740_65 = zext i10 %data_buf_V_16_1

]]></Node>
<StgValue><ssdm name="zext_ln740_65"/></StgValue>
</operation>

<operation id="431" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="828" bw="8" op_0_bw="8" op_1_bw="840" op_2_bw="32" op_3_bw="32">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:826 %tmp_117 = partselect i8 @_ssdm_op_PartSelect.i8.i840.i32.i32, i840 %p_read165, i32 610, i32 617

]]></Node>
<StgValue><ssdm name="tmp_117"/></StgValue>
</operation>

<operation id="432" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="830" bw="14" op_0_bw="14" op_1_bw="10" op_2_bw="4">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:828 %shl_ln740_220 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i10.i4, i10 %data_buf_V_16_1, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln740_220"/></StgValue>
</operation>

<operation id="433" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="831" bw="16" op_0_bw="14">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:829 %zext_ln740_142 = zext i14 %shl_ln740_220

]]></Node>
<StgValue><ssdm name="zext_ln740_142"/></StgValue>
</operation>

<operation id="434" st_id="1" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="832" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:830 %mul_ln740_28 = mul i16 %zext_ln740_65, i16 65328

]]></Node>
<StgValue><ssdm name="mul_ln740_28"/></StgValue>
</operation>

<operation id="435" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="835" bw="16" op_0_bw="10">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:833 %zext_ln740_66 = zext i10 %data_buf_V_16_2

]]></Node>
<StgValue><ssdm name="zext_ln740_66"/></StgValue>
</operation>

<operation id="436" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="836" bw="16" op_0_bw="16" op_1_bw="10" op_2_bw="6">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:834 %shl_ln740_222 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %data_buf_V_16_2, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln740_222"/></StgValue>
</operation>

<operation id="437" st_id="1" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="839" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:837 %mul_ln740_29 = mul i16 %zext_ln740_66, i16 352

]]></Node>
<StgValue><ssdm name="mul_ln740_29"/></StgValue>
</operation>

<operation id="438" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="840" bw="10" op_0_bw="10" op_1_bw="840" op_2_bw="32" op_3_bw="32">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:838 %tmp_118 = partselect i10 @_ssdm_op_PartSelect.i10.i840.i32.i32, i840 %p_read165, i32 750, i32 759

]]></Node>
<StgValue><ssdm name="tmp_118"/></StgValue>
</operation>

<operation id="439" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="843" bw="8" op_0_bw="8" op_1_bw="840" op_2_bw="32" op_3_bw="32">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:841 %tmp_119 = partselect i8 @_ssdm_op_PartSelect.i8.i840.i32.i32, i840 %p_read165, i32 750, i32 757

]]></Node>
<StgValue><ssdm name="tmp_119"/></StgValue>
</operation>

<operation id="440" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="848" bw="9" op_0_bw="9" op_1_bw="840" op_2_bw="32" op_3_bw="32">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:846 %tmp_120 = partselect i9 @_ssdm_op_PartSelect.i9.i840.i32.i32, i840 %p_read165, i32 750, i32 758

]]></Node>
<StgValue><ssdm name="tmp_120"/></StgValue>
</operation>

<operation id="441" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="851" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:849 %add_ln712_1885 = add i16 %sub_ln740_84, i16 %shl_ln740_222

]]></Node>
<StgValue><ssdm name="add_ln712_1885"/></StgValue>
</operation>

<operation id="442" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="854" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:852 %add_ln712_1887 = add i16 %zext_ln740_142, i16 %sub_ln740_86

]]></Node>
<StgValue><ssdm name="add_ln712_1887"/></StgValue>
</operation>

<operation id="443" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="858" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:856 %add_ln712_1890 = add i16 %zext_ln740_140, i16 %mul_ln740_28

]]></Node>
<StgValue><ssdm name="add_ln712_1890"/></StgValue>
</operation>

<operation id="444" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="866" bw="10" op_0_bw="10" op_1_bw="840" op_2_bw="32" op_3_bw="32">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:864 %tmp_121 = partselect i10 @_ssdm_op_PartSelect.i10.i840.i32.i32, i840 %p_read165, i32 620, i32 629

]]></Node>
<StgValue><ssdm name="tmp_121"/></StgValue>
</operation>

<operation id="445" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="867" bw="16" op_0_bw="16" op_1_bw="10" op_2_bw="6">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:865 %shl_ln740_228 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %tmp_121, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln740_228"/></StgValue>
</operation>

<operation id="446" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="868" bw="14" op_0_bw="14" op_1_bw="10" op_2_bw="4">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:866 %shl_ln740_229 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i10.i4, i10 %tmp_121, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln740_229"/></StgValue>
</operation>

<operation id="447" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="869" bw="16" op_0_bw="14">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:867 %zext_ln740_146 = zext i14 %shl_ln740_229

]]></Node>
<StgValue><ssdm name="zext_ln740_146"/></StgValue>
</operation>

<operation id="448" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="870" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:868 %sub_ln740_90 = sub i16 %zext_ln740_146, i16 %shl_ln740_228

]]></Node>
<StgValue><ssdm name="sub_ln740_90"/></StgValue>
</operation>

<operation id="449" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="871" bw="9" op_0_bw="9" op_1_bw="840" op_2_bw="32" op_3_bw="32">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:869 %tmp_122 = partselect i9 @_ssdm_op_PartSelect.i9.i840.i32.i32, i840 %p_read165, i32 620, i32 628

]]></Node>
<StgValue><ssdm name="tmp_122"/></StgValue>
</operation>

<operation id="450" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="872" bw="16" op_0_bw="16" op_1_bw="9" op_2_bw="7">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:870 %shl_ln740_230 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i9.i7, i9 %tmp_122, i7 0

]]></Node>
<StgValue><ssdm name="shl_ln740_230"/></StgValue>
</operation>

<operation id="451" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="873" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:871 %sub_ln740_91 = sub i16 0, i16 %shl_ln740_230

]]></Node>
<StgValue><ssdm name="sub_ln740_91"/></StgValue>
</operation>

<operation id="452" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="874" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:872 %sub_ln740_92 = sub i16 %sub_ln740_91, i16 %zext_ln740_146

]]></Node>
<StgValue><ssdm name="sub_ln740_92"/></StgValue>
</operation>

<operation id="453" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="875" bw="8" op_0_bw="8" op_1_bw="840" op_2_bw="32" op_3_bw="32">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:873 %tmp_123 = partselect i8 @_ssdm_op_PartSelect.i8.i840.i32.i32, i840 %p_read165, i32 620, i32 627

]]></Node>
<StgValue><ssdm name="tmp_123"/></StgValue>
</operation>

<operation id="454" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="877" bw="15" op_0_bw="15" op_1_bw="10" op_2_bw="5">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:875 %shl_ln740_232 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i10.i5, i10 %tmp_121, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln740_232"/></StgValue>
</operation>

<operation id="455" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="878" bw="16" op_0_bw="15">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:876 %zext_ln740_147 = zext i15 %shl_ln740_232

]]></Node>
<StgValue><ssdm name="zext_ln740_147"/></StgValue>
</operation>

<operation id="456" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="879" bw="16" op_0_bw="10">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:877 %zext_ln740_69 = zext i10 %data_buf_V_17_1

]]></Node>
<StgValue><ssdm name="zext_ln740_69"/></StgValue>
</operation>

<operation id="457" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="882" bw="8" op_0_bw="8" op_1_bw="840" op_2_bw="32" op_3_bw="32">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:880 %tmp_124 = partselect i8 @_ssdm_op_PartSelect.i8.i840.i32.i32, i840 %p_read165, i32 630, i32 637

]]></Node>
<StgValue><ssdm name="tmp_124"/></StgValue>
</operation>

<operation id="458" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="884" bw="14" op_0_bw="14" op_1_bw="10" op_2_bw="4">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:882 %shl_ln740_235 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i10.i4, i10 %data_buf_V_17_1, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln740_235"/></StgValue>
</operation>

<operation id="459" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="885" bw="16" op_0_bw="14">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:883 %zext_ln740_149 = zext i14 %shl_ln740_235

]]></Node>
<StgValue><ssdm name="zext_ln740_149"/></StgValue>
</operation>

<operation id="460" st_id="1" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="886" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:884 %mul_ln740_30 = mul i16 %zext_ln740_69, i16 65328

]]></Node>
<StgValue><ssdm name="mul_ln740_30"/></StgValue>
</operation>

<operation id="461" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="889" bw="16" op_0_bw="10">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:887 %zext_ln740_70 = zext i10 %data_buf_V_17_2

]]></Node>
<StgValue><ssdm name="zext_ln740_70"/></StgValue>
</operation>

<operation id="462" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="890" bw="16" op_0_bw="16" op_1_bw="10" op_2_bw="6">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:888 %shl_ln740_237 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %data_buf_V_17_2, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln740_237"/></StgValue>
</operation>

<operation id="463" st_id="1" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="893" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:891 %mul_ln740_31 = mul i16 %zext_ln740_70, i16 352

]]></Node>
<StgValue><ssdm name="mul_ln740_31"/></StgValue>
</operation>

<operation id="464" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="894" bw="10" op_0_bw="10" op_1_bw="840" op_2_bw="32" op_3_bw="32">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:892 %tmp_125 = partselect i10 @_ssdm_op_PartSelect.i10.i840.i32.i32, i840 %p_read165, i32 770, i32 779

]]></Node>
<StgValue><ssdm name="tmp_125"/></StgValue>
</operation>

<operation id="465" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="897" bw="8" op_0_bw="8" op_1_bw="840" op_2_bw="32" op_3_bw="32">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:895 %tmp_126 = partselect i8 @_ssdm_op_PartSelect.i8.i840.i32.i32, i840 %p_read165, i32 770, i32 777

]]></Node>
<StgValue><ssdm name="tmp_126"/></StgValue>
</operation>

<operation id="466" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="902" bw="9" op_0_bw="9" op_1_bw="840" op_2_bw="32" op_3_bw="32">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:900 %tmp_127 = partselect i9 @_ssdm_op_PartSelect.i9.i840.i32.i32, i840 %p_read165, i32 770, i32 778

]]></Node>
<StgValue><ssdm name="tmp_127"/></StgValue>
</operation>

<operation id="467" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="905" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:903 %add_ln712_1898 = add i16 %sub_ln740_90, i16 %shl_ln740_237

]]></Node>
<StgValue><ssdm name="add_ln712_1898"/></StgValue>
</operation>

<operation id="468" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="908" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:906 %add_ln712_1900 = add i16 %zext_ln740_149, i16 %sub_ln740_92

]]></Node>
<StgValue><ssdm name="add_ln712_1900"/></StgValue>
</operation>

<operation id="469" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="912" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:910 %add_ln712_1903 = add i16 %zext_ln740_147, i16 %mul_ln740_30

]]></Node>
<StgValue><ssdm name="add_ln712_1903"/></StgValue>
</operation>

<operation id="470" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="920" bw="10" op_0_bw="10" op_1_bw="840" op_2_bw="32" op_3_bw="32">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:918 %tmp_128 = partselect i10 @_ssdm_op_PartSelect.i10.i840.i32.i32, i840 %p_read165, i32 640, i32 649

]]></Node>
<StgValue><ssdm name="tmp_128"/></StgValue>
</operation>

<operation id="471" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="921" bw="16" op_0_bw="16" op_1_bw="10" op_2_bw="6">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:919 %shl_ln740_243 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %tmp_128, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln740_243"/></StgValue>
</operation>

<operation id="472" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="922" bw="14" op_0_bw="14" op_1_bw="10" op_2_bw="4">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:920 %shl_ln740_244 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i10.i4, i10 %tmp_128, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln740_244"/></StgValue>
</operation>

<operation id="473" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="923" bw="16" op_0_bw="14">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:921 %zext_ln740_153 = zext i14 %shl_ln740_244

]]></Node>
<StgValue><ssdm name="zext_ln740_153"/></StgValue>
</operation>

<operation id="474" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="924" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:922 %sub_ln740_96 = sub i16 %zext_ln740_153, i16 %shl_ln740_243

]]></Node>
<StgValue><ssdm name="sub_ln740_96"/></StgValue>
</operation>

<operation id="475" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="925" bw="9" op_0_bw="9" op_1_bw="840" op_2_bw="32" op_3_bw="32">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:923 %tmp_129 = partselect i9 @_ssdm_op_PartSelect.i9.i840.i32.i32, i840 %p_read165, i32 640, i32 648

]]></Node>
<StgValue><ssdm name="tmp_129"/></StgValue>
</operation>

<operation id="476" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="926" bw="16" op_0_bw="16" op_1_bw="9" op_2_bw="7">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:924 %shl_ln740_245 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i9.i7, i9 %tmp_129, i7 0

]]></Node>
<StgValue><ssdm name="shl_ln740_245"/></StgValue>
</operation>

<operation id="477" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="927" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:925 %sub_ln740_97 = sub i16 0, i16 %shl_ln740_245

]]></Node>
<StgValue><ssdm name="sub_ln740_97"/></StgValue>
</operation>

<operation id="478" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="928" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:926 %sub_ln740_98 = sub i16 %sub_ln740_97, i16 %zext_ln740_153

]]></Node>
<StgValue><ssdm name="sub_ln740_98"/></StgValue>
</operation>

<operation id="479" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="929" bw="8" op_0_bw="8" op_1_bw="840" op_2_bw="32" op_3_bw="32">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:927 %tmp_130 = partselect i8 @_ssdm_op_PartSelect.i8.i840.i32.i32, i840 %p_read165, i32 640, i32 647

]]></Node>
<StgValue><ssdm name="tmp_130"/></StgValue>
</operation>

<operation id="480" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="931" bw="15" op_0_bw="15" op_1_bw="10" op_2_bw="5">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:929 %shl_ln740_247 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i10.i5, i10 %tmp_128, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln740_247"/></StgValue>
</operation>

<operation id="481" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="932" bw="16" op_0_bw="15">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:930 %zext_ln740_154 = zext i15 %shl_ln740_247

]]></Node>
<StgValue><ssdm name="zext_ln740_154"/></StgValue>
</operation>

<operation id="482" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="933" bw="16" op_0_bw="10">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:931 %zext_ln740_73 = zext i10 %data_buf_V_18_1

]]></Node>
<StgValue><ssdm name="zext_ln740_73"/></StgValue>
</operation>

<operation id="483" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="936" bw="8" op_0_bw="8" op_1_bw="840" op_2_bw="32" op_3_bw="32">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:934 %tmp_131 = partselect i8 @_ssdm_op_PartSelect.i8.i840.i32.i32, i840 %p_read165, i32 650, i32 657

]]></Node>
<StgValue><ssdm name="tmp_131"/></StgValue>
</operation>

<operation id="484" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="938" bw="14" op_0_bw="14" op_1_bw="10" op_2_bw="4">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:936 %shl_ln740_250 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i10.i4, i10 %data_buf_V_18_1, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln740_250"/></StgValue>
</operation>

<operation id="485" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="939" bw="16" op_0_bw="14">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:937 %zext_ln740_156 = zext i14 %shl_ln740_250

]]></Node>
<StgValue><ssdm name="zext_ln740_156"/></StgValue>
</operation>

<operation id="486" st_id="1" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="940" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:938 %mul_ln740_32 = mul i16 %zext_ln740_73, i16 65328

]]></Node>
<StgValue><ssdm name="mul_ln740_32"/></StgValue>
</operation>

<operation id="487" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="943" bw="16" op_0_bw="10">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:941 %zext_ln740_74 = zext i10 %data_buf_V_18_2

]]></Node>
<StgValue><ssdm name="zext_ln740_74"/></StgValue>
</operation>

<operation id="488" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="944" bw="16" op_0_bw="16" op_1_bw="10" op_2_bw="6">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:942 %shl_ln740_252 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %data_buf_V_18_2, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln740_252"/></StgValue>
</operation>

<operation id="489" st_id="1" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="947" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:945 %mul_ln740_33 = mul i16 %zext_ln740_74, i16 352

]]></Node>
<StgValue><ssdm name="mul_ln740_33"/></StgValue>
</operation>

<operation id="490" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="948" bw="10" op_0_bw="10" op_1_bw="840" op_2_bw="32" op_3_bw="32">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:946 %tmp_132 = partselect i10 @_ssdm_op_PartSelect.i10.i840.i32.i32, i840 %p_read165, i32 790, i32 799

]]></Node>
<StgValue><ssdm name="tmp_132"/></StgValue>
</operation>

<operation id="491" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="951" bw="8" op_0_bw="8" op_1_bw="840" op_2_bw="32" op_3_bw="32">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:949 %tmp_133 = partselect i8 @_ssdm_op_PartSelect.i8.i840.i32.i32, i840 %p_read165, i32 790, i32 797

]]></Node>
<StgValue><ssdm name="tmp_133"/></StgValue>
</operation>

<operation id="492" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="956" bw="9" op_0_bw="9" op_1_bw="840" op_2_bw="32" op_3_bw="32">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:954 %tmp_134 = partselect i9 @_ssdm_op_PartSelect.i9.i840.i32.i32, i840 %p_read165, i32 790, i32 798

]]></Node>
<StgValue><ssdm name="tmp_134"/></StgValue>
</operation>

<operation id="493" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="959" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:957 %add_ln712_1911 = add i16 %sub_ln740_96, i16 %shl_ln740_252

]]></Node>
<StgValue><ssdm name="add_ln712_1911"/></StgValue>
</operation>

<operation id="494" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="962" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:960 %add_ln712_1913 = add i16 %zext_ln740_156, i16 %sub_ln740_98

]]></Node>
<StgValue><ssdm name="add_ln712_1913"/></StgValue>
</operation>

<operation id="495" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="966" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:964 %add_ln712_1916 = add i16 %zext_ln740_154, i16 %mul_ln740_32

]]></Node>
<StgValue><ssdm name="add_ln712_1916"/></StgValue>
</operation>

<operation id="496" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="974" bw="10" op_0_bw="10" op_1_bw="840" op_2_bw="32" op_3_bw="32">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:972 %tmp_135 = partselect i10 @_ssdm_op_PartSelect.i10.i840.i32.i32, i840 %p_read165, i32 660, i32 669

]]></Node>
<StgValue><ssdm name="tmp_135"/></StgValue>
</operation>

<operation id="497" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="975" bw="16" op_0_bw="16" op_1_bw="10" op_2_bw="6">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:973 %shl_ln740_258 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %tmp_135, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln740_258"/></StgValue>
</operation>

<operation id="498" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="976" bw="14" op_0_bw="14" op_1_bw="10" op_2_bw="4">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:974 %shl_ln740_259 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i10.i4, i10 %tmp_135, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln740_259"/></StgValue>
</operation>

<operation id="499" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="977" bw="16" op_0_bw="14">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:975 %zext_ln740_160 = zext i14 %shl_ln740_259

]]></Node>
<StgValue><ssdm name="zext_ln740_160"/></StgValue>
</operation>

<operation id="500" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="978" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:976 %sub_ln740_102 = sub i16 %zext_ln740_160, i16 %shl_ln740_258

]]></Node>
<StgValue><ssdm name="sub_ln740_102"/></StgValue>
</operation>

<operation id="501" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="979" bw="9" op_0_bw="9" op_1_bw="840" op_2_bw="32" op_3_bw="32">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:977 %tmp_136 = partselect i9 @_ssdm_op_PartSelect.i9.i840.i32.i32, i840 %p_read165, i32 660, i32 668

]]></Node>
<StgValue><ssdm name="tmp_136"/></StgValue>
</operation>

<operation id="502" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="980" bw="16" op_0_bw="16" op_1_bw="9" op_2_bw="7">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:978 %shl_ln740_260 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i9.i7, i9 %tmp_136, i7 0

]]></Node>
<StgValue><ssdm name="shl_ln740_260"/></StgValue>
</operation>

<operation id="503" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="981" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:979 %sub_ln740_103 = sub i16 0, i16 %shl_ln740_260

]]></Node>
<StgValue><ssdm name="sub_ln740_103"/></StgValue>
</operation>

<operation id="504" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="982" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:980 %sub_ln740_104 = sub i16 %sub_ln740_103, i16 %zext_ln740_160

]]></Node>
<StgValue><ssdm name="sub_ln740_104"/></StgValue>
</operation>

<operation id="505" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="983" bw="8" op_0_bw="8" op_1_bw="840" op_2_bw="32" op_3_bw="32">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:981 %tmp_137 = partselect i8 @_ssdm_op_PartSelect.i8.i840.i32.i32, i840 %p_read165, i32 660, i32 667

]]></Node>
<StgValue><ssdm name="tmp_137"/></StgValue>
</operation>

<operation id="506" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="985" bw="15" op_0_bw="15" op_1_bw="10" op_2_bw="5">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:983 %shl_ln740_262 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i10.i5, i10 %tmp_135, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln740_262"/></StgValue>
</operation>

<operation id="507" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="986" bw="16" op_0_bw="15">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:984 %zext_ln740_161 = zext i15 %shl_ln740_262

]]></Node>
<StgValue><ssdm name="zext_ln740_161"/></StgValue>
</operation>

<operation id="508" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="987" bw="16" op_0_bw="10">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:985 %zext_ln740_77 = zext i10 %data_buf_V_19_1

]]></Node>
<StgValue><ssdm name="zext_ln740_77"/></StgValue>
</operation>

<operation id="509" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="990" bw="8" op_0_bw="8" op_1_bw="840" op_2_bw="32" op_3_bw="32">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:988 %tmp_138 = partselect i8 @_ssdm_op_PartSelect.i8.i840.i32.i32, i840 %p_read165, i32 670, i32 677

]]></Node>
<StgValue><ssdm name="tmp_138"/></StgValue>
</operation>

<operation id="510" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="992" bw="14" op_0_bw="14" op_1_bw="10" op_2_bw="4">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:990 %shl_ln740_265 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i10.i4, i10 %data_buf_V_19_1, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln740_265"/></StgValue>
</operation>

<operation id="511" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="993" bw="16" op_0_bw="14">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:991 %zext_ln740_163 = zext i14 %shl_ln740_265

]]></Node>
<StgValue><ssdm name="zext_ln740_163"/></StgValue>
</operation>

<operation id="512" st_id="1" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="994" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:992 %mul_ln740_34 = mul i16 %zext_ln740_77, i16 65328

]]></Node>
<StgValue><ssdm name="mul_ln740_34"/></StgValue>
</operation>

<operation id="513" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="997" bw="16" op_0_bw="10">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:995 %zext_ln740_78 = zext i10 %data_buf_V_19_2

]]></Node>
<StgValue><ssdm name="zext_ln740_78"/></StgValue>
</operation>

<operation id="514" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="998" bw="16" op_0_bw="16" op_1_bw="10" op_2_bw="6">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:996 %shl_ln740_267 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %data_buf_V_19_2, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln740_267"/></StgValue>
</operation>

<operation id="515" st_id="1" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1001" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:999 %mul_ln740_35 = mul i16 %zext_ln740_78, i16 352

]]></Node>
<StgValue><ssdm name="mul_ln740_35"/></StgValue>
</operation>

<operation id="516" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1002" bw="10" op_0_bw="10" op_1_bw="840" op_2_bw="32" op_3_bw="32">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:1000 %tmp_139 = partselect i10 @_ssdm_op_PartSelect.i10.i840.i32.i32, i840 %p_read165, i32 810, i32 819

]]></Node>
<StgValue><ssdm name="tmp_139"/></StgValue>
</operation>

<operation id="517" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1005" bw="8" op_0_bw="8" op_1_bw="840" op_2_bw="32" op_3_bw="32">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:1003 %tmp_140 = partselect i8 @_ssdm_op_PartSelect.i8.i840.i32.i32, i840 %p_read165, i32 810, i32 817

]]></Node>
<StgValue><ssdm name="tmp_140"/></StgValue>
</operation>

<operation id="518" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1010" bw="9" op_0_bw="9" op_1_bw="840" op_2_bw="32" op_3_bw="32">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:1008 %tmp_141 = partselect i9 @_ssdm_op_PartSelect.i9.i840.i32.i32, i840 %p_read165, i32 810, i32 818

]]></Node>
<StgValue><ssdm name="tmp_141"/></StgValue>
</operation>

<operation id="519" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1013" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:1011 %add_ln712_1924 = add i16 %sub_ln740_102, i16 %shl_ln740_267

]]></Node>
<StgValue><ssdm name="add_ln712_1924"/></StgValue>
</operation>

<operation id="520" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1016" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:1014 %add_ln712_1926 = add i16 %zext_ln740_163, i16 %sub_ln740_104

]]></Node>
<StgValue><ssdm name="add_ln712_1926"/></StgValue>
</operation>

<operation id="521" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1020" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:1018 %add_ln712_1929 = add i16 %zext_ln740_161, i16 %mul_ln740_34

]]></Node>
<StgValue><ssdm name="add_ln712_1929"/></StgValue>
</operation>

<operation id="522" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1028" bw="10" op_0_bw="10" op_1_bw="840" op_2_bw="32" op_3_bw="32">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:1026 %tmp_142 = partselect i10 @_ssdm_op_PartSelect.i10.i840.i32.i32, i840 %p_read165, i32 680, i32 689

]]></Node>
<StgValue><ssdm name="tmp_142"/></StgValue>
</operation>

<operation id="523" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1029" bw="16" op_0_bw="16" op_1_bw="10" op_2_bw="6">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:1027 %shl_ln740_273 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %tmp_142, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln740_273"/></StgValue>
</operation>

<operation id="524" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1030" bw="14" op_0_bw="14" op_1_bw="10" op_2_bw="4">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:1028 %shl_ln740_274 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i10.i4, i10 %tmp_142, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln740_274"/></StgValue>
</operation>

<operation id="525" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1031" bw="16" op_0_bw="14">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:1029 %zext_ln740_167 = zext i14 %shl_ln740_274

]]></Node>
<StgValue><ssdm name="zext_ln740_167"/></StgValue>
</operation>

<operation id="526" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1032" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:1030 %sub_ln740_108 = sub i16 %zext_ln740_167, i16 %shl_ln740_273

]]></Node>
<StgValue><ssdm name="sub_ln740_108"/></StgValue>
</operation>

<operation id="527" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1033" bw="9" op_0_bw="9" op_1_bw="840" op_2_bw="32" op_3_bw="32">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:1031 %tmp_143 = partselect i9 @_ssdm_op_PartSelect.i9.i840.i32.i32, i840 %p_read165, i32 680, i32 688

]]></Node>
<StgValue><ssdm name="tmp_143"/></StgValue>
</operation>

<operation id="528" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1034" bw="16" op_0_bw="16" op_1_bw="9" op_2_bw="7">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:1032 %shl_ln740_275 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i9.i7, i9 %tmp_143, i7 0

]]></Node>
<StgValue><ssdm name="shl_ln740_275"/></StgValue>
</operation>

<operation id="529" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1035" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:1033 %sub_ln740_109 = sub i16 0, i16 %shl_ln740_275

]]></Node>
<StgValue><ssdm name="sub_ln740_109"/></StgValue>
</operation>

<operation id="530" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1036" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:1034 %sub_ln740_110 = sub i16 %sub_ln740_109, i16 %zext_ln740_167

]]></Node>
<StgValue><ssdm name="sub_ln740_110"/></StgValue>
</operation>

<operation id="531" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1037" bw="8" op_0_bw="8" op_1_bw="840" op_2_bw="32" op_3_bw="32">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:1035 %tmp_144 = partselect i8 @_ssdm_op_PartSelect.i8.i840.i32.i32, i840 %p_read165, i32 680, i32 687

]]></Node>
<StgValue><ssdm name="tmp_144"/></StgValue>
</operation>

<operation id="532" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1039" bw="15" op_0_bw="15" op_1_bw="10" op_2_bw="5">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:1037 %shl_ln740_277 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i10.i5, i10 %tmp_142, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln740_277"/></StgValue>
</operation>

<operation id="533" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1040" bw="16" op_0_bw="15">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:1038 %zext_ln740_168 = zext i15 %shl_ln740_277

]]></Node>
<StgValue><ssdm name="zext_ln740_168"/></StgValue>
</operation>

<operation id="534" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1041" bw="16" op_0_bw="10">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:1039 %zext_ln740_81 = zext i10 %data_buf_V_20_1

]]></Node>
<StgValue><ssdm name="zext_ln740_81"/></StgValue>
</operation>

<operation id="535" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1044" bw="8" op_0_bw="8" op_1_bw="840" op_2_bw="32" op_3_bw="32">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:1042 %tmp_145 = partselect i8 @_ssdm_op_PartSelect.i8.i840.i32.i32, i840 %p_read165, i32 690, i32 697

]]></Node>
<StgValue><ssdm name="tmp_145"/></StgValue>
</operation>

<operation id="536" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1046" bw="14" op_0_bw="14" op_1_bw="10" op_2_bw="4">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:1044 %shl_ln740_280 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i10.i4, i10 %data_buf_V_20_1, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln740_280"/></StgValue>
</operation>

<operation id="537" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1047" bw="16" op_0_bw="14">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:1045 %zext_ln740_170 = zext i14 %shl_ln740_280

]]></Node>
<StgValue><ssdm name="zext_ln740_170"/></StgValue>
</operation>

<operation id="538" st_id="1" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1048" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:1046 %mul_ln740_36 = mul i16 %zext_ln740_81, i16 65328

]]></Node>
<StgValue><ssdm name="mul_ln740_36"/></StgValue>
</operation>

<operation id="539" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1051" bw="16" op_0_bw="10">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:1049 %zext_ln740_82 = zext i10 %data_buf_V_20_2

]]></Node>
<StgValue><ssdm name="zext_ln740_82"/></StgValue>
</operation>

<operation id="540" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1052" bw="16" op_0_bw="16" op_1_bw="10" op_2_bw="6">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:1050 %shl_ln740_282 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %data_buf_V_20_2, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln740_282"/></StgValue>
</operation>

<operation id="541" st_id="1" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1055" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:1053 %mul_ln740_37 = mul i16 %zext_ln740_82, i16 352

]]></Node>
<StgValue><ssdm name="mul_ln740_37"/></StgValue>
</operation>

<operation id="542" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1056" bw="10" op_0_bw="10" op_1_bw="840" op_2_bw="32" op_3_bw="32">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:1054 %tmp_146 = partselect i10 @_ssdm_op_PartSelect.i10.i840.i32.i32, i840 %p_read165, i32 830, i32 839

]]></Node>
<StgValue><ssdm name="tmp_146"/></StgValue>
</operation>

<operation id="543" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1059" bw="8" op_0_bw="8" op_1_bw="840" op_2_bw="32" op_3_bw="32">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:1057 %tmp_147 = partselect i8 @_ssdm_op_PartSelect.i8.i840.i32.i32, i840 %p_read165, i32 830, i32 837

]]></Node>
<StgValue><ssdm name="tmp_147"/></StgValue>
</operation>

<operation id="544" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1064" bw="9" op_0_bw="9" op_1_bw="840" op_2_bw="32" op_3_bw="32">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:1062 %tmp_148 = partselect i9 @_ssdm_op_PartSelect.i9.i840.i32.i32, i840 %p_read165, i32 830, i32 838

]]></Node>
<StgValue><ssdm name="tmp_148"/></StgValue>
</operation>

<operation id="545" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1067" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:1065 %add_ln712_1937 = add i16 %sub_ln740_108, i16 %shl_ln740_282

]]></Node>
<StgValue><ssdm name="add_ln712_1937"/></StgValue>
</operation>

<operation id="546" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1070" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:1068 %add_ln712_1939 = add i16 %zext_ln740_170, i16 %sub_ln740_110

]]></Node>
<StgValue><ssdm name="add_ln712_1939"/></StgValue>
</operation>

<operation id="547" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1074" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:1072 %add_ln712_1942 = add i16 %zext_ln740_168, i16 %mul_ln740_36

]]></Node>
<StgValue><ssdm name="add_ln712_1942"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="548" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="0">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:1 %speclatency_ln0 = speclatency void @_ssdm_op_SpecLatency, i64 0, i64 1, void @empty_2

]]></Node>
<StgValue><ssdm name="speclatency_ln0"/></StgValue>
</operation>

<operation id="549" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:2 %specresourcelimit_ln29 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 98, void @empty_1, void @empty_2, void @empty_2, void @empty_2

]]></Node>
<StgValue><ssdm name="specresourcelimit_ln29"/></StgValue>
</operation>

<operation id="550" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:52 %shl_ln740_3 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %trunc_ln740_2, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln740_3"/></StgValue>
</operation>

<operation id="551" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="15" op_0_bw="15" op_1_bw="10" op_2_bw="5">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:56 %shl_ln740_5 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i10.i5, i10 %tmp_3, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln740_5"/></StgValue>
</operation>

<operation id="552" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="16" op_0_bw="15">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:57 %zext_ln740_4 = zext i15 %shl_ln740_5

]]></Node>
<StgValue><ssdm name="zext_ln740_4"/></StgValue>
</operation>

<operation id="553" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:59 %shl_ln740_6 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %tmp_s, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln740_6"/></StgValue>
</operation>

<operation id="554" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="16" op_0_bw="16" op_1_bw="10" op_2_bw="6">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:63 %shl_ln740_8 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %tmp_3, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln740_8"/></StgValue>
</operation>

<operation id="555" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:64 %sub_ln740_3 = sub i16 %zext_ln740_7, i16 %shl_ln740_8

]]></Node>
<StgValue><ssdm name="sub_ln740_3"/></StgValue>
</operation>

<operation id="556" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="15" op_0_bw="15" op_1_bw="10" op_2_bw="5">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:67 %shl_ln740_s = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i10.i5, i10 %tmp_4, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln740_s"/></StgValue>
</operation>

<operation id="557" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="16" op_0_bw="15">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:68 %zext_ln740_8 = zext i15 %shl_ln740_s

]]></Node>
<StgValue><ssdm name="zext_ln740_8"/></StgValue>
</operation>

<operation id="558" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="15" op_0_bw="15" op_1_bw="10" op_2_bw="5">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:71 %shl_ln740_10 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i10.i5, i10 %tmp_15, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln740_10"/></StgValue>
</operation>

<operation id="559" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="16" op_0_bw="15">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:72 %zext_ln740_11 = zext i15 %shl_ln740_10

]]></Node>
<StgValue><ssdm name="zext_ln740_11"/></StgValue>
</operation>

<operation id="560" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:74 %shl_ln740_11 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %tmp_16, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln740_11"/></StgValue>
</operation>

<operation id="561" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="14" op_0_bw="14" op_1_bw="10" op_2_bw="4">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:75 %shl_ln740_12 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i10.i4, i10 %tmp_15, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln740_12"/></StgValue>
</operation>

<operation id="562" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="16" op_0_bw="14">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:76 %zext_ln740_12 = zext i14 %shl_ln740_12

]]></Node>
<StgValue><ssdm name="zext_ln740_12"/></StgValue>
</operation>

<operation id="563" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:77 %sub_ln740_4 = sub i16 %shl_ln740_11, i16 %zext_ln740_12

]]></Node>
<StgValue><ssdm name="sub_ln740_4"/></StgValue>
</operation>

<operation id="564" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="16" op_0_bw="16" op_1_bw="9" op_2_bw="7">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:79 %shl_ln740_13 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i9.i7, i9 %tmp_17, i7 0

]]></Node>
<StgValue><ssdm name="shl_ln740_13"/></StgValue>
</operation>

<operation id="565" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:80 %sub_ln740_5 = sub i16 %zext_ln740_11, i16 %shl_ln740_13

]]></Node>
<StgValue><ssdm name="sub_ln740_5"/></StgValue>
</operation>

<operation id="566" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:82 %add_ln712_1704 = add i16 %add_ln712, i16 %zext_ln740_4

]]></Node>
<StgValue><ssdm name="add_ln712_1704"/></StgValue>
</operation>

<operation id="567" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:83 %sub_ln712 = sub i16 %add_ln712_1704, i16 %zext_ln740_11

]]></Node>
<StgValue><ssdm name="sub_ln712"/></StgValue>
</operation>

<operation id="568" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:85 %add_ln712_1706 = add i16 %add_ln712_1705, i16 %shl_ln740_6

]]></Node>
<StgValue><ssdm name="add_ln712_1706"/></StgValue>
</operation>

<operation id="569" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:86 %sub_ln712_1 = sub i16 %add_ln712_1706, i16 %zext_ln740_8

]]></Node>
<StgValue><ssdm name="sub_ln712_1"/></StgValue>
</operation>

<operation id="570" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:87 %add_ln712_1707 = add i16 %sub_ln712_1, i16 %sub_ln740_4

]]></Node>
<StgValue><ssdm name="add_ln712_1707"/></StgValue>
</operation>

<operation id="571" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:89 %add_ln712_1709 = add i16 %add_ln712_1708, i16 %shl_ln740_3

]]></Node>
<StgValue><ssdm name="add_ln712_1709"/></StgValue>
</operation>

<operation id="572" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:90 %add_ln712_1710 = add i16 %zext_ln740_11, i16 %shl_ln740_11

]]></Node>
<StgValue><ssdm name="add_ln712_1710"/></StgValue>
</operation>

<operation id="573" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:91 %add_ln712_1711 = add i16 %add_ln712_1710, i16 %zext_ln740_8

]]></Node>
<StgValue><ssdm name="add_ln712_1711"/></StgValue>
</operation>

<operation id="574" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:92 %add_ln712_1712 = add i16 %add_ln712_1711, i16 %add_ln712_1709

]]></Node>
<StgValue><ssdm name="add_ln712_1712"/></StgValue>
</operation>

<operation id="575" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:93 %add_ln712_1713 = add i16 %sub_ln740_3, i16 %shl_ln740_3

]]></Node>
<StgValue><ssdm name="add_ln712_1713"/></StgValue>
</operation>

<operation id="576" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:94 %add_ln712_1714 = add i16 %mul_ln740_1, i16 %sub_ln740_5

]]></Node>
<StgValue><ssdm name="add_ln712_1714"/></StgValue>
</operation>

<operation id="577" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:95 %add_ln712_1715 = add i16 %add_ln712_1714, i16 %add_ln712_1713

]]></Node>
<StgValue><ssdm name="add_ln712_1715"/></StgValue>
</operation>

<operation id="578" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:106 %shl_ln740_17 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %tmp_20, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln740_17"/></StgValue>
</operation>

<operation id="579" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="15" op_0_bw="15" op_1_bw="10" op_2_bw="5">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:110 %shl_ln740_19 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i10.i5, i10 %tmp_7, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln740_19"/></StgValue>
</operation>

<operation id="580" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="16" op_0_bw="15">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:111 %zext_ln740_19 = zext i15 %shl_ln740_19

]]></Node>
<StgValue><ssdm name="zext_ln740_19"/></StgValue>
</operation>

<operation id="581" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:113 %shl_ln740_20 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %tmp_21, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln740_20"/></StgValue>
</operation>

<operation id="582" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="16" op_0_bw="16" op_1_bw="10" op_2_bw="6">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:117 %shl_ln740_22 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %tmp_7, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln740_22"/></StgValue>
</operation>

<operation id="583" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:118 %sub_ln740_9 = sub i16 %zext_ln740_20, i16 %shl_ln740_22

]]></Node>
<StgValue><ssdm name="sub_ln740_9"/></StgValue>
</operation>

<operation id="584" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="15" op_0_bw="15" op_1_bw="10" op_2_bw="5">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:121 %shl_ln740_24 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i10.i5, i10 %tmp_8, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln740_24"/></StgValue>
</operation>

<operation id="585" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="16" op_0_bw="15">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:122 %zext_ln740_23 = zext i15 %shl_ln740_24

]]></Node>
<StgValue><ssdm name="zext_ln740_23"/></StgValue>
</operation>

<operation id="586" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="15" op_0_bw="15" op_1_bw="10" op_2_bw="5">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:125 %shl_ln740_25 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i10.i5, i10 %tmp_22, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln740_25"/></StgValue>
</operation>

<operation id="587" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="16" op_0_bw="15">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:126 %zext_ln740_24 = zext i15 %shl_ln740_25

]]></Node>
<StgValue><ssdm name="zext_ln740_24"/></StgValue>
</operation>

<operation id="588" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:128 %shl_ln740_26 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %tmp_23, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln740_26"/></StgValue>
</operation>

<operation id="589" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="14" op_0_bw="14" op_1_bw="10" op_2_bw="4">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:129 %shl_ln740_27 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i10.i4, i10 %tmp_22, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln740_27"/></StgValue>
</operation>

<operation id="590" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="16" op_0_bw="14">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:130 %zext_ln740_27 = zext i14 %shl_ln740_27

]]></Node>
<StgValue><ssdm name="zext_ln740_27"/></StgValue>
</operation>

<operation id="591" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:131 %sub_ln740_10 = sub i16 %shl_ln740_26, i16 %zext_ln740_27

]]></Node>
<StgValue><ssdm name="sub_ln740_10"/></StgValue>
</operation>

<operation id="592" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="16" op_0_bw="16" op_1_bw="9" op_2_bw="7">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:133 %shl_ln740_28 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i9.i7, i9 %tmp_24, i7 0

]]></Node>
<StgValue><ssdm name="shl_ln740_28"/></StgValue>
</operation>

<operation id="593" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:134 %sub_ln740_11 = sub i16 %zext_ln740_24, i16 %shl_ln740_28

]]></Node>
<StgValue><ssdm name="sub_ln740_11"/></StgValue>
</operation>

<operation id="594" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:136 %add_ln712_1717 = add i16 %add_ln712_1716, i16 %zext_ln740_19

]]></Node>
<StgValue><ssdm name="add_ln712_1717"/></StgValue>
</operation>

<operation id="595" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:137 %sub_ln712_2 = sub i16 %add_ln712_1717, i16 %zext_ln740_24

]]></Node>
<StgValue><ssdm name="sub_ln712_2"/></StgValue>
</operation>

<operation id="596" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:139 %add_ln712_1719 = add i16 %add_ln712_1718, i16 %shl_ln740_20

]]></Node>
<StgValue><ssdm name="add_ln712_1719"/></StgValue>
</operation>

<operation id="597" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:140 %sub_ln712_3 = sub i16 %add_ln712_1719, i16 %zext_ln740_23

]]></Node>
<StgValue><ssdm name="sub_ln712_3"/></StgValue>
</operation>

<operation id="598" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:141 %add_ln712_1720 = add i16 %sub_ln712_3, i16 %sub_ln740_10

]]></Node>
<StgValue><ssdm name="add_ln712_1720"/></StgValue>
</operation>

<operation id="599" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:143 %add_ln712_1722 = add i16 %add_ln712_1721, i16 %shl_ln740_17

]]></Node>
<StgValue><ssdm name="add_ln712_1722"/></StgValue>
</operation>

<operation id="600" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:144 %add_ln712_1723 = add i16 %zext_ln740_24, i16 %shl_ln740_26

]]></Node>
<StgValue><ssdm name="add_ln712_1723"/></StgValue>
</operation>

<operation id="601" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:145 %add_ln712_1724 = add i16 %add_ln712_1723, i16 %zext_ln740_23

]]></Node>
<StgValue><ssdm name="add_ln712_1724"/></StgValue>
</operation>

<operation id="602" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:146 %add_ln712_1725 = add i16 %add_ln712_1724, i16 %add_ln712_1722

]]></Node>
<StgValue><ssdm name="add_ln712_1725"/></StgValue>
</operation>

<operation id="603" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:147 %add_ln712_1726 = add i16 %sub_ln740_9, i16 %shl_ln740_17

]]></Node>
<StgValue><ssdm name="add_ln712_1726"/></StgValue>
</operation>

<operation id="604" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:148 %add_ln712_1727 = add i16 %mul_ln740_3, i16 %sub_ln740_11

]]></Node>
<StgValue><ssdm name="add_ln712_1727"/></StgValue>
</operation>

<operation id="605" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:149 %add_ln712_1728 = add i16 %add_ln712_1727, i16 %add_ln712_1726

]]></Node>
<StgValue><ssdm name="add_ln712_1728"/></StgValue>
</operation>

<operation id="606" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:160 %shl_ln740_32 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %tmp_27, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln740_32"/></StgValue>
</operation>

<operation id="607" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="15" op_0_bw="15" op_1_bw="10" op_2_bw="5">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:164 %shl_ln740_34 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i10.i5, i10 %tmp_1, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln740_34"/></StgValue>
</operation>

<operation id="608" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="16" op_0_bw="15">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:165 %zext_ln740_32 = zext i15 %shl_ln740_34

]]></Node>
<StgValue><ssdm name="zext_ln740_32"/></StgValue>
</operation>

<operation id="609" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:167 %shl_ln740_35 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %tmp_28, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln740_35"/></StgValue>
</operation>

<operation id="610" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="16" op_0_bw="16" op_1_bw="10" op_2_bw="6">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:171 %shl_ln740_37 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %tmp_1, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln740_37"/></StgValue>
</operation>

<operation id="611" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:172 %sub_ln740_15 = sub i16 %zext_ln740_35, i16 %shl_ln740_37

]]></Node>
<StgValue><ssdm name="sub_ln740_15"/></StgValue>
</operation>

<operation id="612" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="15" op_0_bw="15" op_1_bw="10" op_2_bw="5">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:175 %shl_ln740_39 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i10.i5, i10 %tmp_2, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln740_39"/></StgValue>
</operation>

<operation id="613" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="16" op_0_bw="15">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:176 %zext_ln740_36 = zext i15 %shl_ln740_39

]]></Node>
<StgValue><ssdm name="zext_ln740_36"/></StgValue>
</operation>

<operation id="614" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="15" op_0_bw="15" op_1_bw="10" op_2_bw="5">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:179 %shl_ln740_40 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i10.i5, i10 %tmp_29, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln740_40"/></StgValue>
</operation>

<operation id="615" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="16" op_0_bw="15">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:180 %zext_ln740_37 = zext i15 %shl_ln740_40

]]></Node>
<StgValue><ssdm name="zext_ln740_37"/></StgValue>
</operation>

<operation id="616" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:182 %shl_ln740_41 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %tmp_30, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln740_41"/></StgValue>
</operation>

<operation id="617" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="14" op_0_bw="14" op_1_bw="10" op_2_bw="4">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:183 %shl_ln740_42 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i10.i4, i10 %tmp_29, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln740_42"/></StgValue>
</operation>

<operation id="618" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="16" op_0_bw="14">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:184 %zext_ln740_38 = zext i14 %shl_ln740_42

]]></Node>
<StgValue><ssdm name="zext_ln740_38"/></StgValue>
</operation>

<operation id="619" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:185 %sub_ln740_16 = sub i16 %shl_ln740_41, i16 %zext_ln740_38

]]></Node>
<StgValue><ssdm name="sub_ln740_16"/></StgValue>
</operation>

<operation id="620" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="16" op_0_bw="16" op_1_bw="9" op_2_bw="7">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:187 %shl_ln740_43 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i9.i7, i9 %tmp_31, i7 0

]]></Node>
<StgValue><ssdm name="shl_ln740_43"/></StgValue>
</operation>

<operation id="621" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:188 %sub_ln740_17 = sub i16 %zext_ln740_37, i16 %shl_ln740_43

]]></Node>
<StgValue><ssdm name="sub_ln740_17"/></StgValue>
</operation>

<operation id="622" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:190 %add_ln712_1730 = add i16 %add_ln712_1729, i16 %zext_ln740_32

]]></Node>
<StgValue><ssdm name="add_ln712_1730"/></StgValue>
</operation>

<operation id="623" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:191 %sub_ln712_4 = sub i16 %add_ln712_1730, i16 %zext_ln740_37

]]></Node>
<StgValue><ssdm name="sub_ln712_4"/></StgValue>
</operation>

<operation id="624" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:193 %add_ln712_1732 = add i16 %add_ln712_1731, i16 %shl_ln740_35

]]></Node>
<StgValue><ssdm name="add_ln712_1732"/></StgValue>
</operation>

<operation id="625" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:194 %sub_ln712_5 = sub i16 %add_ln712_1732, i16 %zext_ln740_36

]]></Node>
<StgValue><ssdm name="sub_ln712_5"/></StgValue>
</operation>

<operation id="626" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:195 %add_ln712_1733 = add i16 %sub_ln712_5, i16 %sub_ln740_16

]]></Node>
<StgValue><ssdm name="add_ln712_1733"/></StgValue>
</operation>

<operation id="627" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:197 %add_ln712_1735 = add i16 %add_ln712_1734, i16 %shl_ln740_32

]]></Node>
<StgValue><ssdm name="add_ln712_1735"/></StgValue>
</operation>

<operation id="628" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:198 %add_ln712_1736 = add i16 %zext_ln740_37, i16 %shl_ln740_41

]]></Node>
<StgValue><ssdm name="add_ln712_1736"/></StgValue>
</operation>

<operation id="629" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:199 %add_ln712_1737 = add i16 %add_ln712_1736, i16 %zext_ln740_36

]]></Node>
<StgValue><ssdm name="add_ln712_1737"/></StgValue>
</operation>

<operation id="630" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:200 %add_ln712_1738 = add i16 %add_ln712_1737, i16 %add_ln712_1735

]]></Node>
<StgValue><ssdm name="add_ln712_1738"/></StgValue>
</operation>

<operation id="631" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:201 %add_ln712_1739 = add i16 %sub_ln740_15, i16 %shl_ln740_32

]]></Node>
<StgValue><ssdm name="add_ln712_1739"/></StgValue>
</operation>

<operation id="632" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:202 %add_ln712_1740 = add i16 %mul_ln740_5, i16 %sub_ln740_17

]]></Node>
<StgValue><ssdm name="add_ln712_1740"/></StgValue>
</operation>

<operation id="633" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:203 %add_ln712_1741 = add i16 %add_ln712_1740, i16 %add_ln712_1739

]]></Node>
<StgValue><ssdm name="add_ln712_1741"/></StgValue>
</operation>

<operation id="634" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:214 %shl_ln740_47 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %tmp_34, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln740_47"/></StgValue>
</operation>

<operation id="635" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="15" op_0_bw="15" op_1_bw="10" op_2_bw="5">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:218 %shl_ln740_49 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i10.i5, i10 %data_buf_V_3_1, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln740_49"/></StgValue>
</operation>

<operation id="636" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="16" op_0_bw="15">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:219 %zext_ln740_43 = zext i15 %shl_ln740_49

]]></Node>
<StgValue><ssdm name="zext_ln740_43"/></StgValue>
</operation>

<operation id="637" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:221 %shl_ln740_50 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %tmp_35, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln740_50"/></StgValue>
</operation>

<operation id="638" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="16" op_0_bw="16" op_1_bw="10" op_2_bw="6">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:225 %shl_ln740_52 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %data_buf_V_3_1, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln740_52"/></StgValue>
</operation>

<operation id="639" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:226 %sub_ln740_21 = sub i16 %zext_ln740_44, i16 %shl_ln740_52

]]></Node>
<StgValue><ssdm name="sub_ln740_21"/></StgValue>
</operation>

<operation id="640" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="15" op_0_bw="15" op_1_bw="10" op_2_bw="5">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:229 %shl_ln740_54 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i10.i5, i10 %data_buf_V_3_2, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln740_54"/></StgValue>
</operation>

<operation id="641" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="16" op_0_bw="15">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:230 %zext_ln740_47 = zext i15 %shl_ln740_54

]]></Node>
<StgValue><ssdm name="zext_ln740_47"/></StgValue>
</operation>

<operation id="642" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="15" op_0_bw="15" op_1_bw="10" op_2_bw="5">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:233 %shl_ln740_55 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i10.i5, i10 %tmp_36, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln740_55"/></StgValue>
</operation>

<operation id="643" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="16" op_0_bw="15">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:234 %zext_ln740_48 = zext i15 %shl_ln740_55

]]></Node>
<StgValue><ssdm name="zext_ln740_48"/></StgValue>
</operation>

<operation id="644" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:236 %shl_ln740_56 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %tmp_37, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln740_56"/></StgValue>
</operation>

<operation id="645" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="14" op_0_bw="14" op_1_bw="10" op_2_bw="4">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:237 %shl_ln740_57 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i10.i4, i10 %tmp_36, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln740_57"/></StgValue>
</operation>

<operation id="646" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="16" op_0_bw="14">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:238 %zext_ln740_51 = zext i14 %shl_ln740_57

]]></Node>
<StgValue><ssdm name="zext_ln740_51"/></StgValue>
</operation>

<operation id="647" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:239 %sub_ln740_22 = sub i16 %shl_ln740_56, i16 %zext_ln740_51

]]></Node>
<StgValue><ssdm name="sub_ln740_22"/></StgValue>
</operation>

<operation id="648" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="16" op_0_bw="16" op_1_bw="9" op_2_bw="7">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:241 %shl_ln740_58 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i9.i7, i9 %tmp_38, i7 0

]]></Node>
<StgValue><ssdm name="shl_ln740_58"/></StgValue>
</operation>

<operation id="649" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:242 %sub_ln740_23 = sub i16 %zext_ln740_48, i16 %shl_ln740_58

]]></Node>
<StgValue><ssdm name="sub_ln740_23"/></StgValue>
</operation>

<operation id="650" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:244 %add_ln712_1743 = add i16 %add_ln712_1742, i16 %zext_ln740_43

]]></Node>
<StgValue><ssdm name="add_ln712_1743"/></StgValue>
</operation>

<operation id="651" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:245 %sub_ln712_6 = sub i16 %add_ln712_1743, i16 %zext_ln740_48

]]></Node>
<StgValue><ssdm name="sub_ln712_6"/></StgValue>
</operation>

<operation id="652" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:247 %add_ln712_1745 = add i16 %add_ln712_1744, i16 %shl_ln740_50

]]></Node>
<StgValue><ssdm name="add_ln712_1745"/></StgValue>
</operation>

<operation id="653" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:248 %sub_ln712_7 = sub i16 %add_ln712_1745, i16 %zext_ln740_47

]]></Node>
<StgValue><ssdm name="sub_ln712_7"/></StgValue>
</operation>

<operation id="654" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:249 %add_ln712_1746 = add i16 %sub_ln712_7, i16 %sub_ln740_22

]]></Node>
<StgValue><ssdm name="add_ln712_1746"/></StgValue>
</operation>

<operation id="655" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:251 %add_ln712_1748 = add i16 %add_ln712_1747, i16 %shl_ln740_47

]]></Node>
<StgValue><ssdm name="add_ln712_1748"/></StgValue>
</operation>

<operation id="656" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:252 %add_ln712_1749 = add i16 %zext_ln740_48, i16 %shl_ln740_56

]]></Node>
<StgValue><ssdm name="add_ln712_1749"/></StgValue>
</operation>

<operation id="657" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:253 %add_ln712_1750 = add i16 %add_ln712_1749, i16 %zext_ln740_47

]]></Node>
<StgValue><ssdm name="add_ln712_1750"/></StgValue>
</operation>

<operation id="658" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:254 %add_ln712_1751 = add i16 %add_ln712_1750, i16 %add_ln712_1748

]]></Node>
<StgValue><ssdm name="add_ln712_1751"/></StgValue>
</operation>

<operation id="659" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:255 %add_ln712_1752 = add i16 %sub_ln740_21, i16 %shl_ln740_47

]]></Node>
<StgValue><ssdm name="add_ln712_1752"/></StgValue>
</operation>

<operation id="660" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:256 %add_ln712_1753 = add i16 %mul_ln740_7, i16 %sub_ln740_23

]]></Node>
<StgValue><ssdm name="add_ln712_1753"/></StgValue>
</operation>

<operation id="661" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:257 %add_ln712_1754 = add i16 %add_ln712_1753, i16 %add_ln712_1752

]]></Node>
<StgValue><ssdm name="add_ln712_1754"/></StgValue>
</operation>

<operation id="662" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:268 %shl_ln740_62 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %tmp_41, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln740_62"/></StgValue>
</operation>

<operation id="663" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="15" op_0_bw="15" op_1_bw="10" op_2_bw="5">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:272 %shl_ln740_64 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i10.i5, i10 %data_buf_V_4_1, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln740_64"/></StgValue>
</operation>

<operation id="664" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="16" op_0_bw="15">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:273 %zext_ln740_54 = zext i15 %shl_ln740_64

]]></Node>
<StgValue><ssdm name="zext_ln740_54"/></StgValue>
</operation>

<operation id="665" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:275 %shl_ln740_65 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %tmp_42, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln740_65"/></StgValue>
</operation>

<operation id="666" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="16" op_0_bw="16" op_1_bw="10" op_2_bw="6">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:279 %shl_ln740_67 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %data_buf_V_4_1, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln740_67"/></StgValue>
</operation>

<operation id="667" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:280 %sub_ln740_27 = sub i16 %zext_ln740_55, i16 %shl_ln740_67

]]></Node>
<StgValue><ssdm name="sub_ln740_27"/></StgValue>
</operation>

<operation id="668" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="15" op_0_bw="15" op_1_bw="10" op_2_bw="5">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:283 %shl_ln740_69 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i10.i5, i10 %data_buf_V_4_2, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln740_69"/></StgValue>
</operation>

<operation id="669" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="16" op_0_bw="15">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:284 %zext_ln740_56 = zext i15 %shl_ln740_69

]]></Node>
<StgValue><ssdm name="zext_ln740_56"/></StgValue>
</operation>

<operation id="670" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="15" op_0_bw="15" op_1_bw="10" op_2_bw="5">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:287 %shl_ln740_70 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i10.i5, i10 %tmp_43, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln740_70"/></StgValue>
</operation>

<operation id="671" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="16" op_0_bw="15">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:288 %zext_ln740_59 = zext i15 %shl_ln740_70

]]></Node>
<StgValue><ssdm name="zext_ln740_59"/></StgValue>
</operation>

<operation id="672" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:290 %shl_ln740_71 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %tmp_44, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln740_71"/></StgValue>
</operation>

<operation id="673" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="14" op_0_bw="14" op_1_bw="10" op_2_bw="4">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:291 %shl_ln740_72 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i10.i4, i10 %tmp_43, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln740_72"/></StgValue>
</operation>

<operation id="674" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="16" op_0_bw="14">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:292 %zext_ln740_60 = zext i14 %shl_ln740_72

]]></Node>
<StgValue><ssdm name="zext_ln740_60"/></StgValue>
</operation>

<operation id="675" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:293 %sub_ln740_28 = sub i16 %shl_ln740_71, i16 %zext_ln740_60

]]></Node>
<StgValue><ssdm name="sub_ln740_28"/></StgValue>
</operation>

<operation id="676" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="16" op_0_bw="16" op_1_bw="9" op_2_bw="7">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:295 %shl_ln740_73 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i9.i7, i9 %tmp_45, i7 0

]]></Node>
<StgValue><ssdm name="shl_ln740_73"/></StgValue>
</operation>

<operation id="677" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:296 %sub_ln740_29 = sub i16 %zext_ln740_59, i16 %shl_ln740_73

]]></Node>
<StgValue><ssdm name="sub_ln740_29"/></StgValue>
</operation>

<operation id="678" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:298 %add_ln712_1756 = add i16 %add_ln712_1755, i16 %zext_ln740_54

]]></Node>
<StgValue><ssdm name="add_ln712_1756"/></StgValue>
</operation>

<operation id="679" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:299 %sub_ln712_8 = sub i16 %add_ln712_1756, i16 %zext_ln740_59

]]></Node>
<StgValue><ssdm name="sub_ln712_8"/></StgValue>
</operation>

<operation id="680" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:301 %add_ln712_1758 = add i16 %add_ln712_1757, i16 %shl_ln740_65

]]></Node>
<StgValue><ssdm name="add_ln712_1758"/></StgValue>
</operation>

<operation id="681" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:302 %sub_ln712_9 = sub i16 %add_ln712_1758, i16 %zext_ln740_56

]]></Node>
<StgValue><ssdm name="sub_ln712_9"/></StgValue>
</operation>

<operation id="682" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:303 %add_ln712_1759 = add i16 %sub_ln712_9, i16 %sub_ln740_28

]]></Node>
<StgValue><ssdm name="add_ln712_1759"/></StgValue>
</operation>

<operation id="683" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:305 %add_ln712_1761 = add i16 %add_ln712_1760, i16 %shl_ln740_62

]]></Node>
<StgValue><ssdm name="add_ln712_1761"/></StgValue>
</operation>

<operation id="684" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:306 %add_ln712_1762 = add i16 %zext_ln740_59, i16 %shl_ln740_71

]]></Node>
<StgValue><ssdm name="add_ln712_1762"/></StgValue>
</operation>

<operation id="685" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:307 %add_ln712_1763 = add i16 %add_ln712_1762, i16 %zext_ln740_56

]]></Node>
<StgValue><ssdm name="add_ln712_1763"/></StgValue>
</operation>

<operation id="686" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:308 %add_ln712_1764 = add i16 %add_ln712_1763, i16 %add_ln712_1761

]]></Node>
<StgValue><ssdm name="add_ln712_1764"/></StgValue>
</operation>

<operation id="687" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:309 %add_ln712_1765 = add i16 %sub_ln740_27, i16 %shl_ln740_62

]]></Node>
<StgValue><ssdm name="add_ln712_1765"/></StgValue>
</operation>

<operation id="688" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:310 %add_ln712_1766 = add i16 %mul_ln740_9, i16 %sub_ln740_29

]]></Node>
<StgValue><ssdm name="add_ln712_1766"/></StgValue>
</operation>

<operation id="689" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:311 %add_ln712_1767 = add i16 %add_ln712_1766, i16 %add_ln712_1765

]]></Node>
<StgValue><ssdm name="add_ln712_1767"/></StgValue>
</operation>

<operation id="690" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:322 %shl_ln740_77 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %tmp_48, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln740_77"/></StgValue>
</operation>

<operation id="691" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="15" op_0_bw="15" op_1_bw="10" op_2_bw="5">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:326 %shl_ln740_79 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i10.i5, i10 %data_buf_V_5_1, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln740_79"/></StgValue>
</operation>

<operation id="692" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="16" op_0_bw="15">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:327 %zext_ln740_67 = zext i15 %shl_ln740_79

]]></Node>
<StgValue><ssdm name="zext_ln740_67"/></StgValue>
</operation>

<operation id="693" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:329 %shl_ln740_80 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %tmp_49, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln740_80"/></StgValue>
</operation>

<operation id="694" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="16" op_0_bw="16" op_1_bw="10" op_2_bw="6">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:333 %shl_ln740_82 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %data_buf_V_5_1, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln740_82"/></StgValue>
</operation>

<operation id="695" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:334 %sub_ln740_33 = sub i16 %zext_ln740_68, i16 %shl_ln740_82

]]></Node>
<StgValue><ssdm name="sub_ln740_33"/></StgValue>
</operation>

<operation id="696" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="15" op_0_bw="15" op_1_bw="10" op_2_bw="5">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:337 %shl_ln740_84 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i10.i5, i10 %data_buf_V_5_2, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln740_84"/></StgValue>
</operation>

<operation id="697" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="16" op_0_bw="15">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:338 %zext_ln740_71 = zext i15 %shl_ln740_84

]]></Node>
<StgValue><ssdm name="zext_ln740_71"/></StgValue>
</operation>

<operation id="698" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="15" op_0_bw="15" op_1_bw="10" op_2_bw="5">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:341 %shl_ln740_85 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i10.i5, i10 %tmp_50, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln740_85"/></StgValue>
</operation>

<operation id="699" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="16" op_0_bw="15">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:342 %zext_ln740_72 = zext i15 %shl_ln740_85

]]></Node>
<StgValue><ssdm name="zext_ln740_72"/></StgValue>
</operation>

<operation id="700" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:344 %shl_ln740_86 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %tmp_51, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln740_86"/></StgValue>
</operation>

<operation id="701" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="14" op_0_bw="14" op_1_bw="10" op_2_bw="4">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:345 %shl_ln740_87 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i10.i4, i10 %tmp_50, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln740_87"/></StgValue>
</operation>

<operation id="702" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="16" op_0_bw="14">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:346 %zext_ln740_75 = zext i14 %shl_ln740_87

]]></Node>
<StgValue><ssdm name="zext_ln740_75"/></StgValue>
</operation>

<operation id="703" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:347 %sub_ln740_34 = sub i16 %shl_ln740_86, i16 %zext_ln740_75

]]></Node>
<StgValue><ssdm name="sub_ln740_34"/></StgValue>
</operation>

<operation id="704" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="16" op_0_bw="16" op_1_bw="9" op_2_bw="7">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:349 %shl_ln740_88 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i9.i7, i9 %tmp_52, i7 0

]]></Node>
<StgValue><ssdm name="shl_ln740_88"/></StgValue>
</operation>

<operation id="705" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:350 %sub_ln740_35 = sub i16 %zext_ln740_72, i16 %shl_ln740_88

]]></Node>
<StgValue><ssdm name="sub_ln740_35"/></StgValue>
</operation>

<operation id="706" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:352 %add_ln712_1769 = add i16 %add_ln712_1768, i16 %zext_ln740_67

]]></Node>
<StgValue><ssdm name="add_ln712_1769"/></StgValue>
</operation>

<operation id="707" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:353 %sub_ln712_10 = sub i16 %add_ln712_1769, i16 %zext_ln740_72

]]></Node>
<StgValue><ssdm name="sub_ln712_10"/></StgValue>
</operation>

<operation id="708" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:355 %add_ln712_1771 = add i16 %add_ln712_1770, i16 %shl_ln740_80

]]></Node>
<StgValue><ssdm name="add_ln712_1771"/></StgValue>
</operation>

<operation id="709" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:356 %sub_ln712_11 = sub i16 %add_ln712_1771, i16 %zext_ln740_71

]]></Node>
<StgValue><ssdm name="sub_ln712_11"/></StgValue>
</operation>

<operation id="710" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:357 %add_ln712_1772 = add i16 %sub_ln712_11, i16 %sub_ln740_34

]]></Node>
<StgValue><ssdm name="add_ln712_1772"/></StgValue>
</operation>

<operation id="711" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:359 %add_ln712_1774 = add i16 %add_ln712_1773, i16 %shl_ln740_77

]]></Node>
<StgValue><ssdm name="add_ln712_1774"/></StgValue>
</operation>

<operation id="712" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:360 %add_ln712_1775 = add i16 %zext_ln740_72, i16 %shl_ln740_86

]]></Node>
<StgValue><ssdm name="add_ln712_1775"/></StgValue>
</operation>

<operation id="713" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:361 %add_ln712_1776 = add i16 %add_ln712_1775, i16 %zext_ln740_71

]]></Node>
<StgValue><ssdm name="add_ln712_1776"/></StgValue>
</operation>

<operation id="714" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:362 %add_ln712_1777 = add i16 %add_ln712_1776, i16 %add_ln712_1774

]]></Node>
<StgValue><ssdm name="add_ln712_1777"/></StgValue>
</operation>

<operation id="715" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:363 %add_ln712_1778 = add i16 %sub_ln740_33, i16 %shl_ln740_77

]]></Node>
<StgValue><ssdm name="add_ln712_1778"/></StgValue>
</operation>

<operation id="716" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:364 %add_ln712_1779 = add i16 %mul_ln740_11, i16 %sub_ln740_35

]]></Node>
<StgValue><ssdm name="add_ln712_1779"/></StgValue>
</operation>

<operation id="717" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:365 %add_ln712_1780 = add i16 %add_ln712_1779, i16 %add_ln712_1778

]]></Node>
<StgValue><ssdm name="add_ln712_1780"/></StgValue>
</operation>

<operation id="718" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:376 %shl_ln740_92 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %tmp_55, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln740_92"/></StgValue>
</operation>

<operation id="719" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="15" op_0_bw="15" op_1_bw="10" op_2_bw="5">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:380 %shl_ln740_94 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i10.i5, i10 %data_buf_V_6_1, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln740_94"/></StgValue>
</operation>

<operation id="720" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="16" op_0_bw="15">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:381 %zext_ln740_80 = zext i15 %shl_ln740_94

]]></Node>
<StgValue><ssdm name="zext_ln740_80"/></StgValue>
</operation>

<operation id="721" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:383 %shl_ln740_95 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %tmp_56, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln740_95"/></StgValue>
</operation>

<operation id="722" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="16" op_0_bw="16" op_1_bw="10" op_2_bw="6">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:387 %shl_ln740_97 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %data_buf_V_6_1, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln740_97"/></StgValue>
</operation>

<operation id="723" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:388 %sub_ln740_39 = sub i16 %zext_ln740_83, i16 %shl_ln740_97

]]></Node>
<StgValue><ssdm name="sub_ln740_39"/></StgValue>
</operation>

<operation id="724" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="15" op_0_bw="15" op_1_bw="10" op_2_bw="5">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:391 %shl_ln740_99 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i10.i5, i10 %data_buf_V_6_2, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln740_99"/></StgValue>
</operation>

<operation id="725" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="16" op_0_bw="15">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:392 %zext_ln740_84 = zext i15 %shl_ln740_99

]]></Node>
<StgValue><ssdm name="zext_ln740_84"/></StgValue>
</operation>

<operation id="726" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="15" op_0_bw="15" op_1_bw="10" op_2_bw="5">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:395 %shl_ln740_100 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i10.i5, i10 %tmp_57, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln740_100"/></StgValue>
</operation>

<operation id="727" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="16" op_0_bw="15">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:396 %zext_ln740_85 = zext i15 %shl_ln740_100

]]></Node>
<StgValue><ssdm name="zext_ln740_85"/></StgValue>
</operation>

<operation id="728" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:398 %shl_ln740_101 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %tmp_58, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln740_101"/></StgValue>
</operation>

<operation id="729" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="14" op_0_bw="14" op_1_bw="10" op_2_bw="4">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:399 %shl_ln740_102 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i10.i4, i10 %tmp_57, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln740_102"/></StgValue>
</operation>

<operation id="730" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="16" op_0_bw="14">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:400 %zext_ln740_86 = zext i14 %shl_ln740_102

]]></Node>
<StgValue><ssdm name="zext_ln740_86"/></StgValue>
</operation>

<operation id="731" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:401 %sub_ln740_40 = sub i16 %shl_ln740_101, i16 %zext_ln740_86

]]></Node>
<StgValue><ssdm name="sub_ln740_40"/></StgValue>
</operation>

<operation id="732" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="16" op_0_bw="16" op_1_bw="9" op_2_bw="7">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:403 %shl_ln740_103 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i9.i7, i9 %tmp_59, i7 0

]]></Node>
<StgValue><ssdm name="shl_ln740_103"/></StgValue>
</operation>

<operation id="733" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:404 %sub_ln740_41 = sub i16 %zext_ln740_85, i16 %shl_ln740_103

]]></Node>
<StgValue><ssdm name="sub_ln740_41"/></StgValue>
</operation>

<operation id="734" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:406 %add_ln712_1782 = add i16 %add_ln712_1781, i16 %zext_ln740_80

]]></Node>
<StgValue><ssdm name="add_ln712_1782"/></StgValue>
</operation>

<operation id="735" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:407 %sub_ln712_12 = sub i16 %add_ln712_1782, i16 %zext_ln740_85

]]></Node>
<StgValue><ssdm name="sub_ln712_12"/></StgValue>
</operation>

<operation id="736" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:409 %add_ln712_1784 = add i16 %add_ln712_1783, i16 %shl_ln740_95

]]></Node>
<StgValue><ssdm name="add_ln712_1784"/></StgValue>
</operation>

<operation id="737" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:410 %sub_ln712_13 = sub i16 %add_ln712_1784, i16 %zext_ln740_84

]]></Node>
<StgValue><ssdm name="sub_ln712_13"/></StgValue>
</operation>

<operation id="738" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:411 %add_ln712_1785 = add i16 %sub_ln712_13, i16 %sub_ln740_40

]]></Node>
<StgValue><ssdm name="add_ln712_1785"/></StgValue>
</operation>

<operation id="739" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:413 %add_ln712_1787 = add i16 %add_ln712_1786, i16 %shl_ln740_92

]]></Node>
<StgValue><ssdm name="add_ln712_1787"/></StgValue>
</operation>

<operation id="740" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:414 %add_ln712_1788 = add i16 %zext_ln740_85, i16 %shl_ln740_101

]]></Node>
<StgValue><ssdm name="add_ln712_1788"/></StgValue>
</operation>

<operation id="741" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:415 %add_ln712_1789 = add i16 %add_ln712_1788, i16 %zext_ln740_84

]]></Node>
<StgValue><ssdm name="add_ln712_1789"/></StgValue>
</operation>

<operation id="742" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:416 %add_ln712_1790 = add i16 %add_ln712_1789, i16 %add_ln712_1787

]]></Node>
<StgValue><ssdm name="add_ln712_1790"/></StgValue>
</operation>

<operation id="743" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:417 %add_ln712_1791 = add i16 %sub_ln740_39, i16 %shl_ln740_92

]]></Node>
<StgValue><ssdm name="add_ln712_1791"/></StgValue>
</operation>

<operation id="744" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:418 %add_ln712_1792 = add i16 %mul_ln740_13, i16 %sub_ln740_41

]]></Node>
<StgValue><ssdm name="add_ln712_1792"/></StgValue>
</operation>

<operation id="745" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:419 %add_ln712_1793 = add i16 %add_ln712_1792, i16 %add_ln712_1791

]]></Node>
<StgValue><ssdm name="add_ln712_1793"/></StgValue>
</operation>

<operation id="746" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:430 %shl_ln740_107 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %tmp_62, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln740_107"/></StgValue>
</operation>

<operation id="747" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="15" op_0_bw="15" op_1_bw="10" op_2_bw="5">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:434 %shl_ln740_109 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i10.i5, i10 %data_buf_V_7_1, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln740_109"/></StgValue>
</operation>

<operation id="748" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="16" op_0_bw="15">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:435 %zext_ln740_89 = zext i15 %shl_ln740_109

]]></Node>
<StgValue><ssdm name="zext_ln740_89"/></StgValue>
</operation>

<operation id="749" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:437 %shl_ln740_110 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %tmp_63, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln740_110"/></StgValue>
</operation>

<operation id="750" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="16" op_0_bw="16" op_1_bw="10" op_2_bw="6">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:441 %shl_ln740_112 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %data_buf_V_7_1, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln740_112"/></StgValue>
</operation>

<operation id="751" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:442 %sub_ln740_45 = sub i16 %zext_ln740_90, i16 %shl_ln740_112

]]></Node>
<StgValue><ssdm name="sub_ln740_45"/></StgValue>
</operation>

<operation id="752" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="447" bw="15" op_0_bw="15" op_1_bw="10" op_2_bw="5">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:445 %shl_ln740_114 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i10.i5, i10 %data_buf_V_7_2, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln740_114"/></StgValue>
</operation>

<operation id="753" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="16" op_0_bw="15">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:446 %zext_ln740_91 = zext i15 %shl_ln740_114

]]></Node>
<StgValue><ssdm name="zext_ln740_91"/></StgValue>
</operation>

<operation id="754" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="15" op_0_bw="15" op_1_bw="10" op_2_bw="5">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:449 %shl_ln740_115 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i10.i5, i10 %tmp_64, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln740_115"/></StgValue>
</operation>

<operation id="755" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="16" op_0_bw="15">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:450 %zext_ln740_92 = zext i15 %shl_ln740_115

]]></Node>
<StgValue><ssdm name="zext_ln740_92"/></StgValue>
</operation>

<operation id="756" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:452 %shl_ln740_116 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %tmp_65, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln740_116"/></StgValue>
</operation>

<operation id="757" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="14" op_0_bw="14" op_1_bw="10" op_2_bw="4">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:453 %shl_ln740_117 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i10.i4, i10 %tmp_64, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln740_117"/></StgValue>
</operation>

<operation id="758" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="16" op_0_bw="14">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:454 %zext_ln740_93 = zext i14 %shl_ln740_117

]]></Node>
<StgValue><ssdm name="zext_ln740_93"/></StgValue>
</operation>

<operation id="759" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:455 %sub_ln740_46 = sub i16 %shl_ln740_116, i16 %zext_ln740_93

]]></Node>
<StgValue><ssdm name="sub_ln740_46"/></StgValue>
</operation>

<operation id="760" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="16" op_0_bw="16" op_1_bw="9" op_2_bw="7">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:457 %shl_ln740_118 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i9.i7, i9 %tmp_66, i7 0

]]></Node>
<StgValue><ssdm name="shl_ln740_118"/></StgValue>
</operation>

<operation id="761" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:458 %sub_ln740_47 = sub i16 %zext_ln740_92, i16 %shl_ln740_118

]]></Node>
<StgValue><ssdm name="sub_ln740_47"/></StgValue>
</operation>

<operation id="762" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:460 %add_ln712_1795 = add i16 %add_ln712_1794, i16 %zext_ln740_89

]]></Node>
<StgValue><ssdm name="add_ln712_1795"/></StgValue>
</operation>

<operation id="763" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:461 %sub_ln712_14 = sub i16 %add_ln712_1795, i16 %zext_ln740_92

]]></Node>
<StgValue><ssdm name="sub_ln712_14"/></StgValue>
</operation>

<operation id="764" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:463 %add_ln712_1797 = add i16 %add_ln712_1796, i16 %shl_ln740_110

]]></Node>
<StgValue><ssdm name="add_ln712_1797"/></StgValue>
</operation>

<operation id="765" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="466" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:464 %sub_ln712_15 = sub i16 %add_ln712_1797, i16 %zext_ln740_91

]]></Node>
<StgValue><ssdm name="sub_ln712_15"/></StgValue>
</operation>

<operation id="766" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:465 %add_ln712_1798 = add i16 %sub_ln712_15, i16 %sub_ln740_46

]]></Node>
<StgValue><ssdm name="add_ln712_1798"/></StgValue>
</operation>

<operation id="767" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="469" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:467 %add_ln712_1800 = add i16 %add_ln712_1799, i16 %shl_ln740_107

]]></Node>
<StgValue><ssdm name="add_ln712_1800"/></StgValue>
</operation>

<operation id="768" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:468 %add_ln712_1801 = add i16 %zext_ln740_92, i16 %shl_ln740_116

]]></Node>
<StgValue><ssdm name="add_ln712_1801"/></StgValue>
</operation>

<operation id="769" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="471" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:469 %add_ln712_1802 = add i16 %add_ln712_1801, i16 %zext_ln740_91

]]></Node>
<StgValue><ssdm name="add_ln712_1802"/></StgValue>
</operation>

<operation id="770" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:470 %add_ln712_1803 = add i16 %add_ln712_1802, i16 %add_ln712_1800

]]></Node>
<StgValue><ssdm name="add_ln712_1803"/></StgValue>
</operation>

<operation id="771" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:471 %add_ln712_1804 = add i16 %sub_ln740_45, i16 %shl_ln740_107

]]></Node>
<StgValue><ssdm name="add_ln712_1804"/></StgValue>
</operation>

<operation id="772" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="474" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:472 %add_ln712_1805 = add i16 %mul_ln740_15, i16 %sub_ln740_47

]]></Node>
<StgValue><ssdm name="add_ln712_1805"/></StgValue>
</operation>

<operation id="773" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="475" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:473 %add_ln712_1806 = add i16 %add_ln712_1805, i16 %add_ln712_1804

]]></Node>
<StgValue><ssdm name="add_ln712_1806"/></StgValue>
</operation>

<operation id="774" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:484 %shl_ln740_122 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %tmp_69, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln740_122"/></StgValue>
</operation>

<operation id="775" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="490" bw="15" op_0_bw="15" op_1_bw="10" op_2_bw="5">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:488 %shl_ln740_124 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i10.i5, i10 %data_buf_V_8_1, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln740_124"/></StgValue>
</operation>

<operation id="776" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="491" bw="16" op_0_bw="15">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:489 %zext_ln740_96 = zext i15 %shl_ln740_124

]]></Node>
<StgValue><ssdm name="zext_ln740_96"/></StgValue>
</operation>

<operation id="777" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="493" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:491 %shl_ln740_125 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %tmp_70, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln740_125"/></StgValue>
</operation>

<operation id="778" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="16" op_0_bw="16" op_1_bw="10" op_2_bw="6">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:495 %shl_ln740_127 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %data_buf_V_8_1, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln740_127"/></StgValue>
</operation>

<operation id="779" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:496 %sub_ln740_51 = sub i16 %zext_ln740_97, i16 %shl_ln740_127

]]></Node>
<StgValue><ssdm name="sub_ln740_51"/></StgValue>
</operation>

<operation id="780" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="15" op_0_bw="15" op_1_bw="10" op_2_bw="5">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:499 %shl_ln740_129 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i10.i5, i10 %data_buf_V_8_2, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln740_129"/></StgValue>
</operation>

<operation id="781" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="502" bw="16" op_0_bw="15">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:500 %zext_ln740_98 = zext i15 %shl_ln740_129

]]></Node>
<StgValue><ssdm name="zext_ln740_98"/></StgValue>
</operation>

<operation id="782" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="15" op_0_bw="15" op_1_bw="10" op_2_bw="5">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:503 %shl_ln740_130 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i10.i5, i10 %tmp_71, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln740_130"/></StgValue>
</operation>

<operation id="783" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="16" op_0_bw="15">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:504 %zext_ln740_99 = zext i15 %shl_ln740_130

]]></Node>
<StgValue><ssdm name="zext_ln740_99"/></StgValue>
</operation>

<operation id="784" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:506 %shl_ln740_131 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %tmp_72, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln740_131"/></StgValue>
</operation>

<operation id="785" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="509" bw="14" op_0_bw="14" op_1_bw="10" op_2_bw="4">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:507 %shl_ln740_132 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i10.i4, i10 %tmp_71, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln740_132"/></StgValue>
</operation>

<operation id="786" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="510" bw="16" op_0_bw="14">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:508 %zext_ln740_100 = zext i14 %shl_ln740_132

]]></Node>
<StgValue><ssdm name="zext_ln740_100"/></StgValue>
</operation>

<operation id="787" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="511" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:509 %sub_ln740_52 = sub i16 %shl_ln740_131, i16 %zext_ln740_100

]]></Node>
<StgValue><ssdm name="sub_ln740_52"/></StgValue>
</operation>

<operation id="788" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="513" bw="16" op_0_bw="16" op_1_bw="9" op_2_bw="7">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:511 %shl_ln740_133 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i9.i7, i9 %tmp_73, i7 0

]]></Node>
<StgValue><ssdm name="shl_ln740_133"/></StgValue>
</operation>

<operation id="789" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="514" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:512 %sub_ln740_53 = sub i16 %zext_ln740_99, i16 %shl_ln740_133

]]></Node>
<StgValue><ssdm name="sub_ln740_53"/></StgValue>
</operation>

<operation id="790" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="516" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:514 %add_ln712_1808 = add i16 %add_ln712_1807, i16 %zext_ln740_96

]]></Node>
<StgValue><ssdm name="add_ln712_1808"/></StgValue>
</operation>

<operation id="791" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="517" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:515 %sub_ln712_16 = sub i16 %add_ln712_1808, i16 %zext_ln740_99

]]></Node>
<StgValue><ssdm name="sub_ln712_16"/></StgValue>
</operation>

<operation id="792" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="519" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:517 %add_ln712_1810 = add i16 %add_ln712_1809, i16 %shl_ln740_125

]]></Node>
<StgValue><ssdm name="add_ln712_1810"/></StgValue>
</operation>

<operation id="793" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="520" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:518 %sub_ln712_17 = sub i16 %add_ln712_1810, i16 %zext_ln740_98

]]></Node>
<StgValue><ssdm name="sub_ln712_17"/></StgValue>
</operation>

<operation id="794" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="521" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:519 %add_ln712_1811 = add i16 %sub_ln712_17, i16 %sub_ln740_52

]]></Node>
<StgValue><ssdm name="add_ln712_1811"/></StgValue>
</operation>

<operation id="795" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="523" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:521 %add_ln712_1813 = add i16 %add_ln712_1812, i16 %shl_ln740_122

]]></Node>
<StgValue><ssdm name="add_ln712_1813"/></StgValue>
</operation>

<operation id="796" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:522 %add_ln712_1814 = add i16 %zext_ln740_99, i16 %shl_ln740_131

]]></Node>
<StgValue><ssdm name="add_ln712_1814"/></StgValue>
</operation>

<operation id="797" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="525" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:523 %add_ln712_1815 = add i16 %add_ln712_1814, i16 %zext_ln740_98

]]></Node>
<StgValue><ssdm name="add_ln712_1815"/></StgValue>
</operation>

<operation id="798" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="526" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:524 %add_ln712_1816 = add i16 %add_ln712_1815, i16 %add_ln712_1813

]]></Node>
<StgValue><ssdm name="add_ln712_1816"/></StgValue>
</operation>

<operation id="799" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="527" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:525 %add_ln712_1817 = add i16 %sub_ln740_51, i16 %shl_ln740_122

]]></Node>
<StgValue><ssdm name="add_ln712_1817"/></StgValue>
</operation>

<operation id="800" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="528" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:526 %add_ln712_1818 = add i16 %mul_ln740_17, i16 %sub_ln740_53

]]></Node>
<StgValue><ssdm name="add_ln712_1818"/></StgValue>
</operation>

<operation id="801" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="529" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:527 %add_ln712_1819 = add i16 %add_ln712_1818, i16 %add_ln712_1817

]]></Node>
<StgValue><ssdm name="add_ln712_1819"/></StgValue>
</operation>

<operation id="802" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:541 %shl_ln740_138 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %tmp_77, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln740_138"/></StgValue>
</operation>

<operation id="803" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="548" bw="15" op_0_bw="15" op_1_bw="10" op_2_bw="5">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:546 %shl_ln740_141 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i10.i5, i10 %tmp_78, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln740_141"/></StgValue>
</operation>

<operation id="804" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="549" bw="16" op_0_bw="15">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:547 %zext_ln740_104 = zext i15 %shl_ln740_141

]]></Node>
<StgValue><ssdm name="zext_ln740_104"/></StgValue>
</operation>

<operation id="805" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="554" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:552 %shl_ln740_143 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %tmp_80, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln740_143"/></StgValue>
</operation>

<operation id="806" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="555" bw="14" op_0_bw="14" op_1_bw="10" op_2_bw="4">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:553 %shl_ln740_144 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i10.i4, i10 %tmp_79, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln740_144"/></StgValue>
</operation>

<operation id="807" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="556" bw="16" op_0_bw="14">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:554 %zext_ln740_106 = zext i14 %shl_ln740_144

]]></Node>
<StgValue><ssdm name="zext_ln740_106"/></StgValue>
</operation>

<operation id="808" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="557" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:555 %sub_ln740_57 = sub i16 %shl_ln740_143, i16 %zext_ln740_106

]]></Node>
<StgValue><ssdm name="sub_ln740_57"/></StgValue>
</operation>

<operation id="809" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:560 %add_ln712_1823 = add i16 %add_ln712_1822, i16 %shl_ln740_138

]]></Node>
<StgValue><ssdm name="add_ln712_1823"/></StgValue>
</operation>

<operation id="810" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="563" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:561 %sub_ln712_19 = sub i16 %add_ln712_1823, i16 %zext_ln740_104

]]></Node>
<StgValue><ssdm name="sub_ln712_19"/></StgValue>
</operation>

<operation id="811" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="564" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:562 %add_ln712_1824 = add i16 %sub_ln712_19, i16 %sub_ln740_57

]]></Node>
<StgValue><ssdm name="add_ln712_1824"/></StgValue>
</operation>

<operation id="812" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="566" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:564 %shl_ln740_145 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %tmp_81, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln740_145"/></StgValue>
</operation>

<operation id="813" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="571" bw="14" op_0_bw="14" op_1_bw="10" op_2_bw="4">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:569 %shl_ln740_147 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i10.i4, i10 %data_buf_V_10_1, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln740_147"/></StgValue>
</operation>

<operation id="814" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="572" bw="16" op_0_bw="14">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:570 %zext_ln740_108 = zext i14 %shl_ln740_147

]]></Node>
<StgValue><ssdm name="zext_ln740_108"/></StgValue>
</operation>

<operation id="815" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="574" bw="16" op_0_bw="16" op_1_bw="10" op_2_bw="6">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:572 %shl_ln740_148 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %data_buf_V_10_1, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln740_148"/></StgValue>
</operation>

<operation id="816" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="575" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:573 %sub_ln740_58 = sub i16 %zext_ln740_108, i16 %shl_ln740_148

]]></Node>
<StgValue><ssdm name="sub_ln740_58"/></StgValue>
</operation>

<operation id="817" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="577" bw="15" op_0_bw="15" op_1_bw="10" op_2_bw="5">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:575 %shl_ln740_149 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i10.i5, i10 %data_buf_V_10_2, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln740_149"/></StgValue>
</operation>

<operation id="818" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="578" bw="16" op_0_bw="15">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:576 %zext_ln740_109 = zext i15 %shl_ln740_149

]]></Node>
<StgValue><ssdm name="zext_ln740_109"/></StgValue>
</operation>

<operation id="819" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="581" bw="15" op_0_bw="15" op_1_bw="10" op_2_bw="5">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:579 %shl_ln740_150 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i10.i5, i10 %tmp_83, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln740_150"/></StgValue>
</operation>

<operation id="820" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="582" bw="16" op_0_bw="15">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:580 %zext_ln740_110 = zext i15 %shl_ln740_150

]]></Node>
<StgValue><ssdm name="zext_ln740_110"/></StgValue>
</operation>

<operation id="821" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="584" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:582 %shl_ln740_151 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %tmp_84, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln740_151"/></StgValue>
</operation>

<operation id="822" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="586" bw="16" op_0_bw="16" op_1_bw="9" op_2_bw="7">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:584 %shl_ln740_152 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i9.i7, i9 %tmp_85, i7 0

]]></Node>
<StgValue><ssdm name="shl_ln740_152"/></StgValue>
</operation>

<operation id="823" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="587" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:585 %sub_ln740_59 = sub i16 %zext_ln740_110, i16 %shl_ln740_152

]]></Node>
<StgValue><ssdm name="sub_ln740_59"/></StgValue>
</operation>

<operation id="824" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="589" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:587 %add_ln712_1826 = add i16 %add_ln712_1825, i16 %shl_ln740_145

]]></Node>
<StgValue><ssdm name="add_ln712_1826"/></StgValue>
</operation>

<operation id="825" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="590" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:588 %add_ln712_1827 = add i16 %zext_ln740_110, i16 %shl_ln740_151

]]></Node>
<StgValue><ssdm name="add_ln712_1827"/></StgValue>
</operation>

<operation id="826" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="591" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:589 %add_ln712_1828 = add i16 %add_ln712_1827, i16 %zext_ln740_109

]]></Node>
<StgValue><ssdm name="add_ln712_1828"/></StgValue>
</operation>

<operation id="827" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="592" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:590 %add_ln712_1829 = add i16 %add_ln712_1828, i16 %add_ln712_1826

]]></Node>
<StgValue><ssdm name="add_ln712_1829"/></StgValue>
</operation>

<operation id="828" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="593" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:591 %add_ln712_1830 = add i16 %sub_ln740_58, i16 %shl_ln740_145

]]></Node>
<StgValue><ssdm name="add_ln712_1830"/></StgValue>
</operation>

<operation id="829" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="594" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:592 %add_ln712_1831 = add i16 %mul_ln740_19, i16 %sub_ln740_59

]]></Node>
<StgValue><ssdm name="add_ln712_1831"/></StgValue>
</operation>

<operation id="830" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="595" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:593 %add_ln712_1832 = add i16 %add_ln712_1831, i16 %add_ln712_1830

]]></Node>
<StgValue><ssdm name="add_ln712_1832"/></StgValue>
</operation>

<operation id="831" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="606" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:604 %shl_ln740_156 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %tmp_88, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln740_156"/></StgValue>
</operation>

<operation id="832" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="610" bw="15" op_0_bw="15" op_1_bw="10" op_2_bw="5">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:608 %shl_ln740_158 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i10.i5, i10 %data_buf_V_11_1, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln740_158"/></StgValue>
</operation>

<operation id="833" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="611" bw="16" op_0_bw="15">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:609 %zext_ln740_113 = zext i15 %shl_ln740_158

]]></Node>
<StgValue><ssdm name="zext_ln740_113"/></StgValue>
</operation>

<operation id="834" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="613" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:611 %shl_ln740_159 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %tmp_89, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln740_159"/></StgValue>
</operation>

<operation id="835" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="617" bw="16" op_0_bw="16" op_1_bw="10" op_2_bw="6">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:615 %shl_ln740_161 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %data_buf_V_11_1, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln740_161"/></StgValue>
</operation>

<operation id="836" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="618" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:616 %sub_ln740_63 = sub i16 %zext_ln740_114, i16 %shl_ln740_161

]]></Node>
<StgValue><ssdm name="sub_ln740_63"/></StgValue>
</operation>

<operation id="837" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="621" bw="15" op_0_bw="15" op_1_bw="10" op_2_bw="5">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:619 %shl_ln740_163 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i10.i5, i10 %data_buf_V_11_2, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln740_163"/></StgValue>
</operation>

<operation id="838" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="622" bw="16" op_0_bw="15">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:620 %zext_ln740_115 = zext i15 %shl_ln740_163

]]></Node>
<StgValue><ssdm name="zext_ln740_115"/></StgValue>
</operation>

<operation id="839" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="625" bw="15" op_0_bw="15" op_1_bw="10" op_2_bw="5">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:623 %shl_ln740_164 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i10.i5, i10 %tmp_90, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln740_164"/></StgValue>
</operation>

<operation id="840" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="626" bw="16" op_0_bw="15">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:624 %zext_ln740_116 = zext i15 %shl_ln740_164

]]></Node>
<StgValue><ssdm name="zext_ln740_116"/></StgValue>
</operation>

<operation id="841" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="628" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:626 %shl_ln740_165 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %tmp_91, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln740_165"/></StgValue>
</operation>

<operation id="842" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="629" bw="14" op_0_bw="14" op_1_bw="10" op_2_bw="4">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:627 %shl_ln740_166 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i10.i4, i10 %tmp_90, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln740_166"/></StgValue>
</operation>

<operation id="843" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="630" bw="16" op_0_bw="14">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:628 %zext_ln740_117 = zext i14 %shl_ln740_166

]]></Node>
<StgValue><ssdm name="zext_ln740_117"/></StgValue>
</operation>

<operation id="844" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="631" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:629 %sub_ln740_64 = sub i16 %shl_ln740_165, i16 %zext_ln740_117

]]></Node>
<StgValue><ssdm name="sub_ln740_64"/></StgValue>
</operation>

<operation id="845" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="633" bw="16" op_0_bw="16" op_1_bw="9" op_2_bw="7">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:631 %shl_ln740_167 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i9.i7, i9 %tmp_92, i7 0

]]></Node>
<StgValue><ssdm name="shl_ln740_167"/></StgValue>
</operation>

<operation id="846" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="634" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:632 %sub_ln740_65 = sub i16 %zext_ln740_116, i16 %shl_ln740_167

]]></Node>
<StgValue><ssdm name="sub_ln740_65"/></StgValue>
</operation>

<operation id="847" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="636" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:634 %add_ln712_1834 = add i16 %add_ln712_1833, i16 %zext_ln740_113

]]></Node>
<StgValue><ssdm name="add_ln712_1834"/></StgValue>
</operation>

<operation id="848" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="637" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:635 %sub_ln712_20 = sub i16 %add_ln712_1834, i16 %zext_ln740_116

]]></Node>
<StgValue><ssdm name="sub_ln712_20"/></StgValue>
</operation>

<operation id="849" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="639" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:637 %add_ln712_1836 = add i16 %add_ln712_1835, i16 %shl_ln740_159

]]></Node>
<StgValue><ssdm name="add_ln712_1836"/></StgValue>
</operation>

<operation id="850" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="640" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:638 %sub_ln712_21 = sub i16 %add_ln712_1836, i16 %zext_ln740_115

]]></Node>
<StgValue><ssdm name="sub_ln712_21"/></StgValue>
</operation>

<operation id="851" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="641" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:639 %add_ln712_1837 = add i16 %sub_ln712_21, i16 %sub_ln740_64

]]></Node>
<StgValue><ssdm name="add_ln712_1837"/></StgValue>
</operation>

<operation id="852" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="643" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:641 %add_ln712_1839 = add i16 %add_ln712_1838, i16 %shl_ln740_156

]]></Node>
<StgValue><ssdm name="add_ln712_1839"/></StgValue>
</operation>

<operation id="853" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="644" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:642 %add_ln712_1840 = add i16 %zext_ln740_116, i16 %shl_ln740_165

]]></Node>
<StgValue><ssdm name="add_ln712_1840"/></StgValue>
</operation>

<operation id="854" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="645" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:643 %add_ln712_1841 = add i16 %add_ln712_1840, i16 %zext_ln740_115

]]></Node>
<StgValue><ssdm name="add_ln712_1841"/></StgValue>
</operation>

<operation id="855" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="646" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:644 %add_ln712_1842 = add i16 %add_ln712_1841, i16 %add_ln712_1839

]]></Node>
<StgValue><ssdm name="add_ln712_1842"/></StgValue>
</operation>

<operation id="856" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="647" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:645 %add_ln712_1843 = add i16 %sub_ln740_63, i16 %shl_ln740_156

]]></Node>
<StgValue><ssdm name="add_ln712_1843"/></StgValue>
</operation>

<operation id="857" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="648" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:646 %add_ln712_1844 = add i16 %mul_ln740_21, i16 %sub_ln740_65

]]></Node>
<StgValue><ssdm name="add_ln712_1844"/></StgValue>
</operation>

<operation id="858" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="649" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:647 %add_ln712_1845 = add i16 %add_ln712_1844, i16 %add_ln712_1843

]]></Node>
<StgValue><ssdm name="add_ln712_1845"/></StgValue>
</operation>

<operation id="859" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="660" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:658 %shl_ln740_171 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %tmp_95, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln740_171"/></StgValue>
</operation>

<operation id="860" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="664" bw="15" op_0_bw="15" op_1_bw="10" op_2_bw="5">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:662 %shl_ln740_173 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i10.i5, i10 %data_buf_V_12_1, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln740_173"/></StgValue>
</operation>

<operation id="861" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="665" bw="16" op_0_bw="15">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:663 %zext_ln740_120 = zext i15 %shl_ln740_173

]]></Node>
<StgValue><ssdm name="zext_ln740_120"/></StgValue>
</operation>

<operation id="862" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="667" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:665 %shl_ln740_174 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %tmp_96, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln740_174"/></StgValue>
</operation>

<operation id="863" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="671" bw="16" op_0_bw="16" op_1_bw="10" op_2_bw="6">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:669 %shl_ln740_176 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %data_buf_V_12_1, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln740_176"/></StgValue>
</operation>

<operation id="864" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="672" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:670 %sub_ln740_69 = sub i16 %zext_ln740_121, i16 %shl_ln740_176

]]></Node>
<StgValue><ssdm name="sub_ln740_69"/></StgValue>
</operation>

<operation id="865" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="675" bw="15" op_0_bw="15" op_1_bw="10" op_2_bw="5">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:673 %shl_ln740_178 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i10.i5, i10 %data_buf_V_12_2, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln740_178"/></StgValue>
</operation>

<operation id="866" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="676" bw="16" op_0_bw="15">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:674 %zext_ln740_122 = zext i15 %shl_ln740_178

]]></Node>
<StgValue><ssdm name="zext_ln740_122"/></StgValue>
</operation>

<operation id="867" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="679" bw="15" op_0_bw="15" op_1_bw="10" op_2_bw="5">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:677 %shl_ln740_179 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i10.i5, i10 %tmp_97, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln740_179"/></StgValue>
</operation>

<operation id="868" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="680" bw="16" op_0_bw="15">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:678 %zext_ln740_123 = zext i15 %shl_ln740_179

]]></Node>
<StgValue><ssdm name="zext_ln740_123"/></StgValue>
</operation>

<operation id="869" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="682" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:680 %shl_ln740_180 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %tmp_98, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln740_180"/></StgValue>
</operation>

<operation id="870" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="683" bw="14" op_0_bw="14" op_1_bw="10" op_2_bw="4">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:681 %shl_ln740_181 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i10.i4, i10 %tmp_97, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln740_181"/></StgValue>
</operation>

<operation id="871" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="684" bw="16" op_0_bw="14">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:682 %zext_ln740_124 = zext i14 %shl_ln740_181

]]></Node>
<StgValue><ssdm name="zext_ln740_124"/></StgValue>
</operation>

<operation id="872" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="685" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:683 %sub_ln740_70 = sub i16 %shl_ln740_180, i16 %zext_ln740_124

]]></Node>
<StgValue><ssdm name="sub_ln740_70"/></StgValue>
</operation>

<operation id="873" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="687" bw="16" op_0_bw="16" op_1_bw="9" op_2_bw="7">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:685 %shl_ln740_182 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i9.i7, i9 %tmp_99, i7 0

]]></Node>
<StgValue><ssdm name="shl_ln740_182"/></StgValue>
</operation>

<operation id="874" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="688" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:686 %sub_ln740_71 = sub i16 %zext_ln740_123, i16 %shl_ln740_182

]]></Node>
<StgValue><ssdm name="sub_ln740_71"/></StgValue>
</operation>

<operation id="875" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="690" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:688 %add_ln712_1847 = add i16 %add_ln712_1846, i16 %zext_ln740_120

]]></Node>
<StgValue><ssdm name="add_ln712_1847"/></StgValue>
</operation>

<operation id="876" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="691" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:689 %sub_ln712_22 = sub i16 %add_ln712_1847, i16 %zext_ln740_123

]]></Node>
<StgValue><ssdm name="sub_ln712_22"/></StgValue>
</operation>

<operation id="877" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="693" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:691 %add_ln712_1849 = add i16 %add_ln712_1848, i16 %shl_ln740_174

]]></Node>
<StgValue><ssdm name="add_ln712_1849"/></StgValue>
</operation>

<operation id="878" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="694" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:692 %sub_ln712_23 = sub i16 %add_ln712_1849, i16 %zext_ln740_122

]]></Node>
<StgValue><ssdm name="sub_ln712_23"/></StgValue>
</operation>

<operation id="879" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="695" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:693 %add_ln712_1850 = add i16 %sub_ln712_23, i16 %sub_ln740_70

]]></Node>
<StgValue><ssdm name="add_ln712_1850"/></StgValue>
</operation>

<operation id="880" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="697" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:695 %add_ln712_1852 = add i16 %add_ln712_1851, i16 %shl_ln740_171

]]></Node>
<StgValue><ssdm name="add_ln712_1852"/></StgValue>
</operation>

<operation id="881" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="698" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:696 %add_ln712_1853 = add i16 %zext_ln740_123, i16 %shl_ln740_180

]]></Node>
<StgValue><ssdm name="add_ln712_1853"/></StgValue>
</operation>

<operation id="882" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="699" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:697 %add_ln712_1854 = add i16 %add_ln712_1853, i16 %zext_ln740_122

]]></Node>
<StgValue><ssdm name="add_ln712_1854"/></StgValue>
</operation>

<operation id="883" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="700" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:698 %add_ln712_1855 = add i16 %add_ln712_1854, i16 %add_ln712_1852

]]></Node>
<StgValue><ssdm name="add_ln712_1855"/></StgValue>
</operation>

<operation id="884" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="701" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:699 %add_ln712_1856 = add i16 %sub_ln740_69, i16 %shl_ln740_171

]]></Node>
<StgValue><ssdm name="add_ln712_1856"/></StgValue>
</operation>

<operation id="885" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="702" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:700 %add_ln712_1857 = add i16 %mul_ln740_23, i16 %sub_ln740_71

]]></Node>
<StgValue><ssdm name="add_ln712_1857"/></StgValue>
</operation>

<operation id="886" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="703" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:701 %add_ln712_1858 = add i16 %add_ln712_1857, i16 %add_ln712_1856

]]></Node>
<StgValue><ssdm name="add_ln712_1858"/></StgValue>
</operation>

<operation id="887" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="714" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:712 %shl_ln740_186 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %tmp_102, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln740_186"/></StgValue>
</operation>

<operation id="888" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="718" bw="15" op_0_bw="15" op_1_bw="10" op_2_bw="5">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:716 %shl_ln740_188 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i10.i5, i10 %data_buf_V_14_1, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln740_188"/></StgValue>
</operation>

<operation id="889" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="719" bw="16" op_0_bw="15">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:717 %zext_ln740_127 = zext i15 %shl_ln740_188

]]></Node>
<StgValue><ssdm name="zext_ln740_127"/></StgValue>
</operation>

<operation id="890" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="721" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:719 %shl_ln740_189 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %tmp_103, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln740_189"/></StgValue>
</operation>

<operation id="891" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="725" bw="16" op_0_bw="16" op_1_bw="10" op_2_bw="6">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:723 %shl_ln740_191 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %data_buf_V_14_1, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln740_191"/></StgValue>
</operation>

<operation id="892" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="726" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:724 %sub_ln740_75 = sub i16 %zext_ln740_128, i16 %shl_ln740_191

]]></Node>
<StgValue><ssdm name="sub_ln740_75"/></StgValue>
</operation>

<operation id="893" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="729" bw="15" op_0_bw="15" op_1_bw="10" op_2_bw="5">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:727 %shl_ln740_193 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i10.i5, i10 %data_buf_V_14_2, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln740_193"/></StgValue>
</operation>

<operation id="894" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="730" bw="16" op_0_bw="15">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:728 %zext_ln740_129 = zext i15 %shl_ln740_193

]]></Node>
<StgValue><ssdm name="zext_ln740_129"/></StgValue>
</operation>

<operation id="895" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="733" bw="15" op_0_bw="15" op_1_bw="10" op_2_bw="5">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:731 %shl_ln740_194 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i10.i5, i10 %tmp_104, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln740_194"/></StgValue>
</operation>

<operation id="896" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="734" bw="16" op_0_bw="15">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:732 %zext_ln740_130 = zext i15 %shl_ln740_194

]]></Node>
<StgValue><ssdm name="zext_ln740_130"/></StgValue>
</operation>

<operation id="897" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="736" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:734 %shl_ln740_195 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %tmp_105, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln740_195"/></StgValue>
</operation>

<operation id="898" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="737" bw="14" op_0_bw="14" op_1_bw="10" op_2_bw="4">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:735 %shl_ln740_196 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i10.i4, i10 %tmp_104, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln740_196"/></StgValue>
</operation>

<operation id="899" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="738" bw="16" op_0_bw="14">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:736 %zext_ln740_131 = zext i14 %shl_ln740_196

]]></Node>
<StgValue><ssdm name="zext_ln740_131"/></StgValue>
</operation>

<operation id="900" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="739" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:737 %sub_ln740_76 = sub i16 %shl_ln740_195, i16 %zext_ln740_131

]]></Node>
<StgValue><ssdm name="sub_ln740_76"/></StgValue>
</operation>

<operation id="901" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="741" bw="16" op_0_bw="16" op_1_bw="9" op_2_bw="7">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:739 %shl_ln740_197 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i9.i7, i9 %tmp_106, i7 0

]]></Node>
<StgValue><ssdm name="shl_ln740_197"/></StgValue>
</operation>

<operation id="902" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="742" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:740 %sub_ln740_77 = sub i16 %zext_ln740_130, i16 %shl_ln740_197

]]></Node>
<StgValue><ssdm name="sub_ln740_77"/></StgValue>
</operation>

<operation id="903" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="744" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:742 %add_ln712_1860 = add i16 %add_ln712_1859, i16 %zext_ln740_127

]]></Node>
<StgValue><ssdm name="add_ln712_1860"/></StgValue>
</operation>

<operation id="904" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="745" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:743 %sub_ln712_24 = sub i16 %add_ln712_1860, i16 %zext_ln740_130

]]></Node>
<StgValue><ssdm name="sub_ln712_24"/></StgValue>
</operation>

<operation id="905" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="747" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:745 %add_ln712_1862 = add i16 %add_ln712_1861, i16 %shl_ln740_189

]]></Node>
<StgValue><ssdm name="add_ln712_1862"/></StgValue>
</operation>

<operation id="906" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="748" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:746 %sub_ln712_25 = sub i16 %add_ln712_1862, i16 %zext_ln740_129

]]></Node>
<StgValue><ssdm name="sub_ln712_25"/></StgValue>
</operation>

<operation id="907" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="749" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:747 %add_ln712_1863 = add i16 %sub_ln712_25, i16 %sub_ln740_76

]]></Node>
<StgValue><ssdm name="add_ln712_1863"/></StgValue>
</operation>

<operation id="908" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="751" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:749 %add_ln712_1865 = add i16 %add_ln712_1864, i16 %shl_ln740_186

]]></Node>
<StgValue><ssdm name="add_ln712_1865"/></StgValue>
</operation>

<operation id="909" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="752" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:750 %add_ln712_1866 = add i16 %zext_ln740_130, i16 %shl_ln740_195

]]></Node>
<StgValue><ssdm name="add_ln712_1866"/></StgValue>
</operation>

<operation id="910" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="753" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:751 %add_ln712_1867 = add i16 %add_ln712_1866, i16 %zext_ln740_129

]]></Node>
<StgValue><ssdm name="add_ln712_1867"/></StgValue>
</operation>

<operation id="911" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="754" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:752 %add_ln712_1868 = add i16 %add_ln712_1867, i16 %add_ln712_1865

]]></Node>
<StgValue><ssdm name="add_ln712_1868"/></StgValue>
</operation>

<operation id="912" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="755" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:753 %add_ln712_1869 = add i16 %sub_ln740_75, i16 %shl_ln740_186

]]></Node>
<StgValue><ssdm name="add_ln712_1869"/></StgValue>
</operation>

<operation id="913" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="756" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:754 %add_ln712_1870 = add i16 %mul_ln740_25, i16 %sub_ln740_77

]]></Node>
<StgValue><ssdm name="add_ln712_1870"/></StgValue>
</operation>

<operation id="914" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="757" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:755 %add_ln712_1871 = add i16 %add_ln712_1870, i16 %add_ln712_1869

]]></Node>
<StgValue><ssdm name="add_ln712_1871"/></StgValue>
</operation>

<operation id="915" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="768" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:766 %shl_ln740_201 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %tmp_109, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln740_201"/></StgValue>
</operation>

<operation id="916" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="772" bw="15" op_0_bw="15" op_1_bw="10" op_2_bw="5">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:770 %shl_ln740_203 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i10.i5, i10 %data_buf_V_15_1, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln740_203"/></StgValue>
</operation>

<operation id="917" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="773" bw="16" op_0_bw="15">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:771 %zext_ln740_134 = zext i15 %shl_ln740_203

]]></Node>
<StgValue><ssdm name="zext_ln740_134"/></StgValue>
</operation>

<operation id="918" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="775" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:773 %shl_ln740_204 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %tmp_110, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln740_204"/></StgValue>
</operation>

<operation id="919" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="779" bw="16" op_0_bw="16" op_1_bw="10" op_2_bw="6">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:777 %shl_ln740_206 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %data_buf_V_15_1, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln740_206"/></StgValue>
</operation>

<operation id="920" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="780" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:778 %sub_ln740_81 = sub i16 %zext_ln740_135, i16 %shl_ln740_206

]]></Node>
<StgValue><ssdm name="sub_ln740_81"/></StgValue>
</operation>

<operation id="921" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="783" bw="15" op_0_bw="15" op_1_bw="10" op_2_bw="5">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:781 %shl_ln740_208 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i10.i5, i10 %data_buf_V_15_2, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln740_208"/></StgValue>
</operation>

<operation id="922" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="784" bw="16" op_0_bw="15">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:782 %zext_ln740_136 = zext i15 %shl_ln740_208

]]></Node>
<StgValue><ssdm name="zext_ln740_136"/></StgValue>
</operation>

<operation id="923" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="787" bw="15" op_0_bw="15" op_1_bw="10" op_2_bw="5">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:785 %shl_ln740_209 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i10.i5, i10 %tmp_111, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln740_209"/></StgValue>
</operation>

<operation id="924" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="788" bw="16" op_0_bw="15">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:786 %zext_ln740_137 = zext i15 %shl_ln740_209

]]></Node>
<StgValue><ssdm name="zext_ln740_137"/></StgValue>
</operation>

<operation id="925" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="790" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:788 %shl_ln740_210 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %tmp_112, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln740_210"/></StgValue>
</operation>

<operation id="926" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="791" bw="14" op_0_bw="14" op_1_bw="10" op_2_bw="4">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:789 %shl_ln740_211 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i10.i4, i10 %tmp_111, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln740_211"/></StgValue>
</operation>

<operation id="927" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="792" bw="16" op_0_bw="14">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:790 %zext_ln740_138 = zext i14 %shl_ln740_211

]]></Node>
<StgValue><ssdm name="zext_ln740_138"/></StgValue>
</operation>

<operation id="928" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="793" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:791 %sub_ln740_82 = sub i16 %shl_ln740_210, i16 %zext_ln740_138

]]></Node>
<StgValue><ssdm name="sub_ln740_82"/></StgValue>
</operation>

<operation id="929" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="795" bw="16" op_0_bw="16" op_1_bw="9" op_2_bw="7">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:793 %shl_ln740_212 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i9.i7, i9 %tmp_113, i7 0

]]></Node>
<StgValue><ssdm name="shl_ln740_212"/></StgValue>
</operation>

<operation id="930" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="796" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:794 %sub_ln740_83 = sub i16 %zext_ln740_137, i16 %shl_ln740_212

]]></Node>
<StgValue><ssdm name="sub_ln740_83"/></StgValue>
</operation>

<operation id="931" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="798" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:796 %add_ln712_1873 = add i16 %add_ln712_1872, i16 %zext_ln740_134

]]></Node>
<StgValue><ssdm name="add_ln712_1873"/></StgValue>
</operation>

<operation id="932" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="799" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:797 %sub_ln712_26 = sub i16 %add_ln712_1873, i16 %zext_ln740_137

]]></Node>
<StgValue><ssdm name="sub_ln712_26"/></StgValue>
</operation>

<operation id="933" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="801" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:799 %add_ln712_1875 = add i16 %add_ln712_1874, i16 %shl_ln740_204

]]></Node>
<StgValue><ssdm name="add_ln712_1875"/></StgValue>
</operation>

<operation id="934" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="802" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:800 %sub_ln712_27 = sub i16 %add_ln712_1875, i16 %zext_ln740_136

]]></Node>
<StgValue><ssdm name="sub_ln712_27"/></StgValue>
</operation>

<operation id="935" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="803" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:801 %add_ln712_1876 = add i16 %sub_ln712_27, i16 %sub_ln740_82

]]></Node>
<StgValue><ssdm name="add_ln712_1876"/></StgValue>
</operation>

<operation id="936" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="805" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:803 %add_ln712_1878 = add i16 %add_ln712_1877, i16 %shl_ln740_201

]]></Node>
<StgValue><ssdm name="add_ln712_1878"/></StgValue>
</operation>

<operation id="937" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="806" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:804 %add_ln712_1879 = add i16 %zext_ln740_137, i16 %shl_ln740_210

]]></Node>
<StgValue><ssdm name="add_ln712_1879"/></StgValue>
</operation>

<operation id="938" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="807" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:805 %add_ln712_1880 = add i16 %add_ln712_1879, i16 %zext_ln740_136

]]></Node>
<StgValue><ssdm name="add_ln712_1880"/></StgValue>
</operation>

<operation id="939" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="808" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:806 %add_ln712_1881 = add i16 %add_ln712_1880, i16 %add_ln712_1878

]]></Node>
<StgValue><ssdm name="add_ln712_1881"/></StgValue>
</operation>

<operation id="940" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="809" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:807 %add_ln712_1882 = add i16 %sub_ln740_81, i16 %shl_ln740_201

]]></Node>
<StgValue><ssdm name="add_ln712_1882"/></StgValue>
</operation>

<operation id="941" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="810" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:808 %add_ln712_1883 = add i16 %mul_ln740_27, i16 %sub_ln740_83

]]></Node>
<StgValue><ssdm name="add_ln712_1883"/></StgValue>
</operation>

<operation id="942" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="811" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:809 %add_ln712_1884 = add i16 %add_ln712_1883, i16 %add_ln712_1882

]]></Node>
<StgValue><ssdm name="add_ln712_1884"/></StgValue>
</operation>

<operation id="943" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="822" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:820 %shl_ln740_216 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %tmp_116, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln740_216"/></StgValue>
</operation>

<operation id="944" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="826" bw="15" op_0_bw="15" op_1_bw="10" op_2_bw="5">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:824 %shl_ln740_218 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i10.i5, i10 %data_buf_V_16_1, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln740_218"/></StgValue>
</operation>

<operation id="945" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="827" bw="16" op_0_bw="15">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:825 %zext_ln740_141 = zext i15 %shl_ln740_218

]]></Node>
<StgValue><ssdm name="zext_ln740_141"/></StgValue>
</operation>

<operation id="946" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="829" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:827 %shl_ln740_219 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %tmp_117, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln740_219"/></StgValue>
</operation>

<operation id="947" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="833" bw="16" op_0_bw="16" op_1_bw="10" op_2_bw="6">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:831 %shl_ln740_221 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %data_buf_V_16_1, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln740_221"/></StgValue>
</operation>

<operation id="948" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="834" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:832 %sub_ln740_87 = sub i16 %zext_ln740_142, i16 %shl_ln740_221

]]></Node>
<StgValue><ssdm name="sub_ln740_87"/></StgValue>
</operation>

<operation id="949" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="837" bw="15" op_0_bw="15" op_1_bw="10" op_2_bw="5">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:835 %shl_ln740_223 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i10.i5, i10 %data_buf_V_16_2, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln740_223"/></StgValue>
</operation>

<operation id="950" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="838" bw="16" op_0_bw="15">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:836 %zext_ln740_143 = zext i15 %shl_ln740_223

]]></Node>
<StgValue><ssdm name="zext_ln740_143"/></StgValue>
</operation>

<operation id="951" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="841" bw="15" op_0_bw="15" op_1_bw="10" op_2_bw="5">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:839 %shl_ln740_224 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i10.i5, i10 %tmp_118, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln740_224"/></StgValue>
</operation>

<operation id="952" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="842" bw="16" op_0_bw="15">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:840 %zext_ln740_144 = zext i15 %shl_ln740_224

]]></Node>
<StgValue><ssdm name="zext_ln740_144"/></StgValue>
</operation>

<operation id="953" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="844" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:842 %shl_ln740_225 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %tmp_119, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln740_225"/></StgValue>
</operation>

<operation id="954" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="845" bw="14" op_0_bw="14" op_1_bw="10" op_2_bw="4">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:843 %shl_ln740_226 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i10.i4, i10 %tmp_118, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln740_226"/></StgValue>
</operation>

<operation id="955" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="846" bw="16" op_0_bw="14">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:844 %zext_ln740_145 = zext i14 %shl_ln740_226

]]></Node>
<StgValue><ssdm name="zext_ln740_145"/></StgValue>
</operation>

<operation id="956" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="847" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:845 %sub_ln740_88 = sub i16 %shl_ln740_225, i16 %zext_ln740_145

]]></Node>
<StgValue><ssdm name="sub_ln740_88"/></StgValue>
</operation>

<operation id="957" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="849" bw="16" op_0_bw="16" op_1_bw="9" op_2_bw="7">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:847 %shl_ln740_227 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i9.i7, i9 %tmp_120, i7 0

]]></Node>
<StgValue><ssdm name="shl_ln740_227"/></StgValue>
</operation>

<operation id="958" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="850" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:848 %sub_ln740_89 = sub i16 %zext_ln740_144, i16 %shl_ln740_227

]]></Node>
<StgValue><ssdm name="sub_ln740_89"/></StgValue>
</operation>

<operation id="959" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="852" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:850 %add_ln712_1886 = add i16 %add_ln712_1885, i16 %zext_ln740_141

]]></Node>
<StgValue><ssdm name="add_ln712_1886"/></StgValue>
</operation>

<operation id="960" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="853" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:851 %sub_ln712_28 = sub i16 %add_ln712_1886, i16 %zext_ln740_144

]]></Node>
<StgValue><ssdm name="sub_ln712_28"/></StgValue>
</operation>

<operation id="961" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="855" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:853 %add_ln712_1888 = add i16 %add_ln712_1887, i16 %shl_ln740_219

]]></Node>
<StgValue><ssdm name="add_ln712_1888"/></StgValue>
</operation>

<operation id="962" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="856" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:854 %sub_ln712_29 = sub i16 %add_ln712_1888, i16 %zext_ln740_143

]]></Node>
<StgValue><ssdm name="sub_ln712_29"/></StgValue>
</operation>

<operation id="963" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="857" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:855 %add_ln712_1889 = add i16 %sub_ln712_29, i16 %sub_ln740_88

]]></Node>
<StgValue><ssdm name="add_ln712_1889"/></StgValue>
</operation>

<operation id="964" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="859" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:857 %add_ln712_1891 = add i16 %add_ln712_1890, i16 %shl_ln740_216

]]></Node>
<StgValue><ssdm name="add_ln712_1891"/></StgValue>
</operation>

<operation id="965" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="860" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:858 %add_ln712_1892 = add i16 %zext_ln740_144, i16 %shl_ln740_225

]]></Node>
<StgValue><ssdm name="add_ln712_1892"/></StgValue>
</operation>

<operation id="966" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="861" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:859 %add_ln712_1893 = add i16 %add_ln712_1892, i16 %zext_ln740_143

]]></Node>
<StgValue><ssdm name="add_ln712_1893"/></StgValue>
</operation>

<operation id="967" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="862" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:860 %add_ln712_1894 = add i16 %add_ln712_1893, i16 %add_ln712_1891

]]></Node>
<StgValue><ssdm name="add_ln712_1894"/></StgValue>
</operation>

<operation id="968" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="863" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:861 %add_ln712_1895 = add i16 %sub_ln740_87, i16 %shl_ln740_216

]]></Node>
<StgValue><ssdm name="add_ln712_1895"/></StgValue>
</operation>

<operation id="969" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="864" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:862 %add_ln712_1896 = add i16 %mul_ln740_29, i16 %sub_ln740_89

]]></Node>
<StgValue><ssdm name="add_ln712_1896"/></StgValue>
</operation>

<operation id="970" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="865" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:863 %add_ln712_1897 = add i16 %add_ln712_1896, i16 %add_ln712_1895

]]></Node>
<StgValue><ssdm name="add_ln712_1897"/></StgValue>
</operation>

<operation id="971" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="876" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:874 %shl_ln740_231 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %tmp_123, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln740_231"/></StgValue>
</operation>

<operation id="972" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="880" bw="15" op_0_bw="15" op_1_bw="10" op_2_bw="5">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:878 %shl_ln740_233 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i10.i5, i10 %data_buf_V_17_1, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln740_233"/></StgValue>
</operation>

<operation id="973" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="881" bw="16" op_0_bw="15">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:879 %zext_ln740_148 = zext i15 %shl_ln740_233

]]></Node>
<StgValue><ssdm name="zext_ln740_148"/></StgValue>
</operation>

<operation id="974" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="883" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:881 %shl_ln740_234 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %tmp_124, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln740_234"/></StgValue>
</operation>

<operation id="975" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="887" bw="16" op_0_bw="16" op_1_bw="10" op_2_bw="6">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:885 %shl_ln740_236 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %data_buf_V_17_1, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln740_236"/></StgValue>
</operation>

<operation id="976" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="888" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:886 %sub_ln740_93 = sub i16 %zext_ln740_149, i16 %shl_ln740_236

]]></Node>
<StgValue><ssdm name="sub_ln740_93"/></StgValue>
</operation>

<operation id="977" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="891" bw="15" op_0_bw="15" op_1_bw="10" op_2_bw="5">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:889 %shl_ln740_238 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i10.i5, i10 %data_buf_V_17_2, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln740_238"/></StgValue>
</operation>

<operation id="978" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="892" bw="16" op_0_bw="15">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:890 %zext_ln740_150 = zext i15 %shl_ln740_238

]]></Node>
<StgValue><ssdm name="zext_ln740_150"/></StgValue>
</operation>

<operation id="979" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="895" bw="15" op_0_bw="15" op_1_bw="10" op_2_bw="5">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:893 %shl_ln740_239 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i10.i5, i10 %tmp_125, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln740_239"/></StgValue>
</operation>

<operation id="980" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="896" bw="16" op_0_bw="15">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:894 %zext_ln740_151 = zext i15 %shl_ln740_239

]]></Node>
<StgValue><ssdm name="zext_ln740_151"/></StgValue>
</operation>

<operation id="981" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="898" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:896 %shl_ln740_240 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %tmp_126, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln740_240"/></StgValue>
</operation>

<operation id="982" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="899" bw="14" op_0_bw="14" op_1_bw="10" op_2_bw="4">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:897 %shl_ln740_241 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i10.i4, i10 %tmp_125, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln740_241"/></StgValue>
</operation>

<operation id="983" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="900" bw="16" op_0_bw="14">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:898 %zext_ln740_152 = zext i14 %shl_ln740_241

]]></Node>
<StgValue><ssdm name="zext_ln740_152"/></StgValue>
</operation>

<operation id="984" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="901" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:899 %sub_ln740_94 = sub i16 %shl_ln740_240, i16 %zext_ln740_152

]]></Node>
<StgValue><ssdm name="sub_ln740_94"/></StgValue>
</operation>

<operation id="985" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="903" bw="16" op_0_bw="16" op_1_bw="9" op_2_bw="7">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:901 %shl_ln740_242 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i9.i7, i9 %tmp_127, i7 0

]]></Node>
<StgValue><ssdm name="shl_ln740_242"/></StgValue>
</operation>

<operation id="986" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="904" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:902 %sub_ln740_95 = sub i16 %zext_ln740_151, i16 %shl_ln740_242

]]></Node>
<StgValue><ssdm name="sub_ln740_95"/></StgValue>
</operation>

<operation id="987" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="906" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:904 %add_ln712_1899 = add i16 %add_ln712_1898, i16 %zext_ln740_148

]]></Node>
<StgValue><ssdm name="add_ln712_1899"/></StgValue>
</operation>

<operation id="988" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="907" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:905 %sub_ln712_30 = sub i16 %add_ln712_1899, i16 %zext_ln740_151

]]></Node>
<StgValue><ssdm name="sub_ln712_30"/></StgValue>
</operation>

<operation id="989" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="909" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:907 %add_ln712_1901 = add i16 %add_ln712_1900, i16 %shl_ln740_234

]]></Node>
<StgValue><ssdm name="add_ln712_1901"/></StgValue>
</operation>

<operation id="990" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="910" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:908 %sub_ln712_31 = sub i16 %add_ln712_1901, i16 %zext_ln740_150

]]></Node>
<StgValue><ssdm name="sub_ln712_31"/></StgValue>
</operation>

<operation id="991" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="911" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:909 %add_ln712_1902 = add i16 %sub_ln712_31, i16 %sub_ln740_94

]]></Node>
<StgValue><ssdm name="add_ln712_1902"/></StgValue>
</operation>

<operation id="992" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="913" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:911 %add_ln712_1904 = add i16 %add_ln712_1903, i16 %shl_ln740_231

]]></Node>
<StgValue><ssdm name="add_ln712_1904"/></StgValue>
</operation>

<operation id="993" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="914" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:912 %add_ln712_1905 = add i16 %zext_ln740_151, i16 %shl_ln740_240

]]></Node>
<StgValue><ssdm name="add_ln712_1905"/></StgValue>
</operation>

<operation id="994" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="915" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:913 %add_ln712_1906 = add i16 %add_ln712_1905, i16 %zext_ln740_150

]]></Node>
<StgValue><ssdm name="add_ln712_1906"/></StgValue>
</operation>

<operation id="995" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="916" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:914 %add_ln712_1907 = add i16 %add_ln712_1906, i16 %add_ln712_1904

]]></Node>
<StgValue><ssdm name="add_ln712_1907"/></StgValue>
</operation>

<operation id="996" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="917" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:915 %add_ln712_1908 = add i16 %sub_ln740_93, i16 %shl_ln740_231

]]></Node>
<StgValue><ssdm name="add_ln712_1908"/></StgValue>
</operation>

<operation id="997" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="918" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:916 %add_ln712_1909 = add i16 %mul_ln740_31, i16 %sub_ln740_95

]]></Node>
<StgValue><ssdm name="add_ln712_1909"/></StgValue>
</operation>

<operation id="998" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="919" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:917 %add_ln712_1910 = add i16 %add_ln712_1909, i16 %add_ln712_1908

]]></Node>
<StgValue><ssdm name="add_ln712_1910"/></StgValue>
</operation>

<operation id="999" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="930" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:928 %shl_ln740_246 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %tmp_130, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln740_246"/></StgValue>
</operation>

<operation id="1000" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="934" bw="15" op_0_bw="15" op_1_bw="10" op_2_bw="5">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:932 %shl_ln740_248 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i10.i5, i10 %data_buf_V_18_1, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln740_248"/></StgValue>
</operation>

<operation id="1001" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="935" bw="16" op_0_bw="15">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:933 %zext_ln740_155 = zext i15 %shl_ln740_248

]]></Node>
<StgValue><ssdm name="zext_ln740_155"/></StgValue>
</operation>

<operation id="1002" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="937" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:935 %shl_ln740_249 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %tmp_131, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln740_249"/></StgValue>
</operation>

<operation id="1003" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="941" bw="16" op_0_bw="16" op_1_bw="10" op_2_bw="6">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:939 %shl_ln740_251 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %data_buf_V_18_1, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln740_251"/></StgValue>
</operation>

<operation id="1004" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="942" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:940 %sub_ln740_99 = sub i16 %zext_ln740_156, i16 %shl_ln740_251

]]></Node>
<StgValue><ssdm name="sub_ln740_99"/></StgValue>
</operation>

<operation id="1005" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="945" bw="15" op_0_bw="15" op_1_bw="10" op_2_bw="5">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:943 %shl_ln740_253 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i10.i5, i10 %data_buf_V_18_2, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln740_253"/></StgValue>
</operation>

<operation id="1006" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="946" bw="16" op_0_bw="15">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:944 %zext_ln740_157 = zext i15 %shl_ln740_253

]]></Node>
<StgValue><ssdm name="zext_ln740_157"/></StgValue>
</operation>

<operation id="1007" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="949" bw="15" op_0_bw="15" op_1_bw="10" op_2_bw="5">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:947 %shl_ln740_254 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i10.i5, i10 %tmp_132, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln740_254"/></StgValue>
</operation>

<operation id="1008" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="950" bw="16" op_0_bw="15">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:948 %zext_ln740_158 = zext i15 %shl_ln740_254

]]></Node>
<StgValue><ssdm name="zext_ln740_158"/></StgValue>
</operation>

<operation id="1009" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="952" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:950 %shl_ln740_255 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %tmp_133, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln740_255"/></StgValue>
</operation>

<operation id="1010" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="953" bw="14" op_0_bw="14" op_1_bw="10" op_2_bw="4">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:951 %shl_ln740_256 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i10.i4, i10 %tmp_132, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln740_256"/></StgValue>
</operation>

<operation id="1011" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="954" bw="16" op_0_bw="14">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:952 %zext_ln740_159 = zext i14 %shl_ln740_256

]]></Node>
<StgValue><ssdm name="zext_ln740_159"/></StgValue>
</operation>

<operation id="1012" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="955" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:953 %sub_ln740_100 = sub i16 %shl_ln740_255, i16 %zext_ln740_159

]]></Node>
<StgValue><ssdm name="sub_ln740_100"/></StgValue>
</operation>

<operation id="1013" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="957" bw="16" op_0_bw="16" op_1_bw="9" op_2_bw="7">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:955 %shl_ln740_257 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i9.i7, i9 %tmp_134, i7 0

]]></Node>
<StgValue><ssdm name="shl_ln740_257"/></StgValue>
</operation>

<operation id="1014" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="958" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:956 %sub_ln740_101 = sub i16 %zext_ln740_158, i16 %shl_ln740_257

]]></Node>
<StgValue><ssdm name="sub_ln740_101"/></StgValue>
</operation>

<operation id="1015" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="960" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:958 %add_ln712_1912 = add i16 %add_ln712_1911, i16 %zext_ln740_155

]]></Node>
<StgValue><ssdm name="add_ln712_1912"/></StgValue>
</operation>

<operation id="1016" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="961" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:959 %sub_ln712_32 = sub i16 %add_ln712_1912, i16 %zext_ln740_158

]]></Node>
<StgValue><ssdm name="sub_ln712_32"/></StgValue>
</operation>

<operation id="1017" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="963" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:961 %add_ln712_1914 = add i16 %add_ln712_1913, i16 %shl_ln740_249

]]></Node>
<StgValue><ssdm name="add_ln712_1914"/></StgValue>
</operation>

<operation id="1018" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="964" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:962 %sub_ln712_33 = sub i16 %add_ln712_1914, i16 %zext_ln740_157

]]></Node>
<StgValue><ssdm name="sub_ln712_33"/></StgValue>
</operation>

<operation id="1019" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="965" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:963 %add_ln712_1915 = add i16 %sub_ln712_33, i16 %sub_ln740_100

]]></Node>
<StgValue><ssdm name="add_ln712_1915"/></StgValue>
</operation>

<operation id="1020" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="967" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:965 %add_ln712_1917 = add i16 %add_ln712_1916, i16 %shl_ln740_246

]]></Node>
<StgValue><ssdm name="add_ln712_1917"/></StgValue>
</operation>

<operation id="1021" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="968" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:966 %add_ln712_1918 = add i16 %zext_ln740_158, i16 %shl_ln740_255

]]></Node>
<StgValue><ssdm name="add_ln712_1918"/></StgValue>
</operation>

<operation id="1022" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="969" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:967 %add_ln712_1919 = add i16 %add_ln712_1918, i16 %zext_ln740_157

]]></Node>
<StgValue><ssdm name="add_ln712_1919"/></StgValue>
</operation>

<operation id="1023" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="970" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:968 %add_ln712_1920 = add i16 %add_ln712_1919, i16 %add_ln712_1917

]]></Node>
<StgValue><ssdm name="add_ln712_1920"/></StgValue>
</operation>

<operation id="1024" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="971" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:969 %add_ln712_1921 = add i16 %sub_ln740_99, i16 %shl_ln740_246

]]></Node>
<StgValue><ssdm name="add_ln712_1921"/></StgValue>
</operation>

<operation id="1025" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="972" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:970 %add_ln712_1922 = add i16 %mul_ln740_33, i16 %sub_ln740_101

]]></Node>
<StgValue><ssdm name="add_ln712_1922"/></StgValue>
</operation>

<operation id="1026" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="973" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:971 %add_ln712_1923 = add i16 %add_ln712_1922, i16 %add_ln712_1921

]]></Node>
<StgValue><ssdm name="add_ln712_1923"/></StgValue>
</operation>

<operation id="1027" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="984" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:982 %shl_ln740_261 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %tmp_137, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln740_261"/></StgValue>
</operation>

<operation id="1028" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="988" bw="15" op_0_bw="15" op_1_bw="10" op_2_bw="5">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:986 %shl_ln740_263 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i10.i5, i10 %data_buf_V_19_1, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln740_263"/></StgValue>
</operation>

<operation id="1029" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="989" bw="16" op_0_bw="15">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:987 %zext_ln740_162 = zext i15 %shl_ln740_263

]]></Node>
<StgValue><ssdm name="zext_ln740_162"/></StgValue>
</operation>

<operation id="1030" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="991" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:989 %shl_ln740_264 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %tmp_138, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln740_264"/></StgValue>
</operation>

<operation id="1031" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="995" bw="16" op_0_bw="16" op_1_bw="10" op_2_bw="6">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:993 %shl_ln740_266 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %data_buf_V_19_1, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln740_266"/></StgValue>
</operation>

<operation id="1032" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="996" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:994 %sub_ln740_105 = sub i16 %zext_ln740_163, i16 %shl_ln740_266

]]></Node>
<StgValue><ssdm name="sub_ln740_105"/></StgValue>
</operation>

<operation id="1033" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="999" bw="15" op_0_bw="15" op_1_bw="10" op_2_bw="5">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:997 %shl_ln740_268 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i10.i5, i10 %data_buf_V_19_2, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln740_268"/></StgValue>
</operation>

<operation id="1034" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1000" bw="16" op_0_bw="15">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:998 %zext_ln740_164 = zext i15 %shl_ln740_268

]]></Node>
<StgValue><ssdm name="zext_ln740_164"/></StgValue>
</operation>

<operation id="1035" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1003" bw="15" op_0_bw="15" op_1_bw="10" op_2_bw="5">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:1001 %shl_ln740_269 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i10.i5, i10 %tmp_139, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln740_269"/></StgValue>
</operation>

<operation id="1036" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1004" bw="16" op_0_bw="15">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:1002 %zext_ln740_165 = zext i15 %shl_ln740_269

]]></Node>
<StgValue><ssdm name="zext_ln740_165"/></StgValue>
</operation>

<operation id="1037" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1006" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:1004 %shl_ln740_270 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %tmp_140, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln740_270"/></StgValue>
</operation>

<operation id="1038" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1007" bw="14" op_0_bw="14" op_1_bw="10" op_2_bw="4">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:1005 %shl_ln740_271 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i10.i4, i10 %tmp_139, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln740_271"/></StgValue>
</operation>

<operation id="1039" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1008" bw="16" op_0_bw="14">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:1006 %zext_ln740_166 = zext i14 %shl_ln740_271

]]></Node>
<StgValue><ssdm name="zext_ln740_166"/></StgValue>
</operation>

<operation id="1040" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1009" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:1007 %sub_ln740_106 = sub i16 %shl_ln740_270, i16 %zext_ln740_166

]]></Node>
<StgValue><ssdm name="sub_ln740_106"/></StgValue>
</operation>

<operation id="1041" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1011" bw="16" op_0_bw="16" op_1_bw="9" op_2_bw="7">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:1009 %shl_ln740_272 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i9.i7, i9 %tmp_141, i7 0

]]></Node>
<StgValue><ssdm name="shl_ln740_272"/></StgValue>
</operation>

<operation id="1042" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1012" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:1010 %sub_ln740_107 = sub i16 %zext_ln740_165, i16 %shl_ln740_272

]]></Node>
<StgValue><ssdm name="sub_ln740_107"/></StgValue>
</operation>

<operation id="1043" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1014" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:1012 %add_ln712_1925 = add i16 %add_ln712_1924, i16 %zext_ln740_162

]]></Node>
<StgValue><ssdm name="add_ln712_1925"/></StgValue>
</operation>

<operation id="1044" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1015" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:1013 %sub_ln712_34 = sub i16 %add_ln712_1925, i16 %zext_ln740_165

]]></Node>
<StgValue><ssdm name="sub_ln712_34"/></StgValue>
</operation>

<operation id="1045" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1017" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:1015 %add_ln712_1927 = add i16 %add_ln712_1926, i16 %shl_ln740_264

]]></Node>
<StgValue><ssdm name="add_ln712_1927"/></StgValue>
</operation>

<operation id="1046" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1018" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:1016 %sub_ln712_35 = sub i16 %add_ln712_1927, i16 %zext_ln740_164

]]></Node>
<StgValue><ssdm name="sub_ln712_35"/></StgValue>
</operation>

<operation id="1047" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1019" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:1017 %add_ln712_1928 = add i16 %sub_ln712_35, i16 %sub_ln740_106

]]></Node>
<StgValue><ssdm name="add_ln712_1928"/></StgValue>
</operation>

<operation id="1048" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1021" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:1019 %add_ln712_1930 = add i16 %add_ln712_1929, i16 %shl_ln740_261

]]></Node>
<StgValue><ssdm name="add_ln712_1930"/></StgValue>
</operation>

<operation id="1049" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1022" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:1020 %add_ln712_1931 = add i16 %zext_ln740_165, i16 %shl_ln740_270

]]></Node>
<StgValue><ssdm name="add_ln712_1931"/></StgValue>
</operation>

<operation id="1050" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1023" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:1021 %add_ln712_1932 = add i16 %add_ln712_1931, i16 %zext_ln740_164

]]></Node>
<StgValue><ssdm name="add_ln712_1932"/></StgValue>
</operation>

<operation id="1051" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1024" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:1022 %add_ln712_1933 = add i16 %add_ln712_1932, i16 %add_ln712_1930

]]></Node>
<StgValue><ssdm name="add_ln712_1933"/></StgValue>
</operation>

<operation id="1052" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1025" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:1023 %add_ln712_1934 = add i16 %sub_ln740_105, i16 %shl_ln740_261

]]></Node>
<StgValue><ssdm name="add_ln712_1934"/></StgValue>
</operation>

<operation id="1053" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1026" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:1024 %add_ln712_1935 = add i16 %mul_ln740_35, i16 %sub_ln740_107

]]></Node>
<StgValue><ssdm name="add_ln712_1935"/></StgValue>
</operation>

<operation id="1054" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1027" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:1025 %add_ln712_1936 = add i16 %add_ln712_1935, i16 %add_ln712_1934

]]></Node>
<StgValue><ssdm name="add_ln712_1936"/></StgValue>
</operation>

<operation id="1055" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1038" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:1036 %shl_ln740_276 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %tmp_144, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln740_276"/></StgValue>
</operation>

<operation id="1056" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1042" bw="15" op_0_bw="15" op_1_bw="10" op_2_bw="5">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:1040 %shl_ln740_278 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i10.i5, i10 %data_buf_V_20_1, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln740_278"/></StgValue>
</operation>

<operation id="1057" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1043" bw="16" op_0_bw="15">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:1041 %zext_ln740_169 = zext i15 %shl_ln740_278

]]></Node>
<StgValue><ssdm name="zext_ln740_169"/></StgValue>
</operation>

<operation id="1058" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1045" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:1043 %shl_ln740_279 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %tmp_145, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln740_279"/></StgValue>
</operation>

<operation id="1059" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1049" bw="16" op_0_bw="16" op_1_bw="10" op_2_bw="6">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:1047 %shl_ln740_281 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %data_buf_V_20_1, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln740_281"/></StgValue>
</operation>

<operation id="1060" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1050" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:1048 %sub_ln740_111 = sub i16 %zext_ln740_170, i16 %shl_ln740_281

]]></Node>
<StgValue><ssdm name="sub_ln740_111"/></StgValue>
</operation>

<operation id="1061" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1053" bw="15" op_0_bw="15" op_1_bw="10" op_2_bw="5">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:1051 %shl_ln740_283 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i10.i5, i10 %data_buf_V_20_2, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln740_283"/></StgValue>
</operation>

<operation id="1062" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1054" bw="16" op_0_bw="15">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:1052 %zext_ln740_171 = zext i15 %shl_ln740_283

]]></Node>
<StgValue><ssdm name="zext_ln740_171"/></StgValue>
</operation>

<operation id="1063" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1057" bw="15" op_0_bw="15" op_1_bw="10" op_2_bw="5">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:1055 %shl_ln740_284 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i10.i5, i10 %tmp_146, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln740_284"/></StgValue>
</operation>

<operation id="1064" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1058" bw="16" op_0_bw="15">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:1056 %zext_ln740_172 = zext i15 %shl_ln740_284

]]></Node>
<StgValue><ssdm name="zext_ln740_172"/></StgValue>
</operation>

<operation id="1065" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1060" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:1058 %shl_ln740_285 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %tmp_147, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln740_285"/></StgValue>
</operation>

<operation id="1066" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1061" bw="14" op_0_bw="14" op_1_bw="10" op_2_bw="4">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:1059 %shl_ln740_286 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i10.i4, i10 %tmp_146, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln740_286"/></StgValue>
</operation>

<operation id="1067" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1062" bw="16" op_0_bw="14">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:1060 %zext_ln740_173 = zext i14 %shl_ln740_286

]]></Node>
<StgValue><ssdm name="zext_ln740_173"/></StgValue>
</operation>

<operation id="1068" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1063" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:1061 %sub_ln740_112 = sub i16 %shl_ln740_285, i16 %zext_ln740_173

]]></Node>
<StgValue><ssdm name="sub_ln740_112"/></StgValue>
</operation>

<operation id="1069" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1065" bw="16" op_0_bw="16" op_1_bw="9" op_2_bw="7">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:1063 %shl_ln740_287 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i9.i7, i9 %tmp_148, i7 0

]]></Node>
<StgValue><ssdm name="shl_ln740_287"/></StgValue>
</operation>

<operation id="1070" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1066" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:1064 %sub_ln740_113 = sub i16 %zext_ln740_172, i16 %shl_ln740_287

]]></Node>
<StgValue><ssdm name="sub_ln740_113"/></StgValue>
</operation>

<operation id="1071" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1068" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:1066 %add_ln712_1938 = add i16 %add_ln712_1937, i16 %zext_ln740_169

]]></Node>
<StgValue><ssdm name="add_ln712_1938"/></StgValue>
</operation>

<operation id="1072" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1069" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:1067 %sub_ln712_36 = sub i16 %add_ln712_1938, i16 %zext_ln740_172

]]></Node>
<StgValue><ssdm name="sub_ln712_36"/></StgValue>
</operation>

<operation id="1073" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1071" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:1069 %add_ln712_1940 = add i16 %add_ln712_1939, i16 %shl_ln740_279

]]></Node>
<StgValue><ssdm name="add_ln712_1940"/></StgValue>
</operation>

<operation id="1074" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1072" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:1070 %sub_ln712_37 = sub i16 %add_ln712_1940, i16 %zext_ln740_171

]]></Node>
<StgValue><ssdm name="sub_ln712_37"/></StgValue>
</operation>

<operation id="1075" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1073" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:1071 %add_ln712_1941 = add i16 %sub_ln712_37, i16 %sub_ln740_112

]]></Node>
<StgValue><ssdm name="add_ln712_1941"/></StgValue>
</operation>

<operation id="1076" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1075" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:1073 %add_ln712_1943 = add i16 %add_ln712_1942, i16 %shl_ln740_276

]]></Node>
<StgValue><ssdm name="add_ln712_1943"/></StgValue>
</operation>

<operation id="1077" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1076" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:1074 %add_ln712_1944 = add i16 %zext_ln740_172, i16 %shl_ln740_285

]]></Node>
<StgValue><ssdm name="add_ln712_1944"/></StgValue>
</operation>

<operation id="1078" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1077" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:1075 %add_ln712_1945 = add i16 %add_ln712_1944, i16 %zext_ln740_171

]]></Node>
<StgValue><ssdm name="add_ln712_1945"/></StgValue>
</operation>

<operation id="1079" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1078" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:1076 %add_ln712_1946 = add i16 %add_ln712_1945, i16 %add_ln712_1943

]]></Node>
<StgValue><ssdm name="add_ln712_1946"/></StgValue>
</operation>

<operation id="1080" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1079" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:1077 %add_ln712_1947 = add i16 %sub_ln740_111, i16 %shl_ln740_276

]]></Node>
<StgValue><ssdm name="add_ln712_1947"/></StgValue>
</operation>

<operation id="1081" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1080" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:1078 %add_ln712_1948 = add i16 %mul_ln740_37, i16 %sub_ln740_113

]]></Node>
<StgValue><ssdm name="add_ln712_1948"/></StgValue>
</operation>

<operation id="1082" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1081" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:1079 %add_ln712_1949 = add i16 %add_ln712_1948, i16 %add_ln712_1947

]]></Node>
<StgValue><ssdm name="add_ln712_1949"/></StgValue>
</operation>

<operation id="1083" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1082" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:1080 %rend = specregionend i32 @_ssdm_op_SpecRegionEnd, void @nnet_KD_KD_conv_2d_latency_cl_MD_ap_uint_MD_10_OD_MC_AC_a, i32 %rbegin

]]></Node>
<StgValue><ssdm name="rend"/></StgValue>
</operation>

<operation id="1084" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1083" bw="1216" op_0_bw="1216" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:1081 %newret2 = insertvalue i1216 <undef>, i16 %sub_ln712

]]></Node>
<StgValue><ssdm name="newret2"/></StgValue>
</operation>

<operation id="1085" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1084" bw="1216" op_0_bw="1216" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:1082 %newret4 = insertvalue i1216 %newret2, i16 %add_ln712_1707

]]></Node>
<StgValue><ssdm name="newret4"/></StgValue>
</operation>

<operation id="1086" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1085" bw="1216" op_0_bw="1216" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:1083 %newret6 = insertvalue i1216 %newret4, i16 %add_ln712_1712

]]></Node>
<StgValue><ssdm name="newret6"/></StgValue>
</operation>

<operation id="1087" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1086" bw="1216" op_0_bw="1216" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:1084 %newret8 = insertvalue i1216 %newret6, i16 %add_ln712_1715

]]></Node>
<StgValue><ssdm name="newret8"/></StgValue>
</operation>

<operation id="1088" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1087" bw="1216" op_0_bw="1216" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:1085 %newret10 = insertvalue i1216 %newret8, i16 %sub_ln712_2

]]></Node>
<StgValue><ssdm name="newret10"/></StgValue>
</operation>

<operation id="1089" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1088" bw="1216" op_0_bw="1216" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:1086 %newret12 = insertvalue i1216 %newret10, i16 %add_ln712_1720

]]></Node>
<StgValue><ssdm name="newret12"/></StgValue>
</operation>

<operation id="1090" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1089" bw="1216" op_0_bw="1216" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:1087 %newret14 = insertvalue i1216 %newret12, i16 %add_ln712_1725

]]></Node>
<StgValue><ssdm name="newret14"/></StgValue>
</operation>

<operation id="1091" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1090" bw="1216" op_0_bw="1216" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:1088 %newret16 = insertvalue i1216 %newret14, i16 %add_ln712_1728

]]></Node>
<StgValue><ssdm name="newret16"/></StgValue>
</operation>

<operation id="1092" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1091" bw="1216" op_0_bw="1216" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:1089 %newret18 = insertvalue i1216 %newret16, i16 %sub_ln712_4

]]></Node>
<StgValue><ssdm name="newret18"/></StgValue>
</operation>

<operation id="1093" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1092" bw="1216" op_0_bw="1216" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:1090 %newret20 = insertvalue i1216 %newret18, i16 %add_ln712_1733

]]></Node>
<StgValue><ssdm name="newret20"/></StgValue>
</operation>

<operation id="1094" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1093" bw="1216" op_0_bw="1216" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:1091 %newret22 = insertvalue i1216 %newret20, i16 %add_ln712_1738

]]></Node>
<StgValue><ssdm name="newret22"/></StgValue>
</operation>

<operation id="1095" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1094" bw="1216" op_0_bw="1216" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:1092 %newret24 = insertvalue i1216 %newret22, i16 %add_ln712_1741

]]></Node>
<StgValue><ssdm name="newret24"/></StgValue>
</operation>

<operation id="1096" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1095" bw="1216" op_0_bw="1216" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:1093 %newret26 = insertvalue i1216 %newret24, i16 %sub_ln712_6

]]></Node>
<StgValue><ssdm name="newret26"/></StgValue>
</operation>

<operation id="1097" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1096" bw="1216" op_0_bw="1216" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:1094 %newret28 = insertvalue i1216 %newret26, i16 %add_ln712_1746

]]></Node>
<StgValue><ssdm name="newret28"/></StgValue>
</operation>

<operation id="1098" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1097" bw="1216" op_0_bw="1216" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:1095 %newret30 = insertvalue i1216 %newret28, i16 %add_ln712_1751

]]></Node>
<StgValue><ssdm name="newret30"/></StgValue>
</operation>

<operation id="1099" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1098" bw="1216" op_0_bw="1216" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:1096 %newret32 = insertvalue i1216 %newret30, i16 %add_ln712_1754

]]></Node>
<StgValue><ssdm name="newret32"/></StgValue>
</operation>

<operation id="1100" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1099" bw="1216" op_0_bw="1216" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:1097 %newret34 = insertvalue i1216 %newret32, i16 %sub_ln712_8

]]></Node>
<StgValue><ssdm name="newret34"/></StgValue>
</operation>

<operation id="1101" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1100" bw="1216" op_0_bw="1216" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:1098 %newret36 = insertvalue i1216 %newret34, i16 %add_ln712_1759

]]></Node>
<StgValue><ssdm name="newret36"/></StgValue>
</operation>

<operation id="1102" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1101" bw="1216" op_0_bw="1216" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:1099 %newret38 = insertvalue i1216 %newret36, i16 %add_ln712_1764

]]></Node>
<StgValue><ssdm name="newret38"/></StgValue>
</operation>

<operation id="1103" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1102" bw="1216" op_0_bw="1216" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:1100 %newret40 = insertvalue i1216 %newret38, i16 %add_ln712_1767

]]></Node>
<StgValue><ssdm name="newret40"/></StgValue>
</operation>

<operation id="1104" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1103" bw="1216" op_0_bw="1216" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:1101 %newret42 = insertvalue i1216 %newret40, i16 %sub_ln712_10

]]></Node>
<StgValue><ssdm name="newret42"/></StgValue>
</operation>

<operation id="1105" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1104" bw="1216" op_0_bw="1216" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:1102 %newret44 = insertvalue i1216 %newret42, i16 %add_ln712_1772

]]></Node>
<StgValue><ssdm name="newret44"/></StgValue>
</operation>

<operation id="1106" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1105" bw="1216" op_0_bw="1216" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:1103 %newret46 = insertvalue i1216 %newret44, i16 %add_ln712_1777

]]></Node>
<StgValue><ssdm name="newret46"/></StgValue>
</operation>

<operation id="1107" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1106" bw="1216" op_0_bw="1216" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:1104 %newret48 = insertvalue i1216 %newret46, i16 %add_ln712_1780

]]></Node>
<StgValue><ssdm name="newret48"/></StgValue>
</operation>

<operation id="1108" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1107" bw="1216" op_0_bw="1216" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:1105 %newret50 = insertvalue i1216 %newret48, i16 %sub_ln712_12

]]></Node>
<StgValue><ssdm name="newret50"/></StgValue>
</operation>

<operation id="1109" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1108" bw="1216" op_0_bw="1216" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:1106 %newret52 = insertvalue i1216 %newret50, i16 %add_ln712_1785

]]></Node>
<StgValue><ssdm name="newret52"/></StgValue>
</operation>

<operation id="1110" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1109" bw="1216" op_0_bw="1216" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:1107 %newret54 = insertvalue i1216 %newret52, i16 %add_ln712_1790

]]></Node>
<StgValue><ssdm name="newret54"/></StgValue>
</operation>

<operation id="1111" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1110" bw="1216" op_0_bw="1216" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:1108 %newret56 = insertvalue i1216 %newret54, i16 %add_ln712_1793

]]></Node>
<StgValue><ssdm name="newret56"/></StgValue>
</operation>

<operation id="1112" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1111" bw="1216" op_0_bw="1216" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:1109 %newret58 = insertvalue i1216 %newret56, i16 %sub_ln712_14

]]></Node>
<StgValue><ssdm name="newret58"/></StgValue>
</operation>

<operation id="1113" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1112" bw="1216" op_0_bw="1216" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:1110 %newret60 = insertvalue i1216 %newret58, i16 %add_ln712_1798

]]></Node>
<StgValue><ssdm name="newret60"/></StgValue>
</operation>

<operation id="1114" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1113" bw="1216" op_0_bw="1216" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:1111 %newret62 = insertvalue i1216 %newret60, i16 %add_ln712_1803

]]></Node>
<StgValue><ssdm name="newret62"/></StgValue>
</operation>

<operation id="1115" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1114" bw="1216" op_0_bw="1216" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:1112 %newret64 = insertvalue i1216 %newret62, i16 %add_ln712_1806

]]></Node>
<StgValue><ssdm name="newret64"/></StgValue>
</operation>

<operation id="1116" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1115" bw="1216" op_0_bw="1216" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:1113 %newret66 = insertvalue i1216 %newret64, i16 %sub_ln712_16

]]></Node>
<StgValue><ssdm name="newret66"/></StgValue>
</operation>

<operation id="1117" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1116" bw="1216" op_0_bw="1216" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:1114 %newret68 = insertvalue i1216 %newret66, i16 %add_ln712_1811

]]></Node>
<StgValue><ssdm name="newret68"/></StgValue>
</operation>

<operation id="1118" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1117" bw="1216" op_0_bw="1216" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:1115 %newret70 = insertvalue i1216 %newret68, i16 %add_ln712_1816

]]></Node>
<StgValue><ssdm name="newret70"/></StgValue>
</operation>

<operation id="1119" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1118" bw="1216" op_0_bw="1216" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:1116 %newret72 = insertvalue i1216 %newret70, i16 %add_ln712_1819

]]></Node>
<StgValue><ssdm name="newret72"/></StgValue>
</operation>

<operation id="1120" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1119" bw="1216" op_0_bw="1216" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:1117 %newret74 = insertvalue i1216 %newret72, i16 %sub_ln712_18

]]></Node>
<StgValue><ssdm name="newret74"/></StgValue>
</operation>

<operation id="1121" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1120" bw="1216" op_0_bw="1216" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:1118 %newret76 = insertvalue i1216 %newret74, i16 %add_ln712_1824

]]></Node>
<StgValue><ssdm name="newret76"/></StgValue>
</operation>

<operation id="1122" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1121" bw="1216" op_0_bw="1216" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:1119 %newret78 = insertvalue i1216 %newret76, i16 %add_ln712_1829

]]></Node>
<StgValue><ssdm name="newret78"/></StgValue>
</operation>

<operation id="1123" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1122" bw="1216" op_0_bw="1216" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:1120 %newret80 = insertvalue i1216 %newret78, i16 %add_ln712_1832

]]></Node>
<StgValue><ssdm name="newret80"/></StgValue>
</operation>

<operation id="1124" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1123" bw="1216" op_0_bw="1216" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:1121 %newret82 = insertvalue i1216 %newret80, i16 %sub_ln712_20

]]></Node>
<StgValue><ssdm name="newret82"/></StgValue>
</operation>

<operation id="1125" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1124" bw="1216" op_0_bw="1216" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:1122 %newret84 = insertvalue i1216 %newret82, i16 %add_ln712_1837

]]></Node>
<StgValue><ssdm name="newret84"/></StgValue>
</operation>

<operation id="1126" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1125" bw="1216" op_0_bw="1216" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:1123 %newret86 = insertvalue i1216 %newret84, i16 %add_ln712_1842

]]></Node>
<StgValue><ssdm name="newret86"/></StgValue>
</operation>

<operation id="1127" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1126" bw="1216" op_0_bw="1216" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:1124 %newret88 = insertvalue i1216 %newret86, i16 %add_ln712_1845

]]></Node>
<StgValue><ssdm name="newret88"/></StgValue>
</operation>

<operation id="1128" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1127" bw="1216" op_0_bw="1216" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:1125 %newret90 = insertvalue i1216 %newret88, i16 %sub_ln712_22

]]></Node>
<StgValue><ssdm name="newret90"/></StgValue>
</operation>

<operation id="1129" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1128" bw="1216" op_0_bw="1216" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:1126 %newret92 = insertvalue i1216 %newret90, i16 %add_ln712_1850

]]></Node>
<StgValue><ssdm name="newret92"/></StgValue>
</operation>

<operation id="1130" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1129" bw="1216" op_0_bw="1216" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:1127 %newret94 = insertvalue i1216 %newret92, i16 %add_ln712_1855

]]></Node>
<StgValue><ssdm name="newret94"/></StgValue>
</operation>

<operation id="1131" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1130" bw="1216" op_0_bw="1216" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:1128 %newret96 = insertvalue i1216 %newret94, i16 %add_ln712_1858

]]></Node>
<StgValue><ssdm name="newret96"/></StgValue>
</operation>

<operation id="1132" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1131" bw="1216" op_0_bw="1216" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:1129 %newret98 = insertvalue i1216 %newret96, i16 %sub_ln712_24

]]></Node>
<StgValue><ssdm name="newret98"/></StgValue>
</operation>

<operation id="1133" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1132" bw="1216" op_0_bw="1216" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:1130 %newret100 = insertvalue i1216 %newret98, i16 %add_ln712_1863

]]></Node>
<StgValue><ssdm name="newret100"/></StgValue>
</operation>

<operation id="1134" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1133" bw="1216" op_0_bw="1216" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:1131 %newret102 = insertvalue i1216 %newret100, i16 %add_ln712_1868

]]></Node>
<StgValue><ssdm name="newret102"/></StgValue>
</operation>

<operation id="1135" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1134" bw="1216" op_0_bw="1216" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:1132 %newret104 = insertvalue i1216 %newret102, i16 %add_ln712_1871

]]></Node>
<StgValue><ssdm name="newret104"/></StgValue>
</operation>

<operation id="1136" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1135" bw="1216" op_0_bw="1216" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:1133 %newret106 = insertvalue i1216 %newret104, i16 %sub_ln712_26

]]></Node>
<StgValue><ssdm name="newret106"/></StgValue>
</operation>

<operation id="1137" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1136" bw="1216" op_0_bw="1216" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:1134 %newret108 = insertvalue i1216 %newret106, i16 %add_ln712_1876

]]></Node>
<StgValue><ssdm name="newret108"/></StgValue>
</operation>

<operation id="1138" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1137" bw="1216" op_0_bw="1216" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:1135 %newret110 = insertvalue i1216 %newret108, i16 %add_ln712_1881

]]></Node>
<StgValue><ssdm name="newret110"/></StgValue>
</operation>

<operation id="1139" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1138" bw="1216" op_0_bw="1216" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:1136 %newret112 = insertvalue i1216 %newret110, i16 %add_ln712_1884

]]></Node>
<StgValue><ssdm name="newret112"/></StgValue>
</operation>

<operation id="1140" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1139" bw="1216" op_0_bw="1216" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:1137 %newret114 = insertvalue i1216 %newret112, i16 %sub_ln712_28

]]></Node>
<StgValue><ssdm name="newret114"/></StgValue>
</operation>

<operation id="1141" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1140" bw="1216" op_0_bw="1216" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:1138 %newret116 = insertvalue i1216 %newret114, i16 %add_ln712_1889

]]></Node>
<StgValue><ssdm name="newret116"/></StgValue>
</operation>

<operation id="1142" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1141" bw="1216" op_0_bw="1216" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:1139 %newret118 = insertvalue i1216 %newret116, i16 %add_ln712_1894

]]></Node>
<StgValue><ssdm name="newret118"/></StgValue>
</operation>

<operation id="1143" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1142" bw="1216" op_0_bw="1216" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:1140 %newret120 = insertvalue i1216 %newret118, i16 %add_ln712_1897

]]></Node>
<StgValue><ssdm name="newret120"/></StgValue>
</operation>

<operation id="1144" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1143" bw="1216" op_0_bw="1216" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:1141 %newret122 = insertvalue i1216 %newret120, i16 %sub_ln712_30

]]></Node>
<StgValue><ssdm name="newret122"/></StgValue>
</operation>

<operation id="1145" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1144" bw="1216" op_0_bw="1216" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:1142 %newret124 = insertvalue i1216 %newret122, i16 %add_ln712_1902

]]></Node>
<StgValue><ssdm name="newret124"/></StgValue>
</operation>

<operation id="1146" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1145" bw="1216" op_0_bw="1216" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:1143 %newret126 = insertvalue i1216 %newret124, i16 %add_ln712_1907

]]></Node>
<StgValue><ssdm name="newret126"/></StgValue>
</operation>

<operation id="1147" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1146" bw="1216" op_0_bw="1216" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:1144 %newret128 = insertvalue i1216 %newret126, i16 %add_ln712_1910

]]></Node>
<StgValue><ssdm name="newret128"/></StgValue>
</operation>

<operation id="1148" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1147" bw="1216" op_0_bw="1216" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:1145 %newret130 = insertvalue i1216 %newret128, i16 %sub_ln712_32

]]></Node>
<StgValue><ssdm name="newret130"/></StgValue>
</operation>

<operation id="1149" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1148" bw="1216" op_0_bw="1216" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:1146 %newret132 = insertvalue i1216 %newret130, i16 %add_ln712_1915

]]></Node>
<StgValue><ssdm name="newret132"/></StgValue>
</operation>

<operation id="1150" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1149" bw="1216" op_0_bw="1216" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:1147 %newret134 = insertvalue i1216 %newret132, i16 %add_ln712_1920

]]></Node>
<StgValue><ssdm name="newret134"/></StgValue>
</operation>

<operation id="1151" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1150" bw="1216" op_0_bw="1216" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:1148 %newret136 = insertvalue i1216 %newret134, i16 %add_ln712_1923

]]></Node>
<StgValue><ssdm name="newret136"/></StgValue>
</operation>

<operation id="1152" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1151" bw="1216" op_0_bw="1216" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:1149 %newret138 = insertvalue i1216 %newret136, i16 %sub_ln712_34

]]></Node>
<StgValue><ssdm name="newret138"/></StgValue>
</operation>

<operation id="1153" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1152" bw="1216" op_0_bw="1216" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:1150 %newret140 = insertvalue i1216 %newret138, i16 %add_ln712_1928

]]></Node>
<StgValue><ssdm name="newret140"/></StgValue>
</operation>

<operation id="1154" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1153" bw="1216" op_0_bw="1216" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:1151 %newret = insertvalue i1216 %newret140, i16 %add_ln712_1933

]]></Node>
<StgValue><ssdm name="newret"/></StgValue>
</operation>

<operation id="1155" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1154" bw="1216" op_0_bw="1216" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:1152 %newret142 = insertvalue i1216 %newret, i16 %add_ln712_1936

]]></Node>
<StgValue><ssdm name="newret142"/></StgValue>
</operation>

<operation id="1156" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1155" bw="1216" op_0_bw="1216" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:1153 %newret143 = insertvalue i1216 %newret142, i16 %sub_ln712_36

]]></Node>
<StgValue><ssdm name="newret143"/></StgValue>
</operation>

<operation id="1157" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1156" bw="1216" op_0_bw="1216" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:1154 %newret144 = insertvalue i1216 %newret143, i16 %add_ln712_1941

]]></Node>
<StgValue><ssdm name="newret144"/></StgValue>
</operation>

<operation id="1158" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1157" bw="1216" op_0_bw="1216" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:1155 %newret145 = insertvalue i1216 %newret144, i16 %add_ln712_1946

]]></Node>
<StgValue><ssdm name="newret145"/></StgValue>
</operation>

<operation id="1159" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1158" bw="1216" op_0_bw="1216" op_1_bw="16">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:1156 %newret146 = insertvalue i1216 %newret145, i16 %add_ln712_1949

]]></Node>
<StgValue><ssdm name="newret146"/></StgValue>
</operation>

<operation id="1160" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1159" bw="0" op_0_bw="1216">
<![CDATA[
nnet::conv_2d_latency_cl<ap_uint<10>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.region:1157 %ret_ln712 = ret i1216 %newret146

]]></Node>
<StgValue><ssdm name="ret_ln712"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
