{"vcs1":{"timestamp_begin":1731387520.004580011, "rt":2.63, "ut":0.98, "st":0.25}}
{"vcselab":{"timestamp_begin":1731387522.705067230, "rt":1.55, "ut":0.28, "st":0.12}}
{"link":{"timestamp_begin":1731387524.322271617, "rt":0.36, "ut":0.15, "st":0.14}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1731387519.413236798}
{"VCS_COMP_START_TIME": 1731387519.413236798}
{"VCS_COMP_END_TIME": 1731387526.827023785}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j4 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+SAMPLE +notimingchecks"}
{"vcs1": {"peak_mem": 334048}}
{"stitch_vcselab": {"peak_mem": 231580}}
