

================================================================
== Vitis HLS Report for 'node8'
================================================================
* Date:           Wed Sep 25 12:58:30 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        hls_ResMLP
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.649 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+---------+---------+---------+
    |  Latency (cycles) |  Latency (absolute) |      Interval     | Pipeline|
    |   min   |   max   |    min   |    max   |   min   |   max   |   Type  |
    +---------+---------+----------+----------+---------+---------+---------+
    |  2097169|  2097169|  6.984 ms|  6.984 ms|  2097169|  2097169|       no|
    +---------+---------+----------+----------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |                        |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip  |          |
        |        Loop Name       |   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +------------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |- loop18_loop19_loop20  |  2097167|  2097167|        17|          1|          1|  2097152|       yes|
        +------------------------+---------+---------+----------+-----------+-----------+---------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      389|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     5|      461|      276|    -|
|Memory               |      512|     -|        0|        0|    1|
|Multiplexer          |        -|     -|        -|      135|    -|
|Register             |        -|     -|      609|      128|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |      512|     5|     1070|      928|    1|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |       38|    ~0|       ~0|       ~0|   ~0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |       12|    ~0|       ~0|       ~0|   ~0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |              Instance              |             Module             | BRAM_18K| DSP|  FF | LUT | URAM|
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |fadd_32ns_32ns_32_7_full_dsp_1_U23  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U24   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |Total                               |                                |        0|   5|  461|  276|    0|
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +-------+---------------------------+---------+---+----+-----+--------+-----+------+-------------+
    | Memory|           Module          | BRAM_18K| FF| LUT| URAM|  Words | Bits| Banks| W*Bits*Banks|
    +-------+---------------------------+---------+---+----+-----+--------+-----+------+-------------+
    |v85_U  |node12_v125_RAM_AUTO_1R1W  |        0|  0|   0|    1|    4096|   32|     1|       131072|
    |v86_U  |node8_v86_RAM_AUTO_1R1W    |      512|  0|   0|    0|  262144|   32|     1|      8388608|
    +-------+---------------------------+---------+---+----+-----+--------+-----+------+-------------+
    |Total  |                           |      512|  0|   0|    1|  266240|   64|     2|      8519680|
    +-------+---------------------------+---------+---+----+-----+--------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------+----------+----+---+----+------------+------------+
    |            Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------+----------+----+---+----+------------+------------+
    |add_ln213_1_fu_197_p2               |         +|   0|  0|  29|          22|           1|
    |add_ln213_fu_206_p2                 |         +|   0|  0|  12|           4|           1|
    |add_ln214_1_fu_236_p2               |         +|   0|  0|  27|          20|           1|
    |add_ln214_fu_295_p2                 |         +|   0|  0|  17|          10|           1|
    |add_ln215_fu_338_p2                 |         +|   0|  0|  17|          10|           1|
    |add_ln225_fu_390_p2                 |         +|   0|  0|  25|          18|          18|
    |add_ln231_fu_379_p2                 |         +|   0|  0|  19|          12|          12|
    |and_ln213_fu_289_p2                 |       and|   0|  0|   2|           1|           1|
    |ap_block_state17_pp0_stage0_iter16  |       and|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter1    |       and|   0|  0|   2|           1|           1|
    |ap_block_state4_pp0_stage0_iter4    |       and|   0|  0|   2|           1|           1|
    |ap_condition_317                    |       and|   0|  0|   2|           1|           1|
    |ap_condition_335                    |       and|   0|  0|   2|           1|           1|
    |cmp16_fu_230_p2                     |      icmp|   0|  0|  12|           4|           1|
    |cmp28_fu_326_p2                     |      icmp|   0|  0|  17|          10|           1|
    |cmp43_fu_368_p2                     |      icmp|   0|  0|  16|           9|           2|
    |icmp_ln213_fu_191_p2                |      icmp|   0|  0|  30|          22|          23|
    |icmp_ln214_fu_212_p2                |      icmp|   0|  0|  27|          20|          19|
    |icmp_ln215_fu_283_p2                |      icmp|   0|  0|  18|          10|          11|
    |icmp_ln218_fu_332_p2                |      icmp|   0|  0|  17|          10|           1|
    |ap_block_pp0_stage0_01001           |        or|   0|  0|   2|           1|           1|
    |or_ln214_fu_301_p2                  |        or|   0|  0|   2|           1|           1|
    |select_ln213_1_fu_218_p3            |    select|   0|  0|   4|           1|           4|
    |select_ln213_fu_271_p3              |    select|   0|  0|  10|           1|           1|
    |select_ln214_1_fu_314_p3            |    select|   0|  0|  10|           1|          10|
    |select_ln214_2_fu_242_p3            |    select|   0|  0|  20|           1|           1|
    |select_ln214_fu_306_p3              |    select|   0|  0|  10|           1|           1|
    |v95_fu_418_p3                       |    select|   0|  0|  32|           1|           1|
    |ap_enable_pp0                       |       xor|   0|  0|   2|           1|           2|
    |xor_ln213_fu_278_p2                 |       xor|   0|  0|   2|           1|           2|
    +------------------------------------+----------+----+---+----+------------+------------+
    |Total                               |          |   0|  0| 389|         197|         123|
    +------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                 |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten13_load  |   9|          2|   22|         44|
    |ap_sig_allocacmp_indvar_flatten_load    |   9|          2|   20|         40|
    |ap_sig_allocacmp_v88_load               |   9|          2|    4|          8|
    |ap_sig_allocacmp_v89_load               |   9|          2|   10|         20|
    |ap_sig_allocacmp_v90_load               |   9|          2|   10|         20|
    |indvar_flatten13_fu_86                  |   9|          2|   22|         44|
    |indvar_flatten_fu_78                    |   9|          2|   20|         40|
    |v159_blk_n                              |   9|          2|    1|          2|
    |v160_blk_n                              |   9|          2|    1|          2|
    |v161_blk_n                              |   9|          2|    1|          2|
    |v88_fu_82                               |   9|          2|    4|          8|
    |v89_fu_74                               |   9|          2|   10|         20|
    |v90_fu_70                               |   9|          2|   10|         20|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   | 135|         30|  137|        274|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                          |   1|   0|    1|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter11_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter12_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter13_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter14_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter15_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg   |   1|   0|    1|          0|
    |ap_loop_init_pp0_iter1_reg         |   1|   0|    1|          0|
    |cmp16_reg_486                      |   1|   0|    1|          0|
    |cmp16_reg_486_pp0_iter1_reg        |   1|   0|    1|          0|
    |cmp28_reg_502                      |   1|   0|    1|          0|
    |cmp43_reg_516                      |   1|   0|    1|          0|
    |empty_fu_90                        |  32|   0|   32|          0|
    |icmp_ln214_reg_474                 |   1|   0|    1|          0|
    |icmp_ln218_reg_507                 |   1|   0|    1|          0|
    |indvar_flatten13_fu_86             |  22|   0|   22|          0|
    |indvar_flatten_fu_78               |  20|   0|   20|          0|
    |select_ln214_reg_490               |  10|   0|   10|          0|
    |trunc_ln214_reg_481                |   3|   0|    3|          0|
    |trunc_ln214_reg_481_pp0_iter1_reg  |   3|   0|    3|          0|
    |trunc_ln231_reg_496                |   9|   0|    9|          0|
    |v160_read_reg_511                  |  32|   0|   32|          0|
    |v85_addr_reg_520                   |  12|   0|   12|          0|
    |v86_addr_reg_526                   |  18|   0|   18|          0|
    |v88_fu_82                          |   4|   0|    4|          0|
    |v89_fu_74                          |  10|   0|   10|          0|
    |v90_fu_70                          |  10|   0|   10|          0|
    |v94_reg_531                        |  32|   0|   32|          0|
    |v95_reg_541                        |  32|   0|   32|          0|
    |v96_reg_546                        |  32|   0|   32|          0|
    |v97_reg_551                        |  32|   0|   32|          0|
    |cmp28_reg_502                      |  64|  32|    1|          0|
    |cmp43_reg_516                      |  64|  32|    1|          0|
    |icmp_ln218_reg_507                 |  64|  32|    1|          0|
    |v85_addr_reg_520                   |  64|  32|   12|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              | 609| 128|  368|          0|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------------+-----+-----+------------+--------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|         node8|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|         node8|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|         node8|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|         node8|  return value|
|ap_continue          |   in|    1|  ap_ctrl_hs|         node8|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|         node8|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|         node8|  return value|
|v160_dout            |   in|   32|     ap_fifo|          v160|       pointer|
|v160_num_data_valid  |   in|   19|     ap_fifo|          v160|       pointer|
|v160_fifo_cap        |   in|   19|     ap_fifo|          v160|       pointer|
|v160_empty_n         |   in|    1|     ap_fifo|          v160|       pointer|
|v160_read            |  out|    1|     ap_fifo|          v160|       pointer|
|v161_dout            |   in|   32|     ap_fifo|          v161|       pointer|
|v161_num_data_valid  |   in|   13|     ap_fifo|          v161|       pointer|
|v161_fifo_cap        |   in|   13|     ap_fifo|          v161|       pointer|
|v161_empty_n         |   in|    1|     ap_fifo|          v161|       pointer|
|v161_read            |  out|    1|     ap_fifo|          v161|       pointer|
|v159_din             |  out|   32|     ap_fifo|          v159|       pointer|
|v159_num_data_valid  |   in|   13|     ap_fifo|          v159|       pointer|
|v159_fifo_cap        |   in|   13|     ap_fifo|          v159|       pointer|
|v159_full_n          |   in|    1|     ap_fifo|          v159|       pointer|
|v159_write           |  out|    1|     ap_fifo|          v159|       pointer|
+---------------------+-----+-----+------------+--------------+--------------+

