{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1681860524401 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1681860524401 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 18 15:28:44 2023 " "Processing started: Tue Apr 18 15:28:44 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1681860524401 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681860524401 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab8 -c Lab8 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab8 -c Lab8" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681860524401 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1681860524823 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1681860524823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_mem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file data_mem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DATA_MEM-DATA_BEHAVIOR " "Found design unit 1: DATA_MEM-DATA_BEHAVIOR" {  } { { "DATA_MEM.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/DATA_MEM.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681860533131 ""} { "Info" "ISGN_ENTITY_NAME" "1 DATA_MEM " "Found entity 1: DATA_MEM" {  } { { "DATA_MEM.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/DATA_MEM.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681860533131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681860533131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ins_mem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ins_mem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 INS_MEM-INS_MEM_BEHAVIOR " "Found design unit 1: INS_MEM-INS_MEM_BEHAVIOR" {  } { { "INS_MEM.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/INS_MEM.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681860533131 ""} { "Info" "ISGN_ENTITY_NAME" "1 INS_MEM " "Found entity 1: INS_MEM" {  } { { "INS_MEM.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/INS_MEM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681860533131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681860533131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shlone.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shlone.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SHLONE-SHLONE_BEHAVIOR " "Found design unit 1: SHLONE-SHLONE_BEHAVIOR" {  } { { "SHLONE.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/SHLONE.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681860533131 ""} { "Info" "ISGN_ENTITY_NAME" "1 SHLONE " "Found entity 1: SHLONE" {  } { { "SHLONE.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/SHLONE.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681860533131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681860533131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sgnext6x16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sgnext6x16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SGNEXT6x16-SGN_BEHAVIOR " "Found design unit 1: SGNEXT6x16-SGN_BEHAVIOR" {  } { { "SGNEXT6X16.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/SGNEXT6X16.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681860533131 ""} { "Info" "ISGN_ENTITY_NAME" "1 SGNEXT6x16 " "Found entity 1: SGNEXT6x16" {  } { { "SGNEXT6X16.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/SGNEXT6X16.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681860533131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681860533131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 REG16-REG16_BEHAVIORAL " "Found design unit 1: REG16-REG16_BEHAVIORAL" {  } { { "REG16.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/REG16.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681860533131 ""} { "Info" "ISGN_ENTITY_NAME" "1 REG16 " "Found entity 1: REG16" {  } { { "REG16.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/REG16.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681860533131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681860533131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg8x16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg8x16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 REG8x16-REG8x16_BEHAVIORAL " "Found design unit 1: REG8x16-REG8x16_BEHAVIORAL" {  } { { "REG8x16.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/REG8x16.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681860533131 ""} { "Info" "ISGN_ENTITY_NAME" "1 REG8x16 " "Found entity 1: REG8x16" {  } { { "REG8x16.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/REG8x16.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681860533131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681860533131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 REG8-REG8_BEHAVIORAL " "Found design unit 1: REG8-REG8_BEHAVIORAL" {  } { { "REG8.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/REG8.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681860533131 ""} { "Info" "ISGN_ENTITY_NAME" "1 REG8 " "Found entity 1: REG8" {  } { { "REG8.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/REG8.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681860533131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681860533131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pinv4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pinv4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PINV4-PINV4_BEHAVIORAL " "Found design unit 1: PINV4-PINV4_BEHAVIORAL" {  } { { "PINV4.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/PINV4.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681860533146 ""} { "Info" "ISGN_ENTITY_NAME" "1 PINV4 " "Found entity 1: PINV4" {  } { { "PINV4.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/PINV4.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681860533146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681860533146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcjmp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pcjmp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PCJMP-PCJMP_BEHAVIOR " "Found design unit 1: PCJMP-PCJMP_BEHAVIOR" {  } { { "PCJMP.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/PCJMP.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681860533146 ""} { "Info" "ISGN_ENTITY_NAME" "1 PCJMP " "Found entity 1: PCJMP" {  } { { "PCJMP.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/PCJMP.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681860533146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681860533146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux8x16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux8x16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX8x16-MUX8x16_BEHAVIORAL " "Found design unit 1: MUX8x16-MUX8x16_BEHAVIORAL" {  } { { "MUX8x16.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/MUX8x16.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681860533146 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX8x16 " "Found entity 1: MUX8x16" {  } { { "MUX8x16.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/MUX8x16.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681860533146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681860533146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4x4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux4x4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX4x4-MUX4x4_BEHAVIORAL " "Found design unit 1: MUX4x4-MUX4x4_BEHAVIORAL" {  } { { "Mux4x4.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/Mux4x4.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681860533146 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX4x4 " "Found entity 1: MUX4x4" {  } { { "Mux4x4.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/Mux4x4.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681860533146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681860533146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux3x16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux3x16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux3x16-behavior " "Found design unit 1: mux3x16-behavior" {  } { { "MUX3x16.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/MUX3x16.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681860533146 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux3x16 " "Found entity 1: mux3x16" {  } { { "MUX3x16.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/MUX3x16.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681860533146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681860533146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2x16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2x16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX2X16-MUX2X16_BEHAVIOR " "Found design unit 1: MUX2X16-MUX2X16_BEHAVIOR" {  } { { "MUX2X16.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/MUX2X16.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681860533146 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX2X16 " "Found entity 1: MUX2X16" {  } { { "MUX2X16.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/MUX2X16.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681860533146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681860533146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2x3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2x3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX2X3-MUX2X3_BEHAVIOR " "Found design unit 1: MUX2X3-MUX2X3_BEHAVIOR" {  } { { "MUX2X3.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/MUX2X3.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681860533146 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX2X3 " "Found entity 1: MUX2X3" {  } { { "MUX2X3.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/MUX2X3.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681860533146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681860533146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inctwo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file inctwo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 INCTWO-INCTWO_BEHAVIOR " "Found design unit 1: INCTWO-INCTWO_BEHAVIOR" {  } { { "INCTWO.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/INCTWO.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681860533162 ""} { "Info" "ISGN_ENTITY_NAME" "1 INCTWO " "Found entity 1: INCTWO" {  } { { "INCTWO.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/INCTWO.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681860533162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681860533162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dcd5x32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dcd5x32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DCD5X32-DCD5X32_BEHAVIOR " "Found design unit 1: DCD5X32-DCD5X32_BEHAVIOR" {  } { { "DCD5X32.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/DCD5X32.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681860533162 ""} { "Info" "ISGN_ENTITY_NAME" "1 DCD5x32 " "Found entity 1: DCD5x32" {  } { { "DCD5X32.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/DCD5X32.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681860533162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681860533162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dcd4x16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dcd4x16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DCD4X16-DCD_BEHAVIOR " "Found design unit 1: DCD4X16-DCD_BEHAVIOR" {  } { { "DCD4x16.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/DCD4x16.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681860533162 ""} { "Info" "ISGN_ENTITY_NAME" "1 DCD4X16 " "Found entity 1: DCD4X16" {  } { { "DCD4x16.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/DCD4x16.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681860533162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681860533162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dcd3x8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dcd3x8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DCD3x8-DCD3x8_BEHAVIORAL " "Found design unit 1: DCD3x8-DCD3x8_BEHAVIORAL" {  } { { "DCD3x8.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/DCD3x8.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681860533162 ""} { "Info" "ISGN_ENTITY_NAME" "1 DCD3x8 " "Found entity 1: DCD3x8" {  } { { "DCD3x8.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/DCD3x8.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681860533162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681860533162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bwor4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bwor4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BWOR4-BWOR4_BEHAVIORAL " "Found design unit 1: BWOR4-BWOR4_BEHAVIORAL" {  } { { "BWOR4.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/BWOR4.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681860533162 ""} { "Info" "ISGN_ENTITY_NAME" "1 BWOR4 " "Found entity 1: BWOR4" {  } { { "BWOR4.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/BWOR4.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681860533162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681860533162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bwand4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bwand4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BWAND4-BWAND4_BEHAVIORAL " "Found design unit 1: BWAND4-BWAND4_BEHAVIORAL" {  } { { "BWAND4.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/BWAND4.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681860533162 ""} { "Info" "ISGN_ENTITY_NAME" "1 BWAND4 " "Found entity 1: BWAND4" {  } { { "BWAND4.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/BWAND4.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681860533162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681860533162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU16-ALU16_BEHAVIOR " "Found design unit 1: ALU16-ALU16_BEHAVIOR" {  } { { "ALU16.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/ALU16.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681860533162 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU16 " "Found entity 1: ALU16" {  } { { "ALU16.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/ALU16.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681860533162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681860533162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU4-ALU4_BEHAVIOR " "Found design unit 1: ALU4-ALU4_BEHAVIOR" {  } { { "ALU4.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/ALU4.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681860533162 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU4 " "Found entity 1: ALU4" {  } { { "ALU4.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/ALU4.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681860533162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681860533162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file add16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ADD16-ADD16_BEHAVIOR " "Found design unit 1: ADD16-ADD16_BEHAVIOR" {  } { { "ADD16.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/ADD16.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681860533178 ""} { "Info" "ISGN_ENTITY_NAME" "1 ADD16 " "Found entity 1: ADD16" {  } { { "ADD16.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/ADD16.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681860533178 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681860533178 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file add4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ADD4-ADD4_BEHAVIORAL " "Found design unit 1: ADD4-ADD4_BEHAVIORAL" {  } { { "ADD4.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/ADD4.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681860533178 ""} { "Info" "ISGN_ENTITY_NAME" "1 ADD4 " "Found entity 1: ADD4" {  } { { "ADD4.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/ADD4.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681860533178 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681860533178 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PC-PC_BEHAVIOR " "Found design unit 1: PC-PC_BEHAVIOR" {  } { { "PC.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/PC.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681860533178 ""} { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/PC.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681860533178 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681860533178 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CONTROL-CONTROL_BE " "Found design unit 1: CONTROL-CONTROL_BE" {  } { { "CONTROL.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/CONTROL.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681860533178 ""} { "Info" "ISGN_ENTITY_NAME" "1 CONTROL " "Found entity 1: CONTROL" {  } { { "CONTROL.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/CONTROL.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681860533178 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681860533178 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplev.bdf 1 1 " "Found 1 design units, including 1 entities, in source file toplev.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 topLev " "Found entity 1: topLev" {  } { { "topLev.bdf" "" { Schematic "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/topLev.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681860533178 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681860533178 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "level2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file level2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Level2 " "Found entity 1: Level2" {  } { { "Level2.bdf" "" { Schematic "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/Level2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681860533178 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681860533178 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "level3.bdf 1 1 " "Found 1 design units, including 1 entities, in source file level3.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Level3 " "Found entity 1: Level3" {  } { { "Level3.bdf" "" { Schematic "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/Level3.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681860533178 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681860533178 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "topLev " "Elaborating entity \"topLev\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1681860533225 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Level3 Level3:inst4 " "Elaborating entity \"Level3\" for hierarchy \"Level3:inst4\"" {  } { { "topLev.bdf" "inst4" { Schematic "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/topLev.bdf" { { -8 536 776 184 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681860533225 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU16 Level3:inst4\|ALU16:inst3 " "Elaborating entity \"ALU16\" for hierarchy \"Level3:inst4\|ALU16:inst3\"" {  } { { "Level3.bdf" "inst3" { Schematic "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/Level3.bdf" { { 552 536 736 664 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681860533225 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ZERO ALU16.vhd(14) " "VHDL Signal Declaration warning at ALU16.vhd(14): used implicit default value for signal \"ZERO\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ALU16.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/ALU16.vhd" 14 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1681860533225 "|Level3|ALU16:inst3"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "OVERFLOW ALU16.vhd(14) " "VHDL Signal Declaration warning at ALU16.vhd(14): used implicit default value for signal \"OVERFLOW\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ALU16.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/ALU16.vhd" 14 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1681860533225 "|Level3|ALU16:inst3"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "COUT ALU16.vhd(14) " "VHDL Signal Declaration warning at ALU16.vhd(14): used implicit default value for signal \"COUT\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ALU16.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/ALU16.vhd" 14 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1681860533225 "|Level3|ALU16:inst3"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "COUT0 ALU16.vhd(28) " "Verilog HDL or VHDL warning at ALU16.vhd(28): object \"COUT0\" assigned a value but never read" {  } { { "ALU16.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/ALU16.vhd" 28 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1681860533225 "|Level3|ALU16:inst3"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "COUT1 ALU16.vhd(28) " "Verilog HDL or VHDL warning at ALU16.vhd(28): object \"COUT1\" assigned a value but never read" {  } { { "ALU16.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/ALU16.vhd" 28 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1681860533225 "|Level3|ALU16:inst3"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "COUT2 ALU16.vhd(28) " "Verilog HDL or VHDL warning at ALU16.vhd(28): object \"COUT2\" assigned a value but never read" {  } { { "ALU16.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/ALU16.vhd" 28 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1681860533225 "|Level3|ALU16:inst3"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "COUT3 ALU16.vhd(28) " "Verilog HDL or VHDL warning at ALU16.vhd(28): object \"COUT3\" assigned a value but never read" {  } { { "ALU16.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/ALU16.vhd" 28 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1681860533225 "|Level3|ALU16:inst3"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "OV0 ALU16.vhd(28) " "Verilog HDL or VHDL warning at ALU16.vhd(28): object \"OV0\" assigned a value but never read" {  } { { "ALU16.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/ALU16.vhd" 28 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1681860533225 "|Level3|ALU16:inst3"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "OV1 ALU16.vhd(28) " "Verilog HDL or VHDL warning at ALU16.vhd(28): object \"OV1\" assigned a value but never read" {  } { { "ALU16.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/ALU16.vhd" 28 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1681860533225 "|Level3|ALU16:inst3"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "OV2 ALU16.vhd(28) " "Verilog HDL or VHDL warning at ALU16.vhd(28): object \"OV2\" assigned a value but never read" {  } { { "ALU16.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/ALU16.vhd" 28 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1681860533225 "|Level3|ALU16:inst3"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "OV3 ALU16.vhd(28) " "Verilog HDL or VHDL warning at ALU16.vhd(28): object \"OV3\" assigned a value but never read" {  } { { "ALU16.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/ALU16.vhd" 28 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1681860533225 "|Level3|ALU16:inst3"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "LESS ALU16.vhd(28) " "VHDL Signal Declaration warning at ALU16.vhd(28): used implicit default value for signal \"LESS\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ALU16.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/ALU16.vhd" 28 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1681860533225 "|Level3|ALU16:inst3"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "CIN ALU16.vhd(28) " "VHDL Signal Declaration warning at ALU16.vhd(28): used implicit default value for signal \"CIN\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ALU16.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/ALU16.vhd" 28 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1681860533225 "|Level3|ALU16:inst3"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ZER0 ALU16.vhd(29) " "Verilog HDL or VHDL warning at ALU16.vhd(29): object \"ZER0\" assigned a value but never read" {  } { { "ALU16.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/ALU16.vhd" 29 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1681860533225 "|Level3|ALU16:inst3"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ZER1 ALU16.vhd(29) " "Verilog HDL or VHDL warning at ALU16.vhd(29): object \"ZER1\" assigned a value but never read" {  } { { "ALU16.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/ALU16.vhd" 29 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1681860533225 "|Level3|ALU16:inst3"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ZER2 ALU16.vhd(29) " "Verilog HDL or VHDL warning at ALU16.vhd(29): object \"ZER2\" assigned a value but never read" {  } { { "ALU16.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/ALU16.vhd" 29 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1681860533225 "|Level3|ALU16:inst3"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ZER3 ALU16.vhd(29) " "Verilog HDL or VHDL warning at ALU16.vhd(29): object \"ZER3\" assigned a value but never read" {  } { { "ALU16.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/ALU16.vhd" 29 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1681860533225 "|Level3|ALU16:inst3"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "SET0 ALU16.vhd(29) " "Verilog HDL or VHDL warning at ALU16.vhd(29): object \"SET0\" assigned a value but never read" {  } { { "ALU16.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/ALU16.vhd" 29 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1681860533225 "|Level3|ALU16:inst3"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "SET1 ALU16.vhd(29) " "Verilog HDL or VHDL warning at ALU16.vhd(29): object \"SET1\" assigned a value but never read" {  } { { "ALU16.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/ALU16.vhd" 29 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1681860533225 "|Level3|ALU16:inst3"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "SET2 ALU16.vhd(29) " "Verilog HDL or VHDL warning at ALU16.vhd(29): object \"SET2\" assigned a value but never read" {  } { { "ALU16.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/ALU16.vhd" 29 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1681860533225 "|Level3|ALU16:inst3"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "SET3 ALU16.vhd(29) " "Verilog HDL or VHDL warning at ALU16.vhd(29): object \"SET3\" assigned a value but never read" {  } { { "ALU16.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/ALU16.vhd" 29 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1681860533225 "|Level3|ALU16:inst3"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "F0 ALU16.vhd(30) " "Verilog HDL or VHDL warning at ALU16.vhd(30): object \"F0\" assigned a value but never read" {  } { { "ALU16.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/ALU16.vhd" 30 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1681860533225 "|Level3|ALU16:inst3"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "F1 ALU16.vhd(30) " "Verilog HDL or VHDL warning at ALU16.vhd(30): object \"F1\" assigned a value but never read" {  } { { "ALU16.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/ALU16.vhd" 30 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1681860533225 "|Level3|ALU16:inst3"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "F2 ALU16.vhd(30) " "Verilog HDL or VHDL warning at ALU16.vhd(30): object \"F2\" assigned a value but never read" {  } { { "ALU16.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/ALU16.vhd" 30 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1681860533225 "|Level3|ALU16:inst3"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "F3 ALU16.vhd(30) " "Verilog HDL or VHDL warning at ALU16.vhd(30): object \"F3\" assigned a value but never read" {  } { { "ALU16.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/ALU16.vhd" 30 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1681860533225 "|Level3|ALU16:inst3"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "FFINAL ALU16.vhd(31) " "VHDL Signal Declaration warning at ALU16.vhd(31): used implicit default value for signal \"FFINAL\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ALU16.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/ALU16.vhd" 31 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1681860533225 "|Level3|ALU16:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "FFINAL ALU16.vhd(45) " "VHDL Process Statement warning at ALU16.vhd(45): signal \"FFINAL\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU16.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/ALU16.vhd" 45 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1681860533225 "|Level3|ALU16:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "FFINAL ALU16.vhd(46) " "VHDL Process Statement warning at ALU16.vhd(46): signal \"FFINAL\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU16.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/ALU16.vhd" 46 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1681860533225 "|Level3|ALU16:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "FFINAL ALU16.vhd(47) " "VHDL Process Statement warning at ALU16.vhd(47): signal \"FFINAL\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU16.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/ALU16.vhd" 47 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1681860533225 "|Level3|ALU16:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "FFINAL ALU16.vhd(48) " "VHDL Process Statement warning at ALU16.vhd(48): signal \"FFINAL\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU16.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/ALU16.vhd" 48 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1681860533225 "|Level3|ALU16:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "FFINAL ALU16.vhd(50) " "VHDL Process Statement warning at ALU16.vhd(50): signal \"FFINAL\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU16.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/ALU16.vhd" 50 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1681860533225 "|Level3|ALU16:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A ALU16.vhd(51) " "VHDL Process Statement warning at ALU16.vhd(51): signal \"A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU16.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/ALU16.vhd" 51 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1681860533225 "|Level3|ALU16:inst3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU4 Level3:inst4\|ALU16:inst3\|ALU4:ALU0 " "Elaborating entity \"ALU4\" for hierarchy \"Level3:inst4\|ALU16:inst3\|ALU4:ALU0\"" {  } { { "ALU16.vhd" "ALU0" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/ALU16.vhd" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681860533225 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "OVERFLOW ALU4.vhd(14) " "VHDL Signal Declaration warning at ALU4.vhd(14): used implicit default value for signal \"OVERFLOW\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ALU4.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/ALU4.vhd" 14 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1681860533225 "|Level3|ALU16:inst3|ALU4:ALU0"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "SET ALU4.vhd(14) " "VHDL Signal Declaration warning at ALU4.vhd(14): used implicit default value for signal \"SET\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ALU4.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/ALU4.vhd" 14 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1681860533225 "|Level3|ALU16:inst3|ALU4:ALU0"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ZERO ALU4.vhd(14) " "VHDL Signal Declaration warning at ALU4.vhd(14): used implicit default value for signal \"ZERO\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ALU4.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/ALU4.vhd" 14 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1681860533225 "|Level3|ALU16:inst3|ALU4:ALU0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CADD ALU4.vhd(90) " "VHDL Process Statement warning at ALU4.vhd(90): signal \"CADD\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU4.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/ALU4.vhd" 90 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1681860533225 "|Level3|ALU16:inst3|ALU4:ALU0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CADD2 ALU4.vhd(90) " "VHDL Process Statement warning at ALU4.vhd(90): signal \"CADD2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU4.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/ALU4.vhd" 90 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1681860533225 "|Level3|ALU16:inst3|ALU4:ALU0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BWOR4 Level3:inst4\|ALU16:inst3\|ALU4:ALU0\|BWOR4:OR4 " "Elaborating entity \"BWOR4\" for hierarchy \"Level3:inst4\|ALU16:inst3\|ALU4:ALU0\|BWOR4:OR4\"" {  } { { "ALU4.vhd" "OR4" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/ALU4.vhd" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681860533225 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BWAND4 Level3:inst4\|ALU16:inst3\|ALU4:ALU0\|BWAND4:AND4 " "Elaborating entity \"BWAND4\" for hierarchy \"Level3:inst4\|ALU16:inst3\|ALU4:ALU0\|BWAND4:AND4\"" {  } { { "ALU4.vhd" "AND4" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/ALU4.vhd" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681860533225 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADD4 Level3:inst4\|ALU16:inst3\|ALU4:ALU0\|ADD4:AD " "Elaborating entity \"ADD4\" for hierarchy \"Level3:inst4\|ALU16:inst3\|ALU4:ALU0\|ADD4:AD\"" {  } { { "ALU4.vhd" "AD" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/ALU4.vhd" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681860533240 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "N4 ADD4.vhd(20) " "Verilog HDL or VHDL warning at ADD4.vhd(20): object \"N4\" assigned a value but never read" {  } { { "ADD4.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/ADD4.vhd" 20 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1681860533240 "|Level3|ALU16:inst3|ALU4:ALU0|ADD4:AD"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PINV4 Level3:inst4\|ALU16:inst3\|ALU4:ALU0\|PINV4:INVA " "Elaborating entity \"PINV4\" for hierarchy \"Level3:inst4\|ALU16:inst3\|ALU4:ALU0\|PINV4:INVA\"" {  } { { "ALU4.vhd" "INVA" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/ALU4.vhd" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681860533240 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "INP PINV4.vhd(24) " "VHDL Process Statement warning at PINV4.vhd(24): signal \"INP\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "PINV4.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/PINV4.vhd" 24 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1681860533240 "|Level3|ALU16:inst3|ALU4:ALU0|PINV4:INVA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "INP PINV4.vhd(26) " "VHDL Process Statement warning at PINV4.vhd(26): signal \"INP\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "PINV4.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/PINV4.vhd" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1681860533240 "|Level3|ALU16:inst3|ALU4:ALU0|PINV4:INVA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REG8x16 Level3:inst4\|REG8x16:inst1 " "Elaborating entity \"REG8x16\" for hierarchy \"Level3:inst4\|REG8x16:inst1\"" {  } { { "Level3.bdf" "inst1" { Schematic "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/Level3.bdf" { { 224 536 752 368 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681860533240 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "DECOUT REG8x16.vhd(39) " "Verilog HDL or VHDL warning at REG8x16.vhd(39): object \"DECOUT\" assigned a value but never read" {  } { { "REG8x16.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/REG8x16.vhd" 39 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1681860533287 "|REG8x16"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "R1\[15..8\] REG8x16.vhd(38) " "Using initial value X (don't care) for net \"R1\[15..8\]\" at REG8x16.vhd(38)" {  } { { "REG8x16.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/REG8x16.vhd" 38 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681860533287 "|REG8x16"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "R2\[15..8\] REG8x16.vhd(38) " "Using initial value X (don't care) for net \"R2\[15..8\]\" at REG8x16.vhd(38)" {  } { { "REG8x16.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/REG8x16.vhd" 38 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681860533287 "|REG8x16"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "R3\[15..8\] REG8x16.vhd(38) " "Using initial value X (don't care) for net \"R3\[15..8\]\" at REG8x16.vhd(38)" {  } { { "REG8x16.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/REG8x16.vhd" 38 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681860533287 "|REG8x16"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "R4\[15..8\] REG8x16.vhd(38) " "Using initial value X (don't care) for net \"R4\[15..8\]\" at REG8x16.vhd(38)" {  } { { "REG8x16.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/REG8x16.vhd" 38 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681860533287 "|REG8x16"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "R5\[15..8\] REG8x16.vhd(38) " "Using initial value X (don't care) for net \"R5\[15..8\]\" at REG8x16.vhd(38)" {  } { { "REG8x16.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/REG8x16.vhd" 38 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681860533287 "|REG8x16"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "R6\[15..8\] REG8x16.vhd(38) " "Using initial value X (don't care) for net \"R6\[15..8\]\" at REG8x16.vhd(38)" {  } { { "REG8x16.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/REG8x16.vhd" 38 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681860533287 "|REG8x16"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "R7\[15..8\] REG8x16.vhd(38) " "Using initial value X (don't care) for net \"R7\[15..8\]\" at REG8x16.vhd(38)" {  } { { "REG8x16.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/REG8x16.vhd" 38 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681860533287 "|REG8x16"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "R8\[15..8\] REG8x16.vhd(38) " "Using initial value X (don't care) for net \"R8\[15..8\]\" at REG8x16.vhd(38)" {  } { { "REG8x16.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/REG8x16.vhd" 38 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681860533287 "|REG8x16"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REG8 Level3:inst4\|REG8x16:inst1\|REG8:REGI2 " "Elaborating entity \"REG8\" for hierarchy \"Level3:inst4\|REG8x16:inst1\|REG8:REGI2\"" {  } { { "REG8x16.vhd" "REGI2" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/REG8x16.vhd" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681860533287 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DCD3x8 Level3:inst4\|REG8x16:inst1\|DCD3x8:DECO " "Elaborating entity \"DCD3x8\" for hierarchy \"Level3:inst4\|REG8x16:inst1\|DCD3x8:DECO\"" {  } { { "REG8x16.vhd" "DECO" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/REG8x16.vhd" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681860533303 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[0\] DCD3x8.vhd(19) " "Inferred latch for \"Q\[0\]\" at DCD3x8.vhd(19)" {  } { { "DCD3x8.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/DCD3x8.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681860533303 "|DCD3x8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[1\] DCD3x8.vhd(19) " "Inferred latch for \"Q\[1\]\" at DCD3x8.vhd(19)" {  } { { "DCD3x8.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/DCD3x8.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681860533303 "|DCD3x8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[2\] DCD3x8.vhd(19) " "Inferred latch for \"Q\[2\]\" at DCD3x8.vhd(19)" {  } { { "DCD3x8.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/DCD3x8.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681860533303 "|DCD3x8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[3\] DCD3x8.vhd(19) " "Inferred latch for \"Q\[3\]\" at DCD3x8.vhd(19)" {  } { { "DCD3x8.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/DCD3x8.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681860533303 "|DCD3x8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[4\] DCD3x8.vhd(19) " "Inferred latch for \"Q\[4\]\" at DCD3x8.vhd(19)" {  } { { "DCD3x8.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/DCD3x8.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681860533303 "|DCD3x8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[5\] DCD3x8.vhd(19) " "Inferred latch for \"Q\[5\]\" at DCD3x8.vhd(19)" {  } { { "DCD3x8.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/DCD3x8.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681860533303 "|DCD3x8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[6\] DCD3x8.vhd(19) " "Inferred latch for \"Q\[6\]\" at DCD3x8.vhd(19)" {  } { { "DCD3x8.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/DCD3x8.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681860533303 "|DCD3x8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[7\] DCD3x8.vhd(19) " "Inferred latch for \"Q\[7\]\" at DCD3x8.vhd(19)" {  } { { "DCD3x8.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/DCD3x8.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681860533303 "|DCD3x8"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX8x16 Level3:inst4\|REG8x16:inst1\|MUX8x16:MUX1 " "Elaborating entity \"MUX8x16\" for hierarchy \"Level3:inst4\|REG8x16:inst1\|MUX8x16:MUX1\"" {  } { { "REG8x16.vhd" "MUX1" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/REG8x16.vhd" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681860533303 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX4x4 Level3:inst4\|REG8x16:inst1\|MUX8x16:MUX1\|MUX4x4:G1 " "Elaborating entity \"MUX4x4\" for hierarchy \"Level3:inst4\|REG8x16:inst1\|MUX8x16:MUX1\|MUX4x4:G1\"" {  } { { "MUX8x16.vhd" "G1" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/MUX8x16.vhd" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681860533303 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x4 Mux4x4.vhd(23) " "VHDL Process Statement warning at Mux4x4.vhd(23): signal \"x4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Mux4x4.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/Mux4x4.vhd" 23 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1681860533303 "|REG8x16|MUX8x16:MUX1|MUX4x4:G1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x3 Mux4x4.vhd(24) " "VHDL Process Statement warning at Mux4x4.vhd(24): signal \"x3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Mux4x4.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/Mux4x4.vhd" 24 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1681860533303 "|REG8x16|MUX8x16:MUX1|MUX4x4:G1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x2 Mux4x4.vhd(25) " "VHDL Process Statement warning at Mux4x4.vhd(25): signal \"x2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Mux4x4.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/Mux4x4.vhd" 25 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1681860533303 "|REG8x16|MUX8x16:MUX1|MUX4x4:G1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x1 Mux4x4.vhd(26) " "VHDL Process Statement warning at Mux4x4.vhd(26): signal \"x1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Mux4x4.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/Mux4x4.vhd" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1681860533303 "|REG8x16|MUX8x16:MUX1|MUX4x4:G1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Y Mux4x4.vhd(20) " "VHDL Process Statement warning at Mux4x4.vhd(20): inferring latch(es) for signal or variable \"Y\", which holds its previous value in one or more paths through the process" {  } { { "Mux4x4.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/Mux4x4.vhd" 20 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1681860533303 "|REG8x16|MUX8x16:MUX1|MUX4x4:G1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[0\] Mux4x4.vhd(20) " "Inferred latch for \"Y\[0\]\" at Mux4x4.vhd(20)" {  } { { "Mux4x4.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/Mux4x4.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681860533303 "|REG8x16|MUX8x16:MUX1|MUX4x4:G1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[1\] Mux4x4.vhd(20) " "Inferred latch for \"Y\[1\]\" at Mux4x4.vhd(20)" {  } { { "Mux4x4.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/Mux4x4.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681860533303 "|REG8x16|MUX8x16:MUX1|MUX4x4:G1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[2\] Mux4x4.vhd(20) " "Inferred latch for \"Y\[2\]\" at Mux4x4.vhd(20)" {  } { { "Mux4x4.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/Mux4x4.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681860533303 "|REG8x16|MUX8x16:MUX1|MUX4x4:G1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[3\] Mux4x4.vhd(20) " "Inferred latch for \"Y\[3\]\" at Mux4x4.vhd(20)" {  } { { "Mux4x4.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/Mux4x4.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681860533303 "|REG8x16|MUX8x16:MUX1|MUX4x4:G1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX2X3 Level3:inst4\|MUX2X3:inst " "Elaborating entity \"MUX2X3\" for hierarchy \"Level3:inst4\|MUX2X3:inst\"" {  } { { "Level3.bdf" "inst" { Schematic "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/Level3.bdf" { { 64 536 752 176 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681860533318 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "OUTPU2X3 MUX2X3.vhd(18) " "VHDL Process Statement warning at MUX2X3.vhd(18): inferring latch(es) for signal or variable \"OUTPU2X3\", which holds its previous value in one or more paths through the process" {  } { { "MUX2X3.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/MUX2X3.vhd" 18 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1681860533318 "|Level3|MUX2X3:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTPU2X3\[0\] MUX2X3.vhd(18) " "Inferred latch for \"OUTPU2X3\[0\]\" at MUX2X3.vhd(18)" {  } { { "MUX2X3.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/MUX2X3.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681860533318 "|Level3|MUX2X3:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTPU2X3\[1\] MUX2X3.vhd(18) " "Inferred latch for \"OUTPU2X3\[1\]\" at MUX2X3.vhd(18)" {  } { { "MUX2X3.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/MUX2X3.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681860533318 "|Level3|MUX2X3:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTPU2X3\[2\] MUX2X3.vhd(18) " "Inferred latch for \"OUTPU2X3\[2\]\" at MUX2X3.vhd(18)" {  } { { "MUX2X3.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/MUX2X3.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681860533318 "|Level3|MUX2X3:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX2X16 Level3:inst4\|MUX2X16:inst2 " "Elaborating entity \"MUX2X16\" for hierarchy \"Level3:inst4\|MUX2X16:inst2\"" {  } { { "Level3.bdf" "inst2" { Schematic "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/Level3.bdf" { { 408 536 760 520 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681860533318 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "OUTMUX MUX2X16.vhd(18) " "VHDL Process Statement warning at MUX2X16.vhd(18): inferring latch(es) for signal or variable \"OUTMUX\", which holds its previous value in one or more paths through the process" {  } { { "MUX2X16.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/MUX2X16.vhd" 18 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1681860533318 "|Level3|MUX2X16:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTMUX\[0\] MUX2X16.vhd(18) " "Inferred latch for \"OUTMUX\[0\]\" at MUX2X16.vhd(18)" {  } { { "MUX2X16.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/MUX2X16.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681860533318 "|Level3|MUX2X16:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTMUX\[1\] MUX2X16.vhd(18) " "Inferred latch for \"OUTMUX\[1\]\" at MUX2X16.vhd(18)" {  } { { "MUX2X16.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/MUX2X16.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681860533318 "|Level3|MUX2X16:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTMUX\[2\] MUX2X16.vhd(18) " "Inferred latch for \"OUTMUX\[2\]\" at MUX2X16.vhd(18)" {  } { { "MUX2X16.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/MUX2X16.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681860533318 "|Level3|MUX2X16:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTMUX\[3\] MUX2X16.vhd(18) " "Inferred latch for \"OUTMUX\[3\]\" at MUX2X16.vhd(18)" {  } { { "MUX2X16.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/MUX2X16.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681860533318 "|Level3|MUX2X16:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTMUX\[4\] MUX2X16.vhd(18) " "Inferred latch for \"OUTMUX\[4\]\" at MUX2X16.vhd(18)" {  } { { "MUX2X16.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/MUX2X16.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681860533318 "|Level3|MUX2X16:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTMUX\[5\] MUX2X16.vhd(18) " "Inferred latch for \"OUTMUX\[5\]\" at MUX2X16.vhd(18)" {  } { { "MUX2X16.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/MUX2X16.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681860533318 "|Level3|MUX2X16:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTMUX\[6\] MUX2X16.vhd(18) " "Inferred latch for \"OUTMUX\[6\]\" at MUX2X16.vhd(18)" {  } { { "MUX2X16.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/MUX2X16.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681860533318 "|Level3|MUX2X16:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTMUX\[7\] MUX2X16.vhd(18) " "Inferred latch for \"OUTMUX\[7\]\" at MUX2X16.vhd(18)" {  } { { "MUX2X16.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/MUX2X16.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681860533318 "|Level3|MUX2X16:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTMUX\[8\] MUX2X16.vhd(18) " "Inferred latch for \"OUTMUX\[8\]\" at MUX2X16.vhd(18)" {  } { { "MUX2X16.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/MUX2X16.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681860533318 "|Level3|MUX2X16:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTMUX\[9\] MUX2X16.vhd(18) " "Inferred latch for \"OUTMUX\[9\]\" at MUX2X16.vhd(18)" {  } { { "MUX2X16.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/MUX2X16.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681860533318 "|Level3|MUX2X16:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTMUX\[10\] MUX2X16.vhd(18) " "Inferred latch for \"OUTMUX\[10\]\" at MUX2X16.vhd(18)" {  } { { "MUX2X16.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/MUX2X16.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681860533318 "|Level3|MUX2X16:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTMUX\[11\] MUX2X16.vhd(18) " "Inferred latch for \"OUTMUX\[11\]\" at MUX2X16.vhd(18)" {  } { { "MUX2X16.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/MUX2X16.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681860533318 "|Level3|MUX2X16:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTMUX\[12\] MUX2X16.vhd(18) " "Inferred latch for \"OUTMUX\[12\]\" at MUX2X16.vhd(18)" {  } { { "MUX2X16.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/MUX2X16.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681860533318 "|Level3|MUX2X16:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTMUX\[13\] MUX2X16.vhd(18) " "Inferred latch for \"OUTMUX\[13\]\" at MUX2X16.vhd(18)" {  } { { "MUX2X16.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/MUX2X16.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681860533318 "|Level3|MUX2X16:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTMUX\[14\] MUX2X16.vhd(18) " "Inferred latch for \"OUTMUX\[14\]\" at MUX2X16.vhd(18)" {  } { { "MUX2X16.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/MUX2X16.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681860533318 "|Level3|MUX2X16:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTMUX\[15\] MUX2X16.vhd(18) " "Inferred latch for \"OUTMUX\[15\]\" at MUX2X16.vhd(18)" {  } { { "MUX2X16.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/MUX2X16.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681860533318 "|Level3|MUX2X16:inst2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONTROL CONTROL:inst " "Elaborating entity \"CONTROL\" for hierarchy \"CONTROL:inst\"" {  } { { "topLev.bdf" "inst" { Schematic "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/topLev.bdf" { { 256 544 784 432 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681860533318 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ZERO CONTROL.vhd(111) " "VHDL Process Statement warning at CONTROL.vhd(111): signal \"ZERO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CONTROL.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/CONTROL.vhd" 111 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1681860533318 "|topLev|CONTROL:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Level2 Level2:inst3 " "Elaborating entity \"Level2\" for hierarchy \"Level2:inst3\"" {  } { { "topLev.bdf" "inst3" { Schematic "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/topLev.bdf" { { -184 560 760 -56 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681860533318 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SGNEXT6x16 Level2:inst3\|SGNEXT6x16:inst2 " "Elaborating entity \"SGNEXT6x16\" for hierarchy \"Level2:inst3\|SGNEXT6x16:inst2\"" {  } { { "Level2.bdf" "inst2" { Schematic "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/Level2.bdf" { { 472 544 760 552 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681860533318 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "INS_MEM Level2:inst3\|INS_MEM:inst9 " "Elaborating entity \"INS_MEM\" for hierarchy \"Level2:inst3\|INS_MEM:inst9\"" {  } { { "Level2.bdf" "inst9" { Schematic "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/Level2.bdf" { { 344 552 760 424 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681860533318 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC Level2:inst3\|PC:inst " "Elaborating entity \"PC\" for hierarchy \"Level2:inst3\|PC:inst\"" {  } { { "Level2.bdf" "inst" { Schematic "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/Level2.bdf" { { 32 544 768 144 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681860533318 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PCNEXT PC.vhd(25) " "VHDL Process Statement warning at PC.vhd(25): signal \"PCNEXT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "PC.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/PC.vhd" 25 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1681860533318 "|Level2|PC:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "EN PC.vhd(26) " "VHDL Process Statement warning at PC.vhd(26): signal \"EN\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "PC.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/PC.vhd" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1681860533318 "|Level2|PC:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PCJMP Level2:inst3\|PCJMP:inst5 " "Elaborating entity \"PCJMP\" for hierarchy \"Level2:inst3\|PCJMP:inst5\"" {  } { { "Level2.bdf" "inst5" { Schematic "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/Level2.bdf" { { 760 552 760 840 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681860533318 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "INCTWO Level2:inst3\|INCTWO:inst1 " "Elaborating entity \"INCTWO\" for hierarchy \"Level2:inst3\|INCTWO:inst1\"" {  } { { "Level2.bdf" "inst1" { Schematic "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/Level2.bdf" { { 200 552 760 280 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681860533318 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "CAO INCTWO.vhd(21) " "Verilog HDL or VHDL warning at INCTWO.vhd(21): object \"CAO\" assigned a value but never read" {  } { { "INCTWO.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/INCTWO.vhd" 21 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1681860533318 "|Level2|INCTWO:inst1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "CIN INCTWO.vhd(21) " "VHDL Signal Declaration warning at INCTWO.vhd(21): used implicit default value for signal \"CIN\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "INCTWO.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/INCTWO.vhd" 21 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1681860533318 "|Level2|INCTWO:inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADD16 Level2:inst3\|INCTWO:inst1\|ADD16:A1 " "Elaborating entity \"ADD16\" for hierarchy \"Level2:inst3\|INCTWO:inst1\|ADD16:A1\"" {  } { { "INCTWO.vhd" "A1" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/INCTWO.vhd" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681860533318 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADD16 Level2:inst3\|ADD16:inst4 " "Elaborating entity \"ADD16\" for hierarchy \"Level2:inst3\|ADD16:inst4\"" {  } { { "Level2.bdf" "inst4" { Schematic "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/Level2.bdf" { { 608 552 760 720 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681860533334 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SHLONE Level2:inst3\|SHLONE:inst3 " "Elaborating entity \"SHLONE\" for hierarchy \"Level2:inst3\|SHLONE:inst3\"" {  } { { "Level2.bdf" "inst3" { Schematic "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/Level2.bdf" { { 472 880 1088 552 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681860533334 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DATA_MEM DATA_MEM:inst1 " "Elaborating entity \"DATA_MEM\" for hierarchy \"DATA_MEM:inst1\"" {  } { { "topLev.bdf" "inst1" { Schematic "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/topLev.bdf" { { 456 568 776 600 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681860533334 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "REGOUT1 DATA_MEM.vhd(37) " "Verilog HDL or VHDL warning at DATA_MEM.vhd(37): object \"REGOUT1\" assigned a value but never read" {  } { { "DATA_MEM.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/DATA_MEM.vhd" 37 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1681860533334 "|topLev|DATA_MEM:inst1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "REGOUT2 DATA_MEM.vhd(37) " "Verilog HDL or VHDL warning at DATA_MEM.vhd(37): object \"REGOUT2\" assigned a value but never read" {  } { { "DATA_MEM.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/DATA_MEM.vhd" 37 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1681860533334 "|topLev|DATA_MEM:inst1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ADDR4 DATA_MEM.vhd(38) " "Verilog HDL or VHDL warning at DATA_MEM.vhd(38): object \"ADDR4\" assigned a value but never read" {  } { { "DATA_MEM.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/DATA_MEM.vhd" 38 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1681860533334 "|topLev|DATA_MEM:inst1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "INT_BUS DATA_MEM.vhd(39) " "VHDL Signal Declaration warning at DATA_MEM.vhd(39): used implicit default value for signal \"INT_BUS\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DATA_MEM.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/DATA_MEM.vhd" 39 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1681860533334 "|topLev|DATA_MEM:inst1"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "Z GND " "Pin \"Z\" is stuck at GND" {  } { { "topLev.bdf" "" { Schematic "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/topLev.bdf" { { 48 840 1016 64 "Z" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681860533724 "|topLev|Z"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1681860533724 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1681860533849 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681860533849 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLK " "No output dependent on input pin \"CLK\"" {  } { { "topLev.bdf" "" { Schematic "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/topLev.bdf" { { 96 272 440 112 "CLK" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1681860533881 "|topLev|CLK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RST " "No output dependent on input pin \"RST\"" {  } { { "topLev.bdf" "" { Schematic "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 8/LAb8_vhdl/topLev.bdf" { { -144 288 456 -128 "RST" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1681860533881 "|topLev|RST"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1681860533881 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "19 " "Implemented 19 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1681860533881 ""} { "Info" "ICUT_CUT_TM_OPINS" "17 " "Implemented 17 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1681860533881 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1681860533881 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 71 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 71 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4797 " "Peak virtual memory: 4797 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1681860533896 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 18 15:28:53 2023 " "Processing ended: Tue Apr 18 15:28:53 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1681860533896 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1681860533896 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1681860533896 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1681860533896 ""}
