## Name:Dineshdharan.k
## Reg:23014095

## Experiment 02 Implementation of combinational logic
 
## AIM:
To implement the given logic function verify its operation in Quartus using Verilog programming.
 F1= A’B’C’D’+AC’D’+B’CD’+A’BCD+BC’D
F2=xy’z+x’y’z+w’xy+wx’y+wxy
 
 
 
## Equipments Required:
## Hardware – PCs, Cyclone II , USB flasher
## Software – Quartus prime


## Theory
## Procedure


## Program:

![Screenshot 2023-12-15 142657](https://github.com/dineshdharank/Experiment--02-Implementation-of-combinational-logic-/assets/145980096/c6ea2453-d191-4082-acc8-0d948fa1d94c)


## RTL

![Screenshot 2023-12-15 142714](https://github.com/dineshdharank/Experiment--02-Implementation-of-combinational-logic-/assets/145980096/3ee95b09-afc8-4a4f-a464-91f6882ab4ea)


## Timing Diagram

![Screenshot 2023-12-15 143040](https://github.com/dineshdharank/Experiment--02-Implementation-of-combinational-logic-/assets/145980096/9bab66c0-8c4e-49bc-afdd-2006900c41a6)



## Truth table

![Screenshot 2023-12-15 143016](https://github.com/dineshdharank/Experiment--02-Implementation-of-combinational-logic-/assets/145980096/62f96063-1fdb-48ca-8d1f-9d8a7e121699)

## Result:
Thus the given logic functions are implemented using  and their operations are verified using Verilog programming.
