// Verilated -*- C++ -*-
// DESCRIPTION: Verilator output: Design implementation internals
// See Vtb_mips_top.h for the primary calling header

#include "Vtb_mips_top__pch.h"
#include "Vtb_mips_top___024root.h"

VL_ATTR_COLD void Vtb_mips_top___024root___eval_static(Vtb_mips_top___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vtb_mips_top__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vtb_mips_top___024root___eval_static\n"); );
}

VL_ATTR_COLD void Vtb_mips_top___024root___eval_initial__TOP(Vtb_mips_top___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vtb_mips_top__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vtb_mips_top___024root___eval_initial__TOP\n"); );
    // Init
    VlWide<3>/*95:0*/ __Vtemp_1;
    IData/*31:0*/ __Vilp;
    // Body
    vlSelf->tb_mips_top__DOT__DUT__DOT__mips__DOT__dp__DOT__rf__DOT__rf[0U] = 0U;
    vlSelf->tb_mips_top__DOT__DUT__DOT__mips__DOT__dp__DOT__rf__DOT__rf[1U] = 0U;
    vlSelf->tb_mips_top__DOT__DUT__DOT__mips__DOT__dp__DOT__rf__DOT__rf[2U] = 0U;
    vlSelf->tb_mips_top__DOT__DUT__DOT__mips__DOT__dp__DOT__rf__DOT__rf[3U] = 0U;
    vlSelf->tb_mips_top__DOT__DUT__DOT__mips__DOT__dp__DOT__rf__DOT__rf[4U] = 0U;
    vlSelf->tb_mips_top__DOT__DUT__DOT__mips__DOT__dp__DOT__rf__DOT__rf[5U] = 0U;
    vlSelf->tb_mips_top__DOT__DUT__DOT__mips__DOT__dp__DOT__rf__DOT__rf[6U] = 0U;
    vlSelf->tb_mips_top__DOT__DUT__DOT__mips__DOT__dp__DOT__rf__DOT__rf[7U] = 0U;
    vlSelf->tb_mips_top__DOT__DUT__DOT__mips__DOT__dp__DOT__rf__DOT__rf[8U] = 0U;
    vlSelf->tb_mips_top__DOT__DUT__DOT__mips__DOT__dp__DOT__rf__DOT__rf[9U] = 0U;
    vlSelf->tb_mips_top__DOT__DUT__DOT__mips__DOT__dp__DOT__rf__DOT__rf[0xaU] = 0U;
    vlSelf->tb_mips_top__DOT__DUT__DOT__mips__DOT__dp__DOT__rf__DOT__rf[0xbU] = 0U;
    vlSelf->tb_mips_top__DOT__DUT__DOT__mips__DOT__dp__DOT__rf__DOT__rf[0xcU] = 0U;
    vlSelf->tb_mips_top__DOT__DUT__DOT__mips__DOT__dp__DOT__rf__DOT__rf[0xdU] = 0U;
    vlSelf->tb_mips_top__DOT__DUT__DOT__mips__DOT__dp__DOT__rf__DOT__rf[0xeU] = 0U;
    vlSelf->tb_mips_top__DOT__DUT__DOT__mips__DOT__dp__DOT__rf__DOT__rf[0xfU] = 0U;
    vlSelf->tb_mips_top__DOT__DUT__DOT__mips__DOT__dp__DOT__rf__DOT__rf[0x10U] = 0U;
    vlSelf->tb_mips_top__DOT__DUT__DOT__mips__DOT__dp__DOT__rf__DOT__rf[0x11U] = 0U;
    vlSelf->tb_mips_top__DOT__DUT__DOT__mips__DOT__dp__DOT__rf__DOT__rf[0x12U] = 0U;
    vlSelf->tb_mips_top__DOT__DUT__DOT__mips__DOT__dp__DOT__rf__DOT__rf[0x13U] = 0U;
    vlSelf->tb_mips_top__DOT__DUT__DOT__mips__DOT__dp__DOT__rf__DOT__rf[0x14U] = 0U;
    vlSelf->tb_mips_top__DOT__DUT__DOT__mips__DOT__dp__DOT__rf__DOT__rf[0x15U] = 0U;
    vlSelf->tb_mips_top__DOT__DUT__DOT__mips__DOT__dp__DOT__rf__DOT__rf[0x16U] = 0U;
    vlSelf->tb_mips_top__DOT__DUT__DOT__mips__DOT__dp__DOT__rf__DOT__rf[0x17U] = 0U;
    vlSelf->tb_mips_top__DOT__DUT__DOT__mips__DOT__dp__DOT__rf__DOT__rf[0x18U] = 0U;
    vlSelf->tb_mips_top__DOT__DUT__DOT__mips__DOT__dp__DOT__rf__DOT__rf[0x19U] = 0U;
    vlSelf->tb_mips_top__DOT__DUT__DOT__mips__DOT__dp__DOT__rf__DOT__rf[0x1aU] = 0U;
    vlSelf->tb_mips_top__DOT__DUT__DOT__mips__DOT__dp__DOT__rf__DOT__rf[0x1bU] = 0U;
    vlSelf->tb_mips_top__DOT__DUT__DOT__mips__DOT__dp__DOT__rf__DOT__rf[0x1cU] = 0U;
    vlSelf->tb_mips_top__DOT__DUT__DOT__mips__DOT__dp__DOT__rf__DOT__rf[0x1dU] = 0U;
    vlSelf->tb_mips_top__DOT__DUT__DOT__mips__DOT__dp__DOT__rf__DOT__rf[0x1eU] = 0U;
    vlSelf->tb_mips_top__DOT__DUT__DOT__mips__DOT__dp__DOT__rf__DOT__rf[0x1fU] = 0U;
    vlSelf->tb_mips_top__DOT__DUT__DOT__mips__DOT__dp__DOT__rf__DOT__rf[0x1dU] = 0x100U;
    __Vtemp_1[0U] = 0x2e6d656dU;
    __Vtemp_1[1U] = 0x66696c65U;
    __Vtemp_1[2U] = 0x6d656dU;
    VL_READMEM_N(true, 32, 64, 0, VL_CVT_PACK_STR_NW(3, __Vtemp_1)
                 ,  &(vlSelf->tb_mips_top__DOT__DUT__DOT__imem__DOT__rom)
                 , 0, ~0ULL);
    __Vilp = 0U;
    while ((__Vilp <= 0x3fU)) {
        vlSelf->tb_mips_top__DOT__DUT__DOT__dmem__DOT__ram[__Vilp] = 0xffffffffU;
        __Vilp = ((IData)(1U) + __Vilp);
    }
}

VL_ATTR_COLD void Vtb_mips_top___024root___eval_final(Vtb_mips_top___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vtb_mips_top__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vtb_mips_top___024root___eval_final\n"); );
}

#ifdef VL_DEBUG
VL_ATTR_COLD void Vtb_mips_top___024root___dump_triggers__stl(Vtb_mips_top___024root* vlSelf);
#endif  // VL_DEBUG
VL_ATTR_COLD bool Vtb_mips_top___024root___eval_phase__stl(Vtb_mips_top___024root* vlSelf);

VL_ATTR_COLD void Vtb_mips_top___024root___eval_settle(Vtb_mips_top___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vtb_mips_top__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vtb_mips_top___024root___eval_settle\n"); );
    // Init
    IData/*31:0*/ __VstlIterCount;
    CData/*0:0*/ __VstlContinue;
    // Body
    __VstlIterCount = 0U;
    vlSelf->__VstlFirstIteration = 1U;
    __VstlContinue = 1U;
    while (__VstlContinue) {
        if (VL_UNLIKELY((0x64U < __VstlIterCount))) {
#ifdef VL_DEBUG
            Vtb_mips_top___024root___dump_triggers__stl(vlSelf);
#endif
            VL_FATAL_MT("tb_mips_top.v", 1, "", "Settle region did not converge.");
        }
        __VstlIterCount = ((IData)(1U) + __VstlIterCount);
        __VstlContinue = 0U;
        if (Vtb_mips_top___024root___eval_phase__stl(vlSelf)) {
            __VstlContinue = 1U;
        }
        vlSelf->__VstlFirstIteration = 0U;
    }
}

#ifdef VL_DEBUG
VL_ATTR_COLD void Vtb_mips_top___024root___dump_triggers__stl(Vtb_mips_top___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vtb_mips_top__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vtb_mips_top___024root___dump_triggers__stl\n"); );
    // Body
    if ((1U & (~ (IData)(vlSelf->__VstlTriggered.any())))) {
        VL_DBG_MSGF("         No triggers active\n");
    }
    if ((1ULL & vlSelf->__VstlTriggered.word(0U))) {
        VL_DBG_MSGF("         'stl' region trigger index 0 is active: Internal 'stl' trigger - first iteration\n");
    }
}
#endif  // VL_DEBUG

extern const VlUnpacked<SData/*9:0*/, 64> Vtb_mips_top__ConstPool__TABLE_hea074c31_0;
extern const VlUnpacked<CData/*4:0*/, 256> Vtb_mips_top__ConstPool__TABLE_hd8644382_0;

VL_ATTR_COLD void Vtb_mips_top___024root___stl_sequent__TOP__0(Vtb_mips_top___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vtb_mips_top__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vtb_mips_top___024root___stl_sequent__TOP__0\n"); );
    // Init
    CData/*4:0*/ tb_mips_top__DOT__DUT__DOT__mips__DOT__cu__DOT__ad__DOT__ctrl;
    tb_mips_top__DOT__DUT__DOT__mips__DOT__cu__DOT__ad__DOT__ctrl = 0;
    CData/*5:0*/ __Vtableidx1;
    __Vtableidx1 = 0;
    CData/*7:0*/ __Vtableidx2;
    __Vtableidx2 = 0;
    // Body
    vlSelf->tb_mips_top__DOT__instr = vlSelf->tb_mips_top__DOT__DUT__DOT__imem__DOT__rom
        [(0x3fU & (vlSelf->tb_mips_top__DOT__pc_current 
                   >> 2U))];
    vlSelf->tb_mips_top__DOT__wd_dm = ((0U == (0x1fU 
                                               & (vlSelf->tb_mips_top__DOT__instr 
                                                  >> 0x10U)))
                                        ? 0U : vlSelf->tb_mips_top__DOT__DUT__DOT__mips__DOT__dp__DOT__rf__DOT__rf
                                       [(0x1fU & (vlSelf->tb_mips_top__DOT__instr 
                                                  >> 0x10U))]);
    vlSelf->tb_mips_top__DOT__DUT__DOT__mips__DOT__dp__DOT__alu_pa 
        = ((0U == (0x1fU & (vlSelf->tb_mips_top__DOT__instr 
                            >> 0x15U))) ? 0U : vlSelf->tb_mips_top__DOT__DUT__DOT__mips__DOT__dp__DOT__rf__DOT__rf
           [(0x1fU & (vlSelf->tb_mips_top__DOT__instr 
                      >> 0x15U))]);
    vlSelf->tb_mips_top__DOT__DUT__DOT__mips__DOT__dp__DOT__sext_imm 
        = (((- (IData)((1U & (vlSelf->tb_mips_top__DOT__instr 
                              >> 0xfU)))) << 0x10U) 
           | (0xffffU & vlSelf->tb_mips_top__DOT__instr));
    __Vtableidx1 = (vlSelf->tb_mips_top__DOT__instr 
                    >> 0x1aU);
    vlSelf->tb_mips_top__DOT__DUT__DOT__mips__DOT__cu__DOT__md__DOT__ctrl 
        = Vtb_mips_top__ConstPool__TABLE_hea074c31_0
        [__Vtableidx1];
    vlSelf->tb_mips_top__DOT__DUT__DOT__mips__DOT__dp__DOT__alu_pb 
        = ((0x10U & (IData)(vlSelf->tb_mips_top__DOT__DUT__DOT__mips__DOT__cu__DOT__md__DOT__ctrl))
            ? vlSelf->tb_mips_top__DOT__DUT__DOT__mips__DOT__dp__DOT__sext_imm
            : vlSelf->tb_mips_top__DOT__wd_dm);
    __Vtableidx2 = ((0xfcU & (vlSelf->tb_mips_top__DOT__instr 
                              << 2U)) | (3U & (IData)(vlSelf->tb_mips_top__DOT__DUT__DOT__mips__DOT__cu__DOT__md__DOT__ctrl)));
    tb_mips_top__DOT__DUT__DOT__mips__DOT__cu__DOT__ad__DOT__ctrl 
        = Vtb_mips_top__ConstPool__TABLE_hd8644382_0
        [__Vtableidx2];
    vlSelf->tb_mips_top__DOT__DUT__DOT__mips__DOT__alu_ctrl 
        = (0xfU & (IData)(tb_mips_top__DOT__DUT__DOT__mips__DOT__cu__DOT__ad__DOT__ctrl));
    vlSelf->tb_mips_top__DOT__DUT__DOT__mips__DOT__dp__DOT____Vcellinp__pc_src_mux__sel 
        = ((2U & ((IData)(tb_mips_top__DOT__DUT__DOT__mips__DOT__cu__DOT__ad__DOT__ctrl) 
                  >> 3U)) | (1U & ((IData)(vlSelf->tb_mips_top__DOT__DUT__DOT__mips__DOT__cu__DOT__md__DOT__ctrl) 
                                   >> 7U)));
    vlSelf->tb_mips_top__DOT__DUT__DOT__mips__DOT__dp__DOT__pc_next 
        = ((2U & (IData)(vlSelf->tb_mips_top__DOT__DUT__DOT__mips__DOT__dp__DOT____Vcellinp__pc_src_mux__sel))
            ? ((1U & (IData)(vlSelf->tb_mips_top__DOT__DUT__DOT__mips__DOT__dp__DOT____Vcellinp__pc_src_mux__sel))
                ? 0U : vlSelf->tb_mips_top__DOT__DUT__DOT__mips__DOT__dp__DOT__alu_pa)
            : ((1U & (IData)(vlSelf->tb_mips_top__DOT__DUT__DOT__mips__DOT__dp__DOT____Vcellinp__pc_src_mux__sel))
                ? ((0xf0000000U & ((IData)(4U) + vlSelf->tb_mips_top__DOT__pc_current)) 
                   | (0xffffffcU & (vlSelf->tb_mips_top__DOT__instr 
                                    << 2U))) : ((((IData)(vlSelf->tb_mips_top__DOT__DUT__DOT__mips__DOT__cu__DOT__md__DOT__ctrl) 
                                                  >> 8U) 
                                                 & (0U 
                                                    == vlSelf->tb_mips_top__DOT__alu_out))
                                                 ? 
                                                ((IData)(4U) 
                                                 + 
                                                 (vlSelf->tb_mips_top__DOT__pc_current 
                                                  + 
                                                  VL_SHIFTL_III(32,32,32, vlSelf->tb_mips_top__DOT__DUT__DOT__mips__DOT__dp__DOT__sext_imm, 2U)))
                                                 : 
                                                ((IData)(4U) 
                                                 + vlSelf->tb_mips_top__DOT__pc_current))));
}

VL_ATTR_COLD void Vtb_mips_top___024root___eval_stl(Vtb_mips_top___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vtb_mips_top__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vtb_mips_top___024root___eval_stl\n"); );
    // Body
    if ((1ULL & vlSelf->__VstlTriggered.word(0U))) {
        Vtb_mips_top___024root___stl_sequent__TOP__0(vlSelf);
    }
}

VL_ATTR_COLD void Vtb_mips_top___024root___eval_triggers__stl(Vtb_mips_top___024root* vlSelf);

VL_ATTR_COLD bool Vtb_mips_top___024root___eval_phase__stl(Vtb_mips_top___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vtb_mips_top__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vtb_mips_top___024root___eval_phase__stl\n"); );
    // Init
    CData/*0:0*/ __VstlExecute;
    // Body
    Vtb_mips_top___024root___eval_triggers__stl(vlSelf);
    __VstlExecute = vlSelf->__VstlTriggered.any();
    if (__VstlExecute) {
        Vtb_mips_top___024root___eval_stl(vlSelf);
    }
    return (__VstlExecute);
}

#ifdef VL_DEBUG
VL_ATTR_COLD void Vtb_mips_top___024root___dump_triggers__act(Vtb_mips_top___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vtb_mips_top__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vtb_mips_top___024root___dump_triggers__act\n"); );
    // Body
    if ((1U & (~ (IData)(vlSelf->__VactTriggered.any())))) {
        VL_DBG_MSGF("         No triggers active\n");
    }
    if ((1ULL & vlSelf->__VactTriggered.word(0U))) {
        VL_DBG_MSGF("         'act' region trigger index 0 is active: @(posedge tb_mips_top.clk or posedge tb_mips_top.rst)\n");
    }
    if ((2ULL & vlSelf->__VactTriggered.word(0U))) {
        VL_DBG_MSGF("         'act' region trigger index 1 is active: @(posedge tb_mips_top.clk)\n");
    }
    if ((4ULL & vlSelf->__VactTriggered.word(0U))) {
        VL_DBG_MSGF("         'act' region trigger index 2 is active: @([changed] tb_mips_top.DUT.mips.alu_ctrl or [changed] tb_mips_top.DUT.mips.dp.alu_pa or [changed] tb_mips_top.DUT.mips.dp.alu_pb)\n");
    }
    if ((8ULL & vlSelf->__VactTriggered.word(0U))) {
        VL_DBG_MSGF("         'act' region trigger index 3 is active: @([true] __VdlySched.awaitingCurrentTime())\n");
    }
}
#endif  // VL_DEBUG

#ifdef VL_DEBUG
VL_ATTR_COLD void Vtb_mips_top___024root___dump_triggers__nba(Vtb_mips_top___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vtb_mips_top__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vtb_mips_top___024root___dump_triggers__nba\n"); );
    // Body
    if ((1U & (~ (IData)(vlSelf->__VnbaTriggered.any())))) {
        VL_DBG_MSGF("         No triggers active\n");
    }
    if ((1ULL & vlSelf->__VnbaTriggered.word(0U))) {
        VL_DBG_MSGF("         'nba' region trigger index 0 is active: @(posedge tb_mips_top.clk or posedge tb_mips_top.rst)\n");
    }
    if ((2ULL & vlSelf->__VnbaTriggered.word(0U))) {
        VL_DBG_MSGF("         'nba' region trigger index 1 is active: @(posedge tb_mips_top.clk)\n");
    }
    if ((4ULL & vlSelf->__VnbaTriggered.word(0U))) {
        VL_DBG_MSGF("         'nba' region trigger index 2 is active: @([changed] tb_mips_top.DUT.mips.alu_ctrl or [changed] tb_mips_top.DUT.mips.dp.alu_pa or [changed] tb_mips_top.DUT.mips.dp.alu_pb)\n");
    }
    if ((8ULL & vlSelf->__VnbaTriggered.word(0U))) {
        VL_DBG_MSGF("         'nba' region trigger index 3 is active: @([true] __VdlySched.awaitingCurrentTime())\n");
    }
}
#endif  // VL_DEBUG

VL_ATTR_COLD void Vtb_mips_top___024root___ctor_var_reset(Vtb_mips_top___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vtb_mips_top__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vtb_mips_top___024root___ctor_var_reset\n"); );
    // Body
    vlSelf->tb_mips_top__DOT__clk = VL_RAND_RESET_I(1);
    vlSelf->tb_mips_top__DOT__rst = VL_RAND_RESET_I(1);
    vlSelf->tb_mips_top__DOT__pc_current = VL_RAND_RESET_I(32);
    vlSelf->tb_mips_top__DOT__instr = VL_RAND_RESET_I(32);
    vlSelf->tb_mips_top__DOT__alu_out = VL_RAND_RESET_I(32);
    vlSelf->tb_mips_top__DOT__wd_dm = VL_RAND_RESET_I(32);
    vlSelf->tb_mips_top__DOT__DUT__DOT__mips__DOT__alu_ctrl = VL_RAND_RESET_I(4);
    vlSelf->tb_mips_top__DOT__DUT__DOT__mips__DOT__dp__DOT__pc_next = VL_RAND_RESET_I(32);
    vlSelf->tb_mips_top__DOT__DUT__DOT__mips__DOT__dp__DOT__sext_imm = VL_RAND_RESET_I(32);
    vlSelf->tb_mips_top__DOT__DUT__DOT__mips__DOT__dp__DOT__alu_pa = VL_RAND_RESET_I(32);
    vlSelf->tb_mips_top__DOT__DUT__DOT__mips__DOT__dp__DOT__alu_pb = VL_RAND_RESET_I(32);
    vlSelf->tb_mips_top__DOT__DUT__DOT__mips__DOT__dp__DOT____Vcellinp__pc_src_mux__sel = VL_RAND_RESET_I(2);
    for (int __Vi0 = 0; __Vi0 < 32; ++__Vi0) {
        vlSelf->tb_mips_top__DOT__DUT__DOT__mips__DOT__dp__DOT__rf__DOT__rf[__Vi0] = VL_RAND_RESET_I(32);
    }
    vlSelf->tb_mips_top__DOT__DUT__DOT__mips__DOT__dp__DOT__alu__DOT__multiplier_register = VL_RAND_RESET_Q(64);
    vlSelf->tb_mips_top__DOT__DUT__DOT__mips__DOT__cu__DOT__md__DOT__ctrl = VL_RAND_RESET_I(10);
    for (int __Vi0 = 0; __Vi0 < 64; ++__Vi0) {
        vlSelf->tb_mips_top__DOT__DUT__DOT__imem__DOT__rom[__Vi0] = VL_RAND_RESET_I(32);
    }
    for (int __Vi0 = 0; __Vi0 < 64; ++__Vi0) {
        vlSelf->tb_mips_top__DOT__DUT__DOT__dmem__DOT__ram[__Vi0] = VL_RAND_RESET_I(32);
    }
    vlSelf->__Vtrigprevexpr___TOP__tb_mips_top__DOT__clk__0 = VL_RAND_RESET_I(1);
    vlSelf->__Vtrigprevexpr___TOP__tb_mips_top__DOT__rst__0 = VL_RAND_RESET_I(1);
    vlSelf->__Vtrigprevexpr___TOP__tb_mips_top__DOT__DUT__DOT__mips__DOT__alu_ctrl__0 = VL_RAND_RESET_I(4);
    vlSelf->__Vtrigprevexpr___TOP__tb_mips_top__DOT__DUT__DOT__mips__DOT__dp__DOT__alu_pa__0 = VL_RAND_RESET_I(32);
    vlSelf->__Vtrigprevexpr___TOP__tb_mips_top__DOT__DUT__DOT__mips__DOT__dp__DOT__alu_pb__0 = VL_RAND_RESET_I(32);
    vlSelf->__VactDidInit = 0;
}
