ARM GAS  /tmp/ccem2qwf.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"GPIO_Config.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.section	.text.SETTING_ON_GPIO_PIN_PA,"ax",%progbits
  20              		.align	1
  21              		.global	SETTING_ON_GPIO_PIN_PA
  22              		.syntax unified
  23              		.thumb
  24              		.thumb_func
  26              	SETTING_ON_GPIO_PIN_PA:
  27              	.LFB130:
  28              		.file 1 "Core/Src/GPIO_Config.c"
   1:Core/Src/GPIO_Config.c **** #include "GPIO_Config.h"
   2:Core/Src/GPIO_Config.c **** 
   3:Core/Src/GPIO_Config.c **** void SETTING_ON_GPIO_PIN_PA(void)
   4:Core/Src/GPIO_Config.c **** {
  29              		.loc 1 4 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 0
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33              		@ link register save eliminated.
   5:Core/Src/GPIO_Config.c **** 
   6:Core/Src/GPIO_Config.c **** RCC_AHB1ENR_RE |= (1<<0);
  34              		.loc 1 6 1 view .LVU1
  35              		.loc 1 6 16 is_stmt 0 view .LVU2
  36 0000 0B4B     		ldr	r3, .L2
  37 0002 D3F83028 		ldr	r2, [r3, #2096]
  38 0006 42F00101 		orr	r1, r2, #1
  39 000a C3F83018 		str	r1, [r3, #2096]
   7:Core/Src/GPIO_Config.c **** RCC_AHB1ENR_RE |= (1<<2);
  40              		.loc 1 7 1 is_stmt 1 view .LVU3
  41              		.loc 1 7 16 is_stmt 0 view .LVU4
  42 000e 42F00502 		orr	r2, r2, #5
  43 0012 C3F83028 		str	r2, [r3, #2096]
   8:Core/Src/GPIO_Config.c **** RCC_APB1ENR_RE |= (1<<28);
  44              		.loc 1 8 1 is_stmt 1 view .LVU5
  45              		.loc 1 8 16 is_stmt 0 view .LVU6
  46 0016 D3F84028 		ldr	r2, [r3, #2112]
  47 001a 42F08052 		orr	r2, r2, #268435456
  48 001e C3F84028 		str	r2, [r3, #2112]
   9:Core/Src/GPIO_Config.c **** RCC_APB2ENR_RE |= (1<<14);
  49              		.loc 1 9 1 is_stmt 1 view .LVU7
ARM GAS  /tmp/ccem2qwf.s 			page 2


  50              		.loc 1 9 16 is_stmt 0 view .LVU8
  51 0022 D3F84428 		ldr	r2, [r3, #2116]
  52 0026 42F48042 		orr	r2, r2, #16384
  53 002a C3F84428 		str	r2, [r3, #2116]
  10:Core/Src/GPIO_Config.c **** 
  11:Core/Src/GPIO_Config.c **** // __HAL_RCC_GPIOC_CLK_ENABLE();
  12:Core/Src/GPIO_Config.c **** };
  54              		.loc 1 12 1 view .LVU9
  55 002e 7047     		bx	lr
  56              	.L3:
  57              		.align	2
  58              	.L2:
  59 0030 00300240 		.word	1073885184
  60              		.cfi_endproc
  61              	.LFE130:
  63              		.section	.text.GPIO_PIN_SET_LOGIC_PA5,"ax",%progbits
  64              		.align	1
  65              		.global	GPIO_PIN_SET_LOGIC_PA5
  66              		.syntax unified
  67              		.thumb
  68              		.thumb_func
  70              	GPIO_PIN_SET_LOGIC_PA5:
  71              	.LFB131:
  13:Core/Src/GPIO_Config.c **** 
  14:Core/Src/GPIO_Config.c **** void GPIO_PIN_SET_LOGIC_PA5(void)
  15:Core/Src/GPIO_Config.c **** {
  72              		.loc 1 15 1 is_stmt 1 view -0
  73              		.cfi_startproc
  74              		@ args = 0, pretend = 0, frame = 0
  75              		@ frame_needed = 0, uses_anonymous_args = 0
  76 0000 38B5     		push	{r3, r4, r5, lr}
  77              	.LCFI0:
  78              		.cfi_def_cfa_offset 16
  79              		.cfi_offset 3, -16
  80              		.cfi_offset 4, -12
  81              		.cfi_offset 5, -8
  82              		.cfi_offset 14, -4
  16:Core/Src/GPIO_Config.c **** 
  17:Core/Src/GPIO_Config.c **** __STATE_OF_LOGIC STATE_LOGIC;
  83              		.loc 1 17 1 view .LVU11
  18:Core/Src/GPIO_Config.c **** STATE_LOGIC = LOW_lOGIC;
  84              		.loc 1 18 1 view .LVU12
  85              	.LVL0:
  19:Core/Src/GPIO_Config.c **** // GPIOA_MODE         |= ((0<<11) | (1<<10));
  20:Core/Src/GPIO_Config.c **** // GPIOA_TYPER        &= ~(1<<5);
  21:Core/Src/GPIO_Config.c **** // GPIOA_OSPEEDR      |= ((1<<11)  |(1<<10));
  22:Core/Src/GPIO_Config.c **** // HAL_Delay(1000);
  23:Core/Src/GPIO_Config.c **** // GPIO_BITSET_RESET  |= (1<<5);
  24:Core/Src/GPIO_Config.c **** 
  25:Core/Src/GPIO_Config.c **** switch (STATE_LOGIC)
  86              		.loc 1 25 1 view .LVU13
  26:Core/Src/GPIO_Config.c **** {
  27:Core/Src/GPIO_Config.c **** case LOW_lOGIC:
  28:Core/Src/GPIO_Config.c **** 
  29:Core/Src/GPIO_Config.c **** GPIOA_RE->GPIO_MODE_RE     |=((0<<11) | (1<<10));
  87              		.loc 1 29 1 view .LVU14
  88              		.loc 1 29 28 is_stmt 0 view .LVU15
ARM GAS  /tmp/ccem2qwf.s 			page 3


  89 0002 1D4D     		ldr	r5, .L6
  90 0004 2B68     		ldr	r3, [r5]
  91 0006 43F48063 		orr	r3, r3, #1024
  92 000a 2B60     		str	r3, [r5]
  30:Core/Src/GPIO_Config.c **** GPIOA_RE->GPIO_TYPER_RE    &= ~(1<<5);
  93              		.loc 1 30 1 is_stmt 1 view .LVU16
  94              		.loc 1 30 28 is_stmt 0 view .LVU17
  95 000c 6B68     		ldr	r3, [r5, #4]
  96 000e 23F02003 		bic	r3, r3, #32
  97 0012 6B60     		str	r3, [r5, #4]
  31:Core/Src/GPIO_Config.c **** GPIOA_RE->GPIO_OSPEEDR_RE  |=((1<<11)  |(1<<10));
  98              		.loc 1 31 1 is_stmt 1 view .LVU18
  99              		.loc 1 31 28 is_stmt 0 view .LVU19
 100 0014 AB68     		ldr	r3, [r5, #8]
 101 0016 43F44063 		orr	r3, r3, #3072
 102 001a AB60     		str	r3, [r5, #8]
  32:Core/Src/GPIO_Config.c **** 
  33:Core/Src/GPIO_Config.c **** 
  34:Core/Src/GPIO_Config.c **** 
  35:Core/Src/GPIO_Config.c **** GPIOC_RE->GPIO_MODE_RE     |=((0<<1) | (1<<0));
 103              		.loc 1 35 1 is_stmt 1 view .LVU20
 104              		.loc 1 35 28 is_stmt 0 view .LVU21
 105 001c 174C     		ldr	r4, .L6+4
 106 001e 2368     		ldr	r3, [r4]
 107 0020 43F00103 		orr	r3, r3, #1
 108 0024 2360     		str	r3, [r4]
  36:Core/Src/GPIO_Config.c **** GPIOC_RE->GPIO_TYPER_RE    &= ~(1<<1);
 109              		.loc 1 36 1 is_stmt 1 view .LVU22
 110              		.loc 1 36 28 is_stmt 0 view .LVU23
 111 0026 6368     		ldr	r3, [r4, #4]
 112 0028 23F00203 		bic	r3, r3, #2
 113 002c 6360     		str	r3, [r4, #4]
  37:Core/Src/GPIO_Config.c **** GPIOC_RE->GPIO_OSPEEDR_RE  |=((1<<1)  |(1<<0));
 114              		.loc 1 37 1 is_stmt 1 view .LVU24
 115              		.loc 1 37 28 is_stmt 0 view .LVU25
 116 002e A368     		ldr	r3, [r4, #8]
 117 0030 43F00303 		orr	r3, r3, #3
 118 0034 A360     		str	r3, [r4, #8]
  38:Core/Src/GPIO_Config.c **** //GPIOC_RE->GPIO_PULLR_RE    |= ((0<<27) | ( 1<<26));
  39:Core/Src/GPIO_Config.c **** STATE_LOGIC = HIGH_LOGIC;
 119              		.loc 1 39 1 is_stmt 1 view .LVU26
 120              	.LVL1:
  40:Core/Src/GPIO_Config.c **** 
  41:Core/Src/GPIO_Config.c **** case HIGH_LOGIC:
  42:Core/Src/GPIO_Config.c **** GPIOA_RE->GPIO_BITSET_BITRESET |= (1<<5);
 121              		.loc 1 42 1 view .LVU27
 122              		.loc 1 42 32 is_stmt 0 view .LVU28
 123 0036 AB69     		ldr	r3, [r5, #24]
 124 0038 43F02003 		orr	r3, r3, #32
 125 003c AB61     		str	r3, [r5, #24]
  43:Core/Src/GPIO_Config.c **** HAL_Delay(1000);
 126              		.loc 1 43 1 is_stmt 1 view .LVU29
 127 003e 4FF47A70 		mov	r0, #1000
 128 0042 FFF7FEFF 		bl	HAL_Delay
 129              	.LVL2:
  44:Core/Src/GPIO_Config.c **** GPIOA_RE->GPIO_BITSET_BITRESET |= (1<<21);
 130              		.loc 1 44 1 view .LVU30
ARM GAS  /tmp/ccem2qwf.s 			page 4


 131              		.loc 1 44 32 is_stmt 0 view .LVU31
 132 0046 AB69     		ldr	r3, [r5, #24]
 133 0048 43F40013 		orr	r3, r3, #2097152
 134 004c AB61     		str	r3, [r5, #24]
  45:Core/Src/GPIO_Config.c **** HAL_Delay(1000);
 135              		.loc 1 45 1 is_stmt 1 view .LVU32
 136 004e 4FF47A70 		mov	r0, #1000
 137 0052 FFF7FEFF 		bl	HAL_Delay
 138              	.LVL3:
  46:Core/Src/GPIO_Config.c **** GPIOC_RE->GPIO_BITSET_BITRESET |= (1<<0);
 139              		.loc 1 46 1 view .LVU33
 140              		.loc 1 46 32 is_stmt 0 view .LVU34
 141 0056 A369     		ldr	r3, [r4, #24]
 142 0058 43F00103 		orr	r3, r3, #1
 143 005c A361     		str	r3, [r4, #24]
  47:Core/Src/GPIO_Config.c **** HAL_Delay(1000);
 144              		.loc 1 47 1 is_stmt 1 view .LVU35
 145 005e 4FF47A70 		mov	r0, #1000
 146 0062 FFF7FEFF 		bl	HAL_Delay
 147              	.LVL4:
  48:Core/Src/GPIO_Config.c **** GPIOC_RE->GPIO_BITSET_BITRESET |= (1<<16);
 148              		.loc 1 48 1 view .LVU36
 149              		.loc 1 48 32 is_stmt 0 view .LVU37
 150 0066 A369     		ldr	r3, [r4, #24]
 151 0068 43F48033 		orr	r3, r3, #65536
 152 006c A361     		str	r3, [r4, #24]
  49:Core/Src/GPIO_Config.c **** HAL_Delay(1000);
 153              		.loc 1 49 1 is_stmt 1 view .LVU38
 154 006e 4FF47A70 		mov	r0, #1000
 155 0072 FFF7FEFF 		bl	HAL_Delay
 156              	.LVL5:
  50:Core/Src/GPIO_Config.c **** STATE_LOGIC = UK_LOGIC;
 157              		.loc 1 50 1 view .LVU39
  51:Core/Src/GPIO_Config.c **** break;
 158              		.loc 1 51 1 view .LVU40
  52:Core/Src/GPIO_Config.c **** 
  53:Core/Src/GPIO_Config.c **** default:
  54:Core/Src/GPIO_Config.c ****     break;
  55:Core/Src/GPIO_Config.c **** }
  56:Core/Src/GPIO_Config.c **** 
  57:Core/Src/GPIO_Config.c **** };
 159              		.loc 1 57 1 is_stmt 0 view .LVU41
 160 0076 38BD     		pop	{r3, r4, r5, pc}
 161              	.L7:
 162              		.align	2
 163              	.L6:
 164 0078 00000240 		.word	1073872896
 165 007c 00080240 		.word	1073874944
 166              		.cfi_endproc
 167              	.LFE131:
 169              		.section	.text.GPIO_PIN_LOW_LOGIC_PA5,"ax",%progbits
 170              		.align	1
 171              		.global	GPIO_PIN_LOW_LOGIC_PA5
 172              		.syntax unified
 173              		.thumb
 174              		.thumb_func
 176              	GPIO_PIN_LOW_LOGIC_PA5:
ARM GAS  /tmp/ccem2qwf.s 			page 5


 177              	.LFB132:
  58:Core/Src/GPIO_Config.c **** 
  59:Core/Src/GPIO_Config.c **** 
  60:Core/Src/GPIO_Config.c **** void GPIO_PIN_LOW_LOGIC_PA5(void)
  61:Core/Src/GPIO_Config.c **** {
 178              		.loc 1 61 1 is_stmt 1 view -0
 179              		.cfi_startproc
 180              		@ args = 0, pretend = 0, frame = 0
 181              		@ frame_needed = 0, uses_anonymous_args = 0
 182 0000 10B5     		push	{r4, lr}
 183              	.LCFI1:
 184              		.cfi_def_cfa_offset 8
 185              		.cfi_offset 4, -8
 186              		.cfi_offset 14, -4
  62:Core/Src/GPIO_Config.c **** 
  63:Core/Src/GPIO_Config.c **** 
  64:Core/Src/GPIO_Config.c **** GPIOA_MODE         |= ((0<<11) | (1<<10));
 187              		.loc 1 64 1 view .LVU43
 188              		.loc 1 64 20 is_stmt 0 view .LVU44
 189 0002 0B4C     		ldr	r4, .L10
 190 0004 2368     		ldr	r3, [r4]
 191 0006 43F48063 		orr	r3, r3, #1024
 192 000a 2360     		str	r3, [r4]
  65:Core/Src/GPIO_Config.c **** GPIOA_TYPER        &= ~(1<<5);
 193              		.loc 1 65 1 is_stmt 1 view .LVU45
 194              		.loc 1 65 20 is_stmt 0 view .LVU46
 195 000c 6368     		ldr	r3, [r4, #4]
 196 000e 23F02003 		bic	r3, r3, #32
 197 0012 6360     		str	r3, [r4, #4]
  66:Core/Src/GPIO_Config.c **** GPIOA_OSPEEDR      |= ((1<<11)  |(1<<10));
 198              		.loc 1 66 1 is_stmt 1 view .LVU47
 199              		.loc 1 66 20 is_stmt 0 view .LVU48
 200 0014 A368     		ldr	r3, [r4, #8]
 201 0016 43F44063 		orr	r3, r3, #3072
 202 001a A360     		str	r3, [r4, #8]
  67:Core/Src/GPIO_Config.c **** HAL_Delay(1000);
 203              		.loc 1 67 1 is_stmt 1 view .LVU49
 204 001c 4FF47A70 		mov	r0, #1000
 205 0020 FFF7FEFF 		bl	HAL_Delay
 206              	.LVL6:
  68:Core/Src/GPIO_Config.c **** GPIO_BITSET_RESET  |= (1<<21);
 207              		.loc 1 68 1 view .LVU50
 208              		.loc 1 68 20 is_stmt 0 view .LVU51
 209 0024 A369     		ldr	r3, [r4, #24]
 210 0026 43F40013 		orr	r3, r3, #2097152
 211 002a A361     		str	r3, [r4, #24]
  69:Core/Src/GPIO_Config.c **** 
  70:Core/Src/GPIO_Config.c **** };
 212              		.loc 1 70 1 view .LVU52
 213 002c 10BD     		pop	{r4, pc}
 214              	.L11:
 215 002e 00BF     		.align	2
 216              	.L10:
 217 0030 00000240 		.word	1073872896
 218              		.cfi_endproc
 219              	.LFE132:
 221              		.section	.text.GPIO_PIN_INPUT_PC0,"ax",%progbits
ARM GAS  /tmp/ccem2qwf.s 			page 6


 222              		.align	1
 223              		.global	GPIO_PIN_INPUT_PC0
 224              		.syntax unified
 225              		.thumb
 226              		.thumb_func
 228              	GPIO_PIN_INPUT_PC0:
 229              	.LFB133:
  71:Core/Src/GPIO_Config.c **** 
  72:Core/Src/GPIO_Config.c **** void GPIO_PIN_INPUT_PC0(void)
  73:Core/Src/GPIO_Config.c **** {
 230              		.loc 1 73 1 is_stmt 1 view -0
 231              		.cfi_startproc
 232              		@ args = 0, pretend = 0, frame = 0
 233              		@ frame_needed = 0, uses_anonymous_args = 0
  74:Core/Src/GPIO_Config.c **** 
  75:Core/Src/GPIO_Config.c **** GPIOC_RE->GPIO_MODE_RE     |=((0<<1) | (0<<0));
 234              		.loc 1 75 1 view .LVU54
 235              		.loc 1 75 28 is_stmt 0 view .LVU55
 236 0000 154B     		ldr	r3, .L19
 237 0002 1A68     		ldr	r2, [r3]
 238 0004 1A60     		str	r2, [r3]
  76:Core/Src/GPIO_Config.c **** // GPIOA_RE->GPIO_TYPER_RE    &= ~(1<<5);
  77:Core/Src/GPIO_Config.c **** // GPIOA_RE->GPIO_OSPEEDR_RE  |=((1<<11)  |(1<<10));
  78:Core/Src/GPIO_Config.c **** GPIOC_RE->GPIO_PULLR_RE    |= ((0<<1) | ( 1<<0));
 239              		.loc 1 78 1 is_stmt 1 view .LVU56
 240              		.loc 1 78 28 is_stmt 0 view .LVU57
 241 0006 DA68     		ldr	r2, [r3, #12]
 242 0008 42F00102 		orr	r2, r2, #1
 243 000c DA60     		str	r2, [r3, #12]
  79:Core/Src/GPIO_Config.c **** 
  80:Core/Src/GPIO_Config.c **** if((GPIOC_RE->GPIO_IDR_RE&(1<<0)) == 1)
 244              		.loc 1 80 1 is_stmt 1 view .LVU58
 245              		.loc 1 80 13 is_stmt 0 view .LVU59
 246 000e 1B69     		ldr	r3, [r3, #16]
 247              		.loc 1 80 3 view .LVU60
 248 0010 13F0010F 		tst	r3, #1
 249 0014 00D1     		bne	.L18
 250 0016 7047     		bx	lr
 251              	.L18:
  73:Core/Src/GPIO_Config.c **** 
 252              		.loc 1 73 1 view .LVU61
 253 0018 10B5     		push	{r4, lr}
 254              	.LCFI2:
 255              		.cfi_def_cfa_offset 8
 256              		.cfi_offset 4, -8
 257              		.cfi_offset 14, -4
  81:Core/Src/GPIO_Config.c **** {
  82:Core/Src/GPIO_Config.c **** 
  83:Core/Src/GPIO_Config.c **** GPIOA_RE->GPIO_MODE_RE     |=((0<<11) | (1<<10));
 258              		.loc 1 83 1 is_stmt 1 view .LVU62
 259              		.loc 1 83 28 is_stmt 0 view .LVU63
 260 001a 104C     		ldr	r4, .L19+4
 261 001c 2368     		ldr	r3, [r4]
 262 001e 43F48063 		orr	r3, r3, #1024
 263 0022 2360     		str	r3, [r4]
  84:Core/Src/GPIO_Config.c **** GPIOA_RE->GPIO_TYPER_RE    &= ~(1<<5);
 264              		.loc 1 84 1 is_stmt 1 view .LVU64
ARM GAS  /tmp/ccem2qwf.s 			page 7


 265              		.loc 1 84 28 is_stmt 0 view .LVU65
 266 0024 6368     		ldr	r3, [r4, #4]
 267 0026 23F02003 		bic	r3, r3, #32
 268 002a 6360     		str	r3, [r4, #4]
  85:Core/Src/GPIO_Config.c **** GPIOA_RE->GPIO_OSPEEDR_RE  |=((1<<11)  |(1<<10));
 269              		.loc 1 85 1 is_stmt 1 view .LVU66
 270              		.loc 1 85 28 is_stmt 0 view .LVU67
 271 002c A368     		ldr	r3, [r4, #8]
 272 002e 43F44063 		orr	r3, r3, #3072
 273 0032 A360     		str	r3, [r4, #8]
  86:Core/Src/GPIO_Config.c **** GPIOA_RE->GPIO_BITSET_BITRESET |= (1<<5);
 274              		.loc 1 86 1 is_stmt 1 view .LVU68
 275              		.loc 1 86 32 is_stmt 0 view .LVU69
 276 0034 A369     		ldr	r3, [r4, #24]
 277 0036 43F02003 		orr	r3, r3, #32
 278 003a A361     		str	r3, [r4, #24]
  87:Core/Src/GPIO_Config.c **** HAL_Delay(1000);
 279              		.loc 1 87 1 is_stmt 1 view .LVU70
 280 003c 4FF47A70 		mov	r0, #1000
 281 0040 FFF7FEFF 		bl	HAL_Delay
 282              	.LVL7:
  88:Core/Src/GPIO_Config.c **** GPIOA_RE->GPIO_BITSET_BITRESET |= (1<<21);
 283              		.loc 1 88 1 view .LVU71
 284              		.loc 1 88 32 is_stmt 0 view .LVU72
 285 0044 A369     		ldr	r3, [r4, #24]
 286 0046 43F40013 		orr	r3, r3, #2097152
 287 004a A361     		str	r3, [r4, #24]
  89:Core/Src/GPIO_Config.c **** HAL_Delay(1000);
 288              		.loc 1 89 1 is_stmt 1 view .LVU73
 289 004c 4FF47A70 		mov	r0, #1000
 290 0050 FFF7FEFF 		bl	HAL_Delay
 291              	.LVL8:
  90:Core/Src/GPIO_Config.c **** 
  91:Core/Src/GPIO_Config.c **** 
  92:Core/Src/GPIO_Config.c **** }
  93:Core/Src/GPIO_Config.c **** 
  94:Core/Src/GPIO_Config.c **** 
  95:Core/Src/GPIO_Config.c **** 
  96:Core/Src/GPIO_Config.c **** 
  97:Core/Src/GPIO_Config.c **** };...
 292              		.loc 1 97 1 is_stmt 0 view .LVU74
 293 0054 10BD     		pop	{r4, pc}
 294              	.L20:
 295 0056 00BF     		.align	2
 296              	.L19:
 297 0058 00080240 		.word	1073874944
 298 005c 00000240 		.word	1073872896
 299              		.cfi_endproc
 300              	.LFE133:
 302              		.text
 303              	.Letext0:
 304              		.file 2 "/home/cdp/Downloads/gcc-arm-none-eabi-10.3-2021.10/arm-none-eabi/include/machine/_default
 305              		.file 3 "/home/cdp/Downloads/gcc-arm-none-eabi-10.3-2021.10/arm-none-eabi/include/sys/_stdint.h"
 306              		.file 4 "Core/Inc/GPIO_Config.h"
 307              		.file 5 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal.h"
ARM GAS  /tmp/ccem2qwf.s 			page 8


DEFINED SYMBOLS
                            *ABS*:0000000000000000 GPIO_Config.c
     /tmp/ccem2qwf.s:20     .text.SETTING_ON_GPIO_PIN_PA:0000000000000000 $t
     /tmp/ccem2qwf.s:26     .text.SETTING_ON_GPIO_PIN_PA:0000000000000000 SETTING_ON_GPIO_PIN_PA
     /tmp/ccem2qwf.s:59     .text.SETTING_ON_GPIO_PIN_PA:0000000000000030 $d
     /tmp/ccem2qwf.s:64     .text.GPIO_PIN_SET_LOGIC_PA5:0000000000000000 $t
     /tmp/ccem2qwf.s:70     .text.GPIO_PIN_SET_LOGIC_PA5:0000000000000000 GPIO_PIN_SET_LOGIC_PA5
     /tmp/ccem2qwf.s:164    .text.GPIO_PIN_SET_LOGIC_PA5:0000000000000078 $d
     /tmp/ccem2qwf.s:170    .text.GPIO_PIN_LOW_LOGIC_PA5:0000000000000000 $t
     /tmp/ccem2qwf.s:176    .text.GPIO_PIN_LOW_LOGIC_PA5:0000000000000000 GPIO_PIN_LOW_LOGIC_PA5
     /tmp/ccem2qwf.s:217    .text.GPIO_PIN_LOW_LOGIC_PA5:0000000000000030 $d
     /tmp/ccem2qwf.s:222    .text.GPIO_PIN_INPUT_PC0:0000000000000000 $t
     /tmp/ccem2qwf.s:228    .text.GPIO_PIN_INPUT_PC0:0000000000000000 GPIO_PIN_INPUT_PC0
     /tmp/ccem2qwf.s:297    .text.GPIO_PIN_INPUT_PC0:0000000000000058 $d

UNDEFINED SYMBOLS
HAL_Delay
