
<!DOCTYPE html>

<html xmlns="http://www.w3.org/1999/xhtml" lang="en">
  <head>
    <meta charset="utf-8" /><meta name="generator" content="Docutils 0.17.1: http://docutils.sourceforge.net/" />

    <title>10. Boot Interrupts &#8212; The Linux Kernel 6.2.0-rc4+ documentation</title>
    <link rel="stylesheet" href="../_static/alabaster.css" type="text/css" />
    <link rel="stylesheet" href="../_static/pygments.css" type="text/css" />
    <script id="documentation_options" data-url_root="../" src="../_static/documentation_options.js"></script>
    <script src="../_static/jquery.js"></script>
    <script src="../_static/underscore.js"></script>
    <script src="../_static/doctools.js"></script>
    <script src="../_static/language_data.js"></script>
    <link rel="index" title="Index" href="../genindex.html" />
    <link rel="search" title="Search" href="../search.html" />
    <link rel="next" title="Linux SCSI Subsystem" href="../scsi/index.html" />
    <link rel="prev" title="9.11. PCI NTB Endpoint Function" href="endpoint/function/binding/pci-ntb.html" />
   
  <link rel="stylesheet" href="../_static/custom.css" type="text/css" />
  
  
  <meta name="viewport" content="width=device-width, initial-scale=0.9, maximum-scale=0.9" />

  </head><body>
  

    <div class="document">
      <div class="documentwrapper">
        <div class="bodywrapper">
          

          <div class="body" role="main">
            
  <section id="boot-interrupts">
<h1><span class="section-number">10. </span>Boot Interrupts<a class="headerlink" href="#boot-interrupts" title="Permalink to this headline">¶</a></h1>
<dl class="field-list simple">
<dt class="field-odd">Author</dt>
<dd class="field-odd"><ul class="simple">
<li><p>Sean V Kelley &lt;<a class="reference external" href="mailto:sean&#46;v&#46;kelley&#37;&#52;&#48;linux&#46;intel&#46;com">sean<span>&#46;</span>v<span>&#46;</span>kelley<span>&#64;</span>linux<span>&#46;</span>intel<span>&#46;</span>com</a>&gt;</p></li>
</ul>
</dd>
</dl>
<section id="overview">
<h2><span class="section-number">10.1. </span>Overview<a class="headerlink" href="#overview" title="Permalink to this headline">¶</a></h2>
<p>On PCI Express, interrupts are represented with either MSI or inbound
interrupt messages (Assert_INTx/Deassert_INTx). The integrated IO-APIC in a
given Core IO converts the legacy interrupt messages from PCI Express to
MSI interrupts.  If the IO-APIC is disabled (via the mask bits in the
IO-APIC table entries), the messages are routed to the legacy PCH. This
in-band interrupt mechanism was traditionally necessary for systems that
did not support the IO-APIC and for boot. Intel in the past has used the
term “boot interrupts” to describe this mechanism. Further, the PCI Express
protocol describes this in-band legacy wire-interrupt INTx mechanism for
I/O devices to signal PCI-style level interrupts. The subsequent paragraphs
describe problems with the Core IO handling of INTx message routing to the
PCH and mitigation within BIOS and the OS.</p>
</section>
<section id="issue">
<h2><span class="section-number">10.2. </span>Issue<a class="headerlink" href="#issue" title="Permalink to this headline">¶</a></h2>
<p>When in-band legacy INTx messages are forwarded to the PCH, they in turn
trigger a new interrupt for which the OS likely lacks a handler. When an
interrupt goes unhandled over time, they are tracked by the Linux kernel as
Spurious Interrupts. The IRQ will be disabled by the Linux kernel after it
reaches a specific count with the error “nobody cared”. This disabled IRQ
now prevents valid usage by an existing interrupt which may happen to share
the IRQ line:</p>
<div class="highlight-none notranslate"><div class="highlight"><pre><span></span>irq 19: nobody cared (try booting with the &quot;irqpoll&quot; option)
CPU: 0 PID: 2988 Comm: irq/34-nipalk Tainted: 4.14.87-rt49-02410-g4a640ec-dirty #1
Hardware name: National Instruments NI PXIe-8880/NI PXIe-8880, BIOS 2.1.5f1 01/09/2020
Call Trace:

&lt;IRQ&gt;
 ? dump_stack+0x46/0x5e
 ? __report_bad_irq+0x2e/0xb0
 ? note_interrupt+0x242/0x290
 ? nNIKAL100_memoryRead16+0x8/0x10 [nikal]
 ? handle_irq_event_percpu+0x55/0x70
 ? handle_irq_event+0x4f/0x80
 ? handle_fasteoi_irq+0x81/0x180
 ? handle_irq+0x1c/0x30
 ? do_IRQ+0x41/0xd0
 ? common_interrupt+0x84/0x84
&lt;/IRQ&gt;

handlers:
irq_default_primary_handler threaded usb_hcd_irq
Disabling IRQ #19
</pre></div>
</div>
</section>
<section id="conditions">
<h2><span class="section-number">10.3. </span>Conditions<a class="headerlink" href="#conditions" title="Permalink to this headline">¶</a></h2>
<p>The use of threaded interrupts is the most likely condition to trigger
this problem today. Threaded interrupts may not be reenabled after the IRQ
handler wakes. These “one shot” conditions mean that the threaded interrupt
needs to keep the interrupt line masked until the threaded handler has run.
Especially when dealing with high data rate interrupts, the thread needs to
run to completion; otherwise some handlers will end up in stack overflows
since the interrupt of the issuing device is still active.</p>
</section>
<section id="affected-chipsets">
<h2><span class="section-number">10.4. </span>Affected Chipsets<a class="headerlink" href="#affected-chipsets" title="Permalink to this headline">¶</a></h2>
<p>The legacy interrupt forwarding mechanism exists today in a number of
devices including but not limited to chipsets from AMD/ATI, Broadcom, and
Intel. Changes made through the mitigations below have been applied to
drivers/pci/quirks.c</p>
<p>Starting with ICX there are no longer any IO-APICs in the Core IO’s
devices.  IO-APIC is only in the PCH.  Devices connected to the Core IO’s
PCIe Root Ports will use native MSI/MSI-X mechanisms.</p>
</section>
<section id="mitigations">
<h2><span class="section-number">10.5. </span>Mitigations<a class="headerlink" href="#mitigations" title="Permalink to this headline">¶</a></h2>
<p>The mitigations take the form of PCI quirks. The preference has been to
first identify and make use of a means to disable the routing to the PCH.
In such a case a quirk to disable boot interrupt generation can be
added. <a class="footnote-reference brackets" href="#id4" id="id1">1</a></p>
<dl>
<dt>Intel® 6300ESB I/O Controller Hub</dt><dd><dl>
<dt>Alternate Base Address Register:</dt><dd><p>BIE: Boot Interrupt Enable</p>
<blockquote>
<div><table class="docutils align-default">
<colgroup>
<col style="width: 7%" />
<col style="width: 93%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>0</p></td>
<td><p>Boot interrupt is enabled.</p></td>
</tr>
<tr class="row-even"><td><p>1</p></td>
<td><p>Boot interrupt is disabled.</p></td>
</tr>
</tbody>
</table>
</div></blockquote>
</dd>
</dl>
</dd>
<dt>Intel® Sandy Bridge through Sky Lake based Xeon servers:</dt><dd><dl class="simple">
<dt>Coherent Interface Protocol Interrupt Control</dt><dd><dl class="simple">
<dt>dis_intx_route2pch/dis_intx_route2ich/dis_intx_route2dmi2:</dt><dd><p>When this bit is set. Local INTx messages received from the
Intel® Quick Data DMA/PCI Express ports are not routed to legacy
PCH - they are either converted into MSI via the integrated IO-APIC
(if the IO-APIC mask bit is clear in the appropriate entries)
or cause no further action (when mask bit is set)</p>
</dd>
</dl>
</dd>
</dl>
</dd>
</dl>
<p>In the absence of a way to directly disable the routing, another approach
has been to make use of PCI Interrupt pin to INTx routing tables for
purposes of redirecting the interrupt handler to the rerouted interrupt
line by default.  Therefore, on chipsets where this INTx routing cannot be
disabled, the Linux kernel will reroute the valid interrupt to its legacy
interrupt. This redirection of the handler will prevent the occurrence of
the spurious interrupt detection which would ordinarily disable the IRQ
line due to excessive unhandled counts. <a class="footnote-reference brackets" href="#id5" id="id2">2</a></p>
<p>The config option X86_REROUTE_FOR_BROKEN_BOOT_IRQS exists to enable (or
disable) the redirection of the interrupt handler to the PCH interrupt
line. The option can be overridden by either pci=ioapicreroute or
pci=noioapicreroute. <a class="footnote-reference brackets" href="#id6" id="id3">3</a></p>
</section>
<section id="more-documentation">
<h2><span class="section-number">10.6. </span>More Documentation<a class="headerlink" href="#more-documentation" title="Permalink to this headline">¶</a></h2>
<p>There is an overview of the legacy interrupt handling in several datasheets
(6300ESB and 6700PXH below). While largely the same, it provides insight
into the evolution of its handling with chipsets.</p>
<section id="example-of-disabling-of-the-boot-interrupt">
<h3><span class="section-number">10.6.1. </span>Example of disabling of the boot interrupt<a class="headerlink" href="#example-of-disabling-of-the-boot-interrupt" title="Permalink to this headline">¶</a></h3>
<blockquote>
<div><ul class="simple">
<li><p>Intel® 6300ESB I/O Controller Hub (Document # 300641-004US)
5.7.3 Boot Interrupt
<a class="reference external" href="https://www.intel.com/content/dam/doc/datasheet/6300esb-io-controller-hub-datasheet.pdf">https://www.intel.com/content/dam/doc/datasheet/6300esb-io-controller-hub-datasheet.pdf</a></p></li>
<li><p>Intel® Xeon® Processor E5-1600/2400/2600/4600 v3 Product Families
Datasheet - Volume 2: Registers (Document # 330784-003)
6.6.41 cipintrc Coherent Interface Protocol Interrupt Control
<a class="reference external" href="https://www.intel.com/content/dam/www/public/us/en/documents/datasheets/xeon-e5-v3-datasheet-vol-2.pdf">https://www.intel.com/content/dam/www/public/us/en/documents/datasheets/xeon-e5-v3-datasheet-vol-2.pdf</a></p></li>
</ul>
</div></blockquote>
</section>
<section id="example-of-handler-rerouting">
<h3><span class="section-number">10.6.2. </span>Example of handler rerouting<a class="headerlink" href="#example-of-handler-rerouting" title="Permalink to this headline">¶</a></h3>
<blockquote>
<div><ul class="simple">
<li><p>Intel® 6700PXH 64-bit PCI Hub (Document # 302628)
2.15.2 PCI Express Legacy INTx Support and Boot Interrupt
<a class="reference external" href="https://www.intel.com/content/dam/doc/datasheet/6700pxh-64-bit-pci-hub-datasheet.pdf">https://www.intel.com/content/dam/doc/datasheet/6700pxh-64-bit-pci-hub-datasheet.pdf</a></p></li>
</ul>
</div></blockquote>
<p>If you have any legacy PCI interrupt questions that aren’t answered, email me.</p>
<dl class="simple">
<dt>Cheers,</dt><dd><p>Sean V Kelley
<a class="reference external" href="mailto:sean&#46;v&#46;kelley&#37;&#52;&#48;linux&#46;intel&#46;com">sean<span>&#46;</span>v<span>&#46;</span>kelley<span>&#64;</span>linux<span>&#46;</span>intel<span>&#46;</span>com</a></p>
</dd>
</dl>
<dl class="footnote brackets">
<dt class="label" id="id4"><span class="brackets"><a class="fn-backref" href="#id1">1</a></span></dt>
<dd><p><a class="reference external" href="https://lore.kernel.org/r/12131949181903-git-send-email-sassmann&#64;suse.de/">https://lore.kernel.org/r/12131949181903-git-send-email-sassmann&#64;suse.de/</a></p>
</dd>
<dt class="label" id="id5"><span class="brackets"><a class="fn-backref" href="#id2">2</a></span></dt>
<dd><p><a class="reference external" href="https://lore.kernel.org/r/12131949182094-git-send-email-sassmann&#64;suse.de/">https://lore.kernel.org/r/12131949182094-git-send-email-sassmann&#64;suse.de/</a></p>
</dd>
<dt class="label" id="id6"><span class="brackets"><a class="fn-backref" href="#id3">3</a></span></dt>
<dd><p><a class="reference external" href="https://lore.kernel.org/r/487C8EA7.6020205&#64;suse.de/">https://lore.kernel.org/r/487C8EA7.6020205&#64;suse.de/</a></p>
</dd>
</dl>
</section>
</section>
</section>


          </div>
          
        </div>
      </div>
      <div class="sphinxsidebar" role="navigation" aria-label="main navigation">
        <div class="sphinxsidebarwrapper">
<h1 class="logo"><a href="../index.html">The Linux Kernel</a></h1>



<p class="blurb">6.2.0-rc4-6.2.0-rc4+</p>







<div id="searchbox" style="display: none" role="search">
  <h3 id="searchlabel">Quick search</h3>
    <div class="searchformwrapper">
    <form class="search" action="../search.html" method="get">
      <input type="text" name="q" aria-labelledby="searchlabel" />
      <input type="submit" value="Go" />
    </form>
    </div>
</div>
<script>$('#searchbox').show(0);</script>
  <h3><a href="../index.html">Table of Contents</a></h3>
  <ul>
<li><a class="reference internal" href="#">10. Boot Interrupts</a><ul>
<li><a class="reference internal" href="#overview">10.1. Overview</a></li>
<li><a class="reference internal" href="#issue">10.2. Issue</a></li>
<li><a class="reference internal" href="#conditions">10.3. Conditions</a></li>
<li><a class="reference internal" href="#affected-chipsets">10.4. Affected Chipsets</a></li>
<li><a class="reference internal" href="#mitigations">10.5. Mitigations</a></li>
<li><a class="reference internal" href="#more-documentation">10.6. More Documentation</a><ul>
<li><a class="reference internal" href="#example-of-disabling-of-the-boot-interrupt">10.6.1. Example of disabling of the boot interrupt</a></li>
<li><a class="reference internal" href="#example-of-handler-rerouting">10.6.2. Example of handler rerouting</a></li>
</ul>
</li>
</ul>
</li>
</ul>

  <div role="note" aria-label="source link">
    <h3>This Page</h3>
    <ul class="this-page-menu">
      <li><a href="../_sources/PCI/boot-interrupts.rst.txt"
            rel="nofollow">Show Source</a></li>
    </ul>
   </div>
        </div>
      </div>
      <div class="clearer"></div>
    </div>
    <div class="footer">
      &copy;The kernel development community.
      
      |
      Powered by <a href="http://sphinx-doc.org/">Sphinx 2.4.4</a>
      &amp; <a href="https://github.com/bitprophet/alabaster">Alabaster 0.7.12</a>
      
      |
      <a href="../_sources/PCI/boot-interrupts.rst.txt"
          rel="nofollow">Page source</a>
    </div>

    

    
  </body>
</html>