{
	"finish__design_powergrid__voltage__worst__net:VDD__corner:default": 1.09643,
	"finish__design_powergrid__drop__average__net:VDD__corner:default": 1.09851,
	"finish__design_powergrid__drop__worst__net:VDD__corner:default": 0.00356701,
	"finish__design_powergrid__voltage__worst__net:VSS__corner:default": 0.00309076,
	"finish__design_powergrid__drop__average__net:VSS__corner:default": 0.00144158,
	"finish__design_powergrid__drop__worst__net:VSS__corner:default": 0.00309076,
	"finish__design__instance__count__class:buffer": 6,
	"finish__design__instance__area__class:buffer": 14.364,
	"finish__design__instance__count__class:clock_buffer": 5,
	"finish__design__instance__area__class:clock_buffer": 6.65,
	"finish__design__instance__count__class:timing_repair_buffer": 73,
	"finish__design__instance__area__class:timing_repair_buffer": 68.894,
	"finish__design__instance__count__class:inverter": 4,
	"finish__design__instance__area__class:inverter": 2.128,
	"finish__design__instance__count__class:clock_inverter": 2,
	"finish__design__instance__area__class:clock_inverter": 1.33,
	"finish__design__instance__count__class:sequential_cell": 72,
	"finish__design__instance__area__class:sequential_cell": 382.774,
	"finish__design__instance__count__class:multi_input_combinational_cell": 75,
	"finish__design__instance__area__class:multi_input_combinational_cell": 134.596,
	"finish__design__instance__count": 237,
	"finish__design__instance__area": 610.736,
	"finish__timing__setup__tns": 0,
	"finish__timing__setup__ws": 0.538235,
	"finish__clock__skew__setup": 0.158842,
	"finish__clock__skew__hold": 0.158842,
	"finish__timing__drv__max_slew_limit": 0.717848,
	"finish__timing__drv__max_slew": 0,
	"finish__timing__drv__max_cap_limit": 0.928071,
	"finish__timing__drv__max_cap": 0,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 0,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 0.00128974,
	"finish__power__switching__total": 0.000382108,
	"finish__power__leakage__total": 1.20345e-05,
	"finish__power__total": 0.00168389,
	"finish__design__io": 72,
	"finish__design__die__area": 1198.89,
	"finish__design__core__area": 1040.06,
	"finish__design__instance__count": 283,
	"finish__design__instance__area": 622.972,
	"finish__design__instance__count__stdcell": 283,
	"finish__design__instance__area__stdcell": 622.972,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.598977,
	"finish__design__instance__utilization__stdcell": 0.598977,
	"finish__design__rows": 23,
	"finish__design__rows:FreePDK45_38x28_10R_NP_162NW_34O": 23,
	"finish__design__sites": 3910,
	"finish__design__sites:FreePDK45_38x28_10R_NP_162NW_34O": 3910,
	"finish__flow__warnings__count": 10,
	"finish__flow__errors__count": 0
}