/* Generated by Yosys 0.33 (git sha1 2584903a060) */
module s382_bench(blif_clk_net, blif_reset_net, FM, TEST, CLR, GRN1, GRN2, RED1, YLW2, RED2, YLW1);
  wire _000_;
  wire _001_;
  wire _002_;
  wire _003_;
  wire _004_;
  wire _005_;
  wire _006_;
  wire _007_;
  wire _008_;
  wire _009_;
  wire _010_;
  wire _011_;
  wire _012_;
  wire _013_;
  wire _014_;
  wire _015_;
  wire _016_;
  wire _017_;
  wire _018_;
  wire _019_;
  wire _020_;
  wire _021_;
  wire _022_;
  wire _023_;
  wire _024_;
  wire _025_;
  wire _026_;
  wire _027_;
  wire _028_;
  wire _029_;
  wire _030_;
  wire _031_;
  wire _032_;
  wire _033_;
  wire _034_;
  wire _035_;
  wire _036_;
  wire _037_;
  wire _038_;
  wire _039_;
  wire _040_;
  wire _041_;
  wire _042_;
  wire _043_;
  wire _044_;
  wire _045_;
  wire _046_;
  wire _047_;
  wire _048_;
  wire _049_;
  wire _050_;
  wire _051_;
  wire _052_;
  wire _053_;
  wire _054_;
  wire _055_;
  wire _056_;
  wire _057_;
  wire _058_;
  wire _059_;
  wire _060_;
  wire _061_;
  wire _062_;
  wire _063_;
  wire _064_;
  wire _065_;
  wire _066_;
  wire _067_;
  wire _068_;
  wire _069_;
  wire _070_;
  wire _071_;
  wire _072_;
  wire _073_;
  wire _074_;
  wire _075_;
  wire _076_;
  wire _077_;
  wire _078_;
  wire _079_;
  wire _080_;
  wire _081_;
  wire _082_;
  wire _083_;
  wire _084_;
  wire _085_;
  wire _086_;
  wire _087_;
  wire _088_;
  wire _089_;
  wire _090_;
  wire _091_;
  wire _092_;
  wire _093_;
  wire _094_;
  wire _095_;
  wire _096_;
  wire _097_;
  wire _098_;
  wire _099_;
  wire _100_;
  wire _101_;
  wire _102_;
  wire _103_;
  wire _104_;
  wire _105_;
  wire _106_;
  wire _107_;
  wire _108_;
  wire C1VCIIA;
  wire C1VCO0;
  wire C1VCO1;
  wire C1VCO2;
  wire C1_CO;
  wire C2VCIIA;
  wire C2VCO0;
  wire C2VCO1;
  wire C2VCO2;
  wire C2VIINHN;
  wire C2_CO;
  wire C2_QN2;
  wire C3VCIIA;
  wire C3VCO0;
  wire C3VCO1;
  wire C3VCO2;
  wire C3VIINHN;
  reg C3_Q0;
  wire C3_Q0VD;
  wire C3_Q0VUC_0;
  wire C3_Q0VZ;
  wire C3_Q0VZVOR1NF;
  reg C3_Q1;
  wire C3_Q1VD;
  wire C3_Q1VUC_0;
  wire C3_Q1VZ;
  wire C3_Q1VZVOR1NF;
  reg C3_Q2;
  wire C3_Q2VD;
  wire C3_Q2VUC_0;
  wire C3_Q2VZ;
  wire C3_Q2VZVOR1NF;
  reg C3_Q3;
  wire C3_Q3VD;
  wire C3_Q3VZVOR1NF;
  input CLR;
  wire CLR;
  wire CLRB;
  wire CLRBVIIR1;
  wire CO2;
  wire CTST;
  wire FEN;
  input FM;
  wire FM;
  wire FMB;
  wire FMBVIIR1;
  reg FML;
  wire FMLVIINLATCHN;
  wire FMLVIINLATCHVCDAD;
  wire FMLVIINLATCHVCDN;
  wire FMLVIINMUX;
  wire FMLVIINMUXVIIR1;
  wire FMLVIINMUXVND1;
  wire FMLVIINMUXVOR1NF;
  wire FMLVIINMUXVOR2NF;
  output GRN1;
  wire GRN1;
  output GRN2;
  wire GRN2;
  wire II84;
  reg OLATCHVUC_5;
  reg OLATCHVUC_6;
  reg OLATCH_FEL;
  reg OLATCH_G1L;
  reg OLATCH_G2L;
  reg OLATCH_R1L;
  wire OLATCH_R2L;
  wire OLATCH_Y1L;
  reg OLATCH_Y2L;
  wire OUTBUFVBUFR2VIIR1;
  wire OUTBUFVBUFY1VIIR1;
  wire R2C;
  wire R2CVAD1NF;
  wire R2CVAD2NF;
  output RED1;
  wire RED1;
  output RED2;
  wire RED2;
  wire TCOMBVNCLR;
  wire TCOMBVNFM;
  wire TCOMBVNODE12;
  wire TCOMBVNODE14;
  wire TCOMBVNODE15;
  wire TCOMBVNODE16;
  wire TCOMBVNODE16VOR1NF;
  wire TCOMBVNODE18;
  wire TCOMBVNODE19;
  wire TCOMBVNODE3;
  wire TCOMBVNODE4;
  wire TCOMBVNODE4VOR1NF;
  wire TCOMBVNODE4VOR2NF;
  wire TCOMBVNODE6;
  wire TCOMBVNODE8;
  wire TCOMBVNODE8VOR1NF;
  wire TCOMBVNODE8VOR2NF;
  wire TCOMBVNQA;
  wire TCOMBVNQB;
  wire TCOMBVNQC;
  wire TCOMBVNQD;
  wire TCOMB_FE;
  wire TCOMB_FE_BF;
  wire TCOMB_GA1;
  wire TCOMB_GA1VAD1NF;
  wire TCOMB_GA2;
  wire TCOMB_GA2VAD1NF;
  wire TCOMB_GA2VAD2NF;
  wire TCOMB_GA2VAD3NF;
  wire TCOMB_GA2VAD4NF;
  wire TCOMB_RA1;
  wire TCOMB_RA1VOR1NF;
  wire TCOMB_RA1VOR2NF;
  wire TCOMB_RA2;
  wire TCOMB_RA2VOR1NF;
  wire TCOMB_RA2VOR3NF;
  wire TCOMB_YA1;
  wire TCOMB_YA2;
  input TEST;
  wire TEST;
  wire TESTB;
  wire TESTBVIIR1;
  reg TESTL;
  wire TESTLVIINLATCHN;
  wire TESTLVIINLATCHVCDAD;
  wire TESTLVIINLATCHVCDN;
  wire TESTLVIINMUX;
  wire TESTLVIINMUXVIIR1;
  wire TESTLVIINMUXVND1;
  wire TESTLVIINMUXVOR1NF;
  wire TESTLVIINMUXVOR2NF;
  reg UC_10;
  wire UC_10VD;
  wire UC_10VUC_0;
  wire UC_10VZ;
  wire UC_10VZVOR1NF;
  reg UC_11;
  wire UC_11VD;
  wire UC_11VUC_0;
  wire UC_11VZ;
  wire UC_13;
  wire UC_14;
  wire UC_15;
  reg UC_16;
  wire UC_16VD;
  wire UC_16VZVOR1NF;
  reg UC_17;
  wire UC_17VD;
  wire UC_17VUC_0;
  wire UC_17VZ;
  wire UC_17VZVOR1NF;
  reg UC_18;
  wire UC_18VD;
  wire UC_18VUC_0;
  wire UC_18VZ;
  wire UC_18VZVOR1NF;
  reg UC_19;
  wire UC_19VD;
  wire UC_19VUC_0;
  wire UC_19VZ;
  wire UC_19VZVOR1NF;
  wire UC_21;
  wire UC_22;
  wire UC_23;
  wire UC_24;
  wire UC_25;
  wire UC_26;
  wire UC_27;
  reg UC_8;
  wire UC_8VD;
  wire UC_8VZVOR1NF;
  reg UC_9;
  wire UC_9VD;
  wire UC_9VUC_0;
  wire UC_9VZ;
  wire UC_9VZVOR1NF;
  wire Y1C;
  wire Y1CVAD1NF;
  wire Y1CVAD2NF;
  output YLW1;
  wire YLW1;
  output YLW2;
  wire YLW2;
  input blif_clk_net;
  wire blif_clk_net;
  input blif_reset_net;
  wire blif_reset_net;
  always @(posedge blif_clk_net, posedge blif_reset_net)
    if (blif_reset_net) UC_11 <= 1'h0;
    else UC_11 <= UC_11VD;
  always @(posedge blif_clk_net, posedge blif_reset_net)
    if (blif_reset_net) UC_10 <= 1'h0;
    else UC_10 <= UC_10VD;
  always @(posedge blif_clk_net, posedge blif_reset_net)
    if (blif_reset_net) UC_9 <= 1'h0;
    else UC_9 <= UC_9VD;
  always @(posedge blif_clk_net, posedge blif_reset_net)
    if (blif_reset_net) UC_8 <= 1'h0;
    else UC_8 <= UC_8VD;
  always @(posedge blif_clk_net, posedge blif_reset_net)
    if (blif_reset_net) UC_19 <= 1'h0;
    else UC_19 <= UC_19VD;
  always @(posedge blif_clk_net, posedge blif_reset_net)
    if (blif_reset_net) UC_18 <= 1'h0;
    else UC_18 <= UC_18VD;
  always @(posedge blif_clk_net, posedge blif_reset_net)
    if (blif_reset_net) UC_17 <= 1'h0;
    else UC_17 <= UC_17VD;
  always @(posedge blif_clk_net, posedge blif_reset_net)
    if (blif_reset_net) UC_16 <= 1'h0;
    else UC_16 <= UC_16VD;
  always @(posedge blif_clk_net, posedge blif_reset_net)
    if (blif_reset_net) C3_Q0 <= 1'h0;
    else C3_Q0 <= C3_Q0VD;
  always @(posedge blif_clk_net, posedge blif_reset_net)
    if (blif_reset_net) C3_Q1 <= 1'h0;
    else C3_Q1 <= C3_Q1VD;
  always @(posedge blif_clk_net, posedge blif_reset_net)
    if (blif_reset_net) C3_Q2 <= 1'h0;
    else C3_Q2 <= C3_Q2VD;
  always @(posedge blif_clk_net, posedge blif_reset_net)
    if (blif_reset_net) C3_Q3 <= 1'h0;
    else C3_Q3 <= C3_Q3VD;
  always @(posedge blif_clk_net, posedge blif_reset_net)
    if (blif_reset_net) OLATCH_FEL <= 1'h0;
    else OLATCH_FEL <= TCOMB_FE;
  always @(posedge blif_clk_net, posedge blif_reset_net)
    if (blif_reset_net) OLATCH_G1L <= 1'h0;
    else OLATCH_G1L <= TCOMB_GA1;
  always @(posedge blif_clk_net, posedge blif_reset_net)
    if (blif_reset_net) OLATCH_G2L <= 1'h0;
    else OLATCH_G2L <= TCOMB_GA2;
  always @(posedge blif_clk_net, posedge blif_reset_net)
    if (blif_reset_net) OLATCH_R1L <= 1'h0;
    else OLATCH_R1L <= TCOMB_RA1;
  always @(posedge blif_clk_net, posedge blif_reset_net)
    if (blif_reset_net) OLATCHVUC_5 <= 1'h0;
    else OLATCHVUC_5 <= R2C;
  always @(posedge blif_clk_net, posedge blif_reset_net)
    if (blif_reset_net) OLATCHVUC_6 <= 1'h0;
    else OLATCHVUC_6 <= Y1C;
  always @(posedge blif_clk_net, posedge blif_reset_net)
    if (blif_reset_net) OLATCH_Y2L <= 1'h0;
    else OLATCH_Y2L <= TCOMB_YA2;
  always @(posedge blif_clk_net, posedge blif_reset_net)
    if (blif_reset_net) FML <= 1'h0;
    else FML <= FMLVIINLATCHVCDAD;
  always @(posedge blif_clk_net, posedge blif_reset_net)
    if (blif_reset_net) TESTL <= 1'h0;
    else TESTL <= TESTLVIINLATCHVCDAD;
  assign _030_ = ~ Y1CVAD2NF;
  assign _031_ = ~ Y1CVAD1NF;
  assign _032_ = ~ UC_9VZVOR1NF;
  assign _033_ = ~ UC_9VUC_0;
  assign _034_ = ~ R2CVAD2NF;
  assign _035_ = ~ R2CVAD1NF;
  assign _036_ = ~ UC_17VZ;
  assign _038_ = ~ TCOMB_GA2VAD3NF;
  assign _039_ = ~ TCOMB_GA2VAD2NF;
  assign _040_ = ~ TCOMB_GA2VAD1NF;
  assign _041_ = ~ TCOMBVNODE4;
  assign RED2 = ~ OLATCHVUC_5;
  assign _042_ = ~ UC_18VZVOR1NF;
  assign _043_ = ~ UC_18VUC_0;
  assign _044_ = ~ C2VCO1;
  assign _045_ = ~ TCOMB_RA2VOR3NF;
  assign _046_ = ~ TCOMB_RA2VOR1NF;
  assign _047_ = ~ C3_Q2VZVOR1NF;
  assign _048_ = ~ C3_Q2VUC_0;
  assign _049_ = ~ FMLVIINMUXVOR2NF;
  assign _050_ = ~ FMLVIINMUXVOR1NF;
  assign TESTLVIINLATCHN = ~ TESTL;
  assign _052_ = ~ C3_Q0VZVOR1NF;
  assign _053_ = ~ C3_Q0VUC_0;
  assign _054_ = ~ C1VCIIA;
  assign _055_ = ~ C3_Q2VZ;
  assign _058_ = ~ TCOMBVNODE3;
  assign _059_ = ~ UC_9VZ;
  assign _060_ = ~ UC_19VZ;
  assign FMLVIINLATCHN = ~ FML;
  assign _037_ = ~ TCOMBVNODE19;
  assign _061_ = ~ TCOMBVNODE16VOR1NF;
  assign _062_ = ~ TESTLVIINMUXVOR2NF;
  assign _063_ = ~ TESTLVIINMUXVOR1NF;
  assign _064_ = ~ TCOMBVNODE8VOR2NF;
  assign _065_ = ~ TCOMBVNODE8VOR1NF;
  assign TESTLVIINMUX = ~ TESTLVIINMUXVND1;
  assign FMLVIINMUXVIIR1 = ~ FM;
  assign _066_ = ~ TCOMBVNODE8;
  assign _067_ = ~ TCOMB_GA1VAD1NF;
  assign C2_QN2 = ~ UC_17;
  assign UC_22 = ~ UC_19;
  assign UC_11VUC_0 = ~ UC_11;
  assign _051_ = ~ C1_CO;
  assign _068_ = ~ C3VCO1;
  assign TCOMBVNQC = ~ C3_Q2;
  assign _069_ = ~ C2VCIIA;
  assign _070_ = ~ C3VCIIA;
  assign YLW1 = ~ OLATCHVUC_6;
  assign _071_ = ~ TCOMBVNODE4VOR2NF;
  assign _072_ = ~ TCOMBVNODE4VOR1NF;
  assign _073_ = ~ UC_18VZ;
  assign FMLVIINMUX = ~ FMLVIINMUXVND1;
  assign _074_ = ~ C3_Q0VZ;
  assign _075_ = ~ TCOMBVNODE12;
  assign _076_ = ~ UC_19VZVOR1NF;
  assign _077_ = ~ UC_19VUC_0;
  assign TESTLVIINMUXVIIR1 = ~ TEST;
  assign _078_ = ~ C3VCO0;
  assign _079_ = ~ C1VCO1;
  assign UC_13 = ~ UC_9;
  assign _080_ = ~ UC_10VZVOR1NF;
  assign _081_ = ~ UC_10VUC_0;
  assign _082_ = ~ C2VCO0;
  assign UC_21 = ~ UC_18;
  assign _083_ = ~ C3_Q1VZVOR1NF;
  assign _084_ = ~ C3_Q1VUC_0;
  assign CO2 = ~ C3VIINHN;
  assign TCOMBVNQA = ~ C3_Q0;
  assign TCOMBVNQB = ~ C3_Q1;
  assign _085_ = ~ UC_17VZVOR1NF;
  assign _086_ = ~ UC_17VUC_0;
  assign FEN = ~ TCOMB_FE;
  assign FMLVIINLATCHVCDN = ~ CLR;
  assign _087_ = ~ C3_Q1VZ;
  assign _056_ = ~ UC_27;
  assign C2VIINHN = ~ CTST;
  assign UC_14 = ~ UC_10;
  assign _088_ = ~ TCOMB_RA1VOR2NF;
  assign _089_ = ~ TCOMB_RA1VOR1NF;
  assign _057_ = ~ TCOMBVNODE16;
  assign _090_ = ~ TCOMBVNODE14;
  assign _091_ = ~ UC_10VZ;
  assign TCOMBVNQD = ~ C3_Q3;
  assign _092_ = ~ TCOMBVNODE15;
  assign Y1C = _030_ &  _031_;
  assign C3_Q1VZVOR1NF = C3VCO0 |  C3_Q1;
  assign _093_ = TCOMBVNODE18 |  FML;
  assign _094_ = _093_ |  C3_Q3;
  assign TCOMBVNODE16VOR1NF = _094_ |  TCOMBVNQC;
  assign FMLVIINMUXVOR1NF = FM |  FML;
  assign UC_9VZ = _032_ |  _033_;
  assign TESTLVIINMUXVOR1NF = TEST |  TESTL;
  assign C3_Q3VZVOR1NF = C3VCO2 |  C3_Q3;
  assign R2C = _034_ &  _035_;
  assign _000_ = UC_9 &  UC_10;
  assign C1VCO2 = _000_ &  UC_11;
  assign _095_ = FML |  C3_Q3;
  assign _096_ = _095_ |  C3_Q1;
  assign TCOMBVNODE6 = _096_ |  TCOMBVNQA;
  assign _001_ = FMLVIINLATCHVCDN &  _036_;
  assign UC_17VD = _001_ &  CO2;
  assign _002_ = _037_ &  _038_;
  assign _003_ = _002_ &  _039_;
  assign TCOMB_GA2 = _003_ &  _040_;
  assign _097_ = _041_ |  C3_Q1;
  assign TCOMBVNODE3 = _097_ |  C3_Q0;
  assign UC_19VUC_0 = CTST |  UC_22;
  assign R2CVAD1NF = TCOMB_FE &  C2_QN2;
  assign UC_8VZVOR1NF = C1VCO2 |  UC_8;
  assign UC_10VZVOR1NF = UC_11 |  UC_10;
  assign UC_18VZVOR1NF = C2VCO0 |  UC_18;
  assign UC_18VZ = _042_ |  _043_;
  assign _098_ = CLR |  OLATCH_FEL;
  assign _099_ = _098_ |  C3_Q2;
  assign TCOMBVNODE12 = _099_ |  TCOMBVNQB;
  assign _004_ = C3VIINHN &  C3_Q2;
  assign _005_ = _004_ &  C3_Q1;
  assign C3VCO2 = _005_ &  C3_Q0;
  assign UC_17VUC_0 = _044_ |  C2_QN2;
  assign _006_ = C2VIINHN &  UC_18;
  assign C2VCO1 = _006_ &  UC_19;
  assign TCOMB_RA2 = _045_ |  _046_;
  assign C3_Q2VZ = _047_ |  _048_;
  assign FMLVIINMUXVOR2NF = FMLVIINMUXVIIR1 |  FMLVIINLATCHN;
  assign FMLVIINMUXVND1 = _049_ |  _050_;
  assign _100_ = C3_Q2 |  C3_Q3;
  assign TCOMB_RA1VOR2NF = _100_ |  OLATCH_FEL;
  assign CTST = _051_ &  TESTLVIINLATCHN;
  assign C3_Q0VZVOR1NF = C3VIINHN |  C3_Q0;
  assign C3_Q0VZ = _052_ |  _053_;
  assign _007_ = TCOMBVNQC &  TCOMBVNQB;
  assign C3VCIIA = _007_ &  TCOMBVNQA;
  assign C1_CO = _054_ &  UC_8;
  assign _008_ = FMLVIINLATCHVCDN &  _055_;
  assign C3_Q2VD = _008_ &  _056_;
  assign TCOMB_YA1 = _057_ |  _058_;
  assign TESTLVIINLATCHVCDAD = FMLVIINLATCHVCDN &  TESTLVIINMUX;
  assign _009_ = FMLVIINLATCHVCDN &  _059_;
  assign UC_9VD = _009_ &  _051_;
  assign TCOMBVNODE8VOR2NF = TCOMBVNQD |  FMLVIINLATCHN;
  assign _010_ = TCOMBVNQA &  C3_Q3;
  assign TCOMB_GA2VAD1NF = _010_ &  FMLVIINLATCHVCDN;
  assign _011_ = FMLVIINLATCHVCDN &  _060_;
  assign UC_19VD = _011_ &  CO2;
  assign TCOMBVNODE16 = _037_ |  _061_;
  assign _012_ = C3VIINHN &  C3_Q1;
  assign C3VCO1 = _012_ &  C3_Q0;
  assign TESTLVIINMUXVND1 = _062_ |  _063_;
  assign UC_10VUC_0 = UC_11VUC_0 |  UC_14;
  assign TCOMBVNODE8VOR1NF = _101_ |  FMLVIINLATCHN;
  assign _102_ = TCOMB_RA2VOR3NF |  _064_;
  assign TCOMBVNODE8 = _102_ |  _065_;
  assign UC_16VZVOR1NF = C2VCO2 |  UC_16;
  assign Y1CVAD2NF = FEN &  TCOMB_YA1;
  assign C1VCO1 = UC_10 &  UC_11;
  assign _013_ = UC_13 &  UC_14;
  assign C1VCIIA = _013_ &  UC_11VUC_0;
  assign TCOMB_GA1 = _066_ &  _067_;
  assign R2CVAD2NF = FEN &  TCOMB_RA2;
  assign _014_ = C2_QN2 &  UC_21;
  assign C2VCIIA = _014_ &  UC_22;
  assign TESTLVIINMUXVOR2NF = TESTLVIINMUXVIIR1 |  TESTLVIINLATCHN;
  assign _015_ = FMLVIINLATCHVCDN &  UC_11VUC_0;
  assign UC_11VD = _015_ &  _051_;
  assign TCOMBVNODE18 = TCOMBVNQA |  C3_Q1;
  assign _103_ = TCOMBVNODE18 |  C3_Q2;
  assign TCOMB_RA1VOR1NF = _103_ |  OLATCH_FEL;
  assign C3_Q2VUC_0 = _068_ |  TCOMBVNQC;
  assign _104_ = TCOMBVNQC |  C3_Q3;
  assign _105_ = _104_ |  FMLVIINLATCHN;
  assign TCOMBVNODE4VOR1NF = _105_ |  CLR;
  assign _016_ = _069_ &  C2VIINHN;
  assign C3VIINHN = _016_ &  UC_16;
  assign Y1CVAD1NF = TCOMB_YA1 &  C2_QN2;
  assign _017_ = _070_ &  C3VIINHN;
  assign UC_27 = _017_ &  C3_Q3;
  assign TCOMBVNODE4 = _071_ |  _072_;
  assign TCOMBVNODE19 = OLATCH_FEL &  FMLVIINLATCHVCDN;
  assign C3_Q2VZVOR1NF = C3VCO1 |  C3_Q2;
  assign TCOMB_GA1VAD1NF = TCOMBVNODE6 &  OLATCH_FEL;
  assign TCOMB_GA2VAD3NF = C3_Q2 &  FMLVIINLATCHVCDN;
  assign UC_17VZVOR1NF = C2VCO1 |  UC_17;
  assign _018_ = FMLVIINLATCHVCDN &  _073_;
  assign UC_18VD = _018_ &  CO2;
  assign _019_ = FMLVIINLATCHVCDN &  _074_;
  assign C3_Q0VD = _019_ &  _056_;
  assign TCOMB_YA2 = _075_ &  C3_Q0;
  assign UC_19VZ = _076_ |  _077_;
  assign _101_ = C3_Q0 |  C3_Q1;
  assign _106_ = _101_ |  TCOMBVNQD;
  assign TCOMB_RA2VOR1NF = _106_ |  CLR;
  assign C3_Q1VUC_0 = _078_ |  TCOMBVNQB;
  assign _020_ = C2VIINHN &  UC_17;
  assign _021_ = _020_ &  UC_18;
  assign C2VCO2 = _021_ &  UC_19;
  assign FMLVIINLATCHVCDAD = FMLVIINLATCHVCDN &  FMLVIINMUX;
  assign UC_9VUC_0 = _079_ |  UC_13;
  assign UC_10VZ = _080_ |  _081_;
  assign UC_18VUC_0 = _082_ |  UC_21;
  assign C3_Q1VZ = _083_ |  _084_;
  assign C3_Q0VUC_0 = CO2 |  TCOMBVNQA;
  assign _022_ = FMLVIINLATCHVCDN &  FML;
  assign _023_ = _022_ &  C3_Q2;
  assign TCOMBVNODE15 = _023_ &  TCOMBVNQB;
  assign _107_ = C3_Q2 |  TCOMBVNQD;
  assign TCOMBVNODE4VOR2NF = _107_ |  CLR;
  assign UC_17VZ = _085_ |  _086_;
  assign _024_ = FMLVIINLATCHVCDN &  UC_8VZVOR1NF;
  assign UC_8VD = _024_ &  _051_;
  assign _025_ = FMLVIINLATCHVCDN &  _087_;
  assign C3_Q1VD = _025_ &  _056_;
  assign C2VCO0 = C2VIINHN &  UC_19;
  assign _026_ = C3_Q0 &  C3_Q1;
  assign TCOMB_GA2VAD2NF = _026_ &  FMLVIINLATCHVCDN;
  assign _027_ = FMLVIINLATCHVCDN &  C3_Q3VZVOR1NF;
  assign C3_Q3VD = _027_ &  _056_;
  assign _108_ = CLR |  _088_;
  assign TCOMB_RA1 = _108_ |  _089_;
  assign TCOMB_FE = _057_ |  _090_;
  assign _028_ = FMLVIINLATCHVCDN &  _091_;
  assign UC_10VD = _028_ &  _051_;
  assign UC_19VZVOR1NF = C2VIINHN |  UC_19;
  assign TCOMBVNODE14 = _092_ |  C3_Q0;
  assign _029_ = FMLVIINLATCHVCDN &  UC_16VZVOR1NF;
  assign UC_16VD = _029_ &  CO2;
  assign TCOMB_RA2VOR3NF = TCOMBVNQC |  CLR;
  assign UC_9VZVOR1NF = C1VCO1 |  UC_9;
  assign C3VCO0 = C3VIINHN &  C3_Q0;
  assign C1VCO0 = UC_11;
  assign C2_CO = C3VIINHN;
  assign CLRB = CLR;
  assign CLRBVIIR1 = FMLVIINLATCHVCDN;
  assign FMB = FM;
  assign FMBVIIR1 = FMLVIINMUXVIIR1;
  assign GRN1 = OLATCH_G1L;
  assign GRN2 = OLATCH_G2L;
  assign II84 = FEN;
  assign OLATCH_R2L = RED2;
  assign OLATCH_Y1L = YLW1;
  assign OUTBUFVBUFR2VIIR1 = OLATCHVUC_5;
  assign OUTBUFVBUFY1VIIR1 = OLATCHVUC_6;
  assign RED1 = OLATCH_R1L;
  assign TCOMBVNCLR = FMLVIINLATCHVCDN;
  assign TCOMBVNFM = FMLVIINLATCHN;
  assign TCOMB_FE_BF = TCOMB_FE;
  assign TCOMB_GA2VAD4NF = TCOMBVNODE19;
  assign TESTB = TEST;
  assign TESTBVIIR1 = TESTLVIINMUXVIIR1;
  assign TESTLVIINLATCHVCDN = FMLVIINLATCHVCDN;
  assign UC_11VZ = UC_11;
  assign UC_15 = UC_11VUC_0;
  assign UC_23 = TCOMBVNQD;
  assign UC_24 = TCOMBVNQC;
  assign UC_25 = TCOMBVNQB;
  assign UC_26 = TCOMBVNQA;
  assign YLW2 = OLATCH_Y2L;
endmodule
