\doxysection{asn1\+::rrc\+\_\+nr\+::phy\+\_\+params\+\_\+shared\+\_\+spec\+\_\+ch\+\_\+access\+\_\+r16\+\_\+s Struct Reference}
\hypertarget{structasn1_1_1rrc__nr_1_1phy__params__shared__spec__ch__access__r16__s}{}\label{structasn1_1_1rrc__nr_1_1phy__params__shared__spec__ch__access__r16__s}\index{asn1::rrc\_nr::phy\_params\_shared\_spec\_ch\_access\_r16\_s@{asn1::rrc\_nr::phy\_params\_shared\_spec\_ch\_access\_r16\_s}}
\doxysubsubsection*{Classes}
\begin{DoxyCompactItemize}
\item 
struct \mbox{\hyperlink{structasn1_1_1rrc__nr_1_1phy__params__shared__spec__ch__access__r16__s_1_1mux__sr__harq__ack__cs1488dea8ae1630830f40d7f009354a37}{mux\+\_\+sr\+\_\+harq\+\_\+ack\+\_\+csi\+\_\+pucch\+\_\+once\+\_\+per\+\_\+slot\+\_\+r16\+\_\+s\+\_\+}}
\end{DoxyCompactItemize}
\doxysubsubsection*{Public Member Functions}
\begin{DoxyCompactItemize}
\item 
\Hypertarget{structasn1_1_1rrc__nr_1_1phy__params__shared__spec__ch__access__r16__s_a33404ff2acfc5fd277e20a80694912a0}\label{structasn1_1_1rrc__nr_1_1phy__params__shared__spec__ch__access__r16__s_a33404ff2acfc5fd277e20a80694912a0} 
SRSASN\+\_\+\+CODE {\bfseries pack} (\mbox{\hyperlink{structasn1_1_1bit__ref}{bit\+\_\+ref}} \&bref) const
\item 
\Hypertarget{structasn1_1_1rrc__nr_1_1phy__params__shared__spec__ch__access__r16__s_a307350d43788d32aab1b9dbd592023bc}\label{structasn1_1_1rrc__nr_1_1phy__params__shared__spec__ch__access__r16__s_a307350d43788d32aab1b9dbd592023bc} 
SRSASN\+\_\+\+CODE {\bfseries unpack} (\mbox{\hyperlink{structasn1_1_1cbit__ref}{cbit\+\_\+ref}} \&bref)
\item 
\Hypertarget{structasn1_1_1rrc__nr_1_1phy__params__shared__spec__ch__access__r16__s_a2f2ba4423677058e5a2681c6be10bb2e}\label{structasn1_1_1rrc__nr_1_1phy__params__shared__spec__ch__access__r16__s_a2f2ba4423677058e5a2681c6be10bb2e} 
void {\bfseries to\+\_\+json} (\mbox{\hyperlink{classasn1_1_1json__writer}{json\+\_\+writer}} \&j) const
\end{DoxyCompactItemize}
\doxysubsubsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\Hypertarget{structasn1_1_1rrc__nr_1_1phy__params__shared__spec__ch__access__r16__s_a32ab233f223ae01c517cbed5d857875d}\label{structasn1_1_1rrc__nr_1_1phy__params__shared__spec__ch__access__r16__s_a32ab233f223ae01c517cbed5d857875d} 
bool {\bfseries ext} = false
\item 
\Hypertarget{structasn1_1_1rrc__nr_1_1phy__params__shared__spec__ch__access__r16__s_a45129b4bdb2cabcb418e6b13068eb8f2}\label{structasn1_1_1rrc__nr_1_1phy__params__shared__spec__ch__access__r16__s_a45129b4bdb2cabcb418e6b13068eb8f2} 
bool {\bfseries ss\+\_\+sinr\+\_\+meas\+\_\+r16\+\_\+present} = false
\item 
\Hypertarget{structasn1_1_1rrc__nr_1_1phy__params__shared__spec__ch__access__r16__s_a53b0a03568f441d956e5111c705e16e7}\label{structasn1_1_1rrc__nr_1_1phy__params__shared__spec__ch__access__r16__s_a53b0a03568f441d956e5111c705e16e7} 
bool {\bfseries sp\+\_\+csi\+\_\+report\+\_\+pucch\+\_\+r16\+\_\+present} = false
\item 
\Hypertarget{structasn1_1_1rrc__nr_1_1phy__params__shared__spec__ch__access__r16__s_afe2cf5296b239f8d947f127db9b75dda}\label{structasn1_1_1rrc__nr_1_1phy__params__shared__spec__ch__access__r16__s_afe2cf5296b239f8d947f127db9b75dda} 
bool {\bfseries sp\+\_\+csi\+\_\+report\+\_\+pusch\+\_\+r16\+\_\+present} = false
\item 
\Hypertarget{structasn1_1_1rrc__nr_1_1phy__params__shared__spec__ch__access__r16__s_a58afa317e1860f8c799c8a558e203fa8}\label{structasn1_1_1rrc__nr_1_1phy__params__shared__spec__ch__access__r16__s_a58afa317e1860f8c799c8a558e203fa8} 
bool {\bfseries dyn\+\_\+sfi\+\_\+r16\+\_\+present} = false
\item 
\Hypertarget{structasn1_1_1rrc__nr_1_1phy__params__shared__spec__ch__access__r16__s_ac67946503144b20d5033be5c10ace74c}\label{structasn1_1_1rrc__nr_1_1phy__params__shared__spec__ch__access__r16__s_ac67946503144b20d5033be5c10ace74c} 
bool {\bfseries mux\+\_\+sr\+\_\+harq\+\_\+ack\+\_\+csi\+\_\+pucch\+\_\+once\+\_\+per\+\_\+slot\+\_\+r16\+\_\+present} = false
\item 
\Hypertarget{structasn1_1_1rrc__nr_1_1phy__params__shared__spec__ch__access__r16__s_aa8a36d53fac44bd4383bd73076234dbc}\label{structasn1_1_1rrc__nr_1_1phy__params__shared__spec__ch__access__r16__s_aa8a36d53fac44bd4383bd73076234dbc} 
bool {\bfseries mux\+\_\+sr\+\_\+harq\+\_\+ack\+\_\+pucch\+\_\+r16\+\_\+present} = false
\item 
\Hypertarget{structasn1_1_1rrc__nr_1_1phy__params__shared__spec__ch__access__r16__s_a9f923e0c6eacbdae309202c6ea592e74}\label{structasn1_1_1rrc__nr_1_1phy__params__shared__spec__ch__access__r16__s_a9f923e0c6eacbdae309202c6ea592e74} 
bool {\bfseries mux\+\_\+sr\+\_\+harq\+\_\+ack\+\_\+csi\+\_\+pucch\+\_\+multi\+\_\+per\+\_\+slot\+\_\+r16\+\_\+present} = false
\item 
\Hypertarget{structasn1_1_1rrc__nr_1_1phy__params__shared__spec__ch__access__r16__s_a06c8d3e71f9781b1a4d02dddf34c4f31}\label{structasn1_1_1rrc__nr_1_1phy__params__shared__spec__ch__access__r16__s_a06c8d3e71f9781b1a4d02dddf34c4f31} 
bool {\bfseries mux\+\_\+harq\+\_\+ack\+\_\+pusch\+\_\+diff\+\_\+symbol\+\_\+r16\+\_\+present} = false
\item 
\Hypertarget{structasn1_1_1rrc__nr_1_1phy__params__shared__spec__ch__access__r16__s_a861e474764b9b7b0f63280fd2a1335e3}\label{structasn1_1_1rrc__nr_1_1phy__params__shared__spec__ch__access__r16__s_a861e474764b9b7b0f63280fd2a1335e3} 
bool {\bfseries pucch\+\_\+repeat\+\_\+f1\+\_\+3\+\_\+4\+\_\+r16\+\_\+present} = false
\item 
\Hypertarget{structasn1_1_1rrc__nr_1_1phy__params__shared__spec__ch__access__r16__s_a1b3651d4cf22ef1146ba0e6a1316ad29}\label{structasn1_1_1rrc__nr_1_1phy__params__shared__spec__ch__access__r16__s_a1b3651d4cf22ef1146ba0e6a1316ad29} 
bool {\bfseries type1\+\_\+pusch\+\_\+repeat\+\_\+multi\+\_\+slots\+\_\+r16\+\_\+present} = false
\item 
\Hypertarget{structasn1_1_1rrc__nr_1_1phy__params__shared__spec__ch__access__r16__s_a15d723c567d5cb9920a5183b90391b27}\label{structasn1_1_1rrc__nr_1_1phy__params__shared__spec__ch__access__r16__s_a15d723c567d5cb9920a5183b90391b27} 
bool {\bfseries type2\+\_\+pusch\+\_\+repeat\+\_\+multi\+\_\+slots\+\_\+r16\+\_\+present} = false
\item 
\Hypertarget{structasn1_1_1rrc__nr_1_1phy__params__shared__spec__ch__access__r16__s_a7acf1e045cac6108696b1ff8b5d0e346}\label{structasn1_1_1rrc__nr_1_1phy__params__shared__spec__ch__access__r16__s_a7acf1e045cac6108696b1ff8b5d0e346} 
bool {\bfseries pusch\+\_\+repeat\+\_\+multi\+\_\+slots\+\_\+r16\+\_\+present} = false
\item 
\Hypertarget{structasn1_1_1rrc__nr_1_1phy__params__shared__spec__ch__access__r16__s_a1c8a66179bdd2e40f1f8440c0f710dc6}\label{structasn1_1_1rrc__nr_1_1phy__params__shared__spec__ch__access__r16__s_a1c8a66179bdd2e40f1f8440c0f710dc6} 
bool {\bfseries pdsch\+\_\+repeat\+\_\+multi\+\_\+slots\+\_\+r16\+\_\+present} = false
\item 
\Hypertarget{structasn1_1_1rrc__nr_1_1phy__params__shared__spec__ch__access__r16__s_aabd8eafb6b697d441d9529ff52d307f1}\label{structasn1_1_1rrc__nr_1_1phy__params__shared__spec__ch__access__r16__s_aabd8eafb6b697d441d9529ff52d307f1} 
bool {\bfseries dl\+\_\+sps\+\_\+r16\+\_\+present} = false
\item 
\Hypertarget{structasn1_1_1rrc__nr_1_1phy__params__shared__spec__ch__access__r16__s_ab2d15cbd25f08606252dfb9ce29500bb}\label{structasn1_1_1rrc__nr_1_1phy__params__shared__spec__ch__access__r16__s_ab2d15cbd25f08606252dfb9ce29500bb} 
bool {\bfseries cfg\+\_\+ul\+\_\+grant\+\_\+type1\+\_\+r16\+\_\+present} = false
\item 
\Hypertarget{structasn1_1_1rrc__nr_1_1phy__params__shared__spec__ch__access__r16__s_a328d23e9247c71041e12bc3d45e4a753}\label{structasn1_1_1rrc__nr_1_1phy__params__shared__spec__ch__access__r16__s_a328d23e9247c71041e12bc3d45e4a753} 
bool {\bfseries cfg\+\_\+ul\+\_\+grant\+\_\+type2\+\_\+r16\+\_\+present} = false
\item 
\Hypertarget{structasn1_1_1rrc__nr_1_1phy__params__shared__spec__ch__access__r16__s_ab38b2d22fae33ea44665de13e2b21ccd}\label{structasn1_1_1rrc__nr_1_1phy__params__shared__spec__ch__access__r16__s_ab38b2d22fae33ea44665de13e2b21ccd} 
bool {\bfseries pre\+\_\+empt\+\_\+ind\+\_\+dl\+\_\+r16\+\_\+present} = false
\item 
\Hypertarget{structasn1_1_1rrc__nr_1_1phy__params__shared__spec__ch__access__r16__s_ab00659490fa177906980dcf8e8692ec0}\label{structasn1_1_1rrc__nr_1_1phy__params__shared__spec__ch__access__r16__s_ab00659490fa177906980dcf8e8692ec0} 
\mbox{\hyperlink{structasn1_1_1rrc__nr_1_1phy__params__shared__spec__ch__access__r16__s_1_1mux__sr__harq__ack__cs1488dea8ae1630830f40d7f009354a37}{mux\+\_\+sr\+\_\+harq\+\_\+ack\+\_\+csi\+\_\+pucch\+\_\+once\+\_\+per\+\_\+slot\+\_\+r16\+\_\+s\+\_\+}} {\bfseries mux\+\_\+sr\+\_\+harq\+\_\+ack\+\_\+csi\+\_\+pucch\+\_\+once\+\_\+per\+\_\+slot\+\_\+r16}
\end{DoxyCompactItemize}


The documentation for this struct was generated from the following files\+:\begin{DoxyCompactItemize}
\item 
include/srsran/asn1/rrc\+\_\+nr/ue\+\_\+cap.\+h\item 
lib/asn1/rrc\+\_\+nr/ue\+\_\+cap.\+cpp\end{DoxyCompactItemize}
