## Hardware
1. circuitry
2. PCB layout
3. PCB
4. frame

## FPGA
1. rtl <- tb <- script
2. ip <- tb/test??
3. db_wrapper <- bd
4. top module
5. pin constraints
6. time constraints
7. project recover files

## Firmware/Software
1. Botloader
2. u-boot
3. kernel config
1. ip/devices/periph drivers <- test
2. app <- test

--------------------------------------------------

## coding
1. Raw code
2. Clear code
3. Deleting all tabs and etc. extra white spaces