Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Thu May 20 22:34:44 2021
| Host         : VM2639-zhou-vivado running 64-bit Ubuntu 18.04.4 LTS
| Command      : report_control_sets -verbose -file cpu_proj_control_sets_placed.rpt
| Design       : cpu_proj
| Device       : xc7a100t
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    13 |
|    Minimum number of control sets                        |    13 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    22 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    13 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |     9 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              12 |            8 |
| No           | No                    | Yes                    |             251 |           92 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |             347 |          124 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+---------------------------------------------------------------------------------------------------+------------------+------------------+----------------+
|  Clock Signal  |                                           Enable Signal                                           | Set/Reset Signal | Slice Load Count | Bel Load Count |
+----------------+---------------------------------------------------------------------------------------------------+------------------+------------------+----------------+
|  clk_IBUF_BUFG | cpu_inst/ready_r0_out                                                                             | rst_IBUF         |                1 |              1 |
|  clk_IBUF_BUFG | pdu_inst/cnt_m_rf[4]_i_1_n_0                                                                      | rst_IBUF         |                2 |              5 |
|  clk_IBUF_BUFG | cpu_inst/ALUans_EX_MEM_r_reg[10]_0[0]                                                             | rst_IBUF         |                3 |              5 |
|  clk_IBUF_BUFG |                                                                                                   |                  |                8 |             12 |
|  clk_IBUF_BUFG |                                                                                                   | rst_IBUF         |               10 |             28 |
|  clk_cpu_BUFG  | cpu_inst/pc_r[31]_i_1_n_0                                                                         | rst_IBUF         |               13 |             32 |
|  clk_IBUF_BUFG | cpu_inst/E[0]                                                                                     | rst_IBUF         |               21 |             32 |
|  clk_cpu_BUFG  |                                                                                                   |                  |               32 |            128 |
|  clk_cpu_BUFG  | cpu_inst/DataMem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_0_0_i_1_n_0 |                  |               32 |            128 |
|  clk_cpu_BUFG  | cpu_inst/DataMem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_0_0_i_1_n_0   |                  |               32 |            128 |
|  clk_cpu_BUFG  | cpu_inst/ctrl_WB_r_reg[18]_0[1]                                                                   |                  |               18 |            144 |
|  clk_cpu_BUFG  |                                                                                                   | rst_IBUF         |               82 |            223 |
|  clk_cpu_BUFG  | cpu_inst/imm_ID_EX_r                                                                              | rst_IBUF         |               84 |            272 |
+----------------+---------------------------------------------------------------------------------------------------+------------------+------------------+----------------+


