/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire [5:0] _03_;
  wire [2:0] _04_;
  wire [12:0] _05_;
  wire celloutsig_0_0z;
  wire [5:0] celloutsig_0_10z;
  wire [3:0] celloutsig_0_11z;
  wire celloutsig_0_13z;
  wire celloutsig_0_15z;
  wire [5:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [22:0] celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire [41:0] celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire [4:0] celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire [5:0] celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire [13:0] celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire celloutsig_0_34z;
  wire [2:0] celloutsig_0_35z;
  wire celloutsig_0_36z;
  wire [10:0] celloutsig_0_37z;
  wire [2:0] celloutsig_0_38z;
  wire celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire [4:0] celloutsig_0_41z;
  wire [15:0] celloutsig_0_42z;
  wire [6:0] celloutsig_0_48z;
  wire [2:0] celloutsig_0_4z;
  wire celloutsig_0_51z;
  wire [45:0] celloutsig_0_5z;
  wire celloutsig_0_61z;
  wire celloutsig_0_6z;
  wire [5:0] celloutsig_0_72z;
  wire [5:0] celloutsig_0_73z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire [4:0] celloutsig_1_13z;
  wire celloutsig_1_18z;
  wire [12:0] celloutsig_1_19z;
  wire [2:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [6:0] celloutsig_1_5z;
  wire [5:0] celloutsig_1_6z;
  wire [11:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [5:0] celloutsig_1_9z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_8z = celloutsig_1_3z ? celloutsig_1_7z[9] : celloutsig_1_0z;
  assign celloutsig_0_33z = ~(celloutsig_0_13z & celloutsig_0_24z);
  assign celloutsig_1_0z = ~(in_data[171] & in_data[172]);
  assign celloutsig_1_4z = ~(celloutsig_1_0z & in_data[110]);
  assign celloutsig_0_17z = ~(celloutsig_0_13z & celloutsig_0_2z[6]);
  assign celloutsig_0_0z = in_data[89] ^ in_data[79];
  assign celloutsig_0_31z = _00_ ^ celloutsig_0_1z;
  assign celloutsig_0_51z = celloutsig_0_41z[2] ^ celloutsig_0_20z;
  assign celloutsig_0_13z = celloutsig_0_8z ^ celloutsig_0_6z;
  assign celloutsig_0_15z = celloutsig_0_9z ^ in_data[10];
  assign celloutsig_0_23z = celloutsig_0_16z[2] ^ _01_;
  assign celloutsig_0_30z = _02_ ^ celloutsig_0_24z;
  assign celloutsig_0_4z = { celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_3z } + { celloutsig_0_2z[3], celloutsig_0_3z, celloutsig_0_1z };
  reg [2:0] _19_;
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_19z[0])
    if (celloutsig_1_19z[0]) _19_ <= 3'h0;
    else _19_ <= { celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_0z };
  assign { _04_[2], _02_, _04_[0] } = _19_;
  reg [12:0] _20_;
  always_ff @(posedge clkin_data[32], negedge celloutsig_1_19z[0])
    if (!celloutsig_1_19z[0]) _20_ <= 13'h0000;
    else _20_ <= { celloutsig_0_2z[8:5], _04_[2], _02_, _04_[0], _04_[2], _02_, _04_[0], celloutsig_0_6z, celloutsig_0_0z, celloutsig_0_3z };
  assign { _05_[12:11], _03_[5:3], _05_[7:4], _00_, _05_[2:1], _01_ } = _20_;
  assign celloutsig_0_41z = { celloutsig_0_11z[3:1], celloutsig_0_9z, celloutsig_0_23z } / { 1'h1, celloutsig_0_38z[0], celloutsig_0_9z, celloutsig_0_20z, celloutsig_0_9z };
  assign celloutsig_0_73z = { celloutsig_0_48z[4:1], celloutsig_0_21z, celloutsig_0_61z } / { 1'h1, celloutsig_0_22z[28:25], celloutsig_0_51z };
  assign celloutsig_1_6z = { celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_2z } / { 1'h1, in_data[119:117], celloutsig_1_3z, celloutsig_1_0z };
  assign celloutsig_0_34z = { celloutsig_0_10z[4:1], celloutsig_0_30z, celloutsig_0_31z } == { celloutsig_0_10z[5:1], celloutsig_0_29z };
  assign celloutsig_0_6z = in_data[87:75] == { celloutsig_0_5z[16:9], celloutsig_0_5z[9], celloutsig_0_4z[2:1], celloutsig_0_3z, celloutsig_0_3z };
  assign celloutsig_0_1z = in_data[74:71] == { in_data[70:69], celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_20z = { celloutsig_0_18z[13:11], celloutsig_0_9z, celloutsig_0_19z, celloutsig_0_0z } == { celloutsig_0_10z[4:0], celloutsig_0_19z };
  assign celloutsig_0_32z = { celloutsig_0_2z[12:10], celloutsig_0_0z } === in_data[90:87];
  assign celloutsig_0_39z = celloutsig_0_37z[10:1] === { celloutsig_0_37z[9:1], celloutsig_0_36z };
  assign celloutsig_1_10z = celloutsig_1_6z[3:0] > celloutsig_1_9z[4:1];
  assign celloutsig_0_26z = in_data[50:43] > { _03_[4:3], _05_[7:6], celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_0_36z = { celloutsig_0_26z, celloutsig_0_35z, celloutsig_0_31z, celloutsig_0_3z, celloutsig_0_11z[3:1], celloutsig_0_9z } || { celloutsig_0_10z[2], celloutsig_0_19z, celloutsig_0_10z, celloutsig_0_24z, celloutsig_0_15z };
  assign celloutsig_1_12z = { celloutsig_1_9z[5:3], celloutsig_1_3z, celloutsig_1_4z } < celloutsig_1_7z[9:5];
  assign celloutsig_0_29z = celloutsig_0_22z[16:1] < { celloutsig_0_11z[1], celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_8z, celloutsig_0_11z[3:1], celloutsig_0_9z, celloutsig_0_10z, celloutsig_0_28z, celloutsig_0_8z };
  assign celloutsig_1_9z = { celloutsig_1_2z[0], celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_3z } * celloutsig_1_5z[6:1];
  assign celloutsig_0_35z = _03_[3] ? { celloutsig_0_16z[4:3], celloutsig_0_17z } : { celloutsig_0_22z[13:12], celloutsig_0_32z };
  assign celloutsig_0_38z = _05_[6] ? { celloutsig_0_35z[2], celloutsig_0_13z, celloutsig_0_1z } : { celloutsig_0_36z, celloutsig_0_29z, celloutsig_0_3z };
  assign { celloutsig_0_5z[45:9], celloutsig_0_5z[1] } = celloutsig_0_0z ? { celloutsig_0_2z[12:0], 1'h1, celloutsig_0_3z, 1'h1, celloutsig_0_3z, 1'h1, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_1z } : { in_data[93:67], celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_1z, 1'h0 };
  assign celloutsig_0_48z = celloutsig_0_32z ? celloutsig_0_42z[14:8] : { celloutsig_0_25z[2], _04_[2], _02_, _04_[0], celloutsig_0_38z };
  assign celloutsig_1_13z = celloutsig_1_10z ? celloutsig_1_7z[6:2] : { celloutsig_1_6z[5:4], celloutsig_1_8z, 1'h0, celloutsig_1_8z };
  assign celloutsig_1_19z = celloutsig_1_5z[4] ? { celloutsig_1_6z, celloutsig_1_9z, celloutsig_1_0z } : { celloutsig_1_8z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_11z, celloutsig_1_12z, celloutsig_1_18z, celloutsig_1_13z };
  assign celloutsig_0_11z[3:1] = celloutsig_0_5z[22] ? { celloutsig_0_5z[42:41], celloutsig_0_1z } : { in_data[16:15], celloutsig_0_3z };
  assign celloutsig_0_16z = celloutsig_0_1z ? celloutsig_0_2z[7:2] : { celloutsig_0_10z[5:3], celloutsig_0_4z };
  assign { celloutsig_0_18z[22:18], celloutsig_0_18z[16:0] } = celloutsig_0_10z[4] ? { celloutsig_0_10z[5], 1'h1, celloutsig_0_10z[3:1], _05_[12:11], _03_[5:3], _05_[7:4], _00_, _05_[2:1], _01_, celloutsig_0_4z, celloutsig_0_7z } : { celloutsig_0_4z[2:1], celloutsig_0_8z, celloutsig_0_0z, celloutsig_0_15z, celloutsig_0_4z, _05_[12:11], _03_[5:3], _05_[7:4], _00_, _05_[2:1], _01_, celloutsig_0_17z };
  assign celloutsig_0_2z = ~ in_data[56:43];
  assign celloutsig_0_27z = celloutsig_0_22z[23:18] | { _05_[5:4], _00_, _05_[2], celloutsig_0_8z, celloutsig_0_0z };
  assign celloutsig_0_8z = & { celloutsig_0_7z, celloutsig_0_5z[25:14], celloutsig_0_3z };
  assign celloutsig_1_11z = & { celloutsig_1_8z, celloutsig_1_5z };
  assign celloutsig_1_18z = | { celloutsig_1_7z[10:2], celloutsig_1_0z };
  assign celloutsig_0_19z = celloutsig_0_17z & celloutsig_0_15z;
  assign celloutsig_0_28z = celloutsig_0_18z[11] & celloutsig_0_10z[4];
  assign celloutsig_0_3z = | in_data[36:23];
  assign celloutsig_0_61z = ~^ celloutsig_0_18z[11:5];
  assign celloutsig_0_7z = ~^ { in_data[66:49], celloutsig_0_3z };
  assign celloutsig_1_3z = ~^ in_data[163:135];
  assign celloutsig_0_24z = ~^ { _05_[12:11], _03_[5:3], _05_[7:4], _00_, _05_[2:1], _01_, celloutsig_0_0z };
  assign celloutsig_0_72z = { celloutsig_0_4z, celloutsig_0_15z, celloutsig_0_3z, celloutsig_0_36z } << celloutsig_0_42z[12:7];
  assign celloutsig_1_2z = in_data[190:188] << { in_data[139:138], celloutsig_1_0z };
  assign celloutsig_0_10z = { in_data[20], celloutsig_0_9z, celloutsig_0_9z, celloutsig_0_4z } << { celloutsig_0_2z[13:9], celloutsig_0_3z };
  assign celloutsig_0_22z = { in_data[75:35], celloutsig_0_19z } << { celloutsig_0_5z[37:10], celloutsig_0_17z, _05_[12:11], _03_[5:3], _05_[7:4], _00_, _05_[2:1], _01_ };
  assign celloutsig_0_37z = { celloutsig_0_3z, celloutsig_0_18z[16:14], celloutsig_0_4z, celloutsig_0_23z, _04_[2], _02_, _04_[0] } >> { _05_[12:11], _03_[5:3], _05_[7:4], _00_, celloutsig_0_21z };
  assign celloutsig_0_42z = { celloutsig_0_37z[8:3], celloutsig_0_34z, celloutsig_0_39z, celloutsig_0_27z, celloutsig_0_36z, celloutsig_0_15z } >> { celloutsig_0_5z[32:30], celloutsig_0_37z, celloutsig_0_39z, celloutsig_0_33z };
  assign celloutsig_1_5z = { celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_2z } <<< { celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_0z };
  assign celloutsig_0_9z = ~((celloutsig_0_6z & celloutsig_0_6z) | (celloutsig_0_7z & celloutsig_0_5z[43]));
  assign celloutsig_0_21z = ~((celloutsig_0_9z & celloutsig_0_17z) | (celloutsig_0_8z & celloutsig_0_2z[4]));
  assign { celloutsig_0_25z[1], celloutsig_0_25z[2], celloutsig_0_25z[3], celloutsig_0_25z[4] } = ~ { celloutsig_0_17z, celloutsig_0_13z, celloutsig_0_7z, celloutsig_0_0z };
  assign { celloutsig_1_7z[8:2], celloutsig_1_7z[11:9] } = ~ { celloutsig_1_6z, celloutsig_1_0z, in_data[160:158] };
  assign _03_[2:0] = celloutsig_0_4z;
  assign _04_[1] = _02_;
  assign { _05_[10:8], _05_[3], _05_[0] } = { _03_[5:3], _00_, _01_ };
  assign celloutsig_0_11z[0] = celloutsig_0_9z;
  assign celloutsig_0_18z[17] = celloutsig_0_3z;
  assign celloutsig_0_25z[0] = celloutsig_0_25z[1];
  assign { celloutsig_0_5z[8:2], celloutsig_0_5z[0] } = { celloutsig_0_5z[9], celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_1z };
  assign celloutsig_1_7z[1:0] = { celloutsig_1_7z[2], celloutsig_1_7z[2] };
  assign { out_data[128], out_data[108:96], out_data[37:32], out_data[5:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_72z, celloutsig_0_73z };
endmodule
