vhdl DesignLab "../../../../DesignLab/build/windows/work/libraries/ZPUino_Wishbone_Peripherals/prescaler.vhd"
vhdl DesignLab "../../../../DesignLab/build/windows/work/libraries/ZPUino_2/sdram_hamster.vhd"
vhdl DesignLab "../../../../DesignLab/build/windows/work/libraries/HQVGA/generic_dp_ram.vhd"
vhdl DesignLab "../../../../DesignLab/build/windows/work/libraries/ZPUino_Wishbone_Peripherals/spiclkgen.vhd"
vhdl DesignLab "../../../../DesignLab/build/windows/work/libraries/ZPUino_Wishbone_Peripherals/spi.vhd"
vhdl DesignLab "../../../../DesignLab/build/windows/work/libraries/ZPUino_2/sdram_wrap.vhd"
vhdl DesignLab "../../../../DesignLab/build/windows/work/libraries/ZPUino_2/pad.vhd"
vhdl DesignLab "../../../../DesignLab/build/windows/work/libraries/HQVGA/zpuino_vga_ram.vhd"
vhdl DesignLab "../../../../DesignLab/build/windows/work/libraries/ZPUino_Wishbone_Peripherals/MISC_zpuino_wb_SevenSeg.vhd"
vhdl DesignLab "../../../../DesignLab/build/windows/work/libraries/ZPUino_Wishbone_Peripherals/COMM_zpuino_wb_SPI.vhd"
vhdl DesignLab "../../../../DesignLab/build/windows/work/libraries/ZPUino_Wishbone_Peripherals/AUDIO_zpuino_wb_passthrough.vhd"
vhdl DesignLab "../../../../DesignLab/build/windows/work/libraries/ZPUino_Wishbone_Peripherals/AUDIO_zpuino_sa_sigmadeltaDAC.vhd"
vhdl DesignLab "../../../../DesignLab/build/windows/work/libraries/ZPUino_2/ZPUino_Papilio_Pro_V2.vhd"
vhdl DesignLab "../../../../DesignLab/build/windows/work/libraries/Papilio_Hardware/LogicStart_MegaWing_Pinout.vhd"
vhdl DesignLab "../../../../DesignLab/build/windows/work/libraries/HQVGA/HQVGA_char_ram_8x8_sp.vhd"
vhdl DesignLab "../../../../DesignLab/build/windows/work/libraries/HQVGA/HQVGA.vhd"
vhdl DesignLab "../../../../DesignLab/build/windows/work/libraries/Clocks/clk_32to50_dcm.vhd"
vhdl work "Papilio_Pro.vhf"
