# Microsemi NMAT TXT File

# Version: 2022.1 2022.1.0.10

# Design Name: Top 

# Input Netlist Format: EDIF 

# Family: PolarFire , Die: MPF300TS_ES , Package: FCG1152 , Speed grade: -1 

# Date generated: Sat Sep 23 19:48:16 2023 


#
# I/O constraints
#

set_io ADC_FD N6
set_io ADC_GPIO_0 J6
set_io ADC_GPIO_1 K8
set_io ADC_GPIO_2 M6
set_io ADC_GPIO_3 P6
set_io ADC_GPIO_4 P8
set_io ADC_LDO_PWR_GOOD H1
set_io ADC_PWDN K5
set_io ADC_PWR_RUN P9
set_io ADC_sclk J3
set_io ADC_sdio L7
set_io ADC_ss_n K3
set_io BOARD_PWR_RUN E3
set_io BTN_1 T4
set_io CLK_OUT_N AD3
set_io CLK_OUT_P AC2
set_io DBGport_0 AA3
set_io DBGport_1 AB5
set_io DBGport_2 AA5
set_io DBGport_3 W4
set_io DBGport_4 AA4
set_io DBGport_5 AB6
set_io DBGport_6 V3
set_io DBGport_7 V4
set_io DBGport_8 AL25
set_io DBGport_9 AH22
set_io EXT_ADC_Reset_N E5
set_io EXT_HMC_Reset_N G2
set_io EXT_LMX1_Reset_N L5
set_io EXT_LMX2_Reset_N G1
set_io FTDI_BE[0] A8
set_io FTDI_BE[1] A7
set_io FTDI_BE[2] G11
set_io FTDI_BE[3] G12
set_io FTDI_CLK G4
set_io FTDI_DATA[0] B1
set_io FTDI_DATA[1] F5
set_io FTDI_DATA[2] C1
set_io FTDI_DATA[3] G5
set_io FTDI_DATA[4] B2
set_io FTDI_DATA[5] E8
set_io FTDI_DATA[6] C2
set_io FTDI_DATA[7] E7
set_io FTDI_DATA[8] D6
set_io FTDI_DATA[9] C8
set_io FTDI_DATA[10] E6
set_io FTDI_DATA[11] D8
set_io FTDI_DATA[12] H8
set_io FTDI_DATA[13] C4
set_io FTDI_DATA[14] H9
set_io FTDI_DATA[15] C3
set_io FTDI_DATA[16] H11
set_io FTDI_DATA[17] G7
set_io FTDI_DATA[18] J11
set_io FTDI_DATA[19] H7
set_io FTDI_DATA[20] A3
set_io FTDI_DATA[21] A4
set_io FTDI_DATA[22] A2
set_io FTDI_DATA[23] B4
set_io FTDI_DATA[24] A5
set_io FTDI_DATA[25] B5
set_io FTDI_DATA[26] B6
set_io FTDI_DATA[27] C6
set_io FTDI_DATA[28] B7
set_io FTDI_DATA[29] C7
set_io FTDI_DATA[30] F7
set_io FTDI_DATA[31] F8
set_io FTDI_GPIO_0 B9
set_io FTDI_GPIO_1 A9
set_io FTDI_RESET_N F10
set_io FTDI_nOE C11
set_io FTDI_nRD B11
set_io FTDI_nRXF E10
set_io FTDI_nTXE E11
set_io FTDI_nWR F13
set_io GPIO_0 P5
set_io GPIO_1 K7
set_io HMC_GPIO_0 L8
set_io HMC_GPIO_1 M7
set_io HMC_GPIO_2 L4
set_io HMC_GPIO_3 M5
set_io HMC_SYNC K6
set_io HMC_sclk K1
set_io HMC_sdio J8
set_io HMC_ss_n H3
set_io LDO_PWR_GOOD N8
set_io LED_1 U11
set_io LED_2 T5
set_io LED_3 W8
set_io LED_4 W9
set_io LMX1_miso F3
set_io LMX1_mosi J1
set_io LMX1_sclk J4
set_io LMX1_ss_n H2
set_io LMX2_miso D5
set_io LMX2_mosi K2
set_io LMX2_sclk H4
set_io LMX2_ss_n D4
set_io RX_0 U7
set_io RX_1 AA9
set_io SIWU_N E13
set_io SMPS_PWR_GOOD J5
set_io SYNCINB_N AD1
set_io SYNCINB_P AC1
set_io SYNC_IN_N N3
set_io SYNC_IN_P N4
set_io SYNC_OUT_1_N E2
set_io SYNC_OUT_1_P F2
set_io SYNC_OUT_2_N R6
set_io SYNC_OUT_2_P R5
set_io TX_0 V9
set_io TX_1 W5

#
# Core cell constraints
#

set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr[13] 361 34
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI3PU82[1] 338 57
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[10] 326 88
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[13] 402 63
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[2] 282 58
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[5] 355 58
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/samples[1] 44 61
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Input_Data_1_0[6] 616 97
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[19] 134 34
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[13] 116 43
set_location Controler_0/Answer_Encoder_0/periph_data_2[6] 196 87
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[10] 232 46
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[10] 369 31
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[4] 448 64
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lcry_RNO_1 687 63
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/m192 413 15
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1[4] 911 174
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r[9] 137 49
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r[8] 992 175
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_bin_sync2[2] 352 28
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[21] 360 16
set_location Controler_0/Answer_Encoder_0/periph_data_7[15] 202 87
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4_i_m2[12] 163 36
set_location Data_Block_0/Communication_Builder_0/next_state_1[1] 1164 132
set_location Communication_Switch_0/state_reg_ns_a2_0_0[0] 144 81
set_location Controler_0/Command_Decoder_0/state_reg_ns_a2[6] 162 63
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lcry_RNO_1 319 36
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_2_sqmuxa 212 75
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_RNO[8] 265 75
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[39] 167 37
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[3] 220 46
set_location Controler_0/ADI_SPI_1/data_counter[15] 196 82
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[34] 155 49
set_location Controler_0/Communication_ANW_MUX_0/state_reg_Z[0] 198 58
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memraddr_r_lcry_RNO_1 621 63
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/m201 337 18
set_location Controler_0/gpio_controler_0/CLEAR_REG_RF_MASK[0] 102 91
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[33] 1005 279
set_location Data_Block_0/Communication_Builder_0/Read_Sample_2[1] 532 181
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[19] 312 72
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[1] 206 64
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r 1135 142
set_location UART_Protocol_0/UART_TX_Protocol_0/state_reg_RNO[5] 327 78
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_11_0_a2[4] 327 27
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/m210 360 15
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_4[4] 1191 174
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q[31] 352 54
set_location Controler_0/ADI_SPI_0/addr_counter[19] 236 88
set_location UART_Protocol_0/UART_RX_Protocol_0/First_Nibble_Value[2] 30 55
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[21] 108 45
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/tx_RNO 366 60
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Output_Sample_Part_2[0] 396 97
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4[25] 242 48
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/TRG_Unit_Detect 352 97
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r[26] 146 52
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[12] 265 82
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv[7] 318 84
set_location UART_Protocol_1/UART_RX_Protocol_0/Second_Nibble_Complementary[3] 165 43
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_1 343 79
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[6] 751 118
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi 1190 135
set_location Data_Block_0/FIFOs_Reader_0/Event_Number_Counter[0] 1206 199
set_location Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto13_2 103 63
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[38] 1934 165
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[23] 1390 150
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[13] 1226 142
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r[4] 990 175
set_location USB_3_Protocol_0/ft601_fifo_interface_0/state_reg[7] 351 16
set_location UART_Protocol_1/UART_RX_Protocol_0/state_reg[10] 146 37
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO_0 273 54
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNIG39N[5] 326 99
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[3] 51 52
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[3] 748 118
set_location Controler_0/Reset_Controler_0/un20_write_signal_0_a2 239 81
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[0] 1195 136
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[12] 301 82
set_location Controler_0/ADI_SPI_0/un1_tx_data_buffer[2] 120 84
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4[20] 261 51
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/tx_byte[4] 370 64
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[5] 378 106
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[3] 475 61
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[4] 333 97
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Input_Data_1_0[2] 683 133
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[3] 58 43
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[8] 230 45
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_RNO_0[7] 253 75
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m108 259 63
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[19] 127 46
set_location Controler_0/ADI_SPI_0/data_counter[12] 217 91
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft 392 124
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Output_Sample_Part_2[4] 397 100
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIM5B61[19] 349 60
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER[5] 116 91
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rx[3] 202 64
set_location Controler_0/Reset_Controler_0/un10_write_signal_2_0 141 84
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Order_Unsigned[3] 1215 175
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[26] 403 61
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[1] 170 52
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[5] 234 61
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[10] 743 124
set_location UART_Protocol_1/UART_RX_Protocol_0/First_Nibble_Value[1] 166 43
set_location UART_Protocol_1/UART_RX_Protocol_0/ETX_Detect_1_sqmuxa_0_a2 148 36
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[12] 745 124
set_location Controler_0/Reset_Controler_0/state_reg[1] 97 76
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[14] 1003 124
set_location UART_Protocol_1/UART_RX_Protocol_0/Decode_data[16] 86 34
set_location Controler_0/gpio_controler_0/read_data_frame_8[7] 159 87
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_bin_sync2[0] 333 31
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[3] 355 55
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs_1[1] 62 87
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Input_Data_1_0[0] 406 97
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_RNO[1] 262 75
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m125 262 57
set_location Controler_0/gpio_controler_0/TMP_OR_Counter_Input[12] 63 91
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_i_m2_1[29] 306 75
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[24] 277 82
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[8] 166 52
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/m165 343 15
set_location UART_Protocol_1/mko_0/counter[20] 128 70
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[24] 137 57
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/fwft_Q_r_Z[5] 1205 211
set_location UART_Protocol_0/mko_0/op_gt.mko_out2lto25_i_a2_0_a2_17 93 150
set_location Data_Block_0/Communication_Builder_0/Read_Sample_1[6] 559 229
set_location Controler_0/SPI_LMX_0_0/spi_master_0/INT_ss_n 159 76
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_valid 1133 145
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Input_Data_2_1[7] 303 97
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[23] 391 57
set_location Controler_0/gpio_controler_0/read_data_frame[0] 161 88
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m67_e_18 222 84
set_location Controler_0/ADI_SPI_0/data_counter[25] 230 91
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift[7] 177 46
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[29] 385 58
set_location Controler_0/Answer_Encoder_0/periph_data_1[5] 166 84
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r[10] 270 49
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[11] 744 124
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[0] 69 79
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO_0[11] 313 96
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[24] 154 45
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout[28] 284 46
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[26] 92 51
set_location UART_Protocol_1/mko_0/counter[9] 117 70
set_location Controler_0/Reset_Controler_0/un4_write_signal_0_a2 238 81
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[1] 259 34
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Output_Sample_Part_2[11] 765 127
set_location Controler_0/gpio_controler_0/un19_read_signal_0_a2 157 87
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[2] 375 106
set_location Controler_0/gpio_controler_0/read_data_frame[13] 165 88
set_location UART_Protocol_1/UART_RX_Protocol_0/Detect_state_reg_ns_1_0_.m11_0_a2_0_4 135 36
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv[9] 317 84
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_2[7] 208 72
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L[2] 282 97
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[7] 464 52
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Input_Data_1_0[11] 491 97
set_location Controler_0/Communication_ANW_MUX_0/communication_vote_vector6 179 57
set_location UART_Protocol_0/UART_RX_Protocol_0/Decode_data[2] 13 55
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte[2] 44 55
set_location UART_Protocol_1/mko_0/counter[24] 132 70
set_location UART_Protocol_1/UART_RX_Protocol_0/nibbles_fault3_2 145 42
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[5] 290 118
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_3[10] 1187 174
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[26] 1610 213
set_location Controler_0/Answer_Encoder_0/periph_data_3[7] 195 87
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIUA95[4] 95 36
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_valid 523 118
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[2] 412 60
set_location Controler_0/Answer_Encoder_0/CD_busy_i_a2 164 57
set_location Controler_0/ADI_SPI_1/un1_wr_addr_buffer_i_m2[10] 141 75
set_location Data_Block_0/Communication_Builder_0/state_reg[0] 1185 133
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[11] 173 76
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[8] 438 145
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[24] 124 43
set_location Controler_0/Command_Decoder_0/cmd_data_RNIQG531[14] 134 75
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/state_reg[0] 154 79
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[8] 489 58
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[3] 471 64
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[19] 281 64
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[2] 518 60
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/Q[7] 134 48
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m168 275 63
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[5] 212 43
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[19] 1188 159
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r[3] 232 55
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO[4] 333 96
set_location Controler_0/Reset_Controler_0/un1_write_signal_1 204 75
set_location Controler_0/gpio_controler_0/Rising_Edge_Detector.2.un12_inputs 73 87
set_location Controler_0/Command_Decoder_0/counter[28] 112 61
set_location UART_Protocol_1/UART_RX_Protocol_0/Decode_data[31] 83 37
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[5] 210 55
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[25] 60 52
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[13] 325 64
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_0[0] 794 90
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[17] 1004 216
set_location UART_Protocol_1/UART_RX_Protocol_0/state_reg[12] 130 37
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_1[9] 321 84
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/last_bit[0] 190 52
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r[3] 1277 190
set_location Data_Block_0/Communication_Builder_0/Event_Start_ADDR_Buffer[15] 1378 217
set_location UART_Protocol_0/UART_RX_Protocol_0/ETX_Detect 36 52
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/empty_RNO 490 69
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[0] 337 64
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r4_0_a2 194 57
set_location Controler_0/SPI_LMX_0/spi_master_0/rx[5] 215 88
set_location Controler_0/gpio_controler_0/Inputs_Last[1] 133 88
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[4] 430 151
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memraddr_r_cry_cy_RNO_0[0] 291 27
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[4] 1296 202
set_location Controler_0/Answer_Encoder_0/periph_data_0[5] 163 84
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[2] 287 118
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/re_set_RNO 421 144
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[59] 1775 282
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M[5] 284 97
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[28] 84 63
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Input_Data_2_1[8] 677 145
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[1] 82 52
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[3] 983 181
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER[13] 174 91
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1[17] 162 27
set_location Controler_0/Answer_Encoder_0/periph_data_7[6] 197 87
set_location UART_Protocol_0/UART_RX_Protocol_0/counter[30] 126 73
set_location Data_Block_0/FIFOs_Reader_0/state_reg_RNO[0] 1244 198
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[56] 1189 144
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Input_Data_1_0[8] 302 97
set_location Controler_0/Command_Decoder_0/cmd_data_RNIEH4S2[14] 100 90
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1[30] 260 48
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft 223 52
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_shift_11[6] 25 60
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto14 979 123
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[23] 74 81
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r[29] 263 49
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[50] 395 315
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout[6] 285 49
set_location UART_Protocol_1/UART_RX_Protocol_0/Decode_data[3] 151 43
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[6] 200 52
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[4] 257 82
set_location Controler_0/gpio_controler_0/read_data_frame_8_3_i_m2[3] 149 90
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI6NC61[20] 280 57
set_location Controler_0/Reset_Controler_0/REG_INT_Resets[4] 271 79
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[5] 84 49
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Output_Sample_Part_2[5] 819 106
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr_gray[7] 349 31
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/Q[14] 126 57
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[25] 389 55
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/fwft_Q_r_Z[5] 1321 208
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[1] 186 64
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1[4] 1134 183
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr_gray[4] 660 76
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Trigger_Edge_Location_i_0_o3_0[3] 353 96
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_0[0] 424 144
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[38] 283 61
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][3] 330 31
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[8] 319 72
set_location Controler_0/ADI_SPI_0/addr_counter[10] 227 88
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[58] 367 210
set_location Controler_0/REGISTERS_0/state_reg[4] 115 79
set_location UART_Protocol_0/mko_0/counter[19] 85 151
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[7] 1174 118
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[13] 115 42
set_location Controler_0/Answer_Encoder_0/cmd_ID_RNIJ8MV1[3] 164 60
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q[4] 358 48
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r[6] 925 139
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[12] 1128 142
set_location Controler_0/ADI_SPI_0/data_counter[21] 226 91
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[38] 134 55
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[9] 1175 342
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/emptyi_fwftlto10_6 251 33
set_location UART_Protocol_0/UART_TX_Protocol_0/counter_c1 342 75
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[8] 421 52
set_location USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data[3] 306 45
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[13] 443 145
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_valid 847 157
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[2] 483 61
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[9] 83 52
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1[0] 1326 186
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[5] 102 48
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[18] 128 28
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[7] 214 43
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[20] 142 55
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO[16] 319 96
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/tx_hold_reg[1] 381 64
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[11] 390 52
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_gray_3[11] 360 30
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Input_Data_1_0[7] 375 97
set_location USB_3_Protocol_0/ft601_fifo_interface_0/AF_DATA_Buffer_Z[12] 447 16
set_location UART_Protocol_0/UART_RX_Protocol_0/Detect_state_reg[1] 42 52
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[8] 437 52
set_location Controler_0/Command_Decoder_0/state_reg_ns_a2[2] 151 60
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[25] 128 52
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNICVE61[32] 294 60
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[28] 387 58
set_location Controler_0/gpio_controler_0/read_data_frame_8[6] 162 87
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[26] 296 76
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[26] 404 61
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[9] 203 52
set_location Controler_0/ADI_SPI_0/tx_data_buffer[3] 128 85
set_location Data_Block_0/Communication_Builder_0/Frame_Counter[3] 1179 124
set_location Data_Block_0/FIFOs_Reader_0/Event_Size_Counter[3] 1251 181
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[4] 76 43
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][8] 228 46
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.wptr_gray[1] 636 76
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.full_r 691 70
set_location USB_3_Protocol_0/ft601_fifo_interface_0/AF_DATA_Buffer_Z[0] 336 16
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0[14] 264 78
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r 210 52
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[0] 373 106
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Input_Data_1_0[6] 562 136
set_location Data_Block_0/Communication_Builder_0/next_state_1_sqmuxa_11 1167 132
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[0] 217 64
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/state_reg[4] 146 79
set_location Controler_0/gpio_controler_0/read_data_frame_8_2[14] 116 96
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[14] 1209 136
set_location Controler_0/gpio_controler_0/CLEAR_REG_INPUTs_FALLING_COUNTER_RNO_0 106 84
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[4] 77 73
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[48] 1788 321
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIEVC61[24] 281 57
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIG1D61[25] 309 57
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[29] 243 60
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_2[10] 290 87
set_location UART_Protocol_1/UART_TX_Protocol_0/counter[2] 417 64
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/wptr_bin_sync2[8] 240 28
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNIIDC7[0] 179 60
set_location Controler_0/gpio_controler_0/read_data_frame[5] 144 88
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][6] 502 64
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un1_ACQ_Counters_Reset_0_a2_2 296 90
set_location Controler_0/ADI_SPI_0/data_counter[15] 220 91
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r[8] 1139 184
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_13_0_a2[2] 349 24
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[1] 1190 166
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[18] 294 63
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[18] 93 76
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[12] 63 79
set_location Data_Block_0/Communication_Builder_0/Read_Sample_1[5] 1471 118
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rcv_sm.rx_state18_NE_0 52 60
set_location Controler_0/SPI_LMX_0_0/spi_master_0/clk_toggles_lm_0[3] 153 72
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[11] 441 145
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[2] 1177 282
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[6] 90 46
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk8.un2_almostfulli_deassertlto12_1 341 36
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[12] 1219 193
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Size[1] 1240 180
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state_ns_0[0] 300 78
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r 984 124
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un5_almostfulli_assertlto7_4 262 54
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI9VU82[3] 308 57
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[3] 172 61
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIEQ85[0] 76 36
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[4] 1455 189
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state_ns_0[5] 309 78
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/rx_data_frame[13] 199 70
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Start_ADDR_1[6] 1205 201
set_location Controler_0/ADI_SPI_0/rx_data_buffer[1] 165 82
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.empty_r_4_f0_RNO_0 364 24
set_location UART_Protocol_0/mko_0/op_gt.mko_out2lto25_i_a2_0_a2_1 73 153
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIM7D61[28] 289 60
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state_ns_a3_0_a2[1] 365 60
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[8] 250 43
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1[6] 1163 180
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[5] 495 64
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[9] 49 46
set_location Controler_0/ADI_SPI_0/addr_counter[9] 226 88
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[19] 152 49
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[8] 74 78
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q[28] 345 54
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0[9] 222 75
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Input_Data_2_1[8] 304 97
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[6] 20 52
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI2O2D2[15] 344 57
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[1] 516 60
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[20] 398 58
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_8 280 78
set_location Controler_0/Answer_Encoder_0/state_reg_Z[1] 166 58
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[21] 125 76
set_location USB_3_Protocol_0/ft601_fifo_interface_0/FTDI_nOE_0_a3_0_a2 359 9
set_location Controler_0/Command_Decoder_0/decode_vector[8] 155 70
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[18] 412 54
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[3] 323 73
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout[27] 277 46
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[0] 112 57
set_location USB_3_Protocol_0/ft601_fifo_interface_0/AF_DATA_Buffer_Z[16] 419 16
set_location Data_Block_0/Communication_Builder_0/Packet_Counter_Reset_N_0_a2_1 1198 132
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[17] 143 55
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/un1_rx_bit_cnt_1.CO1 55 60
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/m24_fast 414 15
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[14] 391 61
set_location USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[13] 179 3
set_location UART_Protocol_0/UART_RX_Protocol_0/state_reg_ns_i_o2[0] 29 45
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[0] 285 118
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.finite_event_counter8 287 87
set_location Controler_0/Reset_Controler_0/REG_INT_Resets[15] 262 73
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[32] 309 60
set_location USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_1[24] 285 51
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r[20] 256 52
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout[2] 283 49
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[19] 272 82
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/fwft_Q_r_Z[5] 1268 193
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.full_r 264 28
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[4] 1224 145
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r[0] 347 55
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/Q[34] 146 51
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_1[1] 219 75
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[27] 328 70
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[22] 383 60
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1[2] 993 174
set_location USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_1[20] 310 45
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.wptr_gray[10] 257 28
set_location UART_Protocol_1/UART_RX_Protocol_0/counter_RNO[0] 171 33
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/fifo_valid_RNIOTQ11 261 57
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[6] 487 61
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[5] 663 76
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO[0] 420 144
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[27] 321 60
set_location Controler_0/Reset_Controler_0/read_data_frame_6[8] 232 75
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[22] 301 75
set_location Controler_0/Answer_Encoder_0/periph_data_i_m2[22] 156 60
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[22] 371 16
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER[15] 126 91
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[7] 300 55
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_bin_sync2[9] 354 31
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[0] 286 63
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[2] 280 73
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[18] 316 55
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_0[0] 1216 144
set_location Controler_0/Answer_Encoder_0/periph_data[7] 185 72
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[7] 443 52
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[32] 123 28
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[0] 133 64
set_location Data_Block_0/Test_Generator_0/Test_Data_0_1[10] 811 106
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[31] 86 46
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/re_set 155 28
set_location Controler_0/Reset_Controler_0/state_reg_RNO[4] 102 75
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r[23] 109 49
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state[5] 309 79
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[2] 1270 184
set_location UART_Protocol_0/UART_RX_Protocol_0/First_Nibble_Complementary[3] 28 55
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[26] 80 51
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[6] 80 43
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q[27] 327 45
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[8] 513 115
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[6] 274 61
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Enable_Acquisition_RNO 318 99
set_location UART_Protocol_1/UART_RX_Protocol_0/counter[8] 176 37
set_location Controler_0/gpio_controler_0/un11_read_signal_4_0_a2_RNIOCS52 135 84
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1[1] 1323 186
set_location Controler_0/ADI_SPI_0/addr_counter[31] 248 88
set_location UART_Protocol_0/UART_TX_Protocol_0/UART_TX_Data_0_iv_0_o2[1] 315 75
set_location Controler_0/ADI_SPI_1/addr_counter[8] 166 79
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[14] 302 76
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_9 1185 150
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][2] 234 31
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[22] 101 55
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[13] 364 31
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[18] 318 55
set_location Controler_0/Command_Decoder_0/state_reg[9] 165 64
set_location Controler_0/SPI_LMX_0/spi_master_0/fsm_timer[1] 87 79
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m67_e_18 198 78
set_location Controler_0/gpio_controler_0/read_data_frame_8_1[14] 154 90
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/re_set 319 70
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[5] 492 64
set_location Controler_0/ADI_SPI_0/un1_tx_data_buffer[6] 152 84
set_location Controler_0/gpio_controler_0/state_reg_RNO[0] 149 81
set_location Controler_0/ADI_SPI_0/data_counter[11] 216 91
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr_gray[5] 662 76
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIGVA61[16] 344 54
set_location Controler_0/gpio_controler_0/un11_read_signal_0_a2 143 90
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[5] 199 52
set_location Data_Block_0/FIFOs_Reader_0/event_ram_r_data_status_4 1238 198
set_location UART_Protocol_1/Communication_TX_Arbiter2_0/state_reg_Z[0] 365 55
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/Q[16] 142 48
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r[3] 136 61
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Input_Data_1_0[4] 759 124
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIAPEJ[4] 347 63
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_gray_3[10] 366 27
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[8] 1425 255
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_2[17] 1470 117
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/m168 361 15
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[1] 640 76
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[12] 276 84
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][1] 246 46
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[25] 309 58
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI1OTU 985 126
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_5[6] 310 87
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[27] 1174 342
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rcv_cnt.receive_count_3_i_o4[0] 189 45
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r[1] 182 55
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/fifo_valid 1258 187
set_location Controler_0/gpio_controler_0/Inputs_Last[12] 113 97
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[23] 282 54
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/m68_fast 345 15
set_location Controler_0/SPI_LMX_0/spi_master_0/clk_toggles_lm_0[5] 93 81
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[21] 288 69
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[25] 147 49
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[1] 124 48
set_location Controler_0/Answer_Encoder_0/periph_data[6] 183 63
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_3[18] 1192 174
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[15] 93 42
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/rptr_bin_sync2[7] 685 70
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[4] 353 64
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[38] 277 61
set_location Controler_0/ADI_SPI_0/counter_3[3] 141 78
set_location Controler_0/Answer_Encoder_0/periph_data[8] 184 72
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Input_Data_2_1[11] 1083 139
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[5] 308 54
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[38] 158 48
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_0[0] 874 150
set_location UART_Protocol_0/UART_TX_Protocol_0/UART_TX_Data_0_iv_0[4] 319 75
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_count_RNO[3] 181 45
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[7] 1982 72
set_location Controler_0/gpio_controler_0/Falling_Edge_Detector.4.un102_inputs 116 87
set_location UART_Protocol_0/Communication_TX_Arbiter2_0/state_reg_Z[6] 320 58
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[38] 141 42
set_location Communication_Switch_0/read_data_frame_1[0] 219 82
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[24] 76 52
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[23] 87 48
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[33] 178 57
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[5] 100 49
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[5] 1197 151
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Output_Sample_Part_2[10] 440 82
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer[3] 1227 184
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[0] 64 60
set_location USB_3_Protocol_0/ft601_fifo_interface_0/AF_DATA_Buffer_Z[22] 366 16
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[7] 482 58
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r 264 52
set_location Controler_0/Command_Decoder_0/counter[20] 104 61
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0[4] 241 69
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr[13] 337 25
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[25] 60 51
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_1[10] 243 72
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[19] 379 57
set_location UART_Protocol_1/UART_RX_Protocol_0/counter[22] 190 37
set_location Controler_0/ADI_SPI_0/rx_data_frame[3] 163 85
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[3] 320 73
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[3] 275 31
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[27] 1248 279
set_location Controler_0/ADI_SPI_1/tx_data_buffer[7] 200 76
set_location Controler_0/gpio_controler_0/read_data_frame[2] 148 88
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_14_0_a2[1] 332 30
set_location Data_Block_0/FIFOs_Reader_0/Event_Size_Counter[17] 1265 181
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Event_Counter.un36_trigger_edge_valid_0_o4 316 96
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un1_trg_detect_vector_4 348 96
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_2[15] 333 81
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI4E7C1[1] 343 57
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[1] 62 82
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Order_Unsigned[1] 1213 175
set_location Controler_0/ADI_SPI_0/counter_3[1] 132 81
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[7] 201 52
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[3] 471 61
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_3[9] 1179 174
set_location UART_Protocol_1/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto11_3 176 33
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout[24] 282 49
set_location Data_Block_0/Communication_Builder_0/next_state_1_sqmuxa 1165 132
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft 1108 160
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[0] 1326 187
set_location Controler_0/ADI_SPI_0/addr_counter[25] 242 88
set_location USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_1[7] 281 51
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4_i_m2[0] 157 36
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m3 468 57
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout[4] 287 46
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[14] 294 55
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/emptyilto13_1 631 72
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[34] 129 63
set_location Data_Block_0/Test_Generator_0/Test_Data_3[3] 288 97
set_location UART_Protocol_0/UART_RX_Protocol_0/counter[12] 108 73
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[7] 235 43
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[34] 328 61
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Output_Sample_Part_2[9] 754 124
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1[6] 1079 156
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_10 1188 135
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[8] 239 46
set_location Controler_0/Answer_Encoder_0/periph_data_1[0] 167 81
set_location Controler_0/Answer_Encoder_0/periph_data_3[3] 192 84
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/fwft_Q_r_Z[6] 1259 169
set_location Controler_0/Reset_Controler_0/PULSE_LENGTH_1_sqmuxa 218 72
set_location Data_Block_0/Communication_Builder_0/next_state_1_0[6] 1180 126
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[3] 181 75
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[10] 426 58
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[9] 742 124
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r[7] 236 55
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z[26] 309 49
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[4] 121 46
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1[19] 143 30
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q[0] 347 54
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Enable_F_i_a2_2 1181 132
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[12] 445 106
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[10] 38 58
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[12] 319 55
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[10] 429 58
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Size[2] 1242 180
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer[16] 85 85
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[8] 1200 151
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[0] 61 82
set_location UART_Protocol_0/mko_0/counter[18] 84 151
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Output_Sample_Part_2[11] 803 145
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1[2] 910 174
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[28] 117 51
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[42] 1611 213
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO[19] 347 96
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[4] 209 64
set_location Data_Block_0/Test_Generator_0/Test_Data_7[7] 556 136
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m194 285 63
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/un4_fifo_rd_en_0 486 69
set_location USB_3_Protocol_0/ft601_fifo_interface_0/AF_DATA_Buffer_Z[26] 454 16
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[2] 423 55
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[0] 457 57
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[22] 292 70
set_location Controler_0/Answer_Encoder_0/periph_data[3] 202 69
set_location Controler_0/ADI_SPI_0/sclk_4 137 81
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_0[0] 1218 144
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI6LA61[11] 347 57
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_0[1] 283 96
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[21] 310 82
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[23] 86 58
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[29] 120 28
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[57] 1572 144
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q[14] 436 15
set_location Data_Block_0/Communication_Builder_0/state_reg[4] 1206 115
set_location Data_Block_0/Communication_Builder_0/wait_next_state[4] 1178 130
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[25] 1998 123
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout[26] 247 49
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[29] 292 73
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[5] 90 37
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.op_gt.un1_finite_event_counterlto31_i_a2_16 282 96
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[14] 357 55
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/m28_fast 339 15
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rx[5] 199 64
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[4] 485 61
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk8.un3_almostfulli_assertlto12_1 340 36
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[39] 136 48
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state[2] 310 79
set_location Controler_0/ADI_SPI_0/assert_data_3_0_a2 134 81
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_5_0_a2[7] 266 36
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[9] 487 57
set_location Controler_0/Answer_Encoder_0/periph_data_2[0] 164 81
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/Q[36] 150 51
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[8] 60 42
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][11] 369 28
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[10] 396 60
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[20] 403 57
set_location Controler_0/Reset_Controler_0/Counter_EXT_PULSE[14] 234 70
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_1_i_o2[0] 241 27
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft 416 109
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[0] 468 61
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[2] 48 52
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[35] 1823 63
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/emptyi_fwftlto10 206 48
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_RNO_0[15] 253 72
set_location Controler_0/gpio_controler_0/Falling_Edge_Detector.3.un97_inputs 79 87
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO_0 127 60
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/REN_d1_RNIR28G 1138 171
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_50[12] 111 96
set_location USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_1_a2[14] 309 45
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[6] 811 88
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[6] 1256 187
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk17.u_corefifo_fwft/un4_update_dout_1_0 1112 159
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[3] 98 54
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_bit_cnt[1] 58 61
set_location Controler_0/Reset_Controler_0/un1_state_reg_2 208 75
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/rx_data_frame[1] 188 64
set_location UART_Protocol_0/UART_RX_Protocol_0/counter[28] 124 73
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[9] 293 72
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO[2] 317 99
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_4_i_o2[11] 365 27
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[16] 331 72
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[36] 122 46
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_bin_sync2[4] 328 34
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[3] 808 88
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Input_Data_2_1[4] 396 100
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIVK2D2[14] 359 54
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/un1_rx_bit_cnt_1.CO1 190 51
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[11] 1155 171
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[16] 330 73
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M[4] 278 97
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r[6] 139 61
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/empty_RNIHED11 271 54
set_location Data_Block_0/Communication_Builder_0/Event_Number_Buffer[4] 1190 175
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIAK7C1[4] 356 57
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[7] 347 61
set_location USB_3_Protocol_0/Communication_TX_Arbiter2_0/state_reg_ns_a2_0_a2[6] 326 51
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r[1] 994 175
set_location UART_Protocol_0/UART_RX_Protocol_0/state_reg[13] 30 46
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[20] 85 52
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[24] 1071 36
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m68 284 63
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_valid 250 58
set_location Controler_0/gpio_controler_0/Rising_Edge_Detector.6.un32_inputs 127 87
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIRHND1 1115 171
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[23] 391 58
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[21] 310 76
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[10] 1461 195
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[13] 1148 118
set_location Controler_0/Reset_Controler_0/PULSE_INT_Mask[1] 262 76
set_location UART_Protocol_1/UART_RX_Protocol_0/Decode_data[1] 147 43
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q[9] 349 54
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_2[0] 321 123
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[3] 1124 36
set_location UART_Protocol_0/UART_RX_Protocol_0/Decode_data[29] 15 46
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr[5] 353 34
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/tx_RNO 302 78
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[11] 811 91
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m148 273 63
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_1[0] 795 90
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r[2] 1268 184
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[8] 357 64
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_shift_11[1] 38 54
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[4] 162 52
set_location Data_Block_0/Test_Generator_0/Test_Data_6[1] 680 133
set_location Controler_0/ADI_SPI_0/sdio_1_RNO 151 84
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r[4] 185 55
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[14] 1134 172
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r 192 49
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[3] 307 70
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[5] 74 55
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[8] 997 124
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[8] 110 45
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/un4_update_dout_1 247 57
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[35] 91 48
set_location Data_Block_0/Communication_Builder_0/Event_Number_Buffer[8] 1184 175
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[11] 314 72
set_location Data_Block_0/Test_Generator_0/Test_Data_3[9] 294 97
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[6] 1141 118
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[8] 318 73
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[31] 130 57
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[3] 1306 202
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIK7F61[36] 352 60
set_location Data_Block_0/FIFOs_Reader_0/state_reg_ns_a3[3] 1246 198
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[25] 145 48
set_location Controler_0/Reset_Controler_0/read_data_frame_6[13] 237 75
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r[4] 1091 154
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[5] 1971 345
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[35] 108 48
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r[2] 135 61
set_location Controler_0/SPI_LMX_0/spi_master_0/rxBuffer_0_sqmuxa_i_a2 104 81
set_location Controler_0/Reset_Controler_0/read_data_frame_6[7] 215 72
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[6] 427 55
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_5_0_a2[7] 438 51
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[1] 111 37
set_location Controler_0/gpio_controler_0/CLEAR_REG_RF_MASK[6] 95 91
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Input_Data_2_1[9] 561 133
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[17] 386 55
set_location Data_Block_0/Communication_Builder_0/wait_next_state[2] 1189 133
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[4] 1073 160
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[39] 125 64
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[39] 157 49
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[6] 392 61
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk8.un2_almostfulli_deassertlto12_2_0 346 36
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[20] 1491 288
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[9] 268 37
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[28] 284 69
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[5] 1200 136
set_location Data_Block_0/Test_Generator_0/Test_Data_2[10] 619 100
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/wptr_gray_3[1] 636 75
set_location Controler_0/Reset_Controler_0/REG_INT_Resets[3] 251 82
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[39] 99 48
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[9] 453 64
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[7] 180 75
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[27] 374 54
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/ACQ_Counters_Reset 254 85
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[15] 594 166
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m191 248 63
set_location USB_3_Protocol_0/ft601_fifo_interface_0/AF_DATA_Buffer_Z[6] 452 16
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.wptr_gray[3] 661 79
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[20] 376 58
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/m66_fast 452 15
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[15] 274 70
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[13] 813 91
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m128 314 60
set_location Controler_0/ADI_SPI_1/counter[0] 105 82
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r[10] 336 55
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO[0] 880 165
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets[15] 213 70
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER[14] 175 91
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_10 1109 144
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer[8] 199 73
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/m123 453 15
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q[5] 358 54
set_location Controler_0/ADI_SPI_0/tx_data_buffer_0_sqmuxa_1_i_o2 215 84
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][9] 340 28
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[6] 259 82
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[1] 1193 151
set_location USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_1[4] 311 45
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_9 1165 117
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[3] 219 49
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr_gray[12] 366 31
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr_gray[0] 338 25
set_location UART_Protocol_1/mko_0/counter[11] 119 70
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[28] 287 70
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[27] 384 51
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][9] 356 31
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un2_control_abort_4_0_0_1 323 99
set_location Controler_0/gpio_controler_0/state_reg[1] 148 82
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[11] 1075 168
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[8] 178 76
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][0] 241 46
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4_i_m2[11] 151 33
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[4] 50 49
set_location Data_Block_0/Communication_Builder_0/wait_next_state[11] 1191 133
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][9] 663 73
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[20] 1495 309
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_RNO[0] 455 63
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[7] 430 61
set_location Controler_0/Reset_Controler_0/REG_INT_Resets[6] 269 73
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[8] 213 64
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[18] 111 52
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[29] 94 46
set_location Controler_0/Command_Decoder_0/decode_vector[2] 148 70
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1[2] 1273 189
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Input_Data_1_0[11] 819 133
set_location Controler_0/ADI_SPI_0/rx_data_buffer[3] 167 82
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[15] 408 57
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[10] 1302 190
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Input_Data_2_1[9] 293 106
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[8] 381 106
set_location USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_1[16] 331 48
set_location Data_Block_0/Communication_Builder_0/next_state_1_sqmuxa_2 1192 132
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[15] 244 61
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Event_Counter.un33_trigger_edge_valid 299 96
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/rptr_bin_sync2[11] 676 70
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[37] 293 51
set_location Controler_0/ADI_SPI_0/un1_state_reg_6_i_a2 136 81
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_50[4] 104 87
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[9] 514 58
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[8] 1203 136
set_location Controler_0/gpio_controler_0/Inputs_Last[6] 123 88
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi 1139 171
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[9] 141 46
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/fwft_Q_r_Z[4] 1067 271
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_1[3] 251 84
set_location Controler_0/SPI_LMX_0/spi_master_0/fsm_timer_RNO[2] 91 78
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask[6] 76 97
set_location Controler_0/gpio_controler_0/state_reg[5] 152 82
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_bin_sync2[10] 360 28
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RE_d1 58 58
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[22] 295 69
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Threshold[5] 311 85
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r[2] 354 55
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[2] 67 79
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q[16] 409 15
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/empty_RNIMN0L2 367 54
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[13] 279 70
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[3] 28 64
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[21] 165 73
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING[13] 84 88
set_location Controler_0/Answer_Encoder_0/periph_data_9[0] 165 81
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m67_e_23 194 90
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr_RNO[0] 653 69
set_location Controler_0/Answer_Encoder_0/state_reg_ns_a2[4] 165 57
set_location UART_Protocol_1/UART_RX_Protocol_0/Second_Nibble_Complementary[0] 145 43
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[7] 1220 142
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[4] 279 85
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[33] 335 61
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[33] 98 48
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[10] 153 31
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[2] 62 55
set_location Controler_0/Communication_CMD_MUX_0/Communication_REQ_2 141 57
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_2[19] 1626 156
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[25] 291 70
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/rptr_bin_sync2[1] 666 70
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[3] 202 70
set_location Controler_0/Reset_Controler_0/un7_write_signal_0_a2 236 81
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[4] 262 58
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/un1_afull_r_1_sqmuxa_i_0_3_tz 1088 156
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_2[0] 535 180
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI8PC61[21] 307 63
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[5] 240 64
set_location Data_Block_0/Communication_Builder_0/next_state_1_sqmuxa_1 1183 132
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memraddr_r[0] 313 28
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m85 267 60
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[14] 72 81
set_location Data_Block_0/FIFOs_Reader_0/Event_Size_Counter[15] 1263 181
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[9] 104 52
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_1[0] 1213 144
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[12] 318 97
set_location UART_Protocol_1/UART_TX_Protocol_0/state_reg_RNO[0] 394 69
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un2_control_abort_4_0_0 319 99
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[25] 380 57
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/re_set 1137 142
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[10] 440 145
set_location Data_Block_0/Communication_Builder_0/Event_Start_ADDR_Buffer[16] 1376 217
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[30] 297 64
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][5] 257 31
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[7] 511 57
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0[11] 242 75
set_location Controler_0/Reset_Controler_0/un20_write_signal_0_a2_0 235 81
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[6] 1152 141
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[16] 179 42
set_location Data_Block_0/Communication_Builder_0/op_ge.un1_fsm_timerlto7_4 1160 132
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte[4] 39 55
set_location CFG0_GND_INST 336 78
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r[0] 1074 157
set_location Controler_0/gpio_controler_0/TMP_OR_Counter_Input[5] 70 88
set_location UART_Protocol_0/UART_RX_Protocol_0/nibbles_fault3_3 24 54
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[8] 293 118
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft_RNO_0 1183 150
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[0] 283 73
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/m26_fast 454 15
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/empty_RNO 249 57
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[22] 64 57
set_location Controler_0/Answer_Encoder_0/periph_data[2] 181 63
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[22] 283 58
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[33] 325 60
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/update_dout 408 60
set_location Controler_0/ADI_SPI_1/un1_tx_data_buffer[3] 195 75
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[2] 339 124
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[2] 264 70
set_location Controler_0/Reset_Controler_0/PULSE_EXT_Mask[12] 250 76
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_1[0] 373 108
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r[8] 141 61
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[1] 123 48
set_location Controler_0/SPI_LMX_0/spi_master_0/rxBuffer[2] 225 85
set_location Data_Block_0/Communication_Builder_0/next_state_cnst_i_a2[5] 1184 126
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Output_Sample_Part_2[8] 765 136
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M_1_sqmuxa_0_a2 293 90
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[8] 1128 172
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[12] 1232 145
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[12] 1179 118
set_location Controler_0/Reset_Controler_0/REG_INT_Resets[13] 259 76
set_location UART_Protocol_1/UART_RX_Protocol_0/state_reg_ns_a4[6] 152 36
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[8] 45 46
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0_5 198 48
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[18] 93 85
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_9 1222 192
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[0] 1237 184
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[6] 432 151
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout[3] 266 46
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/m177 346 15
set_location Controler_0/Answer_Encoder_0/periph_data_6[5] 159 84
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r[7] 929 139
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1[0] 1267 183
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memraddr_r[7] 164 10
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[27] 313 61
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr[3] 351 34
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[2] 54 43
set_location UART_Protocol_0/UART_RX_Protocol_0/state_reg[11] 34 46
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[3] 429 151
set_location Controler_0/Reset_Controler_0/un17_write_signal_0_a2 215 78
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_0[0] 392 105
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/m70_fast 347 15
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Input_Data_1_0[9] 822 106
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[11] 315 64
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/rx_data_frame[12] 191 73
set_location USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_1_a2[29] 293 45
set_location Controler_0/gpio_controler_0/TMP_OR_Counter_Input[10] 74 97
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_9 358 123
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[4] 425 55
set_location UART_Protocol_0/UART_TX_Protocol_0/UART_TX_Data_0_iv_0_a2_0[0] 313 75
set_location Data_Block_0/Communication_Builder_0/Read_Sample_0[9] 1181 202
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[6] 390 61
set_location Controler_0/ADI_SPI_1/addr_counter[6] 164 79
set_location Controler_0/Reset_Controler_0/REG_INT_Resets[2] 269 76
set_location UART_Protocol_1/UART_TX_Protocol_0/counter_n4 411 63
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[1] 99 52
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0[12] 245 75
set_location Controler_0/gpio_controler_0/read_data_frame_8_2_i_m2[5] 77 90
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[4] 293 82
set_location UART_Protocol_0/UART_RX_Protocol_0/counter[5] 101 73
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_8 1231 192
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[16] 391 55
set_location USB_3_Protocol_0/ft601_fifo_interface_0/AF_DATA_Buffer_Z[1] 449 16
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_1_0[13] 330 84
set_location Controler_0/Communication_ANW_MUX_0/state_reg_Z[1] 203 58
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[39] 269 64
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[15] 312 61
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/empty 1138 145
set_location Controler_0/Answer_Encoder_0/periph_data_6[1] 163 81
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto14 1181 150
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[29] 385 57
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Input_Data_1_0[6] 336 97
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr[12] 336 25
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][6] 213 43
set_location Controler_0/Answer_Encoder_0/state_reg_Z[0] 157 58
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/REN_d1 349 28
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[34] 1319 123
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[8] 1124 142
set_location Controler_0/gpio_controler_0/read_data_frame_8_0_i_m2[15] 130 90
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/wptr_bin_sync2[5] 254 31
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Input_Data_1_0[0] 678 133
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[11] 1238 183
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[7] 114 84
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/re_set_RNO 1161 171
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_valid 485 70
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[11] 107 57
set_location Controler_0/ADI_SPI_1/divider_enable 117 82
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[3] 144 46
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Output_Sample_Part_2[3] 374 97
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un1_internal_write_signal_0 290 90
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[12] 69 61
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[4] 18 52
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[1] 390 55
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[21] 119 57
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[26] 279 75
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[4] 737 124
set_location Controler_0/SPI_LMX_0/SPI_interface_0/rx_data_frame[6] 199 88
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][10] 64 49
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r[18] 352 49
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr_gray[13] 365 31
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_shift_11[2] 37 54
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[6] 238 52
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q[16] 351 48
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r4_i_a2 242 51
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[28] 265 57
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[21] 91 57
set_location Data_Block_0/Test_Generator_0/Test_Data_7[0] 682 133
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r[5] 234 55
set_location Controler_0/gpio_controler_0/Rising_Edge_Detector.4.un22_inputs 102 87
set_location Controler_0/Answer_Encoder_0/periph_data_6[7] 177 84
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/Q[0] 109 57
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[4] 678 64
set_location Data_Block_0/FIFOs_Reader_0/Event_Number_Counter[4] 1216 202
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft 981 124
set_location Data_Block_0/Communication_Builder_0/next_state[10] 1186 129
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[5] 55 49
set_location Controler_0/gpio_controler_0/CLEAR_REG_RF_MASK[2] 75 88
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_2[7] 1620 156
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_4[25] 1197 99
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[8] 441 106
set_location UART_Protocol_1/UART_RX_Protocol_0/counter[4] 172 37
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[1] 1196 136
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memraddr_r[4] 610 64
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.wptr[3] 268 28
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[14] 81 58
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[6] 295 82
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[4] 1191 142
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4[15] 276 45
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0[10] 246 69
set_location Controler_0/SPI_LMX_0_0/spi_master_0/clk_toggles_lm_0[4] 151 72
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[8] 256 61
set_location Data_Block_0/Communication_Builder_0/next_state_1_sqmuxa_RNIQIME 1171 132
set_location Data_Block_0/Communication_Builder_0/next_state[2] 1193 132
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[22] 104 43
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r[9] 1161 181
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/wptr_gray_3[0] 637 75
set_location USB_3_Protocol_0/ft601_fifo_interface_0/AF_DATA_Buffer_Z[19] 407 16
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv[6] 205 69
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Number[6] 1208 201
set_location Controler_0/SPI_LMX_0_0/spi_master_0/un1_receive_transmit_0_sqmuxa_0_0 168 75
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[2] 507 61
set_location Controler_0/gpio_controler_0/read_data_frame_8_1_i_m2[5] 155 90
set_location Data_Block_0/Test_Generator_0/Test_Data_2[3] 612 100
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Input_Data_2_1[6] 853 160
set_location Data_Block_0/Test_Generator_0/Test_Data_5[4] 757 127
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[2] 966 97
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[6] 343 124
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout[9] 258 49
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/wptr_gray_3[5] 650 75
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4[10] 295 48
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][4] 435 61
set_location Data_Block_0/FIFOs_Reader_0/event_ram_r_data_status 1239 198
set_location UART_Protocol_0/UART_TX_Protocol_0/Part_TX_Data[5] 323 76
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[6] 338 97
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_1_i_o2[0] 56 45
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[6] 255 37
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_bit_sel[2] 366 64
set_location Controler_0/ADI_SPI_1/addr_counter[20] 178 79
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[7] 432 52
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[19] 889 225
set_location Controler_0/Communication_ANW_MUX_0/state_reg_RNO[0] 198 57
set_location Controler_0/gpio_controler_0/CLEAR_REG_INPUTs_RISING_COUNTER_RNO 136 84
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Number[19] 1234 201
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNICM7C1[5] 355 57
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m18 36 60
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[23] 107 78
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[11] 1034 210
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[24] 1146 168
set_location UART_Protocol_0/mko_0/counter[10] 76 151
set_location Controler_0/Command_Decoder_0/FaultCounter_Elapsed 118 61
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_0[3] 299 90
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_1[0] 1214 144
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[26] 440 16
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0 1153 162
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[4] 377 106
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[0] 645 76
set_location Data_Block_0/Communication_Builder_0/Read_Sample_1[1] 1186 262
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[9] 325 88
set_location UART_Protocol_0/UART_RX_Protocol_0/state_reg_ns[13] 34 51
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[10] 83 46
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[11] 154 34
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/REN_d1_RNI8CAF 1099 156
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[11] 102 42
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Input_Data_2_1[6] 914 106
set_location Controler_0/Reset_Controler_0/un8_write_signal_2_0_a2 214 78
set_location Controler_0/Command_Decoder_0/counter[9] 93 61
set_location Controler_0/Command_Decoder_0/decode_vector[5] 163 70
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rcv_cnt.receive_count_3_i_a4[0] 40 63
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout[5] 276 49
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[20] 137 54
set_location Controler_0/Reset_Controler_0/read_data_frame[6] 211 73
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_0_a2[3] 386 51
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[5] 459 55
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_count_RNO[0] 180 45
set_location Controler_0/gpio_controler_0/Inputs_Last[5] 75 91
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0_5 483 69
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[3] 880 151
set_location Controler_0/Answer_Encoder_0/periph_data_3[1] 224 81
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/emptyi_fwftlto10_8 205 48
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m111 276 54
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[8] 309 124
set_location UART_Protocol_0/UART_RX_Protocol_0/Decode_data[13] 18 61
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER[8] 119 91
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[1] 456 55
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIM4PC1[4] 359 63
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[12] 276 85
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[31] 375 61
set_location UART_Protocol_0/mko_0/counter[14] 80 151
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv[6] 269 72
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][10] 440 55
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[6] 970 97
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[3] 292 82
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.wptr_gray[9] 258 28
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r[17] 330 46
set_location Controler_0/Answer_Encoder_0/periph_data_6[0] 158 81
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/fwft_Q_r_Z[4] 1092 190
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[16] 401 55
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_11 525 114
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[13] 314 124
set_location UART_Protocol_0/UART_RX_Protocol_0/Decode_data[24] 21 55
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1[1] 1191 138
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[0] 110 37
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memraddr_r[4] 161 10
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[1] 270 207
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[40] 1905 207
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Output_Sample_Part_2[7] 758 124
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[11] 371 31
set_location Communication_Switch_0/state_reg[4] 147 82
set_location Controler_0/ADI_SPI_0/counter[4] 136 79
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[4] 439 61
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[3] 1249 187
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr[0] 362 34
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[11] 1304 189
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sresetn_4_i_0_0 1184 117
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[14] 391 60
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[8] 384 57
set_location Controler_0/ADI_SPI_1/busy 109 79
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[2] 291 82
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[1] 734 124
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][6] 442 61
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Trigger_Edge_Location_16[1] 350 96
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[13] 410 109
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[1] 278 195
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Input_Data_1_0[5] 820 106
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[7] 234 46
set_location Data_Block_0/Communication_Builder_0/Event_Number_Buffer[18] 1192 175
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[36] 241 63
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[12] 116 48
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[54] 1080 210
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[4] 289 118
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_gray_3[11] 368 27
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/rptr_bin_sync2[5] 666 76
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rx[2] 201 64
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/fifo_valid_RNIP8GL1 200 48
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[21] 307 64
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[4] 669 76
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q[21] 357 48
set_location UART_Protocol_1/mko_0/counter[13] 121 70
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[24] 86 51
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[9] 250 37
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[22] 99 54
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[1] 325 57
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[29] 74 52
set_location Controler_0/gpio_controler_0/CLEAR_REG_RF_MASK[1] 99 91
set_location Controler_0/gpio_controler_0/Outputs_6_1_0[3] 137 90
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[12] 177 42
set_location UART_Protocol_0/mko_0/counter[22] 88 151
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/REN_d1 147 28
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[11] 279 73
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[0] 1060 181
set_location Controler_0/Reset_Controler_0/un16_set_pulse_ext_cry_15_RNIH06E 236 69
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[7] 503 64
set_location Controler_0/SPI_LMX_0/spi_master_0/clk_toggles_lm_0[1] 90 81
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[9] 809 91
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[1] 1214 142
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[9] 56 46
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[24] 328 72
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[12] 98 46
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state_ns_0[5] 368 60
set_location UART_Protocol_0/UART_RX_Protocol_0/counter[11] 107 73
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[21] 387 61
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1[8] 935 138
set_location Controler_0/Reset_Controler_0/PULSE_LENGTH[10] 234 79
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/TRG_Unit_Detect_RNO 490 96
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[7] 482 57
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[28] 84 46
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_1[0] 749 123
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[11] 362 28
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Input_Data_2_1[7] 818 133
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIJ82D2[10] 337 54
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_0_a2[7] 414 57
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_14_0_a2[1] 348 24
set_location UART_Protocol_1/UART_TX_Protocol_0/state_reg_ns_0[4] 393 63
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[8] 202 52
set_location UART_Protocol_1/UART_RX_Protocol_0/counter[27] 195 37
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[10] 290 76
set_location Controler_0/Answer_Encoder_0/periph_data_9[7] 176 84
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state[1] 305 79
set_location UART_Protocol_1/UART_TX_Protocol_0/counter[3] 414 64
set_location UART_Protocol_1/UART_RX_Protocol_0/First_Nibble_Value[3] 157 43
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[22] 296 55
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][8] 353 31
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[5] 197 43
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r[3] 1090 154
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1[1] 994 174
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIVN5D2[23] 326 63
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[21] 349 58
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[7] 103 52
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[0] 393 52
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1[38] 151 27
set_location Controler_0/Reset_Controler_0/CLEAR_PULSE_EXT_1_sqmuxa_i 211 75
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m252 354 60
set_location Controler_0/ADI_SPI_0/un1_wr_addr_buffer_i_m2[9] 139 75
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNI6ELC[0] 313 99
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_1 297 78
set_location UART_Protocol_0/UART_TX_Protocol_0/counter[0] 341 76
set_location Controler_0/Command_Decoder_0/counter[21] 105 61
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer[8] 109 85
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r[7] 1094 154
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/empty_RNIIJ232 366 54
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m272 433 57
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[12] 877 166
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[12] 1192 159
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[2] 323 61
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r[24] 340 55
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout[21] 260 52
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_iv_1[0] 266 84
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_7_0_a2[5] 49 48
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_bin_sync2[11] 338 34
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO_1 239 54
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[3] 66 57
set_location Data_Block_0/FIFOs_Reader_0/Event_Number_Counter[5] 1217 202
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/m135 450 15
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_10_0_a2[2] 260 33
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[2] 1254 168
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[4] 59 49
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[2] 231 31
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft 452 55
set_location Controler_0/ADI_SPI_0/un1_wr_addr_buffer[0] 143 72
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[7] 335 73
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_11 1136 171
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[10] 695 73
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[29] 93 55
set_location Controler_0/Reset_Controler_0/read_data_frame[13] 237 76
set_location Data_Block_0/Communication_Builder_0/Read_Sample_1[2] 592 166
set_location Controler_0/ADI_SPI_0/state_reg[1] 210 85
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Input_Data_2_1[5] 489 97
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[12] 407 55
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_1_0[12] 334 84
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/un1_afull_r_1_sqmuxa_i_0_0 1091 156
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][0] 525 61
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Output_Sample_Part_2[4] 609 97
set_location USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_1[21] 291 45
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[0] 337 124
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft_RNO 1139 144
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un13_read_signal_0_a2 292 87
set_location UART_Protocol_0/mko_0/MKO_OUT 62 151
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[7] 327 70
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un1_trg_detect_vector_5 358 96
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs[7] 98 88
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/re_set 1161 172
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/m120 407 15
set_location USB_3_Protocol_0/ft601_fifo_interface_0/AF_DATA_Buffer_Z[29] 402 16
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[29] 92 54
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[1] 230 61
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Address_Unsigned[4] 1361 217
set_location Controler_0/gpio_controler_0/un20_write_signal_2 104 84
set_location Data_Block_0/Test_Generator_0/Test_Data_4[7] 820 136
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/empty_RNI1K821 315 57
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[8] 81 46
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_8 796 150
set_location UART_Protocol_0/UART_TX_Protocol_0/state_reg[10] 335 76
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[3] 64 82
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/un1_afull_r_1_sqmuxa_i_0_1 1087 156
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[2] 783 151
set_location Controler_0/ADI_SPI_1/addr_counter[12] 170 79
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/REN_d1 124 61
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[14] 294 73
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNIO78O 124 60
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[7] 117 37
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[6] 300 76
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO[8] 325 96
set_location UART_Protocol_1/UART_TX_Protocol_0/state_reg_RNO[5] 385 63
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[3] 287 79
set_location Controler_0/ADI_SPI_0/tx_data_buffer_0_sqmuxa_1_i_o2_RNIMAG01 209 84
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[26] 2221 309
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.wptr_gray[6] 258 31
set_location Controler_0/gpio_controler_0/CLEAR_REG_INPUTs_RISING 105 85
set_location Controler_0/SPI_LMX_0/spi_master_0/rxBuffer[5] 216 85
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[37] 264 61
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/empty_RNIJK6V 365 54
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/empty 490 70
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Order_Unsigned[2] 1214 175
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][7] 62 43
set_location Controler_0/Answer_Encoder_0/periph_data_9[3] 193 84
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI1PJ51 1164 117
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r[3] 184 55
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/m171 397 15
set_location Data_Block_0/Communication_Builder_0/Read_Sample_3[0] 1182 262
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/emptyi_fwftlto10_6 455 51
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[2] 414 55
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[0] 1269 184
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Threshold[10] 304 85
set_location Controler_0/ADI_SPI_1/addr_counter[7] 165 79
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[9] 154 16
set_location Data_Block_0/Test_Generator_0/Test_Data_6[11] 800 136
set_location Controler_0/ADI_SPI_0/addr_counter[27] 244 88
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Input_Data_2_1[7] 818 106
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[10] 1183 157
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[7] 140 64
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_9_0_a2[0] 219 48
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[30] 290 69
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer[17] 1244 181
set_location Data_Block_0/Test_Generator_0/Test_Data_3[6] 291 97
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_4_i_o2[8] 440 51
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Output_Sample_Part_2[10] 767 136
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[8] 1189 142
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0[3] 210 69
set_location Data_Block_0/Communication_Builder_0/Packet_Counter[16] 1192 172
set_location Controler_0/gpio_controler_0/TMP_OR_Counter_Input[14] 69 91
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Address_Unsigned[8] 1365 217
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][3] 55 43
set_location Controler_0/Answer_Encoder_0/periph_data_3[0] 217 81
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r[2] 154 55
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[29] 382 60
set_location Controler_0/Command_Decoder_0/Has_Answer_2_0_i_m4 94 69
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout[23] 294 49
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[6] 511 61
set_location Controler_0/gpio_controler_0/Rising_Edge_Detector.7.un37_inputs 99 87
set_location Controler_0/Reset_Controler_0/Counter_INT_PULSE[7] 251 79
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO[0] 442 108
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2 226 30
set_location Controler_0/ADI_SPI_1/data_counter[21] 202 82
set_location UART_Protocol_0/UART_RX_Protocol_0/First_Nibble_Value[1] 27 55
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[12] 72 58
set_location UART_Protocol_1/mko_0/op_gt.mko_out2lto25_i_a2_0_a2_22 101 69
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[5] 354 64
set_location UART_Protocol_1/UART_RX_Protocol_0/Decode_data[6] 144 43
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer[7] 114 85
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[0] 457 58
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/almostfulli_assert_i_0_o4 432 57
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout[15] 276 46
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[2] 218 49
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_iv_7_RNO[0] 330 81
set_location Controler_0/gpio_controler_0/CLEAR_REG_RF_MASK[7] 101 88
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[9] 490 61
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk3.sc_r5_0_x2_i_x2 1104 171
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[6] 345 31
set_location Controler_0/gpio_controler_0/read_data_frame_8_3_i_m2[4] 108 87
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[23] 93 48
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[8] 486 58
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft_RNO 981 123
set_location Data_Block_0/Communication_Builder_0/Read_Sample_1[8] 1181 97
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r[9] 1096 154
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_0[0] 881 165
set_location Data_Block_0/FIFOs_Reader_0/Event_Size_Counter[14] 1262 181
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[21] 1667 180
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[22] 105 42
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[4] 121 45
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/fifo_valid 219 31
set_location UART_Protocol_1/UART_RX_Protocol_0/Decode_data[10] 100 37
set_location Controler_0/Reset_Controler_0/SYS_Main_Reset_N 336 79
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un21_read_signal_0_a2 263 84
set_location UART_Protocol_0/UART_RX_Protocol_0/Second_Nibble_Value[3] 25 55
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Order_Unsigned[11] 1223 175
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4[13] 121 27
set_location Controler_0/ADI_SPI_0/data_counter[0] 205 91
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[7] 152 16
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.wptr[11] 684 73
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/tx_byte[0] 367 64
set_location Controler_0/gpio_controler_0/read_data_frame_8[9] 160 87
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/fifo_rd_en_i_0_o2 357 123
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/rptr_gray_3[1] 667 69
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[2] 470 61
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[2] 470 64
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[14] 291 73
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO[0] 759 117
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[5] 307 37
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Order_Unsigned[8] 1220 175
set_location UART_Protocol_0/UART_RX_Protocol_0/counter[3] 99 73
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[4] 341 64
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[10] 312 63
set_location Clock_Reset_0/PF_INIT_MONITOR_C0_0/PF_INIT_MONITOR_C0_0/I_INIT 508 2
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1[1] 909 174
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state[0] 300 79
set_location UART_Protocol_0/UART_TX_Protocol_0/state_reg_RNO[3] 325 78
set_location Controler_0/ADI_SPI_0/wr_addr_buffer[9] 139 76
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer[19] 1247 181
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[3] 148 16
set_location UART_Protocol_0/mko_0/op_gt.mko_out2lto25_i_a2_0_a2_16 95 150
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv[15] 326 81
set_location UART_Protocol_1/UART_RX_Protocol_0/counter[1] 169 37
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r[25] 134 49
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[11] 876 166
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[11] 98 57
set_location USB_3_Protocol_0/ft601_fifo_interface_0/AF_DATA_Buffer_Z[17] 398 16
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r[9] 349 55
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO_0 184 57
set_location Controler_0/SPI_LMX_0/spi_master_0/fsm_timer_5_i_m3[0] 92 78
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z[1] 303 46
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[6] 787 151
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[5] 1297 187
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Input_Data_2_1[8] 820 133
set_location UART_Protocol_1/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto5 172 33
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[38] 122 43
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[9] 119 37
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[30] 399 60
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r 46 43
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/un1_samples6_1_0 189 48
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Output_Sample_Part_2[1] 405 97
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m35_i_a2_24 237 84
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[20] 1092 189
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_50[6] 128 87
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[23] 1198 277
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r[10] 986 175
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNII1B61[17] 324 54
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[3] 736 124
set_location Controler_0/ADI_SPI_1/data_counter[30] 211 82
set_location Controler_0/gpio_controler_0/CLEAR_REG_RF_MASK[13] 93 91
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Input_Data_1_0[8] 816 106
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[34] 1240 96
set_location Data_Block_0/Test_Generator_0/Test_Data_0_1[5] 806 106
set_location Data_Block_0/Communication_Builder_0/wait_next_state[5] 1184 130
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_10 1097 171
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/re_set_RNO 155 27
set_location Communication_Switch_0/state_reg_RNIFHTC[5] 144 78
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[17] 142 54
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[8] 1188 142
set_location Data_Block_0/Communication_Builder_0/Read_Sample_3[2] 591 166
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[1] 82 51
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[2] 27 64
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Size[16] 1379 219
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[15] 86 42
set_location Controler_0/gpio_controler_0/Outputs[4] 138 91
set_location Controler_0/ADI_SPI_0/tx_data_buffer[0] 122 85
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[28] 390 58
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/rptr_gray_3[12] 650 69
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout[0] 252 52
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state_ns_a3_0_a2[1] 305 78
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[5] 210 64
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[3] 36 48
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q[30] 332 45
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_count_RNO[0] 39 63
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r[32] 129 55
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[24] 93 69
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m70_0 207 84
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO[10] 329 96
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[5] 402 61
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[9] 439 145
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr_gray[6] 326 28
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[7] 330 69
set_location Controler_0/ADI_SPI_0/ss_n 141 82
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[11] 972 124
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/empty_RNIQSHP 263 54
set_location Controler_0/ADI_SPI_1/addr_counter[16] 174 79
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[3] 172 52
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/INVBLKY0[0] 1379 216
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[13] 46 58
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[10] 810 91
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[7] 260 82
set_location Controler_0/ADI_SPI_0/tx_data_buffer[4] 127 85
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][2] 447 58
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Input_Data_2_1[11] 488 97
set_location UART_Protocol_0/UART_TX_Protocol_0/Last_Byte 340 76
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[19] 335 88
set_location Controler_0/ADI_SPI_1/op_eq.divider_enable38_5 119 81
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[7] 80 46
set_location Controler_0/ADI_SPI_1/tx_data_buffer_0_sqmuxa_1_i_o2_RNIPTHI 120 81
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[16] 313 55
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un19_read_signal_0_a2 299 84
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[10] 110 54
set_location Data_Block_0/Test_Generator_0/Test_Data_6[9] 798 136
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[18] 90 55
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[1] 878 151
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[0] 283 72
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[7] 884 151
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[58] 676 201
set_location UART_Protocol_0/UART_RX_Protocol_0/Diag_Valid_0_i_a2_7 30 51
set_location Controler_0/gpio_controler_0/Counter_RF_Input_Last 158 91
set_location UART_Protocol_1/UART_RX_Protocol_0/state_reg_ns_i_0[1] 120 36
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[28] 346 55
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][0] 352 25
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[10] 1327 186
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[20] 1331 279
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Input_Data_1_0[6] 676 145
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[24] 124 42
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_bit_cnt_4[2] 59 60
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r[6] 187 55
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[4] 221 64
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[1] 470 58
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[32] 292 64
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memraddr_r[8] 614 64
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[39] 92 48
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memraddr_r[2] 608 64
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI0MU82[0] 288 60
set_location UART_Protocol_1/mko_0/counter[2] 110 70
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_0_sqmuxa_0_a4 191 45
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r[0] 133 61
set_location Controler_0/Answer_Encoder_0/periph_data[1] 186 63
set_location Controler_0/gpio_controler_0/read_data_frame_8_3[12] 145 90
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_4[5] 1183 174
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[22] 397 64
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[4] 97 51
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4_i_m2[8] 158 36
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[8] 682 64
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[2] 676 64
set_location USB_3_Protocol_0/Synchronizer_0/Chain[0] 350 16
set_location Controler_0/ADI_SPI_0/addr_counter[8] 225 88
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[14] 136 31
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[16] 95 85
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Number[17] 1226 198
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv[13] 246 75
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[6] 474 64
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][12] 365 28
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[55] 2366 261
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[8] 287 55
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m12 360 54
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/TRG_Unit_Detect_RNO 829 132
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte[3] 42 55
set_location Data_Block_0/Communication_Builder_0/state_reg[10] 1186 130
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_bit_sel_RNO[2] 322 78
set_location Controler_0/ADI_SPI_0/data_counter[27] 232 91
set_location Communication_Switch_0/state_reg_ns_a2[4] 153 81
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[0] 523 61
set_location Controler_0/Answer_Encoder_0/periph_data[9] 180 72
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m16_2 191 48
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[11] 75 58
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_0[13] 273 84
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[29] 183 61
set_location Controler_0/gpio_controler_0/Outputs[14] 97 91
set_location UART_Protocol_0/UART_RX_Protocol_0/state_reg_RNO_0[13] 35 45
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Input_Data_1_0[3] 615 97
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIPK8D2[30] 293 60
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[15] 304 82
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m67_e_16 237 90
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/fwft_Q_r_Z[5] 1353 181
set_location UART_Protocol_1/UART_RX_Protocol_0/state_reg_RNO[11] 128 36
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[31] 184 61
set_location Controler_0/ADI_SPI_1/data_counter[11] 192 82
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[1] 61 55
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[2] 424 61
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_0[0] 794 87
set_location UART_Protocol_0/UART_TX_Protocol_0/counter[1] 344 76
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[2] 255 82
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0_6 458 60
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1[2] 1215 168
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[24] 266 61
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_4_1[20] 1181 96
set_location Communication_Switch_0/read_data_frame_1[2] 220 82
set_location Controler_0/ADI_SPI_1/divider_enable_RNI4BDG 131 81
set_location Data_Block_0/FIFOs_Reader_0/state_reg_RNID0141[1] 1368 219
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[8] 153 16
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Input_Data_2_1[8] 913 106
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[3] 68 79
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[23] 1198 276
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[6] 317 55
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Input_Data_1_0[3] 800 145
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[8] 488 58
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m125 264 63
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m71 283 63
set_location Controler_0/ADI_SPI_0/un1_tx_data_buffer[1] 126 84
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r 1086 154
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[30] 304 61
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[7] 48 45
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r[2] 183 55
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[7] 185 73
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[32] 310 61
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[26] 151 45
set_location Controler_0/Command_Decoder_0/decode_vector_12_8_0_.m21 166 69
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/empty_RNO 319 123
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[49] 1014 216
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[4] 339 31
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[8] 112 58
set_location Controler_0/Reset_Controler_0/SET_PULSE_EXT 206 76
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/REN_d1 61 61
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[50] 1004 279
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/almostfulli_assert_i_0_o3 692 69
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_update_dout 800 150
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lcry_RNO 323 36
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[13] 85 54
set_location UART_Protocol_0/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto20 88 72
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.op_gt.un1_finite_event_counterlto31_i_a2_18 270 84
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[6] 108 51
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[14] 590 165
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[4] 804 91
set_location Controler_0/gpio_controler_0/Inputs_Last[2] 73 88
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_11 1138 141
set_location Controler_0/Reset_Controler_0/un10_write_signal 213 78
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[9] 346 64
set_location Controler_0/gpio_controler_0/Inputs_Last[4] 116 88
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[30] 404 64
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[7] 116 64
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[21] 293 70
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr[10] 334 25
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/wptr_bin_sync2[7] 644 73
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L[13] 268 85
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_RGB1_RGB0 1750 286
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[3] 475 60
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/m138 342 15
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[3] 1280 190
set_location UART_Protocol_1/UART_RX_Protocol_0/counter[26] 194 37
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[23] 87 49
set_location Data_Block_0/Test_Generator_0/Test_Data_0_4_fast[3] 813 105
set_location USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[11] 169 9
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m228 274 63
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING[8] 125 97
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer_0_sqmuxa_i_0_RNIKHI31 153 75
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[9] 973 97
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_0[0] 423 144
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/INVBLKY0[0] 1617 213
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[24] 400 55
set_location Data_Block_0/Communication_Builder_0/Event_Start_ADDR_Buffer[4] 1203 202
set_location Data_Block_0/Communication_Builder_0/Read_Sample_1[9] 1191 100
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Output_Sample_Part_2[11] 300 97
set_location USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_1[22] 329 45
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r[11] 1246 184
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[18] 291 75
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv[8] 303 87
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/emptyi_fwftlto10 60 48
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1[1] 1278 189
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[12] 161 37
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[4] 130 85
set_location UART_Protocol_1/UART_RX_Protocol_0/state_reg_ns_a4[7] 144 36
set_location Data_Block_0/Communication_Builder_0/next_state[0] 1185 132
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[12] 396 57
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[0] 781 151
set_location Controler_0/SPI_LMX_0_0/spi_master_0/clk_toggles_lm_0[5] 155 72
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[37] 60 57
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer[1] 117 85
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER[4] 115 91
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[35] 270 64
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[8] 264 37
set_location Controler_0/SPI_LMX_0/spi_master_0/rxBuffer[11] 168 88
set_location Communication_Switch_0/read_data_frame_4_f0[0] 219 81
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[16] 179 43
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned[2] 1358 211
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[22] 167 73
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][9] 485 58
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[29] 150 46
set_location Controler_0/Communication_CMD_MUX_0/Communication_vote_vector[2] 146 55
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[9] 82 46
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[12] 385 124
set_location Controler_0/Answer_Encoder_0/periph_data_0[4] 157 84
set_location USB_3_Protocol_0/ft601_fifo_interface_0/AF_DATA_Buffer_Z[27] 414 16
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[30] 331 55
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[21] 288 70
set_location Controler_0/Reset_Controler_0/Counter_INT_PULSE[10] 254 79
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIAPA61[13] 325 63
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNO_2 121 60
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Input_Data_2_1[3] 376 97
set_location UART_Protocol_0/UART_RX_Protocol_0/counter[24] 120 73
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[16] 105 48
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][10] 370 28
set_location UART_Protocol_0/UART_RX_Protocol_0/Diag_Valid_0_i_a2_4 33 51
set_location UART_Protocol_0/UART_TX_Protocol_0/UART_TX_Data_0_iv_0[2] 318 75
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIE43D2[19] 348 60
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[16] 344 55
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[0] 479 58
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[34] 252 63
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv[3] 251 81
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout[4] 282 46
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[50] 594 306
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_cnt.xmit_bit_sel_3_a3_0_a2[0] 317 78
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_RNO[0] 270 78
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[4] 173 43
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[37] 124 64
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Size[17] 1268 183
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[6] 92 46
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_1[0] 308 117
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[37] 156 49
set_location Controler_0/REGISTERS_0/state_reg_RNO[2] 79 78
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[11] 1092 172
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[4] 257 55
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_5[2] 301 84
set_location Controler_0/Answer_Encoder_0/periph_data_3[2] 221 81
set_location Data_Block_0/Test_Generator_0/Test_Data_2[9] 618 100
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[7] 2008 36
set_location Data_Block_0/FIFOs_Reader_0/state_reg_rep[2] 1256 199
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_iv_2[0] 297 90
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r[0] 229 55
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_2[3] 1134 96
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[30] 296 70
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Threshold[7] 310 85
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/tx_byte[5] 319 79
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[3] 88 37
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[13] 1205 151
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[14] 303 82
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[6] 1069 168
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[22] 311 82
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[38] 167 34
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[14] 128 31
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr_gray[2] 350 25
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_4_i_o2[8] 264 36
set_location Controler_0/Command_Decoder_0/Has_Answer_2_0_i_o4 84 69
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[0] 305 55
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[9] 430 55
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[9] 296 73
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[8] 213 55
set_location USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_1[26] 309 48
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[7] 133 52
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[9] 226 64
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/REN_d1 415 61
set_location UART_Protocol_1/UART_TX_Protocol_0/UART_TX_Data_0_iv_0_o2[1] 380 63
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[9] 1201 151
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[14] 403 64
set_location USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[28] 237 9
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[5] 1302 202
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[3] 1140 211
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[10] 868 151
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto14 412 108
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[6] 523 57
set_location UART_Protocol_0/UART_RX_Protocol_0/counter[13] 109 73
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[22] 104 54
set_location Data_Block_0/Test_Generator_0/Test_Data_6[8] 797 136
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIETA61[15] 346 57
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z[9] 303 49
set_location Controler_0/gpio_controler_0/Falling_Edge_Detector.10.un132_inputs 72 90
set_location Controler_0/Command_Decoder_0/cmd_data_RNIHDCU3[14] 97 90
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/empty 1072 181
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer[4] 111 85
set_location USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_1_a2[8] 294 45
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[37] 84 42
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_cnt.xmit_bit_sel_3_i_0_o2[3] 319 78
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[13] 329 88
set_location UART_Protocol_0/UART_RX_Protocol_0/counter[9] 105 73
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[9] 439 52
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/emptyi_fwftlto10_6 515 63
set_location USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_1[19] 302 48
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[37] 94 43
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIPH5D2[21] 348 57
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO[1] 316 99
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/un1_afull_r_1_sqmuxa_i_a7_1 1083 156
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[16] 402 54
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[1] 801 91
set_location Controler_0/gpio_controler_0/Inputs_Last[3] 79 88
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/rptr_bin_sync2[10] 688 70
set_location Controler_0/SPI_LMX_0/SPI_interface_0/busy 151 79
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[8] 972 97
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_1[15] 214 69
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[31] 410 58
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/fifo_valid 194 49
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[34] 177 57
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r[8] 907 175
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto14 1223 192
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r 1189 151
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[33] 96 46
set_location Controler_0/ADI_SPI_0/data_counter[17] 222 91
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr[1] 349 34
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[41] 1816 42
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Output_Sample_Part_2[9] 801 145
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[10] 1146 211
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[4] 472 64
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_valid 315 124
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft_RNO 416 108
set_location Data_Block_0/Communication_Builder_0/next_state_0_sqmuxa_1 1190 132
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r[8] 189 55
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/fifo_valid_RNIUPSK 222 51
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv[12] 265 72
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr_RNO[0] 239 33
set_location Data_Block_0/Communication_Builder_0/Read_Sample_3[11] 1768 283
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[18] 166 73
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r[1] 1276 190
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[1] 170 61
set_location Controler_0/Communication_ANW_MUX_0/Communication_vote_vector[2] 169 58
set_location Communication_Switch_0/state_reg_ns[0] 146 81
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[7] 1143 196
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_7_0_a2[5] 492 63
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_10_0_a2[2] 55 42
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_3_sqmuxa 207 75
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[10] 1303 190
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[8] 241 42
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv[4] 249 69
set_location Controler_0/Reset_Controler_0/REG_INT_Resets[5] 259 73
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned[11] 1367 211
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[1] 1189 165
set_location Controler_0/SPI_LMX_0/spi_master_0/state_RNO[1] 105 78
set_location Controler_0/SPI_LMX_0/SPI_interface_0/rx_data_frame[0] 217 82
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Test_Generator_Enable 261 85
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[29] 406 58
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r[1] 1325 187
set_location Controler_0/Answer_Encoder_0/periph_data_7_2[14] 190 84
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[17] 851 336
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO_0[15] 343 96
set_location Controler_0/ADI_SPI_1/state_reg_RNIOKVG1[4] 123 78
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[23] 1675 96
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[20] 296 58
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memraddr_r[0] 157 10
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r[2] 1089 154
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.empty_r_RNIG1C32 366 24
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m10_1 312 57
set_location Data_Block_0/Communication_Builder_0/next_state[12] 1170 132
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[8] 117 46
set_location UART_Protocol_0/UART_RX_Protocol_0/state_reg_ns_i_a4[1] 26 45
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[9] 1197 142
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[21] 166 28
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer[21] 99 79
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[7] 1304 187
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[4] 149 16
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[6] 1092 181
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_RNO_0[2] 271 75
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Order_Unsigned[5] 1217 175
set_location UART_Protocol_0/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto13 84 72
set_location UART_Protocol_1/UART_RX_Protocol_0/state_reg_ns_a4[8] 139 36
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[9] 167 55
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_1_0_a2[0] 333 30
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/REN_d1 241 58
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[23] 315 69
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[3] 663 70
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[6] 379 106
set_location UART_Protocol_0/UART_RX_Protocol_0/counter[29] 125 73
set_location UART_Protocol_1/UART_TX_Protocol_0/counter[4] 411 64
set_location Controler_0/ADI_SPI_1/un1_state_reg_6_i_a2 111 78
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIARC61[22] 329 54
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/REN_d1_RNIG5NJ 249 51
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[37] 255 61
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[18] 90 54
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame[3] 288 88
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.wptr_gray[1] 229 31
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI9VU82[3] 348 54
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[11] 312 124
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[3] 53 43
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state[5] 368 61
set_location UART_Protocol_1/mko_0/counter[0] 108 70
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[3] 376 106
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_10 1136 141
set_location Data_Block_0/Communication_Builder_0/Packet_Counter[3] 1179 172
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Number[18] 1232 201
set_location UART_Protocol_1/UART_RX_Protocol_0/ETX_Detect_0_sqmuxa_0_a2 145 36
set_location UART_Protocol_0/UART_RX_Protocol_0/counter[31] 127 73
set_location Data_Block_0/Communication_Builder_0/next_state_1[5] 1184 129
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[6] 930 142
set_location Data_Block_0/Communication_Builder_0/Read_Sample_2[3] 1755 88
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[36] 124 49
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_top_fwft_r 987 127
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/Q[8] 113 57
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_7_0_a2[5] 432 60
set_location Controler_0/ADI_SPI_1/op_eq.divider_enable38_4 116 81
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[2] 42 49
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[12] 693 73
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[36] 73 52
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[14] 975 124
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1[6] 989 174
set_location Communication_Switch_0/Builder_Enable_1 341 69
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r[20] 145 55
set_location Controler_0/Reset_Controler_0/read_data_frame_6[10] 244 72
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/TRG_Unit_Detect_RNO 519 117
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[7] 245 43
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr_gray[2] 662 70
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[31] 362 16
set_location UART_Protocol_0/UART_TX_Protocol_0/UART_TX_Data_0_iv_0[7] 312 75
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[29] 251 61
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[10] 263 82
set_location Controler_0/SPI_LMX_0/spi_master_0/rx[6] 213 88
set_location USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[12] 212 3
set_location Controler_0/ADI_SPI_0/data_counter[5] 210 91
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[6] 355 64
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/fifo_valid_RNIO1LF 411 60
set_location Controler_0/SPI_LMX_0/spi_master_0/fsm_timer_RNO[0] 88 78
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[3] 256 82
set_location Data_Block_0/FIFOs_Reader_0/state_reg[4] 1200 199
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/empty_RNIM83S1 370 54
set_location Data_Block_0/Communication_Builder_0/next_state_1[11] 1191 132
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[5] 1094 181
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[8] 420 52
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[10] 298 75
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[0] 152 45
set_location Communication_Switch_0/Communication_vote_vector[0] 345 70
set_location Data_Block_0/Communication_Builder_0/next_state_cnst_i_a2_1[1] 1187 132
set_location Controler_0/gpio_controler_0/read_data_frame_8_3_i_m2[2] 117 87
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi 801 150
set_location Controler_0/ADI_SPI_1/state_reg_RNIH34I[4] 160 84
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_9 1113 144
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO_0[13] 346 96
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[10] 443 106
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[4] 40 43
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r[6] 1093 154
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[6] 308 37
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[22] 155 45
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[10] 179 52
set_location UART_Protocol_1/UART_RX_Protocol_0/First_Nibble_Value[0] 159 43
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[6] 272 70
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[10] 467 52
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[5] 208 43
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO[0] 873 150
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[20] 85 51
set_location Controler_0/ADI_SPI_1/rx_data_buffer[5] 159 85
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[6] 291 118
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft_RNO_0 371 123
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[4] 477 61
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/Q[24] 150 54
set_location Controler_0/Answer_Encoder_0/cmd_ID_RNI3KNC[0] 165 60
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[4] 434 145
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[9] 373 55
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[25] 379 61
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_8 1115 144
set_location UART_Protocol_1/UART_RX_Protocol_0/Second_Nibble_Value[0] 160 43
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[9] 480 58
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[2] 1215 169
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[24] 324 72
set_location Controler_0/gpio_controler_0/CLEAR_REG_RF_MASK[3] 78 88
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[3] 288 118
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m67_e_16 213 81
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI8RE61[30] 292 60
set_location Controler_0/Communication_CMD_MUX_0/state_reg_ns_0_a2[0] 132 57
set_location Controler_0/ADI_SPI_1/counter_3[0] 105 81
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs_1[6] 72 96
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[2] 63 82
set_location UART_Protocol_1/UART_RX_Protocol_0/Decode_data[28] 77 37
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[9] 246 43
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/INVBLKY1[0] 1376 216
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Size[6] 1246 180
set_location Communication_Switch_0/DataFifo_RD_u_1 344 69
set_location Controler_0/Answer_Encoder_0/periph_data_3[11] 189 87
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[6] 680 64
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[29] 116 51
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1[24] 146 27
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r[12] 1099 154
set_location Controler_0/Reset_Controler_0/CLEAR_PULSE_INT 250 82
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[33] 133 28
set_location UART_Protocol_1/UART_RX_Protocol_0/Detect_state_reg_ns_1_0_.m11_0_1 132 36
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memraddr_r[6] 612 64
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[13] 85 55
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[6] 437 61
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r[10] 191 55
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[34] 154 31
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[22] 407 291
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[0] 267 70
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r 352 124
set_location Controler_0/Command_Decoder_0/decode_vector[3] 146 70
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[34] 131 51
set_location Data_Block_0/Communication_Builder_0/Event_Start_ADDR_Buffer[9] 1202 202
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1[10] 1329 186
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[1] 184 183
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0[6] 212 69
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[2] 1141 211
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/rptr_gray_3[8] 667 72
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[27] 96 52
set_location Data_Block_0/Communication_Builder_0/next_state_1[2] 1189 132
set_location Controler_0/gpio_controler_0/CLEAR_REG_INPUTs_RISING_COUNTER_2_0_0_a2_0 234 81
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.op_gt.un1_finite_event_counterlto31_i_a2_21 279 96
set_location Controler_0/Command_Decoder_0/state_reg_ns_a2_0[6] 160 63
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[0] 289 82
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIGVA61[16] 328 63
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[28] 344 88
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[8] 1173 151
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r[1] 1068 157
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[2] 357 25
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[26] 276 76
set_location USB_3_Protocol_0/ft601_fifo_interface_0/state_reg_RNO_0[7] 353 15
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[20] 398 57
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer[13] 79 85
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1[28] 142 30
set_location Controler_0/Command_Decoder_0/counter[30] 114 61
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[8] 1068 169
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[10] 311 124
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[21] 404 58
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m151 187 60
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[12] 313 124
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[6] 211 64
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Input_Data_2_1[9] 1093 127
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[9] 1204 136
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[8] 325 97
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[9] 262 82
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[15] 274 69
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Address_Unsigned[12] 1369 217
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[8] 345 64
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m67_e_23 197 78
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[24] 302 69
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[19] 300 70
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r 801 151
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[2] 69 58
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m171 186 60
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[21] 300 61
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[12] 181 52
set_location Controler_0/gpio_controler_0/read_data_frame[1] 152 88
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/almostfulli_assert_i_0_o3_5 694 69
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/m18_fast 403 15
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_full_int 48 61
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIF5V82[5] 308 63
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[27] 394 51
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[14] 62 60
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r 128 61
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[4] 286 76
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[6] 1259 168
set_location Data_Block_0/FIFOs_Reader_0/Event_Number_Counter[2] 1214 202
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[34] 1310 138
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/fifo_valid_RNIB4BN 248 51
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_1[14] 208 69
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[12] 397 54
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[7] 432 51
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[4] 209 55
set_location UART_Protocol_0/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto5_3 90 72
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[7] 248 37
set_location UART_Protocol_1/UART_TX_Protocol_0/state_reg_ns_0[6] 384 63
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/wptr_bin_sync2[1] 642 76
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[7] 976 180
set_location UART_Protocol_0/mko_0/op_gt.mko_out2lto25_i_a2_0_a2_14 65 150
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/empty_RNO 1072 180
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r[21] 116 58
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs[10] 81 91
set_location UART_Protocol_1/UART_RX_Protocol_0/Second_Nibble_Value[2] 162 43
set_location Controler_0/ADI_SPI_0/rx_data_buffer[0] 133 82
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[5] 163 55
set_location Controler_0/Answer_Encoder_0/periph_data_8_i_m2_2[5] 187 63
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m35_i_a2_19 236 84
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[8] 230 46
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[7] 740 124
set_location Data_Block_0/Test_Generator_0/Test_Data_5[5] 758 127
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[5] 882 151
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.wptr[2] 675 73
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[12] 357 61
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER[6] 117 91
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r[7] 348 49
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO[14] 314 96
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[9] 180 61
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1[4] 257 45
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r[1] 1088 154
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft 1108 145
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/wptr_gray_3[3] 661 78
set_location Controler_0/Reset_Controler_0/read_data_frame[14] 245 73
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_bit_sel_RNO[3] 369 63
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r[8] 935 139
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_50[11] 139 87
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[37] 1355 228
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un1_ACQ_Counters_Reset_0_a2_1_0 233 81
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO[7] 326 96
set_location Controler_0/Answer_Encoder_0/periph_data_0[3] 162 84
set_location UART_Protocol_0/UART_RX_Protocol_0/Decode_data[20] 20 46
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[39] 2338 234
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/Q[2] 153 54
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state[2] 367 61
set_location Controler_0/ADI_SPI_0/rx_data_buffer[4] 136 82
set_location Controler_0/Answer_Encoder_0/periph_data_9[10] 202 84
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_bit_cnt[2] 182 52
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[23] 85 57
set_location Controler_0/Command_Decoder_0/Has_Answer_ret_RNO 155 63
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[0] 974 180
set_location Controler_0/gpio_controler_0/CLEAR_REG_RF_MASK[11] 107 88
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Input_Data_2_1[6] 563 136
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[26] 86 70
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rx[9] 198 73
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING[7] 110 88
set_location Data_Block_0/Communication_Builder_0/Event_Number_Buffer[13] 1198 175
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[5] 114 64
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[5] 269 34
set_location Communication_Switch_0/state_reg_RNO[4] 147 81
set_location USB_3_Protocol_0/ft601_fifo_interface_0/state_reg_Z[4] 359 16
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[13] 295 76
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[36] 122 63
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[2] 507 115
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m74_i_o2 208 84
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_lcry_RNO_1 169 48
set_location Controler_0/Command_Decoder_0/state_reg_ns_i_0[4] 144 60
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_6_0_a2[6] 433 60
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[10] 286 58
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[1] 1278 190
set_location Data_Block_0/Communication_Builder_0/Event_Start_ADDR_Buffer[7] 1204 202
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[0] 50 52
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[1] 431 145
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[35] 141 28
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state_RNIBL361[2] 301 78
set_location Controler_0/gpio_controler_0/read_data_frame[14] 152 91
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Input_Data_2_1[9] 821 106
set_location UART_Protocol_0/mko_0/counter[17] 83 151
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_bit_cnt_1_sqmuxa_0_a4 50 60
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[48] 1789 327
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q[13] 329 63
set_location Controler_0/gpio_controler_0/Outputs_6[3] 136 90
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[5] 397 61
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[2] 230 43
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[3] 803 91
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[1] 671 70
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1[6] 908 174
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[21] 108 46
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[10] 490 58
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[7] 1260 184
set_location Controler_0/Answer_Encoder_0/periph_data_9[9] 186 87
set_location Controler_0/ADI_SPI_0/addr_counter[6] 223 88
set_location Communication_Switch_0/un8_read_signal_0_a2 223 81
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L[10] 301 91
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/fifo_valid 1209 151
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[14] 1095 172
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r[10] 932 139
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[10] 400 61
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/stop_strobe 186 49
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[13] 388 61
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_50[1] 140 87
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[22] 338 88
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[30] 126 31
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[1] 1299 201
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r[5] 1271 184
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[16] 107 46
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/re_set 379 16
set_location Data_Block_0/Communication_Builder_0/op_ge.un1_fsm_timerlto7_3 1161 132
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Output_Sample_Part_2[0] 162 115
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state_RNO[3] 363 60
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[14] 295 55
set_location Data_Block_0/FIFOs_Reader_0/Event_In_Process 1268 199
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Number[2] 1209 201
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[10] 299 82
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[8] 225 64
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_RNIEVHS[0] 83 72
set_location UART_Protocol_1/UART_RX_Protocol_0/state_reg_ns_a4[3] 146 36
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[15] 346 58
set_location UART_Protocol_0/UART_RX_Protocol_0/state_reg_RNO[8] 33 45
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[7] 139 46
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Input_Data_2_1[10] 766 136
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m131 279 54
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr_gray[10] 367 31
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_2[0] 283 114
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[14] 305 58
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[0] 238 31
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[17] 838 315
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r 267 55
set_location USB_3_Protocol_0/ft601_fifo_interface_0/AF_DATA_Buffer_Z[3] 363 16
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/Q[6] 121 54
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/tx_byte[3] 364 64
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m194 301 60
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[23] 255 64
set_location Communication_Switch_0/DEST_1_Fifo_Empty 345 69
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_full_int_1_sqmuxa_i_1 187 51
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[8] 88 58
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_1[0] 792 90
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[10] 215 55
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[7] 143 46
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI6LA61[11] 335 63
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[4] 100 52
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[10] 1102 181
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI816D2[26] 343 54
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[8] 384 58
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[6] 163 49
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[30] 307 61
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[5] 451 54
set_location Controler_0/ADI_SPI_0/data_counter[24] 229 91
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[25] 304 72
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[39] 92 49
set_location USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_1[18] 280 51
set_location Controler_0/ADI_SPI_1/addr_counter[5] 163 79
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4/U0_RGB1 579 148
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Output_Sample_Part_2[4] 305 97
set_location Data_Block_0/Communication_Builder_0/Event_Start_ADDR_Buffer[3] 1200 202
set_location Data_Block_0/Communication_Builder_0/event_ram_r_data_status 1245 207
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/re_set 70 61
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[9] 298 61
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[3] 1213 168
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[2] 207 55
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_11_0_a2[1] 474 60
set_location Communication_Switch_0/un11_read_signal_0_a2 232 81
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Output_Sample_Part_2[8] 876 151
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[5] 834 160
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[13] 283 70
set_location UART_Protocol_1/mko_0/counter[21] 129 70
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[6] 1221 169
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.wptr[10] 275 28
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/tx_hold_reg[4] 319 76
set_location Data_Block_0/FIFOs_Reader_0/Event_Size_Counter[8] 1256 181
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[5] 932 142
set_location Controler_0/ADI_SPI_1/counter[2] 108 82
set_location Data_Block_0/Communication_Builder_0/next_state[8] 1183 126
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[1] 146 16
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/Q[26] 145 51
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[36] 102 51
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memraddr_r[10] 323 28
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r9_0_a2 488 69
set_location Data_Block_0/Communication_Builder_0/Read_Sample_2[7] 1621 157
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[24] 328 73
set_location UART_Protocol_1/UART_RX_Protocol_0/Other_Detect_RNO 154 36
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/tx 360 61
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[12] 92 57
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIATE61[31] 302 57
set_location Controler_0/ADI_SPI_1/wr_addr_buffer[15] 121 76
set_location Controler_0/Reset_Controler_0/read_data_frame[9] 233 76
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[10] 251 37
set_location Data_Block_0/Test_Generator_0/Test_Data_4[11] 824 136
set_location Controler_0/SPI_LMX_0/spi_master_0/fsm_timer_RNO[1] 87 78
set_location Controler_0/ADI_SPI_1/sdio_cl 128 82
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft 504 61
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_valid_RNI93J01 1184 153
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0 197 48
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[9] 233 46
set_location Data_Block_0/Communication_Builder_0/Read_Sample_2[2] 1212 142
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[5] 1244 183
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[39] 85 49
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[4] 1062 181
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[4] 441 61
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[5] 301 55
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[19] 319 61
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memraddr_r[2] 315 28
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[30] 97 57
set_location Controler_0/SPI_LMX_0/spi_master_0/state_RNO[0] 86 78
set_location Data_Block_0/Communication_Builder_0/Event_RAM_R_Address_Integer[6] 1218 184
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[7] 1076 160
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[35] 286 60
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/almostfulli_assert_i_0_o3_4 693 69
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[6] 511 115
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIC2V82[4] 357 57
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[9] 357 31
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNISK5D2[22] 287 57
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state[3] 308 79
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r[0] 988 175
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1[10] 1195 138
set_location UART_Protocol_0/UART_RX_Protocol_0/state_reg[12] 24 46
set_location Controler_0/SPI_LMX_0/spi_master_0/clk_toggles[0] 91 82
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.empty_r10 634 72
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[16] 259 64
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1[32] 126 27
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[10] 2293 333
set_location UART_Protocol_1/UART_TX_Protocol_0/state_reg[11] 390 64
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Output_Sample_Part_2[3] 659 70
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[0] 14 52
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[2] 831 160
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[7] 344 64
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/un4_update_dout_1_0 194 48
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[16] 80 55
set_location Data_Block_0/FIFOs_Reader_0/Event_Size_Counter[4] 1252 181
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[8] 1068 168
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/m144 411 15
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[1] 98 51
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[22] 150 28
set_location UART_Protocol_0/mko_0/counter[3] 69 151
set_location UART_Protocol_1/UART_TX_Protocol_0/state_reg[3] 384 70
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][1] 334 31
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[9] 1175 363
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/fwft_Q_r_Z[7] 1458 190
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Input_Data_1_0[6] 922 106
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[7] 1148 210
set_location UART_Protocol_0/UART_RX_Protocol_0/counter[7] 103 73
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/N_63_i 316 57
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[5] 258 55
set_location Controler_0/gpio_controler_0/OR_counter_input.15.TMP_OR_Counter_Input_16[10] 74 96
set_location Data_Block_0/Test_Generator_0/Test_Data_3[8] 293 97
set_location UART_Protocol_1/UART_RX_Protocol_0/Decode_data[0] 152 43
set_location Controler_0/gpio_controler_0/CLEAR_REG_RF_MASK[12] 104 91
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI6SU82[2] 351 57
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[3] 256 55
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[6] 164 55
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[3] 319 100
set_location Controler_0/ADI_SPI_0/addr_counter[15] 232 88
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_bit_cnt[0] 191 52
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Number[14] 1233 201
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_2[10] 2007 174
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[36] 1439 333
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[1] 1272 189
set_location Data_Block_0/Communication_Builder_0/Read_Sample_0[6] 864 97
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_valid 227 31
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sresetn_4_i_0_0 1108 144
set_location UART_Protocol_1/UART_TX_Protocol_0/counter_n3 414 63
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[25] 187 61
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[0] 228 43
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/REN_d1 1217 145
set_location Controler_0/Command_Decoder_0/state_reg_ns_i_4[0] 154 60
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[3] 1076 169
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[15] 426 60
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Order_Unsigned[6] 1218 175
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[24] 305 70
set_location UART_Protocol_0/UART_RX_Protocol_0/counter[2] 98 73
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r[2] 1154 181
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[10] 329 58
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[37] 147 34
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Input_Data_1_0[10] 915 106
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][5] 74 43
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[4] 968 97
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_iv_5[0] 335 90
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_8_0_a2[4] 236 51
set_location UART_Protocol_0/UART_RX_Protocol_0/Decode_data[25] 16 46
set_location Controler_0/ADI_SPI_0/divider_enable_RNI2FLL 146 84
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r[29] 121 55
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[3] 67 58
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[5] 1094 180
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r[31] 256 46
set_location Controler_0/gpio_controler_0/OR_counter_input.15.TMP_OR_Counter_Input_16[7] 79 96
set_location Controler_0/ADI_SPI_0/wr_addr_buffer[15] 129 76
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[6] 48 49
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_2_sqmuxa 246 81
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[9] 263 28
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNISN8D2[31] 304 57
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_10_0_a2[2] 470 60
set_location Controler_0/Answer_Encoder_0/periph_data[11] 183 72
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[14] 62 61
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[3] 1101 42
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1[2] 1270 183
set_location UART_Protocol_1/UART_RX_Protocol_0/counter[6] 174 37
set_location Data_Block_0/Communication_Builder_0/Read_Sample_1[0] 1188 277
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4[31] 144 30
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/sc_r[4] 215 52
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[19] 127 45
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[15] 96 57
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/m16_fast 367 15
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sresetn_4_i_0_0 1140 186
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Start_ADDR_1[1] 1208 198
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[10] 1259 214
set_location Controler_0/Reset_Controler_0/un11_write_signal 212 78
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[25] 129 51
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[2] 318 61
set_location UART_Protocol_1/mko_0/op_gt.mko_out2lto25_i_a2_0_a2_17 140 69
set_location UART_Protocol_0/mko_0/counter[16] 82 151
set_location Clock_Reset_0/PF_OSC_C0_0/PF_OSC_C0_0/I_OSC_160_INT 1152 162
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r[24] 151 55
set_location UART_Protocol_0/UART_TX_Protocol_0/op_ge.un9_generate_byte_enablelto4_0 336 75
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/update_middle 1187 153
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1[6] 1135 183
set_location Controler_0/SPI_LMX_0/spi_master_0/mosi_1_sqmuxa_i_o3_0_a2 103 81
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift[1] 38 55
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[1] 1096 181
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[6] 79 73
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/Q[3] 151 54
set_location Controler_0/SPI_LMX_0/spi_master_0/mosi_cl 102 79
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[19] 127 51
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/wptr_bin_sync2[5] 642 73
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[12] 278 70
set_location USB_3_Protocol_0/ft601_fifo_interface_0/AF_DATA_Buffer_Z[4] 347 16
set_location Controler_0/Answer_Encoder_0/periph_data_2[7] 175 84
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift_RNO[7] 24 60
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING[9] 124 97
set_location Controler_0/ADI_SPI_1/un1_tx_data_buffer[0] 202 75
set_location Controler_0/Answer_Encoder_0/periph_data_7_1[10] 200 84
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[0] 47 43
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[29] 114 51
set_location Data_Block_0/FIFOs_Reader_0/Event_Size_Counter[13] 1261 181
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[28] 141 34
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[48] 1215 219
set_location Communication_Switch_0/read_data_frame_1[11] 223 82
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[7] 224 64
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[18] 198 70
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[8] 924 142
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/fwft_Q_r_Z[4] 946 154
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[3] 1213 169
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[3] 1205 144
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q[19] 356 48
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/wptr_bin_sync2[7] 224 34
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[3] 460 52
set_location Controler_0/Answer_Encoder_0/periph_data[12] 182 72
set_location Controler_0/Command_Decoder_0/counter[8] 92 61
set_location Controler_0/gpio_controler_0/OR_counter_input.15.TMP_OR_Counter_Input_16[8] 73 96
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_bit_sel[3] 320 79
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[6] 1304 201
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[31] 301 69
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[51] 811 207
set_location Data_Block_0/Communication_Builder_0/Status_Event_WriteDone 1237 181
set_location Controler_0/ADI_SPI_0/data_counter[14] 219 91
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m16_1 188 48
set_location Controler_0/Answer_Encoder_0/state_reg_ns_a2[1] 156 57
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/N_514_mux_i 493 57
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[2] 991 124
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/wptr_gray_3[11] 691 72
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv[13] 259 75
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[32] 86 63
set_location Data_Block_0/Test_Generator_0/Test_Data_3[4] 289 97
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m185 300 54
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_3[6] 294 84
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_update_dout_1 318 123
set_location Controler_0/SPI_LMX_0/spi_master_0/rx[3] 226 85
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[28] 397 57
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[7] 1063 181
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/m117 344 15
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_4_i_o2[8] 506 57
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[19] 126 51
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Output_Sample_Part_2[7] 795 133
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[9] 681 76
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[9] 82 73
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_50[0] 126 87
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[17] 250 61
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_11_0_a2[1] 49 51
set_location USB_3_Protocol_0/Communication_TX_Arbiter2_0/state_reg_ns_i_0_a2[0] 333 51
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Input_Data_2_1[0] 676 133
set_location Data_Block_0/Communication_Builder_0/next_state_1_0[7] 1181 126
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[1] 228 48
set_location Data_Block_0/Communication_Builder_0/Event_Number_Buffer[3] 1179 175
set_location Controler_0/ADI_SPI_0/rx_data_frame[2] 161 82
set_location Controler_0/ADI_SPI_1/wr_addr_buffer[9] 143 76
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[4] 137 64
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Size[13] 1281 180
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4_i_m2[9] 132 33
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[3] 433 145
set_location Controler_0/Command_Decoder_0/cmd_data_RNIOE531[13] 142 72
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/empty_RNIMN0L2 320 57
set_location Data_Block_0/Test_Generator_0/Test_Data_5[10] 763 127
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[0] 169 61
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[22] 105 55
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING[1] 136 88
set_location Controler_0/ADI_SPI_1/counter[6] 112 82
set_location Controler_0/gpio_controler_0/read_data_frame_8_3_i_m2[1] 142 87
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[31] 264 57
set_location Controler_0/Reset_Controler_0/read_data_frame_6[5] 210 72
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[22] 428 61
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[9] 442 106
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIMB2D2[11] 345 57
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[16] 87 69
set_location Communication_Switch_0/state_reg[3] 144 82
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk3.sc_r5_0_x2_i_x2 1108 141
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[0] 829 160
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[5] 294 82
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask[7] 106 88
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][1] 665 70
set_location Data_Block_0/Communication_Builder_0/Event_Start_ADDR_Buffer[2] 1205 202
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[28] 282 69
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/rx_data_frame[0] 189 64
set_location Data_Block_0/Test_Generator_0/Test_Data_7[10] 559 136
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_7_0_a2[5] 72 42
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[11] 74 58
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m85 320 60
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[10] 278 75
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[34] 144 49
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[11] 378 54
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r[0] 181 55
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[5] 1182 123
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[0] 1331 189
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/tx_byte[7] 371 64
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING[11] 143 88
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[49] 837 315
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[16] 333 70
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[6] 108 52
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/un4_update_dout_1_0 246 51
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_3[6] 1176 174
set_location Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto17 100 63
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state[0] 46 61
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[28] 1187 124
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[0] 505 115
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/m84 369 15
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[13] 117 54
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[5] 163 52
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_0[0] 141 63
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][2] 639 76
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[9] 178 61
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r[3] 356 55
set_location USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[17] 236 9
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r[7] 140 61
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO_1 226 51
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M[15] 335 82
set_location Controler_0/Communication_ANW_MUX_0/DEST_3_Fifo_Write_Enable 192 57
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[23] 119 48
set_location Controler_0/gpio_controler_0/read_data_frame_8_0[13] 90 87
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[26] 281 76
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[13] 46 57
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer[8] 1243 175
set_location UART_Protocol_0/UART_RX_Protocol_0/First_Nibble_Complementary[0] 14 55
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[2] 421 61
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[4] 1298 202
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[33] 325 61
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[12] 296 79
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[1] 258 58
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r[11] 902 175
set_location Controler_0/ADI_SPI_0/data_counter[28] 233 91
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[16] 107 49
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[7] 32 64
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.wptr[2] 267 28
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Input_Data_1_0[10] 756 136
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/tx_hold_reg[5] 315 76
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[31] 392 57
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[30] 98 58
set_location Controler_0/ADI_SPI_0/addr_counter[7] 224 88
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[3] 253 43
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[7] 52 46
set_location UART_Protocol_1/UART_TX_Protocol_0/state_reg[1] 385 70
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[11] 1231 145
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk3.sc_r5_0_x2_0_x2 802 153
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[11] 408 16
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_valid 55 58
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[54] 207 237
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[48] 1828 315
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_RNO[13] 84 87
set_location Controler_0/Command_Decoder_0/AE_CMD_Data_RNI717O3[0] 98 90
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[0] 517 60
set_location UART_Protocol_1/UART_RX_Protocol_0/Second_Nibble_Value[1] 158 43
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[35] 94 58
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1[7] 273 48
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[14] 1179 151
set_location Data_Block_0/Communication_Builder_0/Read_Sample_3[1] 1187 262
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[9] 310 124
set_location Controler_0/SPI_LMX_0/spi_master_0/fsm_timer_5_i_o2[1] 84 78
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_bin_sync2[3] 331 31
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[15] 410 60
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[13] 118 54
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[13] 303 55
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[9] 235 46
set_location Controler_0/gpio_controler_0/read_data_frame[10] 164 88
set_location Controler_0/ADI_SPI_1/state_reg[2] 124 79
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[27] 384 52
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0_1 4 4
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[27] 248 64
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_50[7] 110 87
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/empty_RNO 1194 141
set_location Controler_0/Reset_Controler_0/PULSE_LENGTH[4] 223 73
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[2] 1193 166
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[1] 1093 181
set_location Controler_0/Answer_Encoder_0/periph_data_1[7] 174 84
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r9_0_a2 429 60
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned[5] 1361 211
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[30] 319 82
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[9] 34 64
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[6] 995 124
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[0] 43 48
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[6] 92 45
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[0] 474 58
set_location Controler_0/Reset_Controler_0/EXT_LMX1_Reset_N 60 90
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[37] 123 57
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Output_Sample_Part_2[11] 554 133
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_top_fwft_r 418 109
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r[9] 1138 184
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Size[19] 1271 180
set_location UART_Protocol_1/UART_TX_Protocol_0/state_reg_RNIFL97[10] 401 63
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_6_0_a2[6] 260 36
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_1[7] 245 69
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/un4_fifo_rd_en_0 201 48
set_location UART_Protocol_1/UART_RX_Protocol_0/Decode_data[8] 89 34
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[8] 1040 211
set_location Data_Block_0/FIFOs_Reader_0/Event_Number_Counter[6] 1218 202
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[20] 1532 309
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO_2 130 60
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/sc_r[8] 219 52
set_location Data_Block_0/FIFOs_Reader_0/Event_Number_Counter[16] 1228 202
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[17] 123 42
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[2] 972 181
set_location UART_Protocol_1/UART_RX_Protocol_0/state_reg[7] 152 37
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[8] 313 70
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[1] 129 85
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[25] 305 72
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m72_0_a2_0 131 78
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[8] 261 82
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Enable_4 298 90
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIQ8EJ[0] 227 63
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_4_2[23] 1193 276
set_location Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto17_2 99 63
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[0] 651 70
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_0[14] 269 84
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][2] 56 43
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[2] 1137 118
set_location UART_Protocol_0/UART_RX_Protocol_0/Decode_data[27] 23 64
set_location UART_Protocol_1/mko_0/counter[23] 131 70
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r[1] 909 175
set_location Controler_0/gpio_controler_0/Outputs_6[11] 134 90
set_location UART_Protocol_1/mko_0/op_gt.mko_out2lto25_i_a2_0_a2_1 105 69
set_location UART_Protocol_1/UART_RX_Protocol_0/state_reg[0] 142 37
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[4] 1322 187
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer[7] 197 73
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[23] 138 28
set_location Controler_0/Command_Decoder_0/state_reg_ns[6] 161 63
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[9] 477 64
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[5] 78 73
set_location Controler_0/Answer_Encoder_0/periph_data_0[7] 162 81
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[31] 91 45
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/TRG_Unit_Detect_RNO 385 96
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_7 1180 150
set_location UART_Protocol_1/UART_RX_Protocol_0/Decode_data[9] 81 37
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[5] 252 37
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk17.u_corefifo_fwft/dout_4_iv_23_i_m2_i_m2 1093 156
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[3] 1163 124
set_location Controler_0/gpio_controler_0/Outputs_6[10] 91 90
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/re_set 340 70
set_location Controler_0/gpio_controler_0/Outputs_RNO_0[4] 139 90
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[28] 1187 123
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][5] 447 55
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO[0] 783 90
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[2] 1122 172
set_location Controler_0/ADI_SPI_0/counter[1] 132 82
set_location Communication_Switch_0/Builder_Enable 341 70
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[7] 180 76
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[2] 1193 165
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[15] 268 82
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z[3] 301 46
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[25] 263 64
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Input_Data_1_0[3] 298 97
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[22] 998 279
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Order_Unsigned[19] 1231 175
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[14] 168 43
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_10_0_a2[5] 666 75
set_location Controler_0/REGISTERS_0/state_reg_ns[0] 114 78
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIM9F61[37] 341 54
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[0] 253 55
set_location Controler_0/SPI_LMX_0/spi_master_0/rx[1] 217 85
set_location Data_Block_0/Test_Generator_0/Test_Data_4[2] 677 133
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/almostfulli_assert_i_0_o4_1_0 443 54
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[43] 1532 198
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[11] 168 76
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[9] 291 52
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[9] 138 52
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[21] 288 64
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[2] 1145 211
set_location Data_Block_0/Communication_Builder_0/Event_RAM_R_Address_Integer[9] 1221 184
set_location UART_Protocol_0/UART_RX_Protocol_0/counter[25] 121 73
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memraddr_r[1] 158 10
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/emptyi_8 1103 153
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[18] 284 64
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/empty_top_fwft_r 208 52
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[28] 68 52
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Input_Data_1_0[3] 552 133
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[18] 418 61
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_2[18] 558 228
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[30] 283 82
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[19] 385 51
set_location UART_Protocol_1/UART_TX_Protocol_0/counter_n2 417 63
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[4] 61 79
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[0] 241 37
set_location Controler_0/gpio_controler_0/read_data_frame_8_3[10] 91 87
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][10] 237 43
set_location Controler_0/gpio_controler_0/CLEAR_REG_RF_MASK_1_sqmuxa 102 84
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[13] 1233 145
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_9 803 150
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[19] 120 51
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[2] 449 58
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[7] 165 55
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_2[0] 747 123
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[18] 285 73
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_7_0_a2[8] 662 72
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[35] 90 49
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[22] 68 58
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[2] 1118 142
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[4] 261 37
set_location Controler_0/gpio_controler_0/read_data_frame_8_0_i_m2[0] 102 90
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[1] 1320 187
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4[23] 134 27
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4_i_m2[2] 144 33
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m67_e_24 235 84
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[6] 1304 202
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_2[9] 323 84
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_4_sqmuxa 213 75
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_10 1188 150
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[7] 80 73
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[27] 175 58
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m74 271 63
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.wptr[0] 673 73
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L[14] 326 91
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state_ns_0_a2[5] 364 60
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q[8] 382 15
set_location Data_Block_0/Communication_Builder_0/Event_RAM_R_Address_Integer[5] 1217 184
set_location Controler_0/SPI_LMX_0_0/spi_master_0/mosi_1_sqmuxa_i_o3_0_a2 144 75
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[32] 118 55
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q[20] 353 54
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr[9] 237 34
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Trigger_Edge_Location_i_o3[2] 359 96
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr[9] 645 70
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[3] 311 70
set_location UART_Protocol_0/UART_RX_Protocol_0/Decode_data[19] 15 64
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Output_Sample_Part_2[0] 683 145
set_location Controler_0/Reset_Controler_0/Counter_INT_PULSE[2] 246 79
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft_RNO 229 57
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Output_Sample_Part_2[9] 557 124
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state[1] 365 61
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[7] 807 91
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Size[12] 1269 180
set_location USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[9] 177 3
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_3[8] 321 81
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_valid 200 49
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r[4] 233 55
set_location Controler_0/ADI_SPI_0/data_counter[18] 223 91
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[52] 1267 153
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[3] 1218 169
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[10] 684 64
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[25] 126 45
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RE_d1 299 73
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r[9] 142 61
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/rx_data_frame[5] 187 64
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r 1190 136
set_location Controler_0/Reset_Controler_0/PULSE_LENGTH[5] 224 73
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[16] 597 306
set_location Controler_0/SPI_LMX_0/spi_master_0/rxBuffer[10] 212 88
set_location Controler_0/Command_Decoder_0/cmd_data[13] 79 82
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer[4] 1245 181
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER[7] 118 91
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[14] 129 31
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_8_0_a2[4] 434 60
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memraddr_r[10] 616 64
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[38] 72 52
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[7] 224 43
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[4] 233 61
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m17_e 363 54
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_1_1_i_o2[0] 66 42
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1[31] 256 45
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[0] 261 34
set_location UART_Protocol_0/mko_0/counter[20] 86 151
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state_ns_0[2] 310 78
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1[8] 1296 186
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[6] 235 52
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_i_m2_1[29] 406 57
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[35] 118 49
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_10 798 150
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state[1] 36 61
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[12] 81 78
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4[20] 164 33
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[20] 162 73
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer[9] 1233 184
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER[0] 111 91
set_location Controler_0/SPI_LMX_0/SPI_interface_0/rx_data_frame[3] 192 85
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[35] 281 61
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Input_Data_2_1[11] 766 127
set_location Controler_0/Answer_Encoder_0/periph_data_9[2] 173 84
set_location Data_Block_0/Communication_Builder_0/Packet_Counter[13] 1189 172
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[39] 2398 234
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr_gray[3] 661 70
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[12] 72 57
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[13] 878 166
set_location Controler_0/Command_Decoder_0/AE_CMD_Data_RNI7J8M_0[17] 99 90
set_location USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[24] 235 9
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[6] 1126 172
set_location USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[8] 176 3
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[26] 408 55
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[0] 989 124
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/ALL_FIFO_Enable_0 315 100
set_location UART_Protocol_0/mko_0/counter[24] 90 151
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/FIFO_Event_Data_1[1] 314 100
set_location Controler_0/Command_Decoder_0/counter[31] 115 61
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[5] 150 16
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[11] 128 57
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/sc_r[2] 213 52
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte[4] 165 46
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[33] 148 54
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[7] 326 97
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_i_m2[31] 416 57
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[12] 99 45
set_location USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_1[6] 296 45
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.afull_r 496 58
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[1] 229 46
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_bit_cnt_4[1] 58 60
set_location UART_Protocol_1/UART_TX_Protocol_0/state_reg_RNO[3] 384 69
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[23] 114 49
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[10] 413 55
set_location Data_Block_0/Communication_Builder_0/wait_next_state[6] 1180 127
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout[15] 285 46
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[12] 396 58
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr[11] 359 34
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/m111 365 15
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1[9] 934 138
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[3] 1100 42
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[7] 1070 168
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][4] 657 76
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_4_2[22] 1188 276
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[31] 81 51
set_location Controler_0/SPI_LMX_0_0/spi_master_0/un1_reset_n_inv_0_o3 158 75
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][9] 261 28
set_location Controler_0/gpio_controler_0/state_reg[2] 155 82
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[11] 380 55
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[27] 314 70
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_lcry_RNO_1 147 42
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/m96 417 15
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[1] 277 69
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[6] 1122 142
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Number[15] 1227 198
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[7] 427 52
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[11] 390 51
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_8_0_a2[7] 668 72
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_4_1[21] 1191 99
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_valid 1184 154
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r[10] 1073 157
set_location UART_Protocol_1/UART_RX_Protocol_0/ETX_Detect 148 37
set_location Controler_0/ADI_SPI_1/addr_counter[10] 168 79
set_location Controler_0/REGISTERS_0/state_reg_ns_a2[4] 77 78
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_RNO_0[0] 266 78
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[20] 282 63
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.empty_r10_0 624 72
set_location Controler_0/ADI_SPI_1/counter[4] 110 82
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[15] 594 165
set_location Controler_0/Answer_Encoder_0/periph_data_9[4] 183 84
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][7] 352 31
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Input_Data_1_0[9] 382 100
set_location Controler_0/Reset_Controler_0/read_data_frame[3] 241 85
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r[16] 351 49
set_location Controler_0/gpio_controler_0/TMP_OR_Counter_Input[0] 65 88
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/fwft_Q_r_Z[3] 1251 169
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_valid 1105 172
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[7] 269 37
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r[3] 149 55
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Output_Sample_Part_2[6] 554 124
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[17] 307 73
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[5] 19 52
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[11] 1304 190
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[13] 1180 118
set_location Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto20 106 63
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets[2] 221 76
set_location USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_1[17] 334 45
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z[4] 311 46
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_update_dout_1 846 156
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[4] 1456 189
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[0] 117 57
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[9] 273 69
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[33] 102 49
set_location UART_Protocol_1/UART_TX_Protocol_0/Last_Byte 419 64
set_location UART_Protocol_1/UART_RX_Protocol_0/Second_Nibble_Complementary[2] 161 43
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[11] 1259 187
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state_RNO[3] 308 78
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[29] 122 28
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_6_0_a2[6] 259 30
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_0[0] 846 159
set_location Data_Block_0/Test_Generator_0/Test_Data_6[7] 796 136
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_bin_sync2[12] 339 34
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0 0 5
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[2] 1305 190
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M_1_sqmuxa_0_a2 291 90
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[0] 217 49
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_11_0_a2[1] 235 30
set_location Data_Block_0/FIFOs_Reader_0/Event_Number_Counter[8] 1220 202
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[4] 437 106
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[0] 1245 184
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[2] 194 43
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_1_1_i_o2[0] 339 33
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[2] 122 57
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[23] 161 73
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[19] 315 61
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z[23] 306 49
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_11_0_a2[1] 49 42
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[7] 134 31
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.op_gt.un1_finite_event_counterlto31_i_a2_20 277 96
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[34] 67 52
set_location UART_Protocol_1/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto31_4 203 36
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.empty_r9_0_a2 224 30
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[24] 136 55
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_4_sqmuxa 242 81
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer_Unsigned[8] 1220 172
set_location Data_Block_0/Communication_Builder_0/Event_Start_ADDR_Buffer[17] 1375 217
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[8] 166 55
set_location Controler_0/SPI_LMX_0/spi_master_0/clk_toggles_lm_0[0] 91 81
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0 481 69
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/emptyi_fwftlto10_4 215 45
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[7] 344 124
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[5] 277 75
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r[27] 133 49
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[0] 975 181
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[7] 248 43
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[5] 53 49
set_location Controler_0/ADI_SPI_1/addr_counter[27] 185 79
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_1[3] 215 69
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer[0] 1207 199
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv[10] 242 69
set_location USB_3_Protocol_0/Communication_TX_Arbiter2_0/state_reg_ns_a2[1] 329 51
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[22] 304 76
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer[10] 1239 175
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[8] 1040 210
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets[1] 217 76
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.N_24_i 127 78
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[8] 1296 187
set_location Controler_0/Communication_CMD_MUX_0/Communication_vote_vector_RNO[0] 139 57
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r[5] 138 61
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[12] 433 16
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[26] 120 43
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_4[6] 310 90
set_location Controler_0/Answer_Encoder_0/periph_data_2[9] 181 87
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state[0] 362 61
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[15] 282 73
set_location Data_Block_0/Test_Generator_0/Test_Data_1[11] 380 100
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q[9] 373 15
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r[7] 1156 181
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[27] 125 31
set_location UART_Protocol_1/UART_RX_Protocol_0/Diag_Valid_0_i_a2_0 153 36
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[0] 459 180
set_location Controler_0/gpio_controler_0/read_data_frame[9] 160 88
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets[9] 218 76
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[36] 133 46
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[5] 115 37
set_location UART_Protocol_0/UART_RX_Protocol_0/Diag_Valid_0_i_a2_5 35 51
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/rptr_gray_3[6] 665 75
set_location UART_Protocol_1/UART_TX_Protocol_0/Part_TX_Data[7] 413 64
set_location Controler_0/Answer_Encoder_0/periph_data_9[1] 178 81
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[11] 391 52
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[30] 91 42
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr[4] 640 70
set_location Controler_0/ADI_SPI_1/counter[3] 118 82
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_4_i_o2[8] 236 45
set_location Data_Block_0/Test_Generator_0/Test_Data_5[0] 681 133
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[5] 96 48
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/un4_fifo_rd_en_0 247 51
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/un4_update_dout 240 51
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[36] 1490 318
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[18] 118 43
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[15] 342 97
set_location Controler_0/gpio_controler_0/un3_write_signal 133 84
set_location UART_Protocol_0/UART_TX_Protocol_0/counter[2] 339 76
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r[11] 1190 139
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r[6] 1079 157
set_location Data_Block_0/FIFOs_Reader_0/un4_event_in_process_set_0_o3 1265 198
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[11] 327 88
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_7 1187 117
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[4] 305 124
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[31] 326 58
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[11] 1259 186
set_location Data_Block_0/Communication_Builder_0/Read_Sample_3[5] 1477 88
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[8] 1136 183
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER[3] 114 91
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Address_Unsigned[1] 1358 217
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft5_0 1105 159
set_location Data_Block_0/Communication_Builder_0/next_state[13] 1195 132
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.wptr[3] 676 73
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_bin_sync2[10] 334 34
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/wptr_bin_sync2[13] 651 73
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[11] 264 82
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[26] 153 28
set_location Controler_0/gpio_controler_0/CLEAR_REG_RF_MASK[4] 102 88
set_location Controler_0/Command_Decoder_0/counter[23] 107 61
set_location Controler_0/Answer_Encoder_0/periph_data_7[3] 194 84
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Input_Data_2_1[6] 372 97
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[11] 408 109
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[0] 1120 172
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[10] 1461 196
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO_2 228 57
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[23] 327 72
set_location UART_Protocol_1/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto20 178 33
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[37] 341 55
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[2] 518 61
set_location Controler_0/Answer_Encoder_0/cmd_ID[4] 161 58
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[25] 380 58
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[9] 439 51
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m70_0 124 78
set_location Controler_0/Command_Decoder_0/AE_CMD_Data_RNIKV421[7] 145 84
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[9] 1302 187
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[40] 1931 207
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[8] 837 160
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/wptr_bin_sync2[10] 227 34
set_location USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[20] 175 3
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[10] 287 76
set_location Controler_0/Reset_Controler_0/PULSE_LENGTH[0] 219 73
set_location Controler_0/ADI_SPI_1/rx_data_buffer[7] 156 85
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2 423 60
set_location UART_Protocol_0/UART_TX_Protocol_0/state_reg_ns_0_a2_0_1_0[0] 326 75
set_location Controler_0/SPI_LMX_0/spi_master_0/INT_ss_n 97 79
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr_gray[11] 360 31
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[20] 281 85
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[13] 336 61
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIQDF61[39] 287 60
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r[22] 331 46
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[10] 290 75
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[7] 437 145
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m67_e_14 239 90
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/Q[4] 139 48
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r[0] 903 175
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r[7] 987 175
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[9] 484 58
set_location Data_Block_0/Communication_Builder_0/Event_RAM_R_Address_Integer[4] 1216 184
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1[8] 1162 180
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_RNO[3] 247 81
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rcv_cnt.receive_count_3_i_a2_1_0[0] 45 63
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_bin_sync2[0] 355 25
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[17] 156 34
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_bit_cnt_4[0] 49 60
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.afull_r_RNO 273 30
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[16] 596 306
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[19] 39 58
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[28] 285 55
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[20] 138 43
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[24] 84 70
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[6] 432 16
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[2] 1141 210
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[1] 434 106
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame[6] 307 88
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[18] 323 174
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[3] 527 64
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[36] 137 34
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[32] 66 51
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[5] 1302 201
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_update_dout_1 1249 186
set_location Controler_0/SPI_LMX_0_0/spi_master_0/clk_toggles[2] 152 73
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[0] 1116 142
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer[2] 1226 184
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[59] 1704 264
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1[22] 150 27
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[11] 73 84
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r[6] 908 175
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[8] 1194 99
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[33] 123 64
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[33] 178 58
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Input_Data_1_0[5] 487 97
set_location USB_3_Protocol_0/ft601_fifo_interface_0/state_reg_ns_0[2] 354 15
set_location Controler_0/ADI_SPI_0/data_counter[29] 234 91
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[32] 117 43
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[7] 237 46
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[14] 385 61
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/m22_fast 451 15
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[3] 220 43
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[37] 37 58
set_location Communication_Switch_0/state_reg_RNO[2] 151 81
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[4] 455 55
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[19] 281 63
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[2] 1266 183
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1[27] 255 45
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNII5F61[35] 276 60
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m35_i_a2_17 176 81
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[26] 88 69
set_location Controler_0/gpio_controler_0/Rising_Edge_Detector.10.un52_inputs 80 90
set_location Data_Block_0/FIFOs_Reader_0/event_ram_r_data_status_3 1240 198
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[4] 67 60
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[4] 127 31
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[8] 1064 181
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/re_set 127 61
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[8] 261 55
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m205 247 63
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Output_Sample_Part_2[8] 674 145
set_location Controler_0/Communication_CMD_MUX_0/SRC_1_Fifo_Read_Enable 118 51
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[19] 392 51
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][7] 344 28
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_lcry_RNO_2 872 150
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[9] 1195 141
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIHA6D2[29] 332 54
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[5] 263 37
set_location UART_Protocol_1/UART_RX_Protocol_0/First_Nibble_Complementary[3] 164 43
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Input_Data_1_0[11] 767 127
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/empty_RNIQSHP 238 60
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un5_almostfulli_assertlto9_i_a2 195 54
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[0] 343 19
set_location Controler_0/ADI_SPI_1/rx_data_buffer[6] 160 85
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[10] 108 55
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Input_Data_2_1[7] 756 124
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[4] 407 58
set_location Data_Block_0/Communication_Builder_0/Frame_Counter_Reset_N_i_a2_3 1178 126
set_location Controler_0/gpio_controler_0/read_data_frame[3] 147 91
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Address_Unsigned[5] 1362 217
set_location UART_Protocol_0/UART_RX_Protocol_0/counter[8] 104 73
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[23] 82 58
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m67_e_19 193 90
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Input_Data_1_0[10] 613 97
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[3] 1305 202
set_location Controler_0/ADI_SPI_0/addr_counter[17] 234 88
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[9] 926 142
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr[9] 333 25
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[1] 231 49
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[15] 104 58
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m18 185 48
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[33] 103 45
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[12] 99 46
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[27] 376 55
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[57] 2042 90
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/txrdy_int 370 61
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r[5] 933 139
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[3] 254 34
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO[6] 338 96
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[2] 304 37
set_location USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_1_a2[9] 311 48
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Number[11] 1218 189
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[1] 302 124
set_location Controler_0/ADI_SPI_1/un1_state_reg_9_i_0 122 81
set_location USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_1[28] 288 45
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte[0] 40 55
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m188 253 57
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/rptr_bin_sync2[9] 687 70
set_location USB_3_Protocol_0/Communication_TX_Arbiter2_0/state_reg_ns_i_0_a2_0[0] 327 51
set_location Data_Block_0/Communication_Builder_0/Read_Sample_0[0] 529 181
set_location Controler_0/ADI_SPI_0/wr_addr_buffer[0] 143 73
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r[0] 930 139
set_location USB_3_Protocol_0/Communication_TX_Arbiter2_0/state_reg_ns_a2_1[1] 328 51
set_location UART_Protocol_1/mko_0/counter[7] 115 70
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m35_i_a2 234 84
set_location Controler_0/ADI_SPI_1/rx_data_frame[0] 156 82
set_location Data_Block_0/Communication_Builder_0/Read_Sample_0[2] 1177 262
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[12] 399 57
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[14] 96 42
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI0MU82[0] 343 60
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[20] 336 88
set_location UART_Protocol_1/mko_0/counter[3] 111 70
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[16] 260 63
set_location Data_Block_0/Communication_Builder_0/next_state_cnst_i[1] 1186 132
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1[17] 272 48
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[28] 140 34
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[6] 272 69
set_location UART_Protocol_0/UART_RX_Protocol_0/Decode_data[14] 15 61
set_location UART_Protocol_0/UART_TX_Protocol_0/state_reg_ns_0[2] 335 75
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Event_Counter.un36_trigger_edge_valid_0_a3 320 99
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Output_Sample_Part_2[3] 110 97
set_location Communication_Switch_0/un4_write_signal_0_a2 218 81
set_location Data_Block_0/Communication_Builder_0/Read_Sample_1[4] 1499 283
set_location Controler_0/ADI_SPI_1/counter[8] 114 82
set_location UART_Protocol_1/UART_TX_Protocol_0/UART_TX_Data_0_iv_0[4] 378 63
set_location Controler_0/gpio_controler_0/OR_counter_input.15.TMP_OR_Counter_Input_16[14] 69 90
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[0] 189 75
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r[6] 1163 181
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNI2UC7[4] 167 57
set_location Data_Block_0/Communication_Builder_0/Event_Start_ADDR_Buffer[1] 1279 214
set_location Controler_0/ADI_SPI_0/data_counter[20] 225 91
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1[23] 138 27
set_location Communication_Switch_0/Communication_vote_vector_0_sqmuxa 216 81
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/emptyi_fwftlto10_4 454 54
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[32] 66 52
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[18] 169 43
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[12] 177 43
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r[18] 125 55
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[6] 148 31
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[12] 69 60
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_update_dout 1181 153
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[32] 295 63
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[6] 79 46
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_update_dout_1 1185 153
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_0[0] 71 81
set_location Communication_Switch_0/un11_read_signal_0_a2_4 231 81
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Start_ADDR_1[8] 1201 201
set_location Data_Block_0/Communication_Builder_0/next_state_1[4] 1178 129
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_5_0_a2[7] 253 27
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[7] 92 69
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[24] 279 55
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[10] 285 76
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[2] 155 34
set_location Controler_0/gpio_controler_0/Rising_Edge_Detector.9.un47_inputs 128 96
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[4] 336 19
set_location Data_Block_0/FIFOs_Reader_0/state_reg_ns_o2[4] 1224 198
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk3.sc_r5 1081 153
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/fifo_valid_RNIOTQ11 241 57
set_location Controler_0/gpio_controler_0/read_data_frame[7] 159 88
set_location Controler_0/Command_Decoder_0/Perif_BUSY 153 78
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout[31] 283 46
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_1[0] 277 117
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][7] 491 58
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[5] 103 49
set_location UART_Protocol_1/UART_RX_Protocol_0/state_reg_ns_i_a4[1] 129 36
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_4_i_o2[8] 242 42
set_location USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data[4] 304 45
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un5_read_signal_0_a2 291 84
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[2] 44 57
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/un4_update_dout 414 60
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[31] 88 64
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[8] 873 166
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[31] 172 58
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[15] 153 34
set_location Controler_0/Answer_Encoder_0/periph_data_7[1] 195 84
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[16] 332 88
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[29] 291 61
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_gray_3[4] 338 30
set_location Controler_0/gpio_controler_0/TMP_OR_Counter_Input[7] 79 97
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[0] 381 60
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_0_a2[3] 320 72
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[2] 1091 261
set_location UART_Protocol_0/mko_0/counter[11] 77 151
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[28] 380 60
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][5] 434 61
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[11] 1219 169
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/last_Control_Busy_Out 313 88
set_location Controler_0/Command_Decoder_0/counter[22] 106 61
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[26] 410 55
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/state_reg_ns_i_i_a2[3] 152 78
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[3] 103 43
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr_gray[8] 355 31
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Input_Data_2_1[7] 377 97
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[5] 1182 124
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[16] 319 97
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[9] 1166 342
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_valid_RNILOT71 264 54
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/Q[1] 135 48
set_location Controler_0/Command_Decoder_0/AE_CMD_Data_RNI8KTD2[1] 100 96
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/xmit_cntr[2] 277 79
set_location Data_Block_0/FIFOs_Reader_0/Event_Number_Counter[1] 1213 202
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO[0] 299 117
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[8] 225 43
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1[8] 1075 156
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.wptr[1] 674 73
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][8] 253 28
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[9] 174 43
set_location Controler_0/Answer_Encoder_0/cmd_ID_RNIRHVG[0] 162 60
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[25] 342 19
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_iv_1_RNO_1[0] 261 84
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m270_e 492 57
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_6_0_a2[6] 54 48
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[18] 110 43
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Address_Unsigned[10] 1367 217
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_9 978 123
set_location Controler_0/Answer_Encoder_0/state_reg_ns_a2[3] 166 57
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[2] 459 52
set_location Controler_0/Reset_Controler_0/SYS_Main_Reset_N_0_sqmuxa_11 302 84
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[3] 386 58
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[4] 833 160
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[2] 1209 193
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[14] 398 63
set_location Communication_Switch_0/state_reg_ns_i_a2[5] 154 81
set_location Controler_0/ADI_SPI_0/data_counter[19] 224 91
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[6] 235 61
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[37] 275 61
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[9] 1229 145
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q[15] 355 48
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_0[11] 289 90
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[6] 523 58
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_GB_DEMOTE 343 82
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[10] 72 84
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[2] 339 64
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[17] 123 43
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[54] 232 255
set_location Controler_0/SPI_LMX_0/spi_master_0/clk_toggles_lm_0[4] 92 81
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/update_middle 315 123
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned[10] 1366 211
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[12] 117 49
set_location UART_Protocol_1/UART_RX_Protocol_0/ETX_Detect_2_sqmuxa_i_a2 158 45
set_location Controler_0/Reset_Controler_0/Counter_EXT_PULSE[9] 229 70
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4[4] 282 45
set_location Controler_0/Command_Decoder_0/state_reg[2] 167 64
set_location Controler_0/ADI_SPI_0/un1_wr_addr_buffer_i_m2[8] 140 75
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIK3B61[18] 344 60
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[26] 80 52
set_location UART_Protocol_1/UART_TX_Protocol_0/state_reg_ns_0_a2_0_4[0] 391 63
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[2] 1201 166
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[5] 969 97
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[7] 788 151
set_location UART_Protocol_1/UART_TX_Protocol_0/state_reg[6] 384 64
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[14] 271 69
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr_gray[1] 667 70
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_8 982 123
set_location Controler_0/gpio_controler_0/read_data_frame_8_3[14] 148 90
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[6] 211 55
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO_1 123 60
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[4] 499 63
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Output_Sample_Part_2[7] 763 136
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[4] 1328 186
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4[17] 156 33
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[2] 170 43
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_3[7] 298 84
set_location Controler_0/ADI_SPI_1/wr_addr_buffer[14] 122 76
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[1] 62 79
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[39] 2292 234
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[34] 61 51
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[24] 392 54
set_location UART_Protocol_1/UART_TX_Protocol_0/counter_n1 410 63
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[1] 1032 210
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[14] 273 64
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[9] 383 55
set_location UART_Protocol_1/UART_RX_Protocol_0/counter[11] 179 37
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[26] 306 58
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNIAOVH[4] 325 99
set_location Controler_0/Command_Decoder_0/cmd_data[14] 72 82
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[6] 815 69
set_location Data_Block_0/FIFOs_Reader_0/Event_Size_Counter_RNO[0] 1268 180
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[2] 860 151
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[26] 798 91
set_location UART_Protocol_1/UART_RX_Protocol_0/state_reg[8] 122 37
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[38] 91 52
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[16] 391 54
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[5] 204 42
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1[6] 1221 168
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Number[16] 1219 198
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[15] 106 58
set_location Controler_0/ADI_SPI_1/un1_wr_addr_buffer_i_m2[13] 128 75
set_location Controler_0/ADI_SPI_0/addr_counter[5] 222 88
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout[29] 259 49
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[4] 288 52
set_location Controler_0/gpio_controler_0/Rising_Edge_Detector.11.un57_inputs 135 87
set_location Data_Block_0/Communication_Builder_0/Read_Sample_0[1] 533 181
set_location Data_Block_0/Communication_Builder_0/Event_Number_Buffer[0] 1181 175
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[25] 314 82
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs_1[0] 66 90
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr[8] 644 70
set_location Controler_0/Answer_Encoder_0/periph_data_8_i_m2_2[2] 190 63
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft_RNO 392 123
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[19] 392 52
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[6] 1038 210
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[9] 466 52
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI5U5D2[25] 300 57
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[4] 121 48
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L[11] 263 91
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_valid_RNI13EC1 195 48
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[35] 90 48
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Input_Data_2_1[8] 760 136
set_location Controler_0/Command_Decoder_0/cmd_data_RNIQDD81[13] 141 72
set_location Controler_0/Reset_Controler_0/PULSE_LENGTH[15] 239 79
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/xmit_cntr[0] 298 79
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[1] 303 37
set_location Data_Block_0/Communication_Builder_0/Event_Start_ADDR_Buffer[6] 1272 214
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[0] 90 57
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[3] 436 106
set_location Controler_0/Reset_Controler_0/PULSE_EXT_Mask[15] 214 70
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[9] 1150 145
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[1] 239 31
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/rx_data_frame[4] 185 64
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_8 1137 171
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[13] 82 85
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[11] 313 37
set_location Controler_0/gpio_controler_0/Rising_Edge_Detector.3.un17_inputs 78 87
set_location Controler_0/ADI_SPI_1/addr_counter[0] 158 79
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Input_Data_1_0[8] 380 97
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[14] 314 97
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIETA61[15] 254 60
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/INVBLKX1[0] 1360 207
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr_gray[7] 342 28
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[10] 91 55
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[22] 84 75
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[2] 42 48
set_location Controler_0/Answer_Encoder_0/periph_data_8_2[15] 203 69
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_bin_sync2[1] 332 31
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[0] 271 30
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[36] 160 48
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[30] 121 57
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[5] 256 31
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv[15] 213 69
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[59] 1345 180
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[32] 406 291
set_location UART_Protocol_1/UART_RX_Protocol_0/Decode_data[29] 99 37
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r[5] 358 55
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r[7] 188 55
set_location Controler_0/Communication_CMD_MUX_0/state_reg[1] 138 58
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M[10] 264 85
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[5] 306 64
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[7] 1458 189
set_location Controler_0/ADI_SPI_0/addr_counter[26] 243 88
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[14] 411 109
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r[1] 926 139
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1[35] 135 27
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m67_e_14 215 81
set_location Controler_0/ADI_SPI_1/addr_counter[4] 162 79
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Input_Data_2_1[6] 678 145
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[8] 81 73
set_location Controler_0/ADI_SPI_0/data_counter[10] 215 91
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[27] 322 72
set_location Controler_0/Communication_CMD_MUX_0/un2_src_2_fifo_empty 134 57
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_ADDR_GEN_Modulo_3 1209 165
set_location Controler_0/Command_Decoder_0/counter[26] 110 61
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft_RNI0F7S[7] 1102 159
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[8] 1327 207
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sresetn_4_i_0_0 1187 150
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[2] 219 64
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[8] 1215 193
set_location Controler_0/ADI_SPI_1/rx_data_frame[3] 162 85
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[1] 206 55
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m38_i_a2 212 84
set_location Controler_0/ADI_SPI_1/un1_wr_addr_buffer_i_m2[8] 136 75
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[0] 115 84
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Output_Sample_Part_2[4] 748 124
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[7] 1457 189
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[26] 1614 213
set_location Controler_0/Answer_Encoder_0/periph_data_i_m2[21] 159 60
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q[12] 355 60
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr_gray[3] 339 19
set_location Controler_0/gpio_controler_0/Outputs_6_1_0[9] 92 90
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/empty_RNO 526 117
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv[14] 209 69
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[5] 1195 166
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_11_0_a2[1] 259 33
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[9] 1299 187
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/empty_RNO 1138 144
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/TRG_Unit_Detect 750 124
set_location Data_Block_0/Communication_Builder_0/Event_Number_Buffer[2] 1187 175
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][5] 500 64
set_location Controler_0/Reset_Controler_0/PULSE_LENGTH[2] 221 73
set_location UART_Protocol_1/UART_RX_Protocol_0/Decode_data[30] 104 37
set_location Controler_0/Command_Decoder_0/counter[3] 87 61
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[20] 320 55
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout[25] 243 49
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[9] 65 79
set_location Data_Block_0/Communication_Builder_0/Packet_Counter[18] 1194 172
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[7] 141 51
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[23] 411 57
set_location BUFD_0 341 81
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[4] 1211 193
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_50[13] 85 87
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/update_dout 320 123
set_location Controler_0/SPI_LMX_0/SPI_interface_0/rx_data_frame[2] 221 82
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[3] 304 124
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/emptyilto13_10 370 24
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Input_Data_1_0[6] 760 124
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[25] 2049 99
set_location USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[31] 234 9
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m208 185 60
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[39] 73 54
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[0] 66 49
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r[5] 905 175
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[10] 1183 156
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[2] 1059 181
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[31] 88 55
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Size[10] 1238 180
set_location Controler_0/Reset_Controler_0/PULSE_EXT_Mask[4] 240 70
set_location Controler_0/Command_Decoder_0/cmd_data_RNISFD81[14] 142 75
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[0] 1301 202
set_location Controler_0/ADI_SPI_0/state_reg[0] 204 85
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4[15] 152 33
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0[7] 244 69
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask[4] 105 88
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_50[2] 74 87
set_location Data_Block_0/Communication_Builder_0/event_ram_r_data_status_4 1240 207
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1[8] 1189 138
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[13] 119 55
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[3] 305 37
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[11] 104 57
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[0] 378 58
set_location USB_3_Protocol_0/ft601_fifo_interface_0/state_reg_ns_i_0_3[0] 349 15
set_location Controler_0/gpio_controler_0/read_data_frame_8_5_1[15] 153 90
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m67_e_19 196 78
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[35] 1821 63
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[33] 305 255
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[26] 798 90
set_location UART_Protocol_1/mko_0/counter_3_i_0_a2_RNI1QSO[4] 138 69
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[3] 978 181
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask[8] 83 97
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[3] 301 58
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout[10] 291 49
set_location Controler_0/gpio_controler_0/Falling_Edge_Detector.8.un122_inputs 120 96
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[11] 391 51
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Size[11] 1244 180
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/wptr_bin_sync2[6] 259 31
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNI64PL[0] 135 15
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rcv_cnt.receive_count_3_i_a2_1_0[0] 190 45
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Order_Unsigned[9] 1221 175
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer[4] 1228 184
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lcry_RNO_2 689 63
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r[7] 1241 184
set_location Data_Block_0/Communication_Builder_0/next_state_cnst_0_a2[4] 1181 129
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[24] 313 82
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/rptr_gray_3[4] 660 75
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[12] 173 73
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/un1_re_set6_0_x2 196 57
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_2[13] 229 75
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r[6] 989 175
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/Q[18] 125 54
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs[11] 71 91
set_location UART_Protocol_1/UART_RX_Protocol_0/state_reg_RNO[8] 122 36
set_location Controler_0/ADI_SPI_1/tx_data_buffer[2] 192 76
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memraddr_r_lcry_RNO_2 602 63
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame[1] 291 88
set_location UART_Protocol_1/UART_RX_Protocol_0/Second_Nibble_Complementary[1] 146 43
set_location Controler_0/SPI_LMX_0/SPI_interface_0/rx_data_frame[1] 224 82
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Input_Data_2_1[8] 383 97
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[15] 176 72
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Order_Unsigned[4] 1216 175
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[8] 118 37
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.op_gt.un1_finite_event_counterlto31_i_a2_22 285 90
set_location Data_Block_0/Communication_Builder_0/next_state_1[9] 1179 129
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[37] 105 54
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[13] 693 70
set_location Controler_0/Reset_Controler_0/SYS_Main_Reset_N_0_sqmuxa_12 306 84
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk3.sc_r5_0_x2_i_0_tz 1209 150
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r[8] 1162 181
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4[19] 134 33
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[38] 271 64
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[1] 338 64
set_location Controler_0/Reset_Controler_0/read_data_frame[8] 232 76
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][2] 660 70
set_location Clock_Reset_0/Synchronizer_0/Chain_rep_RNI8C36[1] 1153 163
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[25] 385 54
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[33] 258 61
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[40] 1286 210
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[2] 318 60
set_location Controler_0/Reset_Controler_0/Counter_EXT_PULSE[7] 227 70
set_location Controler_0/Communication_ANW_MUX_0/Communication_vote_vector[1] 170 58
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr[8] 236 34
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[18] 270 69
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[6] 664 76
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout[10] 295 49
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[19] 347 97
set_location Controler_0/SPI_LMX_0_0/spi_master_0/mosi_1_sqmuxa_i_o3_0_0 159 75
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/un4_update_dout_1 272 54
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[7] 323 88
set_location Data_Block_0/Sample_RAM_Block_0/Sample_RAM_Block_Decoder_0/Output_vector_1_0_a3[1] 1376 210
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/TRG_Unit_Detect_RNO 531 117
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r[7] 900 175
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r[11] 1152 181
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_bit_cnt[1] 185 52
set_location Controler_0/Command_Decoder_0/counter[24] 108 61
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr_gray[12] 364 28
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r[7] 1070 157
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[9] 294 51
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[2] 266 34
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[27] 314 69
set_location Controler_0/SPI_LMX_0/spi_master_0/fsm_timer[0] 88 79
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[3] 861 151
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[10] 108 54
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk17.u_corefifo_fwft/dout_valid_RNIPV8A1 1103 159
set_location Data_Block_0/FIFOs_Reader_0/state_reg_RNO[6] 1270 198
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[3] 97 54
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned[4] 1360 211
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[24] 392 55
set_location UART_Protocol_1/UART_RX_Protocol_0/First_Nibble_Complementary[1] 154 43
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[29] 93 45
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_10 527 114
set_location USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[25] 174 3
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[28] 265 58
set_location UART_Protocol_1/UART_RX_Protocol_0/nibbles_fault3 151 42
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[8] 278 54
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[2] 144 34
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[35] 121 64
set_location Controler_0/ADI_SPI_0/sdio_cl_RNO 142 81
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/xmit_cntr[2] 169 46
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs_1[5] 82 90
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[27] 135 46
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[13] 116 42
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Size[5] 1241 180
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[28] 89 64
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][0] 237 31
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[22] 87 76
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[41] 1354 180
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout[1] 281 46
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk17.u_corefifo_fwft/middle_valid 1106 160
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[3] 1210 193
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[8] 1041 211
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[19] 349 61
set_location Controler_0/gpio_controler_0/read_data_frame_8_sn_m6 135 90
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs_1[8] 78 96
set_location Controler_0/ADI_SPI_1/sdio_11_1_u_i_m2_1_0 130 81
set_location Controler_0/SPI_LMX_0/spi_master_0/un1_reset_n_inv_0_o3_RNIFALT 94 78
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[38] 122 42
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[8] 184 73
set_location UART_Protocol_1/UART_TX_Protocol_0/state_reg_RNIT8O2[0] 393 69
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[5] 405 64
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m128 246 60
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Address_Unsigned[9] 1366 217
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4_i_m2[6] 151 30
set_location Controler_0/ADI_SPI_1/data_counter[28] 209 82
set_location UART_Protocol_0/mko_0/op_gt.mko_out2lto25_i_a2_0_a2_13 72 153
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[9] 754 118
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_1[13] 249 75
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[17] 333 88
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNILBV82[7] 282 60
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[31] 304 70
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_11 1210 150
set_location UART_Protocol_1/UART_RX_Protocol_0/state_reg[5] 139 37
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[14] 103 57
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r[6] 350 49
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r[9] 190 55
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[1] 420 58
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[0] 316 88
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[21] 293 64
set_location Controler_0/Answer_Encoder_0/cmd_ID[6] 164 58
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/almostfulli_assert 344 36
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[15] 76 58
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[24] 136 57
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[7] 271 34
set_location Controler_0/gpio_controler_0/Inputs_Last[9] 128 97
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[9] 167 52
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[3] 118 84
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[2] 670 70
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/wptr_bin_sync2[2] 219 34
set_location UART_Protocol_0/mko_0/counter[13] 79 151
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_bin_sync2[4] 354 28
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[13] 275 64
set_location Data_Block_0/FIFOs_Reader_0/state_reg_ns_i_a3_0[0] 1266 198
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_i_m2_1[30] 404 63
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[3] 340 64
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_11_0_a2[1] 522 60
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/update_middle 1248 186
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[1] 218 64
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[0] 515 180
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[29] 113 52
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[16] 409 16
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk3.sc_r5_0_x2_i_0_tz 1210 135
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv[5] 259 72
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[7] 262 28
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[7] 422 52
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_clock_int 168 52
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNI46EK3[0] 314 99
set_location UART_Protocol_1/UART_RX_Protocol_0/state_reg[1] 137 37
set_location Controler_0/SPI_LMX_0_0/spi_master_0/receive_transmit_RNO 162 75
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1[5] 1303 186
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m67_e_15 238 90
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[7] 1239 184
set_location Controler_0/Reset_Controler_0/read_data_frame_6[6] 211 72
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[37] 264 60
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[3] 78 78
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[5] 282 75
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[8] 87 58
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[16] 331 73
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[41] 1820 63
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[10] 1205 136
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r4 131 60
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[26] 166 34
set_location Controler_0/Answer_Encoder_0/cmd_ID_RNIPFVG[0] 166 60
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/Q[38] 153 51
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[0] 1192 165
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[32] 176 57
set_location Controler_0/Command_Decoder_0/state_reg[3] 161 64
set_location Controler_0/Answer_Encoder_0/cmd_ID[2] 163 61
set_location Data_Block_0/Communication_Builder_0/Packet_Counter[17] 1193 172
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r[29] 328 46
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[11] 151 34
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/INVBLKY1[0] 1377 216
set_location Data_Block_0/Communication_Builder_0/Event_Number_Buffer[7] 1177 175
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r[0] 1087 154
set_location Controler_0/ADI_SPI_0/addr_counter[21] 238 88
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[1] 75 78
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned[3] 1359 211
set_location Data_Block_0/Communication_Builder_0/Event_Start_ADDR_Buffer[10] 1276 214
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_shift_11[3] 156 45
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/xmit_cntr[0] 178 46
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_7 179 48
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[5] 327 97
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/fwft_Q_r_Z[1] 1233 187
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[7] 1305 187
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_9 398 105
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[13] 406 64
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk17.u_corefifo_fwft/empty_RNO 1107 159
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[6] 1069 169
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[0] 229 49
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[15] 331 88
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[8] 270 36
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/tx_byte[0] 323 79
set_location Controler_0/gpio_controler_0/OR_counter_input.15.TMP_OR_Counter_Input_16[6] 75 96
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft 1186 118
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.empty_r_4_f0 626 72
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_0[0] 117 63
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[14] 271 57
set_location Controler_0/ADI_SPI_0/divider_enable 139 82
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI8PC61[21] 349 57
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[6] 1129 184
set_location Data_Block_0/Test_Generator_0/Test_Data_0_1[7] 808 106
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[22] 247 61
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIIS7C1[8] 256 60
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[3] 133 31
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv[11] 240 75
set_location Data_Block_0/Communication_Builder_0/Event_RAM_R_Address_Integer[3] 1215 184
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[5] 156 28
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_8 413 108
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4[3] 266 45
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft 60 49
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/INVBLKX0[0] 1303 201
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[13] 115 43
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft_RNO_0 1141 186
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_50[0] 124 87
set_location Controler_0/ADI_SPI_0/tx_data_buffer_0_sqmuxa_1_i_o2_RNINHHK 206 84
set_location UART_Protocol_0/UART_RX_Protocol_0/counter[4] 100 73
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[5] 1150 211
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout[12] 241 49
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[8] 377 16
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/rptr_bin_sync2[12] 672 70
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO_2 225 51
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr_gray[9] 666 73
set_location UART_Protocol_0/mko_0/op_gt.mko_out2lto25_i_a2_0_a2_22 61 150
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4[8] 270 45
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memraddr_r[12] 325 28
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[31] 284 82
set_location UART_Protocol_1/OR2_0 143 69
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state[3] 363 61
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_1_0_a2[0] 261 33
set_location UART_Protocol_1/UART_RX_Protocol_0/state_reg_ns_a4[12] 137 36
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[58] 236 237
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[23] 282 55
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M[0] 328 91
set_location UART_Protocol_0/UART_RX_Protocol_0/state_reg_RNO[12] 24 45
set_location UART_Protocol_1/mko_0/op_gt.mko_out2lto25_i_a2_0_a2_16 107 69
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[36] 126 48
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Input_Data_2_1[10] 918 106
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[3] 220 64
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[28] 89 46
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[33] 294 57
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[9] 426 52
set_location Data_Block_0/Test_Generator_0/Test_Data_0_1[8] 809 106
set_location Controler_0/Reset_Controler_0/state_reg_RNO[2] 103 75
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/REN_d1 202 58
set_location Data_Block_0/FIFOs_Reader_0/Event_Size_Counter[18] 1266 181
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[13] 266 82
set_location Controler_0/gpio_controler_0/OR_counter_input.15.TMP_OR_Counter_Input_16[9] 81 96
set_location Controler_0/SPI_LMX_0/spi_master_0/rx[2] 219 85
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/update_middle 853 156
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_statece[1] 184 48
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[1] 475 58
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1[31] 146 30
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[7] 43 43
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r[16] 143 49
set_location UART_Protocol_0/UART_RX_Protocol_0/counter[26] 122 73
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[33] 78 55
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[4] 1176 106
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr_gray[13] 343 25
set_location Data_Block_0/Communication_Builder_0/fsm_timer[2] 1154 133
set_location Data_Block_0/Sample_RAM_Block_0/Sample_RAM_Block_Decoder_0/Output_vector_1_0_a3[2] 1342 210
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/fwft_Q_r_Z[4] 1456 190
set_location UART_Protocol_1/UART_RX_Protocol_0/state_reg_ns_a4_0[13] 147 36
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m16_2 46 60
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/last_Control_Trigger_Out 252 82
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_bit_cnt_1_sqmuxa_0_a4 180 48
set_location Controler_0/gpio_controler_0/read_data_frame_8[10] 164 87
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_1[6] 204 69
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_RNO_0[5] 256 72
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[14] 385 60
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[26] 296 75
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[27] 125 45
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[3] 370 16
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[0] 73 46
set_location USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_1[27] 326 45
set_location UART_Protocol_0/mko_0/counter[0] 66 151
set_location Controler_0/gpio_controler_0/state_reg[4] 145 82
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[0] 458 58
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/re_set 247 58
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned[17] 1373 211
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[1] 195 52
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z[27] 326 46
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNII8V82[6] 276 57
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/state_reg[5] 147 79
set_location Controler_0/Communication_CMD_MUX_0/state_reg[0] 132 58
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[13] 384 61
set_location Controler_0/gpio_controler_0/Inputs_Last[14] 117 97
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/Q[17] 147 54
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[3] 17 52
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][6] 448 55
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r[5] 186 55
set_location Controler_0/Command_Decoder_0/counter[0] 101 64
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[8] 225 46
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_RNO_0[3] 240 81
set_location Controler_0/ADI_SPI_1/data_counter[18] 199 82
set_location Controler_0/Answer_Encoder_0/periph_data_9[8] 183 87
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_2[1] 532 180
set_location Controler_0/ADI_SPI_0/counter[3] 141 79
set_location UART_Protocol_1/UART_RX_Protocol_0/First_Nibble_Complementary[0] 150 43
set_location Controler_0/SPI_LMX_0_0/spi_master_0/un1_reset_n_inv_2_0_m3 165 75
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[16] 323 55
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[2] 16 52
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_50[6] 129 87
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[8] 22 52
set_location Controler_0/Command_Decoder_0/decode_vector_RNIHM9C[6] 150 78
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[1] 218 43
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[14] 398 64
set_location Controler_0/ADI_SPI_1/rx_data_frame[4] 157 85
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[11] 1212 168
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/fifo_valid 259 58
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_bit_cnt_0_sqmuxa_0_a4 39 60
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[10] 109 54
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][5] 236 52
set_location Controler_0/Reset_Controler_0/un16_set_pulse_int_cry_15_RNI5I0A 242 78
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/REN_d1_RNIOQCM 70 60
set_location Controler_0/ADI_SPI_1/un1_wr_addr_buffer_i_m2[14] 122 75
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[11] 1034 211
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[5] 401 61
set_location Controler_0/REGISTERS_0/state_reg[0] 113 79
set_location USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[4] 171 9
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4_i_m2[3] 121 30
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_count_RNO[3] 47 63
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[9] 1198 166
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[17] 288 55
set_location Data_Block_0/Communication_Builder_0/Read_Sample_3[7] 1627 157
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[4] 132 31
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][13] 363 31
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[0] 194 52
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[20] 141 54
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/un1_samples6_1_0 57 60
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[19] 310 70
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m67_e_24 195 78
set_location Data_Block_0/Communication_Builder_0/Event_RAM_R_Address_Integer[8] 1220 184
set_location Controler_0/ADI_SPI_1/addr_counter[31] 189 79
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/fwft_Q_r_Z[3] 1188 166
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[13] 121 28
set_location Controler_0/ADI_SPI_1/data_counter[0] 181 82
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_i_m2[30] 303 75
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[0] 152 46
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[26] 313 63
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[2] 101 54
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r[23] 334 64
set_location Controler_0/Command_Decoder_0/counter[6] 90 61
set_location Data_Block_0/Communication_Builder_0/Read_Sample_1[11] 1195 277
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv[15] 262 72
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r[5] 1240 184
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_2[0] 879 165
set_location Controler_0/Answer_Encoder_0/periph_data_8_i_m2_11_1 161 60
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[22] 295 70
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[20] 309 82
set_location Controler_0/Reset_Controler_0/un15_write_signal_0_a2 211 78
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1[8] 271 45
set_location Controler_0/Answer_Encoder_0/cmd_ID_RNI19NT[3] 163 60
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[23] 327 73
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_top_fwft_r 1185 118
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[38] 327 61
set_location Controler_0/SPI_LMX_0_0/spi_master_0/clk_toggles[1] 154 73
set_location UART_Protocol_1/UART_RX_Protocol_0/counter[13] 181 37
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[27] 317 61
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_0_a2[7] 335 72
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q[18] 374 15
set_location UART_Protocol_1/Communication_TX_Arbiter2_0/state_reg_Z[5] 370 55
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[6] 151 16
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r[14] 268 46
set_location UART_Protocol_0/UART_TX_Protocol_0/UART_TX_Data_0_iv_0[3] 314 75
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_3 339 79
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[1] 528 118
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/emptyi_11 1084 153
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][9] 429 52
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[3] 121 31
set_location UART_Protocol_0/UART_TX_Protocol_0/counter[3] 337 76
set_location USB_3_Protocol_0/ft601_fifo_interface_0/AF_DATA_Buffer_Z[7] 399 16
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Input_Data_2_1[9] 753 124
set_location Controler_0/SPI_LMX_0/spi_master_0/rxBuffer[0] 218 85
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un5_almostfulli_assertlto7_3 227 60
set_location USB_3_Protocol_0/ft601_fifo_interface_0/AF_DATA_Buffer_Z[18] 453 16
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m211 285 54
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[5] 30 64
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/wptr_gray_3[6] 655 75
set_location Controler_0/ADI_SPI_1/counter[7] 113 82
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Input_Data_1_0[3] 825 106
set_location UART_Protocol_1/UART_RX_Protocol_0/Decode_data[7] 155 43
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/re_set_RNO 61 60
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[9] 69 55
set_location Controler_0/ADI_SPI_0/divider_enable_RNI0DLL 140 81
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIK5D61[27] 261 60
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer[5] 1245 175
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_10 1230 192
set_location UART_Protocol_1/UART_RX_Protocol_0/Decode_data[27] 76 37
set_location Controler_0/SPI_LMX_0/spi_master_0/rxBuffer[6] 211 88
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer[22] 103 79
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIUA95[4] 35 63
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_3[25] 1192 99
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[7] 440 106
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m38_i_a2 156 78
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/wptr_gray_3[10] 687 72
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[5] 378 124
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft_RNO_0 1114 144
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets[3] 207 70
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Input_Data_1_0[3] 761 136
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[13] 871 151
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_valid 242 58
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r 125 61
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_bit_sel_RNO[1] 368 63
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_10_0_a2[5] 649 75
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[36] 127 48
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_1[6] 209 72
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_2[11] 238 75
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[24] 1252 168
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[25] 128 51
set_location Data_Block_0/FIFOs_Reader_0/Event_Number_Counter[15] 1227 202
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4_1 17 164
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[17] 306 82
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r[21] 357 49
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/sc_r[5] 216 52
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[27] 1153 124
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[9] 662 73
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[8] 313 69
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/N_514_mux_i 434 57
set_location Controler_0/Command_Decoder_0/AE_CMD_Data_RNI7J8M[17] 134 84
set_location USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_1_a2[13] 328 48
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_9 375 126
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_RNIVBA9[0] 165 45
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_valid_RNIUPV11 217 30
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m185 272 60
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[12] 396 55
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[0] 1135 118
set_location UART_Protocol_1/UART_RX_Protocol_0/Decode_data[18] 96 37
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/Q[37] 125 57
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[56] 1497 90
set_location Data_Block_0/Communication_Builder_0/next_state[11] 1196 132
set_location Controler_0/gpio_controler_0/state_reg[3] 150 82
set_location Controler_0/gpio_controler_0/OR_counter_input.15.TMP_OR_Counter_Input_16[13] 67 90
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv[4] 316 84
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIME5D2[20] 342 60
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[27] 280 82
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L[3] 315 91
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[34] 351 61
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_1_9_0_a2[0] 519 57
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[59] 1769 282
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_valid 1196 142
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Threshold[4] 303 85
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[4] 83 79
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Input_Data_2_1[9] 381 100
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[2] 467 55
set_location UART_Protocol_1/UART_RX_Protocol_0/counter[25] 193 37
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1[5] 933 138
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/un4_fifo_rd_en 248 57
set_location Controler_0/gpio_controler_0/un16_write_signal_2 100 84
set_location Controler_0/Communication_CMD_MUX_0/SRC_3_Fifo_Read_Enable 138 57
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO[0] 322 99
set_location UART_Protocol_1/UART_RX_Protocol_0/counter[31] 199 37
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIEO7C1[6] 279 57
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[8] 420 51
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1[4] 1322 186
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[33] 126 64
set_location UART_Protocol_0/UART_TX_Protocol_0/counter_n2 339 75
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[23] 162 49
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[38] 72 51
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_8 390 123
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO_0[8] 334 96
set_location Data_Block_0/Communication_Builder_0/Read_Sample_0[3] 1135 97
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[8] 145 46
set_location Controler_0/Answer_Encoder_0/periph_data_8_i_m2_2[0] 189 63
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m67_e_15 214 81
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_8_0_a2[4] 56 48
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[18] 418 60
set_location Controler_0/Command_Decoder_0/counter_RNO[0] 101 63
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r 1191 151
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[7] 308 124
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/m93 455 15
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv[9] 218 75
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv[1] 217 75
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[19] 158 72
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_0[9] 274 84
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[4] 162 55
set_location Data_Block_0/Communication_Builder_0/state_reg_rep[11] 1188 133
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[32] 309 61
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[1] 240 46
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[9] 70 82
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r[4] 1155 181
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/wptr_bin_sync2[9] 241 28
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[1] 420 57
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/xmit_pulse 369 60
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/empty_RNO 244 51
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1[36] 141 30
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[7] 224 46
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[2] 415 55
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z[28] 288 46
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[16] 181 61
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_1_9_0_a2[0] 50 42
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[0] 1321 187
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[4] 41 46
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[6] 260 37
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_0[0] 752 123
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1[6] 1192 138
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[0] 244 46
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[6] 835 160
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[0] 1245 183
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[7] 1868 90
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q[2] 354 54
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rcv_sm.rx_state18_NE_i 189 51
set_location USB_3_Protocol_0/ft601_fifo_interface_0/AF_DATA_Buffer_Z[5] 345 16
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r[0] 1157 181
set_location Controler_0/ADI_SPI_1/wr_addr_buffer[11] 138 76
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[10] 312 64
set_location Controler_0/SPI_LMX_0/spi_master_0/rx[7] 210 88
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[10] 477 58
set_location Controler_0/gpio_controler_0/OR_counter_input.15.TMP_OR_Counter_Input_16[3] 61 87
set_location Controler_0/Answer_Encoder_0/periph_data_8_i_m2_2[4] 185 63
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk17.u_corefifo_fwft/dout_valid_RNI8DLR 1104 159
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_1_1_i_o2[0] 235 45
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[3] 832 160
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[8] 669 73
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[0] 159 28
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[1] 981 181
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[6] 322 88
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk8.un3_almostfulli_assertlto12_2 345 36
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[27] 125 46
set_location Controler_0/ADI_SPI_1/tx_data_buffer[1] 198 76
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/un1_sresetn_4_i_0 1081 156
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Output_Sample_Part_2[8] 382 97
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Output_Sample_Part_2[5] 761 124
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[30] 61 57
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[28] 85 46
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[7] 1239 183
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][9] 274 37
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[15] 282 72
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[7] 512 115
set_location Data_Block_0/Test_Generator_0/Test_Data_0_1[11] 812 106
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[16] 398 55
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[9] 1143 211
set_location UART_Protocol_0/UART_RX_Protocol_0/Decode_data[28] 17 46
set_location Controler_0/gpio_controler_0/Inputs_Last[10] 80 91
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Address_Unsigned[7] 1364 217
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[7] 284 61
set_location UART_Protocol_0/UART_RX_Protocol_0/Decode_data[10] 22 64
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets[7] 247 70
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L_1_sqmuxa_0_a2 288 90
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/rx_data_frame[9] 187 73
set_location UART_Protocol_1/mko_0/counter_5_axb_4 141 69
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[25] 146 49
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/busy 164 76
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r[4] 911 175
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[10] 82 79
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_3[1] 289 84
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[20] 296 57
set_location UART_Protocol_1/UART_RX_Protocol_0/Second_Nibble_Value[3] 163 43
set_location Controler_0/ADI_SPI_1/wr_addr_buffer[0] 132 73
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[13] 323 64
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout[20] 255 52
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[37] 292 52
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[6] 247 37
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING[4] 104 88
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r[10] 1195 139
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets[11] 240 76
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[28] 62 51
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_2[2] 213 72
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][2] 260 34
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Output_Sample_Part_2[6] 857 160
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[25] 253 64
set_location Controler_0/Command_Decoder_0/decode_vector_RNIFK9C[4] 120 75
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[2] 1222 169
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[28] 70 52
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[36] 101 52
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[27] 1153 123
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[5] 72 43
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[29] 383 16
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv[5] 247 75
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIM5B61[19] 300 63
set_location UART_Protocol_0/OR2_0 95 72
set_location Controler_0/Answer_Encoder_0/cmd_status_dummy[1] 163 58
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[1] 124 45
set_location USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_1[2] 276 51
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_10_0_a2[5] 332 27
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r[3] 904 175
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[7] 175 43
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m35_i_a2_13 233 84
set_location UART_Protocol_0/UART_RX_Protocol_0/counter[1] 97 73
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[10] 396 61
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[28] 286 55
set_location Controler_0/gpio_controler_0/CLEAR_REG_INPUTs_RISING_COUNTER_RNO_0 132 84
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[5] 1147 210
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_gray_3[0] 338 24
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r[5] 1092 154
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/REN_d1_RNIG4BQ 312 69
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[9] 226 43
set_location Controler_0/SPI_LMX_0/spi_master_0/receive_transmit 85 79
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Threshold[9] 320 91
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[2] 1184 99
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_2[0] 760 117
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[32] 123 54
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_gray_3[0] 348 27
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[36] 130 48
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO 267 54
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1[2] 271 48
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r 188 58
set_location UART_Protocol_0/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto5 86 72
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[17] 381 55
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[5] 75 55
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/m34_fast 366 15
set_location Controler_0/SPI_LMX_0_0/spi_master_0/fsm_timer[1] 176 76
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[8] 1136 184
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Input_Data_1_0[6] 378 97
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/fwft_Q_r_Z[3] 1095 193
set_location Controler_0/gpio_controler_0/read_data_frame_8_2[6] 120 87
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1[10] 932 138
set_location Controler_0/Command_Decoder_0/cmd_data_RNI8COE1[16] 104 90
set_location USB_3_Protocol_0/ft601_fifo_interface_0/AF_DATA_Buffer_Z[28] 451 16
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1[25] 140 30
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[6] 253 36
set_location Controler_0/REGISTERS_0/state_reg[1] 77 79
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[21] 147 46
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[11] 102 43
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[21] 164 73
set_location Controler_0/Answer_Encoder_0/periph_data_7[11] 180 87
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r[13] 128 55
set_location Data_Block_0/Test_Generator_0/Test_Data_3[10] 295 97
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI6G7C1[2] 352 57
set_location Controler_0/ADI_SPI_1/state_reg[0] 130 79
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[34] 262 64
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[10] 974 97
set_location Controler_0/Reset_Controler_0/PULSE_EXT_Mask_1_sqmuxa_1 206 75
set_location Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto31 118 60
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO_2 275 51
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[22] 275 82
set_location Controler_0/SPI_LMX_0/spi_master_0/rx[15] 172 88
set_location Controler_0/gpio_controler_0/Outputs_6_1_0[13] 90 90
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r[24] 266 49
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[5] 234 52
set_location Controler_0/gpio_controler_0/read_data_frame_8_2_i_m2[0] 122 87
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[13] 340 97
set_location Controler_0/SPI_LMX_0_0/spi_master_0/un1_reset_n_inv_0_o3_RNISJ7T 160 75
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[19] 94 76
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_1[0] 882 165
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr[7] 235 34
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[3] 1076 168
set_location Data_Block_0/FIFOs_Reader_0/Event_Number_Counter[12] 1224 202
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[2] 375 124
set_location Data_Block_0/Communication_Builder_0/Read_Sample_0[4] 1765 283
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4[29] 259 48
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/Q[10] 128 54
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[28] 402 57
set_location Controler_0/ADI_SPI_0/rx_data_frame[5] 164 85
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0_6 53 57
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[2] 1181 261
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNI2FUB1[0] 20 54
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[10] 431 55
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[9] 226 46
set_location Controler_0/Command_Decoder_0/Has_Answer_ret 155 64
set_location UART_Protocol_1/UART_RX_Protocol_0/First_Nibble_Complementary[2] 167 43
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r 187 58
set_location Controler_0/ADI_SPI_0/data_counter[8] 213 91
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[11] 1057 181
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[15] 242 60
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[35] 120 61
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[35] 171 58
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[6] 1038 211
set_location Controler_0/ADI_SPI_0/rx_data_frame[4] 158 85
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_4[5] 333 90
set_location USB_3_Protocol_0/ft601_fifo_interface_0/state_reg[1] 355 16
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_6_0_a2[6] 517 57
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[27] 244 64
set_location Controler_0/gpio_controler_0/read_data_frame_8_0[12] 129 90
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[6] 1042 82
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_update_dout_1 1136 144
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[1] 176 43
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame[9] 317 85
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[5] 1244 184
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q[17] 380 15
set_location UART_Protocol_0/mko_0/counter[7] 73 151
set_location UART_Protocol_0/UART_TX_Protocol_0/un1_state_reg_6_i_a2_0_a2_RNIGF3C 322 75
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[21] 302 61
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state_ns_0[0] 362 60
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[26] 137 43
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[12] 114 48
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r[1] 353 49
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[3] 253 34
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[5] 66 82
set_location UART_Protocol_1/UART_RX_Protocol_0/Decode_data[4] 149 43
set_location Controler_0/Command_Decoder_0/decode_vector_12_1dflt 160 69
set_location Controler_0/Command_Decoder_0/decode_vector_12_8_0_.m9 157 69
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[8] 1078 169
set_location Controler_0/Command_Decoder_0/decode_vector_12_5dflt 163 69
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[9] 375 55
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[31] 86 55
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r[13] 1100 154
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[25] 1258 168
set_location Data_Block_0/Communication_Builder_0/next_state_1[13] 1194 132
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[9] 814 88
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs_1[10] 81 90
set_location Controler_0/ADI_SPI_1/addr_counter[23] 181 79
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/update_middle 1105 171
set_location Controler_0/Reset_Controler_0/state_reg_RNO[0] 96 75
set_location Controler_0/Command_Decoder_0/counter[25] 109 61
set_location USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[7] 173 3
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[20] 373 57
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[11] 1206 136
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m35_i_a2_14 190 78
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[7] 409 61
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[16] 749 225
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_5_0_a2[7] 62 42
set_location Controler_0/Command_Decoder_0/AE_CMD_Data_RNIJNTP3[12] 105 90
set_location Controler_0/Reset_Controler_0/SYS_Main_Reset_N_0_sqmuxa_8 309 84
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[8] 272 37
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[31] 389 58
set_location Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto8_i_a2 98 63
set_location Data_Block_0/Communication_Builder_0/state_reg_rep_RNITE3J[8] 1304 216
set_location Data_Block_0/Communication_Builder_0/Packet_Counter[11] 1187 172
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_1[24] 1198 99
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[2] 444 58
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[3] 63 55
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[12] 98 45
set_location Controler_0/gpio_controler_0/Rising_Edge_Detector.1.un7_inputs 132 87
set_location USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data[7] 284 51
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_bit_sel_RNO[3] 318 78
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[14] 1206 151
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[10] 649 73
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[2] 735 124
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[5] 184 64
set_location Controler_0/SPI_LMX_0_0/spi_master_0/busy_RNO 166 75
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.op_gt.un1_finite_event_counterlto31_i_a2_28 272 84
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Input_Data_1_0[11] 309 97
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[5] 932 141
set_location Data_Block_0/Communication_Builder_0/fsm_timer[4] 1156 133
set_location Data_Block_0/FIFOs_Reader_0/state_reg[3] 1246 199
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[38] 142 57
set_location Controler_0/gpio_controler_0/read_data_frame_8_1_i_m2[0] 166 87
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[8] 504 58
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[0] 474 57
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_6_0_a2[6] 78 42
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_8 184 51
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[30] 92 64
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[30] 165 49
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[37] 106 54
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_count[2] 46 64
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNO 128 60
set_location UART_Protocol_1/UART_RX_Protocol_0/Decode_data[23] 78 37
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk9.un2_almostfulli_deassertlto9_0 267 30
set_location USB_3_Protocol_0/Communication_TX_Arbiter2_0/state_reg_ns_i_0_a2_2[0] 340 69
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING[4] 112 88
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[11] 1176 151
set_location Controler_0/gpio_controler_0/CLEAR_REG_INPUTs_FALLING_COUNTER 132 91
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][0] 44 49
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r[3] 274 46
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[18] 431 61
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[15] 254 61
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Size[15] 1248 171
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[3] 517 64
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets[6] 205 70
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_valid 248 52
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/m105 337 15
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets[8] 224 76
set_location Data_Block_0/Communication_Builder_0/Packet_Counter[15] 1191 172
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[6] 151 64
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIVLVL[8] 13 54
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[6] 84 54
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Address_Unsigned[2] 1359 217
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/int_MEMRD_fwft_1_i_m2[1] 1095 156
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/wptr_bin_sync2[9] 679 76
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte_1_sqmuxa 181 48
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[49] 836 315
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer_Unsigned[2] 1214 172
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[1] 980 180
set_location Controler_0/Answer_Encoder_0/cmd_status_comm[0] 158 58
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_5[11] 300 87
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[2] 1274 190
set_location Data_Block_0/Communication_Builder_0/Frame_Counter[2] 1178 124
set_location Data_Block_0/FIFOs_Reader_0/Event_Number_Counter[9] 1221 202
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1_i_m2[10] 153 30
set_location UART_Protocol_0/UART_RX_Protocol_0/Decode_data[15] 21 61
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/make_xmit_clock.xmit_cntr_3_1.SUM[3] 175 45
set_location Controler_0/gpio_controler_0/read_data_frame_8[14] 152 90
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[5] 86 48
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m35_i_o2_0 223 84
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr[6] 642 70
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[6] 451 55
set_location Controler_0/Reset_Controler_0/read_data_frame_6[4] 241 72
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[0] 271 31
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[12] 817 88
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[17] 295 73
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[12] 1204 151
set_location UART_Protocol_1/mko_0/op_gt.mko_out2lto25_i_a2_0_a2_14 98 69
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sresetn_4_i_0_0 391 123
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/fifo_valid_RNILG241 259 57
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout[22] 253 52
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[8] 89 58
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[3] 144 45
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][8] 425 52
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[13] 1208 136
set_location Controler_0/Answer_Encoder_0/periph_data_8_2[14] 201 69
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/txrdy_int_1_sqmuxa_i 307 78
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[39] 269 63
set_location Controler_0/ADI_SPI_1/data_counter[5] 186 82
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer[12] 191 70
set_location Controler_0/ADI_SPI_1/un1_state_reg_11_i_0 110 78
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[11] 272 64
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[17] 133 42
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[13] 318 64
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[1] 1251 187
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1[5] 1261 183
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[5] 1200 166
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/Q[30] 124 57
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[27] 134 46
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_lcry_RNO_1 855 150
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[18] 109 42
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[34] 67 51
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_gray_3[4] 331 27
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv[10] 275 72
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[5] 282 76
set_location Controler_0/ADI_SPI_0/wr_addr_buffer[11] 133 76
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[7] 996 124
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_2[15] 214 72
set_location Controler_0/gpio_controler_0/read_data_frame_8_sn_N_5_i_i_o2 153 87
set_location UART_Protocol_0/mko_0/op_gt.mko_out2lto25_i_a2_0_a2_18 94 150
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[2] 147 64
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft_RNIF1OK1[8] 1101 159
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[32] 301 61
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[59] 1351 180
set_location Data_Block_0/Communication_Builder_0/Read_Sample_3[3] 595 166
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[11] 1075 169
set_location Controler_0/ADI_SPI_0/un1_tx_data_buffer[3] 128 84
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[18] 318 54
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/un1_re_set6 122 60
set_location Data_Block_0/Communication_Builder_0/Event_Number_Buffer[6] 1176 175
set_location Data_Block_0/Communication_Builder_0/Event_Start_ADDR_Buffer[14] 1379 217
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNICEDJ1[0] 157 57
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_1[0] 422 144
set_location Controler_0/SPI_LMX_0/spi_master_0/un1_reset_n_inv_2_0_m3_RNIOH1M 96 78
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[2] 92 43
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[10] 274 64
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[15] 102 57
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_gray_3[5] 337 30
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[12] 268 64
set_location UART_Protocol_1/UART_RX_Protocol_0/counter[24] 192 37
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Enable 744 73
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Address_Unsigned[0] 1357 217
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[24] 1037 42
set_location USB_3_Protocol_0/ft601_fifo_interface_0/state_reg_ns_i_0_a2_1[0] 358 15
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M[1] 329 91
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/fifo_rd_en_i_0_o2 803 153
set_location UART_Protocol_0/UART_TX_Protocol_0/state_reg_rep[11] 327 76
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[11] 319 63
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memraddr_r[5] 162 10
set_location UART_Protocol_1/UART_TX_Protocol_0/UART_TX_Data_0_iv_0[2] 382 63
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_50[8] 122 96
set_location UART_Protocol_1/UART_RX_Protocol_0/state_reg_ns_i_o2[2] 126 36
set_location Data_Block_0/Communication_Builder_0/Read_Sample_2[9] 1420 91
set_location Controler_0/ADI_SPI_0/addr_counter[28] 245 88
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[2] 65 57
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[4] 461 52
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer_Unsigned[0] 1212 172
set_location Controler_0/Command_Decoder_0/Has_Answer_2_0_dreg_RNO 91 69
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q[14] 354 48
set_location UART_Protocol_1/UART_TX_Protocol_0/state_reg_ns_0[8] 387 69
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk17.u_corefifo_fwft/fifo_valid_RNIB2971 1106 159
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[19] 150 48
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1[29] 254 48
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m263 238 57
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[7] 67 55
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[3] 50 43
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[24] 270 60
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[34] 1277 150
set_location Controler_0/ADI_SPI_0/un1_wr_addr_buffer[15] 129 75
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[27] 139 52
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1[3] 931 138
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer[6] 1230 184
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[35] 332 58
set_location Data_Block_0/Communication_Builder_0/state_reg_RNIBTOV[7] 1188 99
set_location UART_Protocol_1/mko_0/counter[6] 114 70
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr_gray[5] 337 31
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_11_0_a2[1] 216 48
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_enable 158 76
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[7] 133 51
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[27] 77 52
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned_RNO[0] 1370 219
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un5_almostfulli_assertlto8 251 54
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.wptr_gray[7] 252 28
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[4] 254 37
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[3] 172 64
set_location Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto8_i_a2_4 96 63
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[0] 733 124
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/wptr_gray_3[7] 252 27
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[6] 67 82
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z[31] 283 52
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0_5 216 30
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr[5] 641 70
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[28] 266 64
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[23] 160 61
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/INVBLKY0[0] 1609 213
set_location Controler_0/gpio_controler_0/read_data_frame[6] 162 88
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/wptr_bin_sync2[10] 659 73
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[31] 86 45
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_3[13] 327 84
set_location UART_Protocol_1/UART_TX_Protocol_0/op_ge.un9_generate_byte_enablelto4_0 408 63
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[8] 58 46
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[7] 1304 186
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr[5] 233 34
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_count_RNO[1] 186 45
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[19] 291 64
set_location Controler_0/SPI_LMX_0_0/spi_master_0/mosi_cl_RNO 157 75
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[0] 286 64
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4[28] 284 45
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4_i_m2[5] 156 36
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer[13] 1241 175
set_location Controler_0/SPI_LMX_0/spi_master_0/clk_toggles[4] 92 82
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_valid 222 31
set_location Controler_0/Command_Decoder_0/decode_vector_12_0dflt_0 156 69
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/m20_fast 402 15
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_10 1118 171
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[8] 1194 100
set_location Data_Block_0/Communication_Builder_0/fsm_timer[6] 1158 133
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[6] 305 76
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_bit_sel[3] 369 64
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Output_Sample_Part_2[1] 1082 139
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[33] 277 64
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[18] 276 73
set_location Controler_0/SPI_LMX_0_0/spi_master_0/clk_toggles[3] 153 73
set_location Controler_0/Reset_Controler_0/Counter_EXT_PULSE[10] 230 70
set_location UART_Protocol_1/UART_TX_Protocol_0/state_reg_ns_0[2] 386 63
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_shift_11[4] 168 45
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs[14] 62 91
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_iv_7[0] 331 81
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[53] 1525 36
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[8] 1143 118
set_location Controler_0/SPI_LMX_0_0/spi_master_0/mosi_cl 157 76
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk17.u_corefifo_fwft/un4_fifo_rd_en_0 1082 153
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[27] 106 52
set_location Controler_0/Reset_Controler_0/PULSE_LENGTH[1] 220 73
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[9] 1142 211
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[8] 329 69
set_location Controler_0/Command_Decoder_0/decode_vector_12_3dflt 146 69
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1[19] 253 48
set_location Controler_0/ADI_SPI_0/addr_counter[0] 217 88
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[14] 97 42
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[9] 487 58
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[12] 973 124
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[4] 221 43
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[1] 519 61
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r[9] 991 175
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[5] 42 46
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[29] 1184 124
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[10] 274 34
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[8] 387 52
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Input_Data_2_1[10] 618 97
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[13] 116 54
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[5] 494 63
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[18] 412 55
set_location Controler_0/ADI_SPI_0/addr_counter[4] 221 88
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/rptr_bin_sync2[3] 669 70
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[6] 47 58
set_location Controler_0/SPI_LMX_0_0/spi_master_0/fsm_timer[2] 177 76
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[1] 123 31
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[29] 282 82
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1[21] 166 27
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[13] 386 106
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[11] 154 28
set_location UART_Protocol_1/UART_RX_Protocol_0/state_reg_ns_a2[3] 155 36
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[9] 435 151
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[0] 80 79
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[8] 969 124
set_location UART_Protocol_0/UART_TX_Protocol_0/counter[4] 338 76
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q[1] 353 48
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[28] 289 61
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[1] 359 25
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4[27] 120 30
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNIUNO73[4] 324 99
set_location USB_3_Protocol_0/ft601_fifo_interface_0/state_reg_ns_a3_0_a2[3] 359 15
set_location Controler_0/Reset_Controler_0/un16_write_signal_0_a2 210 78
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m214 184 60
set_location USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[19] 232 9
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[12] 80 84
set_location Controler_0/ADI_SPI_1/rx_data_frame[5] 167 85
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[1] 813 186
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[8] 87 57
set_location Controler_0/ADI_SPI_1/tx_data_buffer[3] 195 76
set_location USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_1[3] 301 45
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer[4] 200 64
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/state_reg_RNO[1] 145 78
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[29] 92 55
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[8] 118 57
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_8 1191 135
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][12] 692 73
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_1_9_0_a2[0] 242 45
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_11_0_a2[1] 246 45
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_1[26] 1196 99
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/rptr_bin_sync2[0] 668 70
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_0_sqmuxa_0_a4 41 63
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m16_1 45 60
set_location UART_Protocol_1/UART_TX_Protocol_0/Part_TX_Data[4] 415 64
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[14] 795 151
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/rptr_gray_3[0] 652 69
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_8_0_a2[7] 343 27
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[4] 188 76
set_location Controler_0/SPI_LMX_0/spi_master_0/receive_transmit_RNO 85 78
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un2_control_abort_1_i_o3 321 99
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[11] 2106 180
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[7] 1127 172
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/wptr_gray_3[2] 644 75
set_location UART_Protocol_1/UART_TX_Protocol_0/UART_TX_Data_0_iv_0[7] 377 63
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[5] 1297 186
set_location Controler_0/ADI_SPI_0/wr_addr_buffer[10] 132 76
set_location UART_Protocol_0/UART_RX_Protocol_0/Decode_data[17] 19 61
set_location Controler_0/ADI_SPI_1/state_reg[1] 129 79
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_1[14] 240 72
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/rptr_gray_3[9] 666 72
set_location Controler_0/ADI_SPI_0/state_reg_RNIKQGI1[4] 148 84
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/INVBLKX0[0] 1267 207
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0[2] 275 75
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q[10] 443 15
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1[8] 992 174
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[17] 132 54
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned[16] 1372 211
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r[6] 120 55
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs_1[7] 98 87
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[52] 1561 123
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[0] 974 181
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI4E7C1[1] 304 63
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/update_dout 799 150
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[1] 1300 202
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[34] 129 64
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Test_Generator_Enable_1_sqmuxa_0_a2 254 84
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/rptr_gray_3[11] 653 72
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[9] 874 166
set_location Controler_0/Reset_Controler_0/PULSE_INT_Mask[13] 255 76
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[10] 1102 180
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4[6] 284 48
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNO_0 181 57
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[13] 1133 172
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1[9] 1161 180
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_fifo_rd_en 1112 171
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[27] 134 45
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/wptr_gray_3[4] 648 75
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_ADDR_GEN_Modulo 1209 166
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[1] 1320 186
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Order_Unsigned[7] 1219 175
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z[29] 292 46
set_location UART_Protocol_0/UART_RX_Protocol_0/counter[20] 116 73
set_location Data_Block_0/Communication_Builder_0/Read_Sample_3[8] 1417 91
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[3] 113 37
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_gray_3[2] 325 30
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[27] 324 69
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO_0 205 51
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[27] 316 73
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[24] 135 54
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[37] 1387 234
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[13] 758 118
set_location UART_Protocol_0/UART_TX_Protocol_0/state_reg_ns_0_a2_0_4[0] 327 75
set_location UART_Protocol_0/mko_0/counter[4] 70 151
set_location Data_Block_0/Communication_Builder_0/next_state_1_0[0] 1172 132
set_location Controler_0/Reset_Controler_0/Counter_INT_PULSE[13] 257 79
set_location UART_Protocol_0/UART_TX_Protocol_0/UART_TX_Data_0_iv_0[6] 321 75
set_location UART_Protocol_0/UART_RX_Protocol_0/STX_Detect 39 52
set_location UART_Protocol_1/UART_TX_Protocol_0/counter_RNO[0] 409 63
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi 524 114
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer[3] 118 85
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[7] 1123 142
set_location Controler_0/Reset_Controler_0/Counter_EXT_PULSE[6] 226 70
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[6] 253 37
set_location UART_Protocol_0/UART_TX_Protocol_0/counter_n1 344 75
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_valid_RNIU8341 202 48
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask_1_sqmuxa_0 107 84
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_valid 1110 172
set_location Controler_0/ADI_SPI_1/addr_counter[17] 175 79
set_location Controler_0/gpio_controler_0/CLEAR_REG_RF_MASK[9] 88 91
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Output_Sample_Part_2[4] 801 136
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r 1150 187
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[29] 1184 123
set_location UART_Protocol_0/UART_RX_Protocol_0/ETX_Detect_2_sqmuxa_i_a2_4 42 54
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[17] 919 279
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[21] 1268 192
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[9] 61 43
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_0_a2[2] 414 54
set_location Controler_0/SPI_LMX_0/spi_master_0/rx[9] 209 88
set_location Controler_0/gpio_controler_0/read_data_frame_RNO[2] 148 87
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[20] 138 55
set_location UART_Protocol_1/UART_RX_Protocol_0/counter[10] 178 37
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[26] 313 64
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[24] 157 34
set_location Controler_0/ADI_SPI_0/wr_addr_buffer[1] 136 73
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[0] 1056 180
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[13] 178 73
set_location Controler_0/Command_Decoder_0/decode_vector_12_7dflt 154 69
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[16] 595 306
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets[13] 246 76
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_50[3] 80 87
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[36] 1245 279
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[25] 389 54
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[19] 315 73
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/fifo_valid 522 118
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_3[0] 1180 174
set_location Controler_0/Reset_Controler_0/PULSE_EXT_Mask[10] 243 70
set_location Controler_0/SPI_LMX_0/spi_master_0/mosi_1 104 79
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/m108 418 15
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m35_i_a2_15 175 81
set_location Data_Block_0/Communication_Builder_0/Read_Sample_0[11] 2005 175
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0[15] 211 69
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[12] 793 151
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4_i_m2[4] 127 30
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_RNO[0] 491 69
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[32] 113 55
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Size[3] 1243 180
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/empty_RNO 1183 153
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[17] 90 52
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv[11] 270 75
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r[3] 1158 181
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[19] 135 34
set_location USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_1_a2[11] 335 48
set_location Data_Block_0/FIFOs_Reader_0/Event_Number_Counter[14] 1226 202
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_9 1116 171
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4[25] 139 33
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[11] 384 106
set_location Data_Block_0/Communication_Builder_0/Frame_Counter_Modulo_1_sqmuxa_i 1183 123
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIOEV82[8] 259 60
set_location UART_Protocol_0/UART_RX_Protocol_0/state_reg_RNO[13] 30 45
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[30] 91 64
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/m216 344 18
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/m36_fast 368 15
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[29] 345 88
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_2[8] 304 87
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[4] 329 28
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[11] 1131 172
set_location Data_Block_0/Communication_Builder_0/Packet_Counter[19] 1195 172
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[8] 1296 189
set_location UART_Protocol_0/UART_RX_Protocol_0/counter[17] 113 73
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[54] 186 255
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[3] 1140 210
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[6] 1226 145
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][11] 688 73
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1[4] 1188 138
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING[11] 139 88
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[0] 358 25
set_location Controler_0/ADI_SPI_0/wr_addr_buffer_Z[5] 142 73
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[18] 422 60
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[9] 1199 166
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[12] 1093 172
set_location UART_Protocol_0/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto17 85 72
set_location Controler_0/ADI_SPI_1/wr_addr_buffer_Z[5] 141 73
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift[4] 41 55
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[13] 297 75
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[0] 1207 193
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[15] 78 57
set_location Controler_0/Command_Decoder_0/FaultCounter_Reset_N_i_a2_1_RNIG81A1 146 60
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Output_Sample_Part_2[3] 762 124
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0[6] 270 72
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/empty_RNIHED11 251 57
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][3] 39 49
set_location Data_Block_0/Communication_Builder_0/Frame_Counter[0] 1176 124
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[0] 858 151
set_location USB_3_Protocol_0/Communication_TX_Arbiter2_0/state_reg_Z[3] 325 52
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1[30] 137 30
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[20] 140 43
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[7] 248 42
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/fwft_Q_r_Z[10] 1608 214
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[12] 311 58
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[19] 95 52
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO[15] 342 96
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[34] 261 64
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.op_gt.un1_finite_event_counterlto31_i_a2_17 276 96
set_location USB_3_Protocol_0/Communication_TX_Arbiter2_0/state_reg_ns_i_0_a2_1_2[0] 334 51
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout[0] 258 52
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m68 260 57
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNO_1 180 57
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[17] 388 55
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIG3F61[34] 257 60
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m91 248 60
set_location Controler_0/Answer_Encoder_0/periph_data_i_m2[18] 198 69
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Size[7] 1247 180
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[16] 140 28
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[5] 82 82
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4[29] 122 27
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk3.sc_r5_0_x2_i_x2 496 114
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[4] 97 52
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[1] 1299 202
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[5] 1195 165
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Enable 298 91
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un1_ACQ_Counters_Reset_0 256 84
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[4] 377 58
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[18] 43 57
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING[12] 109 97
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_4[7] 306 90
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[6] 1214 168
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[24] 280 55
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[9] 105 52
set_location UART_Protocol_0/UART_RX_Protocol_0/Decode_data[22] 13 61
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1[28] 254 45
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m67_e_0 192 90
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[7] 664 73
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[24] 86 52
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer_RNO[0] 1207 198
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[10] 398 61
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[21] 41 57
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[35] 1828 63
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[6] 739 124
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/state_reg_RNIL2Q[5] 148 78
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r[5] 995 175
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[1] 859 151
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[4] 526 58
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[0] 349 64
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1[8] 907 174
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_i_m2[29] 311 75
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[19] 377 61
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[11] 313 72
set_location Controler_0/SPI_LMX_0/spi_master_0/busy 100 79
set_location Controler_0/SPI_LMX_0/spi_master_0/un1_INT_sclk_u_RNO 102 81
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1[26] 153 27
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[25] 291 69
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M[0] 266 85
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft_RNO_0 1185 117
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[2] 197 76
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIRHV82[9] 350 54
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[10] 979 181
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[7] 139 45
set_location Controler_0/ADI_SPI_0/un1_reset_n_inv_2_i_0 147 84
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_50[5] 78 90
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[7] 68 82
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[7] 306 54
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[21] 159 61
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[17] 307 72
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Output_Sample_Part_2[4] 920 106
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[0] 157 37
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk9.un3_almostfulli_assertlto9_0 270 30
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r[30] 257 49
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_gray_3[7] 349 30
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[4] 521 58
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/TRG_Unit_Detect 358 97
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[4] 83 78
set_location Controler_0/gpio_controler_0/OR_counter_input.15.TMP_OR_Counter_Input_16[4] 63 87
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[20] 278 85
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memraddr_r[9] 166 10
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/emptyi_fwftlto10_8 516 63
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[24] 399 55
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[22] 301 76
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m191 313 60
set_location Data_Block_0/Test_Generator_0/Test_Data_2[11] 620 100
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1[9] 1077 156
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Output_Sample_Part_2[0] 673 133
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[13] 122 54
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[11] 319 64
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[20] 338 19
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[4] 254 36
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[9] 1131 184
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/stop_strobe_1_sqmuxa_0_a4 186 48
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[23] 1628 96
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RE_d1 382 16
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/state_reg[1] 145 79
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][7] 59 46
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIK3B61[18] 303 63
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][7] 254 28
set_location UART_Protocol_0/mko_0/counter[21] 87 151
set_location Controler_0/Reset_Controler_0/EXT_LMX2_Reset_N 181 69
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M[10] 305 91
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/rx_data_frame[6] 182 64
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[9] 394 55
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi 1135 141
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[9] 970 124
set_location Controler_0/ADI_SPI_0/divider_enable_RNIU4K11 214 84
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[37] 103 54
set_location Controler_0/Reset_Controler_0/PULSE_EXT_Mask[5] 248 76
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1[18] 272 45
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[16] 105 45
set_location Communication_Switch_0/DEST_2_Fifo_Empty 342 69
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[16] 317 69
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][3] 345 19
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[21] 1668 183
set_location USB_3_Protocol_0/Communication_TX_Arbiter2_0/state_reg_RNO[6] 330 51
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr_gray[4] 338 31
set_location UART_Protocol_0/UART_RX_Protocol_0/Other_Detect_RNO 38 51
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_12_0_a2[3] 356 24
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[8] 115 46
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0[3] 243 81
set_location Controler_0/Reset_Controler_0/PULSE_INT_Mask[7] 260 76
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1[20] 255 51
set_location Controler_0/gpio_controler_0/read_data_frame[8] 145 88
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Output_Sample_Part_2[6] 379 97
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[8] 1077 160
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r[1] 252 46
set_location UART_Protocol_1/UART_TX_Protocol_0/state_reg_ns_0[0] 392 69
set_location Controler_0/gpio_controler_0/read_data_frame_8_2[11] 141 87
set_location USB_3_Protocol_0/ft601_fifo_interface_0/AF_DATA_Buffer_Z[30] 403 16
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[26] 314 64
set_location Controler_0/Communication_CMD_MUX_0/SRC_2_Fifo_Read_Enable 119 51
set_location Controler_0/ADI_SPI_1/addr_counter[3] 161 79
set_location Data_Block_0/Communication_Builder_0/Event_Number_Buffer[19] 1193 175
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[2] 802 91
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/emptyilto13_3_4 633 72
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer[20] 86 85
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr_gray[10] 366 28
set_location Controler_0/Answer_Encoder_0/cmd_ID_RNIPFVG_0[0] 157 60
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rcv_sm.rx_state18_NE_i 53 60
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_10 985 123
set_location Controler_0/SPI_LMX_0/spi_master_0/INT_sclk_0_sqmuxa_i_a3 101 81
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[12] 438 151
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/m174 448 15
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/m228 435 15
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_0_sqmuxa_i_0_o3 100 81
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto14 1098 171
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/TRG_Unit_Detect 531 118
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask[5] 72 91
set_location Data_Block_0/Communication_Builder_0/Read_Sample_0[8] 1423 91
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[26] 276 75
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/un1_sresetn_4_i_a7_0_4 1085 156
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_4[9] 334 90
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[0] 205 64
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.afull_r 344 37
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Start_ADDR_1[2] 1202 201
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[11] 72 79
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout[18] 272 46
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv[4] 271 78
set_location Controler_0/gpio_controler_0/Falling_Edge_Detector.5.un107_inputs 75 90
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[8] 924 141
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[2] 107 55
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[21] 297 70
set_location Controler_0/gpio_controler_0/Outputs[12] 105 91
set_location Controler_0/Command_Decoder_0/decode_vector[0] 145 70
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Internal_Enable_Reset 286 88
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[30] 42 57
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/state_reg[3] 155 79
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0[14] 206 69
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[25] 253 63
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/TRG_Unit_Detect_RNO 750 123
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO_0[17] 320 96
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr_gray[0] 361 25
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z[16] 331 49
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][10] 524 64
set_location USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_1[1] 303 45
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr[12] 648 70
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[20] 121 42
set_location USB_3_Protocol_0/Communication_TX_Arbiter2_0/un1_state_reg_4_i_a2 331 51
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/tx_hold_reg[0] 379 64
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m231 183 60
set_location UART_Protocol_0/UART_TX_Protocol_0/state_reg[3] 325 79
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[0] 37 46
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[3] 335 31
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_valid 50 58
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[20] 321 55
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[12] 160 28
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_bin_sync2[8] 337 28
set_location Controler_0/Command_Decoder_0/cmd_data[15] 78 82
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout[12] 248 49
set_location Controler_0/gpio_controler_0/Outputs_6[6] 85 90
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_11_0_a2[4] 343 30
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI340O 362 123
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[31] 155 31
set_location Controler_0/Answer_Encoder_0/cmd_status_comm[3] 178 55
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_50[9] 127 96
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_cnt.xmit_bit_sel_3_a3_0_a2[0] 365 63
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[0] 85 37
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0[0] 268 78
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI8I7C1[3] 301 57
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[35] 111 48
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Event_End_In_Frame 312 100
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[10] 523 64
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Output_Sample_Part_2[10] 622 97
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[3] 290 55
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un23_read_signal_0_a2 252 84
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[23] 339 88
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_4[1] 531 180
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[26] 2193 315
set_location Controler_0/ADI_SPI_0/wr_addr_buffer_Z[4] 137 73
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer[1] 1225 184
set_location Controler_0/ADI_SPI_1/wr_addr_buffer_Z[4] 133 73
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r[9] 256 49
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[8] 179 76
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1[10] 270 48
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_10_0_a2[2] 218 48
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[4] 306 37
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[10] 347 124
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI2R5D2[24] 330 54
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[32] 63 51
set_location Data_Block_0/Communication_Builder_0/Read_Sample_2[11] 2014 175
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING[5] 74 91
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memraddr_r[5] 318 28
set_location USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[5] 172 3
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING[14] 114 97
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0[1] 252 75
set_location Controler_0/Command_Decoder_0/counter[19] 103 61
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[36] 308 61
set_location Controler_0/Answer_Encoder_0/periph_data_2[13] 199 87
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[21] 309 76
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Number[4] 1201 198
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/empty_RNO 990 126
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[14] 170 73
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Output_Sample_Part_2[6] 561 136
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[6] 520 58
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[8] 509 58
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[5] 1147 211
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[27] 1343 342
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO[9] 332 96
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto14 1112 144
set_location UART_Protocol_0/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto31_4 130 72
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[3] 197 52
set_location UART_Protocol_1/UART_RX_Protocol_0/Decode_data[5] 153 43
set_location UART_Protocol_0/UART_RX_Protocol_0/counter[6] 102 73
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.wptr_gray[4] 648 76
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lcry_RNO_0 317 36
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[6] 297 73
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/almostfulli_assert_i_0_o4_1_0 503 60
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[11] 335 64
set_location Controler_0/SPI_LMX_0/spi_master_0/clk_toggles[5] 93 82
set_location USB_3_Protocol_0/ft601_fifo_interface_0/state_reg_ns_a3_0_a2[6] 355 15
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[25] 69 52
set_location UART_Protocol_0/UART_RX_Protocol_0/nibbles_fault3_0 14 54
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[37] 1349 201
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memraddr_r[6] 163 10
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[10] 278 76
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_9_0_a2[0] 450 57
set_location Controler_0/gpio_controler_0/un7_read_signal 139 84
set_location UART_Protocol_0/UART_RX_Protocol_0/UART_RX_OE_N_0_a4_0_a2 25 51
set_location USB_3_Protocol_0/Communication_TX_Arbiter2_0/state_reg_ns_i_0_1[0] 324 51
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[10] 491 61
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[2] 1222 168
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_fifo_rd_en 1134 144
set_location Controler_0/gpio_controler_0/OR_counter_input.15.TMP_OR_Counter_Input_16[1] 64 87
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[2] 38 43
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[7] 92 37
set_location Controler_0/Reset_Controler_0/Counter_EXT_PULSE[13] 233 70
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/rptr_bin_sync2[2] 680 70
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r9_0_a2 203 48
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[9] 140 45
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[2] 171 64
set_location Controler_0/Reset_Controler_0/Counter_INT_PULSE[3] 247 79
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_4[2] 300 90
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[21] 1177 100
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame[10] 296 88
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1[8] 1137 183
set_location UART_Protocol_0/UART_RX_Protocol_0/state_reg_ns_a4[4] 27 45
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[1] 1252 187
set_location Controler_0/ADI_SPI_0/wr_addr_buffer_Z[6] 134 76
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[2] 421 60
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[4] 869 166
set_location Controler_0/ADI_SPI_1/wr_addr_buffer_Z[6] 142 76
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[33] 105 49
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[8] 69 82
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[6] 164 52
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[14] 99 57
set_location Controler_0/gpio_controler_0/read_data_frame_8_1[11] 154 87
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[9] 123 45
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk3.sc_r5_0_x2_i_x2 987 123
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[9] 83 51
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[2] 1215 142
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[11] 347 58
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_8_0_a2[4] 260 30
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r 224 52
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[6] 52 49
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][4] 75 43
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[6] 66 55
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rcv_cnt.receive_count_3_i_a2[3] 188 45
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[4] 1844 309
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[10] 108 43
set_location Data_Block_0/Communication_Builder_0/Read_Sample_2[8] 1422 91
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_5_0_a2[7] 427 51
set_location Controler_0/Reset_Controler_0/un14_write_signal_0_a2 209 78
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[28] 283 84
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[0] 800 91
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][4] 328 28
set_location Data_Block_0/FIFOs_Reader_0/state_reg[1] 1271 199
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[10] 515 61
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[10] 875 166
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[16] 393 54
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[0] 113 58
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[6] 262 31
set_location Controler_0/SPI_LMX_0_0/spi_master_0/un1_INT_sclk_u_RNO 151 75
set_location Controler_0/ADI_SPI_1/divider_enable_RNI1EQS 129 81
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/INVBLKY1[0] 1378 216
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[4] 652 76
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r 52 58
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_4[11] 307 90
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[10] 1103 145
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[37] 1297 210
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[23] 417 57
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[22] 405 291
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[23] 281 55
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[0] 452 58
set_location Controler_0/gpio_controler_0/read_data_frame_RNO[3] 147 90
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[12] 517 115
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r[20] 353 55
set_location Controler_0/ADI_SPI_1/op_eq.divider_enable38 117 81
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[36] 352 61
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z[21] 291 46
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[36] 122 48
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[2] 1273 190
set_location Controler_0/Answer_Encoder_0/periph_data_i_m2[23] 160 60
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[24] 269 61
set_location USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_i_m2_1[14] 300 45
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_2[0] 424 108
set_location Controler_0/Command_Decoder_0/Has_Answer_2_0_dreg 91 70
set_location Controler_0/ADI_SPI_0/state_reg[2] 207 85
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[58] 977 192
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[3] 299 58
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[14] 83 85
set_location Controler_0/Reset_Controler_0/PULSE_EXT_Mask[1] 219 76
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[6] 31 64
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[6] 606 96
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[1] 303 73
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[9] 1090 172
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/m87 396 15
set_location UART_Protocol_0/UART_RX_Protocol_0/state_reg_ns_a4_0[13] 47 51
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_3[4] 312 84
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[5] 1263 184
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[17] 269 69
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[29] 400 58
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/REN_d1 477 70
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[2] 171 61
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[21] 288 63
set_location Controler_0/Answer_Encoder_0/cmd_status_comm[1] 161 61
set_location Controler_0/ADI_SPI_0/addr_counter[16] 233 88
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[4] 120 49
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[39] 1249 213
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[6] 1219 142
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un17_read_signal_0_a2_1 230 81
set_location Controler_0/Reset_Controler_0/REG_INT_Resets[11] 270 76
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[16] 83 55
set_location USB_3_Protocol_0/ft601_fifo_interface_0/AF_DATA_Buffer_Z[10] 446 16
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[7] 278 61
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/fwft_Q_r_Z[11] 1191 202
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[28] 277 55
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[14] 78 84
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[26] 143 42
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[27] 413 16
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_9_0_a2[0] 469 60
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[30] 61 58
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[12] 320 63
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z[25] 300 49
set_location Communication_Switch_0/read_data_frame_1_RNO[1] 222 81
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[10] 427 58
set_location Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto8_i_a2_5 92 63
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/tx_hold_reg[7] 312 76
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[25] 140 31
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[6] 150 31
set_location Data_Block_0/Communication_Builder_0/Read_Sample_0[7] 1620 157
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_11 1193 135
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un9_read_signal_0_a2 297 87
set_location Controler_0/ADI_SPI_0/write_read_buffer 144 85
set_location Controler_0/Command_Decoder_0/counter[1] 85 61
set_location Controler_0/gpio_controler_0/Outputs_6_1_0[6] 95 90
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[39] 72 54
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[12] 1081 160
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[13] 280 70
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[34] 124 52
set_location Controler_0/gpio_controler_0/Falling_Edge_Detector.9.un127_inputs 131 96
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift[1] 163 46
set_location USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[23] 178 9
set_location UART_Protocol_0/mko_0/counter[5] 71 151
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[4] 1298 201
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[50] 594 315
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/RDATA_r[0] 1102 157
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[25] 153 46
set_location UART_Protocol_0/UART_RX_Protocol_0/Second_Nibble_Complementary[3] 33 55
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[18] 344 97
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[11] 74 57
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_full_int_1_sqmuxa_i 188 51
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[23] 276 55
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[22] 999 279
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/tx_byte[6] 363 64
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z[30] 332 49
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[24] 302 70
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[6] 112 52
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[17] 95 76
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[6] 444 54
set_location UART_Protocol_1/Communication_TX_Arbiter2_0/state_reg_Z[4] 354 61
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[5] 525 58
set_location Data_Block_0/Communication_Builder_0/Event_Number_Buffer[15] 1189 175
set_location Controler_0/SPI_LMX_0/spi_master_0/clk_toggles[1] 90 82
set_location UART_Protocol_0/UART_TX_Protocol_0/state_reg[1] 332 76
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[31] 327 58
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[23] 120 76
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/genblk1.RXRDY 180 49
set_location Controler_0/ADI_SPI_0/rx_data_frame[6] 166 85
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[6] 163 48
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/state_reg_ns_i_a2_0_a2[5] 154 78
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer_Unsigned[9] 1221 172
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[6] 182 75
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L[5] 333 91
set_location Data_Block_0/Communication_Builder_0/next_state_1[8] 1177 126
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[21] 1177 99
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[9] 311 37
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_1 168 48
set_location Controler_0/SPI_LMX_0_0/spi_master_0/INT_sclk_0_sqmuxa_i_a3 150 75
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_shift_11[1] 163 45
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[9] 249 43
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q[20] 338 18
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][6] 335 28
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask[11] 103 88
set_location Controler_0/Command_Decoder_0/AE_CMD_Data_RNI6ITD2[0] 103 90
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[0] 145 64
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Address_Unsigned[6] 1363 217
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[1] 866 166
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[0] 203 43
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[8] 1089 172
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame[0] 216 82
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[2] 432 145
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/emptyi_fwftlto10_4 523 63
set_location Controler_0/Reset_Controler_0/read_data_frame_6[9] 233 75
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r[15] 129 58
set_location Controler_0/Command_Decoder_0/counter[2] 86 61
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/empty_top_fwft_r 1105 160
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/un4_update_dout_1_0 59 57
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[7] 318 69
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[31] 267 64
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_0_a2[4] 407 57
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIKU7C1[9] 351 54
set_location Controler_0/gpio_controler_0/state_reg_ns_a2_0_1[0] 150 81
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[0] 674 64
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un5_almostfulli_assertlto9_i_a2_6 194 54
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[20] 149 46
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[7] 78 51
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[7] 1262 183
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[5] 299 76
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[3] 469 61
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_1[0] 248 69
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_12_0_a2[3] 669 69
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[5] 321 88
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memraddr_r[0] 606 64
set_location UART_Protocol_0/UART_RX_Protocol_0/state_reg[7] 40 52
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[0] 1033 210
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4[19] 252 48
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r[1] 266 52
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/Q[28] 143 48
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[10] 298 76
set_location Controler_0/gpio_controler_0/read_data_frame_8_1[8] 146 87
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[30] 278 64
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[2] 196 52
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r[22] 155 52
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Output_Sample_Part_2[7] 373 97
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[12] 277 85
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[32] 285 64
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[1] 286 70
set_location UART_Protocol_0/mko_0/counter[23] 89 151
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4[2] 283 48
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Input_Data_2_1[6] 562 124
set_location UART_Protocol_1/mko_0/counter[8] 116 70
set_location UART_Protocol_1/UART_RX_Protocol_0/Decode_data[2] 148 43
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[11] 869 151
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[0] 964 97
set_location USB_3_Protocol_0/ft601_fifo_interface_0/state_reg_ns_a3_0_a2[1] 352 15
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[9] 265 36
set_location UART_Protocol_0/UART_RX_Protocol_0/nibbles_fault3_2 12 54
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[3] 78 79
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[24] 270 61
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M[5] 324 85
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[4] 1964 309
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[11] 148 45
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[3] 1253 186
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[22] 291 55
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[1] 170 64
set_location Controler_0/Reset_Controler_0/state_reg_ns_a2_0_1[0] 104 75
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr_RNO[0] 362 33
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r[8] 273 52
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_13_0_a2[2] 330 30
set_location Controler_0/SPI_LMX_0/SPI_interface_0/rx_data_frame[14] 187 85
set_location UART_Protocol_0/UART_RX_Protocol_0/state_reg[0] 34 52
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[4] 509 61
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[0] 1297 201
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[5] 1933 363
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[10] 755 118
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z[24] 285 52
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[26] 92 52
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r[0] 108 58
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[7] 404 109
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[12] 757 118
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memraddr_r_lcry_RNO 600 63
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_bit_cnt[3] 54 61
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[12] 93 58
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Input_Data_1_0[10] 86 97
set_location Data_Block_0/FIFOs_Reader_0/Event_Number_Counter[10] 1222 202
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[17] 174 72
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[3] 319 88
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[15] 197 70
set_location Data_Block_0/Communication_Builder_0/Packet_Counter[1] 1177 172
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned[15] 1371 211
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi 984 123
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[0] 309 55
set_location UART_Protocol_0/UART_RX_Protocol_0/Detect_state_reg[0] 46 52
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[7] 752 118
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[8] 260 28
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[6] 658 76
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/update_middle 1133 144
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Output_Sample_Part_2[10] 921 106
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lcry_RNO 690 63
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_gray_3[7] 342 27
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[13] 1002 124
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[3] 230 49
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[3] 232 61
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[5] 156 37
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[1] 126 49
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[4] 320 88
set_location Controler_0/gpio_controler_0/read_data_frame_8_0[10] 87 87
set_location UART_Protocol_0/UART_RX_Protocol_0/Decode_data[21] 21 46
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[20] 89 52
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIIVUB1[4] 18 54
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[11] 756 118
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_8_0_a2[4] 518 57
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/m162 338 15
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER[4] 165 91
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[6] 1214 169
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[15] 172 42
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[16] 598 315
set_location Controler_0/Reset_Controler_0/Counter_EXT_PULSE[4] 224 70
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m252 311 63
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Output_Sample_Part_2[8] 622 100
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0[7] 263 75
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Output_Sample_Part_2[5] 794 133
set_location Controler_0/gpio_controler_0/un11_read_signal_4_0_a2 138 84
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/emptyi_fwftlto10_8 453 54
set_location Controler_0/Answer_Encoder_0/cmd_status_dummy[0] 179 55
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/fifo_valid 991 127
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4_i_m2[33] 139 27
set_location USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[16] 177 9
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[24] 986 15
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_10 1182 117
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z[0] 299 46
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[12] 1177 151
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_1[2] 223 75
set_location Controler_0/REGISTERS_0/state_reg[5] 114 79
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[4] 1130 184
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m272 496 57
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[28] 121 51
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[5] 1321 207
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[12] 163 37
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[1] 122 31
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_2[0] 843 159
set_location Controler_0/ADI_SPI_1/addr_counter[1] 159 79
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/wptr_gray_3[9] 680 75
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r[28] 345 55
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_gray_3[3] 339 18
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[17] 164 48
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[14] 330 88
set_location UART_Protocol_1/UART_RX_Protocol_0/counter[30] 198 37
set_location Controler_0/gpio_controler_0/un23_read_signal_0_a2 142 90
set_location Controler_0/Reset_Controler_0/PULSE_EXT_Mask[0] 248 70
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[7] 67 43
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[23] 331 70
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[2] 1066 181
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[8] 60 61
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L[0] 317 91
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_4_i_o2[11] 338 33
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r 480 61
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Output_Sample_Part_2[9] 1101 127
set_location Data_Block_0/Communication_Builder_0/next_state[4] 1180 129
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[9] 143 34
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[16] 175 73
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1[10] 1160 180
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[29] 243 61
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr[4] 232 34
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[1] 289 64
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][8] 438 52
set_location UART_Protocol_1/UART_RX_Protocol_0/counter[19] 187 37
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[12] 81 79
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[16] 398 54
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[32] 124 28
set_location UART_Protocol_1/UART_RX_Protocol_0/Decode_data[19] 75 37
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1[0] 930 138
set_location USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data[23] 307 48
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[54] 185 237
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memraddr_r[5] 611 64
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/fwft_Q_r_Z[11] 1256 169
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets[10] 242 70
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[19] 1095 192
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[18] 344 61
set_location USB_3_Protocol_0/ft601_fifo_interface_0/AF_DATA_Buffer_Z[20] 344 16
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[5] 1261 184
set_location Controler_0/Reset_Controler_0/state_reg_ns[0] 98 75
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rcv_cnt.receive_count_3_i_a4[3] 176 45
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[0] 430 145
set_location Controler_0/Answer_Encoder_0/periph_data_2[15] 194 87
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[1] 1189 166
set_location UART_Protocol_0/UART_RX_Protocol_0/ETX_Detect_2_sqmuxa_i_a2 44 54
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_0_a2[5] 405 63
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[6] 517 58
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[1] 252 33
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIE1F61[33] 258 60
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[5] 679 64
set_location Data_Block_0/Communication_Builder_0/Packet_Counter[23] 1199 172
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/fwft_Q_r_Z[3] 1029 181
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[11] 313 73
set_location Data_Block_0/Communication_Builder_0/Read_Sample_3[10] 537 253
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[10] 791 151
set_location Controler_0/Answer_Encoder_0/periph_data[13] 196 69
set_location Controler_0/Reset_Controler_0/REG_INT_Resets[14] 265 79
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIB46D2[27] 260 60
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs[12] 61 91
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/emptyi_fwftlto10_6 71 45
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[5] 76 55
set_location UART_Protocol_1/UART_RX_Protocol_0/Detect_state_reg[1] 149 37
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Input_Data_2_1[11] 798 145
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_3[8] 1184 174
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[49] 808 315
set_location Controler_0/gpio_controler_0/read_data_frame_8_3_i_m2[5] 94 87
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RE_d1 199 58
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[16] 269 82
set_location Controler_0/ADI_SPI_0/addr_counter[11] 228 88
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Enable_Acquisition 318 100
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[8] 69 43
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[12] 81 85
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[23] 256 64
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Number[5] 1211 201
set_location USB_3_Protocol_0/ft601_fifo_interface_0/AF_DATA_Buffer_Valid 358 16
set_location Controler_0/Answer_Encoder_0/periph_data_7_2[10] 203 84
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[10] 124 54
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_1[12] 248 72
set_location Controler_0/ADI_SPI_1/addr_counter[24] 182 79
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[6] 108 84
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[5] 342 64
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[15] 314 61
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/fwft_Q_r_Z[0] 1329 208
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M[14] 324 82
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned[9] 1365 211
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[11] 792 151
set_location UART_Protocol_0/mko_0/op_gt.mko_out2lto25_i_a2_0_a2_15 60 150
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[11] 1000 124
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[26] 288 76
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/tx 303 79
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[3] 244 37
set_location Controler_0/gpio_controler_0/Falling_Edge_Detector.13.un147_inputs 92 87
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r[8] 335 46
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[6] 806 91
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_3[14] 327 81
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[32] 339 61
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[2] 76 79
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[6] 1042 211
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift[2] 37 55
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[23] 412 16
set_location Data_Block_0/Communication_Builder_0/Packet_Counter[10] 1186 172
set_location Data_Block_0/FIFOs_Reader_0/state_reg_ns_i_2[0] 1268 198
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r[5] 1076 157
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/empty_RNINO6V 321 57
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[35] 83 58
set_location Data_Block_0/Test_Generator_0/Test_Data_4[5] 818 136
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[8] 114 57
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r[27] 327 46
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[31] 308 69
set_location Controler_0/Reset_Controler_0/Counter_EXT_PULSE[11] 231 70
set_location USB_3_Protocol_0/Communication_TX_Arbiter2_0/state_reg_ns_0[4] 335 51
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[2] 1194 151
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[13] 439 151
set_location Controler_0/ADI_SPI_1/wr_addr_buffer[13] 128 76
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[9] 382 106
set_location Controler_0/Answer_Encoder_0/periph_data_8_i_m2_2[3] 193 69
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNI6KOC1[0] 371 63
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[2] 647 76
set_location UART_Protocol_1/UART_RX_Protocol_0/counter[18] 186 37
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_1_1_i_o2[0] 510 57
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[31] 119 54
set_location Controler_0/Command_Decoder_0/counter[17] 101 61
set_location Controler_0/Command_Decoder_0/decode_vector_12_2dflt 148 69
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[1] 456 54
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[30] 292 61
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[11] 382 55
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[4] 881 151
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[2] 65 58
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][10] 689 73
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m211 266 63
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[10] 65 49
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[9] 1057 342
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_bin_sync2[3] 356 25
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[8] 270 37
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[11] 1203 151
set_location Data_Block_0/FIFOs_Reader_0/state_reg[0] 1264 199
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[3] 190 76
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO_0[12] 315 96
set_location UART_Protocol_0/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto15_0 94 72
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[10] 1217 193
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/fifo_valid_RNIP8GL1 50 57
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/empty_top_fwft_r 251 58
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_0[12] 271 84
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[27] 374 55
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[14] 1130 142
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M[6] 311 91
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr[7] 643 70
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un5_almostfulli_assertlto9_i_a2_5 196 54
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[21] 92 58
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_3[2] 296 84
set_location Controler_0/ADI_SPI_0/un1_reset_n_inv_2_i_a2 150 84
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_0[0] 765 117
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_bit_cnt_0_sqmuxa_0_a4 182 48
set_location Clock_Reset_0/PF_OSC_C0_0/PF_OSC_C0_0/I_OSC_160 512 2
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memraddr_r[6] 319 28
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[6] 259 55
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[12] 870 151
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer[2] 1241 181
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[25] 90 70
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4[18] 267 45
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_lcry_RNO 853 150
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[3] 868 166
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_5_0_a2[7] 512 57
set_location Controler_0/ADI_SPI_0/data_counter[31] 236 91
set_location USB_3_Protocol_0/ft601_fifo_interface_0/state_reg_ns_a3_0_a2_0[3] 348 15
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[13] 196 70
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[35] 358 61
set_location Controler_0/Reset_Controler_0/Counter_INT_PULSE[5] 249 79
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[10] 331 57
set_location Data_Block_0/Communication_Builder_0/Read_Sample_1[7] 1626 157
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/emptyi_fwftlto10_8 246 30
set_location UART_Protocol_0/UART_TX_Protocol_0/Part_TX_Data[2] 317 76
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1[20] 152 27
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[34] 257 61
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[29] 290 52
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/emptyi_fwftlto10 452 54
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[6] 257 58
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned[13] 1369 211
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m8 183 48
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/fwft_Q_r_Z[9] 1346 181
set_location Controler_0/gpio_controler_0/CLEAR_REG_RF_MASK[8] 90 91
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[28] 282 84
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_10_0_a2[2] 48 51
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[5] 222 64
set_location Controler_0/gpio_controler_0/read_data_frame_8_0_i_m2[3] 127 90
set_location Controler_0/gpio_controler_0/read_data_frame_8[11] 147 87
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[11] 437 151
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[22] 396 63
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[2] 255 55
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Output_Sample_Part_2[4] 682 145
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_0_a2[0] 393 51
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m17_e 322 57
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[8] 60 60
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[15] 334 73
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_valid_RNIQD401 222 30
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[6] 392 60
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout[28] 280 46
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_7 1099 171
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r[10] 1282 190
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout[17] 293 49
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[16] 97 48
set_location Controler_0/Reset_Controler_0/PULSE_LENGTH[3] 222 73
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[9] 294 118
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[6] 930 141
set_location Controler_0/Reset_Controler_0/PULSE_INT_Mask[0] 270 79
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[6] 185 76
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Order_Unsigned[12] 1224 175
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[0] 1297 202
set_location Controler_0/ADI_SPI_1/rx_data_frame[6] 165 85
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_1[8] 311 87
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[8] 332 70
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer_0_sqmuxa_i_a2 149 75
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/empty 244 52
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[26] 135 57
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_fifo_rd_en 1207 150
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_8_0_a2[4] 259 36
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[30] 100 57
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/Q[27] 132 48
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/m222 370 15
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING[6] 128 88
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.afull_r_RNO_0 677 69
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[4] 401 58
set_location UART_Protocol_1/UART_RX_Protocol_0/state_reg[2] 134 37
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/RE_d1 1098 157
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_11 797 150
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[3] 495 61
set_location UART_Protocol_1/UART_TX_Protocol_0/Part_TX_Data[0] 376 64
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/empty 266 55
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Input_Data_2_1[5] 796 133
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNICVE61[32] 339 60
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout[16] 297 49
set_location Controler_0/Reset_Controler_0/PULSE_INT_Mask[2] 266 76
set_location Data_Block_0/Communication_Builder_0/Read_Sample_3[6] 531 238
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_4[1] 298 87
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Input_Data_2_1[0] 680 145
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[28] 85 45
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[1] 327 31
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[5] 184 76
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[27] 143 51
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/INVBLKY1[0] 1375 216
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[1] 250 46
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/re_set_RNO 241 51
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[22] 304 75
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m234 303 60
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[34] 326 61
set_location Data_Block_0/Sample_RAM_Block_0/Sample_RAM_Block_Decoder_0/N_40_i 1374 210
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4[30] 126 30
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING[2] 74 88
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[0] 317 73
set_location USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_1_a2[31] 278 51
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_4[3] 1157 123
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[18] 1272 192
set_location Controler_0/Answer_Encoder_0/cmd_CDb_2 160 57
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.wptr_gray[13] 690 70
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[17] 379 54
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs[2] 81 88
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[0] 114 46
set_location Controler_0/Answer_Encoder_0/cmd_ID[3] 167 58
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[34] 152 51
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[17] 249 60
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[29] 289 51
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_0_a2[6] 300 75
set_location UART_Protocol_1/UART_RX_Protocol_0/Detect_state_reg_ns_1_0_.m12_0 149 36
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO[0] 441 150
set_location Data_Block_0/FIFOs_Reader_0/Event_Size_Counter[16] 1264 181
set_location Controler_0/Reset_Controler_0/un9_write_signal_1 208 78
set_location Controler_0/Reset_Controler_0/PULSE_LENGTH[7] 226 73
set_location Data_Block_0/Communication_Builder_0/next_state[7] 1187 126
set_location Data_Block_0/Communication_Builder_0/next_state[1] 1182 132
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[8] 310 37
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[12] 1001 124
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4[18] 128 27
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[2] 107 54
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[2] 116 84
set_location Controler_0/ADI_SPI_1/wr_addr_buffer[1] 140 73
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[0] 191 76
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[27] 1248 168
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[0] 340 25
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[22] 1197 277
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[4] 263 31
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/fifo_valid 316 124
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[5] 310 55
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_1[0] 844 159
set_location USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data[22] 325 45
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[13] 116 55
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[6] 223 43
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M[12] 280 91
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r[4] 358 49
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[5] 231 52
set_location UART_Protocol_0/mko_0/counter_5_axb_4 63 150
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[1] 317 88
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO_0[6] 339 96
set_location UART_Protocol_0/UART_RX_Protocol_0/First_Nibble_Complementary[1] 23 55
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_lcry_RNO_0 170 48
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[16] 142 28
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_bin_sync2[5] 332 28
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[10] 887 151
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_50[10] 73 90
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[34] 1303 189
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[8] 345 28
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/m219 336 18
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_RNIVBA9[0] 43 60
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[37] 265 61
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_50[12] 109 96
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[9] 1222 142
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask[3] 82 88
set_location Data_Block_0/Communication_Builder_0/un11_sample_ram_addr_gen_enable_cry_0_RNO 1220 168
set_location UART_Protocol_0/UART_RX_Protocol_0/counter[22] 118 73
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte[1] 46 55
set_location Data_Block_0/Communication_Builder_0/state_reg[3] 1187 130
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[6] 223 46
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[22] 428 60
set_location Controler_0/Communication_CMD_MUX_0/Communication_REQ 141 58
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r[10] 127 55
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_count[3] 47 64
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/re_pulse 129 60
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIE76D2[28] 295 60
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[8] 297 82
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[6] 80 82
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[25] 330 58
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[6] 94 55
set_location Data_Block_0/Test_Generator_0/Test_Data_4[6] 819 136
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[39] 331 61
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/rptr_bin_sync2[13] 689 70
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Input_Data_2_1[11] 301 97
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr[2] 326 25
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[6] 229 51
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[7] 968 124
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_2[0] 425 144
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[10] 1615 213
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[27] 316 82
set_location UART_Protocol_0/UART_RX_Protocol_0/Diag_Valid_0_i_a2_4_RNIMLOK1 27 51
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r[15] 253 46
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[13] 318 63
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/INVBLKX1[0] 1460 189
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r 420 55
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[3] 463 54
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte[5] 166 46
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[0] 112 46
set_location Data_Block_0/Communication_Builder_0/Read_Sample_2[0] 535 181
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/wptr_gray_3[8] 259 27
set_location USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[2] 178 3
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_7 341 79
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[8] 504 57
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer[9] 1238 175
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/wptr_bin_sync2[3] 640 73
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[15] 94 85
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[18] 298 64
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r[8] 1095 154
set_location UART_Protocol_1/UART_RX_Protocol_0/nibbles_fault3_1 156 42
set_location USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_1[5] 301 48
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2 193 48
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[5] 1098 145
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets[5] 247 76
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[3] 36 57
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_14_0_a2[1] 642 75
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[23] 333 73
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNICGTD1 202 57
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[2] 1197 136
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIEQ85[0] 18 63
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[11] 516 115
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[23] 1352 180
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_i_m2_1[30] 308 75
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING[8] 122 97
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/REN_d1 1099 157
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[8] 68 43
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk17.u_corefifo_fwft/dout[0] 1093 157
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[1] 458 52
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Output_Sample_Part_2[8] 817 133
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[6] 446 55
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_valid 408 61
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[29] 394 58
set_location Controler_0/ADI_SPI_1/addr_counter[2] 160 79
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[38] 140 54
set_location Controler_0/gpio_controler_0/read_data_frame_8_2[9] 123 96
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_6_0_a2[6] 206 42
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer[9] 74 85
set_location UART_Protocol_1/UART_TX_Protocol_0/state_reg_rep[11] 391 64
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r[9] 1077 157
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][8] 63 43
set_location Data_Block_0/FIFOs_Reader_0/Event_Size_Counter[12] 1260 181
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_50[9] 124 96
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr_gray[7] 660 73
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk17.u_corefifo_fwft/empty 1107 160
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout[11] 240 49
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[6] 436 145
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[14] 100 58
set_location Controler_0/ADI_SPI_0/state_reg[4] 117 79
set_location Controler_0/Reset_Controler_0/Counter_INT_PULSE[6] 250 79
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Input_Data_1_0[11] 796 145
set_location USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data[18] 277 51
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[25] 299 70
set_location Controler_0/gpio_controler_0/read_data_frame[15] 150 91
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[3] 254 33
set_location Data_Block_0/Communication_Builder_0/Read_Sample_2[4] 1192 277
set_location UART_Protocol_1/UART_TX_Protocol_0/Part_TX_Data[1] 374 64
set_location I_1 1154 162
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr_gray[11] 368 28
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r_RNO_0[10] 150 60
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[9] 137 51
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/wptr_bin_sync2[0] 637 73
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[18] 294 64
set_location Data_Block_0/Communication_Builder_0/Read_Sample_1[3] 596 166
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[18] 110 51
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_valid_RNIRPCQ 524 117
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[4] 455 58
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0[5] 254 72
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_fifo_rd_en 802 150
set_location Controler_0/gpio_controler_0/Counter_RF_Input 159 91
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/samples[2] 47 61
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Threshold[11] 306 85
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Event_End_In_Frame_RNO 312 99
set_location Data_Block_0/Communication_Builder_0/Read_Sample_2[6] 1631 157
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_bit_cnt_4[2] 182 51
set_location Controler_0/SPI_LMX_0_0/spi_master_0/fsm_timer[0] 171 76
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIGQ7C1[7] 284 60
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][4] 449 55
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[20] 278 84
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[26] 288 75
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_10_7_0_a2[5] 671 75
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][9] 53 46
set_location Data_Block_0/FIFOs_Reader_0/Event_Number_Counter[13] 1225 202
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[20] 341 61
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[22] 1197 276
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Input_Data_1_0[3] 381 97
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][0] 70 49
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[2] 412 61
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/empty_RNIJK7M 364 54
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[15] 410 16
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[9] 265 37
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[6] 438 61
set_location Controler_0/ADI_SPI_0/busy 112 79
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/un4_update_dout 243 57
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[7] 309 37
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI2C7C1[0] 342 54
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1[5] 1159 180
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[24] 303 69
set_location Data_Block_0/Communication_Builder_0/Frame_Counter[1] 1177 124
set_location USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data[28] 290 45
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1_i_m2[9] 138 30
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L[5] 276 97
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[8] 1221 142
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_10_7_0_a2[5] 341 33
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/wptr_gray_3[8] 672 75
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Output_Sample_Part_2[3] 875 97
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[12] 385 106
set_location Controler_0/ADI_SPI_1/tx_data_buffer[0] 202 76
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][7] 267 37
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m35_i_a2_19 174 81
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[26] 142 42
set_location UART_Protocol_0/UART_RX_Protocol_0/Detect_state_reg_ns_1_0_.m11_0 46 51
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M[15] 275 85
set_location Controler_0/gpio_controler_0/Rising_Edge_Detector.0.un2_inputs 130 87
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Input_Data_1_0[3] 757 124
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/make_xmit_clock.xmit_cntr_3_1.SUM[3] 276 78
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer[3] 1236 175
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m94 265 60
set_location Controler_0/ADI_SPI_0/un1_tx_data_buffer[0] 122 84
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r[11] 120 58
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[24] 303 70
set_location Controler_0/ADI_SPI_1/write_read_buffer 122 79
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z[20] 310 46
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_10_0_a2[2] 234 30
set_location Controler_0/gpio_controler_0/Outputs[15] 107 91
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/fwft_Q_r_Z[9] 1258 169
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[13] 518 115
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[4] 1319 172
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Output_Sample_Part_2[10] 792 133
set_location Controler_0/Reset_Controler_0/PULSE_LENGTH[9] 233 79
set_location Controler_0/SPI_LMX_0/spi_master_0/rxBuffer[8] 208 88
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[2] 494 61
set_location UART_Protocol_1/Communication_TX_Arbiter2_0/state_reg_Z[3] 369 55
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[2] 243 46
set_location UART_Protocol_0/UART_RX_Protocol_0/state_reg_ns_a4[12] 31 51
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[21] 305 61
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_11 345 82
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r 482 70
set_location Controler_0/ADI_SPI_1/tx_data_buffer[4] 194 76
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r[17] 272 49
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8 1157 163
set_location Data_Block_0/Communication_Builder_0/Packet_Counter[14] 1190 172
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r[4] 140 49
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[12] 1207 136
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_1[0] 426 144
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer[5] 1229 184
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][1] 473 58
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[21] 310 75
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_12_0_a2[3] 645 75
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[1] 49 43
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[3] 102 54
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[6] 343 64
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[20] 255 58
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r[1] 139 49
set_location Controler_0/Reset_Controler_0/read_data_frame[4] 241 73
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[22] 247 60
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame[4] 316 85
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[38] 1290 210
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[22] 299 55
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r[5] 153 55
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[26] 2188 309
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[8] 159 37
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[6] 497 64
set_location Controler_0/SPI_LMX_0_0/spi_master_0/clk_toggles[5] 155 73
set_location Controler_0/Command_Decoder_0/state_reg[7] 151 61
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[28] 375 16
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk9.un3_almostfulli_assertlto3_0 272 30
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[10] 294 79
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r[3] 931 139
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[3] 36 58
set_location UART_Protocol_1/mko_0/op_gt.mko_out2lto25_i_a2_0_a2_13 104 69
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[9] 1150 144
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][3] 255 34
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[24] 324 73
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[17] 133 54
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[6] 81 43
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[10] 231 43
set_location Data_Block_0/Test_Generator_0/Test_Data_6[3] 792 136
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte[2] 158 46
set_location Data_Block_0/Test_Generator_0/Test_Data_1[4] 373 100
set_location Data_Block_0/Communication_Builder_0/Event_Number_Buffer[12] 1191 175
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[39] 104 49
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[3] 1280 189
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[27] 134 51
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[36] 1424 318
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m205 283 54
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs_1[3] 83 87
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[14] 294 72
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[8] 1296 190
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4[31] 283 45
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr[6] 330 25
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un1_ACQ_Counters_Reset_0_a2_3 259 84
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[12] 320 64
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[2] 1266 184
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[1] 290 82
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[11] 183 73
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[12] 168 73
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[4] 89 37
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][0] 428 58
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIOBF61[38] 353 60
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout[18] 267 46
set_location Controler_0/Reset_Controler_0/un1_state_reg_1 241 81
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[2] 1095 145
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[16] 179 73
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_RNO[0] 203 42
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[3] 435 55
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[7] 409 60
set_location Controler_0/gpio_controler_0/read_data_frame_8_3[8] 129 96
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[1] 405 54
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m70_0_a2_0 121 78
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[23] 326 70
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING[14] 115 97
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[27] 120 31
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[7] 812 88
set_location UART_Protocol_1/UART_RX_Protocol_0/Decode_data[17] 79 37
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r[13] 268 49
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[19] 39 57
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m188 268 63
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[11] 816 88
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[7] 1149 211
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r[8] 275 46
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/emptyi_fwftlto10 522 63
set_location Controler_0/gpio_controler_0/read_data_frame_8_0[14] 101 90
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_0_a2[1] 390 54
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[7] 1088 172
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv[5] 308 87
set_location Controler_0/Reset_Controler_0/un1_write_signal_4 249 81
set_location Controler_0/SPI_LMX_0/spi_master_0/clk_toggles[2] 95 82
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO_0[9] 324 96
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[18] 43 58
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_4[4] 302 90
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/Q[20] 145 54
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[24] 135 43
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets[4] 249 70
set_location Data_Block_0/Communication_Builder_0/fsm_timer[3] 1155 133
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[23] 74 82
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][7] 424 52
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Output_Sample_Part_2[7] 825 133
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_0[6] 286 96
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[27] 261 61
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIARC61[22] 283 57
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout[14] 265 46
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M[14] 286 91
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/sc_r[1] 212 52
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[1] 74 73
set_location Controler_0/SPI_LMX_0_0/spi_master_0/mosi_1 165 76
set_location Controler_0/gpio_controler_0/CLEAR_REG_RF_MASK[14] 101 91
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_0[10] 264 84
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr[6] 234 34
set_location Controler_0/Command_Decoder_0/state_reg[8] 155 61
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/tx_hold_reg[3] 375 64
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[22] 104 42
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/re_set_RNO 316 69
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/fifo_valid_RNI70LM1 227 30
set_location Controler_0/ADI_SPI_0/counter[7] 139 79
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.wptr_gray[7] 678 76
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[35] 89 49
set_location UART_Protocol_0/Communication_TX_Arbiter2_0/state_reg_Z[5] 313 58
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r[15] 355 49
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[8] 177 61
set_location UART_Protocol_0/UART_TX_Protocol_0/state_reg[6] 333 79
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_1[2] 207 72
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[1] 1208 193
set_location Controler_0/Reset_Controler_0/un9_write_signal 207 78
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.empty_r9 368 24
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_valid 484 70
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state_ns_0[2] 367 60
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[6] 1257 187
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[9] 339 28
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[12] 409 109
set_location Controler_0/ADI_SPI_1/rx_data_buffer[2] 125 82
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[6] 223 64
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/tx_hold_reg[6] 321 76
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[7] 92 70
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[57] 2041 99
set_location Controler_0/SPI_LMX_0/spi_master_0/rxBuffer[7] 207 88
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[1] 75 79
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[3] 450 58
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIVK2D2[14] 307 57
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[32] 86 64
set_location USB_3_Protocol_0/ft601_fifo_interface_0/AF_DATA_Buffer_Z[15] 415 16
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r[25] 244 49
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4[24] 282 48
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[1] 132 46
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_9 1189 135
set_location Controler_0/ADI_SPI_1/un1_wr_addr_buffer[1] 140 72
set_location Controler_0/ADI_SPI_1/addr_counter[13] 171 79
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.wptr_gray[8] 672 76
set_location Controler_0/Answer_Encoder_0/periph_data_8_i_m2_1[0] 158 63
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.wptr_gray[2] 244 31
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][5] 518 58
set_location UART_Protocol_0/UART_RX_Protocol_0/state_reg[8] 33 46
set_location Data_Block_0/Communication_Builder_0/Event_Number_Buffer[9] 1180 175
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[3] 235 49
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Output_Sample_Part_2[3] 799 145
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned[12] 1368 211
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[28] 68 51
set_location Data_Block_0/Test_Generator_0/Test_Data_3[7] 292 97
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/tx_hold_reg[2] 318 76
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[2] 972 180
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[25] 375 58
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/m195 440 15
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.empty_r 220 31
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[8] 178 75
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_6_0_a2[9] 341 27
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[29] 131 28
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_0_a2[2] 289 75
set_location Controler_0/ADI_SPI_0/un1_wr_addr_buffer_i_m2[11] 133 75
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_4_i_o2[11] 676 69
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[6] 175 61
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_50[14] 115 96
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Input_Data_1_0[8] 793 145
set_location Controler_0/gpio_controler_0/read_data_frame_8_1[7] 158 87
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][4] 57 49
set_location Controler_0/ADI_SPI_0/rx_data_frame[0] 157 82
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[21] 147 45
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[36] 122 64
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[13] 818 88
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][0] 238 49
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO[0] 845 159
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_bit_cnt_4[3] 54 60
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[0] 73 73
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_count_RNO[1] 37 63
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[6] 1198 151
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[56] 1388 42
set_location Controler_0/Answer_Encoder_0/periph_data[4] 191 63
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[8] 405 109
set_location Controler_0/Reset_Controler_0/un17_write_signal_0_a2_0 143 84
set_location Controler_0/ADI_SPI_1/un1_wr_addr_buffer[2] 139 72
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift[0] 36 55
set_location UART_Protocol_0/UART_RX_Protocol_0/Second_Nibble_Complementary[0] 12 55
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Start_ADDR_1[15] 1223 207
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_0[0] 295 123
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0 221 30
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1[5] 1076 156
set_location Controler_0/ADI_SPI_1/addr_counter[29] 187 79
set_location Controler_0/Reset_Controler_0/REG_INT_Resets[10] 275 73
set_location UART_Protocol_0/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto31 89 72
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[24] 1189 100
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[11] 1254 187
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L[4] 256 91
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[13] 794 151
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[38] 1580 207
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[0] 342 55
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[55] 2329 282
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[8] 1137 184
set_location Controler_0/Answer_Encoder_0/periph_data_i_m2[20] 167 60
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame[7] 318 85
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/Q[11] 120 57
set_location Data_Block_0/Communication_Builder_0/event_ram_r_data_status_3 1241 207
set_location Controler_0/Answer_Encoder_0/periph_data_7_1[5] 197 84
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[8] 109 84
set_location UART_Protocol_1/UART_RX_Protocol_0/state_reg_RNO[13] 125 36
set_location Controler_0/ADI_SPI_0/addr_counter[3] 220 88
set_location USB_3_Protocol_0/ft601_fifo_interface_0/state_reg[2] 357 16
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[0] 455 64
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer[13] 190 70
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[23] 1344 180
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[31] 95 46
set_location USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data[17] 333 45
set_location Controler_0/Reset_Controler_0/REG_INT_Resets[9] 261 73
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[9] 436 52
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_8_0_a2[4] 74 42
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/re_set 196 58
set_location UART_Protocol_1/UART_RX_Protocol_0/state_reg_ns_a4[9] 138 36
set_location Controler_0/Reset_Controler_0/Counter_INT_PULSE[1] 245 79
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[25] 153 45
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[1] 254 55
set_location UART_Protocol_1/UART_RX_Protocol_0/state_reg[6] 144 37
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/empty_RNIKL581 319 57
set_location UART_Protocol_1/UART_RX_Protocol_0/nibbles_fault3_3 162 42
set_location Data_Block_0/Communication_Builder_0/fsm_timer_lm_0_fast[0] 1162 132
set_location UART_Protocol_0/mko_0/counter[6] 72 151
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/tx_byte[1] 312 79
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/rptr_gray_3[3] 661 69
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[7] 176 61
set_location Controler_0/ADI_SPI_1/tx_data_buffer_0_sqmuxa_1_i_o2_RNIP3VU 126 81
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[20] 277 72
set_location UART_Protocol_1/mko_0/counter[15] 123 70
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.wptr_gray[0] 637 76
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[21] 387 60
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[36] 141 31
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[4] 275 58
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r[19] 142 49
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[27] 175 57
set_location UART_Protocol_0/UART_RX_Protocol_0/Decode_data[18] 17 61
set_location UART_Protocol_0/UART_RX_Protocol_0/Decode_data[30] 13 46
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_0 338 79
set_location Controler_0/gpio_controler_0/state_reg_RNO[2] 155 81
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[22] 294 70
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[20] 273 82
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[6] 1073 169
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr[10] 358 34
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk17.u_corefifo_fwft/dout_valid 1104 160
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[3] 103 55
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0[12] 271 72
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m2_i_o2_i 109 78
set_location Controler_0/gpio_controler_0/state_reg_RNO[4] 145 81
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[9] 406 109
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask[1] 83 91
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[8] 247 64
set_location USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data[27] 324 45
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/Q[13] 127 54
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[4] 496 64
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Enable_i_a2_0 1264 198
set_location UART_Protocol_0/UART_RX_Protocol_0/state_reg_ns_a4[6] 40 51
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un25_read_signal_0_a2_1_0 255 84
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/emptyilto13_10_RNII75V8 369 24
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[19] 151 48
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[7] 872 166
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs[0] 66 91
set_location Data_Block_0/Communication_Builder_0/Packet_Counter[7] 1183 172
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][0] 655 70
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r[14] 124 58
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[7] 107 52
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING[13] 85 88
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1[14] 136 30
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[8] 236 46
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[18] 1320 207
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][8] 481 58
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[1] 980 181
set_location Controler_0/Command_Decoder_0/decode_vector[7] 154 70
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[18] 87 55
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un5_almostfulli_assertlto7_4 239 60
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs[13] 67 88
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r[27] 255 46
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[26] 407 61
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[10] 436 151
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[2] 293 76
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[13] 297 76
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_bit_sel_RNO[1] 321 78
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Output_Sample_Part_2[9] 383 100
set_location UART_Protocol_1/UART_RX_Protocol_0/Decode_data[22] 105 37
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m214 267 63
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr[4] 328 25
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr_gray[1] 326 31
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q[18] 352 48
set_location UART_Protocol_0/UART_RX_Protocol_0/state_reg[10] 41 52
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[2] 435 106
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_3[11] 323 81
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[53] 1347 180
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIIVUB1[4] 102 36
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[7] 499 61
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[26] 142 43
set_location Controler_0/gpio_controler_0/CLEAR_REG_INPUTs_FALLING 98 85
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Input_Data_2_1[1] 1081 139
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[21] 337 88
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[12] 77 58
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/rptr_gray_3[5] 662 75
set_location USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_1[0] 299 45
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/rptr_gray_3[10] 654 72
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][2] 45 49
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[0] 1056 181
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Output_Sample_Part_2[6] 614 97
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[1] 15 52
set_location Controler_0/ADI_SPI_0/addr_counter[18] 235 88
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r[1] 1153 181
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[3] 1253 187
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[21] 283 64
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1[18] 129 27
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[8] 318 72
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[22] 156 61
set_location Controler_0/SPI_LMX_0/spi_master_0/rxBuffer_0_sqmuxa_i_0_RNI7INJ 99 81
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2 480 69
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Output_Sample_Part_2[10] 821 133
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[33] 79 54
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout[17] 288 49
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[3] 152 54
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[2] 351 64
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[1] 302 73
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[38] 324 61
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][12] 654 70
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r[2] 1283 190
set_location Controler_0/Communication_CMD_MUX_0/Communication_vote_vector[1] 134 58
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.afull_r_RNO 342 36
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[5] 1242 184
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[18] 502 150
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout[27] 279 46
set_location Controler_0/Answer_Encoder_0/un1_cd_enable_cmd_i_o2 163 57
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[2] 434 55
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[24] 1189 99
set_location Controler_0/gpio_controler_0/TMP_OR_Counter_Input[3] 61 88
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[4] 65 82
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/un1_sresetn_4_i_a7_0_2 1080 156
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[20] 282 64
set_location Controler_0/ADI_SPI_1/un1_wr_addr_buffer[3] 138 72
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer_Unsigned[16] 1228 172
set_location Controler_0/gpio_controler_0/Outputs[11] 134 91
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[22] 245 61
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[4] 114 37
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_1_0[15] 335 81
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr[1] 229 34
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[9] 23 52
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_2[5] 306 87
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv[6] 307 87
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][1] 353 25
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1[9] 991 174
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[26] 279 76
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout[7] 278 49
set_location Controler_0/gpio_controler_0/OR_counter_input.15.TMP_OR_Counter_Input_16[11] 68 90
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[12] 112 48
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_0[15] 275 84
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[16] 138 48
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask_1_sqmuxa_5_0 103 84
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memraddr_r[9] 322 28
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout[26] 249 49
set_location Controler_0/Command_Decoder_0/decode_vector_RNIJO9C[8] 152 75
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[5] 308 55
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/Q[31] 144 51
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][13] 344 25
set_location Controler_0/gpio_controler_0/Outputs_6_1_0[8] 93 90
set_location UART_Protocol_1/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto11_4 175 33
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Output_Sample_Part_2[8] 310 97
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Output_Sample_Part_2[5] 558 124
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[2] 273 58
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[36] 311 61
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/wptr_bin_sync2[2] 639 73
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[2] 303 124
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r[23] 269 49
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/emptyi_10 1080 153
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[8] 68 55
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[7] 193 76
set_location Data_Block_0/Communication_Builder_0/fsm_timer[5] 1157 133
set_location UART_Protocol_0/UART_TX_Protocol_0/UART_TX_Data_0_iv_0[0] 320 75
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q[17] 330 45
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[21] 84 57
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[33] 368 255
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[38] 91 51
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[6] 1092 180
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1[3] 1158 180
set_location Controler_0/Answer_Encoder_0/periph_data_9[13] 192 87
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_shift_11[2] 162 45
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[26] 314 55
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[24] 139 42
set_location UART_Protocol_0/UART_RX_Protocol_0/nibbles_fault3 19 54
set_location USB_3_Protocol_0/ft601_fifo_interface_0/AF_DATA_Buffer_Z[25] 339 16
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[32] 112 54
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0 51 57
set_location Controler_0/ADI_SPI_1/un1_reset_n_inv_2_i_a2 122 78
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/empty_RNO 266 54
set_location UART_Protocol_1/UART_TX_Protocol_0/Part_TX_Data[5] 383 64
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Input_Data_1_0[7] 801 133
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[7] 433 151
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[30] 405 61
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[6] 493 64
set_location Controler_0/ADI_SPI_0/data_counter[4] 209 91
set_location USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data[19] 310 48
set_location Controler_0/Answer_Encoder_0/periph_data[5] 184 63
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER[2] 113 91
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI816D2[26] 310 57
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[3] 1163 123
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_1[4] 250 72
set_location Controler_0/gpio_controler_0/Falling_Edge_Detector.6.un112_inputs 123 87
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[50] 1003 279
set_location Data_Block_0/Communication_Builder_0/next_state_2_sqmuxa 1169 132
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[2] 38 49
set_location Controler_0/gpio_controler_0/TMP_OR_Counter_Input[4] 63 88
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_RNO[10] 273 72
set_location Controler_0/SPI_LMX_0/spi_master_0/rxBuffer[1] 224 85
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/Q[33] 149 54
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m88 240 60
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/almostfulli_assert_i_0_a3_0 675 69
set_location UART_Protocol_1/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto31_5 201 36
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Start_ADDR_1[16] 1339 210
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[2] 444 57
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[22] 383 61
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[6] 1201 136
set_location Controler_0/Command_Decoder_0/decode_vector_12_1dflt_0 159 69
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[17] 68 61
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[7] 351 31
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_update_dout_1 520 117
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[5] 79 43
set_location UART_Protocol_0/UART_RX_Protocol_0/state_reg[5] 26 52
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[2] 207 64
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r[5] 265 49
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[6] 80 42
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[49] 901 315
set_location Controler_0/Reset_Controler_0/Counter_EXT_PULSE[12] 232 70
set_location Controler_0/Reset_Controler_0/un10_write_signal_0_0 206 78
set_location Controler_0/Reset_Controler_0/PULSE_INT_Mask[4] 274 79
set_location UART_Protocol_1/UART_RX_Protocol_0/Decode_data[13] 107 37
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r[2] 267 52
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[0] 217 46
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/tx_byte[4] 314 79
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[8] 1065 181
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[14] 307 76
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[12] 1132 172
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift_RNO[7] 177 45
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING[10] 73 91
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr_gray[0] 652 70
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[13] 1041 82
set_location Controler_0/Command_Decoder_0/AE_CMD_Data_RNIB57O3[1] 97 96
set_location Controler_0/Answer_Encoder_0/cmd_status_dummy[2] 165 58
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[6] 1171 151
set_location Controler_0/gpio_controler_0/Rising_Edge_Detector.14.un72_inputs 117 96
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[39] 162 37
set_location Data_Block_0/Communication_Builder_0/Packet_Counter[5] 1181 172
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[20] 255 57
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_4_i_o2[8] 68 42
set_location Controler_0/Answer_Encoder_0/cmd_ID[1] 157 61
set_location Controler_0/ADI_SPI_0/counter[6] 138 79
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[15] 242 61
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/wptr_gray_3[1] 229 30
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[4] 1217 142
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[0] 433 106
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[4] 173 42
set_location UART_Protocol_0/UART_RX_Protocol_0/state_reg[1] 31 52
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[9] 294 52
set_location Controler_0/ADI_SPI_1/sdio_cl_2_i_a2_0_0 123 81
set_location UART_Protocol_0/UART_RX_Protocol_0/Decode_data[3] 16 61
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Input_Data_2_1[4] 803 136
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.empty_r_4_f0 367 24
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[0] 1093 145
set_location UART_Protocol_0/UART_RX_Protocol_0/counter[21] 117 73
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[4] 356 58
set_location UART_Protocol_1/UART_RX_Protocol_0/counter[0] 171 34
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[6] 438 60
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[34] 332 61
set_location UART_Protocol_1/UART_RX_Protocol_0/state_reg_ns_i_o2[1] 121 36
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_valid_RNI13EC1 58 57
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/INVBLKY0[0] 1616 213
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4[16] 140 27
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_bin_sync2[1] 348 25
set_location Controler_0/ADI_SPI_0/un1_wr_addr_buffer_i_m2[10] 132 75
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[18] 130 54
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[3] 1138 118
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memraddr_r[7] 320 28
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[19] 895 225
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[27] 243 63
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/TRG_Unit_Detect 351 97
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[36] 1427 342
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r9_0_a2 56 57
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_50[2] 76 87
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_2[0] 793 90
set_location USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_i_m2_1[9] 303 48
set_location Controler_0/Command_Decoder_0/state_reg_RNO[5] 153 60
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[28] 277 54
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[29] 131 54
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout[13] 290 49
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Input_Data_1_0[9] 792 145
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/N_63_i 360 57
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memraddr_r[3] 316 28
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r[10] 901 175
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout[14] 264 46
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[2] 521 61
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[24] 76 51
set_location Controler_0/gpio_controler_0/CLEAR_REG_INPUTs_RISING_RNO 105 84
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[30] 399 61
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[29] 87 45
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[1] 962 124
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r[6] 271 52
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[32] 147 291
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[10] 202 43
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/m114 364 15
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L[2] 314 91
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[7] 296 82
set_location Controler_0/SPI_LMX_0/spi_master_0/rxBuffer[4] 227 85
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk3.sc_r5_0_x2 190 57
set_location Data_Block_0/Test_Generator_0/Test_Data_2[1] 407 97
set_location UART_Protocol_1/UART_TX_Protocol_0/state_reg_ns_0[11] 385 69
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout[21] 254 52
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[21] 109 46
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/REN_d1 1194 139
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[13] 1106 145
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[13] 298 118
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Address_Unsigned[15] 1372 217
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[23] 1632 18
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[33] 337 61
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout[19] 253 49
set_location Controler_0/REGISTERS_0/state_reg[2] 79 79
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[10] 322 64
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_50_i_a2[13] 93 87
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIP0J61 206 51
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[15] 105 57
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/m198 342 18
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft 229 58
set_location Controler_0/SPI_LMX_0/spi_master_0/receive_transmit_0_sqmuxa_0_a3_0_a3 89 78
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[0] 301 124
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[6] 433 61
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[0] 457 52
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[26] 342 88
set_location Controler_0/Reset_Controler_0/PULSE_EXT_Mask[2] 223 76
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[5] 738 124
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[10] 526 64
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[1] 746 118
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/tx_hold_reg[4] 378 64
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[0] 321 73
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[4] 1196 151
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[0] 287 73
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[16] 200 70
set_location UART_Protocol_0/mko_0/counter_3_i_0_a2_RNI1QSO[4] 62 150
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[7] 278 60
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[1] 435 16
set_location Controler_0/gpio_controler_0/Falling_Edge_Detector.11.un137_inputs 138 87
set_location Controler_0/ADI_SPI_0/wr_addr_buffer_Z[3] 134 73
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/m189 375 15
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1[9] 906 174
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[33] 318 234
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[28] 284 70
set_location Controler_0/ADI_SPI_1/wr_addr_buffer_Z[3] 138 73
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[38] 2013 207
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m35_i_a2_13 173 81
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk9.un2_almostfulli_deassertlto9_0_1 264 30
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Number[3] 1207 201
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[9] 175 76
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[17] 133 43
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[4] 128 48
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_1_1_i_o2[0] 271 36
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L[6] 310 91
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer_Unsigned[3] 1215 172
set_location Data_Block_0/Communication_Builder_0/Packet_Counter[12] 1188 172
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_RNO[6] 272 72
set_location Controler_0/ADI_SPI_0/sdio_1 155 85
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[19] 85 76
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][0] 643 76
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[5] 1101 181
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.afull_r 433 58
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[23] 255 63
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[2] 272 58
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[7] 21 52
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[39] 100 48
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_4_i_o2[11] 656 72
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout[16] 296 49
set_location UART_Protocol_0/UART_TX_Protocol_0/Part_TX_Data[6] 313 76
set_location Controler_0/ADI_SPI_0/tx_data_buffer[5] 121 85
set_location Data_Block_0/FIFOs_Reader_0/state_reg_ns[4] 1271 198
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[14] 171 73
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[1] 1166 151
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[5] 240 63
set_location Controler_0/Command_Decoder_0/state_reg_ns_a2_1_2_1[6] 159 63
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q[11] 408 15
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[8] 241 43
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4[9] 258 48
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_valid 202 49
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[4] 341 124
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO_0[5] 335 96
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Input_Data_1_0[11] 814 106
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[9] 123 46
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[21] 109 45
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[10] 1177 118
set_location Controler_0/SPI_LMX_0/spi_master_0/clk_toggles[3] 94 82
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask[10] 79 91
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[3] 254 43
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4_i_m2[1] 122 30
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[2] 399 109
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m35_i_a2_16 172 81
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk8.afull_r 899 151
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[21] 115 57
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[29] 311 76
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1[3] 1078 156
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO[0] 1212 144
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][4] 668 76
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[15] 408 58
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[14] 1083 160
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[5] 1936 363
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/state_reg_ns_0_a2_0_0[0] 155 78
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][3] 232 49
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[26] 315 55
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[18] 129 28
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[37] 60 58
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[19] 316 61
set_location Controler_0/SPI_LMX_0_0/spi_master_0/clk_toggles[4] 151 73
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_valid 411 61
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[31] 90 63
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_3[7] 1177 174
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/fwft_Q_r_Z[2] 1189 202
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[6] 498 64
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[0] 536 180
set_location USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[21] 172 9
set_location UART_Protocol_1/UART_TX_Protocol_0/state_reg[10] 386 64
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[9] 387 54
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[25] 379 60
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[18] 598 150
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[19] 150 49
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0[13] 244 75
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[7] 439 55
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[0] 877 151
set_location Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto25_2 116 60
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[13] 77 82
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr_gray[3] 324 31
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[6] 1075 160
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/INVBLKX0[0] 1296 201
set_location Controler_0/ADI_SPI_0/addr_counter[1] 218 88
set_location Controler_0/Command_Decoder_0/state_reg[6] 149 61
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[4] 230 51
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[12] 841 160
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.wptr_gray[11] 691 73
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][1] 462 55
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[4] 284 75
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[5] 251 64
set_location Controler_0/ADI_SPI_1/sdio_1_sqmuxa_0_a2 125 81
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[1] 146 64
set_location UART_Protocol_0/UART_RX_Protocol_0/counter_RNO[0] 87 72
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[4] 1036 211
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Trigger_Edge_Location_i_m4[2] 351 96
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memraddr_r[1] 607 64
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1[7] 929 138
set_location Data_Block_0/Communication_Builder_0/Event_Number_Buffer[5] 1185 175
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Order_Unsigned[17] 1229 175
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer[15] 189 70
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q[26] 349 48
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sresetn_4_i_0_0 980 123
set_location Controler_0/ADI_SPI_0/addr_counter[30] 247 88
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[5] 55 48
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/m186 383 15
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q[13] 381 15
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L_1_sqmuxa_0_a2 294 90
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Output_Sample_Part_2[7] 602 97
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_2 340 79
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[2] 289 76
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m231 241 60
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[1] 675 64
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/almostfulli_assert 266 30
set_location Data_Block_0/Test_Generator_0/Test_Data_5[11] 764 127
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[8] 1188 141
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIMB2D2[11] 332 63
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[19] 174 57
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/m132 415 15
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_11_0_a2[1] 446 57
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][9] 238 46
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/genblk3.sc_r5 207 51
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][9] 441 52
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte_1_sqmuxa 48 60
set_location UART_Protocol_1/UART_RX_Protocol_0/state_reg[4] 138 37
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_1[10] 292 84
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_sel.tx_4_iv_i_a2 360 60
set_location Controler_0/Command_Decoder_0/AE_CMD_Data_RNIF6TP2[12] 106 90
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[35] 121 63
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rx[1] 203 64
set_location Controler_0/REGISTERS_0/state_reg_ns_a2_0_1[0] 118 78
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_2[0] 1234 144
set_location Controler_0/Command_Decoder_0/state_reg_ns_a2[3] 149 60
set_location Controler_0/gpio_controler_0/Outputs_6_1_0[10] 89 90
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[29] 288 73
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI8I7C1[3] 355 54
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[9] 1128 184
set_location Data_Block_0/Test_Generator_0/Test_Data_7[11] 560 136
set_location Controler_0/ADI_SPI_1/tx_data_buffer_0_sqmuxa_1_i_o2 121 81
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER[8] 169 91
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[33] 101 48
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[6] 403 109
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L[8] 309 91
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[18] 271 82
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[2] 479 61
set_location Data_Block_0/Communication_Builder_0/Event_Start_ADDR_Buffer[13] 1377 217
set_location Controler_0/ADI_SPI_1/rx_data_buffer[1] 131 82
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNI6KOC1[0] 215 63
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[7] 234 45
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[10] 515 115
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[0] 1081 172
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_50[1] 136 87
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[37] 128 63
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/wptr_gray_3[0] 242 30
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1[37] 148 27
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_RNO[7] 260 75
set_location Controler_0/ADI_SPI_1/tx_data_buffer_Z[6] 201 76
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[24] 93 70
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned[8] 1364 211
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[1] 1094 145
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[25] 1619 153
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[13] 89 55
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][3] 458 55
set_location Controler_0/Command_Decoder_0/Not_Decode_Value_RNO_0 165 69
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[15] 84 84
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[19] 315 60
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m65 280 63
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/fwft_Q_r_Z[0] 997 280
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_update_dout_1 984 126
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[28] 282 85
set_location UART_Protocol_1/UART_TX_Protocol_0/UART_TX_Data_0_iv_0[3] 375 63
set_location Controler_0/gpio_controler_0/read_data_frame_8_1[9] 163 87
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/m81 361 24
set_location Controler_0/Answer_Encoder_0/cmd_ID_RNISIVG[4] 184 84
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[21] 164 37
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_2[0] 421 105
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[2] 247 46
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[38] 162 34
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0_6 225 30
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING[0] 126 88
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask[2] 72 88
set_location Controler_0/gpio_controler_0/read_data_frame_8_3[7] 118 87
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout[24] 287 49
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_6_0_a2[9] 679 75
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[2] 1222 145
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[7] 1071 169
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][7] 251 43
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[3] 677 64
set_location Controler_0/SPI_LMX_0/SPI_interface_0/rx_data_frame[7] 195 88
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_50[14] 114 96
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/un1_afull_r_1_sqmuxa_i_0 1089 156
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_RNO_0[6] 264 72
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[13] 169 73
set_location Data_Block_0/Communication_Builder_0/Frame_Counter_Reset_N_i_a2 1179 126
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[15] 177 73
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_clock_int 283 79
set_location Controler_0/gpio_controler_0/read_data_frame_8_0[9] 128 90
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r 1166 118
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[9] 375 54
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[39] 72 55
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memraddr_r[3] 609 64
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/fwft_Q_r_Z[11] 1249 169
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Input_Data_2_1[5] 553 124
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer_Unsigned[18] 1230 172
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO[0] 1227 141
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer_Unsigned[12] 1224 172
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[1] 256 34
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[1] 1323 187
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNISH2D2[13] 330 63
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[0] 1321 186
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[2] 87 37
set_location Controler_0/gpio_controler_0/Rising_Edge_Detector.8.un42_inputs 130 96
set_location USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data[1] 302 45
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un21_read_signal_0_a2_0_0 253 84
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[2] 879 151
set_location Data_Block_0/Communication_Builder_0/Event_Number_Buffer[1] 1182 175
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_1_0_a2[0] 241 45
set_location UART_Protocol_1/UART_TX_Protocol_0/state_reg[12] 392 70
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[23] 331 69
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][7] 442 52
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO[0] 388 105
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.op_gt.un1_finite_event_counterlto31_i_a2_19 268 84
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_s1_0_a4 190 48
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[11] 268 69
set_location Controler_0/Command_Decoder_0/cmd_CDb 90 64
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[11] 1035 211
set_location UART_Protocol_1/UART_TX_Protocol_0/state_reg[5] 385 64
set_location Controler_0/ADI_SPI_0/rx_data_frame[7] 163 82
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[26] 2187 309
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[17] 174 73
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rx[4] 198 64
set_location Controler_0/ADI_SPI_0/addr_counter[23] 240 88
set_location Controler_0/Answer_Encoder_0/periph_data_9[15] 201 87
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[3] 41 49
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m225 279 63
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[3] 386 52
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer[1] 1244 175
set_location Controler_0/Command_Decoder_0/un1_decode_vector12_1_o4 162 69
set_location UART_Protocol_1/UART_RX_Protocol_0/Detect_state_reg[0] 150 37
set_location Controler_0/Answer_Encoder_0/periph_data_8_i_m2_2[12] 191 72
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1[9] 1128 183
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Input_Data_1_0[4] 605 97
set_location Data_Block_0/Communication_Builder_0/Read_Sample_3[4] 1553 118
set_location Controler_0/Reset_Controler_0/EXT_HMC_Reset_N 179 63
set_location Controler_0/ADI_SPI_1/data_counter[8] 189 82
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_1_9_0_a2[0] 464 54
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[2] 1167 151
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r[3] 1196 139
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[4] 862 151
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[55] 1556 207
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/RE_d1 982 139
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer[11] 1242 175
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[19] 346 19
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[11] 71 79
set_location UART_Protocol_1/mko_0/op_gt.mko_out2lto25_i_a2_0_a2_18 136 69
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[7] 1199 151
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rx[0] 197 64
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L[0] 267 85
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_13 338 82
set_location Data_Block_0/Test_Generator_0/Test_Data_7[5] 554 136
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memraddr_r[8] 165 10
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[20] 91 76
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[4] 499 64
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/fifo_valid 240 58
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[4] 1199 136
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r[17] 147 55
set_location Controler_0/SPI_LMX_0/SPI_interface_0/rx_data_frame[8] 188 88
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[36] 131 61
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[2] 329 31
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[36] 160 49
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[0] 145 16
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/wptr_bin_sync2[0] 236 31
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z[7] 281 52
set_location Controler_0/gpio_controler_0/TMP_OR_Counter_Input[6] 75 97
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIO9D61[29] 291 60
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[7] 1142 118
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[5] 86 49
set_location UART_Protocol_1/UART_RX_Protocol_0/counter[12] 180 37
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[1] 1136 118
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[6] 439 106
set_location USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data[5] 305 48
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[6] 175 64
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[37] 100 55
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_count[1] 37 64
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Output_Sample_Part_2[5] 486 97
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr_gray[5] 330 28
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[4] 233 52
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[7] 515 58
set_location Controler_0/ADI_SPI_1/data_counter[31] 212 82
set_location Controler_0/ADI_SPI_0/data_counter[9] 214 91
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_1[13] 228 75
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask[14] 65 91
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[11] 840 160
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[7] 48 46
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[2] 236 49
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RE_d1 346 70
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M[9] 274 85
set_location Controler_0/ADI_SPI_1/rx_data_frame[1] 159 82
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[0] 481 61
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[10] 1126 142
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[1] 98 52
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[13] 127 28
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIPE2D2[12] 356 60
set_location Controler_0/ADI_SPI_1/data_counter[29] 210 82
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[1] 445 64
set_location UART_Protocol_1/UART_RX_Protocol_0/Diag_Valid_0_i_a2_7 133 36
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[41] 1346 180
set_location Controler_0/ADI_SPI_0/un1_state_reg_11_i_0 139 81
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[32] 313 288
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Input_Data_2_1[10] 85 97
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[3] 253 42
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/empty_top_fwft_r 272 55
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Input_Data_2_1[3] 794 145
set_location UART_Protocol_0/UART_TX_Protocol_0/Last_Byte_0_sqmuxa 343 75
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[9] 306 72
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer[0] 1242 181
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Size[18] 1264 171
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[23] 79 57
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Output_Sample_Part_2[10] 84 97
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[1] 1233 186
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L[12] 324 91
set_location UART_Protocol_1/UART_TX_Protocol_0/state_reg_ns_0_a2_0_5[0] 392 63
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr[8] 332 25
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/fwft_Q_r_Z[6] 1290 211
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[17] 89 85
set_location USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[22] 168 9
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[8] 1298 186
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_0_a2[5] 294 75
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[23] 254 64
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNICTC61[23] 335 54
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[20] 152 28
set_location Controler_0/gpio_controler_0/Outputs_6_1_0[11] 140 90
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.wptr[9] 274 28
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[5] 146 46
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_2[0] 1228 141
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte[3] 164 46
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[1] 1032 211
set_location Controler_0/gpio_controler_0/read_data_frame_8_0_i_m2[4] 111 87
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0_6 491 63
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[21] 99 78
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs_1[12] 61 90
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/rx_data_frame[15] 203 70
set_location Controler_0/ADI_SPI_1/un1_tx_data_buffer[5] 199 75
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[18] 92 76
set_location Controler_0/ADI_SPI_0/data_counter[3] 208 91
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[31] 269 58
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.wptr_gray[9] 680 76
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte[5] 47 55
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr[0] 239 34
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[6] 307 124
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[10] 815 88
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1_i_m2[12] 160 27
set_location Controler_0/gpio_controler_0/Rising_Edge_Detector.12.un62_inputs 113 96
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[9] 1078 160
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[11] 694 73
set_location UART_Protocol_0/UART_RX_Protocol_0/state_reg_RNO[11] 34 45
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[8] 324 88
set_location Controler_0/Communication_CMD_MUX_0/un2_communication_req 133 57
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/fwft_Q_r_Z[2] 1320 208
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[23] 134 28
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[10] 91 54
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[1] 228 49
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[4] 50 48
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[27] 343 88
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[7] 138 34
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_RNO_0[1] 254 75
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[43] 2262 150
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv[14] 265 78
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[10] 1279 190
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[9] 140 46
set_location Controler_0/Command_Decoder_0/counter[5] 89 61
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[13] 1220 193
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[9] 1100 181
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER[7] 168 91
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Last_TRG_Detect_Vector[7] 359 97
set_location Controler_0/ADI_SPI_1/tx_data_buffer_Z[5] 199 76
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[13] 1082 160
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[7] 269 36
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO_1 189 57
set_location UART_Protocol_0/UART_RX_Protocol_0/Decode_data[12] 22 61
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[30] 376 16
set_location Controler_0/Command_Decoder_0/state_reg_ns_a2[1] 155 60
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z[22] 329 46
set_location Controler_0/ADI_SPI_0/data_counter[7] 212 91
set_location Controler_0/Answer_Encoder_0/periph_data_i_m2[19] 192 69
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1_i_m2[0] 159 27
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI8U2D2[17] 252 60
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[25] 278 82
set_location USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data[16] 330 48
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[38] 327 60
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[6] 394 61
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[27] 322 73
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m16_1_1 38 63
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto14 388 123
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[11] 72 78
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/genblk1.RXRDY5 187 48
set_location UART_Protocol_0/UART_RX_Protocol_0/Decode_data[1] 19 55
set_location UART_Protocol_0/UART_RX_Protocol_0/counter[18] 114 73
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[6] 333 28
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI91QG 1190 150
set_location Controler_0/gpio_controler_0/CLEAR_REG_INPUTs_RISING_COUNTER_2_0_0_a2_1 137 84
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[4] 1062 180
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNII3D61[26] 339 54
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][0] 339 25
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][9] 675 76
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[9] 1131 183
set_location Controler_0/ADI_SPI_1/assert_data_3_0_a2 128 78
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[17] 194 70
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_1[0] 248 84
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rx[14] 188 70
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[10] 285 75
set_location USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data[15] 307 45
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r[18] 269 46
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[9] 514 61
set_location Controler_0/Command_Decoder_0/counter[4] 88 61
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[10] 1145 118
set_location Data_Block_0/Test_Generator_0/Test_Data_2[4] 613 100
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[4] 1777 360
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[24] 284 55
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer[14] 1246 175
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[4] 785 151
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/genblk1.RXRDY 43 61
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][1] 46 49
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte[7] 159 46
set_location Controler_0/ADI_SPI_1/counter[1] 115 82
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[8] 388 52
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[13] 302 82
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[31] 111 54
set_location UART_Protocol_0/UART_RX_Protocol_0/state_reg_ns_a4[7] 44 51
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[56] 1426 69
set_location USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data[26] 308 48
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNISINC1 1100 159
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi 352 123
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER[10] 171 91
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout[25] 242 49
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/m32_fast 416 15
set_location Controler_0/gpio_controler_0/read_data_frame_RNO[0] 161 87
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[19] 379 58
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_2[4] 315 84
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[25] 341 88
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[11] 925 142
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[15] 78 81
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/re_pulse 201 57
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[0] 381 61
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/fwft_Q_r_Z[0] 1207 208
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[16] 260 64
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[3] 290 54
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/tx_hold_reg[2] 382 64
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[17] 832 336
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[1] 186 75
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[7] 423 52
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Input_Data_1_0[5] 793 133
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[13] 342 25
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[5] 234 51
set_location USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data[25] 304 48
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[5] 510 61
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[2] 39 46
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[5] 1172 118
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_RNO[0] 71 54
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[3] 967 97
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[0] 395 52
set_location UART_Protocol_1/UART_RX_Protocol_0/Diag_Valid_0_i_a2_4 140 36
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4[28] 140 33
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[17] 86 75
set_location Controler_0/ADI_SPI_0/addr_counter[2] 219 88
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Output_Sample_Part_2[3] 557 133
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr_gray[6] 665 76
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[15] 409 58
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[10] 171 42
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[12] 281 70
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame[12] 333 85
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_lcry_RNO_0 151 51
set_location UART_Protocol_1/UART_RX_Protocol_0/FaultCounter_Elapsed 202 37
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Input_Data_1_0[1] 800 133
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_4_i_o2[8] 50 45
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Start_ADDR_1[17] 1333 210
set_location Controler_0/SPI_LMX_0_0/spi_master_0/INT_sclk 156 76
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[10] 383 124
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[9] 73 79
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un25_read_signal_0_a2_0 229 81
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][3] 268 31
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[42] 2364 126
set_location UART_Protocol_0/UART_RX_Protocol_0/counter[23] 119 73
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memraddr_r[7] 613 64
set_location Data_Block_0/Communication_Builder_0/Packet_Counter[21] 1197 172
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi 1189 150
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[4] 374 61
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[5] 1140 118
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_2[6] 217 72
set_location Controler_0/Reset_Controler_0/PULSE_LENGTH[6] 225 73
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[20] 320 54
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/REN_d1 261 58
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[6] 1213 193
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m12 314 57
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[16] 175 72
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[7] 1202 136
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[1] 117 84
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[0] 90 58
set_location Data_Block_0/FIFOs_Reader_0/Event_Number_Counter[19] 1231 202
set_location UART_Protocol_0/UART_TX_Protocol_0/Part_TX_Data[0] 345 76
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[7] 681 64
set_location Controler_0/gpio_controler_0/Rising_Edge_Detector.5.un27_inputs 79 90
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs[8] 78 97
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[20] 281 73
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[29] 87 46
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/update_dout 485 69
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[30] 101 58
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[20] 75 51
set_location Controler_0/ADI_SPI_1/data_counter[19] 200 82
set_location USB_3_Protocol_0/Communication_TX_Arbiter2_0/state_reg_Z[5] 329 52
set_location USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data[20] 305 45
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[30] 106 57
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[8] 358 31
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1[39] 158 27
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[29] 289 52
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[5] 1170 151
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[5] 1303 187
set_location Controler_0/gpio_controler_0/read_data_frame[12] 146 91
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[17] 386 54
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m35_i_a2_18 231 84
set_location Controler_0/Command_Decoder_0/AE_CMD_Data_RNIN92P2[7] 101 96
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING[3] 77 88
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r[38] 154 52
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer[11] 187 70
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.empty_r 367 25
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[33] 317 234
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[39] 359 61
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[7] 1297 189
set_location Data_Block_0/Communication_Builder_0/Event_Number_Buffer[17] 1196 175
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L[1] 283 97
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[25] 69 51
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask_1_sqmuxa_3 101 84
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[0] 309 54
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER[1] 112 91
set_location UART_Protocol_0/UART_RX_Protocol_0/state_reg_RNO[2] 24 51
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[22] 40 57
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout[23] 298 49
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[14] 195 70
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[27] 243 64
set_location Controler_0/ADI_SPI_0/sdio_cl_2_i_a2_0_0 143 81
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r 988 124
set_location Data_Block_0/FIFOs_Reader_0/state_reg_ns_0[1] 1263 198
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[20] 86 84
set_location Controler_0/Command_Decoder_0/counter[18] 102 61
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_RNO[13] 255 75
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[18] 291 76
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[11] 1057 180
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][8] 51 46
set_location Controler_0/Reset_Controler_0/PULSE_EXT_Mask[3] 215 70
set_location Controler_0/ADI_SPI_1/un1_tx_data_buffer[4] 194 75
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[12] 371 28
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m35_i_a2_16 238 84
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L[1] 313 91
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI6G7C1[2] 282 57
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q[11] 324 63
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[21] 1308 192
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[0] 381 58
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m228 182 60
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNICRA61[14] 357 54
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte[6] 33 61
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_3[11] 1196 174
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/rptr_bin_sync2[6] 672 73
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[20] 138 42
set_location UART_Protocol_1/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto31_7 200 36
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/wptr_gray_3[7] 678 75
set_location UART_Protocol_0/UART_TX_Protocol_0/state_reg_ns_0[0] 325 75
set_location Data_Block_0/Test_Generator_0/Test_Data_0_1[9] 810 106
set_location Controler_0/ADI_SPI_0/rx_data_buffer[5] 135 82
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_1_i_o2[0] 426 51
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[6] 883 151
set_location Controler_0/Answer_Encoder_0/state_reg[4] 159 58
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L[10] 262 91
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout[29] 254 49
set_location UART_Protocol_1/UART_TX_Protocol_0/state_reg_ns_0_a2_0_1[0] 389 63
set_location Controler_0/Command_Decoder_0/state_reg_RNIFGUM[0] 161 57
set_location Controler_0/Command_Decoder_0/Has_Answer_2_0_i_2 85 69
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[9] 428 51
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_bit_sel[1] 321 79
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/re_pulse_d1 372 16
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[5] 334 28
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/update_middle 250 57
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_bit_cnt_4[1] 185 51
set_location Controler_0/Reset_Controler_0/PULSE_INT_Mask[5] 255 73
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[7] 346 28
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[4] 1190 141
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[15] 127 57
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/un1_sresetn_4_i_o2 227 48
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][10] 471 58
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[3] 1305 201
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/fwft_Q_r_Z[6] 999 280
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv[3] 207 69
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/make_xmit_clock.xmit_cntr_3_1.SUM[0] 178 45
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[27] 139 31
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[17] 161 34
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[1] 1082 172
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift[5] 26 61
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[9] 1326 207
set_location UART_Protocol_1/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto13 174 33
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[59] 1766 282
set_location UART_Protocol_0/UART_RX_Protocol_0/state_reg_ns_a4[8] 26 51
set_location Data_Block_0/Communication_Builder_0/fsm_timer[7] 1159 133
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Trigger_Edge_Location_i_o3_RNIFCJJ1[2] 354 96
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Input_Data_1_0[8] 672 145
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv[8] 224 75
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[8] 378 60
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned[14] 1370 211
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[17] 134 43
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[5] 805 91
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Output_Sample_Part_2[6] 285 97
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[1] 806 88
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[16] 402 55
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4[14] 264 45
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/m90 404 15
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[11] 928 142
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_fifo_rd_en 316 123
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNICM7C1[5] 306 63
set_location Controler_0/gpio_controler_0/read_data_frame_8_2_i_m2[3] 72 87
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Threshold[6] 308 85
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_5_0_a2[10] 688 72
set_location Controler_0/ADI_SPI_1/rx_data_buffer[3] 129 82
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[15] 152 34
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[8] 93 37
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_bin_sync2[7] 331 34
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets[0] 251 70
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[19] 300 64
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.wptr_gray[12] 690 73
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[3] 1151 211
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI4JA61[10] 286 57
set_location UART_Protocol_0/UART_RX_Protocol_0/nibbles_fault3_1 30 54
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[4] 1130 183
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[0] 421 55
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[2] 977 181
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[19] 174 58
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[12] 317 64
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[9] 140 51
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk3.sc_r5 140 57
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wrcnt_r[13] 338 37
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[14] 101 57
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[27] 350 61
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_top_fwft_r 356 124
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/fwft_Q_r_Z[9] 1262 145
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_shift_11[4] 41 54
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[10] 1202 166
set_location Controler_0/Reset_Controler_0/PULSE_LENGTH[11] 235 79
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[10] 70 46
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[10] 152 31
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_7_0_a2[5] 228 51
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4[0] 252 51
set_location UART_Protocol_0/UART_RX_Protocol_0/state_reg_ns_i_o2[2] 25 45
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[51] 1078 180
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[3] 66 58
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[17] 381 54
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNIATCE1[6] 168 54
set_location UART_Protocol_1/UART_RX_Protocol_0/state_reg[11] 128 37
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[4] 73 42
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[0] 113 46
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[8] 242 64
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[9] 64 43
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L[7] 287 97
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[5] 336 31
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[18] 270 70
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/tx_byte[7] 315 79
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_1[4] 240 69
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[24] 135 55
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout[11] 246 49
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr_gray[9] 338 28
set_location UART_Protocol_0/UART_RX_Protocol_0/First_Nibble_Value[0] 35 55
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[8] 158 37
set_location UART_Protocol_0/UART_TX_Protocol_0/counter_n4 338 75
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0[10] 267 72
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Address_Unsigned[17] 1374 217
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[7] 1070 169
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[2] 465 55
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[29] 241 61
set_location Controler_0/ADI_SPI_1/divider_enable_RNI29DG 124 81
set_location USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_i_m2_1[10] 326 48
set_location Controler_0/ADI_SPI_1/addr_counter[21] 179 79
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.wptr_gray[6] 655 76
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[1] 285 70
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[11] 380 54
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/fwft_Q_r_Z[11] 1351 181
set_location Controler_0/REGISTERS_0/state_reg_RNO[4] 115 78
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r[28] 254 46
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_1_i_o2[0] 480 57
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[8] 111 57
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[20] 372 61
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[23] 376 61
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[9] 373 16
set_location UART_Protocol_1/mko_0/counter[1] 109 70
set_location Controler_0/ADI_SPI_0/sdio_1_sqmuxa_0_a2 135 81
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[11] 296 118
set_location Controler_0/Reset_Controler_0/state_reg_ns_a2[4] 97 75
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_1[5] 248 75
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer_Unsigned[14] 1226 172
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[8] 465 52
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIPH5D2[21] 301 63
set_location Controler_0/Answer_Encoder_0/periph_data_9[14] 182 84
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[2] 476 61
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[5] 174 64
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[1] 277 70
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[24] 384 54
set_location Controler_0/ADI_SPI_0/data_counter[2] 207 91
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr[7] 331 25
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[20] 167 61
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[4] 120 48
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M[8] 304 91
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[7] 67 42
set_location Controler_0/gpio_controler_0/read_data_frame_8_1_i_m2[3] 151 90
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/rptr_gray_3[2] 662 69
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[0] 524 61
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[19] 90 84
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r4_0_a2 354 123
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_0[0] 177 63
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[16] 328 64
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[1] 289 63
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1[0] 258 51
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4[7] 277 48
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[4] 1079 169
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr[9] 357 34
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_RNO[12] 268 72
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[24] 139 43
set_location Controler_0/Reset_Controler_0/read_data_frame_6[0] 242 84
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[29] 74 51
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_7_0_a2[5] 254 30
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_1[11] 230 75
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI3PU82[1] 309 63
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[21] 274 82
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[5] 166 37
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_2[0] 440 150
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M[7] 300 91
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer[2] 196 64
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[19] 192 70
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M[9] 334 91
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m234 278 63
set_location USB_3_Protocol_0/Communication_TX_Arbiter2_0/state_reg_Z[4] 334 52
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIHA6D2[29] 290 60
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[14] 267 82
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[3] 76 73
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[27] 1192 342
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[7] 380 106
set_location Controler_0/Answer_Encoder_0/state_reg[2] 162 58
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_RNIUFIS[4] 77 69
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r[26] 349 49
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[10] 383 106
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING[7] 96 88
set_location Controler_0/ADI_SPI_1/counter[5] 111 82
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[2] 258 34
set_location Controler_0/ADI_SPI_1/addr_counter[14] 172 79
set_location Controler_0/Reset_Controler_0/read_data_frame[2] 206 73
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[2] 187 76
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[2] 90 42
set_location USB_3_Protocol_0/ft601_fifo_interface_0/AF_DATA_Buffer_Z[31] 367 16
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[15] 322 61
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1[0] 1157 180
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[28] 390 57
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_8_0_a2[4] 500 63
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[6] 75 82
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/rx_data_frame[7] 186 73
set_location Controler_0/Command_Decoder_0/cmd_data_RNIGJ4S2[15] 96 90
set_location Controler_0/ADI_SPI_0/state_reg[3] 153 85
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[55] 2404 234
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][6] 524 58
set_location Controler_0/Reset_Controler_0/PULSE_EXT_Mask[8] 216 76
set_location Controler_0/gpio_controler_0/read_data_frame_8_0[8] 131 90
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_10_0_a2[2] 458 54
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[32] 997 279
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_1_i_o2[0] 367 27
set_location Controler_0/ADI_SPI_0/state_reg_RNIGMLH[4] 144 84
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI5R2D2[16] 327 63
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_2[13] 331 84
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[2] 147 16
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_7 1232 192
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[4] 149 64
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout[13] 289 49
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[0] 961 124
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[5] 522 58
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[17] 300 73
set_location UART_Protocol_1/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto5_3 173 33
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIMKPL[4] 155 15
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[42] 1528 210
set_location UART_Protocol_0/UART_TX_Protocol_0/state_reg_ns_0[6] 333 78
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4[1] 278 45
set_location Data_Block_0/FIFOs_Reader_0/Event_Number_Counter_RNO[0] 1206 198
set_location Controler_0/gpio_controler_0/CLEAR_REG_RF_MASK[10] 89 91
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[16] 313 54
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.wptr[10] 683 73
set_location Data_Block_0/Communication_Builder_0/Frame_Counter_Reset_N_i_a2_1 1184 132
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO[18] 344 96
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_shift_11[0] 36 54
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[35] 79 52
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[25] 1197 100
set_location Controler_0/Answer_Encoder_0/periph_data_7_1[12] 188 84
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memraddr_r[1] 314 28
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[37] 87 42
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned[6] 1362 211
set_location UART_Protocol_1/UART_RX_Protocol_0/state_reg[9] 131 37
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[12] 182 73
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[0] 536 117
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4[5] 276 48
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_1[5] 308 90
set_location Controler_0/Command_Decoder_0/state_reg_ns_i_a2_2[0] 147 60
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[5] 222 43
set_location Controler_0/Reset_Controler_0/read_data_frame[1] 243 85
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[1] 86 37
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[13] 1178 151
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout[30] 260 49
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIE76D2[28] 342 57
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[9] 505 57
set_location Controler_0/SPI_LMX_0_0/spi_master_0/receive_transmit 162 76
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[22] 131 76
set_location Controler_0/ADI_SPI_0/wr_addr_buffer[12] 127 76
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_bit_cnt_4[0] 191 51
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[7] 292 118
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[6] 779 69
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[19] 84 52
set_location Data_Block_0/Communication_Builder_0/wait_next_state[10] 1177 130
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4[27] 277 45
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[30] 290 70
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/empty 417 61
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[5] 407 64
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO_0[18] 336 96
set_location Controler_0/Reset_Controler_0/un4_write_signal_0_a2_1 228 81
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/last_bit[0] 53 61
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[29] 150 45
set_location Controler_0/gpio_controler_0/Outputs[5] 87 91
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[9] 94 37
set_location UART_Protocol_1/UART_TX_Protocol_0/state_reg[4] 387 70
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift[6] 25 61
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[10] 295 118
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_gray_3[2] 350 24
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m16_1_1 185 45
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z[13] 329 49
set_location UART_Protocol_1/UART_RX_Protocol_0/Decode_data[24] 87 34
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[12] 297 118
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/wptr_bin_sync2[4] 260 31
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[10] 1608 213
set_location Data_Block_0/Communication_Builder_0/state_reg[6] 1182 127
set_location Controler_0/gpio_controler_0/read_data_frame_8_0_i_m2[2] 119 87
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Input_Data_1_0[7] 762 136
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[3] 376 124
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[1] 299 64
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_7_0_a2[5] 258 36
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0_5 457 60
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Output_Sample_Part_2[11] 804 106
set_location Controler_0/Reset_Controler_0/state_reg[5] 98 76
set_location Controler_0/Command_Decoder_0/AE_CMD_Data_RNIKSCN[6] 201 75
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[17] 137 55
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M[4] 303 91
set_location Controler_0/SPI_LMX_0/SPI_interface_0/rx_data_frame[15] 201 88
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_0_a2[1] 302 72
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[8] 866 151
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[19] 319 60
set_location USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[27] 175 9
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[18] 766 175
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[5] 1218 142
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r[7] 273 49
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r[7] 1307 187
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L[8] 260 91
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/wptr_gray_3[5] 253 30
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rx[8] 196 73
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_i_m2_1[31] 410 57
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer[15] 84 85
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[3] 53 42
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1[13] 127 27
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[37] 293 52
set_location Controler_0/gpio_controler_0/TMP_OR_Counter_Input[9] 81 97
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/rptr_gray_3[7] 660 72
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[18] 292 76
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER[13] 124 91
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_3[4] 1190 174
set_location UART_Protocol_0/UART_RX_Protocol_0/state_reg_ns_a4[3] 41 51
set_location UART_Protocol_0/UART_RX_Protocol_0/Decode_data[11] 20 64
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[31] 81 52
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[10] 398 60
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_gray_3[6] 342 30
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memraddr_r[2] 159 10
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[4] 931 142
set_location UART_Protocol_1/UART_TX_Protocol_0/UART_TX_Data_0_iv_0[6] 373 63
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_7_0_a2[5] 212 42
set_location UART_Protocol_1/UART_RX_Protocol_0/STX_Detect 145 37
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_4_1[23] 1195 276
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout[6] 284 49
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/emptyilto13_3_5 632 72
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_valid_RNILOT71 242 57
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[6] 354 58
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer[11] 73 85
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft_RNO 265 54
set_location Data_Block_0/Test_Generator_0/Test_Data_4[9] 822 136
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNI204F1[4] 167 9
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_10_0_a2[5] 336 30
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[25] 304 73
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[21] 405 57
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_2[3] 247 84
set_location UART_Protocol_1/UART_RX_Protocol_0/ETX_Detect_2_sqmuxa_i_a2_4 164 45
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1[27] 139 30
set_location Data_Block_0/Test_Generator_0/Test_Data_7[3] 552 136
set_location Data_Block_0/Test_Generator_0/Test_Data_1[9] 378 100
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[10] 227 43
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[1] 343 58
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[23] 136 28
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER[6] 167 91
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[9] 298 82
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_full_int_1_sqmuxa_i 56 60
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Input_Data_1_0[7] 611 97
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[4] 230 52
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[4] 209 43
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[18] 115 51
set_location I_1/U0_RGB1 577 206
set_location UART_Protocol_0/UART_TX_Protocol_0/state_reg_ns_0[4] 324 75
set_location Controler_0/Command_Decoder_0/counter[10] 94 61
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[3] 340 19
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[5] 435 145
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[1] 427 151
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Input_Data_2_1[4] 675 145
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[3] 1098 181
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0[9] 263 72
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[1] 1093 180
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO_1 274 51
set_location Controler_0/Reset_Controler_0/PULSE_LENGTH[8] 227 73
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[1] 482 61
set_location USB_3_Protocol_0/ft601_fifo_interface_0/state_reg[5] 354 16
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[28] 123 51
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[14] 302 75
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[0] 1033 211
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_11_0_a2[4] 667 75
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[25] 2049 123
set_location Controler_0/Answer_Encoder_0/periph_data_7_1[4] 185 84
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[17] 295 72
set_location Controler_0/Reset_Controler_0/Counter_INT_PULSE[14] 258 79
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[7] 175 42
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[53] 1481 33
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_RNO[5] 255 72
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/empty_RNIJK7M 323 57
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[38] 120 64
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[6] 115 64
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs[5] 82 91
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIF5V82[5] 359 57
set_location Clock_Reset_0/Synchronizer_0/Chain[0] 346 82
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[1] 466 55
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[25] 145 49
set_location UART_Protocol_1/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto31 202 36
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[0] 1269 183
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[7] 1214 193
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[3] 1170 118
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[30] 89 43
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[3] 148 64
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_shift_11[5] 172 45
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/samples[0] 37 61
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Input_Data_1_0[9] 556 133
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[6] 734 78
set_location I_1_CLK_GATING_AND2 336 81
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rx[13] 186 70
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1[5] 995 174
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Threshold[0] 323 91
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[10] 443 16
set_location Controler_0/Command_Decoder_0/state_reg_ns_a2_1_3_0[6] 152 69
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/empty 218 31
set_location UART_Protocol_1/UART_TX_Protocol_0/un1_state_reg_6_i_a2_0_a2 388 63
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Output_Sample_Part_2[9] 624 73
set_location UART_Protocol_1/UART_RX_Protocol_0/counter[17] 185 37
set_location Controler_0/Reset_Controler_0/Counter_INT_PULSE[15] 259 79
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[6] 444 55
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_sel.tx_4_iv_i_a2 303 78
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER[9] 170 91
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[6] 312 54
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Output_Sample_Part_2[7] 307 97
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr_gray[13] 650 73
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[4] 173 61
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_14 341 82
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_2[3] 293 87
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[4] 56 49
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[7] 414 58
set_location UART_Protocol_1/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto17 179 33
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[9] 1102 145
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[6] 205 42
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER[12] 173 91
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r[10] 1160 181
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[2] 75 73
set_location Controler_0/Reset_Controler_0/SYS_Main_Reset_N_0_sqmuxa_9 332 90
set_location Controler_0/gpio_controler_0/CLEAR_REG_RF_MASK[5] 92 91
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1[0] 1074 156
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L[4] 302 91
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4[37] 150 33
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout[8] 271 46
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[10] 1079 160
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_count_RNO[2] 46 63
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_3[5] 1185 174
set_location UART_Protocol_1/UART_RX_Protocol_0/Decode_data[21] 97 37
set_location USB_3_Protocol_0/ft601_fifo_interface_0/AF_DATA_Buffer_Z[11] 411 16
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[5] 246 37
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[7] 94 70
set_location Data_Block_0/Communication_Builder_0/Event_RAM_R_Address_Integer_RNO[0] 1223 183
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[25] 289 70
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs[1] 62 88
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[19] 1098 192
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][0] 274 31
set_location UART_Protocol_0/UART_TX_Protocol_0/state_reg[11] 331 76
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[1] 1070 160
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_1[1] 303 90
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[6] 183 64
set_location Controler_0/gpio_controler_0/Outputs[0] 98 91
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Size[14] 1259 171
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1[21] 254 51
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[8] 378 61
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rx[12] 185 70
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[21] 90 75
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[58] 297 225
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[25] 289 69
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[30] 130 31
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/REN_d1 316 70
set_location USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_WE_0_a2 332 51
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[10] 361 28
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[2] 111 64
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[5] 146 45
set_location Data_Block_0/Communication_Builder_0/Read_Sample_1[10] 1194 277
set_location Data_Block_0/Communication_Builder_0/next_state_0_sqmuxa 1166 132
set_location Controler_0/ADI_SPI_1/addr_counter[25] 183 79
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[14] 80 57
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[8] 1314 192
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[3] 242 46
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[6] 399 64
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[15] 95 43
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[7] 1297 190
set_location Controler_0/Command_Decoder_0/Has_Answer_2_0_i_0 90 69
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[4] 270 57
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_2[2] 1186 153
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_9_0_a2[0] 51 51
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[40] 1903 228
set_location Controler_0/ADI_SPI_1/data_counter[20] 201 82
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[29] 94 64
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[53] 1449 33
set_location Controler_0/Reset_Controler_0/REG_INT_Resets[7] 258 76
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[5] 79 42
set_location UART_Protocol_0/UART_TX_Protocol_0/counter_n3 337 75
set_location Controler_0/Answer_Encoder_0/periph_data_8_i_m2_2[10] 190 72
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][6] 649 76
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[14] 271 58
set_location UART_Protocol_0/INV_0 324 78
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[29] 117 52
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[13] 393 61
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.wptr_gray[8] 259 28
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[0] 43 49
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_4_i_o2[8] 488 57
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNO_2 182 57
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_2[8] 1422 90
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[7] 273 37
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[3] 103 42
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][1] 57 43
set_location Data_Block_0/FIFOs_Reader_0/Event_Size_Counter[9] 1257 181
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[0] 432 55
set_location UART_Protocol_1/UART_RX_Protocol_0/Decode_data[25] 74 37
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[14] 80 58
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[4] 1843 363
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[1] 196 76
set_location USB_3_Protocol_0/ft601_fifo_interface_0/state_reg[6] 352 16
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[17] 86 76
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[14] 351 124
set_location Data_Block_0/Communication_Builder_0/Event_Start_ADDR_Buffer[11] 1207 202
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO[0] 748 123
set_location UART_Protocol_1/mko_0/counter[25] 133 70
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIEVC61[24] 328 54
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[25] 95 69
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[12] 686 64
set_location Controler_0/ADI_SPI_0/tx_data_buffer[7] 145 85
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_shift_11[6] 171 45
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[51] 783 207
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[21] 90 76
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_0[0] 276 117
set_location Controler_0/gpio_controler_0/OR_counter_input.15.TMP_OR_Counter_Input_16[2] 60 87
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r 1092 145
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[39] 279 60
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[9] 1099 181
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[0] 80 78
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_13_0_a2[2] 638 75
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_0[5] 284 96
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.wptr[9] 682 73
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv[2] 269 75
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[6] 1087 172
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[30] 296 64
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[8] 388 51
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memraddr_r[12] 618 64
set_location Controler_0/SPI_LMX_0_0/spi_master_0/un1_reset_n_inv_2_0_m3_RNI5ET91 163 75
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[0] 397 109
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[7] 311 55
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[20] 1490 309
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/sc_r[6] 217 52
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[6] 1129 183
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r 1119 172
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[27] 85 63
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][9] 243 43
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[3] 136 64
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[0] 302 37
set_location Controler_0/gpio_controler_0/read_data_frame_8[12] 146 90
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/REN_d1_RNINAKE 521 114
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/emptyi_fwftlto10_8 61 48
set_location UART_Protocol_0/UART_RX_Protocol_0/Decode_data[6] 20 61
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[10] 111 55
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1[11] 240 48
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m35_i_a2_14 249 87
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER[9] 120 91
set_location Controler_0/Reset_Controler_0/state_reg[4] 102 76
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[8] 430 52
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_full_int 183 52
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Number[0] 1202 198
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/txrdy_int 301 79
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift[4] 168 46
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[29] 288 72
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r[36] 150 52
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r[31] 352 55
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][10] 233 43
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[18] 109 43
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_RNO_0[10] 274 72
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[7] 112 85
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[11] 107 43
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Input_Data_1_0[4] 802 136
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][4] 262 37
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIATE61[31] 341 57
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs_1[2] 81 87
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[19] 306 69
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[5] 462 52
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_4_1[22] 1194 276
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_0_a2[0] 643 75
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[5] 445 55
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memraddr_r[3] 160 10
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[21] 108 57
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER[5] 166 91
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[3] 373 61
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4[35] 141 27
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[15] 86 43
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[19] 290 64
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_valid 799 151
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_1[15] 212 72
set_location Controler_0/ADI_SPI_0/wr_addr_buffer[13] 123 76
set_location Controler_0/ADI_SPI_0/addr_counter[24] 241 88
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Input_Data_2_1[0] 161 115
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.wptr[8] 273 28
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO[0] 66 78
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/wptr_gray_3[6] 258 30
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[56] 1418 90
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un17_read_signal_0_a2 295 84
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIG3F61[34] 351 60
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk17.u_corefifo_fwft/dout[1] 1097 157
set_location Controler_0/ADI_SPI_0/tx_data_buffer[6] 152 85
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr_gray[8] 336 28
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15 332 79
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer_0_sqmuxa_i_0 148 75
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4[26] 163 33
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_0_a2[0] 355 24
set_location Controler_0/Reset_Controler_0/Counter_INT_PULSE[9] 253 79
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m71 300 60
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[2] 1083 172
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[11] 685 64
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1[5] 905 174
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/fwft_Q_r_Z[10] 1614 214
set_location Clock_Reset_0/PF_OSC_C0_0/PF_OSC_C0_0/I_OSC_160_INT/U0_RGB1 576 12
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_0_a2[0] 50 51
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q[23] 334 63
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Output_Sample_Part_2[10] 553 133
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[23] 333 64
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][2] 457 55
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_RGB1_RGB1 580 259
set_location Controler_0/Command_Decoder_0/Not_Decode_Value_RNO_1 161 69
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[2] 1306 190
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[34] 130 64
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[34] 177 58
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[9] 886 151
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memraddr_r[11] 617 64
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[32] 113 54
set_location Controler_0/gpio_controler_0/un13_write_signal_1115_tz 142 84
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1[11] 1219 168
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[7] 422 51
set_location Controler_0/ADI_SPI_1/un1_reset_n_inv_2_i_0 126 78
set_location Controler_0/Command_Decoder_0/Has_Answer_2_0dflt 86 69
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[1] 38 46
set_location UART_Protocol_0/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto31_5 129 72
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/INVBLKX1[0] 1459 189
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[26] 151 46
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[4] 509 115
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO_2 185 57
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Input_Data_2_1[10] 824 133
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4[39] 162 36
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[20] 149 45
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_RGB1 1744 286
set_location UART_Protocol_1/UART_TX_Protocol_0/un1_state_reg_3_i_a2_0_a2 391 69
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_bit_sel[0] 317 79
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[8] 395 58
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/fifo_valid 1136 145
set_location Controler_0/gpio_controler_0/Outputs[10] 91 91
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[3] 386 57
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer[2] 116 85
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[2] 102 55
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_3[15] 1188 174
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[26] 143 43
set_location UART_Protocol_1/UART_TX_Protocol_0/Part_TX_Data[2] 418 64
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/fwft_Q_r_Z[8] 1286 211
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[3] 978 180
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[9] 75 85
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[9] 838 160
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.wptr_gray[3] 265 31
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[8] 242 63
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[28] 380 61
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame[5] 308 88
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[20] 143 54
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[15] 76 82
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r[5] 1301 187
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un15_read_signal_0_a2 294 87
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[32] 111 43
set_location Controler_0/SPI_LMX_0/spi_master_0/state[1] 105 79
set_location Controler_0/Command_Decoder_0/decode_vector_RNIGL9C[5] 160 72
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[10] 1130 172
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Output_Sample_Part_2[6] 681 145
set_location Controler_0/gpio_controler_0/Outputs[1] 97 97
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[4] 1139 118
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[5] 344 19
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/emptyi 1085 153
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1[4] 928 138
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[6] 126 54
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[13] 283 69
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1 579 366
set_location Controler_0/Answer_Encoder_0/periph_data_0[1] 159 81
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[17] 744 333
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[35] 276 61
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/REN_d1_RNIA64H 1215 144
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[3] 309 70
set_location USB_3_Protocol_0/ft601_fifo_interface_0/AF_DATA_Buffer_Z[21] 368 16
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Input_Data_1_0[4] 306 97
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4_i_m2[7] 138 33
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[14] 131 57
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_bin_sync2_RNIQ55L8[3] 357 24
set_location UART_Protocol_0/UART_RX_Protocol_0/state_reg_ns_i_0[1] 32 45
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[2] 112 37
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr[12] 360 34
set_location Controler_0/gpio_controler_0/read_data_frame_8_3[6] 121 87
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[31] 146 31
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[17] 380 16
set_location Controler_0/gpio_controler_0/TMP_OR_Counter_Input[13] 67 91
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_gray_3[12] 366 30
set_location USB_3_Protocol_0/Communication_TX_Arbiter2_0/state_reg_Z[2] 335 52
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[26] 163 34
set_location Controler_0/ADI_SPI_1/data_counter[10] 191 82
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[0] 293 58
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNILBV82[7] 346 60
set_location UART_Protocol_0/UART_TX_Protocol_0/state_reg_RNO[9] 334 75
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[16] 104 46
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/stop_strobe_1_sqmuxa_0_a4 38 60
set_location Controler_0/gpio_controler_0/read_data_frame_8_5[15] 150 90
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer[19] 90 85
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte[6] 161 46
set_location UART_Protocol_1/UART_RX_Protocol_0/nibbles_fault3_0 150 42
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/emptyi_9 1102 153
set_location Data_Block_0/Test_Generator_0/Test_Data_7[9] 558 136
set_location Data_Block_0/Test_Generator_0/Test_Data_1[3] 372 100
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[30] 346 88
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[1] 1251 186
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[3] 1077 169
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[15] 78 58
set_location USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_i_m2_1[30] 332 48
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_2[0] 1099 102
set_location Controler_0/Answer_Encoder_0/periph_data_8_i_m2_2[1] 188 63
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[1] 422 55
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/almostfulli_assert_i_0_o4 494 57
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[10] 64 79
set_location Controler_0/gpio_controler_0/Outputs_6[8] 86 90
set_location UART_Protocol_1/mko_0/op_gt.mko_out2lto25_i_a2_0_a2_15 102 69
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1[29] 120 27
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Order_Unsigned[13] 1225 175
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_1[8] 239 75
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[6] 290 79
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv[14] 329 81
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[8] 381 124
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/REN_d1 102 46
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO[17] 321 96
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[39] 127 63
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[5] 342 124
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/fifo_valid_RNILG241_0 244 57
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_9 337 79
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][4] 215 43
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1_i_m2[6] 150 30
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[31] 172 57
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m2_i_o2 120 78
set_location Controler_0/Reset_Controler_0/read_data_frame[12] 247 73
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sresetn_4_i_0_0 419 108
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[5] 443 61
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[52] 1559 117
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_2[9] 1255 108
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_RNO[4] 274 78
set_location Controler_0/Answer_Encoder_0/periph_data_3[6] 198 87
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Size[4] 1245 180
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[0] 110 57
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[8] 506 58
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[10] 312 37
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Input_Data_2_1[4] 610 97
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Input_Data_2_1[3] 560 133
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/REN_d1 242 52
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[36] 133 45
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.wptr[4] 677 73
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0[2] 227 75
set_location UART_Protocol_1/mko_0/counter[4] 112 70
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[16] 132 28
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[28] 118 52
set_location Controler_0/Command_Decoder_0/decode_vector[4] 151 70
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[28] 142 31
set_location Controler_0/gpio_controler_0/CLEAR_REG_INPUTs_FALLING_RNO 98 84
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[31] 110 55
set_location Controler_0/Answer_Encoder_0/periph_data_1[4] 189 84
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[4] 1074 169
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[18] 113 51
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[7] 380 124
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/state_reg_ns_0[0] 147 78
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L[11] 307 91
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer_Unsigned[6] 1218 172
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/re_pulse_d1 347 70
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[14] 295 54
set_location Controler_0/gpio_controler_0/read_data_frame_8_0_i_m2[1] 109 90
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_4[10] 301 90
set_location UART_Protocol_1/UART_TX_Protocol_0/Part_TX_Data[6] 408 64
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[5] 88 49
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[6] 967 124
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[43] 1191 201
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[4] 138 45
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[23] 93 49
set_location Controler_0/ADI_SPI_1/addr_counter[19] 177 79
set_location UART_Protocol_1/UART_TX_Protocol_0/state_reg[9] 394 64
set_location Controler_0/Answer_Encoder_0/cmd_ID_RNIAT661[4] 158 60
set_location Controler_0/Command_Decoder_0/cmd_data_RNIUHD81[15] 135 75
set_location Data_Block_0/Test_Generator_0/Test_Data_6[6] 795 136
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m105 289 54
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_0_a2[0] 452 57
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[3] 288 58
set_location Controler_0/Command_Decoder_0/FaultCounter_Reset_N_i_a2_1 166 63
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rcv_cnt.receive_count_3_i_a4[0] 183 45
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[35] 171 57
set_location Controler_0/SPI_LMX_0_0/spi_master_0/state[1] 167 76
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/empty 1183 154
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[26] 403 60
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[0] 95 58
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/Q[21] 116 57
set_location Controler_0/Reset_Controler_0/PULSE_EXT_Mask[6] 204 70
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs_1[14] 62 90
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0_6 196 48
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[39] 103 48
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[38] 141 43
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state_RNIBL361[2] 370 60
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_10 344 82
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER[14] 125 91
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[25] 2046 99
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[12] 277 84
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[32] 119 43
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_2[0] 819 87
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[2] 963 124
set_location Controler_0/ADI_SPI_1/rx_data_frame[2] 158 82
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[33] 294 58
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[37] 156 48
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[6] 956 144
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_count_RNO[2] 187 45
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1[3] 984 174
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[20] 403 58
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[9] 247 43
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[20] 1179 100
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[22] 396 64
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[9] 301 72
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1[5] 1242 183
set_location Controler_0/Reset_Controler_0/state_reg[3] 104 76
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[2] 352 58
set_location UART_Protocol_1/UART_RX_Protocol_0/counter[16] 184 37
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[15] 149 28
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Threshold[2] 319 91
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1[11] 1190 138
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[13] 890 151
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memraddr_r[4] 317 28
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_10_7_0_a2[5] 654 75
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[4] 121 49
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Internal_Enable_Reset_0_sqmuxa 286 87
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/stop_strobe 38 61
set_location Controler_0/gpio_controler_0/un3_write_signal_RNIDQ4U1 140 84
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[2] 318 88
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[8] 157 28
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][5] 667 76
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m88 297 54
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M[8] 280 97
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/un4_update_dout_1_0 413 60
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer[23] 107 79
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[11] 173 75
set_location Controler_0/ADI_SPI_1/un1_tx_data_buffer[2] 192 75
set_location Controler_0/ADI_SPI_0/data_counter[1] 206 91
set_location Controler_0/gpio_controler_0/Outputs_6[13] 94 90
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft_RNO 1108 159
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO[0] 820 87
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[39] 1372 219
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[5] 440 61
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/Q[23] 109 48
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q[29] 328 45
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[39] 333 60
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][2] 472 61
set_location Controler_0/Command_Decoder_0/AE_CMD_Data_RNIR5U01[12] 137 72
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[12] 976 97
set_location Controler_0/SPI_LMX_0/spi_master_0/busy_5_0_0_m2_0_a2 98 78
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING[2] 76 88
set_location UART_Protocol_1/UART_TX_Protocol_0/un1_state_reg_4_i_a2_0_a2 387 63
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNI70JS[9] 327 99
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[30] 405 60
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Start_ADDR_1[4] 1200 201
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Input_Data_2_1[11] 815 106
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r[0] 257 52
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][2] 237 49
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r[6] 264 49
set_location Controler_0/ADI_SPI_0/un1_wr_addr_buffer[1] 136 72
set_location Data_Block_0/FIFOs_Reader_0/Event_Number_Counter[18] 1230 202
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m165 256 57
set_location Controler_0/Command_Decoder_0/Not_Decode_Value 167 70
set_location USB_3_Protocol_0/ft601_fifo_interface_0/AF_DATA_Buffer_Z[14] 450 16
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/empty_RNIM83S1 313 57
set_location Controler_0/Answer_Encoder_0/periph_data_8_2[13] 199 69
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[4] 67 61
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[19] 158 73
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_valid 269 55
set_location UART_Protocol_0/UART_RX_Protocol_0/counter[14] 110 73
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m74_i_o2 194 78
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_8 345 79
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1[3] 1218 168
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/fwft_Q_r_Z[10] 1529 211
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[9] 289 58
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[30] 296 69
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[2] 1184 100
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_RNO[15] 258 72
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[1] 316 100
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[4] 372 57
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv[13] 335 84
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[1] 37 48
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Input_Data_2_1[5] 825 136
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[10] 443 55
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m35_i_a2_17 229 84
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[8] 1423 234
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[10] 979 180
set_location Communication_Switch_0/DataFifo_RD_u 346 69
set_location UART_Protocol_1/UART_TX_Protocol_0/state_reg[2] 390 70
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4[21] 260 51
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Order_Unsigned[10] 1222 175
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv[7] 247 69
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[8] 1445 234
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[9] 1298 190
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Input_Data_1_0[5] 555 133
set_location Controler_0/Reset_Controler_0/read_data_frame[11] 235 76
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[10] 999 124
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[0] 491 70
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4[22] 145 33
set_location UART_Protocol_0/UART_RX_Protocol_0/Detect_state_reg_ns_1_0_.m11_0_a2_0_3 31 45
set_location UART_Protocol_1/UART_TX_Protocol_0/state_reg[7] 389 64
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_RNO[11] 272 75
set_location Controler_0/ADI_SPI_0/un1_wr_addr_buffer[2] 135 72
set_location Controler_0/SPI_LMX_0/spi_master_0/rxBuffer[14] 176 88
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[6] 175 52
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[6] 1135 184
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[10] 169 75
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr[11] 647 70
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_ADDR_GEN_Reset_N_0_a2 1197 132
set_location Controler_0/Reset_Controler_0/CLEAR_PULSE_EXT 205 76
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[7] 65 43
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv[9] 261 72
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[2] 1369 219
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m67_e_17 216 84
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[33] 104 48
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_2[0] 960 96
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_update_dout 1189 141
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[0] 47 49
set_location Controler_0/Answer_Encoder_0/state_reg_RNI7G7S[0] 158 57
set_location Controler_0/ADI_SPI_0/data_counter[6] 211 91
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[4] 993 124
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer[1] 195 64
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[9] 73 78
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[6] 1257 186
set_location Controler_0/gpio_controler_0/read_data_frame_8_3[11] 137 87
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[17] 290 73
set_location UART_Protocol_1/UART_RX_Protocol_0/Detect_state_reg_ns_1_0_.m11_0 150 36
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RE_d1 157 31
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[23] 276 82
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_bin_sync2[8] 348 31
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[6] 1099 145
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[6] 151 31
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[1] 1272 190
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI8RE61[30] 331 54
set_location USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[3] 170 3
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/fwft_Q_r_Z[8] 1253 169
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[3] 289 55
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[1] 252 34
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIK7F61[36] 296 60
set_location UART_Protocol_1/UART_TX_Protocol_0/state_reg[8] 393 64
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/make_xmit_clock.xmit_cntr_3_1.SUM[2] 169 45
set_location Controler_0/Reset_Controler_0/PULSE_EXT_Mask[13] 249 76
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[22] 84 76
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[1] 186 76
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs_1[4] 97 87
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[3] 454 58
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr[5] 329 25
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer_Unsigned[7] 1219 172
set_location Data_Block_0/Test_Generator_0/Test_Data_0_1[4] 805 106
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Output_Sample_Part_2[5] 621 97
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r[33] 150 55
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_count[3] 181 46
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_1[5] 242 72
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Order_Unsigned[16] 1228 175
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/empty_RNO 417 60
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[4] 1171 118
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[7] 306 55
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[30] 307 60
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_i_m2[31] 326 72
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[3] 124 31
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[1] 398 109
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame[11] 301 88
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[11] 268 70
set_location Controler_0/Answer_Encoder_0/state_reg_ns[2] 162 57
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/re_set 419 61
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[7] 139 51
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[21] 404 57
set_location Controler_0/Communication_CMD_MUX_0/Communication_vote_vector[0] 139 58
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[4] 210 42
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[26] 88 70
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_fifo_rd_en 1256 186
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[16] 81 55
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[17] 88 52
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Input_Data_1_0[10] 823 133
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[20] 1179 99
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[38] 94 52
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIVBR51 414 108
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[21] 405 58
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_50[11] 143 87
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[12] 278 69
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv[0] 273 78
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[14] 389 61
set_location UART_Protocol_1/Communication_TX_Arbiter2_0/state_reg_Z[1] 360 55
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1_i_m2[33] 133 27
set_location Controler_0/gpio_controler_0/Outputs[2] 99 97
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[0] 1220 145
set_location Controler_0/gpio_controler_0/Inputs_Last[13] 92 88
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_50[4] 112 87
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/re_set_RNO 419 60
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[5] 258 82
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/REN_d1 520 115
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[20] 265 70
set_location Data_Block_0/FIFOs_Reader_0/Event_Size_Counter[5] 1253 181
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[13] 381 16
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[0] 267 69
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/REN_d1_RNIPM6E 1132 141
set_location UART_Protocol_0/UART_RX_Protocol_0/Decode_data[26] 12 61
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[8] 935 142
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[32] 63 52
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[8] 1421 234
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[11] 378 55
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.empty_r9 625 72
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[13] 842 160
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[7] 865 151
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z[6] 296 46
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[0] 1192 166
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][4] 344 31
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[7] 199 43
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[9] 1302 186
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L[13] 325 91
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/REN_d1 1135 172
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1_i_m2[34] 147 30
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[2] 1274 189
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/fwft_Q_r_Z[2] 1004 280
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[7] 236 61
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_5_0_a2[7] 55 45
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[1] 125 49
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_10_0_a2[2] 523 60
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[8] 885 151
set_location Data_Block_0/Test_Generator_0/Test_Data_1[5] 374 100
set_location Controler_0/gpio_controler_0/Outputs[6] 85 91
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[6] 91 37
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_0[4] 278 96
set_location Controler_0/Command_Decoder_0/AE_CMD_Data_RNI3U7O3[7] 96 96
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1[3] 904 174
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[0] 160 37
set_location UART_Protocol_0/UART_RX_Protocol_0/Second_Nibble_Complementary[2] 29 55
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_4[2] 1180 153
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memraddr_r[9] 615 64
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[19] 377 60
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_valid 1187 154
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][8] 266 37
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[5] 78 46
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask[12] 77 91
set_location UART_Protocol_0/UART_RX_Protocol_0/counter[19] 115 73
set_location Controler_0/Communication_ANW_MUX_0/communication_vote_vector7 170 57
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[36] 249 64
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer[5] 110 85
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[17] 164 49
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/m159 445 15
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[10] 413 54
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[9] 683 64
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[8] 54 45
set_location Controler_0/ADI_SPI_1/wr_addr_buffer[12] 130 76
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_lcry_RNO 159 48
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[7] 434 16
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[20] 165 34
set_location Controler_0/ADI_SPI_0/rx_data_buffer[7] 166 82
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memraddr_r[8] 321 28
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r[2] 1220 169
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[3] 445 57
set_location Data_Block_0/Communication_Builder_0/state_reg[8] 1183 127
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI7SIN 1211 135
set_location Controler_0/ADI_SPI_1/addr_counter[28] 186 79
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[11] 66 60
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_1_sqmuxa_1_i 250 81
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIME5D2[20] 277 57
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_gray_3[9] 350 30
set_location Controler_0/SPI_LMX_0_0/spi_master_0/fsm_timer_RNO[2] 176 75
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[4] 1039 211
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[19] 85 75
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[24] 328 55
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m67_e_0 191 78
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[9] 394 54
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[4] 377 124
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[25] 335 58
set_location UART_Protocol_0/UART_TX_Protocol_0/state_reg_ns_0_a2_0_5[0] 329 75
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m265_e 435 57
set_location Controler_0/ADI_SPI_0/un1_wr_addr_buffer[3] 134 72
set_location Controler_0/Reset_Controler_0/SET_PULSE_INT_1_sqmuxa_i 244 81
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/re_pulse 372 15
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[0] 1167 118
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[0] 233 49
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/re_set 354 124
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[8] 440 52
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[8] 452 64
set_location Controler_0/Command_Decoder_0/counter[11] 95 61
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[10] 236 43
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[9] 387 55
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][6] 341 31
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[30] 303 61
set_location Controler_0/Reset_Controler_0/PULSE_INT_Mask[8] 265 76
set_location Controler_0/Reset_Controler_0/PULSE_INT_Mask[10] 273 73
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4[23] 294 48
set_location UART_Protocol_1/UART_TX_Protocol_0/state_reg[0] 394 70
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[30] 91 63
set_location Controler_0/gpio_controler_0/read_data_frame_8_2[13] 86 87
set_location Data_Block_0/Communication_Builder_0/Packet_Counter[20] 1196 172
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_6_0_a2[6] 446 54
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[34] 145 31
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[37] 128 64
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sresetn_4_i_0_0 1113 171
set_location Data_Block_0/FIFOs_Reader_0/Event_Size_Counter[1] 1249 181
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/emptyilto13 627 72
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_0_sqmuxa_i_0_o3 147 75
set_location UART_Protocol_1/UART_RX_Protocol_0/Diag_Valid_0_i_a2_5 143 36
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/fwft_Q_r_Z[0] 1215 220
set_location UART_Protocol_0/UART_TX_Protocol_0/Part_TX_Data[7] 336 76
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[19] 385 52
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[2] 135 64
set_location Controler_0/SPI_LMX_0_0/spi_master_0/fsm_timer_5_i_o2[1] 170 75
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][6] 78 43
set_location UART_Protocol_0/Communication_TX_Arbiter2_0/state_reg_Z[2] 319 58
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[13] 393 60
set_location Data_Block_0/Test_Generator_0/Test_Data_4[4] 817 136
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[4] 284 76
set_location UART_Protocol_0/UART_RX_Protocol_0/Other_Detect 38 52
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/m74_fast 406 15
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Input_Data_1_0[10] 433 82
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.wptr_gray[10] 687 73
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[5] 786 151
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[32] 294 61
set_location USB_3_Protocol_0/ft601_fifo_interface_0/AF_DATA_Buffer_Z[24] 341 16
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[5] 933 142
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift[3] 43 55
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r[1] 1191 139
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[2] 243 37
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_10_0_a2[2] 248 45
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[11] 278 72
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2 48 57
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO_0[14] 323 96
set_location Controler_0/Answer_Encoder_0/periph_data_8_i_m2_2[6] 182 63
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_1_1_i_o2[0] 433 51
set_location UART_Protocol_1/UART_RX_Protocol_0/Decode_data[12] 73 37
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.wptr[8] 681 73
set_location Data_Block_0/Communication_Builder_0/Packet_Counter_RNO[0] 1194 165
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[4] 1124 172
set_location Data_Block_0/Communication_Builder_0/next_state_1[12] 1168 132
set_location Data_Block_0/Communication_Builder_0/Event_Start_ADDR_Buffer[0] 1206 202
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Output_Sample_Part_2[11] 1085 139
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_bin_sync2[6] 341 34
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[16] 1173 106
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[38] 131 64
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/m156 399 15
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[20] 281 84
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[38] 158 49
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[32] 87 64
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[32] 176 58
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[29] 93 46
set_location Controler_0/ADI_SPI_0/rx_data_buffer[6] 143 82
set_location Controler_0/Reset_Controler_0/Counter_EXT_PULSE[2] 222 70
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/re_set_RNO 991 126
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[13] 384 60
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[7] 971 97
set_location UART_Protocol_1/UART_RX_Protocol_0/state_reg[3] 151 37
set_location Controler_0/gpio_controler_0/Outputs[8] 86 91
set_location Controler_0/Reset_Controler_0/Counter_EXT_PULSE[8] 228 70
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m114 249 63
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[4] 1039 210
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[7] 425 61
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_1_0_a2[0] 462 54
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[5] 863 151
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_4_2[20] 1178 99
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[6] 1095 181
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr_gray[4] 331 28
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[19] 306 70
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[23] 45 57
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_valid 320 124
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/rptr_bin_sync2[8] 686 70
set_location UART_Protocol_1/UART_TX_Protocol_0/state_reg_ns_0_a2_0_1_0[0] 395 63
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[21] 1688 180
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][6] 670 76
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/rx_data_frame[3] 193 70
set_location Controler_0/ADI_SPI_1/data_counter[24] 205 82
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.wptr[12] 685 73
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[4] 220 49
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[10] 411 54
set_location Controler_0/gpio_controler_0/read_data_frame_RNO[1] 152 87
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Input_Data_1_0[0] 401 97
set_location Controler_0/Reset_Controler_0/PULSE_INT_Mask[6] 272 73
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_bit_cnt[3] 186 52
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[1] 176 42
set_location Controler_0/Answer_Encoder_0/cmd_status_comm[2] 175 55
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/wptr_bin_sync2[6] 654 76
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft_RNO 1186 117
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z[17] 334 46
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNISH2D2[13] 345 60
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[3] 292 55
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr_gray[9] 350 31
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[17] 321 97
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/m207 371 15
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Address_Unsigned[11] 1368 217
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[4] 521 57
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[13] 386 124
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[11] 1307 190
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_7 1110 144
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[56] 1181 144
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[10] 1223 142
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_2[14] 328 81
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_0[2] 281 96
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[11] 1104 145
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[4] 1120 142
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[6] 113 85
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr[3] 327 25
set_location Data_Block_0/Communication_Builder_0/Event_RAM_R_Address_Integer[0] 1223 184
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[6] 80 81
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[8] 1064 180
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Output_Sample_Part_2[4] 1062 139
set_location Data_Block_0/Communication_Builder_0/next_state_cnst_0[9] 1182 129
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/INVBLKX0[0] 1263 207
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[10] 181 73
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[3] 400 109
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[11] 1072 169
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIE1F61[33] 337 60
set_location Controler_0/gpio_controler_0/Counter_RF_Input_Last_RNIOBA6 158 90
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][1] 233 31
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIB13D2[18] 340 60
set_location USB_3_Protocol_0/Communication_TX_Arbiter2_0/state_reg_Z[6] 330 52
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[10] 114 43
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r[14] 354 49
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIB46D2[27] 338 60
set_location Data_Block_0/Test_Generator_0/Test_Data_7[6] 555 136
set_location Data_Block_0/Test_Generator_0/Test_Data_4[3] 816 136
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[13] 402 64
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[5] 131 85
set_location Clock_Reset_0/Synchronizer_0/Chain_rep_RNI8C36[1]_CLK_GATING_AND2 342 81
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/fifo_valid_RNIO1LF 484 69
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[2] 247 45
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_3[3] 290 84
set_location Controler_0/Answer_Encoder_0/periph_data_6[3] 164 84
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.wptr[7] 272 28
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[25] 126 46
set_location UART_Protocol_0/UART_RX_Protocol_0/FaultCounter_Elapsed 89 73
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rcv_cnt.receive_count_3_i_o2[2] 43 63
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_8 1182 150
set_location Controler_0/Answer_Encoder_0/periph_data_i_m2[16] 200 69
set_location Controler_0/ADI_SPI_0/sdio_cl 142 82
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_iv_4[0] 322 81
set_location USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[18] 214 3
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[21] 109 58
set_location UART_Protocol_0/UART_RX_Protocol_0/state_reg[2] 24 52
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[15] 246 61
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/m231 343 18
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/make_xmit_clock.xmit_clock8 279 78
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[35] 143 28
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[22] 145 34
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/TRG_Unit_Detect 387 130
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_1[1] 244 84
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Start_ADDR_1[14] 1246 207
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[32] 126 28
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0[0] 250 69
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/fifo_valid_RNIEI291 268 54
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[9] 1142 210
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[4] 77 46
set_location Controler_0/gpio_controler_0/read_data_frame_8_2_i_m2[4] 109 87
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[33] 103 46
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift[2] 162 46
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[7] 511 58
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[4] 280 85
set_location Data_Block_0/Communication_Builder_0/Read_Sample_0[10] 2013 175
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[10] 1281 190
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[15] 413 61
set_location Data_Block_0/Test_Generator_0/Test_Data_3[11] 296 97
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1[3] 1275 189
set_location Data_Block_0/Test_Generator_0/Test_Data_5[8] 761 127
set_location Data_Block_0/Test_Generator_0/Test_Data_1[7] 376 100
set_location Controler_0/Command_Decoder_0/decode_vector[6] 153 70
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[22] 103 78
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[22] 397 63
set_location Controler_0/Reset_Controler_0/Counter_EXT_PULSE[1] 221 70
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/fwft_Q_r_Z[6] 1083 211
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1[2] 927 138
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[0] 109 64
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv[7] 258 75
set_location Data_Block_0/Communication_Builder_0/next_state[9] 1185 129
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r[1] 230 55
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[5] 438 106
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[10] 1103 181
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[11] 975 97
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/sc_r[10] 221 52
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[1] 374 106
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/empty_RNINO6V 369 54
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[30] 400 64
set_location Controler_0/Answer_Encoder_0/state_reg[3] 156 58
set_location Data_Block_0/Communication_Builder_0/state_reg[11] 1196 133
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/un4_update_dout 489 69
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[10] 329 97
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Output_Sample_Part_2[9] 292 106
set_location Controler_0/Communication_ANW_MUX_0/communication_vote_vector8 169 57
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/m30_fast 341 15
set_location Controler_0/Command_Decoder_0/cmd_data_RNISI531[15] 137 75
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask[13] 100 88
set_location UART_Protocol_1/mko_0/counter_5_s_25_RNO 134 69
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m67_e_17 201 78
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[27] 135 51
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned[7] 1363 211
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_12 340 82
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr_gray[11] 653 73
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[18] 422 61
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer[18] 92 85
set_location UART_Protocol_0/UART_RX_Protocol_0/Detect_state_reg_ns_1_0_.m12_0 42 51
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[15] 312 60
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_bin_sync2[2] 326 34
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[21] 165 37
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr[3] 231 34
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[5] 516 58
set_location Controler_0/ADI_SPI_1/rx_data_buffer[0] 124 82
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[24] 337 19
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO[12] 318 96
set_location Controler_0/Answer_Encoder_0/periph_data_8_i_m2_2[11] 189 72
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[4] 210 43
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[31] 264 58
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[21] 164 72
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r[8] 237 55
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[1] 516 61
set_location Data_Block_0/FIFOs_Reader_0/state_reg[2] 1211 199
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[10] 437 55
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1[15] 149 27
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Number[7] 1212 198
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/last_Control_Busy_Out_RNIQP0R 313 87
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[1] 395 55
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[10] 1144 211
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[33] 330 61
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNICTC61[23] 333 63
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4[17] 288 48
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[2] 867 166
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M[2] 330 91
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1[7] 1156 180
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[9] 867 151
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[5] 73 81
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[1] 136 46
set_location USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_i_m2_1[29] 292 45
set_location UART_Protocol_1/UART_RX_Protocol_0/state_reg_RNO[2] 134 36
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Input_Data_1_0[1] 400 97
set_location UART_Protocol_0/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto11_4 91 72
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[22] 100 54
set_location Controler_0/ADI_SPI_1/rx_data_buffer[4] 161 85
set_location Controler_0/ADI_SPI_1/data_counter[27] 208 82
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Input_Data_1_0[8] 822 133
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[33] 106 46
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_4_f0 482 69
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_top_fwft_r 1107 172
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[4] 283 76
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[21] 116 46
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[15] 334 72
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][3] 252 43
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[8] 86 57
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m111 254 63
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[4] 203 76
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[20] 160 73
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_50[8] 125 96
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_iv[0] 284 84
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING[6] 129 88
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[3] 195 43
set_location Data_Block_0/Communication_Builder_0/Event_Start_ADDR_Buffer[12] 1283 214
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r[8] 111 58
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[1] 40 49
set_location UART_Protocol_0/Communication_TX_Arbiter2_0/state_reg_Z[4] 311 64
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[7] 1148 211
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_1[0] 1134 108
set_location Data_Block_0/Communication_Builder_0/wait_next_state[13] 1194 133
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft_RNO 223 51
set_location Controler_0/gpio_controler_0/read_data_frame_8_1_i_m2[4] 155 87
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[4] 138 46
set_location Controler_0/SPI_LMX_0/spi_master_0/rxBuffer[12] 173 88
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Number[9] 1220 198
set_location Controler_0/Reset_Controler_0/read_data_frame_6[12] 247 72
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[1] 134 64
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_ADDR_Is_Free 1239 199
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[9] 245 46
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[7] 1172 151
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[1] 446 58
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_3[14] 1194 174
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft_RNO 1146 186
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[31] 86 54
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[5] 73 82
set_location UART_Protocol_0/UART_TX_Protocol_0/state_reg_ns_0_a2_0_1[0] 328 75
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[5] 306 124
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[28] 266 58
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[1] 286 118
set_location Controler_0/ADI_SPI_1/data_counter[26] 207 82
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[20] 162 72
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[57] 2143 90
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[30] 537 90
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[11] 99 58
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[5] 966 124
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_3[12] 332 84
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_0[0] 153 63
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft 265 55
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[0] 373 124
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[0] 123 85
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Input_Data_1_0[7] 311 97
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[7] 291 79
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[9] 1299 279
set_location Controler_0/ADI_SPI_0/counter[8] 140 79
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[9] 346 124
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[6] 864 151
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft 1114 172
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer_Unsigned[19] 1231 172
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk8.un3_almostfulli_assertlto3 339 36
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[13] 1195 174
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4[14] 128 30
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame[13] 335 85
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Input_Data_2_1[5] 612 97
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNITRS11[13] 337 96
set_location Controler_0/ADI_SPI_0/addr_counter[13] 230 88
set_location Controler_0/Reset_Controler_0/Counter_INT_PULSE[4] 248 79
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[11] 295 79
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr_gray[6] 342 31
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/m78_fast 336 15
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[18] 303 64
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[5] 494 64
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Threshold[3] 322 91
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[8] 434 52
set_location Controler_0/ADI_SPI_1/data_counter[14] 195 82
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[31] 302 58
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r[2] 271 49
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r[3] 268 52
set_location Data_Block_0/Test_Generator_0/Test_Data_2[5] 614 100
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[0] 1328 207
set_location USB_3_Protocol_0/ft601_fifo_interface_0/state_reg_Z[3] 366 25
set_location Data_Block_0/Communication_Builder_0/wait_next_state[7] 1181 127
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[2] 284 72
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[3] 460 55
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[3] 1098 180
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer[6] 195 73
set_location Data_Block_0/Communication_Builder_0/state_reg[5] 1183 130
set_location Controler_0/Answer_Encoder_0/periph_data_2[8] 182 87
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[7] 1243 184
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI8NA61[12] 357 60
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO[11] 322 96
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr[0] 341 25
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_RNO[9] 260 72
set_location Controler_0/Command_Decoder_0/AE_CMD_Data_RNIF97O3[2] 99 96
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[3] 463 55
set_location Controler_0/Answer_Encoder_0/periph_data[10] 181 72
set_location UART_Protocol_0/UART_RX_Protocol_0/Decode_data[0] 22 55
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[36] 122 49
set_location UART_Protocol_1/mko_0/counter[12] 120 70
set_location Controler_0/ADI_SPI_1/un1_wr_addr_buffer[15] 121 75
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[18] 374 16
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask[9] 77 97
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[35] 93 57
set_location Controler_0/gpio_controler_0/Outputs[3] 136 91
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Number[10] 1222 186
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z[18] 280 52
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[6] 182 76
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Input_Data_2_1[10] 799 133
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[33] 79 55
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/wptr_gray_3[2] 244 30
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer_Unsigned[1] 1213 172
set_location Controler_0/Reset_Controler_0/Counter_EXT_PULSE[5] 225 70
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/wptr_gray_3[4] 252 30
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m70_0_a2_0 213 84
set_location Controler_0/ADI_SPI_0/sdio_11_1_u_i_m2 155 84
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_sn_m2 124 51
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[2] 88 43
set_location UART_Protocol_0/Communication_TX_Arbiter2_0/state_reg_Z[0] 317 58
set_location USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[1] 174 9
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[15] 286 73
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/fifo_valid_RNILG241 240 57
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer[7] 1240 175
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_fifo_rd_en 989 126
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[1] 74 46
set_location Data_Block_0/FIFOs_Reader_0/state_reg[6] 1270 199
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[10] 82 78
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RE_d1 122 61
set_location UART_Protocol_1/UART_RX_Protocol_0/counter[21] 189 37
set_location UART_Protocol_0/UART_TX_Protocol_0/Part_TX_Data[1] 316 76
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/un4_update_dout_1_0 487 69
set_location UART_Protocol_0/UART_TX_Protocol_0/state_reg_RNIEHJ6[12] 172 72
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[11] 1127 142
set_location Controler_0/Command_Decoder_0/decode_vector[1] 160 70
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO[0] 1118 117
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIVN5D2[23] 327 54
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[27] 95 64
set_location Controler_0/Communication_ANW_MUX_0/DEST_2_Fifo_Write_Enable 195 57
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/wptr_gray_3[3] 265 30
set_location Controler_0/gpio_controler_0/CLEAR_REG_INPUTs_FALLING_COUNTER_RNO 132 90
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[31] 341 58
set_location UART_Protocol_1/Communication_TX_Arbiter2_0/state_reg_Z[6] 367 55
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[8] 83 43
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m145 301 54
set_location Controler_0/Reset_Controler_0/un8_write_signal 205 78
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/empty_RNIIJ232 318 57
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[10] 63 49
set_location Controler_0/ADI_SPI_1/un1_wr_addr_buffer[12] 130 75
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[12] 396 54
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[26] 408 54
set_location Controler_0/ADI_SPI_1/un1_wr_addr_buffer[11] 138 75
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv[2] 308 84
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[5] 183 75
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING[10] 76 91
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_8 526 114
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_update_dout_1 1106 171
set_location Controler_0/ADI_SPI_0/data_counter[30] 235 91
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[8] 513 61
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/genblk1.RXRDY5 47 60
set_location UART_Protocol_1/UART_TX_Protocol_0/un1_state_reg_1_i_a2_0_a2 390 69
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame[2] 246 85
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer_Unsigned[4] 1216 172
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[42] 2264 156
set_location Data_Block_0/Test_Generator_0/Test_Data_5[7] 760 127
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[1] 132 45
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[11] 324 57
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][1] 659 76
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/fifo_valid 486 70
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[0] 865 166
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/fwft_Q_r_Z[1] 1006 280
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout[2] 281 49
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[1] 965 97
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[7] 451 64
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/empty 1194 142
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[9] 927 142
set_location Controler_0/gpio_controler_0/read_data_frame_8_0[7] 114 87
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_valid 243 52
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[8] 1228 145
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.wptr_gray[5] 650 76
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[11] 278 73
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[2] 44 58
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/xmit_pulse 304 78
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[0] 25 64
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_1[3] 292 90
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q[10] 336 54
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_5_0_a2[10] 652 72
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m108 181 60
set_location Controler_0/Reset_Controler_0/PULSE_LENGTH[13] 237 79
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/tx_byte[6] 316 79
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.wptr[5] 270 28
set_location Controler_0/gpio_controler_0/Outputs_6[9] 84 90
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[8] 50 46
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[25] 305 73
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[12] 276 69
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[4] 191 64
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[29] 112 51
set_location UART_Protocol_0/mko_0/counter[15] 81 151
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer[9] 194 73
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[9] 138 31
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/make_xmit_clock.xmit_cntr_3_1.SUM[0] 298 78
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer[17] 91 85
set_location Data_Block_0/Communication_Builder_0/Packet_Counter[2] 1178 172
set_location Controler_0/SPI_LMX_0/spi_master_0/un1_INT_sclk_u 95 78
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[8] 200 43
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv[2] 221 75
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[4] 29 64
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[24] 340 88
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[23] 115 48
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[5] 204 43
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/un4_update_dout_1_0 223 30
set_location USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data[6] 297 45
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1_i_m2[1] 135 30
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[8] 1301 190
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIM4PC1[4] 231 63
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[9] 174 76
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[37] 1449 228
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1[7] 1070 156
set_location Controler_0/ADI_SPI_1/data_counter[17] 198 82
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[9] 49 45
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_1[0] 983 96
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[27] 321 61
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/fifo_valid 802 151
set_location Data_Block_0/Test_Generator_0/Test_Data_6[10] 799 136
set_location USB_3_Protocol_0/ft601_fifo_interface_0/AF_DATA_Buffer_Z[8] 405 16
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft 1187 151
set_location Data_Block_0/Communication_Builder_0/Read_Sample_2[10] 2007 175
set_location Controler_0/Reset_Controler_0/read_data_frame[10] 244 73
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift[7] 24 61
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr[2] 638 70
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/update_middle 988 126
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[7] 176 52
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[1] 469 64
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[18] 409 54
set_location Controler_0/Reset_Controler_0/un1_state_reg_1_1 248 81
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[9] 301 73
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[24] 154 46
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Input_Data_1_0[7] 826 133
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/samples[2] 176 46
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_count[1] 186 46
set_location Data_Block_0/Communication_Builder_0/fsm_timer[0] 1162 133
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNICRA61[14] 305 57
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r 504 115
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[0] 517 61
set_location Controler_0/SPI_LMX_0_0/spi_master_0/fsm_timer_5_i_m3[0] 171 75
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer[0] 194 64
set_location Controler_0/ADI_SPI_0/counter_3[0] 138 81
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][1] 225 49
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Input_Data_1_0[4] 673 145
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[5] 107 48
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[9] 428 52
set_location Controler_0/ADI_SPI_1/data_counter[16] 197 82
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[3] 125 85
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r 228 55
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[23] 312 82
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[32] 111 42
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO[0] 962 96
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[0] 189 76
set_location Controler_0/Answer_Encoder_0/periph_data_7[8] 185 87
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m270_e 436 57
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r 238 43
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[14] 1107 145
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[23] 333 72
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIM9F61[37] 255 60
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m168 303 54
set_location Controler_0/Answer_Encoder_0/periph_data_1[2] 168 84
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_8 1180 114
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto14 1183 117
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[9] 373 54
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[18] 631 165
set_location Controler_0/Reset_Controler_0/PULSE_LENGTH[12] 236 79
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[10] 272 34
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[11] 1218 193
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[9] 926 141
set_location Data_Block_0/Communication_Builder_0/state_reg[9] 1185 130
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_14_0_a2[1] 666 69
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M[3] 331 91
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[1] 374 124
set_location Controler_0/Reset_Controler_0/Counter_INT_PULSE[11] 255 79
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[10] 38 57
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1[3] 1196 138
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[14] 271 70
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_5_0_a2[7] 481 57
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[25] 64 52
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_gray_3[12] 364 27
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rx[15] 184 70
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q[7] 434 15
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[0] 169 64
set_location Controler_0/SPI_LMX_0_0/spi_master_0/clk_toggles_lm_0[2] 152 72
set_location Controler_0/Answer_Encoder_0/periph_data_7[7] 171 84
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/re_set_RNO 1092 156
set_location Controler_0/Command_Decoder_0/state_reg_RNO[4] 152 60
set_location Controler_0/gpio_controler_0/read_data_frame_8_3_i_m2[0] 125 87
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[17] 90 51
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[31] 326 73
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[23] 113 48
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[43] 2263 156
set_location USB_3_Protocol_0/Communication_TX_Arbiter2_0/state_reg[1] 333 52
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[20] 373 58
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/REN_d1_RNIS7CC1 147 27
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[11] 1058 181
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M[2] 281 97
set_location Data_Block_0/Communication_Builder_0/Event_Start_ADDR_Buffer[5] 1278 214
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m74_i_i 130 78
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_bin_sync2[5] 355 28
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[30] 42 58
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO[13] 340 96
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Input_Data_2_1[4] 1057 139
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_6_0_a2[9] 354 30
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[27] 372 55
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[7] 1067 181
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m74 324 60
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[39] 334 61
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.afull_r 695 70
set_location Controler_0/gpio_controler_0/TMP_OR_Counter_Input[2] 60 88
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer[6] 1246 181
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][13] 657 73
set_location USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[6] 173 9
set_location UART_Protocol_0/UART_RX_Protocol_0/Second_Nibble_Complementary[1] 20 55
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1[25] 243 48
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/INVBLKX1[0] 1350 180
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[5] 1263 183
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.afull_r_RNO 695 69
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[9] 1198 165
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_3[16] 1199 174
set_location Controler_0/Command_Decoder_0/decode_vector_12_4dflt 151 69
set_location USB_3_Protocol_0/ft601_fifo_interface_0/AF_DATA_Buffer_Z[2] 406 16
set_location Controler_0/Answer_Encoder_0/periph_data_3[13] 203 87
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI5U5D2[25] 339 57
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI6NC61[20] 341 60
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Input_Data_1_0[9] 827 133
set_location UART_Protocol_0/UART_TX_Protocol_0/state_reg_RNIFL97[10] 330 75
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[25] 385 55
set_location Controler_0/SPI_LMX_0/spi_master_0/mosi_1_RNO 104 78
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[21] 309 75
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[5] 1303 202
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.wptr_gray[5] 253 31
set_location UART_Protocol_0/UART_RX_Protocol_0/Decode_data[8] 13 64
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r[30] 332 46
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[13] 79 84
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[39] 333 61
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIAPEJ[4] 194 63
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_4[3] 289 87
set_location USB_3_Protocol_0/ft601_fifo_interface_0/state_reg[0] 356 16
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m10 36 63
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[4] 1074 168
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/m76_fast 449 15
set_location Controler_0/Command_Decoder_0/decode_vector_12_8dflt 155 69
set_location Controler_0/ADI_SPI_1/data_counter[4] 185 82
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[19] 143 31
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[29] 93 63
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/RE_d1 1081 169
set_location Controler_0/Reset_Controler_0/PULSE_EXT_Mask[7] 245 70
set_location Controler_0/gpio_controler_0/OR_counter_input.15.TMP_OR_Counter_Input_16[5] 70 87
set_location Controler_0/Answer_Encoder_0/periph_data_6[4] 191 84
set_location Controler_0/Answer_Encoder_0/cmd_status_err 172 55
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer[10] 183 70
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame[14] 329 82
set_location Controler_0/ADI_SPI_0/assert_data 134 82
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[3] 445 58
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r[10] 143 61
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[21] 41 58
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_bin_sync2[9] 341 28
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[23] 411 58
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[5] 110 84
set_location Controler_0/SPI_LMX_0/spi_master_0/mosi_cl_RNO 102 78
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][8] 240 43
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[2] 75 46
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[0] 205 55
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[31] 91 46
set_location Data_Block_0/Communication_Builder_0/Event_RAM_R_Address_Integer[2] 1214 184
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_3[12] 1188 168
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r[11] 1217 169
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Input_Data_1_0[11] 299 106
set_location Controler_0/Command_Decoder_0/AE_CMD_Data_RNIT4661[12] 133 72
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[11] 1080 160
set_location UART_Protocol_0/UART_TX_Protocol_0/state_reg[12] 325 76
set_location UART_Protocol_0/UART_RX_Protocol_0/state_reg_ns_a4[10] 43 51
set_location Controler_0/gpio_controler_0/read_data_frame_8_0[6] 108 90
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_2[7] 320 84
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[36] 122 45
set_location UART_Protocol_1/UART_TX_Protocol_0/state_reg_ns_a2_0_a2[1] 390 63
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[8] 489 61
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/Q[19] 141 48
set_location UART_Protocol_0/UART_RX_Protocol_0/Decode_data[9] 16 64
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_3[2] 1186 174
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r4 343 69
set_location UART_Protocol_0/UART_RX_Protocol_0/state_reg[6] 44 52
set_location Data_Block_0/Test_Generator_0/Test_Data_5[6] 759 127
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[16] 325 69
set_location Controler_0/SPI_LMX_0_0/spi_master_0/mosi_cl_3_i_0 161 75
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[9] 1099 180
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[9] 1298 189
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[54] 1082 210
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[7] 260 55
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk8.un3_almostfulli_assertlto12_2_0 343 36
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/re_set 256 58
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][8] 512 58
set_location Data_Block_0/Communication_Builder_0/wait_next_state[3] 1176 130
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer[14] 182 70
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1[15] 253 45
set_location UART_Protocol_0/UART_TX_Protocol_0/state_reg_RNIT8O2[0] 335 78
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[5] 294 76
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[4] 1169 151
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/m99 444 15
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/re_set 1212 145
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Input_Data_1_0[10] 798 133
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_7_0_a2[8] 348 30
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q[25] 359 48
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[38] 353 61
set_location Controler_0/Command_Decoder_0/state_reg[0] 147 61
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][11] 652 73
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1_i_m2[7] 134 30
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[11] 1212 169
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1[0] 988 174
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[9] 790 151
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Address_Unsigned[14] 1371 217
set_location Controler_0/SPI_LMX_0_0/spi_master_0/busy 166 76
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[17] 298 55
set_location Controler_0/ADI_SPI_1/rx_data_frame[7] 162 82
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][5] 58 49
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[3] 76 46
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/m8 363 24
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Input_Data_2_1[4] 308 97
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[27] 142 52
set_location Controler_0/gpio_controler_0/read_data_frame_8_2_i_m2[2] 82 87
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[2] 451 58
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[2] 1305 189
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[5] 174 61
set_location USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data[21] 295 45
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/fifo_rd_en_0_o2 1133 141
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/fwft_Q_r_Z[8] 1314 193
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/fwft_Q_r_Z[1] 1004 217
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[16] 317 70
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIP5L41 1111 144
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[18] 307 82
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[10] 95 55
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_gray_3[1] 354 24
set_location Controler_0/Answer_Encoder_0/periph_data_7[2] 170 84
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_update_dout 322 123
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIOEV82[8] 358 57
set_location UART_Protocol_1/INV_0 386 69
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIM7D61[28] 346 54
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[17] 1208 115
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_1[9] 226 75
set_location Controler_0/gpio_controler_0/read_data_frame_RNO[5] 144 87
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[10] 77 85
set_location Controler_0/Answer_Encoder_0/periph_data_3[8] 187 87
set_location Data_Block_0/Test_Generator_0/Test_Data_3[0] 399 97
set_location Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto31_2 117 60
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIPK8D2[30] 326 54
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[3] 393 58
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[3] 97 55
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Input_Data_2_1[3] 620 97
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[16] 325 70
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_gray_3[8] 355 30
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer[16] 1237 175
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/re_set 97 46
set_location UART_Protocol_0/UART_RX_Protocol_0/counter[15] 111 73
set_location Controler_0/ADI_SPI_1/state_reg[4] 120 79
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[2] 54 42
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[11] 1238 184
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rcv_cnt.receive_count_3_i_o2[2] 184 45
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Event_Counter.ALL_FIFO_Enable_0_2_iv_i 315 99
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[11] 1236 184
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_3[10] 293 84
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r[7] 272 52
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout[7] 277 49
set_location Controler_0/ADI_SPI_1/sdio_1_RNO 125 78
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L[3] 255 91
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift[0] 157 46
set_location UART_Protocol_1/UART_TX_Protocol_0/Last_Byte_0_sqmuxa 416 63
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout[3] 273 46
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Output_Sample_Part_2[5] 603 97
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_3[9] 313 84
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[11] 180 52
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[4] 931 141
set_location Controler_0/ADI_SPI_0/rx_data_frame[1] 160 82
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[27] 324 70
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/rx_data_frame[8] 188 73
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_8_0_a2[7] 353 30
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr_gray[12] 650 70
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/empty 990 127
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r[11] 245 49
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer[15] 1239 181
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[29] 266 70
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[6] 871 166
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[15] 176 73
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[33] 78 54
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[41] 1850 36
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][8] 343 28
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[34] 144 48
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[7] 272 61
set_location Communication_Switch_0/Communication_vote_vector[1] 343 70
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/emptyi_fwftlto10 249 30
set_location Controler_0/ADI_SPI_1/addr_counter[11] 169 79
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[6] 463 52
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_0_sqmuxa_i_0_a2_0 98 81
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][9] 70 43
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[19] 290 63
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[7] 78 52
set_location Controler_0/gpio_controler_0/un16_write_signal 97 84
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[24] 384 55
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[10] 112 43
set_location Controler_0/gpio_controler_0/read_data_frame_8_1_i_m2[2] 149 87
set_location Data_Block_0/Communication_Builder_0/fsm_timer[1] 1153 133
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[24] 87 52
set_location Controler_0/Command_Decoder_0/state_reg_ns_i_3[0] 163 63
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[22] 146 34
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Output_Sample_Part_2[8] 919 106
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Output_Sample_Part_2[5] 826 136
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[9] 289 57
set_location Data_Block_0/Communication_Builder_0/next_state_cnst_0[8] 1176 126
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_50[7] 96 87
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[10] 1327 187
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/fwft_Q_r_Z[9] 1326 208
set_location Controler_0/Reset_Controler_0/PULSE_INT_Mask_1_sqmuxa_1 245 81
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[1] 1168 118
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q[22] 331 45
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[18] 92 84
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[37] 84 43
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[6] 289 72
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_2[11] 328 84
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[8] 486 57
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[10] 2153 315
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_s1_0_a4 41 60
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r[11] 985 175
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv[11] 301 87
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[10] 267 34
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[2] 219 43
set_location UART_Protocol_1/UART_RX_Protocol_0/state_reg_RNO[12] 130 36
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[4] 295 52
set_location UART_Protocol_1/UART_TX_Protocol_0/UART_TX_Data_0_iv_0[0] 379 63
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[4] 401 109
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[3] 263 34
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/Q[39] 140 48
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r[7] 1264 184
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[18] 110 42
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask_1_sqmuxa 96 84
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[0] 69 49
set_location Controler_0/Communication_ANW_MUX_0/Communication_vote_vector[0] 179 58
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r 420 61
set_location Controler_0/ADI_SPI_1/data_counter[23] 204 82
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv[3] 288 87
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[5] 510 115
set_location Data_Block_0/Communication_Builder_0/Packet_Counter[0] 1194 166
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/empty_RNO 218 30
set_location Data_Block_0/Sample_RAM_Block_0/Sample_RAM_Block_Decoder_0/Output_vector_1_0_a3[0] 1341 210
set_location Controler_0/Command_Decoder_0/state_reg_ns_i_a2_3[0] 150 69
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_1_sqmuxa_i 205 75
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_7_0_a2[5] 445 54
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[0] 284 79
set_location Controler_0/ADI_SPI_1/wr_addr_buffer[10] 141 76
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIAPA61[13] 336 60
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[7] 142 34
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[15] 332 73
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask[0] 64 91
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[2] 317 100
set_location Controler_0/Reset_Controler_0/CLEAR_PULSE_INT_1_sqmuxa_i 241 78
set_location Controler_0/Answer_Encoder_0/periph_data_i_m2[17] 194 69
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[8] 283 55
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[4] 232 43
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[1] 475 57
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_8 1131 141
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[8] 338 55
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr_gray[1] 354 25
set_location USB_3_Protocol_0/Communication_TX_Arbiter2_0/state_reg_ns_a2_0_a2[3] 325 51
set_location UART_Protocol_0/UART_TX_Protocol_0/Part_TX_Data[3] 342 76
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/samples[1] 173 46
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_RNITTD7[1] 251 72
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_3[1] 1182 174
set_location Data_Block_0/Communication_Builder_0/state_reg_rep[8] 1178 127
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Start_ADDR_1[3] 1204 201
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[19] 308 82
set_location Controler_0/Command_Decoder_0/counter[7] 91 61
set_location Controler_0/SPI_LMX_0_0/spi_master_0/clk_toggles_lm_0[0] 150 72
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[36] 1067 270
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[26] 410 54
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_bin_sync2_RNIGD2QE[1] 351 24
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4[11] 246 48
set_location Controler_0/Command_Decoder_0/cmd_status_err 127 64
set_location USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_i_m2_1[11] 327 48
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1[16] 132 27
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[4] 450 55
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Input_Data_1_0[4] 923 106
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_gray_3[6] 326 27
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[4] 1134 184
set_location UART_Protocol_1/UART_RX_Protocol_0/state_reg_ns_i_o2[0] 123 36
set_location Controler_0/gpio_controler_0/read_data_frame_8_1[6] 157 90
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_3[13] 1198 174
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[9] 505 58
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[7] 2084 45
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/tx_hold_reg[0] 320 76
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[1] 422 58
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[16] 257 64
set_location Controler_0/ADI_SPI_1/sdio_cl_RNO 128 81
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[27] 1128 333
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Size[9] 1270 180
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[19] 151 49
set_location Controler_0/Reset_Controler_0/PULSE_INT_Mask[9] 260 73
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/fwft_Q_r_Z[2] 1255 169
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[35] 1817 63
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1[0] 903 174
set_location Controler_0/Reset_Controler_0/PULSE_EXT_Mask[9] 226 76
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[39] 85 48
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer[7] 1231 184
set_location Controler_0/ADI_SPI_0/wr_addr_buffer[14] 126 76
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk3.sc_r5_0_x2_0_x2 325 123
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[28] 282 70
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER[10] 121 91
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1[11] 902 174
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_3[5] 297 84
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout[20] 261 52
set_location Controler_0/ADI_SPI_0/wr_addr_buffer[7] 137 76
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[39] 157 48
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[29] 93 64
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_8 1005 123
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r[35] 110 49
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[14] 1221 193
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0[13] 256 75
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z[19] 302 49
set_location Communication_Switch_0/state_reg[0] 154 82
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L[7] 306 91
set_location Controler_0/Answer_Encoder_0/periph_data[0] 180 63
set_location Controler_0/Reset_Controler_0/PULSE_INT_Mask[12] 268 73
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Start_ADDR_1[13] 1222 207
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[2] 124 85
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[16] 106 49
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4[26] 247 48
set_location UART_Protocol_0/UART_RX_Protocol_0/counter[0] 87 73
set_location UART_Protocol_0/UART_RX_Protocol_0/state_reg_ns_i_o2[1] 28 45
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[1] 125 48
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[18] 260 58
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs_1[11] 71 90
set_location UART_Protocol_1/UART_RX_Protocol_0/counter[23] 191 37
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r[12] 113 49
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_5 344 79
set_location Controler_0/SPI_LMX_0/SPI_interface_0/rx_data_frame[4] 185 85
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_iv_1_RNO_0[0] 262 84
set_location Controler_0/Reset_Controler_0/read_data_frame_6[2] 206 72
set_location UART_Protocol_0/Communication_TX_Arbiter2_0/state_reg_Z[3] 321 58
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[22] 105 43
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m35_i_o2_0 166 81
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[9] 74 84
set_location Controler_0/SPI_LMX_0/spi_master_0/rx[0] 220 85
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[55] 1383 201
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr_gray[8] 667 73
set_location UART_Protocol_1/UART_TX_Protocol_0/state_reg_RNO[9] 394 63
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[4] 288 51
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un11_read_signal_0_a2 299 87
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIIS7C1[8] 338 54
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[2] 320 61
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/emptyi_fwftlto10_4 248 30
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[8] 119 85
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[20] 297 58
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[39] 73 55
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[9] 1299 190
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned[1] 1357 211
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Input_Data_2_1[3] 759 136
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/fwft_Q_r_Z[10] 977 193
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft 216 46
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[37] 37 57
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[10] 108 42
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr[10] 238 34
set_location Controler_0/Answer_Encoder_0/periph_data_7[0] 161 81
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[2] 231 61
set_location UART_Protocol_0/UART_TX_Protocol_0/state_reg_ns_0[11] 332 75
set_location Controler_0/Command_Decoder_0/state_reg_ns_a2[8] 145 60
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[4] 450 54
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[5] 1086 172
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[13] 648 73
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/rx_data_frame[2] 190 64
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr[1] 325 25
set_location UART_Protocol_0/UART_RX_Protocol_0/Diag_Valid_0_i_a2_0 45 51
set_location Data_Block_0/Test_Generator_0/Test_Data_2[6] 615 100
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[20] 91 75
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[3] 340 124
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/tx_hold_reg[1] 322 76
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m154 261 63
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_3[15] 334 81
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0[8] 220 75
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/m183 376 15
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/rx_data_frame[14] 201 70
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[30] 406 61
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI2R5D2[24] 284 57
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[43] 2293 159
set_location Data_Block_0/Communication_Builder_0/Packet_Counter[22] 1198 172
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rx[6] 193 73
set_location Controler_0/Answer_Encoder_0/periph_data_3[15] 200 87
set_location UART_Protocol_1/mko_0/counter[19] 127 70
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[32] 71 52
set_location Data_Block_0/Communication_Builder_0/Packet_Counter[9] 1185 172
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m174 277 63
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[0] 322 100
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[3] 508 61
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[13] 169 72
set_location Communication_Switch_0/state_reg[2] 151 82
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[4] 131 48
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_3[3] 1178 174
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[5] 2039 342
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/update_middle 523 117
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[34] 122 51
set_location USB_3_Protocol_0/ft601_fifo_interface_0/state_reg_RNIGC881[1] 350 15
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[35] 73 57
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[0] 267 31
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[28] 283 85
set_location Controler_0/Reset_Controler_0/PULSE_INT_Mask[3] 247 82
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[8] 429 55
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Input_Data_2_1[2] 675 133
set_location Controler_0/ADI_SPI_0/wr_addr_buffer[2] 135 73
set_location Controler_0/Command_Decoder_0/state_reg_ns_a2_1_2_0[6] 147 69
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_1_i_o2[0] 246 42
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[28] 166 49
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[22] 155 46
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[0] 169 52
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[20] 144 54
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m14 44 60
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memraddr_r[11] 324 28
set_location Controler_0/Reset_Controler_0/state_reg[0] 96 76
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[39] 158 28
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_2[6] 1162 141
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_bit_sel[1] 368 64
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[17] 269 70
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[1] 193 43
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO[0] 154 63
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_top_fwft_r 1114 145
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNIQCCE1[2] 174 54
set_location Clock_Reset_0/PF_OSC_C0_0/PF_OSC_C0_0/I_OSC_160_INT_1 576 5
set_location Controler_0/SPI_LMX_0/spi_master_0/fsm_timer[2] 91 79
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/tx_hold_reg[5] 380 64
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Input_Data_1_0[0] 672 133
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING[9] 127 97
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_update_dout 992 126
set_location Controler_0/Reset_Controler_0/Counter_INT_PULSE[12] 256 79
set_location Controler_0/ADI_SPI_1/addr_counter[30] 188 79
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.wptr_gray[4] 252 31
set_location Controler_0/ADI_SPI_1/data_counter[13] 194 82
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1[10] 901 174
set_location Controler_0/ADI_SPI_1/data_counter[9] 190 82
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r[21] 262 52
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[3] 1251 168
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1[1] 926 138
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[7] 488 61
set_location Controler_0/SPI_LMX_0/spi_master_0/INT_sclk 95 79
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIAK7C1[4] 262 60
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[34] 130 46
set_location Controler_0/Command_Decoder_0/state_reg[5] 153 61
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q[19] 346 18
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/wptr_bin_sync2[3] 228 31
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_10_7_0_a2[5] 341 30
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[13] 295 75
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.wptr[6] 679 73
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r[6] 1192 139
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_cnt.xmit_bit_sel_3_i_0_o2[3] 367 63
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[0] 423 58
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[3] 309 69
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/un4_fifo_rd_en_0 219 30
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[16] 81 54
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r[9] 1306 187
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[11] 99 42
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4[13] 289 48
set_location Controler_0/ADI_SPI_0/un1_wr_addr_buffer[12] 127 75
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/Q[12] 118 48
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO 188 57
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[11] 888 151
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[1] 338 124
set_location Controler_0/Command_Decoder_0/state_reg_ns_i_o2[5] 144 69
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout[19] 252 49
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[28] 84 45
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/fifo_valid 241 52
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Threshold[8] 305 85
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][4] 519 58
set_location Controler_0/gpio_controler_0/Falling_Edge_Detector.0.un82_inputs 131 87
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[2] 170 42
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/tx_byte[1] 360 64
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[5] 1212 193
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m148 294 54
set_location USB_3_Protocol_0/ft601_fifo_interface_0/state_reg_RNIMT9F[5] 538 3
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[6] 207 43
set_location UART_Protocol_1/UART_RX_Protocol_0/First_Nibble_Value[2] 156 43
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/fwft_Q_r_Z[8] 1181 145
set_location Data_Block_0/Communication_Builder_0/Event_RAM_R_Address_Integer[7] 1219 184
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr[0] 653 70
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[2] 1059 180
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.wptr_gray[0] 242 31
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[9] 382 124
set_location Controler_0/Reset_Controler_0/Counter_EXT_PULSE[3] 223 70
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[17] 249 61
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_2[11] 2013 174
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[26] 339 55
set_location Controler_0/gpio_controler_0/TMP_OR_Counter_Input[11] 68 91
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m134 270 63
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[8] 292 79
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Input_Data_1_0[5] 827 136
set_location Controler_0/ADI_SPI_1/data_counter[3] 184 82
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[26] 314 54
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[4] 965 124
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[1] 493 61
set_location Controler_0/ADI_SPI_1/addr_counter[15] 173 79
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][0] 456 58
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[10] 2192 336
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[16] 1207 207
set_location Controler_0/SPI_LMX_0/spi_master_0/rx[4] 221 85
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/sc_r[9] 220 52
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/empty_RNO 57 57
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[14] 97 43
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte[0] 160 46
set_location UART_Protocol_0/UART_RX_Protocol_0/state_reg[4] 28 52
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/Q[15] 129 57
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[5] 994 124
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[19] 315 72
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_4_i_o2[8] 421 51
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[4] 1061 181
set_location Data_Block_0/Communication_Builder_0/Event_Number_Buffer[14] 1194 175
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1[0] 1237 183
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1_i_m2[2] 145 27
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[38] 285 61
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_valid_RNIUHH41 993 126
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_1[7] 249 72
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[4] 288 79
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_2[8] 236 75
set_location Controler_0/gpio_controler_0/TMP_OR_Counter_Input[15] 70 91
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/REN_d1 986 127
set_location Controler_0/Answer_Encoder_0/periph_data_8_i_m2_2[8] 188 72
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[12] 319 54
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[12] 397 55
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte[1] 167 46
set_location Controler_0/gpio_controler_0/read_data_frame_RNO[4] 150 87
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m151 258 63
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING[1] 140 88
set_location Controler_0/SPI_LMX_0/spi_master_0/rxBuffer[3] 223 85
set_location USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[14] 231 9
set_location UART_Protocol_1/mko_0/counter[5] 113 70
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_0[0] 1128 117
set_location Controler_0/ADI_SPI_1/data_counter[7] 188 82
set_location Controler_0/Reset_Controler_0/read_data_frame_6[11] 235 75
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][3] 453 58
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m171 265 63
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.op_gt.un1_finite_event_counterlto31_i_a2_29 287 90
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[28] 122 52
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/fifo_rd_en_0_o2 520 114
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer_Unsigned[17] 1229 172
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/empty 1108 172
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/empty 57 58
set_location UART_Protocol_1/UART_RX_Protocol_0/Detect_state_reg_ns_1_0_.m11_0_a2_0_3 127 36
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIK5D61[27] 350 60
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r[8] 1189 139
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.wptr[5] 678 73
set_location Data_Block_0/Communication_Builder_0/Event_RAM_R_Address_Integer[1] 1213 184
set_location UART_Protocol_1/mko_0/counter_3_i_0_a2[4] 135 69
set_location Data_Block_0/Communication_Builder_0/Event_Number_Buffer[11] 1197 175
set_location Controler_0/Reset_Controler_0/REG_INT_Resets[8] 268 76
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[12] 314 37
set_location Controler_0/Communication_ANW_MUX_0/DEST_1_Fifo_Write_Enable 193 57
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[34] 61 52
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[7] 1063 180
set_location Data_Block_0/Communication_Builder_0/Event_Number_Buffer[10] 1183 175
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[0] 1213 142
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_1_0_a2[0] 47 42
set_location UART_Protocol_1/UART_RX_Protocol_0/Decode_data[14] 101 37
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[0] 113 45
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[7] 418 58
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_gray_3[5] 330 27
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_valid 264 55
set_location Data_Block_0/Test_Generator_0/Test_Data_5[3] 756 127
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer_Unsigned[5] 1217 172
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][12] 370 31
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[8] 242 43
set_location Controler_0/SPI_LMX_0_0/spi_master_0/receive_transmit_0_sqmuxa_0_a3_0_a3 172 75
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lcry_RNO_2 316 36
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[10] 227 46
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_1[9] 234 75
set_location Controler_0/gpio_controler_0/read_data_frame_8_2_i_m2[1] 134 87
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r[5] 270 52
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout[8] 270 46
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[34] 147 31
set_location Data_Block_0/Communication_Builder_0/Frame_Counter_Modulo 1184 127
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned[0] 1370 220
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L[12] 271 85
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO[0] 317 123
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/emptyi_fwftlto10_4 65 48
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_1[11] 241 75
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[12] 101 46
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1[7] 1305 186
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/REN_d1_RNI8BPD 1193 138
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[18] 169 42
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv[0] 251 69
set_location Controler_0/SPI_LMX_0/spi_master_0/rx[13] 179 88
set_location Data_Block_0/Communication_Builder_0/next_state[3] 1187 129
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[30] 500 58
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[3] 100 43
set_location UART_Protocol_0/UART_TX_Protocol_0/state_reg[5] 327 79
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/rptr_bin_sync2[4] 682 70
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M[13] 273 85
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4[30] 261 48
set_location USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_1_a2[10] 334 48
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r[2] 231 55
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[13] 977 97
set_location Controler_0/SPI_LMX_0_0/spi_master_0/state[0] 170 76
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[13] 178 42
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[3] 1096 145
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[5] 454 55
set_location Controler_0/ADI_SPI_1/sclk_4 119 78
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO[0] 118 63
set_location Controler_0/Reset_Controler_0/REG_INT_Resets[12] 265 73
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[28] 84 64
set_location UART_Protocol_0/UART_RX_Protocol_0/Decode_data[31] 18 46
set_location Controler_0/Reset_Controler_0/un11_write_signal_2_0_a2 204 78
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/Q[32] 129 54
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[4] 64 55
set_location Controler_0/ADI_SPI_0/addr_counter[14] 231 88
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/un4_fifo_rd_en 275 54
set_location Controler_0/Reset_Controler_0/SYS_Main_Reset_N_0_sqmuxa 300 84
set_location Controler_0/Reset_Controler_0/SYS_Main_Reset_N_0_sqmuxa_13 303 84
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIEO7C1[6] 354 57
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[48] 1554 255
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER[11] 122 91
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[4] 73 43
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[19] 1058 139
set_location UART_Protocol_1/UART_RX_Protocol_0/Decode_data[26] 82 37
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/un1_afull_r_1_sqmuxa_i_a7_1_RNO_0 1086 156
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r[4] 257 46
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r[4] 1330 187
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/empty 199 49
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/state_reg[2] 152 79
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[7] 836 160
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNO 187 57
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Order_Unsigned[15] 1227 175
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/wptr_bin_sync2[8] 646 73
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[13] 1129 142
set_location Controler_0/gpio_controler_0/state_reg_ns[0] 152 81
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[38] 1666 207
set_location Controler_0/Answer_Encoder_0/periph_data_0[0] 156 81
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[9] 229 45
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/re_set_RNO 1194 138
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[34] 153 49
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1_i_m2[11] 154 27
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[32] 295 64
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_9_0_a2[0] 228 30
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[6] 109 51
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1_i_m2[3] 133 30
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[6] 1173 118
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m105 276 63
set_location Controler_0/Communication_ANW_MUX_0/state_reg_ns_0_x4[1] 203 57
set_location Controler_0/Reset_Controler_0/REG_INT_Resets[0] 273 79
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[30] 165 48
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m131 266 60
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[5] 449 64
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[35] 263 58
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv[1] 261 75
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[13] 178 43
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M[1] 269 91
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][4] 237 52
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[37] 150 34
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[27] 372 54
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_4_2[21] 1183 141
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/Q[35] 110 48
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_4_i_o2[8] 240 27
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[18] 766 174
set_location Controler_0/gpio_controler_0/read_data_frame_8_1_i_m2[1] 151 87
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un7_read_signal_0_a2 288 84
set_location Controler_0/SPI_LMX_0_0/spi_master_0/fsm_timer_RNO[0] 179 75
set_location Controler_0/Answer_Encoder_0/periph_data_7[9] 184 87
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[8] 177 52
set_location Controler_0/Reset_Controler_0/PULSE_INT_Mask[14] 272 79
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[2] 90 43
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[0] 64 61
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[0] 295 58
set_location USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[29] 229 9
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_1[12] 250 75
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REQ_Counters_Reset_RNIT9552 312 87
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un5_almostfulli_assertlto7_3 250 54
set_location Controler_0/SPI_LMX_0_0/spi_master_0/fsm_timer_RNO[1] 175 75
set_location Controler_0/Command_Decoder_0/un1_decode_vector12_1_a4 164 69
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[2] 1169 118
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[38] 136 43
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[2] 465 54
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[12] 656 70
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_RNO_0[12] 266 72
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[14] 307 75
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r[6] 235 55
set_location Controler_0/gpio_controler_0/read_data_frame_8_2[7] 113 87
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[2] 1071 160
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m208 272 63
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m74_i_i 204 84
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][3] 659 79
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer[12] 80 85
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L[9] 321 91
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[2] 234 49
set_location Controler_0/ADI_SPI_1/state_reg[3] 127 79
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[12] 889 151
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[4] 173 52
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[4] 198 52
set_location Controler_0/gpio_controler_0/Inputs_Last[11] 138 88
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[5] 74 54
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_i_m2_1[31] 325 72
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Input_Data_2_1[5] 607 97
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[17] 377 55
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[35] 91 49
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.wptr[4] 269 28
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4_i_m2[10] 152 30
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[14] 1181 118
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[21] 85 58
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/m129 419 15
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[9] 201 43
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[18] 409 55
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/fwft_Q_r_Z[7] 1249 214
set_location Data_Block_0/Test_Generator_0/Test_Data_4[10] 823 136
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[15] 93 43
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[0] 253 82
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[40] 1530 210
set_location UART_Protocol_1/UART_RX_Protocol_0/Decode_data[11] 80 37
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[10] 149 31
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[14] 96 43
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[5] 1125 172
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs_1[13] 67 87
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/make_xmit_clock.xmit_cntr_3_1.CO0 282 78
set_location Controler_0/Command_Decoder_0/counter[29] 113 61
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/make_xmit_clock.xmit_cntr_3_1.SUM[2] 277 78
set_location UART_Protocol_1/mko_0/counter[18] 126 70
set_location Controler_0/gpio_controler_0/Falling_Edge_Detector.7.un117_inputs 115 87
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_bin_sync2[11] 362 25
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[5] 750 118
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[2] 160 52
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[8] 70 79
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[11] 658 73
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[7] 329 73
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/re_set 992 127
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[8] 1101 145
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/m225 378 15
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_0[0] 961 96
set_location Controler_0/ADI_SPI_0/op_eq.divider_enable38 143 78
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m165 273 60
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Number[1] 1206 201
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[1] 240 45
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[3] 784 151
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[51] 1029 180
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r[30] 125 58
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m225 180 60
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L[15] 265 85
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[0] 297 61
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_1[10] 243 69
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r 238 55
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIC2V82[4] 280 60
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/make_xmit_clock.xmit_cntr_3_1.CO0 179 45
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO_0[19] 345 96
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[7] 120 46
set_location Controler_0/ADI_SPI_1/un1_tx_data_buffer[1] 198 75
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[7] 430 60
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[14] 403 63
set_location Controler_0/ADI_SPI_0/addr_counter[22] 239 88
set_location Controler_0/gpio_controler_0/Outputs[13] 94 91
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[18] 276 72
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[12] 349 124
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr[3] 639 70
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1[4] 1155 180
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[8] 249 37
set_location USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[10] 169 3
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M[12] 334 85
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[17] 388 54
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[1] 26 64
set_location Controler_0/Answer_Encoder_0/periph_data_0[6] 165 84
set_location UART_Protocol_0/mko_0/counter_3_i_0_a2[4] 64 150
set_location Controler_0/Answer_Encoder_0/periph_data_2[2] 169 84
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs[9] 82 97
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z[11] 327 49
set_location Data_Block_0/Test_Generator_0/Test_Data_6[4] 793 136
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Start_ADDR_1[9] 1216 198
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[5] 1121 142
set_location Data_Block_0/FIFOs_Reader_0/Event_Size_Counter[19] 1267 181
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[16] 305 82
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[35] 73 58
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[6] 289 73
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m35_i_a2_24 170 81
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_10 976 123
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[6] 88 46
set_location Controler_0/Answer_Encoder_0/periph_data_9[5] 179 84
set_location UART_Protocol_1/UART_RX_Protocol_0/Decode_data[15] 106 37
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[10] 234 43
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[0] 378 57
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[7] 428 55
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[16] 393 55
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[4] 264 64
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[34] 1189 201
set_location USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_i_m2_1[8] 289 45
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO 125 60
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[8] 110 46
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv[10] 296 87
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[2] 747 118
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_5[4] 314 84
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r 336 124
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[4] 137 46
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[16] 104 45
set_location Controler_0/Answer_Encoder_0/periph_data_0[2] 157 81
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0[5] 243 75
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/m126 398 15
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[1] 135 31
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[3] 1275 190
set_location Data_Block_0/FIFOs_Reader_0/Event_Size_Counter[11] 1259 181
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk9.un3_almostfulli_assertlto9_2_0 275 33
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z[15] 308 46
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[6] 84 55
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[7] 1187 168
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1[23] 269 48
set_location Controler_0/Command_Decoder_0/cmd_data_RNILHCU3[15] 107 90
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_4 342 79
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/un1_afull_r_1_sqmuxa_i_a7_1_RNO 1090 156
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[20] 277 73
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIPE2D2[12] 303 57
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[23] 157 72
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[22] 329 55
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[11] 148 46
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_7 977 123
set_location Controler_0/SPI_LMX_0_0/spi_master_0/busy_5_0_0_m2_0_a2 164 75
set_location Controler_0/gpio_controler_0/Outputs_6[5] 87 90
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout[31] 286 46
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[8] 434 51
set_location Controler_0/ADI_SPI_0/addr_counter[29] 246 88
set_location Controler_0/SPI_LMX_0/SPI_interface_0/rx_data_frame[12] 188 85
set_location Controler_0/gpio_controler_0/read_data_frame_8_3[9] 121 96
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m72_0 210 84
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q[8] 335 45
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[36] 142 46
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[2] 234 48
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[1] 433 55
set_location Data_Block_0/Test_Generator_0/Test_Data_0_1[3] 813 106
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[17] 379 55
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][10] 421 58
set_location Controler_0/SPI_LMX_0/spi_master_0/busy_RNO 100 78
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_12_0_a2[3] 331 30
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r[11] 924 139
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Output_Sample_Part_2[3] 795 145
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[7] 330 70
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO_0[4] 328 96
set_location Data_Block_0/Test_Generator_0/Test_Data_7[4] 553 136
set_location Controler_0/SPI_LMX_0/spi_master_0/rxBuffer[15] 171 88
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[8] 33 64
set_location USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[0] 168 3
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[1] 782 151
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/m102 340 15
set_location Controler_0/ADI_SPI_0/un1_wr_addr_buffer_i_m2[13] 123 75
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Input_Data_2_1[10] 432 82
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[9] 514 115
set_location USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_i_m2_1[31] 283 51
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[11] 2008 174
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[6] 312 55
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q[12] 433 15
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[28] 402 58
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/state_reg_RNO[4] 146 78
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_3[17] 1197 174
set_location Controler_0/gpio_controler_0/Inputs_Last[7] 99 88
set_location USB_3_Protocol_0/ft601_fifo_interface_0/state_reg_RNO[7] 351 15
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[3] 447 64
set_location Controler_0/ADI_SPI_1/sdio_11_1_u_i_m2 127 81
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[0] 114 45
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING[3] 80 88
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[20] 280 58
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0[1] 225 75
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[12] 1225 142
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lcry_RNO_0 688 63
set_location Controler_0/Reset_Controler_0/SET_PULSE_INT 245 82
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[1] 110 64
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr_RNO[0] 341 24
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4[22] 259 51
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER[2] 163 91
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[4] 131 31
set_location Controler_0/ADI_SPI_1/data_counter[2] 183 82
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1[26] 249 48
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[7] 176 64
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memraddr_r_lcry_RNO_0 603 63
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_5_0_a2[7] 240 42
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[33] 77 55
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Input_Data_2_1[11] 559 133
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/tx_byte[5] 362 64
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[23] 376 60
set_location Controler_0/Answer_Encoder_0/periph_data_2[11] 190 87
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m72_0_a2_0 205 84
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/m147 446 15
set_location Controler_0/Reset_Controler_0/INT_DataFifo_Reset_N 250 84
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/xmit_clock 279 79
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/m180 362 15
set_location Communication_Switch_0/Communication_vote_vector[2] 338 70
set_location UART_Protocol_1/UART_RX_Protocol_0/counter[5] 173 37
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_bin_sync2[13] 363 28
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[1] 528 117
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/make_xmit_clock.xmit_cntr_3_1.SUM[1] 174 45
set_location UART_Protocol_0/mko_0/counter[9] 75 151
set_location Controler_0/Reset_Controler_0/read_data_frame_6_sn_m4 246 72
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[26] 279 82
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L[14] 269 85
set_location Controler_0/Answer_Encoder_0/periph_data_2[3] 198 84
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[17] 297 55
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Output_Sample_Part_2[2] 816 133
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[2] 378 16
set_location Controler_0/SPI_LMX_0/spi_master_0/rx[12] 177 88
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r[31] 145 52
set_location Controler_0/Reset_Controler_0/read_data_frame_6[14] 245 72
set_location UART_Protocol_0/mko_0/counter[1] 67 151
set_location Controler_0/gpio_controler_0/state_reg[0] 149 82
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[25] 340 58
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q[15] 410 15
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1[13] 268 48
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[3] 1084 172
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[24] 403 54
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_13_0_a2[2] 660 69
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[24] 281 58
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[30] 85 42
set_location Controler_0/Answer_Encoder_0/periph_data_7_2[5] 174 87
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[8] 237 61
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[36] 306 61
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/re_set_RNO 522 114
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[30] 85 43
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[38] 285 60
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[10] 336 58
set_location Controler_0/gpio_controler_0/TMP_OR_Counter_Input[8] 73 97
set_location USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data[24] 279 51
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft_RNO_0 1107 171
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state[0] 191 49
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_count[2] 187 46
set_location Data_Block_0/FIFOs_Reader_0/Event_Size_Counter[6] 1254 181
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_bin_sync2[12] 367 28
set_location Controler_0/ADI_SPI_0/op_eq.divider_enable38_5 142 78
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[22] 402 291
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[0] 229 48
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/un4_fifo_rd_en_0 54 57
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/tx_hold_reg[3] 314 76
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4[24] 157 33
set_location USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_1[15] 308 45
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m8 44 63
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[8] 319 73
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNII3D61[26] 306 57
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/re_set_RNO 377 15
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer[12] 1240 181
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[36] 308 60
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[20] 121 43
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[0] 425 58
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs[4] 97 88
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.afull_r 266 31
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[13] 279 69
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[1] 159 55
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z[8] 289 46
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[32] 401 291
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][5] 259 37
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[26] 404 60
set_location Controler_0/Command_Decoder_0/state_reg[1] 145 61
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Input_Data_1_0[7] 824 106
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z[14] 300 46
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/fifo_rd_en_0_o2 986 123
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr_gray[2] 325 31
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[3] 98 43
set_location Data_Block_0/Test_Generator_0/Test_Data_1[0] 398 97
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1[16] 267 48
set_location Controler_0/SPI_LMX_0/spi_master_0/state[0] 86 79
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[0] 249 45
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[11] 322 97
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/tx_hold_reg[6] 373 64
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[14] 293 55
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer_Unsigned[11] 1223 172
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets[14] 209 70
set_location Controler_0/SPI_LMX_0/spi_master_0/rx[8] 206 88
set_location Controler_0/Command_Decoder_0/state_reg[4] 152 61
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[15] 409 57
set_location UART_Protocol_0/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto31_7 128 72
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep 339 82
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/TRG_Unit_Detect 350 97
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[0] 745 118
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rcv_cnt.receive_count_3_i_a2[3] 42 63
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[1] 404 55
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_valid 1248 187
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Start_ADDR_1[12] 1220 207
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[16] 105 46
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[3] 288 57
set_location Controler_0/ADI_SPI_0/wr_addr_buffer[8] 140 76
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_top_fwft_r 1141 187
set_location Data_Block_0/Communication_Builder_0/next_state_1_0[10] 1177 129
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_1_0_a2[0] 668 69
set_location Controler_0/Command_Decoder_0/decode_vector_12_0dflt 145 69
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_8 1211 150
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[10] 114 42
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[17] 288 54
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Output_Sample_Part_2[6] 917 106
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1[4] 1072 156
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[4] 439 60
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[10] 971 124
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][2] 349 25
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[10] 454 64
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[22] 248 61
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[6] 379 124
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[0] 158 55
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[36] 73 51
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[1] 285 69
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[10] 1259 213
set_location UART_Protocol_0/UART_RX_Protocol_0/state_reg_ns_a2[3] 37 51
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[17] 162 28
set_location UART_Protocol_0/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto11_3 92 72
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Trigger_Edge_Location_16_m2s2_0 355 96
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r[0] 1324 187
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/fwft_Q_r_Z[7] 1352 181
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[5] 402 109
set_location Data_Block_0/Communication_Builder_0/next_state[6] 1182 126
set_location Controler_0/Reset_Controler_0/PULSE_INT_Mask[15] 258 73
set_location Data_Block_0/Communication_Builder_0/state_reg[12] 1170 133
set_location USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data[2] 287 51
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[5] 1618 273
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[19] 300 69
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte[7] 45 55
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/xmit_clock 170 46
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m114 306 60
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[48] 1826 288
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_bit_sel[0] 365 64
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[16] 85 84
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[1] 49 52
set_location UART_Protocol_1/mko_0/MKO_OUT 138 70
set_location Controler_0/SPI_LMX_0/spi_master_0/rx[14] 178 88
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[1] 405 55
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[7] 677 76
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[39] 101 49
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr[1] 637 70
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[9] 273 70
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr[2] 230 34
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr[2] 350 34
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1[22] 253 51
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/xmit_cntr[3] 276 79
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[4] 1176 105
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[4] 262 61
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4[38] 162 33
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[2] 145 28
set_location UART_Protocol_0/UART_TX_Protocol_0/Part_TX_Data[4] 285 85
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[36] 102 52
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[0] 1069 160
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[24] 284 54
set_location Controler_0/ADI_SPI_0/addr_counter[20] 237 88
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[6] 139 64
set_location Controler_0/Communication_CMD_MUX_0/un2_src_3_fifo_empty 146 54
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[7] 1100 145
set_location Controler_0/SPI_LMX_0/SPI_interface_0/rx_data_frame[9] 189 88
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/re_set 249 52
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft_RNO_0 418 108
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[35] 286 61
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_0_a2[0] 236 30
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[43] 2261 156
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[23] 83 82
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r[0] 1265 184
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[3] 1097 181
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/un1_afull_r_1_sqmuxa_i_a3_0 1084 156
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[6] 390 60
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_update_dout 522 117
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Start_ADDR_1[0] 1210 201
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Input_Data_2_1[5] 764 124
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[57] 2045 99
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[11] 2015 174
set_location Communication_Switch_0/read_data_frame_4_f0[2] 220 81
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[19] 374 58
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r 1085 154
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[0] 1037 211
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[35] 1188 165
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[10] 442 55
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[15] 426 61
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[35] 117 48
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_fifo_rd_en 521 117
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.op_gt.un1_finite_event_counterlto31_i_a2_23 286 90
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[13] 302 54
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[4] 196 43
set_location UART_Protocol_1/UART_RX_Protocol_0/counter[20] 188 37
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[3] 517 63
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[27] 394 52
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[35] 135 28
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[41] 1814 63
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[5] 65 55
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[38] 139 54
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/REN_d1_RNIOQCM 97 45
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[17] 253 61
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[3] 36 49
set_location Controler_0/ADI_SPI_0/counter[5] 137 79
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[11] 76 85
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[35] 79 51
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer_Unsigned[13] 1225 172
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[3] 964 124
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r[4] 1188 139
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[9] 180 73
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[29] 382 61
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1[3] 273 45
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[21] 297 69
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1[6] 925 138
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_valid 988 127
set_location Controler_0/ADI_SPI_1/addr_counter[18] 176 79
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_7_0_a2[8] 337 27
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[13] 113 43
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[9] 1216 193
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/empty_RNIJK6V 317 57
set_location UART_Protocol_1/mko_0/counter[22] 130 70
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[37] 63 58
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[4] 188 75
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_9 523 114
set_location Controler_0/gpio_controler_0/Counter_RF_Input_Last_RNI93V6 141 90
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][10] 256 28
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[6] 205 43
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[17] 68 60
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO_0[7] 330 96
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_2[15] 595 165
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_RNO_0[9] 257 72
set_location Controler_0/Command_Decoder_0/counter[13] 97 61
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1[12] 241 48
set_location Controler_0/gpio_controler_0/read_data_frame_8_2[12] 108 96
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/tx_byte[2] 361 64
set_location Data_Block_0/Communication_Builder_0/next_state_cnst_i[5] 1185 126
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/REN_d1 1133 142
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[39] 94 49
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[36] 250 64
set_location USB_3_Protocol_0/ft601_fifo_interface_0/AF_DATA_Buffer_Z[9] 401 16
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1[11] 924 138
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk17.u_corefifo_fwft/middle_dout[1] 1095 157
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_7_0_a2[8] 673 75
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift[5] 172 46
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Input_Data_2_1[3] 297 97
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft_RNO 1182 153
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING[5] 78 91
set_location UART_Protocol_0/UART_RX_Protocol_0/counter[27] 123 73
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[10] 411 55
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_4_f0 420 60
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[30] 137 31
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Trigger_Edge_Location_0[0] 357 96
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[9] 998 124
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1[24] 266 48
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_10 1184 150
set_location Data_Block_0/Test_Generator_0/Test_Data_4[8] 821 136
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[11] 99 43
set_location Controler_0/Reset_Controler_0/SET_PULSE_EXT_1_sqmuxa_i 210 75
set_location USB_3_Protocol_0/ft601_fifo_interface_0/state_reg_RNI4JJU[0] 356 15
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[19] 88 85
set_location UART_Protocol_1/UART_RX_Protocol_0/state_reg[13] 125 37
set_location Controler_0/Command_Decoder_0/state_reg_RNO[9] 165 63
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r4_0_a2 599 150
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_0_sqmuxa_i_0_a2_0 146 75
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state_ns_0_a2[5] 320 78
set_location Controler_0/Command_Decoder_0/Not_Decode_Value_RNO 167 69
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[4] 1085 172
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[11] 2006 174
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r[10] 1331 187
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/TRG_Unit_Detect 519 118
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r[39] 141 49
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Input_Data_1_0[4] 1056 139
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][10] 270 34
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Input_Data_2_1[1] 397 97
set_location UART_Protocol_1/UART_TX_Protocol_0/counter[0] 409 64
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[40] 1901 207
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[6] 929 142
set_location Controler_0/Command_Decoder_0/state_reg_ns_i_a2_0_1[5] 149 69
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIGQ7C1[7] 347 60
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[11] 1155 172
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r[16] 267 49
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/re_pulse 347 69
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[9] 1174 151
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[7] 152 64
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI4JA61[10] 336 57
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][1] 527 61
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[12] 322 55
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[22] 147 51
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[9] 132 34
set_location Data_Block_0/Communication_Builder_0/next_state[5] 1183 129
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[33] 291 58
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[26] 143 57
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI2C7C1[0] 297 60
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[4] 496 61
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[10] 239 43
set_location Controler_0/gpio_controler_0/Falling_Edge_Detector.2.un92_inputs 75 87
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[9] 57 46
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state[1] 185 49
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q[24] 340 54
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r[34] 153 52
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RE_d1 111 46
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING[12] 111 97
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_iv_1_RNO[0] 267 84
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1[7] 987 174
set_location USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data[0] 298 45
set_location Controler_0/ADI_SPI_1/ss_n 111 79
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][11] 361 31
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r 1139 172
set_location Data_Block_0/FIFOs_Reader_0/Event_Number_Counter[3] 1215 202
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][9] 507 58
set_location UART_Protocol_0/UART_RX_Protocol_0/state_reg[9] 27 46
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[7] 103 51
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[3] 1097 42
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_6 346 79
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[10] 1279 189
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_6_0_a2[6] 235 51
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[24] 158 34
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/sc_r[0] 211 52
set_location Data_Block_0/Communication_Builder_0/Frame_Counter[4] 1180 124
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr[11] 335 25
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_50[3] 77 87
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr_gray[10] 654 73
set_location Controler_0/SPI_LMX_0/spi_master_0/INT_sclk_0_sqmuxa_i_a2 97 81
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[10] 1091 172
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_valid_RNIMF1K1 1135 144
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[31] 375 60
set_location Controler_0/Command_Decoder_0/decode_vector_12_8_0_.m5 158 69
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Trigger_Edge_Location_0_RNO[0] 356 96
set_location Controler_0/Command_Decoder_0/counter[27] 111 61
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Input_Data_1_0[11] 558 133
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[21] 89 76
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[9] 46 46
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[30] 298 70
set_location Controler_0/SPI_LMX_0/spi_master_0/mosi_cl_3_i_0 106 78
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1[14] 265 45
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/RDATA_r[1] 1101 157
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[2] 76 78
set_location UART_Protocol_0/UART_RX_Protocol_0/counter[16] 112 73
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_7 417 108
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk17.u_corefifo_fwft/fifo_valid 1083 154
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][13] 684 70
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Input_Data_1_0[9] 619 97
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[8] 476 64
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[9] 61 42
set_location UART_Protocol_0/UART_TX_Protocol_0/state_reg[4] 329 79
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/re_set 1193 139
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout[1] 278 46
set_location UART_Protocol_1/mko_0/counter[10] 118 70
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr[6] 354 34
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[14] 102 58
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_4[8] 309 90
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft5_0 208 51
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNII1B61[17] 253 60
set_location USB_3_Protocol_0/ft601_fifo_interface_0/AF_DATA_Buffer_Z[13] 342 16
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][3] 520 64
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1_i_m2[8] 157 27
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[4] 374 60
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[52] 953 153
set_location Controler_0/ADI_SPI_1/wr_addr_buffer[7] 135 76
set_location Controler_0/Reset_Controler_0/read_data_frame_6[3] 241 84
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M[3] 271 91
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[25] 139 34
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/int_MEMRD_fwft_1_i_m2[0] 1100 156
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[22] 163 73
set_location Controler_0/Communication_ANW_MUX_0/state_reg_s1_0_a2 199 57
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_RNO_0[13] 257 75
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_8_0_a2[7] 674 75
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[31] 416 58
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[10] 169 76
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r[8] 1300 187
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[2] 286 79
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/tx_byte[3] 313 79
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[27] 316 72
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI8NA61[12] 311 57
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_5_0_a2[7] 228 45
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_RNO_0[4] 275 78
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r[12] 355 61
set_location Controler_0/Reset_Controler_0/PULSE_EXT_Mask[14] 208 70
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[2] 181 64
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_valid 1135 145
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/un1_sresetn_4_i_0 204 51
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_3[19] 1189 174
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Start_ADDR_1[7] 1206 207
set_location Data_Block_0/Test_Generator_0/Test_Data_2[7] 616 100
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[13] 304 55
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[10] 982 181
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/wptr_bin_sync2[1] 235 31
set_location UART_Protocol_1/mko_0/counter[14] 122 70
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[6] 47 57
set_location Controler_0/Reset_Controler_0/read_data_frame[0] 242 85
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[20] 164 34
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/m141 447 15
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_i_m2[30] 400 63
set_location USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_i_m2_1[13] 329 48
set_location UART_Protocol_0/UART_RX_Protocol_0/ETX_Detect_1_sqmuxa_0_a2 36 51
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIOBF61[38] 277 60
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[22] 64 58
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rcv_cnt.receive_count_3_i_a4[3] 37 60
set_location Controler_0/gpio_controler_0/read_data_frame_8_1[12] 144 90
set_location UART_Protocol_0/UART_RX_Protocol_0/Decode_data[16] 12 64
set_location Controler_0/ADI_SPI_0/op_eq.divider_enable38_4 141 81
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[5] 75 54
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][3] 478 61
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][7] 513 58
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[5] 486 61
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIG1D61[25] 340 57
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[10] 1146 210
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r[3] 1216 169
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[15] 332 72
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[29] 266 69
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RE_d1 410 61
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][10] 647 73
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[55] 2336 264
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.N_807_i 153 84
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[11] 384 124
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_2[2] 307 84
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.wptr[6] 271 28
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r[0] 265 52
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER[11] 172 91
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[23] 417 58
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Threshold_1_sqmuxa_0_a2 295 90
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[20] 265 69
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[31] 144 31
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[10] 331 58
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_10 415 108
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[28] 125 51
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1[7] 1260 183
set_location Controler_0/Reset_Controler_0/REG_INT_Resets[1] 261 76
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r[9] 906 175
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REQ_Counters_Reset 258 85
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[20] 75 52
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[38] 132 43
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_bin_sync2[7] 357 28
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI5R2D2[16] 350 57
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/fwft_Q_r_Z[1] 1014 217
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[0] 534 180
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[13] 125 28
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][4] 261 31
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][8] 674 76
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m145 246 63
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][2] 248 46
set_location Controler_0/Command_Decoder_0/decode_vector_12_6dflt 153 69
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_1[8] 216 75
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[42] 2257 96
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[9] 306 73
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_gray_3[8] 336 27
set_location USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[15] 208 3
set_location UART_Protocol_0/UART_RX_Protocol_0/Detect_state_reg_ns_1_0_.m11_0_a2_0_4 29 51
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[1] 48 42
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[28] 166 48
set_location UART_Protocol_0/UART_RX_Protocol_0/Decode_data[7] 15 55
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[15] 423 61
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][3] 664 70
set_location Controler_0/ADI_SPI_1/assert_data 128 79
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r[14] 1101 154
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[3] 1168 151
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_1_0_a2[0] 524 60
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M[7] 279 97
set_location Controler_0/Reset_Controler_0/PULSE_EXT_Mask[11] 241 76
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_2[0] 240 84
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI2O2D2[15] 263 60
set_location Controler_0/ADI_SPI_1/un1_wr_addr_buffer_i_m2[9] 143 75
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[4] 1097 145
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[27] 85 64
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[23] 162 48
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Output_Sample_Part_2[7] 823 106
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4[16] 296 48
set_location UART_Protocol_1/UART_RX_Protocol_0/counter[3] 171 37
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[9] 351 55
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[4] 111 84
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_gray_3[9] 338 27
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[21] 386 61
set_location UART_Protocol_0/UART_TX_Protocol_0/un1_state_reg_6_i_a2_0_a2 333 75
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Input_Data_2_1[4] 912 106
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[9] 1129 172
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/xmit_cntr[3] 175 46
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[7] 512 61
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[30] 91 43
set_location Controler_0/ADI_SPI_1/wr_addr_buffer[2] 139 73
set_location UART_Protocol_1/UART_RX_Protocol_0/state_reg_ns_a4[10] 151 36
set_location Controler_0/ADI_SPI_0/un1_wr_addr_buffer_i_m2[14] 126 75
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[10] 1302 189
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift[6] 171 46
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[5] 810 88
set_location UART_Protocol_0/UART_TX_Protocol_0/state_reg_ns_a2_0_a2[1] 331 75
set_location Controler_0/Command_Decoder_0/counter[12] 96 61
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1[2] 1154 180
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Input_Data_2_1[6] 624 97
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[22] 106 43
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[26] 93 52
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r[9] 934 139
set_location UART_Protocol_0/mko_0/counter[2] 68 151
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Start_ADDR_1[11] 1203 201
set_location Controler_0/Answer_Encoder_0/periph_data_7_1[14] 187 84
set_location USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_i_m2_1[12] 325 48
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[0] 505 61
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNITTP61 1147 186
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO[5] 327 96
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_RNO[14] 272 78
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[1] 334 58
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q[6] 350 48
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft 1146 187
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m91 296 54
set_location Clock_Reset_0/Synchronizer_0/Chain_rep_RNI8C36[1]/U0_RGB1 580 147
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[52] 1549 117
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[6] 273 61
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/fifo_rd_en_0_o2 1135 171
set_location Data_Block_0/Communication_Builder_0/Packet_Counter_Reset_N_0_a2 1188 132
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_statece[1] 42 60
set_location Controler_0/ADI_SPI_0/counter[0] 138 82
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout[9] 255 49
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1[7] 900 174
set_location UART_Protocol_0/mko_0/counter_5_s_25_RNO 92 150
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING[0] 124 88
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[16] 89 70
set_location Controler_0/Reset_Controler_0/Counter_INT_PULSE[8] 252 79
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_gray_3[3] 324 30
set_location UART_Protocol_0/Communication_TX_Arbiter2_0/state_reg_Z[1] 314 58
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[30] 308 76
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][6] 255 31
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[3] 276 64
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z[5] 301 49
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[9] 104 51
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[10] 172 76
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame[8] 303 88
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0[4] 267 78
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[1] 406 55
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[9] 1125 142
set_location Controler_0/gpio_controler_0/Outputs_6_1_0[5] 88 90
set_location Data_Block_0/Test_Generator_0/Test_Data_1[10] 379 100
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[18] 334 88
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0_DELAY 7 4
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_valid 993 127
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[37] 148 28
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNO_0 120 60
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4 1157 162
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Start_ADDR_1[10] 1215 207
set_location Controler_0/Reset_Controler_0/state_reg[2] 103 76
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[2] 807 88
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Input_Data_2_1[11] 297 106
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Input_Data_1_0[5] 617 97
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft_RNO 1114 171
set_location Controler_0/SPI_LMX_0/SPI_interface_0/rx_data_frame[5] 197 85
set_location USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[26] 170 9
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[23] 315 70
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[28] 62 52
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/empty_RNIKL581 368 54
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/un1_re_set6 339 69
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[50] 635 309
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[11] 300 82
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[10] 70 55
set_location UART_Protocol_1/UART_TX_Protocol_0/UART_TX_Data_0_iv_0_a2_0[0] 374 63
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[29] 306 76
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r[26] 250 49
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[0] 536 118
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[2] 171 52
set_location UART_Protocol_0/mko_0/counter[25] 91 151
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[8] 387 51
set_location UART_Protocol_1/UART_RX_Protocol_0/counter[15] 183 37
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][5] 343 31
set_location Data_Block_0/Test_Generator_0/Test_Data_6[5] 794 136
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/xmit_cntr[1] 278 79
set_location Controler_0/SPI_LMX_0_0/spi_master_0/state_RNO[0] 177 75
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.wptr_gray[2] 644 76
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer[8] 1232 184
set_location Controler_0/SPI_LMX_0/spi_master_0/mosi_1_sqmuxa_i_o3_0_0 97 78
set_location UART_Protocol_1/UART_TX_Protocol_0/counter_c1 415 63
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0[11] 264 75
set_location Data_Block_0/Communication_Builder_0/wait_next_state[0] 1172 133
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr[4] 352 34
set_location Controler_0/gpio_controler_0/read_data_frame_8[13] 165 87
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_1 13 164
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[24] 146 28
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/almostfulli_2_sqmuxa_0_o3 673 69
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[11] 348 124
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Input_Data_2_1[7] 803 133
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[11] 314 73
set_location Controler_0/Command_Decoder_0/Perif_BUSY_5 116 78
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][10] 362 31
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[9] 358 64
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[12] 368 31
set_location Controler_0/SPI_LMX_0_0/spi_master_0/INT_sclk_0_sqmuxa_i_a2 145 75
set_location Communication_Switch_0/read_data_frame_1[1] 222 82
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Test_Generator_Enable_1_sqmuxa_0_a2_0 260 84
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[5] 138 64
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIE43D2[19] 302 63
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_2[6] 314 87
set_location USB_3_Protocol_0/Communication_TX_Arbiter2_0/state_reg[0] 326 52
set_location USB_3_Protocol_0/ft601_fifo_interface_0/AF_DATA_Buffer_Z[23] 416 16
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_10_0_a2[2] 451 57
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[34] 326 60
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Input_Data_1_0[8] 757 136
set_location USB_3_Protocol_0/ft601_fifo_interface_0/un4_ftdi_nrxf 347 21
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[3] 484 61
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[19] 919 234
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z[10] 326 49
set_location Controler_0/ADI_SPI_0/un1_tx_data_buffer[5] 121 84
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_top_fwft_r 1183 151
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[33] 139 28
set_location UART_Protocol_1/UART_RX_Protocol_0/state_reg_RNO_0[13] 124 36
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[6] 271 60
set_location USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_1_a2[30] 333 48
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIQDF61[39] 359 60
set_location Data_Block_0/Communication_Builder_0/state_reg[1] 1182 133
set_location UART_Protocol_1/UART_TX_Protocol_0/counter[1] 410 64
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_1_0[14] 324 81
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1_i_m2[4] 132 30
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[4] 436 55
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[16] 1189 126
set_location Controler_0/gpio_controler_0/Falling_Edge_Detector.1.un87_inputs 133 87
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[0] 71 55
set_location UART_Protocol_1/UART_RX_Protocol_0/Other_Detect 154 37
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[31] 392 58
set_location Controler_0/gpio_controler_0/Inputs_Last[8] 130 97
set_location Controler_0/Command_Decoder_0/state_reg_RNO[2] 167 63
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_7 395 123
set_location Controler_0/Command_Decoder_0/counter[16] 100 61
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[3] 508 115
set_location Controler_0/SPI_LMX_0_0/spi_master_0/un1_INT_sclk_u 156 75
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[8] 54 46
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[8] 753 118
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.wptr[1] 266 28
set_location Data_Block_0/Communication_Builder_0/Packet_Counter[8] 1184 172
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[12] 328 88
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[8] 74 79
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_bit_cnt_4[3] 186 51
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r[11] 1069 157
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r 524 115
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_2[9] 231 75
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[6] 48 48
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk17.u_corefifo_fwft/middle_dout[0] 1100 157
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[39] 280 61
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un7_almostfulli_assert 1109 159
set_location Controler_0/REGISTERS_0/state_reg_ns_i_a2[5] 113 78
set_location Controler_0/Reset_Controler_0/read_data_frame[5] 210 73
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m72_0 129 78
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[0] 66 48
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[10] 502 61
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_update_dout 1111 171
set_location Controler_0/SPI_LMX_0/SPI_interface_0/rx_data_frame[13] 203 88
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m3 415 57
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_10 389 123
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[6] 116 37
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[14] 267 58
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r[10] 1097 154
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[25] 330 57
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[31] 325 73
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[17] 91 84
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNII5F61[35] 358 60
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[7] 356 64
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[38] 2051 210
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[2] 96 54
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_11_0_a2[1] 457 54
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_2[1] 295 87
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[0] 1267 184
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[3] 40 46
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[11] 925 141
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[5] 280 76
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_bit_sel[2] 322 79
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[10] 62 49
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv[1] 291 87
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_9 1134 141
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[7] 132 51
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Start_ADDR_1[5] 1200 207
set_location Controler_0/Answer_Encoder_0/periph_data_7_2[12] 180 84
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[4] 113 64
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER[15] 176 91
set_location UART_Protocol_1/UART_RX_Protocol_0/state_reg_ns[13] 142 36
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNO_1 126 60
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[18] 156 73
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[5] 155 54
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft_RNO_0 987 126
set_location Controler_0/gpio_controler_0/TMP_OR_Counter_Input[1] 64 88
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[3] 352 64
set_location Controler_0/ADI_SPI_1/data_counter[1] 182 82
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r[25] 359 49
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_0[7] 287 96
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER[3] 164 91
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[24] 403 55
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/emptyi_fwftlto10_6 204 48
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[9] 214 64
set_location UART_Protocol_0/UART_TX_Protocol_0/un1_state_reg_3_i_a2_0_a2 332 78
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[58] 263 228
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.wptr[7] 680 73
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1[2] 1071 156
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_valid_RNIP76E1 1110 171
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_gray_3[1] 326 30
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[39] 331 60
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[21] 386 60
set_location Controler_0/SPI_LMX_0/spi_master_0/rx[10] 204 88
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[5] 150 64
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/empty 319 124
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[36] 241 64
set_location Data_Block_0/Test_Generator_0/Test_Data_7[8] 557 136
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[0] 805 88
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[13] 302 55
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[12] 168 72
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1[9] 1299 186
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m10_1 362 54
set_location Controler_0/SPI_LMX_0/spi_master_0/rxBuffer[9] 214 88
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[10] 839 160
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[19] 126 52
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame[15] 326 82
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Input_Data_2_1[7] 601 97
set_location UART_Protocol_0/UART_RX_Protocol_0/First_Nibble_Complementary[2] 34 55
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[1] 506 115
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[7] 732 166
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[3] 1223 145
set_location Controler_0/Reset_Controler_0/read_data_frame[7] 215 73
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_RNO[2] 266 75
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[27] 138 51
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1[7] 1243 183
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[7] 475 64
set_location Controler_0/ADI_SPI_1/sdio_1 127 82
set_location UART_Protocol_1/UART_TX_Protocol_0/un1_state_reg_6_i_a2_0_a2_RNIGF3C 381 63
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_9 1006 123
set_location Controler_0/SPI_LMX_0/spi_master_0/rx[11] 170 88
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[7] 137 52
set_location Controler_0/Command_Decoder_0/decode_vector_RNIEJ9C[3] 108 78
set_location UART_Protocol_0/UART_RX_Protocol_0/Decode_data[4] 16 55
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4_i_m2[34] 145 30
set_location Controler_0/ADI_SPI_1/sclk 119 79
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO[0] 178 63
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[7] 976 181
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[9] 510 58
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[5] 516 57
set_location Controler_0/Command_Decoder_0/decode_vector_RNIDI9C[2] 149 78
set_location Controler_0/ADI_SPI_1/data_counter[6] 187 82
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[3] 373 60
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/REN_d1 357 124
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[8] 683 76
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[5] 426 55
set_location Controler_0/Answer_Encoder_0/periph_data_1[3] 161 84
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/re_set 428 145
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r[7] 135 49
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer[10] 72 85
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[19] 84 51
set_location Controler_0/SPI_LMX_0/spi_master_0/rxBuffer[13] 175 88
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m263 270 54
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[7] 212 64
set_location Data_Block_0/Communication_Builder_0/wait_next_state[1] 1164 133
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/wptr_gray_3[9] 258 27
set_location Controler_0/gpio_controler_0/state_reg_ns_a2[4] 148 81
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[5] 431 151
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[9] 142 51
set_location Controler_0/Command_Decoder_0/counter[14] 98 61
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[0] 94 57
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[12] 812 91
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_0_a2[4] 280 84
set_location Controler_0/Answer_Encoder_0/periph_data_3[9] 188 87
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m35_i_a2_18 169 81
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/un1_D 338 78
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[34] 65 52
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1[11] 1236 183
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[14] 170 72
set_location Controler_0/SPI_LMX_0_0/spi_master_0/state_RNO[1] 167 75
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[14] 387 124
set_location Communication_Switch_0/state_reg[1] 153 82
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][5] 656 76
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[25] 136 34
set_location UART_Protocol_1/UART_RX_Protocol_0/counter[9] 177 37
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[3] 208 64
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk17.u_corefifo_fwft/dout_4_iv_0_13_i_m2_i_m2 1097 156
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[6] 54 49
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[6] 1307 202
set_location UART_Protocol_0/UART_RX_Protocol_0/Decode_data[23] 12 52
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][6] 258 37
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m2_i_o2 117 78
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_count[0] 180 46
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout[22] 259 52
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[0] 229 61
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Number[13] 1225 186
set_location Controler_0/Command_Decoder_0/Perif_BUSY_4 151 78
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[1] 129 48
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_valid 524 118
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[0] 1196 166
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L[9] 270 85
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[9] 431 52
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[7] 44 46
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO_0[16] 317 96
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[39] 287 61
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[57] 1262 144
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/update_dout 243 51
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/empty 526 118
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/un4_fifo_rd_en_0 427 60
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[39] 2267 234
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[9] 136 51
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer_Unsigned[10] 1222 172
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Input_Data_1_0[7] 763 124
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Input_Data_2_1[8] 802 145
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_5_0_a2[10] 369 27
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_shift_11[0] 157 45
set_location Controler_0/ADI_SPI_0/un1_tx_data_buffer[4] 127 84
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[33] 137 28
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[9] 1176 118
set_location Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto25 119 60
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r[37] 126 58
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[5] 1074 160
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4[36] 133 33
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[18] 130 28
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[5] 870 166
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[3] 161 55
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[1] 830 160
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[18] 156 72
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[26] 186 61
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[1] 51 43
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[3] 112 64
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1[5] 265 48
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Input_Data_1_0[8] 623 100
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[15] 63 61
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[9] 174 42
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[22] 40 58
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[2] 428 151
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr[10] 646 70
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[21] 302 60
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_RNO_0[11] 274 75
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[34] 152 48
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[8] 741 124
set_location UART_Protocol_0/UART_TX_Protocol_0/state_reg[9] 334 76
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/wptr_bin_sync2[11] 656 73
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[11] 1256 168
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1[10] 1073 156
set_location Data_Block_0/FIFOs_Reader_0/Event_Size_Counter[0] 1268 181
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][0] 469 58
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[23] 335 55
set_location Controler_0/ADI_SPI_0/tx_data_buffer[2] 120 85
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[12] 1067 139
set_location Controler_0/ADI_SPI_1/addr_counter[9] 167 79
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[51] 788 207
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[21] 395 61
set_location Data_Block_0/Communication_Builder_0/op_ge.un8_frame_counter_golto4 1186 123
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REQ_Counters_Reset_RNO 258 84
set_location Data_Block_0/Communication_Builder_0/state_reg[2] 1193 133
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_6_0_a2[6] 493 63
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/m204 412 15
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[16] 80 54
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_bit_cnt[2] 59 61
set_location Controler_0/ADI_SPI_1/counter_3[3] 118 81
set_location Controler_0/Communication_ANW_MUX_0/Fifo_Full_u_1 200 57
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_RNO_0[8] 273 75
set_location UART_Protocol_1/UART_RX_Protocol_0/counter[29] 197 37
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/xmit_cntr[1] 174 46
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/wptr_bin_sync2[4] 641 73
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1[11] 1069 156
set_location Controler_0/Answer_Encoder_0/periph_data_6[2] 172 84
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/Q[29] 120 54
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[7] 212 55
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[42] 1526 189
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[25] 146 48
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/emptyilto13_7 651 72
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][5] 211 43
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[0] 307 55
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[1] 216 49
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[10] 478 58
set_location Controler_0/Reset_Controler_0/PULSE_LENGTH[14] 238 79
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r[3] 984 175
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Output_Sample_Part_2[11] 294 106
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[38] 120 63
set_location Communication_Switch_0/Communication_vote_vector_RNIMRQD1[1] 338 69
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[31] 112 55
set_location Controler_0/ADI_SPI_1/data_counter[22] 203 82
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[19] 1059 228
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[4] 749 118
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs[3] 83 88
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[6] 90 45
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M[11] 308 91
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Number[8] 1214 198
set_location Controler_0/Reset_Controler_0/read_data_frame[15] 205 73
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Input_Data_2_1[4] 755 124
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIQ8EJ[0] 331 63
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[28] 317 82
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[20] 372 60
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/re_set_RNO 102 45
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[5] 82 43
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[53] 1353 180
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[15] 172 43
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[33] 126 63
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[36] 296 61
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[3] 1072 160
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Address_Unsigned[16] 1373 217
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[10] 59 43
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Input_Data_1_0[6] 802 133
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[3] 992 124
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[3] 98 42
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[12] 1147 118
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets[12] 251 76
set_location Data_Block_0/Communication_Builder_0/Frame_Counter[5] 1181 124
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Size[0] 1239 180
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/m213 432 15
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_2[14] 591 165
set_location Controler_0/gpio_controler_0/Outputs[9] 84 91
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[8] 345 124
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_valid_RNIEJ5N 1196 141
set_location Data_Block_0/Communication_Builder_0/next_state_1[3] 1176 129
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_8_0_a2[4] 211 42
set_location Controler_0/Answer_Encoder_0/periph_data_9[6] 178 84
set_location UART_Protocol_0/UART_TX_Protocol_0/state_reg_ns_0[8] 329 78
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_update_dout 1132 144
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[5] 222 46
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[4] 270 58
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[24] 399 54
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[11] 66 61
set_location Data_Block_0/FIFOs_Reader_0/Event_Size_Counter[2] 1250 181
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/re_set_RNO 1137 141
set_location UART_Protocol_0/UART_TX_Protocol_0/un1_state_reg_4_i_a2_0_a2 330 78
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer_Unsigned[15] 1227 172
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/fifo_valid 1106 172
set_location Data_Block_0/Communication_Builder_0/Frame_Counter_Reset_N_i_a2_RNINUMA1 1185 123
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Input_Data_1_0[9] 765 124
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[31] 320 82
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/TRG_Unit_Detect_RNO 433 99
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][8] 668 73
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[9] 174 75
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/fifo_valid_RNILG241_0 252 57
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Address_Unsigned[13] 1370 217
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][6] 51 49
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][1] 424 58
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO[0] 142 63
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIKU7C1[9] 298 60
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[4] 245 37
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[2] 262 34
set_location Controler_0/ADI_SPI_0/sclk 137 82
set_location UART_Protocol_1/UART_RX_Protocol_0/counter[14] 182 37
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][2] 328 31
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv[12] 333 84
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[10] 255 28
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[3] 424 55
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[19] 312 73
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[1] 506 61
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[9] 1144 118
set_location Controler_0/SPI_LMX_0/spi_master_0/clk_toggles_lm_0[3] 94 81
set_location Controler_0/gpio_controler_0/read_data_frame_8_0[11] 133 90
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer[18] 1247 175
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[6] 111 51
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[1] 37 49
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[26] 138 54
set_location Controler_0/Answer_Encoder_0/periph_data_8_i_m2_2[9] 187 72
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[5] 289 79
set_location UART_Protocol_0/UART_TX_Protocol_0/state_reg[2] 326 76
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q[7] 348 48
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[15] 63 60
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/wptr_gray_3[12] 690 72
set_location USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_1[25] 300 48
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_9 1081 174
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_11_0_a2[4] 656 75
set_location UART_Protocol_0/UART_RX_Protocol_0/Second_Nibble_Value[0] 32 55
set_location UART_Protocol_0/UART_TX_Protocol_0/state_reg[7] 328 76
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_6_0_a2[9] 661 72
set_location Controler_0/gpio_controler_0/Outputs_RNO[4] 138 90
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[10] 171 43
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[13] 446 106
set_location Controler_0/SPI_LMX_0/spi_master_0/rxBuffer_0_sqmuxa_i_0 96 81
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Input_Data_2_1[8] 621 100
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[23] 95 49
set_location UART_Protocol_1/UART_RX_Protocol_0/counter[28] 196 37
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][6] 232 52
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[23] 79 58
set_location Controler_0/Answer_Encoder_0/cmd_ID[5] 164 61
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rx[10] 181 70
set_location UART_Protocol_0/UART_RX_Protocol_0/Detect_state_reg_ns_1_0_.m11_0_1 32 51
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/re_set 1096 157
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Input_Data_2_1[10] 563 133
set_location Controler_0/Answer_Encoder_0/periph_data_1[6] 156 84
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[1] 48 43
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/samples[0] 179 46
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_50[5] 74 90
set_location UART_Protocol_0/UART_TX_Protocol_0/state_reg[8] 324 76
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[52] 1443 114
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_lcry_RNO 172 48
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_8 1096 171
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[2] 187 75
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer[0] 115 85
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[18] 119 52
set_location UART_Protocol_0/mko_0/counter[8] 74 151
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[2] 92 42
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Threshold[1] 318 91
set_location Data_Block_0/Communication_Builder_0/Read_Sample_0[5] 1646 277
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIRER91 1186 150
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[14] 101 43
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[4] 1328 187
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[20] 87 85
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[1] 990 124
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4[12] 248 48
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r[19] 356 49
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[14] 168 42
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[0] 426 151
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[1] 474 61
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[30] 62 58
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M[6] 286 97
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m154 332 60
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][1] 257 34
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Trigger_Edge_Location_16_ss0 349 96
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[33] 1006 279
set_location Controler_0/SPI_LMX_0_0/spi_master_0/clk_toggles[0] 150 73
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer[6] 108 85
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[4] 173 64
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][5] 327 28
set_location Controler_0/ADI_SPI_0/counter[2] 134 79
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[5] 49 49
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m174 330 60
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_enable 93 79
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[9] 271 37
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m65 258 57
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.wptr[13] 686 73
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[23] 157 73
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[2] 1166 261
set_location Controler_0/Command_Decoder_0/AE_CMD_Data_RNIMUCN[7] 200 75
set_location Controler_0/SPI_LMX_0_0/spi_master_0/mosi_1_RNO 154 75
set_location Controler_0/ADI_SPI_1/wr_addr_buffer[8] 136 76
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/re_set_RNO 356 123
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[8] 1298 187
set_location Data_Block_0/FIFOs_Reader_0/Event_Number_Counter[7] 1219 202
set_location UART_Protocol_1/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto15_0 177 33
set_location Controler_0/gpio_controler_0/Falling_Edge_Detector.12.un142_inputs 112 96
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/fifo_valid 54 58
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r4_0_a2 379 15
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Order_Unsigned[0] 1212 175
set_location Controler_0/Reset_Controler_0/un1_write_signal_1_0 214 75
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_1_1_i_o2[0] 672 69
set_location Controler_0/ADI_SPI_0/data_counter[23] 228 91
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[12] 276 70
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[0] 249 46
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[7] 318 70
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[29] 318 82
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[3] 161 52
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[7] 1227 145
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[0] 425 57
set_location Controler_0/ADI_SPI_1/un1_wr_addr_buffer[0] 132 72
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1[9] 255 48
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[1] 1221 145
set_location UART_Protocol_0/UART_RX_Protocol_0/Second_Nibble_Value[2] 24 55
set_location Data_Block_0/Test_Generator_0/Test_Data_1[8] 377 100
set_location Controler_0/Answer_Encoder_0/periph_data[15] 197 69
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[53] 1388 33
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_bit_cnt[0] 49 61
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[13] 746 124
set_location Controler_0/gpio_controler_0/read_data_frame_8_2[8] 126 96
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[31] 115 54
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[11] 328 58
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][7] 671 76
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[14] 519 115
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_bit_sel_RNO[2] 366 63
set_location Controler_0/SPI_LMX_0_0/spi_master_0/clk_toggles_lm_0[1] 154 72
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[9] 293 73
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[3] 235 48
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/sc_r[7] 218 52
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[1] 325 58
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[1] 280 64
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[9] 433 52
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[33] 96 45
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r[28] 132 49
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Input_Data_2_1[5] 817 106
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[2] 52 43
set_location UART_Protocol_1/UART_RX_Protocol_0/Decode_data[20] 72 37
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m10 182 45
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/m153 405 15
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r[4] 1132 184
set_location Data_Block_0/Communication_Builder_0/state_reg_RNI6OLB2[9] 1190 99
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[32] 117 42
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[25] 130 51
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[31] 347 88
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[5] 246 64
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[22] 415 315
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_0_a2[0] 321 72
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[32] 996 279
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[6] 60 43
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[35] 332 57
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/fifo_valid 427 61
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/REN_d1_RNIG4BQ 415 60
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[11] 185 61
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNISK5D2[22] 334 54
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rcv_sm.rx_state18_NE_0 183 51
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[28] 281 82
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[26] 120 42
set_location Controler_0/Reset_Controler_0/PULSE_INT_Mask[11] 272 76
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Event_Start_In_Frame 320 100
set_location Controler_0/Command_Decoder_0/cmd_data[16] 87 70
set_location Controler_0/ADI_SPI_1/data_counter[12] 193 82
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_5_0_a2[10] 361 30
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[2] 272 57
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r[8] 1075 157
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[19] 159 73
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[31] 301 70
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_bin_sync2[13] 337 34
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/sc_r[3] 214 52
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Input_Data_2_1[0] 403 97
set_location Data_Block_0/Communication_Builder_0/Read_Sample_2[5] 1193 277
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[6] 279 58
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z[2] 276 52
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[10] 182 61
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs_1[9] 82 96
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r[0] 1247 184
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[7] 1262 184
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[12] 253 58
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r[2] 910 175
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[3] 1123 172
set_location Controler_0/Reset_Controler_0/Counter_EXT_PULSE[15] 235 70
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[10] 1202 151
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M[13] 330 85
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[7] 483 58
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIVLVL[8] 96 36
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[4] 221 46
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1[10] 986 174
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[7] 55 46
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[11] 444 106
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0[8] 267 75
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_1[0] 443 108
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI6SU82[2] 285 57
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[1] 304 64
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIO9D61[29] 333 54
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m134 263 57
set_location USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_1_a2[12] 324 48
set_location Communication_Switch_0/state_reg[5] 146 82
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[5] 174 52
set_location Controler_0/gpio_controler_0/read_data_frame_8_0_i_m2[5] 95 87
set_location Controler_0/SPI_LMX_0/spi_master_0/un1_receive_transmit_0_sqmuxa_0_0 90 78
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4[32] 123 27
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4[21] 164 36
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r[4] 1072 157
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[0] 1165 151
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/ALL_FIFO_Enable 389 106
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r[9] 1197 139
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[1] 404 54
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/tx_byte[2] 318 79
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[26] 265 64
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[22] 163 72
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[30] 296 63
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[17] 136 54
set_location UART_Protocol_0/UART_TX_Protocol_0/state_reg[0] 326 79
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[3] 660 79
set_location UART_Protocol_0/UART_TX_Protocol_0/counter_RNO[0] 341 75
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/txrdy_int_1_sqmuxa_i 361 60
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_4[0] 530 180
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr[8] 356 34
set_location Data_Block_0/FIFOs_Reader_0/Event_Number_Counter[11] 1223 202
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[7] 268 61
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_0_a2[6] 399 63
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[8] 115 45
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1[11] 985 174
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[10] 2186 309
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_0[0] 430 105
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r[6] 1223 169
set_location UART_Protocol_0/UART_RX_Protocol_0/counter[10] 106 73
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIRHV82[9] 299 60
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer[14] 78 85
set_location Controler_0/SPI_LMX_0/spi_master_0/un1_reset_n_inv_2_0_m3 101 78
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/Q[3] 356 54
set_location Data_Block_0/FIFOs_Reader_0/Event_Size_Counter[7] 1255 181
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[9] 293 79
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[6] 401 64
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNISN8D2[31] 337 57
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r[4] 928 139
set_location Controler_0/gpio_controler_0/Falling_Edge_Detector.14.un152_inputs 119 96
set_location Data_Block_0/FIFOs_Reader_0/state_reg_ns_0_a2[1] 1256 198
set_location Data_Block_0/FIFOs_Reader_0/state_reg[5] 1263 199
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0_5 49 57
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r[6] 1133 184
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.wptr[0] 265 28
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/tx_hold_reg[7] 377 64
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[1] 283 201
set_location Controler_0/REGISTERS_0/state_reg[3] 118 79
set_location Data_Block_0/Communication_Builder_0/Event_Start_ADDR_Buffer[8] 1277 214
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_count[0] 39 64
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[3] 1195 151
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_gray_3[10] 367 30
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[3] 1119 142
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[9] 279 64
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[11] 324 58
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[51] 878 216
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r[11] 1098 154
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[17] 300 72
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][4] 501 64
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un5_almostfulli_assertlto8 226 60
set_location Data_Block_0/Communication_Builder_0/Read_Sample_3[9] 1192 100
set_location UART_Protocol_0/UART_RX_Protocol_0/state_reg[3] 43 52
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO 224 51
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[0] 158 52
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[8] 1175 118
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Address_Unsigned[3] 1360 217
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/m72_fast 363 15
set_location UART_Protocol_0/UART_TX_Protocol_0/state_reg_RNO[0] 326 78
set_location Controler_0/Reset_Controler_0/EXT_ADC_Reset_N 237 69
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[14] 436 16
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r[13] 329 64
set_location Controler_0/gpio_controler_0/read_data_frame[11] 147 88
set_location Controler_0/Command_Decoder_0/state_reg_ns_i_5[0] 164 63
set_location Controler_0/Answer_Encoder_0/periph_data_9[11] 191 87
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Input_Data_1_0[4] 407 100
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_0_a2[0] 217 48
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1[10] 1281 189
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[18] 92 75
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r[2] 1071 157
set_location UART_Protocol_0/mko_0/counter[12] 78 151
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[1] 1121 172
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[8] 245 64
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[10] 1175 151
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_2[0] 891 150
set_location Controler_0/SPI_LMX_0/spi_master_0/clk_toggles_lm_0[2] 95 81
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[34] 130 45
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[5] 277 76
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[5] 397 60
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_2[16] 1501 171
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Enable_RNO 1193 99
set_location Controler_0/ADI_SPI_0/data_counter[26] 231 91
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[27] 96 51
set_location Controler_0/Reset_Controler_0/read_data_frame_6[15] 205 72
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[10] 1230 145
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER[12] 123 91
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[0] 180 64
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[13] 79 81
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[14] 590 166
set_location Data_Block_0/Communication_Builder_0/Packet_Counter[4] 1180 172
set_location Controler_0/Answer_Encoder_0/periph_data_1[1] 160 81
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[13] 406 63
set_location Controler_0/Command_Decoder_0/state_reg_ns_i_a2_0_0[5] 157 63
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/REN_d1 421 145
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r[1] 134 61
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[32] 114 54
set_location Controler_0/Answer_Encoder_0/periph_data_7[13] 193 87
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Number[12] 1212 189
set_location Controler_0/ADI_SPI_1/addr_counter[22] 180 79
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/rx_data_frame[10] 190 73
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[38] 151 28
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv[12] 251 75
set_location UART_Protocol_1/UART_RX_Protocol_0/Diag_Valid_0_i_a2_4_RNIMLOK1 141 36
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_0_a2[0] 468 60
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO_0[10] 331 96
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[17] 1208 114
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr[13] 649 70
set_location Controler_0/SPI_LMX_0/SPI_interface_0/rx_data_frame[11] 190 88
set_location UART_Protocol_1/Communication_TX_Arbiter2_0/state_reg_Z[2] 368 55
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0 456 60
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[2] 446 64
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIIF3F1[0] 154 9
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/TRG_Unit_Detect_RNO 352 96
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[8] 813 88
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[7] 120 45
set_location Data_Block_0/Test_Generator_0/Test_Data_3[5] 290 97
set_location Data_Block_0/Test_Generator_0/Test_Data_1[6] 375 100
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[4] 372 58
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer[3] 193 64
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI8U2D2[17] 325 54
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[9] 214 55
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[3] 208 55
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1[6] 264 48
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[3] 1216 142
set_location Data_Block_0/Test_Generator_0/Test_Data_5[9] 762 127
set_location Controler_0/ADI_SPI_0/data_counter[13] 218 91
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0[15] 252 72
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[25] 258 64
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[5] 228 52
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_lcry_RNO_0 852 150
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r[2] 927 139
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m265_e 495 57
set_location UART_Protocol_1/UART_RX_Protocol_0/counter[7] 175 37
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.empty_r_4_f0_RNO 360 24
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[7] 1300 190
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[3] 181 76
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_2[12] 1182 261
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[9] 332 97
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[17] 324 55
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[1] 1117 142
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/empty 249 58
set_location Data_Block_0/Test_Generator_0/Test_Data_2[8] 617 100
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[31] 326 57
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[10] 478 64
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_8 359 123
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/Q[22] 154 51
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[8] 329 70
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[5] 1225 145
set_location Data_Block_0/Communication_Builder_0/Packet_Counter[6] 1182 172
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER[1] 162 91
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[4] 934 142
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Input_Data_2_1[3] 767 124
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[1] 242 37
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[34] 252 64
set_location UART_Protocol_1/UART_RX_Protocol_0/counter[2] 170 37
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[25] 95 70
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[26] 139 55
set_location Controler_0/gpio_controler_0/read_data_frame[4] 150 88
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout[30] 261 49
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/rx_data_frame[11] 189 73
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[5] 440 60
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[8] 789 151
set_location Controler_0/gpio_controler_0/read_data_frame_8_2[10] 83 90
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][7] 251 46
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/RDATA_r[11] 324 64
set_location Controler_0/SPI_LMX_0/SPI_interface_0/rx_data_frame[10] 200 85
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[1] 218 46
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[5] 84 48
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r[12] 251 49
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[8] 145 45
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[6] 198 43
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIJ82D2[10] 278 57
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Output_Sample_Part_2[9] 827 106
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[11] 1146 118
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_i_m2[29] 400 57
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[1] 1043 211
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[2] 267 61
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[5] 402 60
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift[3] 156 46
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_0[8] 280 96
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[3] 389 52
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1[1] 1153 180
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.empty_r10_2 630 72
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[37] 254 58
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Input_Data_1_0[10] 562 133
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[30] 303 76
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_shift_11[5] 26 60
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[10] 229 43
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/fwft_Q_r_Z[7] 1383 202
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/re_pulse_d1 201 58
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[1] 254 82
set_location Controler_0/ADI_SPI_1/counter_3[1] 115 81
set_location USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_1[23] 306 48
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[37] 87 43
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv[8] 268 75
set_location Clock_Reset_0/Synchronizer_0/Chain_rep[1] 342 82
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_11 355 123
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/Q[25] 133 48
set_location Controler_0/gpio_controler_0/read_data_frame_8[8] 145 87
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[9] 66 43
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[12] 442 145
set_location UART_Protocol_1/mko_0/counter[17] 125 70
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Input_Data_1_0[9] 299 97
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[23] 45 58
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER[0] 161 91
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/Q[5] 154 54
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_1_9_0_a2[0] 253 33
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r[4] 269 52
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[3] 307 69
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_7_0_a2[5] 522 57
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8_CLK_GATING_AND2 343 81
set_location Data_Block_0/Communication_Builder_0/Event_Number_Buffer[16] 1199 175
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][2] 522 61
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[9] 178 52
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[5] 653 76
set_location Controler_0/ADI_SPI_0/un1_state_reg_9_i_0 133 81
set_location Data_Block_0/Communication_Builder_0/wait_next_state[8] 1177 127
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[13] 974 124
set_location Controler_0/Answer_Encoder_0/periph_data_8_i_m2_2[7] 186 72
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[20] 88 76
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M[11] 285 91
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[6] 229 52
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[10] 1250 187
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Output_Sample_Part_2[11] 481 97
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[16] 106 48
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Input_Data_2_1[9] 797 145
set_location Controler_0/Answer_Encoder_0/periph_data_7_2[4] 186 84
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNII8V82[6] 353 57
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_4_f0 52 57
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[7] 165 52
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[1] 159 52
set_location Controler_0/ADI_SPI_0/sdio_11_1_u_i_m2_1_0 154 84
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[39] 279 61
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_7 281 78
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_8_0_a2[4] 447 54
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[6] 450 64
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer[5] 192 64
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Order_Unsigned[14] 1226 175
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_2[5] 1192 276
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L[15] 327 91
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][10] 67 49
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/re_set 521 115
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[0] 91 58
set_location Controler_0/ADI_SPI_0/rx_data_buffer[2] 164 82
set_location Controler_0/Answer_Encoder_0/periph_data_2[1] 196 84
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIB13D2[18] 310 63
set_location Data_Block_0/FIFOs_Reader_0/Event_Size_Counter[10] 1258 181
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/empty_RNI1K821 371 54
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r[3] 1078 157
set_location UART_Protocol_1/UART_TX_Protocol_0/Part_TX_Data[3] 372 64
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[27] 77 51
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[29] 333 55
set_location Controler_0/ADI_SPI_0/tx_data_buffer[1] 126 85
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[1] 124 46
set_location Controler_0/Answer_Encoder_0/periph_data[14] 195 69
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_1[0] 739 126
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[37] 104 55
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[5] 183 76
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1[1] 252 45
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft 240 37
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[31] 308 70
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1[9] 1197 138
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[2] 258 33
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[14] 81 82
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_50[10] 76 90
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[0] 1192 151
set_location Controler_0/Reset_Controler_0/read_data_frame_6[1] 243 84
set_location Controler_0/ADI_SPI_1/data_counter[25] 206 82
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1[4] 990 174
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[21] 84 58
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Order_Unsigned[18] 1230 175
set_location Controler_0/ADI_SPI_1/addr_counter[26] 184 79
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[9] 247 42
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[0] 295 57
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[23] 388 58
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1_i_m2[5] 156 27
set_location Controler_0/Command_Decoder_0/state_reg_ns_i_2[0] 148 60
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_full_int_1_sqmuxa_i_1 51 60
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[3] 1198 136
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[17] 172 73
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Input_Data_1_0[5] 766 124
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/un1_afull_r_1_sqmuxa_i_o2 1082 156
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/fifo_valid_RNIEI291 246 57
set_location UART_Protocol_0/UART_RX_Protocol_0/ETX_Detect_0_sqmuxa_0_a2 39 51
set_location Controler_0/ADI_SPI_0/data_counter[16] 221 91
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[12] 399 58
set_location Controler_0/gpio_controler_0/Outputs[7] 96 97
set_location Controler_0/Answer_Encoder_0/periph_data_9[12] 181 84
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[10] 1329 187
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_11 1004 123
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][7] 661 73
set_location Controler_0/Reset_Controler_0/Counter_EXT_PULSE[0] 220 70
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[21] 1662 180
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Input_Data_2_1[9] 623 97
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[6] 43 46
set_location Controler_0/Command_Decoder_0/counter[15] 99 61
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.empty_r 626 73
set_location Controler_0/gpio_controler_0/OR_counter_input.15.TMP_OR_Counter_Input_16[12] 63 90
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[17] 270 82
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/make_xmit_clock.xmit_cntr_3_1.SUM[1] 278 78
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[39] 82 55
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[10] 68 49
set_location Controler_0/gpio_controler_0/read_data_frame_8_1[10] 167 87
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[8] 808 91
set_location Data_Block_0/Test_Generator_0/Test_Data_0_1[6] 807 106
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rx[11] 180 70
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_1[0] 875 150
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r[4] 137 61
set_location Controler_0/ADI_SPI_0/data_counter[22] 227 91
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[11] 105 58
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[2] 160 55
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/update_middle 269 54
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Input_Data_2_1[6] 341 97
set_location USB_3_Protocol_0/Synchronizer_0/Chain[1] 348 16
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/empty_RNO 199 48
set_location Data_Block_0/FIFOs_Reader_0/state_reg_ns_a3[2] 1200 198
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_9 1208 150
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_2[12] 325 84
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_1_i_o2[0] 655 72
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_bin_sync2[6] 356 28
set_location UART_Protocol_1/UART_TX_Protocol_0/state_reg_RNIEHJ6[12] 169 69
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[9] 290 58
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[36] 133 34
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[4] 268 34
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[10] 47 46
set_location Data_Block_0/FIFOs_Reader_0/state_reg_RNISU6T[4] 1248 201
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/REN_d1_RNIPMLG 986 126
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m14 173 45
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[6] 271 61
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/un4_update_dout 274 54
set_location Controler_0/gpio_controler_0/read_data_frame_8_3[13] 89 87
set_location Data_Block_0/Communication_Builder_0/state_reg[13] 1195 133
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO 238 54
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Input_Data_2_1[3] 826 106
set_location Controler_0/SPI_LMX_0/spi_master_0/un1_reset_n_inv_0_o3 93 78
set_location UART_Protocol_0/UART_RX_Protocol_0/Second_Nibble_Value[1] 26 55
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_2[4] 1191 276
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[2] 264 69
set_location UART_Protocol_0/UART_RX_Protocol_0/Decode_data[5] 17 55
set_location Controler_0/Answer_Encoder_0/periph_data_6[6] 158 84
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[11] 1224 142
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r[2] 993 175
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[11] 1614 168
set_location Controler_0/Communication_ANW_MUX_0/Fifo_Full_u 197 57
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[35] 1545 144
set_location Controler_0/Answer_Encoder_0/cmd_ID[0] 166 61
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Size[8] 1237 180
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[1] 285 79
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L[6] 277 97
set_location UART_Protocol_0/UART_TX_Protocol_0/un1_state_reg_1_i_a2_0_a2 331 78
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/Q[9] 137 48
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_2[13] 1186 261
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[4] 809 88
set_location Controler_0/gpio_controler_0/read_data_frame_8_1_i_m2[13] 156 87
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[49] 1066 255
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m94 254 57
set_location Data_Block_0/Communication_Builder_0/wait_next_state[12] 1168 133
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[24] 979 42
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[22] 294 69
set_location UART_Protocol_1/UART_RX_Protocol_0/UART_RX_OE_N_0_a4_0_a2 136 36
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs[6] 72 97
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_shift_11[3] 43 54
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[13] 350 124
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memraddr_r_cry_cy_RNO[0] 313 30
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[38] 132 42
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.empty_r_4_f0 220 30
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[1] 350 64
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[5] 432 61
set_location Data_Block_0/FIFOs_Reader_0/Event_Number_Counter[17] 1229 202
set_location Communication_Switch_0/DataFifo_RD_1_1 337 69
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[2] 476 60
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[8] 278 55
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO_0 239 57
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[10] 407 109
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[24] 134 54
set_location Controler_0/Answer_Encoder_0/cmd_CDb 160 58
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z[12] 325 49
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[17] 240 61
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Input_Data_1_0[5] 604 97
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1[1] 1068 156
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/RDATA_r4_i_o2 1083 153
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rcv_cnt.receive_count_3_i_o4[0] 40 60
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/make_xmit_clock.xmit_clock8 170 45
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNI2FUB1[0] 103 36
set_location UART_Protocol_0/UART_RX_Protocol_0/First_Nibble_Value[3] 31 55
set_location UART_Protocol_1/UART_RX_Protocol_0/state_reg_ns_a4[4] 131 36
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr[7] 355 34
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[6] 206 43
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m2_i_o2_i 112 78
set_location Data_Block_0/Communication_Builder_0/state_reg[7] 1187 127
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[11] 1178 118
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_valid_RNIU8341 55 57
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[37] 1205 210
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/FIFO_Event_Data_1[0] 321 100
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[38] 329 61
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[8] 434 151
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[12] 1105 145
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_10 353 123
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[22] 291 54
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m35_i_a2 168 81
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r[19] 262 49
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_RNO_0[14] 269 78
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_4_f0 192 48
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[28] 397 58
set_location Data_Block_0/Communication_Builder_0/wait_next_state[9] 1179 130
set_location UART_Protocol_1/mko_0/counter[16] 124 70
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1[11] 1152 180
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rx[7] 192 73
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memraddr_r_cry_cy_RNO_1[0] 307 24
set_location Controler_0/Answer_Encoder_0/state_reg_RNO[4] 159 57
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[5] 473 64
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[2] 219 46
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[13] 1094 172
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r[5] 1159 181
set_location USB_3_Protocol_0/ft601_fifo_interface_0/state_reg_RNIOM7T1[2] 357 15
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[16] 330 72
set_location Controler_0/ADI_SPI_0/addr_counter[12] 229 88
set_location Controler_0/Reset_Controler_0/Counter_INT_PULSE[0] 244 79
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/empty_RNO 1108 171
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[35] 333 58
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r[22] 263 52
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Input_Data_2_1[7] 764 136
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/wptr_bin_sync2[12] 655 73
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout[5] 280 49
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[26] 315 82
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[0] 217 43
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[2] 284 73
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[6] 498 63
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[9] 1195 142
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m35_i_a2_15 250 87
set_location Controler_0/gpio_controler_0/Inputs_Last[0] 130 88
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/re_pulse_d1 129 61
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_5[7] 319 84
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/re_set_RNO 1217 144
set_location UART_Protocol_0/UART_RX_Protocol_0/state_reg_ns_a4[9] 28 51
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[9] 143 52
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[22] 429 61
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[5] 252 36
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/m150 400 15
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[4] 283 75
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[0] 307 54
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[18] 292 75
set_location Controler_0/gpio_controler_0/CLEAR_REG_INPUTs_RISING_COUNTER 136 85
set_location Controler_0/Command_Decoder_0/AE_CMD_Data_RNIAMTD2[2] 98 96
set_location USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[30] 228 9
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C21 1308 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C42 2256 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C17 732 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C11 2076 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C27 1380 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C37 1452 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C37 1380 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C55 2364 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C56 1416 68
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C11 912 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C17 804 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C37 1344 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C18 696 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C25 2184 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C42 1524 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C2 1020 260
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C10_COREFIFO_C10_0_LSRAM_top_R0C13 540 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C32 324 341
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C4 396 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C19 1056 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C38 2004 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C37 1488 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C8 1488 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C48 1704 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C1 252 149
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C5 1020 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C37 1416 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C6 804 68
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C11 768 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C7 2256 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C48 1668 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C40 1824 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C23 1272 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C26 2148 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C3 1092 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C39 2148 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C0 732 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C5 2004 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C49 840 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C11 2112 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C5 1896 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C8 1308 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C25 2004 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C5 2004 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C43 2292 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C48 1788 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C55 2364 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C18 948 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C24 1020 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C7 2040 41
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C8_COREFIFO_C8_0_LSRAM_top_R0C3 432 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C34 1272 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C4 1860 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C6 768 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C58 360 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C7 2040 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C43 2220 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C1 108 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C43 2400 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C55 2328 260
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C7 1128 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C18 0 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C10 2184 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C43 2364 149
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C3 324 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C38 2148 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C18 216 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C35 1668 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C41 1788 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C16 660 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C5 1968 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C16 360 341
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C8 1092 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C52 1704 149
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C1 180 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C33 72 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C38 1704 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C4 2004 287
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C6 216 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C52 1488 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C6 504 95
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C10 432 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C43 2220 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C1 252 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C38 1896 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C16 504 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C33 36 287
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C0 1236 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C0 468 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C56 1452 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C0 324 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C26 2400 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C51 804 206
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C8_COREFIFO_C8_0_LSRAM_top_R0C9 252 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C2 1092 233
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C2 1128 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C6 540 122
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C4 1056 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C38 2040 260
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C0 396 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C5 1824 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C4 1668 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C10 2256 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C20 1632 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C5 1932 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C55 2400 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C27 1200 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C23 1632 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C36 1596 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C56 1344 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C9 732 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C10 2040 287
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C6_COREFIFO_C6_0_LSRAM_top_R0C0 108 68
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C10_COREFIFO_C10_0_LSRAM_top_R0C3 624 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C22 504 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C33 360 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C53 1524 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C2 1200 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C9 1092 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C52 1308 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C40 2040 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C22 468 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C9 1308 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C7 2220 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C26 2220 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C3 1056 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C40 1860 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C52 1632 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C36 1344 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C1 36 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C32 180 314
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C8_COREFIFO_C8_0_LSRAM_top_R0C8 396 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C23 1632 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C36 1632 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C20 1380 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C43 2220 149
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C4 696 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C59 1668 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C54 252 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C11 2184 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C55 2292 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C0 72 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C52 1488 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C33 504 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C0 588 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C36 1272 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C40 1932 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C59 1752 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C49 948 341
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C1 588 95
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C5 216 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C19 876 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C43 2328 179
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C2 180 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C8 1236 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C40 1824 179
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C1 36 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C38 1632 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C21 1668 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C41 1560 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C7 2184 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C23 1380 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C56 1200 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C58 660 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C11 2004 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C9 768 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C58 468 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C39 2364 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C25 1968 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C57 2256 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C53 1560 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C10 2364 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C42 2400 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C0 840 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C50 588 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C59 1968 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C27 1308 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C10 2112 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C20 1596 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C59 1704 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C41 1968 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C35 1824 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C55 2364 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C5 2040 341
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C3 36 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C9 1236 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C9 948 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C22 396 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C36 1416 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C18 468 149
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C8 324 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C37 1272 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C7 2148 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C27 1380 368
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C10_COREFIFO_C10_0_LSRAM_top_R0C11 660 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C4 1752 368
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C3 660 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C8 1416 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C59 2004 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C19 840 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C8 1524 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C32 216 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C57 2040 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C57 2148 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C58 288 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C25 1932 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C53 1416 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C20 1452 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C1 108 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C1 624 233
set_location Data_Block_0/Event_Info_RAM_Block_0/PF_DPSRAM_C7_0_Event_Start_ADDR/PF_DPSRAM_C7_0/PF_DPSRAM_C7_PF_DPSRAM_C7_0_PF_DPSRAM_R0C0 1200 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C5 1932 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C6 768 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C17 912 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C9 1128 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C59 1788 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C57 2184 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C4 2256 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C22 252 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C54 72 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C35 1596 68
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C0 144 122
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C6 660 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C41 1860 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C25 2076 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C51 912 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C24 1164 68
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C10_COREFIFO_C10_0_LSRAM_top_R0C5 696 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C18 432 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C17 696 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C26 2040 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C19 876 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C36 1488 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C54 108 233
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C0 840 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C16 540 341
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C0 72 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C34 1236 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C23 1596 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C19 1128 233
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C8 840 95
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C10 1056 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C33 396 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C17 768 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C2 1020 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C48 1752 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C58 252 206
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C10 768 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C43 2256 179
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C9 948 122
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C8_COREFIFO_C8_0_LSRAM_top_R0C11 360 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C54 216 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C27 1128 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C3 1200 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C5 1860 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C49 804 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C21 1704 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C49 948 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C34 1308 95
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C5 840 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C59 1632 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C55 2436 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C49 912 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C6 540 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C4 1524 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C1 732 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C58 180 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C37 1344 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C2 1092 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C6 732 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C38 1668 233
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C9 732 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C57 2004 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C50 660 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C2 1056 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C4 1788 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C36 1560 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C18 504 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C42 2364 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C58 0 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C50 624 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C4 2076 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C53 1416 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C50 624 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C21 1668 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C1 432 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C39 2328 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C18 540 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C19 984 260
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C7 396 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C3 1128 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C20 1668 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C53 1308 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C6 624 122
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C3 1092 149
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C3 288 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C43 2256 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C10 2148 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C53 1488 41
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C10_COREFIFO_C10_0_LSRAM_top_R0C15 468 41
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C6 1020 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C43 2148 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C6 588 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C8 1524 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C34 1236 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C25 1788 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C24 1272 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C26 2184 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C50 660 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C59 1596 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C51 804 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C35 1704 68
set_location Controler_0/REGISTERS_0/memory_memory_0_0 144 95
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C5 1020 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C52 1272 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C5 2184 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C23 1596 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C9 1164 341
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C1 252 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C22 396 314
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C3 984 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C26 2328 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C10 2364 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C58 72 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C0 36 206
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C2 696 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C34 1380 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C32 324 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C35 1788 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C53 1380 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C48 1788 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C42 1632 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C4 1968 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C20 1596 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C51 876 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C40 1752 233
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C11 1020 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C51 1056 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C40 1968 206
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C4 948 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C10 2328 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C50 768 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C49 804 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C8 1632 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C20 1452 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C16 588 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C18 624 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C18 72 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C40 1896 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C17 660 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C36 1272 314
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C6 324 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C16 588 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C25 1860 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C6 948 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C27 1056 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C11 1824 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C35 2184 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C48 1932 260
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C8 432 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C10 2292 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C7 2112 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C48 1632 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C19 1020 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C19 912 260
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C10_COREFIFO_C10_0_LSRAM_top_R0C10 588 14
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1 324 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C43 2364 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C49 840 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C2 1200 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C24 804 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C36 1596 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C10 2400 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C3 1092 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C51 768 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C48 1896 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C42 2400 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C23 1752 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C35 2220 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C6 540 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C27 1272 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C43 2436 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C4 1788 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C41 1752 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C3 1164 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C55 2328 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C11 2004 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C59 1668 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C6 660 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C17 876 314
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C7 984 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C50 432 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C43 2328 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C21 1596 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C38 2148 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C58 216 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C11 2184 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C9 1056 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C41 1896 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C59 1788 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C37 1308 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C50 108 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C11 2112 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C39 2112 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C59 1704 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C2 1200 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C56 1236 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C22 504 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C10 2184 260
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C10_COREFIFO_C10_0_LSRAM_top_R0C0 504 14
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C8 1056 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C3 1092 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C21 1704 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C25 1896 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C26 2256 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C41 1788 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C0 540 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C11 2076 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C51 948 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C53 1380 14
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C0 840 149
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C11_COREFIFO_C11_0_LSRAM_top_R0C1 36 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C23 1668 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C36 1416 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C48 1752 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C34 1308 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C9 1164 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C24 876 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C38 1860 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C34 1308 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C33 108 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C8 1452 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C23 1344 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C6 468 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C49 984 287
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C1 1200 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C22 432 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C5 2076 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C56 1560 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C20 1416 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C4 1632 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C0 540 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C52 1524 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C34 1272 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C39 2256 206
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C4 912 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C57 2040 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C16 588 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C18 468 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C34 1164 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C4 1968 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C53 1488 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C40 2040 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C11 1752 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C42 2436 122
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C8_COREFIFO_C8_0_LSRAM_top_R0C6 432 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C24 1056 68
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C8_COREFIFO_C8_0_LSRAM_top_R0C2 216 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C7 2112 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C34 1272 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C9 876 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C50 360 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C2 1164 260
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C3 876 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C10 2112 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C10 2220 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C26 2400 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C57 2184 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C58 108 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C35 1824 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C40 1968 233
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C8_COREFIFO_C8_0_LSRAM_top_R0C14 288 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C27 1164 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C48 1824 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C16 732 260
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C2 252 68
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C4 0 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C59 1932 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C49 1020 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C54 252 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C19 984 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C55 2436 287
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C4 624 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C49 732 314
set_location Data_Block_0/Event_Info_RAM_Block_0/PF_DPSRAM_C7_1_Event_Number/PF_DPSRAM_C7_0/PF_DPSRAM_C7_PF_DPSRAM_C7_0_PF_DPSRAM_R0C0 1200 179
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C1 876 95
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C7 732 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C16 624 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C20 1344 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C20 1524 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C55 2220 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C7 2004 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C32 504 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C19 840 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C3 1200 14
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C10_COREFIFO_C10_0_LSRAM_top_R0C2 696 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C21 1788 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C36 1488 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C27 1164 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C25 2076 149
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C7 180 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C52 1596 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C8 1488 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C33 324 260
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C8_COREFIFO_C8_0_LSRAM_top_R0C7 504 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C50 252 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C24 1236 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C0 360 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C52 1344 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C25 2040 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C33 252 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C35 2148 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C40 1752 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C41 1932 41
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C11 288 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C24 984 68
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C8_COREFIFO_C8_0_LSRAM_top_R0C12 252 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C41 1704 14
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C1 72 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C49 696 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C35 1560 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C58 144 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C50 504 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C23 1596 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C55 2220 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C1 0 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C41 1632 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C20 1488 314
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C10_COREFIFO_C10_0_LSRAM_top_R0C8 588 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C9 1200 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C33 468 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C38 1668 149
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C6_COREFIFO_C6_0_LSRAM_top_R0C0 144 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C24 984 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C40 1932 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C58 468 233
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1 180 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C52 1632 149
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1 72 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C5 2112 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C11 1932 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C11 2220 179
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C10_COREFIFO_C10_0_LSRAM_top_R0C12 660 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C48 1896 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C53 1308 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C57 1968 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C0 504 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C21 1860 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C39 2220 233
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C10 912 122
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0 36 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C35 1896 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C52 1668 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C1 804 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C41 1932 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C8 1308 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C24 1056 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C8 1272 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C11 2040 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C49 1056 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C20 1524 314
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C0 1164 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C11 1932 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C20 1560 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C53 1344 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C9 1236 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C35 1932 68
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C2 1200 149
set_location Data_Block_0/Event_Info_RAM_Block_0/PF_DPSRAM_C8_Event_Status_0/PF_DPSRAM_C8_Event_Status_0/PF_DPSRAM_C8_Event_Status_PF_DPSRAM_C8_Event_Status_0_PF_DPSRAM_R0C0 1236 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C37 1380 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C5 2112 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C21 1488 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C51 696 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C2 1128 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C57 2076 95
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C9 1164 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C57 2004 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C3 1128 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C22 288 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C56 1272 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C35 1968 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C51 804 179
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C6 768 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C50 468 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C54 0 260
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C10 804 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C42 2328 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C23 1596 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C3 984 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C52 1452 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C56 1416 95
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C6 252 95
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C0 660 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C56 1344 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C3 1020 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C48 1824 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C8 1416 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C17 696 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C35 1752 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C3 1164 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C21 1560 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C5 1968 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C16 540 260
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C10_COREFIFO_C10_0_LSRAM_top_R0C7 468 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C48 1860 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C21 1896 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C49 984 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C1 180 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C41 1824 41
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C11 588 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C32 288 368
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1 0 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C34 1416 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C57 2148 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C49 876 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C42 2292 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C32 180 287
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C8_COREFIFO_C8_0_LSRAM_top_R0C5 360 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C39 2400 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C54 144 233
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C11 108 95
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0 0 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C10 2292 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C54 216 260
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C2 876 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C17 912 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C34 1452 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C22 324 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C0 504 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C26 2148 287
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C8_COREFIFO_C8_0_LSRAM_top_R0C4 216 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C42 2436 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C50 432 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C27 1128 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C26 2292 314
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C11 1164 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C17 840 368
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C2 0 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C58 288 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C2 1272 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C16 732 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C1 624 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C23 1668 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C17 876 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C20 1488 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C34 1344 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C39 2436 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C4 2076 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C27 1344 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C54 180 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C36 1308 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C56 1632 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C57 2364 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C40 1860 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C51 876 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C54 72 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C33 108 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C53 1452 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C4 1452 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C43 2292 149
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C10_COREFIFO_C10_0_LSRAM_top_R0C14 540 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C54 36 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C9 1020 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C50 396 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C3 1020 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C21 1560 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C11 2148 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C48 1824 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C59 1824 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C25 1860 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C51 660 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C43 2436 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C37 1344 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C1 36 149
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C10_COREFIFO_C10_0_LSRAM_top_R0C6 504 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C3 948 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C56 1524 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C17 468 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C1 768 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C9 984 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C42 1560 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C24 948 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C39 2184 233
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C11_COREFIFO_C11_0_LSRAM_top_R0C0 108 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C24 1236 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C54 180 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C33 360 233
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C6 912 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C3 1128 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C7 1896 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C32 144 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C40 1788 233
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C8_COREFIFO_C8_0_LSRAM_top_R0C10 288 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C48 1860 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C42 2400 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C21 1416 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C18 660 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C40 1896 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C33 624 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C54 144 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C25 2004 122
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C9 948 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C26 2076 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C0 396 179
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C0 1128 122
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C10_COREFIFO_C10_0_LSRAM_top_R0C1 732 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C34 1164 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C48 1932 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C58 252 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C41 1788 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C7 1968 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C23 1752 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C18 624 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C7 2004 41
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C1 876 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C19 840 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C59 1704 287
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C9 360 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C22 180 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C38 1560 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C25 2112 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C35 1668 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C22 216 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C26 2436 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C32 288 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C52 1380 95
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C5 468 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C26 2220 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C39 2292 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C32 468 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C58 540 233
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C1 1092 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C37 1380 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C42 2220 95
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C10 432 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C23 1704 95
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C0 180 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C19 912 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C18 504 149
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C10_COREFIFO_C10_0_LSRAM_top_R0C4 624 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C6 912 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C59 1752 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C16 660 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C59 1860 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C37 1380 233
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C8_COREFIFO_C8_0_LSRAM_top_R0C15 180 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C22 216 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C26 2148 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C42 2292 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C22 396 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C19 948 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C17 912 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C17 840 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C42 1596 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C32 360 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C27 1236 314
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C7 804 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C41 2076 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C51 732 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C8 1452 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C37 1596 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C39 2256 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C16 588 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C32 948 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C55 2328 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C41 1704 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C6 840 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C2 1092 287
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C8_COREFIFO_C8_0_LSRAM_top_R0C13 396 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C0 324 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C2 1236 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C51 768 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C18 588 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C2 1128 287
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C11 288 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C8 1344 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C32 144 287
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C4 360 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C1 324 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C11 1968 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C55 2436 233
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C5 984 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C40 1896 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C52 1560 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C19 1092 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C27 1344 341
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0 360 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C57 2112 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C8 1416 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C3 912 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C39 2400 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C4 1704 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C17 696 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C25 2040 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C24 804 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C36 1380 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C37 1452 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C32 72 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C57 2292 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C38 2076 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C56 1452 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C52 1704 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C56 1524 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C33 432 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C21 1752 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C0 432 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C39 2148 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C22 396 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C53 1524 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C7 1860 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C38 1932 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C39 2436 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C53 1524 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C27 1200 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C25 1824 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C49 768 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C0 588 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C24 840 14
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C0 144 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C50 36 314
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C3 768 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C27 1092 341
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C5 288 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C16 540 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C20 1560 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C25 2112 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C33 360 287
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C1 1092 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C38 2112 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C51 984 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C49 984 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C24 876 14
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C10 768 68
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C5 696 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C37 1164 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C56 1380 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C55 2400 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C7 2400 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C56 1488 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C34 1200 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C37 1272 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C54 288 260
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C10 72 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C50 624 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C8 1560 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C53 2364 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C7 1896 95
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C9 108 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C19 948 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C38 2112 260
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C6 984 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C39 2292 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C10 2004 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C18 288 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C19 1020 206
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C7_COREFIFO_C7_0_LSRAM_top_R0C1 108 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C16 432 314
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C9 732 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C22 432 260
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C9 396 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C20 1524 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C24 912 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C2 1236 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C4 2328 368
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C8_COREFIFO_C8_0_LSRAM_top_R0C1 324 41
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C2 1128 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C32 696 287
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C7 732 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C57 2328 95
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C10_COREFIFO_C10_0_LSRAM_top_R0C9 696 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C39 2292 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C26 2184 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C42 2256 122
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0 216 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C34 1416 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C56 1488 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C58 396 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C36 1452 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C27 1092 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C17 540 287
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C7_COREFIFO_C7_0_LSRAM_top_R0C0 144 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C23 1752 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C52 1788 122
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C8 216 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C41 2076 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C10 2076 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C43 2184 149
set_location Data_Block_0/Event_Info_RAM_Block_0/PF_DPSRAM_C7_2_Event_Size/PF_DPSRAM_C7_0/PF_DPSRAM_C7_PF_DPSRAM_C7_0_PF_DPSRAM_R0C0 1236 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C35 1860 68
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C8_COREFIFO_C8_0_LSRAM_top_R0C0 324 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C22 540 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C57 2328 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C53 1452 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C5 1896 341
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C8 1056 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C51 696 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C2 1056 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C9 1020 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C23 1824 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C6 804 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C55 2364 260
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C8 624 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C21 1524 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C55 2256 260
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C1 144 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C5 2040 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C26 2256 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C38 1968 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C54 216 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C36 1560 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C36 1308 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C21 1824 206
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C7 360 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C1 144 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C16 588 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C54 36 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C33 288 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C33 324 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C51 1128 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C7 2076 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C32 804 287
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI4P3A_0 1115 141
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_s_891 468 63
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0 492 60
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI5O6M_0 1080 171
set_location Data_Block_0/Communication_Builder_0/state_reg_RNIGT3C[10] 1356 216
set_location Controler_0/Reset_Controler_0/un16_set_pulse_int_cry_0 224 78
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIRLPL3[8] 156 9
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0] 144 63
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_s_890 60 54
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_1_RNI3D6G1 283 78
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIKP2J 1166 117
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIL6JC 1191 150
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_1_RNI3D6G1 168 51
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNIK9RD 456 51
set_location Data_Block_0/Communication_Builder_0/un11_sample_ram_addr_gen_enable_cry_0 1212 165
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0] 963 96
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0 432 54
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0 960 126
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r_RNIK6SN 216 42
set_location Data_Block_0/Communication_Builder_0/fsm_timer_s_938 1152 132
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIDHUF3[8] 348 63
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_RNI259F 444 60
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0 1084 174
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_RNIODAK 192 45
set_location Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_5_4_cry_3 756 126
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.empty_r_RNI14IL 636 72
set_location Data_Block_0/Test_Generator_0/un27_test_data_1_s_1_939 804 105
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry_cy[0] 315 87
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0] 1212 141
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0 264 33
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned_s_936 1356 210
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_RNIODAK 48 54
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIDHUF3[8] 204 63
set_location Data_Block_0/Communication_Builder_0/Packet_Counter_s_932 1176 171
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIL6JC_0 1164 150
set_location Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_2_4_cry_2 612 99
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0 1116 144
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNI7RFD 132 60
set_location Data_Block_0/Communication_Builder_0/Event_RAM_R_Address_Integer_s_931 1212 183
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_s_890 192 42
set_location Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_1_4_cry_3 372 99
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI49RE_0 960 123
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI6N9I_0 1206 192
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIMK77_0 252 54
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wrcnt_r_RNI9HHM[13] 324 36
set_location Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_3_4_cry_3 288 96
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr_s_172 348 33
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr_s_930 636 69
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.full_r_RNI023V 264 27
set_location Controler_0/ADI_SPI_0/un1_counter_s_1_1334 132 78
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0] 1134 117
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0 216 60
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI9T2O 210 51
set_location Data_Block_0/FIFOs_Reader_0/Event_Size_Counter_s_937 1248 180
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr_s_171 324 24
set_location UART_Protocol_0/mko_0/counter_5_cry_0_0 66 150
set_location UART_Protocol_0/UART_RX_Protocol_0/counter_s_889 96 72
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0 378 126
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI6N9I 780 150
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIMK77_0 228 60
set_location Controler_0/ADI_SPI_1/un1_counter_s_1_1335 106 81
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Threshold_Comparator.un1_input_data_cry_0 372 96
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0] 1219 144
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER_cry_cy[0] 110 90
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNIMBJD 216 45
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNI0A6F 240 36
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Threshold_Comparator.un1_input_data_cry_0 753 123
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNIMBJD 72 45
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNIK9RD 504 60
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_lcry_cy 156 51
set_location Controler_0/SPI_LMX_0_0/spi_master_0/clk_toggles_s_1332 144 72
set_location Controler_0/SPI_LMX_0/spi_master_0/clk_toggles_s_1333 84 81
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0 228 42
set_location Controler_0/ADI_SPI_0/state_reg_RNIUK4H9[1] 204 90
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNIAEA71 180 54
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI3AOI_0 396 108
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memraddr_r_cry_cy[0] 312 27
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0 240 33
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/wdiff_bus_cry_0 678 69
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIMK77 264 51
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr_s_170 228 33
set_location UART_Protocol_1/mko_0/counter_5_cry_0_0 108 69
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_lcry_cy 856 150
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0 1233 192
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_lcry_cy 192 51
set_location Data_Block_0/Communication_Builder_0/state_reg_RNIGT3C_0[10] 1211 174
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_s_891 444 63
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIVKKG1[8] 336 63
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0 216 54
set_location Controler_0/ADI_SPI_1/addr_counter_RNIDALO9[31] 157 78
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNI117D[8] 24 63
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Threshold_Comparator.un1_input_data_cry_0 613 96
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r_RNINIF91 420 54
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0] 284 117
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Threshold_Comparator.un1_input_data_cry_0 792 132
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0 1084 159
set_location Data_Block_0/FIFOs_Reader_0/Event_Number_Counter_s_935 1212 201
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI49RE 988 123
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r_RNIK6SN 36 45
set_location Data_Block_0/Communication_Builder_0/Frame_Counter_s_933 1175 123
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un18_remaining_number_of_samples_cry_0 312 90
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Threshold_Comparator.un1_input_data_cry_0 300 96
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REQ_Counters_Reset_RNI6EED 288 81
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Threshold_Comparator.un1_input_data_cry_0 552 132
set_location Controler_0/Reset_Controler_0/Counter_INT_PULSE_s_1331 243 78
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0 204 45
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIMK77 228 54
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_0 252 87
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI4P3A 1092 144
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lcry_cy 12 51
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIKP2J_0 1194 135
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.empty_r_RNIR42K1 349 27
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI9T2O_0 204 54
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un3_remaining_number_of_samples_cry_0 328 99
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_4_cry_0 252 90
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0] 300 123
set_location Data_Block_0/Communication_Builder_0/un9_sample_ram_addr_gen_enable_cry_0 1212 171
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNIR0GI[8] 168 60
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r_RNINIF91 480 60
set_location Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_7_4_cry_3 552 135
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI5O6M 1119 171
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lcry_cy 300 36
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0] 744 117
set_location Controler_0/Reset_Controler_0/un16_set_pulse_ext_cry_0 219 72
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0] 372 105
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Threshold_Comparator.un1_input_data_cry_0 816 105
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.full_r_RNI2EMF 672 72
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lcry_cy 108 36
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Threshold_Comparator.un1_input_data_cry_0 816 132
set_location Controler_0/ADI_SPI_1/state_reg_RNIT42K4[1] 180 81
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0 1164 114
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNI117D[8] 84 36
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0] 425 150
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0 504 63
set_location Controler_0/ADI_SPI_0/addr_counter_RNID4BBB[31] 216 87
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0] 132 63
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0] 828 159
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_RNIHTD72[8] 72 72
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI58UA_0 372 123
set_location Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_4_4_cry_2 816 135
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/last_Control_Trigger_Out_RNINRMN1 252 81
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer_s_934 1224 183
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0] 732 123
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_RNI259F 479 63
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIJ6IM 1086 153
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0] 432 105
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0] 804 87
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIJ6IM_0 1068 159
set_location Controler_0/Reset_Controler_0/Counter_EXT_PULSE_s_1330 219 69
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0 444 51
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI58UA 336 123
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.empty_r_RNIJVP21 216 33
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0 1164 153
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0] 108 63
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0 60 45
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI3AOI 504 114
set_location UART_Protocol_1/UART_RX_Protocol_0/counter_s_889 168 36
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIDPFM1[8] 144 15
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0] 429 144
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0 36 42
set_location Data_Block_0/Communication_Builder_0/un1_state_reg_3_0_I_1 1173 132
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memraddr_r_lcry_cy 604 63
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lcry_cy 672 63
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0] 60 81
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0] 864 165
set_location Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_6_4_cry_2 792 135
set_location Controler_0/Command_Decoder_0/counter_s_1329 84 60
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0 240 54
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIVKKG1[8] 216 63
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0] 876 150
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0] 799 90
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0] 168 63
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER_cry_cy[0] 160 90
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wdiff_bus_5_cry_0 324 33
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0 399 105
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_lcry_cy 156 54
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[27] 1171 342
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[35] 1815 63
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[22] 399 291
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[33] 315 234
set_location Data_Block_0/Sample_RAM_Block_0/Sample_RAM_Block_MUX_0/Output_Data_3_1_0_wmux[49] 831 315
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[21] 1678 180
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[20] 1491 309
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[2] 1176 261
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[43] 2259 156
set_location Data_Block_0/Sample_RAM_Block_0/Sample_RAM_Block_MUX_0/Output_Data_3_1_0_wmux[54] 231 237
set_location Data_Block_0/Sample_RAM_Block_0/Sample_RAM_Block_MUX_0/Output_Data_3_1_0_wmux[59] 1767 282
set_location Data_Block_0/Sample_RAM_Block_0/Sample_RAM_Block_MUX_0/Output_Data_3_1_0_wmux[55] 2331 234
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[37] 1377 228
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[0] 528 180
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[3] 1095 42
set_location Data_Block_0/Sample_RAM_Block_0/Sample_RAM_Block_MUX_0/Output_Data_3_1_0_wmux[56] 1416 90
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[32] 396 291
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[1] 284 198
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[42] 2256 156
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[41] 1812 63
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[40] 1899 207
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[18] 588 165
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_sel.tx_2_u_i_m2_2_1_0_wmux 360 63
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[16] 591 306
set_location Data_Block_0/Sample_RAM_Block_0/Sample_RAM_Block_MUX_0/Output_Data_3_1_0_wmux[48] 1789 324
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[19] 897 225
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[9] 1167 342
set_location Data_Block_0/Sample_RAM_Block_0/Sample_RAM_Block_MUX_0/Output_Data_3_1_0_wmux[58] 256 228
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[4] 1839 309
set_location Data_Block_0/Sample_RAM_Block_0/Sample_RAM_Block_MUX_0/Output_Data_3_1_0_wmux[52] 1552 117
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[8] 1416 234
set_location Data_Block_0/Sample_RAM_Block_0/Sample_RAM_Block_MUX_0/Output_Data_3_1_0_wmux[53] 1477 33
set_location Data_Block_0/Sample_RAM_Block_0/Sample_RAM_Block_MUX_0/Output_Data_3_1_0_wmux[51] 790 207
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[6] 774 78
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[17] 828 315
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[5] 1934 342
set_location Data_Block_0/Sample_RAM_Block_0/Sample_RAM_Block_MUX_0/Output_Data_3_1_0_wmux[50] 588 306
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[26] 2191 309
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_sel.tx_2_u_i_m2_2_1_0_wmux 312 78
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[11] 2004 174
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[10] 2184 309
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[7] 1860 90
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[24] 1042 42
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[38] 1896 207
set_location Data_Block_0/Sample_RAM_Block_0/Sample_RAM_Block_MUX_0/Output_Data_3_1_0_wmux[57] 2043 99
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[25] 2047 99
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[36] 1420 318
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[23] 1620 96
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[34] 1274 141
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[39] 2293 234
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_RGB1_RGB10 580 148
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_RGB1_RGB11 586 148
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_RGB1_RGB12 1744 148
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_RGB1_RGB13 580 121
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_RGB1_RGB14 586 121
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_RGB1_RGB15 1744 121
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_RGB1_RGB16 580 94
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_RGB1_RGB17 586 94
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_RGB1_RGB18 1744 94
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_RGB1_RGB19 1750 94
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_RGB1_RGB2 1744 259
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_RGB1_RGB20 580 67
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_RGB1_RGB21 586 67
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_RGB1_RGB22 580 40
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_RGB1_RGB23 580 13
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_RGB1_RGB3 580 232
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_RGB1_RGB4 1744 232
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_RGB1_RGB5 1744 205
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_RGB1_RGB6 580 178
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_RGB1_RGB7 586 178
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_RGB1_RGB8 1744 178
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_RGB1_RGB9 1750 178
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB0 585 366
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB1 1744 366
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB10 1750 312
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB11 579 285
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB12 585 285
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB13 1744 285
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB14 1750 285
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB15 579 258
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB16 585 258
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB17 1744 258
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB18 1750 258
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB19 579 231
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB2 1750 366
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB20 585 231
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB21 1744 231
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB22 1750 231
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB23 579 204
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB24 585 204
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB25 1744 204
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB26 1750 204
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB27 579 177
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB28 585 177
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB29 1744 177
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB3 579 339
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB30 1750 177
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB31 579 147
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB32 585 147
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB33 1744 147
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB34 1750 147
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB35 579 120
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB36 585 120
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB37 1744 120
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB38 1750 120
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB39 579 93
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB4 585 339
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB40 585 93
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB41 1744 93
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB42 1750 93
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB43 579 66
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB44 585 66
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB45 1744 66
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB46 1750 66
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB47 579 39
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB48 585 39
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB49 1744 39
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB5 1744 339
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB50 1750 39
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB51 579 12
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB52 585 12
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB53 1744 12
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB54 1750 12
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB6 1750 339
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB7 579 312
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB8 585 312
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB9 1744 312
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4/U0_RGB1_RGB0 579 94
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4/U0_RGB1_RGB1 579 67
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4/U0_RGB1_RGB2 579 40
set_location Clock_Reset_0/Synchronizer_0/Chain_rep_RNI8C36[1]/U0_RGB1_RGB0 580 93
set_location Clock_Reset_0/Synchronizer_0/Chain_rep_RNI8C36[1]/U0_RGB1_RGB1 580 66
set_location Clock_Reset_0/Synchronizer_0/Chain_rep_RNI8C36[1]/U0_RGB1_RGB2 580 39
set_location I_1/U0_RGB1_RGB0 577 41
set_location I_1/U0_RGB1_RGB1 577 14
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_GB0 1169 163
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_GB0 1165 163
set_location Controler_0/ADI_SPI_0/addr_counter_RNID4BBB[31]_CC_0 216 89
set_location Controler_0/ADI_SPI_0/addr_counter_RNID4BBB[31]_CC_1 228 89
set_location Controler_0/ADI_SPI_0/addr_counter_RNID4BBB[31]_CC_2 240 89
set_location Controler_0/ADI_SPI_0/state_reg_RNIUK4H9[1]_CC_0 204 92
set_location Controler_0/ADI_SPI_0/state_reg_RNIUK4H9[1]_CC_1 216 92
set_location Controler_0/ADI_SPI_0/state_reg_RNIUK4H9[1]_CC_2 228 92
set_location Controler_0/ADI_SPI_0/un1_counter_s_1_1334_CC_0 132 80
set_location Controler_0/ADI_SPI_1/addr_counter_RNIDALO9[31]_CC_0 157 80
set_location Controler_0/ADI_SPI_1/addr_counter_RNIDALO9[31]_CC_1 168 80
set_location Controler_0/ADI_SPI_1/addr_counter_RNIDALO9[31]_CC_2 180 80
set_location Controler_0/ADI_SPI_1/state_reg_RNIT42K4[1]_CC_0 180 83
set_location Controler_0/ADI_SPI_1/state_reg_RNIT42K4[1]_CC_1 192 83
set_location Controler_0/ADI_SPI_1/state_reg_RNIT42K4[1]_CC_2 204 83
set_location Controler_0/ADI_SPI_1/un1_counter_s_1_1335_CC_0 106 83
set_location Controler_0/ADI_SPI_1/un1_counter_s_1_1335_CC_1 108 83
set_location Controler_0/Command_Decoder_0/counter_s_1329_CC_0 84 62
set_location Controler_0/Command_Decoder_0/counter_s_1329_CC_1 96 62
set_location Controler_0/Command_Decoder_0/counter_s_1329_CC_2 108 62
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNI7RFD_CC_0 132 62
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_RNIHTD72[8]_CC_0 72 74
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]_CC_0 60 83
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNIAEA71_CC_0 180 56
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_lcry_cy_CC_0 192 53
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_lcry_cy_CC_0 156 56
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER_cry_cy[0]_CC_0 110 92
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER_cry_cy[0]_CC_1 120 92
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER_cry_cy[0]_CC_0 160 92
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER_cry_cy[0]_CC_1 168 92
set_location Controler_0/Reset_Controler_0/Counter_EXT_PULSE_s_1330_CC_0 219 71
set_location Controler_0/Reset_Controler_0/Counter_EXT_PULSE_s_1330_CC_1 228 71
set_location Controler_0/Reset_Controler_0/Counter_INT_PULSE_s_1331_CC_0 243 80
set_location Controler_0/Reset_Controler_0/Counter_INT_PULSE_s_1331_CC_1 252 80
set_location Controler_0/Reset_Controler_0/un16_set_pulse_ext_cry_0_CC_0 219 74
set_location Controler_0/Reset_Controler_0/un16_set_pulse_ext_cry_0_CC_1 228 74
set_location Controler_0/Reset_Controler_0/un16_set_pulse_int_cry_0_CC_0 224 80
set_location Controler_0/Reset_Controler_0/un16_set_pulse_int_cry_0_CC_1 228 80
set_location Controler_0/Reset_Controler_0/un16_set_pulse_int_cry_0_CC_2 240 80
set_location Controler_0/SPI_LMX_0/spi_master_0/clk_toggles_s_1333_CC_0 84 83
set_location Controler_0/SPI_LMX_0_0/spi_master_0/clk_toggles_s_1332_CC_0 144 74
set_location Data_Block_0/Communication_Builder_0/Event_RAM_R_Address_Integer_s_931_CC_0 1212 185
set_location Data_Block_0/Communication_Builder_0/Frame_Counter_s_933_CC_0 1175 125
set_location Data_Block_0/Communication_Builder_0/Frame_Counter_s_933_CC_1 1176 125
set_location Data_Block_0/Communication_Builder_0/fsm_timer_s_938_CC_0 1152 134
set_location Data_Block_0/Communication_Builder_0/Packet_Counter_s_932_CC_0 1176 173
set_location Data_Block_0/Communication_Builder_0/Packet_Counter_s_932_CC_1 1188 173
set_location Data_Block_0/Communication_Builder_0/state_reg_RNIGT3C[10]_CC_0 1356 218
set_location Data_Block_0/Communication_Builder_0/state_reg_RNIGT3C[10]_CC_1 1368 218
set_location Data_Block_0/Communication_Builder_0/state_reg_RNIGT3C_0[10]_CC_0 1211 176
set_location Data_Block_0/Communication_Builder_0/state_reg_RNIGT3C_0[10]_CC_1 1212 176
set_location Data_Block_0/Communication_Builder_0/state_reg_RNIGT3C_0[10]_CC_2 1224 176
set_location Data_Block_0/Communication_Builder_0/un11_sample_ram_addr_gen_enable_cry_0_CC_0 1212 167
set_location Data_Block_0/Communication_Builder_0/un11_sample_ram_addr_gen_enable_cry_0_CC_1 1224 167
set_location Data_Block_0/Communication_Builder_0/un1_state_reg_3_0_I_1_CC_0 1173 134
set_location Data_Block_0/Communication_Builder_0/un1_state_reg_3_0_I_1_CC_1 1176 134
set_location Data_Block_0/Communication_Builder_0/un9_sample_ram_addr_gen_enable_cry_0_CC_0 1212 173
set_location Data_Block_0/Communication_Builder_0/un9_sample_ram_addr_gen_enable_cry_0_CC_1 1224 173
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.empty_r_RNI14IL_CC_0 636 74
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.empty_r_RNI14IL_CC_1 648 74
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.full_r_RNI2EMF_CC_0 672 74
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.full_r_RNI2EMF_CC_1 684 74
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memraddr_r_lcry_cy_CC_0 604 65
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memraddr_r_lcry_cy_CC_1 612 65
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lcry_cy_CC_0 672 65
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lcry_cy_CC_1 684 65
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr_s_930_CC_0 636 71
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/genblk10.rptr_s_930_CC_1 648 71
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/wdiff_bus_cry_0_CC_0 678 71
set_location Data_Block_0/COREFIFO_C10_0/COREFIFO_C10_0/genblk16.U_corefifo_async/wdiff_bus_cry_0_CC_1 684 71
set_location Data_Block_0/FIFOs_Reader_0/Event_Number_Counter_s_935_CC_0 1212 203
set_location Data_Block_0/FIFOs_Reader_0/Event_Number_Counter_s_935_CC_1 1224 203
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer_s_934_CC_0 1224 185
set_location Data_Block_0/FIFOs_Reader_0/Event_Size_Counter_s_937_CC_0 1248 182
set_location Data_Block_0/FIFOs_Reader_0/Event_Size_Counter_s_937_CC_1 1260 182
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned_s_936_CC_0 1356 212
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned_s_936_CC_1 1368 212
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIKP2J_0_CC_0 1194 137
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIKP2J_0_CC_1 1200 137
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIKP2J_CC_0 1166 119
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIKP2J_CC_1 1176 119
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]_CC_0 1134 119
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]_CC_1 1140 119
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]_CC_0 963 98
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]_CC_1 972 98
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_0 1164 116
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_1 1176 116
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI3AOI_0_CC_0 396 110
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI3AOI_0_CC_1 408 110
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI3AOI_CC_0 504 116
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI3AOI_CC_1 516 116
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]_CC_0 432 107
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]_CC_1 444 107
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]_CC_0 372 107
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]_CC_1 384 107
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_0 399 107
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_1 408 107
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI49RE_0_CC_0 960 125
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI49RE_0_CC_1 972 125
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI49RE_CC_0 988 125
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI49RE_CC_1 996 125
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]_CC_0 799 92
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]_CC_1 804 92
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]_CC_0 804 89
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]_CC_1 816 89
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_0 960 128
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_1 972 128
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI58UA_0_CC_0 372 125
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI58UA_0_CC_1 384 125
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI58UA_CC_0 336 125
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI58UA_CC_1 348 125
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]_CC_0 300 125
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]_CC_1 312 125
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]_CC_0 284 119
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]_CC_1 288 119
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_0 378 128
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_1 384 128
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Threshold_Comparator.un1_input_data_cry_0_CC_0 816 107
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Threshold_Comparator.un1_input_data_cry_0_CC_1 828 107
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Threshold_Comparator.un1_input_data_cry_0_CC_0 372 98
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Threshold_Comparator.un1_input_data_cry_0_CC_1 384 98
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Threshold_Comparator.un1_input_data_cry_0_CC_0 613 98
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Threshold_Comparator.un1_input_data_cry_0_CC_1 624 98
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Threshold_Comparator.un1_input_data_cry_0_CC_0 300 98
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Threshold_Comparator.un1_input_data_cry_0_CC_1 312 98
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIL6JC_0_CC_0 1164 152
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIL6JC_0_CC_1 1176 152
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIL6JC_CC_0 1191 152
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIL6JC_CC_1 1200 152
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]_CC_0 1219 146
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]_CC_1 1224 146
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]_CC_0 1212 143
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]_CC_1 1224 143
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_0 1164 155
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_1 1176 155
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI4P3A_0_CC_0 1115 143
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI4P3A_0_CC_1 1116 143
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI4P3A_0_CC_2 1128 143
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI4P3A_CC_0 1092 146
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI4P3A_CC_1 1104 146
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]_CC_0 732 125
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]_CC_1 744 125
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]_CC_0 744 119
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]_CC_1 756 119
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_0 1116 146
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_1 1128 146
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI5O6M_0_CC_0 1080 173
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI5O6M_0_CC_1 1092 173
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI5O6M_CC_0 1119 173
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI5O6M_CC_1 1128 173
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]_CC_0 864 167
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]_CC_1 876 167
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]_CC_0 828 161
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]_CC_1 840 161
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_0 1084 176
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_1 1092 176
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI6N9I_0_CC_0 1206 194
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI6N9I_0_CC_1 1212 194
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI6N9I_CC_0 780 152
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI6N9I_CC_1 792 152
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]_CC_0 429 146
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]_CC_1 432 146
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]_CC_0 425 152
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]_CC_1 432 152
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_0 1233 194
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_1 1236 194
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_2 1248 194
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Threshold_Comparator.un1_input_data_cry_0_CC_0 816 134
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Threshold_Comparator.un1_input_data_cry_0_CC_1 828 134
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Threshold_Comparator.un1_input_data_cry_0_CC_0 753 125
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Threshold_Comparator.un1_input_data_cry_0_CC_1 756 125
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Threshold_Comparator.un1_input_data_cry_0_CC_0 792 134
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Threshold_Comparator.un1_input_data_cry_0_CC_1 804 134
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Threshold_Comparator.un1_input_data_cry_0_CC_0 552 134
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Threshold_Comparator.un1_input_data_cry_0_CC_1 564 134
set_location Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_1_4_cry_3_CC_0 372 101
set_location Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_2_4_cry_2_CC_0 612 101
set_location Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_3_4_cry_3_CC_0 288 98
set_location Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_4_4_cry_2_CC_0 816 137
set_location Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_5_4_cry_3_CC_0 756 128
set_location Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_6_4_cry_2_CC_0 792 137
set_location Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_7_4_cry_3_CC_0 552 137
set_location Data_Block_0/Test_Generator_0/un27_test_data_1_s_1_939_CC_0 804 107
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIJ6IM_0_CC_0 1068 161
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIJ6IM_0_CC_1 1080 161
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIJ6IM_CC_0 1086 155
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIJ6IM_CC_1 1092 155
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]_CC_0 876 152
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]_CC_1 888 152
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_lcry_cy_CC_0 856 152
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_lcry_cy_CC_1 864 152
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_0 1084 161
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_1 1092 161
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry_cy[0]_CC_0 315 89
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry_cy[0]_CC_1 324 89
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry_cy[0]_CC_2 336 89
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_4_cry_0_CC_0 252 92
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_4_cry_0_CC_1 264 92
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_4_cry_0_CC_2 276 92
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_0_CC_0 252 89
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_0_CC_1 264 89
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_0_CC_2 276 89
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/last_Control_Trigger_Out_RNINRMN1_CC_0 252 83
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/last_Control_Trigger_Out_RNINRMN1_CC_1 264 83
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/last_Control_Trigger_Out_RNINRMN1_CC_2 276 83
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REQ_Counters_Reset_RNI6EED_CC_0 288 83
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REQ_Counters_Reset_RNI6EED_CC_1 300 83
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REQ_Counters_Reset_RNI6EED_CC_2 312 83
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un18_remaining_number_of_samples_cry_0_CC_0 312 92
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un18_remaining_number_of_samples_cry_0_CC_1 324 92
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un3_remaining_number_of_samples_cry_0_CC_0 328 101
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un3_remaining_number_of_samples_cry_0_CC_1 336 101
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNIMBJD_CC_0 72 47
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_RNIODAK_CC_0 48 56
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r_RNIK6SN_CC_0 36 47
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNI117D[8]_CC_0 24 65
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lcry_cy_CC_0 12 53
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_s_890_CC_0 60 56
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0_CC_0 60 47
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0_CC_0 36 44
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNIK9RD_CC_0 504 62
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_RNI259F_CC_0 479 65
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_RNI259F_CC_1 480 65
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r_RNINIF91_CC_0 480 62
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIDHUF3[8]_CC_0 204 65
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIVKKG1[8]_CC_0 216 65
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_s_891_CC_0 468 65
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0_CC_0 504 65
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0_CC_0 492 62
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIMK77_0_CC_0 228 62
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIMK77_CC_0 228 56
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]_CC_0 132 65
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]_CC_0 108 65
set_location UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_0 216 62
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_1_RNI3D6G1_CC_0 283 80
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_1_RNI3D6G1_CC_1 288 80
set_location UART_Protocol_0/mko_0/counter_5_cry_0_0_CC_0 66 152
set_location UART_Protocol_0/mko_0/counter_5_cry_0_0_CC_1 72 152
set_location UART_Protocol_0/mko_0/counter_5_cry_0_0_CC_2 84 152
set_location UART_Protocol_0/UART_RX_Protocol_0/counter_s_889_CC_0 96 74
set_location UART_Protocol_0/UART_RX_Protocol_0/counter_s_889_CC_1 108 74
set_location UART_Protocol_0/UART_RX_Protocol_0/counter_s_889_CC_2 120 74
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNIMBJD_CC_0 216 47
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_RNIODAK_CC_0 192 47
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r_RNIK6SN_CC_0 216 44
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNI117D[8]_CC_0 84 38
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lcry_cy_CC_0 108 38
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_s_890_CC_0 192 44
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0_CC_0 204 47
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0_CC_0 228 44
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNIK9RD_CC_0 456 53
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_RNI259F_CC_0 444 62
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r_RNINIF91_CC_0 420 56
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIDHUF3[8]_CC_0 348 65
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIVKKG1[8]_CC_0 336 65
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_s_891_CC_0 444 65
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0_CC_0 444 53
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0_CC_0 432 56
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIMK77_0_CC_0 252 56
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIMK77_CC_0 264 53
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]_CC_0 168 65
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]_CC_0 144 65
set_location UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_0 240 56
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_1_RNI3D6G1_CC_0 168 53
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_1_RNI3D6G1_CC_1 180 53
set_location UART_Protocol_1/mko_0/counter_5_cry_0_0_CC_0 108 71
set_location UART_Protocol_1/mko_0/counter_5_cry_0_0_CC_1 120 71
set_location UART_Protocol_1/mko_0/counter_5_cry_0_0_CC_2 132 71
set_location UART_Protocol_1/UART_RX_Protocol_0/counter_s_889_CC_0 168 38
set_location UART_Protocol_1/UART_RX_Protocol_0/counter_s_889_CC_1 180 38
set_location UART_Protocol_1/UART_RX_Protocol_0/counter_s_889_CC_2 192 38
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI9T2O_0_CC_0 204 56
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI9T2O_CC_0 210 53
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI9T2O_CC_1 216 53
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_lcry_cy_CC_0 156 53
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNIR0GI[8]_CC_0 168 62
set_location USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_0 216 56
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNI0A6F_CC_0 240 38
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.empty_r_RNIJVP21_CC_0 216 35
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.full_r_RNI023V_CC_0 264 29
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIRLPL3[8]_CC_0 156 11
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIDPFM1[8]_CC_0 144 17
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr_s_170_CC_0 228 35
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0_CC_0 240 35
set_location USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0_CC_0 264 35
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.empty_r_RNIR42K1_CC_0 349 29
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.empty_r_RNIR42K1_CC_1 360 29
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memraddr_r_cry_cy[0]_CC_0 312 29
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memraddr_r_cry_cy[0]_CC_1 324 29
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lcry_cy_CC_0 300 38
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lcry_cy_CC_1 312 38
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr_s_171_CC_0 324 26
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr_s_171_CC_1 336 26
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr_s_172_CC_0 348 35
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr_s_172_CC_1 360 35
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wrcnt_r_RNI9HHM[13]_CC_0 324 38
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wrcnt_r_RNI9HHM[13]_CC_1 336 38
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wdiff_bus_5_cry_0_CC_0 324 35
set_location USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wdiff_bus_5_cry_0_CC_1 336 35
