;redcode
;assert 1
	SPL 0, <332
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SLT <400, @602
	SUB #72, @200
	SUB #72, @200
	DJN -1, @-20
	SLT 0, 9
	ADD 0, 9
	SPL @72, #200
	SLT #0, 0
	SLT -1, <-20
	SUB @0, @2
	SUB -207, <-120
	SUB -207, <-120
	ADD @121, 103
	SUB 0, 91
	SPL @72, #200
	SUB -207, <-120
	SUB @-127, 100
	SUB 0, 900
	SPL 12, <10
	SLT 20, @12
	SLT <300, 90
	ADD 0, 9
	SLT 12, @70
	ADD 0, 9
	SUB 0, 9
	ADD 0, 9
	SUB @-127, 100
	SUB @-127, 100
	SUB #0, -33
	CMP #0, -33
	CMP -207, <-120
	CMP -207, <-120
	CMP 0, 900
	SPL 0, <332
	SUB @-127, 100
	SUB #0, -33
	SLT 20, @12
	SPL 0, 2
	SPL 0, 2
	SUB -207, <-120
	SUB @0, @3
	SUB @0, @3
	SPL 0, <332
	SPL 0, <332
	SPL 0, 91
