// Seed: 1746596679
module module_0 (
    input tri0 id_0,
    input wire id_1,
    output supply1 id_2,
    input supply0 id_3,
    input tri0 id_4,
    output supply1 id_5,
    output tri0 id_6,
    input wire id_7,
    input wor id_8
);
  assign id_2 = id_0;
  wire id_10;
  wand id_11;
  always @(1'h0 or id_0) id_6 = id_7;
  wire id_12;
  always @(posedge 1 or negedge 1'b0) id_11 = id_8 == id_1;
endmodule
module module_1 (
    input uwire id_0,
    input uwire id_1,
    input wor id_2,
    output logic id_3,
    input uwire id_4,
    output supply0 id_5,
    input tri id_6
    , id_14,
    input wor id_7,
    input uwire id_8,
    input uwire id_9,
    output tri id_10,
    output wand id_11,
    input wire id_12
);
  always @(posedge 1) id_3 <= id_14;
  module_0(
      id_8, id_4, id_5, id_9, id_9, id_11, id_11, id_8, id_4
  );
endmodule
