# QCA_PPT

In this post, it consists of the Complete Reversible Logic Arithmetic Circuit related analysis carried out for my Ph.D. Desertion.

The complete descriptins are available in the Published Journals as listed at the end of the Presentation.

The researchers can view them to start working on it.


Design of integrated reversible fault-tolerant arithmetic and logic unit - https://www.sciencedirect.com/science/article/pii/S0141933118305672 (https://doi.org/10.1016/j.micpro.2019.05.009)

Design of Fault-Tolerant Reversible Floating Point Division - http://ojs.midem-drustvo.si/index.php/InfMIDEM/article/view/577

Design of fault-tolerant reversible Vedic multiplier in quantum cellular automata - http://dl.nsf.ac.lk/handle/1/25003 (http://dx.doi.org/10.4038/jnsfsr.v47i4.9677)
