
==========================================================================
detailed place report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
detailed place report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
detailed place report_worst_slack
--------------------------------------------------------------------------
worst slack 0.51

==========================================================================
detailed place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: mem_ready$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: mem_ready$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ mem_ready$_SDFFE_PN0P_/CK (DFF_X1)
     3    4.62    0.01    0.08    0.08 v mem_ready$_SDFFE_PN0P_/Q (DFF_X1)
                                         net132 (net)
                  0.01    0.00    0.08 v _480_/A2 (NAND3_X1)
     1    1.77    0.01    0.02    0.10 ^ _480_/ZN (NAND3_X1)
                                         _143_ (net)
                  0.01    0.00    0.10 ^ _481_/A2 (NAND2_X1)
     1    1.22    0.01    0.01    0.11 v _481_/ZN (NAND2_X1)
                                         _037_ (net)
                  0.01    0.00    0.11 v mem_ready$_SDFFE_PN0P_/D (DFF_X1)
                                  0.11   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ mem_ready$_SDFFE_PN0P_/CK (DFF_X1)
                          0.00    0.00   library hold time
                                  0.00   data required time
-----------------------------------------------------------------------------
                                  0.00   data required time
                                 -0.11   data arrival time
-----------------------------------------------------------------------------
                                  0.11   slack (MET)



==========================================================================
detailed place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: router_in_ready (input port clocked by core_clock)
Endpoint: tx_data[25]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 v input external delay
     1    1.19    0.00    0.00    0.20 v router_in_ready (in)
                                         router_in_ready (net)
                  0.00    0.00    0.20 v input66/A (BUF_X1)
     3    5.84    0.01    0.03    0.23 v input66/Z (BUF_X1)
                                         net66 (net)
                  0.01    0.00    0.23 v _397_/A2 (AND3_X1)
     3    4.40    0.01    0.04    0.27 v _397_/ZN (AND3_X1)
                                         _094_ (net)
                  0.01    0.00    0.27 v _491_/B (MUX2_X1)
     1    5.67    0.01    0.07    0.34 v _491_/Z (MUX2_X1)
                                         _153_ (net)
                  0.01    0.00    0.34 v _492_/A2 (NAND2_X4)
     5   25.87    0.02    0.03    0.37 ^ _492_/ZN (NAND2_X4)
                                         _154_ (net)
                  0.02    0.00    0.37 ^ _550_/A (BUF_X8)
    10   23.00    0.01    0.03    0.39 ^ _550_/Z (BUF_X8)
                                         _202_ (net)
                  0.01    0.00    0.40 ^ _588_/S (MUX2_X1)
     1    1.28    0.01    0.06    0.45 v _588_/Z (MUX2_X1)
                                         _055_ (net)
                  0.01    0.00    0.45 v tx_data[25]$_SDFFE_PN0P_/D (DFF_X1)
                                  0.45   data arrival time

                  0.00    1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (ideal)
                          0.00    1.00   clock reconvergence pessimism
                                  1.00 ^ tx_data[25]$_SDFFE_PN0P_/CK (DFF_X1)
                         -0.04    0.96   library setup time
                                  0.96   data required time
-----------------------------------------------------------------------------
                                  0.96   data required time
                                 -0.45   data arrival time
-----------------------------------------------------------------------------
                                  0.51   slack (MET)



==========================================================================
detailed place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: router_in_ready (input port clocked by core_clock)
Endpoint: tx_data[25]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 v input external delay
     1    1.19    0.00    0.00    0.20 v router_in_ready (in)
                                         router_in_ready (net)
                  0.00    0.00    0.20 v input66/A (BUF_X1)
     3    5.84    0.01    0.03    0.23 v input66/Z (BUF_X1)
                                         net66 (net)
                  0.01    0.00    0.23 v _397_/A2 (AND3_X1)
     3    4.40    0.01    0.04    0.27 v _397_/ZN (AND3_X1)
                                         _094_ (net)
                  0.01    0.00    0.27 v _491_/B (MUX2_X1)
     1    5.67    0.01    0.07    0.34 v _491_/Z (MUX2_X1)
                                         _153_ (net)
                  0.01    0.00    0.34 v _492_/A2 (NAND2_X4)
     5   25.87    0.02    0.03    0.37 ^ _492_/ZN (NAND2_X4)
                                         _154_ (net)
                  0.02    0.00    0.37 ^ _550_/A (BUF_X8)
    10   23.00    0.01    0.03    0.39 ^ _550_/Z (BUF_X8)
                                         _202_ (net)
                  0.01    0.00    0.40 ^ _588_/S (MUX2_X1)
     1    1.28    0.01    0.06    0.45 v _588_/Z (MUX2_X1)
                                         _055_ (net)
                  0.01    0.00    0.45 v tx_data[25]$_SDFFE_PN0P_/D (DFF_X1)
                                  0.45   data arrival time

                  0.00    1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (ideal)
                          0.00    1.00   clock reconvergence pessimism
                                  1.00 ^ tx_data[25]$_SDFFE_PN0P_/CK (DFF_X1)
                         -0.04    0.96   library setup time
                                  0.96   data required time
-----------------------------------------------------------------------------
                                  0.96   data required time
                                 -0.45   data arrival time
-----------------------------------------------------------------------------
                                  0.51   slack (MET)



==========================================================================
detailed place report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
detailed place max_slew_check_slack
--------------------------------------------------------------------------
0.1576804369688034

==========================================================================
detailed place max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
detailed place max_slew_check_slack_limit
--------------------------------------------------------------------------
0.7942

==========================================================================
detailed place max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_capacitance_check_slack
--------------------------------------------------------------------------
12.185190200805664

==========================================================================
detailed place max_capacitance_check_limit
--------------------------------------------------------------------------
13.809200286865234

==========================================================================
detailed place max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.8824

==========================================================================
detailed place max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
detailed place max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
detailed place max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
detailed place setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
detailed place hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
detailed place report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: is_write_op$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: tx_data[25]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ is_write_op$_SDFFE_PN0P_/CK (DFF_X2)
   0.12    0.12 ^ is_write_op$_SDFFE_PN0P_/Q (DFF_X2)
   0.05    0.17 ^ _397_/ZN (AND3_X1)
   0.05    0.22 ^ _491_/Z (MUX2_X1)
   0.03    0.25 v _492_/ZN (NAND2_X4)
   0.03    0.28 v _550_/Z (BUF_X8)
   0.05    0.32 v _588_/Z (MUX2_X1)
   0.00    0.32 v tx_data[25]$_SDFFE_PN0P_/D (DFF_X1)
           0.32   data arrival time

   1.00    1.00   clock core_clock (rise edge)
   0.00    1.00   clock network delay (ideal)
   0.00    1.00   clock reconvergence pessimism
           1.00 ^ tx_data[25]$_SDFFE_PN0P_/CK (DFF_X1)
  -0.04    0.96   library setup time
           0.96   data required time
---------------------------------------------------------
           0.96   data required time
          -0.32   data arrival time
---------------------------------------------------------
           0.64   slack (MET)



==========================================================================
detailed place report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: mem_ready$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: mem_ready$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ mem_ready$_SDFFE_PN0P_/CK (DFF_X1)
   0.08    0.08 v mem_ready$_SDFFE_PN0P_/Q (DFF_X1)
   0.02    0.10 ^ _480_/ZN (NAND3_X1)
   0.01    0.11 v _481_/ZN (NAND2_X1)
   0.00    0.11 v mem_ready$_SDFFE_PN0P_/D (DFF_X1)
           0.11   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00   clock reconvergence pessimism
           0.00 ^ mem_ready$_SDFFE_PN0P_/CK (DFF_X1)
   0.00    0.00   library hold time
           0.00   data required time
---------------------------------------------------------
           0.00   data required time
          -0.11   data arrival time
---------------------------------------------------------
           0.11   slack (MET)



==========================================================================
detailed place critical path target clock latency max path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path target clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path delay
--------------------------------------------------------------------------
0.4523

==========================================================================
detailed place critical path slack
--------------------------------------------------------------------------
0.5070

==========================================================================
detailed place slack div critical path delay
--------------------------------------------------------------------------
112.093743

==========================================================================
detailed place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             5.11e-04   1.26e-05   5.62e-06   5.29e-04  66.4%
Combinational          1.48e-04   1.05e-04   1.41e-05   2.67e-04  33.6%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  6.59e-04   1.17e-04   1.97e-05   7.96e-04 100.0%
                          82.8%      14.7%       2.5%
