--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml fpga_qspi_simulator_top.twx fpga_qspi_simulator_top.ncd -o
fpga_qspi_simulator_top.twr fpga_qspi_simulator_top.pcf -ucf qspi_simulator.ucf

Design file:              fpga_qspi_simulator_top.ncd
Physical constraint file: fpga_qspi_simulator_top.pcf
Device,package,speed:     xc6slx16,ftg256,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock fpga_clk
--------------+------------+------------+------------+------------+------------------+--------+
              |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source        | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
--------------+------------+------------+------------+------------+------------------+--------+
rst_n         |    9.061(R)|      SLOW  |   -3.625(R)|      FAST  |cyp_clk           |   0.000|
              |   11.259(R)|      SLOW  |   -1.646(R)|      FAST  |sd_clk            |   0.000|
sdram_data<0> |    2.316(R)|      SLOW  |   -1.253(R)|      FAST  |sd_clk            |   0.000|
sdram_data<1> |    2.080(R)|      SLOW  |   -1.134(R)|      FAST  |sd_clk            |   0.000|
sdram_data<2> |    1.846(R)|      SLOW  |   -0.893(R)|      FAST  |sd_clk            |   0.000|
sdram_data<3> |    1.785(R)|      SLOW  |   -0.850(R)|      FAST  |sd_clk            |   0.000|
sdram_data<4> |    1.904(R)|      SLOW  |   -0.796(R)|      FAST  |sd_clk            |   0.000|
sdram_data<5> |    1.196(R)|      SLOW  |   -0.030(R)|      SLOW  |sd_clk            |   0.000|
sdram_data<6> |    2.367(R)|      SLOW  |   -1.082(R)|      FAST  |sd_clk            |   0.000|
sdram_data<7> |    2.142(R)|      SLOW  |   -0.916(R)|      FAST  |sd_clk            |   0.000|
sdram_data<8> |    0.866(R)|      FAST  |    0.386(R)|      SLOW  |sd_clk            |   0.000|
sdram_data<9> |    1.658(R)|      SLOW  |   -0.932(R)|      FAST  |sd_clk            |   0.000|
sdram_data<10>|    0.889(R)|      FAST  |    0.230(R)|      SLOW  |sd_clk            |   0.000|
sdram_data<11>|    2.335(R)|      SLOW  |   -0.941(R)|      FAST  |sd_clk            |   0.000|
sdram_data<12>|    1.149(R)|      SLOW  |    0.461(R)|      SLOW  |sd_clk            |   0.000|
sdram_data<13>|    2.406(R)|      SLOW  |   -0.986(R)|      FAST  |sd_clk            |   0.000|
sdram_data<14>|    1.950(R)|      SLOW  |   -1.090(R)|      FAST  |sd_clk            |   0.000|
sdram_data<15>|    1.966(R)|      SLOW  |   -0.895(R)|      FAST  |sd_clk            |   0.000|
usb_fd<0>     |    2.089(R)|      SLOW  |    1.596(R)|      SLOW  |cyp_clk           |   0.000|
usb_fd<1>     |    1.414(R)|      SLOW  |    1.779(R)|      SLOW  |cyp_clk           |   0.000|
usb_fd<2>     |    2.508(R)|      SLOW  |    1.548(R)|      SLOW  |cyp_clk           |   0.000|
usb_fd<3>     |    2.064(R)|      SLOW  |    1.362(R)|      SLOW  |cyp_clk           |   0.000|
usb_fd<4>     |    2.270(R)|      SLOW  |    1.736(R)|      SLOW  |cyp_clk           |   0.000|
usb_fd<5>     |    2.122(R)|      SLOW  |    2.083(R)|      SLOW  |cyp_clk           |   0.000|
usb_fd<6>     |    2.380(R)|      SLOW  |    1.578(R)|      SLOW  |cyp_clk           |   0.000|
usb_fd<7>     |    2.330(R)|      SLOW  |    2.050(R)|      SLOW  |cyp_clk           |   0.000|
usb_fd<8>     |    1.858(R)|      SLOW  |    1.755(R)|      SLOW  |cyp_clk           |   0.000|
usb_fd<9>     |    1.874(R)|      SLOW  |    1.486(R)|      SLOW  |cyp_clk           |   0.000|
usb_fd<10>    |    2.855(R)|      SLOW  |    1.078(R)|      SLOW  |cyp_clk           |   0.000|
usb_fd<11>    |    3.369(R)|      SLOW  |    1.318(R)|      SLOW  |cyp_clk           |   0.000|
usb_fd<12>    |    2.922(R)|      SLOW  |    1.317(R)|      SLOW  |cyp_clk           |   0.000|
usb_fd<13>    |    2.398(R)|      SLOW  |    1.287(R)|      SLOW  |cyp_clk           |   0.000|
usb_fd<14>    |    2.193(R)|      SLOW  |    1.562(R)|      SLOW  |cyp_clk           |   0.000|
usb_fd<15>    |    3.049(R)|      SLOW  |    1.121(R)|      SLOW  |cyp_clk           |   0.000|
usb_flaga     |    3.638(R)|      SLOW  |    0.577(R)|      SLOW  |cyp_clk           |   0.000|
--------------+------------+------------+------------+------------+------------------+--------+

Setup/Hold to clock qspi_clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
qspi_di     |    1.926(R)|      SLOW  |    1.934(R)|      SLOW  |qspi_clk_BUFGP    |   0.000|
rst_n       |    3.721(R)|      SLOW  |    0.494(R)|      SLOW  |qspi_clk_BUFGP    |   0.000|
            |    3.529(F)|      SLOW  |    0.006(F)|      SLOW  |qspi_clk_BUFGP    |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock fpga_clk to Pad
--------------+-----------------+------------+-----------------+------------+------------------+--------+
              |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination   |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
--------------+-----------------+------------+-----------------+------------+------------------+--------+
sdram_addr<0> |         8.633(R)|      SLOW  |         5.163(R)|      FAST  |sd_clk            |   0.000|
sdram_addr<1> |         8.034(R)|      SLOW  |         4.799(R)|      FAST  |sd_clk            |   0.000|
sdram_addr<2> |         8.203(R)|      SLOW  |         4.930(R)|      FAST  |sd_clk            |   0.000|
sdram_addr<3> |         8.801(R)|      SLOW  |         5.260(R)|      FAST  |sd_clk            |   0.000|
sdram_addr<4> |         9.438(R)|      SLOW  |         5.630(R)|      FAST  |sd_clk            |   0.000|
sdram_addr<5> |         9.487(R)|      SLOW  |         5.677(R)|      FAST  |sd_clk            |   0.000|
sdram_addr<6> |         9.247(R)|      SLOW  |         5.556(R)|      FAST  |sd_clk            |   0.000|
sdram_addr<7> |         9.339(R)|      SLOW  |         5.607(R)|      FAST  |sd_clk            |   0.000|
sdram_addr<8> |         9.132(R)|      SLOW  |         5.463(R)|      FAST  |sd_clk            |   0.000|
sdram_addr<9> |         8.610(R)|      SLOW  |         5.133(R)|      FAST  |sd_clk            |   0.000|
sdram_addr<10>|         8.666(R)|      SLOW  |         5.188(R)|      FAST  |sd_clk            |   0.000|
sdram_addr<11>|         8.953(R)|      SLOW  |         5.347(R)|      FAST  |sd_clk            |   0.000|
sdram_addr<12>|         8.639(R)|      SLOW  |         5.187(R)|      FAST  |sd_clk            |   0.000|
sdram_ba<0>   |         9.532(R)|      SLOW  |         5.685(R)|      FAST  |sd_clk            |   0.000|
sdram_ba<1>   |         8.449(R)|      SLOW  |         5.041(R)|      FAST  |sd_clk            |   0.000|
sdram_casn    |         8.105(R)|      SLOW  |         4.841(R)|      FAST  |sd_clk            |   0.000|
sdram_data<0> |        10.847(R)|      SLOW  |         5.641(R)|      FAST  |sd_clk            |   0.000|
sdram_data<1> |        10.778(R)|      SLOW  |         5.641(R)|      FAST  |sd_clk            |   0.000|
sdram_data<2> |        10.810(R)|      SLOW  |         5.575(R)|      FAST  |sd_clk            |   0.000|
sdram_data<3> |        10.604(R)|      SLOW  |         5.352(R)|      FAST  |sd_clk            |   0.000|
sdram_data<4> |        10.419(R)|      SLOW  |         5.256(R)|      FAST  |sd_clk            |   0.000|
sdram_data<5> |        11.278(R)|      SLOW  |         4.978(R)|      FAST  |sd_clk            |   0.000|
sdram_data<6> |        11.297(R)|      SLOW  |         5.359(R)|      FAST  |sd_clk            |   0.000|
sdram_data<7> |        10.898(R)|      SLOW  |         5.258(R)|      FAST  |sd_clk            |   0.000|
sdram_data<8> |        10.330(R)|      SLOW  |         5.198(R)|      FAST  |sd_clk            |   0.000|
sdram_data<9> |        10.942(R)|      SLOW  |         5.461(R)|      FAST  |sd_clk            |   0.000|
sdram_data<10>|        10.533(R)|      SLOW  |         5.102(R)|      FAST  |sd_clk            |   0.000|
sdram_data<11>|        11.554(R)|      SLOW  |         5.527(R)|      FAST  |sd_clk            |   0.000|
sdram_data<12>|        10.810(R)|      SLOW  |         5.372(R)|      FAST  |sd_clk            |   0.000|
sdram_data<13>|        11.332(R)|      SLOW  |         5.520(R)|      FAST  |sd_clk            |   0.000|
sdram_data<14>|        11.167(R)|      SLOW  |         5.410(R)|      FAST  |sd_clk            |   0.000|
sdram_data<15>|        11.343(R)|      SLOW  |         5.419(R)|      FAST  |sd_clk            |   0.000|
sdram_rasn    |         8.960(R)|      SLOW  |         5.356(R)|      FAST  |sd_clk            |   0.000|
sdram_wen     |         8.544(R)|      SLOW  |         5.110(R)|      FAST  |sd_clk            |   0.000|
usb_fd<0>     |        12.223(R)|      SLOW  |         7.239(R)|      FAST  |cyp_clk           |   0.000|
usb_fd<1>     |        11.987(R)|      SLOW  |         7.079(R)|      FAST  |cyp_clk           |   0.000|
usb_fd<2>     |        11.987(R)|      SLOW  |         7.079(R)|      FAST  |cyp_clk           |   0.000|
usb_fd<3>     |        12.599(R)|      SLOW  |         7.463(R)|      FAST  |cyp_clk           |   0.000|
usb_fd<4>     |        11.811(R)|      SLOW  |         6.967(R)|      FAST  |cyp_clk           |   0.000|
usb_fd<5>     |        11.811(R)|      SLOW  |         6.967(R)|      FAST  |cyp_clk           |   0.000|
usb_fd<6>     |        11.639(R)|      SLOW  |         6.859(R)|      FAST  |cyp_clk           |   0.000|
usb_fd<7>     |        11.639(R)|      SLOW  |         6.859(R)|      FAST  |cyp_clk           |   0.000|
usb_fd<8>     |        11.412(R)|      SLOW  |         6.734(R)|      FAST  |cyp_clk           |   0.000|
usb_fd<9>     |        11.412(R)|      SLOW  |         6.734(R)|      FAST  |cyp_clk           |   0.000|
usb_fd<10>    |        12.351(R)|      SLOW  |         7.317(R)|      FAST  |cyp_clk           |   0.000|
usb_fd<11>    |        12.518(R)|      SLOW  |         7.420(R)|      FAST  |cyp_clk           |   0.000|
usb_fd<12>    |        12.518(R)|      SLOW  |         7.420(R)|      FAST  |cyp_clk           |   0.000|
usb_fd<13>    |        12.185(R)|      SLOW  |         7.215(R)|      FAST  |cyp_clk           |   0.000|
usb_fd<14>    |        11.803(R)|      SLOW  |         6.973(R)|      FAST  |cyp_clk           |   0.000|
usb_fd<15>    |        11.803(R)|      SLOW  |         6.973(R)|      FAST  |cyp_clk           |   0.000|
usb_sloe      |        11.601(R)|      SLOW  |         6.917(R)|      FAST  |cyp_clk           |   0.000|
usb_slrd      |        14.386(R)|      SLOW  |         7.495(R)|      FAST  |cyp_clk           |   0.000|
--------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock qspi_clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
qspi_do     |        11.649(F)|      SLOW  |         6.458(F)|      FAST  |qspi_clk_BUFGP    |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock fpga_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
fpga_clk       |    7.327|         |         |         |
qspi_clk       |    6.763|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock qspi_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
fpga_clk       |         |         |    0.707|         |
qspi_clk       |    5.423|         |    4.385|    2.013|
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
fpga_clk       |sdram_clk      |    8.185|
fpga_clk       |usb_clk        |    9.390|
usb_flaga      |usb_slrd       |   10.330|
---------------+---------------+---------+


Analysis completed Sun May 29 15:38:56 2022 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 423 MB



