Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Wed Nov  6 09:18:01 2024
| Host         : ES2172 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file AES_Improved_wrapper_timing_summary_routed.rpt -pb AES_Improved_wrapper_timing_summary_routed.pb -rpx AES_Improved_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : AES_Improved_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -17.789    -4282.071                    256                 2916        0.045        0.000                      0                 2916        9.020        0.000                       0                  1198  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0        -17.789    -4282.071                    256                 2778        0.045        0.000                      0                 2778        9.020        0.000                       0                  1198  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0              11.975        0.000                      0                  138        0.411        0.000                      0                  138  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :          256  Failing Endpoints,  Worst Slack      -17.789ns,  Total Violation    -4282.071ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.045ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -17.789ns  (required time - arrival time)
  Source:                 AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/slv_reg4_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/ciphertext_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        37.302ns  (logic 8.882ns (23.811%)  route 28.420ns (76.189%))
  Logic Levels:           45  (LUT2=4 LUT3=6 LUT4=1 LUT5=2 LUT6=22 MUXF7=9 MUXF8=1)
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 22.694 - 20.000 ) 
    Source Clock Delay      (SCD):    2.969ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  AES_Improved_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    AES_Improved_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  AES_Improved_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1198, routed)        1.661     2.969    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y29         FDRE                                         r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/slv_reg4_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y29         FDRE (Prop_fdre_C_Q)         0.456     3.425 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/slv_reg4_reg[20]/Q
                         net (fo=36, routed)          1.962     5.387    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/key[20]
    SLICE_X30Y27         LUT6 (Prop_lut6_I4_O)        0.124     5.511 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/g3_b0__18/O
                         net (fo=2, routed)           0.000     5.511    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[1].key_exp_i/g0_b0_i_7__2_2
    SLICE_X30Y27         MUXF7 (Prop_muxf7_I1_O)      0.214     5.725 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[1].key_exp_i/sbox_table[0]_inferred__2/g0_b0_i_14/O
                         net (fo=3, routed)           0.000     5.725    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[1].key_exp_i/slv_reg4_reg[22]_0
    SLICE_X30Y27         MUXF8 (Prop_muxf8_I1_O)      0.088     5.813 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[1].key_exp_i/sbox_table[0]_inferred__2/g0_b0_i_7/O
                         net (fo=6, routed)           0.835     6.649    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/generate_round_keys[1].key_exp_i/p_0_in[24]
    SLICE_X34Y27         LUT5 (Prop_lut5_I2_O)        0.319     6.968 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/g0_b0_i_1__2/O
                         net (fo=34, routed)          1.283     8.250    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/round_keys[152]
    SLICE_X35Y25         LUT6 (Prop_lut6_I0_O)        0.124     8.374 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/g2_b1__19/O
                         net (fo=1, routed)           0.000     8.374    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[2].key_exp_i/g0_b0_i_14__3_1
    SLICE_X35Y25         MUXF7 (Prop_muxf7_I0_O)      0.212     8.586 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[2].key_exp_i/g0_b0_i_23/O
                         net (fo=1, routed)           0.687     9.273    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/u4_genKeys_n_99
    SLICE_X33Y24         LUT5 (Prop_lut5_I2_O)        0.299     9.572 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/g0_b0_i_14__3/O
                         net (fo=3, routed)           0.305     9.877    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/round_keys[353]
    SLICE_X33Y22         LUT6 (Prop_lut6_I0_O)        0.124    10.001 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/g0_b0_i_8/O
                         net (fo=4, routed)           0.446    10.447    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/round_keys[321]
    SLICE_X34Y21         LUT6 (Prop_lut6_I0_O)        0.124    10.571 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/g0_b0_i_2__11/O
                         net (fo=34, routed)          1.426    11.997    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/round_keys[257]
    SLICE_X37Y18         LUT6 (Prop_lut6_I1_O)        0.124    12.121 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/g1_b4__24/O
                         net (fo=1, routed)           0.000    12.121    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[3].key_exp_i/g0_b0_i_11__4_0
    SLICE_X37Y18         MUXF7 (Prop_muxf7_I1_O)      0.217    12.338 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[3].key_exp_i/sbox_table[0]_inferred__0/g0_b0_i_19/O
                         net (fo=1, routed)           0.881    13.220    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/u4_genKeys_n_190
    SLICE_X35Y19         LUT6 (Prop_lut6_I0_O)        0.299    13.519 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/g0_b0_i_11__4/O
                         net (fo=7, routed)           0.330    13.849    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/round_keys[492]
    SLICE_X33Y18         LUT6 (Prop_lut6_I0_O)        0.124    13.973 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/g0_b0_i_5__28/O
                         net (fo=34, routed)          1.330    15.302    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/round_keys[396]
    SLICE_X36Y18         LUT6 (Prop_lut6_I4_O)        0.124    15.426 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/g3_b2__29/O
                         net (fo=1, routed)           0.892    16.319    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/g3_b2__29_n_0
    SLICE_X35Y18         LUT6 (Prop_lut6_I4_O)        0.124    16.443 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/g0_b0_i_21__5/O
                         net (fo=3, routed)           0.459    16.901    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/round_keys[626]
    SLICE_X35Y20         LUT3 (Prop_lut3_I2_O)        0.124    17.025 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/g0_b0_i_15__29/O
                         net (fo=3, routed)           0.429    17.454    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/round_keys[594]
    SLICE_X35Y19         LUT6 (Prop_lut6_I5_O)        0.124    17.578 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/g0_b0_i_9__25/O
                         net (fo=5, routed)           0.441    18.020    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/round_keys[562]
    SLICE_X34Y17         LUT2 (Prop_lut2_I0_O)        0.124    18.144 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/g0_b0_i_3__5/O
                         net (fo=34, routed)          1.405    19.549    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/round_keys[530]
    SLICE_X39Y15         LUT6 (Prop_lut6_I2_O)        0.124    19.673 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/g0_b4__34/O
                         net (fo=1, routed)           0.000    19.673    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[5].key_exp_i/g0_b0_i_17__18
    SLICE_X39Y15         MUXF7 (Prop_muxf7_I0_O)      0.238    19.911 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[5].key_exp_i/sbox_table[0]_inferred__2/g0_b0_i_25/O
                         net (fo=1, routed)           0.610    20.521    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/u4_genKeys_n_306
    SLICE_X38Y14         LUT6 (Prop_lut6_I0_O)        0.298    20.819 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/g0_b0_i_17__18/O
                         net (fo=4, routed)           0.690    21.509    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/g0_b0_i_17__18_n_0
    SLICE_X33Y11         LUT2 (Prop_lut2_I0_O)        0.117    21.626 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/g0_b0_i_11__10/O
                         net (fo=5, routed)           0.656    22.282    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/round_keys[732]
    SLICE_X32Y12         LUT3 (Prop_lut3_I0_O)        0.332    22.614 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/g0_b0_i_5__18/O
                         net (fo=34, routed)          0.892    23.506    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/round_keys[668]
    SLICE_X32Y13         LUT6 (Prop_lut6_I4_O)        0.124    23.630 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/g0_b0__35/O
                         net (fo=1, routed)           0.000    23.630    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[6].key_exp_i/g0_b0_i_13__7
    SLICE_X32Y13         MUXF7 (Prop_muxf7_I0_O)      0.241    23.871 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[6].key_exp_i/g0_b0_i_19/O
                         net (fo=1, routed)           0.451    24.322    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/u4_genKeys_n_312
    SLICE_X32Y10         LUT6 (Prop_lut6_I0_O)        0.298    24.620 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/g0_b0_i_13__7/O
                         net (fo=3, routed)           0.632    25.252    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/round_keys[864]
    SLICE_X33Y10         LUT2 (Prop_lut2_I0_O)        0.150    25.402 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/g0_b0_i_7__11/O
                         net (fo=5, routed)           0.702    26.104    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/round_keys[832]
    SLICE_X33Y10         LUT4 (Prop_lut4_I2_O)        0.332    26.436 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/g0_b0_i_1__31/O
                         net (fo=35, routed)          1.098    27.534    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/round_keys[768]
    SLICE_X33Y9          LUT6 (Prop_lut6_I0_O)        0.124    27.658 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/g1_b1__40/O
                         net (fo=1, routed)           0.000    27.658    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[7].key_exp_i/g0_b0_i_14__15_0
    SLICE_X33Y9          MUXF7 (Prop_muxf7_I1_O)      0.217    27.875 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[7].key_exp_i/sbox_table[0]_inferred__0/g0_b0_i_22/O
                         net (fo=1, routed)           0.719    28.594    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/u4_genKeys_n_379
    SLICE_X33Y6          LUT6 (Prop_lut6_I0_O)        0.299    28.893 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/g0_b0_i_14__15/O
                         net (fo=6, routed)           0.357    29.250    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/round_keys[1001]
    SLICE_X34Y6          LUT3 (Prop_lut3_I2_O)        0.124    29.375 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/g0_b0_i_8__28/O
                         net (fo=7, routed)           0.437    29.812    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/round_keys[937]
    SLICE_X33Y6          LUT2 (Prop_lut2_I0_O)        0.124    29.936 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/g0_b0_i_2__8/O
                         net (fo=34, routed)          1.345    31.281    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/round_keys[905]
    SLICE_X26Y6          LUT6 (Prop_lut6_I1_O)        0.124    31.405 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/g1_b2__45/O
                         net (fo=1, routed)           0.000    31.405    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[8].key_exp_i/g0_b0_i_15__25_0
    SLICE_X26Y6          MUXF7 (Prop_muxf7_I1_O)      0.217    31.622 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[8].key_exp_i/sbox_table[0]_inferred__1/g0_b0_i_22/O
                         net (fo=1, routed)           0.864    32.486    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/u4_genKeys_n_438
    SLICE_X25Y7          LUT6 (Prop_lut6_I0_O)        0.299    32.785 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/g0_b0_i_15__25/O
                         net (fo=3, routed)           0.168    32.953    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/round_keys[1138]
    SLICE_X25Y7          LUT3 (Prop_lut3_I2_O)        0.124    33.077 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/g0_b0_i_9__21/O
                         net (fo=7, routed)           0.636    33.714    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/round_keys[1106]
    SLICE_X25Y8          LUT3 (Prop_lut3_I0_O)        0.124    33.838 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/g0_b0_i_3__21/O
                         net (fo=34, routed)          1.170    35.007    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/round_keys[1042]
    SLICE_X24Y12         LUT6 (Prop_lut6_I2_O)        0.124    35.131 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/g0_b4__50/O
                         net (fo=1, routed)           0.000    35.131    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[9].key_exp_i/g0_b0_i_11__18
    SLICE_X24Y12         MUXF7 (Prop_muxf7_I0_O)      0.209    35.340 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[9].key_exp_i/sbox_table[0]_inferred__2/g0_b0_i_19/O
                         net (fo=2, routed)           0.734    36.075    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/u4_genKeys_n_492
    SLICE_X20Y12         LUT6 (Prop_lut6_I4_O)        0.297    36.372 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/g0_b0_i_5__26_comp/O
                         net (fo=33, routed)          1.309    37.681    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/round_keys[1180]
    SLICE_X20Y9          LUT6 (Prop_lut6_I4_O)        0.124    37.805 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/g0_b7__51/O
                         net (fo=2, routed)           0.000    37.805    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[10].key_exp_i/ciphertext_reg[71]_2
    SLICE_X20Y9          MUXF7 (Prop_muxf7_I0_O)      0.209    38.014 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[10].key_exp_i/ciphertext_reg[71]_i_4/O
                         net (fo=5, routed)           1.003    39.017    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/u4_genKeys_n_542
    SLICE_X21Y8          LUT6 (Prop_lut6_I0_O)        0.297    39.314 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/ciphertext[39]_i_2/O
                         net (fo=2, routed)           0.640    39.954    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/round_keys[1319]
    SLICE_X15Y5          LUT3 (Prop_lut3_I1_O)        0.124    40.078 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/ciphertext[7]_i_1/O
                         net (fo=1, routed)           0.193    40.271    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/ciphertext0[7]
    SLICE_X14Y5          FDRE                                         r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/ciphertext_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  AES_Improved_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    AES_Improved_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    21.192 r  AES_Improved_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1198, routed)        1.501    22.694    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/s00_axi_aclk
    SLICE_X14Y5          FDRE                                         r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/ciphertext_reg[7]/C
                         clock pessimism              0.130    22.823    
                         clock uncertainty           -0.302    22.521    
    SLICE_X14Y5          FDRE (Setup_fdre_C_D)       -0.040    22.481    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/ciphertext_reg[7]
  -------------------------------------------------------------------
                         required time                         22.481    
                         arrival time                         -40.271    
  -------------------------------------------------------------------
                         slack                                -17.789    

Slack (VIOLATED) :        -17.760ns  (required time - arrival time)
  Source:                 AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/slv_reg4_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/state_reg[103]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        37.388ns  (logic 9.006ns (24.088%)  route 28.382ns (75.912%))
  Logic Levels:           46  (LUT2=4 LUT3=5 LUT4=1 LUT5=3 LUT6=23 MUXF7=9 MUXF8=1)
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 22.693 - 20.000 ) 
    Source Clock Delay      (SCD):    2.969ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  AES_Improved_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    AES_Improved_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  AES_Improved_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1198, routed)        1.661     2.969    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y29         FDRE                                         r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/slv_reg4_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y29         FDRE (Prop_fdre_C_Q)         0.456     3.425 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/slv_reg4_reg[20]/Q
                         net (fo=36, routed)          1.962     5.387    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/key[20]
    SLICE_X30Y27         LUT6 (Prop_lut6_I4_O)        0.124     5.511 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/g3_b0__18/O
                         net (fo=2, routed)           0.000     5.511    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[1].key_exp_i/g0_b0_i_7__2_2
    SLICE_X30Y27         MUXF7 (Prop_muxf7_I1_O)      0.214     5.725 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[1].key_exp_i/sbox_table[0]_inferred__2/g0_b0_i_14/O
                         net (fo=3, routed)           0.000     5.725    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[1].key_exp_i/slv_reg4_reg[22]_0
    SLICE_X30Y27         MUXF8 (Prop_muxf8_I1_O)      0.088     5.813 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[1].key_exp_i/sbox_table[0]_inferred__2/g0_b0_i_7/O
                         net (fo=6, routed)           0.835     6.649    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/generate_round_keys[1].key_exp_i/p_0_in[24]
    SLICE_X34Y27         LUT5 (Prop_lut5_I2_O)        0.319     6.968 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/g0_b0_i_1__2/O
                         net (fo=34, routed)          1.283     8.250    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/round_keys[152]
    SLICE_X35Y25         LUT6 (Prop_lut6_I0_O)        0.124     8.374 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/g2_b1__19/O
                         net (fo=1, routed)           0.000     8.374    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[2].key_exp_i/g0_b0_i_14__3_1
    SLICE_X35Y25         MUXF7 (Prop_muxf7_I0_O)      0.212     8.586 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[2].key_exp_i/g0_b0_i_23/O
                         net (fo=1, routed)           0.687     9.273    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/u4_genKeys_n_99
    SLICE_X33Y24         LUT5 (Prop_lut5_I2_O)        0.299     9.572 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/g0_b0_i_14__3/O
                         net (fo=3, routed)           0.305     9.877    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/round_keys[353]
    SLICE_X33Y22         LUT6 (Prop_lut6_I0_O)        0.124    10.001 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/g0_b0_i_8/O
                         net (fo=4, routed)           0.446    10.447    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/round_keys[321]
    SLICE_X34Y21         LUT6 (Prop_lut6_I0_O)        0.124    10.571 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/g0_b0_i_2__11/O
                         net (fo=34, routed)          1.426    11.997    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/round_keys[257]
    SLICE_X37Y18         LUT6 (Prop_lut6_I1_O)        0.124    12.121 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/g1_b4__24/O
                         net (fo=1, routed)           0.000    12.121    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[3].key_exp_i/g0_b0_i_11__4_0
    SLICE_X37Y18         MUXF7 (Prop_muxf7_I1_O)      0.217    12.338 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[3].key_exp_i/sbox_table[0]_inferred__0/g0_b0_i_19/O
                         net (fo=1, routed)           0.881    13.220    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/u4_genKeys_n_190
    SLICE_X35Y19         LUT6 (Prop_lut6_I0_O)        0.299    13.519 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/g0_b0_i_11__4/O
                         net (fo=7, routed)           0.330    13.849    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/round_keys[492]
    SLICE_X33Y18         LUT6 (Prop_lut6_I0_O)        0.124    13.973 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/g0_b0_i_5__28/O
                         net (fo=34, routed)          1.330    15.302    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/round_keys[396]
    SLICE_X36Y18         LUT6 (Prop_lut6_I4_O)        0.124    15.426 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/g3_b2__29/O
                         net (fo=1, routed)           0.892    16.319    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/g3_b2__29_n_0
    SLICE_X35Y18         LUT6 (Prop_lut6_I4_O)        0.124    16.443 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/g0_b0_i_21__5/O
                         net (fo=3, routed)           0.459    16.901    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/round_keys[626]
    SLICE_X35Y20         LUT3 (Prop_lut3_I2_O)        0.124    17.025 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/g0_b0_i_15__29/O
                         net (fo=3, routed)           0.429    17.454    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/round_keys[594]
    SLICE_X35Y19         LUT6 (Prop_lut6_I5_O)        0.124    17.578 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/g0_b0_i_9__25/O
                         net (fo=5, routed)           0.441    18.020    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/round_keys[562]
    SLICE_X34Y17         LUT2 (Prop_lut2_I0_O)        0.124    18.144 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/g0_b0_i_3__5/O
                         net (fo=34, routed)          1.405    19.549    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/round_keys[530]
    SLICE_X39Y15         LUT6 (Prop_lut6_I2_O)        0.124    19.673 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/g0_b4__34/O
                         net (fo=1, routed)           0.000    19.673    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[5].key_exp_i/g0_b0_i_17__18
    SLICE_X39Y15         MUXF7 (Prop_muxf7_I0_O)      0.238    19.911 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[5].key_exp_i/sbox_table[0]_inferred__2/g0_b0_i_25/O
                         net (fo=1, routed)           0.610    20.521    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/u4_genKeys_n_306
    SLICE_X38Y14         LUT6 (Prop_lut6_I0_O)        0.298    20.819 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/g0_b0_i_17__18/O
                         net (fo=4, routed)           0.690    21.509    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/g0_b0_i_17__18_n_0
    SLICE_X33Y11         LUT2 (Prop_lut2_I0_O)        0.117    21.626 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/g0_b0_i_11__10/O
                         net (fo=5, routed)           0.656    22.282    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/round_keys[732]
    SLICE_X32Y12         LUT3 (Prop_lut3_I0_O)        0.332    22.614 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/g0_b0_i_5__18/O
                         net (fo=34, routed)          0.892    23.506    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/round_keys[668]
    SLICE_X32Y13         LUT6 (Prop_lut6_I4_O)        0.124    23.630 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/g0_b0__35/O
                         net (fo=1, routed)           0.000    23.630    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[6].key_exp_i/g0_b0_i_13__7
    SLICE_X32Y13         MUXF7 (Prop_muxf7_I0_O)      0.241    23.871 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[6].key_exp_i/g0_b0_i_19/O
                         net (fo=1, routed)           0.451    24.322    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/u4_genKeys_n_312
    SLICE_X32Y10         LUT6 (Prop_lut6_I0_O)        0.298    24.620 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/g0_b0_i_13__7/O
                         net (fo=3, routed)           0.632    25.252    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/round_keys[864]
    SLICE_X33Y10         LUT2 (Prop_lut2_I0_O)        0.150    25.402 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/g0_b0_i_7__11/O
                         net (fo=5, routed)           0.702    26.104    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/round_keys[832]
    SLICE_X33Y10         LUT4 (Prop_lut4_I2_O)        0.332    26.436 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/g0_b0_i_1__31/O
                         net (fo=35, routed)          1.098    27.534    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/round_keys[768]
    SLICE_X33Y9          LUT6 (Prop_lut6_I0_O)        0.124    27.658 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/g1_b1__40/O
                         net (fo=1, routed)           0.000    27.658    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[7].key_exp_i/g0_b0_i_14__15_0
    SLICE_X33Y9          MUXF7 (Prop_muxf7_I1_O)      0.217    27.875 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[7].key_exp_i/sbox_table[0]_inferred__0/g0_b0_i_22/O
                         net (fo=1, routed)           0.719    28.594    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/u4_genKeys_n_379
    SLICE_X33Y6          LUT6 (Prop_lut6_I0_O)        0.299    28.893 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/g0_b0_i_14__15/O
                         net (fo=6, routed)           0.357    29.250    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/round_keys[1001]
    SLICE_X34Y6          LUT3 (Prop_lut3_I2_O)        0.124    29.375 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/g0_b0_i_8__28/O
                         net (fo=7, routed)           0.437    29.812    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/round_keys[937]
    SLICE_X33Y6          LUT2 (Prop_lut2_I0_O)        0.124    29.936 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/g0_b0_i_2__8/O
                         net (fo=34, routed)          1.345    31.281    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/round_keys[905]
    SLICE_X26Y6          LUT6 (Prop_lut6_I1_O)        0.124    31.405 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/g1_b2__45/O
                         net (fo=1, routed)           0.000    31.405    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[8].key_exp_i/g0_b0_i_15__25_0
    SLICE_X26Y6          MUXF7 (Prop_muxf7_I1_O)      0.217    31.622 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[8].key_exp_i/sbox_table[0]_inferred__1/g0_b0_i_22/O
                         net (fo=1, routed)           0.864    32.486    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/u4_genKeys_n_438
    SLICE_X25Y7          LUT6 (Prop_lut6_I0_O)        0.299    32.785 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/g0_b0_i_15__25/O
                         net (fo=3, routed)           0.168    32.953    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/round_keys[1138]
    SLICE_X25Y7          LUT3 (Prop_lut3_I2_O)        0.124    33.077 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/g0_b0_i_9__21/O
                         net (fo=7, routed)           0.636    33.714    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/round_keys[1106]
    SLICE_X25Y8          LUT3 (Prop_lut3_I0_O)        0.124    33.838 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/g0_b0_i_3__21/O
                         net (fo=34, routed)          1.170    35.007    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/round_keys[1042]
    SLICE_X24Y12         LUT6 (Prop_lut6_I2_O)        0.124    35.131 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/g0_b4__50/O
                         net (fo=1, routed)           0.000    35.131    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[9].key_exp_i/g0_b0_i_11__18
    SLICE_X24Y12         MUXF7 (Prop_muxf7_I0_O)      0.209    35.340 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[9].key_exp_i/sbox_table[0]_inferred__2/g0_b0_i_19/O
                         net (fo=2, routed)           0.734    36.075    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/u4_genKeys_n_492
    SLICE_X20Y12         LUT6 (Prop_lut6_I4_O)        0.297    36.372 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/g0_b0_i_5__26_comp/O
                         net (fo=33, routed)          1.309    37.681    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/round_keys[1180]
    SLICE_X20Y9          LUT6 (Prop_lut6_I4_O)        0.124    37.805 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/g0_b7__51/O
                         net (fo=2, routed)           0.000    37.805    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[10].key_exp_i/ciphertext_reg[71]_2
    SLICE_X20Y9          MUXF7 (Prop_muxf7_I0_O)      0.209    38.014 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[10].key_exp_i/ciphertext_reg[71]_i_4/O
                         net (fo=5, routed)           1.185    39.199    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/u4_genKeys_n_542
    SLICE_X20Y2          LUT5 (Prop_lut5_I3_O)        0.297    39.496 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/state[103]_i_6/O
                         net (fo=1, routed)           0.162    39.658    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/state[103]_i_6_n_0
    SLICE_X20Y2          LUT6 (Prop_lut6_I2_O)        0.124    39.782 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/state[103]_i_3/O
                         net (fo=1, routed)           0.452    40.233    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/state[103]_i_3_n_0
    SLICE_X20Y2          LUT6 (Prop_lut6_I4_O)        0.124    40.357 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/state[103]_i_1/O
                         net (fo=1, routed)           0.000    40.357    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/state[103]_i_1_n_0
    SLICE_X20Y2          FDCE                                         r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/state_reg[103]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  AES_Improved_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    AES_Improved_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    21.192 r  AES_Improved_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1198, routed)        1.500    22.693    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/s00_axi_aclk
    SLICE_X20Y2          FDCE                                         r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/state_reg[103]/C
                         clock pessimism              0.130    22.822    
                         clock uncertainty           -0.302    22.520    
    SLICE_X20Y2          FDCE (Setup_fdce_C_D)        0.077    22.597    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/state_reg[103]
  -------------------------------------------------------------------
                         required time                         22.597    
                         arrival time                         -40.357    
  -------------------------------------------------------------------
                         slack                                -17.760    

Slack (VIOLATED) :        -17.748ns  (required time - arrival time)
  Source:                 AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/slv_reg4_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/ciphertext_reg[39]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        37.336ns  (logic 8.882ns (23.789%)  route 28.454ns (76.211%))
  Logic Levels:           45  (LUT2=5 LUT3=5 LUT4=1 LUT5=2 LUT6=22 MUXF7=9 MUXF8=1)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.697ns = ( 22.698 - 20.000 ) 
    Source Clock Delay      (SCD):    2.969ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  AES_Improved_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    AES_Improved_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  AES_Improved_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1198, routed)        1.661     2.969    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y29         FDRE                                         r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/slv_reg4_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y29         FDRE (Prop_fdre_C_Q)         0.456     3.425 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/slv_reg4_reg[20]/Q
                         net (fo=36, routed)          1.962     5.387    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/key[20]
    SLICE_X30Y27         LUT6 (Prop_lut6_I4_O)        0.124     5.511 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/g3_b0__18/O
                         net (fo=2, routed)           0.000     5.511    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[1].key_exp_i/g0_b0_i_7__2_2
    SLICE_X30Y27         MUXF7 (Prop_muxf7_I1_O)      0.214     5.725 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[1].key_exp_i/sbox_table[0]_inferred__2/g0_b0_i_14/O
                         net (fo=3, routed)           0.000     5.725    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[1].key_exp_i/slv_reg4_reg[22]_0
    SLICE_X30Y27         MUXF8 (Prop_muxf8_I1_O)      0.088     5.813 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[1].key_exp_i/sbox_table[0]_inferred__2/g0_b0_i_7/O
                         net (fo=6, routed)           0.835     6.649    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/generate_round_keys[1].key_exp_i/p_0_in[24]
    SLICE_X34Y27         LUT5 (Prop_lut5_I2_O)        0.319     6.968 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/g0_b0_i_1__2/O
                         net (fo=34, routed)          1.283     8.250    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/round_keys[152]
    SLICE_X35Y25         LUT6 (Prop_lut6_I0_O)        0.124     8.374 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/g2_b1__19/O
                         net (fo=1, routed)           0.000     8.374    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[2].key_exp_i/g0_b0_i_14__3_1
    SLICE_X35Y25         MUXF7 (Prop_muxf7_I0_O)      0.212     8.586 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[2].key_exp_i/g0_b0_i_23/O
                         net (fo=1, routed)           0.687     9.273    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/u4_genKeys_n_99
    SLICE_X33Y24         LUT5 (Prop_lut5_I2_O)        0.299     9.572 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/g0_b0_i_14__3/O
                         net (fo=3, routed)           0.305     9.877    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/round_keys[353]
    SLICE_X33Y22         LUT6 (Prop_lut6_I0_O)        0.124    10.001 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/g0_b0_i_8/O
                         net (fo=4, routed)           0.446    10.447    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/round_keys[321]
    SLICE_X34Y21         LUT6 (Prop_lut6_I0_O)        0.124    10.571 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/g0_b0_i_2__11/O
                         net (fo=34, routed)          1.426    11.997    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/round_keys[257]
    SLICE_X37Y18         LUT6 (Prop_lut6_I1_O)        0.124    12.121 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/g1_b4__24/O
                         net (fo=1, routed)           0.000    12.121    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[3].key_exp_i/g0_b0_i_11__4_0
    SLICE_X37Y18         MUXF7 (Prop_muxf7_I1_O)      0.217    12.338 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[3].key_exp_i/sbox_table[0]_inferred__0/g0_b0_i_19/O
                         net (fo=1, routed)           0.881    13.220    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/u4_genKeys_n_190
    SLICE_X35Y19         LUT6 (Prop_lut6_I0_O)        0.299    13.519 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/g0_b0_i_11__4/O
                         net (fo=7, routed)           0.330    13.849    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/round_keys[492]
    SLICE_X33Y18         LUT6 (Prop_lut6_I0_O)        0.124    13.973 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/g0_b0_i_5__28/O
                         net (fo=34, routed)          1.330    15.302    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/round_keys[396]
    SLICE_X36Y18         LUT6 (Prop_lut6_I4_O)        0.124    15.426 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/g3_b2__29/O
                         net (fo=1, routed)           0.892    16.319    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/g3_b2__29_n_0
    SLICE_X35Y18         LUT6 (Prop_lut6_I4_O)        0.124    16.443 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/g0_b0_i_21__5/O
                         net (fo=3, routed)           0.459    16.901    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/round_keys[626]
    SLICE_X35Y20         LUT3 (Prop_lut3_I2_O)        0.124    17.025 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/g0_b0_i_15__29/O
                         net (fo=3, routed)           0.429    17.454    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/round_keys[594]
    SLICE_X35Y19         LUT6 (Prop_lut6_I5_O)        0.124    17.578 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/g0_b0_i_9__25/O
                         net (fo=5, routed)           0.441    18.020    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/round_keys[562]
    SLICE_X34Y17         LUT2 (Prop_lut2_I0_O)        0.124    18.144 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/g0_b0_i_3__5/O
                         net (fo=34, routed)          1.405    19.549    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/round_keys[530]
    SLICE_X39Y15         LUT6 (Prop_lut6_I2_O)        0.124    19.673 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/g0_b4__34/O
                         net (fo=1, routed)           0.000    19.673    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[5].key_exp_i/g0_b0_i_17__18
    SLICE_X39Y15         MUXF7 (Prop_muxf7_I0_O)      0.238    19.911 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[5].key_exp_i/sbox_table[0]_inferred__2/g0_b0_i_25/O
                         net (fo=1, routed)           0.610    20.521    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/u4_genKeys_n_306
    SLICE_X38Y14         LUT6 (Prop_lut6_I0_O)        0.298    20.819 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/g0_b0_i_17__18/O
                         net (fo=4, routed)           0.690    21.509    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/g0_b0_i_17__18_n_0
    SLICE_X33Y11         LUT2 (Prop_lut2_I0_O)        0.117    21.626 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/g0_b0_i_11__10/O
                         net (fo=5, routed)           0.656    22.282    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/round_keys[732]
    SLICE_X32Y12         LUT3 (Prop_lut3_I0_O)        0.332    22.614 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/g0_b0_i_5__18/O
                         net (fo=34, routed)          0.892    23.506    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/round_keys[668]
    SLICE_X32Y13         LUT6 (Prop_lut6_I4_O)        0.124    23.630 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/g0_b0__35/O
                         net (fo=1, routed)           0.000    23.630    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[6].key_exp_i/g0_b0_i_13__7
    SLICE_X32Y13         MUXF7 (Prop_muxf7_I0_O)      0.241    23.871 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[6].key_exp_i/g0_b0_i_19/O
                         net (fo=1, routed)           0.451    24.322    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/u4_genKeys_n_312
    SLICE_X32Y10         LUT6 (Prop_lut6_I0_O)        0.298    24.620 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/g0_b0_i_13__7/O
                         net (fo=3, routed)           0.632    25.252    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/round_keys[864]
    SLICE_X33Y10         LUT2 (Prop_lut2_I0_O)        0.150    25.402 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/g0_b0_i_7__11/O
                         net (fo=5, routed)           0.702    26.104    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/round_keys[832]
    SLICE_X33Y10         LUT4 (Prop_lut4_I2_O)        0.332    26.436 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/g0_b0_i_1__31/O
                         net (fo=35, routed)          1.098    27.534    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/round_keys[768]
    SLICE_X33Y9          LUT6 (Prop_lut6_I0_O)        0.124    27.658 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/g1_b1__40/O
                         net (fo=1, routed)           0.000    27.658    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[7].key_exp_i/g0_b0_i_14__15_0
    SLICE_X33Y9          MUXF7 (Prop_muxf7_I1_O)      0.217    27.875 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[7].key_exp_i/sbox_table[0]_inferred__0/g0_b0_i_22/O
                         net (fo=1, routed)           0.719    28.594    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/u4_genKeys_n_379
    SLICE_X33Y6          LUT6 (Prop_lut6_I0_O)        0.299    28.893 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/g0_b0_i_14__15/O
                         net (fo=6, routed)           0.357    29.250    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/round_keys[1001]
    SLICE_X34Y6          LUT3 (Prop_lut3_I2_O)        0.124    29.375 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/g0_b0_i_8__28/O
                         net (fo=7, routed)           0.437    29.812    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/round_keys[937]
    SLICE_X33Y6          LUT2 (Prop_lut2_I0_O)        0.124    29.936 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/g0_b0_i_2__8/O
                         net (fo=34, routed)          1.345    31.281    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/round_keys[905]
    SLICE_X26Y6          LUT6 (Prop_lut6_I1_O)        0.124    31.405 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/g1_b2__45/O
                         net (fo=1, routed)           0.000    31.405    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[8].key_exp_i/g0_b0_i_15__25_0
    SLICE_X26Y6          MUXF7 (Prop_muxf7_I1_O)      0.217    31.622 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[8].key_exp_i/sbox_table[0]_inferred__1/g0_b0_i_22/O
                         net (fo=1, routed)           0.864    32.486    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/u4_genKeys_n_438
    SLICE_X25Y7          LUT6 (Prop_lut6_I0_O)        0.299    32.785 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/g0_b0_i_15__25/O
                         net (fo=3, routed)           0.168    32.953    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/round_keys[1138]
    SLICE_X25Y7          LUT3 (Prop_lut3_I2_O)        0.124    33.077 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/g0_b0_i_9__21/O
                         net (fo=7, routed)           0.636    33.714    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/round_keys[1106]
    SLICE_X25Y8          LUT3 (Prop_lut3_I0_O)        0.124    33.838 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/g0_b0_i_3__21/O
                         net (fo=34, routed)          1.170    35.007    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/round_keys[1042]
    SLICE_X24Y12         LUT6 (Prop_lut6_I2_O)        0.124    35.131 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/g0_b4__50/O
                         net (fo=1, routed)           0.000    35.131    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[9].key_exp_i/g0_b0_i_11__18
    SLICE_X24Y12         MUXF7 (Prop_muxf7_I0_O)      0.209    35.340 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[9].key_exp_i/sbox_table[0]_inferred__2/g0_b0_i_19/O
                         net (fo=2, routed)           0.734    36.075    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/u4_genKeys_n_492
    SLICE_X20Y12         LUT6 (Prop_lut6_I4_O)        0.297    36.372 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/g0_b0_i_5__26_comp/O
                         net (fo=33, routed)          1.309    37.681    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/round_keys[1180]
    SLICE_X20Y9          LUT6 (Prop_lut6_I4_O)        0.124    37.805 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/g0_b7__51/O
                         net (fo=2, routed)           0.000    37.805    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[10].key_exp_i/ciphertext_reg[71]_2
    SLICE_X20Y9          MUXF7 (Prop_muxf7_I0_O)      0.209    38.014 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[10].key_exp_i/ciphertext_reg[71]_i_4/O
                         net (fo=5, routed)           1.003    39.017    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/u4_genKeys_n_542
    SLICE_X21Y8          LUT6 (Prop_lut6_I0_O)        0.297    39.314 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/ciphertext[39]_i_2/O
                         net (fo=2, routed)           0.867    40.181    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/round_keys[1319]
    SLICE_X13Y9          LUT2 (Prop_lut2_I0_O)        0.124    40.305 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/ciphertext[39]_i_1/O
                         net (fo=1, routed)           0.000    40.305    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/ciphertext0[39]
    SLICE_X13Y9          FDRE                                         r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/ciphertext_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  AES_Improved_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    AES_Improved_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    21.192 r  AES_Improved_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1198, routed)        1.505    22.698    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/s00_axi_aclk
    SLICE_X13Y9          FDRE                                         r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/ciphertext_reg[39]/C
                         clock pessimism              0.130    22.827    
                         clock uncertainty           -0.302    22.525    
    SLICE_X13Y9          FDRE (Setup_fdre_C_D)        0.032    22.557    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/ciphertext_reg[39]
  -------------------------------------------------------------------
                         required time                         22.557    
                         arrival time                         -40.305    
  -------------------------------------------------------------------
                         slack                                -17.748    

Slack (VIOLATED) :        -17.706ns  (required time - arrival time)
  Source:                 AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/slv_reg4_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/state_reg[40]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        37.347ns  (logic 9.090ns (24.339%)  route 28.257ns (75.661%))
  Logic Levels:           48  (LUT2=4 LUT3=6 LUT4=1 LUT5=2 LUT6=25 MUXF7=9 MUXF8=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.698ns = ( 22.698 - 20.000 ) 
    Source Clock Delay      (SCD):    2.964ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  AES_Improved_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    AES_Improved_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  AES_Improved_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1198, routed)        1.656     2.964    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X34Y26         FDRE                                         r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/slv_reg4_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y26         FDRE (Prop_fdre_C_Q)         0.518     3.482 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/slv_reg4_reg[29]/Q
                         net (fo=36, routed)          2.058     5.540    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/key[29]
    SLICE_X32Y25         LUT6 (Prop_lut6_I5_O)        0.124     5.664 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/g3_b2__15/O
                         net (fo=2, routed)           0.000     5.664    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[1].key_exp_i/g0_b0_i_9_3
    SLICE_X32Y25         MUXF7 (Prop_muxf7_I1_O)      0.214     5.878 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[1].key_exp_i/g0_b0_i_18/O
                         net (fo=3, routed)           0.000     5.878    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[1].key_exp_i/slv_reg4_reg[30]_4
    SLICE_X32Y25         MUXF8 (Prop_muxf8_I1_O)      0.088     5.966 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[1].key_exp_i/g0_b0_i_9/O
                         net (fo=6, routed)           0.629     6.595    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/generate_round_keys[1].key_exp_i/p_0_in[2]
    SLICE_X33Y23         LUT5 (Prop_lut5_I2_O)        0.319     6.914 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/g0_b0_i_3/O
                         net (fo=34, routed)          1.083     7.997    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/round_keys[130]
    SLICE_X30Y22         LUT6 (Prop_lut6_I2_O)        0.124     8.121 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/g3_b1__20/O
                         net (fo=1, routed)           0.000     8.121    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[2].key_exp_i/g0_b0_i_14__4_2
    SLICE_X30Y22         MUXF7 (Prop_muxf7_I1_O)      0.247     8.368 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[2].key_exp_i/sbox_table[0]_inferred__0/g0_b0_i_23/O
                         net (fo=1, routed)           0.813     9.181    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/u4_genKeys_n_123
    SLICE_X30Y19         LUT5 (Prop_lut5_I2_O)        0.298     9.479 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/g0_b0_i_14__4/O
                         net (fo=3, routed)           0.184     9.664    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/round_keys[361]
    SLICE_X30Y19         LUT6 (Prop_lut6_I0_O)        0.124     9.788 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/g0_b0_i_8__0/O
                         net (fo=4, routed)           0.482    10.269    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/round_keys[329]
    SLICE_X32Y20         LUT6 (Prop_lut6_I0_O)        0.124    10.393 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/g0_b0_i_2__12/O
                         net (fo=34, routed)          1.302    11.695    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/round_keys[265]
    SLICE_X34Y22         LUT6 (Prop_lut6_I1_O)        0.124    11.819 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/g0_b4__25/O
                         net (fo=1, routed)           0.000    11.819    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[3].key_exp_i/g0_b0_i_11__5
    SLICE_X34Y22         MUXF7 (Prop_muxf7_I0_O)      0.209    12.028 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[3].key_exp_i/sbox_table[0]_inferred__1/g0_b0_i_19/O
                         net (fo=1, routed)           0.335    12.363    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/u4_genKeys_n_200
    SLICE_X32Y23         LUT6 (Prop_lut6_I0_O)        0.297    12.660 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/g0_b0_i_11__5/O
                         net (fo=7, routed)           0.667    13.326    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/round_keys[500]
    SLICE_X31Y23         LUT6 (Prop_lut6_I0_O)        0.124    13.450 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/g0_b0_i_5__29/O
                         net (fo=34, routed)          1.133    14.584    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/round_keys[404]
    SLICE_X38Y24         LUT6 (Prop_lut6_I4_O)        0.124    14.708 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/g1_b4__30/O
                         net (fo=1, routed)           0.000    14.708    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[4].key_exp_i/g0_b0_i_23__2_0
    SLICE_X38Y24         MUXF7 (Prop_muxf7_I1_O)      0.214    14.922 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[4].key_exp_i/sbox_table[0]_inferred__2/g0_b0_i_30/O
                         net (fo=1, routed)           0.295    15.217    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/u4_genKeys_n_258
    SLICE_X36Y24         LUT6 (Prop_lut6_I0_O)        0.297    15.514 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/g0_b0_i_23__2/O
                         net (fo=3, routed)           0.529    16.043    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/round_keys[636]
    SLICE_X36Y23         LUT3 (Prop_lut3_I2_O)        0.124    16.167 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/g0_b0_i_17__22/O
                         net (fo=3, routed)           0.537    16.704    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/round_keys[604]
    SLICE_X36Y21         LUT6 (Prop_lut6_I5_O)        0.124    16.828 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/g0_b0_i_11__26/O
                         net (fo=5, routed)           0.898    17.726    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/round_keys[572]
    SLICE_X31Y17         LUT2 (Prop_lut2_I0_O)        0.124    17.850 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/g0_b0_i_5__6/O
                         net (fo=34, routed)          1.448    19.298    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/round_keys[540]
    SLICE_X40Y13         LUT6 (Prop_lut6_I4_O)        0.124    19.422 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/g0_b3__31/O
                         net (fo=1, routed)           0.000    19.422    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[5].key_exp_i/g0_b0_i_16__3
    SLICE_X40Y13         MUXF7 (Prop_muxf7_I0_O)      0.212    19.634 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[5].key_exp_i/g0_b0_i_24/O
                         net (fo=1, routed)           0.840    20.474    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/u4_genKeys_n_267
    SLICE_X40Y12         LUT6 (Prop_lut6_I0_O)        0.299    20.773 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/g0_b0_i_16__3/O
                         net (fo=4, routed)           0.622    21.395    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/round_keys[739]
    SLICE_X40Y12         LUT2 (Prop_lut2_I0_O)        0.124    21.519 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/g0_b0_i_10__7/O
                         net (fo=5, routed)           0.469    21.988    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/round_keys[707]
    SLICE_X39Y10         LUT3 (Prop_lut3_I0_O)        0.124    22.112 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/g0_b0_i_4__15/O
                         net (fo=34, routed)          1.313    23.424    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/round_keys[643]
    SLICE_X36Y4          LUT6 (Prop_lut6_I3_O)        0.124    23.548 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/g1_b3__36/O
                         net (fo=1, routed)           0.000    23.548    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[6].key_exp_i/g0_b0_i_16__8_0
    SLICE_X36Y4          MUXF7 (Prop_muxf7_I1_O)      0.217    23.765 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[6].key_exp_i/sbox_table[0]_inferred__0/g0_b0_i_22/O
                         net (fo=1, routed)           0.393    24.158    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/u4_genKeys_n_333
    SLICE_X35Y4          LUT6 (Prop_lut6_I0_O)        0.299    24.457 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/g0_b0_i_16__8/O
                         net (fo=3, routed)           0.824    25.281    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/round_keys[875]
    SLICE_X35Y5          LUT2 (Prop_lut2_I0_O)        0.149    25.430 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/g0_b0_i_10__12/O
                         net (fo=4, routed)           0.346    25.776    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/round_keys[843]
    SLICE_X34Y3          LUT4 (Prop_lut4_I2_O)        0.332    26.108 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/g0_b0_i_4__32/O
                         net (fo=35, routed)          1.259    27.366    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/round_keys[779]
    SLICE_X32Y2          LUT6 (Prop_lut6_I3_O)        0.124    27.490 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/g0_b4__41/O
                         net (fo=1, routed)           0.000    27.490    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[7].key_exp_i/g0_b0_i_17__12
    SLICE_X32Y2          MUXF7 (Prop_muxf7_I0_O)      0.209    27.699 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[7].key_exp_i/sbox_table[0]_inferred__1/g0_b0_i_25/O
                         net (fo=1, routed)           0.310    28.009    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/u4_genKeys_n_392
    SLICE_X32Y3          LUT6 (Prop_lut6_I0_O)        0.297    28.306 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/g0_b0_i_17__12/O
                         net (fo=5, routed)           0.690    28.996    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/round_keys[1012]
    SLICE_X31Y8          LUT3 (Prop_lut3_I2_O)        0.124    29.120 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/g0_b0_i_11__29/O
                         net (fo=7, routed)           0.504    29.623    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/round_keys[948]
    SLICE_X29Y8          LUT2 (Prop_lut2_I0_O)        0.124    29.747 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/g0_b0_i_5__9/O
                         net (fo=34, routed)          1.073    30.821    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/round_keys[916]
    SLICE_X28Y4          LUT6 (Prop_lut6_I4_O)        0.124    30.945 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/g1_b2__46/O
                         net (fo=1, routed)           0.000    30.945    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[8].key_exp_i/g0_b0_i_15__26_0
    SLICE_X28Y4          MUXF7 (Prop_muxf7_I1_O)      0.214    31.159 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[8].key_exp_i/sbox_table[0]_inferred__2/g0_b0_i_22/O
                         net (fo=1, routed)           0.452    31.611    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/u4_genKeys_n_448
    SLICE_X28Y4          LUT6 (Prop_lut6_I0_O)        0.297    31.908 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/g0_b0_i_15__26/O
                         net (fo=4, routed)           0.847    32.755    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/round_keys[1146]
    SLICE_X25Y4          LUT3 (Prop_lut3_I2_O)        0.124    32.879 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/g0_b0_i_9__22/O
                         net (fo=6, routed)           0.349    33.228    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/round_keys[1114]
    SLICE_X22Y5          LUT3 (Prop_lut3_I0_O)        0.124    33.352 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/g0_b0_i_3__22/O
                         net (fo=34, routed)          1.217    34.569    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/round_keys[1050]
    SLICE_X18Y3          LUT6 (Prop_lut6_I2_O)        0.124    34.693 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/g1_b5__47/O
                         net (fo=1, routed)           0.000    34.693    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[9].key_exp_i/g0_b0_i_12__15_0
    SLICE_X18Y3          MUXF7 (Prop_muxf7_I1_O)      0.217    34.910 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[9].key_exp_i/g0_b0_i_20/O
                         net (fo=1, routed)           0.606    35.516    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/u4_genKeys_n_461
    SLICE_X16Y4          LUT6 (Prop_lut6_I0_O)        0.299    35.815 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/g0_b0_i_12__15/O
                         net (fo=8, routed)           0.727    36.542    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/round_keys[1253]
    SLICE_X16Y4          LUT3 (Prop_lut3_I0_O)        0.124    36.666 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/g0_b0_i_6__23/O
                         net (fo=34, routed)          0.946    37.612    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/round_keys[1157]
    SLICE_X15Y4          LUT6 (Prop_lut6_I5_O)        0.124    37.736 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/g3_b0__52/O
                         net (fo=3, routed)           1.020    38.756    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[10].key_exp_i/ciphertext_reg[72]
    SLICE_X13Y4          LUT6 (Prop_lut6_I0_O)        0.124    38.880 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[10].key_exp_i/sbox_table[0]_inferred__0/state[40]_i_8/O
                         net (fo=2, routed)           0.568    39.448    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/generate_round_keys[10].key_exp_i/p_0_in[8]
    SLICE_X11Y7          LUT6 (Prop_lut6_I0_O)        0.124    39.572 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/state[40]_i_5/O
                         net (fo=1, routed)           0.151    39.723    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/state[40]_i_5_n_0
    SLICE_X11Y7          LUT6 (Prop_lut6_I4_O)        0.124    39.847 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/state[40]_i_2/O
                         net (fo=1, routed)           0.340    40.187    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/state0[40]
    SLICE_X8Y7           LUT6 (Prop_lut6_I5_O)        0.124    40.311 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/state[40]_i_1/O
                         net (fo=1, routed)           0.000    40.311    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/state[40]_i_1_n_0
    SLICE_X8Y7           FDCE                                         r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/state_reg[40]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  AES_Improved_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    AES_Improved_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    21.192 r  AES_Improved_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1198, routed)        1.506    22.698    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/s00_axi_aclk
    SLICE_X8Y7           FDCE                                         r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/state_reg[40]/C
                         clock pessimism              0.130    22.828    
                         clock uncertainty           -0.302    22.526    
    SLICE_X8Y7           FDCE (Setup_fdce_C_D)        0.079    22.605    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/state_reg[40]
  -------------------------------------------------------------------
                         required time                         22.605    
                         arrival time                         -40.311    
  -------------------------------------------------------------------
                         slack                                -17.706    

Slack (VIOLATED) :        -17.699ns  (required time - arrival time)
  Source:                 AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/slv_reg4_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/state_reg[44]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        37.291ns  (logic 9.090ns (24.376%)  route 28.201ns (75.624%))
  Logic Levels:           48  (LUT2=4 LUT3=6 LUT4=1 LUT5=2 LUT6=25 MUXF7=9 MUXF8=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 22.699 - 20.000 ) 
    Source Clock Delay      (SCD):    2.964ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  AES_Improved_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    AES_Improved_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  AES_Improved_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1198, routed)        1.656     2.964    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X34Y26         FDRE                                         r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/slv_reg4_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y26         FDRE (Prop_fdre_C_Q)         0.518     3.482 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/slv_reg4_reg[29]/Q
                         net (fo=36, routed)          2.058     5.540    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/key[29]
    SLICE_X32Y25         LUT6 (Prop_lut6_I5_O)        0.124     5.664 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/g3_b2__15/O
                         net (fo=2, routed)           0.000     5.664    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[1].key_exp_i/g0_b0_i_9_3
    SLICE_X32Y25         MUXF7 (Prop_muxf7_I1_O)      0.214     5.878 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[1].key_exp_i/g0_b0_i_18/O
                         net (fo=3, routed)           0.000     5.878    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[1].key_exp_i/slv_reg4_reg[30]_4
    SLICE_X32Y25         MUXF8 (Prop_muxf8_I1_O)      0.088     5.966 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[1].key_exp_i/g0_b0_i_9/O
                         net (fo=6, routed)           0.629     6.595    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/generate_round_keys[1].key_exp_i/p_0_in[2]
    SLICE_X33Y23         LUT5 (Prop_lut5_I2_O)        0.319     6.914 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/g0_b0_i_3/O
                         net (fo=34, routed)          1.083     7.997    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/round_keys[130]
    SLICE_X30Y22         LUT6 (Prop_lut6_I2_O)        0.124     8.121 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/g3_b1__20/O
                         net (fo=1, routed)           0.000     8.121    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[2].key_exp_i/g0_b0_i_14__4_2
    SLICE_X30Y22         MUXF7 (Prop_muxf7_I1_O)      0.247     8.368 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[2].key_exp_i/sbox_table[0]_inferred__0/g0_b0_i_23/O
                         net (fo=1, routed)           0.813     9.181    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/u4_genKeys_n_123
    SLICE_X30Y19         LUT5 (Prop_lut5_I2_O)        0.298     9.479 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/g0_b0_i_14__4/O
                         net (fo=3, routed)           0.184     9.664    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/round_keys[361]
    SLICE_X30Y19         LUT6 (Prop_lut6_I0_O)        0.124     9.788 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/g0_b0_i_8__0/O
                         net (fo=4, routed)           0.482    10.269    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/round_keys[329]
    SLICE_X32Y20         LUT6 (Prop_lut6_I0_O)        0.124    10.393 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/g0_b0_i_2__12/O
                         net (fo=34, routed)          1.302    11.695    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/round_keys[265]
    SLICE_X34Y22         LUT6 (Prop_lut6_I1_O)        0.124    11.819 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/g0_b4__25/O
                         net (fo=1, routed)           0.000    11.819    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[3].key_exp_i/g0_b0_i_11__5
    SLICE_X34Y22         MUXF7 (Prop_muxf7_I0_O)      0.209    12.028 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[3].key_exp_i/sbox_table[0]_inferred__1/g0_b0_i_19/O
                         net (fo=1, routed)           0.335    12.363    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/u4_genKeys_n_200
    SLICE_X32Y23         LUT6 (Prop_lut6_I0_O)        0.297    12.660 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/g0_b0_i_11__5/O
                         net (fo=7, routed)           0.667    13.326    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/round_keys[500]
    SLICE_X31Y23         LUT6 (Prop_lut6_I0_O)        0.124    13.450 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/g0_b0_i_5__29/O
                         net (fo=34, routed)          1.133    14.584    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/round_keys[404]
    SLICE_X38Y24         LUT6 (Prop_lut6_I4_O)        0.124    14.708 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/g1_b4__30/O
                         net (fo=1, routed)           0.000    14.708    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[4].key_exp_i/g0_b0_i_23__2_0
    SLICE_X38Y24         MUXF7 (Prop_muxf7_I1_O)      0.214    14.922 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[4].key_exp_i/sbox_table[0]_inferred__2/g0_b0_i_30/O
                         net (fo=1, routed)           0.295    15.217    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/u4_genKeys_n_258
    SLICE_X36Y24         LUT6 (Prop_lut6_I0_O)        0.297    15.514 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/g0_b0_i_23__2/O
                         net (fo=3, routed)           0.529    16.043    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/round_keys[636]
    SLICE_X36Y23         LUT3 (Prop_lut3_I2_O)        0.124    16.167 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/g0_b0_i_17__22/O
                         net (fo=3, routed)           0.537    16.704    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/round_keys[604]
    SLICE_X36Y21         LUT6 (Prop_lut6_I5_O)        0.124    16.828 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/g0_b0_i_11__26/O
                         net (fo=5, routed)           0.898    17.726    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/round_keys[572]
    SLICE_X31Y17         LUT2 (Prop_lut2_I0_O)        0.124    17.850 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/g0_b0_i_5__6/O
                         net (fo=34, routed)          1.448    19.298    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/round_keys[540]
    SLICE_X40Y13         LUT6 (Prop_lut6_I4_O)        0.124    19.422 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/g0_b3__31/O
                         net (fo=1, routed)           0.000    19.422    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[5].key_exp_i/g0_b0_i_16__3
    SLICE_X40Y13         MUXF7 (Prop_muxf7_I0_O)      0.212    19.634 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[5].key_exp_i/g0_b0_i_24/O
                         net (fo=1, routed)           0.840    20.474    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/u4_genKeys_n_267
    SLICE_X40Y12         LUT6 (Prop_lut6_I0_O)        0.299    20.773 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/g0_b0_i_16__3/O
                         net (fo=4, routed)           0.622    21.395    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/round_keys[739]
    SLICE_X40Y12         LUT2 (Prop_lut2_I0_O)        0.124    21.519 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/g0_b0_i_10__7/O
                         net (fo=5, routed)           0.469    21.988    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/round_keys[707]
    SLICE_X39Y10         LUT3 (Prop_lut3_I0_O)        0.124    22.112 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/g0_b0_i_4__15/O
                         net (fo=34, routed)          1.313    23.424    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/round_keys[643]
    SLICE_X36Y4          LUT6 (Prop_lut6_I3_O)        0.124    23.548 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/g1_b3__36/O
                         net (fo=1, routed)           0.000    23.548    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[6].key_exp_i/g0_b0_i_16__8_0
    SLICE_X36Y4          MUXF7 (Prop_muxf7_I1_O)      0.217    23.765 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[6].key_exp_i/sbox_table[0]_inferred__0/g0_b0_i_22/O
                         net (fo=1, routed)           0.393    24.158    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/u4_genKeys_n_333
    SLICE_X35Y4          LUT6 (Prop_lut6_I0_O)        0.299    24.457 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/g0_b0_i_16__8/O
                         net (fo=3, routed)           0.824    25.281    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/round_keys[875]
    SLICE_X35Y5          LUT2 (Prop_lut2_I0_O)        0.149    25.430 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/g0_b0_i_10__12/O
                         net (fo=4, routed)           0.346    25.776    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/round_keys[843]
    SLICE_X34Y3          LUT4 (Prop_lut4_I2_O)        0.332    26.108 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/g0_b0_i_4__32/O
                         net (fo=35, routed)          1.259    27.366    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/round_keys[779]
    SLICE_X32Y2          LUT6 (Prop_lut6_I3_O)        0.124    27.490 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/g0_b4__41/O
                         net (fo=1, routed)           0.000    27.490    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[7].key_exp_i/g0_b0_i_17__12
    SLICE_X32Y2          MUXF7 (Prop_muxf7_I0_O)      0.209    27.699 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[7].key_exp_i/sbox_table[0]_inferred__1/g0_b0_i_25/O
                         net (fo=1, routed)           0.310    28.009    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/u4_genKeys_n_392
    SLICE_X32Y3          LUT6 (Prop_lut6_I0_O)        0.297    28.306 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/g0_b0_i_17__12/O
                         net (fo=5, routed)           0.690    28.996    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/round_keys[1012]
    SLICE_X31Y8          LUT3 (Prop_lut3_I2_O)        0.124    29.120 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/g0_b0_i_11__29/O
                         net (fo=7, routed)           0.504    29.623    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/round_keys[948]
    SLICE_X29Y8          LUT2 (Prop_lut2_I0_O)        0.124    29.747 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/g0_b0_i_5__9/O
                         net (fo=34, routed)          1.073    30.821    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/round_keys[916]
    SLICE_X28Y4          LUT6 (Prop_lut6_I4_O)        0.124    30.945 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/g1_b2__46/O
                         net (fo=1, routed)           0.000    30.945    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[8].key_exp_i/g0_b0_i_15__26_0
    SLICE_X28Y4          MUXF7 (Prop_muxf7_I1_O)      0.214    31.159 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[8].key_exp_i/sbox_table[0]_inferred__2/g0_b0_i_22/O
                         net (fo=1, routed)           0.452    31.611    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/u4_genKeys_n_448
    SLICE_X28Y4          LUT6 (Prop_lut6_I0_O)        0.297    31.908 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/g0_b0_i_15__26/O
                         net (fo=4, routed)           0.847    32.755    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/round_keys[1146]
    SLICE_X25Y4          LUT3 (Prop_lut3_I2_O)        0.124    32.879 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/g0_b0_i_9__22/O
                         net (fo=6, routed)           0.349    33.228    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/round_keys[1114]
    SLICE_X22Y5          LUT3 (Prop_lut3_I0_O)        0.124    33.352 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/g0_b0_i_3__22/O
                         net (fo=34, routed)          1.217    34.569    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/round_keys[1050]
    SLICE_X18Y3          LUT6 (Prop_lut6_I2_O)        0.124    34.693 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/g1_b5__47/O
                         net (fo=1, routed)           0.000    34.693    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[9].key_exp_i/g0_b0_i_12__15_0
    SLICE_X18Y3          MUXF7 (Prop_muxf7_I1_O)      0.217    34.910 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[9].key_exp_i/g0_b0_i_20/O
                         net (fo=1, routed)           0.606    35.516    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/u4_genKeys_n_461
    SLICE_X16Y4          LUT6 (Prop_lut6_I0_O)        0.299    35.815 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/g0_b0_i_12__15/O
                         net (fo=8, routed)           0.727    36.542    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/round_keys[1253]
    SLICE_X16Y4          LUT3 (Prop_lut3_I0_O)        0.124    36.666 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/g0_b0_i_6__23/O
                         net (fo=34, routed)          0.875    37.541    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/round_keys[1157]
    SLICE_X10Y3          LUT6 (Prop_lut6_I5_O)        0.124    37.665 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/g0_b4__52_replica/O
                         net (fo=1, routed)           0.658    38.323    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[10].key_exp_i/g0_b4__52_n_0_repN_alias
    SLICE_X10Y3          LUT6 (Prop_lut6_I5_O)        0.124    38.447 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[10].key_exp_i/sbox_table[0]_inferred__0/state[44]_i_8/O
                         net (fo=2, routed)           0.332    38.780    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/generate_round_keys[10].key_exp_i/p_0_in[12]
    SLICE_X12Y4          LUT6 (Prop_lut6_I0_O)        0.124    38.904 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/state[44]_i_4/O
                         net (fo=1, routed)           0.564    39.468    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/state[44]_i_4_n_0
    SLICE_X15Y5          LUT6 (Prop_lut6_I3_O)        0.124    39.592 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/state[44]_i_2/O
                         net (fo=1, routed)           0.539    40.131    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/state0[44]
    SLICE_X13Y5          LUT6 (Prop_lut6_I5_O)        0.124    40.255 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/state[44]_i_1/O
                         net (fo=1, routed)           0.000    40.255    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/state[44]_i_1_n_0
    SLICE_X13Y5          FDCE                                         r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/state_reg[44]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  AES_Improved_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    AES_Improved_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    21.192 r  AES_Improved_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1198, routed)        1.507    22.700    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/s00_axi_aclk
    SLICE_X13Y5          FDCE                                         r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/state_reg[44]/C
                         clock pessimism              0.130    22.829    
                         clock uncertainty           -0.302    22.527    
    SLICE_X13Y5          FDCE (Setup_fdce_C_D)        0.029    22.556    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/state_reg[44]
  -------------------------------------------------------------------
                         required time                         22.556    
                         arrival time                         -40.255    
  -------------------------------------------------------------------
                         slack                                -17.699    

Slack (VIOLATED) :        -17.698ns  (required time - arrival time)
  Source:                 AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/slv_reg4_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/state_reg[36]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        37.278ns  (logic 8.748ns (23.467%)  route 28.530ns (76.533%))
  Logic Levels:           46  (LUT2=4 LUT3=5 LUT4=1 LUT5=2 LUT6=25 MUXF7=8 MUXF8=1)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 22.691 - 20.000 ) 
    Source Clock Delay      (SCD):    2.969ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  AES_Improved_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    AES_Improved_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  AES_Improved_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1198, routed)        1.661     2.969    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y29         FDRE                                         r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/slv_reg4_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y29         FDRE (Prop_fdre_C_Q)         0.456     3.425 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/slv_reg4_reg[20]/Q
                         net (fo=36, routed)          1.962     5.387    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/key[20]
    SLICE_X30Y27         LUT6 (Prop_lut6_I4_O)        0.124     5.511 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/g3_b0__18/O
                         net (fo=2, routed)           0.000     5.511    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[1].key_exp_i/g0_b0_i_7__2_2
    SLICE_X30Y27         MUXF7 (Prop_muxf7_I1_O)      0.214     5.725 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[1].key_exp_i/sbox_table[0]_inferred__2/g0_b0_i_14/O
                         net (fo=3, routed)           0.000     5.725    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[1].key_exp_i/slv_reg4_reg[22]_0
    SLICE_X30Y27         MUXF8 (Prop_muxf8_I1_O)      0.088     5.813 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[1].key_exp_i/sbox_table[0]_inferred__2/g0_b0_i_7/O
                         net (fo=6, routed)           0.835     6.649    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/generate_round_keys[1].key_exp_i/p_0_in[24]
    SLICE_X34Y27         LUT5 (Prop_lut5_I2_O)        0.319     6.968 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/g0_b0_i_1__2/O
                         net (fo=34, routed)          1.283     8.250    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/round_keys[152]
    SLICE_X35Y25         LUT6 (Prop_lut6_I0_O)        0.124     8.374 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/g2_b1__19/O
                         net (fo=1, routed)           0.000     8.374    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[2].key_exp_i/g0_b0_i_14__3_1
    SLICE_X35Y25         MUXF7 (Prop_muxf7_I0_O)      0.212     8.586 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[2].key_exp_i/g0_b0_i_23/O
                         net (fo=1, routed)           0.687     9.273    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/u4_genKeys_n_99
    SLICE_X33Y24         LUT5 (Prop_lut5_I2_O)        0.299     9.572 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/g0_b0_i_14__3/O
                         net (fo=3, routed)           0.305     9.877    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/round_keys[353]
    SLICE_X33Y22         LUT6 (Prop_lut6_I0_O)        0.124    10.001 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/g0_b0_i_8/O
                         net (fo=4, routed)           0.446    10.447    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/round_keys[321]
    SLICE_X34Y21         LUT6 (Prop_lut6_I0_O)        0.124    10.571 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/g0_b0_i_2__11/O
                         net (fo=34, routed)          1.426    11.997    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/round_keys[257]
    SLICE_X37Y18         LUT6 (Prop_lut6_I1_O)        0.124    12.121 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/g1_b4__24/O
                         net (fo=1, routed)           0.000    12.121    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[3].key_exp_i/g0_b0_i_11__4_0
    SLICE_X37Y18         MUXF7 (Prop_muxf7_I1_O)      0.217    12.338 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[3].key_exp_i/sbox_table[0]_inferred__0/g0_b0_i_19/O
                         net (fo=1, routed)           0.881    13.220    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/u4_genKeys_n_190
    SLICE_X35Y19         LUT6 (Prop_lut6_I0_O)        0.299    13.519 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/g0_b0_i_11__4/O
                         net (fo=7, routed)           0.330    13.849    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/round_keys[492]
    SLICE_X33Y18         LUT6 (Prop_lut6_I0_O)        0.124    13.973 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/g0_b0_i_5__28/O
                         net (fo=34, routed)          1.330    15.302    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/round_keys[396]
    SLICE_X36Y18         LUT6 (Prop_lut6_I4_O)        0.124    15.426 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/g3_b2__29/O
                         net (fo=1, routed)           0.892    16.319    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/g3_b2__29_n_0
    SLICE_X35Y18         LUT6 (Prop_lut6_I4_O)        0.124    16.443 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/g0_b0_i_21__5/O
                         net (fo=3, routed)           0.459    16.901    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/round_keys[626]
    SLICE_X35Y20         LUT3 (Prop_lut3_I2_O)        0.124    17.025 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/g0_b0_i_15__29/O
                         net (fo=3, routed)           0.429    17.454    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/round_keys[594]
    SLICE_X35Y19         LUT6 (Prop_lut6_I5_O)        0.124    17.578 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/g0_b0_i_9__25/O
                         net (fo=5, routed)           0.441    18.020    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/round_keys[562]
    SLICE_X34Y17         LUT2 (Prop_lut2_I0_O)        0.124    18.144 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/g0_b0_i_3__5/O
                         net (fo=34, routed)          1.405    19.549    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/round_keys[530]
    SLICE_X39Y15         LUT6 (Prop_lut6_I2_O)        0.124    19.673 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/g0_b4__34/O
                         net (fo=1, routed)           0.000    19.673    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[5].key_exp_i/g0_b0_i_17__18
    SLICE_X39Y15         MUXF7 (Prop_muxf7_I0_O)      0.238    19.911 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[5].key_exp_i/sbox_table[0]_inferred__2/g0_b0_i_25/O
                         net (fo=1, routed)           0.610    20.521    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/u4_genKeys_n_306
    SLICE_X38Y14         LUT6 (Prop_lut6_I0_O)        0.298    20.819 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/g0_b0_i_17__18/O
                         net (fo=4, routed)           0.690    21.509    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/g0_b0_i_17__18_n_0
    SLICE_X33Y11         LUT2 (Prop_lut2_I0_O)        0.117    21.626 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/g0_b0_i_11__10/O
                         net (fo=5, routed)           0.656    22.282    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/round_keys[732]
    SLICE_X32Y12         LUT3 (Prop_lut3_I0_O)        0.332    22.614 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/g0_b0_i_5__18/O
                         net (fo=34, routed)          0.892    23.506    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/round_keys[668]
    SLICE_X32Y13         LUT6 (Prop_lut6_I4_O)        0.124    23.630 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/g0_b0__35/O
                         net (fo=1, routed)           0.000    23.630    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[6].key_exp_i/g0_b0_i_13__7
    SLICE_X32Y13         MUXF7 (Prop_muxf7_I0_O)      0.241    23.871 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[6].key_exp_i/g0_b0_i_19/O
                         net (fo=1, routed)           0.451    24.322    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/u4_genKeys_n_312
    SLICE_X32Y10         LUT6 (Prop_lut6_I0_O)        0.298    24.620 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/g0_b0_i_13__7/O
                         net (fo=3, routed)           0.632    25.252    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/round_keys[864]
    SLICE_X33Y10         LUT2 (Prop_lut2_I0_O)        0.150    25.402 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/g0_b0_i_7__11/O
                         net (fo=5, routed)           0.702    26.104    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/round_keys[832]
    SLICE_X33Y10         LUT4 (Prop_lut4_I2_O)        0.332    26.436 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/g0_b0_i_1__31/O
                         net (fo=35, routed)          1.098    27.534    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/round_keys[768]
    SLICE_X33Y9          LUT6 (Prop_lut6_I0_O)        0.124    27.658 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/g1_b1__40/O
                         net (fo=1, routed)           0.000    27.658    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[7].key_exp_i/g0_b0_i_14__15_0
    SLICE_X33Y9          MUXF7 (Prop_muxf7_I1_O)      0.217    27.875 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[7].key_exp_i/sbox_table[0]_inferred__0/g0_b0_i_22/O
                         net (fo=1, routed)           0.719    28.594    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/u4_genKeys_n_379
    SLICE_X33Y6          LUT6 (Prop_lut6_I0_O)        0.299    28.893 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/g0_b0_i_14__15/O
                         net (fo=6, routed)           0.357    29.250    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/round_keys[1001]
    SLICE_X34Y6          LUT3 (Prop_lut3_I2_O)        0.124    29.375 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/g0_b0_i_8__28/O
                         net (fo=7, routed)           0.437    29.812    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/round_keys[937]
    SLICE_X33Y6          LUT2 (Prop_lut2_I0_O)        0.124    29.936 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/g0_b0_i_2__8/O
                         net (fo=34, routed)          1.345    31.281    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/round_keys[905]
    SLICE_X26Y6          LUT6 (Prop_lut6_I1_O)        0.124    31.405 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/g1_b2__45/O
                         net (fo=1, routed)           0.000    31.405    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[8].key_exp_i/g0_b0_i_15__25_0
    SLICE_X26Y6          MUXF7 (Prop_muxf7_I1_O)      0.217    31.622 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[8].key_exp_i/sbox_table[0]_inferred__1/g0_b0_i_22/O
                         net (fo=1, routed)           0.864    32.486    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/u4_genKeys_n_438
    SLICE_X25Y7          LUT6 (Prop_lut6_I0_O)        0.299    32.785 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/g0_b0_i_15__25/O
                         net (fo=3, routed)           0.168    32.953    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/round_keys[1138]
    SLICE_X25Y7          LUT3 (Prop_lut3_I2_O)        0.124    33.077 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/g0_b0_i_9__21/O
                         net (fo=7, routed)           0.636    33.714    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/round_keys[1106]
    SLICE_X25Y8          LUT3 (Prop_lut3_I0_O)        0.124    33.838 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/g0_b0_i_3__21/O
                         net (fo=34, routed)          1.170    35.007    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/round_keys[1042]
    SLICE_X24Y12         LUT6 (Prop_lut6_I2_O)        0.124    35.131 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/g0_b4__50/O
                         net (fo=1, routed)           0.000    35.131    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[9].key_exp_i/g0_b0_i_11__18
    SLICE_X24Y12         MUXF7 (Prop_muxf7_I0_O)      0.209    35.340 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[9].key_exp_i/sbox_table[0]_inferred__2/g0_b0_i_19/O
                         net (fo=2, routed)           0.734    36.075    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/u4_genKeys_n_492
    SLICE_X20Y12         LUT6 (Prop_lut6_I4_O)        0.297    36.372 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/g0_b0_i_5__26_comp/O
                         net (fo=33, routed)          1.265    37.637    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/round_keys[1180]
    SLICE_X18Y8          LUT6 (Prop_lut6_I4_O)        0.124    37.761 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/g3_b4__51/O
                         net (fo=3, routed)           0.642    38.403    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[10].key_exp_i/ciphertext_reg[68]
    SLICE_X17Y7          LUT6 (Prop_lut6_I0_O)        0.124    38.527 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[10].key_exp_i/state[36]_i_8/O
                         net (fo=2, routed)           0.605    39.131    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/generate_round_keys[10].key_exp_i/p_0_in[4]
    SLICE_X14Y8          LUT6 (Prop_lut6_I0_O)        0.124    39.255 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/state[36]_i_5/O
                         net (fo=1, routed)           0.299    39.555    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/state[36]_i_5_n_0
    SLICE_X14Y9          LUT6 (Prop_lut6_I4_O)        0.124    39.679 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/state[36]_i_2/O
                         net (fo=1, routed)           0.444    40.123    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/state0[36]
    SLICE_X14Y9          LUT6 (Prop_lut6_I5_O)        0.124    40.247 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/state[36]_i_1/O
                         net (fo=1, routed)           0.000    40.247    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/state[36]_i_1_n_0
    SLICE_X14Y9          FDCE                                         r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/state_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  AES_Improved_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    AES_Improved_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    21.192 r  AES_Improved_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1198, routed)        1.499    22.691    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/s00_axi_aclk
    SLICE_X14Y9          FDCE                                         r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/state_reg[36]/C
                         clock pessimism              0.130    22.821    
                         clock uncertainty           -0.302    22.519    
    SLICE_X14Y9          FDCE (Setup_fdce_C_D)        0.029    22.548    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/state_reg[36]
  -------------------------------------------------------------------
                         required time                         22.548    
                         arrival time                         -40.247    
  -------------------------------------------------------------------
                         slack                                -17.698    

Slack (VIOLATED) :        -17.622ns  (required time - arrival time)
  Source:                 AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/slv_reg4_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/state_reg[110]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        37.263ns  (logic 9.353ns (25.100%)  route 27.910ns (74.900%))
  Logic Levels:           48  (LUT2=4 LUT3=6 LUT4=1 LUT5=3 LUT6=23 MUXF7=10 MUXF8=1)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.701ns = ( 22.701 - 20.000 ) 
    Source Clock Delay      (SCD):    2.964ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  AES_Improved_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    AES_Improved_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  AES_Improved_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1198, routed)        1.656     2.964    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X34Y26         FDRE                                         r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/slv_reg4_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y26         FDRE (Prop_fdre_C_Q)         0.518     3.482 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/slv_reg4_reg[29]/Q
                         net (fo=36, routed)          2.058     5.540    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/key[29]
    SLICE_X32Y25         LUT6 (Prop_lut6_I5_O)        0.124     5.664 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/g3_b2__15/O
                         net (fo=2, routed)           0.000     5.664    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[1].key_exp_i/g0_b0_i_9_3
    SLICE_X32Y25         MUXF7 (Prop_muxf7_I1_O)      0.214     5.878 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[1].key_exp_i/g0_b0_i_18/O
                         net (fo=3, routed)           0.000     5.878    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[1].key_exp_i/slv_reg4_reg[30]_4
    SLICE_X32Y25         MUXF8 (Prop_muxf8_I1_O)      0.088     5.966 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[1].key_exp_i/g0_b0_i_9/O
                         net (fo=6, routed)           0.629     6.595    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/generate_round_keys[1].key_exp_i/p_0_in[2]
    SLICE_X33Y23         LUT5 (Prop_lut5_I2_O)        0.319     6.914 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/g0_b0_i_3/O
                         net (fo=34, routed)          1.083     7.997    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/round_keys[130]
    SLICE_X30Y22         LUT6 (Prop_lut6_I2_O)        0.124     8.121 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/g3_b1__20/O
                         net (fo=1, routed)           0.000     8.121    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[2].key_exp_i/g0_b0_i_14__4_2
    SLICE_X30Y22         MUXF7 (Prop_muxf7_I1_O)      0.247     8.368 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[2].key_exp_i/sbox_table[0]_inferred__0/g0_b0_i_23/O
                         net (fo=1, routed)           0.813     9.181    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/u4_genKeys_n_123
    SLICE_X30Y19         LUT5 (Prop_lut5_I2_O)        0.298     9.479 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/g0_b0_i_14__4/O
                         net (fo=3, routed)           0.184     9.664    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/round_keys[361]
    SLICE_X30Y19         LUT6 (Prop_lut6_I0_O)        0.124     9.788 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/g0_b0_i_8__0/O
                         net (fo=4, routed)           0.482    10.269    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/round_keys[329]
    SLICE_X32Y20         LUT6 (Prop_lut6_I0_O)        0.124    10.393 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/g0_b0_i_2__12/O
                         net (fo=34, routed)          1.302    11.695    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/round_keys[265]
    SLICE_X34Y22         LUT6 (Prop_lut6_I1_O)        0.124    11.819 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/g0_b4__25/O
                         net (fo=1, routed)           0.000    11.819    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[3].key_exp_i/g0_b0_i_11__5
    SLICE_X34Y22         MUXF7 (Prop_muxf7_I0_O)      0.209    12.028 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[3].key_exp_i/sbox_table[0]_inferred__1/g0_b0_i_19/O
                         net (fo=1, routed)           0.335    12.363    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/u4_genKeys_n_200
    SLICE_X32Y23         LUT6 (Prop_lut6_I0_O)        0.297    12.660 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/g0_b0_i_11__5/O
                         net (fo=7, routed)           0.667    13.326    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/round_keys[500]
    SLICE_X31Y23         LUT6 (Prop_lut6_I0_O)        0.124    13.450 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/g0_b0_i_5__29/O
                         net (fo=34, routed)          1.133    14.584    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/round_keys[404]
    SLICE_X38Y24         LUT6 (Prop_lut6_I4_O)        0.124    14.708 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/g1_b4__30/O
                         net (fo=1, routed)           0.000    14.708    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[4].key_exp_i/g0_b0_i_23__2_0
    SLICE_X38Y24         MUXF7 (Prop_muxf7_I1_O)      0.214    14.922 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[4].key_exp_i/sbox_table[0]_inferred__2/g0_b0_i_30/O
                         net (fo=1, routed)           0.295    15.217    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/u4_genKeys_n_258
    SLICE_X36Y24         LUT6 (Prop_lut6_I0_O)        0.297    15.514 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/g0_b0_i_23__2/O
                         net (fo=3, routed)           0.529    16.043    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/round_keys[636]
    SLICE_X36Y23         LUT3 (Prop_lut3_I2_O)        0.124    16.167 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/g0_b0_i_17__22/O
                         net (fo=3, routed)           0.537    16.704    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/round_keys[604]
    SLICE_X36Y21         LUT6 (Prop_lut6_I5_O)        0.124    16.828 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/g0_b0_i_11__26/O
                         net (fo=5, routed)           0.898    17.726    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/round_keys[572]
    SLICE_X31Y17         LUT2 (Prop_lut2_I0_O)        0.124    17.850 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/g0_b0_i_5__6/O
                         net (fo=34, routed)          1.448    19.298    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/round_keys[540]
    SLICE_X40Y13         LUT6 (Prop_lut6_I4_O)        0.124    19.422 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/g0_b3__31/O
                         net (fo=1, routed)           0.000    19.422    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[5].key_exp_i/g0_b0_i_16__3
    SLICE_X40Y13         MUXF7 (Prop_muxf7_I0_O)      0.212    19.634 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[5].key_exp_i/g0_b0_i_24/O
                         net (fo=1, routed)           0.840    20.474    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/u4_genKeys_n_267
    SLICE_X40Y12         LUT6 (Prop_lut6_I0_O)        0.299    20.773 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/g0_b0_i_16__3/O
                         net (fo=4, routed)           0.622    21.395    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/round_keys[739]
    SLICE_X40Y12         LUT2 (Prop_lut2_I0_O)        0.124    21.519 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/g0_b0_i_10__7/O
                         net (fo=5, routed)           0.469    21.988    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/round_keys[707]
    SLICE_X39Y10         LUT3 (Prop_lut3_I0_O)        0.124    22.112 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/g0_b0_i_4__15/O
                         net (fo=34, routed)          1.313    23.424    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/round_keys[643]
    SLICE_X36Y4          LUT6 (Prop_lut6_I3_O)        0.124    23.548 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/g1_b3__36/O
                         net (fo=1, routed)           0.000    23.548    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[6].key_exp_i/g0_b0_i_16__8_0
    SLICE_X36Y4          MUXF7 (Prop_muxf7_I1_O)      0.217    23.765 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[6].key_exp_i/sbox_table[0]_inferred__0/g0_b0_i_22/O
                         net (fo=1, routed)           0.393    24.158    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/u4_genKeys_n_333
    SLICE_X35Y4          LUT6 (Prop_lut6_I0_O)        0.299    24.457 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/g0_b0_i_16__8/O
                         net (fo=3, routed)           0.824    25.281    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/round_keys[875]
    SLICE_X35Y5          LUT2 (Prop_lut2_I0_O)        0.149    25.430 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/g0_b0_i_10__12/O
                         net (fo=4, routed)           0.346    25.776    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/round_keys[843]
    SLICE_X34Y3          LUT4 (Prop_lut4_I2_O)        0.332    26.108 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/g0_b0_i_4__32/O
                         net (fo=35, routed)          1.259    27.366    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/round_keys[779]
    SLICE_X32Y2          LUT6 (Prop_lut6_I3_O)        0.124    27.490 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/g0_b4__41/O
                         net (fo=1, routed)           0.000    27.490    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[7].key_exp_i/g0_b0_i_17__12
    SLICE_X32Y2          MUXF7 (Prop_muxf7_I0_O)      0.209    27.699 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[7].key_exp_i/sbox_table[0]_inferred__1/g0_b0_i_25/O
                         net (fo=1, routed)           0.310    28.009    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/u4_genKeys_n_392
    SLICE_X32Y3          LUT6 (Prop_lut6_I0_O)        0.297    28.306 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/g0_b0_i_17__12/O
                         net (fo=5, routed)           0.690    28.996    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/round_keys[1012]
    SLICE_X31Y8          LUT3 (Prop_lut3_I2_O)        0.124    29.120 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/g0_b0_i_11__29/O
                         net (fo=7, routed)           0.504    29.623    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/round_keys[948]
    SLICE_X29Y8          LUT2 (Prop_lut2_I0_O)        0.124    29.747 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/g0_b0_i_5__9/O
                         net (fo=34, routed)          1.073    30.821    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/round_keys[916]
    SLICE_X28Y4          LUT6 (Prop_lut6_I4_O)        0.124    30.945 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/g1_b2__46/O
                         net (fo=1, routed)           0.000    30.945    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[8].key_exp_i/g0_b0_i_15__26_0
    SLICE_X28Y4          MUXF7 (Prop_muxf7_I1_O)      0.214    31.159 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[8].key_exp_i/sbox_table[0]_inferred__2/g0_b0_i_22/O
                         net (fo=1, routed)           0.452    31.611    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/u4_genKeys_n_448
    SLICE_X28Y4          LUT6 (Prop_lut6_I0_O)        0.297    31.908 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/g0_b0_i_15__26/O
                         net (fo=4, routed)           0.847    32.755    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/round_keys[1146]
    SLICE_X25Y4          LUT3 (Prop_lut3_I2_O)        0.124    32.879 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/g0_b0_i_9__22/O
                         net (fo=6, routed)           0.349    33.228    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/round_keys[1114]
    SLICE_X22Y5          LUT3 (Prop_lut3_I0_O)        0.124    33.352 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/g0_b0_i_3__22/O
                         net (fo=34, routed)          1.217    34.569    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/round_keys[1050]
    SLICE_X18Y3          LUT6 (Prop_lut6_I2_O)        0.124    34.693 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/g1_b5__47/O
                         net (fo=1, routed)           0.000    34.693    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[9].key_exp_i/g0_b0_i_12__15_0
    SLICE_X18Y3          MUXF7 (Prop_muxf7_I1_O)      0.217    34.910 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[9].key_exp_i/g0_b0_i_20/O
                         net (fo=1, routed)           0.606    35.516    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/u4_genKeys_n_461
    SLICE_X16Y4          LUT6 (Prop_lut6_I0_O)        0.299    35.815 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/g0_b0_i_12__15/O
                         net (fo=8, routed)           0.727    36.542    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/round_keys[1253]
    SLICE_X16Y4          LUT3 (Prop_lut3_I0_O)        0.124    36.666 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/g0_b0_i_6__23/O
                         net (fo=34, routed)          1.065    37.731    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/round_keys[1157]
    SLICE_X17Y2          LUT6 (Prop_lut6_I5_O)        0.124    37.855 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/g2_b6__52/O
                         net (fo=3, routed)           0.000    37.855    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[10].key_exp_i/ciphertext_reg[78]_0
    SLICE_X17Y2          MUXF7 (Prop_muxf7_I0_O)      0.212    38.067 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[10].key_exp_i/sbox_table[0]_inferred__0/ciphertext_reg[78]_i_2/O
                         net (fo=4, routed)           0.875    38.941    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/u4_genKeys_n_557
    SLICE_X14Y1          LUT5 (Prop_lut5_I1_O)        0.299    39.240 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/state[110]_i_6/O
                         net (fo=1, routed)           0.441    39.681    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/state[110]_i_6_n_0
    SLICE_X12Y1          LUT6 (Prop_lut6_I2_O)        0.124    39.805 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/state[110]_i_3/O
                         net (fo=1, routed)           0.298    40.103    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/state[110]_i_3_n_0
    SLICE_X10Y1          LUT6 (Prop_lut6_I4_O)        0.124    40.227 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/state[110]_i_1/O
                         net (fo=1, routed)           0.000    40.227    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/state[110]_i_1_n_0
    SLICE_X10Y1          FDCE                                         r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/state_reg[110]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  AES_Improved_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    AES_Improved_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    21.192 r  AES_Improved_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1198, routed)        1.508    22.701    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/s00_axi_aclk
    SLICE_X10Y1          FDCE                                         r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/state_reg[110]/C
                         clock pessimism              0.130    22.830    
                         clock uncertainty           -0.302    22.528    
    SLICE_X10Y1          FDCE (Setup_fdce_C_D)        0.077    22.605    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/state_reg[110]
  -------------------------------------------------------------------
                         required time                         22.605    
                         arrival time                         -40.227    
  -------------------------------------------------------------------
                         slack                                -17.622    

Slack (VIOLATED) :        -17.614ns  (required time - arrival time)
  Source:                 AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/slv_reg4_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/state_reg[69]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        37.195ns  (logic 9.016ns (24.240%)  route 28.179ns (75.760%))
  Logic Levels:           46  (LUT2=4 LUT3=5 LUT4=1 LUT5=3 LUT6=23 MUXF7=9 MUXF8=1)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 22.691 - 20.000 ) 
    Source Clock Delay      (SCD):    2.969ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  AES_Improved_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    AES_Improved_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  AES_Improved_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1198, routed)        1.661     2.969    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y29         FDRE                                         r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/slv_reg4_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y29         FDRE (Prop_fdre_C_Q)         0.456     3.425 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/slv_reg4_reg[20]/Q
                         net (fo=36, routed)          1.962     5.387    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/key[20]
    SLICE_X30Y27         LUT6 (Prop_lut6_I4_O)        0.124     5.511 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/g3_b0__18/O
                         net (fo=2, routed)           0.000     5.511    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[1].key_exp_i/g0_b0_i_7__2_2
    SLICE_X30Y27         MUXF7 (Prop_muxf7_I1_O)      0.214     5.725 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[1].key_exp_i/sbox_table[0]_inferred__2/g0_b0_i_14/O
                         net (fo=3, routed)           0.000     5.725    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[1].key_exp_i/slv_reg4_reg[22]_0
    SLICE_X30Y27         MUXF8 (Prop_muxf8_I1_O)      0.088     5.813 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[1].key_exp_i/sbox_table[0]_inferred__2/g0_b0_i_7/O
                         net (fo=6, routed)           0.835     6.649    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/generate_round_keys[1].key_exp_i/p_0_in[24]
    SLICE_X34Y27         LUT5 (Prop_lut5_I2_O)        0.319     6.968 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/g0_b0_i_1__2/O
                         net (fo=34, routed)          1.283     8.250    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/round_keys[152]
    SLICE_X35Y25         LUT6 (Prop_lut6_I0_O)        0.124     8.374 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/g2_b1__19/O
                         net (fo=1, routed)           0.000     8.374    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[2].key_exp_i/g0_b0_i_14__3_1
    SLICE_X35Y25         MUXF7 (Prop_muxf7_I0_O)      0.212     8.586 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[2].key_exp_i/g0_b0_i_23/O
                         net (fo=1, routed)           0.687     9.273    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/u4_genKeys_n_99
    SLICE_X33Y24         LUT5 (Prop_lut5_I2_O)        0.299     9.572 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/g0_b0_i_14__3/O
                         net (fo=3, routed)           0.305     9.877    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/round_keys[353]
    SLICE_X33Y22         LUT6 (Prop_lut6_I0_O)        0.124    10.001 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/g0_b0_i_8/O
                         net (fo=4, routed)           0.446    10.447    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/round_keys[321]
    SLICE_X34Y21         LUT6 (Prop_lut6_I0_O)        0.124    10.571 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/g0_b0_i_2__11/O
                         net (fo=34, routed)          1.426    11.997    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/round_keys[257]
    SLICE_X37Y18         LUT6 (Prop_lut6_I1_O)        0.124    12.121 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/g1_b4__24/O
                         net (fo=1, routed)           0.000    12.121    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[3].key_exp_i/g0_b0_i_11__4_0
    SLICE_X37Y18         MUXF7 (Prop_muxf7_I1_O)      0.217    12.338 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[3].key_exp_i/sbox_table[0]_inferred__0/g0_b0_i_19/O
                         net (fo=1, routed)           0.881    13.220    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/u4_genKeys_n_190
    SLICE_X35Y19         LUT6 (Prop_lut6_I0_O)        0.299    13.519 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/g0_b0_i_11__4/O
                         net (fo=7, routed)           0.330    13.849    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/round_keys[492]
    SLICE_X33Y18         LUT6 (Prop_lut6_I0_O)        0.124    13.973 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/g0_b0_i_5__28/O
                         net (fo=34, routed)          1.330    15.302    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/round_keys[396]
    SLICE_X36Y18         LUT6 (Prop_lut6_I4_O)        0.124    15.426 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/g3_b2__29/O
                         net (fo=1, routed)           0.892    16.319    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/g3_b2__29_n_0
    SLICE_X35Y18         LUT6 (Prop_lut6_I4_O)        0.124    16.443 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/g0_b0_i_21__5/O
                         net (fo=3, routed)           0.459    16.901    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/round_keys[626]
    SLICE_X35Y20         LUT3 (Prop_lut3_I2_O)        0.124    17.025 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/g0_b0_i_15__29/O
                         net (fo=3, routed)           0.429    17.454    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/round_keys[594]
    SLICE_X35Y19         LUT6 (Prop_lut6_I5_O)        0.124    17.578 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/g0_b0_i_9__25/O
                         net (fo=5, routed)           0.441    18.020    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/round_keys[562]
    SLICE_X34Y17         LUT2 (Prop_lut2_I0_O)        0.124    18.144 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/g0_b0_i_3__5/O
                         net (fo=34, routed)          1.405    19.549    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/round_keys[530]
    SLICE_X39Y15         LUT6 (Prop_lut6_I2_O)        0.124    19.673 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/g0_b4__34/O
                         net (fo=1, routed)           0.000    19.673    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[5].key_exp_i/g0_b0_i_17__18
    SLICE_X39Y15         MUXF7 (Prop_muxf7_I0_O)      0.238    19.911 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[5].key_exp_i/sbox_table[0]_inferred__2/g0_b0_i_25/O
                         net (fo=1, routed)           0.610    20.521    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/u4_genKeys_n_306
    SLICE_X38Y14         LUT6 (Prop_lut6_I0_O)        0.298    20.819 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/g0_b0_i_17__18/O
                         net (fo=4, routed)           0.690    21.509    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/g0_b0_i_17__18_n_0
    SLICE_X33Y11         LUT2 (Prop_lut2_I0_O)        0.117    21.626 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/g0_b0_i_11__10/O
                         net (fo=5, routed)           0.656    22.282    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/round_keys[732]
    SLICE_X32Y12         LUT3 (Prop_lut3_I0_O)        0.332    22.614 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/g0_b0_i_5__18/O
                         net (fo=34, routed)          0.892    23.506    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/round_keys[668]
    SLICE_X32Y13         LUT6 (Prop_lut6_I4_O)        0.124    23.630 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/g0_b0__35/O
                         net (fo=1, routed)           0.000    23.630    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[6].key_exp_i/g0_b0_i_13__7
    SLICE_X32Y13         MUXF7 (Prop_muxf7_I0_O)      0.241    23.871 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[6].key_exp_i/g0_b0_i_19/O
                         net (fo=1, routed)           0.451    24.322    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/u4_genKeys_n_312
    SLICE_X32Y10         LUT6 (Prop_lut6_I0_O)        0.298    24.620 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/g0_b0_i_13__7/O
                         net (fo=3, routed)           0.632    25.252    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/round_keys[864]
    SLICE_X33Y10         LUT2 (Prop_lut2_I0_O)        0.150    25.402 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/g0_b0_i_7__11/O
                         net (fo=5, routed)           0.702    26.104    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/round_keys[832]
    SLICE_X33Y10         LUT4 (Prop_lut4_I2_O)        0.332    26.436 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/g0_b0_i_1__31/O
                         net (fo=35, routed)          1.098    27.534    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/round_keys[768]
    SLICE_X33Y9          LUT6 (Prop_lut6_I0_O)        0.124    27.658 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/g1_b1__40/O
                         net (fo=1, routed)           0.000    27.658    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[7].key_exp_i/g0_b0_i_14__15_0
    SLICE_X33Y9          MUXF7 (Prop_muxf7_I1_O)      0.217    27.875 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[7].key_exp_i/sbox_table[0]_inferred__0/g0_b0_i_22/O
                         net (fo=1, routed)           0.719    28.594    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/u4_genKeys_n_379
    SLICE_X33Y6          LUT6 (Prop_lut6_I0_O)        0.299    28.893 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/g0_b0_i_14__15/O
                         net (fo=6, routed)           0.357    29.250    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/round_keys[1001]
    SLICE_X34Y6          LUT3 (Prop_lut3_I2_O)        0.124    29.375 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/g0_b0_i_8__28/O
                         net (fo=7, routed)           0.437    29.812    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/round_keys[937]
    SLICE_X33Y6          LUT2 (Prop_lut2_I0_O)        0.124    29.936 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/g0_b0_i_2__8/O
                         net (fo=34, routed)          1.345    31.281    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/round_keys[905]
    SLICE_X26Y6          LUT6 (Prop_lut6_I1_O)        0.124    31.405 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/g1_b2__45/O
                         net (fo=1, routed)           0.000    31.405    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[8].key_exp_i/g0_b0_i_15__25_0
    SLICE_X26Y6          MUXF7 (Prop_muxf7_I1_O)      0.217    31.622 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[8].key_exp_i/sbox_table[0]_inferred__1/g0_b0_i_22/O
                         net (fo=1, routed)           0.864    32.486    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/u4_genKeys_n_438
    SLICE_X25Y7          LUT6 (Prop_lut6_I0_O)        0.299    32.785 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/g0_b0_i_15__25/O
                         net (fo=3, routed)           0.168    32.953    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/round_keys[1138]
    SLICE_X25Y7          LUT3 (Prop_lut3_I2_O)        0.124    33.077 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/g0_b0_i_9__21/O
                         net (fo=7, routed)           0.636    33.714    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/round_keys[1106]
    SLICE_X25Y8          LUT3 (Prop_lut3_I0_O)        0.124    33.838 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/g0_b0_i_3__21/O
                         net (fo=34, routed)          1.170    35.007    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/round_keys[1042]
    SLICE_X24Y12         LUT6 (Prop_lut6_I2_O)        0.124    35.131 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/g0_b4__50/O
                         net (fo=1, routed)           0.000    35.131    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[9].key_exp_i/g0_b0_i_11__18
    SLICE_X24Y12         MUXF7 (Prop_muxf7_I0_O)      0.209    35.340 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[9].key_exp_i/sbox_table[0]_inferred__2/g0_b0_i_19/O
                         net (fo=2, routed)           0.734    36.075    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/u4_genKeys_n_492
    SLICE_X20Y12         LUT6 (Prop_lut6_I4_O)        0.297    36.372 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/g0_b0_i_5__26_comp/O
                         net (fo=33, routed)          1.376    37.747    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/round_keys[1180]
    SLICE_X18Y7          LUT6 (Prop_lut6_I4_O)        0.124    37.871 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/g3_b5__51/O
                         net (fo=3, routed)           0.000    37.871    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[10].key_exp_i/ciphertext_reg[69]
    SLICE_X18Y7          MUXF7 (Prop_muxf7_I1_O)      0.217    38.088 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[10].key_exp_i/ciphertext_reg[69]_i_2/O
                         net (fo=4, routed)           0.663    38.751    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/u4_genKeys_n_539
    SLICE_X20Y8          LUT5 (Prop_lut5_I3_O)        0.299    39.050 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/state[69]_i_6/O
                         net (fo=1, routed)           0.603    39.653    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/state[69]_i_6_n_0
    SLICE_X19Y8          LUT6 (Prop_lut6_I2_O)        0.124    39.777 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/state[69]_i_3/O
                         net (fo=1, routed)           0.263    40.040    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/state[69]_i_3_n_0
    SLICE_X19Y8          LUT6 (Prop_lut6_I4_O)        0.124    40.164 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/state[69]_i_1/O
                         net (fo=1, routed)           0.000    40.164    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/state[69]_i_1_n_0
    SLICE_X19Y8          FDCE                                         r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/state_reg[69]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  AES_Improved_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    AES_Improved_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    21.192 r  AES_Improved_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1198, routed)        1.499    22.691    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/s00_axi_aclk
    SLICE_X19Y8          FDCE                                         r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/state_reg[69]/C
                         clock pessimism              0.130    22.821    
                         clock uncertainty           -0.302    22.519    
    SLICE_X19Y8          FDCE (Setup_fdce_C_D)        0.031    22.550    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/state_reg[69]
  -------------------------------------------------------------------
                         required time                         22.550    
                         arrival time                         -40.164    
  -------------------------------------------------------------------
                         slack                                -17.614    

Slack (VIOLATED) :        -17.612ns  (required time - arrival time)
  Source:                 AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/slv_reg4_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/state_reg[43]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        37.255ns  (logic 9.090ns (24.399%)  route 28.165ns (75.601%))
  Logic Levels:           48  (LUT2=4 LUT3=6 LUT4=1 LUT5=2 LUT6=25 MUXF7=9 MUXF8=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.698ns = ( 22.698 - 20.000 ) 
    Source Clock Delay      (SCD):    2.964ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  AES_Improved_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    AES_Improved_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  AES_Improved_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1198, routed)        1.656     2.964    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X34Y26         FDRE                                         r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/slv_reg4_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y26         FDRE (Prop_fdre_C_Q)         0.518     3.482 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/slv_reg4_reg[29]/Q
                         net (fo=36, routed)          2.058     5.540    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/key[29]
    SLICE_X32Y25         LUT6 (Prop_lut6_I5_O)        0.124     5.664 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/g3_b2__15/O
                         net (fo=2, routed)           0.000     5.664    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[1].key_exp_i/g0_b0_i_9_3
    SLICE_X32Y25         MUXF7 (Prop_muxf7_I1_O)      0.214     5.878 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[1].key_exp_i/g0_b0_i_18/O
                         net (fo=3, routed)           0.000     5.878    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[1].key_exp_i/slv_reg4_reg[30]_4
    SLICE_X32Y25         MUXF8 (Prop_muxf8_I1_O)      0.088     5.966 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[1].key_exp_i/g0_b0_i_9/O
                         net (fo=6, routed)           0.629     6.595    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/generate_round_keys[1].key_exp_i/p_0_in[2]
    SLICE_X33Y23         LUT5 (Prop_lut5_I2_O)        0.319     6.914 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/g0_b0_i_3/O
                         net (fo=34, routed)          1.083     7.997    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/round_keys[130]
    SLICE_X30Y22         LUT6 (Prop_lut6_I2_O)        0.124     8.121 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/g3_b1__20/O
                         net (fo=1, routed)           0.000     8.121    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[2].key_exp_i/g0_b0_i_14__4_2
    SLICE_X30Y22         MUXF7 (Prop_muxf7_I1_O)      0.247     8.368 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[2].key_exp_i/sbox_table[0]_inferred__0/g0_b0_i_23/O
                         net (fo=1, routed)           0.813     9.181    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/u4_genKeys_n_123
    SLICE_X30Y19         LUT5 (Prop_lut5_I2_O)        0.298     9.479 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/g0_b0_i_14__4/O
                         net (fo=3, routed)           0.184     9.664    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/round_keys[361]
    SLICE_X30Y19         LUT6 (Prop_lut6_I0_O)        0.124     9.788 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/g0_b0_i_8__0/O
                         net (fo=4, routed)           0.482    10.269    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/round_keys[329]
    SLICE_X32Y20         LUT6 (Prop_lut6_I0_O)        0.124    10.393 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/g0_b0_i_2__12/O
                         net (fo=34, routed)          1.302    11.695    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/round_keys[265]
    SLICE_X34Y22         LUT6 (Prop_lut6_I1_O)        0.124    11.819 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/g0_b4__25/O
                         net (fo=1, routed)           0.000    11.819    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[3].key_exp_i/g0_b0_i_11__5
    SLICE_X34Y22         MUXF7 (Prop_muxf7_I0_O)      0.209    12.028 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[3].key_exp_i/sbox_table[0]_inferred__1/g0_b0_i_19/O
                         net (fo=1, routed)           0.335    12.363    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/u4_genKeys_n_200
    SLICE_X32Y23         LUT6 (Prop_lut6_I0_O)        0.297    12.660 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/g0_b0_i_11__5/O
                         net (fo=7, routed)           0.667    13.326    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/round_keys[500]
    SLICE_X31Y23         LUT6 (Prop_lut6_I0_O)        0.124    13.450 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/g0_b0_i_5__29/O
                         net (fo=34, routed)          1.133    14.584    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/round_keys[404]
    SLICE_X38Y24         LUT6 (Prop_lut6_I4_O)        0.124    14.708 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/g1_b4__30/O
                         net (fo=1, routed)           0.000    14.708    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[4].key_exp_i/g0_b0_i_23__2_0
    SLICE_X38Y24         MUXF7 (Prop_muxf7_I1_O)      0.214    14.922 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[4].key_exp_i/sbox_table[0]_inferred__2/g0_b0_i_30/O
                         net (fo=1, routed)           0.295    15.217    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/u4_genKeys_n_258
    SLICE_X36Y24         LUT6 (Prop_lut6_I0_O)        0.297    15.514 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/g0_b0_i_23__2/O
                         net (fo=3, routed)           0.529    16.043    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/round_keys[636]
    SLICE_X36Y23         LUT3 (Prop_lut3_I2_O)        0.124    16.167 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/g0_b0_i_17__22/O
                         net (fo=3, routed)           0.537    16.704    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/round_keys[604]
    SLICE_X36Y21         LUT6 (Prop_lut6_I5_O)        0.124    16.828 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/g0_b0_i_11__26/O
                         net (fo=5, routed)           0.898    17.726    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/round_keys[572]
    SLICE_X31Y17         LUT2 (Prop_lut2_I0_O)        0.124    17.850 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/g0_b0_i_5__6/O
                         net (fo=34, routed)          1.448    19.298    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/round_keys[540]
    SLICE_X40Y13         LUT6 (Prop_lut6_I4_O)        0.124    19.422 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/g0_b3__31/O
                         net (fo=1, routed)           0.000    19.422    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[5].key_exp_i/g0_b0_i_16__3
    SLICE_X40Y13         MUXF7 (Prop_muxf7_I0_O)      0.212    19.634 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[5].key_exp_i/g0_b0_i_24/O
                         net (fo=1, routed)           0.840    20.474    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/u4_genKeys_n_267
    SLICE_X40Y12         LUT6 (Prop_lut6_I0_O)        0.299    20.773 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/g0_b0_i_16__3/O
                         net (fo=4, routed)           0.622    21.395    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/round_keys[739]
    SLICE_X40Y12         LUT2 (Prop_lut2_I0_O)        0.124    21.519 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/g0_b0_i_10__7/O
                         net (fo=5, routed)           0.469    21.988    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/round_keys[707]
    SLICE_X39Y10         LUT3 (Prop_lut3_I0_O)        0.124    22.112 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/g0_b0_i_4__15/O
                         net (fo=34, routed)          1.313    23.424    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/round_keys[643]
    SLICE_X36Y4          LUT6 (Prop_lut6_I3_O)        0.124    23.548 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/g1_b3__36/O
                         net (fo=1, routed)           0.000    23.548    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[6].key_exp_i/g0_b0_i_16__8_0
    SLICE_X36Y4          MUXF7 (Prop_muxf7_I1_O)      0.217    23.765 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[6].key_exp_i/sbox_table[0]_inferred__0/g0_b0_i_22/O
                         net (fo=1, routed)           0.393    24.158    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/u4_genKeys_n_333
    SLICE_X35Y4          LUT6 (Prop_lut6_I0_O)        0.299    24.457 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/g0_b0_i_16__8/O
                         net (fo=3, routed)           0.824    25.281    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/round_keys[875]
    SLICE_X35Y5          LUT2 (Prop_lut2_I0_O)        0.149    25.430 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/g0_b0_i_10__12/O
                         net (fo=4, routed)           0.346    25.776    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/round_keys[843]
    SLICE_X34Y3          LUT4 (Prop_lut4_I2_O)        0.332    26.108 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/g0_b0_i_4__32/O
                         net (fo=35, routed)          1.259    27.366    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/round_keys[779]
    SLICE_X32Y2          LUT6 (Prop_lut6_I3_O)        0.124    27.490 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/g0_b4__41/O
                         net (fo=1, routed)           0.000    27.490    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[7].key_exp_i/g0_b0_i_17__12
    SLICE_X32Y2          MUXF7 (Prop_muxf7_I0_O)      0.209    27.699 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[7].key_exp_i/sbox_table[0]_inferred__1/g0_b0_i_25/O
                         net (fo=1, routed)           0.310    28.009    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/u4_genKeys_n_392
    SLICE_X32Y3          LUT6 (Prop_lut6_I0_O)        0.297    28.306 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/g0_b0_i_17__12/O
                         net (fo=5, routed)           0.690    28.996    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/round_keys[1012]
    SLICE_X31Y8          LUT3 (Prop_lut3_I2_O)        0.124    29.120 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/g0_b0_i_11__29/O
                         net (fo=7, routed)           0.504    29.623    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/round_keys[948]
    SLICE_X29Y8          LUT2 (Prop_lut2_I0_O)        0.124    29.747 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/g0_b0_i_5__9/O
                         net (fo=34, routed)          1.073    30.821    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/round_keys[916]
    SLICE_X28Y4          LUT6 (Prop_lut6_I4_O)        0.124    30.945 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/g1_b2__46/O
                         net (fo=1, routed)           0.000    30.945    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[8].key_exp_i/g0_b0_i_15__26_0
    SLICE_X28Y4          MUXF7 (Prop_muxf7_I1_O)      0.214    31.159 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[8].key_exp_i/sbox_table[0]_inferred__2/g0_b0_i_22/O
                         net (fo=1, routed)           0.452    31.611    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/u4_genKeys_n_448
    SLICE_X28Y4          LUT6 (Prop_lut6_I0_O)        0.297    31.908 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/g0_b0_i_15__26/O
                         net (fo=4, routed)           0.847    32.755    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/round_keys[1146]
    SLICE_X25Y4          LUT3 (Prop_lut3_I2_O)        0.124    32.879 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/g0_b0_i_9__22/O
                         net (fo=6, routed)           0.349    33.228    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/round_keys[1114]
    SLICE_X22Y5          LUT3 (Prop_lut3_I0_O)        0.124    33.352 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/g0_b0_i_3__22/O
                         net (fo=34, routed)          1.217    34.569    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/round_keys[1050]
    SLICE_X18Y3          LUT6 (Prop_lut6_I2_O)        0.124    34.693 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/g1_b5__47/O
                         net (fo=1, routed)           0.000    34.693    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[9].key_exp_i/g0_b0_i_12__15_0
    SLICE_X18Y3          MUXF7 (Prop_muxf7_I1_O)      0.217    34.910 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[9].key_exp_i/g0_b0_i_20/O
                         net (fo=1, routed)           0.606    35.516    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/u4_genKeys_n_461
    SLICE_X16Y4          LUT6 (Prop_lut6_I0_O)        0.299    35.815 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/g0_b0_i_12__15/O
                         net (fo=8, routed)           0.727    36.542    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/round_keys[1253]
    SLICE_X16Y4          LUT3 (Prop_lut3_I0_O)        0.124    36.666 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/g0_b0_i_6__23/O
                         net (fo=34, routed)          0.448    37.114    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/round_keys[1157]
    SLICE_X14Y4          LUT6 (Prop_lut6_I5_O)        0.124    37.238 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/g3_b3__52/O
                         net (fo=3, routed)           1.211    38.449    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[10].key_exp_i/ciphertext_reg[75]
    SLICE_X11Y5          LUT6 (Prop_lut6_I0_O)        0.124    38.573 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[10].key_exp_i/sbox_table[0]_inferred__0/state[43]_i_8/O
                         net (fo=2, routed)           0.479    39.051    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/generate_round_keys[10].key_exp_i/p_0_in[11]
    SLICE_X8Y6           LUT6 (Prop_lut6_I0_O)        0.124    39.175 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/state[43]_i_4/O
                         net (fo=1, routed)           0.493    39.668    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/state[43]_i_4_n_0
    SLICE_X9Y6           LUT6 (Prop_lut6_I3_O)        0.124    39.792 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/state[43]_i_2/O
                         net (fo=1, routed)           0.303    40.095    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/state0[43]
    SLICE_X8Y7           LUT6 (Prop_lut6_I5_O)        0.124    40.219 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/state[43]_i_1/O
                         net (fo=1, routed)           0.000    40.219    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/state[43]_i_1_n_0
    SLICE_X8Y7           FDCE                                         r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/state_reg[43]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  AES_Improved_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    AES_Improved_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    21.192 r  AES_Improved_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1198, routed)        1.506    22.698    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/s00_axi_aclk
    SLICE_X8Y7           FDCE                                         r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/state_reg[43]/C
                         clock pessimism              0.130    22.828    
                         clock uncertainty           -0.302    22.526    
    SLICE_X8Y7           FDCE (Setup_fdce_C_D)        0.081    22.607    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/state_reg[43]
  -------------------------------------------------------------------
                         required time                         22.607    
                         arrival time                         -40.219    
  -------------------------------------------------------------------
                         slack                                -17.612    

Slack (VIOLATED) :        -17.608ns  (required time - arrival time)
  Source:                 AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/slv_reg4_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/state_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        37.292ns  (logic 8.966ns (24.043%)  route 28.326ns (75.957%))
  Logic Levels:           47  (LUT2=4 LUT3=6 LUT4=1 LUT5=2 LUT6=24 MUXF7=9 MUXF8=1)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.743ns = ( 22.743 - 20.000 ) 
    Source Clock Delay      (SCD):    2.964ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  AES_Improved_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    AES_Improved_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  AES_Improved_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1198, routed)        1.656     2.964    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X34Y26         FDRE                                         r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/slv_reg4_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y26         FDRE (Prop_fdre_C_Q)         0.518     3.482 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/slv_reg4_reg[29]/Q
                         net (fo=36, routed)          2.058     5.540    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/key[29]
    SLICE_X32Y25         LUT6 (Prop_lut6_I5_O)        0.124     5.664 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/g3_b2__15/O
                         net (fo=2, routed)           0.000     5.664    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[1].key_exp_i/g0_b0_i_9_3
    SLICE_X32Y25         MUXF7 (Prop_muxf7_I1_O)      0.214     5.878 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[1].key_exp_i/g0_b0_i_18/O
                         net (fo=3, routed)           0.000     5.878    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[1].key_exp_i/slv_reg4_reg[30]_4
    SLICE_X32Y25         MUXF8 (Prop_muxf8_I1_O)      0.088     5.966 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[1].key_exp_i/g0_b0_i_9/O
                         net (fo=6, routed)           0.629     6.595    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/generate_round_keys[1].key_exp_i/p_0_in[2]
    SLICE_X33Y23         LUT5 (Prop_lut5_I2_O)        0.319     6.914 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/g0_b0_i_3/O
                         net (fo=34, routed)          1.083     7.997    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/round_keys[130]
    SLICE_X30Y22         LUT6 (Prop_lut6_I2_O)        0.124     8.121 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/g3_b1__20/O
                         net (fo=1, routed)           0.000     8.121    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[2].key_exp_i/g0_b0_i_14__4_2
    SLICE_X30Y22         MUXF7 (Prop_muxf7_I1_O)      0.247     8.368 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[2].key_exp_i/sbox_table[0]_inferred__0/g0_b0_i_23/O
                         net (fo=1, routed)           0.813     9.181    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/u4_genKeys_n_123
    SLICE_X30Y19         LUT5 (Prop_lut5_I2_O)        0.298     9.479 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/g0_b0_i_14__4/O
                         net (fo=3, routed)           0.184     9.664    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/round_keys[361]
    SLICE_X30Y19         LUT6 (Prop_lut6_I0_O)        0.124     9.788 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/g0_b0_i_8__0/O
                         net (fo=4, routed)           0.482    10.269    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/round_keys[329]
    SLICE_X32Y20         LUT6 (Prop_lut6_I0_O)        0.124    10.393 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/g0_b0_i_2__12/O
                         net (fo=34, routed)          1.302    11.695    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/round_keys[265]
    SLICE_X34Y22         LUT6 (Prop_lut6_I1_O)        0.124    11.819 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/g0_b4__25/O
                         net (fo=1, routed)           0.000    11.819    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[3].key_exp_i/g0_b0_i_11__5
    SLICE_X34Y22         MUXF7 (Prop_muxf7_I0_O)      0.209    12.028 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[3].key_exp_i/sbox_table[0]_inferred__1/g0_b0_i_19/O
                         net (fo=1, routed)           0.335    12.363    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/u4_genKeys_n_200
    SLICE_X32Y23         LUT6 (Prop_lut6_I0_O)        0.297    12.660 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/g0_b0_i_11__5/O
                         net (fo=7, routed)           0.667    13.326    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/round_keys[500]
    SLICE_X31Y23         LUT6 (Prop_lut6_I0_O)        0.124    13.450 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/g0_b0_i_5__29/O
                         net (fo=34, routed)          1.133    14.584    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/round_keys[404]
    SLICE_X38Y24         LUT6 (Prop_lut6_I4_O)        0.124    14.708 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/g1_b4__30/O
                         net (fo=1, routed)           0.000    14.708    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[4].key_exp_i/g0_b0_i_23__2_0
    SLICE_X38Y24         MUXF7 (Prop_muxf7_I1_O)      0.214    14.922 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[4].key_exp_i/sbox_table[0]_inferred__2/g0_b0_i_30/O
                         net (fo=1, routed)           0.295    15.217    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/u4_genKeys_n_258
    SLICE_X36Y24         LUT6 (Prop_lut6_I0_O)        0.297    15.514 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/g0_b0_i_23__2/O
                         net (fo=3, routed)           0.529    16.043    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/round_keys[636]
    SLICE_X36Y23         LUT3 (Prop_lut3_I2_O)        0.124    16.167 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/g0_b0_i_17__22/O
                         net (fo=3, routed)           0.537    16.704    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/round_keys[604]
    SLICE_X36Y21         LUT6 (Prop_lut6_I5_O)        0.124    16.828 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/g0_b0_i_11__26/O
                         net (fo=5, routed)           0.898    17.726    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/round_keys[572]
    SLICE_X31Y17         LUT2 (Prop_lut2_I0_O)        0.124    17.850 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/g0_b0_i_5__6/O
                         net (fo=34, routed)          1.448    19.298    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/round_keys[540]
    SLICE_X40Y13         LUT6 (Prop_lut6_I4_O)        0.124    19.422 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/g0_b3__31/O
                         net (fo=1, routed)           0.000    19.422    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[5].key_exp_i/g0_b0_i_16__3
    SLICE_X40Y13         MUXF7 (Prop_muxf7_I0_O)      0.212    19.634 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[5].key_exp_i/g0_b0_i_24/O
                         net (fo=1, routed)           0.840    20.474    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/u4_genKeys_n_267
    SLICE_X40Y12         LUT6 (Prop_lut6_I0_O)        0.299    20.773 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/g0_b0_i_16__3/O
                         net (fo=4, routed)           0.622    21.395    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/round_keys[739]
    SLICE_X40Y12         LUT2 (Prop_lut2_I0_O)        0.124    21.519 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/g0_b0_i_10__7/O
                         net (fo=5, routed)           0.469    21.988    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/round_keys[707]
    SLICE_X39Y10         LUT3 (Prop_lut3_I0_O)        0.124    22.112 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/g0_b0_i_4__15/O
                         net (fo=34, routed)          1.313    23.424    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/round_keys[643]
    SLICE_X36Y4          LUT6 (Prop_lut6_I3_O)        0.124    23.548 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/g1_b3__36/O
                         net (fo=1, routed)           0.000    23.548    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[6].key_exp_i/g0_b0_i_16__8_0
    SLICE_X36Y4          MUXF7 (Prop_muxf7_I1_O)      0.217    23.765 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[6].key_exp_i/sbox_table[0]_inferred__0/g0_b0_i_22/O
                         net (fo=1, routed)           0.393    24.158    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/u4_genKeys_n_333
    SLICE_X35Y4          LUT6 (Prop_lut6_I0_O)        0.299    24.457 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/g0_b0_i_16__8/O
                         net (fo=3, routed)           0.824    25.281    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/round_keys[875]
    SLICE_X35Y5          LUT2 (Prop_lut2_I0_O)        0.149    25.430 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/g0_b0_i_10__12/O
                         net (fo=4, routed)           0.346    25.776    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/round_keys[843]
    SLICE_X34Y3          LUT4 (Prop_lut4_I2_O)        0.332    26.108 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/g0_b0_i_4__32/O
                         net (fo=35, routed)          1.259    27.366    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/round_keys[779]
    SLICE_X32Y2          LUT6 (Prop_lut6_I3_O)        0.124    27.490 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/g0_b4__41/O
                         net (fo=1, routed)           0.000    27.490    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[7].key_exp_i/g0_b0_i_17__12
    SLICE_X32Y2          MUXF7 (Prop_muxf7_I0_O)      0.209    27.699 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[7].key_exp_i/sbox_table[0]_inferred__1/g0_b0_i_25/O
                         net (fo=1, routed)           0.310    28.009    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/u4_genKeys_n_392
    SLICE_X32Y3          LUT6 (Prop_lut6_I0_O)        0.297    28.306 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/g0_b0_i_17__12/O
                         net (fo=5, routed)           0.690    28.996    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/round_keys[1012]
    SLICE_X31Y8          LUT3 (Prop_lut3_I2_O)        0.124    29.120 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/g0_b0_i_11__29/O
                         net (fo=7, routed)           0.504    29.623    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/round_keys[948]
    SLICE_X29Y8          LUT2 (Prop_lut2_I0_O)        0.124    29.747 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/g0_b0_i_5__9/O
                         net (fo=34, routed)          1.073    30.821    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/round_keys[916]
    SLICE_X28Y4          LUT6 (Prop_lut6_I4_O)        0.124    30.945 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/g1_b2__46/O
                         net (fo=1, routed)           0.000    30.945    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[8].key_exp_i/g0_b0_i_15__26_0
    SLICE_X28Y4          MUXF7 (Prop_muxf7_I1_O)      0.214    31.159 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[8].key_exp_i/sbox_table[0]_inferred__2/g0_b0_i_22/O
                         net (fo=1, routed)           0.452    31.611    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/u4_genKeys_n_448
    SLICE_X28Y4          LUT6 (Prop_lut6_I0_O)        0.297    31.908 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/g0_b0_i_15__26/O
                         net (fo=4, routed)           0.847    32.755    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/round_keys[1146]
    SLICE_X25Y4          LUT3 (Prop_lut3_I2_O)        0.124    32.879 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/g0_b0_i_9__22/O
                         net (fo=6, routed)           0.349    33.228    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/round_keys[1114]
    SLICE_X22Y5          LUT3 (Prop_lut3_I0_O)        0.124    33.352 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/g0_b0_i_3__22/O
                         net (fo=34, routed)          1.217    34.569    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/round_keys[1050]
    SLICE_X18Y3          LUT6 (Prop_lut6_I2_O)        0.124    34.693 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/g1_b5__47/O
                         net (fo=1, routed)           0.000    34.693    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[9].key_exp_i/g0_b0_i_12__15_0
    SLICE_X18Y3          MUXF7 (Prop_muxf7_I1_O)      0.217    34.910 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[9].key_exp_i/g0_b0_i_20/O
                         net (fo=1, routed)           0.606    35.516    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/u4_genKeys_n_461
    SLICE_X16Y4          LUT6 (Prop_lut6_I0_O)        0.299    35.815 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/g0_b0_i_12__15/O
                         net (fo=8, routed)           0.727    36.542    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/round_keys[1253]
    SLICE_X16Y4          LUT3 (Prop_lut3_I0_O)        0.124    36.666 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/g0_b0_i_6__23/O
                         net (fo=34, routed)          0.946    37.612    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/round_keys[1157]
    SLICE_X15Y4          LUT6 (Prop_lut6_I5_O)        0.124    37.736 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/g3_b0__52/O
                         net (fo=3, routed)           1.020    38.756    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[10].key_exp_i/ciphertext_reg[72]
    SLICE_X13Y4          LUT6 (Prop_lut6_I0_O)        0.124    38.880 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/u4_genKeys/generate_round_keys[10].key_exp_i/sbox_table[0]_inferred__0/state[40]_i_8/O
                         net (fo=2, routed)           0.579    39.459    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/generate_round_keys[10].key_exp_i/p_0_in[8]
    SLICE_X9Y5           LUT6 (Prop_lut6_I5_O)        0.124    39.583 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/state[8]_i_3_comp/O
                         net (fo=1, routed)           0.550    40.132    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/state[8]_i_3_n_0
    SLICE_X4Y5           LUT6 (Prop_lut6_I4_O)        0.124    40.256 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/state[8]_i_1/O
                         net (fo=1, routed)           0.000    40.256    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/state[8]_i_1_n_0
    SLICE_X4Y5           FDCE                                         r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/state_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  AES_Improved_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    AES_Improved_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    21.192 r  AES_Improved_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1198, routed)        1.551    22.743    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/s00_axi_aclk
    SLICE_X4Y5           FDCE                                         r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/state_reg[8]/C
                         clock pessimism              0.130    22.873    
                         clock uncertainty           -0.302    22.571    
    SLICE_X4Y5           FDCE (Setup_fdce_C_D)        0.077    22.648    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/state_reg[8]
  -------------------------------------------------------------------
                         required time                         22.648    
                         arrival time                         -40.256    
  -------------------------------------------------------------------
                         slack                                -17.608    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 AES_Improved_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            AES_Improved_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.141ns (57.770%)  route 0.103ns (42.230%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.222ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  AES_Improved_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    AES_Improved_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  AES_Improved_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1198, routed)        0.584     0.925    AES_Improved_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X2Y41          FDRE                                         r  AES_Improved_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y41          FDRE (Prop_fdre_C_Q)         0.141     1.066 r  AES_Improved_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/Q
                         net (fo=1, routed)           0.103     1.169    AES_Improved_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[9]
    SLICE_X4Y42          SRLC32E                                      r  AES_Improved_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  AES_Improved_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    AES_Improved_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  AES_Improved_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1198, routed)        0.852     1.222    AES_Improved_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X4Y42          SRLC32E                                      r  AES_Improved_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/CLK
                         clock pessimism             -0.281     0.941    
    SLICE_X4Y42          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.123    AES_Improved_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32
  -------------------------------------------------------------------
                         required time                         -1.124    
                         arrival time                           1.169    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 AES_Improved_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            AES_Improved_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[11]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.128ns (41.132%)  route 0.183ns (58.868%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  AES_Improved_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    AES_Improved_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  AES_Improved_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1198, routed)        0.582     0.923    AES_Improved_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X1Y50          FDRE                                         r  AES_Improved_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y50          FDRE (Prop_fdre_C_Q)         0.128     1.051 r  AES_Improved_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[13]/Q
                         net (fo=1, routed)           0.183     1.234    AES_Improved_i/processing_system7_0/inst/M_AXI_GP0_BID[11]
    PS7_X0Y0             PS7                                          r  AES_Improved_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  AES_Improved_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    AES_Improved_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  AES_Improved_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1198, routed)        0.893     1.263    AES_Improved_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  AES_Improved_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[11])
                                                     -0.053     1.181    AES_Improved_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.181    
                         arrival time                           1.234    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 AES_Improved_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            AES_Improved_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[10]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.128ns (41.166%)  route 0.183ns (58.834%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  AES_Improved_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    AES_Improved_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  AES_Improved_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1198, routed)        0.582     0.923    AES_Improved_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X1Y50          FDRE                                         r  AES_Improved_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y50          FDRE (Prop_fdre_C_Q)         0.128     1.051 r  AES_Improved_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[12]/Q
                         net (fo=1, routed)           0.183     1.234    AES_Improved_i/processing_system7_0/inst/M_AXI_GP0_BID[10]
    PS7_X0Y0             PS7                                          r  AES_Improved_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  AES_Improved_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    AES_Improved_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  AES_Improved_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1198, routed)        0.893     1.263    AES_Improved_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  AES_Improved_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[10])
                                                     -0.054     1.180    AES_Improved_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.180    
                         arrival time                           1.234    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 AES_Improved_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            AES_Improved_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.237ns  (logic 0.128ns (54.107%)  route 0.109ns (45.893%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.222ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  AES_Improved_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    AES_Improved_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  AES_Improved_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1198, routed)        0.584     0.925    AES_Improved_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X2Y42          FDRE                                         r  AES_Improved_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y42          FDRE (Prop_fdre_C_Q)         0.128     1.053 r  AES_Improved_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[4]/Q
                         net (fo=1, routed)           0.109     1.161    AES_Improved_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[5]
    SLICE_X4Y41          SRLC32E                                      r  AES_Improved_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  AES_Improved_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    AES_Improved_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  AES_Improved_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1198, routed)        0.852     1.222    AES_Improved_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X4Y41          SRLC32E                                      r  AES_Improved_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32/CLK
                         clock pessimism             -0.281     0.941    
    SLICE_X4Y41          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.130     1.071    AES_Improved_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32
  -------------------------------------------------------------------
                         required time                         -1.071    
                         arrival time                           1.161    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 AES_Improved_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            AES_Improved_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.128ns (53.025%)  route 0.113ns (46.975%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.224ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  AES_Improved_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    AES_Improved_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  AES_Improved_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1198, routed)        0.586     0.927    AES_Improved_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X5Y47          FDRE                                         r  AES_Improved_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y47          FDRE (Prop_fdre_C_Q)         0.128     1.055 r  AES_Improved_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/Q
                         net (fo=1, routed)           0.113     1.168    AES_Improved_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[11]
    SLICE_X4Y47          SRL16E                                       r  AES_Improved_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  AES_Improved_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    AES_Improved_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  AES_Improved_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1198, routed)        0.854     1.224    AES_Improved_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X4Y47          SRL16E                                       r  AES_Improved_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/CLK
                         clock pessimism             -0.284     0.940    
    SLICE_X4Y47          SRL16E (Hold_srl16e_CLK_D)
                                                      0.130     1.070    AES_Improved_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4
  -------------------------------------------------------------------
                         required time                         -1.070    
                         arrival time                           1.168    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 AES_Improved_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            AES_Improved_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.141ns (40.281%)  route 0.209ns (59.719%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  AES_Improved_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    AES_Improved_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  AES_Improved_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1198, routed)        0.586     0.927    AES_Improved_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X5Y49          FDRE                                         r  AES_Improved_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDRE (Prop_fdre_C_Q)         0.141     1.068 r  AES_Improved_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg/Q
                         net (fo=11, routed)          0.209     1.277    AES_Improved_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r
    SLICE_X4Y51          FDRE                                         r  AES_Improved_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  AES_Improved_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    AES_Improved_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  AES_Improved_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1198, routed)        0.853     1.223    AES_Improved_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X4Y51          FDRE                                         r  AES_Improved_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[5]/C
                         clock pessimism             -0.029     1.194    
    SLICE_X4Y51          FDRE (Hold_fdre_C_CE)       -0.016     1.178    AES_Improved_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.178    
                         arrival time                           1.277    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/slv_reg14_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/axi_rdata_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.463ns  (logic 0.310ns (66.900%)  route 0.153ns (33.100%))
  Logic Levels:           3  (LUT5=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.182ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  AES_Improved_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    AES_Improved_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  AES_Improved_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1198, routed)        0.548     0.889    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X21Y26         FDRE                                         r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/slv_reg14_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y26         FDRE (Prop_fdre_C_Q)         0.128     1.016 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/slv_reg14_reg[23]/Q
                         net (fo=1, routed)           0.153     1.170    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/slv_reg14[23]
    SLICE_X23Y25         LUT5 (Prop_lut5_I1_O)        0.098     1.268 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/axi_rdata[23]_i_7/O
                         net (fo=1, routed)           0.000     1.268    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/axi_rdata[23]_i_7_n_0
    SLICE_X23Y25         MUXF7 (Prop_muxf7_I1_O)      0.065     1.333 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/axi_rdata_reg[23]_i_3/O
                         net (fo=1, routed)           0.000     1.333    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/axi_rdata_reg[23]_i_3_n_0
    SLICE_X23Y25         MUXF8 (Prop_muxf8_I1_O)      0.019     1.352 r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/axi_rdata_reg[23]_i_1/O
                         net (fo=1, routed)           0.000     1.352    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/reg_data_out[23]
    SLICE_X23Y25         FDRE                                         r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/axi_rdata_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  AES_Improved_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    AES_Improved_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  AES_Improved_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1198, routed)        0.812     1.182    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X23Y25         FDRE                                         r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/axi_rdata_reg[23]/C
                         clock pessimism             -0.034     1.148    
    SLICE_X23Y25         FDRE (Hold_fdre_C_D)         0.105     1.253    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/axi_rdata_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.253    
                         arrival time                           1.352    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 AES_Improved_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            AES_Improved_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.141ns (42.260%)  route 0.193ns (57.740%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  AES_Improved_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    AES_Improved_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  AES_Improved_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1198, routed)        0.586     0.927    AES_Improved_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X5Y49          FDRE                                         r  AES_Improved_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDRE (Prop_fdre_C_Q)         0.141     1.068 r  AES_Improved_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg/Q
                         net (fo=11, routed)          0.193     1.260    AES_Improved_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r
    SLICE_X3Y51          FDRE                                         r  AES_Improved_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  AES_Improved_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    AES_Improved_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  AES_Improved_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1198, routed)        0.853     1.223    AES_Improved_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X3Y51          FDRE                                         r  AES_Improved_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[0]/C
                         clock pessimism             -0.029     1.194    
    SLICE_X3Y51          FDRE (Hold_fdre_C_CE)       -0.039     1.155    AES_Improved_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.155    
                         arrival time                           1.260    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 AES_Improved_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            AES_Improved_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.141ns (42.260%)  route 0.193ns (57.740%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  AES_Improved_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    AES_Improved_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  AES_Improved_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1198, routed)        0.586     0.927    AES_Improved_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X5Y49          FDRE                                         r  AES_Improved_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDRE (Prop_fdre_C_Q)         0.141     1.068 r  AES_Improved_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg/Q
                         net (fo=11, routed)          0.193     1.260    AES_Improved_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r
    SLICE_X3Y51          FDRE                                         r  AES_Improved_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  AES_Improved_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    AES_Improved_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  AES_Improved_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1198, routed)        0.853     1.223    AES_Improved_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X3Y51          FDRE                                         r  AES_Improved_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[1]/C
                         clock pessimism             -0.029     1.194    
    SLICE_X3Y51          FDRE (Hold_fdre_C_CE)       -0.039     1.155    AES_Improved_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.155    
                         arrival time                           1.260    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 AES_Improved_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            AES_Improved_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.141ns (42.260%)  route 0.193ns (57.740%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  AES_Improved_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    AES_Improved_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  AES_Improved_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1198, routed)        0.586     0.927    AES_Improved_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X5Y49          FDRE                                         r  AES_Improved_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDRE (Prop_fdre_C_Q)         0.141     1.068 r  AES_Improved_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg/Q
                         net (fo=11, routed)          0.193     1.260    AES_Improved_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r
    SLICE_X3Y51          FDRE                                         r  AES_Improved_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  AES_Improved_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    AES_Improved_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  AES_Improved_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1198, routed)        0.853     1.223    AES_Improved_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X3Y51          FDRE                                         r  AES_Improved_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[2]/C
                         clock pessimism             -0.029     1.194    
    SLICE_X3Y51          FDRE (Hold_fdre_C_CE)       -0.039     1.155    AES_Improved_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.155    
                         arrival time                           1.260    
  -------------------------------------------------------------------
                         slack                                  0.105    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { AES_Improved_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I      n/a            2.155         20.000      17.845     BUFGCTRL_X0Y15  AES_Improved_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDSE/C      n/a            1.000         20.000      19.000     SLICE_X4Y44     AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/aw_en_reg/C
Min Period        n/a     FDSE/C      n/a            1.000         20.000      19.000     SLICE_X6Y33     AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/axi_araddr_reg[2]/C
Min Period        n/a     FDSE/C      n/a            1.000         20.000      19.000     SLICE_X6Y33     AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/axi_araddr_reg[3]/C
Min Period        n/a     FDSE/C      n/a            1.000         20.000      19.000     SLICE_X7Y34     AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/axi_araddr_reg[4]/C
Min Period        n/a     FDSE/C      n/a            1.000         20.000      19.000     SLICE_X7Y34     AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/axi_araddr_reg[5]/C
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X7Y36     AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/axi_arready_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X9Y44     AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/axi_awaddr_reg[2]/C
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X9Y44     AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/axi_awaddr_reg[3]/C
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X9Y44     AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/axi_awaddr_reg[4]/C
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         10.000      9.020      SLICE_X8Y51     AES_Improved_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         10.000      9.020      SLICE_X4Y47     AES_Improved_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         10.000      9.020      SLICE_X4Y47     AES_Improved_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         10.000      9.020      SLICE_X4Y47     AES_Improved_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         10.000      9.020      SLICE_X4Y47     AES_Improved_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         10.000      9.020      SLICE_X4Y47     AES_Improved_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         10.000      9.020      SLICE_X4Y47     AES_Improved_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         10.000      9.020      SLICE_X8Y51     AES_Improved_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][1]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         10.000      9.020      SLICE_X8Y51     AES_Improved_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][2]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         10.000      9.020      SLICE_X8Y51     AES_Improved_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][3]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         10.000      9.020      SLICE_X8Y51     AES_Improved_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         10.000      9.020      SLICE_X8Y51     AES_Improved_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         10.000      9.020      SLICE_X4Y47     AES_Improved_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         10.000      9.020      SLICE_X4Y47     AES_Improved_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         10.000      9.020      SLICE_X4Y47     AES_Improved_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         10.000      9.020      SLICE_X4Y47     AES_Improved_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         10.000      9.020      SLICE_X4Y47     AES_Improved_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         10.000      9.020      SLICE_X4Y47     AES_Improved_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         10.000      9.020      SLICE_X0Y51     AES_Improved_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][16]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         10.000      9.020      SLICE_X0Y51     AES_Improved_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][16]_srl4/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       11.975ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.411ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.975ns  (required time - arrival time)
  Source:                 AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/slv_reg12_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/round_counter_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.247ns  (logic 0.456ns (6.292%)  route 6.791ns (93.708%))
  Logic Levels:           0  
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.770ns = ( 22.770 - 20.000 ) 
    Source Clock Delay      (SCD):    2.971ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  AES_Improved_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    AES_Improved_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  AES_Improved_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1198, routed)        1.663     2.971    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X11Y23         FDRE                                         r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/slv_reg12_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y23         FDRE (Prop_fdre_C_Q)         0.456     3.427 f  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/slv_reg12_reg[0]/Q
                         net (fo=140, routed)         6.791    10.218    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/Q[0]
    SLICE_X40Y2          FDCE                                         f  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/round_counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  AES_Improved_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    AES_Improved_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    21.192 r  AES_Improved_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1198, routed)        1.577    22.770    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/s00_axi_aclk
    SLICE_X40Y2          FDCE                                         r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/round_counter_reg[0]/C
                         clock pessimism              0.130    22.899    
                         clock uncertainty           -0.302    22.597    
    SLICE_X40Y2          FDCE (Recov_fdce_C_CLR)     -0.405    22.192    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/round_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         22.192    
                         arrival time                         -10.218    
  -------------------------------------------------------------------
                         slack                                 11.975    

Slack (MET) :             11.975ns  (required time - arrival time)
  Source:                 AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/slv_reg12_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/round_counter_reg[0]_rep__0/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.247ns  (logic 0.456ns (6.292%)  route 6.791ns (93.708%))
  Logic Levels:           0  
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.770ns = ( 22.770 - 20.000 ) 
    Source Clock Delay      (SCD):    2.971ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  AES_Improved_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    AES_Improved_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  AES_Improved_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1198, routed)        1.663     2.971    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X11Y23         FDRE                                         r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/slv_reg12_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y23         FDRE (Prop_fdre_C_Q)         0.456     3.427 f  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/slv_reg12_reg[0]/Q
                         net (fo=140, routed)         6.791    10.218    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/Q[0]
    SLICE_X40Y2          FDCE                                         f  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/round_counter_reg[0]_rep__0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  AES_Improved_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    AES_Improved_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    21.192 r  AES_Improved_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1198, routed)        1.577    22.770    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/s00_axi_aclk
    SLICE_X40Y2          FDCE                                         r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/round_counter_reg[0]_rep__0/C
                         clock pessimism              0.130    22.899    
                         clock uncertainty           -0.302    22.597    
    SLICE_X40Y2          FDCE (Recov_fdce_C_CLR)     -0.405    22.192    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/round_counter_reg[0]_rep__0
  -------------------------------------------------------------------
                         required time                         22.192    
                         arrival time                         -10.218    
  -------------------------------------------------------------------
                         slack                                 11.975    

Slack (MET) :             11.975ns  (required time - arrival time)
  Source:                 AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/slv_reg12_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/round_counter_reg[0]_rep__1/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.247ns  (logic 0.456ns (6.292%)  route 6.791ns (93.708%))
  Logic Levels:           0  
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.770ns = ( 22.770 - 20.000 ) 
    Source Clock Delay      (SCD):    2.971ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  AES_Improved_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    AES_Improved_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  AES_Improved_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1198, routed)        1.663     2.971    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X11Y23         FDRE                                         r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/slv_reg12_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y23         FDRE (Prop_fdre_C_Q)         0.456     3.427 f  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/slv_reg12_reg[0]/Q
                         net (fo=140, routed)         6.791    10.218    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/Q[0]
    SLICE_X40Y2          FDCE                                         f  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/round_counter_reg[0]_rep__1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  AES_Improved_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    AES_Improved_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    21.192 r  AES_Improved_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1198, routed)        1.577    22.770    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/s00_axi_aclk
    SLICE_X40Y2          FDCE                                         r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/round_counter_reg[0]_rep__1/C
                         clock pessimism              0.130    22.899    
                         clock uncertainty           -0.302    22.597    
    SLICE_X40Y2          FDCE (Recov_fdce_C_CLR)     -0.405    22.192    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/round_counter_reg[0]_rep__1
  -------------------------------------------------------------------
                         required time                         22.192    
                         arrival time                         -10.218    
  -------------------------------------------------------------------
                         slack                                 11.975    

Slack (MET) :             11.975ns  (required time - arrival time)
  Source:                 AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/slv_reg12_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/round_counter_reg[0]_rep__2/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.247ns  (logic 0.456ns (6.292%)  route 6.791ns (93.708%))
  Logic Levels:           0  
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.770ns = ( 22.770 - 20.000 ) 
    Source Clock Delay      (SCD):    2.971ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  AES_Improved_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    AES_Improved_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  AES_Improved_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1198, routed)        1.663     2.971    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X11Y23         FDRE                                         r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/slv_reg12_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y23         FDRE (Prop_fdre_C_Q)         0.456     3.427 f  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/slv_reg12_reg[0]/Q
                         net (fo=140, routed)         6.791    10.218    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/Q[0]
    SLICE_X40Y2          FDCE                                         f  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/round_counter_reg[0]_rep__2/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  AES_Improved_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    AES_Improved_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    21.192 r  AES_Improved_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1198, routed)        1.577    22.770    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/s00_axi_aclk
    SLICE_X40Y2          FDCE                                         r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/round_counter_reg[0]_rep__2/C
                         clock pessimism              0.130    22.899    
                         clock uncertainty           -0.302    22.597    
    SLICE_X40Y2          FDCE (Recov_fdce_C_CLR)     -0.405    22.192    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/round_counter_reg[0]_rep__2
  -------------------------------------------------------------------
                         required time                         22.192    
                         arrival time                         -10.218    
  -------------------------------------------------------------------
                         slack                                 11.975    

Slack (MET) :             11.979ns  (required time - arrival time)
  Source:                 AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/slv_reg12_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/round_counter_reg[0]_rep/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.242ns  (logic 0.456ns (6.296%)  route 6.786ns (93.704%))
  Logic Levels:           0  
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.770ns = ( 22.770 - 20.000 ) 
    Source Clock Delay      (SCD):    2.971ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  AES_Improved_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    AES_Improved_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  AES_Improved_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1198, routed)        1.663     2.971    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X11Y23         FDRE                                         r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/slv_reg12_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y23         FDRE (Prop_fdre_C_Q)         0.456     3.427 f  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/slv_reg12_reg[0]/Q
                         net (fo=140, routed)         6.786    10.213    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/Q[0]
    SLICE_X41Y2          FDCE                                         f  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/round_counter_reg[0]_rep/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  AES_Improved_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    AES_Improved_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    21.192 r  AES_Improved_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1198, routed)        1.577    22.770    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/s00_axi_aclk
    SLICE_X41Y2          FDCE                                         r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/round_counter_reg[0]_rep/C
                         clock pessimism              0.130    22.899    
                         clock uncertainty           -0.302    22.597    
    SLICE_X41Y2          FDCE (Recov_fdce_C_CLR)     -0.405    22.192    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/round_counter_reg[0]_rep
  -------------------------------------------------------------------
                         required time                         22.192    
                         arrival time                         -10.213    
  -------------------------------------------------------------------
                         slack                                 11.979    

Slack (MET) :             12.286ns  (required time - arrival time)
  Source:                 AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/slv_reg12_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/round_counter_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.935ns  (logic 0.456ns (6.576%)  route 6.479ns (93.424%))
  Logic Levels:           0  
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.768ns = ( 22.768 - 20.000 ) 
    Source Clock Delay      (SCD):    2.971ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  AES_Improved_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    AES_Improved_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  AES_Improved_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1198, routed)        1.663     2.971    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X11Y23         FDRE                                         r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/slv_reg12_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y23         FDRE (Prop_fdre_C_Q)         0.456     3.427 f  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/slv_reg12_reg[0]/Q
                         net (fo=140, routed)         6.479     9.906    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/Q[0]
    SLICE_X39Y2          FDCE                                         f  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/round_counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  AES_Improved_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    AES_Improved_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    21.192 r  AES_Improved_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1198, routed)        1.576    22.769    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/s00_axi_aclk
    SLICE_X39Y2          FDCE                                         r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/round_counter_reg[1]/C
                         clock pessimism              0.130    22.898    
                         clock uncertainty           -0.302    22.596    
    SLICE_X39Y2          FDCE (Recov_fdce_C_CLR)     -0.405    22.191    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/round_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         22.191    
                         arrival time                          -9.906    
  -------------------------------------------------------------------
                         slack                                 12.286    

Slack (MET) :             12.286ns  (required time - arrival time)
  Source:                 AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/slv_reg12_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/round_counter_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.935ns  (logic 0.456ns (6.576%)  route 6.479ns (93.424%))
  Logic Levels:           0  
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.768ns = ( 22.768 - 20.000 ) 
    Source Clock Delay      (SCD):    2.971ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  AES_Improved_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    AES_Improved_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  AES_Improved_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1198, routed)        1.663     2.971    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X11Y23         FDRE                                         r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/slv_reg12_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y23         FDRE (Prop_fdre_C_Q)         0.456     3.427 f  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/slv_reg12_reg[0]/Q
                         net (fo=140, routed)         6.479     9.906    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/Q[0]
    SLICE_X39Y2          FDCE                                         f  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/round_counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  AES_Improved_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    AES_Improved_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    21.192 r  AES_Improved_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1198, routed)        1.576    22.769    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/s00_axi_aclk
    SLICE_X39Y2          FDCE                                         r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/round_counter_reg[2]/C
                         clock pessimism              0.130    22.898    
                         clock uncertainty           -0.302    22.596    
    SLICE_X39Y2          FDCE (Recov_fdce_C_CLR)     -0.405    22.191    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/round_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         22.191    
                         arrival time                          -9.906    
  -------------------------------------------------------------------
                         slack                                 12.286    

Slack (MET) :             13.046ns  (required time - arrival time)
  Source:                 AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/slv_reg12_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/state_reg[34]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.284ns  (logic 0.456ns (7.257%)  route 5.828ns (92.743%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 22.691 - 20.000 ) 
    Source Clock Delay      (SCD):    2.971ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  AES_Improved_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    AES_Improved_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  AES_Improved_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1198, routed)        1.663     2.971    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X11Y23         FDRE                                         r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/slv_reg12_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y23         FDRE (Prop_fdre_C_Q)         0.456     3.427 f  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/slv_reg12_reg[0]/Q
                         net (fo=140, routed)         5.828     9.255    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/Q[0]
    SLICE_X20Y3          FDCE                                         f  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/state_reg[34]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  AES_Improved_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    AES_Improved_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    21.192 r  AES_Improved_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1198, routed)        1.499    22.691    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/s00_axi_aclk
    SLICE_X20Y3          FDCE                                         r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/state_reg[34]/C
                         clock pessimism              0.230    22.922    
                         clock uncertainty           -0.302    22.620    
    SLICE_X20Y3          FDCE (Recov_fdce_C_CLR)     -0.319    22.301    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/state_reg[34]
  -------------------------------------------------------------------
                         required time                         22.301    
                         arrival time                          -9.255    
  -------------------------------------------------------------------
                         slack                                 13.046    

Slack (MET) :             13.092ns  (required time - arrival time)
  Source:                 AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/slv_reg12_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/state_reg[71]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.153ns  (logic 0.456ns (7.411%)  route 5.697ns (92.589%))
  Logic Levels:           0  
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 22.693 - 20.000 ) 
    Source Clock Delay      (SCD):    2.971ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  AES_Improved_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    AES_Improved_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  AES_Improved_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1198, routed)        1.663     2.971    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X11Y23         FDRE                                         r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/slv_reg12_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y23         FDRE (Prop_fdre_C_Q)         0.456     3.427 f  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/slv_reg12_reg[0]/Q
                         net (fo=140, routed)         5.697     9.124    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/Q[0]
    SLICE_X21Y2          FDCE                                         f  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/state_reg[71]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  AES_Improved_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    AES_Improved_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    21.192 r  AES_Improved_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1198, routed)        1.500    22.693    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/s00_axi_aclk
    SLICE_X21Y2          FDCE                                         r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/state_reg[71]/C
                         clock pessimism              0.230    22.923    
                         clock uncertainty           -0.302    22.621    
    SLICE_X21Y2          FDCE (Recov_fdce_C_CLR)     -0.405    22.216    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/state_reg[71]
  -------------------------------------------------------------------
                         required time                         22.216    
                         arrival time                          -9.124    
  -------------------------------------------------------------------
                         slack                                 13.092    

Slack (MET) :             13.178ns  (required time - arrival time)
  Source:                 AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/slv_reg12_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/state_reg[103]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.153ns  (logic 0.456ns (7.411%)  route 5.697ns (92.589%))
  Logic Levels:           0  
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 22.693 - 20.000 ) 
    Source Clock Delay      (SCD):    2.971ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  AES_Improved_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    AES_Improved_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  AES_Improved_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1198, routed)        1.663     2.971    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X11Y23         FDRE                                         r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/slv_reg12_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y23         FDRE (Prop_fdre_C_Q)         0.456     3.427 f  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/slv_reg12_reg[0]/Q
                         net (fo=140, routed)         5.697     9.124    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/Q[0]
    SLICE_X20Y2          FDCE                                         f  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/state_reg[103]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  AES_Improved_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    AES_Improved_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    21.192 r  AES_Improved_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1198, routed)        1.500    22.693    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/s00_axi_aclk
    SLICE_X20Y2          FDCE                                         r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/state_reg[103]/C
                         clock pessimism              0.230    22.923    
                         clock uncertainty           -0.302    22.621    
    SLICE_X20Y2          FDCE (Recov_fdce_C_CLR)     -0.319    22.302    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/state_reg[103]
  -------------------------------------------------------------------
                         required time                         22.302    
                         arrival time                          -9.124    
  -------------------------------------------------------------------
                         slack                                 13.178    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.411ns  (arrival time - required time)
  Source:                 AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/slv_reg12_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/state_reg[91]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.141ns (42.200%)  route 0.193ns (57.800%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  AES_Improved_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    AES_Improved_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  AES_Improved_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1198, routed)        0.554     0.895    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X11Y23         FDRE                                         r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/slv_reg12_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y23         FDRE (Prop_fdre_C_Q)         0.141     1.036 f  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/slv_reg12_reg[0]/Q
                         net (fo=140, routed)         0.193     1.229    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/Q[0]
    SLICE_X13Y22         FDCE                                         f  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/state_reg[91]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  AES_Improved_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    AES_Improved_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  AES_Improved_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1198, routed)        0.821     1.191    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/s00_axi_aclk
    SLICE_X13Y22         FDCE                                         r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/state_reg[91]/C
                         clock pessimism             -0.281     0.910    
    SLICE_X13Y22         FDCE (Remov_fdce_C_CLR)     -0.092     0.817    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/state_reg[91]
  -------------------------------------------------------------------
                         required time                         -0.817    
                         arrival time                           1.229    
  -------------------------------------------------------------------
                         slack                                  0.411    

Slack (MET) :             0.512ns  (arrival time - required time)
  Source:                 AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/slv_reg12_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/busy_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.461ns  (logic 0.141ns (30.554%)  route 0.320ns (69.446%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  AES_Improved_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    AES_Improved_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  AES_Improved_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1198, routed)        0.554     0.895    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X11Y23         FDRE                                         r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/slv_reg12_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y23         FDRE (Prop_fdre_C_Q)         0.141     1.036 f  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/slv_reg12_reg[0]/Q
                         net (fo=140, routed)         0.320     1.356    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/Q[0]
    SLICE_X12Y21         FDCE                                         f  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/busy_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  AES_Improved_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    AES_Improved_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  AES_Improved_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1198, routed)        0.822     1.192    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/s00_axi_aclk
    SLICE_X12Y21         FDCE                                         r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/busy_reg/C
                         clock pessimism             -0.281     0.911    
    SLICE_X12Y21         FDCE (Remov_fdce_C_CLR)     -0.067     0.844    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/busy_reg
  -------------------------------------------------------------------
                         required time                         -0.844    
                         arrival time                           1.356    
  -------------------------------------------------------------------
                         slack                                  0.512    

Slack (MET) :             0.512ns  (arrival time - required time)
  Source:                 AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/slv_reg12_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/done_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.461ns  (logic 0.141ns (30.554%)  route 0.320ns (69.446%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  AES_Improved_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    AES_Improved_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  AES_Improved_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1198, routed)        0.554     0.895    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X11Y23         FDRE                                         r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/slv_reg12_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y23         FDRE (Prop_fdre_C_Q)         0.141     1.036 f  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/slv_reg12_reg[0]/Q
                         net (fo=140, routed)         0.320     1.356    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/Q[0]
    SLICE_X12Y21         FDCE                                         f  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/done_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  AES_Improved_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    AES_Improved_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  AES_Improved_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1198, routed)        0.822     1.192    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/s00_axi_aclk
    SLICE_X12Y21         FDCE                                         r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/done_reg/C
                         clock pessimism             -0.281     0.911    
    SLICE_X12Y21         FDCE (Remov_fdce_C_CLR)     -0.067     0.844    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/done_reg
  -------------------------------------------------------------------
                         required time                         -0.844    
                         arrival time                           1.356    
  -------------------------------------------------------------------
                         slack                                  0.512    

Slack (MET) :             0.629ns  (arrival time - required time)
  Source:                 AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/slv_reg12_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/state_reg[59]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.568ns  (logic 0.141ns (24.841%)  route 0.427ns (75.159%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  AES_Improved_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    AES_Improved_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  AES_Improved_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1198, routed)        0.554     0.895    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X11Y23         FDRE                                         r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/slv_reg12_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y23         FDRE (Prop_fdre_C_Q)         0.141     1.036 f  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/slv_reg12_reg[0]/Q
                         net (fo=140, routed)         0.427     1.462    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/Q[0]
    SLICE_X15Y22         FDCE                                         f  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/state_reg[59]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  AES_Improved_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    AES_Improved_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  AES_Improved_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1198, routed)        0.818     1.188    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/s00_axi_aclk
    SLICE_X15Y22         FDCE                                         r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/state_reg[59]/C
                         clock pessimism             -0.262     0.926    
    SLICE_X15Y22         FDCE (Remov_fdce_C_CLR)     -0.092     0.834    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/state_reg[59]
  -------------------------------------------------------------------
                         required time                         -0.833    
                         arrival time                           1.462    
  -------------------------------------------------------------------
                         slack                                  0.629    

Slack (MET) :             0.670ns  (arrival time - required time)
  Source:                 AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/slv_reg12_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/state_reg[95]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.832ns  (logic 0.141ns (16.944%)  route 0.691ns (83.056%))
  Logic Levels:           0  
  Clock Path Skew:        0.254ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.183ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  AES_Improved_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    AES_Improved_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  AES_Improved_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1198, routed)        0.554     0.895    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X11Y23         FDRE                                         r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/slv_reg12_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y23         FDRE (Prop_fdre_C_Q)         0.141     1.036 f  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/slv_reg12_reg[0]/Q
                         net (fo=140, routed)         0.691     1.727    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/Q[0]
    SLICE_X22Y23         FDCE                                         f  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/state_reg[95]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  AES_Improved_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    AES_Improved_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  AES_Improved_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1198, routed)        0.813     1.183    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/s00_axi_aclk
    SLICE_X22Y23         FDCE                                         r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/state_reg[95]/C
                         clock pessimism             -0.034     1.149    
    SLICE_X22Y23         FDCE (Remov_fdce_C_CLR)     -0.092     1.057    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/state_reg[95]
  -------------------------------------------------------------------
                         required time                         -1.057    
                         arrival time                           1.727    
  -------------------------------------------------------------------
                         slack                                  0.670    

Slack (MET) :             0.685ns  (arrival time - required time)
  Source:                 AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/slv_reg12_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/state_reg[90]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.622ns  (logic 0.141ns (22.651%)  route 0.481ns (77.349%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  AES_Improved_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    AES_Improved_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  AES_Improved_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1198, routed)        0.554     0.895    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X11Y23         FDRE                                         r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/slv_reg12_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y23         FDRE (Prop_fdre_C_Q)         0.141     1.036 f  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/slv_reg12_reg[0]/Q
                         net (fo=140, routed)         0.481     1.517    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/Q[0]
    SLICE_X15Y23         FDCE                                         f  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/state_reg[90]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  AES_Improved_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    AES_Improved_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  AES_Improved_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1198, routed)        0.816     1.186    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/s00_axi_aclk
    SLICE_X15Y23         FDCE                                         r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/state_reg[90]/C
                         clock pessimism             -0.262     0.924    
    SLICE_X15Y23         FDCE (Remov_fdce_C_CLR)     -0.092     0.832    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/state_reg[90]
  -------------------------------------------------------------------
                         required time                         -0.831    
                         arrival time                           1.517    
  -------------------------------------------------------------------
                         slack                                  0.685    

Slack (MET) :             0.690ns  (arrival time - required time)
  Source:                 AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/slv_reg12_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/state_reg[27]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.630ns  (logic 0.141ns (22.384%)  route 0.489ns (77.616%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  AES_Improved_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    AES_Improved_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  AES_Improved_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1198, routed)        0.554     0.895    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X11Y23         FDRE                                         r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/slv_reg12_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y23         FDRE (Prop_fdre_C_Q)         0.141     1.036 f  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/slv_reg12_reg[0]/Q
                         net (fo=140, routed)         0.489     1.524    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/Q[0]
    SLICE_X15Y21         FDCE                                         f  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/state_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  AES_Improved_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    AES_Improved_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  AES_Improved_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1198, routed)        0.819     1.189    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/s00_axi_aclk
    SLICE_X15Y21         FDCE                                         r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/state_reg[27]/C
                         clock pessimism             -0.262     0.927    
    SLICE_X15Y21         FDCE (Remov_fdce_C_CLR)     -0.092     0.835    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/state_reg[27]
  -------------------------------------------------------------------
                         required time                         -0.835    
                         arrival time                           1.524    
  -------------------------------------------------------------------
                         slack                                  0.690    

Slack (MET) :             0.694ns  (arrival time - required time)
  Source:                 AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/slv_reg12_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/state_reg[123]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.634ns  (logic 0.141ns (22.231%)  route 0.493ns (77.769%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  AES_Improved_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    AES_Improved_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  AES_Improved_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1198, routed)        0.554     0.895    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X11Y23         FDRE                                         r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/slv_reg12_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y23         FDRE (Prop_fdre_C_Q)         0.141     1.036 f  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/slv_reg12_reg[0]/Q
                         net (fo=140, routed)         0.493     1.529    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/Q[0]
    SLICE_X14Y21         FDCE                                         f  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/state_reg[123]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  AES_Improved_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    AES_Improved_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  AES_Improved_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1198, routed)        0.819     1.189    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/s00_axi_aclk
    SLICE_X14Y21         FDCE                                         r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/state_reg[123]/C
                         clock pessimism             -0.262     0.927    
    SLICE_X14Y21         FDCE (Remov_fdce_C_CLR)     -0.092     0.835    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/state_reg[123]
  -------------------------------------------------------------------
                         required time                         -0.835    
                         arrival time                           1.529    
  -------------------------------------------------------------------
                         slack                                  0.694    

Slack (MET) :             0.695ns  (arrival time - required time)
  Source:                 AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/slv_reg12_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/state_reg[120]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.635ns  (logic 0.141ns (22.190%)  route 0.494ns (77.810%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  AES_Improved_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    AES_Improved_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  AES_Improved_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1198, routed)        0.554     0.895    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X11Y23         FDRE                                         r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/slv_reg12_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y23         FDRE (Prop_fdre_C_Q)         0.141     1.036 f  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/slv_reg12_reg[0]/Q
                         net (fo=140, routed)         0.494     1.530    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/Q[0]
    SLICE_X17Y21         FDCE                                         f  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/state_reg[120]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  AES_Improved_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    AES_Improved_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  AES_Improved_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1198, routed)        0.819     1.189    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/s00_axi_aclk
    SLICE_X17Y21         FDCE                                         r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/state_reg[120]/C
                         clock pessimism             -0.262     0.927    
    SLICE_X17Y21         FDCE (Remov_fdce_C_CLR)     -0.092     0.835    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/state_reg[120]
  -------------------------------------------------------------------
                         required time                         -0.835    
                         arrival time                           1.530    
  -------------------------------------------------------------------
                         slack                                  0.695    

Slack (MET) :             0.698ns  (arrival time - required time)
  Source:                 AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/slv_reg12_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/state_reg[83]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.637ns  (logic 0.141ns (22.144%)  route 0.496ns (77.856%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  AES_Improved_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    AES_Improved_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  AES_Improved_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1198, routed)        0.554     0.895    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X11Y23         FDRE                                         r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/slv_reg12_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y23         FDRE (Prop_fdre_C_Q)         0.141     1.036 f  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/slv_reg12_reg[0]/Q
                         net (fo=140, routed)         0.496     1.531    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/Q[0]
    SLICE_X19Y22         FDCE                                         f  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/state_reg[83]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  AES_Improved_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    AES_Improved_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  AES_Improved_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1198, routed)        0.818     1.188    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/s00_axi_aclk
    SLICE_X19Y22         FDCE                                         r  AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/state_reg[83]/C
                         clock pessimism             -0.262     0.926    
    SLICE_X19Y22         FDCE (Remov_fdce_C_CLR)     -0.092     0.834    AES_Improved_i/AES_improved_0/U0/AES_improved_v1_0_S00_AXI_inst/my_aes/state_reg[83]
  -------------------------------------------------------------------
                         required time                         -0.833    
                         arrival time                           1.531    
  -------------------------------------------------------------------
                         slack                                  0.698    





