// Seed: 3975845153
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output id_6;
  input id_5;
  inout id_4;
  output id_3;
  input id_2;
  inout id_1;
  type_6(
      1, id_1, ~id_1, id_3
  );
endmodule
`timescale 1ps / 1 ps `timescale 1ps / 1ps
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  inout id_10;
  input id_9;
  input id_8;
  inout id_7;
  inout id_6;
  inout id_5;
  inout id_4;
  output id_3;
  output id_2;
  input id_1;
  assign id_2 = 1;
  logic id_10;
  assign id_4 = 1;
  assign id_2 = id_8;
  genvar id_11;
  type_13(
      1, id_1
  );
  assign id_6  = 1;
  assign id_11 = id_1 * 1;
endmodule
