# MIPS-32-bit-Processor-Multi-Cycle-Implementation
Verilog implementation of a 32-bit MIPS processor using a multi-cycle architecture. Executes each instruction over multiple clock cycles. Supports 32-bit instructions and data. Includes ALU, control unit, register file, and memory modules. Implements a subset of the MIPS instruction set.
