<dec f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.h' l='165' type='366'/>
<doc f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.h' l='158'>/// These nodes represent PPC shifts.
    ///
    /// For scalar types, only the last `n + 1` bits of the shift amounts
    /// are used, where n is log2(sizeof(element) * 8). See sld/slw, etc.
    /// for exact behaviors.
    ///
    /// For vector types, only the last n bits are used. See vsld.</doc>
<use f='llvm/build/lib/Target/PowerPC/PPCGenFastISel.inc' l='4807' c='_ZN12_GLOBAL__N_111PPCFastISel11fastEmit_rrEN4llvm3MVTES2_jjbjb'/>
<use f='llvm/build/lib/Target/PowerPC/PPCGenDAGISel.inc' l='44544' u='r' c='_ZN12_GLOBAL__N_115PPCDAGToDAGISel10SelectCodeEPN4llvm6SDNodeE'/>
<use f='llvm/build/lib/Target/PowerPC/PPCGenDAGISel.inc' l='44544' u='r' c='_ZN12_GLOBAL__N_115PPCDAGToDAGISel10SelectCodeEPN4llvm6SDNodeE'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCISelDAGToDAG.cpp' l='1237' c='_ZN12_GLOBAL__N_122BitPermutationSelector12getValueBitsEN4llvm7SDValueEj'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.cpp' l='1512' c='_ZNK4llvm17PPCTargetLowering17getTargetNodeNameEj'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.cpp' l='8310' u='r' c='_ZNK4llvm17PPCTargetLowering14LowerSHL_PARTSENS_7SDValueERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.cpp' l='8338' u='r' c='_ZNK4llvm17PPCTargetLowering14LowerSRL_PARTSENS_7SDValueERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.cpp' l='8343' u='r' c='_ZNK4llvm17PPCTargetLowering14LowerSRL_PARTSENS_7SDValueERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.cpp' l='8345' u='r' c='_ZNK4llvm17PPCTargetLowering14LowerSRL_PARTSENS_7SDValueERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.cpp' l='8366' u='r' c='_ZNK4llvm17PPCTargetLowering14LowerSRA_PARTSENS_7SDValueERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.cpp' l='8400' u='r' c='_ZNK4llvm17PPCTargetLowering16LowerFunnelShiftENS_7SDValueERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.cpp' l='14133' c='_ZNK4llvm17PPCTargetLowering17PerformDAGCombineEPNS_6SDNodeERNS_14TargetLowering15DAGCombinerInfoE'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.cpp' l='15862' u='r' c='_ZL18stripModuloOnShiftRKN4llvm14TargetLoweringEPNS_6SDNodeERNS_12SelectionDAGE'/>
