#! /c/iverilog/bin/vvp
:ivl_version "0.9.7 " "(v0_9_7)";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_012009D8 .scope module, "tb" "tb" 2 3;
 .timescale 0 0;
P_0117B194 .param/l "AWIDTH" 2 6, +C4<0101>;
P_0117B1A8 .param/l "AWIDTH_MEM" 2 9, +C4<0100000>;
P_0117B1BC .param/l "DEPTH" 2 8, +C4<0101>;
P_0117B1D0 .param/l "DWIDTH" 2 4, +C4<0100000>;
P_0117B1E4 .param/l "IMM_WIDTH" 2 10, +C4<010000>;
P_0117B1F8 .param/l "IWIDTH" 2 5, +C4<0100000>;
P_0117B20C .param/l "PC_WIDTH" 2 7, +C4<0100000>;
v012409E8_0 .var "p_clk", 0 0;
v012408E0_0 .var "p_i_ce", 0 0;
v01240BF8_0 .net "p_o_pc", 31 0, v0123D578_0; 1 drivers
v01240990_0 .var "p_rst", 0 0;
v01240AF0_0 .net "p_wb_data", 31 0, L_01246B68; 1 drivers
S_011FFF38 .scope task, "reset" "reset" 2 44, 2 44, S_012009D8;
 .timescale 0 0;
v01240C50_0 .var/i "counter", 31 0;
E_011F9320 .event posedge, v011F53D8_0;
TD_tb.reset ;
    %set/v v01240990_0, 0, 1;
    %load/v 8, v01240C50_0, 32;
T_0.0 %cmp/s 0, 8, 32;
    %jmp/0xz T_0.1, 5;
    %add 8, 1, 32;
    %wait E_011F9320;
    %jmp T_0.0;
T_0.1 ;
    %set/v v01240990_0, 1, 1;
    %end;
S_01200B70 .scope module, "p" "processor" 2 26, 3 6, S_012009D8;
 .timescale 0 0;
P_011F6314 .param/l "AWIDTH" 3 9, +C4<0101>;
P_011F6328 .param/l "AWIDTH_MEM" 3 11, +C4<0100000>;
P_011F633C .param/l "DEPTH" 3 13, +C4<0101>;
P_011F6350 .param/l "DWIDTH" 3 7, +C4<0100000>;
P_011F6364 .param/l "IMM_WIDTH" 3 12, +C4<010000>;
P_011F6378 .param/l "IWIDTH" 3 8, +C4<0100000>;
P_011F638C .param/l "PC_WIDTH" 3 10, +C4<0100000>;
v0123FD88_0 .net "c_d_o_ALUSrc", 0 0, v011F5958_0; 1 drivers
v01240780_0 .net "c_d_o_Branch", 0 0, v011F5380_0; 1 drivers
v012407D8_0 .net "c_d_o_MemRead", 0 0, v011F58A8_0; 1 drivers
v012401A8_0 .net "c_d_o_MemWrite", 0 0, v011F59B0_0; 1 drivers
v01240200_0 .net "c_d_o_MemtoReg", 0 0, v011F5B10_0; 1 drivers
v01240150_0 .net "c_d_o_RegDst", 0 0, v011F5A08_0; 1 drivers
v012402B0_0 .net "c_d_o_RegWrite", 0 0, v011F51C8_0; 1 drivers
v01240360_0 .net "d_c_o_opcode", 5 0, v0123E058_0; 1 drivers
v012403B8_0 .net "p_clk", 0 0, v012409E8_0; 1 drivers
v01240A98_0 .net "p_i_ce", 0 0, v012408E0_0; 1 drivers
v01240CA8_0 .alias "p_o_pc", 31 0, v01240BF8_0;
v01240938_0 .net "p_rst", 0 0, v01240990_0; 1 drivers
v01240888_0 .alias "p_wb_data", 31 0, v01240AF0_0;
S_01200378 .scope module, "d" "datapath" 3 31, 4 8, S_01200B70;
 .timescale 0 0;
P_011B1DB4 .param/l "AWIDTH" 4 11, +C4<0101>;
P_011B1DC8 .param/l "AWIDTH_MEM" 4 14, +C4<0100000>;
P_011B1DDC .param/l "DEPTH" 4 13, +C4<0101>;
P_011B1DF0 .param/l "DWIDTH" 4 9, +C4<0100000>;
P_011B1E04 .param/l "IMM_WIDTH" 4 15, +C4<010000>;
P_011B1E18 .param/l "IWIDTH" 4 10, +C4<0100000>;
P_011B1E2C .param/l "PC_WIDTH" 4 12, +C4<0100000>;
v0123F8A0_0 .alias "d_clk", 0 0, v012403B8_0;
v0123F7F0_0 .alias "d_i_ALUSrc", 0 0, v0123FD88_0;
v0123F530_0 .alias "d_i_Branch", 0 0, v01240780_0;
v0123F588_0 .alias "d_i_MemRead", 0 0, v012407D8_0;
v0123F798_0 .alias "d_i_MemWrite", 0 0, v012401A8_0;
v0123FDE0_0 .alias "d_i_MemtoReg", 0 0, v01240200_0;
v01240570_0 .alias "d_i_RegDst", 0 0, v01240150_0;
v01240830_0 .alias "d_i_RegWrite", 0 0, v012402B0_0;
v01240258_0 .alias "d_i_ce", 0 0, v01240A98_0;
v0123FEE8_0 .alias "d_rst", 0 0, v01240938_0;
v0123FE38_0 .net "ds_es_o_ce", 0 0, v0123DDF0_0; 1 drivers
v012400A0_0 .net "ds_es_o_data_rs", 31 0, L_01242150; 1 drivers
v01240468_0 .net "ds_es_o_data_rt", 31 0, L_01242268; 1 drivers
v01240410_0 .net "ds_es_o_funct", 5 0, v0123DFA8_0; 1 drivers
v0123FE90_0 .net "ds_es_o_imm", 15 0, v0123E000_0; 1 drivers
v01240518_0 .alias "ds_es_o_opcode", 5 0, v01240360_0;
v012405C8_0 .net "es_is_change_pc", 0 0, v0123D5D0_0; 1 drivers
v0123FF98_0 .alias "es_is_o_pc", 31 0, v01240BF8_0;
v01240678_0 .net "es_load_data", 31 0, v011F5BC0_0; 1 drivers
v01240620_0 .net "es_ms_alu_value", 31 0, v0123D838_0; 1 drivers
v012400F8_0 .net "es_ms_o_ce", 0 0, v0123D680_0; 1 drivers
v01240308_0 .net "es_o_funct", 5 0, v0123D7E0_0; 1 drivers
v012406D0_0 .net "es_o_opcode", 5 0, v0123D890_0; 1 drivers
v01240728_0 .net "es_o_zero", 0 0, v0123D470_0; 1 drivers
v012404C0_0 .net "fs_ds_o_ce", 0 0, v0123F8F8_0; 1 drivers
v0123FF40_0 .net "fs_ds_o_instr", 31 0, v0123F4D8_0; 1 drivers
v0123FFF0_0 .net "fs_es_o_pc", 31 0, v0123F638_0; 1 drivers
v01240048_0 .alias "write_back_data", 31 0, v01240AF0_0;
L_01246B68 .functor MUXZ 32, v0123D838_0, v011F5BC0_0, v011F5B10_0, C4<>;
S_012006A8 .scope module, "is" "instruction_fetch" 4 41, 5 5, S_01200378;
 .timescale 0 0;
P_011E893C .param/l "DEPTH" 5 8, +C4<0101>;
P_011E8950 .param/l "IWIDTH" 5 7, +C4<0100000>;
P_011E8964 .param/l "PC_WIDTH" 5 6, +C4<0100000>;
v0123EC98_0 .alias "f_clk", 0 0, v012403B8_0;
v0123EE50_0 .net "f_i_ack", 0 0, v0123F1C0_0; 1 drivers
v0123EF58_0 .alias "f_i_ce", 0 0, v01240A98_0;
v0123F690_0 .alias "f_i_change_pc", 0 0, v012405C8_0;
v0123F5E0_0 .net "f_i_instr", 31 0, v0123EA88_0; 1 drivers
v0123F740_0 .net "f_i_last", 0 0, v0123EB90_0; 1 drivers
v0123F480_0 .alias "f_i_pc", 31 0, v01240BF8_0;
v0123F8F8_0 .var "f_o_ce", 0 0;
v0123F4D8_0 .var "f_o_instr", 31 0;
v0123F638_0 .var "f_o_pc", 31 0;
v0123F6E8_0 .var "f_o_syn", 0 0;
v0123F848_0 .alias "f_rst", 0 0, v01240938_0;
S_011FFEB0 .scope module, "t" "transmit" 5 27, 6 4, S_012006A8;
 .timescale 0 0;
P_012065AC .param/l "DEPTH" 6 6, +C4<0101>;
P_012065C0 .param/l "IWIDTH" 6 5, +C4<0100000>;
v0123F060_0 .var/i "counter", 31 0;
v0123EFB0 .array "mem_instr", 4 0, 31 0;
v0123F168_0 .alias "t_clk", 0 0, v012403B8_0;
v0123EA30_0 .net "t_i_syn", 0 0, v0123F6E8_0; 1 drivers
v0123F1C0_0 .var "t_o_ack", 0 0;
v0123EA88_0 .var "t_o_instr", 31 0;
v0123EB90_0 .var "t_o_last", 0 0;
v0123EC40_0 .alias "t_rst", 0 0, v01240938_0;
S_01200510 .scope module, "ds" "decoder_stage" 4 60, 7 6, S_01200378;
 .timescale 0 0;
P_011FF75C .param/l "AWIDTH" 7 7, +C4<0101>;
P_011FF770 .param/l "DWIDTH" 7 8, +C4<0100000>;
P_011FF784 .param/l "IMM_WIDTH" 7 10, +C4<010000>;
P_011FF798 .param/l "IWIDTH" 7 9, +C4<0100000>;
v0123EBE8_0 .net "d_o_addr_rs", 4 0, v0123DF50_0; 1 drivers
v0123EAE0_0 .net "d_o_addr_rt", 4 0, v0123DD98_0; 1 drivers
v0123F3D0_0 .alias "ds_clk", 0 0, v012403B8_0;
v0123ECF0_0 .net "ds_i_addr_rd", 4 0, v0123DC90_0; 1 drivers
v0123EEA8_0 .alias "ds_i_ce", 0 0, v012404C0_0;
v0123F008_0 .alias "ds_i_data_rd", 31 0, v01240AF0_0;
v0123EF00_0 .alias "ds_i_instr", 31 0, v0123FF40_0;
v0123F428_0 .alias "ds_i_reg_dst", 0 0, v01240150_0;
v0123F2C8_0 .alias "ds_i_reg_wr", 0 0, v012402B0_0;
v0123F0B8_0 .alias "ds_o_ce", 0 0, v0123FE38_0;
v0123ED48_0 .alias "ds_o_data_rs", 31 0, v012400A0_0;
v0123F320_0 .alias "ds_o_data_rt", 31 0, v01240468_0;
v0123EDA0_0 .alias "ds_o_funct", 5 0, v01240410_0;
v0123EDF8_0 .alias "ds_o_imm", 15 0, v0123FE90_0;
v0123F110_0 .alias "ds_o_opcode", 5 0, v01240360_0;
v0123F378_0 .alias "ds_rst", 0 0, v01240938_0;
v0123E980_0 .net "write_register", 4 0, L_01241260; 1 drivers
L_01241260 .functor MUXZ 5, v0123DD98_0, v0123DC90_0, v011F5A08_0, C4<>;
S_01200620 .scope module, "d" "decode" 7 34, 8 4, S_01200510;
 .timescale 0 0;
P_011FF3FC .param/l "AWIDTH" 8 5, +C4<0101>;
P_011FF410 .param/l "DWIDTH" 8 7, +C4<0100000>;
P_011FF424 .param/l "IMM_WIDTH" 8 8, +C4<010000>;
P_011FF438 .param/l "IWIDTH" 8 6, +C4<0100000>;
v0123D0A8_0 .net *"_s100", 5 0, C4<100010>; 1 drivers
v0123CFA0_0 .net *"_s104", 5 0, C4<100011>; 1 drivers
v0123D050_0 .net *"_s108", 5 0, C4<100100>; 1 drivers
v0123D310_0 .net *"_s12", 6 0, L_01241C00; 1 drivers
v0123D100_0 .net *"_s15", 0 0, C4<0>; 1 drivers
v0123D158_0 .net *"_s16", 6 0, C4<0000001>; 1 drivers
v0123CE40_0 .net *"_s20", 6 0, L_01241BA8; 1 drivers
v0123D1B0_0 .net *"_s23", 0 0, C4<0>; 1 drivers
v0123D260_0 .net *"_s24", 6 0, C4<0000010>; 1 drivers
v0123D2B8_0 .net *"_s28", 6 0, L_01241C58; 1 drivers
v0123CCE0_0 .net *"_s31", 0 0, C4<0>; 1 drivers
v0123D368_0 .net *"_s32", 6 0, C4<0000011>; 1 drivers
v0123CC30_0 .net *"_s36", 6 0, L_01241A48; 1 drivers
v0123CA78_0 .net *"_s39", 0 0, C4<0>; 1 drivers
v0123CB28_0 .net *"_s4", 6 0, L_01240A40; 1 drivers
v0123C970_0 .net *"_s40", 6 0, C4<0000100>; 1 drivers
v0123CBD8_0 .net *"_s44", 6 0, L_01241890; 1 drivers
v0123CC88_0 .net *"_s47", 0 0, C4<0>; 1 drivers
v0123E108_0 .net *"_s48", 6 0, C4<0000101>; 1 drivers
v0123E3C8_0 .net *"_s52", 6 0, L_01241AF8; 1 drivers
v0123E318_0 .net *"_s55", 0 0, C4<0>; 1 drivers
v0123DE48_0 .net *"_s56", 6 0, C4<0000110>; 1 drivers
v0123E2C0_0 .net *"_s60", 6 0, L_01241B50; 1 drivers
v0123DEA0_0 .net *"_s63", 0 0, C4<0>; 1 drivers
v0123D978_0 .net *"_s64", 6 0, C4<0000111>; 1 drivers
v0123E370_0 .net *"_s68", 6 0, L_012411B0; 1 drivers
v0123E1B8_0 .net *"_s7", 0 0, C4<0>; 1 drivers
v0123DCE8_0 .net *"_s71", 0 0, C4<0>; 1 drivers
v0123E420_0 .net *"_s72", 6 0, C4<0001000>; 1 drivers
v0123DA80_0 .net *"_s76", 6 0, L_012416D8; 1 drivers
v0123E268_0 .net *"_s79", 0 0, C4<0>; 1 drivers
v0123D9D0_0 .net *"_s8", 6 0, C4<0000000>; 1 drivers
v0123DB30_0 .net *"_s80", 6 0, C4<0001001>; 1 drivers
v0123E160_0 .net *"_s84", 6 0, L_01241368; 1 drivers
v0123E210_0 .net *"_s87", 0 0, C4<0>; 1 drivers
v0123DC38_0 .net *"_s88", 6 0, C4<0001010>; 1 drivers
v0123DBE0_0 .net *"_s92", 5 0, C4<100000>; 1 drivers
v0123DA28_0 .net *"_s96", 5 0, C4<100001>; 1 drivers
v0123E0B0_0 .alias "d_clk", 0 0, v012403B8_0;
v0123DAD8_0 .alias "d_i_ce", 0 0, v012404C0_0;
v0123DD40_0 .net "d_i_funct", 5 0, L_01240D00; 1 drivers
v0123DB88_0 .alias "d_i_instr", 31 0, v0123FF40_0;
v0123DEF8_0 .net "d_i_opcode", 5 0, L_01240B48; 1 drivers
v0123DC90_0 .var "d_o_addr_rd", 4 0;
v0123DF50_0 .var "d_o_addr_rs", 4 0;
v0123DD98_0 .var "d_o_addr_rt", 4 0;
v0123DDF0_0 .var "d_o_ce", 0 0;
v0123DFA8_0 .var "d_o_funct", 5 0;
v0123E000_0 .var "d_o_imm", 15 0;
v0123E058_0 .var "d_o_opcode", 5 0;
v0123E478_0 .alias "d_rst", 0 0, v01240938_0;
v0123E5D8_0 .net "funct_add", 0 0, L_01240EF0; 1 drivers
v0123E580_0 .net "funct_and", 0 0, L_01241578; 1 drivers
v0123E630_0 .net "funct_or", 0 0, L_01241310; 1 drivers
v0123E688_0 .net "funct_sub", 0 0, L_012413C0; 1 drivers
v0123E7E8_0 .net "funct_xor", 0 0, L_01241628; 1 drivers
v0123E6E0_0 .net "op_addi", 0 0, L_01241AA0; 1 drivers
v0123E4D0_0 .net "op_addiu", 0 0, L_01241CB0; 1 drivers
v0123E840_0 .net "op_andi", 0 0, L_01241470; 1 drivers
v0123E898_0 .net "op_branch", 0 0, L_01241D08; 1 drivers
v0123E8F0_0 .net "op_load", 0 0, L_01241940; 1 drivers
v0123E738_0 .net "op_ori", 0 0, L_01241100; 1 drivers
v0123E528_0 .net "op_rtype", 0 0, L_01240BA0; 1 drivers
v0123E790_0 .net "op_slti", 0 0, L_012419F0; 1 drivers
v0123E9D8_0 .net "op_sltiu", 0 0, L_012418E8; 1 drivers
v0123F270_0 .net "op_store", 0 0, L_01241998; 1 drivers
v0123F218_0 .net "op_xori", 0 0, L_01241208; 1 drivers
v0123EB38_0 .var "temp_instr", 31 0;
L_01240B48 .part v0123EB38_0, 26, 6;
L_01240D00 .part v0123EB38_0, 0, 6;
L_01240A40 .concat [ 6 1 0 0], L_01240B48, C4<0>;
L_01240BA0 .cmp/eq 7, L_01240A40, C4<0000000>;
L_01241C00 .concat [ 6 1 0 0], L_01240B48, C4<0>;
L_01241940 .cmp/eq 7, L_01241C00, C4<0000001>;
L_01241BA8 .concat [ 6 1 0 0], L_01240B48, C4<0>;
L_01241998 .cmp/eq 7, L_01241BA8, C4<0000010>;
L_01241C58 .concat [ 6 1 0 0], L_01240B48, C4<0>;
L_01241D08 .cmp/eq 7, L_01241C58, C4<0000011>;
L_01241A48 .concat [ 6 1 0 0], L_01240B48, C4<0>;
L_01241AA0 .cmp/eq 7, L_01241A48, C4<0000100>;
L_01241890 .concat [ 6 1 0 0], L_01240B48, C4<0>;
L_01241CB0 .cmp/eq 7, L_01241890, C4<0000101>;
L_01241AF8 .concat [ 6 1 0 0], L_01240B48, C4<0>;
L_012419F0 .cmp/eq 7, L_01241AF8, C4<0000110>;
L_01241B50 .concat [ 6 1 0 0], L_01240B48, C4<0>;
L_012418E8 .cmp/eq 7, L_01241B50, C4<0000111>;
L_012411B0 .concat [ 6 1 0 0], L_01240B48, C4<0>;
L_01241470 .cmp/eq 7, L_012411B0, C4<0001000>;
L_012416D8 .concat [ 6 1 0 0], L_01240B48, C4<0>;
L_01241100 .cmp/eq 7, L_012416D8, C4<0001001>;
L_01241368 .concat [ 6 1 0 0], L_01240B48, C4<0>;
L_01241208 .cmp/eq 7, L_01241368, C4<0001010>;
L_01240EF0 .cmp/eq 6, L_01240D00, C4<100000>;
L_012413C0 .cmp/eq 6, L_01240D00, C4<100001>;
L_01241578 .cmp/eq 6, L_01240D00, C4<100010>;
L_01241310 .cmp/eq 6, L_01240D00, C4<100011>;
L_01241628 .cmp/eq 6, L_01240D00, C4<100100>;
S_011FFE28 .scope module, "r" "register" 7 54, 9 3, S_01200510;
 .timescale 0 0;
P_012066FC .param/l "AWIDTH" 9 5, +C4<0101>;
P_01206710 .param/l "DWIDTH" 9 4, +C4<0100000>;
L_01242150 .functor BUFZ 32, L_012415D0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_01242268 .functor BUFZ 32, L_01241158, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0123CFF8_0 .net *"_s0", 31 0, L_012415D0; 1 drivers
v0123CEF0_0 .net *"_s4", 31 0, L_01241158; 1 drivers
v0123D3C0 .array "data_reg", 31 0, 31 0;
v0123CD90_0 .var/i "i", 31 0;
v0123C9C8_0 .alias "r_addr_in", 4 0, v0123E980_0;
v0123D418_0 .alias "r_addr_out1", 4 0, v0123EBE8_0;
v0123D208_0 .alias "r_addr_out2", 4 0, v0123EAE0_0;
v0123CD38_0 .alias "r_clk", 0 0, v012403B8_0;
v0123CDE8_0 .alias "r_data_in", 31 0, v01240AF0_0;
v0123CAD0_0 .alias "r_data_out1", 31 0, v012400A0_0;
v0123CF48_0 .alias "r_data_out2", 31 0, v01240468_0;
v0123CE98_0 .alias "r_rst", 0 0, v01240938_0;
v0123CA20_0 .alias "r_wr_en", 0 0, v012402B0_0;
L_012415D0 .array/port v0123D3C0, v0123DF50_0;
L_01241158 .array/port v0123D3C0, v0123DD98_0;
S_01200A60 .scope module, "es" "execute" 4 84, 10 6, S_01200378;
 .timescale 0 0;
P_011E8A14 .param/l "DWIDTH" 10 7, +C4<0100000>;
P_011E8A28 .param/l "IMM_WIDTH" 10 8, +C4<010000>;
P_011E8A3C .param/l "PC_WIDTH" 10 9, +C4<0100000>;
v0123C7D8_0 .net *"_s0", 31 0, C4<00000000000000000000000000000000>; 1 drivers
v0123C830_0 .net *"_s2", 0 0, L_01246328; 1 drivers
v0123C570_0 .net *"_s4", 0 0, C4<1>; 1 drivers
v0123C4C0_0 .net *"_s6", 0 0, C4<0>; 1 drivers
v0123C8E0_0 .var "alu_control", 4 0;
v0123C518_0 .net "alu_pc", 31 0, v0123BF98_0; 1 drivers
v0123C5C8_0 .net "alu_value", 31 0, v0123BD30_0; 1 drivers
v0123C620_0 .net "done", 0 0, v0123C258_0; 1 drivers
v0123C728_0 .alias "es_clk", 0 0, v012403B8_0;
v0123C780_0 .alias "es_i_alu_funct", 5 0, v01240410_0;
v0123C888_0 .alias "es_i_alu_op", 5 0, v01240360_0;
v0123C468_0 .alias "es_i_alu_src", 0 0, v0123FD88_0;
v0123D628_0 .alias "es_i_branch", 0 0, v01240780_0;
v0123D8E8_0 .alias "es_i_ce", 0 0, v0123FE38_0;
v0123D6D8_0 .alias "es_i_data_rs", 31 0, v012400A0_0;
v0123D520_0 .alias "es_i_data_rt", 31 0, v01240468_0;
v0123D730_0 .alias "es_i_imm", 15 0, v0123FE90_0;
v0123D788_0 .alias "es_i_pc", 31 0, v0123FFF0_0;
v0123D578_0 .var "es_o_alu_pc", 31 0;
v0123D838_0 .var "es_o_alu_value", 31 0;
v0123D680_0 .var "es_o_ce", 0 0;
v0123D5D0_0 .var "es_o_change_pc", 0 0;
v0123D7E0_0 .var "es_o_funct", 5 0;
v0123D890_0 .var "es_o_opcode", 5 0;
v0123D470_0 .var "es_o_zero", 0 0;
v0123D4C8_0 .alias "es_rst", 0 0, v01240938_0;
v0123CB80_0 .net "temp_zero", 0 0, L_012467A0; 1 drivers
E_011F8C60 .event edge, v011F5A60_0, v0123C780_0;
L_01246328 .cmp/eq 32, v0123BD30_0, C4<00000000000000000000000000000000>;
L_012467A0 .functor MUXZ 1, C4<0>, C4<1>, L_01246328, C4<>;
S_011FFD18 .scope module, "a" "alu" 10 99, 11 4, S_01200A60;
 .timescale 0 0;
P_011E8E94 .param/l "DWIDTH" 11 5, +C4<0100000>;
P_011E8EA8 .param/l "IMM_WIDTH" 11 7, +C4<010000>;
P_011E8EBC .param/l "PC_WIDTH" 11 6, +C4<0100000>;
v011F5E28_0 .net *"_s1", 0 0, L_01241418; 1 drivers
v011F5ED8_0 .net *"_s12", 4 0, C4<00001>; 1 drivers
v011F5F88_0 .net *"_s16", 4 0, C4<00010>; 1 drivers
v011F5F30_0 .net *"_s2", 15 0, L_01240FF8; 1 drivers
v011F6140_0 .net *"_s20", 4 0, C4<00011>; 1 drivers
v011F6090_0 .net *"_s24", 4 0, C4<00100>; 1 drivers
v011F5FE0_0 .net *"_s28", 4 0, C4<00101>; 1 drivers
v011F6038_0 .net *"_s32", 4 0, C4<00110>; 1 drivers
v011F60E8_0 .net *"_s36", 4 0, C4<00111>; 1 drivers
v011F5D78_0 .net *"_s40", 4 0, C4<01000>; 1 drivers
v011F5E80_0 .net *"_s44", 4 0, C4<01001>; 1 drivers
v011F5CC8_0 .net *"_s48", 4 0, C4<01010>; 1 drivers
v011F5D20_0 .net *"_s52", 4 0, C4<01011>; 1 drivers
v0123C1A8_0 .net *"_s56", 4 0, C4<01100>; 1 drivers
v0123C360_0 .net *"_s60", 4 0, C4<01101>; 1 drivers
v0123BC80_0 .net *"_s64", 4 0, C4<01110>; 1 drivers
v0123C048_0 .net *"_s68", 4 0, C4<01111>; 1 drivers
v0123C0F8_0 .net *"_s72", 4 0, C4<10000>; 1 drivers
v0123C0A0_0 .net *"_s8", 4 0, C4<00000>; 1 drivers
v0123BB20_0 .alias "a_i_alu_src", 0 0, v0123FD88_0;
v0123B9C0_0 .alias "a_i_data_rs", 31 0, v012400A0_0;
v0123C150_0 .alias "a_i_data_rt", 31 0, v01240468_0;
v0123BD88_0 .net "a_i_funct", 4 0, v0123C8E0_0; 1 drivers
v0123BF40_0 .alias "a_i_imm", 15 0, v0123FE90_0;
v0123BC28_0 .alias "a_i_pc", 31 0, v0123FFF0_0;
v0123BCD8_0 .net "a_imm", 31 0, L_012417E0; 1 drivers
v0123C200_0 .net "a_o_data_2", 31 0, L_012412B8; 1 drivers
v0123BF98_0 .var "alu_pc", 31 0;
v0123BD30_0 .var "alu_value", 31 0;
v0123C258_0 .var "done", 0 0;
v0123BB78_0 .net "funct_add", 0 0, L_01241050; 1 drivers
v0123BA18_0 .net "funct_addu", 0 0, L_01246170; 1 drivers
v0123B968_0 .net "funct_and", 0 0, L_01241680; 1 drivers
v0123C2B0_0 .net "funct_beq", 0 0, L_012464E0; 1 drivers
v0123C308_0 .net "funct_bne", 0 0, L_01246430; 1 drivers
v0123BDE0_0 .net "funct_eq", 0 0, L_01240D90; 1 drivers
v0123BE38_0 .net "funct_ge", 0 0, L_01240F48; 1 drivers
v0123C3B8_0 .net "funct_geu", 0 0, L_01240FA0; 1 drivers
v0123C410_0 .net "funct_neq", 0 0, L_01240E40; 1 drivers
v0123BBD0_0 .net "funct_or", 0 0, L_012410A8; 1 drivers
v0123BA70_0 .net "funct_sll", 0 0, L_01241520; 1 drivers
v0123BAC8_0 .net "funct_slt", 0 0, L_01240E98; 1 drivers
v0123BE90_0 .net "funct_sltu", 0 0, L_012414C8; 1 drivers
v0123BEE8_0 .net "funct_sra", 0 0, L_01241788; 1 drivers
v0123BFF0_0 .net "funct_srl", 0 0, L_01241730; 1 drivers
v0123C678_0 .net "funct_sub", 0 0, L_01241838; 1 drivers
v0123C6D0_0 .net "funct_xor", 0 0, L_01240DE8; 1 drivers
E_011F8D00/0 .event edge, v0123BB78_0, v0123B9C0_0, v0123C200_0, v0123BA18_0;
E_011F8D00/1 .event edge, v0123C678_0, v0123B968_0, v0123BBD0_0, v0123C6D0_0;
E_011F8D00/2 .event edge, v0123BAC8_0, v0123BE90_0, v0123BA70_0, v0123BFF0_0;
E_011F8D00/3 .event edge, v0123BEE8_0, v0123BDE0_0, v0123C410_0, v0123BE38_0;
E_011F8D00/4 .event edge, v0123C3B8_0, v0123C2B0_0, v011F5B68_0, v0123BC28_0;
E_011F8D00/5 .event edge, v0123BCD8_0, v0123C308_0;
E_011F8D00 .event/or E_011F8D00/0, E_011F8D00/1, E_011F8D00/2, E_011F8D00/3, E_011F8D00/4, E_011F8D00/5;
L_01241418 .part v0123E000_0, 15, 1;
LS_01240FF8_0_0 .concat [ 1 1 1 1], L_01241418, L_01241418, L_01241418, L_01241418;
LS_01240FF8_0_4 .concat [ 1 1 1 1], L_01241418, L_01241418, L_01241418, L_01241418;
LS_01240FF8_0_8 .concat [ 1 1 1 1], L_01241418, L_01241418, L_01241418, L_01241418;
LS_01240FF8_0_12 .concat [ 1 1 1 1], L_01241418, L_01241418, L_01241418, L_01241418;
L_01240FF8 .concat [ 4 4 4 4], LS_01240FF8_0_0, LS_01240FF8_0_4, LS_01240FF8_0_8, LS_01240FF8_0_12;
L_012417E0 .concat [ 16 16 0 0], v0123E000_0, L_01240FF8;
L_012412B8 .functor MUXZ 32, L_01242268, L_012417E0, v011F5958_0, C4<>;
L_01241050 .cmp/eq 5, v0123C8E0_0, C4<00000>;
L_01241838 .cmp/eq 5, v0123C8E0_0, C4<00001>;
L_01241680 .cmp/eq 5, v0123C8E0_0, C4<00010>;
L_012410A8 .cmp/eq 5, v0123C8E0_0, C4<00011>;
L_01240DE8 .cmp/eq 5, v0123C8E0_0, C4<00100>;
L_01240E98 .cmp/eq 5, v0123C8E0_0, C4<00101>;
L_012414C8 .cmp/eq 5, v0123C8E0_0, C4<00110>;
L_01241520 .cmp/eq 5, v0123C8E0_0, C4<00111>;
L_01241730 .cmp/eq 5, v0123C8E0_0, C4<01000>;
L_01241788 .cmp/eq 5, v0123C8E0_0, C4<01001>;
L_01240D90 .cmp/eq 5, v0123C8E0_0, C4<01010>;
L_01240E40 .cmp/eq 5, v0123C8E0_0, C4<01011>;
L_01240F48 .cmp/eq 5, v0123C8E0_0, C4<01100>;
L_01240FA0 .cmp/eq 5, v0123C8E0_0, C4<01101>;
L_01246170 .cmp/eq 5, v0123C8E0_0, C4<01110>;
L_012464E0 .cmp/eq 5, v0123C8E0_0, C4<01111>;
L_01246430 .cmp/eq 5, v0123C8E0_0, C4<10000>;
S_01200730 .scope module, "m" "memory" 4 109, 12 4, S_01200378;
 .timescale 0 0;
P_012069D4 .param/l "AWIDTH_MEM" 12 6, +C4<0100000>;
P_012069E8 .param/l "DWIDTH" 12 5, +C4<0100000>;
v011F5C18_0 .alias "alu_value_addr", 31 0, v01240620_0;
v011F5278 .array "data_mem", 31 0, 31 0;
v011F5430_0 .var/i "i", 31 0;
v011F53D8_0 .alias "m_clk", 0 0, v012403B8_0;
v011F5AB8_0 .alias "m_i_ce", 0 0, v012400F8_0;
v011F5B68_0 .alias "m_i_store_data", 31 0, v01240468_0;
v011F5BC0_0 .var "m_o_load_data", 31 0;
v011F52D0_0 .alias "m_rd_en", 0 0, v012407D8_0;
v011F5328_0 .alias "m_rst", 0 0, v01240938_0;
v011F5DD0_0 .alias "m_wr_en", 0 0, v012401A8_0;
E_011F8EC0/0 .event negedge, v011F5328_0;
E_011F8EC0/1 .event posedge, v011F53D8_0;
E_011F8EC0 .event/or E_011F8EC0/0, E_011F8EC0/1;
S_012000D0 .scope module, "c" "controller" 3 53, 13 5, S_01200B70;
 .timescale 0 0;
v011F5958_0 .var "ALUSrc", 0 0;
v011F5380_0 .var "Branch", 0 0;
v011F58A8_0 .var "MemRead", 0 0;
v011F59B0_0 .var "MemWrite", 0 0;
v011F5B10_0 .var "MemtoReg", 0 0;
v011F5A08_0 .var "RegDst", 0 0;
v011F51C8_0 .var "RegWrite", 0 0;
v011F5A60_0 .alias "d_c_opcode", 5 0, v01240360_0;
E_011F8E00 .event edge, v011F5A60_0;
    .scope S_011FFEB0;
T_1 ;
    %wait E_011F8EC0;
    %load/v 8, v0123EC40_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_1.0, 8;
    %vpi_call 6 20 "$readmemh", "./source/instr.txt", v0123EFB0, 1'sb0, 4'sb0100;
    %ix/load 0, 32, 0;
    %assign/v0 v0123F060_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0123EB90_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v0123EA88_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0123F1C0_0, 0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/v 8, v0123EA30_0, 1;
    %jmp/0xz  T_1.2, 8;
    %ix/getv/s 3, v0123F060_0;
    %load/av 8, v0123EFB0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0123EA88_0, 0, 8;
    %load/v 8, v0123F060_0, 32;
    %cmpi/u 8, 4, 32;
    %mov 8, 4, 1;
    %jmp/0  T_1.4, 8;
    %mov 9, 1, 1;
    %jmp/1  T_1.6, 8;
T_1.4 ; End of true expr.
    %jmp/0  T_1.5, 8;
 ; End of false expr.
    %blend  9, 0, 1; Condition unknown.
    %jmp  T_1.6;
T_1.5 ;
    %mov 9, 0, 1; Return false value
T_1.6 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0123EB90_0, 0, 9;
    %load/v 8, v0123F060_0, 32;
   %cmpi/s 8, 4, 32;
    %mov 8, 5, 1;
    %jmp/0  T_1.7, 8;
    %load/v 9, v0123F060_0, 32;
    %mov 41, 40, 1;
    %addi 9, 1, 33;
    %jmp/1  T_1.9, 8;
T_1.7 ; End of true expr.
    %jmp/0  T_1.8, 8;
 ; End of false expr.
    %blend  9, 0, 33; Condition unknown.
    %jmp  T_1.9;
T_1.8 ;
    %mov 9, 0, 33; Return false value
T_1.9 ;
    %ix/load 0, 32, 0;
    %assign/v0 v0123F060_0, 0, 9;
    %ix/load 0, 1, 0;
    %assign/v0 v0123F1C0_0, 0, 1;
    %load/v 8, v0123EB90_0, 1;
    %jmp/0xz  T_1.10, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0123F1C0_0, 0, 0;
T_1.10 ;
    %jmp T_1.3;
T_1.2 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0123F1C0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0123EB90_0, 0, 0;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_012006A8;
T_2 ;
    %wait E_011F8EC0;
    %load/v 8, v0123F848_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_2.0, 8;
    %ix/load 0, 32, 0;
    %assign/v0 v0123F4D8_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v0123F638_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0123F6E8_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0123F8F8_0, 0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/v 8, v0123EF58_0, 1;
    %jmp/0xz  T_2.2, 8;
    %load/v 8, v0123EE50_0, 1;
    %jmp/0xz  T_2.4, 8;
    %load/v 8, v0123F5E0_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0123F4D8_0, 0, 8;
    %load/v 8, v0123F690_0, 1;
    %jmp/0xz  T_2.6, 8;
    %load/v 8, v0123F480_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0123F638_0, 0, 8;
    %jmp T_2.7;
T_2.6 ;
    %load/v 8, v0123F638_0, 32;
    %mov 40, 0, 1;
    %addi 8, 4, 33;
    %ix/load 0, 32, 0;
    %assign/v0 v0123F638_0, 0, 8;
T_2.7 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0123F8F8_0, 0, 1;
T_2.4 ;
    %load/v 8, v0123F740_0, 1;
    %load/v 9, v0123EE50_0, 1;
    %and 8, 9, 1;
    %jmp/0  T_2.8, 8;
    %mov 9, 0, 1;
    %jmp/1  T_2.10, 8;
T_2.8 ; End of true expr.
    %jmp/0  T_2.9, 8;
 ; End of false expr.
    %blend  9, 1, 1; Condition unknown.
    %jmp  T_2.10;
T_2.9 ;
    %mov 9, 1, 1; Return false value
T_2.10 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0123F6E8_0, 0, 9;
    %jmp T_2.3;
T_2.2 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0123F8F8_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0123F6E8_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v0123F4D8_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v0123F638_0, 0, 0;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_01200620;
T_3 ;
    %wait E_011F8EC0;
    %load/v 8, v0123E478_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_3.0, 8;
    %ix/load 0, 5, 0;
    %assign/v0 v0123DF50_0, 0, 0;
    %ix/load 0, 5, 0;
    %assign/v0 v0123DD98_0, 0, 0;
    %ix/load 0, 5, 0;
    %assign/v0 v0123DC90_0, 0, 0;
    %ix/load 0, 6, 0;
    %assign/v0 v0123E058_0, 0, 0;
    %ix/load 0, 6, 0;
    %assign/v0 v0123DFA8_0, 0, 0;
    %ix/load 0, 16, 0;
    %assign/v0 v0123E000_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0123DDF0_0, 0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/v 8, v0123DAD8_0, 1;
    %jmp/0xz  T_3.2, 8;
    %load/v 8, v0123DB88_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0123EB38_0, 0, 8;
    %load/v 8, v0123E528_0, 1;
    %jmp/0xz  T_3.4, 8;
    %ix/load 1, 21, 0;
    %mov 4, 0, 1;
    %jmp/1 T_3.6, 4;
    %load/x1p 8, v0123EB38_0, 5;
    %jmp T_3.7;
T_3.6 ;
    %mov 8, 2, 5;
T_3.7 ;
; Save base=8 wid=5 in lookaside.
    %ix/load 0, 5, 0;
    %assign/v0 v0123DF50_0, 0, 8;
    %ix/load 1, 16, 0;
    %mov 4, 0, 1;
    %jmp/1 T_3.8, 4;
    %load/x1p 8, v0123EB38_0, 5;
    %jmp T_3.9;
T_3.8 ;
    %mov 8, 2, 5;
T_3.9 ;
; Save base=8 wid=5 in lookaside.
    %ix/load 0, 5, 0;
    %assign/v0 v0123DD98_0, 0, 8;
    %ix/load 1, 11, 0;
    %mov 4, 0, 1;
    %jmp/1 T_3.10, 4;
    %load/x1p 8, v0123EB38_0, 5;
    %jmp T_3.11;
T_3.10 ;
    %mov 8, 2, 5;
T_3.11 ;
; Save base=8 wid=5 in lookaside.
    %ix/load 0, 5, 0;
    %assign/v0 v0123DC90_0, 0, 8;
    %ix/load 1, 26, 0;
    %mov 4, 0, 1;
    %jmp/1 T_3.12, 4;
    %load/x1p 8, v0123EB38_0, 6;
    %jmp T_3.13;
T_3.12 ;
    %mov 8, 2, 6;
T_3.13 ;
; Save base=8 wid=6 in lookaside.
    %ix/load 0, 6, 0;
    %assign/v0 v0123E058_0, 0, 8;
    %load/v 8, v0123EB38_0, 6; Only need 6 of 32 bits
; Save base=8 wid=6 in lookaside.
    %ix/load 0, 6, 0;
    %assign/v0 v0123DFA8_0, 0, 8;
    %ix/load 0, 16, 0;
    %assign/v0 v0123E000_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0123DDF0_0, 0, 1;
    %jmp T_3.5;
T_3.4 ;
    %load/v 8, v0123E8F0_0, 1;
    %load/v 9, v0123F270_0, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_3.14, 8;
    %ix/load 1, 21, 0;
    %mov 4, 0, 1;
    %jmp/1 T_3.16, 4;
    %load/x1p 8, v0123EB38_0, 5;
    %jmp T_3.17;
T_3.16 ;
    %mov 8, 2, 5;
T_3.17 ;
; Save base=8 wid=5 in lookaside.
    %ix/load 0, 5, 0;
    %assign/v0 v0123DF50_0, 0, 8;
    %ix/load 1, 16, 0;
    %mov 4, 0, 1;
    %jmp/1 T_3.18, 4;
    %load/x1p 8, v0123EB38_0, 5;
    %jmp T_3.19;
T_3.18 ;
    %mov 8, 2, 5;
T_3.19 ;
; Save base=8 wid=5 in lookaside.
    %ix/load 0, 5, 0;
    %assign/v0 v0123DD98_0, 0, 8;
    %ix/load 0, 5, 0;
    %assign/v0 v0123DC90_0, 0, 0;
    %ix/load 1, 26, 0;
    %mov 4, 0, 1;
    %jmp/1 T_3.20, 4;
    %load/x1p 8, v0123EB38_0, 6;
    %jmp T_3.21;
T_3.20 ;
    %mov 8, 2, 6;
T_3.21 ;
; Save base=8 wid=6 in lookaside.
    %ix/load 0, 6, 0;
    %assign/v0 v0123E058_0, 0, 8;
    %ix/load 0, 6, 0;
    %assign/v0 v0123DFA8_0, 0, 0;
    %load/v 8, v0123EB38_0, 16; Only need 16 of 32 bits
; Save base=8 wid=16 in lookaside.
    %ix/load 0, 16, 0;
    %assign/v0 v0123E000_0, 0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0123DDF0_0, 0, 1;
    %jmp T_3.15;
T_3.14 ;
    %load/v 8, v0123E6E0_0, 1;
    %load/v 9, v0123E4D0_0, 1;
    %or 8, 9, 1;
    %load/v 9, v0123E790_0, 1;
    %or 8, 9, 1;
    %load/v 9, v0123E9D8_0, 1;
    %or 8, 9, 1;
    %load/v 9, v0123E840_0, 1;
    %or 8, 9, 1;
    %load/v 9, v0123E738_0, 1;
    %or 8, 9, 1;
    %load/v 9, v0123F218_0, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_3.22, 8;
    %ix/load 1, 21, 0;
    %mov 4, 0, 1;
    %jmp/1 T_3.24, 4;
    %load/x1p 8, v0123EB38_0, 5;
    %jmp T_3.25;
T_3.24 ;
    %mov 8, 2, 5;
T_3.25 ;
; Save base=8 wid=5 in lookaside.
    %ix/load 0, 5, 0;
    %assign/v0 v0123DF50_0, 0, 8;
    %ix/load 1, 16, 0;
    %mov 4, 0, 1;
    %jmp/1 T_3.26, 4;
    %load/x1p 8, v0123EB38_0, 5;
    %jmp T_3.27;
T_3.26 ;
    %mov 8, 2, 5;
T_3.27 ;
; Save base=8 wid=5 in lookaside.
    %ix/load 0, 5, 0;
    %assign/v0 v0123DD98_0, 0, 8;
    %ix/load 0, 5, 0;
    %assign/v0 v0123DC90_0, 0, 0;
    %ix/load 1, 26, 0;
    %mov 4, 0, 1;
    %jmp/1 T_3.28, 4;
    %load/x1p 8, v0123EB38_0, 6;
    %jmp T_3.29;
T_3.28 ;
    %mov 8, 2, 6;
T_3.29 ;
; Save base=8 wid=6 in lookaside.
    %ix/load 0, 6, 0;
    %assign/v0 v0123E058_0, 0, 8;
    %ix/load 0, 6, 0;
    %assign/v0 v0123DFA8_0, 0, 0;
    %load/v 8, v0123EB38_0, 16; Only need 16 of 32 bits
; Save base=8 wid=16 in lookaside.
    %ix/load 0, 16, 0;
    %assign/v0 v0123E000_0, 0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0123DDF0_0, 0, 1;
    %jmp T_3.23;
T_3.22 ;
    %ix/load 0, 5, 0;
    %assign/v0 v0123DF50_0, 0, 0;
    %ix/load 0, 5, 0;
    %assign/v0 v0123DD98_0, 0, 0;
    %ix/load 0, 5, 0;
    %assign/v0 v0123DC90_0, 0, 0;
    %ix/load 0, 6, 0;
    %assign/v0 v0123E058_0, 0, 0;
    %ix/load 0, 6, 0;
    %assign/v0 v0123DFA8_0, 0, 0;
    %ix/load 0, 16, 0;
    %assign/v0 v0123E000_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0123DDF0_0, 0, 0;
T_3.23 ;
T_3.15 ;
T_3.5 ;
    %jmp T_3.3;
T_3.2 ;
    %ix/load 0, 5, 0;
    %assign/v0 v0123DF50_0, 0, 0;
    %ix/load 0, 5, 0;
    %assign/v0 v0123DD98_0, 0, 0;
    %ix/load 0, 5, 0;
    %assign/v0 v0123DC90_0, 0, 0;
    %ix/load 0, 6, 0;
    %assign/v0 v0123E058_0, 0, 0;
    %ix/load 0, 6, 0;
    %assign/v0 v0123DFA8_0, 0, 0;
    %ix/load 0, 16, 0;
    %assign/v0 v0123E000_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0123DDF0_0, 0, 0;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_011FFE28;
T_4 ;
    %wait E_011F8EC0;
    %load/v 8, v0123CE98_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_4.0, 8;
    %set/v v0123CD90_0, 0, 32;
T_4.2 ;
    %load/v 8, v0123CD90_0, 32;
   %cmpi/u 8, 32, 32;
    %jmp/0xz T_4.3, 5;
    %load/v 8, v0123CD90_0, 32;
    %ix/getv/s 3, v0123CD90_0;
    %jmp/1 t_0, 4;
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0123D3C0, 0, 8;
t_0 ;
    %ix/load 0, 1, 0;
    %load/vp0/s 8, v0123CD90_0, 32;
    %set/v v0123CD90_0, 8, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/v 8, v0123CA20_0, 1;
    %jmp/0xz  T_4.4, 8;
    %load/v 8, v0123CDE8_0, 32;
    %ix/getv 3, v0123C9C8_0;
    %jmp/1 t_1, 4;
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0123D3C0, 0, 8;
t_1 ;
T_4.4 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_011FFD18;
T_5 ;
    %wait E_011F8D00;
    %set/v v0123BD30_0, 0, 32;
    %set/v v0123BF98_0, 0, 32;
    %set/v v0123C258_0, 0, 1;
    %load/v 8, v0123BB78_0, 1;
    %jmp/0xz  T_5.0, 8;
    %load/v 8, v0123B9C0_0, 32;
    %load/v 40, v0123C200_0, 32;
    %add 8, 40, 32;
    %set/v v0123BD30_0, 8, 32;
    %set/v v0123C258_0, 1, 1;
    %jmp T_5.1;
T_5.0 ;
    %load/v 8, v0123BA18_0, 1;
    %jmp/0xz  T_5.2, 8;
    %load/v 8, v0123B9C0_0, 32;
    %load/v 40, v0123C200_0, 32;
    %add 8, 40, 32;
    %set/v v0123BD30_0, 8, 32;
    %set/v v0123C258_0, 1, 1;
    %jmp T_5.3;
T_5.2 ;
    %load/v 8, v0123C678_0, 1;
    %jmp/0xz  T_5.4, 8;
    %load/v 8, v0123B9C0_0, 32;
    %load/v 40, v0123C200_0, 32;
    %sub 8, 40, 32;
    %set/v v0123BD30_0, 8, 32;
    %set/v v0123C258_0, 1, 1;
    %jmp T_5.5;
T_5.4 ;
    %load/v 8, v0123B968_0, 1;
    %jmp/0xz  T_5.6, 8;
    %load/v 8, v0123B9C0_0, 32;
    %load/v 40, v0123C200_0, 32;
    %and 8, 40, 32;
    %set/v v0123BD30_0, 8, 32;
    %set/v v0123C258_0, 1, 1;
    %jmp T_5.7;
T_5.6 ;
    %load/v 8, v0123BBD0_0, 1;
    %jmp/0xz  T_5.8, 8;
    %load/v 8, v0123B9C0_0, 32;
    %load/v 40, v0123C200_0, 32;
    %or 8, 40, 32;
    %set/v v0123BD30_0, 8, 32;
    %set/v v0123C258_0, 1, 1;
    %jmp T_5.9;
T_5.8 ;
    %load/v 8, v0123C6D0_0, 1;
    %jmp/0xz  T_5.10, 8;
    %load/v 8, v0123B9C0_0, 32;
    %load/v 40, v0123C200_0, 32;
    %xor 8, 40, 32;
    %set/v v0123BD30_0, 8, 32;
    %set/v v0123C258_0, 1, 1;
    %jmp T_5.11;
T_5.10 ;
    %load/v 8, v0123BAC8_0, 1;
    %jmp/0xz  T_5.12, 8;
    %load/v 8, v0123B9C0_0, 32;
    %load/v 40, v0123C200_0, 32;
    %cmp/s 8, 40, 32;
    %jmp/0xz  T_5.14, 5;
    %movi 8, 1, 32;
    %set/v v0123BD30_0, 8, 32;
    %jmp T_5.15;
T_5.14 ;
    %set/v v0123BD30_0, 0, 32;
T_5.15 ;
    %set/v v0123C258_0, 1, 1;
    %jmp T_5.13;
T_5.12 ;
    %load/v 8, v0123BE90_0, 1;
    %jmp/0xz  T_5.16, 8;
    %load/v 8, v0123B9C0_0, 32;
    %load/v 40, v0123C200_0, 32;
    %cmp/u 8, 40, 32;
    %jmp/0xz  T_5.18, 5;
    %movi 8, 1, 32;
    %set/v v0123BD30_0, 8, 32;
    %jmp T_5.19;
T_5.18 ;
    %set/v v0123BD30_0, 0, 32;
T_5.19 ;
    %set/v v0123C258_0, 1, 1;
    %jmp T_5.17;
T_5.16 ;
    %load/v 8, v0123BA70_0, 1;
    %jmp/0xz  T_5.20, 8;
    %load/v 8, v0123B9C0_0, 32;
    %load/v 40, v0123C200_0, 5; Only need 5 of 32 bits
; Save base=40 wid=5 in lookaside.
    %ix/get 0, 40, 5;
    %shiftl/i0  8, 32;
    %set/v v0123BD30_0, 8, 32;
    %set/v v0123C258_0, 1, 1;
    %jmp T_5.21;
T_5.20 ;
    %load/v 8, v0123BFF0_0, 1;
    %jmp/0xz  T_5.22, 8;
    %load/v 8, v0123B9C0_0, 32;
    %load/v 40, v0123C200_0, 5; Only need 5 of 32 bits
; Save base=40 wid=5 in lookaside.
    %ix/get 0, 40, 5;
    %shiftr/i0  8, 32;
    %set/v v0123BD30_0, 8, 32;
    %set/v v0123C258_0, 1, 1;
    %jmp T_5.23;
T_5.22 ;
    %load/v 8, v0123BEE8_0, 1;
    %jmp/0xz  T_5.24, 8;
    %load/v 8, v0123B9C0_0, 32;
    %load/v 40, v0123C200_0, 5; Only need 5 of 32 bits
; Save base=40 wid=5 in lookaside.
    %ix/get 0, 40, 5;
    %shiftr/s/i0  8, 32;
    %set/v v0123BD30_0, 8, 32;
    %set/v v0123C258_0, 1, 1;
    %jmp T_5.25;
T_5.24 ;
    %load/v 8, v0123BDE0_0, 1;
    %jmp/0xz  T_5.26, 8;
    %load/v 8, v0123B9C0_0, 32;
    %load/v 40, v0123C200_0, 32;
    %cmp/u 8, 40, 32;
    %mov 8, 4, 1;
    %jmp/0  T_5.28, 8;
    %movi 9, 1, 32;
    %jmp/1  T_5.30, 8;
T_5.28 ; End of true expr.
    %jmp/0  T_5.29, 8;
 ; End of false expr.
    %blend  9, 0, 32; Condition unknown.
    %jmp  T_5.30;
T_5.29 ;
    %mov 9, 0, 32; Return false value
T_5.30 ;
    %set/v v0123BD30_0, 9, 32;
    %set/v v0123C258_0, 1, 1;
    %jmp T_5.27;
T_5.26 ;
    %load/v 8, v0123C410_0, 1;
    %jmp/0xz  T_5.31, 8;
    %load/v 8, v0123B9C0_0, 32;
    %load/v 40, v0123C200_0, 32;
    %cmp/u 8, 40, 32;
    %mov 8, 4, 1;
    %jmp/0  T_5.33, 8;
    %mov 9, 0, 32;
    %jmp/1  T_5.35, 8;
T_5.33 ; End of true expr.
    %movi 41, 1, 32;
    %jmp/0  T_5.34, 8;
 ; End of false expr.
    %blend  9, 41, 32; Condition unknown.
    %jmp  T_5.35;
T_5.34 ;
    %mov 9, 41, 32; Return false value
T_5.35 ;
    %set/v v0123BD30_0, 9, 32;
    %set/v v0123C258_0, 1, 1;
    %jmp T_5.32;
T_5.31 ;
    %load/v 8, v0123BE38_0, 1;
    %jmp/0xz  T_5.36, 8;
    %load/v 8, v0123C200_0, 32;
    %load/v 40, v0123B9C0_0, 32;
    %cmp/s 8, 40, 32;
    %or 5, 4, 1;
    %jmp/0xz  T_5.38, 5;
    %movi 8, 1, 32;
    %set/v v0123BD30_0, 8, 32;
    %jmp T_5.39;
T_5.38 ;
    %set/v v0123BD30_0, 0, 32;
T_5.39 ;
    %set/v v0123C258_0, 1, 1;
    %jmp T_5.37;
T_5.36 ;
    %load/v 8, v0123C3B8_0, 1;
    %jmp/0xz  T_5.40, 8;
    %load/v 8, v0123C200_0, 32;
    %load/v 40, v0123B9C0_0, 32;
    %cmp/u 8, 40, 32;
    %or 5, 4, 1;
    %jmp/0xz  T_5.42, 5;
    %movi 8, 1, 32;
    %set/v v0123BD30_0, 8, 32;
    %jmp T_5.43;
T_5.42 ;
    %set/v v0123BD30_0, 0, 32;
T_5.43 ;
    %set/v v0123C258_0, 1, 1;
    %jmp T_5.41;
T_5.40 ;
    %load/v 8, v0123C2B0_0, 1;
    %jmp/0xz  T_5.44, 8;
    %load/v 8, v0123B9C0_0, 32;
    %load/v 40, v0123C150_0, 32;
    %cmp/u 8, 40, 32;
    %jmp/0xz  T_5.46, 4;
    %load/v 8, v0123BC28_0, 32;
    %load/v 40, v0123BCD8_0, 32;
    %add 8, 40, 32;
    %ix/load 0, 2, 0;
    %mov 4, 0, 1;
    %shiftl/i0  8, 32;
    %set/v v0123BF98_0, 8, 32;
    %load/v 8, v0123B9C0_0, 32;
    %load/v 40, v0123C150_0, 32;
    %sub 8, 40, 32;
    %set/v v0123BD30_0, 8, 32;
    %jmp T_5.47;
T_5.46 ;
    %load/v 8, v0123B9C0_0, 32;
    %load/v 40, v0123C150_0, 32;
    %sub 8, 40, 32;
    %set/v v0123BD30_0, 8, 32;
    %set/v v0123BF98_0, 0, 32;
T_5.47 ;
    %set/v v0123C258_0, 1, 1;
    %jmp T_5.45;
T_5.44 ;
    %load/v 8, v0123C308_0, 1;
    %jmp/0xz  T_5.48, 8;
    %load/v 8, v0123B9C0_0, 32;
    %load/v 40, v0123C150_0, 32;
    %cmp/u 8, 40, 32;
    %inv 4, 1;
    %jmp/0xz  T_5.50, 4;
    %load/v 8, v0123BC28_0, 32;
    %load/v 40, v0123BCD8_0, 32;
    %add 8, 40, 32;
    %ix/load 0, 2, 0;
    %mov 4, 0, 1;
    %shiftl/i0  8, 32;
    %set/v v0123BF98_0, 8, 32;
    %load/v 8, v0123B9C0_0, 32;
    %load/v 40, v0123C150_0, 32;
    %sub 8, 40, 32;
    %set/v v0123BD30_0, 8, 32;
    %jmp T_5.51;
T_5.50 ;
    %load/v 8, v0123B9C0_0, 32;
    %load/v 40, v0123C150_0, 32;
    %sub 8, 40, 32;
    %set/v v0123BD30_0, 8, 32;
    %set/v v0123BF98_0, 0, 32;
T_5.51 ;
    %set/v v0123C258_0, 1, 1;
    %jmp T_5.49;
T_5.48 ;
    %set/v v0123BF98_0, 0, 32;
    %set/v v0123BD30_0, 0, 32;
    %set/v v0123C258_0, 0, 1;
T_5.49 ;
T_5.45 ;
T_5.41 ;
T_5.37 ;
T_5.32 ;
T_5.27 ;
T_5.25 ;
T_5.23 ;
T_5.21 ;
T_5.17 ;
T_5.13 ;
T_5.11 ;
T_5.9 ;
T_5.7 ;
T_5.5 ;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_01200A60;
T_6 ;
    %wait E_011F8C60;
    %set/v v0123C8E0_0, 0, 5;
    %load/v 8, v0123C888_0, 6;
    %mov 14, 0, 1;
    %cmpi/u 8, 0, 7;
    %jmp/0xz  T_6.0, 4;
    %load/v 8, v0123C780_0, 6;
    %cmpi/u 8, 32, 6;
    %jmp/1 T_6.2, 6;
    %cmpi/u 8, 33, 6;
    %jmp/1 T_6.3, 6;
    %cmpi/u 8, 34, 6;
    %jmp/1 T_6.4, 6;
    %cmpi/u 8, 35, 6;
    %jmp/1 T_6.5, 6;
    %cmpi/u 8, 36, 6;
    %jmp/1 T_6.6, 6;
    %cmpi/u 8, 37, 6;
    %jmp/1 T_6.7, 6;
    %cmpi/u 8, 38, 6;
    %jmp/1 T_6.8, 6;
    %cmpi/u 8, 39, 6;
    %jmp/1 T_6.9, 6;
    %cmpi/u 8, 40, 6;
    %jmp/1 T_6.10, 6;
    %cmpi/u 8, 41, 6;
    %jmp/1 T_6.11, 6;
    %cmpi/u 8, 42, 6;
    %jmp/1 T_6.12, 6;
    %cmpi/u 8, 43, 6;
    %jmp/1 T_6.13, 6;
    %cmpi/u 8, 44, 6;
    %jmp/1 T_6.14, 6;
    %cmpi/u 8, 45, 6;
    %jmp/1 T_6.15, 6;
    %cmpi/u 8, 5, 6;
    %jmp/1 T_6.16, 6;
    %set/v v0123C8E0_0, 0, 5;
    %jmp T_6.18;
T_6.2 ;
    %set/v v0123C8E0_0, 0, 5;
    %jmp T_6.18;
T_6.3 ;
    %movi 8, 1, 5;
    %set/v v0123C8E0_0, 8, 5;
    %jmp T_6.18;
T_6.4 ;
    %movi 8, 2, 5;
    %set/v v0123C8E0_0, 8, 5;
    %jmp T_6.18;
T_6.5 ;
    %movi 8, 3, 5;
    %set/v v0123C8E0_0, 8, 5;
    %jmp T_6.18;
T_6.6 ;
    %movi 8, 4, 5;
    %set/v v0123C8E0_0, 8, 5;
    %jmp T_6.18;
T_6.7 ;
    %movi 8, 5, 5;
    %set/v v0123C8E0_0, 8, 5;
    %jmp T_6.18;
T_6.8 ;
    %movi 8, 6, 5;
    %set/v v0123C8E0_0, 8, 5;
    %jmp T_6.18;
T_6.9 ;
    %movi 8, 7, 5;
    %set/v v0123C8E0_0, 8, 5;
    %jmp T_6.18;
T_6.10 ;
    %movi 8, 8, 5;
    %set/v v0123C8E0_0, 8, 5;
    %jmp T_6.18;
T_6.11 ;
    %movi 8, 9, 5;
    %set/v v0123C8E0_0, 8, 5;
    %jmp T_6.18;
T_6.12 ;
    %movi 8, 10, 5;
    %set/v v0123C8E0_0, 8, 5;
    %jmp T_6.18;
T_6.13 ;
    %movi 8, 11, 5;
    %set/v v0123C8E0_0, 8, 5;
    %jmp T_6.18;
T_6.14 ;
    %movi 8, 12, 5;
    %set/v v0123C8E0_0, 8, 5;
    %jmp T_6.18;
T_6.15 ;
    %movi 8, 13, 5;
    %set/v v0123C8E0_0, 8, 5;
    %jmp T_6.18;
T_6.16 ;
    %movi 8, 14, 5;
    %set/v v0123C8E0_0, 8, 5;
    %jmp T_6.18;
T_6.18 ;
    %jmp T_6.1;
T_6.0 ;
    %load/v 8, v0123C888_0, 6;
    %mov 14, 0, 1;
    %cmpi/u 8, 1, 7;
    %mov 8, 4, 1;
    %load/v 9, v0123C888_0, 6;
    %mov 15, 0, 1;
    %cmpi/u 9, 2, 7;
    %or 8, 4, 1;
    %jmp/0xz  T_6.19, 8;
    %set/v v0123C8E0_0, 0, 5;
    %jmp T_6.20;
T_6.19 ;
    %load/v 8, v0123C888_0, 6;
    %mov 14, 0, 1;
    %cmpi/u 8, 4, 7;
    %jmp/0xz  T_6.21, 4;
    %set/v v0123C8E0_0, 0, 5;
    %jmp T_6.22;
T_6.21 ;
    %load/v 8, v0123C888_0, 6;
    %mov 14, 0, 1;
    %cmpi/u 8, 5, 7;
    %jmp/0xz  T_6.23, 4;
    %movi 8, 14, 5;
    %set/v v0123C8E0_0, 8, 5;
    %jmp T_6.24;
T_6.23 ;
    %load/v 8, v0123C888_0, 6;
    %mov 14, 0, 1;
    %cmpi/u 8, 6, 7;
    %jmp/0xz  T_6.25, 4;
    %movi 8, 5, 5;
    %set/v v0123C8E0_0, 8, 5;
    %jmp T_6.26;
T_6.25 ;
    %load/v 8, v0123C888_0, 6;
    %mov 14, 0, 1;
    %cmpi/u 8, 7, 7;
    %jmp/0xz  T_6.27, 4;
    %movi 8, 6, 5;
    %set/v v0123C8E0_0, 8, 5;
    %jmp T_6.28;
T_6.27 ;
    %load/v 8, v0123C888_0, 6;
    %mov 14, 0, 1;
    %cmpi/u 8, 8, 7;
    %jmp/0xz  T_6.29, 4;
    %movi 8, 2, 5;
    %set/v v0123C8E0_0, 8, 5;
    %jmp T_6.30;
T_6.29 ;
    %load/v 8, v0123C888_0, 6;
    %mov 14, 0, 1;
    %cmpi/u 8, 9, 7;
    %jmp/0xz  T_6.31, 4;
    %movi 8, 3, 5;
    %set/v v0123C8E0_0, 8, 5;
    %jmp T_6.32;
T_6.31 ;
    %load/v 8, v0123C888_0, 6;
    %mov 14, 0, 1;
    %cmpi/u 8, 10, 7;
    %jmp/0xz  T_6.33, 4;
    %movi 8, 4, 5;
    %set/v v0123C8E0_0, 8, 5;
    %jmp T_6.34;
T_6.33 ;
    %load/v 8, v0123C888_0, 6;
    %mov 14, 0, 1;
    %cmpi/u 8, 3, 7;
    %jmp/0xz  T_6.35, 4;
    %load/v 8, v0123C780_0, 6;
    %cmpi/u 8, 46, 6;
    %jmp/0xz  T_6.37, 4;
    %movi 8, 15, 5;
    %set/v v0123C8E0_0, 8, 5;
    %jmp T_6.38;
T_6.37 ;
    %load/v 8, v0123C780_0, 6;
    %cmpi/u 8, 47, 6;
    %jmp/0xz  T_6.39, 4;
    %movi 8, 16, 5;
    %set/v v0123C8E0_0, 8, 5;
T_6.39 ;
T_6.38 ;
T_6.35 ;
T_6.34 ;
T_6.32 ;
T_6.30 ;
T_6.28 ;
T_6.26 ;
T_6.24 ;
T_6.22 ;
T_6.20 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_01200A60;
T_7 ;
    %wait E_011F8EC0;
    %load/v 8, v0123D4C8_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_7.0, 8;
    %ix/load 0, 32, 0;
    %assign/v0 v0123D838_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v0123D578_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0123D470_0, 0, 0;
    %ix/load 0, 6, 0;
    %assign/v0 v0123D7E0_0, 0, 0;
    %ix/load 0, 6, 0;
    %assign/v0 v0123D890_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0123D680_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0123D5D0_0, 0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/v 8, v0123D8E8_0, 1;
    %jmp/0xz  T_7.2, 8;
    %load/v 8, v0123C5C8_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0123D838_0, 0, 8;
    %load/v 8, v0123C888_0, 6;
    %ix/load 0, 6, 0;
    %assign/v0 v0123D890_0, 0, 8;
    %load/v 8, v0123C780_0, 6;
    %ix/load 0, 6, 0;
    %assign/v0 v0123D7E0_0, 0, 8;
    %load/v 8, v0123CB80_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0123D470_0, 0, 8;
    %load/v 8, v0123C780_0, 6;
    %cmpi/u 8, 46, 6;
    %jmp/0xz  T_7.4, 4;
    %load/v 8, v0123D628_0, 1;
    %load/v 9, v0123CB80_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_7.6, 8;
    %load/v 8, v0123C518_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0123D578_0, 0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0123D5D0_0, 0, 1;
    %jmp T_7.7;
T_7.6 ;
    %load/v 8, v0123D788_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0123D578_0, 0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0123D5D0_0, 0, 0;
T_7.7 ;
T_7.4 ;
    %load/v 8, v0123C780_0, 6;
    %cmpi/u 8, 47, 6;
    %jmp/0xz  T_7.8, 4;
    %load/v 8, v0123D628_0, 1;
    %load/v 9, v0123CB80_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_7.10, 8;
    %load/v 8, v0123C518_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0123D578_0, 0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0123D5D0_0, 0, 1;
    %jmp T_7.11;
T_7.10 ;
    %load/v 8, v0123D788_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0123D578_0, 0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0123D5D0_0, 0, 0;
T_7.11 ;
T_7.8 ;
    %load/v 8, v0123C620_0, 1;
    %jmp/0xz  T_7.12, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0123D680_0, 0, 1;
T_7.12 ;
    %jmp T_7.3;
T_7.2 ;
    %ix/load 0, 32, 0;
    %assign/v0 v0123D838_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v0123D578_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0123D470_0, 0, 0;
    %ix/load 0, 6, 0;
    %assign/v0 v0123D7E0_0, 0, 0;
    %ix/load 0, 6, 0;
    %assign/v0 v0123D890_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0123D680_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0123D5D0_0, 0, 0;
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_01200730;
T_8 ;
    %wait E_011F8EC0;
    %load/v 8, v011F5328_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_8.0, 8;
    %set/v v011F5430_0, 0, 32;
T_8.2 ;
    %load/v 8, v011F5430_0, 32;
   %cmpi/s 8, 32, 32;
    %jmp/0xz T_8.3, 5;
    %ix/getv/s 3, v011F5430_0;
    %jmp/1 t_2, 4;
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v011F5278, 0, 0;
t_2 ;
    %ix/load 0, 1, 0;
    %load/vp0/s 8, v011F5430_0, 32;
    %set/v v011F5430_0, 8, 32;
    %jmp T_8.2;
T_8.3 ;
    %ix/load 0, 32, 0;
    %assign/v0 v011F5BC0_0, 0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/v 8, v011F5AB8_0, 1;
    %jmp/0xz  T_8.4, 8;
    %load/v 8, v011F5DD0_0, 1;
    %jmp/0xz  T_8.6, 8;
    %load/v 8, v011F5B68_0, 32;
    %ix/getv 3, v011F5C18_0;
    %jmp/1 t_3, 4;
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v011F5278, 0, 8;
t_3 ;
T_8.6 ;
    %load/v 8, v011F52D0_0, 1;
    %jmp/0xz  T_8.8, 8;
    %ix/getv 3, v011F5C18_0;
    %load/av 8, v011F5278, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v011F5BC0_0, 0, 8;
T_8.8 ;
T_8.4 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_012000D0;
T_9 ;
    %wait E_011F8E00;
    %set/v v011F5A08_0, 0, 1;
    %set/v v011F5380_0, 0, 1;
    %set/v v011F58A8_0, 0, 1;
    %set/v v011F5B10_0, 0, 1;
    %set/v v011F59B0_0, 0, 1;
    %set/v v011F5958_0, 0, 1;
    %set/v v011F51C8_0, 0, 1;
    %load/v 8, v011F5A60_0, 6;
    %cmpi/u 8, 0, 6;
    %jmp/1 T_9.0, 6;
    %cmpi/u 8, 4, 6;
    %jmp/1 T_9.1, 6;
    %cmpi/u 8, 5, 6;
    %jmp/1 T_9.2, 6;
    %cmpi/u 8, 6, 6;
    %jmp/1 T_9.3, 6;
    %cmpi/u 8, 7, 6;
    %jmp/1 T_9.4, 6;
    %cmpi/u 8, 8, 6;
    %jmp/1 T_9.5, 6;
    %cmpi/u 8, 9, 6;
    %jmp/1 T_9.6, 6;
    %cmpi/u 8, 10, 6;
    %jmp/1 T_9.7, 6;
    %cmpi/u 8, 1, 6;
    %jmp/1 T_9.8, 6;
    %cmpi/u 8, 2, 6;
    %jmp/1 T_9.9, 6;
    %set/v v011F5A08_0, 0, 1;
    %set/v v011F5380_0, 0, 1;
    %set/v v011F58A8_0, 0, 1;
    %set/v v011F5B10_0, 0, 1;
    %set/v v011F59B0_0, 0, 1;
    %set/v v011F5958_0, 0, 1;
    %set/v v011F51C8_0, 0, 1;
    %jmp T_9.11;
T_9.0 ;
    %set/v v011F5A08_0, 1, 1;
    %set/v v011F5958_0, 0, 1;
    %set/v v011F51C8_0, 1, 1;
    %jmp T_9.11;
T_9.1 ;
    %set/v v011F5A08_0, 0, 1;
    %set/v v011F5958_0, 1, 1;
    %set/v v011F51C8_0, 1, 1;
    %jmp T_9.11;
T_9.2 ;
    %set/v v011F5A08_0, 0, 1;
    %set/v v011F5958_0, 1, 1;
    %set/v v011F51C8_0, 1, 1;
    %jmp T_9.11;
T_9.3 ;
    %set/v v011F5A08_0, 0, 1;
    %set/v v011F5958_0, 1, 1;
    %set/v v011F51C8_0, 1, 1;
    %jmp T_9.11;
T_9.4 ;
    %set/v v011F5A08_0, 0, 1;
    %set/v v011F5958_0, 1, 1;
    %set/v v011F51C8_0, 1, 1;
    %jmp T_9.11;
T_9.5 ;
    %set/v v011F5A08_0, 0, 1;
    %set/v v011F5958_0, 1, 1;
    %set/v v011F51C8_0, 1, 1;
    %jmp T_9.11;
T_9.6 ;
    %set/v v011F5A08_0, 0, 1;
    %set/v v011F5958_0, 1, 1;
    %set/v v011F51C8_0, 1, 1;
    %jmp T_9.11;
T_9.7 ;
    %set/v v011F5A08_0, 0, 1;
    %set/v v011F5958_0, 1, 1;
    %set/v v011F51C8_0, 1, 1;
    %jmp T_9.11;
T_9.8 ;
    %set/v v011F5A08_0, 0, 1;
    %set/v v011F5958_0, 1, 1;
    %set/v v011F58A8_0, 1, 1;
    %set/v v011F5B10_0, 1, 1;
    %set/v v011F51C8_0, 1, 1;
    %jmp T_9.11;
T_9.9 ;
    %set/v v011F5958_0, 1, 1;
    %set/v v011F59B0_0, 1, 1;
    %jmp T_9.11;
T_9.11 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_012009D8;
T_10 ;
    %set/v v012409E8_0, 0, 1;
    %end;
    .thread T_10;
    .scope S_012009D8;
T_11 ;
    %delay 5, 0;
    %load/v 8, v012409E8_0, 1;
    %inv 8, 1;
    %set/v v012409E8_0, 8, 1;
    %jmp T_11;
    .thread T_11;
    .scope S_012009D8;
T_12 ;
    %vpi_call 2 40 "$dumpfile", "./waveform/processor.vcd";
    %vpi_call 2 41 "$dumpvars", 1'sb0, S_012009D8;
    %end;
    .thread T_12;
    .scope S_012009D8;
T_13 ;
    %movi 8, 2, 32;
    %set/v v01240C50_0, 8, 32;
    %fork TD_tb.reset, S_011FFF38;
    %join;
    %wait E_011F9320;
    %set/v v012408E0_0, 1, 1;
    %movi 8, 13, 5;
T_13.0 %cmp/s 0, 8, 5;
    %jmp/0xz T_13.1, 5;
    %add 8, 1, 5;
    %wait E_011F9320;
    %jmp T_13.0;
T_13.1 ;
    %vpi_call 2 57 "$finish";
    %end;
    .thread T_13;
    .scope S_012009D8;
T_14 ;
    %vpi_call 2 61 "$monitor", $time, " ", "p_o_pc = %d, p_wb_data = %d", v01240BF8_0, v01240AF0_0;
    %end;
    .thread T_14;
# The file index is used to find the file name in the following table.
:file_names 14;
    "N/A";
    "<interactive>";
    ".\test\tb_processor.v";
    "././source/processor.v";
    "././source/datapath.v";
    "././source/instruction_fetch.v";
    "././source/transmit.v";
    "././source/decoder_stage.v";
    "././source/decoder.v";
    "././source/register.v";
    "././source/execute_stage.v";
    "././source/alu.v";
    "././source/memory.v";
    "././source/controller.v";
