Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Reading design: LED_BLINKING.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "LED_BLINKING.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "LED_BLINKING"
Output Format                      : NGC
Target Device                      : xc6slx9-3-tqg144

---- Source Options
Top Module Name                    : LED_BLINKING
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "C:\Users\Hau Tran\Desktop\vhdl\LED_BLINKING_2\LED_BLINKING.vhd" into library work
Parsing entity <LED_BLINKING>.
Parsing architecture <Behavioral> of entity <led_blinking>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <LED_BLINKING> (architecture <Behavioral>) with generics from library <work>.
WARNING:HDLCompiler:92 - "C:\Users\Hau Tran\Desktop\vhdl\LED_BLINKING_2\LED_BLINKING.vhd" Line 83: count_reg should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\Hau Tran\Desktop\vhdl\LED_BLINKING_2\LED_BLINKING.vhd" Line 84: led_reg should be on the sensitivity list of the process

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <LED_BLINKING>.
    Related source file is "C:\Users\Hau Tran\Desktop\vhdl\LED_BLINKING_2\LED_BLINKING.vhd".
        NUM_LED = 8
        CLK_RATE = 50000000
        BLINK_RATE = 2
    Found 25-bit register for signal <count_reg>.
    Found 25-bit adder for signal <count_reg[24]_GND_5_o_add_2_OUT> created at line 1241.
WARNING:Xst:737 - Found 1-bit latch for signal <led_reg<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <led_reg<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <led_reg<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <led_reg<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <led_reg<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <led_reg<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <led_reg<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <led_reg<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  25 D-type flip-flop(s).
	inferred   8 Latch(s).
Unit <LED_BLINKING> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 25-bit adder                                          : 1
# Registers                                            : 1
 25-bit register                                       : 1
# Latches                                              : 8
 1-bit latch                                           : 8

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <LED_BLINKING>.
The following registers are absorbed into counter <count_reg>: 1 register on signal <count_reg>.
Unit <LED_BLINKING> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Counters                                             : 1
 25-bit up counter                                     : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <LED_BLINKING> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block LED_BLINKING, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 25
 Flip-Flops                                            : 25

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : LED_BLINKING.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 116
#      GND                         : 1
#      INV                         : 9
#      LUT1                        : 24
#      LUT2                        : 25
#      LUT5                        : 1
#      LUT6                        : 6
#      MUXCY                       : 24
#      VCC                         : 1
#      XORCY                       : 25
# FlipFlops/Latches                : 33
#      FD                          : 25
#      LD                          : 8
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 9
#      IBUF                        : 1
#      OBUF                        : 8

Device utilization summary:
---------------------------

Selected Device : 6slx9tqg144-3 


Slice Logic Utilization: 
 Number of Slice Registers:              33  out of  11440     0%  
 Number of Slice LUTs:                   65  out of   5720     1%  
    Number used as Logic:                65  out of   5720     1%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     65
   Number with an unused Flip Flop:      32  out of     65    49%  
   Number with an unused LUT:             0  out of     65     0%  
   Number of fully used LUT-FF pairs:    33  out of     65    50%  
   Number of unique control sets:         2

IO Utilization: 
 Number of IOs:                          10
 Number of bonded IOBs:                  10  out of    102     9%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------------------------------------------+------------------------+-------+
Clock Signal                                                           | Clock buffer(FF name)  | Load  |
-----------------------------------------------------------------------+------------------------+-------+
count_reg[24]_PWR_5_o_equal_6_o(count_reg[24]_PWR_5_o_equal_6_o<24>5:O)| NONE(*)(led_reg_5)     | 8     |
clk                                                                    | BUFGP                  | 25    |
-----------------------------------------------------------------------+------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 3.973ns (Maximum Frequency: 251.702MHz)
   Minimum input arrival time before clock: 3.647ns
   Maximum output required time after clock: 3.685ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'count_reg[24]_PWR_5_o_equal_6_o'
  Clock period: 1.936ns (frequency: 516.502MHz)
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Delay:               1.936ns (Levels of Logic = 1)
  Source:            led_reg_5 (LATCH)
  Destination:       led_reg_5 (LATCH)
  Source Clock:      count_reg[24]_PWR_5_o_equal_6_o falling
  Destination Clock: count_reg[24]_PWR_5_o_equal_6_o falling

  Data Path: led_reg_5 to led_reg_5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               2   0.498   0.616  led_reg_5 (led_reg_5)
     INV:I->O              1   0.206   0.579  led_reg[7]_inv_6_OUT<5>1_INV_0 (led_reg[7]_inv_6_OUT<5>)
     LD:D                      0.037          led_reg_5
    ----------------------------------------
    Total                      1.936ns (0.741ns logic, 1.195ns route)
                                       (38.3% logic, 61.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 3.973ns (frequency: 251.702MHz)
  Total number of paths / destination ports: 950 / 25
-------------------------------------------------------------------------
Delay:               3.973ns (Levels of Logic = 3)
  Source:            count_reg_19 (FF)
  Destination:       count_reg_0 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: count_reg_19 to count_reg_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.447   0.981  count_reg_19 (count_reg_19)
     LUT6:I0->O            3   0.203   0.898  count_reg[24]_PWR_5_o_equal_6_o<24>1 (count_reg[24]_PWR_5_o_equal_6_o<24>)
     LUT6:I2->O           13   0.203   0.933  reset_count_reg[24]_OR_25_o1 (reset_count_reg[24]_OR_25_o)
     LUT2:I1->O            1   0.205   0.000  count_reg_0_rstpot (count_reg_0_rstpot)
     FD:D                      0.102          count_reg_0
    ----------------------------------------
    Total                      3.973ns (1.160ns logic, 2.813ns route)
                                       (29.2% logic, 70.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 25 / 25
-------------------------------------------------------------------------
Offset:              3.647ns (Levels of Logic = 3)
  Source:            reset (PAD)
  Destination:       count_reg_0 (FF)
  Destination Clock: clk rising

  Data Path: reset to count_reg_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   1.222   0.981  reset_IBUF (reset_IBUF)
     LUT6:I0->O           13   0.203   0.933  reset_count_reg[24]_OR_25_o1 (reset_count_reg[24]_OR_25_o)
     LUT2:I1->O            1   0.205   0.000  count_reg_0_rstpot (count_reg_0_rstpot)
     FD:D                      0.102          count_reg_0
    ----------------------------------------
    Total                      3.647ns (1.732ns logic, 1.915ns route)
                                       (47.5% logic, 52.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'count_reg[24]_PWR_5_o_equal_6_o'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              3.685ns (Levels of Logic = 1)
  Source:            led_reg_7 (LATCH)
  Destination:       led_out<7> (PAD)
  Source Clock:      count_reg[24]_PWR_5_o_equal_6_o falling

  Data Path: led_reg_7 to led_out<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               2   0.498   0.616  led_reg_7 (led_reg_7)
     OBUF:I->O                 2.571          led_out_7_OBUF (led_out<7>)
    ----------------------------------------
    Total                      3.685ns (3.069ns logic, 0.616ns route)
                                       (83.3% logic, 16.7% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    3.973|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock count_reg[24]_PWR_5_o_equal_6_o
-------------------------------+---------+---------+---------+---------+
                               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------+---------+---------+---------+---------+
count_reg[24]_PWR_5_o_equal_6_o|         |         |    1.936|         |
-------------------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 3.00 secs
Total CPU time to Xst completion: 3.23 secs
 
--> 

Total memory usage is 4487448 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   10 (   0 filtered)
Number of infos    :    1 (   0 filtered)

