INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Core_Electronics/Projects/APB_Interface/APB_Interface.srcs/sources_1/new/APB_Bridge.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module APB_Bridge
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Core_Electronics/Projects/APB_Interface/APB_Interface.srcs/sources_1/new/APB_Slave.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module APB_Slave
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Core_Electronics/Projects/APB_Interface/APB_Interface.srcs/sources_1/new/APB_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module APB_Top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/Core_Electronics/Projects/APB_Interface/APB_Interface.srcs/sim_1/new/APB_Testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module APB_Testbench
