{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1349867807841 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 32-bit " "Running Quartus II 32-bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 263 08/02/2012 Service Pack 2 SJ Web Edition " "Version 12.0 Build 263 08/02/2012 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1349867807842 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 10 13:16:47 2012 " "Processing started: Wed Oct 10 13:16:47 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1349867807842 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1349867807842 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off pwm_gen -c pwm_gen " "Command: quartus_fit --read_settings_files=off --write_settings_files=off pwm_gen -c pwm_gen" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1349867807842 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1 1349867807935 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "pwm_gen EPM240T100C5 " "Selected device EPM240T100C5 for design \"pwm_gen\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1 1349867807940 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1349867807992 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1349867807992 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1 1349867809613 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1 1349867809624 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM240T100I5 " "Device EPM240T100I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1349867809960 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM240T100A5 " "Device EPM240T100A5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1349867809960 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100C5 " "Device EPM570T100C5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1349867809960 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100I5 " "Device EPM570T100I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1349867809960 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100A5 " "Device EPM570T100A5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1349867809960 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1 1349867809960 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "34 34 " "No exact pin location assignment(s) for 34 pins of 34 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_rdy " "Pin data_rdy not assigned to an exact location on the device" {  } { { "d:/altera/12sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12sp2/quartus/bin/pin_planner.ppl" { data_rdy } } } { "pwm_gen.vhd" "" { Text "D:/My Dropbox/Projects/GIT/workspace/FanOMat/VHDL/pwm_gen.vhd" 14 -1 0 } } { "d:/altera/12sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_rdy } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/My Dropbox/Projects/GIT/workspace/FanOMat/VHDL/" { { 0 { 0 ""} 0 344 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1349867809985 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pwm_pin4_block\[0\] " "Pin pwm_pin4_block\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/12sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12sp2/quartus/bin/pin_planner.ppl" { pwm_pin4_block[0] } } } { "pwm_gen.vhd" "" { Text "D:/My Dropbox/Projects/GIT/workspace/FanOMat/VHDL/pwm_gen.vhd" 16 -1 0 } } { "d:/altera/12sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { pwm_pin4_block[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/My Dropbox/Projects/GIT/workspace/FanOMat/VHDL/" { { 0 { 0 ""} 0 313 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1349867809985 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pwm_pin4_block\[1\] " "Pin pwm_pin4_block\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/12sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12sp2/quartus/bin/pin_planner.ppl" { pwm_pin4_block[1] } } } { "pwm_gen.vhd" "" { Text "D:/My Dropbox/Projects/GIT/workspace/FanOMat/VHDL/pwm_gen.vhd" 16 -1 0 } } { "d:/altera/12sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { pwm_pin4_block[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/My Dropbox/Projects/GIT/workspace/FanOMat/VHDL/" { { 0 { 0 ""} 0 314 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1349867809985 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pwm_pin4_block\[2\] " "Pin pwm_pin4_block\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/12sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12sp2/quartus/bin/pin_planner.ppl" { pwm_pin4_block[2] } } } { "pwm_gen.vhd" "" { Text "D:/My Dropbox/Projects/GIT/workspace/FanOMat/VHDL/pwm_gen.vhd" 16 -1 0 } } { "d:/altera/12sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { pwm_pin4_block[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/My Dropbox/Projects/GIT/workspace/FanOMat/VHDL/" { { 0 { 0 ""} 0 315 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1349867809985 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pwm_pin4_block\[3\] " "Pin pwm_pin4_block\[3\] not assigned to an exact location on the device" {  } { { "d:/altera/12sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12sp2/quartus/bin/pin_planner.ppl" { pwm_pin4_block[3] } } } { "pwm_gen.vhd" "" { Text "D:/My Dropbox/Projects/GIT/workspace/FanOMat/VHDL/pwm_gen.vhd" 16 -1 0 } } { "d:/altera/12sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { pwm_pin4_block[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/My Dropbox/Projects/GIT/workspace/FanOMat/VHDL/" { { 0 { 0 ""} 0 316 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1349867809985 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pwm_pin4_block\[4\] " "Pin pwm_pin4_block\[4\] not assigned to an exact location on the device" {  } { { "d:/altera/12sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12sp2/quartus/bin/pin_planner.ppl" { pwm_pin4_block[4] } } } { "pwm_gen.vhd" "" { Text "D:/My Dropbox/Projects/GIT/workspace/FanOMat/VHDL/pwm_gen.vhd" 16 -1 0 } } { "d:/altera/12sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { pwm_pin4_block[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/My Dropbox/Projects/GIT/workspace/FanOMat/VHDL/" { { 0 { 0 ""} 0 317 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1349867809985 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pwm_pin4_block\[5\] " "Pin pwm_pin4_block\[5\] not assigned to an exact location on the device" {  } { { "d:/altera/12sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12sp2/quartus/bin/pin_planner.ppl" { pwm_pin4_block[5] } } } { "pwm_gen.vhd" "" { Text "D:/My Dropbox/Projects/GIT/workspace/FanOMat/VHDL/pwm_gen.vhd" 16 -1 0 } } { "d:/altera/12sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { pwm_pin4_block[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/My Dropbox/Projects/GIT/workspace/FanOMat/VHDL/" { { 0 { 0 ""} 0 318 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1349867809985 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pwm_pin4_block\[6\] " "Pin pwm_pin4_block\[6\] not assigned to an exact location on the device" {  } { { "d:/altera/12sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12sp2/quartus/bin/pin_planner.ppl" { pwm_pin4_block[6] } } } { "pwm_gen.vhd" "" { Text "D:/My Dropbox/Projects/GIT/workspace/FanOMat/VHDL/pwm_gen.vhd" 16 -1 0 } } { "d:/altera/12sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { pwm_pin4_block[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/My Dropbox/Projects/GIT/workspace/FanOMat/VHDL/" { { 0 { 0 ""} 0 319 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1349867809985 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pwm_pin4_block\[7\] " "Pin pwm_pin4_block\[7\] not assigned to an exact location on the device" {  } { { "d:/altera/12sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12sp2/quartus/bin/pin_planner.ppl" { pwm_pin4_block[7] } } } { "pwm_gen.vhd" "" { Text "D:/My Dropbox/Projects/GIT/workspace/FanOMat/VHDL/pwm_gen.vhd" 16 -1 0 } } { "d:/altera/12sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { pwm_pin4_block[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/My Dropbox/Projects/GIT/workspace/FanOMat/VHDL/" { { 0 { 0 ""} 0 320 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1349867809985 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pwm_pin4_block\[8\] " "Pin pwm_pin4_block\[8\] not assigned to an exact location on the device" {  } { { "d:/altera/12sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12sp2/quartus/bin/pin_planner.ppl" { pwm_pin4_block[8] } } } { "pwm_gen.vhd" "" { Text "D:/My Dropbox/Projects/GIT/workspace/FanOMat/VHDL/pwm_gen.vhd" 16 -1 0 } } { "d:/altera/12sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { pwm_pin4_block[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/My Dropbox/Projects/GIT/workspace/FanOMat/VHDL/" { { 0 { 0 ""} 0 321 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1349867809985 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pwm_pin4_block\[9\] " "Pin pwm_pin4_block\[9\] not assigned to an exact location on the device" {  } { { "d:/altera/12sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12sp2/quartus/bin/pin_planner.ppl" { pwm_pin4_block[9] } } } { "pwm_gen.vhd" "" { Text "D:/My Dropbox/Projects/GIT/workspace/FanOMat/VHDL/pwm_gen.vhd" 16 -1 0 } } { "d:/altera/12sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { pwm_pin4_block[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/My Dropbox/Projects/GIT/workspace/FanOMat/VHDL/" { { 0 { 0 ""} 0 322 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1349867809985 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pwm_pin4_block\[10\] " "Pin pwm_pin4_block\[10\] not assigned to an exact location on the device" {  } { { "d:/altera/12sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12sp2/quartus/bin/pin_planner.ppl" { pwm_pin4_block[10] } } } { "pwm_gen.vhd" "" { Text "D:/My Dropbox/Projects/GIT/workspace/FanOMat/VHDL/pwm_gen.vhd" 16 -1 0 } } { "d:/altera/12sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { pwm_pin4_block[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/My Dropbox/Projects/GIT/workspace/FanOMat/VHDL/" { { 0 { 0 ""} 0 323 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1349867809985 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pwm_pin4_block\[11\] " "Pin pwm_pin4_block\[11\] not assigned to an exact location on the device" {  } { { "d:/altera/12sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12sp2/quartus/bin/pin_planner.ppl" { pwm_pin4_block[11] } } } { "pwm_gen.vhd" "" { Text "D:/My Dropbox/Projects/GIT/workspace/FanOMat/VHDL/pwm_gen.vhd" 16 -1 0 } } { "d:/altera/12sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { pwm_pin4_block[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/My Dropbox/Projects/GIT/workspace/FanOMat/VHDL/" { { 0 { 0 ""} 0 324 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1349867809985 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pwm_pin3_block\[0\] " "Pin pwm_pin3_block\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/12sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12sp2/quartus/bin/pin_planner.ppl" { pwm_pin3_block[0] } } } { "pwm_gen.vhd" "" { Text "D:/My Dropbox/Projects/GIT/workspace/FanOMat/VHDL/pwm_gen.vhd" 17 -1 0 } } { "d:/altera/12sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { pwm_pin3_block[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/My Dropbox/Projects/GIT/workspace/FanOMat/VHDL/" { { 0 { 0 ""} 0 325 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1349867809985 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pwm_pin3_block\[1\] " "Pin pwm_pin3_block\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/12sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12sp2/quartus/bin/pin_planner.ppl" { pwm_pin3_block[1] } } } { "pwm_gen.vhd" "" { Text "D:/My Dropbox/Projects/GIT/workspace/FanOMat/VHDL/pwm_gen.vhd" 17 -1 0 } } { "d:/altera/12sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { pwm_pin3_block[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/My Dropbox/Projects/GIT/workspace/FanOMat/VHDL/" { { 0 { 0 ""} 0 326 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1349867809985 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pwm_pin3_block\[2\] " "Pin pwm_pin3_block\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/12sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12sp2/quartus/bin/pin_planner.ppl" { pwm_pin3_block[2] } } } { "pwm_gen.vhd" "" { Text "D:/My Dropbox/Projects/GIT/workspace/FanOMat/VHDL/pwm_gen.vhd" 17 -1 0 } } { "d:/altera/12sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { pwm_pin3_block[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/My Dropbox/Projects/GIT/workspace/FanOMat/VHDL/" { { 0 { 0 ""} 0 327 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1349867809985 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pwm_pin3_block\[3\] " "Pin pwm_pin3_block\[3\] not assigned to an exact location on the device" {  } { { "d:/altera/12sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12sp2/quartus/bin/pin_planner.ppl" { pwm_pin3_block[3] } } } { "pwm_gen.vhd" "" { Text "D:/My Dropbox/Projects/GIT/workspace/FanOMat/VHDL/pwm_gen.vhd" 17 -1 0 } } { "d:/altera/12sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { pwm_pin3_block[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/My Dropbox/Projects/GIT/workspace/FanOMat/VHDL/" { { 0 { 0 ""} 0 328 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1349867809985 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pwm_pin3_block\[4\] " "Pin pwm_pin3_block\[4\] not assigned to an exact location on the device" {  } { { "d:/altera/12sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12sp2/quartus/bin/pin_planner.ppl" { pwm_pin3_block[4] } } } { "pwm_gen.vhd" "" { Text "D:/My Dropbox/Projects/GIT/workspace/FanOMat/VHDL/pwm_gen.vhd" 17 -1 0 } } { "d:/altera/12sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { pwm_pin3_block[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/My Dropbox/Projects/GIT/workspace/FanOMat/VHDL/" { { 0 { 0 ""} 0 329 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1349867809985 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pwm_pin3_block\[5\] " "Pin pwm_pin3_block\[5\] not assigned to an exact location on the device" {  } { { "d:/altera/12sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12sp2/quartus/bin/pin_planner.ppl" { pwm_pin3_block[5] } } } { "pwm_gen.vhd" "" { Text "D:/My Dropbox/Projects/GIT/workspace/FanOMat/VHDL/pwm_gen.vhd" 17 -1 0 } } { "d:/altera/12sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { pwm_pin3_block[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/My Dropbox/Projects/GIT/workspace/FanOMat/VHDL/" { { 0 { 0 ""} 0 330 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1349867809985 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pwm_pin3_block\[6\] " "Pin pwm_pin3_block\[6\] not assigned to an exact location on the device" {  } { { "d:/altera/12sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12sp2/quartus/bin/pin_planner.ppl" { pwm_pin3_block[6] } } } { "pwm_gen.vhd" "" { Text "D:/My Dropbox/Projects/GIT/workspace/FanOMat/VHDL/pwm_gen.vhd" 17 -1 0 } } { "d:/altera/12sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { pwm_pin3_block[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/My Dropbox/Projects/GIT/workspace/FanOMat/VHDL/" { { 0 { 0 ""} 0 331 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1349867809985 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pwm_pin3_block\[7\] " "Pin pwm_pin3_block\[7\] not assigned to an exact location on the device" {  } { { "d:/altera/12sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12sp2/quartus/bin/pin_planner.ppl" { pwm_pin3_block[7] } } } { "pwm_gen.vhd" "" { Text "D:/My Dropbox/Projects/GIT/workspace/FanOMat/VHDL/pwm_gen.vhd" 17 -1 0 } } { "d:/altera/12sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { pwm_pin3_block[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/My Dropbox/Projects/GIT/workspace/FanOMat/VHDL/" { { 0 { 0 ""} 0 332 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1349867809985 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pwm_pin3_block\[8\] " "Pin pwm_pin3_block\[8\] not assigned to an exact location on the device" {  } { { "d:/altera/12sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12sp2/quartus/bin/pin_planner.ppl" { pwm_pin3_block[8] } } } { "pwm_gen.vhd" "" { Text "D:/My Dropbox/Projects/GIT/workspace/FanOMat/VHDL/pwm_gen.vhd" 17 -1 0 } } { "d:/altera/12sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { pwm_pin3_block[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/My Dropbox/Projects/GIT/workspace/FanOMat/VHDL/" { { 0 { 0 ""} 0 333 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1349867809985 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pwm_pin3_block\[9\] " "Pin pwm_pin3_block\[9\] not assigned to an exact location on the device" {  } { { "d:/altera/12sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12sp2/quartus/bin/pin_planner.ppl" { pwm_pin3_block[9] } } } { "pwm_gen.vhd" "" { Text "D:/My Dropbox/Projects/GIT/workspace/FanOMat/VHDL/pwm_gen.vhd" 17 -1 0 } } { "d:/altera/12sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { pwm_pin3_block[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/My Dropbox/Projects/GIT/workspace/FanOMat/VHDL/" { { 0 { 0 ""} 0 334 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1349867809985 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pwm_pin3_block\[10\] " "Pin pwm_pin3_block\[10\] not assigned to an exact location on the device" {  } { { "d:/altera/12sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12sp2/quartus/bin/pin_planner.ppl" { pwm_pin3_block[10] } } } { "pwm_gen.vhd" "" { Text "D:/My Dropbox/Projects/GIT/workspace/FanOMat/VHDL/pwm_gen.vhd" 17 -1 0 } } { "d:/altera/12sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { pwm_pin3_block[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/My Dropbox/Projects/GIT/workspace/FanOMat/VHDL/" { { 0 { 0 ""} 0 335 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1349867809985 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pwm_pin3_block\[11\] " "Pin pwm_pin3_block\[11\] not assigned to an exact location on the device" {  } { { "d:/altera/12sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12sp2/quartus/bin/pin_planner.ppl" { pwm_pin3_block[11] } } } { "pwm_gen.vhd" "" { Text "D:/My Dropbox/Projects/GIT/workspace/FanOMat/VHDL/pwm_gen.vhd" 17 -1 0 } } { "d:/altera/12sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { pwm_pin3_block[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/My Dropbox/Projects/GIT/workspace/FanOMat/VHDL/" { { 0 { 0 ""} 0 336 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1349867809985 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk " "Pin clk not assigned to an exact location on the device" {  } { { "d:/altera/12sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12sp2/quartus/bin/pin_planner.ppl" { clk } } } { "pwm_gen.vhd" "" { Text "D:/My Dropbox/Projects/GIT/workspace/FanOMat/VHDL/pwm_gen.vhd" 12 -1 0 } } { "d:/altera/12sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/My Dropbox/Projects/GIT/workspace/FanOMat/VHDL/" { { 0 { 0 ""} 0 339 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1349867809985 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_clk " "Pin data_clk not assigned to an exact location on the device" {  } { { "d:/altera/12sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12sp2/quartus/bin/pin_planner.ppl" { data_clk } } } { "pwm_gen.vhd" "" { Text "D:/My Dropbox/Projects/GIT/workspace/FanOMat/VHDL/pwm_gen.vhd" 13 -1 0 } } { "d:/altera/12sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/My Dropbox/Projects/GIT/workspace/FanOMat/VHDL/" { { 0 { 0 ""} 0 343 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1349867809985 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reset " "Pin reset not assigned to an exact location on the device" {  } { { "d:/altera/12sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12sp2/quartus/bin/pin_planner.ppl" { reset } } } { "pwm_gen.vhd" "" { Text "D:/My Dropbox/Projects/GIT/workspace/FanOMat/VHDL/pwm_gen.vhd" 12 -1 0 } } { "d:/altera/12sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/My Dropbox/Projects/GIT/workspace/FanOMat/VHDL/" { { 0 { 0 ""} 0 340 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1349867809985 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "channel_sel\[3\] " "Pin channel_sel\[3\] not assigned to an exact location on the device" {  } { { "d:/altera/12sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12sp2/quartus/bin/pin_planner.ppl" { channel_sel[3] } } } { "pwm_gen.vhd" "" { Text "D:/My Dropbox/Projects/GIT/workspace/FanOMat/VHDL/pwm_gen.vhd" 15 -1 0 } } { "d:/altera/12sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { channel_sel[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/My Dropbox/Projects/GIT/workspace/FanOMat/VHDL/" { { 0 { 0 ""} 0 312 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1349867809985 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "channel_sel\[2\] " "Pin channel_sel\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/12sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12sp2/quartus/bin/pin_planner.ppl" { channel_sel[2] } } } { "pwm_gen.vhd" "" { Text "D:/My Dropbox/Projects/GIT/workspace/FanOMat/VHDL/pwm_gen.vhd" 15 -1 0 } } { "d:/altera/12sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { channel_sel[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/My Dropbox/Projects/GIT/workspace/FanOMat/VHDL/" { { 0 { 0 ""} 0 311 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1349867809985 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "channel_sel\[1\] " "Pin channel_sel\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/12sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12sp2/quartus/bin/pin_planner.ppl" { channel_sel[1] } } } { "pwm_gen.vhd" "" { Text "D:/My Dropbox/Projects/GIT/workspace/FanOMat/VHDL/pwm_gen.vhd" 15 -1 0 } } { "d:/altera/12sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { channel_sel[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/My Dropbox/Projects/GIT/workspace/FanOMat/VHDL/" { { 0 { 0 ""} 0 310 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1349867809985 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "channel_sel\[0\] " "Pin channel_sel\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/12sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12sp2/quartus/bin/pin_planner.ppl" { channel_sel[0] } } } { "pwm_gen.vhd" "" { Text "D:/My Dropbox/Projects/GIT/workspace/FanOMat/VHDL/pwm_gen.vhd" 15 -1 0 } } { "d:/altera/12sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { channel_sel[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/My Dropbox/Projects/GIT/workspace/FanOMat/VHDL/" { { 0 { 0 ""} 0 309 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1349867809985 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reset_intf " "Pin reset_intf not assigned to an exact location on the device" {  } { { "d:/altera/12sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12sp2/quartus/bin/pin_planner.ppl" { reset_intf } } } { "pwm_gen.vhd" "" { Text "D:/My Dropbox/Projects/GIT/workspace/FanOMat/VHDL/pwm_gen.vhd" 12 -1 0 } } { "d:/altera/12sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset_intf } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/My Dropbox/Projects/GIT/workspace/FanOMat/VHDL/" { { 0 { 0 ""} 0 341 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1349867809985 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_in " "Pin data_in not assigned to an exact location on the device" {  } { { "d:/altera/12sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12sp2/quartus/bin/pin_planner.ppl" { data_in } } } { "pwm_gen.vhd" "" { Text "D:/My Dropbox/Projects/GIT/workspace/FanOMat/VHDL/pwm_gen.vhd" 13 -1 0 } } { "d:/altera/12sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_in } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/My Dropbox/Projects/GIT/workspace/FanOMat/VHDL/" { { 0 { 0 ""} 0 342 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1349867809985 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1 1349867809985 ""}
{ "Info" "ISTA_SDC_FOUND" "pwm_gen.sdc " "Reading SDC File: 'pwm_gen.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "" 0 -1 1349867810464 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "" 0 -1 1349867810491 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 2 clocks " "Found 2 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1349867810491 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1349867810491 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 125.000          clk " " 125.000          clk" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1349867810491 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "1000.000     data_clk " "1000.000     data_clk" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1349867810491 ""}  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1349867810491 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1 1349867810499 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1 1349867810499 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "" 0 -1 1349867810505 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "clk Global clock in PIN 14 " "Automatically promoted signal \"clk\" to use Global clock in PIN 14" {  } { { "pwm_gen.vhd" "" { Text "D:/My Dropbox/Projects/GIT/workspace/FanOMat/VHDL/pwm_gen.vhd" 12 -1 0 } }  } 0 186215 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1 1349867810521 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "data_clk Global clock in PIN 12 " "Automatically promoted some destinations of signal \"data_clk\" to use Global clock in PIN 12" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "interface:data_interface\|reset_int " "Destination \"interface:data_interface\|reset_int\" may be non-global or may not use global clock" {  } { { "interface.vhd" "" { Text "D:/My Dropbox/Projects/GIT/workspace/FanOMat/VHDL/interface.vhd" 119 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1 1349867810521 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "interface:data_interface\|data_rdy_buff\[0\] " "Destination \"interface:data_interface\|data_rdy_buff\[0\]\" may be non-global or may not use global clock" {  } { { "interface.vhd" "" { Text "D:/My Dropbox/Projects/GIT/workspace/FanOMat/VHDL/interface.vhd" 144 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1 1349867810521 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "interface:data_interface\|data_rdy_buff\[1\] " "Destination \"interface:data_interface\|data_rdy_buff\[1\]\" may be non-global or may not use global clock" {  } { { "interface.vhd" "" { Text "D:/My Dropbox/Projects/GIT/workspace/FanOMat/VHDL/interface.vhd" 144 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1 1349867810521 ""}  } { { "pwm_gen.vhd" "" { Text "D:/My Dropbox/Projects/GIT/workspace/FanOMat/VHDL/pwm_gen.vhd" 13 -1 0 } }  } 0 186216 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1 1349867810521 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "compare_block:\\pwm_compare_blocks:11:pwm_x\|reset_internal Global clock " "Automatically promoted some destinations of signal \"compare_block:\\pwm_compare_blocks:11:pwm_x\|reset_internal\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "compare_block:\\pwm_compare_blocks:0:pwm_x\|pwm_pin4~0 " "Destination \"compare_block:\\pwm_compare_blocks:0:pwm_x\|pwm_pin4~0\" may be non-global or may not use global clock" {  } { { "compare_block.vhd" "" { Text "D:/My Dropbox/Projects/GIT/workspace/FanOMat/VHDL/compare_block.vhd" 13 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1 1349867810522 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "compare_block:\\pwm_compare_blocks:1:pwm_x\|pwm_pin4~0 " "Destination \"compare_block:\\pwm_compare_blocks:1:pwm_x\|pwm_pin4~0\" may be non-global or may not use global clock" {  } { { "compare_block.vhd" "" { Text "D:/My Dropbox/Projects/GIT/workspace/FanOMat/VHDL/compare_block.vhd" 13 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1 1349867810522 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "compare_block:\\pwm_compare_blocks:2:pwm_x\|pwm_pin4~0 " "Destination \"compare_block:\\pwm_compare_blocks:2:pwm_x\|pwm_pin4~0\" may be non-global or may not use global clock" {  } { { "compare_block.vhd" "" { Text "D:/My Dropbox/Projects/GIT/workspace/FanOMat/VHDL/compare_block.vhd" 13 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1 1349867810522 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "compare_block:\\pwm_compare_blocks:3:pwm_x\|pwm_pin4~0 " "Destination \"compare_block:\\pwm_compare_blocks:3:pwm_x\|pwm_pin4~0\" may be non-global or may not use global clock" {  } { { "compare_block.vhd" "" { Text "D:/My Dropbox/Projects/GIT/workspace/FanOMat/VHDL/compare_block.vhd" 13 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1 1349867810522 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "compare_block:\\pwm_compare_blocks:4:pwm_x\|pwm_pin4~0 " "Destination \"compare_block:\\pwm_compare_blocks:4:pwm_x\|pwm_pin4~0\" may be non-global or may not use global clock" {  } { { "compare_block.vhd" "" { Text "D:/My Dropbox/Projects/GIT/workspace/FanOMat/VHDL/compare_block.vhd" 13 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1 1349867810522 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "compare_block:\\pwm_compare_blocks:5:pwm_x\|pwm_pin4~0 " "Destination \"compare_block:\\pwm_compare_blocks:5:pwm_x\|pwm_pin4~0\" may be non-global or may not use global clock" {  } { { "compare_block.vhd" "" { Text "D:/My Dropbox/Projects/GIT/workspace/FanOMat/VHDL/compare_block.vhd" 13 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1 1349867810522 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "compare_block:\\pwm_compare_blocks:6:pwm_x\|pwm_pin4~0 " "Destination \"compare_block:\\pwm_compare_blocks:6:pwm_x\|pwm_pin4~0\" may be non-global or may not use global clock" {  } { { "compare_block.vhd" "" { Text "D:/My Dropbox/Projects/GIT/workspace/FanOMat/VHDL/compare_block.vhd" 13 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1 1349867810522 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "compare_block:\\pwm_compare_blocks:7:pwm_x\|pwm_pin4~0 " "Destination \"compare_block:\\pwm_compare_blocks:7:pwm_x\|pwm_pin4~0\" may be non-global or may not use global clock" {  } { { "compare_block.vhd" "" { Text "D:/My Dropbox/Projects/GIT/workspace/FanOMat/VHDL/compare_block.vhd" 13 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1 1349867810522 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "compare_block:\\pwm_compare_blocks:8:pwm_x\|pwm_pin4~0 " "Destination \"compare_block:\\pwm_compare_blocks:8:pwm_x\|pwm_pin4~0\" may be non-global or may not use global clock" {  } { { "compare_block.vhd" "" { Text "D:/My Dropbox/Projects/GIT/workspace/FanOMat/VHDL/compare_block.vhd" 13 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1 1349867810522 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "compare_block:\\pwm_compare_blocks:9:pwm_x\|pwm_pin4~0 " "Destination \"compare_block:\\pwm_compare_blocks:9:pwm_x\|pwm_pin4~0\" may be non-global or may not use global clock" {  } { { "compare_block.vhd" "" { Text "D:/My Dropbox/Projects/GIT/workspace/FanOMat/VHDL/compare_block.vhd" 13 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1 1349867810522 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_LIMITED_TO_SUB" "10 " "Limited to 10 non-global destinations" {  } {  } 0 186218 "Limited to %1!d! non-global destinations" 0 0 "" 0 -1 1349867810522 ""}  } { { "compare_block.vhd" "" { Text "D:/My Dropbox/Projects/GIT/workspace/FanOMat/VHDL/compare_block.vhd" 101 -1 0 } }  } 0 186216 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1 1349867810522 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "interface:data_interface\|reset_int Global clock " "Automatically promoted signal \"interface:data_interface\|reset_int\" to use Global clock" {  } { { "interface.vhd" "" { Text "D:/My Dropbox/Projects/GIT/workspace/FanOMat/VHDL/interface.vhd" 119 -1 0 } }  } 0 186215 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1 1349867810523 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Completed Auto Global Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "" 0 -1 1349867810523 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176234 "Starting register packing" 0 0 "" 0 -1 1349867810526 ""}
{ "Info" "IFYGR_FYGR_INFO_AUTO_MODE_REGISTER_PACKING" "Auto Normal " "Fitter is using Normal packing mode for logic elements with Auto setting for Auto Packed Registers logic option" {  } {  } 0 186391 "Fitter is using %2!s! packing mode for logic elements with %1!s! setting for Auto Packed Registers logic option" 0 0 "" 0 -1 1349867810554 ""}
{ "Extra Info" "IFSAC_FSAC_START_LUT_PACKING" "" "Moving registers into LUTs to improve timing and density" {  } {  } 1 176244 "Moving registers into LUTs to improve timing and density" 0 0 "" 0 -1 1349867810554 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_HEADER" "" "Started processing fast register assignments" {  } {  } 0 186468 "Started processing fast register assignments" 0 0 "" 0 -1 1349867810606 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_FOOTER" "" "Finished processing fast register assignments" {  } {  } 0 186469 "Finished processing fast register assignments" 0 0 "" 0 -1 1349867810607 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_LUT_PACKING" "00:00:00 " "Finished moving registers into LUTs: elapsed time is 00:00:00" {  } {  } 1 176245 "Finished moving registers into LUTs: elapsed time is %1!s!" 0 0 "" 0 -1 1349867810607 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" {  } {  } 0 176235 "Finished register packing" 0 0 "" 0 -1 1349867810607 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "32 unused 3.3V 7 25 0 " "Number of I/O pins in group: 32 (unused VREF, 3.3V VCCIO, 7 input, 25 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "" 0 -1 1349867810643 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1 1349867810643 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "" 0 -1 1349867810643 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 2 36 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  36 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1349867810643 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 42 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  42 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1349867810643 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "" 0 -1 1349867810643 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1 1349867810643 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1349867810722 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "" 0 -1 1349867810892 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1349867810913 ""}
{ "Info" "IFITAPI_FITAPI_INFO_FITTER_RETRY_TIGHTER_LUT_REG_PACKING" "" "Fitter cannot place all nodes on current device -- Fitter will automatically make another fitting attempt and tightly pack logic elements" {  } {  } 0 170216 "Fitter cannot place all nodes on current device -- Fitter will automatically make another fitting attempt and tightly pack logic elements" 0 0 "" 0 -1 1349867810925 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176234 "Starting register packing" 0 0 "" 0 -1 1349867810927 ""}
{ "Info" "IFYGR_FYGR_INFO_AUTO_MODE_REGISTER_PACKING" "Auto Minimize Area " "Fitter is using Minimize Area packing mode for logic elements with Auto setting for Auto Packed Registers logic option" {  } {  } 0 186391 "Fitter is using %2!s! packing mode for logic elements with %1!s! setting for Auto Packed Registers logic option" 0 0 "" 0 -1 1349867810932 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_HEADER" "" "Started processing fast register assignments" {  } {  } 0 186468 "Started processing fast register assignments" 0 0 "" 0 -1 1349867810977 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_FOOTER" "" "Finished processing fast register assignments" {  } {  } 0 186469 "Finished processing fast register assignments" 0 0 "" 0 -1 1349867810977 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_LUT_PACKING" "00:00:00 " "Finished moving registers into LUTs: elapsed time is 00:00:00" {  } {  } 1 176245 "Finished moving registers into LUTs: elapsed time is %1!s!" 0 0 "" 0 -1 1349867810977 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" {  } {  } 0 176235 "Finished register packing" 0 0 "" 0 -1 1349867810977 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1349867810978 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "" 0 -1 1349867811279 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1349867811542 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "" 0 -1 1349867811545 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "" 0 -1 1349867811738 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1349867811739 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "" 0 -1 1349867811778 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "26 " "Router estimated average interconnect usage is 26% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "26 X0_Y0 X8_Y5 " "Router estimated peak interconnect usage is 26% of the available device resources in the region that extends from location X0_Y0 to location X8_Y5" {  } { { "loc" "" { Generic "D:/My Dropbox/Projects/GIT/workspace/FanOMat/VHDL/" { { 1 { 0 "Router estimated peak interconnect usage is 26% of the available device resources in the region that extends from location X0_Y0 to location X8_Y5"} { { 11 { 0 "Router estimated peak interconnect usage is 26% of the available device resources in the region that extends from location X0_Y0 to location X8_Y5"} 0 0 9 6 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1 1349867812020 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1 1349867812020 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1349867812155 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1 1349867812157 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1 1349867812157 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1 1349867812157 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1 1349867812185 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus II 32-bit " "Quartus II 32-bit Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "364 " "Peak virtual memory: 364 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1349867812327 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 10 13:16:52 2012 " "Processing ended: Wed Oct 10 13:16:52 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1349867812327 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1349867812327 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1349867812327 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1349867812327 ""}
