LIBRARY ieee;
USE ieee.std_logic_1164.all;
USE ieee.std_logic_arith.all;
USE ieee.std_logic_unsigned.all;

ENTITY sisa IS
    PORT (CLOCK_50  : IN    STD_LOGIC;
          SRAM_ADDR : out   std_logic_vector(17 downto 0);
          SRAM_DQ   : inout std_logic_vector(15 downto 0);
          SRAM_UB_N : out   std_logic;
          SRAM_LB_N : out   std_logic;
          SRAM_CE_N : out   std_logic := '1';
          SRAM_OE_N : out   std_logic := '1';
          SRAM_WE_N : out   std_logic := '1';
          SW        : in std_logic_vector(9 downto 0);
			 LEDG 	  : out std_logic_vector(7 downto 0);
			 LEDR		  : OUT std_logic_vector(7 downto 0);
			 HEX0 : OUT STD_LOGIC_VECTOR(6 DOWNTO 0);
			 HEX1 : OUT STD_LOGIC_VECTOR(6 DOWNTO 0);
			 HEX2 : OUT STD_LOGIC_VECTOR(6 DOWNTO 0);
			 HEX3 : OUT STD_LOGIC_VECTOR(6 DOWNTO 0);
			 KEY		  : IN std_LOGIC_VECTOR(3 DOWNTO 0);
			 PS2_CLK : INOUT std_LOGIC;
			 PS2_DAT : INOUT std_LOGIC);
END sisa;

ARCHITECTURE Structure OF sisa IS

COMPONENT MemoryController IS
		PORT(addr:		IN 		STD_LOGIC_VECTOR(15 downto 0);
		wr_data:	IN		STD_LOGIC_VECTOR(15 downto 0);
		rd_data:	OUT		STD_LOGIC_VECTOR(15 downto 0);
		we:			IN		STD_LOGIC;
		byte_m:		IN		STD_LOGIC;
		CLOCK50:	IN		STD_LOGIC;
		SRAM_ADDR:	OUT		STD_LOGIC_VECTOR(17 downto 0);--17 DE1 19 DE2
		SRAM_DQ:	INOUT	STD_LOGIC_VECTOR(15 downto 0);

		SRAM_UB_N:	OUT		STD_LOGIC;
		SRAM_LB_N:	OUT		STD_LOGIC;
		SRAM_CE_N:	OUT		STD_LOGIC := '1';
		SRAM_OE_N:	OUT		STD_LOGIC := '1';
		SRAM_WE_N:	OUT		STD_LOGIC := '1');
END COMPONENT;

COMPONENT proc IS
    PORT (clk       : IN  STD_LOGIC;
          boot      : IN  STD_LOGIC;
          datard_m  : IN  STD_LOGIC_VECTOR(15 DOWNTO 0);
          addr_m    : OUT STD_LOGIC_VECTOR(15 DOWNTO 0);
          data_wr   : OUT STD_LOGIC_VECTOR(15 DOWNTO 0);
          wr_m      : OUT STD_LOGIC;
          word_byte : OUT STD_LOGIC;
			 addr_io     : OUT  std_logic_vector(7 downto 0); 
			 wr_out : OUT std_LOGIC;
			 rd_in : OUT std_LOGIC;
			 rd_io : IN std_logic_vector(15 downto 0));
END COMPONENT;

COMPONENT controladores_IO IS  
  PORT (boot   : IN  STD_LOGIC; 
		clk    : IN  std_logic;
		PS2_CLK: INout STD_LOGIC ;
		ps2_data   : inout STD_LOGIC;
		addr_io     : IN  std_logic_vector(7 downto 0); 
		wr_io  : in  std_logic_vector(15 downto 0); 
		rd_io  : out std_logic_vector(15 downto 0); 
		wr_out : in  std_logic; 
		rd_in  : in  std_logic; 
		led_verdes  : OUT STD_LOGIC_VECTOR(7 DOWNTO 0); 
		led_rojos   : OUT STD_LOGIC_VECTOR(7 DOWNTO 0);
      SW        : in std_logic_vector(7 downto 0);
		sevenSeg 	: OUT std_LOGIC_VECTOR(15 DOWNTO 0);
		KEY		   : IN std_LOGIC_VECTOR(3 DOWNTO 0));
	END COMPONENT controladores_IO; 
	
COMPONENT driver4displays IS
  PORT (numeros : IN STD_LOGIC_VECTOR(15 DOWNTO 0);
	HEX0 : OUT std_logic_vector(6 downto 0);
	HEX1 : OUT std_logic_vector(6 downto 0);
	HEX2 : OUT std_logic_vector(6 downto 0);
	HEX3 : OUT std_logic_vector(6 downto 0));
END COMPONENT driver4displays; 

signal addr_c, data_wr_c, datard_m_c, rd_data_c, wr_io_c, rd_io_c: STD_LOGIC_VECTOR(15 DOWNTO 0);
signal addr_io_c : STD_LOGIC_VECTOR(7 DOWNTO 0);
signal we_c,word_byte_c, wr_out_c, rd_in_c : STD_LOGIC;
signal clk_proc: STD_LOGIC;
signal ledsverdes :std_logic_vector(7 downto 0);
signal ledsrojos :std_logic_vector(7 downto 0);
Signal hexas : STD_LOGIC_VECTOR(15 DOWNTO 0);

BEGIN

process (CLOCK_50)
	variable cont: INTEGER := 0;
	begin
	  --dwerf
		if SW(9) = '1' then clk_proc <= '0';
		elsif rising_edge(CLOCK_50) then
			cont := cont +1;
			if cont = 4 then clk_proc <= not clk_proc;
									cont := 0;
			end if;
		--else clk_proc <= '0';
		end if;
end process;


proc1: proc PORT MAP (clk => clk_proc, boot=>SW(9), datard_m =>rd_data_c, addr_m =>addr_c,
						data_wr => data_wr_c, wr_m => we_c, word_byte => word_byte_c, rd_io => rd_io_c, 
						wr_out => wr_out_c, rd_in  => rd_in_c, addr_io => addr_io_c); 

MemControl: MemoryController PORT MAP (addr => addr_c , wr_data => data_wr_c, rd_data => rd_data_c, we => we_c,
										byte_m => word_byte_c, 
										CLOCK50 => CLOCK_50, 
										SRAM_ADDR => SRAM_ADDR, 
										SRAM_DQ => SRAM_DQ, 
										SRAM_UB_N => SRAM_UB_N, SRAM_LB_N => SRAM_LB_N, SRAM_CE_N => SRAM_CE_N, SRAM_OE_N => SRAM_OE_N,
										SRAM_WE_N => SRAM_WE_N);
										
ControlInOut: CONtroladores_IO PORT map(boot => SW(9),	clk => CLOCK_50,	addr_io => addr_io_c, 
													wr_io => data_wr_c,	rd_io => rd_io_c ,
													wr_out => wr_out_c, rd_in  => rd_in_c, led_verdes  => LEDG , 
													led_rojos   => LEDR,SW =>SW( 7 downto 0), KEY => KEY,sevenSeg => hexas, PS2_CLK=> PS2_CLK, 
													PS2_DATA => PS2_DAT); 
		

						
SetSeg: Driver4displays PORT MAP(numeros => hexas,	HEX0 => HEX0, HEX1 => HEX1, HEX2 => HEX2, HEX3 => HEX3);
END Structure;
