#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Wed Dec 13 14:21:38 2023
# Process ID: 27868
# Current directory: C:/Users/otienom/Documents/ece212_alex_maurice/lab9
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent15588 C:\Users\otienom\Documents\ece212_alex_maurice\lab9\lab9.xpr
# Log file: C:/Users/otienom/Documents/ece212_alex_maurice/lab9/vivado.log
# Journal file: C:/Users/otienom/Documents/ece212_alex_maurice/lab9\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/otienom/Documents/ece212_alex_maurice/lab9/lab9.xpr
WARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/otienom/Documents/ece212_alex_maurice/lab9/lab9.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
update_compile_order -fileset sources_1
close_project
create_project lab10 C:/Users/otienom/Documents/ece212_alex_maurice/lab10 -part xc7vx485tffg1157-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
add_files -norecurse {C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/controller.sv C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/alu.sv C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/datapath.sv C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/mem.sv C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/mips_multi_top.sv C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/regfile.sv C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/controller_tb.sv C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/aludec.sv C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/mux2.sv C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/mux4.sv C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/sl2.sv C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/mux3.sv C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/signext.sv C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/mips_decls_p.sv C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/maindec.sv C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/mips_multi.sv C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/flopenr.sv C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/flopr.sv}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/memfile.dat
add_files -fileset sim_1 -norecurse C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/testbench.sv
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
set_property top datapath [current_fileset]
update_compile_order -fileset sources_1
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7vx485tffg1157-1
Top: datapath
INFO: [Device 21-403] Loading part xc7vx485tffg1157-1
ERROR: [Synth 8-1031] we3 is not declared [C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/datapath.sv:91]
ERROR: [Synth 8-1031] d0 is not declared [C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/datapath.sv:93]
ERROR: [Synth 8-1031] d1 is not declared [C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/datapath.sv:93]
ERROR: [Synth 8-1031] s is not declared [C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/datapath.sv:93]
ERROR: [Synth 8-1031] y is not declared [C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/datapath.sv:93]
ERROR: [Synth 8-1031] s is not declared [C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/datapath.sv:99]
INFO: [Synth 8-2350] module datapath ignored due to previous errors [C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/datapath.sv:20]
Failed to read verilog 'C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/datapath.sv'
2 Infos, 0 Warnings, 0 Critical Warnings and 7 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7vx485tffg1157-1
Top: datapath
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1808.285 ; gain = 26.039
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'datapath' [C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/datapath.sv:20]
INFO: [Synth 8-6157] synthesizing module 'flopenr' [C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/flopenr.sv:9]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'flopenr' (1#1) [C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/flopenr.sv:9]
INFO: [Synth 8-6157] synthesizing module 'mux2' [C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/mux2.sv:9]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mux2' (2#1) [C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/mux2.sv:9]
INFO: [Synth 8-6157] synthesizing module 'signext' [C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/signext.sv:10]
INFO: [Synth 8-6155] done synthesizing module 'signext' (3#1) [C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/signext.sv:10]
INFO: [Synth 8-6157] synthesizing module 'sl2' [C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/sl2.sv:9]
	Parameter BITLENGTH bound to: 28 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sl2' (4#1) [C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/sl2.sv:9]
INFO: [Synth 8-6157] synthesizing module 'sl2__parameterized0' [C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/sl2.sv:9]
	Parameter BITLENGTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sl2__parameterized0' (4#1) [C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/sl2.sv:9]
INFO: [Synth 8-6157] synthesizing module 'flopr' [C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/flopr.sv:9]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'flopr' (5#1) [C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/flopr.sv:9]
INFO: [Synth 8-6157] synthesizing module 'regfile' [C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/regfile.sv:9]
INFO: [Synth 8-6155] done synthesizing module 'regfile' (6#1) [C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/regfile.sv:9]
INFO: [Synth 8-6157] synthesizing module 'mux2__parameterized0' [C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/mux2.sv:9]
	Parameter WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mux2__parameterized0' (6#1) [C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/mux2.sv:9]
INFO: [Synth 8-6157] synthesizing module 'mux4' [C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/mux4.sv:13]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-226] default block is never used [C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/mux4.sv:20]
INFO: [Synth 8-6155] done synthesizing module 'mux4' (7#1) [C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/mux4.sv:13]
INFO: [Synth 8-6157] synthesizing module 'mux3' [C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/mux3.sv:13]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mux3' (8#1) [C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/mux3.sv:13]
INFO: [Synth 8-6157] synthesizing module 'alu' [C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/alu.sv:9]
INFO: [Synth 8-6155] done synthesizing module 'alu' (9#1) [C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/alu.sv:9]
INFO: [Synth 8-6155] done synthesizing module 'datapath' (10#1) [C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/datapath.sv:20]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 1843.770 ; gain = 61.523
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 1861.695 ; gain = 79.449
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 1861.695 ; gain = 79.449
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1861.695 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1973.930 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 2131.438 ; gain = 349.191
27 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 2131.438 ; gain = 349.191
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 2175.535 ; gain = 33.672
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'datapath' [C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/datapath.sv:20]
INFO: [Synth 8-6157] synthesizing module 'flopenr' [C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/flopenr.sv:9]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'flopenr' (1#1) [C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/flopenr.sv:9]
INFO: [Synth 8-6157] synthesizing module 'mux2' [C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/mux2.sv:9]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mux2' (2#1) [C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/mux2.sv:9]
INFO: [Synth 8-6157] synthesizing module 'signext' [C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/signext.sv:10]
INFO: [Synth 8-6155] done synthesizing module 'signext' (3#1) [C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/signext.sv:10]
INFO: [Synth 8-6157] synthesizing module 'sl2' [C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/sl2.sv:9]
	Parameter BITLENGTH bound to: 28 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sl2' (4#1) [C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/sl2.sv:9]
INFO: [Synth 8-6157] synthesizing module 'sl2__parameterized0' [C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/sl2.sv:9]
	Parameter BITLENGTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sl2__parameterized0' (4#1) [C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/sl2.sv:9]
INFO: [Synth 8-6157] synthesizing module 'flopr' [C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/flopr.sv:9]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'flopr' (5#1) [C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/flopr.sv:9]
INFO: [Synth 8-6157] synthesizing module 'regfile' [C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/regfile.sv:9]
INFO: [Synth 8-6155] done synthesizing module 'regfile' (6#1) [C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/regfile.sv:9]
INFO: [Synth 8-6157] synthesizing module 'mux2__parameterized0' [C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/mux2.sv:9]
	Parameter WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mux2__parameterized0' (6#1) [C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/mux2.sv:9]
INFO: [Synth 8-6157] synthesizing module 'mux4' [C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/mux4.sv:13]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-226] default block is never used [C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/mux4.sv:20]
INFO: [Synth 8-6155] done synthesizing module 'mux4' (7#1) [C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/mux4.sv:13]
INFO: [Synth 8-6157] synthesizing module 'mux3' [C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/mux3.sv:13]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mux3' (8#1) [C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/mux3.sv:13]
INFO: [Synth 8-6157] synthesizing module 'alu' [C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/alu.sv:9]
INFO: [Synth 8-6155] done synthesizing module 'alu' (9#1) [C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/alu.sv:9]
INFO: [Synth 8-6155] done synthesizing module 'datapath' (10#1) [C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/datapath.sv:20]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2187.332 ; gain = 45.469
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2206.250 ; gain = 64.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2206.250 ; gain = 64.387
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 2221.988 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 2477.312 ; gain = 335.449
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 2497.027 ; gain = 16.145
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'datapath' [C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/datapath.sv:20]
INFO: [Synth 8-6157] synthesizing module 'flopenr' [C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/flopenr.sv:9]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'flopenr' (1#1) [C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/flopenr.sv:9]
INFO: [Synth 8-6157] synthesizing module 'mux2' [C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/mux2.sv:9]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mux2' (2#1) [C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/mux2.sv:9]
INFO: [Synth 8-6157] synthesizing module 'signext' [C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/signext.sv:10]
INFO: [Synth 8-6155] done synthesizing module 'signext' (3#1) [C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/signext.sv:10]
INFO: [Synth 8-6157] synthesizing module 'sl2' [C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/sl2.sv:9]
	Parameter BITLENGTH bound to: 28 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sl2' (4#1) [C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/sl2.sv:9]
INFO: [Synth 8-6157] synthesizing module 'sl2__parameterized0' [C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/sl2.sv:9]
	Parameter BITLENGTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sl2__parameterized0' (4#1) [C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/sl2.sv:9]
INFO: [Synth 8-6157] synthesizing module 'flopr' [C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/flopr.sv:9]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'flopr' (5#1) [C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/flopr.sv:9]
INFO: [Synth 8-6157] synthesizing module 'regfile' [C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/regfile.sv:9]
INFO: [Synth 8-6155] done synthesizing module 'regfile' (6#1) [C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/regfile.sv:9]
INFO: [Synth 8-6157] synthesizing module 'mux2__parameterized0' [C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/mux2.sv:9]
	Parameter WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mux2__parameterized0' (6#1) [C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/mux2.sv:9]
INFO: [Synth 8-6157] synthesizing module 'mux4' [C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/mux4.sv:13]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-226] default block is never used [C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/mux4.sv:20]
INFO: [Synth 8-6155] done synthesizing module 'mux4' (7#1) [C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/mux4.sv:13]
INFO: [Synth 8-6157] synthesizing module 'mux3' [C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/mux3.sv:13]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mux3' (8#1) [C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/mux3.sv:13]
INFO: [Synth 8-6157] synthesizing module 'alu' [C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/alu.sv:9]
INFO: [Synth 8-6155] done synthesizing module 'alu' (9#1) [C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/alu.sv:9]
INFO: [Synth 8-6155] done synthesizing module 'datapath' (10#1) [C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/datapath.sv:20]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 2497.035 ; gain = 16.152
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 2517.633 ; gain = 36.750
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 2517.633 ; gain = 36.750
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 2538.074 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 2622.703 ; gain = 141.820
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 2833.559 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'datapath' [C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/datapath.sv:20]
INFO: [Synth 8-6157] synthesizing module 'flopenr' [C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/flopenr.sv:9]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'flopenr' (1#1) [C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/flopenr.sv:9]
INFO: [Synth 8-6157] synthesizing module 'mux2' [C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/mux2.sv:9]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mux2' (2#1) [C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/mux2.sv:9]
INFO: [Synth 8-6157] synthesizing module 'signext' [C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/signext.sv:10]
INFO: [Synth 8-6155] done synthesizing module 'signext' (3#1) [C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/signext.sv:10]
INFO: [Synth 8-6157] synthesizing module 'sl2' [C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/sl2.sv:9]
	Parameter BITLENGTH bound to: 28 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sl2' (4#1) [C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/sl2.sv:9]
INFO: [Synth 8-6157] synthesizing module 'sl2__parameterized0' [C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/sl2.sv:9]
	Parameter BITLENGTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sl2__parameterized0' (4#1) [C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/sl2.sv:9]
INFO: [Synth 8-6157] synthesizing module 'flopr' [C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/flopr.sv:9]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'flopr' (5#1) [C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/flopr.sv:9]
INFO: [Synth 8-6157] synthesizing module 'regfile' [C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/regfile.sv:9]
INFO: [Synth 8-6155] done synthesizing module 'regfile' (6#1) [C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/regfile.sv:9]
INFO: [Synth 8-6157] synthesizing module 'mux2__parameterized0' [C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/mux2.sv:9]
	Parameter WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mux2__parameterized0' (6#1) [C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/mux2.sv:9]
INFO: [Synth 8-6157] synthesizing module 'mux4' [C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/mux4.sv:13]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-226] default block is never used [C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/mux4.sv:20]
INFO: [Synth 8-6155] done synthesizing module 'mux4' (7#1) [C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/mux4.sv:13]
INFO: [Synth 8-6157] synthesizing module 'mux3' [C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/mux3.sv:13]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mux3' (8#1) [C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/mux3.sv:13]
INFO: [Synth 8-6157] synthesizing module 'alu' [C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/alu.sv:9]
INFO: [Synth 8-6155] done synthesizing module 'alu' (9#1) [C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/alu.sv:9]
INFO: [Synth 8-6155] done synthesizing module 'datapath' (10#1) [C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/datapath.sv:20]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 2833.559 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 2833.559 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 2833.559 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 2833.559 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 2833.559 ; gain = 0.000
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2833.559 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'datapath' [C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/datapath.sv:20]
INFO: [Synth 8-6157] synthesizing module 'flopenr' [C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/flopenr.sv:9]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'flopenr' (1#1) [C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/flopenr.sv:9]
INFO: [Synth 8-6157] synthesizing module 'mux2' [C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/mux2.sv:9]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mux2' (2#1) [C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/mux2.sv:9]
INFO: [Synth 8-6157] synthesizing module 'signext' [C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/signext.sv:10]
INFO: [Synth 8-6155] done synthesizing module 'signext' (3#1) [C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/signext.sv:10]
INFO: [Synth 8-6157] synthesizing module 'sl2' [C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/sl2.sv:9]
	Parameter BITLENGTH bound to: 28 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sl2' (4#1) [C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/sl2.sv:9]
INFO: [Synth 8-6157] synthesizing module 'sl2__parameterized0' [C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/sl2.sv:9]
	Parameter BITLENGTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sl2__parameterized0' (4#1) [C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/sl2.sv:9]
INFO: [Synth 8-6157] synthesizing module 'flopr' [C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/flopr.sv:9]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'flopr' (5#1) [C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/flopr.sv:9]
INFO: [Synth 8-6157] synthesizing module 'regfile' [C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/regfile.sv:9]
INFO: [Synth 8-6155] done synthesizing module 'regfile' (6#1) [C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/regfile.sv:9]
INFO: [Synth 8-6157] synthesizing module 'mux2__parameterized0' [C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/mux2.sv:9]
	Parameter WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mux2__parameterized0' (6#1) [C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/mux2.sv:9]
INFO: [Synth 8-6157] synthesizing module 'mux4' [C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/mux4.sv:13]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-226] default block is never used [C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/mux4.sv:20]
INFO: [Synth 8-6155] done synthesizing module 'mux4' (7#1) [C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/mux4.sv:13]
INFO: [Synth 8-6157] synthesizing module 'mux3' [C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/mux3.sv:13]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mux3' (8#1) [C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/mux3.sv:13]
INFO: [Synth 8-6157] synthesizing module 'alu' [C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/alu.sv:9]
INFO: [Synth 8-6155] done synthesizing module 'alu' (9#1) [C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/alu.sv:9]
INFO: [Synth 8-6155] done synthesizing module 'datapath' (10#1) [C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/datapath.sv:20]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2833.559 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2833.559 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2833.559 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 2833.559 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 2833.559 ; gain = 0.000
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 2833.559 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'datapath' [C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/datapath.sv:20]
INFO: [Synth 8-6157] synthesizing module 'flopenr' [C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/flopenr.sv:9]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'flopenr' (1#1) [C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/flopenr.sv:9]
INFO: [Synth 8-6157] synthesizing module 'mux2' [C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/mux2.sv:9]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mux2' (2#1) [C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/mux2.sv:9]
INFO: [Synth 8-6157] synthesizing module 'signext' [C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/signext.sv:10]
INFO: [Synth 8-6155] done synthesizing module 'signext' (3#1) [C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/signext.sv:10]
INFO: [Synth 8-6157] synthesizing module 'sl2' [C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/sl2.sv:9]
	Parameter BITLENGTH bound to: 28 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sl2' (4#1) [C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/sl2.sv:9]
INFO: [Synth 8-6157] synthesizing module 'sl2__parameterized0' [C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/sl2.sv:9]
	Parameter BITLENGTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sl2__parameterized0' (4#1) [C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/sl2.sv:9]
INFO: [Synth 8-6157] synthesizing module 'flopr' [C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/flopr.sv:9]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'flopr' (5#1) [C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/flopr.sv:9]
INFO: [Synth 8-6157] synthesizing module 'regfile' [C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/regfile.sv:9]
INFO: [Synth 8-6155] done synthesizing module 'regfile' (6#1) [C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/regfile.sv:9]
INFO: [Synth 8-6157] synthesizing module 'mux2__parameterized0' [C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/mux2.sv:9]
	Parameter WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mux2__parameterized0' (6#1) [C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/mux2.sv:9]
INFO: [Synth 8-6157] synthesizing module 'mux4' [C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/mux4.sv:13]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-226] default block is never used [C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/mux4.sv:20]
INFO: [Synth 8-6155] done synthesizing module 'mux4' (7#1) [C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/mux4.sv:13]
INFO: [Synth 8-6157] synthesizing module 'mux3' [C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/mux3.sv:13]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mux3' (8#1) [C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/mux3.sv:13]
INFO: [Synth 8-6157] synthesizing module 'alu' [C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/alu.sv:9]
INFO: [Synth 8-6155] done synthesizing module 'alu' (9#1) [C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/alu.sv:9]
INFO: [Synth 8-6155] done synthesizing module 'datapath' (10#1) [C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/datapath.sv:20]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2833.559 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2833.559 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2833.559 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 2833.559 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 2833.559 ; gain = 0.000
set_property top mips_multi [current_fileset]
update_compile_order -fileset sources_1
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 2833.559 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'mips_multi' [C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/mips_multi.sv:11]
INFO: [Synth 8-6157] synthesizing module 'controller' [C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/controller.sv:1]
INFO: [Synth 8-6157] synthesizing module 'maindec' [C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/maindec.sv:15]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/maindec.sv:104]
INFO: [Synth 8-6155] done synthesizing module 'maindec' (1#1) [C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/maindec.sv:15]
INFO: [Synth 8-6157] synthesizing module 'aludec' [C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/aludec.sv:8]
INFO: [Synth 8-6155] done synthesizing module 'aludec' (2#1) [C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/aludec.sv:8]
INFO: [Synth 8-6155] done synthesizing module 'controller' (3#1) [C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/controller.sv:1]
INFO: [Synth 8-6157] synthesizing module 'datapath' [C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/datapath.sv:20]
INFO: [Synth 8-6157] synthesizing module 'flopenr' [C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/flopenr.sv:9]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'flopenr' (4#1) [C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/flopenr.sv:9]
INFO: [Synth 8-6157] synthesizing module 'mux2' [C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/mux2.sv:9]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mux2' (5#1) [C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/mux2.sv:9]
INFO: [Synth 8-6157] synthesizing module 'signext' [C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/signext.sv:10]
INFO: [Synth 8-6155] done synthesizing module 'signext' (6#1) [C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/signext.sv:10]
INFO: [Synth 8-6157] synthesizing module 'sl2' [C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/sl2.sv:9]
	Parameter BITLENGTH bound to: 28 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sl2' (7#1) [C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/sl2.sv:9]
INFO: [Synth 8-6157] synthesizing module 'sl2__parameterized0' [C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/sl2.sv:9]
	Parameter BITLENGTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sl2__parameterized0' (7#1) [C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/sl2.sv:9]
INFO: [Synth 8-6157] synthesizing module 'flopr' [C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/flopr.sv:9]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'flopr' (8#1) [C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/flopr.sv:9]
INFO: [Synth 8-6157] synthesizing module 'regfile' [C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/regfile.sv:9]
INFO: [Synth 8-6155] done synthesizing module 'regfile' (9#1) [C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/regfile.sv:9]
INFO: [Synth 8-6157] synthesizing module 'mux2__parameterized0' [C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/mux2.sv:9]
	Parameter WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mux2__parameterized0' (9#1) [C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/mux2.sv:9]
INFO: [Synth 8-6157] synthesizing module 'mux4' [C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/mux4.sv:13]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-226] default block is never used [C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/mux4.sv:20]
INFO: [Synth 8-6155] done synthesizing module 'mux4' (10#1) [C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/mux4.sv:13]
INFO: [Synth 8-6157] synthesizing module 'mux3' [C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/mux3.sv:13]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mux3' (11#1) [C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/mux3.sv:13]
INFO: [Synth 8-6157] synthesizing module 'alu' [C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/alu.sv:9]
INFO: [Synth 8-6155] done synthesizing module 'alu' (12#1) [C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/alu.sv:9]
INFO: [Synth 8-6155] done synthesizing module 'datapath' (13#1) [C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/datapath.sv:20]
INFO: [Synth 8-6155] done synthesizing module 'mips_multi' (14#1) [C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/mips_multi.sv:11]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 2833.559 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 2833.559 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 2833.559 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 2833.559 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 2833.559 ; gain = 0.000
set_property top mips_multi_top [current_fileset]
update_compile_order -fileset sources_1
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 2833.559 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'mips_multi_top' [C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/mips_multi_top.sv:11]
INFO: [Synth 8-6157] synthesizing module 'mips_multi' [C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/mips_multi.sv:11]
INFO: [Synth 8-6157] synthesizing module 'controller' [C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/controller.sv:1]
INFO: [Synth 8-6157] synthesizing module 'maindec' [C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/maindec.sv:15]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/maindec.sv:104]
INFO: [Synth 8-6155] done synthesizing module 'maindec' (1#1) [C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/maindec.sv:15]
INFO: [Synth 8-6157] synthesizing module 'aludec' [C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/aludec.sv:8]
INFO: [Synth 8-6155] done synthesizing module 'aludec' (2#1) [C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/aludec.sv:8]
INFO: [Synth 8-6155] done synthesizing module 'controller' (3#1) [C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/controller.sv:1]
INFO: [Synth 8-6157] synthesizing module 'datapath' [C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/datapath.sv:20]
INFO: [Synth 8-6157] synthesizing module 'flopenr' [C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/flopenr.sv:9]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'flopenr' (4#1) [C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/flopenr.sv:9]
INFO: [Synth 8-6157] synthesizing module 'mux2' [C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/mux2.sv:9]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mux2' (5#1) [C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/mux2.sv:9]
INFO: [Synth 8-6157] synthesizing module 'signext' [C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/signext.sv:10]
INFO: [Synth 8-6155] done synthesizing module 'signext' (6#1) [C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/signext.sv:10]
INFO: [Synth 8-6157] synthesizing module 'sl2' [C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/sl2.sv:9]
	Parameter BITLENGTH bound to: 28 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sl2' (7#1) [C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/sl2.sv:9]
INFO: [Synth 8-6157] synthesizing module 'sl2__parameterized0' [C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/sl2.sv:9]
	Parameter BITLENGTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sl2__parameterized0' (7#1) [C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/sl2.sv:9]
INFO: [Synth 8-6157] synthesizing module 'flopr' [C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/flopr.sv:9]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'flopr' (8#1) [C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/flopr.sv:9]
INFO: [Synth 8-6157] synthesizing module 'regfile' [C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/regfile.sv:9]
INFO: [Synth 8-6155] done synthesizing module 'regfile' (9#1) [C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/regfile.sv:9]
INFO: [Synth 8-6157] synthesizing module 'mux2__parameterized0' [C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/mux2.sv:9]
	Parameter WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mux2__parameterized0' (9#1) [C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/mux2.sv:9]
INFO: [Synth 8-6157] synthesizing module 'mux4' [C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/mux4.sv:13]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-226] default block is never used [C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/mux4.sv:20]
INFO: [Synth 8-6155] done synthesizing module 'mux4' (10#1) [C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/mux4.sv:13]
INFO: [Synth 8-6157] synthesizing module 'mux3' [C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/mux3.sv:13]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mux3' (11#1) [C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/mux3.sv:13]
INFO: [Synth 8-6157] synthesizing module 'alu' [C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/alu.sv:9]
INFO: [Synth 8-6155] done synthesizing module 'alu' (12#1) [C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/alu.sv:9]
INFO: [Synth 8-6155] done synthesizing module 'datapath' (13#1) [C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/datapath.sv:20]
INFO: [Synth 8-6155] done synthesizing module 'mips_multi' (14#1) [C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/mips_multi.sv:11]
INFO: [Synth 8-6157] synthesizing module 'mem' [C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/mem.sv:12]
INFO: [Synth 8-3876] $readmem data file 'memfile.dat' is read successfully [C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/mem.sv:22]
INFO: [Synth 8-6155] done synthesizing module 'mem' (15#1) [C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/mem.sv:12]
INFO: [Synth 8-6155] done synthesizing module 'mips_multi_top' (16#1) [C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/mips_multi_top.sv:11]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2833.559 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2833.559 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2833.559 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 2833.559 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 2833.559 ; gain = 0.000
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/otienom/Documents/ece212_alex_maurice/lab10/lab10.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'mips_multi_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/otienom/Documents/ece212_alex_maurice/lab10/lab10.sim/sim_1/behav/xsim/memfile.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/otienom/Documents/ece212_alex_maurice/lab10/lab10.sim/sim_1/behav/xsim/memfile.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/otienom/Documents/ece212_alex_maurice/lab10/lab10.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj mips_multi_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/mips_decls_p.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/aludec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/datapath.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/flopenr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/flopr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/maindec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/mips_multi.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_multi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/mux2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/mux3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/mux4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/regfile.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/signext.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/sl2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/mips_multi_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_multi_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/otienom/Documents/ece212_alex_maurice/lab10/lab10.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/otienom/Documents/ece212_alex_maurice/lab10/lab10.sim/sim_1/behav/xsim'
"xelab -wto 77854132918a445ca70f08864f328f21 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot mips_multi_top_behav xil_defaultlib.mips_multi_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 77854132918a445ca70f08864f328f21 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot mips_multi_top_behav xil_defaultlib.mips_multi_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 26 differs from formal bit length 28 for port 'a' [C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/datapath.sv:87]
WARNING: [VRFC 10-3091] actual bit length 31 differs from formal bit length 32 for port 'd1' [C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/datapath.sv:98]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/otienom/Documents/ece212_alex_maurice/lab10/lab10.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/otienom/Documents/ece212_alex_maurice/lab10/lab10.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.mips_decls_p
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.flopenr(WIDTH=32)
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.sl2(BITLENGTH=28)
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.flopr(WIDTH=32)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.mux4
Compiling module xil_defaultlib.mux3
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips_multi
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.mips_multi_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot mips_multi_top_behav

****** Webtalk v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source C:/Users/otienom/Documents/ece212_alex_maurice/lab10/lab10.sim/sim_1/behav/xsim/xsim.dir/mips_multi_top_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Dec 13 18:37:10 2023...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/otienom/Documents/ece212_alex_maurice/lab10/lab10.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "mips_multi_top_behav -key {Behavioral:sim_1:Functional:mips_multi_top} -tclbatch {mips_multi_top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source mips_multi_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'mips_multi_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 2833.559 ; gain = 0.000
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/tetbench_tb.sv w ]
add_files -fileset sim_1 C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/tetbench_tb.sv
update_compile_order -fileset sim_1
set_property top tetbench_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
export_ip_user_files -of_objects  [get_files C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/controller_tb.sv] -no_script -reset -force -quiet
remove_files  C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/controller_tb.sv
update_compile_order -fileset sim_1
export_ip_user_files -of_objects  [get_files C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/testbench.sv] -no_script -reset -force -quiet
remove_files  -fileset sim_1 C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/testbench.sv
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/tetbench.sv
update_compile_order -fileset sim_1
export_ip_user_files -of_objects  [get_files C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/tetbench_tb.sv] -no_script -reset -force -quiet
remove_files  -fileset sim_1 C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/tetbench_tb.sv
launch_simulation
Command: launch_simulation 
boost::filesystem::remove: The process cannot access the file because it is being used by another process: "C:/Users/otienom/Documents/ece212_alex_maurice/lab10/lab10.sim/sim_1/behav/xsim/simulate.log"
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/otienom/Documents/ece212_alex_maurice/lab10/lab10.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/otienom/Documents/ece212_alex_maurice/lab10/lab10.sim/sim_1/behav/xsim/memfile.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/otienom/Documents/ece212_alex_maurice/lab10/lab10.sim/sim_1/behav/xsim/memfile.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/otienom/Documents/ece212_alex_maurice/lab10/lab10.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/tetbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/otienom/Documents/ece212_alex_maurice/lab10/lab10.sim/sim_1/behav/xsim'
"xelab -wto 77854132918a445ca70f08864f328f21 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 77854132918a445ca70f08864f328f21 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3180] cannot find port 'dataadr' on this module [C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/tetbench.sv:23]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/otienom/Documents/ece212_alex_maurice/lab10/lab10.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/otienom/Documents/ece212_alex_maurice/lab10/lab10.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/otienom/Documents/ece212_alex_maurice/lab10/lab10.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/otienom/Documents/ece212_alex_maurice/lab10/lab10.sim/sim_1/behav/xsim/memfile.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/otienom/Documents/ece212_alex_maurice/lab10/lab10.sim/sim_1/behav/xsim/memfile.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/otienom/Documents/ece212_alex_maurice/lab10/lab10.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/mips_decls_p.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/aludec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/datapath.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/flopenr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/flopr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/maindec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/mips_multi.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_multi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/mips_multi_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_multi_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/mux2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/mux3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/mux4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/regfile.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/signext.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/sl2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/tetbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/otienom/Documents/ece212_alex_maurice/lab10/lab10.sim/sim_1/behav/xsim'
"xelab -wto 77854132918a445ca70f08864f328f21 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 77854132918a445ca70f08864f328f21 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 26 differs from formal bit length 28 for port 'a' [C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/datapath.sv:87]
WARNING: [VRFC 10-3091] actual bit length 31 differs from formal bit length 32 for port 'd1' [C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/datapath.sv:98]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/otienom/Documents/ece212_alex_maurice/lab10/lab10.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/otienom/Documents/ece212_alex_maurice/lab10/lab10.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.mips_decls_p
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.flopenr(WIDTH=32)
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.sl2(BITLENGTH=28)
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.flopr(WIDTH=32)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.mux4
Compiling module xil_defaultlib.mux3
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips_multi
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.mips_multi_top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav

****** Webtalk v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source C:/Users/otienom/Documents/ece212_alex_maurice/lab10/lab10.sim/sim_1/behav/xsim/xsim.dir/testbench_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Dec 13 18:46:22 2023...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/otienom/Documents/ece212_alex_maurice/lab10/lab10.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 2833.559 ; gain = 0.000
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/testbench/DUV}} 
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/testbench/DUV/U_MIPS/U_DP}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
$stop called at time : 1010 ns : File "C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/tetbench.sv" Line 53
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/testbench/DUV/U_MIPS/U_CTL/U_MAINDEC/state}} 
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/otienom/Documents/ece212_alex_maurice/lab10/lab10.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/otienom/Documents/ece212_alex_maurice/lab10/lab10.sim/sim_1/behav/xsim/memfile.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/otienom/Documents/ece212_alex_maurice/lab10/lab10.sim/sim_1/behav/xsim/memfile.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/otienom/Documents/ece212_alex_maurice/lab10/lab10.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj testbench_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/otienom/Documents/ece212_alex_maurice/lab10/lab10.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/otienom/Documents/ece212_alex_maurice/lab10/lab10.sim/sim_1/behav/xsim'
"xelab -wto 77854132918a445ca70f08864f328f21 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 77854132918a445ca70f08864f328f21 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 26 differs from formal bit length 28 for port 'a' [C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/datapath.sv:87]
WARNING: [VRFC 10-3091] actual bit length 31 differs from formal bit length 32 for port 'd1' [C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/datapath.sv:98]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2833.559 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/otienom/Documents/ece212_alex_maurice/lab10/lab10.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/otienom/Documents/ece212_alex_maurice/lab10/lab10.sim/sim_1/behav/xsim/memfile.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/otienom/Documents/ece212_alex_maurice/lab10/lab10.sim/sim_1/behav/xsim/memfile.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/otienom/Documents/ece212_alex_maurice/lab10/lab10.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/mips_decls_p.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/aludec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/datapath.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/flopenr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/flopr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/maindec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/mips_multi.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_multi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/mips_multi_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_multi_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/mux2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/mux3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/mux4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/regfile.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/signext.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/sl2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/tetbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/otienom/Documents/ece212_alex_maurice/lab10/lab10.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/otienom/Documents/ece212_alex_maurice/lab10/lab10.sim/sim_1/behav/xsim'
"xelab -wto 77854132918a445ca70f08864f328f21 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 77854132918a445ca70f08864f328f21 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 26 differs from formal bit length 28 for port 'a' [C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/datapath.sv:87]
WARNING: [VRFC 10-3091] actual bit length 31 differs from formal bit length 32 for port 'd1' [C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/datapath.sv:98]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/otienom/Documents/ece212_alex_maurice/lab10/lab10.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/otienom/Documents/ece212_alex_maurice/lab10/lab10.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.mips_decls_p
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.flopenr(WIDTH=32)
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.sl2(BITLENGTH=28)
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.flopr(WIDTH=32)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.mux4
Compiling module xil_defaultlib.mux3
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips_multi
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.mips_multi_top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 3067.594 ; gain = 0.000
save_wave_config {C:/Users/otienom/Documents/ece212_alex_maurice/lab10/testbench_behav.wcfg}
add_files -fileset sim_1 -norecurse C:/Users/otienom/Documents/ece212_alex_maurice/lab10/testbench_behav.wcfg
set_property xsim.view C:/Users/otienom/Documents/ece212_alex_maurice/lab10/testbench_behav.wcfg [get_filesets sim_1]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/otienom/Documents/ece212_alex_maurice/lab10/lab10.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/otienom/Documents/ece212_alex_maurice/lab10/lab10.sim/sim_1/behav/xsim/memfile.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/otienom/Documents/ece212_alex_maurice/lab10/lab10.sim/sim_1/behav/xsim/memfile.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/otienom/Documents/ece212_alex_maurice/lab10/lab10.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/mips_decls_p.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/aludec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/datapath.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/flopenr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/flopr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/maindec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/mips_multi.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_multi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/mips_multi_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_multi_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/mux2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/mux3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/mux4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/regfile.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/signext.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/sl2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/tetbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/otienom/Documents/ece212_alex_maurice/lab10/lab10.sim/sim_1/behav/xsim'
"xelab -wto 77854132918a445ca70f08864f328f21 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 77854132918a445ca70f08864f328f21 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 26 differs from formal bit length 28 for port 'a' [C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/datapath.sv:87]
WARNING: [VRFC 10-3091] actual bit length 31 differs from formal bit length 32 for port 'd1' [C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/datapath.sv:98]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/otienom/Documents/ece212_alex_maurice/lab10/lab10.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/otienom/Documents/ece212_alex_maurice/lab10/lab10.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.mips_decls_p
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.flopenr(WIDTH=32)
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.sl2(BITLENGTH=28)
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.flopr(WIDTH=32)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.mux4
Compiling module xil_defaultlib.mux3
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips_multi
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.mips_multi_top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/otienom/Documents/ece212_alex_maurice/lab10/lab10.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -view {C:/Users/otienom/Documents/ece212_alex_maurice/lab10/testbench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
open_wave_config C:/Users/otienom/Documents/ece212_alex_maurice/lab10/testbench_behav.wcfg
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 3782.242 ; gain = 0.000
set_property top mux3 [current_fileset]
update_compile_order -fileset sources_1
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3782.242 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'mux3' [C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/mux3.sv:13]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mux3' (1#1) [C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/mux3.sv:13]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 3782.242 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 3782.242 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 3782.242 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 3782.242 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 3782.242 ; gain = 0.000
set_property top mips_multi_top [current_fileset]
update_compile_order -fileset sources_1
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3782.242 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'mips_multi_top' [C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/mips_multi_top.sv:11]
INFO: [Synth 8-6157] synthesizing module 'mips_multi' [C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/mips_multi.sv:11]
INFO: [Synth 8-6157] synthesizing module 'controller' [C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/controller.sv:1]
INFO: [Synth 8-6157] synthesizing module 'maindec' [C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/maindec.sv:15]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/maindec.sv:104]
INFO: [Synth 8-6155] done synthesizing module 'maindec' (1#1) [C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/maindec.sv:15]
INFO: [Synth 8-6157] synthesizing module 'aludec' [C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/aludec.sv:8]
INFO: [Synth 8-6155] done synthesizing module 'aludec' (2#1) [C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/aludec.sv:8]
INFO: [Synth 8-6155] done synthesizing module 'controller' (3#1) [C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/controller.sv:1]
INFO: [Synth 8-6157] synthesizing module 'datapath' [C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/datapath.sv:20]
INFO: [Synth 8-6157] synthesizing module 'flopenr' [C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/flopenr.sv:9]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'flopenr' (4#1) [C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/flopenr.sv:9]
INFO: [Synth 8-6157] synthesizing module 'mux2' [C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/mux2.sv:9]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mux2' (5#1) [C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/mux2.sv:9]
INFO: [Synth 8-6157] synthesizing module 'signext' [C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/signext.sv:10]
INFO: [Synth 8-6155] done synthesizing module 'signext' (6#1) [C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/signext.sv:10]
INFO: [Synth 8-6157] synthesizing module 'sl2' [C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/sl2.sv:9]
	Parameter BITLENGTH bound to: 28 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sl2' (7#1) [C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/sl2.sv:9]
INFO: [Synth 8-6157] synthesizing module 'sl2__parameterized0' [C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/sl2.sv:9]
	Parameter BITLENGTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sl2__parameterized0' (7#1) [C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/sl2.sv:9]
INFO: [Synth 8-6157] synthesizing module 'flopr' [C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/flopr.sv:9]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'flopr' (8#1) [C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/flopr.sv:9]
INFO: [Synth 8-6157] synthesizing module 'regfile' [C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/regfile.sv:9]
INFO: [Synth 8-6155] done synthesizing module 'regfile' (9#1) [C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/regfile.sv:9]
INFO: [Synth 8-6157] synthesizing module 'mux2__parameterized0' [C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/mux2.sv:9]
	Parameter WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mux2__parameterized0' (9#1) [C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/mux2.sv:9]
INFO: [Synth 8-6157] synthesizing module 'mux4' [C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/mux4.sv:13]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-226] default block is never used [C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/mux4.sv:20]
INFO: [Synth 8-6155] done synthesizing module 'mux4' (10#1) [C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/mux4.sv:13]
INFO: [Synth 8-6157] synthesizing module 'mux3' [C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/mux3.sv:13]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mux3' (11#1) [C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/mux3.sv:13]
INFO: [Synth 8-6157] synthesizing module 'alu' [C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/alu.sv:9]
INFO: [Synth 8-6155] done synthesizing module 'alu' (12#1) [C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/alu.sv:9]
INFO: [Synth 8-6155] done synthesizing module 'datapath' (13#1) [C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/datapath.sv:20]
INFO: [Synth 8-6155] done synthesizing module 'mips_multi' (14#1) [C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/mips_multi.sv:11]
INFO: [Synth 8-6157] synthesizing module 'mem' [C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/mem.sv:12]
INFO: [Synth 8-3876] $readmem data file 'memfile.dat' is read successfully [C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/mem.sv:22]
INFO: [Synth 8-6155] done synthesizing module 'mem' (15#1) [C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/mem.sv:12]
INFO: [Synth 8-6155] done synthesizing module 'mips_multi_top' (16#1) [C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/mips_multi_top.sv:11]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 3782.242 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 3782.242 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 3782.242 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 3782.242 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 3782.242 ; gain = 0.000
current_wave_config {testbench_behav.wcfg}
testbench_behav.wcfg
add_wave {{/testbench/DUV/U_MIPS/U_DP/A}} 
current_wave_config {testbench_behav.wcfg}
testbench_behav.wcfg
add_wave {{/testbench/DUV/U_MIPS/U_DP/B}} 
current_wave_config {testbench_behav.wcfg}
testbench_behav.wcfg
add_wave {{/testbench/DUV/U_MIPS/U_DP/srca}} 
current_wave_config {testbench_behav.wcfg}
testbench_behav.wcfg
add_wave {{/testbench/DUV/U_MIPS/U_DP/srcb}} 
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/otienom/Documents/ece212_alex_maurice/lab10/lab10.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/otienom/Documents/ece212_alex_maurice/lab10/lab10.sim/sim_1/behav/xsim/memfile.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/otienom/Documents/ece212_alex_maurice/lab10/lab10.sim/sim_1/behav/xsim/memfile.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/otienom/Documents/ece212_alex_maurice/lab10/lab10.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj testbench_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/otienom/Documents/ece212_alex_maurice/lab10/lab10.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/otienom/Documents/ece212_alex_maurice/lab10/lab10.sim/sim_1/behav/xsim'
"xelab -wto 77854132918a445ca70f08864f328f21 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 77854132918a445ca70f08864f328f21 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 26 differs from formal bit length 28 for port 'a' [C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/datapath.sv:87]
WARNING: [VRFC 10-3091] actual bit length 31 differs from formal bit length 32 for port 'd1' [C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/datapath.sv:98]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 3782.242 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/otienom/Documents/ece212_alex_maurice/lab10/lab10.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/otienom/Documents/ece212_alex_maurice/lab10/lab10.sim/sim_1/behav/xsim/memfile.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/otienom/Documents/ece212_alex_maurice/lab10/lab10.sim/sim_1/behav/xsim/memfile.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/otienom/Documents/ece212_alex_maurice/lab10/lab10.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/mips_decls_p.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/aludec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/datapath.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/flopenr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/flopr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/maindec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/mips_multi.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_multi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/mips_multi_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_multi_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/mux2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/mux3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/mux4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/regfile.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/signext.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/sl2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/tetbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/otienom/Documents/ece212_alex_maurice/lab10/lab10.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/otienom/Documents/ece212_alex_maurice/lab10/lab10.sim/sim_1/behav/xsim'
"xelab -wto 77854132918a445ca70f08864f328f21 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 77854132918a445ca70f08864f328f21 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 26 differs from formal bit length 28 for port 'a' [C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/datapath.sv:87]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/otienom/Documents/ece212_alex_maurice/lab10/lab10.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/otienom/Documents/ece212_alex_maurice/lab10/lab10.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.mips_decls_p
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.flopenr(WIDTH=32)
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.sl2(BITLENGTH=28)
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.flopr(WIDTH=32)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.mux4
Compiling module xil_defaultlib.mux3
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips_multi
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.mips_multi_top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
Simulation failed
$stop called at time : 125 ns : File "C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/tetbench.sv" Line 42
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 3782.242 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/otienom/Documents/ece212_alex_maurice/lab10/lab10.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/otienom/Documents/ece212_alex_maurice/lab10/lab10.sim/sim_1/behav/xsim/memfile.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/otienom/Documents/ece212_alex_maurice/lab10/lab10.sim/sim_1/behav/xsim/memfile.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/otienom/Documents/ece212_alex_maurice/lab10/lab10.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/mips_decls_p.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/aludec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/datapath.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/flopenr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/flopr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/maindec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/mips_multi.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_multi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/mips_multi_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_multi_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/mux2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/mux3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/mux4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/regfile.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/signext.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/sl2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/tetbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/otienom/Documents/ece212_alex_maurice/lab10/lab10.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/otienom/Documents/ece212_alex_maurice/lab10/lab10.sim/sim_1/behav/xsim'
"xelab -wto 77854132918a445ca70f08864f328f21 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 77854132918a445ca70f08864f328f21 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 26 differs from formal bit length 28 for port 'a' [C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/datapath.sv:87]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/otienom/Documents/ece212_alex_maurice/lab10/lab10.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/otienom/Documents/ece212_alex_maurice/lab10/lab10.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.mips_decls_p
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.flopenr(WIDTH=32)
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.sl2(BITLENGTH=28)
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.flopr(WIDTH=32)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.mux4
Compiling module xil_defaultlib.mux3
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips_multi
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.mips_multi_top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
Simulation failed
$stop called at time : 635 ns : File "C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/tetbench.sv" Line 42
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 3858.648 ; gain = 0.000
run all
$stop called at time : 1010 ns : File "C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/tetbench.sv" Line 53
current_wave_config {testbench_behav.wcfg}
testbench_behav.wcfg
add_wave {{/testbench/DUV/U_MIPS/U_DP/aluresult}} 
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/otienom/Documents/ece212_alex_maurice/lab10/lab10.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/otienom/Documents/ece212_alex_maurice/lab10/lab10.sim/sim_1/behav/xsim/memfile.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/otienom/Documents/ece212_alex_maurice/lab10/lab10.sim/sim_1/behav/xsim/memfile.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/otienom/Documents/ece212_alex_maurice/lab10/lab10.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj testbench_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/otienom/Documents/ece212_alex_maurice/lab10/lab10.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/otienom/Documents/ece212_alex_maurice/lab10/lab10.sim/sim_1/behav/xsim'
"xelab -wto 77854132918a445ca70f08864f328f21 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 77854132918a445ca70f08864f328f21 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 26 differs from formal bit length 28 for port 'a' [C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/datapath.sv:87]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
Simulation failed
$stop called at time : 635 ns : File "C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/tetbench.sv" Line 42
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 3859.844 ; gain = 0.000
run all
$stop called at time : 1010 ns : File "C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/tetbench.sv" Line 53
current_wave_config {testbench_behav.wcfg}
testbench_behav.wcfg
add_wave {{/testbench/DUV/U_MIPS/U_DP/U_REGFILE/rf[2]}} 
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/otienom/Documents/ece212_alex_maurice/lab10/lab10.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/otienom/Documents/ece212_alex_maurice/lab10/lab10.sim/sim_1/behav/xsim/memfile.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/otienom/Documents/ece212_alex_maurice/lab10/lab10.sim/sim_1/behav/xsim/memfile.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/otienom/Documents/ece212_alex_maurice/lab10/lab10.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj testbench_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/otienom/Documents/ece212_alex_maurice/lab10/lab10.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/otienom/Documents/ece212_alex_maurice/lab10/lab10.sim/sim_1/behav/xsim'
"xelab -wto 77854132918a445ca70f08864f328f21 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 77854132918a445ca70f08864f328f21 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 26 differs from formal bit length 28 for port 'a' [C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/datapath.sv:87]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
Simulation failed
$stop called at time : 635 ns : File "C:/Users/otienom/Documents/ece212_alex_maurice/lab10/sv/tetbench.sv" Line 42
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 3859.844 ; gain = 0.000
