// Seed: 97451525
module module_0 (
    output uwire id_0,
    output tri id_1
    , id_14,
    input supply1 id_2,
    output tri id_3,
    output tri0 id_4,
    input tri0 id_5,
    output tri0 id_6,
    input tri id_7,
    input tri id_8,
    input wand id_9,
    input wand id_10,
    input supply0 id_11,
    output wand id_12
);
endmodule
module module_1 (
    input tri1 id_0,
    input tri1 id_1,
    output wor id_2,
    output tri id_3,
    input wand id_4,
    input wand id_5
    , id_14,
    input wand id_6
    , id_15,
    input supply1 id_7,
    output tri1 id_8,
    input supply1 id_9,
    output supply1 id_10,
    output wire id_11,
    output wand id_12
);
  supply1 id_16 = -1;
  xor primCall (id_12, id_4, id_0, id_1, id_15, id_5);
  module_0 modCall_1 (
      id_12,
      id_10,
      id_0,
      id_10,
      id_11,
      id_1,
      id_11,
      id_4,
      id_0,
      id_9,
      id_0,
      id_6,
      id_12
  );
  assign modCall_1.id_1 = 0;
endmodule
