

================================================================
== Vivado HLS Report for 'attention'
================================================================
* Date:           Fri Nov 29 11:38:02 2024

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        attention_full.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.750 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +----------+----------+-----------+-----------+----------+----------+---------+
    |   Latency (cycles)  |   Latency (absolute)  |       Interval      | Pipeline|
    |    min   |    max   |    min    |    max    |    min   |    max   |   Type  |
    +----------+----------+-----------+-----------+----------+----------+---------+
    |  14855014|  36088678| 0.149 sec | 0.361 sec |  14855014|  36088678|   none  |
    +----------+----------+-----------+-----------+----------+----------+---------+

    + Detail: 
        * Instance: 
        +---------------------------------+----------------------+---------+---------+-----------+-----------+---------+---------+---------+
        |                                 |                      |  Latency (cycles) |   Latency (absolute)  |      Interval     | Pipeline|
        |             Instance            |        Module        |   min   |   max   |    min    |    max    |   min   |   max   |   Type  |
        +---------------------------------+----------------------+---------+---------+-----------+-----------+---------+---------+---------+
        |grp_rms_norm_1536_s_fu_349       |rms_norm_1536_s       |    20028|    20028|  0.200 ms |  0.200 ms |    20028|    20028|   none  |
        |grp_softmax_1_16_6_s_fu_358      |softmax_1_16_6_s      |     7057|     7057| 70.570 us | 70.570 us |     7057|     7057|   none  |
        |grp_linear_forward_no_mu_fu_369  |linear_forward_no_mu  |  3658753|  8967169| 36.588 ms | 89.672 ms |  3658753|  8967169|   none  |
        |grp_quantize_activation_fu_387   |quantize_activation   |    12332|    12332|  0.123 ms |  0.123 ms |    12332|    12332|   none  |
        |grp_apply_rotary_pos_emb_fu_394  |apply_rotary_pos_emb  |     8514|     8514| 85.140 us | 85.140 us |     8514|     8514|   none  |
        |grp_GEMM_3D_float_fu_406         |GEMM_3D_float         |    46305|    46305|  0.463 ms |  0.463 ms |    46305|    46305|   none  |
        |grp_GEMM_3D_float_1_fu_413       |GEMM_3D_float_1       |    49185|    49185|  0.492 ms |  0.492 ms |    49185|    49185|   none  |
        |grp_cache_update_fu_420          |cache_update          |    18657|    18657|  0.187 ms |  0.187 ms |    18657|    18657|   none  |
        |grp_transpose_last_two_d_fu_429  |transpose_last_two_d  |    18657|    18657|  0.187 ms |  0.187 ms |    18657|    18657|   none  |
        |grp_reshape_2D_to_3D_fu_435      |reshape_2D_to_3D      |     3105|     3105| 31.050 us | 31.050 us |     3105|     3105|   none  |
        |grp_init_2d_mem_fu_441           |init_2d_mem           |     1537|     1537| 15.370 us | 15.370 us |     1537|     1537|   none  |
        |grp_init_2d_mem_fu_446           |init_2d_mem           |     1537|     1537| 15.370 us | 15.370 us |     1537|     1537|   none  |
        |grp_init_2d_mem_fu_451           |init_2d_mem           |     1537|     1537| 15.370 us | 15.370 us |     1537|     1537|   none  |
        +---------------------------------+----------------------+---------+---------+-----------+-----------+---------+---------+---------+

        * Loop: 
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                      |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |       Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- INIT_2D_MEM_LOOP_2  |     1536|     1536|         1|          -|          -|  1536|    no    |
        |- SF_LOOP_1           |      704|      704|        44|          -|          -|    16|    no    |
        | + SF_LOOP_3          |       42|       42|         7|          -|          -|     6|    no    |
        |- ATTN_2D_LOOP_2      |     3104|     3104|       194|          -|          -|    16|    no    |
        | + ATTN_2D_LOOP_3     |      192|      192|         2|          -|          -|    96|    no    |
        |- INIT_2D_MEM_LOOP_2  |     1536|     1536|         1|          -|          -|  1536|    no    |
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    485|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |       21|     77|   10696|  14627|    0|
|Memory           |     2272|      -|       0|      0|    0|
|Multiplexer      |        -|      -|       -|   1513|    -|
|Register         |        -|      -|     420|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |     2293|     77|   11116|  16625|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |      818|     35|      10|     31|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------+----------------------+---------+-------+------+------+-----+
    |             Instance            |        Module        | BRAM_18K| DSP48E|  FF  |  LUT | URAM|
    +---------------------------------+----------------------+---------+-------+------+------+-----+
    |grp_GEMM_3D_float_fu_406         |GEMM_3D_float         |        0|      5|   269|   341|    0|
    |grp_GEMM_3D_float_1_fu_413       |GEMM_3D_float_1       |        0|      5|   273|   328|    0|
    |grp_apply_rotary_pos_emb_fu_394  |apply_rotary_pos_emb  |       12|      8|   680|   703|    0|
    |grp_cache_update_fu_420          |cache_update          |        0|      0|    94|   345|    0|
    |dut_mul_58ns_56s_IfE_U53         |dut_mul_58ns_56s_IfE  |        0|     10|   230|   165|    0|
    |grp_init_2d_mem_fu_441           |init_2d_mem           |        0|      0|    13|    50|    0|
    |grp_init_2d_mem_fu_446           |init_2d_mem           |        0|      0|    13|    50|    0|
    |grp_init_2d_mem_fu_451           |init_2d_mem           |        0|      0|    13|    50|    0|
    |grp_linear_forward_no_mu_fu_369  |linear_forward_no_mu  |        0|      3|  1045|  1156|    0|
    |grp_quantize_activation_fu_387   |quantize_activation   |        0|      5|   920|  1042|    0|
    |grp_reshape_2D_to_3D_fu_435      |reshape_2D_to_3D      |        0|      0|    54|   145|    0|
    |grp_rms_norm_1536_s_fu_349       |rms_norm_1536_s       |        0|     23|  4845|  8181|    0|
    |grp_softmax_1_16_6_s_fu_358      |softmax_1_16_6_s      |        9|     18|  2166|  1801|    0|
    |grp_transpose_last_two_d_fu_429  |transpose_last_two_d  |        0|      0|    81|   270|    0|
    +---------------------------------+----------------------+---------+-------+------+------+-----+
    |Total                            |                      |       21|     77| 10696| 14627|    0|
    +---------------------------------+----------------------+---------+-------+------+------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +------------------------+----------------------+---------+---+----+-----+--------+-----+------+-------------+
    |         Memory         |        Module        | BRAM_18K| FF| LUT| URAM|  Words | Bits| Banks| W*Bits*Banks|
    +------------------------+----------------------+---------+---+----+-----+--------+-----+------+-------------+
    |q_proj_re_0_V_U         |apply_rotary_pos_ibs  |        5|  0|   0|    0|    1536|   40|     1|        61440|
    |k_proj_re_0_V_U         |apply_rotary_pos_ibs  |        5|  0|   0|    0|    1536|   40|     1|        61440|
    |v_proj_re_0_V_U         |apply_rotary_pos_ibs  |        5|  0|   0|    0|    1536|   40|     1|        61440|
    |v_proj_0_V_U            |apply_rotary_pos_ibs  |        5|  0|   0|    0|    1536|   40|     1|        61440|
    |q_embed_0_V_U           |apply_rotary_pos_ibs  |        5|  0|   0|    0|    1536|   40|     1|        61440|
    |k_embed_0_V_U           |apply_rotary_pos_ibs  |        5|  0|   0|    0|    1536|   40|     1|        61440|
    |attn_output_0_U         |apply_rotary_pos_ibs  |        5|  0|   0|    0|    1536|   40|     1|        61440|
    |attn_output_2D_0_V_U    |apply_rotary_pos_ibs  |        5|  0|   0|    0|    1536|   40|     1|        61440|
    |attn_weights_0_V_U      |attention_attn_weEe0  |        2|  0|   0|    0|      96|   40|     1|         3840|
    |k_cache_upd_V_U         |attention_k_cacheBew  |       40|  0|   0|    0|    9216|   40|     1|       368640|
    |v_cache_upd_V_U         |attention_k_cacheBew  |       40|  0|   0|    0|    9216|   40|     1|       368640|
    |k_proj_transposed_V_U   |attention_k_cacheBew  |       40|  0|   0|    0|    9216|   40|     1|       368640|
    |k_cache_V_U             |attention_k_cache_V   |       20|  0|   0|    0|    7680|   40|     1|       307200|
    |k_weights_U             |attention_k_weights   |      512|  0|   0|    0|  589824|    8|     1|      4718592|
    |ln_weight_in_V_U        |attention_ln_weigqcK  |        5|  0|   0|    0|    1536|   40|     1|        61440|
    |ln_weight_V_U           |attention_ln_weigrcU  |        5|  0|   0|    0|    1536|   40|     1|        61440|
    |o_weights_U             |attention_o_weights   |      512|  0|   0|    0|  589824|    8|     1|      4718592|
    |q_proj_0_V_U            |attention_q_proj_wdI  |        5|  0|   0|    0|    1536|   40|     1|        61440|
    |k_proj_0_V_U            |attention_q_proj_wdI  |        5|  0|   0|    0|    1536|   40|     1|        61440|
    |q_weights_U             |attention_q_weights   |      512|  0|   0|    0|  589824|    8|     1|      4718592|
    |quantized_hidden_sta_U  |attention_quantizsc4  |        1|  0|   0|    0|    1536|    8|     1|        12288|
    |quantized_final_outp_U  |attention_quantizsc4  |        1|  0|   0|    0|    1536|    8|     1|        12288|
    |v_cache_V_U             |attention_v_cache_V   |       20|  0|   0|    0|    7680|   40|     1|       307200|
    |v_weights_U             |attention_v_weights   |      512|  0|   0|    0|  589824|    8|     1|      4718592|
    +------------------------+----------------------+---------+---+----+-----+--------+-----+------+-------------+
    |Total                   |                      |     2272|  0|   0|    0| 2423904|  768|    24|     21360384|
    +------------------------+----------------------+---------+---+----+-----+--------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+-----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT | Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+-----+------------+------------+
    |add_ln1265_fu_533_p2              |     +    |      0|  0|   15|           8|           8|
    |add_ln180_fu_523_p2               |     +    |      0|  0|   12|           3|           1|
    |add_ln203_fu_712_p2               |     +    |      0|  0|   12|          12|          12|
    |add_ln211_fu_625_p2               |     +    |      0|  0|   15|           5|           1|
    |add_ln212_fu_701_p2               |     +    |      0|  0|   15|           7|           1|
    |add_ln213_fu_707_p2               |     +    |      0|  0|   12|          12|          12|
    |add_ln37_1_fu_736_p2              |     +    |      0|  0|   13|          11|           1|
    |add_ln37_fu_468_p2                |     +    |      0|  0|   13|          11|           1|
    |h_fu_485_p2                       |     +    |      0|  0|   15|           5|           1|
    |sub_ln1148_fu_578_p2              |     -    |      0|  0|  120|           1|         113|
    |sub_ln1265_fu_511_p2              |     -    |      0|  0|   15|           8|           8|
    |sub_ln203_fu_685_p2               |     -    |      0|  0|   12|          12|          12|
    |sub_ln213_fu_659_p2               |     -    |      0|  0|   12|          12|          12|
    |sub_ln703_fu_602_p2               |     -    |      0|  0|   47|           1|          40|
    |icmp_ln178_fu_479_p2              |   icmp   |      0|  0|   11|           5|           6|
    |icmp_ln180_fu_517_p2              |   icmp   |      0|  0|    9|           3|           3|
    |icmp_ln211_fu_619_p2              |   icmp   |      0|  0|   11|           5|           6|
    |icmp_ln212_fu_695_p2              |   icmp   |      0|  0|   11|           7|           7|
    |icmp_ln37_1_fu_730_p2             |   icmp   |      0|  0|   13|          11|          11|
    |icmp_ln37_fu_462_p2               |   icmp   |      0|  0|   13|          11|          11|
    |ap_block_state10_on_subcall_done  |    or    |      0|  0|    2|           1|           1|
    |ap_block_state12_on_subcall_done  |    or    |      0|  0|    2|           1|           1|
    |ap_block_state16_on_subcall_done  |    or    |      0|  0|    2|           1|           1|
    |ap_block_state27_on_subcall_done  |    or    |      0|  0|    2|           1|           1|
    |ap_block_state35_on_subcall_done  |    or    |      0|  0|    2|           1|           1|
    |ap_block_state4_on_subcall_done   |    or    |      0|  0|    2|           1|           1|
    |select_ln1148_2_fu_611_p3         |  select  |      0|  0|   40|           1|          40|
    |select_ln1148_fu_593_p3           |  select  |      0|  0|   37|           1|          37|
    +----------------------------------+----------+-------+---+-----+------------+------------+
    |Total                             |          |      0|  0|  485|         158|         350|
    +----------------------------------+----------+-------+---+-----+------------+------------+

    * Multiplexer: 
    +---------------------------------------------------+-----+-----------+-----+-----------+
    |                        Name                       | LUT | Input Size| Bits| Total Bits|
    +---------------------------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                                          |  169|         38|    1|         38|
    |attn_output_0_address0                             |   15|          3|   11|         33|
    |attn_output_0_ce0                                  |   15|          3|    1|          3|
    |attn_output_0_we0                                  |    9|          2|    1|          2|
    |attn_output_2D_0_V_address0                        |   27|          5|   11|         55|
    |attn_output_2D_0_V_ce0                             |   27|          5|    1|          5|
    |attn_output_2D_0_V_d0                              |   21|          4|   40|        160|
    |attn_output_2D_0_V_we0                             |   21|          4|    1|          4|
    |attn_weights_0_V_address0                          |   33|          6|    7|         42|
    |attn_weights_0_V_ce0                               |   27|          5|    1|          5|
    |attn_weights_0_V_d0                                |   21|          4|   40|        160|
    |attn_weights_0_V_we0                               |   21|          4|    1|          4|
    |d101_0_0_reg_327                                   |    9|          2|    7|         14|
    |d_0_0_reg_305                                      |    9|          2|    3|          6|
    |final_output_0_V_address0                          |   15|          3|   11|         33|
    |final_output_0_V_ce0                               |   15|          3|    1|          3|
    |final_output_0_V_d0                                |   15|          3|   40|        120|
    |final_output_0_V_we0                               |   15|          3|    1|          3|
    |grp_cache_update_fu_420_cache_in_V_q0              |   15|          3|   40|        120|
    |grp_cache_update_fu_420_update_0_V_q0              |   15|          3|   40|        120|
    |grp_linear_forward_no_mu_fu_369_input_0_V_q0       |   15|          3|    8|         24|
    |grp_linear_forward_no_mu_fu_369_output_0_V_q0      |   27|          5|   40|        200|
    |grp_linear_forward_no_mu_fu_369_packed_weights_q0  |   27|          5|    8|         40|
    |grp_linear_forward_no_mu_fu_369_w_scale_V          |   27|          5|   22|        110|
    |grp_quantize_activation_fu_387_input_0_V_q0        |   15|          3|   40|        120|
    |grp_reshape_2D_to_3D_fu_435_input_0_V_q0           |   21|          4|   40|        160|
    |grp_rms_norm_1536_s_fu_349_input_0_V_q0            |   15|          3|   40|        120|
    |grp_rms_norm_1536_s_fu_349_weight_V_q0             |   15|          3|   40|        120|
    |h100_0_0_reg_316                                   |    9|          2|    5|         10|
    |h_0_reg_294                                        |    9|          2|    5|         10|
    |hidden_states_0_V_address0                         |   15|          3|   11|         33|
    |hidden_states_0_V_ce0                              |   15|          3|    1|          3|
    |hidden_states_0_V_we0                              |    9|          2|    1|          2|
    |j_0_0_i2_reg_338                                   |    9|          2|   11|         22|
    |j_0_0_i_reg_283                                    |    9|          2|   11|         22|
    |k_cache_V_ce0                                      |    9|          2|    1|          2|
    |k_cache_upd_V_address0                             |   15|          3|   14|         42|
    |k_cache_upd_V_ce0                                  |   15|          3|    1|          3|
    |k_cache_upd_V_we0                                  |    9|          2|    1|          2|
    |k_embed_0_V_address0                               |   15|          3|   11|         33|
    |k_embed_0_V_ce0                                    |   15|          3|    1|          3|
    |k_embed_0_V_we0                                    |    9|          2|    1|          2|
    |k_proj_0_V_address0                                |   15|          3|   11|         33|
    |k_proj_0_V_ce0                                     |   15|          3|    1|          3|
    |k_proj_0_V_ce1                                     |    9|          2|    1|          2|
    |k_proj_0_V_we0                                     |    9|          2|    1|          2|
    |k_proj_re_0_V_address0                             |   21|          4|   11|         44|
    |k_proj_re_0_V_ce0                                  |   21|          4|    1|          4|
    |k_proj_re_0_V_d0                                   |   15|          3|   40|        120|
    |k_proj_re_0_V_we0                                  |   15|          3|    1|          3|
    |k_proj_transposed_V_address0                       |   15|          3|   14|         42|
    |k_proj_transposed_V_ce0                            |   15|          3|    1|          3|
    |k_proj_transposed_V_we0                            |    9|          2|    1|          2|
    |k_weights_ce0                                      |    9|          2|    1|          2|
    |ln_weight_V_ce0                                    |    9|          2|    1|          2|
    |ln_weight_in_V_ce0                                 |    9|          2|    1|          2|
    |o_weights_ce0                                      |    9|          2|    1|          2|
    |q_embed_0_V_address0                               |   15|          3|   11|         33|
    |q_embed_0_V_ce0                                    |   15|          3|    1|          3|
    |q_embed_0_V_we0                                    |    9|          2|    1|          2|
    |q_proj_0_V_address0                                |   15|          3|   11|         33|
    |q_proj_0_V_ce0                                     |   15|          3|    1|          3|
    |q_proj_0_V_ce1                                     |    9|          2|    1|          2|
    |q_proj_0_V_we0                                     |    9|          2|    1|          2|
    |q_proj_re_0_V_address0                             |   21|          4|   11|         44|
    |q_proj_re_0_V_ce0                                  |   21|          4|    1|          4|
    |q_proj_re_0_V_d0                                   |   15|          3|   40|        120|
    |q_proj_re_0_V_we0                                  |   15|          3|    1|          3|
    |q_weights_ce0                                      |    9|          2|    1|          2|
    |quantized_final_outp_address0                      |   21|          4|   11|         44|
    |quantized_final_outp_ce0                           |   21|          4|    1|          4|
    |quantized_final_outp_d0                            |   15|          3|    8|         24|
    |quantized_final_outp_we0                           |   15|          3|    1|          3|
    |quantized_hidden_sta_address0                      |   21|          4|   11|         44|
    |quantized_hidden_sta_ce0                           |   21|          4|    1|          4|
    |quantized_hidden_sta_d0                            |   15|          3|    8|         24|
    |quantized_hidden_sta_we0                           |   15|          3|    1|          3|
    |v_cache_V_ce0                                      |    9|          2|    1|          2|
    |v_cache_upd_V_address0                             |   15|          3|   14|         42|
    |v_cache_upd_V_ce0                                  |   15|          3|    1|          3|
    |v_cache_upd_V_we0                                  |    9|          2|    1|          2|
    |v_proj_0_V_address0                                |   15|          3|   11|         33|
    |v_proj_0_V_ce0                                     |   15|          3|    1|          3|
    |v_proj_0_V_we0                                     |    9|          2|    1|          2|
    |v_proj_re_0_V_address0                             |   21|          4|   11|         44|
    |v_proj_re_0_V_ce0                                  |   21|          4|    1|          4|
    |v_proj_re_0_V_d0                                   |   15|          3|   40|        120|
    |v_proj_re_0_V_we0                                  |   15|          3|    1|          3|
    |v_weights_ce0                                      |    9|          2|    1|          2|
    +---------------------------------------------------+-----+-----------+-----+-----------+
    |Total                                              | 1513|        306|  866|       2940|
    +---------------------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------+-----+----+-----+-----------+
    |                     Name                     |  FF | LUT| Bits| Const Bits|
    +----------------------------------------------+-----+----+-----+-----------+
    |add_ln180_reg_771                             |    3|   0|    3|          0|
    |add_ln211_reg_816                             |    5|   0|    5|          0|
    |add_ln212_reg_834                             |    7|   0|    7|          0|
    |add_ln213_reg_839                             |   12|   0|   12|          0|
    |ap_CS_fsm                                     |   37|   0|   37|          0|
    |attn_weights_0_V_ad_reg_776                   |    7|   0|    7|          0|
    |attn_weights_0_V_lo_reg_781                   |   40|   0|   40|          0|
    |d101_0_0_reg_327                              |    7|   0|    7|          0|
    |d_0_0_reg_305                                 |    3|   0|    3|          0|
    |grp_GEMM_3D_float_1_fu_413_ap_start_reg       |    1|   0|    1|          0|
    |grp_GEMM_3D_float_fu_406_ap_start_reg         |    1|   0|    1|          0|
    |grp_apply_rotary_pos_emb_fu_394_ap_start_reg  |    1|   0|    1|          0|
    |grp_cache_update_fu_420_ap_start_reg          |    1|   0|    1|          0|
    |grp_init_2d_mem_fu_441_ap_start_reg           |    1|   0|    1|          0|
    |grp_init_2d_mem_fu_446_ap_start_reg           |    1|   0|    1|          0|
    |grp_init_2d_mem_fu_451_ap_start_reg           |    1|   0|    1|          0|
    |grp_linear_forward_no_mu_fu_369_ap_start_reg  |    1|   0|    1|          0|
    |grp_quantize_activation_fu_387_ap_start_reg   |    1|   0|    1|          0|
    |grp_reshape_2D_to_3D_fu_435_ap_start_reg      |    1|   0|    1|          0|
    |grp_rms_norm_1536_s_fu_349_ap_start_reg       |    1|   0|    1|          0|
    |grp_softmax_1_16_6_s_fu_358_ap_start_reg      |    1|   0|    1|          0|
    |grp_transpose_last_two_d_fu_429_ap_start_reg  |    1|   0|    1|          0|
    |h100_0_0_reg_316                              |    5|   0|    5|          0|
    |h_0_reg_294                                   |    5|   0|    5|          0|
    |h_reg_758                                     |    5|   0|    5|          0|
    |j_0_0_i2_reg_338                              |   11|   0|   11|          0|
    |j_0_0_i_reg_283                               |   11|   0|   11|          0|
    |mul_ln1148_reg_797                            |  113|   0|  113|          0|
    |reg_457                                       |   40|   0|   40|          0|
    |select_ln1148_reg_807                         |   37|   0|   37|          0|
    |sub_ln1265_reg_763                            |    7|   0|    8|          1|
    |sub_ln203_reg_826                             |    7|   0|   12|          5|
    |sub_ln213_reg_821                             |    7|   0|   12|          5|
    |tmp_78_reg_786                                |    1|   0|    1|          0|
    |tmp_80_reg_802                                |   37|   0|   37|          0|
    +----------------------------------------------+-----+----+-----+-----------+
    |Total                                         |  420|   0|  431|         11|
    +----------------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------+-----+-----+------------+-------------------+--------------+
|          RTL Ports         | Dir | Bits|  Protocol  |   Source Object   |    C Type    |
+----------------------------+-----+-----+------------+-------------------+--------------+
|ap_clk                      |  in |    1| ap_ctrl_hs |     attention     | return value |
|ap_rst                      |  in |    1| ap_ctrl_hs |     attention     | return value |
|ap_start                    |  in |    1| ap_ctrl_hs |     attention     | return value |
|ap_done                     | out |    1| ap_ctrl_hs |     attention     | return value |
|ap_idle                     | out |    1| ap_ctrl_hs |     attention     | return value |
|ap_ready                    | out |    1| ap_ctrl_hs |     attention     | return value |
|hidden_states_0_V_address0  | out |   11|  ap_memory | hidden_states_0_V |     array    |
|hidden_states_0_V_ce0       | out |    1|  ap_memory | hidden_states_0_V |     array    |
|hidden_states_0_V_we0       | out |    1|  ap_memory | hidden_states_0_V |     array    |
|hidden_states_0_V_d0        | out |   40|  ap_memory | hidden_states_0_V |     array    |
|hidden_states_0_V_q0        |  in |   40|  ap_memory | hidden_states_0_V |     array    |
|final_output_0_V_address0   | out |   11|  ap_memory |  final_output_0_V |     array    |
|final_output_0_V_ce0        | out |    1|  ap_memory |  final_output_0_V |     array    |
|final_output_0_V_we0        | out |    1|  ap_memory |  final_output_0_V |     array    |
|final_output_0_V_d0         | out |   40|  ap_memory |  final_output_0_V |     array    |
|final_output_0_V_q0         |  in |   40|  ap_memory |  final_output_0_V |     array    |
+----------------------------+-----+-----+------------+-------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 37
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 3 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 27 20 
20 --> 21 19 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 20 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 33 31 
31 --> 32 30 
32 --> 31 
33 --> 34 
34 --> 35 34 
35 --> 36 
36 --> 37 
37 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 38 [1/1] (3.25ns)   --->   "%quantized_hidden_sta = alloca [1536 x i8], align 1" [attention.cpp:93]   --->   Operation 38 'alloca' 'quantized_hidden_sta' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_1 : Operation 39 [1/1] (3.25ns)   --->   "%q_proj_re_0_V = alloca [1536 x i40], align 8" [attention.cpp:107]   --->   Operation 39 'alloca' 'q_proj_re_0_V' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 40 [1/1] (3.25ns)   --->   "%k_proj_re_0_V = alloca [1536 x i40], align 8" [attention.cpp:108]   --->   Operation 40 'alloca' 'k_proj_re_0_V' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 41 [1/1] (3.25ns)   --->   "%v_proj_re_0_V = alloca [1536 x i40], align 8" [attention.cpp:109]   --->   Operation 41 'alloca' 'v_proj_re_0_V' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 42 [1/1] (3.25ns)   --->   "%q_proj_0_V = alloca [1536 x i40], align 8" [attention.cpp:137]   --->   Operation 42 'alloca' 'q_proj_0_V' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 43 [1/1] (3.25ns)   --->   "%k_proj_0_V = alloca [1536 x i40], align 8" [attention.cpp:138]   --->   Operation 43 'alloca' 'k_proj_0_V' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 44 [1/1] (3.25ns)   --->   "%v_proj_0_V = alloca [1536 x i40], align 8" [attention.cpp:139]   --->   Operation 44 'alloca' 'v_proj_0_V' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 45 [1/1] (3.25ns)   --->   "%q_embed_0_V = alloca [1536 x i40], align 8" [attention.cpp:146]   --->   Operation 45 'alloca' 'q_embed_0_V' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 46 [1/1] (3.25ns)   --->   "%k_embed_0_V = alloca [1536 x i40], align 8" [attention.cpp:147]   --->   Operation 46 'alloca' 'k_embed_0_V' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 47 [1/1] (3.25ns)   --->   "%k_cache_upd_V = alloca [9216 x i40], align 8" [attention.cpp:151]   --->   Operation 47 'alloca' 'k_cache_upd_V' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 48 [1/1] (3.25ns)   --->   "%v_cache_upd_V = alloca [9216 x i40], align 8" [attention.cpp:152]   --->   Operation 48 'alloca' 'v_cache_upd_V' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 49 [1/1] (3.25ns)   --->   "%k_proj_transposed_V = alloca [9216 x i40], align 8" [attention.cpp:160]   --->   Operation 49 'alloca' 'k_proj_transposed_V' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 50 [1/1] (3.25ns)   --->   "%attn_weights_0_V = alloca [96 x i40], align 8" [attention.cpp:164]   --->   Operation 50 'alloca' 'attn_weights_0_V' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_1 : Operation 51 [1/1] (3.25ns)   --->   "%attn_output_0 = alloca [1536 x i40], align 8"   --->   Operation 51 'alloca' 'attn_output_0' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_1 : Operation 52 [1/1] (3.25ns)   --->   "%attn_output_2D_0_V = alloca [1536 x i40], align 8" [attention.cpp:208]   --->   Operation 52 'alloca' 'attn_output_2D_0_V' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_1 : Operation 53 [1/1] (3.25ns)   --->   "%quantized_final_outp = alloca [1536 x i8], align 1" [attention.cpp:225]   --->   Operation 53 'alloca' 'quantized_final_outp' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_1 : Operation 54 [2/2] (1.76ns)   --->   "call fastcc void @"rms_norm<1536>"([1536 x i40]* %hidden_states_0_V, [1536 x i40]* @ln_weight_in_V)" [attention.cpp:85]   --->   Operation 54 'call' <Predicate = true> <Delay = 1.76> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 1.76>
ST_2 : Operation 55 [1/2] (0.00ns)   --->   "call fastcc void @"rms_norm<1536>"([1536 x i40]* %hidden_states_0_V, [1536 x i40]* @ln_weight_in_V)" [attention.cpp:85]   --->   Operation 55 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%tmp_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([19 x i8]* @p_str1838)" [./layer.h:37->attention.cpp:96]   --->   Operation 56 'specregionbegin' 'tmp_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (1.76ns)   --->   "br label %0" [./layer.h:37->attention.cpp:96]   --->   Operation 57 'br' <Predicate = true> <Delay = 1.76>

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%j_0_0_i = phi i11 [ 0, %INIT_2D_MEM_LOOP_1_begin ], [ %add_ln37, %1 ]" [./layer.h:37->attention.cpp:96]   --->   Operation 58 'phi' 'j_0_0_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (1.88ns)   --->   "%icmp_ln37 = icmp eq i11 %j_0_0_i, -512" [./layer.h:37->attention.cpp:96]   --->   Operation 59 'icmp' 'icmp_ln37' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1536, i64 1536, i64 1536)"   --->   Operation 60 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (1.63ns)   --->   "%add_ln37 = add i11 %j_0_0_i, 1" [./layer.h:37->attention.cpp:96]   --->   Operation 61 'add' 'add_ln37' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "br i1 %icmp_ln37, label %INIT_2D_MEM_LOOP_1_end, label %1" [./layer.h:37->attention.cpp:96]   --->   Operation 62 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([19 x i8]* @p_str1839) nounwind" [./layer.h:38->attention.cpp:96]   --->   Operation 63 'specloopname' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%zext_ln38 = zext i11 %j_0_0_i to i64" [./layer.h:38->attention.cpp:96]   --->   Operation 64 'zext' 'zext_ln38' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%quantized_hidden_sta_1 = getelementptr [1536 x i8]* %quantized_hidden_sta, i64 0, i64 %zext_ln38" [./layer.h:38->attention.cpp:96]   --->   Operation 65 'getelementptr' 'quantized_hidden_sta_1' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (3.25ns)   --->   "store i8 0, i8* %quantized_hidden_sta_1, align 1" [./layer.h:38->attention.cpp:96]   --->   Operation 66 'store' <Predicate = (!icmp_ln37)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "br label %0" [./layer.h:37->attention.cpp:96]   --->   Operation 67 'br' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_3 : Operation 68 [2/2] (1.76ns)   --->   "%scales_0_V = call fastcc i40 @quantize_activation([1536 x i40]* %hidden_states_0_V, [1536 x i8]* %quantized_hidden_sta)" [attention.cpp:99]   --->   Operation 68 'call' 'scales_0_V' <Predicate = (icmp_ln37)> <Delay = 1.76> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 69 [2/2] (1.90ns)   --->   "call fastcc void @init_2d_mem([1536 x i40]* %q_proj_re_0_V)" [attention.cpp:111]   --->   Operation 69 'call' <Predicate = (icmp_ln37)> <Delay = 1.90> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 70 [2/2] (1.90ns)   --->   "call fastcc void @init_2d_mem([1536 x i40]* %k_proj_re_0_V)" [attention.cpp:112]   --->   Operation 70 'call' <Predicate = (icmp_ln37)> <Delay = 1.90> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 71 [2/2] (1.90ns)   --->   "call fastcc void @init_2d_mem([1536 x i40]* %v_proj_re_0_V)" [attention.cpp:113]   --->   Operation 71 'call' <Predicate = (icmp_ln37)> <Delay = 1.90> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 72 [1/2] (0.00ns)   --->   "%scales_0_V = call fastcc i40 @quantize_activation([1536 x i40]* %hidden_states_0_V, [1536 x i8]* %quantized_hidden_sta)" [attention.cpp:99]   --->   Operation 72 'call' 'scales_0_V' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 73 [1/2] (0.00ns)   --->   "call fastcc void @init_2d_mem([1536 x i40]* %q_proj_re_0_V)" [attention.cpp:111]   --->   Operation 73 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 74 [1/2] (0.00ns)   --->   "call fastcc void @init_2d_mem([1536 x i40]* %k_proj_re_0_V)" [attention.cpp:112]   --->   Operation 74 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 75 [1/2] (0.00ns)   --->   "call fastcc void @init_2d_mem([1536 x i40]* %v_proj_re_0_V)" [attention.cpp:113]   --->   Operation 75 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 8.75>
ST_5 : Operation 76 [2/2] (8.75ns)   --->   "call fastcc void @linear_forward_no_mu([1536 x i8]* %quantized_hidden_sta, [1536 x i40]* %q_proj_re_0_V, i40 %scales_0_V, [589824 x i8]* @q_weights, i22 1256162)" [attention.cpp:115]   --->   Operation 76 'call' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 77 [1/2] (0.00ns)   --->   "call fastcc void @linear_forward_no_mu([1536 x i8]* %quantized_hidden_sta, [1536 x i40]* %q_proj_re_0_V, i40 %scales_0_V, [589824 x i8]* @q_weights, i22 1256162)" [attention.cpp:115]   --->   Operation 77 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 8.75>
ST_7 : Operation 78 [2/2] (8.75ns)   --->   "call fastcc void @linear_forward_no_mu([1536 x i8]* %quantized_hidden_sta, [1536 x i40]* %k_proj_re_0_V, i40 %scales_0_V, [589824 x i8]* @k_weights, i22 1234323)" [attention.cpp:122]   --->   Operation 78 'call' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 79 [2/2] (1.81ns)   --->   "call fastcc void @reshape_2D_to_3D([1536 x i40]* %q_proj_re_0_V, [1536 x i40]* %q_proj_0_V)" [attention.cpp:141]   --->   Operation 79 'call' <Predicate = true> <Delay = 1.81> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 80 [1/2] (0.00ns)   --->   "call fastcc void @linear_forward_no_mu([1536 x i8]* %quantized_hidden_sta, [1536 x i40]* %k_proj_re_0_V, i40 %scales_0_V, [589824 x i8]* @k_weights, i22 1234323)" [attention.cpp:122]   --->   Operation 80 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 81 [1/2] (0.00ns)   --->   "call fastcc void @reshape_2D_to_3D([1536 x i40]* %q_proj_re_0_V, [1536 x i40]* %q_proj_0_V)" [attention.cpp:141]   --->   Operation 81 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 8.75>
ST_9 : Operation 82 [2/2] (8.75ns)   --->   "call fastcc void @linear_forward_no_mu([1536 x i8]* %quantized_hidden_sta, [1536 x i40]* %v_proj_re_0_V, i40 %scales_0_V, [589824 x i8]* @v_weights, i22 716061)" [attention.cpp:129]   --->   Operation 82 'call' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 83 [2/2] (1.81ns)   --->   "call fastcc void @reshape_2D_to_3D([1536 x i40]* %k_proj_re_0_V, [1536 x i40]* %k_proj_0_V)" [attention.cpp:142]   --->   Operation 83 'call' <Predicate = true> <Delay = 1.81> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 0.00>
ST_10 : Operation 84 [1/2] (0.00ns)   --->   "call fastcc void @linear_forward_no_mu([1536 x i8]* %quantized_hidden_sta, [1536 x i40]* %v_proj_re_0_V, i40 %scales_0_V, [589824 x i8]* @v_weights, i22 716061)" [attention.cpp:129]   --->   Operation 84 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 85 [1/2] (0.00ns)   --->   "call fastcc void @reshape_2D_to_3D([1536 x i40]* %k_proj_re_0_V, [1536 x i40]* %k_proj_0_V)" [attention.cpp:142]   --->   Operation 85 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 1.81>
ST_11 : Operation 86 [2/2] (1.81ns)   --->   "call fastcc void @reshape_2D_to_3D([1536 x i40]* %v_proj_re_0_V, [1536 x i40]* %v_proj_0_V)" [attention.cpp:143]   --->   Operation 86 'call' <Predicate = true> <Delay = 1.81> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 87 [2/2] (0.00ns)   --->   "call fastcc void @apply_rotary_pos_emb([1536 x i40]* %q_proj_0_V, [1536 x i40]* %k_proj_0_V, [1536 x i40]* %q_embed_0_V, [1536 x i40]* %k_embed_0_V)" [attention.cpp:148]   --->   Operation 87 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 0.00>
ST_12 : Operation 88 [1/2] (0.00ns)   --->   "call fastcc void @reshape_2D_to_3D([1536 x i40]* %v_proj_re_0_V, [1536 x i40]* %v_proj_0_V)" [attention.cpp:143]   --->   Operation 88 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 89 [1/2] (0.00ns)   --->   "call fastcc void @apply_rotary_pos_emb([1536 x i40]* %q_proj_0_V, [1536 x i40]* %k_proj_0_V, [1536 x i40]* %q_embed_0_V, [1536 x i40]* %k_embed_0_V)" [attention.cpp:148]   --->   Operation 89 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 12> <Delay = 1.76>
ST_13 : Operation 90 [2/2] (1.76ns)   --->   "call fastcc void @cache_update([7680 x i40]* @k_cache_V, [9216 x i40]* %k_cache_upd_V, [1536 x i40]* %k_embed_0_V)" [attention.cpp:153]   --->   Operation 90 'call' <Predicate = true> <Delay = 1.76> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 13> <Delay = 0.00>
ST_14 : Operation 91 [1/2] (0.00ns)   --->   "call fastcc void @cache_update([7680 x i40]* @k_cache_V, [9216 x i40]* %k_cache_upd_V, [1536 x i40]* %k_embed_0_V)" [attention.cpp:153]   --->   Operation 91 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 14> <Delay = 1.76>
ST_15 : Operation 92 [2/2] (1.76ns)   --->   "call fastcc void @cache_update([7680 x i40]* @v_cache_V, [9216 x i40]* %v_cache_upd_V, [1536 x i40]* %v_proj_0_V)" [attention.cpp:156]   --->   Operation 92 'call' <Predicate = true> <Delay = 1.76> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_15 : Operation 93 [2/2] (0.00ns)   --->   "call fastcc void @transpose_last_two_d([9216 x i40]* %k_cache_upd_V, [9216 x i40]* %k_proj_transposed_V)" [attention.cpp:161]   --->   Operation 93 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 15> <Delay = 0.00>
ST_16 : Operation 94 [1/2] (0.00ns)   --->   "call fastcc void @cache_update([7680 x i40]* @v_cache_V, [9216 x i40]* %v_cache_upd_V, [1536 x i40]* %v_proj_0_V)" [attention.cpp:156]   --->   Operation 94 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_16 : Operation 95 [1/2] (0.00ns)   --->   "call fastcc void @transpose_last_two_d([9216 x i40]* %k_cache_upd_V, [9216 x i40]* %k_proj_transposed_V)" [attention.cpp:161]   --->   Operation 95 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 17 <SV = 16> <Delay = 0.00>
ST_17 : Operation 96 [2/2] (0.00ns)   --->   "call fastcc void @GEMM_3D_float([1536 x i40]* %q_embed_0_V, [9216 x i40]* %k_proj_transposed_V, [96 x i40]* %attn_weights_0_V)" [attention.cpp:165]   --->   Operation 96 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 18 <SV = 17> <Delay = 1.76>
ST_18 : Operation 97 [1/1] (0.00ns)   --->   "%empty_106 = call i32 (...)* @_ssdm_op_SpecRegionEnd([19 x i8]* @p_str1838, i32 %tmp_i)" [./layer.h:38->attention.cpp:96]   --->   Operation 97 'specregionend' 'empty_106' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 98 [1/2] (0.00ns)   --->   "call fastcc void @GEMM_3D_float([1536 x i40]* %q_embed_0_V, [9216 x i40]* %k_proj_transposed_V, [96 x i40]* %attn_weights_0_V)" [attention.cpp:165]   --->   Operation 98 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_18 : Operation 99 [1/1] (1.76ns)   --->   "br label %2" [attention.cpp:178]   --->   Operation 99 'br' <Predicate = true> <Delay = 1.76>

State 19 <SV = 18> <Delay = 1.91>
ST_19 : Operation 100 [1/1] (0.00ns)   --->   "%h_0 = phi i5 [ 0, %INIT_2D_MEM_LOOP_1_end ], [ %h, %SF_LOOP_2_end ]"   --->   Operation 100 'phi' 'h_0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 101 [1/1] (1.36ns)   --->   "%icmp_ln178 = icmp eq i5 %h_0, -16" [attention.cpp:178]   --->   Operation 101 'icmp' 'icmp_ln178' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 102 [1/1] (0.00ns)   --->   "%empty_107 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 102 'speclooptripcount' 'empty_107' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 103 [1/1] (1.78ns)   --->   "%h = add i5 %h_0, 1" [attention.cpp:178]   --->   Operation 103 'add' 'h' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 104 [1/1] (0.00ns)   --->   "br i1 %icmp_ln178, label %ATTN_2D_LOOP_1_begin, label %SF_LOOP_2_begin" [attention.cpp:178]   --->   Operation 104 'br' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 105 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str15) nounwind" [attention.cpp:179]   --->   Operation 105 'specloopname' <Predicate = (!icmp_ln178)> <Delay = 0.00>
ST_19 : Operation 106 [1/1] (0.00ns)   --->   "%tmp_65 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %h_0, i3 0)" [attention.cpp:181]   --->   Operation 106 'bitconcatenate' 'tmp_65' <Predicate = (!icmp_ln178)> <Delay = 0.00>
ST_19 : Operation 107 [1/1] (0.00ns)   --->   "%tmp_66 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %h_0, i1 false)" [attention.cpp:181]   --->   Operation 107 'bitconcatenate' 'tmp_66' <Predicate = (!icmp_ln178)> <Delay = 0.00>
ST_19 : Operation 108 [1/1] (0.00ns)   --->   "%zext_ln1265 = zext i6 %tmp_66 to i8" [attention.cpp:181]   --->   Operation 108 'zext' 'zext_ln1265' <Predicate = (!icmp_ln178)> <Delay = 0.00>
ST_19 : Operation 109 [1/1] (1.91ns)   --->   "%sub_ln1265 = sub i8 %tmp_65, %zext_ln1265" [attention.cpp:181]   --->   Operation 109 'sub' 'sub_ln1265' <Predicate = (!icmp_ln178)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 110 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([10 x i8]* @p_str16)" [attention.cpp:180]   --->   Operation 110 'specregionbegin' 'tmp' <Predicate = (!icmp_ln178)> <Delay = 0.00>
ST_19 : Operation 111 [1/1] (1.76ns)   --->   "br label %3" [attention.cpp:180]   --->   Operation 111 'br' <Predicate = (!icmp_ln178)> <Delay = 1.76>
ST_19 : Operation 112 [2/2] (0.00ns)   --->   "call fastcc void @"softmax<1, 16, 6>"([96 x i40]* %attn_weights_0_V)" [attention.cpp:191]   --->   Operation 112 'call' <Predicate = (icmp_ln178)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_19 : Operation 113 [2/2] (1.90ns)   --->   "call fastcc void @init_2d_mem([1536 x i40]* %attn_output_2D_0_V)" [attention.cpp:209]   --->   Operation 113 'call' <Predicate = (icmp_ln178)> <Delay = 1.90> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 20 <SV = 19> <Delay = 5.16>
ST_20 : Operation 114 [1/1] (0.00ns)   --->   "%d_0_0 = phi i3 [ 0, %SF_LOOP_2_begin ], [ %add_ln180, %_ZNK13ap_fixed_baseILi40ELi24ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi40ELi24ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0 ]" [attention.cpp:180]   --->   Operation 114 'phi' 'd_0_0' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 115 [1/1] (1.13ns)   --->   "%icmp_ln180 = icmp eq i3 %d_0_0, -2" [attention.cpp:180]   --->   Operation 115 'icmp' 'icmp_ln180' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 116 [1/1] (0.00ns)   --->   "%empty_109 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6)"   --->   Operation 116 'speclooptripcount' 'empty_109' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 117 [1/1] (1.65ns)   --->   "%add_ln180 = add i3 %d_0_0, 1" [attention.cpp:180]   --->   Operation 117 'add' 'add_ln180' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 118 [1/1] (0.00ns)   --->   "br i1 %icmp_ln180, label %SF_LOOP_2_end, label %_ZNK13ap_fixed_baseILi40ELi24ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi40ELi24ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0" [attention.cpp:180]   --->   Operation 118 'br' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 119 [1/1] (0.00ns)   --->   "%zext_ln1265_2 = zext i3 %d_0_0 to i8" [attention.cpp:181]   --->   Operation 119 'zext' 'zext_ln1265_2' <Predicate = (!icmp_ln180)> <Delay = 0.00>
ST_20 : Operation 120 [1/1] (1.91ns)   --->   "%add_ln1265 = add i8 %sub_ln1265, %zext_ln1265_2" [attention.cpp:181]   --->   Operation 120 'add' 'add_ln1265' <Predicate = (!icmp_ln180)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 121 [1/1] (0.00ns)   --->   "%sext_ln1265 = sext i8 %add_ln1265 to i64" [attention.cpp:181]   --->   Operation 121 'sext' 'sext_ln1265' <Predicate = (!icmp_ln180)> <Delay = 0.00>
ST_20 : Operation 122 [1/1] (0.00ns)   --->   "%attn_weights_0_V_ad = getelementptr [96 x i40]* %attn_weights_0_V, i64 0, i64 %sext_ln1265" [attention.cpp:181]   --->   Operation 122 'getelementptr' 'attn_weights_0_V_ad' <Predicate = (!icmp_ln180)> <Delay = 0.00>
ST_20 : Operation 123 [2/2] (3.25ns)   --->   "%attn_weights_0_V_lo = load i40* %attn_weights_0_V_ad, align 8" [attention.cpp:181]   --->   Operation 123 'load' 'attn_weights_0_V_lo' <Predicate = (!icmp_ln180)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_20 : Operation 124 [1/1] (0.00ns)   --->   "%empty_108 = call i32 (...)* @_ssdm_op_SpecRegionEnd([10 x i8]* @p_str16, i32 %tmp)" [attention.cpp:181]   --->   Operation 124 'specregionend' 'empty_108' <Predicate = (icmp_ln180)> <Delay = 0.00>
ST_20 : Operation 125 [1/1] (0.00ns)   --->   "br label %2" [attention.cpp:178]   --->   Operation 125 'br' <Predicate = (icmp_ln180)> <Delay = 0.00>

State 21 <SV = 20> <Delay = 3.25>
ST_21 : Operation 126 [1/2] (3.25ns)   --->   "%attn_weights_0_V_lo = load i40* %attn_weights_0_V_ad, align 8" [attention.cpp:181]   --->   Operation 126 'load' 'attn_weights_0_V_lo' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_21 : Operation 127 [1/1] (0.00ns)   --->   "%tmp_78 = call i1 @_ssdm_op_BitSelect.i1.i40.i32(i40 %attn_weights_0_V_lo, i32 39)" [attention.cpp:181]   --->   Operation 127 'bitselect' 'tmp_78' <Predicate = true> <Delay = 0.00>

State 22 <SV = 21> <Delay = 8.22>
ST_22 : Operation 128 [1/1] (0.00ns)   --->   "%shl_ln3 = call i56 @_ssdm_op_BitConcatenate.i56.i40.i16(i40 %attn_weights_0_V_lo, i16 0)" [attention.cpp:181]   --->   Operation 128 'bitconcatenate' 'shl_ln3' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 129 [1/1] (0.00ns)   --->   "%sext_ln1148 = sext i56 %shl_ln3 to i113" [attention.cpp:181]   --->   Operation 129 'sext' 'sext_ln1148' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 130 [3/3] (8.22ns)   --->   "%mul_ln1148 = mul i113 117669565494735904, %sext_ln1148" [attention.cpp:181]   --->   Operation 130 'mul' 'mul_ln1148' <Predicate = true> <Delay = 8.22> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 8.22> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 8.22>
ST_23 : Operation 131 [2/3] (8.22ns)   --->   "%mul_ln1148 = mul i113 117669565494735904, %sext_ln1148" [attention.cpp:181]   --->   Operation 131 'mul' 'mul_ln1148' <Predicate = true> <Delay = 8.22> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 8.22> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 8.22>
ST_24 : Operation 132 [1/3] (8.22ns)   --->   "%mul_ln1148 = mul i113 117669565494735904, %sext_ln1148" [attention.cpp:181]   --->   Operation 132 'mul' 'mul_ln1148' <Predicate = true> <Delay = 8.22> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 8.22> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 133 [1/1] (0.00ns)   --->   "%tmp_80 = call i37 @_ssdm_op_PartSelect.i37.i113.i32.i32(i113 %mul_ln1148, i32 76, i32 112)" [attention.cpp:181]   --->   Operation 133 'partselect' 'tmp_80' <Predicate = (!tmp_78)> <Delay = 0.00>

State 25 <SV = 24> <Delay = 6.16>
ST_25 : Operation 134 [1/1] (4.92ns)   --->   "%sub_ln1148 = sub i113 0, %mul_ln1148" [attention.cpp:181]   --->   Operation 134 'sub' 'sub_ln1148' <Predicate = (tmp_78)> <Delay = 4.92> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 135 [1/1] (0.00ns)   --->   "%tmp_79 = call i37 @_ssdm_op_PartSelect.i37.i113.i32.i32(i113 %sub_ln1148, i32 76, i32 112)" [attention.cpp:181]   --->   Operation 135 'partselect' 'tmp_79' <Predicate = (tmp_78)> <Delay = 0.00>
ST_25 : Operation 136 [1/1] (1.23ns)   --->   "%select_ln1148 = select i1 %tmp_78, i37 %tmp_79, i37 %tmp_80" [attention.cpp:181]   --->   Operation 136 'select' 'select_ln1148' <Predicate = true> <Delay = 1.23> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 26 <SV = 25> <Delay = 7.46>
ST_26 : Operation 137 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str17) nounwind" [attention.cpp:181]   --->   Operation 137 'specloopname' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 138 [1/1] (0.00ns)   --->   "%sext_ln703 = sext i37 %select_ln1148 to i40" [attention.cpp:181]   --->   Operation 138 'sext' 'sext_ln703' <Predicate = (tmp_78)> <Delay = 0.00>
ST_26 : Operation 139 [1/1] (2.75ns)   --->   "%sub_ln703 = sub i40 0, %sext_ln703" [attention.cpp:181]   --->   Operation 139 'sub' 'sub_ln703' <Predicate = (tmp_78)> <Delay = 2.75> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 140 [1/1] (0.00ns)   --->   "%sext_ln703_1 = sext i37 %select_ln1148 to i40" [attention.cpp:181]   --->   Operation 140 'sext' 'sext_ln703_1' <Predicate = (!tmp_78)> <Delay = 0.00>
ST_26 : Operation 141 [1/1] (1.45ns)   --->   "%select_ln1148_2 = select i1 %tmp_78, i40 %sub_ln703, i40 %sext_ln703_1" [attention.cpp:181]   --->   Operation 141 'select' 'select_ln1148_2' <Predicate = true> <Delay = 1.45> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 142 [1/1] (3.25ns)   --->   "store i40 %select_ln1148_2, i40* %attn_weights_0_V_ad, align 8" [attention.cpp:181]   --->   Operation 142 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_26 : Operation 143 [1/1] (0.00ns)   --->   "br label %3" [attention.cpp:180]   --->   Operation 143 'br' <Predicate = true> <Delay = 0.00>

State 27 <SV = 19> <Delay = 0.00>
ST_27 : Operation 144 [1/2] (0.00ns)   --->   "call fastcc void @"softmax<1, 16, 6>"([96 x i40]* %attn_weights_0_V)" [attention.cpp:191]   --->   Operation 144 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_27 : Operation 145 [1/2] (0.00ns)   --->   "call fastcc void @init_2d_mem([1536 x i40]* %attn_output_2D_0_V)" [attention.cpp:209]   --->   Operation 145 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 28 <SV = 20> <Delay = 0.00>
ST_28 : Operation 146 [2/2] (0.00ns)   --->   "call fastcc void @GEMM_3D_float.1([96 x i40]* %attn_weights_0_V, [9216 x i40]* %v_cache_upd_V, [1536 x i40]* %attn_output_0)" [attention.cpp:195]   --->   Operation 146 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 29 <SV = 21> <Delay = 1.76>
ST_29 : Operation 147 [1/2] (0.00ns)   --->   "call fastcc void @GEMM_3D_float.1([96 x i40]* %attn_weights_0_V, [9216 x i40]* %v_cache_upd_V, [1536 x i40]* %attn_output_0)" [attention.cpp:195]   --->   Operation 147 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_29 : Operation 148 [1/1] (0.00ns)   --->   "%tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([15 x i8]* @p_str21)" [attention.cpp:211]   --->   Operation 148 'specregionbegin' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 149 [1/1] (1.76ns)   --->   "br label %6" [attention.cpp:211]   --->   Operation 149 'br' <Predicate = true> <Delay = 1.76>

State 30 <SV = 22> <Delay = 1.78>
ST_30 : Operation 150 [1/1] (0.00ns)   --->   "%h100_0_0 = phi i5 [ 0, %ATTN_2D_LOOP_1_begin ], [ %add_ln211, %ATTN_2D_LOOP_2_end ]" [attention.cpp:211]   --->   Operation 150 'phi' 'h100_0_0' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 151 [1/1] (1.36ns)   --->   "%icmp_ln211 = icmp eq i5 %h100_0_0, -16" [attention.cpp:211]   --->   Operation 151 'icmp' 'icmp_ln211' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 152 [1/1] (0.00ns)   --->   "%empty_113 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 152 'speclooptripcount' 'empty_113' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 153 [1/1] (1.78ns)   --->   "%add_ln211 = add i5 %h100_0_0, 1" [attention.cpp:211]   --->   Operation 153 'add' 'add_ln211' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 154 [1/1] (0.00ns)   --->   "br i1 %icmp_ln211, label %INIT_2D_MEM_LOOP_1_begin1, label %ATTN_2D_LOOP_2_begin" [attention.cpp:211]   --->   Operation 154 'br' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 155 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([15 x i8]* @p_str22) nounwind" [attention.cpp:212]   --->   Operation 155 'specloopname' <Predicate = (!icmp_ln211)> <Delay = 0.00>
ST_30 : Operation 156 [1/1] (0.00ns)   --->   "%tmp_20 = call i32 (...)* @_ssdm_op_SpecRegionBegin([15 x i8]* @p_str22)" [attention.cpp:212]   --->   Operation 156 'specregionbegin' 'tmp_20' <Predicate = (!icmp_ln211)> <Delay = 0.00>
ST_30 : Operation 157 [1/1] (0.00ns)   --->   "%trunc_ln213 = trunc i5 %h100_0_0 to i4" [attention.cpp:213]   --->   Operation 157 'trunc' 'trunc_ln213' <Predicate = (!icmp_ln211)> <Delay = 0.00>
ST_30 : Operation 158 [1/1] (0.00ns)   --->   "%shl_ln = call i11 @_ssdm_op_BitConcatenate.i11.i4.i7(i4 %trunc_ln213, i7 0)" [attention.cpp:213]   --->   Operation 158 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln211)> <Delay = 0.00>
ST_30 : Operation 159 [1/1] (0.00ns)   --->   "%zext_ln213 = zext i11 %shl_ln to i12" [attention.cpp:213]   --->   Operation 159 'zext' 'zext_ln213' <Predicate = (!icmp_ln211)> <Delay = 0.00>
ST_30 : Operation 160 [1/1] (0.00ns)   --->   "%shl_ln213_1 = call i9 @_ssdm_op_BitConcatenate.i9.i4.i5(i4 %trunc_ln213, i5 0)" [attention.cpp:213]   --->   Operation 160 'bitconcatenate' 'shl_ln213_1' <Predicate = (!icmp_ln211)> <Delay = 0.00>
ST_30 : Operation 161 [1/1] (0.00ns)   --->   "%zext_ln213_2 = zext i9 %shl_ln213_1 to i12" [attention.cpp:213]   --->   Operation 161 'zext' 'zext_ln213_2' <Predicate = (!icmp_ln211)> <Delay = 0.00>
ST_30 : Operation 162 [1/1] (1.63ns)   --->   "%sub_ln213 = sub i12 %zext_ln213, %zext_ln213_2" [attention.cpp:213]   --->   Operation 162 'sub' 'sub_ln213' <Predicate = (!icmp_ln211)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 163 [1/1] (0.00ns)   --->   "%tmp_67 = call i12 @_ssdm_op_BitConcatenate.i12.i5.i7(i5 %h100_0_0, i7 0)" [attention.cpp:213]   --->   Operation 163 'bitconcatenate' 'tmp_67' <Predicate = (!icmp_ln211)> <Delay = 0.00>
ST_30 : Operation 164 [1/1] (0.00ns)   --->   "%tmp_68 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %h100_0_0, i5 0)" [attention.cpp:213]   --->   Operation 164 'bitconcatenate' 'tmp_68' <Predicate = (!icmp_ln211)> <Delay = 0.00>
ST_30 : Operation 165 [1/1] (0.00ns)   --->   "%zext_ln203 = zext i10 %tmp_68 to i12" [attention.cpp:213]   --->   Operation 165 'zext' 'zext_ln203' <Predicate = (!icmp_ln211)> <Delay = 0.00>
ST_30 : Operation 166 [1/1] (1.54ns)   --->   "%sub_ln203 = sub i12 %tmp_67, %zext_ln203" [attention.cpp:213]   --->   Operation 166 'sub' 'sub_ln203' <Predicate = (!icmp_ln211)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 167 [1/1] (1.76ns)   --->   "br label %7" [attention.cpp:212]   --->   Operation 167 'br' <Predicate = (!icmp_ln211)> <Delay = 1.76>
ST_30 : Operation 168 [2/2] (1.76ns)   --->   "call fastcc void @"rms_norm<1536>"([1536 x i40]* %attn_output_2D_0_V, [1536 x i40]* @ln_weight_V)" [attention.cpp:217]   --->   Operation 168 'call' <Predicate = (icmp_ln211)> <Delay = 1.76> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 31 <SV = 23> <Delay = 4.80>
ST_31 : Operation 169 [1/1] (0.00ns)   --->   "%d101_0_0 = phi i7 [ 0, %ATTN_2D_LOOP_2_begin ], [ %add_ln212, %8 ]" [attention.cpp:212]   --->   Operation 169 'phi' 'd101_0_0' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 170 [1/1] (0.00ns)   --->   "%zext_ln212 = zext i7 %d101_0_0 to i12" [attention.cpp:212]   --->   Operation 170 'zext' 'zext_ln212' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 171 [1/1] (1.48ns)   --->   "%icmp_ln212 = icmp eq i7 %d101_0_0, -32" [attention.cpp:212]   --->   Operation 171 'icmp' 'icmp_ln212' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 172 [1/1] (0.00ns)   --->   "%empty_115 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 96, i64 96, i64 96)"   --->   Operation 172 'speclooptripcount' 'empty_115' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 173 [1/1] (1.87ns)   --->   "%add_ln212 = add i7 %d101_0_0, 1" [attention.cpp:212]   --->   Operation 173 'add' 'add_ln212' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 174 [1/1] (0.00ns)   --->   "br i1 %icmp_ln212, label %ATTN_2D_LOOP_2_end, label %8" [attention.cpp:212]   --->   Operation 174 'br' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 175 [1/1] (1.54ns)   --->   "%add_ln213 = add i12 %zext_ln212, %sub_ln213" [attention.cpp:213]   --->   Operation 175 'add' 'add_ln213' <Predicate = (!icmp_ln212)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 176 [1/1] (1.54ns)   --->   "%add_ln203 = add i12 %sub_ln203, %zext_ln212" [attention.cpp:213]   --->   Operation 176 'add' 'add_ln203' <Predicate = (!icmp_ln212)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 177 [1/1] (0.00ns)   --->   "%sext_ln203 = sext i12 %add_ln203 to i64" [attention.cpp:213]   --->   Operation 177 'sext' 'sext_ln203' <Predicate = (!icmp_ln212)> <Delay = 0.00>
ST_31 : Operation 178 [1/1] (0.00ns)   --->   "%attn_output_0_addr = getelementptr [1536 x i40]* %attn_output_0, i64 0, i64 %sext_ln203" [attention.cpp:213]   --->   Operation 178 'getelementptr' 'attn_output_0_addr' <Predicate = (!icmp_ln212)> <Delay = 0.00>
ST_31 : Operation 179 [2/2] (3.25ns)   --->   "%attn_output_0_load = load i40* %attn_output_0_addr, align 8" [attention.cpp:213]   --->   Operation 179 'load' 'attn_output_0_load' <Predicate = (!icmp_ln212)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_31 : Operation 180 [1/1] (0.00ns)   --->   "%empty_114 = call i32 (...)* @_ssdm_op_SpecRegionEnd([15 x i8]* @p_str22, i32 %tmp_20)" [attention.cpp:213]   --->   Operation 180 'specregionend' 'empty_114' <Predicate = (icmp_ln212)> <Delay = 0.00>
ST_31 : Operation 181 [1/1] (0.00ns)   --->   "br label %6" [attention.cpp:211]   --->   Operation 181 'br' <Predicate = (icmp_ln212)> <Delay = 0.00>

State 32 <SV = 24> <Delay = 6.50>
ST_32 : Operation 182 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([15 x i8]* @p_str23) nounwind" [attention.cpp:213]   --->   Operation 182 'specloopname' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 183 [1/1] (0.00ns)   --->   "%sext_ln213 = sext i12 %add_ln213 to i32" [attention.cpp:213]   --->   Operation 183 'sext' 'sext_ln213' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 184 [1/1] (0.00ns)   --->   "%zext_ln213_1 = zext i32 %sext_ln213 to i64" [attention.cpp:213]   --->   Operation 184 'zext' 'zext_ln213_1' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 185 [1/2] (3.25ns)   --->   "%attn_output_0_load = load i40* %attn_output_0_addr, align 8" [attention.cpp:213]   --->   Operation 185 'load' 'attn_output_0_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_32 : Operation 186 [1/1] (0.00ns)   --->   "%attn_output_2D_0_V_s = getelementptr [1536 x i40]* %attn_output_2D_0_V, i64 0, i64 %zext_ln213_1" [attention.cpp:213]   --->   Operation 186 'getelementptr' 'attn_output_2D_0_V_s' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 187 [1/1] (3.25ns)   --->   "store i40 %attn_output_0_load, i40* %attn_output_2D_0_V_s, align 8" [attention.cpp:213]   --->   Operation 187 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_32 : Operation 188 [1/1] (0.00ns)   --->   "br label %7" [attention.cpp:212]   --->   Operation 188 'br' <Predicate = true> <Delay = 0.00>

State 33 <SV = 23> <Delay = 1.76>
ST_33 : Operation 189 [1/1] (0.00ns)   --->   "%empty_110 = call i32 (...)* @_ssdm_op_SpecRegionEnd([15 x i8]* @p_str21, i32 %tmp_s)" [attention.cpp:213]   --->   Operation 189 'specregionend' 'empty_110' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 190 [1/2] (0.00ns)   --->   "call fastcc void @"rms_norm<1536>"([1536 x i40]* %attn_output_2D_0_V, [1536 x i40]* @ln_weight_V)" [attention.cpp:217]   --->   Operation 190 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_33 : Operation 191 [1/1] (0.00ns)   --->   "%tmp_i1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([19 x i8]* @p_str1838)" [./layer.h:37->attention.cpp:227]   --->   Operation 191 'specregionbegin' 'tmp_i1' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 192 [1/1] (1.76ns)   --->   "br label %4" [./layer.h:37->attention.cpp:227]   --->   Operation 192 'br' <Predicate = true> <Delay = 1.76>

State 34 <SV = 24> <Delay = 3.25>
ST_34 : Operation 193 [1/1] (0.00ns)   --->   "%j_0_0_i2 = phi i11 [ 0, %INIT_2D_MEM_LOOP_1_begin1 ], [ %add_ln37_1, %5 ]" [./layer.h:37->attention.cpp:227]   --->   Operation 193 'phi' 'j_0_0_i2' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 194 [1/1] (1.88ns)   --->   "%icmp_ln37_1 = icmp eq i11 %j_0_0_i2, -512" [./layer.h:37->attention.cpp:227]   --->   Operation 194 'icmp' 'icmp_ln37_1' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 195 [1/1] (0.00ns)   --->   "%empty_111 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1536, i64 1536, i64 1536)"   --->   Operation 195 'speclooptripcount' 'empty_111' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 196 [1/1] (1.63ns)   --->   "%add_ln37_1 = add i11 %j_0_0_i2, 1" [./layer.h:37->attention.cpp:227]   --->   Operation 196 'add' 'add_ln37_1' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 197 [1/1] (0.00ns)   --->   "br i1 %icmp_ln37_1, label %INIT_2D_MEM_LOOP_1_end1, label %5" [./layer.h:37->attention.cpp:227]   --->   Operation 197 'br' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 198 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([19 x i8]* @p_str1839) nounwind" [./layer.h:38->attention.cpp:227]   --->   Operation 198 'specloopname' <Predicate = (!icmp_ln37_1)> <Delay = 0.00>
ST_34 : Operation 199 [1/1] (0.00ns)   --->   "%zext_ln38_1 = zext i11 %j_0_0_i2 to i64" [./layer.h:38->attention.cpp:227]   --->   Operation 199 'zext' 'zext_ln38_1' <Predicate = (!icmp_ln37_1)> <Delay = 0.00>
ST_34 : Operation 200 [1/1] (0.00ns)   --->   "%quantized_final_outp_1 = getelementptr [1536 x i8]* %quantized_final_outp, i64 0, i64 %zext_ln38_1" [./layer.h:38->attention.cpp:227]   --->   Operation 200 'getelementptr' 'quantized_final_outp_1' <Predicate = (!icmp_ln37_1)> <Delay = 0.00>
ST_34 : Operation 201 [1/1] (3.25ns)   --->   "store i8 0, i8* %quantized_final_outp_1, align 1" [./layer.h:38->attention.cpp:227]   --->   Operation 201 'store' <Predicate = (!icmp_ln37_1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_34 : Operation 202 [1/1] (0.00ns)   --->   "br label %4" [./layer.h:37->attention.cpp:227]   --->   Operation 202 'br' <Predicate = (!icmp_ln37_1)> <Delay = 0.00>
ST_34 : Operation 203 [2/2] (1.76ns)   --->   "%final_scales_0_V = call fastcc i40 @quantize_activation([1536 x i40]* %attn_output_2D_0_V, [1536 x i8]* %quantized_final_outp)" [attention.cpp:229]   --->   Operation 203 'call' 'final_scales_0_V' <Predicate = (icmp_ln37_1)> <Delay = 1.76> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_34 : Operation 204 [2/2] (1.90ns)   --->   "call fastcc void @init_2d_mem([1536 x i40]* %final_output_0_V)" [attention.cpp:236]   --->   Operation 204 'call' <Predicate = (icmp_ln37_1)> <Delay = 1.90> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 35 <SV = 25> <Delay = 0.00>
ST_35 : Operation 205 [1/2] (0.00ns)   --->   "%final_scales_0_V = call fastcc i40 @quantize_activation([1536 x i40]* %attn_output_2D_0_V, [1536 x i8]* %quantized_final_outp)" [attention.cpp:229]   --->   Operation 205 'call' 'final_scales_0_V' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_35 : Operation 206 [1/2] (0.00ns)   --->   "call fastcc void @init_2d_mem([1536 x i40]* %final_output_0_V)" [attention.cpp:236]   --->   Operation 206 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 36 <SV = 26> <Delay = 8.75>
ST_36 : Operation 207 [2/2] (8.75ns)   --->   "call fastcc void @linear_forward_no_mu([1536 x i8]* %quantized_final_outp, [1536 x i40]* %final_output_0_V, i40 %final_scales_0_V, [589824 x i8]* @o_weights, i22 728135)" [attention.cpp:237]   --->   Operation 207 'call' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 37 <SV = 27> <Delay = 0.00>
ST_37 : Operation 208 [1/1] (0.00ns)   --->   "%empty_112 = call i32 (...)* @_ssdm_op_SpecRegionEnd([19 x i8]* @p_str1838, i32 %tmp_i1)" [./layer.h:38->attention.cpp:227]   --->   Operation 208 'specregionend' 'empty_112' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 209 [1/2] (0.00ns)   --->   "call fastcc void @linear_forward_no_mu([1536 x i8]* %quantized_final_outp, [1536 x i40]* %final_output_0_V, i40 %final_scales_0_V, [589824 x i8]* @o_weights, i22 728135)" [attention.cpp:237]   --->   Operation 209 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_37 : Operation 210 [1/1] (0.00ns)   --->   "ret void" [attention.cpp:244]   --->   Operation 210 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ hidden_states_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ final_output_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ ln_weight_in_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ q_weights]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ k_weights]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v_weights]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ cos_tab_V_5]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ sin_tab_V_5]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ k_cache_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v_cache_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ f_x_msb_3_table_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ f_x_msb_2_table_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ exp_x_msb_1_table_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ ln_weight_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ o_weights]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
quantized_hidden_sta   (alloca           ) [ 00111111111000000000000000000000000000]
q_proj_re_0_V          (alloca           ) [ 00111111100000000000000000000000000000]
k_proj_re_0_V          (alloca           ) [ 00111111111000000000000000000000000000]
v_proj_re_0_V          (alloca           ) [ 00111111111110000000000000000000000000]
q_proj_0_V             (alloca           ) [ 00111111111110000000000000000000000000]
k_proj_0_V             (alloca           ) [ 00111111111110000000000000000000000000]
v_proj_0_V             (alloca           ) [ 00111111111111111000000000000000000000]
q_embed_0_V            (alloca           ) [ 00111111111111111110000000000000000000]
k_embed_0_V            (alloca           ) [ 00111111111111100000000000000000000000]
k_cache_upd_V          (alloca           ) [ 00111111111111111000000000000000000000]
v_cache_upd_V          (alloca           ) [ 00111111111111111111111111111100000000]
k_proj_transposed_V    (alloca           ) [ 00111111111111111110000000000000000000]
attn_weights_0_V       (alloca           ) [ 00111111111111111111111111111100000000]
attn_output_0          (alloca           ) [ 00111111111111111111111111111111100000]
attn_output_2D_0_V     (alloca           ) [ 00111111111111111111111111111111111100]
quantized_final_outp   (alloca           ) [ 00111111111111111111111111111111111111]
call_ln85              (call             ) [ 00000000000000000000000000000000000000]
tmp_i                  (specregionbegin  ) [ 00011111111111111110000000000000000000]
br_ln37                (br               ) [ 00110000000000000000000000000000000000]
j_0_0_i                (phi              ) [ 00010000000000000000000000000000000000]
icmp_ln37              (icmp             ) [ 00010000000000000000000000000000000000]
empty                  (speclooptripcount) [ 00000000000000000000000000000000000000]
add_ln37               (add              ) [ 00110000000000000000000000000000000000]
br_ln37                (br               ) [ 00000000000000000000000000000000000000]
specloopname_ln38      (specloopname     ) [ 00000000000000000000000000000000000000]
zext_ln38              (zext             ) [ 00000000000000000000000000000000000000]
quantized_hidden_sta_1 (getelementptr    ) [ 00000000000000000000000000000000000000]
store_ln38             (store            ) [ 00000000000000000000000000000000000000]
br_ln37                (br               ) [ 00110000000000000000000000000000000000]
scales_0_V             (call             ) [ 00000111111000000000000000000000000000]
call_ln111             (call             ) [ 00000000000000000000000000000000000000]
call_ln112             (call             ) [ 00000000000000000000000000000000000000]
call_ln113             (call             ) [ 00000000000000000000000000000000000000]
call_ln115             (call             ) [ 00000000000000000000000000000000000000]
call_ln122             (call             ) [ 00000000000000000000000000000000000000]
call_ln141             (call             ) [ 00000000000000000000000000000000000000]
call_ln129             (call             ) [ 00000000000000000000000000000000000000]
call_ln142             (call             ) [ 00000000000000000000000000000000000000]
call_ln143             (call             ) [ 00000000000000000000000000000000000000]
call_ln148             (call             ) [ 00000000000000000000000000000000000000]
call_ln153             (call             ) [ 00000000000000000000000000000000000000]
call_ln156             (call             ) [ 00000000000000000000000000000000000000]
call_ln161             (call             ) [ 00000000000000000000000000000000000000]
empty_106              (specregionend    ) [ 00000000000000000000000000000000000000]
call_ln165             (call             ) [ 00000000000000000000000000000000000000]
br_ln178               (br               ) [ 00000000000000000011111111100000000000]
h_0                    (phi              ) [ 00000000000000000001000000000000000000]
icmp_ln178             (icmp             ) [ 00000000000000000001111111100000000000]
empty_107              (speclooptripcount) [ 00000000000000000000000000000000000000]
h                      (add              ) [ 00000000000000000011111111100000000000]
br_ln178               (br               ) [ 00000000000000000000000000000000000000]
specloopname_ln179     (specloopname     ) [ 00000000000000000000000000000000000000]
tmp_65                 (bitconcatenate   ) [ 00000000000000000000000000000000000000]
tmp_66                 (bitconcatenate   ) [ 00000000000000000000000000000000000000]
zext_ln1265            (zext             ) [ 00000000000000000000000000000000000000]
sub_ln1265             (sub              ) [ 00000000000000000000111111100000000000]
tmp                    (specregionbegin  ) [ 00000000000000000000111111100000000000]
br_ln180               (br               ) [ 00000000000000000001111111100000000000]
d_0_0                  (phi              ) [ 00000000000000000000100000000000000000]
icmp_ln180             (icmp             ) [ 00000000000000000001111111100000000000]
empty_109              (speclooptripcount) [ 00000000000000000000000000000000000000]
add_ln180              (add              ) [ 00000000000000000001111111100000000000]
br_ln180               (br               ) [ 00000000000000000000000000000000000000]
zext_ln1265_2          (zext             ) [ 00000000000000000000000000000000000000]
add_ln1265             (add              ) [ 00000000000000000000000000000000000000]
sext_ln1265            (sext             ) [ 00000000000000000000000000000000000000]
attn_weights_0_V_ad    (getelementptr    ) [ 00000000000000000000011111100000000000]
empty_108              (specregionend    ) [ 00000000000000000000000000000000000000]
br_ln178               (br               ) [ 00000000000000000011111111100000000000]
attn_weights_0_V_lo    (load             ) [ 00000000000000000000001000000000000000]
tmp_78                 (bitselect        ) [ 00000000000000000000001111100000000000]
shl_ln3                (bitconcatenate   ) [ 00000000000000000000000000000000000000]
sext_ln1148            (sext             ) [ 00000000000000000000000110000000000000]
mul_ln1148             (mul              ) [ 00000000000000000000000001000000000000]
tmp_80                 (partselect       ) [ 00000000000000000000000001000000000000]
sub_ln1148             (sub              ) [ 00000000000000000000000000000000000000]
tmp_79                 (partselect       ) [ 00000000000000000000000000000000000000]
select_ln1148          (select           ) [ 00000000000000000000000000100000000000]
specloopname_ln181     (specloopname     ) [ 00000000000000000000000000000000000000]
sext_ln703             (sext             ) [ 00000000000000000000000000000000000000]
sub_ln703              (sub              ) [ 00000000000000000000000000000000000000]
sext_ln703_1           (sext             ) [ 00000000000000000000000000000000000000]
select_ln1148_2        (select           ) [ 00000000000000000000000000000000000000]
store_ln181            (store            ) [ 00000000000000000000000000000000000000]
br_ln180               (br               ) [ 00000000000000000001111111100000000000]
call_ln191             (call             ) [ 00000000000000000000000000000000000000]
call_ln209             (call             ) [ 00000000000000000000000000000000000000]
call_ln195             (call             ) [ 00000000000000000000000000000000000000]
tmp_s                  (specregionbegin  ) [ 00000000000000000000000000000011110000]
br_ln211               (br               ) [ 00000000000000000000000000000111100000]
h100_0_0               (phi              ) [ 00000000000000000000000000000010000000]
icmp_ln211             (icmp             ) [ 00000000000000000000000000000011100000]
empty_113              (speclooptripcount) [ 00000000000000000000000000000000000000]
add_ln211              (add              ) [ 00000000000000000000000000000111100000]
br_ln211               (br               ) [ 00000000000000000000000000000000000000]
specloopname_ln212     (specloopname     ) [ 00000000000000000000000000000000000000]
tmp_20                 (specregionbegin  ) [ 00000000000000000000000000000001100000]
trunc_ln213            (trunc            ) [ 00000000000000000000000000000000000000]
shl_ln                 (bitconcatenate   ) [ 00000000000000000000000000000000000000]
zext_ln213             (zext             ) [ 00000000000000000000000000000000000000]
shl_ln213_1            (bitconcatenate   ) [ 00000000000000000000000000000000000000]
zext_ln213_2           (zext             ) [ 00000000000000000000000000000000000000]
sub_ln213              (sub              ) [ 00000000000000000000000000000001100000]
tmp_67                 (bitconcatenate   ) [ 00000000000000000000000000000000000000]
tmp_68                 (bitconcatenate   ) [ 00000000000000000000000000000000000000]
zext_ln203             (zext             ) [ 00000000000000000000000000000000000000]
sub_ln203              (sub              ) [ 00000000000000000000000000000001100000]
br_ln212               (br               ) [ 00000000000000000000000000000011100000]
d101_0_0               (phi              ) [ 00000000000000000000000000000001000000]
zext_ln212             (zext             ) [ 00000000000000000000000000000000000000]
icmp_ln212             (icmp             ) [ 00000000000000000000000000000011100000]
empty_115              (speclooptripcount) [ 00000000000000000000000000000000000000]
add_ln212              (add              ) [ 00000000000000000000000000000011100000]
br_ln212               (br               ) [ 00000000000000000000000000000000000000]
add_ln213              (add              ) [ 00000000000000000000000000000000100000]
add_ln203              (add              ) [ 00000000000000000000000000000000000000]
sext_ln203             (sext             ) [ 00000000000000000000000000000000000000]
attn_output_0_addr     (getelementptr    ) [ 00000000000000000000000000000000100000]
empty_114              (specregionend    ) [ 00000000000000000000000000000000000000]
br_ln211               (br               ) [ 00000000000000000000000000000111100000]
specloopname_ln213     (specloopname     ) [ 00000000000000000000000000000000000000]
sext_ln213             (sext             ) [ 00000000000000000000000000000000000000]
zext_ln213_1           (zext             ) [ 00000000000000000000000000000000000000]
attn_output_0_load     (load             ) [ 00000000000000000000000000000000000000]
attn_output_2D_0_V_s   (getelementptr    ) [ 00000000000000000000000000000000000000]
store_ln213            (store            ) [ 00000000000000000000000000000000000000]
br_ln212               (br               ) [ 00000000000000000000000000000011100000]
empty_110              (specregionend    ) [ 00000000000000000000000000000000000000]
call_ln217             (call             ) [ 00000000000000000000000000000000000000]
tmp_i1                 (specregionbegin  ) [ 00000000000000000000000000000000001111]
br_ln37                (br               ) [ 00000000000000000000000000000000011000]
j_0_0_i2               (phi              ) [ 00000000000000000000000000000000001000]
icmp_ln37_1            (icmp             ) [ 00000000000000000000000000000000001000]
empty_111              (speclooptripcount) [ 00000000000000000000000000000000000000]
add_ln37_1             (add              ) [ 00000000000000000000000000000000011000]
br_ln37                (br               ) [ 00000000000000000000000000000000000000]
specloopname_ln38      (specloopname     ) [ 00000000000000000000000000000000000000]
zext_ln38_1            (zext             ) [ 00000000000000000000000000000000000000]
quantized_final_outp_1 (getelementptr    ) [ 00000000000000000000000000000000000000]
store_ln38             (store            ) [ 00000000000000000000000000000000000000]
br_ln37                (br               ) [ 00000000000000000000000000000000011000]
final_scales_0_V       (call             ) [ 00000000000000000000000000000000000011]
call_ln236             (call             ) [ 00000000000000000000000000000000000000]
empty_112              (specregionend    ) [ 00000000000000000000000000000000000000]
call_ln237             (call             ) [ 00000000000000000000000000000000000000]
ret_ln244              (ret              ) [ 00000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="hidden_states_0_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="hidden_states_0_V"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="final_output_0_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="final_output_0_V"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="ln_weight_in_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ln_weight_in_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="q_weights">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="q_weights"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="k_weights">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="k_weights"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="v_weights">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v_weights"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="cos_tab_V_5">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cos_tab_V_5"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="sin_tab_V_5">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sin_tab_V_5"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="k_cache_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="k_cache_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="v_cache_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v_cache_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="f_x_msb_3_table_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="f_x_msb_3_table_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="f_x_msb_2_table_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="f_x_msb_2_table_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="exp_x_msb_1_table_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="exp_x_msb_1_table_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="ln_weight_V">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ln_weight_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="o_weights">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="o_weights"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rms_norm<1536>"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1838"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1839"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="quantize_activation"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="init_2d_mem"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="linear_forward_no_mu"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reshape_2D_to_3D"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="apply_rotary_pos_emb"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cache_update"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="transpose_last_two_d"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="GEMM_3D_float"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str15"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i5.i3"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i5.i1"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str16"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="softmax<1, 16, 6>"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i40.i32"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i56.i40.i16"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i37.i113.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str17"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="GEMM_3D_float.1"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str21"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str22"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i4.i7"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i4.i5"/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i5.i7"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i5.i5"/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str23"/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="156" class="1004" name="quantized_hidden_sta_alloca_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="1" slack="0"/>
<pin id="158" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="quantized_hidden_sta/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="q_proj_re_0_V_alloca_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="1" slack="0"/>
<pin id="162" dir="1" index="1" bw="40" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="q_proj_re_0_V/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="k_proj_re_0_V_alloca_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="1" slack="0"/>
<pin id="166" dir="1" index="1" bw="40" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k_proj_re_0_V/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="v_proj_re_0_V_alloca_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="1" slack="0"/>
<pin id="170" dir="1" index="1" bw="40" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="v_proj_re_0_V/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="q_proj_0_V_alloca_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="1" slack="0"/>
<pin id="174" dir="1" index="1" bw="40" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="q_proj_0_V/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="k_proj_0_V_alloca_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="1" slack="0"/>
<pin id="178" dir="1" index="1" bw="40" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k_proj_0_V/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="v_proj_0_V_alloca_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="1" slack="0"/>
<pin id="182" dir="1" index="1" bw="40" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="v_proj_0_V/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="q_embed_0_V_alloca_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="1" slack="0"/>
<pin id="186" dir="1" index="1" bw="40" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="q_embed_0_V/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="k_embed_0_V_alloca_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="1" slack="0"/>
<pin id="190" dir="1" index="1" bw="40" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k_embed_0_V/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="k_cache_upd_V_alloca_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="1" slack="0"/>
<pin id="194" dir="1" index="1" bw="40" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k_cache_upd_V/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="v_cache_upd_V_alloca_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="1" slack="0"/>
<pin id="198" dir="1" index="1" bw="40" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="v_cache_upd_V/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="k_proj_transposed_V_alloca_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="1" slack="0"/>
<pin id="202" dir="1" index="1" bw="40" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k_proj_transposed_V/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="attn_weights_0_V_alloca_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="1" slack="0"/>
<pin id="206" dir="1" index="1" bw="40" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="attn_weights_0_V/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="attn_output_0_alloca_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="1" slack="0"/>
<pin id="210" dir="1" index="1" bw="40" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="attn_output_0/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="attn_output_2D_0_V_alloca_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="1" slack="0"/>
<pin id="214" dir="1" index="1" bw="40" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="attn_output_2D_0_V/1 "/>
</bind>
</comp>

<comp id="216" class="1004" name="quantized_final_outp_alloca_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="1" slack="0"/>
<pin id="218" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="quantized_final_outp/1 "/>
</bind>
</comp>

<comp id="220" class="1004" name="quantized_hidden_sta_1_gep_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="222" dir="0" index="1" bw="1" slack="0"/>
<pin id="223" dir="0" index="2" bw="11" slack="0"/>
<pin id="224" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="quantized_hidden_sta_1/3 "/>
</bind>
</comp>

<comp id="226" class="1004" name="store_ln38_access_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="11" slack="0"/>
<pin id="228" dir="0" index="1" bw="8" slack="0"/>
<pin id="229" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="230" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln38/3 "/>
</bind>
</comp>

<comp id="233" class="1004" name="attn_weights_0_V_ad_gep_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="40" slack="2147483647"/>
<pin id="235" dir="0" index="1" bw="1" slack="0"/>
<pin id="236" dir="0" index="2" bw="8" slack="0"/>
<pin id="237" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="attn_weights_0_V_ad/20 "/>
</bind>
</comp>

<comp id="239" class="1004" name="grp_access_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="7" slack="0"/>
<pin id="241" dir="0" index="1" bw="40" slack="0"/>
<pin id="242" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="243" dir="1" index="3" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="attn_weights_0_V_lo/20 store_ln181/26 "/>
</bind>
</comp>

<comp id="245" class="1004" name="attn_output_0_addr_gep_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="40" slack="2147483647"/>
<pin id="247" dir="0" index="1" bw="1" slack="0"/>
<pin id="248" dir="0" index="2" bw="12" slack="0"/>
<pin id="249" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="attn_output_0_addr/31 "/>
</bind>
</comp>

<comp id="251" class="1004" name="grp_access_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="11" slack="0"/>
<pin id="253" dir="0" index="1" bw="40" slack="2147483647"/>
<pin id="254" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="255" dir="1" index="3" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="attn_output_0_load/31 "/>
</bind>
</comp>

<comp id="257" class="1004" name="attn_output_2D_0_V_s_gep_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="40" slack="2147483647"/>
<pin id="259" dir="0" index="1" bw="1" slack="0"/>
<pin id="260" dir="0" index="2" bw="32" slack="0"/>
<pin id="261" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="attn_output_2D_0_V_s/32 "/>
</bind>
</comp>

<comp id="263" class="1004" name="store_ln213_access_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="11" slack="0"/>
<pin id="265" dir="0" index="1" bw="40" slack="0"/>
<pin id="266" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="267" dir="1" index="3" bw="40" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln213/32 "/>
</bind>
</comp>

<comp id="270" class="1004" name="quantized_final_outp_1_gep_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="272" dir="0" index="1" bw="1" slack="0"/>
<pin id="273" dir="0" index="2" bw="11" slack="0"/>
<pin id="274" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="quantized_final_outp_1/34 "/>
</bind>
</comp>

<comp id="276" class="1004" name="store_ln38_access_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="11" slack="0"/>
<pin id="278" dir="0" index="1" bw="8" slack="0"/>
<pin id="279" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="280" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln38/34 "/>
</bind>
</comp>

<comp id="283" class="1005" name="j_0_0_i_reg_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="11" slack="1"/>
<pin id="285" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="j_0_0_i (phireg) "/>
</bind>
</comp>

<comp id="287" class="1004" name="j_0_0_i_phi_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="1" slack="1"/>
<pin id="289" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="290" dir="0" index="2" bw="11" slack="0"/>
<pin id="291" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="292" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_0_0_i/3 "/>
</bind>
</comp>

<comp id="294" class="1005" name="h_0_reg_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="5" slack="1"/>
<pin id="296" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="h_0 (phireg) "/>
</bind>
</comp>

<comp id="298" class="1004" name="h_0_phi_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="1" slack="1"/>
<pin id="300" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="301" dir="0" index="2" bw="5" slack="0"/>
<pin id="302" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="303" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="h_0/19 "/>
</bind>
</comp>

<comp id="305" class="1005" name="d_0_0_reg_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="3" slack="1"/>
<pin id="307" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="d_0_0 (phireg) "/>
</bind>
</comp>

<comp id="309" class="1004" name="d_0_0_phi_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="1" slack="1"/>
<pin id="311" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="312" dir="0" index="2" bw="3" slack="0"/>
<pin id="313" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="314" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="d_0_0/20 "/>
</bind>
</comp>

<comp id="316" class="1005" name="h100_0_0_reg_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="5" slack="1"/>
<pin id="318" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="h100_0_0 (phireg) "/>
</bind>
</comp>

<comp id="320" class="1004" name="h100_0_0_phi_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="1" slack="1"/>
<pin id="322" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="323" dir="0" index="2" bw="5" slack="0"/>
<pin id="324" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="325" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="h100_0_0/30 "/>
</bind>
</comp>

<comp id="327" class="1005" name="d101_0_0_reg_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="7" slack="1"/>
<pin id="329" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="d101_0_0 (phireg) "/>
</bind>
</comp>

<comp id="331" class="1004" name="d101_0_0_phi_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="1" slack="1"/>
<pin id="333" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="334" dir="0" index="2" bw="7" slack="0"/>
<pin id="335" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="336" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="d101_0_0/31 "/>
</bind>
</comp>

<comp id="338" class="1005" name="j_0_0_i2_reg_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="11" slack="1"/>
<pin id="340" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="j_0_0_i2 (phireg) "/>
</bind>
</comp>

<comp id="342" class="1004" name="j_0_0_i2_phi_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="1" slack="1"/>
<pin id="344" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="345" dir="0" index="2" bw="11" slack="0"/>
<pin id="346" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="347" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_0_0_i2/34 "/>
</bind>
</comp>

<comp id="349" class="1004" name="grp_rms_norm_1536_s_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="0" slack="0"/>
<pin id="351" dir="0" index="1" bw="40" slack="0"/>
<pin id="352" dir="0" index="2" bw="40" slack="0"/>
<pin id="353" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln85/1 call_ln217/30 "/>
</bind>
</comp>

<comp id="358" class="1004" name="grp_softmax_1_16_6_s_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="0" slack="0"/>
<pin id="360" dir="0" index="1" bw="40" slack="2147483647"/>
<pin id="361" dir="0" index="2" bw="32" slack="0"/>
<pin id="362" dir="0" index="3" bw="46" slack="0"/>
<pin id="363" dir="0" index="4" bw="50" slack="0"/>
<pin id="364" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln191/19 "/>
</bind>
</comp>

<comp id="369" class="1004" name="grp_linear_forward_no_mu_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="0" slack="0"/>
<pin id="371" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="372" dir="0" index="2" bw="40" slack="0"/>
<pin id="373" dir="0" index="3" bw="40" slack="1"/>
<pin id="374" dir="0" index="4" bw="8" slack="0"/>
<pin id="375" dir="0" index="5" bw="22" slack="0"/>
<pin id="376" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln115/5 call_ln122/7 call_ln129/9 call_ln237/36 "/>
</bind>
</comp>

<comp id="387" class="1004" name="grp_quantize_activation_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="40" slack="0"/>
<pin id="389" dir="0" index="1" bw="40" slack="0"/>
<pin id="390" dir="0" index="2" bw="8" slack="2147483647"/>
<pin id="391" dir="1" index="3" bw="40" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="scales_0_V/3 final_scales_0_V/34 "/>
</bind>
</comp>

<comp id="394" class="1004" name="grp_apply_rotary_pos_emb_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="0" slack="0"/>
<pin id="396" dir="0" index="1" bw="40" slack="2147483647"/>
<pin id="397" dir="0" index="2" bw="40" slack="2147483647"/>
<pin id="398" dir="0" index="3" bw="40" slack="2147483647"/>
<pin id="399" dir="0" index="4" bw="40" slack="2147483647"/>
<pin id="400" dir="0" index="5" bw="17" slack="0"/>
<pin id="401" dir="0" index="6" bw="17" slack="0"/>
<pin id="402" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln148/11 "/>
</bind>
</comp>

<comp id="406" class="1004" name="grp_GEMM_3D_float_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="0" slack="0"/>
<pin id="408" dir="0" index="1" bw="40" slack="2147483647"/>
<pin id="409" dir="0" index="2" bw="40" slack="2147483647"/>
<pin id="410" dir="0" index="3" bw="40" slack="2147483647"/>
<pin id="411" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln165/17 "/>
</bind>
</comp>

<comp id="413" class="1004" name="grp_GEMM_3D_float_1_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="0" slack="0"/>
<pin id="415" dir="0" index="1" bw="40" slack="2147483647"/>
<pin id="416" dir="0" index="2" bw="40" slack="2147483647"/>
<pin id="417" dir="0" index="3" bw="40" slack="2147483647"/>
<pin id="418" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln195/28 "/>
</bind>
</comp>

<comp id="420" class="1004" name="grp_cache_update_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="0" slack="0"/>
<pin id="422" dir="0" index="1" bw="40" slack="0"/>
<pin id="423" dir="0" index="2" bw="40" slack="2147483647"/>
<pin id="424" dir="0" index="3" bw="40" slack="2147483647"/>
<pin id="425" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln153/13 call_ln156/15 "/>
</bind>
</comp>

<comp id="429" class="1004" name="grp_transpose_last_two_d_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="0" slack="0"/>
<pin id="431" dir="0" index="1" bw="40" slack="2147483647"/>
<pin id="432" dir="0" index="2" bw="40" slack="2147483647"/>
<pin id="433" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln161/15 "/>
</bind>
</comp>

<comp id="435" class="1004" name="grp_reshape_2D_to_3D_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="0" slack="0"/>
<pin id="437" dir="0" index="1" bw="40" slack="2147483647"/>
<pin id="438" dir="0" index="2" bw="40" slack="2147483647"/>
<pin id="439" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln141/7 call_ln142/9 call_ln143/11 "/>
</bind>
</comp>

<comp id="441" class="1004" name="grp_init_2d_mem_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="0" slack="0"/>
<pin id="443" dir="0" index="1" bw="40" slack="0"/>
<pin id="444" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln111/3 call_ln209/19 call_ln236/34 "/>
</bind>
</comp>

<comp id="446" class="1004" name="grp_init_2d_mem_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="0" slack="0"/>
<pin id="448" dir="0" index="1" bw="40" slack="2147483647"/>
<pin id="449" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln112/3 "/>
</bind>
</comp>

<comp id="451" class="1004" name="grp_init_2d_mem_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="0" slack="0"/>
<pin id="453" dir="0" index="1" bw="40" slack="2147483647"/>
<pin id="454" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln113/3 "/>
</bind>
</comp>

<comp id="457" class="1005" name="reg_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="40" slack="1"/>
<pin id="459" dir="1" index="1" bw="40" slack="1"/>
</pin_list>
<bind>
<opset="scales_0_V final_scales_0_V "/>
</bind>
</comp>

<comp id="462" class="1004" name="icmp_ln37_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="11" slack="0"/>
<pin id="464" dir="0" index="1" bw="11" slack="0"/>
<pin id="465" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln37/3 "/>
</bind>
</comp>

<comp id="468" class="1004" name="add_ln37_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="11" slack="0"/>
<pin id="470" dir="0" index="1" bw="1" slack="0"/>
<pin id="471" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln37/3 "/>
</bind>
</comp>

<comp id="474" class="1004" name="zext_ln38_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="11" slack="0"/>
<pin id="476" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln38/3 "/>
</bind>
</comp>

<comp id="479" class="1004" name="icmp_ln178_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="5" slack="0"/>
<pin id="481" dir="0" index="1" bw="5" slack="0"/>
<pin id="482" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln178/19 "/>
</bind>
</comp>

<comp id="485" class="1004" name="h_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="5" slack="0"/>
<pin id="487" dir="0" index="1" bw="1" slack="0"/>
<pin id="488" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="h/19 "/>
</bind>
</comp>

<comp id="491" class="1004" name="tmp_65_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="8" slack="0"/>
<pin id="493" dir="0" index="1" bw="5" slack="0"/>
<pin id="494" dir="0" index="2" bw="1" slack="0"/>
<pin id="495" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_65/19 "/>
</bind>
</comp>

<comp id="499" class="1004" name="tmp_66_fu_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="6" slack="0"/>
<pin id="501" dir="0" index="1" bw="5" slack="0"/>
<pin id="502" dir="0" index="2" bw="1" slack="0"/>
<pin id="503" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_66/19 "/>
</bind>
</comp>

<comp id="507" class="1004" name="zext_ln1265_fu_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="6" slack="0"/>
<pin id="509" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1265/19 "/>
</bind>
</comp>

<comp id="511" class="1004" name="sub_ln1265_fu_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="8" slack="0"/>
<pin id="513" dir="0" index="1" bw="6" slack="0"/>
<pin id="514" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1265/19 "/>
</bind>
</comp>

<comp id="517" class="1004" name="icmp_ln180_fu_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="3" slack="0"/>
<pin id="519" dir="0" index="1" bw="3" slack="0"/>
<pin id="520" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln180/20 "/>
</bind>
</comp>

<comp id="523" class="1004" name="add_ln180_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="3" slack="0"/>
<pin id="525" dir="0" index="1" bw="1" slack="0"/>
<pin id="526" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln180/20 "/>
</bind>
</comp>

<comp id="529" class="1004" name="zext_ln1265_2_fu_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="3" slack="0"/>
<pin id="531" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1265_2/20 "/>
</bind>
</comp>

<comp id="533" class="1004" name="add_ln1265_fu_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="8" slack="1"/>
<pin id="535" dir="0" index="1" bw="3" slack="0"/>
<pin id="536" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1265/20 "/>
</bind>
</comp>

<comp id="538" class="1004" name="sext_ln1265_fu_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="8" slack="0"/>
<pin id="540" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1265/20 "/>
</bind>
</comp>

<comp id="543" class="1004" name="tmp_78_fu_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="1" slack="0"/>
<pin id="545" dir="0" index="1" bw="40" slack="0"/>
<pin id="546" dir="0" index="2" bw="7" slack="0"/>
<pin id="547" dir="1" index="3" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_78/21 "/>
</bind>
</comp>

<comp id="551" class="1004" name="shl_ln3_fu_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="56" slack="0"/>
<pin id="553" dir="0" index="1" bw="40" slack="1"/>
<pin id="554" dir="0" index="2" bw="1" slack="0"/>
<pin id="555" dir="1" index="3" bw="56" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln3/22 "/>
</bind>
</comp>

<comp id="558" class="1004" name="sext_ln1148_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="56" slack="0"/>
<pin id="560" dir="1" index="1" bw="113" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1148/22 "/>
</bind>
</comp>

<comp id="562" class="1004" name="grp_fu_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="58" slack="0"/>
<pin id="564" dir="0" index="1" bw="56" slack="0"/>
<pin id="565" dir="1" index="2" bw="113" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1148/22 "/>
</bind>
</comp>

<comp id="568" class="1004" name="tmp_80_fu_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="37" slack="0"/>
<pin id="570" dir="0" index="1" bw="113" slack="0"/>
<pin id="571" dir="0" index="2" bw="8" slack="0"/>
<pin id="572" dir="0" index="3" bw="8" slack="0"/>
<pin id="573" dir="1" index="4" bw="37" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_80/24 "/>
</bind>
</comp>

<comp id="578" class="1004" name="sub_ln1148_fu_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="1" slack="0"/>
<pin id="580" dir="0" index="1" bw="113" slack="1"/>
<pin id="581" dir="1" index="2" bw="113" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1148/25 "/>
</bind>
</comp>

<comp id="583" class="1004" name="tmp_79_fu_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="37" slack="0"/>
<pin id="585" dir="0" index="1" bw="113" slack="0"/>
<pin id="586" dir="0" index="2" bw="8" slack="0"/>
<pin id="587" dir="0" index="3" bw="8" slack="0"/>
<pin id="588" dir="1" index="4" bw="37" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_79/25 "/>
</bind>
</comp>

<comp id="593" class="1004" name="select_ln1148_fu_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="1" slack="4"/>
<pin id="595" dir="0" index="1" bw="37" slack="0"/>
<pin id="596" dir="0" index="2" bw="37" slack="1"/>
<pin id="597" dir="1" index="3" bw="37" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1148/25 "/>
</bind>
</comp>

<comp id="599" class="1004" name="sext_ln703_fu_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="37" slack="1"/>
<pin id="601" dir="1" index="1" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln703/26 "/>
</bind>
</comp>

<comp id="602" class="1004" name="sub_ln703_fu_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="1" slack="0"/>
<pin id="604" dir="0" index="1" bw="37" slack="0"/>
<pin id="605" dir="1" index="2" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln703/26 "/>
</bind>
</comp>

<comp id="608" class="1004" name="sext_ln703_1_fu_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="37" slack="1"/>
<pin id="610" dir="1" index="1" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln703_1/26 "/>
</bind>
</comp>

<comp id="611" class="1004" name="select_ln1148_2_fu_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="1" slack="5"/>
<pin id="613" dir="0" index="1" bw="40" slack="0"/>
<pin id="614" dir="0" index="2" bw="40" slack="0"/>
<pin id="615" dir="1" index="3" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1148_2/26 "/>
</bind>
</comp>

<comp id="619" class="1004" name="icmp_ln211_fu_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="5" slack="0"/>
<pin id="621" dir="0" index="1" bw="5" slack="0"/>
<pin id="622" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln211/30 "/>
</bind>
</comp>

<comp id="625" class="1004" name="add_ln211_fu_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="5" slack="0"/>
<pin id="627" dir="0" index="1" bw="1" slack="0"/>
<pin id="628" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln211/30 "/>
</bind>
</comp>

<comp id="631" class="1004" name="trunc_ln213_fu_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="5" slack="0"/>
<pin id="633" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln213/30 "/>
</bind>
</comp>

<comp id="635" class="1004" name="shl_ln_fu_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="11" slack="0"/>
<pin id="637" dir="0" index="1" bw="4" slack="0"/>
<pin id="638" dir="0" index="2" bw="1" slack="0"/>
<pin id="639" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/30 "/>
</bind>
</comp>

<comp id="643" class="1004" name="zext_ln213_fu_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="11" slack="0"/>
<pin id="645" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln213/30 "/>
</bind>
</comp>

<comp id="647" class="1004" name="shl_ln213_1_fu_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="9" slack="0"/>
<pin id="649" dir="0" index="1" bw="4" slack="0"/>
<pin id="650" dir="0" index="2" bw="1" slack="0"/>
<pin id="651" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln213_1/30 "/>
</bind>
</comp>

<comp id="655" class="1004" name="zext_ln213_2_fu_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="9" slack="0"/>
<pin id="657" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln213_2/30 "/>
</bind>
</comp>

<comp id="659" class="1004" name="sub_ln213_fu_659">
<pin_list>
<pin id="660" dir="0" index="0" bw="11" slack="0"/>
<pin id="661" dir="0" index="1" bw="9" slack="0"/>
<pin id="662" dir="1" index="2" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln213/30 "/>
</bind>
</comp>

<comp id="665" class="1004" name="tmp_67_fu_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="12" slack="0"/>
<pin id="667" dir="0" index="1" bw="5" slack="0"/>
<pin id="668" dir="0" index="2" bw="1" slack="0"/>
<pin id="669" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_67/30 "/>
</bind>
</comp>

<comp id="673" class="1004" name="tmp_68_fu_673">
<pin_list>
<pin id="674" dir="0" index="0" bw="10" slack="0"/>
<pin id="675" dir="0" index="1" bw="5" slack="0"/>
<pin id="676" dir="0" index="2" bw="1" slack="0"/>
<pin id="677" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_68/30 "/>
</bind>
</comp>

<comp id="681" class="1004" name="zext_ln203_fu_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="10" slack="0"/>
<pin id="683" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203/30 "/>
</bind>
</comp>

<comp id="685" class="1004" name="sub_ln203_fu_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="12" slack="0"/>
<pin id="687" dir="0" index="1" bw="10" slack="0"/>
<pin id="688" dir="1" index="2" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln203/30 "/>
</bind>
</comp>

<comp id="691" class="1004" name="zext_ln212_fu_691">
<pin_list>
<pin id="692" dir="0" index="0" bw="7" slack="0"/>
<pin id="693" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln212/31 "/>
</bind>
</comp>

<comp id="695" class="1004" name="icmp_ln212_fu_695">
<pin_list>
<pin id="696" dir="0" index="0" bw="7" slack="0"/>
<pin id="697" dir="0" index="1" bw="7" slack="0"/>
<pin id="698" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln212/31 "/>
</bind>
</comp>

<comp id="701" class="1004" name="add_ln212_fu_701">
<pin_list>
<pin id="702" dir="0" index="0" bw="7" slack="0"/>
<pin id="703" dir="0" index="1" bw="1" slack="0"/>
<pin id="704" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln212/31 "/>
</bind>
</comp>

<comp id="707" class="1004" name="add_ln213_fu_707">
<pin_list>
<pin id="708" dir="0" index="0" bw="7" slack="0"/>
<pin id="709" dir="0" index="1" bw="12" slack="1"/>
<pin id="710" dir="1" index="2" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln213/31 "/>
</bind>
</comp>

<comp id="712" class="1004" name="add_ln203_fu_712">
<pin_list>
<pin id="713" dir="0" index="0" bw="12" slack="1"/>
<pin id="714" dir="0" index="1" bw="7" slack="0"/>
<pin id="715" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln203/31 "/>
</bind>
</comp>

<comp id="717" class="1004" name="sext_ln203_fu_717">
<pin_list>
<pin id="718" dir="0" index="0" bw="12" slack="0"/>
<pin id="719" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln203/31 "/>
</bind>
</comp>

<comp id="722" class="1004" name="sext_ln213_fu_722">
<pin_list>
<pin id="723" dir="0" index="0" bw="12" slack="1"/>
<pin id="724" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln213/32 "/>
</bind>
</comp>

<comp id="725" class="1004" name="zext_ln213_1_fu_725">
<pin_list>
<pin id="726" dir="0" index="0" bw="12" slack="0"/>
<pin id="727" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln213_1/32 "/>
</bind>
</comp>

<comp id="730" class="1004" name="icmp_ln37_1_fu_730">
<pin_list>
<pin id="731" dir="0" index="0" bw="11" slack="0"/>
<pin id="732" dir="0" index="1" bw="11" slack="0"/>
<pin id="733" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln37_1/34 "/>
</bind>
</comp>

<comp id="736" class="1004" name="add_ln37_1_fu_736">
<pin_list>
<pin id="737" dir="0" index="0" bw="11" slack="0"/>
<pin id="738" dir="0" index="1" bw="1" slack="0"/>
<pin id="739" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln37_1/34 "/>
</bind>
</comp>

<comp id="742" class="1004" name="zext_ln38_1_fu_742">
<pin_list>
<pin id="743" dir="0" index="0" bw="11" slack="0"/>
<pin id="744" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln38_1/34 "/>
</bind>
</comp>

<comp id="750" class="1005" name="add_ln37_reg_750">
<pin_list>
<pin id="751" dir="0" index="0" bw="11" slack="0"/>
<pin id="752" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="add_ln37 "/>
</bind>
</comp>

<comp id="758" class="1005" name="h_reg_758">
<pin_list>
<pin id="759" dir="0" index="0" bw="5" slack="0"/>
<pin id="760" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="h "/>
</bind>
</comp>

<comp id="763" class="1005" name="sub_ln1265_reg_763">
<pin_list>
<pin id="764" dir="0" index="0" bw="8" slack="1"/>
<pin id="765" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln1265 "/>
</bind>
</comp>

<comp id="771" class="1005" name="add_ln180_reg_771">
<pin_list>
<pin id="772" dir="0" index="0" bw="3" slack="0"/>
<pin id="773" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="add_ln180 "/>
</bind>
</comp>

<comp id="776" class="1005" name="attn_weights_0_V_ad_reg_776">
<pin_list>
<pin id="777" dir="0" index="0" bw="7" slack="1"/>
<pin id="778" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="attn_weights_0_V_ad "/>
</bind>
</comp>

<comp id="781" class="1005" name="attn_weights_0_V_lo_reg_781">
<pin_list>
<pin id="782" dir="0" index="0" bw="40" slack="1"/>
<pin id="783" dir="1" index="1" bw="40" slack="1"/>
</pin_list>
<bind>
<opset="attn_weights_0_V_lo "/>
</bind>
</comp>

<comp id="786" class="1005" name="tmp_78_reg_786">
<pin_list>
<pin id="787" dir="0" index="0" bw="1" slack="3"/>
<pin id="788" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="tmp_78 "/>
</bind>
</comp>

<comp id="792" class="1005" name="sext_ln1148_reg_792">
<pin_list>
<pin id="793" dir="0" index="0" bw="113" slack="1"/>
<pin id="794" dir="1" index="1" bw="113" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1148 "/>
</bind>
</comp>

<comp id="797" class="1005" name="mul_ln1148_reg_797">
<pin_list>
<pin id="798" dir="0" index="0" bw="113" slack="1"/>
<pin id="799" dir="1" index="1" bw="113" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln1148 "/>
</bind>
</comp>

<comp id="802" class="1005" name="tmp_80_reg_802">
<pin_list>
<pin id="803" dir="0" index="0" bw="37" slack="1"/>
<pin id="804" dir="1" index="1" bw="37" slack="1"/>
</pin_list>
<bind>
<opset="tmp_80 "/>
</bind>
</comp>

<comp id="807" class="1005" name="select_ln1148_reg_807">
<pin_list>
<pin id="808" dir="0" index="0" bw="37" slack="1"/>
<pin id="809" dir="1" index="1" bw="37" slack="1"/>
</pin_list>
<bind>
<opset="select_ln1148 "/>
</bind>
</comp>

<comp id="816" class="1005" name="add_ln211_reg_816">
<pin_list>
<pin id="817" dir="0" index="0" bw="5" slack="0"/>
<pin id="818" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="add_ln211 "/>
</bind>
</comp>

<comp id="821" class="1005" name="sub_ln213_reg_821">
<pin_list>
<pin id="822" dir="0" index="0" bw="12" slack="1"/>
<pin id="823" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln213 "/>
</bind>
</comp>

<comp id="826" class="1005" name="sub_ln203_reg_826">
<pin_list>
<pin id="827" dir="0" index="0" bw="12" slack="1"/>
<pin id="828" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln203 "/>
</bind>
</comp>

<comp id="834" class="1005" name="add_ln212_reg_834">
<pin_list>
<pin id="835" dir="0" index="0" bw="7" slack="0"/>
<pin id="836" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="add_ln212 "/>
</bind>
</comp>

<comp id="839" class="1005" name="add_ln213_reg_839">
<pin_list>
<pin id="840" dir="0" index="0" bw="12" slack="1"/>
<pin id="841" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="add_ln213 "/>
</bind>
</comp>

<comp id="844" class="1005" name="attn_output_0_addr_reg_844">
<pin_list>
<pin id="845" dir="0" index="0" bw="11" slack="1"/>
<pin id="846" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="attn_output_0_addr "/>
</bind>
</comp>

<comp id="852" class="1005" name="add_ln37_1_reg_852">
<pin_list>
<pin id="853" dir="0" index="0" bw="11" slack="0"/>
<pin id="854" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="add_ln37_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="159"><net_src comp="30" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="163"><net_src comp="30" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="167"><net_src comp="30" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="171"><net_src comp="30" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="175"><net_src comp="30" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="179"><net_src comp="30" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="183"><net_src comp="30" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="187"><net_src comp="30" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="191"><net_src comp="30" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="195"><net_src comp="30" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="199"><net_src comp="30" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="203"><net_src comp="30" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="207"><net_src comp="30" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="211"><net_src comp="30" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="215"><net_src comp="30" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="219"><net_src comp="30" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="225"><net_src comp="52" pin="0"/><net_sink comp="220" pin=1"/></net>

<net id="231"><net_src comp="54" pin="0"/><net_sink comp="226" pin=1"/></net>

<net id="232"><net_src comp="220" pin="3"/><net_sink comp="226" pin=0"/></net>

<net id="238"><net_src comp="52" pin="0"/><net_sink comp="233" pin=1"/></net>

<net id="244"><net_src comp="233" pin="3"/><net_sink comp="239" pin=0"/></net>

<net id="250"><net_src comp="52" pin="0"/><net_sink comp="245" pin=1"/></net>

<net id="256"><net_src comp="245" pin="3"/><net_sink comp="251" pin=0"/></net>

<net id="262"><net_src comp="52" pin="0"/><net_sink comp="257" pin=1"/></net>

<net id="268"><net_src comp="251" pin="3"/><net_sink comp="263" pin=1"/></net>

<net id="269"><net_src comp="257" pin="3"/><net_sink comp="263" pin=0"/></net>

<net id="275"><net_src comp="52" pin="0"/><net_sink comp="270" pin=1"/></net>

<net id="281"><net_src comp="54" pin="0"/><net_sink comp="276" pin=1"/></net>

<net id="282"><net_src comp="270" pin="3"/><net_sink comp="276" pin=0"/></net>

<net id="286"><net_src comp="38" pin="0"/><net_sink comp="283" pin=0"/></net>

<net id="293"><net_src comp="283" pin="1"/><net_sink comp="287" pin=0"/></net>

<net id="297"><net_src comp="80" pin="0"/><net_sink comp="294" pin=0"/></net>

<net id="304"><net_src comp="294" pin="1"/><net_sink comp="298" pin=0"/></net>

<net id="308"><net_src comp="92" pin="0"/><net_sink comp="305" pin=0"/></net>

<net id="315"><net_src comp="305" pin="1"/><net_sink comp="309" pin=0"/></net>

<net id="319"><net_src comp="80" pin="0"/><net_sink comp="316" pin=0"/></net>

<net id="326"><net_src comp="316" pin="1"/><net_sink comp="320" pin=0"/></net>

<net id="330"><net_src comp="138" pin="0"/><net_sink comp="327" pin=0"/></net>

<net id="337"><net_src comp="327" pin="1"/><net_sink comp="331" pin=0"/></net>

<net id="341"><net_src comp="38" pin="0"/><net_sink comp="338" pin=0"/></net>

<net id="348"><net_src comp="338" pin="1"/><net_sink comp="342" pin=0"/></net>

<net id="354"><net_src comp="32" pin="0"/><net_sink comp="349" pin=0"/></net>

<net id="355"><net_src comp="0" pin="0"/><net_sink comp="349" pin=1"/></net>

<net id="356"><net_src comp="4" pin="0"/><net_sink comp="349" pin=2"/></net>

<net id="357"><net_src comp="26" pin="0"/><net_sink comp="349" pin=2"/></net>

<net id="365"><net_src comp="100" pin="0"/><net_sink comp="358" pin=0"/></net>

<net id="366"><net_src comp="20" pin="0"/><net_sink comp="358" pin=2"/></net>

<net id="367"><net_src comp="22" pin="0"/><net_sink comp="358" pin=3"/></net>

<net id="368"><net_src comp="24" pin="0"/><net_sink comp="358" pin=4"/></net>

<net id="377"><net_src comp="60" pin="0"/><net_sink comp="369" pin=0"/></net>

<net id="378"><net_src comp="6" pin="0"/><net_sink comp="369" pin=4"/></net>

<net id="379"><net_src comp="62" pin="0"/><net_sink comp="369" pin=5"/></net>

<net id="380"><net_src comp="8" pin="0"/><net_sink comp="369" pin=4"/></net>

<net id="381"><net_src comp="64" pin="0"/><net_sink comp="369" pin=5"/></net>

<net id="382"><net_src comp="10" pin="0"/><net_sink comp="369" pin=4"/></net>

<net id="383"><net_src comp="68" pin="0"/><net_sink comp="369" pin=5"/></net>

<net id="384"><net_src comp="2" pin="0"/><net_sink comp="369" pin=2"/></net>

<net id="385"><net_src comp="28" pin="0"/><net_sink comp="369" pin=4"/></net>

<net id="386"><net_src comp="154" pin="0"/><net_sink comp="369" pin=5"/></net>

<net id="392"><net_src comp="56" pin="0"/><net_sink comp="387" pin=0"/></net>

<net id="393"><net_src comp="0" pin="0"/><net_sink comp="387" pin=1"/></net>

<net id="403"><net_src comp="70" pin="0"/><net_sink comp="394" pin=0"/></net>

<net id="404"><net_src comp="12" pin="0"/><net_sink comp="394" pin=5"/></net>

<net id="405"><net_src comp="14" pin="0"/><net_sink comp="394" pin=6"/></net>

<net id="412"><net_src comp="76" pin="0"/><net_sink comp="406" pin=0"/></net>

<net id="419"><net_src comp="130" pin="0"/><net_sink comp="413" pin=0"/></net>

<net id="426"><net_src comp="72" pin="0"/><net_sink comp="420" pin=0"/></net>

<net id="427"><net_src comp="16" pin="0"/><net_sink comp="420" pin=1"/></net>

<net id="428"><net_src comp="18" pin="0"/><net_sink comp="420" pin=1"/></net>

<net id="434"><net_src comp="74" pin="0"/><net_sink comp="429" pin=0"/></net>

<net id="440"><net_src comp="66" pin="0"/><net_sink comp="435" pin=0"/></net>

<net id="445"><net_src comp="58" pin="0"/><net_sink comp="441" pin=0"/></net>

<net id="450"><net_src comp="58" pin="0"/><net_sink comp="446" pin=0"/></net>

<net id="455"><net_src comp="58" pin="0"/><net_sink comp="451" pin=0"/></net>

<net id="456"><net_src comp="2" pin="0"/><net_sink comp="441" pin=1"/></net>

<net id="460"><net_src comp="387" pin="3"/><net_sink comp="457" pin=0"/></net>

<net id="461"><net_src comp="457" pin="1"/><net_sink comp="369" pin=3"/></net>

<net id="466"><net_src comp="287" pin="4"/><net_sink comp="462" pin=0"/></net>

<net id="467"><net_src comp="40" pin="0"/><net_sink comp="462" pin=1"/></net>

<net id="472"><net_src comp="287" pin="4"/><net_sink comp="468" pin=0"/></net>

<net id="473"><net_src comp="46" pin="0"/><net_sink comp="468" pin=1"/></net>

<net id="477"><net_src comp="287" pin="4"/><net_sink comp="474" pin=0"/></net>

<net id="478"><net_src comp="474" pin="1"/><net_sink comp="220" pin=2"/></net>

<net id="483"><net_src comp="298" pin="4"/><net_sink comp="479" pin=0"/></net>

<net id="484"><net_src comp="82" pin="0"/><net_sink comp="479" pin=1"/></net>

<net id="489"><net_src comp="298" pin="4"/><net_sink comp="485" pin=0"/></net>

<net id="490"><net_src comp="86" pin="0"/><net_sink comp="485" pin=1"/></net>

<net id="496"><net_src comp="90" pin="0"/><net_sink comp="491" pin=0"/></net>

<net id="497"><net_src comp="298" pin="4"/><net_sink comp="491" pin=1"/></net>

<net id="498"><net_src comp="92" pin="0"/><net_sink comp="491" pin=2"/></net>

<net id="504"><net_src comp="94" pin="0"/><net_sink comp="499" pin=0"/></net>

<net id="505"><net_src comp="298" pin="4"/><net_sink comp="499" pin=1"/></net>

<net id="506"><net_src comp="96" pin="0"/><net_sink comp="499" pin=2"/></net>

<net id="510"><net_src comp="499" pin="3"/><net_sink comp="507" pin=0"/></net>

<net id="515"><net_src comp="491" pin="3"/><net_sink comp="511" pin=0"/></net>

<net id="516"><net_src comp="507" pin="1"/><net_sink comp="511" pin=1"/></net>

<net id="521"><net_src comp="309" pin="4"/><net_sink comp="517" pin=0"/></net>

<net id="522"><net_src comp="102" pin="0"/><net_sink comp="517" pin=1"/></net>

<net id="527"><net_src comp="309" pin="4"/><net_sink comp="523" pin=0"/></net>

<net id="528"><net_src comp="106" pin="0"/><net_sink comp="523" pin=1"/></net>

<net id="532"><net_src comp="309" pin="4"/><net_sink comp="529" pin=0"/></net>

<net id="537"><net_src comp="529" pin="1"/><net_sink comp="533" pin=1"/></net>

<net id="541"><net_src comp="533" pin="2"/><net_sink comp="538" pin=0"/></net>

<net id="542"><net_src comp="538" pin="1"/><net_sink comp="233" pin=2"/></net>

<net id="548"><net_src comp="108" pin="0"/><net_sink comp="543" pin=0"/></net>

<net id="549"><net_src comp="239" pin="3"/><net_sink comp="543" pin=1"/></net>

<net id="550"><net_src comp="110" pin="0"/><net_sink comp="543" pin=2"/></net>

<net id="556"><net_src comp="112" pin="0"/><net_sink comp="551" pin=0"/></net>

<net id="557"><net_src comp="114" pin="0"/><net_sink comp="551" pin=2"/></net>

<net id="561"><net_src comp="551" pin="3"/><net_sink comp="558" pin=0"/></net>

<net id="566"><net_src comp="116" pin="0"/><net_sink comp="562" pin=0"/></net>

<net id="567"><net_src comp="558" pin="1"/><net_sink comp="562" pin=1"/></net>

<net id="574"><net_src comp="118" pin="0"/><net_sink comp="568" pin=0"/></net>

<net id="575"><net_src comp="562" pin="2"/><net_sink comp="568" pin=1"/></net>

<net id="576"><net_src comp="120" pin="0"/><net_sink comp="568" pin=2"/></net>

<net id="577"><net_src comp="122" pin="0"/><net_sink comp="568" pin=3"/></net>

<net id="582"><net_src comp="124" pin="0"/><net_sink comp="578" pin=0"/></net>

<net id="589"><net_src comp="118" pin="0"/><net_sink comp="583" pin=0"/></net>

<net id="590"><net_src comp="578" pin="2"/><net_sink comp="583" pin=1"/></net>

<net id="591"><net_src comp="120" pin="0"/><net_sink comp="583" pin=2"/></net>

<net id="592"><net_src comp="122" pin="0"/><net_sink comp="583" pin=3"/></net>

<net id="598"><net_src comp="583" pin="4"/><net_sink comp="593" pin=1"/></net>

<net id="606"><net_src comp="128" pin="0"/><net_sink comp="602" pin=0"/></net>

<net id="607"><net_src comp="599" pin="1"/><net_sink comp="602" pin=1"/></net>

<net id="616"><net_src comp="602" pin="2"/><net_sink comp="611" pin=1"/></net>

<net id="617"><net_src comp="608" pin="1"/><net_sink comp="611" pin=2"/></net>

<net id="618"><net_src comp="611" pin="3"/><net_sink comp="239" pin=1"/></net>

<net id="623"><net_src comp="320" pin="4"/><net_sink comp="619" pin=0"/></net>

<net id="624"><net_src comp="82" pin="0"/><net_sink comp="619" pin=1"/></net>

<net id="629"><net_src comp="320" pin="4"/><net_sink comp="625" pin=0"/></net>

<net id="630"><net_src comp="86" pin="0"/><net_sink comp="625" pin=1"/></net>

<net id="634"><net_src comp="320" pin="4"/><net_sink comp="631" pin=0"/></net>

<net id="640"><net_src comp="136" pin="0"/><net_sink comp="635" pin=0"/></net>

<net id="641"><net_src comp="631" pin="1"/><net_sink comp="635" pin=1"/></net>

<net id="642"><net_src comp="138" pin="0"/><net_sink comp="635" pin=2"/></net>

<net id="646"><net_src comp="635" pin="3"/><net_sink comp="643" pin=0"/></net>

<net id="652"><net_src comp="140" pin="0"/><net_sink comp="647" pin=0"/></net>

<net id="653"><net_src comp="631" pin="1"/><net_sink comp="647" pin=1"/></net>

<net id="654"><net_src comp="80" pin="0"/><net_sink comp="647" pin=2"/></net>

<net id="658"><net_src comp="647" pin="3"/><net_sink comp="655" pin=0"/></net>

<net id="663"><net_src comp="643" pin="1"/><net_sink comp="659" pin=0"/></net>

<net id="664"><net_src comp="655" pin="1"/><net_sink comp="659" pin=1"/></net>

<net id="670"><net_src comp="142" pin="0"/><net_sink comp="665" pin=0"/></net>

<net id="671"><net_src comp="320" pin="4"/><net_sink comp="665" pin=1"/></net>

<net id="672"><net_src comp="138" pin="0"/><net_sink comp="665" pin=2"/></net>

<net id="678"><net_src comp="144" pin="0"/><net_sink comp="673" pin=0"/></net>

<net id="679"><net_src comp="320" pin="4"/><net_sink comp="673" pin=1"/></net>

<net id="680"><net_src comp="80" pin="0"/><net_sink comp="673" pin=2"/></net>

<net id="684"><net_src comp="673" pin="3"/><net_sink comp="681" pin=0"/></net>

<net id="689"><net_src comp="665" pin="3"/><net_sink comp="685" pin=0"/></net>

<net id="690"><net_src comp="681" pin="1"/><net_sink comp="685" pin=1"/></net>

<net id="694"><net_src comp="331" pin="4"/><net_sink comp="691" pin=0"/></net>

<net id="699"><net_src comp="331" pin="4"/><net_sink comp="695" pin=0"/></net>

<net id="700"><net_src comp="146" pin="0"/><net_sink comp="695" pin=1"/></net>

<net id="705"><net_src comp="331" pin="4"/><net_sink comp="701" pin=0"/></net>

<net id="706"><net_src comp="150" pin="0"/><net_sink comp="701" pin=1"/></net>

<net id="711"><net_src comp="691" pin="1"/><net_sink comp="707" pin=0"/></net>

<net id="716"><net_src comp="691" pin="1"/><net_sink comp="712" pin=1"/></net>

<net id="720"><net_src comp="712" pin="2"/><net_sink comp="717" pin=0"/></net>

<net id="721"><net_src comp="717" pin="1"/><net_sink comp="245" pin=2"/></net>

<net id="728"><net_src comp="722" pin="1"/><net_sink comp="725" pin=0"/></net>

<net id="729"><net_src comp="725" pin="1"/><net_sink comp="257" pin=2"/></net>

<net id="734"><net_src comp="342" pin="4"/><net_sink comp="730" pin=0"/></net>

<net id="735"><net_src comp="40" pin="0"/><net_sink comp="730" pin=1"/></net>

<net id="740"><net_src comp="342" pin="4"/><net_sink comp="736" pin=0"/></net>

<net id="741"><net_src comp="46" pin="0"/><net_sink comp="736" pin=1"/></net>

<net id="745"><net_src comp="342" pin="4"/><net_sink comp="742" pin=0"/></net>

<net id="746"><net_src comp="742" pin="1"/><net_sink comp="270" pin=2"/></net>

<net id="753"><net_src comp="468" pin="2"/><net_sink comp="750" pin=0"/></net>

<net id="754"><net_src comp="750" pin="1"/><net_sink comp="287" pin=2"/></net>

<net id="761"><net_src comp="485" pin="2"/><net_sink comp="758" pin=0"/></net>

<net id="762"><net_src comp="758" pin="1"/><net_sink comp="298" pin=2"/></net>

<net id="766"><net_src comp="511" pin="2"/><net_sink comp="763" pin=0"/></net>

<net id="767"><net_src comp="763" pin="1"/><net_sink comp="533" pin=0"/></net>

<net id="774"><net_src comp="523" pin="2"/><net_sink comp="771" pin=0"/></net>

<net id="775"><net_src comp="771" pin="1"/><net_sink comp="309" pin=2"/></net>

<net id="779"><net_src comp="233" pin="3"/><net_sink comp="776" pin=0"/></net>

<net id="780"><net_src comp="776" pin="1"/><net_sink comp="239" pin=0"/></net>

<net id="784"><net_src comp="239" pin="3"/><net_sink comp="781" pin=0"/></net>

<net id="785"><net_src comp="781" pin="1"/><net_sink comp="551" pin=1"/></net>

<net id="789"><net_src comp="543" pin="3"/><net_sink comp="786" pin=0"/></net>

<net id="790"><net_src comp="786" pin="1"/><net_sink comp="593" pin=0"/></net>

<net id="791"><net_src comp="786" pin="1"/><net_sink comp="611" pin=0"/></net>

<net id="795"><net_src comp="558" pin="1"/><net_sink comp="792" pin=0"/></net>

<net id="796"><net_src comp="792" pin="1"/><net_sink comp="562" pin=1"/></net>

<net id="800"><net_src comp="562" pin="2"/><net_sink comp="797" pin=0"/></net>

<net id="801"><net_src comp="797" pin="1"/><net_sink comp="578" pin=1"/></net>

<net id="805"><net_src comp="568" pin="4"/><net_sink comp="802" pin=0"/></net>

<net id="806"><net_src comp="802" pin="1"/><net_sink comp="593" pin=2"/></net>

<net id="810"><net_src comp="593" pin="3"/><net_sink comp="807" pin=0"/></net>

<net id="811"><net_src comp="807" pin="1"/><net_sink comp="599" pin=0"/></net>

<net id="812"><net_src comp="807" pin="1"/><net_sink comp="608" pin=0"/></net>

<net id="819"><net_src comp="625" pin="2"/><net_sink comp="816" pin=0"/></net>

<net id="820"><net_src comp="816" pin="1"/><net_sink comp="320" pin=2"/></net>

<net id="824"><net_src comp="659" pin="2"/><net_sink comp="821" pin=0"/></net>

<net id="825"><net_src comp="821" pin="1"/><net_sink comp="707" pin=1"/></net>

<net id="829"><net_src comp="685" pin="2"/><net_sink comp="826" pin=0"/></net>

<net id="830"><net_src comp="826" pin="1"/><net_sink comp="712" pin=0"/></net>

<net id="837"><net_src comp="701" pin="2"/><net_sink comp="834" pin=0"/></net>

<net id="838"><net_src comp="834" pin="1"/><net_sink comp="331" pin=2"/></net>

<net id="842"><net_src comp="707" pin="2"/><net_sink comp="839" pin=0"/></net>

<net id="843"><net_src comp="839" pin="1"/><net_sink comp="722" pin=0"/></net>

<net id="847"><net_src comp="245" pin="3"/><net_sink comp="844" pin=0"/></net>

<net id="848"><net_src comp="844" pin="1"/><net_sink comp="251" pin=0"/></net>

<net id="855"><net_src comp="736" pin="2"/><net_sink comp="852" pin=0"/></net>

<net id="856"><net_src comp="852" pin="1"/><net_sink comp="342" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: hidden_states_0_V | {1 2 }
	Port: final_output_0_V | {34 35 36 37 }
	Port: ln_weight_in_V | {}
	Port: q_weights | {}
	Port: k_weights | {}
	Port: v_weights | {}
	Port: cos_tab_V_5 | {}
	Port: sin_tab_V_5 | {}
	Port: k_cache_V | {}
	Port: v_cache_V | {}
	Port: f_x_msb_3_table_V | {}
	Port: f_x_msb_2_table_V | {}
	Port: exp_x_msb_1_table_V | {}
	Port: ln_weight_V | {}
	Port: o_weights | {}
 - Input state : 
	Port: attention : hidden_states_0_V | {1 2 3 4 }
	Port: attention : final_output_0_V | {36 37 }
	Port: attention : ln_weight_in_V | {1 2 }
	Port: attention : q_weights | {5 6 }
	Port: attention : k_weights | {7 8 }
	Port: attention : v_weights | {9 10 }
	Port: attention : cos_tab_V_5 | {11 12 }
	Port: attention : sin_tab_V_5 | {11 12 }
	Port: attention : k_cache_V | {13 14 }
	Port: attention : v_cache_V | {15 16 }
	Port: attention : f_x_msb_3_table_V | {19 27 }
	Port: attention : f_x_msb_2_table_V | {19 27 }
	Port: attention : exp_x_msb_1_table_V | {19 27 }
	Port: attention : ln_weight_V | {30 33 }
	Port: attention : o_weights | {36 37 }
  - Chain level:
	State 1
	State 2
	State 3
		icmp_ln37 : 1
		add_ln37 : 1
		br_ln37 : 2
		zext_ln38 : 1
		quantized_hidden_sta_1 : 2
		store_ln38 : 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
		icmp_ln178 : 1
		h : 1
		br_ln178 : 2
		tmp_65 : 1
		tmp_66 : 1
		zext_ln1265 : 2
		sub_ln1265 : 3
	State 20
		icmp_ln180 : 1
		add_ln180 : 1
		br_ln180 : 2
		zext_ln1265_2 : 1
		add_ln1265 : 2
		sext_ln1265 : 3
		attn_weights_0_V_ad : 4
		attn_weights_0_V_lo : 5
	State 21
		tmp_78 : 1
	State 22
		sext_ln1148 : 1
		mul_ln1148 : 2
	State 23
	State 24
		tmp_80 : 1
	State 25
		tmp_79 : 1
		select_ln1148 : 2
	State 26
		sub_ln703 : 1
		select_ln1148_2 : 2
		store_ln181 : 3
	State 27
	State 28
	State 29
	State 30
		icmp_ln211 : 1
		add_ln211 : 1
		br_ln211 : 2
		trunc_ln213 : 1
		shl_ln : 2
		zext_ln213 : 3
		shl_ln213_1 : 2
		zext_ln213_2 : 3
		sub_ln213 : 4
		tmp_67 : 1
		tmp_68 : 1
		zext_ln203 : 2
		sub_ln203 : 3
	State 31
		zext_ln212 : 1
		icmp_ln212 : 1
		add_ln212 : 1
		br_ln212 : 2
		add_ln213 : 2
		add_ln203 : 2
		sext_ln203 : 3
		attn_output_0_addr : 4
		attn_output_0_load : 5
	State 32
		zext_ln213_1 : 1
		attn_output_2D_0_V_s : 2
		store_ln213 : 3
	State 33
	State 34
		icmp_ln37_1 : 1
		add_ln37_1 : 1
		br_ln37 : 2
		zext_ln38_1 : 1
		quantized_final_outp_1 : 2
		store_ln38 : 3
	State 35
	State 36
	State 37


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------|---------|---------|---------|---------|---------|---------|
| Operation|         Functional Unit         |   BRAM  |  DSP48E |  Delay  |    FF   |   LUT   |   URAM  |
|----------|---------------------------------|---------|---------|---------|---------|---------|---------|
|          |    grp_rms_norm_1536_s_fu_349   |    0    |    23   | 10.6597 |   3677  |   7240  |    0    |
|          |   grp_softmax_1_16_6_s_fu_358   |    0    |    18   | 19.6914 |   2333  |   1318  |    0    |
|          | grp_linear_forward_no_mu_fu_369 |    0    |    3    |  8.845  |   1086  |   789   |    0    |
|          |  grp_quantize_activation_fu_387 |    0    |    5    |  1.952  |   1008  |   812   |    0    |
|          | grp_apply_rotary_pos_emb_fu_394 |    10   |    8    |  18.056 |   782   |   653   |    0    |
|          |     grp_GEMM_3D_float_fu_406    |    0    |    5    |  5.307  |   344   |   281   |    0    |
|   call   |    grp_GEMM_3D_float_1_fu_413   |    0    |    5    |  5.307  |   340   |   276   |    0    |
|          |     grp_cache_update_fu_420     |    0    |    0    |  3.538  |   129   |   304   |    0    |
|          | grp_transpose_last_two_d_fu_429 |    0    |    0    |  1.769  |   113   |   213   |    0    |
|          |   grp_reshape_2D_to_3D_fu_435   |    0    |    0    |  1.769  |    71   |   110   |    0    |
|          |      grp_init_2d_mem_fu_441     |    0    |    0    |    0    |    22   |    26   |    0    |
|          |      grp_init_2d_mem_fu_446     |    0    |    0    |    0    |    22   |    26   |    0    |
|          |      grp_init_2d_mem_fu_451     |    0    |    0    |    0    |    22   |    26   |    0    |
|----------|---------------------------------|---------|---------|---------|---------|---------|---------|
|    mul   |            grp_fu_562           |    0    |    10   |    0    |   230   |   165   |    0    |
|----------|---------------------------------|---------|---------|---------|---------|---------|---------|
|          |        sub_ln1265_fu_511        |    0    |    0    |    0    |    0    |    15   |    0    |
|          |        sub_ln1148_fu_578        |    0    |    0    |    0    |    0    |   120   |    0    |
|    sub   |         sub_ln703_fu_602        |    0    |    0    |    0    |    0    |    44   |    0    |
|          |         sub_ln213_fu_659        |    0    |    0    |    0    |    0    |    13   |    0    |
|          |         sub_ln203_fu_685        |    0    |    0    |    0    |    0    |    12   |    0    |
|----------|---------------------------------|---------|---------|---------|---------|---------|---------|
|          |         add_ln37_fu_468         |    0    |    0    |    0    |    0    |    13   |    0    |
|          |             h_fu_485            |    0    |    0    |    0    |    0    |    15   |    0    |
|          |         add_ln180_fu_523        |    0    |    0    |    0    |    0    |    12   |    0    |
|          |        add_ln1265_fu_533        |    0    |    0    |    0    |    0    |    15   |    0    |
|    add   |         add_ln211_fu_625        |    0    |    0    |    0    |    0    |    15   |    0    |
|          |         add_ln212_fu_701        |    0    |    0    |    0    |    0    |    15   |    0    |
|          |         add_ln213_fu_707        |    0    |    0    |    0    |    0    |    12   |    0    |
|          |         add_ln203_fu_712        |    0    |    0    |    0    |    0    |    12   |    0    |
|          |        add_ln37_1_fu_736        |    0    |    0    |    0    |    0    |    13   |    0    |
|----------|---------------------------------|---------|---------|---------|---------|---------|---------|
|  select  |       select_ln1148_fu_593      |    0    |    0    |    0    |    0    |    37   |    0    |
|          |      select_ln1148_2_fu_611     |    0    |    0    |    0    |    0    |    40   |    0    |
|----------|---------------------------------|---------|---------|---------|---------|---------|---------|
|          |         icmp_ln37_fu_462        |    0    |    0    |    0    |    0    |    13   |    0    |
|          |        icmp_ln178_fu_479        |    0    |    0    |    0    |    0    |    11   |    0    |
|   icmp   |        icmp_ln180_fu_517        |    0    |    0    |    0    |    0    |    9    |    0    |
|          |        icmp_ln211_fu_619        |    0    |    0    |    0    |    0    |    11   |    0    |
|          |        icmp_ln212_fu_695        |    0    |    0    |    0    |    0    |    11   |    0    |
|          |        icmp_ln37_1_fu_730       |    0    |    0    |    0    |    0    |    13   |    0    |
|----------|---------------------------------|---------|---------|---------|---------|---------|---------|
|          |         zext_ln38_fu_474        |    0    |    0    |    0    |    0    |    0    |    0    |
|          |        zext_ln1265_fu_507       |    0    |    0    |    0    |    0    |    0    |    0    |
|          |       zext_ln1265_2_fu_529      |    0    |    0    |    0    |    0    |    0    |    0    |
|          |        zext_ln213_fu_643        |    0    |    0    |    0    |    0    |    0    |    0    |
|   zext   |       zext_ln213_2_fu_655       |    0    |    0    |    0    |    0    |    0    |    0    |
|          |        zext_ln203_fu_681        |    0    |    0    |    0    |    0    |    0    |    0    |
|          |        zext_ln212_fu_691        |    0    |    0    |    0    |    0    |    0    |    0    |
|          |       zext_ln213_1_fu_725       |    0    |    0    |    0    |    0    |    0    |    0    |
|          |        zext_ln38_1_fu_742       |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|---------|---------|
|          |          tmp_65_fu_491          |    0    |    0    |    0    |    0    |    0    |    0    |
|          |          tmp_66_fu_499          |    0    |    0    |    0    |    0    |    0    |    0    |
|          |          shl_ln3_fu_551         |    0    |    0    |    0    |    0    |    0    |    0    |
|bitconcatenate|          shl_ln_fu_635          |    0    |    0    |    0    |    0    |    0    |    0    |
|          |        shl_ln213_1_fu_647       |    0    |    0    |    0    |    0    |    0    |    0    |
|          |          tmp_67_fu_665          |    0    |    0    |    0    |    0    |    0    |    0    |
|          |          tmp_68_fu_673          |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|---------|---------|
|          |        sext_ln1265_fu_538       |    0    |    0    |    0    |    0    |    0    |    0    |
|          |        sext_ln1148_fu_558       |    0    |    0    |    0    |    0    |    0    |    0    |
|   sext   |        sext_ln703_fu_599        |    0    |    0    |    0    |    0    |    0    |    0    |
|          |       sext_ln703_1_fu_608       |    0    |    0    |    0    |    0    |    0    |    0    |
|          |        sext_ln203_fu_717        |    0    |    0    |    0    |    0    |    0    |    0    |
|          |        sext_ln213_fu_722        |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|---------|---------|
| bitselect|          tmp_78_fu_543          |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|---------|---------|
|partselect|          tmp_80_fu_568          |    0    |    0    |    0    |    0    |    0    |    0    |
|          |          tmp_79_fu_583          |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|---------|---------|
|   trunc  |        trunc_ln213_fu_631       |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|---------|---------|
|   Total  |                                 |    10   |    77   | 76.8941 |  10179  |  12710  |    0    |
|----------|---------------------------------|---------|---------|---------|---------|---------|---------|

Memories:
+--------------------+--------+--------+--------+--------+
|                    |  BRAM  |   FF   |   LUT  |  URAM  |
+--------------------+--------+--------+--------+--------+
|    attn_output_0   |    5   |    0   |    0   |    0   |
| attn_output_2D_0_V |    5   |    0   |    0   |    0   |
|  attn_weights_0_V  |    2   |    0   |    0   |    0   |
|    k_cache_upd_V   |   40   |    0   |    0   |    0   |
|     k_embed_0_V    |    5   |    0   |    0   |    0   |
|     k_proj_0_V     |    5   |    0   |    0   |    0   |
|    k_proj_re_0_V   |    5   |    0   |    0   |    0   |
| k_proj_transposed_V|   40   |    0   |    0   |    0   |
|     q_embed_0_V    |    5   |    0   |    0   |    0   |
|     q_proj_0_V     |    5   |    0   |    0   |    0   |
|    q_proj_re_0_V   |    5   |    0   |    0   |    0   |
|quantized_final_outp|    1   |    0   |    0   |    0   |
|quantized_hidden_sta|    1   |    0   |    0   |    0   |
|    v_cache_upd_V   |   40   |    0   |    0   |    0   |
|     v_proj_0_V     |    5   |    0   |    0   |    0   |
|    v_proj_re_0_V   |    5   |    0   |    0   |    0   |
+--------------------+--------+--------+--------+--------+
|        Total       |   174  |    0   |    0   |    0   |
+--------------------+--------+--------+--------+--------+

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|     add_ln180_reg_771     |    3   |
|     add_ln211_reg_816     |    5   |
|     add_ln212_reg_834     |    7   |
|     add_ln213_reg_839     |   12   |
|     add_ln37_1_reg_852    |   11   |
|      add_ln37_reg_750     |   11   |
| attn_output_0_addr_reg_844|   11   |
|attn_weights_0_V_ad_reg_776|    7   |
|attn_weights_0_V_lo_reg_781|   40   |
|      d101_0_0_reg_327     |    7   |
|       d_0_0_reg_305       |    3   |
|      h100_0_0_reg_316     |    5   |
|        h_0_reg_294        |    5   |
|         h_reg_758         |    5   |
|      j_0_0_i2_reg_338     |   11   |
|      j_0_0_i_reg_283      |   11   |
|     mul_ln1148_reg_797    |   113  |
|          reg_457          |   40   |
|   select_ln1148_reg_807   |   37   |
|    sext_ln1148_reg_792    |   113  |
|     sub_ln1265_reg_763    |    8   |
|     sub_ln203_reg_826     |   12   |
|     sub_ln213_reg_821     |   12   |
|       tmp_78_reg_786      |    1   |
|       tmp_80_reg_802      |   37   |
+---------------------------+--------+
|           Total           |   527  |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|---------------------------------|------|------|------|--------||---------||---------|
|               Comp              |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|---------------------------------|------|------|------|--------||---------||---------|
|        grp_access_fu_239        |  p0  |   2  |   7  |   14   ||    9    |
|        grp_access_fu_251        |  p0  |   2  |  11  |   22   ||    9    |
|    grp_rms_norm_1536_s_fu_349   |  p2  |   2  |  40  |   80   ||    9    |
| grp_linear_forward_no_mu_fu_369 |  p4  |   4  |   8  |   32   ||    21   |
| grp_linear_forward_no_mu_fu_369 |  p5  |   4  |  22  |   88   ||    9    |
|     grp_cache_update_fu_420     |  p1  |   2  |  40  |   80   ||    9    |
|            grp_fu_562           |  p1  |   2  |  56  |   112  ||    9    |
|---------------------------------|------|------|------|--------||---------||---------|
|              Total              |      |      |      |   428  ||  12.566 ||    75   |
|---------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |   10   |   77   |   76   |  10179 |  12710 |    0   |
|   Memory  |   174  |    -   |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |    -   |   12   |    -   |   75   |    -   |
|  Register |    -   |    -   |    -   |   527  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |   184  |   77   |   89   |  10706 |  12785 |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
