// $Id: router_wrap.v 5188 2012-08-30 00:31:31Z dub $

/*
 Copyright (c) 2007-2012, Trustees of The Leland Stanford Junior University
 All rights reserved.

 Redistribution and use in source and binary forms, with or without
 modification, are permitted provided that the following conditions are met:

 Redistributions of source code must retain the above copyright notice, this 
 list of conditions and the following disclaimer.
 Redistributions in binary form must reproduce the above copyright notice, this
 list of conditions and the following disclaimer in the documentation and/or
 other materials provided with the distribution.

 THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
 ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
 WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE 
 DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR
 ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES
 (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;
 LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON
 ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
 (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS
 SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
*/

//==============================================================================
// wrapper around router component (configures router parameters based on
// selected network topology, etc.)
//==============================================================================


//ADDED Registers to inputs and outputs
//router_address is a constant, we dont need to register it

module router_wrap
  (clk, reset, router_address, channel_in_ip_d, flow_ctrl_out_ip_q, channel_out_op_q, 
   flow_ctrl_in_op_d, error);
   
`include "c_functions.v"   
`include "c_constants.v"
`include "rtr_constants.v"
`include "vcr_constants.v"
`include "parameters.v"
   
   
   // total number of packet classes
   localparam num_packet_classes = num_message_classes * num_resource_classes;
   
   // number of VCs
   localparam num_vcs = num_packet_classes * num_vcs_per_class;
   
   // width required to select individual VC
   localparam vc_idx_width = clogb(num_vcs);
   
   // total number of routers
   localparam num_routers
     = (num_nodes + num_nodes_per_router - 1) / num_nodes_per_router;
   
   // number of routers in each dimension
   localparam num_routers_per_dim = croot(num_routers, num_dimensions);
   
   // width required to select individual router in a dimension
   localparam dim_addr_width = clogb(num_routers_per_dim);
   
   // width required to select individual router in entire network
   localparam router_addr_width = num_dimensions * dim_addr_width;
   
   // connectivity within each dimension
   localparam connectivity
     = (topology == `TOPOLOGY_MESH) ?
       `CONNECTIVITY_LINE :
       (topology == `TOPOLOGY_TORUS) ?
       `CONNECTIVITY_RING :
       (topology == `TOPOLOGY_FBFLY) ?
       `CONNECTIVITY_FULL :
       -1;
   
   // number of adjacent routers in each dimension
   localparam num_neighbors_per_dim
     = ((connectivity == `CONNECTIVITY_LINE) ||
	(connectivity == `CONNECTIVITY_RING)) ?
       2 :
       (connectivity == `CONNECTIVITY_FULL) ?
       (num_routers_per_dim - 1) :
       -1;
   
   // number of input and output ports on router
   localparam num_ports
     = num_dimensions * num_neighbors_per_dim + num_nodes_per_router;
   
   // width of flow control signals
   localparam flow_ctrl_width
     = (flow_ctrl_type == `FLOW_CTRL_TYPE_CREDIT) ? (1 + vc_idx_width) :
       -1;
   
   // width of link management signals
   localparam link_ctrl_width = enable_link_pm ? 1 : 0;
   
   // width of flit control signals
   localparam flit_ctrl_width
     = (packet_format == `PACKET_FORMAT_HEAD_TAIL) ? 
       (1 + vc_idx_width + 1 + 1) : 
       (packet_format == `PACKET_FORMAT_TAIL_ONLY) ? 
       (1 + vc_idx_width + 1) : 
       (packet_format == `PACKET_FORMAT_EXPLICIT_LENGTH) ? 
       (1 + vc_idx_width + 1) : 
       -1;
   
   // width of channel
   localparam channel_width
     = link_ctrl_width + flit_ctrl_width + flit_data_width;
   
   localparam total_port_ch_width
	 = num_ports*channel_width;

	localparam total_port_ctrl_width
	 = num_ports*flow_ctrl_width;

   input clk;
   input reset;
   
   // current router's address
   input [0:router_addr_width-1] router_address;
   
   // incoming channels
   input [0:total_port_ch_width-1] channel_in_ip_d;
   wire [0:total_port_ch_width-1] channel_in_ip_q;   //registered input
   
   // outgoing flow control signals
   output [0:total_port_ctrl_width-1] flow_ctrl_out_ip_q;
   wire [0:total_port_ctrl_width-1]   flow_ctrl_out_ip_d;
   
   // outgoing channels
   output [0:total_port_ch_width-1]   channel_out_op_q;
   wire [0:total_port_ch_width-1] 	  channel_out_op_d;
   
   // incoming flow control signals
   input [0:total_port_ctrl_width-1]  flow_ctrl_in_op_d;
   wire [0:total_port_ctrl_width-1]  flow_ctrl_in_op_q;
   
   // internal error condition detected
   output 				  error;
   wire 				  error;
   
   genvar gen_port;
   generate
	//we want there to be a register on each output (however we only need to create 4 partitions 2 for North I/O 2 for East I/O)
	for (gen_port=0;gen_port<num_ports;gen_port++) begin : gen_port_regs
			c_dff #(
					.width(channel_width),
					.reset_type(reset_type)
				) 
			channel_in_ff(
					.clk(clk),
					.reset(reset),
					.active(1'b1), //setting this to always active TODO check implications
					.d(channel_in_ip_d[(gen_port*channel_width)+:channel_width]),
					.q(channel_in_ip_q[(gen_port*channel_width)+:channel_width])
				);
			//register for flow in control signals
			c_dff #(
					.width(flow_ctrl_width),
					.reset_type(reset_type)
				) 
			flow_ctrl_in_ff(
					.clk(clk),
					.reset(reset),
					.active(1'b1), //setting this to always active TODO check implications
					.d(flow_ctrl_in_op_d[(gen_port*flow_ctrl_width)+:flow_ctrl_width]),
					.q(flow_ctrl_in_op_q[(gen_port*flow_ctrl_width)+:flow_ctrl_width])
				);
			//register for channel outputs
			c_dff #(
					.width(channel_width),
					.reset_type(reset_type)
				) 
			channel_out_ff(
					.clk(clk),
					.reset(reset),
					.active(1'b1), //setting this to always active TODO check implications
					.d(channel_out_op_d[(gen_port*channel_width)+:channel_width]),
					.q(channel_out_op_q[(gen_port*channel_width)+:channel_width])
				);
			//register for flow out control signals
			c_dff #(
					.width(flow_ctrl_width),
					.reset_type(reset_type)
				) 
			flow_ctrl_out_ff(
					.clk(clk),
					.reset(reset),
					.active(1'b1), //setting this to always active TODO check implications
					.d(flow_ctrl_out_ip_d[(gen_port*flow_ctrl_width)+:flow_ctrl_width]),
					.q(flow_ctrl_out_ip_q[(gen_port*flow_ctrl_width)+:flow_ctrl_width])
				);
	end
	// EXTRA REGISTERS FOR OTHER SIGNALS GOING THROUGH LINKS, didn't want to partition seperately so they are left out for now

	// //register for channel inputs
	// c_dff #(
	// 		.width(total_port_ch_width),
	// 		.reset_type(reset_type)
	// 	) 
	// channel_in_ff(
	// 		.clk(clk),
	// 		.reset(reset),
	// 		.active(1'b1), //setting this to always active TODO check implications
	// 		.d(channel_in_ip_d),
	// 		.q(channel_in_ip_q)
	// 	);
	// //register for flow in control signals
	// c_dff #(
	// 		.width(total_port_ctrl_width),
	// 		.reset_type(reset_type)
	// 	) 
	// flow_ctrl_in_ff(
	// 		.clk(clk),
	// 		.reset(reset),
	// 		.active(1'b1), //setting this to always active TODO check implications
	// 		.d(flow_ctrl_in_op_d),
	// 		.q(flow_ctrl_in_op_q)
	// 	);
	// //register for channel outputs
	// c_dff #(
	// 		.width(total_port_ch_width),
	// 		.reset_type(reset_type)
	// 	) 
	// channel_out_ff(
	// 		.clk(clk),
	// 		.reset(reset),
	// 		.active(1'b1), //setting this to always active TODO check implications
	// 		.d(channel_out_op_d),
	// 		.q(channel_out_op_q)
	// 	);
	// //register for flow out control signals
	// c_dff #(
	// 		.width(total_port_ctrl_width),
	// 		.reset_type(reset_type)
	// 	) 
	// flow_ctrl_out_ff(
	// 		.clk(clk),
	// 		.reset(reset),
	// 		.active(1'b1), //setting this to always active TODO check implications
	// 		.d(flow_ctrl_out_ip_d),
	// 		.q(flow_ctrl_out_ip_q)
	// 	);
   endgenerate

   generate
      
      case(router_type)
	
	`ROUTER_TYPE_WORMHOLE:
	  begin
	     
	     whr_top
	       #(.buffer_size(buffer_size),
		 .num_routers_per_dim(num_routers_per_dim),
		 .num_dimensions(num_dimensions),
		 .num_nodes_per_router(num_nodes_per_router),
		 .connectivity(connectivity),
		 .packet_format(packet_format),
		 .flow_ctrl_type(flow_ctrl_type),
		 .flow_ctrl_bypass(flow_ctrl_bypass),
		 .max_payload_length(max_payload_length),
		 .min_payload_length(min_payload_length),
		 .enable_link_pm(enable_link_pm),
		 .flit_data_width(flit_data_width),
		 .error_capture_mode(error_capture_mode),
		 .restrict_turns(restrict_turns),
		 .routing_type(routing_type),
		 .dim_order(dim_order),
		 .input_stage_can_hold(input_stage_can_hold),
		 .fb_regfile_type(fb_regfile_type),
		 .fb_fast_peek(fb_fast_peek),
		 .explicit_pipeline_register(explicit_pipeline_register),
		 .gate_buffer_write(gate_buffer_write),
		 .precomp_ip_sel(precomp_ip_sel),
		 .arbiter_type(sw_alloc_arbiter_type),
		 .crossbar_type(crossbar_type),
		 .reset_type(reset_type))
	     whr
	       (.clk(clk),
		.reset(reset),
		.router_address(router_address),
		.channel_in_ip(channel_in_ip_q),
		.flow_ctrl_out_ip(flow_ctrl_out_ip_d),
		.channel_out_op(channel_out_op_d),
		.flow_ctrl_in_op(flow_ctrl_in_op_q),
		.error(error));
	     
	  end
	
	`ROUTER_TYPE_VC:
	  begin
	     
	     vcr_top
	       #(.buffer_size(buffer_size),
		 .num_message_classes(num_message_classes),
		 .num_resource_classes(num_resource_classes),
		 .num_vcs_per_class(num_vcs_per_class),
		 .num_routers_per_dim(num_routers_per_dim),
		 .num_dimensions(num_dimensions),
		 .num_nodes_per_router(num_nodes_per_router),
		 .connectivity(connectivity),
		 .packet_format(packet_format),
		 .flow_ctrl_type(flow_ctrl_type),
		 .flow_ctrl_bypass(flow_ctrl_bypass),
		 .max_payload_length(max_payload_length),
		 .min_payload_length(min_payload_length),
		 .enable_link_pm(enable_link_pm),
		 .flit_data_width(flit_data_width),
		 .error_capture_mode(error_capture_mode),
		 .restrict_turns(restrict_turns),
		 .routing_type(routing_type),
		 .dim_order(dim_order),
		 .fb_regfile_type(fb_regfile_type),
		 .fb_mgmt_type(fb_mgmt_type),
		 .fb_fast_peek(fb_fast_peek),
		 .disable_static_reservations(disable_static_reservations),
		 .explicit_pipeline_register(explicit_pipeline_register),
		 .gate_buffer_write(gate_buffer_write),
		 .elig_mask(elig_mask),
		 .vc_alloc_type(vc_alloc_type),
		 .vc_alloc_arbiter_type(vc_alloc_arbiter_type),
		 .sw_alloc_type(sw_alloc_type),
		 .sw_alloc_arbiter_type(sw_alloc_arbiter_type),
		 .sw_alloc_spec_type(sw_alloc_spec_type),
		 .crossbar_type(crossbar_type),
		 .reset_type(reset_type))
	     vcr
	       (.clk(clk),
		.reset(reset),
		.router_address(router_address),
		.channel_in_ip(channel_in_ip_q),
		.flow_ctrl_out_ip(flow_ctrl_out_ip_d),
		.channel_out_op(channel_out_op_d),
		.flow_ctrl_in_op(flow_ctrl_in_op_q),
		.error(error));
	     
	  end
	
	`ROUTER_TYPE_COMBINED:
	  begin
	     
	     rtr_top
	       #(.buffer_size(buffer_size),
		 .num_message_classes(num_message_classes),
		 .num_resource_classes(num_resource_classes),
		 .num_vcs_per_class(num_vcs_per_class),
		 .num_routers_per_dim(num_routers_per_dim),
		 .num_dimensions(num_dimensions),
		 .num_nodes_per_router(num_nodes_per_router),
		 .connectivity(connectivity),
		 .packet_format(packet_format),
		 .flow_ctrl_type(flow_ctrl_type),
		 .flow_ctrl_bypass(flow_ctrl_bypass),
		 .max_payload_length(max_payload_length),
		 .min_payload_length(min_payload_length),
		 .enable_link_pm(enable_link_pm),
		 .flit_data_width(flit_data_width),
		 .error_capture_mode(error_capture_mode),
		 .restrict_turns(restrict_turns),
		 .predecode_lar_info(predecode_lar_info),
		 .routing_type(routing_type),
		 .dim_order(dim_order),
		 .fb_regfile_type(fb_regfile_type),
		 .fb_mgmt_type(fb_mgmt_type),
		 .fb_fast_peek(fb_fast_peek),
		 .disable_static_reservations(disable_static_reservations),
		 .explicit_pipeline_register(explicit_pipeline_register),
		 .gate_buffer_write(gate_buffer_write),
		 .dual_path_alloc(dual_path_alloc),
		 .dual_path_allow_conflicts(dual_path_allow_conflicts),
		 .dual_path_mask_on_ready(dual_path_mask_on_ready),
		 .precomp_ivc_sel(precomp_ivc_sel),
		 .precomp_ip_sel(precomp_ip_sel),
		 .elig_mask(elig_mask),
		 .sw_alloc_arbiter_type(sw_alloc_arbiter_type),
		 .vc_alloc_arbiter_type(vc_alloc_arbiter_type),
		 .vc_alloc_prefer_empty(vc_alloc_prefer_empty),
		 .crossbar_type(crossbar_type),
		 .reset_type(reset_type))
	     rtr
	       (.clk(clk),
		.reset(reset),
		.router_address(router_address),
		.channel_in_ip(channel_in_ip_q),
		.flow_ctrl_out_ip(flow_ctrl_out_ip_d),
		.channel_out_op(channel_out_op_d),
		.flow_ctrl_in_op(flow_ctrl_in_op_q),
		.error(error));
	     
	  end
	
      endcase
      
   endgenerate
   
endmodule
