// Seed: 1401040359
module module_0 (
    input wor id_0,
    input supply0 id_1,
    input wand id_2,
    input tri1 id_3,
    input uwire id_4,
    input wor id_5,
    output tri0 id_6,
    input wor id_7,
    output tri0 id_8,
    input wor id_9,
    input tri0 id_10,
    output uwire id_11,
    output tri id_12,
    input tri0 id_13
);
  logic id_15;
  ;
  assign module_1.id_1 = 0;
  always
    if (1) @(posedge id_9, posedge -1);
    else #id_16 $signed(25);
  ;
endmodule
module module_1 (
    inout wand id_0
    , id_7,
    input supply0 id_1,
    input supply0 id_2
    , id_8,
    input uwire id_3,
    output supply0 id_4,
    output tri id_5
);
  buf primCall (id_0, id_2);
  module_0 modCall_1 (
      id_2,
      id_0,
      id_3,
      id_0,
      id_3,
      id_1,
      id_5,
      id_2,
      id_0,
      id_3,
      id_0,
      id_5,
      id_5,
      id_3
  );
endmodule
