<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.0 Transitional//EN">
<html><head>
<meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1"/>
<meta name="keywords" content="LLVM,Low Level Virtual Machine,C++,doxygen,API,documentation"/>
<meta name="description" content="C++ source code API documentation for LLVM."/>
<title>LLVM: PPCISelLowering.h Source File</title>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head><body>
<p class="title">LLVM API Documentation</p>
<!-- Generated by Doxygen 1.8.11 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="namespaces.html"><span>Namespaces</span></a></li>
      <li><a href="annotated.html"><span>Classes</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>File&#160;Members</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('PPCISelLowering_8h_source.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">PPCISelLowering.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="PPCISelLowering_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">//===-- PPCISelLowering.h - PPC32 DAG Lowering Interface --------*- C++ -*-===//</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">//                     The LLVM Compiler Infrastructure</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">// This file is distributed under the University of Illinois Open Source</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">// License. See LICENSE.TXT for details.</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">// This file defines the interfaces that PPC uses to lower LLVM code into a</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">// selection DAG.</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;</div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="preprocessor">#ifndef LLVM_TARGET_POWERPC_PPC32ISELLOWERING_H</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="preprocessor">#define LLVM_TARGET_POWERPC_PPC32ISELLOWERING_H</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;</div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="PPC_8h.html">PPC.h</a>&quot;</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="PPCInstrInfo_8h.html">PPCInstrInfo.h</a>&quot;</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="PPCRegisterInfo_8h.html">PPCRegisterInfo.h</a>&quot;</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="PPCSubtarget_8h.html">PPCSubtarget.h</a>&quot;</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="SelectionDAG_8h.html">llvm/CodeGen/SelectionDAG.h</a>&quot;</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="CallingConvLower_8h.html">llvm/CodeGen/CallingConvLower.h</a>&quot;</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="TargetLowering_8h.html">llvm/Target/TargetLowering.h</a>&quot;</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;</div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="keyword">namespace </span><a class="code" href="namespacellvm.html">llvm</a> {</div><div class="line"><a name="l00027"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html">   27</a></span>&#160;  <span class="keyword">namespace </span>PPCISD {</div><div class="line"><a name="l00028"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66">   28</a></span>&#160;    <span class="keyword">enum</span> <a class="code" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66">NodeType</a> {</div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;      <span class="comment">// Start the numbering where the builtin ops and target ops leave off.</span></div><div class="line"><a name="l00030"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66abc3b4bb39053cdc6356a2b4cdd9fca36">   30</a></span>&#160;      <a class="code" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66abc3b4bb39053cdc6356a2b4cdd9fca36">FIRST_NUMBER</a> = <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a477ef80c70c7359199eace0e5d3133b1">ISD::BUILTIN_OP_END</a>,</div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment">      /// FSEL - Traditional three-operand fsel node.</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment">      ///</span></div><div class="line"><a name="l00034"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66aed93fe593cbca270b48f14bc00c5d73a">   34</a></span>&#160;<span class="comment"></span>      <a class="code" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66aed93fe593cbca270b48f14bc00c5d73a">FSEL</a>,</div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="comment">      /// FCFID - The FCFID instruction, taking an f64 operand and producing</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="comment">      /// and f64 value containing the FP representation of the integer that</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="comment">      /// was temporarily in the f64 operand.</span></div><div class="line"><a name="l00039"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a7d46bc38a9f3de58adde307de9c5e892">   39</a></span>&#160;<span class="comment"></span>      <a class="code" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a7d46bc38a9f3de58adde307de9c5e892">FCFID</a>,</div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="comment">      /// Newer FCFID[US] integer-to-floating-point conversion instructions for</span></div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="comment">      /// unsigned integers and single-precision outputs.</span></div><div class="line"><a name="l00043"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66aa52f8d0b1001830d27a193285d4a7090">   43</a></span>&#160;<span class="comment"></span>      <a class="code" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66aea46f7cc94ac666cf413d686484ce45d">FCFIDU</a>, <a class="code" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a7e06dc9bf94c1b690b4379bec9d64962">FCFIDS</a>, <a class="code" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66aa52f8d0b1001830d27a193285d4a7090">FCFIDUS</a>,</div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="comment">      /// FCTI[D,W]Z - The FCTIDZ and FCTIWZ instructions, taking an f32 or f64</span></div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="comment">      /// operand, producing an f64 value containing the integer representation</span></div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="comment">      /// of that FP value.</span></div><div class="line"><a name="l00048"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a2a6e33357fd46c15294432ab65adecec">   48</a></span>&#160;<span class="comment"></span>      <a class="code" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a2a79156c141fbb0faadd358c767b906b">FCTIDZ</a>, <a class="code" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a2a6e33357fd46c15294432ab65adecec">FCTIWZ</a>,</div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="comment">      /// Newer FCTI[D,W]UZ floating-point-to-integer conversion instructions for</span></div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="comment">      /// unsigned integers.</span></div><div class="line"><a name="l00052"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a88c7793fdfe5003a35e5cac9a3527eb9">   52</a></span>&#160;<span class="comment"></span>      <a class="code" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a043df81d8fc961c94e42fc8fa2c71331">FCTIDUZ</a>, <a class="code" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a88c7793fdfe5003a35e5cac9a3527eb9">FCTIWUZ</a>,</div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="comment">      /// Reciprocal estimate instructions (unary FP ops).</span></div><div class="line"><a name="l00055"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66abe7e3f85845897ad4b6270b32f8c7030">   55</a></span>&#160;<span class="comment"></span>      <a class="code" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a3475aac39d7d3909ef94c56fbdfbe7a9">FRE</a>, <a class="code" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66abe7e3f85845897ad4b6270b32f8c7030">FRSQRTE</a>,</div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;</div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;      <span class="comment">// VMADDFP, VNMSUBFP - The VMADDFP and VNMSUBFP instructions, taking</span></div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;      <span class="comment">// three v4f32 operands and producing a v4f32 result.</span></div><div class="line"><a name="l00059"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a2a34a5ed2588ccc989de4882384c296b">   59</a></span>&#160;      <a class="code" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a4641b97d96da9f08b2609132342ca65b">VMADDFP</a>, <a class="code" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a2a34a5ed2588ccc989de4882384c296b">VNMSUBFP</a>,</div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="comment">      /// VPERM - The PPC VPERM Instruction.</span></div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="comment">      ///</span></div><div class="line"><a name="l00063"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66abd37e9e242507f9bcda602075a67c9dd">   63</a></span>&#160;<span class="comment"></span>      <a class="code" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66abd37e9e242507f9bcda602075a67c9dd">VPERM</a>,</div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="comment">      /// Hi/Lo - These represent the high and low 16-bit parts of a global</span></div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="comment">      /// address respectively.  These nodes have two operands, the first of</span></div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="comment">      /// which must be a TargetGlobalAddress, and the second of which must be a</span></div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="comment">      /// Constant.  Selected naively, these turn into &#39;lis G+C&#39; and &#39;li G+C&#39;,</span></div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="comment">      /// though these are usually folded into other nodes.</span></div><div class="line"><a name="l00070"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66abcb9c462158b362a5edc6a1d754c9edb">   70</a></span>&#160;<span class="comment"></span>      <a class="code" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66afaa3b6d013f5589d52186fb31c1507de">Hi</a>, <a class="code" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66abcb9c462158b362a5edc6a1d754c9edb">Lo</a>,</div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;</div><div class="line"><a name="l00072"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a5ac8e8dafc2dd10379a59ceff7b237d6">   72</a></span>&#160;      <a class="code" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a5ac8e8dafc2dd10379a59ceff7b237d6">TOC_ENTRY</a>,</div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;<span class="comment">      /// The following three target-specific nodes are used for calls through</span></div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;<span class="comment">      /// function pointers in the 64-bit SVR4 ABI.</span></div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;<span class="comment"></span><span class="comment"></span></div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;<span class="comment">      /// Restore the TOC from the TOC save area of the current stack frame.</span></div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;<span class="comment">      /// This is basically a hard coded load instruction which additionally</span></div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;<span class="comment">      /// takes/produces a flag.</span></div><div class="line"><a name="l00080"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66ab791c435016d75f72e1e95c54f3d42d9">   80</a></span>&#160;<span class="comment"></span>      <a class="code" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66ab791c435016d75f72e1e95c54f3d42d9">TOC_RESTORE</a>,</div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;<span class="comment">      /// Like a regular LOAD but additionally taking/producing a flag.</span></div><div class="line"><a name="l00083"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a35d9b393639fbc9a4e639ce81c704d17">   83</a></span>&#160;<span class="comment"></span>      <a class="code" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a35d9b393639fbc9a4e639ce81c704d17">LOAD</a>,</div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;<span class="comment">      /// LOAD into r2 (also taking/producing a flag). Like TOC_RESTORE, this is</span></div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;<span class="comment">      /// a hard coded load instruction.</span></div><div class="line"><a name="l00087"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a4a73d0b02b92ec58d7f38d00ad50f289">   87</a></span>&#160;<span class="comment"></span>      <a class="code" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a4a73d0b02b92ec58d7f38d00ad50f289">LOAD_TOC</a>,</div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;<span class="comment">      /// OPRC, CHAIN = DYNALLOC(CHAIN, NEGSIZE, FRAME_INDEX)</span></div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;<span class="comment">      /// This instruction is lowered in PPCRegisterInfo::eliminateFrameIndex to</span></div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;<span class="comment">      /// compute an allocation on the stack.</span></div><div class="line"><a name="l00092"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a098fa0d2b0ca58b9d504edb6a164ee54">   92</a></span>&#160;<span class="comment"></span>      <a class="code" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a098fa0d2b0ca58b9d504edb6a164ee54">DYNALLOC</a>,</div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;<span class="comment">      /// GlobalBaseReg - On Darwin, this node represents the result of the mflr</span></div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;<span class="comment">      /// at function entry, used for PIC code.</span></div><div class="line"><a name="l00096"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a9e4500d93af7f70fdff992d9d748559d">   96</a></span>&#160;<span class="comment"></span>      <a class="code" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a9e4500d93af7f70fdff992d9d748559d">GlobalBaseReg</a>,</div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;<span class="comment">      /// These nodes represent the 32-bit PPC shifts that operate on 6-bit</span></div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;<span class="comment">      /// shift amounts.  These nodes are generated by the multi-precision shift</span></div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;<span class="comment">      /// code.</span></div><div class="line"><a name="l00101"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a1b0abca17bd696928f9399acfd3d1522">  101</a></span>&#160;<span class="comment"></span>      <a class="code" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a1b0abca17bd696928f9399acfd3d1522">SRL</a>, <a class="code" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66aad0d80bf5cf5a07b271e4357ed436f62">SRA</a>, <a class="code" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a56a6aa00c6f25ef2c1f51277099a78a4">SHL</a>,</div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;<span class="comment">      /// CALL - A direct function call.</span></div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;<span class="comment">      /// CALL_NOP is a call with the special NOP which follows 64-bit</span></div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;<span class="comment">      /// SVR4 calls.</span></div><div class="line"><a name="l00106"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66ada865a374b524adeca1892f0eed6eb0e">  106</a></span>&#160;<span class="comment"></span>      <a class="code" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66aa09dfd0e28e0ffea73ccfc88fb2fd95c">CALL</a>, <a class="code" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66ada865a374b524adeca1892f0eed6eb0e">CALL_NOP</a>,</div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;<span class="comment">      /// CHAIN,FLAG = MTCTR(VAL, CHAIN[, INFLAG]) - Directly corresponds to a</span></div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;<span class="comment">      /// MTCTR instruction.</span></div><div class="line"><a name="l00110"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66aa48a0d892596a0da3cf4a82c6ff5a91f">  110</a></span>&#160;<span class="comment"></span>      <a class="code" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66aa48a0d892596a0da3cf4a82c6ff5a91f">MTCTR</a>,</div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;<span class="comment">      /// CHAIN,FLAG = BCTRL(CHAIN, INFLAG) - Directly corresponds to a</span></div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;<span class="comment">      /// BCTRL instruction.</span></div><div class="line"><a name="l00114"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a453b3ee2482b8a61bbcf5ce1cd6e395e">  114</a></span>&#160;<span class="comment"></span>      <a class="code" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a453b3ee2482b8a61bbcf5ce1cd6e395e">BCTRL</a>,</div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;<span class="comment">      /// Return with a flag operand, matched by &#39;blr&#39;</span></div><div class="line"><a name="l00117"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66aca057f3b5880594ff9a4ef1750a61924">  117</a></span>&#160;<span class="comment"></span>      <a class="code" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66aca057f3b5880594ff9a4ef1750a61924">RET_FLAG</a>,</div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;<span class="comment">      /// R32 = MFOCRF(CRREG, INFLAG) - Represents the MFOCRF instruction.</span></div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;<span class="comment">      /// This copies the bits corresponding to the specified CRREG into the</span></div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;<span class="comment">      /// resultant GPR.  Bits corresponding to other CR regs are undefined.</span></div><div class="line"><a name="l00122"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a58202903ffe35789bd984f290d83e11f">  122</a></span>&#160;<span class="comment"></span>      <a class="code" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a58202903ffe35789bd984f290d83e11f">MFOCRF</a>,</div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;</div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;      <span class="comment">// EH_SJLJ_SETJMP - SjLj exception handling setjmp.</span></div><div class="line"><a name="l00125"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a819ce93b1bf9e907128d4a48ce356a21">  125</a></span>&#160;      <a class="code" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a819ce93b1bf9e907128d4a48ce356a21">EH_SJLJ_SETJMP</a>,</div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;</div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;      <span class="comment">// EH_SJLJ_LONGJMP - SjLj exception handling longjmp.</span></div><div class="line"><a name="l00128"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66ae1846075ba0055d16c23e95fb9069efd">  128</a></span>&#160;      <a class="code" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66ae1846075ba0055d16c23e95fb9069efd">EH_SJLJ_LONGJMP</a>,</div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;<span class="comment">      /// RESVEC = VCMP(LHS, RHS, OPC) - Represents one of the altivec VCMP*</span></div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;<span class="comment">      /// instructions.  For lack of better number, we use the opcode number</span></div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;<span class="comment">      /// encoding for the OPC field to identify the compare.  For example, 838</span></div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;<span class="comment">      /// is VCMPGTSH.</span></div><div class="line"><a name="l00134"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a43a3ad5a512466965973ac46c8239c60">  134</a></span>&#160;<span class="comment"></span>      <a class="code" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a43a3ad5a512466965973ac46c8239c60">VCMP</a>,</div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;<span class="comment">      /// RESVEC, OUTFLAG = VCMPo(LHS, RHS, OPC) - Represents one of the</span></div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;<span class="comment">      /// altivec VCMP*o instructions.  For lack of better number, we use the</span></div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;<span class="comment">      /// opcode number encoding for the OPC field to identify the compare.  For</span></div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;<span class="comment">      /// example, 838 is VCMPGTSH.</span></div><div class="line"><a name="l00140"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a2739f8327120cab9e21846dee3a5366b">  140</a></span>&#160;<span class="comment"></span>      <a class="code" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a2739f8327120cab9e21846dee3a5366b">VCMPo</a>,</div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;<span class="comment">      /// CHAIN = COND_BRANCH CHAIN, CRRC, OPC, DESTBB [, INFLAG] - This</span></div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;<span class="comment">      /// corresponds to the COND_BRANCH pseudo instruction.  CRRC is the</span></div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;<span class="comment">      /// condition register to branch on, OPC is the branch opcode to use (e.g.</span></div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;<span class="comment">      /// PPC::BLE), DESTBB is the destination block to branch to, and INFLAG is</span></div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;<span class="comment">      /// an optional input flag argument.</span></div><div class="line"><a name="l00147"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a0992940624286ed6bc85cd7163501613">  147</a></span>&#160;<span class="comment"></span>      <a class="code" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a0992940624286ed6bc85cd7163501613">COND_BRANCH</a>,</div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;<span class="comment">      /// CHAIN = BDNZ CHAIN, DESTBB - These are used to create counter-based</span></div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;<span class="comment">      /// loops.</span></div><div class="line"><a name="l00151"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66addb9d78754c1f2e6d765a0da913f0800">  151</a></span>&#160;<span class="comment"></span>      <a class="code" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a160ec67350dc5e964fc0a12a9cde1df8">BDNZ</a>, <a class="code" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66addb9d78754c1f2e6d765a0da913f0800">BDZ</a>,</div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;<span class="comment">      /// F8RC = FADDRTZ F8RC, F8RC - This is an FADD done with rounding</span></div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;<span class="comment">      /// towards zero.  Used only as part of the long double-to-int</span></div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;<span class="comment">      /// conversion sequence.</span></div><div class="line"><a name="l00156"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66ad2b0da006c4560646ac3eb561a8b73b2">  156</a></span>&#160;<span class="comment"></span>      <a class="code" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66ad2b0da006c4560646ac3eb561a8b73b2">FADDRTZ</a>,</div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;<span class="comment">      /// F8RC = MFFS - This moves the FPSCR (not modeled) into the register.</span></div><div class="line"><a name="l00159"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66aab6a046c536c71121190fefd548d6b25">  159</a></span>&#160;<span class="comment"></span>      <a class="code" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66aab6a046c536c71121190fefd548d6b25">MFFS</a>,</div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;<span class="comment">      /// LARX = This corresponds to PPC l{w|d}arx instrcution: load and</span></div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;<span class="comment">      /// reserve indexed. This is used to implement atomic operations.</span></div><div class="line"><a name="l00163"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a21a28a4fd508bbb42150bd0a22bfa6a6">  163</a></span>&#160;<span class="comment"></span>      <a class="code" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a21a28a4fd508bbb42150bd0a22bfa6a6">LARX</a>,</div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;<span class="comment">      /// STCX = This corresponds to PPC stcx. instrcution: store conditional</span></div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;<span class="comment">      /// indexed. This is used to implement atomic operations.</span></div><div class="line"><a name="l00167"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66ac7dcbb4c22c1613325814e5d3550cc59">  167</a></span>&#160;<span class="comment"></span>      <a class="code" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66ac7dcbb4c22c1613325814e5d3550cc59">STCX</a>,</div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;<span class="comment">      /// TC_RETURN - A tail call return.</span></div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;<span class="comment">      ///   operand #0 chain</span></div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;<span class="comment">      ///   operand #1 callee (register or absolute)</span></div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;<span class="comment">      ///   operand #2 stack adjustment</span></div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;<span class="comment">      ///   operand #3 optional in flag</span></div><div class="line"><a name="l00174"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66aa4dc9f480c199614ca9475c7969ead06">  174</a></span>&#160;<span class="comment"></span>      <a class="code" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66aa4dc9f480c199614ca9475c7969ead06">TC_RETURN</a>,</div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;<span class="comment">      /// ch, gl = CR6[UN]SET ch, inglue - Toggle CR bit 6 for SVR4 vararg calls</span></div><div class="line"><a name="l00177"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a7fa84f3807a868c9e48e0928e3ac7f81">  177</a></span>&#160;<span class="comment"></span>      <a class="code" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a7fa84f3807a868c9e48e0928e3ac7f81">CR6SET</a>,</div><div class="line"><a name="l00178"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a0a616f27a6f2de704ab3ed849b50b181">  178</a></span>&#160;      <a class="code" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a0a616f27a6f2de704ab3ed849b50b181">CR6UNSET</a>,</div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;<span class="comment">      /// G8RC = ADDIS_GOT_TPREL_HA %X2, Symbol - Used by the initial-exec</span></div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;<span class="comment">      /// TLS model, produces an ADDIS8 instruction that adds the GOT</span></div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;<span class="comment">      /// base to sym\@got\@tprel\@ha.</span></div><div class="line"><a name="l00183"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a390f7ff6ebc81e2540d946d8d1061f29">  183</a></span>&#160;<span class="comment"></span>      <a class="code" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a390f7ff6ebc81e2540d946d8d1061f29">ADDIS_GOT_TPREL_HA</a>,</div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;<span class="comment">      /// G8RC = LD_GOT_TPREL_L Symbol, G8RReg - Used by the initial-exec</span></div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;<span class="comment">      /// TLS model, produces a LD instruction with base register G8RReg</span></div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;<span class="comment">      /// and offset sym\@got\@tprel\@l.  This completes the addition that</span></div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;<span class="comment">      /// finds the offset of &quot;sym&quot; relative to the thread pointer.</span></div><div class="line"><a name="l00189"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66af54af574e0a93231dd275e38ed4cf026">  189</a></span>&#160;<span class="comment"></span>      <a class="code" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66af54af574e0a93231dd275e38ed4cf026">LD_GOT_TPREL_L</a>,</div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;<span class="comment">      /// G8RC = ADD_TLS G8RReg, Symbol - Used by the initial-exec TLS</span></div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;<span class="comment">      /// model, produces an ADD instruction that adds the contents of</span></div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;<span class="comment">      /// G8RReg to the thread pointer.  Symbol contains a relocation</span></div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;<span class="comment">      /// sym\@tls which is to be replaced by the thread pointer and</span></div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;<span class="comment">      /// identifies to the linker that the instruction is part of a</span></div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;<span class="comment">      /// TLS sequence.</span></div><div class="line"><a name="l00197"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a606fcb46940146f9bb7ee312d6a4835f">  197</a></span>&#160;<span class="comment"></span>      <a class="code" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a606fcb46940146f9bb7ee312d6a4835f">ADD_TLS</a>,</div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;<span class="comment">      /// G8RC = ADDIS_TLSGD_HA %X2, Symbol - For the general-dynamic TLS</span></div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;<span class="comment">      /// model, produces an ADDIS8 instruction that adds the GOT base</span></div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;<span class="comment">      /// register to sym\@got\@tlsgd\@ha.</span></div><div class="line"><a name="l00202"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a968bba2363b57ced282bda51b19c8162">  202</a></span>&#160;<span class="comment"></span>      <a class="code" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a968bba2363b57ced282bda51b19c8162">ADDIS_TLSGD_HA</a>,</div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;<span class="comment">      /// G8RC = ADDI_TLSGD_L G8RReg, Symbol - For the general-dynamic TLS</span></div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;<span class="comment">      /// model, produces an ADDI8 instruction that adds G8RReg to</span></div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;<span class="comment">      /// sym\@got\@tlsgd\@l.</span></div><div class="line"><a name="l00207"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66ac3043814fcbe457dc6a768c714864692">  207</a></span>&#160;<span class="comment"></span>      <a class="code" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66ac3043814fcbe457dc6a768c714864692">ADDI_TLSGD_L</a>,</div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;<span class="comment">      /// G8RC = GET_TLS_ADDR %X3, Symbol - For the general-dynamic TLS</span></div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;<span class="comment">      /// model, produces a call to __tls_get_addr(sym\@tlsgd).</span></div><div class="line"><a name="l00211"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a2c181ed9e9ec3fb57f7e8542df22f422">  211</a></span>&#160;<span class="comment"></span>      <a class="code" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a2c181ed9e9ec3fb57f7e8542df22f422">GET_TLS_ADDR</a>,</div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;<span class="comment">      /// G8RC = ADDIS_TLSLD_HA %X2, Symbol - For the local-dynamic TLS</span></div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;<span class="comment">      /// model, produces an ADDIS8 instruction that adds the GOT base</span></div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;<span class="comment">      /// register to sym\@got\@tlsld\@ha.</span></div><div class="line"><a name="l00216"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66abdad0d05f0b11932ef877b95832e31ea">  216</a></span>&#160;<span class="comment"></span>      <a class="code" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66abdad0d05f0b11932ef877b95832e31ea">ADDIS_TLSLD_HA</a>,</div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;<span class="comment">      /// G8RC = ADDI_TLSLD_L G8RReg, Symbol - For the local-dynamic TLS</span></div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;<span class="comment">      /// model, produces an ADDI8 instruction that adds G8RReg to</span></div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;<span class="comment">      /// sym\@got\@tlsld\@l.</span></div><div class="line"><a name="l00221"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66ad1e4cb7a1fc0c9ea50baef6974f21431">  221</a></span>&#160;<span class="comment"></span>      <a class="code" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66ad1e4cb7a1fc0c9ea50baef6974f21431">ADDI_TLSLD_L</a>,</div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;<span class="comment">      /// G8RC = GET_TLSLD_ADDR %X3, Symbol - For the local-dynamic TLS</span></div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;<span class="comment">      /// model, produces a call to __tls_get_addr(sym\@tlsld).</span></div><div class="line"><a name="l00225"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66ac0753db07d6a64f1ee53f3d31dbac379">  225</a></span>&#160;<span class="comment"></span>      <a class="code" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66ac0753db07d6a64f1ee53f3d31dbac379">GET_TLSLD_ADDR</a>,</div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;<span class="comment">      /// G8RC = ADDIS_DTPREL_HA %X3, Symbol, Chain - For the</span></div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;<span class="comment">      /// local-dynamic TLS model, produces an ADDIS8 instruction</span></div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;<span class="comment">      /// that adds X3 to sym\@dtprel\@ha. The Chain operand is needed</span></div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;<span class="comment">      /// to tie this in place following a copy to %X3 from the result</span></div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;<span class="comment">      /// of a GET_TLSLD_ADDR.</span></div><div class="line"><a name="l00232"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a5fdb4eb697cc8fb8a8aa8fa53effac34">  232</a></span>&#160;<span class="comment"></span>      <a class="code" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a5fdb4eb697cc8fb8a8aa8fa53effac34">ADDIS_DTPREL_HA</a>,</div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;<span class="comment">      /// G8RC = ADDI_DTPREL_L G8RReg, Symbol - For the local-dynamic TLS</span></div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;<span class="comment">      /// model, produces an ADDI8 instruction that adds G8RReg to</span></div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;<span class="comment">      /// sym\@got\@dtprel\@l.</span></div><div class="line"><a name="l00237"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a6f48c93bc2c3495090cdad2d375290dc">  237</a></span>&#160;<span class="comment"></span>      <a class="code" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a6f48c93bc2c3495090cdad2d375290dc">ADDI_DTPREL_L</a>,</div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;<span class="comment">      /// VRRC = VADD_SPLAT Elt, EltSize - Temporary node to be expanded</span></div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;<span class="comment">      /// during instruction selection to optimize a BUILD_VECTOR into</span></div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;<span class="comment">      /// operations on splats.  This is necessary to avoid losing these</span></div><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;<span class="comment">      /// optimizations due to constant folding.</span></div><div class="line"><a name="l00243"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a63d10572d28760b1a149732cc760628a">  243</a></span>&#160;<span class="comment"></span>      <a class="code" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a63d10572d28760b1a149732cc760628a">VADD_SPLAT</a>,</div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;<span class="comment">      /// CHAIN = SC CHAIN, Imm128 - System call.  The 7-bit unsigned</span></div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;<span class="comment">      /// operand identifies the operating system entry point.</span></div><div class="line"><a name="l00247"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a2ae057e4de45c51c89b7e5dc5053df62">  247</a></span>&#160;<span class="comment"></span>      <a class="code" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a2ae057e4de45c51c89b7e5dc5053df62">SC</a>,</div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;<span class="comment">      /// CHAIN = STBRX CHAIN, GPRC, Ptr, Type - This is a</span></div><div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;<span class="comment">      /// byte-swapping store instruction.  It byte-swaps the low &quot;Type&quot; bits of</span></div><div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;<span class="comment">      /// the GPRC input, then stores it through Ptr.  Type can be either i16 or</span></div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;<span class="comment">      /// i32.</span></div><div class="line"><a name="l00253"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66af2142b68a3cab0d2f680eecbb31c76e0">  253</a></span>&#160;<span class="comment"></span>      <a class="code" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66af2142b68a3cab0d2f680eecbb31c76e0">STBRX</a> = <a class="code" href="namespacellvm_1_1ISD.html#a492b8a748b427bf9338f626f438cf91c">ISD::FIRST_TARGET_MEMORY_OPCODE</a>,</div><div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;<span class="comment">      /// GPRC, CHAIN = LBRX CHAIN, Ptr, Type - This is a</span></div><div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;<span class="comment">      /// byte-swapping load instruction.  It loads &quot;Type&quot; bits, byte swaps it,</span></div><div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;<span class="comment">      /// then puts it in the bottom bits of the GPRC.  TYPE can be either i16</span></div><div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;<span class="comment">      /// or i32.</span></div><div class="line"><a name="l00259"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a8032251e5c6dfb52579250ef6373d599">  259</a></span>&#160;<span class="comment"></span>      <a class="code" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a8032251e5c6dfb52579250ef6373d599">LBRX</a>,</div><div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;<span class="comment">      /// STFIWX - The STFIWX instruction.  The first operand is an input token</span></div><div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;<span class="comment">      /// chain, then an f64 value to store, then an address to store it to.</span></div><div class="line"><a name="l00263"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66aa71de12afd261e0b3f2e040ce1c10315">  263</a></span>&#160;<span class="comment"></span>      <a class="code" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66aa71de12afd261e0b3f2e040ce1c10315">STFIWX</a>,</div><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;<span class="comment">      /// GPRC, CHAIN = LFIWAX CHAIN, Ptr - This is a floating-point</span></div><div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;<span class="comment">      /// load which sign-extends from a 32-bit integer value into the</span></div><div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;<span class="comment">      /// destination 64-bit register.</span></div><div class="line"><a name="l00268"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66af19177e57893484cb79f34527b5cd7f8">  268</a></span>&#160;<span class="comment"></span>      <a class="code" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66af19177e57893484cb79f34527b5cd7f8">LFIWAX</a>,</div><div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;<span class="comment">      /// GPRC, CHAIN = LFIWZX CHAIN, Ptr - This is a floating-point</span></div><div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;<span class="comment">      /// load which zero-extends from a 32-bit integer value into the</span></div><div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;<span class="comment">      /// destination 64-bit register.</span></div><div class="line"><a name="l00273"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a480a6977d64df14b9af6821de3f520b9">  273</a></span>&#160;<span class="comment"></span>      <a class="code" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a480a6977d64df14b9af6821de3f520b9">LFIWZX</a>,</div><div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;<span class="comment">      /// G8RC = ADDIS_TOC_HA %X2, Symbol - For medium and large code model,</span></div><div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;<span class="comment">      /// produces an ADDIS8 instruction that adds the TOC base register to</span></div><div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;<span class="comment">      /// sym\@toc\@ha.</span></div><div class="line"><a name="l00278"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a887a8b2b7f050e0aec4004e6bc7daaf8">  278</a></span>&#160;<span class="comment"></span>      <a class="code" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a887a8b2b7f050e0aec4004e6bc7daaf8">ADDIS_TOC_HA</a>,</div><div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;<span class="comment">      /// G8RC = LD_TOC_L Symbol, G8RReg - For medium and large code model,</span></div><div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;<span class="comment">      /// produces a LD instruction with base register G8RReg and offset</span></div><div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;<span class="comment">      /// sym\@toc\@l. Preceded by an ADDIS_TOC_HA to form a full 32-bit offset.</span></div><div class="line"><a name="l00283"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a0861273f8b50e76256e91802d767a8e0">  283</a></span>&#160;<span class="comment"></span>      <a class="code" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a0861273f8b50e76256e91802d767a8e0">LD_TOC_L</a>,</div><div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;<span class="comment">      /// G8RC = ADDI_TOC_L G8RReg, Symbol - For medium code model, produces</span></div><div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;<span class="comment">      /// an ADDI8 instruction that adds G8RReg to sym\@toc\@l.</span></div><div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;<span class="comment">      /// Preceded by an ADDIS_TOC_HA to form a full 32-bit offset.</span></div><div class="line"><a name="l00288"></a><span class="lineno"><a class="line" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a1368bce74d94da9e2a658ed834f806c4">  288</a></span>&#160;<span class="comment"></span>      <a class="code" href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a1368bce74d94da9e2a658ed834f806c4">ADDI_TOC_L</a></div><div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;    };</div><div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;  }</div><div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;<span class="comment">  /// Define some predicates that are used for node matching.</span></div><div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;<span class="comment"></span>  <span class="keyword">namespace </span><a class="code" href="Target_2ARM_2README_8txt.html#a853716015b99747c10b31bfb4241df91">PPC</a> {<span class="comment"></span></div><div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;<span class="comment">    /// isVPKUHUMShuffleMask - Return true if this is the shuffle mask for a</span></div><div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;<span class="comment">    /// VPKUHUM instruction.</span></div><div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;<span class="comment"></span>    <span class="keywordtype">bool</span> <a class="code" href="namespacellvm_1_1PPC.html#a4546a80a0dc0cca8a263b80cc86122b0">isVPKUHUMShuffleMask</a>(<a class="code" href="classllvm_1_1ShuffleVectorSDNode.html">ShuffleVectorSDNode</a> *<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <span class="keywordtype">bool</span> isUnary);</div><div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;<span class="comment">    /// isVPKUWUMShuffleMask - Return true if this is the shuffle mask for a</span></div><div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;<span class="comment">    /// VPKUWUM instruction.</span></div><div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;<span class="comment"></span>    <span class="keywordtype">bool</span> <a class="code" href="namespacellvm_1_1PPC.html#ac08dd0e631069166e1c864b2bfbc05fe">isVPKUWUMShuffleMask</a>(<a class="code" href="classllvm_1_1ShuffleVectorSDNode.html">ShuffleVectorSDNode</a> *N, <span class="keywordtype">bool</span> isUnary);</div><div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;<span class="comment">    /// isVMRGLShuffleMask - Return true if this is a shuffle mask suitable for</span></div><div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;<span class="comment">    /// a VRGL* instruction with the specified unit size (1,2 or 4 bytes).</span></div><div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;<span class="comment"></span>    <span class="keywordtype">bool</span> <a class="code" href="namespacellvm_1_1PPC.html#ac5d667b47894c7546da2e58080fe2144">isVMRGLShuffleMask</a>(<a class="code" href="classllvm_1_1ShuffleVectorSDNode.html">ShuffleVectorSDNode</a> *N, <span class="keywordtype">unsigned</span> UnitSize,</div><div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;                            <span class="keywordtype">bool</span> isUnary);</div><div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;<span class="comment">    /// isVMRGHShuffleMask - Return true if this is a shuffle mask suitable for</span></div><div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;<span class="comment">    /// a VRGH* instruction with the specified unit size (1,2 or 4 bytes).</span></div><div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;<span class="comment"></span>    <span class="keywordtype">bool</span> <a class="code" href="namespacellvm_1_1PPC.html#a8ddfb467153e079ac0e9c4951b948887">isVMRGHShuffleMask</a>(<a class="code" href="classllvm_1_1ShuffleVectorSDNode.html">ShuffleVectorSDNode</a> *N, <span class="keywordtype">unsigned</span> UnitSize,</div><div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;                            <span class="keywordtype">bool</span> isUnary);</div><div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;<span class="comment">    /// isVSLDOIShuffleMask - If this is a vsldoi shuffle mask, return the shift</span></div><div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;<span class="comment">    /// amount, otherwise return -1.</span></div><div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;<span class="comment"></span>    <span class="keywordtype">int</span> <a class="code" href="namespacellvm_1_1PPC.html#a9fdffa1326c897a221fdba3dc82f0ec4">isVSLDOIShuffleMask</a>(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *N, <span class="keywordtype">bool</span> isUnary);</div><div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;<span class="comment">    /// isSplatShuffleMask - Return true if the specified VECTOR_SHUFFLE operand</span></div><div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;<span class="comment">    /// specifies a splat of a single element that is suitable for input to</span></div><div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;<span class="comment">    /// VSPLTB/VSPLTH/VSPLTW.</span></div><div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;<span class="comment"></span>    <span class="keywordtype">bool</span> <a class="code" href="namespacellvm_1_1PPC.html#adf912033ee385662cb4e40bd06206b67">isSplatShuffleMask</a>(<a class="code" href="classllvm_1_1ShuffleVectorSDNode.html">ShuffleVectorSDNode</a> *N, <span class="keywordtype">unsigned</span> EltSize);</div><div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;<span class="comment">    /// isAllNegativeZeroVector - Returns true if all elements of build_vector</span></div><div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;<span class="comment">    /// are -0.0.</span></div><div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;<span class="comment"></span>    <span class="keywordtype">bool</span> <a class="code" href="namespacellvm_1_1PPC.html#a96b493b8aa609c1c5c83e21dde6bf3d0">isAllNegativeZeroVector</a>(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *N);</div><div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;<span class="comment">    /// getVSPLTImmediate - Return the appropriate VSPLT* immediate to splat the</span></div><div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;<span class="comment">    /// specified isSplatShuffleMask VECTOR_SHUFFLE mask.</span></div><div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;<span class="comment"></span>    <span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1PPC.html#a9e6acfbcf4b5bde3ce4f55352a82aa49">getVSPLTImmediate</a>(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *N, <span class="keywordtype">unsigned</span> EltSize);</div><div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;<span class="comment">    /// get_VSPLTI_elt - If this is a build_vector of constants which can be</span></div><div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;<span class="comment">    /// formed by using a vspltis[bhw] instruction of the specified element</span></div><div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;<span class="comment">    /// size, return the constant being splatted.  The ByteSize field indicates</span></div><div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;<span class="comment">    /// the number of bytes of each element [124] -&gt; [bhw].</span></div><div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;<span class="comment"></span>    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1PPC.html#a1a14301103c8d97e52ed0ca117ea6b65">get_VSPLTI_elt</a>(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *N, <span class="keywordtype">unsigned</span> ByteSize, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG);</div><div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;  }</div><div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;</div><div class="line"><a name="l00336"></a><span class="lineno"><a class="line" href="classllvm_1_1PPCTargetLowering.html">  336</a></span>&#160;  <span class="keyword">class </span><a class="code" href="classllvm_1_1PPCTargetLowering.html">PPCTargetLowering</a> : <span class="keyword">public</span> <a class="code" href="classllvm_1_1TargetLowering.html">TargetLowering</a> {</div><div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1PPCSubtarget.html">PPCSubtarget</a> &amp;PPCSubTarget;</div><div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;</div><div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;  <span class="keyword">public</span>:</div><div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;    <span class="keyword">explicit</span> <a class="code" href="classllvm_1_1PPCTargetLowering.html">PPCTargetLowering</a>(<a class="code" href="classllvm_1_1PPCTargetMachine.html">PPCTargetMachine</a> &amp;<a class="code" href="namespacellvm_1_1SystemZISD.html#a9a3c050e4bfe8d0d09d74c979f5bb121a68ace50a32835aa0562cf8f9694ba510">TM</a>);</div><div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;<span class="comment">    /// getTargetNodeName() - This method returns the name of a target specific</span></div><div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;<span class="comment">    /// DAG node.</span></div><div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;<span class="comment"></span>    <span class="keyword">virtual</span> <span class="keyword">const</span> <span class="keywordtype">char</span> *getTargetNodeName(<span class="keywordtype">unsigned</span> Opcode) <span class="keyword">const</span>;</div><div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;</div><div class="line"><a name="l00346"></a><span class="lineno"><a class="line" href="classllvm_1_1PPCTargetLowering.html#ad2eaedc0490816787c938952b914678a">  346</a></span>&#160;    <span class="keyword">virtual</span> <a class="code" href="classllvm_1_1MVT.html">MVT</a> <a class="code" href="classllvm_1_1PPCTargetLowering.html#ad2eaedc0490816787c938952b914678a">getScalarShiftAmountTy</a>(<a class="code" href="structllvm_1_1EVT.html">EVT</a> LHSTy)<span class="keyword"> const </span>{ <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>; }</div><div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;<span class="comment">    /// getSetCCResultType - Return the ISD::SETCC ValueType</span></div><div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;<span class="comment"></span>    <span class="keyword">virtual</span> <a class="code" href="structllvm_1_1EVT.html">EVT</a> getSetCCResultType(<a class="code" href="classllvm_1_1LLVMContext.html">LLVMContext</a> &amp;Context, <a class="code" href="structllvm_1_1EVT.html">EVT</a> VT) <span class="keyword">const</span>;</div><div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;<span class="comment">    /// getPreIndexedAddressParts - returns true by value, base pointer and</span></div><div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;<span class="comment">    /// offset pointer and addressing mode by reference if the node&#39;s address</span></div><div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;<span class="comment">    /// can be legally represented as pre-indexed load / store address.</span></div><div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;<span class="comment"></span>    <span class="keyword">virtual</span> <span class="keywordtype">bool</span> getPreIndexedAddressParts(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Base,</div><div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;                                           <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Offset,</div><div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;                                           <a class="code" href="namespacellvm_1_1ISD.html#abee7ecb577fcade34eb16ccb7f503e31">ISD::MemIndexedMode</a> &amp;AM,</div><div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;                                           <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div><div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;<span class="comment">    /// SelectAddressRegReg - Given the specified addressed, check to see if it</span></div><div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;<span class="comment">    /// can be represented as an indexed [r+r] operation.  Returns false if it</span></div><div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;<span class="comment">    /// can be more efficiently represented with [r+imm].</span></div><div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;<span class="comment"></span>    <span class="keywordtype">bool</span> SelectAddressRegReg(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> N, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Base, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Index,</div><div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;                             <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div><div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;<span class="comment">    /// SelectAddressRegImm - Returns true if the address N can be represented</span></div><div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;<span class="comment">    /// by a base register plus a signed 16-bit displacement [r+imm], and if it</span></div><div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;<span class="comment">    /// is not better represented as reg+reg.  If Aligned is true, only accept</span></div><div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;<span class="comment">    /// displacements suitable for STD and friends, i.e. multiples of 4.</span></div><div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;<span class="comment"></span>    <span class="keywordtype">bool</span> SelectAddressRegImm(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> N, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Disp, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Base,</div><div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;                             <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <span class="keywordtype">bool</span> Aligned) <span class="keyword">const</span>;</div><div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;<span class="comment">    /// SelectAddressRegRegOnly - Given the specified addressed, force it to be</span></div><div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;<span class="comment">    /// represented as an indexed [r+r] operation.</span></div><div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;<span class="comment"></span>    <span class="keywordtype">bool</span> SelectAddressRegRegOnly(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> N, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Base, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Index,</div><div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;                                 <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div><div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;</div><div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;    <a class="code" href="namespacellvm_1_1Sched.html#ac1547cccaf660851fcd6863d1e60309e">Sched::Preference</a> getSchedulingPreference(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *N) <span class="keyword">const</span>;</div><div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;<span class="comment">    /// LowerOperation - Provide custom lowering hooks for some operations.</span></div><div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;<span class="comment">    ///</span></div><div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;<span class="comment"></span>    <span class="keyword">virtual</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LowerOperation(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div><div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;<span class="comment">    /// ReplaceNodeResults - Replace the results of node with an illegal result</span></div><div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;<span class="comment">    /// type with new values built out of custom code.</span></div><div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;<span class="comment">    ///</span></div><div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;<span class="comment"></span>    <span class="keyword">virtual</span> <span class="keywordtype">void</span> ReplaceNodeResults(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *N, <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;SDValue&gt;</a>&amp;Results,</div><div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;                                    <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div><div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;</div><div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;    <span class="keyword">virtual</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> PerformDAGCombine(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *N, <a class="code" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">DAGCombinerInfo</a> &amp;DCI) <span class="keyword">const</span>;</div><div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;</div><div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;    <span class="keyword">virtual</span> <span class="keywordtype">void</span> computeMaskedBitsForTargetNode(<span class="keyword">const</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op,</div><div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;                                                <a class="code" href="classllvm_1_1APInt.html">APInt</a> &amp;KnownZero,</div><div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;                                                <a class="code" href="classllvm_1_1APInt.html">APInt</a> &amp;KnownOne,</div><div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;                                                <span class="keyword">const</span> <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG,</div><div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;                                                <span class="keywordtype">unsigned</span> Depth = 0) <span class="keyword">const</span>;</div><div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;</div><div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;    <span class="keyword">virtual</span> <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *</div><div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;      EmitInstrWithCustomInserter(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="namespacellvm_1_1A64CC.html#af5804bc0518be9568f73db566e4d6f46a2db5e7546f960277ff98f96cd5624442">MI</a>,</div><div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;                                  <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *MBB) <span class="keyword">const</span>;</div><div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;    <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *EmitAtomicBinary(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI,</div><div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;                                        <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *MBB, <span class="keywordtype">bool</span> is64Bit,</div><div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;                                        <span class="keywordtype">unsigned</span> BinOpcode) <span class="keyword">const</span>;</div><div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;    <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *EmitPartwordAtomicBinary(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI,</div><div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;                                                <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *MBB,</div><div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;                                            <span class="keywordtype">bool</span> is8bit, <span class="keywordtype">unsigned</span> Opcode) <span class="keyword">const</span>;</div><div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;</div><div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;    <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *emitEHSjLjSetJmp(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI,</div><div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;                                        <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *MBB) <span class="keyword">const</span>;</div><div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;</div><div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;    <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *emitEHSjLjLongJmp(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI,</div><div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;                                         <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *MBB) <span class="keyword">const</span>;</div><div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;</div><div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;    <a class="code" href="classllvm_1_1TargetLowering.html#a0b0176781cd4fd9f45cc739f1d007116">ConstraintType</a> getConstraintType(<span class="keyword">const</span> std::string &amp;Constraint) <span class="keyword">const</span>;</div><div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;<span class="comment">    /// Examine constraint string and operand type and determine a weight value.</span></div><div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;<span class="comment">    /// The operand object must already have been set up with the operand type.</span></div><div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;<span class="comment"></span>    <a class="code" href="classllvm_1_1TargetLowering.html#a7f5cab5437026605269663cda7389abc">ConstraintWeight</a> getSingleConstraintMatchWeight(</div><div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;      <a class="code" href="structllvm_1_1TargetLowering_1_1AsmOperandInfo.html">AsmOperandInfo</a> &amp;<a class="code" href="LazyValueInfo_8cpp.html#ad7f64bcc544dcefb2e068282af1c549d">info</a>, <span class="keyword">const</span> <span class="keywordtype">char</span> *constraint) <span class="keyword">const</span>;</div><div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;</div><div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;    std::pair&lt;unsigned, const TargetRegisterClass*&gt;</div><div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;      getRegForInlineAsmConstraint(<span class="keyword">const</span> std::string &amp;Constraint,</div><div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;                                   <a class="code" href="classllvm_1_1MVT.html">MVT</a> VT) <span class="keyword">const</span>;</div><div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;<span class="comment">    /// getByValTypeAlignment - Return the desired alignment for ByVal aggregate</span></div><div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;<span class="comment">    /// function arguments in the caller parameter area.  This is the actual</span></div><div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;<span class="comment">    /// alignment, not its logarithm.</span></div><div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;<span class="comment"></span>    <span class="keywordtype">unsigned</span> getByValTypeAlignment(<a class="code" href="classllvm_1_1Type.html">Type</a> *Ty) <span class="keyword">const</span>;</div><div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;<span class="comment">    /// LowerAsmOperandForConstraint - Lower the specified operand into the Ops</span></div><div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;<span class="comment">    /// vector.  If it is invalid, don&#39;t add anything to Ops.</span></div><div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;<span class="comment"></span>    <span class="keyword">virtual</span> <span class="keywordtype">void</span> LowerAsmOperandForConstraint(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op,</div><div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;                                              std::string &amp;Constraint,</div><div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;                                              std::vector&lt;SDValue&gt; &amp;Ops,</div><div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;                                              <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div><div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;<span class="comment">    /// isLegalAddressingMode - Return true if the addressing mode represented</span></div><div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;<span class="comment">    /// by AM is legal for this target, for a load/store of the specified type.</span></div><div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;<span class="comment"></span>    <span class="keyword">virtual</span> <span class="keywordtype">bool</span> isLegalAddressingMode(<span class="keyword">const</span> <a class="code" href="structllvm_1_1TargetLoweringBase_1_1AddrMode.html">AddrMode</a> &amp;AM, <a class="code" href="classllvm_1_1Type.html">Type</a> *Ty)<span class="keyword">const</span>;</div><div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;</div><div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;    <span class="keyword">virtual</span> <span class="keywordtype">bool</span> isOffsetFoldingLegal(<span class="keyword">const</span> <a class="code" href="classllvm_1_1GlobalAddressSDNode.html">GlobalAddressSDNode</a> *GA) <span class="keyword">const</span>;</div><div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;<span class="comment">    /// getOptimalMemOpType - Returns the target specific optimal type for load</span></div><div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;<span class="comment">    /// and store operations as a result of memset, memcpy, and memmove</span></div><div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;<span class="comment">    /// lowering. If DstAlign is zero that means it&#39;s safe to destination</span></div><div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;<span class="comment">    /// alignment can satisfy any constraint. Similarly if SrcAlign is zero it</span></div><div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;<span class="comment">    /// means there isn&#39;t a need to check it against alignment requirement,</span></div><div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;<span class="comment">    /// probably because the source does not need to be loaded. If &#39;IsMemset&#39; is</span></div><div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;<span class="comment">    /// true, that means it&#39;s expanding a memset. If &#39;ZeroMemset&#39; is true, that</span></div><div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;<span class="comment">    /// means it&#39;s a memset of zero. &#39;MemcpyStrSrc&#39; indicates whether the memcpy</span></div><div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;<span class="comment">    /// source is constant so it does not need to be loaded.</span></div><div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;<span class="comment">    /// It returns EVT::Other if the type should be determined using generic</span></div><div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;<span class="comment">    /// target-independent logic.</span></div><div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;<span class="comment"></span>    <span class="keyword">virtual</span> <a class="code" href="structllvm_1_1EVT.html">EVT</a></div><div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160;    getOptimalMemOpType(uint64_t Size, <span class="keywordtype">unsigned</span> DstAlign, <span class="keywordtype">unsigned</span> SrcAlign,</div><div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;                        <span class="keywordtype">bool</span> IsMemset, <span class="keywordtype">bool</span> ZeroMemset, <span class="keywordtype">bool</span> MemcpyStrSrc,</div><div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;                        <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) <span class="keyword">const</span>;</div><div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;<span class="comment">    /// Is unaligned memory access allowed for the given type, and is it fast</span></div><div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;<span class="comment">    /// relative to software emulation.</span></div><div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;<span class="comment"></span>    <span class="keyword">virtual</span> <span class="keywordtype">bool</span> allowsUnalignedMemoryAccesses(<a class="code" href="structllvm_1_1EVT.html">EVT</a> VT, <span class="keywordtype">bool</span> *<a class="code" href="namespacellvm_1_1CallingConv.html#a4f861731fc6dbfdccc05af5968d98974abc8e2ee40a84687a9e12fd08784b87ba">Fast</a> = 0) <span class="keyword">const</span>;</div><div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;<span class="comment">    /// isFMAFasterThanFMulAndFAdd - Return true if an FMA operation is faster</span></div><div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;<span class="comment">    /// than a pair of fmul and fadd instructions. fmuladd intrinsics will be</span></div><div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;<span class="comment">    /// expanded to FMAs when this method returns true, otherwise fmuladd is</span></div><div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160;<span class="comment">    /// expanded to fmul + fadd.</span></div><div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;<span class="comment"></span>    <span class="keyword">virtual</span> <span class="keywordtype">bool</span> isFMAFasterThanFMulAndFAdd(<a class="code" href="structllvm_1_1EVT.html">EVT</a> VT) <span class="keyword">const</span>;</div><div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;<span class="comment">    /// createFastISel - This method returns a target-specific FastISel object,</span></div><div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;<span class="comment">    /// or null if the target does not support &quot;fast&quot; instruction selection.</span></div><div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160;<span class="comment"></span>    <span class="keyword">virtual</span> <a class="code" href="classllvm_1_1FastISel.html">FastISel</a> *<a class="code" href="namespacellvm_1_1PPC.html#a2cd7fb94f62f409bc4faf2a20e0904eb">createFastISel</a>(<a class="code" href="classllvm_1_1FunctionLoweringInfo.html">FunctionLoweringInfo</a> &amp;FuncInfo,</div><div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160;                                     <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetLibraryInfo.html">TargetLibraryInfo</a> *LibInfo) <span class="keyword">const</span>;</div><div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160;</div><div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;  <span class="keyword">private</span>:</div><div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> getFramePointerFrameIndex(<a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp; DAG) <span class="keyword">const</span>;</div><div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> getReturnAddrFrameIndex(<a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp; DAG) <span class="keyword">const</span>;</div><div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160;</div><div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;    <span class="keywordtype">bool</span></div><div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160;    IsEligibleForTailCallOptimization(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Callee,</div><div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160;                                      <a class="code" href="namespacellvm_1_1CallingConv.html#a4f861731fc6dbfdccc05af5968d98974">CallingConv::ID</a> CalleeCC,</div><div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160;                                      <span class="keywordtype">bool</span> isVarArg,</div><div class="line"><a name="l00481"></a><span class="lineno">  481</span>&#160;                                      <span class="keyword">const</span> <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;ISD::InputArg&gt;</a> &amp;<a class="code" href="namespacellvm_1_1MipsISD.html#a7a7035feda1dc16252a7a15a7e230122ad5006873d15f9569d1cf09deef3c6363">Ins</a>,</div><div class="line"><a name="l00482"></a><span class="lineno">  482</span>&#160;                                      <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a>&amp; DAG) <span class="keyword">const</span>;</div><div class="line"><a name="l00483"></a><span class="lineno">  483</span>&#160;</div><div class="line"><a name="l00484"></a><span class="lineno">  484</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> EmitTailCallLoadFPAndRetAddr(<a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp; DAG,</div><div class="line"><a name="l00485"></a><span class="lineno">  485</span>&#160;                                         <span class="keywordtype">int</span> SPDiff,</div><div class="line"><a name="l00486"></a><span class="lineno">  486</span>&#160;                                         <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Chain,</div><div class="line"><a name="l00487"></a><span class="lineno">  487</span>&#160;                                         <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;LROpOut,</div><div class="line"><a name="l00488"></a><span class="lineno">  488</span>&#160;                                         <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;FPOpOut,</div><div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160;                                         <span class="keywordtype">bool</span> isDarwinABI,</div><div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160;                                         <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> dl) <span class="keyword">const</span>;</div><div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160;</div><div class="line"><a name="l00492"></a><span class="lineno">  492</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="SparcISelLowering_8cpp.html#a6cd4e6951faba6c4ee33ab7567d20864">LowerRETURNADDR</a>(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div><div class="line"><a name="l00493"></a><span class="lineno">  493</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="SparcISelLowering_8cpp.html#a4f9b64f55117707f6e60f2df0c43e099">LowerFRAMEADDR</a>(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div><div class="line"><a name="l00494"></a><span class="lineno">  494</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="ARMISelLowering_8cpp.html#ac8fabaf9a461b519ee65c2a9a718c868">LowerConstantPool</a>(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div><div class="line"><a name="l00495"></a><span class="lineno">  495</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LowerBlockAddress(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div><div class="line"><a name="l00496"></a><span class="lineno">  496</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LowerGlobalTLSAddress(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div><div class="line"><a name="l00497"></a><span class="lineno">  497</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LowerGlobalAddress(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div><div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LowerJumpTable(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div><div class="line"><a name="l00499"></a><span class="lineno">  499</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LowerSETCC(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div><div class="line"><a name="l00500"></a><span class="lineno">  500</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LowerINIT_TRAMPOLINE(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div><div class="line"><a name="l00501"></a><span class="lineno">  501</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="X86ISelLowering_8cpp.html#a187168567f5f0395fd0a59b85c35342b">LowerADJUST_TRAMPOLINE</a>(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div><div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="ARMISelLowering_8cpp.html#a9ca04dd1028e57cb539334540a46beea">LowerVASTART</a>(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG,</div><div class="line"><a name="l00503"></a><span class="lineno">  503</span>&#160;                         <span class="keyword">const</span> <a class="code" href="classllvm_1_1PPCSubtarget.html">PPCSubtarget</a> &amp;Subtarget) <span class="keyword">const</span>;</div><div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="SparcISelLowering_8cpp.html#ae1416413e8b25024ca51882c2e1cd4db">LowerVAARG</a>(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG,</div><div class="line"><a name="l00505"></a><span class="lineno">  505</span>&#160;                       <span class="keyword">const</span> <a class="code" href="classllvm_1_1PPCSubtarget.html">PPCSubtarget</a> &amp;Subtarget) <span class="keyword">const</span>;</div><div class="line"><a name="l00506"></a><span class="lineno">  506</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="X86ISelLowering_8cpp.html#aa5400fee9c4069a73fd5b3f9e8a26b03">LowerVACOPY</a>(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG,</div><div class="line"><a name="l00507"></a><span class="lineno">  507</span>&#160;                        <span class="keyword">const</span> <a class="code" href="classllvm_1_1PPCSubtarget.html">PPCSubtarget</a> &amp;Subtarget) <span class="keyword">const</span>;</div><div class="line"><a name="l00508"></a><span class="lineno">  508</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LowerSTACKRESTORE(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG,</div><div class="line"><a name="l00509"></a><span class="lineno">  509</span>&#160;                                <span class="keyword">const</span> <a class="code" href="classllvm_1_1PPCSubtarget.html">PPCSubtarget</a> &amp;Subtarget) <span class="keyword">const</span>;</div><div class="line"><a name="l00510"></a><span class="lineno">  510</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="SparcISelLowering_8cpp.html#a5a204a396ded16cd692c0dc91ce216f4">LowerDYNAMIC_STACKALLOC</a>(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG,</div><div class="line"><a name="l00511"></a><span class="lineno">  511</span>&#160;                                      <span class="keyword">const</span> <a class="code" href="classllvm_1_1PPCSubtarget.html">PPCSubtarget</a> &amp;Subtarget) <span class="keyword">const</span>;</div><div class="line"><a name="l00512"></a><span class="lineno">  512</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="SparcISelLowering_8cpp.html#aaf4c9cb93dcbb52079a736b5af7482e5">LowerSELECT_CC</a>(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div><div class="line"><a name="l00513"></a><span class="lineno">  513</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="ARMISelLowering_8cpp.html#abeac6b61572ef71614aeb407c4ec5a8b">LowerFP_TO_INT</a>(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> dl) <span class="keyword">const</span>;</div><div class="line"><a name="l00514"></a><span class="lineno">  514</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="ARMISelLowering_8cpp.html#a622c174fd12985050b00885e3281975f">LowerINT_TO_FP</a>(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div><div class="line"><a name="l00515"></a><span class="lineno">  515</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LowerFLT_ROUNDS_(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div><div class="line"><a name="l00516"></a><span class="lineno">  516</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LowerSHL_PARTS(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div><div class="line"><a name="l00517"></a><span class="lineno">  517</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LowerSRL_PARTS(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div><div class="line"><a name="l00518"></a><span class="lineno">  518</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LowerSRA_PARTS(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div><div class="line"><a name="l00519"></a><span class="lineno">  519</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LowerBUILD_VECTOR(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div><div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="ARMISelLowering_8cpp.html#aa5c2f510f41dee936624366acf22fc11">LowerVECTOR_SHUFFLE</a>(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div><div class="line"><a name="l00521"></a><span class="lineno">  521</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="X86ISelLowering_8cpp.html#ac54cea5a8d7f9904f547f5587a9a094b">LowerINTRINSIC_WO_CHAIN</a>(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div><div class="line"><a name="l00522"></a><span class="lineno">  522</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="X86ISelLowering_8cpp.html#a73a94b189da56d89fe9ee6552d3cf8ea">LowerSCALAR_TO_VECTOR</a>(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div><div class="line"><a name="l00523"></a><span class="lineno">  523</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="ARMISelLowering_8cpp.html#ab254961e69630f8f3d82f83429dd4be4">LowerMUL</a>(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div><div class="line"><a name="l00524"></a><span class="lineno">  524</span>&#160;</div><div class="line"><a name="l00525"></a><span class="lineno">  525</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LowerCallResult(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Chain, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> InFlag,</div><div class="line"><a name="l00526"></a><span class="lineno">  526</span>&#160;                            <a class="code" href="namespacellvm_1_1CallingConv.html#a4f861731fc6dbfdccc05af5968d98974">CallingConv::ID</a> CallConv, <span class="keywordtype">bool</span> isVarArg,</div><div class="line"><a name="l00527"></a><span class="lineno">  527</span>&#160;                            <span class="keyword">const</span> <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;ISD::InputArg&gt;</a> &amp;Ins,</div><div class="line"><a name="l00528"></a><span class="lineno">  528</span>&#160;                            <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> dl, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG,</div><div class="line"><a name="l00529"></a><span class="lineno">  529</span>&#160;                            <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;SDValue&gt;</a> &amp;InVals) <span class="keyword">const</span>;</div><div class="line"><a name="l00530"></a><span class="lineno">  530</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> FinishCall(<a class="code" href="namespacellvm_1_1CallingConv.html#a4f861731fc6dbfdccc05af5968d98974">CallingConv::ID</a> CallConv, <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> dl, <span class="keywordtype">bool</span> isTailCall,</div><div class="line"><a name="l00531"></a><span class="lineno">  531</span>&#160;                       <span class="keywordtype">bool</span> isVarArg,</div><div class="line"><a name="l00532"></a><span class="lineno">  532</span>&#160;                       <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG,</div><div class="line"><a name="l00533"></a><span class="lineno">  533</span>&#160;                       <a class="code" href="classllvm_1_1SmallVector.html">SmallVector</a>&lt;std::pair&lt;unsigned, SDValue&gt;, 8&gt;</div><div class="line"><a name="l00534"></a><span class="lineno">  534</span>&#160;                         &amp;RegsToPass,</div><div class="line"><a name="l00535"></a><span class="lineno">  535</span>&#160;                       <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> InFlag, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Chain,</div><div class="line"><a name="l00536"></a><span class="lineno">  536</span>&#160;                       <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Callee,</div><div class="line"><a name="l00537"></a><span class="lineno">  537</span>&#160;                       <span class="keywordtype">int</span> SPDiff, <span class="keywordtype">unsigned</span> NumBytes,</div><div class="line"><a name="l00538"></a><span class="lineno">  538</span>&#160;                       <span class="keyword">const</span> <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;ISD::InputArg&gt;</a> &amp;Ins,</div><div class="line"><a name="l00539"></a><span class="lineno">  539</span>&#160;                       <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;SDValue&gt;</a> &amp;InVals) <span class="keyword">const</span>;</div><div class="line"><a name="l00540"></a><span class="lineno">  540</span>&#160;</div><div class="line"><a name="l00541"></a><span class="lineno">  541</span>&#160;    <span class="keyword">virtual</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a></div><div class="line"><a name="l00542"></a><span class="lineno">  542</span>&#160;      LowerFormalArguments(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Chain,</div><div class="line"><a name="l00543"></a><span class="lineno">  543</span>&#160;                           <a class="code" href="namespacellvm_1_1CallingConv.html#a4f861731fc6dbfdccc05af5968d98974">CallingConv::ID</a> CallConv, <span class="keywordtype">bool</span> isVarArg,</div><div class="line"><a name="l00544"></a><span class="lineno">  544</span>&#160;                           <span class="keyword">const</span> <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;ISD::InputArg&gt;</a> &amp;Ins,</div><div class="line"><a name="l00545"></a><span class="lineno">  545</span>&#160;                           <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> dl, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG,</div><div class="line"><a name="l00546"></a><span class="lineno">  546</span>&#160;                           <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;SDValue&gt;</a> &amp;InVals) <span class="keyword">const</span>;</div><div class="line"><a name="l00547"></a><span class="lineno">  547</span>&#160;</div><div class="line"><a name="l00548"></a><span class="lineno">  548</span>&#160;    <span class="keyword">virtual</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a></div><div class="line"><a name="l00549"></a><span class="lineno">  549</span>&#160;      LowerCall(<a class="code" href="structllvm_1_1TargetLowering_1_1CallLoweringInfo.html">TargetLowering::CallLoweringInfo</a> &amp;CLI,</div><div class="line"><a name="l00550"></a><span class="lineno">  550</span>&#160;                <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;SDValue&gt;</a> &amp;InVals) <span class="keyword">const</span>;</div><div class="line"><a name="l00551"></a><span class="lineno">  551</span>&#160;</div><div class="line"><a name="l00552"></a><span class="lineno">  552</span>&#160;    <span class="keyword">virtual</span> <span class="keywordtype">bool</span></div><div class="line"><a name="l00553"></a><span class="lineno">  553</span>&#160;      CanLowerReturn(<a class="code" href="namespacellvm_1_1CallingConv.html#a4f861731fc6dbfdccc05af5968d98974">CallingConv::ID</a> CallConv, <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF,</div><div class="line"><a name="l00554"></a><span class="lineno">  554</span>&#160;                   <span class="keywordtype">bool</span> isVarArg,</div><div class="line"><a name="l00555"></a><span class="lineno">  555</span>&#160;                   <span class="keyword">const</span> <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;ISD::OutputArg&gt;</a> &amp;Outs,</div><div class="line"><a name="l00556"></a><span class="lineno">  556</span>&#160;                   <a class="code" href="classllvm_1_1LLVMContext.html">LLVMContext</a> &amp;Context) <span class="keyword">const</span>;</div><div class="line"><a name="l00557"></a><span class="lineno">  557</span>&#160;</div><div class="line"><a name="l00558"></a><span class="lineno">  558</span>&#160;    <span class="keyword">virtual</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a></div><div class="line"><a name="l00559"></a><span class="lineno">  559</span>&#160;      LowerReturn(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Chain,</div><div class="line"><a name="l00560"></a><span class="lineno">  560</span>&#160;                  <a class="code" href="namespacellvm_1_1CallingConv.html#a4f861731fc6dbfdccc05af5968d98974">CallingConv::ID</a> CallConv, <span class="keywordtype">bool</span> isVarArg,</div><div class="line"><a name="l00561"></a><span class="lineno">  561</span>&#160;                  <span class="keyword">const</span> <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;ISD::OutputArg&gt;</a> &amp;Outs,</div><div class="line"><a name="l00562"></a><span class="lineno">  562</span>&#160;                  <span class="keyword">const</span> <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;SDValue&gt;</a> &amp;OutVals,</div><div class="line"><a name="l00563"></a><span class="lineno">  563</span>&#160;                  <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> dl, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div><div class="line"><a name="l00564"></a><span class="lineno">  564</span>&#160;</div><div class="line"><a name="l00565"></a><span class="lineno">  565</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a></div><div class="line"><a name="l00566"></a><span class="lineno">  566</span>&#160;      extendArgForPPC64(<a class="code" href="structllvm_1_1ISD_1_1ArgFlagsTy.html">ISD::ArgFlagsTy</a> <a class="code" href="namespaceSIInstrFlags.html#a607b4b0952924970b77a9c6b42898b54">Flags</a>, <a class="code" href="structllvm_1_1EVT.html">EVT</a> ObjectVT, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG,</div><div class="line"><a name="l00567"></a><span class="lineno">  567</span>&#160;                        <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> ArgVal, <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> dl) <span class="keyword">const</span>;</div><div class="line"><a name="l00568"></a><span class="lineno">  568</span>&#160;</div><div class="line"><a name="l00569"></a><span class="lineno">  569</span>&#160;    <span class="keywordtype">void</span></div><div class="line"><a name="l00570"></a><span class="lineno">  570</span>&#160;      setMinReservedArea(<a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG,</div><div class="line"><a name="l00571"></a><span class="lineno">  571</span>&#160;                         <span class="keywordtype">unsigned</span> nAltivecParamsAtEnd,</div><div class="line"><a name="l00572"></a><span class="lineno">  572</span>&#160;                         <span class="keywordtype">unsigned</span> MinReservedArea, <span class="keywordtype">bool</span> isPPC64) <span class="keyword">const</span>;</div><div class="line"><a name="l00573"></a><span class="lineno">  573</span>&#160;</div><div class="line"><a name="l00574"></a><span class="lineno">  574</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a></div><div class="line"><a name="l00575"></a><span class="lineno">  575</span>&#160;      LowerFormalArguments_Darwin(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Chain,</div><div class="line"><a name="l00576"></a><span class="lineno">  576</span>&#160;                                  <a class="code" href="namespacellvm_1_1CallingConv.html#a4f861731fc6dbfdccc05af5968d98974">CallingConv::ID</a> CallConv, <span class="keywordtype">bool</span> isVarArg,</div><div class="line"><a name="l00577"></a><span class="lineno">  577</span>&#160;                                  <span class="keyword">const</span> <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;ISD::InputArg&gt;</a> &amp;Ins,</div><div class="line"><a name="l00578"></a><span class="lineno">  578</span>&#160;                                  <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> dl, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG,</div><div class="line"><a name="l00579"></a><span class="lineno">  579</span>&#160;                                  <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;SDValue&gt;</a> &amp;InVals) <span class="keyword">const</span>;</div><div class="line"><a name="l00580"></a><span class="lineno">  580</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a></div><div class="line"><a name="l00581"></a><span class="lineno">  581</span>&#160;      LowerFormalArguments_64SVR4(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Chain,</div><div class="line"><a name="l00582"></a><span class="lineno">  582</span>&#160;                                  <a class="code" href="namespacellvm_1_1CallingConv.html#a4f861731fc6dbfdccc05af5968d98974">CallingConv::ID</a> CallConv, <span class="keywordtype">bool</span> isVarArg,</div><div class="line"><a name="l00583"></a><span class="lineno">  583</span>&#160;                                  <span class="keyword">const</span> <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;ISD::InputArg&gt;</a> &amp;Ins,</div><div class="line"><a name="l00584"></a><span class="lineno">  584</span>&#160;                                  <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> dl, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG,</div><div class="line"><a name="l00585"></a><span class="lineno">  585</span>&#160;                                  <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;SDValue&gt;</a> &amp;InVals) <span class="keyword">const</span>;</div><div class="line"><a name="l00586"></a><span class="lineno">  586</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a></div><div class="line"><a name="l00587"></a><span class="lineno">  587</span>&#160;      LowerFormalArguments_32SVR4(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Chain,</div><div class="line"><a name="l00588"></a><span class="lineno">  588</span>&#160;                                  <a class="code" href="namespacellvm_1_1CallingConv.html#a4f861731fc6dbfdccc05af5968d98974">CallingConv::ID</a> CallConv, <span class="keywordtype">bool</span> isVarArg,</div><div class="line"><a name="l00589"></a><span class="lineno">  589</span>&#160;                                  <span class="keyword">const</span> <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;ISD::InputArg&gt;</a> &amp;Ins,</div><div class="line"><a name="l00590"></a><span class="lineno">  590</span>&#160;                                  <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> dl, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG,</div><div class="line"><a name="l00591"></a><span class="lineno">  591</span>&#160;                                  <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;SDValue&gt;</a> &amp;InVals) <span class="keyword">const</span>;</div><div class="line"><a name="l00592"></a><span class="lineno">  592</span>&#160;</div><div class="line"><a name="l00593"></a><span class="lineno">  593</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a></div><div class="line"><a name="l00594"></a><span class="lineno">  594</span>&#160;      createMemcpyOutsideCallSeq(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Arg, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> PtrOff,</div><div class="line"><a name="l00595"></a><span class="lineno">  595</span>&#160;                                 <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> CallSeqStart, <a class="code" href="structllvm_1_1ISD_1_1ArgFlagsTy.html">ISD::ArgFlagsTy</a> Flags,</div><div class="line"><a name="l00596"></a><span class="lineno">  596</span>&#160;                                 <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> dl) <span class="keyword">const</span>;</div><div class="line"><a name="l00597"></a><span class="lineno">  597</span>&#160;</div><div class="line"><a name="l00598"></a><span class="lineno">  598</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a></div><div class="line"><a name="l00599"></a><span class="lineno">  599</span>&#160;      LowerCall_Darwin(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Chain, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Callee,</div><div class="line"><a name="l00600"></a><span class="lineno">  600</span>&#160;                       <a class="code" href="namespacellvm_1_1CallingConv.html#a4f861731fc6dbfdccc05af5968d98974">CallingConv::ID</a> CallConv,</div><div class="line"><a name="l00601"></a><span class="lineno">  601</span>&#160;                       <span class="keywordtype">bool</span> isVarArg, <span class="keywordtype">bool</span> isTailCall,</div><div class="line"><a name="l00602"></a><span class="lineno">  602</span>&#160;                       <span class="keyword">const</span> <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;ISD::OutputArg&gt;</a> &amp;Outs,</div><div class="line"><a name="l00603"></a><span class="lineno">  603</span>&#160;                       <span class="keyword">const</span> <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;SDValue&gt;</a> &amp;OutVals,</div><div class="line"><a name="l00604"></a><span class="lineno">  604</span>&#160;                       <span class="keyword">const</span> <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;ISD::InputArg&gt;</a> &amp;Ins,</div><div class="line"><a name="l00605"></a><span class="lineno">  605</span>&#160;                       <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> dl, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG,</div><div class="line"><a name="l00606"></a><span class="lineno">  606</span>&#160;                       <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;SDValue&gt;</a> &amp;InVals) <span class="keyword">const</span>;</div><div class="line"><a name="l00607"></a><span class="lineno">  607</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a></div><div class="line"><a name="l00608"></a><span class="lineno">  608</span>&#160;      LowerCall_64SVR4(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Chain, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Callee,</div><div class="line"><a name="l00609"></a><span class="lineno">  609</span>&#160;                       <a class="code" href="namespacellvm_1_1CallingConv.html#a4f861731fc6dbfdccc05af5968d98974">CallingConv::ID</a> CallConv,</div><div class="line"><a name="l00610"></a><span class="lineno">  610</span>&#160;                       <span class="keywordtype">bool</span> isVarArg, <span class="keywordtype">bool</span> isTailCall,</div><div class="line"><a name="l00611"></a><span class="lineno">  611</span>&#160;                       <span class="keyword">const</span> <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;ISD::OutputArg&gt;</a> &amp;Outs,</div><div class="line"><a name="l00612"></a><span class="lineno">  612</span>&#160;                       <span class="keyword">const</span> <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;SDValue&gt;</a> &amp;OutVals,</div><div class="line"><a name="l00613"></a><span class="lineno">  613</span>&#160;                       <span class="keyword">const</span> <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;ISD::InputArg&gt;</a> &amp;Ins,</div><div class="line"><a name="l00614"></a><span class="lineno">  614</span>&#160;                       <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> dl, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG,</div><div class="line"><a name="l00615"></a><span class="lineno">  615</span>&#160;                       <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;SDValue&gt;</a> &amp;InVals) <span class="keyword">const</span>;</div><div class="line"><a name="l00616"></a><span class="lineno">  616</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a></div><div class="line"><a name="l00617"></a><span class="lineno">  617</span>&#160;    LowerCall_32SVR4(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Chain, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Callee, <a class="code" href="namespacellvm_1_1CallingConv.html#a4f861731fc6dbfdccc05af5968d98974">CallingConv::ID</a> CallConv,</div><div class="line"><a name="l00618"></a><span class="lineno">  618</span>&#160;                     <span class="keywordtype">bool</span> isVarArg, <span class="keywordtype">bool</span> isTailCall,</div><div class="line"><a name="l00619"></a><span class="lineno">  619</span>&#160;                     <span class="keyword">const</span> <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;ISD::OutputArg&gt;</a> &amp;Outs,</div><div class="line"><a name="l00620"></a><span class="lineno">  620</span>&#160;                     <span class="keyword">const</span> <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;SDValue&gt;</a> &amp;OutVals,</div><div class="line"><a name="l00621"></a><span class="lineno">  621</span>&#160;                     <span class="keyword">const</span> <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;ISD::InputArg&gt;</a> &amp;Ins,</div><div class="line"><a name="l00622"></a><span class="lineno">  622</span>&#160;                     <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> dl, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG,</div><div class="line"><a name="l00623"></a><span class="lineno">  623</span>&#160;                     <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;SDValue&gt;</a> &amp;InVals) <span class="keyword">const</span>;</div><div class="line"><a name="l00624"></a><span class="lineno">  624</span>&#160;</div><div class="line"><a name="l00625"></a><span class="lineno">  625</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> lowerEH_SJLJ_SETJMP(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div><div class="line"><a name="l00626"></a><span class="lineno">  626</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> lowerEH_SJLJ_LONGJMP(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div><div class="line"><a name="l00627"></a><span class="lineno">  627</span>&#160;</div><div class="line"><a name="l00628"></a><span class="lineno">  628</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> DAGCombineFastRecip(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">DAGCombinerInfo</a> &amp;DCI) <span class="keyword">const</span>;</div><div class="line"><a name="l00629"></a><span class="lineno">  629</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> DAGCombineFastRecipFSQRT(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">DAGCombinerInfo</a> &amp;DCI) <span class="keyword">const</span>;</div><div class="line"><a name="l00630"></a><span class="lineno">  630</span>&#160;</div><div class="line"><a name="l00631"></a><span class="lineno">  631</span>&#160;    <a class="code" href="namespacellvm.html#aa555cd3eb8141809d16bcfc45ccc3715">CCAssignFn</a> *useFastISelCCs(<span class="keywordtype">unsigned</span> Flag) <span class="keyword">const</span>;</div><div class="line"><a name="l00632"></a><span class="lineno">  632</span>&#160;  };</div><div class="line"><a name="l00633"></a><span class="lineno">  633</span>&#160;</div><div class="line"><a name="l00634"></a><span class="lineno">  634</span>&#160;  <span class="keyword">namespace </span><a class="code" href="Target_2ARM_2README_8txt.html#a853716015b99747c10b31bfb4241df91">PPC</a> {</div><div class="line"><a name="l00635"></a><span class="lineno">  635</span>&#160;    <a class="code" href="classllvm_1_1FastISel.html">FastISel</a> *<a class="code" href="namespacellvm_1_1PPC.html#a2cd7fb94f62f409bc4faf2a20e0904eb">createFastISel</a>(<a class="code" href="classllvm_1_1FunctionLoweringInfo.html">FunctionLoweringInfo</a> &amp;FuncInfo,</div><div class="line"><a name="l00636"></a><span class="lineno">  636</span>&#160;                             <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetLibraryInfo.html">TargetLibraryInfo</a> *LibInfo);</div><div class="line"><a name="l00637"></a><span class="lineno">  637</span>&#160;  }</div><div class="line"><a name="l00638"></a><span class="lineno">  638</span>&#160;</div><div class="line"><a name="l00639"></a><span class="lineno">  639</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="namespacellvm.html#a97e7c61d62ac4a08e5bf6a5e132d5369">CC_PPC32_SVR4_Custom_Dummy</a>(<span class="keywordtype">unsigned</span> &amp;ValNo, <a class="code" href="classllvm_1_1MVT.html">MVT</a> &amp;ValVT, <a class="code" href="classllvm_1_1MVT.html">MVT</a> &amp;LocVT,</div><div class="line"><a name="l00640"></a><span class="lineno">  640</span>&#160;                                  <a class="code" href="classllvm_1_1CCValAssign.html#a2b78fd53da0b5df7bc4eacf7df556a45">CCValAssign::LocInfo</a> &amp;LocInfo,</div><div class="line"><a name="l00641"></a><span class="lineno">  641</span>&#160;                                  <a class="code" href="structllvm_1_1ISD_1_1ArgFlagsTy.html">ISD::ArgFlagsTy</a> &amp;ArgFlags,</div><div class="line"><a name="l00642"></a><span class="lineno">  642</span>&#160;                                  <a class="code" href="classllvm_1_1CCState.html">CCState</a> &amp;State);</div><div class="line"><a name="l00643"></a><span class="lineno">  643</span>&#160;</div><div class="line"><a name="l00644"></a><span class="lineno">  644</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="namespacellvm.html#a8c45daace9a43c45f6de8ce703142dc0">CC_PPC32_SVR4_Custom_AlignArgRegs</a>(<span class="keywordtype">unsigned</span> &amp;ValNo, <a class="code" href="classllvm_1_1MVT.html">MVT</a> &amp;ValVT,</div><div class="line"><a name="l00645"></a><span class="lineno">  645</span>&#160;                                         <a class="code" href="classllvm_1_1MVT.html">MVT</a> &amp;LocVT,</div><div class="line"><a name="l00646"></a><span class="lineno">  646</span>&#160;                                         <a class="code" href="classllvm_1_1CCValAssign.html#a2b78fd53da0b5df7bc4eacf7df556a45">CCValAssign::LocInfo</a> &amp;LocInfo,</div><div class="line"><a name="l00647"></a><span class="lineno">  647</span>&#160;                                         <a class="code" href="structllvm_1_1ISD_1_1ArgFlagsTy.html">ISD::ArgFlagsTy</a> &amp;ArgFlags,</div><div class="line"><a name="l00648"></a><span class="lineno">  648</span>&#160;                                         <a class="code" href="classllvm_1_1CCState.html">CCState</a> &amp;State);</div><div class="line"><a name="l00649"></a><span class="lineno">  649</span>&#160;</div><div class="line"><a name="l00650"></a><span class="lineno">  650</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="namespacellvm.html#aa7c7c20cf17776614af286c301cb0d92">CC_PPC32_SVR4_Custom_AlignFPArgRegs</a>(<span class="keywordtype">unsigned</span> &amp;ValNo, <a class="code" href="classllvm_1_1MVT.html">MVT</a> &amp;ValVT,</div><div class="line"><a name="l00651"></a><span class="lineno">  651</span>&#160;                                           <a class="code" href="classllvm_1_1MVT.html">MVT</a> &amp;LocVT,</div><div class="line"><a name="l00652"></a><span class="lineno">  652</span>&#160;                                           <a class="code" href="classllvm_1_1CCValAssign.html#a2b78fd53da0b5df7bc4eacf7df556a45">CCValAssign::LocInfo</a> &amp;LocInfo,</div><div class="line"><a name="l00653"></a><span class="lineno">  653</span>&#160;                                           <a class="code" href="structllvm_1_1ISD_1_1ArgFlagsTy.html">ISD::ArgFlagsTy</a> &amp;ArgFlags,</div><div class="line"><a name="l00654"></a><span class="lineno">  654</span>&#160;                                           <a class="code" href="classllvm_1_1CCState.html">CCState</a> &amp;State);</div><div class="line"><a name="l00655"></a><span class="lineno">  655</span>&#160;}</div><div class="line"><a name="l00656"></a><span class="lineno">  656</span>&#160;</div><div class="line"><a name="l00657"></a><span class="lineno">  657</span>&#160;<span class="preprocessor">#endif   // LLVM_TARGET_POWERPC_PPC32ISELLOWERING_H</span></div><div class="ttc" id="X86ISelLowering_8cpp_html_a187168567f5f0395fd0a59b85c35342b"><div class="ttname"><a href="X86ISelLowering_8cpp.html#a187168567f5f0395fd0a59b85c35342b">LowerADJUST_TRAMPOLINE</a></div><div class="ttdeci">static SDValue LowerADJUST_TRAMPOLINE(SDValue Op, SelectionDAG &amp;DAG)</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8cpp_source.html#l12101">X86ISelLowering.cpp:12101</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPCISD_html_a69ad64696d1df3be05f01dfb67f5bc66abc3b4bb39053cdc6356a2b4cdd9fca36"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66abc3b4bb39053cdc6356a2b4cdd9fca36">llvm::PPCISD::FIRST_NUMBER</a></div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00030">PPCISelLowering.h:30</a></div></div>
<div class="ttc" id="namespaceSIInstrFlags_html_a607b4b0952924970b77a9c6b42898b54"><div class="ttname"><a href="namespaceSIInstrFlags.html#a607b4b0952924970b77a9c6b42898b54">SIInstrFlags::Flags</a></div><div class="ttdeci">Flags</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8h_source.html#l00140">SIInstrInfo.h:140</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPCISD_html_a69ad64696d1df3be05f01dfb67f5bc66ad2b0da006c4560646ac3eb561a8b73b2"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66ad2b0da006c4560646ac3eb561a8b73b2">llvm::PPCISD::FADDRTZ</a></div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00156">PPCISelLowering.h:156</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPCISD_html_a69ad64696d1df3be05f01dfb67f5bc66aed93fe593cbca270b48f14bc00c5d73a"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66aed93fe593cbca270b48f14bc00c5d73a">llvm::PPCISD::FSEL</a></div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00034">PPCISelLowering.h:34</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a477ef80c70c7359199eace0e5d3133b1"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a477ef80c70c7359199eace0e5d3133b1">llvm::ISD::BUILTIN_OP_END</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00641">ISDOpcodes.h:641</a></div></div>
<div class="ttc" id="ARMISelLowering_8cpp_html_ab254961e69630f8f3d82f83429dd4be4"><div class="ttname"><a href="ARMISelLowering_8cpp.html#ab254961e69630f8f3d82f83429dd4be4">LowerMUL</a></div><div class="ttdeci">static SDValue LowerMUL(SDValue Op, SelectionDAG &amp;DAG)</div><div class="ttdef"><b>Definition:</b> <a href="ARMISelLowering_8cpp_source.html#l05694">ARMISelLowering.cpp:5694</a></div></div>
<div class="ttc" id="structllvm_1_1TargetLoweringBase_1_1AddrMode_html"><div class="ttname"><a href="structllvm_1_1TargetLoweringBase_1_1AddrMode.html">llvm::TargetLoweringBase::AddrMode</a></div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l01127">TargetLowering.h:1127</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPC_html_a2cd7fb94f62f409bc4faf2a20e0904eb"><div class="ttname"><a href="namespacellvm_1_1PPC.html#a2cd7fb94f62f409bc4faf2a20e0904eb">llvm::PPC::createFastISel</a></div><div class="ttdeci">FastISel * createFastISel(FunctionLoweringInfo &amp;FuncInfo, const TargetLibraryInfo *LibInfo)</div><div class="ttdef"><b>Definition:</b> <a href="PPCFastISel_8cpp_source.html#l02225">PPCFastISel.cpp:2225</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPC_html_a1a14301103c8d97e52ed0ca117ea6b65"><div class="ttname"><a href="namespacellvm_1_1PPC.html#a1a14301103c8d97e52ed0ca117ea6b65">llvm::PPC::get_VSPLTI_elt</a></div><div class="ttdeci">SDValue get_VSPLTI_elt(SDNode *N, unsigned ByteSize, SelectionDAG &amp;DAG)</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8cpp_source.html#l00885">PPCISelLowering.cpp:885</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPCISD_html_a69ad64696d1df3be05f01dfb67f5bc66a7fa84f3807a868c9e48e0928e3ac7f81"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a7fa84f3807a868c9e48e0928e3ac7f81">llvm::PPCISD::CR6SET</a></div><div class="ttdoc">ch, gl = CR6[UN]SET ch, inglue - Toggle CR bit 6 for SVR4 vararg calls </div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00177">PPCISelLowering.h:177</a></div></div>
<div class="ttc" id="SparcISelLowering_8cpp_html_a4f9b64f55117707f6e60f2df0c43e099"><div class="ttname"><a href="SparcISelLowering_8cpp.html#a4f9b64f55117707f6e60f2df0c43e099">LowerFRAMEADDR</a></div><div class="ttdeci">static SDValue LowerFRAMEADDR(SDValue Op, SelectionDAG &amp;DAG)</div><div class="ttdef"><b>Definition:</b> <a href="SparcISelLowering_8cpp_source.html#l02337">SparcISelLowering.cpp:2337</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPCISD_html_a69ad64696d1df3be05f01dfb67f5bc66a88c7793fdfe5003a35e5cac9a3527eb9"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a88c7793fdfe5003a35e5cac9a3527eb9">llvm::PPCISD::FCTIWUZ</a></div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00052">PPCISelLowering.h:52</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPC_html_a9e6acfbcf4b5bde3ce4f55352a82aa49"><div class="ttname"><a href="namespacellvm_1_1PPC.html#a9e6acfbcf4b5bde3ce4f55352a82aa49">llvm::PPC::getVSPLTImmediate</a></div><div class="ttdeci">unsigned getVSPLTImmediate(SDNode *N, unsigned EltSize)</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8cpp_source.html#l00875">PPCISelLowering.cpp:875</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPCISD_html_a69ad64696d1df3be05f01dfb67f5bc66a21a28a4fd508bbb42150bd0a22bfa6a6"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a21a28a4fd508bbb42150bd0a22bfa6a6">llvm::PPCISD::LARX</a></div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00163">PPCISelLowering.h:163</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPC_html_a9fdffa1326c897a221fdba3dc82f0ec4"><div class="ttname"><a href="namespacellvm_1_1PPC.html#a9fdffa1326c897a221fdba3dc82f0ec4">llvm::PPC::isVSLDOIShuffleMask</a></div><div class="ttdeci">int isVSLDOIShuffleMask(SDNode *N, bool isUnary)</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8cpp_source.html#l00794">PPCISelLowering.cpp:794</a></div></div>
<div class="ttc" id="namespacellvm_html"><div class="ttname"><a href="namespacellvm.html">llvm</a></div><div class="ttdoc">List of target independent CodeGen pass IDs. </div><div class="ttdef"><b>Definition:</b> <a href="APFloat_8h_source.html#l00022">APFloat.h:22</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPCISD_html_a69ad64696d1df3be05f01dfb67f5bc66aca057f3b5880594ff9a4ef1750a61924"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66aca057f3b5880594ff9a4ef1750a61924">llvm::PPCISD::RET_FLAG</a></div><div class="ttdoc">Return with a flag operand, matched by &amp;#39;blr&amp;#39;. </div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00117">PPCISelLowering.h:117</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPCISD_html_a69ad64696d1df3be05f01dfb67f5bc66a5fdb4eb697cc8fb8a8aa8fa53effac34"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a5fdb4eb697cc8fb8a8aa8fa53effac34">llvm::PPCISD::ADDIS_DTPREL_HA</a></div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00232">PPCISelLowering.h:232</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPCISD_html_a69ad64696d1df3be05f01dfb67f5bc66ac3043814fcbe457dc6a768c714864692"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66ac3043814fcbe457dc6a768c714864692">llvm::PPCISD::ADDI_TLSGD_L</a></div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00207">PPCISelLowering.h:207</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html"><div class="ttname"><a href="classllvm_1_1MachineFunction.html">llvm::MachineFunction</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00075">MachineFunction.h:75</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPCISD_html_a69ad64696d1df3be05f01dfb67f5bc66afaa3b6d013f5589d52186fb31c1507de"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66afaa3b6d013f5589d52186fb31c1507de">llvm::PPCISD::Hi</a></div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00070">PPCISelLowering.h:70</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPCISD_html_a69ad64696d1df3be05f01dfb67f5bc66a8032251e5c6dfb52579250ef6373d599"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a8032251e5c6dfb52579250ef6373d599">llvm::PPCISD::LBRX</a></div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00259">PPCISelLowering.h:259</a></div></div>
<div class="ttc" id="namespacellvm_html_aa7c7c20cf17776614af286c301cb0d92"><div class="ttname"><a href="namespacellvm.html#aa7c7c20cf17776614af286c301cb0d92">llvm::CC_PPC32_SVR4_Custom_AlignFPArgRegs</a></div><div class="ttdeci">bool CC_PPC32_SVR4_Custom_AlignFPArgRegs(unsigned &amp;ValNo, MVT &amp;ValVT, MVT &amp;LocVT, CCValAssign::LocInfo &amp;LocInfo, ISD::ArgFlagsTy &amp;ArgFlags, CCState &amp;State)</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8cpp_source.html#l01883">PPCISelLowering.cpp:1883</a></div></div>
<div class="ttc" id="PPCInstrInfo_8h_html"><div class="ttname"><a href="PPCInstrInfo_8h.html">PPCInstrInfo.h</a></div></div>
<div class="ttc" id="namespacellvm_1_1SystemZISD_html_a9a3c050e4bfe8d0d09d74c979f5bb121a68ace50a32835aa0562cf8f9694ba510"><div class="ttname"><a href="namespacellvm_1_1SystemZISD.html#a9a3c050e4bfe8d0d09d74c979f5bb121a68ace50a32835aa0562cf8f9694ba510">llvm::SystemZISD::TM</a></div><div class="ttdef"><b>Definition:</b> <a href="SystemZISelLowering_8h_source.html#l00060">SystemZISelLowering.h:60</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPCISD_html_a69ad64696d1df3be05f01dfb67f5bc66a819ce93b1bf9e907128d4a48ce356a21"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a819ce93b1bf9e907128d4a48ce356a21">llvm::PPCISD::EH_SJLJ_SETJMP</a></div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00125">PPCISelLowering.h:125</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPCISD_html_a69ad64696d1df3be05f01dfb67f5bc66abcb9c462158b362a5edc6a1d754c9edb"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66abcb9c462158b362a5edc6a1d754c9edb">llvm::PPCISD::Lo</a></div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00070">PPCISelLowering.h:70</a></div></div>
<div class="ttc" id="namespacellvm_1_1MipsISD_html_a7a7035feda1dc16252a7a15a7e230122ad5006873d15f9569d1cf09deef3c6363"><div class="ttname"><a href="namespacellvm_1_1MipsISD.html#a7a7035feda1dc16252a7a15a7e230122ad5006873d15f9569d1cf09deef3c6363">llvm::MipsISD::Ins</a></div><div class="ttdef"><b>Definition:</b> <a href="MipsISelLowering_8h_source.html#l00105">MipsISelLowering.h:105</a></div></div>
<div class="ttc" id="classllvm_1_1CCValAssign_html_a2b78fd53da0b5df7bc4eacf7df556a45"><div class="ttname"><a href="classllvm_1_1CCValAssign.html#a2b78fd53da0b5df7bc4eacf7df556a45">llvm::CCValAssign::LocInfo</a></div><div class="ttdeci">LocInfo</div><div class="ttdef"><b>Definition:</b> <a href="CallingConvLower_8h_source.html#l00033">CallingConvLower.h:33</a></div></div>
<div class="ttc" id="namespacellvm_html_aa555cd3eb8141809d16bcfc45ccc3715"><div class="ttname"><a href="namespacellvm.html#aa555cd3eb8141809d16bcfc45ccc3715">llvm::CCAssignFn</a></div><div class="ttdeci">bool CCAssignFn(unsigned ValNo, MVT ValVT, MVT LocVT, CCValAssign::LocInfo LocInfo, ISD::ArgFlagsTy ArgFlags, CCState &amp;State)</div><div class="ttdef"><b>Definition:</b> <a href="CallingConvLower_8h_source.html#l00135">CallingConvLower.h:135</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPCISD_html_a69ad64696d1df3be05f01dfb67f5bc66a968bba2363b57ced282bda51b19c8162"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a968bba2363b57ced282bda51b19c8162">llvm::PPCISD::ADDIS_TLSGD_HA</a></div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00202">PPCISelLowering.h:202</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPCISD_html_a69ad64696d1df3be05f01dfb67f5bc66aab6a046c536c71121190fefd548d6b25"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66aab6a046c536c71121190fefd548d6b25">llvm::PPCISD::MFFS</a></div><div class="ttdoc">F8RC = MFFS - This moves the FPSCR (not modeled) into the register. </div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00159">PPCISelLowering.h:159</a></div></div>
<div class="ttc" id="classllvm_1_1GlobalAddressSDNode_html"><div class="ttname"><a href="classllvm_1_1GlobalAddressSDNode.html">llvm::GlobalAddressSDNode</a></div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l01313">SelectionDAGNodes.h:1313</a></div></div>
<div class="ttc" id="classllvm_1_1ShuffleVectorSDNode_html"><div class="ttname"><a href="classllvm_1_1ShuffleVectorSDNode.html">llvm::ShuffleVectorSDNode</a></div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l01205">SelectionDAGNodes.h:1205</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPCISD_html_a69ad64696d1df3be05f01dfb67f5bc66a887a8b2b7f050e0aec4004e6bc7daaf8"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a887a8b2b7f050e0aec4004e6bc7daaf8">llvm::PPCISD::ADDIS_TOC_HA</a></div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00278">PPCISelLowering.h:278</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPCISD_html_a69ad64696d1df3be05f01dfb67f5bc66abdad0d05f0b11932ef877b95832e31ea"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66abdad0d05f0b11932ef877b95832e31ea">llvm::PPCISD::ADDIS_TLSLD_HA</a></div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00216">PPCISelLowering.h:216</a></div></div>
<div class="ttc" id="classllvm_1_1TargetLowering_html_a7f5cab5437026605269663cda7389abc"><div class="ttname"><a href="classllvm_1_1TargetLowering.html#a7f5cab5437026605269663cda7389abc">llvm::TargetLowering::ConstraintWeight</a></div><div class="ttdeci">ConstraintWeight</div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l02150">TargetLowering.h:2150</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPCISD_html_a69ad64696d1df3be05f01dfb67f5bc66a0861273f8b50e76256e91802d767a8e0"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a0861273f8b50e76256e91802d767a8e0">llvm::PPCISD::LD_TOC_L</a></div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00283">PPCISelLowering.h:283</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPCISD_html_a69ad64696d1df3be05f01dfb67f5bc66a453b3ee2482b8a61bbcf5ce1cd6e395e"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a453b3ee2482b8a61bbcf5ce1cd6e395e">llvm::PPCISD::BCTRL</a></div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00114">PPCISelLowering.h:114</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPC_html_a8ddfb467153e079ac0e9c4951b948887"><div class="ttname"><a href="namespacellvm_1_1PPC.html#a8ddfb467153e079ac0e9c4951b948887">llvm::PPC::isVMRGHShuffleMask</a></div><div class="ttdeci">bool isVMRGHShuffleMask(ShuffleVectorSDNode *N, unsigned UnitSize, bool isUnary)</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8cpp_source.html#l00784">PPCISelLowering.cpp:784</a></div></div>
<div class="ttc" id="Target_2ARM_2README_8txt_html_a853716015b99747c10b31bfb4241df91"><div class="ttname"><a href="Target_2ARM_2README_8txt.html#a853716015b99747c10b31bfb4241df91">PPC</a></div><div class="ttdeci">should just be implemented with a CLZ instruction Since there are other e PPC</div><div class="ttdef"><b>Definition:</b> <a href="Target_2ARM_2README_8txt_source.html#l00709">Target/ARM/README.txt:709</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPCISD_html_a69ad64696d1df3be05f01dfb67f5bc66abd37e9e242507f9bcda602075a67c9dd"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66abd37e9e242507f9bcda602075a67c9dd">llvm::PPCISD::VPERM</a></div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00063">PPCISelLowering.h:63</a></div></div>
<div class="ttc" id="LazyValueInfo_8cpp_html_ad7f64bcc544dcefb2e068282af1c549d"><div class="ttname"><a href="LazyValueInfo_8cpp.html#ad7f64bcc544dcefb2e068282af1c549d">info</a></div><div class="ttdeci">lazy value info</div><div class="ttdef"><b>Definition:</b> <a href="LazyValueInfo_8cpp_source.html#l00041">LazyValueInfo.cpp:41</a></div></div>
<div class="ttc" id="ARMISelLowering_8cpp_html_ac8fabaf9a461b519ee65c2a9a718c868"><div class="ttname"><a href="ARMISelLowering_8cpp.html#ac8fabaf9a461b519ee65c2a9a718c868">LowerConstantPool</a></div><div class="ttdeci">static SDValue LowerConstantPool(SDValue Op, SelectionDAG &amp;DAG)</div><div class="ttdef"><b>Definition:</b> <a href="ARMISelLowering_8cpp_source.html#l02328">ARMISelLowering.cpp:2328</a></div></div>
<div class="ttc" id="classllvm_1_1SmallVectorImpl_html"><div class="ttname"><a href="classllvm_1_1SmallVectorImpl.html">llvm::SmallVectorImpl</a></div><div class="ttdef"><b>Definition:</b> <a href="APInt_8h_source.html#l00035">APInt.h:35</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPCISD_html_a69ad64696d1df3be05f01dfb67f5bc66a160ec67350dc5e964fc0a12a9cde1df8"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a160ec67350dc5e964fc0a12a9cde1df8">llvm::PPCISD::BDNZ</a></div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00151">PPCISelLowering.h:151</a></div></div>
<div class="ttc" id="namespacellvm_1_1CallingConv_html_a4f861731fc6dbfdccc05af5968d98974"><div class="ttname"><a href="namespacellvm_1_1CallingConv.html#a4f861731fc6dbfdccc05af5968d98974">llvm::CallingConv::ID</a></div><div class="ttdeci">ID</div><div class="ttdoc">LLVM Calling Convention Representation. </div><div class="ttdef"><b>Definition:</b> <a href="CallingConv_8h_source.html#l00026">CallingConv.h:26</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPC_html_a4546a80a0dc0cca8a263b80cc86122b0"><div class="ttname"><a href="namespacellvm_1_1PPC.html#a4546a80a0dc0cca8a263b80cc86122b0">llvm::PPC::isVPKUHUMShuffleMask</a></div><div class="ttdeci">bool isVPKUHUMShuffleMask(ShuffleVectorSDNode *N, bool isUnary)</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8cpp_source.html#l00720">PPCISelLowering.cpp:720</a></div></div>
<div class="ttc" id="classllvm_1_1TargetLowering_html"><div class="ttname"><a href="classllvm_1_1TargetLowering.html">llvm::TargetLowering</a></div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l01695">TargetLowering.h:1695</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPCISD_html_a69ad64696d1df3be05f01dfb67f5bc66a5ac8e8dafc2dd10379a59ceff7b237d6"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a5ac8e8dafc2dd10379a59ceff7b237d6">llvm::PPCISD::TOC_ENTRY</a></div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00072">PPCISelLowering.h:72</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPC_html_adf912033ee385662cb4e40bd06206b67"><div class="ttname"><a href="namespacellvm_1_1PPC.html#adf912033ee385662cb4e40bd06206b67">llvm::PPC::isSplatShuffleMask</a></div><div class="ttdeci">bool isSplatShuffleMask(ShuffleVectorSDNode *N, unsigned EltSize)</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8cpp_source.html#l00830">PPCISelLowering.cpp:830</a></div></div>
<div class="ttc" id="classllvm_1_1PPCTargetLowering_html_ad2eaedc0490816787c938952b914678a"><div class="ttname"><a href="classllvm_1_1PPCTargetLowering.html#ad2eaedc0490816787c938952b914678a">llvm::PPCTargetLowering::getScalarShiftAmountTy</a></div><div class="ttdeci">virtual MVT getScalarShiftAmountTy(EVT LHSTy) const </div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00346">PPCISelLowering.h:346</a></div></div>
<div class="ttc" id="classllvm_1_1FastISel_html"><div class="ttname"><a href="classllvm_1_1FastISel.html">llvm::FastISel</a></div><div class="ttdef"><b>Definition:</b> <a href="FastISel_8h_source.html#l00047">FastISel.h:47</a></div></div>
<div class="ttc" id="PPC_8h_html"><div class="ttname"><a href="PPC_8h.html">PPC.h</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPCISD_html_a69ad64696d1df3be05f01dfb67f5bc66ac7dcbb4c22c1613325814e5d3550cc59"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66ac7dcbb4c22c1613325814e5d3550cc59">llvm::PPCISD::STCX</a></div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00167">PPCISelLowering.h:167</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPCISD_html_a69ad64696d1df3be05f01dfb67f5bc66a043df81d8fc961c94e42fc8fa2c71331"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a043df81d8fc961c94e42fc8fa2c71331">llvm::PPCISD::FCTIDUZ</a></div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00052">PPCISelLowering.h:52</a></div></div>
<div class="ttc" id="CallingConvLower_8h_html"><div class="ttname"><a href="CallingConvLower_8h.html">CallingConvLower.h</a></div></div>
<div class="ttc" id="ARMISelLowering_8cpp_html_a622c174fd12985050b00885e3281975f"><div class="ttname"><a href="ARMISelLowering_8cpp.html#a622c174fd12985050b00885e3281975f">LowerINT_TO_FP</a></div><div class="ttdeci">static SDValue LowerINT_TO_FP(SDValue Op, SelectionDAG &amp;DAG)</div><div class="ttdef"><b>Definition:</b> <a href="ARMISelLowering_8cpp_source.html#l03693">ARMISelLowering.cpp:3693</a></div></div>
<div class="ttc" id="ARMISelLowering_8cpp_html_aa5c2f510f41dee936624366acf22fc11"><div class="ttname"><a href="ARMISelLowering_8cpp.html#aa5c2f510f41dee936624366acf22fc11">LowerVECTOR_SHUFFLE</a></div><div class="ttdeci">static SDValue LowerVECTOR_SHUFFLE(SDValue Op, SelectionDAG &amp;DAG)</div><div class="ttdef"><b>Definition:</b> <a href="ARMISelLowering_8cpp_source.html#l05299">ARMISelLowering.cpp:5299</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPCISD_html_a69ad64696d1df3be05f01dfb67f5bc66a7d46bc38a9f3de58adde307de9c5e892"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a7d46bc38a9f3de58adde307de9c5e892">llvm::PPCISD::FCFID</a></div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00039">PPCISelLowering.h:39</a></div></div>
<div class="ttc" id="structllvm_1_1TargetLowering_1_1AsmOperandInfo_html"><div class="ttname"><a href="structllvm_1_1TargetLowering_1_1AsmOperandInfo.html">llvm::TargetLowering::AsmOperandInfo</a></div><div class="ttdoc">This contains information for each constraint that we are lowering. </div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l02167">TargetLowering.h:2167</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPCISD_html_a69ad64696d1df3be05f01dfb67f5bc66a1368bce74d94da9e2a658ed834f806c4"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a1368bce74d94da9e2a658ed834f806c4">llvm::PPCISD::ADDI_TOC_L</a></div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00288">PPCISelLowering.h:288</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPCISD_html_a69ad64696d1df3be05f01dfb67f5bc66ab791c435016d75f72e1e95c54f3d42d9"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66ab791c435016d75f72e1e95c54f3d42d9">llvm::PPCISD::TOC_RESTORE</a></div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00080">PPCISelLowering.h:80</a></div></div>
<div class="ttc" id="classllvm_1_1MVT_html_afd69b4f2dff97a2d7c0192cc769ef50ca04cca8bc12888d0a7238f55a6c550ad0"><div class="ttname"><a href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca04cca8bc12888d0a7238f55a6c550ad0">llvm::MVT::i32</a></div><div class="ttdef"><b>Definition:</b> <a href="ValueTypes_8h_source.html#l00046">ValueTypes.h:46</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPCISD_html_a69ad64696d1df3be05f01dfb67f5bc66a0992940624286ed6bc85cd7163501613"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a0992940624286ed6bc85cd7163501613">llvm::PPCISD::COND_BRANCH</a></div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00147">PPCISelLowering.h:147</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPCISD_html_a69ad64696d1df3be05f01dfb67f5bc66a6f48c93bc2c3495090cdad2d375290dc"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a6f48c93bc2c3495090cdad2d375290dc">llvm::PPCISD::ADDI_DTPREL_L</a></div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00237">PPCISelLowering.h:237</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPCISD_html_a69ad64696d1df3be05f01dfb67f5bc66a3475aac39d7d3909ef94c56fbdfbe7a9"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a3475aac39d7d3909ef94c56fbdfbe7a9">llvm::PPCISD::FRE</a></div><div class="ttdoc">Reciprocal estimate instructions (unary FP ops). </div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00055">PPCISelLowering.h:55</a></div></div>
<div class="ttc" id="namespacellvm_html_a8c45daace9a43c45f6de8ce703142dc0"><div class="ttname"><a href="namespacellvm.html#a8c45daace9a43c45f6de8ce703142dc0">llvm::CC_PPC32_SVR4_Custom_AlignArgRegs</a></div><div class="ttdeci">bool CC_PPC32_SVR4_Custom_AlignArgRegs(unsigned &amp;ValNo, MVT &amp;ValVT, MVT &amp;LocVT, CCValAssign::LocInfo &amp;LocInfo, ISD::ArgFlagsTy &amp;ArgFlags, CCState &amp;State)</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8cpp_source.html#l01856">PPCISelLowering.cpp:1856</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPCISD_html_a69ad64696d1df3be05f01dfb67f5bc66aad0d80bf5cf5a07b271e4357ed436f62"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66aad0d80bf5cf5a07b271e4357ed436f62">llvm::PPCISD::SRA</a></div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00101">PPCISelLowering.h:101</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPCISD_html_a69ad64696d1df3be05f01dfb67f5bc66a480a6977d64df14b9af6821de3f520b9"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a480a6977d64df14b9af6821de3f520b9">llvm::PPCISD::LFIWZX</a></div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00273">PPCISelLowering.h:273</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPCISD_html_a69ad64696d1df3be05f01dfb67f5bc66a606fcb46940146f9bb7ee312d6a4835f"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a606fcb46940146f9bb7ee312d6a4835f">llvm::PPCISD::ADD_TLS</a></div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00197">PPCISelLowering.h:197</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPCISD_html_a69ad64696d1df3be05f01dfb67f5bc66aa52f8d0b1001830d27a193285d4a7090"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66aa52f8d0b1001830d27a193285d4a7090">llvm::PPCISD::FCFIDUS</a></div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00043">PPCISelLowering.h:43</a></div></div>
<div class="ttc" id="X86ISelLowering_8cpp_html_ac54cea5a8d7f9904f547f5587a9a094b"><div class="ttname"><a href="X86ISelLowering_8cpp.html#ac54cea5a8d7f9904f547f5587a9a094b">LowerINTRINSIC_WO_CHAIN</a></div><div class="ttdeci">static SDValue LowerINTRINSIC_WO_CHAIN(SDValue Op, SelectionDAG &amp;DAG)</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8cpp_source.html#l11037">X86ISelLowering.cpp:11037</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPCISD_html_a69ad64696d1df3be05f01dfb67f5bc66af54af574e0a93231dd275e38ed4cf026"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66af54af574e0a93231dd275e38ed4cf026">llvm::PPCISD::LD_GOT_TPREL_L</a></div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00189">PPCISelLowering.h:189</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPC_html_ac5d667b47894c7546da2e58080fe2144"><div class="ttname"><a href="namespacellvm_1_1PPC.html#ac5d667b47894c7546da2e58080fe2144">llvm::PPC::isVMRGLShuffleMask</a></div><div class="ttdeci">bool isVMRGLShuffleMask(ShuffleVectorSDNode *N, unsigned UnitSize, bool isUnary)</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8cpp_source.html#l00775">PPCISelLowering.cpp:775</a></div></div>
<div class="ttc" id="classllvm_1_1MVT_html"><div class="ttname"><a href="classllvm_1_1MVT.html">llvm::MVT</a></div><div class="ttdef"><b>Definition:</b> <a href="ValueTypes_8h_source.html#l00033">ValueTypes.h:33</a></div></div>
<div class="ttc" id="classllvm_1_1Type_html"><div class="ttname"><a href="classllvm_1_1Type.html">llvm::Type</a></div><div class="ttdef"><b>Definition:</b> <a href="Type_8h_source.html#l00044">Type.h:44</a></div></div>
<div class="ttc" id="classllvm_1_1LLVMContext_html"><div class="ttname"><a href="classllvm_1_1LLVMContext.html">llvm::LLVMContext</a></div><div class="ttdef"><b>Definition:</b> <a href="LLVMContext_8h_source.html#l00037">LLVMContext.h:37</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPCISD_html_a69ad64696d1df3be05f01dfb67f5bc66a2a34a5ed2588ccc989de4882384c296b"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a2a34a5ed2588ccc989de4882384c296b">llvm::PPCISD::VNMSUBFP</a></div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00059">PPCISelLowering.h:59</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPCISD_html_a69ad64696d1df3be05f01dfb67f5bc66a43a3ad5a512466965973ac46c8239c60"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a43a3ad5a512466965973ac46c8239c60">llvm::PPCISD::VCMP</a></div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00134">PPCISelLowering.h:134</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPCISD_html_a69ad64696d1df3be05f01dfb67f5bc66af2142b68a3cab0d2f680eecbb31c76e0"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66af2142b68a3cab0d2f680eecbb31c76e0">llvm::PPCISD::STBRX</a></div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00253">PPCISelLowering.h:253</a></div></div>
<div class="ttc" id="structllvm_1_1ISD_1_1ArgFlagsTy_html"><div class="ttname"><a href="structllvm_1_1ISD_1_1ArgFlagsTy.html">llvm::ISD::ArgFlagsTy</a></div><div class="ttdef"><b>Definition:</b> <a href="TargetCallingConv_8h_source.html#l00024">TargetCallingConv.h:24</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPCISD_html_a69ad64696d1df3be05f01dfb67f5bc66a63d10572d28760b1a149732cc760628a"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a63d10572d28760b1a149732cc760628a">llvm::PPCISD::VADD_SPLAT</a></div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00243">PPCISelLowering.h:243</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPCISD_html_a69ad64696d1df3be05f01dfb67f5bc66abe7e3f85845897ad4b6270b32f8c7030"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66abe7e3f85845897ad4b6270b32f8c7030">llvm::PPCISD::FRSQRTE</a></div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00055">PPCISelLowering.h:55</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPCISD_html_a69ad64696d1df3be05f01dfb67f5bc66a9e4500d93af7f70fdff992d9d748559d"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a9e4500d93af7f70fdff992d9d748559d">llvm::PPCISD::GlobalBaseReg</a></div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00096">PPCISelLowering.h:96</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPCISD_html_a69ad64696d1df3be05f01dfb67f5bc66ada865a374b524adeca1892f0eed6eb0e"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66ada865a374b524adeca1892f0eed6eb0e">llvm::PPCISD::CALL_NOP</a></div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00106">PPCISelLowering.h:106</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html">llvm::MachineBasicBlock</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00062">MachineBasicBlock.h:62</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPCISD_html_a69ad64696d1df3be05f01dfb67f5bc66a4641b97d96da9f08b2609132342ca65b"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a4641b97d96da9f08b2609132342ca65b">llvm::PPCISD::VMADDFP</a></div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00059">PPCISelLowering.h:59</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPCISD_html_a69ad64696d1df3be05f01dfb67f5bc66aa48a0d892596a0da3cf4a82c6ff5a91f"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66aa48a0d892596a0da3cf4a82c6ff5a91f">llvm::PPCISD::MTCTR</a></div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00110">PPCISelLowering.h:110</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPC_html_a96b493b8aa609c1c5c83e21dde6bf3d0"><div class="ttname"><a href="namespacellvm_1_1PPC.html#a96b493b8aa609c1c5c83e21dde6bf3d0">llvm::PPC::isAllNegativeZeroVector</a></div><div class="ttdeci">bool isAllNegativeZeroVector(SDNode *N)</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8cpp_source.html#l00859">PPCISelLowering.cpp:859</a></div></div>
<div class="ttc" id="classllvm_1_1TargetLowering_html_a0b0176781cd4fd9f45cc739f1d007116"><div class="ttname"><a href="classllvm_1_1TargetLowering.html#a0b0176781cd4fd9f45cc739f1d007116">llvm::TargetLowering::ConstraintType</a></div><div class="ttdeci">ConstraintType</div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l02142">TargetLowering.h:2142</a></div></div>
<div class="ttc" id="SparcISelLowering_8cpp_html_a5a204a396ded16cd692c0dc91ce216f4"><div class="ttname"><a href="SparcISelLowering_8cpp.html#a5a204a396ded16cd692c0dc91ce216f4">LowerDYNAMIC_STACKALLOC</a></div><div class="ttdeci">static SDValue LowerDYNAMIC_STACKALLOC(SDValue Op, SelectionDAG &amp;DAG, const SparcSubtarget *Subtarget)</div><div class="ttdef"><b>Definition:</b> <a href="SparcISelLowering_8cpp_source.html#l02306">SparcISelLowering.cpp:2306</a></div></div>
<div class="ttc" id="classllvm_1_1PPCTargetMachine_html"><div class="ttname"><a href="classllvm_1_1PPCTargetMachine.html">llvm::PPCTargetMachine</a></div><div class="ttdef"><b>Definition:</b> <a href="PPCTargetMachine_8h_source.html#l00030">PPCTargetMachine.h:30</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPCISD_html_a69ad64696d1df3be05f01dfb67f5bc66a35d9b393639fbc9a4e639ce81c704d17"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a35d9b393639fbc9a4e639ce81c704d17">llvm::PPCISD::LOAD</a></div><div class="ttdoc">Like a regular LOAD but additionally taking/producing a flag. </div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00083">PPCISelLowering.h:83</a></div></div>
<div class="ttc" id="structllvm_1_1EVT_html"><div class="ttname"><a href="structllvm_1_1EVT.html">llvm::EVT</a></div><div class="ttdef"><b>Definition:</b> <a href="ValueTypes_8h_source.html#l00576">ValueTypes.h:576</a></div></div>
<div class="ttc" id="structllvm_1_1TargetLowering_1_1CallLoweringInfo_html"><div class="ttname"><a href="structllvm_1_1TargetLowering_1_1CallLoweringInfo.html">llvm::TargetLowering::CallLoweringInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l01949">TargetLowering.h:1949</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPCISD_html_a69ad64696d1df3be05f01dfb67f5bc66af19177e57893484cb79f34527b5cd7f8"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66af19177e57893484cb79f34527b5cd7f8">llvm::PPCISD::LFIWAX</a></div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00268">PPCISelLowering.h:268</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPC_html_ac08dd0e631069166e1c864b2bfbc05fe"><div class="ttname"><a href="namespacellvm_1_1PPC.html#ac08dd0e631069166e1c864b2bfbc05fe">llvm::PPC::isVPKUWUMShuffleMask</a></div><div class="ttdeci">bool isVPKUWUMShuffleMask(ShuffleVectorSDNode *N, bool isUnary)</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8cpp_source.html#l00736">PPCISelLowering.cpp:736</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPCISD_html_a69ad64696d1df3be05f01dfb67f5bc66a2ae057e4de45c51c89b7e5dc5053df62"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a2ae057e4de45c51c89b7e5dc5053df62">llvm::PPCISD::SC</a></div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00247">PPCISelLowering.h:247</a></div></div>
<div class="ttc" id="classllvm_1_1CCState_html"><div class="ttname"><a href="classllvm_1_1CCState.html">llvm::CCState</a></div><div class="ttdef"><b>Definition:</b> <a href="CallingConvLower_8h_source.html#l00154">CallingConvLower.h:154</a></div></div>
<div class="ttc" id="namespacellvm_html_a97e7c61d62ac4a08e5bf6a5e132d5369"><div class="ttname"><a href="namespacellvm.html#a97e7c61d62ac4a08e5bf6a5e132d5369">llvm::CC_PPC32_SVR4_Custom_Dummy</a></div><div class="ttdeci">bool CC_PPC32_SVR4_Custom_Dummy(unsigned &amp;ValNo, MVT &amp;ValVT, MVT &amp;LocVT, CCValAssign::LocInfo &amp;LocInfo, ISD::ArgFlagsTy &amp;ArgFlags, CCState &amp;State)</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8cpp_source.html#l01849">PPCISelLowering.cpp:1849</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPCISD_html_a69ad64696d1df3be05f01dfb67f5bc66ae1846075ba0055d16c23e95fb9069efd"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66ae1846075ba0055d16c23e95fb9069efd">llvm::PPCISD::EH_SJLJ_LONGJMP</a></div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00128">PPCISelLowering.h:128</a></div></div>
<div class="ttc" id="classllvm_1_1SelectionDAG_html"><div class="ttname"><a href="classllvm_1_1SelectionDAG.html">llvm::SelectionDAG</a></div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAG_8h_source.html#l00169">SelectionDAG.h:169</a></div></div>
<div class="ttc" id="classllvm_1_1SmallVector_html"><div class="ttname"><a href="classllvm_1_1SmallVector.html">llvm::SmallVector</a></div><div class="ttdef"><b>Definition:</b> <a href="SmallVector_8h_source.html#l00880">SmallVector.h:880</a></div></div>
<div class="ttc" id="classllvm_1_1PPCSubtarget_html"><div class="ttname"><a href="classllvm_1_1PPCSubtarget.html">llvm::PPCSubtarget</a></div><div class="ttdef"><b>Definition:</b> <a href="PPCSubtarget_8h_source.html#l00060">PPCSubtarget.h:60</a></div></div>
<div class="ttc" id="classllvm_1_1TargetLibraryInfo_html"><div class="ttname"><a href="classllvm_1_1TargetLibraryInfo.html">llvm::TargetLibraryInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="TargetLibraryInfo_8h_source.html#l00657">TargetLibraryInfo.h:657</a></div></div>
<div class="ttc" id="X86ISelLowering_8cpp_html_a73a94b189da56d89fe9ee6552d3cf8ea"><div class="ttname"><a href="X86ISelLowering_8cpp.html#a73a94b189da56d89fe9ee6552d3cf8ea">LowerSCALAR_TO_VECTOR</a></div><div class="ttdeci">static SDValue LowerSCALAR_TO_VECTOR(SDValue Op, SelectionDAG &amp;DAG)</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8cpp_source.html#l07856">X86ISelLowering.cpp:7856</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPCISD_html_a69ad64696d1df3be05f01dfb67f5bc66"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66">llvm::PPCISD::NodeType</a></div><div class="ttdeci">NodeType</div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00028">PPCISelLowering.h:28</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPCISD_html_a69ad64696d1df3be05f01dfb67f5bc66a56a6aa00c6f25ef2c1f51277099a78a4"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a56a6aa00c6f25ef2c1f51277099a78a4">llvm::PPCISD::SHL</a></div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00101">PPCISelLowering.h:101</a></div></div>
<div class="ttc" id="classllvm_1_1SDLoc_html"><div class="ttname"><a href="classllvm_1_1SDLoc.html">llvm::SDLoc</a></div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l00799">SelectionDAGNodes.h:799</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a492b8a748b427bf9338f626f438cf91c"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a492b8a748b427bf9338f626f438cf91c">llvm::ISD::FIRST_TARGET_MEMORY_OPCODE</a></div><div class="ttdeci">static const int FIRST_TARGET_MEMORY_OPCODE</div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00648">ISDOpcodes.h:648</a></div></div>
<div class="ttc" id="classllvm_1_1SDNode_html"><div class="ttname"><a href="classllvm_1_1SDNode.html">llvm::SDNode</a></div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l00306">SelectionDAGNodes.h:306</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPCISD_html_a69ad64696d1df3be05f01dfb67f5bc66a4a73d0b02b92ec58d7f38d00ad50f289"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a4a73d0b02b92ec58d7f38d00ad50f289">llvm::PPCISD::LOAD_TOC</a></div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00087">PPCISelLowering.h:87</a></div></div>
<div class="ttc" id="classllvm_1_1APInt_html"><div class="ttname"><a href="classllvm_1_1APInt.html">llvm::APInt</a></div><div class="ttdoc">Class for arbitrary precision integers. </div><div class="ttdef"><b>Definition:</b> <a href="APInt_8h_source.html#l00075">APInt.h:75</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPCISD_html_a69ad64696d1df3be05f01dfb67f5bc66ac0753db07d6a64f1ee53f3d31dbac379"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66ac0753db07d6a64f1ee53f3d31dbac379">llvm::PPCISD::GET_TLSLD_ADDR</a></div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00225">PPCISelLowering.h:225</a></div></div>
<div class="ttc" id="SparcISelLowering_8cpp_html_ae1416413e8b25024ca51882c2e1cd4db"><div class="ttname"><a href="SparcISelLowering_8cpp.html#ae1416413e8b25024ca51882c2e1cd4db">LowerVAARG</a></div><div class="ttdeci">static SDValue LowerVAARG(SDValue Op, SelectionDAG &amp;DAG)</div><div class="ttdef"><b>Definition:</b> <a href="SparcISelLowering_8cpp_source.html#l02283">SparcISelLowering.cpp:2283</a></div></div>
<div class="ttc" id="SparcISelLowering_8cpp_html_aaf4c9cb93dcbb52079a736b5af7482e5"><div class="ttname"><a href="SparcISelLowering_8cpp.html#aaf4c9cb93dcbb52079a736b5af7482e5">LowerSELECT_CC</a></div><div class="ttdeci">static SDValue LowerSELECT_CC(SDValue Op, SelectionDAG &amp;DAG, const SparcTargetLowering &amp;TLI, bool hasHardQuad)</div><div class="ttdef"><b>Definition:</b> <a href="SparcISelLowering_8cpp_source.html#l02227">SparcISelLowering.cpp:2227</a></div></div>
<div class="ttc" id="classllvm_1_1PPCTargetLowering_html"><div class="ttname"><a href="classllvm_1_1PPCTargetLowering.html">llvm::PPCTargetLowering</a></div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00336">PPCISelLowering.h:336</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPCISD_html_a69ad64696d1df3be05f01dfb67f5bc66a58202903ffe35789bd984f290d83e11f"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a58202903ffe35789bd984f290d83e11f">llvm::PPCISD::MFOCRF</a></div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00122">PPCISelLowering.h:122</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPCISD_html_a69ad64696d1df3be05f01dfb67f5bc66a1b0abca17bd696928f9399acfd3d1522"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a1b0abca17bd696928f9399acfd3d1522">llvm::PPCISD::SRL</a></div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00101">PPCISelLowering.h:101</a></div></div>
<div class="ttc" id="PPCRegisterInfo_8h_html"><div class="ttname"><a href="PPCRegisterInfo_8h.html">PPCRegisterInfo.h</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html"><div class="ttname"><a href="classllvm_1_1MachineInstr.html">llvm::MachineInstr</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00050">MachineInstr.h:50</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPCISD_html_a69ad64696d1df3be05f01dfb67f5bc66aa71de12afd261e0b3f2e040ce1c10315"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66aa71de12afd261e0b3f2e040ce1c10315">llvm::PPCISD::STFIWX</a></div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00263">PPCISelLowering.h:263</a></div></div>
<div class="ttc" id="namespacellvm_1_1Sched_html_ac1547cccaf660851fcd6863d1e60309e"><div class="ttname"><a href="namespacellvm_1_1Sched.html#ac1547cccaf660851fcd6863d1e60309e">llvm::Sched::Preference</a></div><div class="ttdeci">Preference</div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l00061">TargetLowering.h:61</a></div></div>
<div class="ttc" id="PPCSubtarget_8h_html"><div class="ttname"><a href="PPCSubtarget_8h.html">PPCSubtarget.h</a></div></div>
<div class="ttc" id="regcomp_8c_html_a0240ac851181b84ac374872dc5434ee4"><div class="ttname"><a href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a></div><div class="ttdeci">#define N</div></div>
<div class="ttc" id="classllvm_1_1FunctionLoweringInfo_html"><div class="ttname"><a href="classllvm_1_1FunctionLoweringInfo.html">llvm::FunctionLoweringInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="FunctionLoweringInfo_8h_source.html#l00051">FunctionLoweringInfo.h:51</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPCISD_html_a69ad64696d1df3be05f01dfb67f5bc66a2a79156c141fbb0faadd358c767b906b"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a2a79156c141fbb0faadd358c767b906b">llvm::PPCISD::FCTIDZ</a></div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00048">PPCISelLowering.h:48</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPCISD_html_a69ad64696d1df3be05f01dfb67f5bc66a2a6e33357fd46c15294432ab65adecec"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a2a6e33357fd46c15294432ab65adecec">llvm::PPCISD::FCTIWZ</a></div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00048">PPCISelLowering.h:48</a></div></div>
<div class="ttc" id="X86ISelLowering_8cpp_html_aa5400fee9c4069a73fd5b3f9e8a26b03"><div class="ttname"><a href="X86ISelLowering_8cpp.html#aa5400fee9c4069a73fd5b3f9e8a26b03">LowerVACOPY</a></div><div class="ttdeci">static SDValue LowerVACOPY(SDValue Op, const X86Subtarget *Subtarget, SelectionDAG &amp;DAG)</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8cpp_source.html#l10963">X86ISelLowering.cpp:10963</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPCISD_html_a69ad64696d1df3be05f01dfb67f5bc66aa09dfd0e28e0ffea73ccfc88fb2fd95c"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66aa09dfd0e28e0ffea73ccfc88fb2fd95c">llvm::PPCISD::CALL</a></div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00106">PPCISelLowering.h:106</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPCISD_html_a69ad64696d1df3be05f01dfb67f5bc66a098fa0d2b0ca58b9d504edb6a164ee54"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a098fa0d2b0ca58b9d504edb6a164ee54">llvm::PPCISD::DYNALLOC</a></div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00092">PPCISelLowering.h:92</a></div></div>
<div class="ttc" id="SelectionDAG_8h_html"><div class="ttname"><a href="SelectionDAG_8h.html">SelectionDAG.h</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPCISD_html_a69ad64696d1df3be05f01dfb67f5bc66a2739f8327120cab9e21846dee3a5366b"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a2739f8327120cab9e21846dee3a5366b">llvm::PPCISD::VCMPo</a></div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00140">PPCISelLowering.h:140</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPCISD_html_a69ad64696d1df3be05f01dfb67f5bc66a0a616f27a6f2de704ab3ed849b50b181"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a0a616f27a6f2de704ab3ed849b50b181">llvm::PPCISD::CR6UNSET</a></div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00178">PPCISelLowering.h:178</a></div></div>
<div class="ttc" id="structllvm_1_1TargetLowering_1_1DAGCombinerInfo_html"><div class="ttname"><a href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">llvm::TargetLowering::DAGCombinerInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l01828">TargetLowering.h:1828</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPCISD_html_a69ad64696d1df3be05f01dfb67f5bc66a2c181ed9e9ec3fb57f7e8542df22f422"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a2c181ed9e9ec3fb57f7e8542df22f422">llvm::PPCISD::GET_TLS_ADDR</a></div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00211">PPCISelLowering.h:211</a></div></div>
<div class="ttc" id="ARMISelLowering_8cpp_html_abeac6b61572ef71614aeb407c4ec5a8b"><div class="ttname"><a href="ARMISelLowering_8cpp.html#abeac6b61572ef71614aeb407c4ec5a8b">LowerFP_TO_INT</a></div><div class="ttdeci">static SDValue LowerFP_TO_INT(SDValue Op, SelectionDAG &amp;DAG)</div><div class="ttdef"><b>Definition:</b> <a href="ARMISelLowering_8cpp_source.html#l03639">ARMISelLowering.cpp:3639</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPCISD_html_a69ad64696d1df3be05f01dfb67f5bc66a390f7ff6ebc81e2540d946d8d1061f29"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a390f7ff6ebc81e2540d946d8d1061f29">llvm::PPCISD::ADDIS_GOT_TPREL_HA</a></div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00183">PPCISelLowering.h:183</a></div></div>
<div class="ttc" id="namespacellvm_1_1CallingConv_html_a4f861731fc6dbfdccc05af5968d98974abc8e2ee40a84687a9e12fd08784b87ba"><div class="ttname"><a href="namespacellvm_1_1CallingConv.html#a4f861731fc6dbfdccc05af5968d98974abc8e2ee40a84687a9e12fd08784b87ba">llvm::CallingConv::Fast</a></div><div class="ttdef"><b>Definition:</b> <a href="CallingConv_8h_source.html#l00039">CallingConv.h:39</a></div></div>
<div class="ttc" id="namespacellvm_1_1A64CC_html_af5804bc0518be9568f73db566e4d6f46a2db5e7546f960277ff98f96cd5624442"><div class="ttname"><a href="namespacellvm_1_1A64CC.html#af5804bc0518be9568f73db566e4d6f46a2db5e7546f960277ff98f96cd5624442">llvm::A64CC::MI</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64BaseInfo_8h_source.html#l00035">AArch64BaseInfo.h:35</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPCISD_html_a69ad64696d1df3be05f01dfb67f5bc66a7e06dc9bf94c1b690b4379bec9d64962"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a7e06dc9bf94c1b690b4379bec9d64962">llvm::PPCISD::FCFIDS</a></div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00043">PPCISelLowering.h:43</a></div></div>
<div class="ttc" id="ARMISelLowering_8cpp_html_a9ca04dd1028e57cb539334540a46beea"><div class="ttname"><a href="ARMISelLowering_8cpp.html#a9ca04dd1028e57cb539334540a46beea">LowerVASTART</a></div><div class="ttdeci">static SDValue LowerVASTART(SDValue Op, SelectionDAG &amp;DAG)</div><div class="ttdef"><b>Definition:</b> <a href="ARMISelLowering_8cpp_source.html#l02737">ARMISelLowering.cpp:2737</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPCISD_html_a69ad64696d1df3be05f01dfb67f5bc66aea46f7cc94ac666cf413d686484ce45d"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66aea46f7cc94ac666cf413d686484ce45d">llvm::PPCISD::FCFIDU</a></div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00043">PPCISelLowering.h:43</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPCISD_html_a69ad64696d1df3be05f01dfb67f5bc66ad1e4cb7a1fc0c9ea50baef6974f21431"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66ad1e4cb7a1fc0c9ea50baef6974f21431">llvm::PPCISD::ADDI_TLSLD_L</a></div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00221">PPCISelLowering.h:221</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPCISD_html_a69ad64696d1df3be05f01dfb67f5bc66addb9d78754c1f2e6d765a0da913f0800"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66addb9d78754c1f2e6d765a0da913f0800">llvm::PPCISD::BDZ</a></div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00151">PPCISelLowering.h:151</a></div></div>
<div class="ttc" id="classllvm_1_1SDValue_html"><div class="ttname"><a href="classllvm_1_1SDValue.html">llvm::SDValue</a></div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l00094">SelectionDAGNodes.h:94</a></div></div>
<div class="ttc" id="SparcISelLowering_8cpp_html_a6cd4e6951faba6c4ee33ab7567d20864"><div class="ttname"><a href="SparcISelLowering_8cpp.html#a6cd4e6951faba6c4ee33ab7567d20864">LowerRETURNADDR</a></div><div class="ttdeci">static SDValue LowerRETURNADDR(SDValue Op, SelectionDAG &amp;DAG, const SparcTargetLowering &amp;TLI)</div><div class="ttdef"><b>Definition:</b> <a href="SparcISelLowering_8cpp_source.html#l02368">SparcISelLowering.cpp:2368</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPCISD_html_a69ad64696d1df3be05f01dfb67f5bc66aa4dc9f480c199614ca9475c7969ead06"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66aa4dc9f480c199614ca9475c7969ead06">llvm::PPCISD::TC_RETURN</a></div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00174">PPCISelLowering.h:174</a></div></div>
<div class="ttc" id="TargetLowering_8h_html"><div class="ttname"><a href="TargetLowering_8h.html">TargetLowering.h</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_abee7ecb577fcade34eb16ccb7f503e31"><div class="ttname"><a href="namespacellvm_1_1ISD.html#abee7ecb577fcade34eb16ccb7f503e31">llvm::ISD::MemIndexedMode</a></div><div class="ttdeci">MemIndexedMode</div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00678">ISDOpcodes.h:678</a></div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<hr>
<p class="footer">
Generated on Sat Nov 10 2018 23:00:50 for <a href="http://llvm.org/">LLVM</a> by
<a href="http://www.doxygen.org"><img src="doxygen.png" alt="Doxygen"
align="middle" border="0"/>1.8.11</a><br>
Copyright &copy; 2003-2013 University of Illinois at Urbana-Champaign.
All Rights Reserved.</p>
<hr>
<!--#include virtual="/attrib.incl" -->
</body>
</html>
