13:29:39 DEBUG : Logs will be stored at '/home/call_me_utka/Documents/Projects/aes-ultra96-v2-playground/LED_Blink/IDE.log'.
13:29:40 INFO  : Launching XSCT server: xsct -n  -interactive /home/call_me_utka/Documents/Projects/aes-ultra96-v2-playground/LED_Blink/temp_xsdb_launch_script.tcl
13:29:40 INFO  : Registering command handlers for Vitis TCF services
13:29:40 INFO  : Platform repository initialization has completed.
13:29:42 INFO  : XSCT server has started successfully.
13:29:42 INFO  : plnx-install-location is set to ''
13:29:42 INFO  : Successfully done setting XSCT server connection channel  
13:29:42 INFO  : Successfully done query RDI_DATADIR 
13:29:42 INFO  : Successfully done setting workspace for the tool. 
13:30:24 INFO  : Result from executing command 'getProjects': led_blink_block_design_wrapper
13:30:24 INFO  : Result from executing command 'getPlatforms': xilinx_zcu102_base_202210_1|/tools/Xilinx/Vitis/2022.1/base_platforms/xilinx_zcu102_base_202210_1/xilinx_zcu102_base_202210_1.xpfm;xilinx_zcu102_base_dfx_202210_1|/tools/Xilinx/Vitis/2022.1/base_platforms/xilinx_zcu102_base_dfx_202210_1/xilinx_zcu102_base_dfx_202210_1.xpfm;xilinx_zcu104_base_202210_1|/tools/Xilinx/Vitis/2022.1/base_platforms/xilinx_zcu104_base_202210_1/xilinx_zcu104_base_202210_1.xpfm
13:30:24 WARN  : An unexpected exception occurred in the module 'platform project logging'
13:30:25 INFO  : Platform 'led_blink_block_design_wrapper' is added to custom repositories.
13:30:30 INFO  : Platform 'led_blink_block_design_wrapper' is added to custom repositories.
13:31:22 INFO  : Result from executing command 'getProjects': led_blink_block_design_wrapper
13:31:22 INFO  : Result from executing command 'getPlatforms': led_blink_block_design_wrapper|/home/call_me_utka/Documents/Projects/aes-ultra96-v2-playground/LED_Blink/led_blink_block_design_wrapper/export/led_blink_block_design_wrapper/led_blink_block_design_wrapper.xpfm;xilinx_zcu102_base_202210_1|/tools/Xilinx/Vitis/2022.1/base_platforms/xilinx_zcu102_base_202210_1/xilinx_zcu102_base_202210_1.xpfm;xilinx_zcu102_base_dfx_202210_1|/tools/Xilinx/Vitis/2022.1/base_platforms/xilinx_zcu102_base_dfx_202210_1/xilinx_zcu102_base_dfx_202210_1.xpfm;xilinx_zcu104_base_202210_1|/tools/Xilinx/Vitis/2022.1/base_platforms/xilinx_zcu104_base_202210_1/xilinx_zcu104_base_202210_1.xpfm
13:31:25 INFO  : Checking for BSP changes to sync application flags for project 'LED_Blink_application'...
13:31:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:31:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

13:31:46 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
13:32:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:32:26 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
13:32:26 INFO  : 'jtag frequency' command is executed.
13:32:26 INFO  : Sourcing of '/tools/Xilinx/Vitis/2022.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
13:32:26 INFO  : Context for 'APU' is selected.
13:32:27 INFO  : System reset is completed.
13:32:30 INFO  : 'after 3000' command is executed.
13:32:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}' command is executed.
13:32:33 INFO  : Device configured successfully with "/home/call_me_utka/Documents/Projects/aes-ultra96-v2-playground/LED_Blink/LED_Blink_application/_ide/bitstream/led_blink_block_design_wrapper.bit"
13:32:33 INFO  : Context for 'APU' is selected.
13:32:33 INFO  : Hardware design and registers information is loaded from '/home/call_me_utka/Documents/Projects/aes-ultra96-v2-playground/LED_Blink/led_blink_block_design_wrapper/export/led_blink_block_design_wrapper/hw/led_blink_block_design_wrapper.xsa'.
13:32:33 INFO  : 'configparams force-mem-access 1' command is executed.
13:32:33 INFO  : Context for 'APU' is selected.
13:32:33 INFO  : Boot mode is read from the target.
13:32:33 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:32:33 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
13:32:34 INFO  : The application '/home/call_me_utka/Documents/Projects/aes-ultra96-v2-playground/LED_Blink/led_blink_block_design_wrapper/export/led_blink_block_design_wrapper/sw/led_blink_block_design_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
13:32:34 INFO  : 'set bp_32_34_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
13:32:35 INFO  : 'con -block -timeout 60' command is executed.
13:32:35 INFO  : 'bpremove $bp_32_34_fsbl_bp' command is executed.
13:32:35 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:32:35 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
13:32:35 INFO  : The application '/home/call_me_utka/Documents/Projects/aes-ultra96-v2-playground/LED_Blink/LED_Blink_application/Debug/LED_Blink_application.elf' is downloaded to processor 'psu_cortexa53_0'.
13:32:35 INFO  : 'configparams force-mem-access 0' command is executed.
13:32:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2022.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}
fpga -file /home/call_me_utka/Documents/Projects/aes-ultra96-v2-playground/LED_Blink/LED_Blink_application/_ide/bitstream/led_blink_block_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/call_me_utka/Documents/Projects/aes-ultra96-v2-playground/LED_Blink/led_blink_block_design_wrapper/export/led_blink_block_design_wrapper/hw/led_blink_block_design_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/call_me_utka/Documents/Projects/aes-ultra96-v2-playground/LED_Blink/led_blink_block_design_wrapper/export/led_blink_block_design_wrapper/sw/led_blink_block_design_wrapper/boot/fsbl.elf
set bp_32_34_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_32_34_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/call_me_utka/Documents/Projects/aes-ultra96-v2-playground/LED_Blink/LED_Blink_application/Debug/LED_Blink_application.elf
configparams force-mem-access 0
----------------End of Script----------------

13:32:35 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:32:35 INFO  : 'con' command is executed.
13:32:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

13:32:35 INFO  : Launch script is exported to file '/home/call_me_utka/Documents/Projects/aes-ultra96-v2-playground/LED_Blink/LED_Blink_application_system/_ide/scripts/systemdebugger_led_blink_application_system_standalone.tcl'
13:37:08 INFO  : Checking for BSP changes to sync application flags for project 'LED_Blink_application'...
13:37:23 INFO  : Disconnected from the channel tcfchan#3.
13:37:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:37:23 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
13:37:23 INFO  : 'jtag frequency' command is executed.
13:37:23 INFO  : Sourcing of '/tools/Xilinx/Vitis/2022.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
13:37:23 INFO  : Context for 'APU' is selected.
13:37:23 INFO  : System reset is completed.
13:37:26 INFO  : 'after 3000' command is executed.
13:37:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}' command is executed.
13:37:29 INFO  : Device configured successfully with "/home/call_me_utka/Documents/Projects/aes-ultra96-v2-playground/LED_Blink/LED_Blink_application/_ide/bitstream/led_blink_block_design_wrapper.bit"
13:37:29 INFO  : Context for 'APU' is selected.
13:37:29 INFO  : Hardware design and registers information is loaded from '/home/call_me_utka/Documents/Projects/aes-ultra96-v2-playground/LED_Blink/led_blink_block_design_wrapper/export/led_blink_block_design_wrapper/hw/led_blink_block_design_wrapper.xsa'.
13:37:29 INFO  : 'configparams force-mem-access 1' command is executed.
13:37:29 INFO  : Context for 'APU' is selected.
13:37:29 INFO  : Boot mode is read from the target.
13:37:29 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:37:30 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
13:37:30 INFO  : The application '/home/call_me_utka/Documents/Projects/aes-ultra96-v2-playground/LED_Blink/led_blink_block_design_wrapper/export/led_blink_block_design_wrapper/sw/led_blink_block_design_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
13:37:30 INFO  : 'set bp_37_30_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
13:37:31 INFO  : 'con -block -timeout 60' command is executed.
13:37:31 INFO  : 'bpremove $bp_37_30_fsbl_bp' command is executed.
13:37:31 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:37:31 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
13:37:31 INFO  : The application '/home/call_me_utka/Documents/Projects/aes-ultra96-v2-playground/LED_Blink/LED_Blink_application/Debug/LED_Blink_application.elf' is downloaded to processor 'psu_cortexa53_0'.
13:37:31 INFO  : 'configparams force-mem-access 0' command is executed.
13:37:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2022.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}
fpga -file /home/call_me_utka/Documents/Projects/aes-ultra96-v2-playground/LED_Blink/LED_Blink_application/_ide/bitstream/led_blink_block_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/call_me_utka/Documents/Projects/aes-ultra96-v2-playground/LED_Blink/led_blink_block_design_wrapper/export/led_blink_block_design_wrapper/hw/led_blink_block_design_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/call_me_utka/Documents/Projects/aes-ultra96-v2-playground/LED_Blink/led_blink_block_design_wrapper/export/led_blink_block_design_wrapper/sw/led_blink_block_design_wrapper/boot/fsbl.elf
set bp_37_30_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_37_30_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/call_me_utka/Documents/Projects/aes-ultra96-v2-playground/LED_Blink/LED_Blink_application/Debug/LED_Blink_application.elf
configparams force-mem-access 0
----------------End of Script----------------

13:37:31 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:37:31 INFO  : 'con' command is executed.
13:37:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

13:37:31 INFO  : Launch script is exported to file '/home/call_me_utka/Documents/Projects/aes-ultra96-v2-playground/LED_Blink/LED_Blink_application_system/_ide/scripts/systemdebugger_led_blink_application_system_standalone.tcl'
13:38:18 INFO  : Disconnected from the channel tcfchan#5.
13:38:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:38:21 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
13:38:21 INFO  : 'jtag frequency' command is executed.
13:38:21 INFO  : Sourcing of '/tools/Xilinx/Vitis/2022.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
13:38:21 INFO  : Context for 'APU' is selected.
13:38:21 INFO  : System reset is completed.
13:38:24 INFO  : 'after 3000' command is executed.
13:38:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}' command is executed.
13:38:27 INFO  : Device configured successfully with "/home/call_me_utka/Documents/Projects/aes-ultra96-v2-playground/LED_Blink/LED_Blink_Application/_ide/bitstream/led_blink_block_design_wrapper.bit"
13:38:28 INFO  : Context for 'APU' is selected.
13:38:28 INFO  : Hardware design and registers information is loaded from '/home/call_me_utka/Documents/Projects/aes-ultra96-v2-playground/LED_Blink/led_blink_block_design_wrapper/export/led_blink_block_design_wrapper/hw/led_blink_block_design_wrapper.xsa'.
13:38:28 INFO  : 'configparams force-mem-access 1' command is executed.
13:38:28 INFO  : Context for 'APU' is selected.
13:38:28 INFO  : Boot mode is read from the target.
13:38:28 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:38:28 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
13:38:28 INFO  : The application '/home/call_me_utka/Documents/Projects/aes-ultra96-v2-playground/LED_Blink/led_blink_block_design_wrapper/export/led_blink_block_design_wrapper/sw/led_blink_block_design_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
13:38:28 INFO  : 'set bp_38_28_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
13:38:29 INFO  : 'con -block -timeout 60' command is executed.
13:38:29 INFO  : 'bpremove $bp_38_28_fsbl_bp' command is executed.
13:38:29 INFO  : 'configparams force-mem-access 0' command is executed.
13:38:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2022.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}
fpga -file /home/call_me_utka/Documents/Projects/aes-ultra96-v2-playground/LED_Blink/LED_Blink_Application/_ide/bitstream/led_blink_block_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/call_me_utka/Documents/Projects/aes-ultra96-v2-playground/LED_Blink/led_blink_block_design_wrapper/export/led_blink_block_design_wrapper/hw/led_blink_block_design_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/call_me_utka/Documents/Projects/aes-ultra96-v2-playground/LED_Blink/led_blink_block_design_wrapper/export/led_blink_block_design_wrapper/sw/led_blink_block_design_wrapper/boot/fsbl.elf
set bp_38_28_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_38_28_fsbl_bp
configparams force-mem-access 0
----------------End of Script----------------

13:38:29 INFO  : Launch script is exported to file '/home/call_me_utka/Documents/Projects/aes-ultra96-v2-playground/LED_Blink/LED_Blink_Application_system/_ide/scripts/systemdebugger_led_blink_application_system_standalone.tcl'
13:39:47 INFO  : Disconnected from the channel tcfchan#6.
13:39:56 INFO  : Checking for BSP changes to sync application flags for project 'LED_Blink_Application'...
13:40:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:40:21 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
13:40:21 INFO  : 'jtag frequency' command is executed.
13:40:21 INFO  : Sourcing of '/tools/Xilinx/Vitis/2022.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
13:40:21 INFO  : Context for 'APU' is selected.
13:40:21 INFO  : System reset is completed.
13:40:24 INFO  : 'after 3000' command is executed.
13:40:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}' command is executed.
13:40:28 INFO  : Device configured successfully with "/home/call_me_utka/Documents/Projects/aes-ultra96-v2-playground/LED_Blink/LED_Blink_Application/_ide/bitstream/led_blink_block_design_wrapper.bit"
13:40:28 INFO  : Context for 'APU' is selected.
13:40:28 INFO  : Hardware design and registers information is loaded from '/home/call_me_utka/Documents/Projects/aes-ultra96-v2-playground/LED_Blink/led_blink_block_design_wrapper/export/led_blink_block_design_wrapper/hw/led_blink_block_design_wrapper.xsa'.
13:40:28 INFO  : 'configparams force-mem-access 1' command is executed.
13:40:28 INFO  : Context for 'APU' is selected.
13:40:28 INFO  : Boot mode is read from the target.
13:40:28 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:40:28 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
13:40:28 INFO  : The application '/home/call_me_utka/Documents/Projects/aes-ultra96-v2-playground/LED_Blink/led_blink_block_design_wrapper/export/led_blink_block_design_wrapper/sw/led_blink_block_design_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
13:40:28 INFO  : 'set bp_40_28_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
13:40:29 INFO  : 'con -block -timeout 60' command is executed.
13:40:29 INFO  : 'bpremove $bp_40_28_fsbl_bp' command is executed.
13:40:29 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:40:29 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
13:40:30 INFO  : The application '/home/call_me_utka/Documents/Projects/aes-ultra96-v2-playground/LED_Blink/LED_Blink_Application/Debug/LED_Blink_Application.elf' is downloaded to processor 'psu_cortexa53_0'.
13:40:30 INFO  : 'configparams force-mem-access 0' command is executed.
13:40:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2022.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}
fpga -file /home/call_me_utka/Documents/Projects/aes-ultra96-v2-playground/LED_Blink/LED_Blink_Application/_ide/bitstream/led_blink_block_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/call_me_utka/Documents/Projects/aes-ultra96-v2-playground/LED_Blink/led_blink_block_design_wrapper/export/led_blink_block_design_wrapper/hw/led_blink_block_design_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/call_me_utka/Documents/Projects/aes-ultra96-v2-playground/LED_Blink/led_blink_block_design_wrapper/export/led_blink_block_design_wrapper/sw/led_blink_block_design_wrapper/boot/fsbl.elf
set bp_40_28_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_40_28_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/call_me_utka/Documents/Projects/aes-ultra96-v2-playground/LED_Blink/LED_Blink_Application/Debug/LED_Blink_Application.elf
configparams force-mem-access 0
----------------End of Script----------------

13:40:30 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:40:30 INFO  : 'con' command is executed.
13:40:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

13:40:30 INFO  : Launch script is exported to file '/home/call_me_utka/Documents/Projects/aes-ultra96-v2-playground/LED_Blink/LED_Blink_Application_system/_ide/scripts/systemdebugger_led_blink_application_system_standalone.tcl'
13:41:30 INFO  : No changes in MSS file content so sources will not be generated.
13:41:58 INFO  : Result from executing command 'getProjects': led_blink_block_design_wrapper
13:41:58 INFO  : Result from executing command 'getPlatforms': led_blink_block_design_wrapper|/home/call_me_utka/Documents/Projects/aes-ultra96-v2-playground/LED_Blink/led_blink_block_design_wrapper/export/led_blink_block_design_wrapper/led_blink_block_design_wrapper.xpfm;xilinx_zcu102_base_202210_1|/tools/Xilinx/Vitis/2022.1/base_platforms/xilinx_zcu102_base_202210_1/xilinx_zcu102_base_202210_1.xpfm;xilinx_zcu102_base_dfx_202210_1|/tools/Xilinx/Vitis/2022.1/base_platforms/xilinx_zcu102_base_dfx_202210_1/xilinx_zcu102_base_dfx_202210_1.xpfm;xilinx_zcu104_base_202210_1|/tools/Xilinx/Vitis/2022.1/base_platforms/xilinx_zcu104_base_202210_1/xilinx_zcu104_base_202210_1.xpfm
13:42:01 INFO  : Checking for BSP changes to sync application flags for project 'LED_Blink_Application'...
13:42:04 INFO  : Updating application flags with new BSP settings...
13:42:05 INFO  : Successfully updated application flags for project LED_Blink_Application.
13:42:11 ERROR : XSCT server calls should not be made from TCF thread.
java.lang.RuntimeException: XSCT server calls should not be made from TCF thread.
	at com.xilinx.sdk.xsdb.XSDBCommandManager.issueAndWait(XSDBCommandManager.java:392) [com.xilinx.sdk.xsdb_1.0.0.202204140305.jar:?]
	at com.xilinx.sdk.xsdb.XsdbCommandUtils.executeAndRespond(XsdbCommandUtils.java:325) [com.xilinx.sdk.xsdb_1.0.0.202204140305.jar:?]
	at com.xilinx.sdk.hw.internal.HwPlatform.populateDesignProps(HwPlatform.java:521) [com.xilinx.sdk.hw_1.0.0.202204140305.jar:?]
	at com.xilinx.sdk.hw.internal.HwPlatform.isZynq(HwPlatform.java:1101) [com.xilinx.sdk.hw_1.0.0.202204140305.jar:?]
	at com.xilinx.sdk.hw.internal.HwPlatform.getArchFamily(HwPlatform.java:587) [com.xilinx.sdk.hw_1.0.0.202204140305.jar:?]
	at com.xilinx.sdk.tcf.internal.debug.ui.common.BaseLaunchConfigModel.readCrossTriggerModel(BaseLaunchConfigModel.java:174) [com.xilinx.sdk.tcf.debug_1.0.0.202204140305.jar:?]
	at com.xilinx.sdk.tcf.internal.debug.ui.common.BaseLaunchConfigModel.readAndSetAttributes(BaseLaunchConfigModel.java:156) [com.xilinx.sdk.tcf.debug_1.0.0.202204140305.jar:?]
	at com.xilinx.sdx.sdsoc.debug.ui.SdsLaunchConfigModel.newInstance(SdsLaunchConfigModel.java:109) [com.xilinx.sdx.sdsoc.debug.ui_1.0.0.202204140305.jar:?]
	at com.xilinx.sdx.sdsoc.debug.launch.SdsTcfLaunchDelegate.createConfigModel(SdsTcfLaunchDelegate.java:85) [com.xilinx.sdx.sdsoc.debug_1.0.0.202204140305.jar:?]
	at com.xilinx.sdx.sdsoc.debug.launch.SdsTcfLaunchDelegate.generateReports(SdsTcfLaunchDelegate.java:641) [com.xilinx.sdx.sdsoc.debug_1.0.0.202204140305.jar:?]
	at com.xilinx.sdx.sdsoc.debug.launch.SdsTcfLaunchDelegate.onDisconnected(SdsTcfLaunchDelegate.java:615) [com.xilinx.sdx.sdsoc.debug_1.0.0.202204140305.jar:?]
	at org.eclipse.tcf.internal.debug.ui.model.TCFModelManager$1.onDisconnected(TCFModelManager.java:79) [org.eclipse.tcf.debug.ui_1.7.0.202204140305.jar:?]
	at org.eclipse.tcf.internal.debug.model.TCFLaunch.onDisconnected(TCFLaunch.java:532) [org.eclipse.tcf.debug_1.7.0.202204140305.jar:?]
	at org.eclipse.tcf.internal.debug.model.TCFLaunch$43.onChannelClosed(TCFLaunch.java:1643) [org.eclipse.tcf.debug_1.7.0.202204140305.jar:?]
	at org.eclipse.tcf.core.AbstractChannel$9.run(AbstractChannel.java:858) [org.eclipse.tcf.core_1.7.0.202204140305.jar:?]
	at org.eclipse.tcf.EventQueue.run(EventQueue.java:98) [org.eclipse.tcf_1.7.0.202204140305.jar:?]
	at java.lang.Thread.run(Thread.java:829) [?:?]
13:42:11 INFO  : Disconnected from the channel tcfchan#8.
13:42:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:42:11 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
13:42:11 INFO  : 'jtag frequency' command is executed.
13:42:11 INFO  : Sourcing of '/tools/Xilinx/Vitis/2022.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
13:42:11 INFO  : Context for 'APU' is selected.
13:42:12 INFO  : System reset is completed.
13:42:15 INFO  : 'after 3000' command is executed.
13:42:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}' command is executed.
13:42:18 INFO  : Device configured successfully with "/home/call_me_utka/Documents/Projects/aes-ultra96-v2-playground/LED_Blink/LED_Blink_Application/_ide/bitstream/led_blink_block_design_wrapper.bit"
13:42:18 INFO  : Context for 'APU' is selected.
13:42:18 INFO  : Hardware design and registers information is loaded from '/home/call_me_utka/Documents/Projects/aes-ultra96-v2-playground/LED_Blink/led_blink_block_design_wrapper/export/led_blink_block_design_wrapper/hw/led_blink_block_design_wrapper.xsa'.
13:42:18 INFO  : 'configparams force-mem-access 1' command is executed.
13:42:18 INFO  : Context for 'APU' is selected.
13:42:18 INFO  : Boot mode is read from the target.
13:42:18 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:42:18 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
13:42:19 INFO  : The application '/home/call_me_utka/Documents/Projects/aes-ultra96-v2-playground/LED_Blink/led_blink_block_design_wrapper/export/led_blink_block_design_wrapper/sw/led_blink_block_design_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
13:42:19 INFO  : 'set bp_42_19_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
13:42:20 INFO  : 'con -block -timeout 60' command is executed.
13:42:20 INFO  : 'bpremove $bp_42_19_fsbl_bp' command is executed.
13:42:20 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:42:20 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
13:42:20 INFO  : The application '/home/call_me_utka/Documents/Projects/aes-ultra96-v2-playground/LED_Blink/LED_Blink_Application/Debug/LED_Blink_Application.elf' is downloaded to processor 'psu_cortexa53_0'.
13:42:20 INFO  : 'configparams force-mem-access 0' command is executed.
13:42:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2022.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}
fpga -file /home/call_me_utka/Documents/Projects/aes-ultra96-v2-playground/LED_Blink/LED_Blink_Application/_ide/bitstream/led_blink_block_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/call_me_utka/Documents/Projects/aes-ultra96-v2-playground/LED_Blink/led_blink_block_design_wrapper/export/led_blink_block_design_wrapper/hw/led_blink_block_design_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/call_me_utka/Documents/Projects/aes-ultra96-v2-playground/LED_Blink/led_blink_block_design_wrapper/export/led_blink_block_design_wrapper/sw/led_blink_block_design_wrapper/boot/fsbl.elf
set bp_42_19_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_42_19_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/call_me_utka/Documents/Projects/aes-ultra96-v2-playground/LED_Blink/LED_Blink_Application/Debug/LED_Blink_Application.elf
configparams force-mem-access 0
----------------End of Script----------------

13:42:20 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:42:20 INFO  : 'con' command is executed.
13:42:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

13:42:20 INFO  : Launch script is exported to file '/home/call_me_utka/Documents/Projects/aes-ultra96-v2-playground/LED_Blink/LED_Blink_Application_system/_ide/scripts/systemdebugger_led_blink_application_system_standalone.tcl'
13:42:36 INFO  : Disconnected from the channel tcfchan#11.
13:42:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:42:36 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
13:42:36 INFO  : 'jtag frequency' command is executed.
13:42:36 INFO  : Sourcing of '/tools/Xilinx/Vitis/2022.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
13:42:36 INFO  : Context for 'APU' is selected.
13:42:36 INFO  : System reset is completed.
13:42:39 INFO  : 'after 3000' command is executed.
13:42:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}' command is executed.
13:42:42 INFO  : Device configured successfully with "/home/call_me_utka/Documents/Projects/aes-ultra96-v2-playground/LED_Blink/LED_Blink_Application/_ide/bitstream/led_blink_block_design_wrapper.bit"
13:42:42 INFO  : Context for 'APU' is selected.
13:42:42 INFO  : Hardware design and registers information is loaded from '/home/call_me_utka/Documents/Projects/aes-ultra96-v2-playground/LED_Blink/led_blink_block_design_wrapper/export/led_blink_block_design_wrapper/hw/led_blink_block_design_wrapper.xsa'.
13:42:42 INFO  : 'configparams force-mem-access 1' command is executed.
13:42:42 INFO  : Context for 'APU' is selected.
13:42:42 INFO  : Boot mode is read from the target.
13:42:42 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:42:42 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
13:42:43 INFO  : The application '/home/call_me_utka/Documents/Projects/aes-ultra96-v2-playground/LED_Blink/led_blink_block_design_wrapper/export/led_blink_block_design_wrapper/sw/led_blink_block_design_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
13:42:43 INFO  : 'set bp_42_43_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
13:42:43 INFO  : 'con -block -timeout 60' command is executed.
13:42:43 INFO  : 'bpremove $bp_42_43_fsbl_bp' command is executed.
13:42:43 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:42:43 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
13:42:43 INFO  : The application '/home/call_me_utka/Documents/Projects/aes-ultra96-v2-playground/LED_Blink/LED_Blink_Application/Debug/LED_Blink_Application.elf' is downloaded to processor 'psu_cortexa53_0'.
13:42:43 INFO  : 'configparams force-mem-access 0' command is executed.
13:42:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2022.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}
fpga -file /home/call_me_utka/Documents/Projects/aes-ultra96-v2-playground/LED_Blink/LED_Blink_Application/_ide/bitstream/led_blink_block_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/call_me_utka/Documents/Projects/aes-ultra96-v2-playground/LED_Blink/led_blink_block_design_wrapper/export/led_blink_block_design_wrapper/hw/led_blink_block_design_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/call_me_utka/Documents/Projects/aes-ultra96-v2-playground/LED_Blink/led_blink_block_design_wrapper/export/led_blink_block_design_wrapper/sw/led_blink_block_design_wrapper/boot/fsbl.elf
set bp_42_43_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_42_43_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/call_me_utka/Documents/Projects/aes-ultra96-v2-playground/LED_Blink/LED_Blink_Application/Debug/LED_Blink_Application.elf
configparams force-mem-access 0
----------------End of Script----------------

13:42:43 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:42:43 INFO  : 'con' command is executed.
13:42:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

13:42:43 INFO  : Launch script is exported to file '/home/call_me_utka/Documents/Projects/aes-ultra96-v2-playground/LED_Blink/LED_Blink_Application_system/_ide/scripts/systemdebugger_led_blink_application_system_standalone.tcl'
13:43:00 INFO  : No changes in MSS file content so sources will not be generated.
13:44:02 INFO  : Disconnected from the channel tcfchan#12.
13:44:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:44:03 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
13:44:03 INFO  : 'jtag frequency' command is executed.
13:44:03 INFO  : Sourcing of '/tools/Xilinx/Vitis/2022.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
13:44:03 INFO  : Context for 'APU' is selected.
13:44:03 INFO  : System reset is completed.
13:44:06 INFO  : 'after 3000' command is executed.
13:44:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}' command is executed.
13:44:09 INFO  : Device configured successfully with "/home/call_me_utka/Documents/Projects/aes-ultra96-v2-playground/LED_Blink/LED_Blink_Application/_ide/bitstream/led_blink_block_design_wrapper.bit"
13:44:09 INFO  : Context for 'APU' is selected.
13:44:09 INFO  : Hardware design and registers information is loaded from '/home/call_me_utka/Documents/Projects/aes-ultra96-v2-playground/LED_Blink/led_blink_block_design_wrapper/export/led_blink_block_design_wrapper/hw/led_blink_block_design_wrapper.xsa'.
13:44:09 INFO  : 'configparams force-mem-access 1' command is executed.
13:44:09 INFO  : Context for 'APU' is selected.
13:44:09 INFO  : Boot mode is read from the target.
13:44:09 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:44:09 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
13:44:10 INFO  : The application '/home/call_me_utka/Documents/Projects/aes-ultra96-v2-playground/LED_Blink/led_blink_block_design_wrapper/export/led_blink_block_design_wrapper/sw/led_blink_block_design_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
13:44:10 INFO  : 'set bp_44_10_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
13:44:11 INFO  : 'con -block -timeout 60' command is executed.
13:44:11 INFO  : 'bpremove $bp_44_10_fsbl_bp' command is executed.
13:44:11 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:44:11 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
13:44:11 INFO  : The application '/home/call_me_utka/Documents/Projects/aes-ultra96-v2-playground/LED_Blink/LED_Blink_Application/Debug/LED_Blink_Application.elf' is downloaded to processor 'psu_cortexa53_0'.
13:44:11 INFO  : 'configparams force-mem-access 0' command is executed.
13:44:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2022.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}
fpga -file /home/call_me_utka/Documents/Projects/aes-ultra96-v2-playground/LED_Blink/LED_Blink_Application/_ide/bitstream/led_blink_block_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/call_me_utka/Documents/Projects/aes-ultra96-v2-playground/LED_Blink/led_blink_block_design_wrapper/export/led_blink_block_design_wrapper/hw/led_blink_block_design_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/call_me_utka/Documents/Projects/aes-ultra96-v2-playground/LED_Blink/led_blink_block_design_wrapper/export/led_blink_block_design_wrapper/sw/led_blink_block_design_wrapper/boot/fsbl.elf
set bp_44_10_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_44_10_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/call_me_utka/Documents/Projects/aes-ultra96-v2-playground/LED_Blink/LED_Blink_Application/Debug/LED_Blink_Application.elf
configparams force-mem-access 0
----------------End of Script----------------

13:44:11 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:44:11 INFO  : 'con' command is executed.
13:44:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

13:44:11 INFO  : Launch script is exported to file '/home/call_me_utka/Documents/Projects/aes-ultra96-v2-playground/LED_Blink/LED_Blink_Application_system/_ide/scripts/debugger_led_blink_application-default.tcl'
13:48:47 INFO  : Result from executing command 'getProjects': led_blink_block_design_wrapper
13:48:47 INFO  : Result from executing command 'getPlatforms': led_blink_block_design_wrapper|/home/call_me_utka/Documents/Projects/aes-ultra96-v2-playground/LED_Blink/led_blink_block_design_wrapper/export/led_blink_block_design_wrapper/led_blink_block_design_wrapper.xpfm;xilinx_zcu102_base_202210_1|/tools/Xilinx/Vitis/2022.1/base_platforms/xilinx_zcu102_base_202210_1/xilinx_zcu102_base_202210_1.xpfm;xilinx_zcu102_base_dfx_202210_1|/tools/Xilinx/Vitis/2022.1/base_platforms/xilinx_zcu102_base_dfx_202210_1/xilinx_zcu102_base_dfx_202210_1.xpfm;xilinx_zcu104_base_202210_1|/tools/Xilinx/Vitis/2022.1/base_platforms/xilinx_zcu104_base_202210_1/xilinx_zcu104_base_202210_1.xpfm
13:48:50 INFO  : Checking for BSP changes to sync application flags for project 'LED_Blink_Application'...
13:48:59 INFO  : Disconnected from the channel tcfchan#13.
13:49:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:49:01 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
13:49:01 INFO  : 'jtag frequency' command is executed.
13:49:01 INFO  : Sourcing of '/tools/Xilinx/Vitis/2022.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
13:49:01 INFO  : Context for 'APU' is selected.
13:49:01 INFO  : System reset is completed.
13:49:04 INFO  : 'after 3000' command is executed.
13:49:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}' command is executed.
13:49:07 INFO  : Device configured successfully with "/home/call_me_utka/Documents/Projects/aes-ultra96-v2-playground/LED_Blink/LED_Blink_Application/_ide/bitstream/led_blink_block_design_wrapper.bit"
13:49:07 INFO  : Context for 'APU' is selected.
13:49:07 INFO  : Hardware design and registers information is loaded from '/home/call_me_utka/Documents/Projects/aes-ultra96-v2-playground/LED_Blink/led_blink_block_design_wrapper/export/led_blink_block_design_wrapper/hw/led_blink_block_design_wrapper.xsa'.
13:49:07 INFO  : 'configparams force-mem-access 1' command is executed.
13:49:07 INFO  : Context for 'APU' is selected.
13:49:07 INFO  : Boot mode is read from the target.
13:49:07 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:49:07 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
13:49:08 INFO  : The application '/home/call_me_utka/Documents/Projects/aes-ultra96-v2-playground/LED_Blink/led_blink_block_design_wrapper/export/led_blink_block_design_wrapper/sw/led_blink_block_design_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
13:49:08 INFO  : 'set bp_49_8_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
13:49:09 INFO  : 'con -block -timeout 60' command is executed.
13:49:09 INFO  : 'bpremove $bp_49_8_fsbl_bp' command is executed.
13:49:09 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:49:09 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
13:49:09 INFO  : The application '/home/call_me_utka/Documents/Projects/aes-ultra96-v2-playground/LED_Blink/LED_Blink_Application/Debug/LED_Blink_Application.elf' is downloaded to processor 'psu_cortexa53_0'.
13:49:09 INFO  : 'configparams force-mem-access 0' command is executed.
13:49:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2022.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}
fpga -file /home/call_me_utka/Documents/Projects/aes-ultra96-v2-playground/LED_Blink/LED_Blink_Application/_ide/bitstream/led_blink_block_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/call_me_utka/Documents/Projects/aes-ultra96-v2-playground/LED_Blink/led_blink_block_design_wrapper/export/led_blink_block_design_wrapper/hw/led_blink_block_design_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/call_me_utka/Documents/Projects/aes-ultra96-v2-playground/LED_Blink/led_blink_block_design_wrapper/export/led_blink_block_design_wrapper/sw/led_blink_block_design_wrapper/boot/fsbl.elf
set bp_49_8_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_49_8_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/call_me_utka/Documents/Projects/aes-ultra96-v2-playground/LED_Blink/LED_Blink_Application/Debug/LED_Blink_Application.elf
configparams force-mem-access 0
----------------End of Script----------------

13:49:09 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:49:09 INFO  : 'con' command is executed.
13:49:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

13:49:09 INFO  : Launch script is exported to file '/home/call_me_utka/Documents/Projects/aes-ultra96-v2-playground/LED_Blink/LED_Blink_Application_system/_ide/scripts/debugger_led_blink_application-default.tcl'
13:49:27 INFO  : No changes in MSS file content so sources will not be generated.
13:49:34 INFO  : No changes in MSS file content so sources will not be generated.
13:49:55 INFO  : No changes in MSS file content so sources will not be generated.
13:50:02 INFO  : No changes in MSS file content so sources will not be generated.
13:50:05 ERROR : There are no applications available for debugging in the project 'LED_Blink_Application_system'.
13:50:27 ERROR : There are no applications available for debugging in the project 'LED_Blink_Application_system'.
13:54:14 INFO  : Result from executing command 'getProjects': led_blink_block_design_wrapper
13:54:14 INFO  : Result from executing command 'getPlatforms': xilinx_zcu102_base_202210_1|/tools/Xilinx/Vitis/2022.1/base_platforms/xilinx_zcu102_base_202210_1/xilinx_zcu102_base_202210_1.xpfm;xilinx_zcu102_base_dfx_202210_1|/tools/Xilinx/Vitis/2022.1/base_platforms/xilinx_zcu102_base_dfx_202210_1/xilinx_zcu102_base_dfx_202210_1.xpfm;xilinx_zcu104_base_202210_1|/tools/Xilinx/Vitis/2022.1/base_platforms/xilinx_zcu104_base_202210_1/xilinx_zcu104_base_202210_1.xpfm
13:54:14 INFO  : Platform 'led_blink_block_design_wrapper' is added to custom repositories.
13:54:19 INFO  : Platform 'led_blink_block_design_wrapper' is added to custom repositories.
13:54:42 INFO  : Result from executing command 'getProjects': led_blink_block_design_wrapper
13:54:42 INFO  : Result from executing command 'getPlatforms': led_blink_block_design_wrapper|/home/call_me_utka/Documents/Projects/aes-ultra96-v2-playground/LED_Blink/led_blink_block_design_wrapper/export/led_blink_block_design_wrapper/led_blink_block_design_wrapper.xpfm;xilinx_zcu102_base_202210_1|/tools/Xilinx/Vitis/2022.1/base_platforms/xilinx_zcu102_base_202210_1/xilinx_zcu102_base_202210_1.xpfm;xilinx_zcu102_base_dfx_202210_1|/tools/Xilinx/Vitis/2022.1/base_platforms/xilinx_zcu102_base_dfx_202210_1/xilinx_zcu102_base_dfx_202210_1.xpfm;xilinx_zcu104_base_202210_1|/tools/Xilinx/Vitis/2022.1/base_platforms/xilinx_zcu104_base_202210_1/xilinx_zcu104_base_202210_1.xpfm
13:54:45 INFO  : Checking for BSP changes to sync application flags for project 'LED_blink_application'...
13:55:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:55:02 INFO  : Jtag cable 'Avnet USB-to-JTAG/UART Pod V1 1234-oj1A' is selected.
13:55:02 INFO  : 'jtag frequency' command is executed.
13:55:02 INFO  : Sourcing of '/tools/Xilinx/Vitis/2022.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
13:55:02 INFO  : Context for 'APU' is selected.
13:55:02 INFO  : System reset is completed.
13:55:05 INFO  : 'after 3000' command is executed.
13:55:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}' command is executed.
13:55:09 INFO  : Device configured successfully with "/home/call_me_utka/Documents/Projects/aes-ultra96-v2-playground/LED_Blink/LED_blink_application/_ide/bitstream/led_blink_block_design_wrapper.bit"
13:55:14 INFO  : No changes in MSS file content so sources will not be generated.
13:55:14 INFO  : Context for 'APU' is selected.
13:55:14 INFO  : Hardware design and registers information is loaded from '/home/call_me_utka/Documents/Projects/aes-ultra96-v2-playground/LED_Blink/led_blink_block_design_wrapper/export/led_blink_block_design_wrapper/hw/led_blink_block_design_wrapper.xsa'.
13:55:14 INFO  : 'configparams force-mem-access 1' command is executed.
13:55:14 INFO  : Context for 'APU' is selected.
13:55:14 INFO  : Boot mode is read from the target.
13:55:14 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:55:14 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
13:55:14 INFO  : The application '/home/call_me_utka/Documents/Projects/aes-ultra96-v2-playground/LED_Blink/led_blink_block_design_wrapper/export/led_blink_block_design_wrapper/sw/led_blink_block_design_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
13:55:14 INFO  : 'set bp_55_14_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
13:55:15 INFO  : 'con -block -timeout 60' command is executed.
13:55:15 INFO  : 'bpremove $bp_55_14_fsbl_bp' command is executed.
13:55:15 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:55:15 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
13:55:16 INFO  : The application '/home/call_me_utka/Documents/Projects/aes-ultra96-v2-playground/LED_Blink/LED_blink_application/Debug/LED_blink_application.elf' is downloaded to processor 'psu_cortexa53_0'.
13:55:16 INFO  : 'configparams force-mem-access 0' command is executed.
13:55:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /tools/Xilinx/Vitis/2022.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Avnet USB-to-JTAG/UART Pod V1 1234-oj1A" && level==0 && jtag_device_ctx=="jsn-USB-to-JTAG/UART Pod V1-1234-oj1A-14710093-0"}
fpga -file /home/call_me_utka/Documents/Projects/aes-ultra96-v2-playground/LED_Blink/LED_blink_application/_ide/bitstream/led_blink_block_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/call_me_utka/Documents/Projects/aes-ultra96-v2-playground/LED_Blink/led_blink_block_design_wrapper/export/led_blink_block_design_wrapper/hw/led_blink_block_design_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/call_me_utka/Documents/Projects/aes-ultra96-v2-playground/LED_Blink/led_blink_block_design_wrapper/export/led_blink_block_design_wrapper/sw/led_blink_block_design_wrapper/boot/fsbl.elf
set bp_55_14_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_55_14_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow /home/call_me_utka/Documents/Projects/aes-ultra96-v2-playground/LED_Blink/LED_blink_application/Debug/LED_blink_application.elf
configparams force-mem-access 0
----------------End of Script----------------

13:55:16 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:55:16 INFO  : 'con' command is executed.
13:55:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

13:55:16 INFO  : Launch script is exported to file '/home/call_me_utka/Documents/Projects/aes-ultra96-v2-playground/LED_Blink/LED_blink_application_system/_ide/scripts/systemdebugger_led_blink_application_system_standalone.tcl'
