<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.5"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: lib/Target/AArch64/AArch64ISelLowering.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/x-mathjax-config">
MathJax.Hub.Config({
  extensions: ["tex2jax.js"],
  jax: ["input/TeX","output/HTML-CSS"],
});
</script>
<script type="text/javascript" async="async" src="http://cdn.mathjax.org/mathjax/latest/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">LLVM<span id="projectnumber">&#160;9.0.1</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.5 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',false,false,'search.php','Search');
});
/* @license-end */
</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_97aefd0d527b934f1d99a682da8fe6a9.html">lib</a></li><li class="navelem"><a class="el" href="dir_794e483eb1cc7921d35fd149d9cc325b.html">Target</a></li><li class="navelem"><a class="el" href="dir_b69b85499a0be7bec9dbd65569a12909.html">AArch64</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle"><div class="title">AArch64ISelLowering.h</div></div>
</div><!--header-->
<div class="contents">
<a href="AArch64ISelLowering_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a id="l00001" name="l00001"></a><span class="lineno">    1</span><span class="comment">//==-- AArch64ISelLowering.h - AArch64 DAG Lowering Interface ----*- C++ -*-==//</span></div>
<div class="line"><a id="l00002" name="l00002"></a><span class="lineno">    2</span><span class="comment">//</span></div>
<div class="line"><a id="l00003" name="l00003"></a><span class="lineno">    3</span><span class="comment">// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</span></div>
<div class="line"><a id="l00004" name="l00004"></a><span class="lineno">    4</span><span class="comment">// See https://llvm.org/LICENSE.txt for license information.</span></div>
<div class="line"><a id="l00005" name="l00005"></a><span class="lineno">    5</span><span class="comment">// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</span></div>
<div class="line"><a id="l00006" name="l00006"></a><span class="lineno">    6</span><span class="comment">//</span></div>
<div class="line"><a id="l00007" name="l00007"></a><span class="lineno">    7</span><span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a id="l00008" name="l00008"></a><span class="lineno">    8</span><span class="comment">//</span></div>
<div class="line"><a id="l00009" name="l00009"></a><span class="lineno">    9</span><span class="comment">// This file defines the interfaces that AArch64 uses to lower LLVM code into a</span></div>
<div class="line"><a id="l00010" name="l00010"></a><span class="lineno">   10</span><span class="comment">// selection DAG.</span></div>
<div class="line"><a id="l00011" name="l00011"></a><span class="lineno">   11</span><span class="comment">//</span></div>
<div class="line"><a id="l00012" name="l00012"></a><span class="lineno">   12</span><span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a id="l00013" name="l00013"></a><span class="lineno">   13</span> </div>
<div class="line"><a id="l00014" name="l00014"></a><span class="lineno">   14</span><span class="preprocessor">#ifndef LLVM_LIB_TARGET_AARCH64_AARCH64ISELLOWERING_H</span></div>
<div class="line"><a id="l00015" name="l00015"></a><span class="lineno">   15</span><span class="preprocessor">#define LLVM_LIB_TARGET_AARCH64_AARCH64ISELLOWERING_H</span></div>
<div class="line"><a id="l00016" name="l00016"></a><span class="lineno">   16</span> </div>
<div class="line"><a id="l00017" name="l00017"></a><span class="lineno">   17</span><span class="preprocessor">#include &quot;<a class="code" href="AArch64_8h.html">AArch64.h</a>&quot;</span></div>
<div class="line"><a id="l00018" name="l00018"></a><span class="lineno">   18</span><span class="preprocessor">#include &quot;<a class="code" href="CallingConvLower_8h.html">llvm/CodeGen/CallingConvLower.h</a>&quot;</span></div>
<div class="line"><a id="l00019" name="l00019"></a><span class="lineno">   19</span><span class="preprocessor">#include &quot;<a class="code" href="SelectionDAG_8h.html">llvm/CodeGen/SelectionDAG.h</a>&quot;</span></div>
<div class="line"><a id="l00020" name="l00020"></a><span class="lineno">   20</span><span class="preprocessor">#include &quot;<a class="code" href="TargetLowering_8h.html">llvm/CodeGen/TargetLowering.h</a>&quot;</span></div>
<div class="line"><a id="l00021" name="l00021"></a><span class="lineno">   21</span><span class="preprocessor">#include &quot;<a class="code" href="CallingConv_8h.html">llvm/IR/CallingConv.h</a>&quot;</span></div>
<div class="line"><a id="l00022" name="l00022"></a><span class="lineno">   22</span><span class="preprocessor">#include &quot;<a class="code" href="IR_2Instruction_8h.html">llvm/IR/Instruction.h</a>&quot;</span></div>
<div class="line"><a id="l00023" name="l00023"></a><span class="lineno">   23</span> </div>
<div class="line"><a id="l00024" name="l00024"></a><span class="lineno">   24</span><span class="keyword">namespace </span><a class="code hl_namespace" href="namespacellvm.html">llvm</a> {</div>
<div class="line"><a id="l00025" name="l00025"></a><span class="lineno">   25</span> </div>
<div class="line"><a id="l00026" name="l00026"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html">   26</a></span><span class="keyword">namespace </span>AArch64ISD {</div>
<div class="line"><a id="l00027" name="l00027"></a><span class="lineno">   27</span> </div>
<div class="line"><a id="l00028" name="l00028"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19">   28</a></span><span class="keyword">enum</span> <a class="code hl_enumeration" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19">NodeType</a> : <span class="keywordtype">unsigned</span> {</div>
<div class="line"><a id="l00029" name="l00029"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a4e6bee589f2340d206010f5ac573708b">   29</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a4e6bee589f2340d206010f5ac573708b">FIRST_NUMBER</a> = <a class="code hl_enumvalue" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a477ef80c70c7359199eace0e5d3133b1">ISD::BUILTIN_OP_END</a>,</div>
<div class="line"><a id="l00030" name="l00030"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a2bac403076acbbf971d9213895e49c4f">   30</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a2bac403076acbbf971d9213895e49c4f">WrapperLarge</a>, <span class="comment">// 4-instruction MOVZ/MOVK sequence for 64-bit addresses.</span></div>
<div class="line"><a id="l00031" name="l00031"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a1506f6dab9103c66c2463fdded31a599">   31</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a1506f6dab9103c66c2463fdded31a599">CALL</a>,         <span class="comment">// Function call.</span></div>
<div class="line"><a id="l00032" name="l00032"></a><span class="lineno">   32</span> </div>
<div class="line"><a id="l00033" name="l00033"></a><span class="lineno">   33</span>  <span class="comment">// Produces the full sequence of instructions for getting the thread pointer</span></div>
<div class="line"><a id="l00034" name="l00034"></a><span class="lineno">   34</span>  <span class="comment">// offset of a variable into X0, using the TLSDesc model.</span></div>
<div class="line"><a id="l00035" name="l00035"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a7053d31b0e2ad10afa17f7cf4332b40b">   35</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a7053d31b0e2ad10afa17f7cf4332b40b">TLSDESC_CALLSEQ</a>,</div>
<div class="line"><a id="l00036" name="l00036"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19aa2e9d9d7c30818fd5ba551f8d3f0af34">   36</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19aa2e9d9d7c30818fd5ba551f8d3f0af34">ADRP</a>,     <span class="comment">// Page address of a TargetGlobalAddress operand.</span></div>
<div class="line"><a id="l00037" name="l00037"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a8ee06ddad96ab8a83a8513e4b5b49717">   37</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a8ee06ddad96ab8a83a8513e4b5b49717">ADR</a>,      <span class="comment">// ADR</span></div>
<div class="line"><a id="l00038" name="l00038"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a64a83c4bc05c2caeca43015fda341f45">   38</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a64a83c4bc05c2caeca43015fda341f45">ADDlow</a>,   <span class="comment">// Add the low 12 bits of a TargetGlobalAddress operand.</span></div>
<div class="line"><a id="l00039" name="l00039"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19adfb5f0cc680a060e5ca88e6e923d7183">   39</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19adfb5f0cc680a060e5ca88e6e923d7183">LOADgot</a>,  <span class="comment">// Load from automatically generated descriptor (e.g. Global</span></div>
<div class="line"><a id="l00040" name="l00040"></a><span class="lineno">   40</span>            <span class="comment">// Offset Table, TLS record).</span></div>
<div class="line"><a id="l00041" name="l00041"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a8545d1e72a2a8d4e27335a18ef098589">   41</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a8545d1e72a2a8d4e27335a18ef098589">RET_FLAG</a>, <span class="comment">// Return with a flag operand. Operand 0 is the chain operand.</span></div>
<div class="line"><a id="l00042" name="l00042"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a1dd8fc0bc13596b74da85b07a1ee5dd2">   42</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a1dd8fc0bc13596b74da85b07a1ee5dd2">BRCOND</a>,   <span class="comment">// Conditional branch instruction; &quot;b.cond&quot;.</span></div>
<div class="line"><a id="l00043" name="l00043"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19aeaea22b21177ff390559a1314dbf6947">   43</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19aeaea22b21177ff390559a1314dbf6947">CSEL</a>,</div>
<div class="line"><a id="l00044" name="l00044"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19af146cbc56dd5ec2153e08db2e7e4af7d">   44</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19af146cbc56dd5ec2153e08db2e7e4af7d">FCSEL</a>, <span class="comment">// Conditional move instruction.</span></div>
<div class="line"><a id="l00045" name="l00045"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a87407f364bf7154debfe6a3008760e8c">   45</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a87407f364bf7154debfe6a3008760e8c">CSINV</a>, <span class="comment">// Conditional select invert.</span></div>
<div class="line"><a id="l00046" name="l00046"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a7749b66ee4fb30ffb40a30f5ef67b46f">   46</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a7749b66ee4fb30ffb40a30f5ef67b46f">CSNEG</a>, <span class="comment">// Conditional select negate.</span></div>
<div class="line"><a id="l00047" name="l00047"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a4a963d58bfd84cd339df4a7c57f8764e">   47</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a4a963d58bfd84cd339df4a7c57f8764e">CSINC</a>, <span class="comment">// Conditional select increment.</span></div>
<div class="line"><a id="l00048" name="l00048"></a><span class="lineno">   48</span> </div>
<div class="line"><a id="l00049" name="l00049"></a><span class="lineno">   49</span>  <span class="comment">// Pointer to the thread&#39;s local storage area. Materialised from TPIDR_EL0 on</span></div>
<div class="line"><a id="l00050" name="l00050"></a><span class="lineno">   50</span>  <span class="comment">// ELF.</span></div>
<div class="line"><a id="l00051" name="l00051"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19ad25be6e24e6b7104abbf0660c96589e8">   51</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19ad25be6e24e6b7104abbf0660c96589e8">THREAD_POINTER</a>,</div>
<div class="line"><a id="l00052" name="l00052"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a570a73eb4f12ab7c7db1e81f280b363c">   52</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a570a73eb4f12ab7c7db1e81f280b363c">ADC</a>,</div>
<div class="line"><a id="l00053" name="l00053"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a3e0f0bc95b04d7de664c53bb98ec888b">   53</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a3e0f0bc95b04d7de664c53bb98ec888b">SBC</a>, <span class="comment">// adc, sbc instructions</span></div>
<div class="line"><a id="l00054" name="l00054"></a><span class="lineno">   54</span> </div>
<div class="line"><a id="l00055" name="l00055"></a><span class="lineno">   55</span>  <span class="comment">// Arithmetic instructions which write flags.</span></div>
<div class="line"><a id="l00056" name="l00056"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a61ede97ea8fc84f9f11d6478d5d214a6">   56</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a61ede97ea8fc84f9f11d6478d5d214a6">ADDS</a>,</div>
<div class="line"><a id="l00057" name="l00057"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19acdc788ad7d0ba7ecc3806c90b39b46ff">   57</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19acdc788ad7d0ba7ecc3806c90b39b46ff">SUBS</a>,</div>
<div class="line"><a id="l00058" name="l00058"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19ab98a7740ca34fec72ed6e3b38760b2b1">   58</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19ab98a7740ca34fec72ed6e3b38760b2b1">ADCS</a>,</div>
<div class="line"><a id="l00059" name="l00059"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a3ce7d4f224730b380e96d3e674ef269c">   59</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a3ce7d4f224730b380e96d3e674ef269c">SBCS</a>,</div>
<div class="line"><a id="l00060" name="l00060"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19af36f36b0406330ead921ee1fb07de2cd">   60</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19af36f36b0406330ead921ee1fb07de2cd">ANDS</a>,</div>
<div class="line"><a id="l00061" name="l00061"></a><span class="lineno">   61</span> </div>
<div class="line"><a id="l00062" name="l00062"></a><span class="lineno">   62</span>  <span class="comment">// Conditional compares. Operands: left,right,falsecc,cc,flags</span></div>
<div class="line"><a id="l00063" name="l00063"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a82c3a82c9284fc5edff2a96dec362f57">   63</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a82c3a82c9284fc5edff2a96dec362f57">CCMP</a>,</div>
<div class="line"><a id="l00064" name="l00064"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a8deb26c97d84f931bdfb22aee53cebbc">   64</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a8deb26c97d84f931bdfb22aee53cebbc">CCMN</a>,</div>
<div class="line"><a id="l00065" name="l00065"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19af6319439dbf716e743039fae1f75a4fc">   65</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19af6319439dbf716e743039fae1f75a4fc">FCCMP</a>,</div>
<div class="line"><a id="l00066" name="l00066"></a><span class="lineno">   66</span> </div>
<div class="line"><a id="l00067" name="l00067"></a><span class="lineno">   67</span>  <span class="comment">// Floating point comparison</span></div>
<div class="line"><a id="l00068" name="l00068"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19adee98654dac93ffd21f1b9a129ec40e2">   68</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19adee98654dac93ffd21f1b9a129ec40e2">FCMP</a>,</div>
<div class="line"><a id="l00069" name="l00069"></a><span class="lineno">   69</span> </div>
<div class="line"><a id="l00070" name="l00070"></a><span class="lineno">   70</span>  <span class="comment">// Scalar extract</span></div>
<div class="line"><a id="l00071" name="l00071"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19af6c22e0a2aa27c8e7934f6c5d519c832">   71</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19af6c22e0a2aa27c8e7934f6c5d519c832">EXTR</a>,</div>
<div class="line"><a id="l00072" name="l00072"></a><span class="lineno">   72</span> </div>
<div class="line"><a id="l00073" name="l00073"></a><span class="lineno">   73</span>  <span class="comment">// Scalar-to-vector duplication</span></div>
<div class="line"><a id="l00074" name="l00074"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a9e0955df410f281dcdb5272e0ab9ce3d">   74</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a9e0955df410f281dcdb5272e0ab9ce3d">DUP</a>,</div>
<div class="line"><a id="l00075" name="l00075"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a9e5cc09bf44571679cb7abc733bca21b">   75</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a9e5cc09bf44571679cb7abc733bca21b">DUPLANE8</a>,</div>
<div class="line"><a id="l00076" name="l00076"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a63256211d7e9fcab596baa05d672db8d">   76</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a63256211d7e9fcab596baa05d672db8d">DUPLANE16</a>,</div>
<div class="line"><a id="l00077" name="l00077"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a5d3f342d733ac020d495e08094c201bb">   77</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a5d3f342d733ac020d495e08094c201bb">DUPLANE32</a>,</div>
<div class="line"><a id="l00078" name="l00078"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a626e899c69c3bfdbdbb094dd1c43bcc5">   78</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a626e899c69c3bfdbdbb094dd1c43bcc5">DUPLANE64</a>,</div>
<div class="line"><a id="l00079" name="l00079"></a><span class="lineno">   79</span> </div>
<div class="line"><a id="l00080" name="l00080"></a><span class="lineno">   80</span>  <span class="comment">// Vector immedate moves</span></div>
<div class="line"><a id="l00081" name="l00081"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a91a9a99c6c9977fcb422a33cedb64baa">   81</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a91a9a99c6c9977fcb422a33cedb64baa">MOVI</a>,</div>
<div class="line"><a id="l00082" name="l00082"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a7eec025fe97bc08e06bd04b45390cbbc">   82</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a7eec025fe97bc08e06bd04b45390cbbc">MOVIshift</a>,</div>
<div class="line"><a id="l00083" name="l00083"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a56f30b92d605204b6d1e8f6736f5b45c">   83</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a56f30b92d605204b6d1e8f6736f5b45c">MOVIedit</a>,</div>
<div class="line"><a id="l00084" name="l00084"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a4298c4f3218b85d0754a31c3bc49dd38">   84</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a4298c4f3218b85d0754a31c3bc49dd38">MOVImsl</a>,</div>
<div class="line"><a id="l00085" name="l00085"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a02e94d994c40b37bc4cf95827982393d">   85</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a02e94d994c40b37bc4cf95827982393d">FMOV</a>,</div>
<div class="line"><a id="l00086" name="l00086"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19aa4493521473b54b2568fb53290007104">   86</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19aa4493521473b54b2568fb53290007104">MVNIshift</a>,</div>
<div class="line"><a id="l00087" name="l00087"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19afb280860060c7afbb8c931e5ab7fade9">   87</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19afb280860060c7afbb8c931e5ab7fade9">MVNImsl</a>,</div>
<div class="line"><a id="l00088" name="l00088"></a><span class="lineno">   88</span> </div>
<div class="line"><a id="l00089" name="l00089"></a><span class="lineno">   89</span>  <span class="comment">// Vector immediate ops</span></div>
<div class="line"><a id="l00090" name="l00090"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19ad6ab97e04848339b891365ffbcc1a0fc">   90</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19ad6ab97e04848339b891365ffbcc1a0fc">BICi</a>,</div>
<div class="line"><a id="l00091" name="l00091"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a6390897d4e079aa4d38ce5a5fd206b2b">   91</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a6390897d4e079aa4d38ce5a5fd206b2b">ORRi</a>,</div>
<div class="line"><a id="l00092" name="l00092"></a><span class="lineno">   92</span> </div>
<div class="line"><a id="l00093" name="l00093"></a><span class="lineno">   93</span>  <span class="comment">// Vector bit select: similar to ISD::VSELECT but not all bits within an</span></div>
<div class="line"><a id="l00094" name="l00094"></a><span class="lineno">   94</span>  <span class="comment">// element must be identical.</span></div>
<div class="line"><a id="l00095" name="l00095"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19ad57aa6b8d10579a678dc2320ff7001da">   95</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19ad57aa6b8d10579a678dc2320ff7001da">BSL</a>,</div>
<div class="line"><a id="l00096" name="l00096"></a><span class="lineno">   96</span> </div>
<div class="line"><a id="l00097" name="l00097"></a><span class="lineno">   97</span>  <span class="comment">// Vector arithmetic negation</span></div>
<div class="line"><a id="l00098" name="l00098"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19ad63360064b079f9075dc2fd532a101bd">   98</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19ad63360064b079f9075dc2fd532a101bd">NEG</a>,</div>
<div class="line"><a id="l00099" name="l00099"></a><span class="lineno">   99</span> </div>
<div class="line"><a id="l00100" name="l00100"></a><span class="lineno">  100</span>  <span class="comment">// Vector shuffles</span></div>
<div class="line"><a id="l00101" name="l00101"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a574234144ef4f4e0115d0ef71a4efd80">  101</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a574234144ef4f4e0115d0ef71a4efd80">ZIP1</a>,</div>
<div class="line"><a id="l00102" name="l00102"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a58511b67177595581d8f94facb3565fe">  102</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a58511b67177595581d8f94facb3565fe">ZIP2</a>,</div>
<div class="line"><a id="l00103" name="l00103"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a4db23bc2ed0cc6a04a5c5d11bb45235f">  103</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a4db23bc2ed0cc6a04a5c5d11bb45235f">UZP1</a>,</div>
<div class="line"><a id="l00104" name="l00104"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a8aec775bf28196c442cf229cd43db2e3">  104</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a8aec775bf28196c442cf229cd43db2e3">UZP2</a>,</div>
<div class="line"><a id="l00105" name="l00105"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a0ad2c68321ce87aa1ddfecd5db5620a8">  105</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a0ad2c68321ce87aa1ddfecd5db5620a8">TRN1</a>,</div>
<div class="line"><a id="l00106" name="l00106"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a568bdb1eb9c9d07c9baa011b76a97b06">  106</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a568bdb1eb9c9d07c9baa011b76a97b06">TRN2</a>,</div>
<div class="line"><a id="l00107" name="l00107"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19afae32e400e4bc01cc4673f48e856472d">  107</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19afae32e400e4bc01cc4673f48e856472d">REV16</a>,</div>
<div class="line"><a id="l00108" name="l00108"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a44e0c654278b7245da534b69f2a290a3">  108</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a44e0c654278b7245da534b69f2a290a3">REV32</a>,</div>
<div class="line"><a id="l00109" name="l00109"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a227cc47204e0e6af51133e52dbda3cad">  109</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a227cc47204e0e6af51133e52dbda3cad">REV64</a>,</div>
<div class="line"><a id="l00110" name="l00110"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a489b5bf6d9df2ae4dac6fce059b91bda">  110</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a489b5bf6d9df2ae4dac6fce059b91bda">EXT</a>,</div>
<div class="line"><a id="l00111" name="l00111"></a><span class="lineno">  111</span> </div>
<div class="line"><a id="l00112" name="l00112"></a><span class="lineno">  112</span>  <span class="comment">// Vector shift by scalar</span></div>
<div class="line"><a id="l00113" name="l00113"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19afb30ccc51f3686858a621b86f7171087">  113</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19afb30ccc51f3686858a621b86f7171087">VSHL</a>,</div>
<div class="line"><a id="l00114" name="l00114"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a4318caf60a3c8fb3a95e336e55457763">  114</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a4318caf60a3c8fb3a95e336e55457763">VLSHR</a>,</div>
<div class="line"><a id="l00115" name="l00115"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a794f9f6bbb4013df844fce71137cb255">  115</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a794f9f6bbb4013df844fce71137cb255">VASHR</a>,</div>
<div class="line"><a id="l00116" name="l00116"></a><span class="lineno">  116</span> </div>
<div class="line"><a id="l00117" name="l00117"></a><span class="lineno">  117</span>  <span class="comment">// Vector shift by scalar (again)</span></div>
<div class="line"><a id="l00118" name="l00118"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a73276e2beba77ee68e34de9f315b1dbb">  118</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a73276e2beba77ee68e34de9f315b1dbb">SQSHL_I</a>,</div>
<div class="line"><a id="l00119" name="l00119"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a1deab4f18a0ec0ad579affbd7e5014dc">  119</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a1deab4f18a0ec0ad579affbd7e5014dc">UQSHL_I</a>,</div>
<div class="line"><a id="l00120" name="l00120"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a60ba9419992364c7fa566dbe626f91b0">  120</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a60ba9419992364c7fa566dbe626f91b0">SQSHLU_I</a>,</div>
<div class="line"><a id="l00121" name="l00121"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a22c1b5a92aba9ebf969a2f0235b9094c">  121</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a22c1b5a92aba9ebf969a2f0235b9094c">SRSHR_I</a>,</div>
<div class="line"><a id="l00122" name="l00122"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19abcf28dc2b8c571927124b7d94e5d0003">  122</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19abcf28dc2b8c571927124b7d94e5d0003">URSHR_I</a>,</div>
<div class="line"><a id="l00123" name="l00123"></a><span class="lineno">  123</span> </div>
<div class="line"><a id="l00124" name="l00124"></a><span class="lineno">  124</span>  <span class="comment">// Vector comparisons</span></div>
<div class="line"><a id="l00125" name="l00125"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a4dfc32c20ebb97a98e406c25891d43c9">  125</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a4dfc32c20ebb97a98e406c25891d43c9">CMEQ</a>,</div>
<div class="line"><a id="l00126" name="l00126"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19ac14d53a0ab8efc58263ff49cdc148af4">  126</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19ac14d53a0ab8efc58263ff49cdc148af4">CMGE</a>,</div>
<div class="line"><a id="l00127" name="l00127"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a28bb858be63e74941b0dcd6754d4c1f8">  127</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a28bb858be63e74941b0dcd6754d4c1f8">CMGT</a>,</div>
<div class="line"><a id="l00128" name="l00128"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a28b81ba2a9cf5507fa21cf8341e1464f">  128</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a28b81ba2a9cf5507fa21cf8341e1464f">CMHI</a>,</div>
<div class="line"><a id="l00129" name="l00129"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a3a4c664b8c91eb49caa763b8b1076171">  129</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a3a4c664b8c91eb49caa763b8b1076171">CMHS</a>,</div>
<div class="line"><a id="l00130" name="l00130"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19ae57993c65e826491faff8e9f23ae2b94">  130</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19ae57993c65e826491faff8e9f23ae2b94">FCMEQ</a>,</div>
<div class="line"><a id="l00131" name="l00131"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a49584572cc555ded4c292404822bff1c">  131</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a49584572cc555ded4c292404822bff1c">FCMGE</a>,</div>
<div class="line"><a id="l00132" name="l00132"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a967eebc9c3cd77d0eddf5a53bda3e9ac">  132</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a967eebc9c3cd77d0eddf5a53bda3e9ac">FCMGT</a>,</div>
<div class="line"><a id="l00133" name="l00133"></a><span class="lineno">  133</span> </div>
<div class="line"><a id="l00134" name="l00134"></a><span class="lineno">  134</span>  <span class="comment">// Vector zero comparisons</span></div>
<div class="line"><a id="l00135" name="l00135"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a253c60efdc75571e3bc8a58dd59becaf">  135</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a253c60efdc75571e3bc8a58dd59becaf">CMEQz</a>,</div>
<div class="line"><a id="l00136" name="l00136"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19adbfcc48de5a86d26dad681e5ab4ae73b">  136</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19adbfcc48de5a86d26dad681e5ab4ae73b">CMGEz</a>,</div>
<div class="line"><a id="l00137" name="l00137"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19ae0425e98d56c0083b583f1c5c714efd9">  137</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19ae0425e98d56c0083b583f1c5c714efd9">CMGTz</a>,</div>
<div class="line"><a id="l00138" name="l00138"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19af534c8b3b04bafe5c651e83dd0e83ef6">  138</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19af534c8b3b04bafe5c651e83dd0e83ef6">CMLEz</a>,</div>
<div class="line"><a id="l00139" name="l00139"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a655dffaac8a992d3a612963917df3a63">  139</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a655dffaac8a992d3a612963917df3a63">CMLTz</a>,</div>
<div class="line"><a id="l00140" name="l00140"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a6ffcbbcb6e2951b44a89f04a89507a0c">  140</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a6ffcbbcb6e2951b44a89f04a89507a0c">FCMEQz</a>,</div>
<div class="line"><a id="l00141" name="l00141"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a7c644e021148062cb8186d06335d6c5b">  141</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a7c644e021148062cb8186d06335d6c5b">FCMGEz</a>,</div>
<div class="line"><a id="l00142" name="l00142"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19ac7807ff6ae2440eb553822033f355ceb">  142</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19ac7807ff6ae2440eb553822033f355ceb">FCMGTz</a>,</div>
<div class="line"><a id="l00143" name="l00143"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19ae8eea7e42467af1888111d30aa1ffc9a">  143</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19ae8eea7e42467af1888111d30aa1ffc9a">FCMLEz</a>,</div>
<div class="line"><a id="l00144" name="l00144"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19ac4260922a57a444b076d7680cdfaed32">  144</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19ac4260922a57a444b076d7680cdfaed32">FCMLTz</a>,</div>
<div class="line"><a id="l00145" name="l00145"></a><span class="lineno">  145</span> </div>
<div class="line"><a id="l00146" name="l00146"></a><span class="lineno">  146</span>  <span class="comment">// Vector across-lanes addition</span></div>
<div class="line"><a id="l00147" name="l00147"></a><span class="lineno">  147</span>  <span class="comment">// Only the lower result lane is defined.</span></div>
<div class="line"><a id="l00148" name="l00148"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a3390d467679dbd70e70dab4d9b89fdd7">  148</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a3390d467679dbd70e70dab4d9b89fdd7">SADDV</a>,</div>
<div class="line"><a id="l00149" name="l00149"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a433c4e85025f39985b0e259cbf6f95ed">  149</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a433c4e85025f39985b0e259cbf6f95ed">UADDV</a>,</div>
<div class="line"><a id="l00150" name="l00150"></a><span class="lineno">  150</span> </div>
<div class="line"><a id="l00151" name="l00151"></a><span class="lineno">  151</span>  <span class="comment">// Vector across-lanes min/max</span></div>
<div class="line"><a id="l00152" name="l00152"></a><span class="lineno">  152</span>  <span class="comment">// Only the lower result lane is defined.</span></div>
<div class="line"><a id="l00153" name="l00153"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a4e18ab55d69c25d612218c79b2085610">  153</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a4e18ab55d69c25d612218c79b2085610">SMINV</a>,</div>
<div class="line"><a id="l00154" name="l00154"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a232dbb219a38c392daad50613ed1958e">  154</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a232dbb219a38c392daad50613ed1958e">UMINV</a>,</div>
<div class="line"><a id="l00155" name="l00155"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19acf7722d737cd958a55d56d66b37b1d0a">  155</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19acf7722d737cd958a55d56d66b37b1d0a">SMAXV</a>,</div>
<div class="line"><a id="l00156" name="l00156"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a1267fa1fba459cdc29d3291f477f2050">  156</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a1267fa1fba459cdc29d3291f477f2050">UMAXV</a>,</div>
<div class="line"><a id="l00157" name="l00157"></a><span class="lineno">  157</span> </div>
<div class="line"><a id="l00158" name="l00158"></a><span class="lineno">  158</span>  <span class="comment">// Vector bitwise negation</span></div>
<div class="line"><a id="l00159" name="l00159"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a59bae44c1b0024fdfcc5e2803966ab5e">  159</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a59bae44c1b0024fdfcc5e2803966ab5e">NOT</a>,</div>
<div class="line"><a id="l00160" name="l00160"></a><span class="lineno">  160</span> </div>
<div class="line"><a id="l00161" name="l00161"></a><span class="lineno">  161</span>  <span class="comment">// Vector bitwise selection</span></div>
<div class="line"><a id="l00162" name="l00162"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19abb58d2b22e1e4205262ef9b7a6a08e61">  162</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19abb58d2b22e1e4205262ef9b7a6a08e61">BIT</a>,</div>
<div class="line"><a id="l00163" name="l00163"></a><span class="lineno">  163</span> </div>
<div class="line"><a id="l00164" name="l00164"></a><span class="lineno">  164</span>  <span class="comment">// Compare-and-branch</span></div>
<div class="line"><a id="l00165" name="l00165"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19ac723fb32863b8b811d1f5e20a9d29b83">  165</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19ac723fb32863b8b811d1f5e20a9d29b83">CBZ</a>,</div>
<div class="line"><a id="l00166" name="l00166"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a1ace695a3a0de6c36056b46791fdbd53">  166</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a1ace695a3a0de6c36056b46791fdbd53">CBNZ</a>,</div>
<div class="line"><a id="l00167" name="l00167"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19aa7d178f513996b738fea26d693c54e9a">  167</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19aa7d178f513996b738fea26d693c54e9a">TBZ</a>,</div>
<div class="line"><a id="l00168" name="l00168"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a31e3eddf628ce0ce1ab1624e731ee92b">  168</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a31e3eddf628ce0ce1ab1624e731ee92b">TBNZ</a>,</div>
<div class="line"><a id="l00169" name="l00169"></a><span class="lineno">  169</span> </div>
<div class="line"><a id="l00170" name="l00170"></a><span class="lineno">  170</span>  <span class="comment">// Tail calls</span></div>
<div class="line"><a id="l00171" name="l00171"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a0c096147ce35f351a1d0876af1c61501">  171</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a0c096147ce35f351a1d0876af1c61501">TC_RETURN</a>,</div>
<div class="line"><a id="l00172" name="l00172"></a><span class="lineno">  172</span> </div>
<div class="line"><a id="l00173" name="l00173"></a><span class="lineno">  173</span>  <span class="comment">// Custom prefetch handling</span></div>
<div class="line"><a id="l00174" name="l00174"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a710b6a09ffa3675a809f5560d18eb69b">  174</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a710b6a09ffa3675a809f5560d18eb69b">PREFETCH</a>,</div>
<div class="line"><a id="l00175" name="l00175"></a><span class="lineno">  175</span> </div>
<div class="line"><a id="l00176" name="l00176"></a><span class="lineno">  176</span>  <span class="comment">// {s|u}int to FP within a FP register.</span></div>
<div class="line"><a id="l00177" name="l00177"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a6a32a9de2d68106613af27a4b5287b08">  177</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a6a32a9de2d68106613af27a4b5287b08">SITOF</a>,</div>
<div class="line"><a id="l00178" name="l00178"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a107e9a4d70948139aa83c61738c101c3">  178</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a107e9a4d70948139aa83c61738c101c3">UITOF</a>,</div>
<div class="line"><a id="l00179" name="l00179"></a><span class="lineno">  179</span><span class="comment"></span> </div>
<div class="line"><a id="l00180" name="l00180"></a><span class="lineno">  180</span><span class="comment">  /// Natural vector cast. ISD::BITCAST is not natural in the big-endian</span></div>
<div class="line"><a id="l00181" name="l00181"></a><span class="lineno">  181</span><span class="comment">  /// world w.r.t vectors; which causes additional REV instructions to be</span></div>
<div class="line"><a id="l00182" name="l00182"></a><span class="lineno">  182</span><span class="comment">  /// generated to compensate for the byte-swapping. But sometimes we do</span></div>
<div class="line"><a id="l00183" name="l00183"></a><span class="lineno">  183</span><span class="comment">  /// need to re-interpret the data in SIMD vector registers in big-endian</span></div>
<div class="line"><a id="l00184" name="l00184"></a><span class="lineno">  184</span><span class="comment">  /// mode without emitting such REV instructions.</span></div>
<div class="line"><a id="l00185" name="l00185"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a79512f79cb3d87ff14fd966207218ca5">  185</a></span><span class="comment"></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a79512f79cb3d87ff14fd966207218ca5">NVCAST</a>,</div>
<div class="line"><a id="l00186" name="l00186"></a><span class="lineno">  186</span> </div>
<div class="line"><a id="l00187" name="l00187"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a088ad415e58a6fbb41ded8063e26bca6">  187</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a088ad415e58a6fbb41ded8063e26bca6">SMULL</a>,</div>
<div class="line"><a id="l00188" name="l00188"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19ae9765ad45095f8a38ed3c365c8b8039a">  188</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19ae9765ad45095f8a38ed3c365c8b8039a">UMULL</a>,</div>
<div class="line"><a id="l00189" name="l00189"></a><span class="lineno">  189</span> </div>
<div class="line"><a id="l00190" name="l00190"></a><span class="lineno">  190</span>  <span class="comment">// Reciprocal estimates and steps.</span></div>
<div class="line"><a id="l00191" name="l00191"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a1e640c0d1dfbd984946b94c00bb08e42">  191</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a1e640c0d1dfbd984946b94c00bb08e42">FRECPE</a>, <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a584f88016830e5aed58404ed12f9b3e1">FRECPS</a>,</div>
<div class="line"><a id="l00192" name="l00192"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a3ad8163d9a9b7beace806694b5818168">  192</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a3ad8163d9a9b7beace806694b5818168">FRSQRTE</a>, <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a2b59dada319a790ce5397dc4f8f02a8c">FRSQRTS</a>,</div>
<div class="line"><a id="l00193" name="l00193"></a><span class="lineno">  193</span> </div>
<div class="line"><a id="l00194" name="l00194"></a><span class="lineno">  194</span>  <span class="comment">// NEON Load/Store with post-increment base updates</span></div>
<div class="line"><a id="l00195" name="l00195"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a611efefd07581a309272ce3604a444f1">  195</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a611efefd07581a309272ce3604a444f1">LD2post</a> = <a class="code hl_variable" href="namespacellvm_1_1ISD.html#a492b8a748b427bf9338f626f438cf91c">ISD::FIRST_TARGET_MEMORY_OPCODE</a>,</div>
<div class="line"><a id="l00196" name="l00196"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a10515cb929353e22ba15cf55d9d8b67a">  196</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a10515cb929353e22ba15cf55d9d8b67a">LD3post</a>,</div>
<div class="line"><a id="l00197" name="l00197"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19aa6617bab04266e3a038086c0e27fe5a0">  197</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19aa6617bab04266e3a038086c0e27fe5a0">LD4post</a>,</div>
<div class="line"><a id="l00198" name="l00198"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19ab094a6a98cc4e55bec227f809503a184">  198</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19ab094a6a98cc4e55bec227f809503a184">ST2post</a>,</div>
<div class="line"><a id="l00199" name="l00199"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a95de67e2367d3060cb2336a6805e48cb">  199</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a95de67e2367d3060cb2336a6805e48cb">ST3post</a>,</div>
<div class="line"><a id="l00200" name="l00200"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a1a8fa2bbc5e58ecdb4d5405c52165959">  200</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a1a8fa2bbc5e58ecdb4d5405c52165959">ST4post</a>,</div>
<div class="line"><a id="l00201" name="l00201"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a4a633f62fc41f2022fe2170031a65d0e">  201</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a4a633f62fc41f2022fe2170031a65d0e">LD1x2post</a>,</div>
<div class="line"><a id="l00202" name="l00202"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a28800ddf447359f84e24d7314ccb98de">  202</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a28800ddf447359f84e24d7314ccb98de">LD1x3post</a>,</div>
<div class="line"><a id="l00203" name="l00203"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a1e3fbe83f867fe16454d9928afa4b29f">  203</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a1e3fbe83f867fe16454d9928afa4b29f">LD1x4post</a>,</div>
<div class="line"><a id="l00204" name="l00204"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a5d2518cc25a5983068164109fdd92691">  204</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a5d2518cc25a5983068164109fdd92691">ST1x2post</a>,</div>
<div class="line"><a id="l00205" name="l00205"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a5b1de6bb4e7f7e0cf389ba2f258066e2">  205</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a5b1de6bb4e7f7e0cf389ba2f258066e2">ST1x3post</a>,</div>
<div class="line"><a id="l00206" name="l00206"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a6d588334989b7663c1d0cdbbbf209f15">  206</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a6d588334989b7663c1d0cdbbbf209f15">ST1x4post</a>,</div>
<div class="line"><a id="l00207" name="l00207"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a0b3f053c7801048ee58d05f6877995d0">  207</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a0b3f053c7801048ee58d05f6877995d0">LD1DUPpost</a>,</div>
<div class="line"><a id="l00208" name="l00208"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a68a32966ba07f4efbe2397915501622f">  208</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a68a32966ba07f4efbe2397915501622f">LD2DUPpost</a>,</div>
<div class="line"><a id="l00209" name="l00209"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a74c7f6579312bce1adcf3adf0f3ca33a">  209</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a74c7f6579312bce1adcf3adf0f3ca33a">LD3DUPpost</a>,</div>
<div class="line"><a id="l00210" name="l00210"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a9d12cf233445b196a30a2cb5e339b6dc">  210</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a9d12cf233445b196a30a2cb5e339b6dc">LD4DUPpost</a>,</div>
<div class="line"><a id="l00211" name="l00211"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19af9aa22215f868a0dcc94cf13bc459460">  211</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19af9aa22215f868a0dcc94cf13bc459460">LD1LANEpost</a>,</div>
<div class="line"><a id="l00212" name="l00212"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19acffc300e996f001cf3bbbf1e25c7b974">  212</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19acffc300e996f001cf3bbbf1e25c7b974">LD2LANEpost</a>,</div>
<div class="line"><a id="l00213" name="l00213"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19aec77dff21e4270304e2569473d701994">  213</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19aec77dff21e4270304e2569473d701994">LD3LANEpost</a>,</div>
<div class="line"><a id="l00214" name="l00214"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a5323cab8ff6fd076ef57c895a0965f62">  214</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a5323cab8ff6fd076ef57c895a0965f62">LD4LANEpost</a>,</div>
<div class="line"><a id="l00215" name="l00215"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a08ec19f37da502bfd936951a14f678c4">  215</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a08ec19f37da502bfd936951a14f678c4">ST2LANEpost</a>,</div>
<div class="line"><a id="l00216" name="l00216"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a677e79b3b0d2d9969f84dfc567683f2b">  216</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a677e79b3b0d2d9969f84dfc567683f2b">ST3LANEpost</a>,</div>
<div class="line"><a id="l00217" name="l00217"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a8f9b927f69d51deab20e1da9cf296300">  217</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a8f9b927f69d51deab20e1da9cf296300">ST4LANEpost</a>,</div>
<div class="line"><a id="l00218" name="l00218"></a><span class="lineno">  218</span> </div>
<div class="line"><a id="l00219" name="l00219"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19aa931d46bc7be6ffc74d0673d26fd4b86">  219</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19aa931d46bc7be6ffc74d0673d26fd4b86">STG</a>,</div>
<div class="line"><a id="l00220" name="l00220"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19ad4cde0015d3454bacad2b4d1669608f0">  220</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19ad4cde0015d3454bacad2b4d1669608f0">STZG</a>,</div>
<div class="line"><a id="l00221" name="l00221"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a293600b79057550d0e087a9aa8be097d">  221</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a293600b79057550d0e087a9aa8be097d">ST2G</a>,</div>
<div class="line"><a id="l00222" name="l00222"></a><span class="lineno">  222</span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a84ae19f2bf01a162207d82a39b1ba230">STZ2G</a></div>
<div class="line"><a id="l00223" name="l00223"></a><span class="lineno">  223</span> </div>
<div class="line"><a id="l00224" name="l00224"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a84ae19f2bf01a162207d82a39b1ba230">  224</a></span>};</div>
<div class="line"><a id="l00225" name="l00225"></a><span class="lineno">  225</span> </div>
<div class="line"><a id="l00226" name="l00226"></a><span class="lineno">  226</span>} <span class="comment">// end namespace AArch64ISD</span></div>
<div class="line"><a id="l00227" name="l00227"></a><span class="lineno">  227</span> </div>
<div class="line"><a id="l00228" name="l00228"></a><span class="lineno">  228</span><span class="keyword">namespace </span>{</div>
<div class="line"><a id="l00229" name="l00229"></a><span class="lineno">  229</span> </div>
<div class="line"><a id="l00230" name="l00230"></a><span class="lineno">  230</span><span class="comment">// Any instruction that defines a 32-bit result zeros out the high half of the</span></div>
<div class="line"><a id="l00231" name="l00231"></a><span class="lineno">  231</span><span class="comment">// register. Truncate can be lowered to EXTRACT_SUBREG. CopyFromReg may</span></div>
<div class="line"><a id="l00232" name="l00232"></a><span class="lineno">  232</span><span class="comment">// be copying from a truncate. But any other 32-bit operation will zero-extend</span></div>
<div class="line"><a id="l00233" name="l00233"></a><span class="lineno">  233</span><span class="comment">// up to 64 bits.</span></div>
<div class="line"><a id="l00234" name="l00234"></a><span class="lineno">  234</span><span class="comment">// FIXME: X86 also checks for CMOV here. Do we need something similar?</span></div>
<div class="line"><a id="l00235" name="l00235"></a><span class="lineno">  235</span><span class="keyword">static</span> <span class="keyword">inline</span> <span class="keywordtype">bool</span> isDef32(<span class="keyword">const</span> SDNode &amp;<a class="code hl_define" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>) {</div>
<div class="line"><a id="l00236" name="l00236"></a><span class="lineno">  236</span>  <span class="keywordtype">unsigned</span> Opc = <a class="code hl_define" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>.getOpcode();</div>
<div class="line"><a id="l00237" name="l00237"></a><span class="lineno">  237</span>  <span class="keywordflow">return</span> Opc != <a class="code hl_enumvalue" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ae690127648393001a7d5b93dc23da7b3">ISD::TRUNCATE</a> &amp;&amp; Opc != TargetOpcode::EXTRACT_SUBREG &amp;&amp;</div>
<div class="line"><a id="l00238" name="l00238"></a><span class="lineno">  238</span>         Opc != <a class="code hl_enumvalue" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a84c47705bcf7271413738ae8bf3871e6">ISD::CopyFromReg</a>;</div>
<div class="line"><a id="l00239" name="l00239"></a><span class="lineno">  239</span>}</div>
<div class="line"><a id="l00240" name="l00240"></a><span class="lineno">  240</span> </div>
<div class="line"><a id="l00241" name="l00241"></a><span class="lineno">  241</span>} <span class="comment">// end anonymous namespace</span></div>
<div class="line"><a id="l00242" name="l00242"></a><span class="lineno">  242</span> </div>
<div class="line"><a id="l00243" name="l00243"></a><span class="lineno">  243</span><span class="keyword">class </span>AArch64Subtarget;</div>
<div class="line"><a id="l00244" name="l00244"></a><span class="lineno">  244</span><span class="keyword">class </span>AArch64TargetMachine;</div>
<div class="line"><a id="l00245" name="l00245"></a><span class="lineno">  245</span> </div>
<div class="line"><a id="l00246" name="l00246"></a><span class="lineno"><a class="line" href="classllvm_1_1AArch64TargetLowering.html">  246</a></span><span class="keyword">class </span><a class="code hl_class" href="classllvm_1_1AArch64TargetLowering.html">AArch64TargetLowering</a> : <span class="keyword">public</span> <a class="code hl_class" href="classllvm_1_1TargetLowering.html">TargetLowering</a> {</div>
<div class="line"><a id="l00247" name="l00247"></a><span class="lineno">  247</span><span class="keyword">public</span>:</div>
<div class="line"><a id="l00248" name="l00248"></a><span class="lineno">  248</span>  <span class="keyword">explicit</span> <a class="code hl_class" href="classllvm_1_1AArch64TargetLowering.html">AArch64TargetLowering</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetMachine.html">TargetMachine</a> &amp;TM,</div>
<div class="line"><a id="l00249" name="l00249"></a><span class="lineno">  249</span>                                 <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1AArch64Subtarget.html">AArch64Subtarget</a> &amp;STI);</div>
<div class="line"><a id="l00250" name="l00250"></a><span class="lineno">  250</span><span class="comment"></span> </div>
<div class="line"><a id="l00251" name="l00251"></a><span class="lineno">  251</span><span class="comment">  /// Selects the correct CCAssignFn for a given CallingConvention value.</span></div>
<div class="line"><a id="l00252" name="l00252"></a><span class="lineno">  252</span><span class="comment"></span>  <a class="code hl_typedef" href="namespacellvm.html#aa555cd3eb8141809d16bcfc45ccc3715">CCAssignFn</a> *<a class="code hl_function" href="classllvm_1_1AArch64TargetLowering.html#a52a3cbd48589c37855abca181342ccb7">CCAssignFnForCall</a>(<a class="code hl_class" href="classunsigned.html">CallingConv::ID</a> CC, <span class="keywordtype">bool</span> IsVarArg) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00253" name="l00253"></a><span class="lineno">  253</span><span class="comment"></span> </div>
<div class="line"><a id="l00254" name="l00254"></a><span class="lineno">  254</span><span class="comment">  /// Selects the correct CCAssignFn for a given CallingConvention value.</span></div>
<div class="line"><a id="l00255" name="l00255"></a><span class="lineno">  255</span><span class="comment"></span>  <a class="code hl_typedef" href="namespacellvm.html#aa555cd3eb8141809d16bcfc45ccc3715">CCAssignFn</a> *<a class="code hl_function" href="classllvm_1_1AArch64TargetLowering.html#a4ed0e25160d3a3323c87794e593b364a">CCAssignFnForReturn</a>(<a class="code hl_class" href="classunsigned.html">CallingConv::ID</a> CC) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00256" name="l00256"></a><span class="lineno">  256</span><span class="comment"></span> </div>
<div class="line"><a id="l00257" name="l00257"></a><span class="lineno">  257</span><span class="comment">  /// Determine which of the bits specified in Mask are known to be either zero</span></div>
<div class="line"><a id="l00258" name="l00258"></a><span class="lineno">  258</span><span class="comment">  /// or one and return them in the KnownZero/KnownOne bitsets.</span></div>
<div class="line"><a id="l00259" name="l00259"></a><span class="lineno">  259</span><span class="comment"></span>  <span class="keywordtype">void</span> <a class="code hl_function" href="classllvm_1_1AArch64TargetLowering.html#a16eb7e7dd4fd476ad2fa83cfb84c068d">computeKnownBitsForTargetNode</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code hl_struct" href="structllvm_1_1KnownBits.html">KnownBits</a> &amp;Known,</div>
<div class="line"><a id="l00260" name="l00260"></a><span class="lineno">  260</span>                                     <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1APInt.html">APInt</a> &amp;DemandedElts,</div>
<div class="line"><a id="l00261" name="l00261"></a><span class="lineno">  261</span>                                     <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG,</div>
<div class="line"><a id="l00262" name="l00262"></a><span class="lineno">  262</span>                                     <span class="keywordtype">unsigned</span> <a class="code hl_enumvalue" href="namespacellvm.html#a1eb5609345b906d024fbf9e4bc1adc06afe578efb7ca235af77fb0eef7edcf639">Depth</a> = 0) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00263" name="l00263"></a><span class="lineno">  263</span> </div>
<div class="line"><a id="l00264" name="l00264"></a><span class="lineno">  264</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1AArch64TargetLowering.html#aa65cf902be1989ef2fa30c6802c53be2">targetShrinkDemandedConstant</a>(<a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> Op, <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1APInt.html">APInt</a> &amp;Demanded,</div>
<div class="line"><a id="l00265" name="l00265"></a><span class="lineno">  265</span>                                    <a class="code hl_struct" href="structllvm_1_1TargetLowering_1_1TargetLoweringOpt.html">TargetLoweringOpt</a> &amp;TLO) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00266" name="l00266"></a><span class="lineno">  266</span> </div>
<div class="line"><a id="l00267" name="l00267"></a><span class="lineno">  267</span>  <a class="code hl_class" href="classllvm_1_1MVT.html">MVT</a> <a class="code hl_function" href="classllvm_1_1AArch64TargetLowering.html#af4df626bbb6ef71e104c49d823e9e37e">getScalarShiftAmountTy</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1DataLayout.html">DataLayout</a> &amp;DL, <a class="code hl_struct" href="structllvm_1_1EVT.html">EVT</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00268" name="l00268"></a><span class="lineno">  268</span><span class="comment"></span> </div>
<div class="line"><a id="l00269" name="l00269"></a><span class="lineno">  269</span><span class="comment">  /// Returns true if the target allows unaligned memory accesses of the</span></div>
<div class="line"><a id="l00270" name="l00270"></a><span class="lineno">  270</span><span class="comment">  /// specified type.</span></div>
<div class="line"><a id="l00271" name="l00271"></a><span class="lineno">  271</span><span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1AArch64TargetLowering.html#af79e9fa04ef321d76f1bff7699effdac">allowsMisalignedMemoryAccesses</a>(</div>
<div class="line"><a id="l00272" name="l00272"></a><span class="lineno">  272</span>      <a class="code hl_struct" href="structllvm_1_1EVT.html">EVT</a> VT, <span class="keywordtype">unsigned</span> AddrSpace = 0, <span class="keywordtype">unsigned</span> Align = 1,</div>
<div class="line"><a id="l00273" name="l00273"></a><span class="lineno">  273</span>      <a class="code hl_enumeration" href="classllvm_1_1MachineMemOperand.html#aaa2020e47e35179234b9ea27d555b2dd">MachineMemOperand::Flags</a> Flags = <a class="code hl_enumvalue" href="classllvm_1_1MachineMemOperand.html#aaa2020e47e35179234b9ea27d555b2ddac2989bebe46c9b9fcb7a92e5ade8dde6">MachineMemOperand::MONone</a>,</div>
<div class="line"><a id="l00274" name="l00274"></a><span class="lineno">  274</span>      <span class="keywordtype">bool</span> *Fast = <span class="keyword">nullptr</span>) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00275" name="l00275"></a><span class="lineno">  275</span><span class="comment"></span> </div>
<div class="line"><a id="l00276" name="l00276"></a><span class="lineno">  276</span><span class="comment">  /// Provide custom lowering hooks for some operations.</span></div>
<div class="line"><a id="l00277" name="l00277"></a><span class="lineno">  277</span><span class="comment"></span>  <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code hl_function" href="classllvm_1_1AArch64TargetLowering.html#a40581570b38300f3a21e2e8ec8c80839">LowerOperation</a>(<a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code hl_class" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00278" name="l00278"></a><span class="lineno">  278</span> </div>
<div class="line"><a id="l00279" name="l00279"></a><span class="lineno">  279</span>  <span class="keyword">const</span> <span class="keywordtype">char</span> *<a class="code hl_function" href="classllvm_1_1AArch64TargetLowering.html#a6fa8b499e0abef24aa5d61c4ee8172d0">getTargetNodeName</a>(<span class="keywordtype">unsigned</span> Opcode) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00280" name="l00280"></a><span class="lineno">  280</span> </div>
<div class="line"><a id="l00281" name="l00281"></a><span class="lineno">  281</span>  <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code hl_function" href="classllvm_1_1AArch64TargetLowering.html#a960012b61a9977dc7c2d3af3943da953">PerformDAGCombine</a>(<a class="code hl_class" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="code hl_define" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="code hl_struct" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">DAGCombinerInfo</a> &amp;DCI) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00282" name="l00282"></a><span class="lineno">  282</span><span class="comment"></span> </div>
<div class="line"><a id="l00283" name="l00283"></a><span class="lineno">  283</span><span class="comment">  /// Returns true if a cast between SrcAS and DestAS is a noop.</span></div>
<div class="line"><a id="l00284" name="l00284"></a><span class="lineno"><a class="line" href="classllvm_1_1AArch64TargetLowering.html#a5c439387e9aecd28bc49cdb5d833db1f">  284</a></span><span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1AArch64TargetLowering.html#a5c439387e9aecd28bc49cdb5d833db1f">isNoopAddrSpaceCast</a>(<span class="keywordtype">unsigned</span> SrcAS, <span class="keywordtype">unsigned</span> DestAS)<span class="keyword"> const override </span>{</div>
<div class="line"><a id="l00285" name="l00285"></a><span class="lineno">  285</span>    <span class="comment">// Addrspacecasts are always noops.</span></div>
<div class="line"><a id="l00286" name="l00286"></a><span class="lineno">  286</span>    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l00287" name="l00287"></a><span class="lineno">  287</span>  }</div>
<div class="line"><a id="l00288" name="l00288"></a><span class="lineno">  288</span><span class="comment"></span> </div>
<div class="line"><a id="l00289" name="l00289"></a><span class="lineno">  289</span><span class="comment">  /// This method returns a target specific FastISel object, or null if the</span></div>
<div class="line"><a id="l00290" name="l00290"></a><span class="lineno">  290</span><span class="comment">  /// target does not support &quot;fast&quot; ISel.</span></div>
<div class="line"><a id="l00291" name="l00291"></a><span class="lineno">  291</span><span class="comment"></span>  <a class="code hl_class" href="classllvm_1_1FastISel.html">FastISel</a> *<a class="code hl_function" href="classllvm_1_1AArch64TargetLowering.html#a50cc068b91154ae6f285c1f435203121">createFastISel</a>(<a class="code hl_class" href="classllvm_1_1FunctionLoweringInfo.html">FunctionLoweringInfo</a> &amp;funcInfo,</div>
<div class="line"><a id="l00292" name="l00292"></a><span class="lineno">  292</span>                           <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetLibraryInfo.html">TargetLibraryInfo</a> *libInfo) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00293" name="l00293"></a><span class="lineno">  293</span> </div>
<div class="line"><a id="l00294" name="l00294"></a><span class="lineno">  294</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1AArch64TargetLowering.html#ab8512586d0b4ed30ba87cc919f0cfec5">isOffsetFoldingLegal</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1GlobalAddressSDNode.html">GlobalAddressSDNode</a> *GA) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00295" name="l00295"></a><span class="lineno">  295</span> </div>
<div class="line"><a id="l00296" name="l00296"></a><span class="lineno">  296</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1AArch64TargetLowering.html#a0b5597ce1a7049500d0b30bef14951ca">isFPImmLegal</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1APFloat.html">APFloat</a> &amp;Imm, <a class="code hl_struct" href="structllvm_1_1EVT.html">EVT</a> VT,</div>
<div class="line"><a id="l00297" name="l00297"></a><span class="lineno">  297</span>                    <span class="keywordtype">bool</span> ForCodeSize) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00298" name="l00298"></a><span class="lineno">  298</span><span class="comment"></span> </div>
<div class="line"><a id="l00299" name="l00299"></a><span class="lineno">  299</span><span class="comment">  /// Return true if the given shuffle mask can be codegen&#39;d directly, or if it</span></div>
<div class="line"><a id="l00300" name="l00300"></a><span class="lineno">  300</span><span class="comment">  /// should be stack expanded.</span></div>
<div class="line"><a id="l00301" name="l00301"></a><span class="lineno">  301</span><span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1AArch64TargetLowering.html#a1c7cb6b368ef7cba8da95f1f11ed4fc0">isShuffleMaskLegal</a>(<a class="code hl_class" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;int&gt;</a> M, <a class="code hl_struct" href="structllvm_1_1EVT.html">EVT</a> VT) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00302" name="l00302"></a><span class="lineno">  302</span><span class="comment"></span> </div>
<div class="line"><a id="l00303" name="l00303"></a><span class="lineno">  303</span><span class="comment">  /// Return the ISD::SETCC ValueType.</span></div>
<div class="line"><a id="l00304" name="l00304"></a><span class="lineno">  304</span><span class="comment"></span>  <a class="code hl_struct" href="structllvm_1_1EVT.html">EVT</a> <a class="code hl_function" href="classllvm_1_1AArch64TargetLowering.html#a4fce00050967f2d8237319f1912a0103">getSetCCResultType</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1DataLayout.html">DataLayout</a> &amp;DL, <a class="code hl_class" href="classllvm_1_1LLVMContext.html">LLVMContext</a> &amp;<a class="code hl_variable" href="NVVMIntrRange_8cpp.html#afad351d7bf10ac0446b64e7827634e94">Context</a>,</div>
<div class="line"><a id="l00305" name="l00305"></a><span class="lineno">  305</span>                         <a class="code hl_struct" href="structllvm_1_1EVT.html">EVT</a> VT) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00306" name="l00306"></a><span class="lineno">  306</span> </div>
<div class="line"><a id="l00307" name="l00307"></a><span class="lineno">  307</span>  <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code hl_function" href="classllvm_1_1AArch64TargetLowering.html#a94825933fbeecbda802a1c22c46a524d">ReconstructShuffle</a>(<a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code hl_class" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00308" name="l00308"></a><span class="lineno">  308</span> </div>
<div class="line"><a id="l00309" name="l00309"></a><span class="lineno">  309</span>  <a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *<a class="code hl_function" href="classllvm_1_1AArch64TargetLowering.html#ab6a60676cdf39d45ae2ec66a7ea4aada">EmitF128CSEL</a>(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a id="l00310" name="l00310"></a><span class="lineno">  310</span>                                  <a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *BB) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00311" name="l00311"></a><span class="lineno">  311</span> </div>
<div class="line"><a id="l00312" name="l00312"></a><span class="lineno">  312</span>  <a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *<a class="code hl_function" href="classllvm_1_1AArch64TargetLowering.html#a87a3c3fc7fc8bc05db24005a6d38b5b2">EmitLoweredCatchRet</a>(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a id="l00313" name="l00313"></a><span class="lineno">  313</span>                                           <a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *BB) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00314" name="l00314"></a><span class="lineno">  314</span> </div>
<div class="line"><a id="l00315" name="l00315"></a><span class="lineno">  315</span>  <a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *<a class="code hl_function" href="classllvm_1_1AArch64TargetLowering.html#aa26fc15773a40cb7a0dfb617673f84b4">EmitLoweredCatchPad</a>(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a id="l00316" name="l00316"></a><span class="lineno">  316</span>                                         <a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *BB) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00317" name="l00317"></a><span class="lineno">  317</span> </div>
<div class="line"><a id="l00318" name="l00318"></a><span class="lineno">  318</span>  <a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *</div>
<div class="line"><a id="l00319" name="l00319"></a><span class="lineno">  319</span>  <a class="code hl_function" href="classllvm_1_1AArch64TargetLowering.html#add09df38070887ea74972930f1c9ce83">EmitInstrWithCustomInserter</a>(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a id="l00320" name="l00320"></a><span class="lineno">  320</span>                              <a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *MBB) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00321" name="l00321"></a><span class="lineno">  321</span> </div>
<div class="line"><a id="l00322" name="l00322"></a><span class="lineno">  322</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1AArch64TargetLowering.html#a798a85d56b9dc609e615130607563819">getTgtMemIntrinsic</a>(IntrinsicInfo &amp;<a class="code hl_variable" href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a>, <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1CallInst.html">CallInst</a> &amp;<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>,</div>
<div class="line"><a id="l00323" name="l00323"></a><span class="lineno">  323</span>                          <a class="code hl_class" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF,</div>
<div class="line"><a id="l00324" name="l00324"></a><span class="lineno">  324</span>                          <span class="keywordtype">unsigned</span> Intrinsic) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00325" name="l00325"></a><span class="lineno">  325</span> </div>
<div class="line"><a id="l00326" name="l00326"></a><span class="lineno">  326</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1AArch64TargetLowering.html#aa03cec0d3e2e816167f41ac37995f274">shouldReduceLoadWidth</a>(<a class="code hl_class" href="classllvm_1_1SDNode.html">SDNode</a> *Load, <a class="code hl_enumeration" href="namespacellvm_1_1ISD.html#ad4d48171b87ca51ff54c10a436bac4d7">ISD::LoadExtType</a> ExtTy,</div>
<div class="line"><a id="l00327" name="l00327"></a><span class="lineno">  327</span>                             <a class="code hl_struct" href="structllvm_1_1EVT.html">EVT</a> NewVT) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00328" name="l00328"></a><span class="lineno">  328</span> </div>
<div class="line"><a id="l00329" name="l00329"></a><span class="lineno">  329</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1AArch64TargetLowering.html#a01cb590e9c05c3675fe75693d84b3120">isTruncateFree</a>(<a class="code hl_class" href="classllvm_1_1Type.html">Type</a> *Ty1, <a class="code hl_class" href="classllvm_1_1Type.html">Type</a> *Ty2) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00330" name="l00330"></a><span class="lineno">  330</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1AArch64TargetLowering.html#a01cb590e9c05c3675fe75693d84b3120">isTruncateFree</a>(<a class="code hl_struct" href="structllvm_1_1EVT.html">EVT</a> VT1, <a class="code hl_struct" href="structllvm_1_1EVT.html">EVT</a> VT2) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00331" name="l00331"></a><span class="lineno">  331</span> </div>
<div class="line"><a id="l00332" name="l00332"></a><span class="lineno">  332</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1AArch64TargetLowering.html#a9d2e61bef8fbdb714e9f0a739bf49a58">isProfitableToHoist</a>(<a class="code hl_class" href="classllvm_1_1Instruction.html">Instruction</a> *<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00333" name="l00333"></a><span class="lineno">  333</span> </div>
<div class="line"><a id="l00334" name="l00334"></a><span class="lineno">  334</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1AArch64TargetLowering.html#a9140f89a634da6fe469d0faa0843a976">isZExtFree</a>(<a class="code hl_class" href="classllvm_1_1Type.html">Type</a> *Ty1, <a class="code hl_class" href="classllvm_1_1Type.html">Type</a> *Ty2) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00335" name="l00335"></a><span class="lineno">  335</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1AArch64TargetLowering.html#a9140f89a634da6fe469d0faa0843a976">isZExtFree</a>(<a class="code hl_struct" href="structllvm_1_1EVT.html">EVT</a> VT1, <a class="code hl_struct" href="structllvm_1_1EVT.html">EVT</a> VT2) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00336" name="l00336"></a><span class="lineno">  336</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1AArch64TargetLowering.html#a9140f89a634da6fe469d0faa0843a976">isZExtFree</a>(<a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> Val, <a class="code hl_struct" href="structllvm_1_1EVT.html">EVT</a> VT2) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00337" name="l00337"></a><span class="lineno">  337</span> </div>
<div class="line"><a id="l00338" name="l00338"></a><span class="lineno">  338</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1AArch64TargetLowering.html#a71ac0cbadf54f77ae050dba63b365acc">shouldSinkOperands</a>(<a class="code hl_class" href="classllvm_1_1Instruction.html">Instruction</a> *<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>,</div>
<div class="line"><a id="l00339" name="l00339"></a><span class="lineno">  339</span>                          <a class="code hl_class" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;Use *&gt;</a> &amp;Ops) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00340" name="l00340"></a><span class="lineno">  340</span> </div>
<div class="line"><a id="l00341" name="l00341"></a><span class="lineno">  341</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1AArch64TargetLowering.html#a22264d2e17fa86a9d507843efc39773f">hasPairedLoad</a>(<a class="code hl_struct" href="structllvm_1_1EVT.html">EVT</a> LoadedType, <span class="keywordtype">unsigned</span> &amp;RequiredAligment) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00342" name="l00342"></a><span class="lineno">  342</span> </div>
<div class="line"><a id="l00343" name="l00343"></a><span class="lineno"><a class="line" href="classllvm_1_1AArch64TargetLowering.html#a84bb66973746f769109266358c463c68">  343</a></span>  <span class="keywordtype">unsigned</span> <a class="code hl_function" href="classllvm_1_1AArch64TargetLowering.html#a84bb66973746f769109266358c463c68">getMaxSupportedInterleaveFactor</a>()<span class="keyword"> const override </span>{ <span class="keywordflow">return</span> 4; }</div>
<div class="line"><a id="l00344" name="l00344"></a><span class="lineno">  344</span> </div>
<div class="line"><a id="l00345" name="l00345"></a><span class="lineno">  345</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1AArch64TargetLowering.html#a6cbcd096f254563525e65e58557ed901">lowerInterleavedLoad</a>(<a class="code hl_class" href="classllvm_1_1LoadInst.html">LoadInst</a> *LI,</div>
<div class="line"><a id="l00346" name="l00346"></a><span class="lineno">  346</span>                            <a class="code hl_class" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;ShuffleVectorInst *&gt;</a> Shuffles,</div>
<div class="line"><a id="l00347" name="l00347"></a><span class="lineno">  347</span>                            <a class="code hl_class" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;unsigned&gt;</a> Indices,</div>
<div class="line"><a id="l00348" name="l00348"></a><span class="lineno">  348</span>                            <span class="keywordtype">unsigned</span> Factor) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00349" name="l00349"></a><span class="lineno">  349</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1AArch64TargetLowering.html#aa4094e6b2a8203e5c8b67ecf186d51a9">lowerInterleavedStore</a>(<a class="code hl_class" href="classllvm_1_1StoreInst.html">StoreInst</a> *SI, <a class="code hl_class" href="classllvm_1_1ShuffleVectorInst.html">ShuffleVectorInst</a> *SVI,</div>
<div class="line"><a id="l00350" name="l00350"></a><span class="lineno">  350</span>                             <span class="keywordtype">unsigned</span> Factor) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00351" name="l00351"></a><span class="lineno">  351</span> </div>
<div class="line"><a id="l00352" name="l00352"></a><span class="lineno">  352</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1AArch64TargetLowering.html#ad37b1f031f487d6e69553ec06518c219">isLegalAddImmediate</a>(int64_t) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00353" name="l00353"></a><span class="lineno">  353</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1AArch64TargetLowering.html#a5c0904d6c43a3efd717031d09178dcc3">isLegalICmpImmediate</a>(int64_t) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00354" name="l00354"></a><span class="lineno">  354</span> </div>
<div class="line"><a id="l00355" name="l00355"></a><span class="lineno">  355</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1AArch64TargetLowering.html#ad3b9542cd71de589d049139d68ab6589">shouldConsiderGEPOffsetSplit</a>() <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00356" name="l00356"></a><span class="lineno">  356</span> </div>
<div class="line"><a id="l00357" name="l00357"></a><span class="lineno">  357</span>  <a class="code hl_struct" href="structllvm_1_1EVT.html">EVT</a> <a class="code hl_function" href="classllvm_1_1AArch64TargetLowering.html#a0fbf01eb21c5bbdac5ec8e8b6e33deca">getOptimalMemOpType</a>(uint64_t <a class="code hl_variable" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a>, <span class="keywordtype">unsigned</span> DstAlign, <span class="keywordtype">unsigned</span> SrcAlign,</div>
<div class="line"><a id="l00358" name="l00358"></a><span class="lineno">  358</span>                          <span class="keywordtype">bool</span> IsMemset, <span class="keywordtype">bool</span> ZeroMemset, <span class="keywordtype">bool</span> MemcpyStrSrc,</div>
<div class="line"><a id="l00359" name="l00359"></a><span class="lineno">  359</span>                          <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1AttributeList.html">AttributeList</a> &amp;FuncAttributes) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00360" name="l00360"></a><span class="lineno">  360</span><span class="comment"></span> </div>
<div class="line"><a id="l00361" name="l00361"></a><span class="lineno">  361</span><span class="comment">  /// Return true if the addressing mode represented by AM is legal for this</span></div>
<div class="line"><a id="l00362" name="l00362"></a><span class="lineno">  362</span><span class="comment">  /// target, for a load/store of the specified type.</span></div>
<div class="line"><a id="l00363" name="l00363"></a><span class="lineno">  363</span><span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1AArch64TargetLowering.html#ae854a8e8c09efe0960eaae718304b77d">isLegalAddressingMode</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1DataLayout.html">DataLayout</a> &amp;DL, <span class="keyword">const</span> <a class="code hl_enumeration" href="MSP430Disassembler_8cpp.html#abf132b4ad93f3557cd3956577592ba68">AddrMode</a> &amp;AM, <a class="code hl_class" href="classllvm_1_1Type.html">Type</a> *Ty,</div>
<div class="line"><a id="l00364" name="l00364"></a><span class="lineno">  364</span>                             <span class="keywordtype">unsigned</span> AS,</div>
<div class="line"><a id="l00365" name="l00365"></a><span class="lineno">  365</span>                             <a class="code hl_class" href="classllvm_1_1Instruction.html">Instruction</a> *<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = <span class="keyword">nullptr</span>) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00366" name="l00366"></a><span class="lineno">  366</span><span class="comment"></span> </div>
<div class="line"><a id="l00367" name="l00367"></a><span class="lineno">  367</span><span class="comment">  /// Return the cost of the scaling factor used in the addressing</span></div>
<div class="line"><a id="l00368" name="l00368"></a><span class="lineno">  368</span><span class="comment">  /// mode represented by AM for this target, for a load/store</span></div>
<div class="line"><a id="l00369" name="l00369"></a><span class="lineno">  369</span><span class="comment">  /// of the specified type.</span></div>
<div class="line"><a id="l00370" name="l00370"></a><span class="lineno">  370</span><span class="comment">  /// If the AM is supported, the return value must be &gt;= 0.</span></div>
<div class="line"><a id="l00371" name="l00371"></a><span class="lineno">  371</span><span class="comment">  /// If the AM is not supported, it returns a negative value.</span></div>
<div class="line"><a id="l00372" name="l00372"></a><span class="lineno">  372</span><span class="comment"></span>  <span class="keywordtype">int</span> <a class="code hl_function" href="classllvm_1_1AArch64TargetLowering.html#a2ff36edf9b6249131b41200bdea5d399">getScalingFactorCost</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1DataLayout.html">DataLayout</a> &amp;DL, <span class="keyword">const</span> <a class="code hl_enumeration" href="MSP430Disassembler_8cpp.html#abf132b4ad93f3557cd3956577592ba68">AddrMode</a> &amp;AM, <a class="code hl_class" href="classllvm_1_1Type.html">Type</a> *Ty,</div>
<div class="line"><a id="l00373" name="l00373"></a><span class="lineno">  373</span>                           <span class="keywordtype">unsigned</span> AS) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00374" name="l00374"></a><span class="lineno">  374</span><span class="comment"></span> </div>
<div class="line"><a id="l00375" name="l00375"></a><span class="lineno">  375</span><span class="comment">  /// Return true if an FMA operation is faster than a pair of fmul and fadd</span></div>
<div class="line"><a id="l00376" name="l00376"></a><span class="lineno">  376</span><span class="comment">  /// instructions. fmuladd intrinsics will be expanded to FMAs when this method</span></div>
<div class="line"><a id="l00377" name="l00377"></a><span class="lineno">  377</span><span class="comment">  /// returns true, otherwise fmuladd is expanded to fmul + fadd.</span></div>
<div class="line"><a id="l00378" name="l00378"></a><span class="lineno">  378</span><span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1AArch64TargetLowering.html#a58d4ffc88ae60265a3e1cb953b10e3c0">isFMAFasterThanFMulAndFAdd</a>(<a class="code hl_struct" href="structllvm_1_1EVT.html">EVT</a> VT) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00379" name="l00379"></a><span class="lineno">  379</span> </div>
<div class="line"><a id="l00380" name="l00380"></a><span class="lineno">  380</span>  <span class="keyword">const</span> <a class="code hl_typedef" href="namespacellvm.html#a298184c9a0cd665d7cfc55f6a59204a4">MCPhysReg</a> *<a class="code hl_function" href="classllvm_1_1AArch64TargetLowering.html#ad687d3401b5b0769d08e78fcdb51acb2">getScratchRegisters</a>(<a class="code hl_class" href="classunsigned.html">CallingConv::ID</a> CC) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00381" name="l00381"></a><span class="lineno">  381</span><span class="comment"></span> </div>
<div class="line"><a id="l00382" name="l00382"></a><span class="lineno">  382</span><span class="comment">  /// Returns false if N is a bit extraction pattern of (X &gt;&gt; C) &amp; Mask.</span></div>
<div class="line"><a id="l00383" name="l00383"></a><span class="lineno">  383</span><span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1AArch64TargetLowering.html#aecbd41e7754d9ca4d664dfa0d9df8510">isDesirableToCommuteWithShift</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="code hl_define" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>,</div>
<div class="line"><a id="l00384" name="l00384"></a><span class="lineno">  384</span>                                     <a class="code hl_enumeration" href="namespacellvm.html#aa6d856e4879bb775617f8c3634773b7a">CombineLevel</a> Level) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00385" name="l00385"></a><span class="lineno">  385</span><span class="comment"></span> </div>
<div class="line"><a id="l00386" name="l00386"></a><span class="lineno">  386</span><span class="comment">  /// Returns true if it is beneficial to convert a load of a constant</span></div>
<div class="line"><a id="l00387" name="l00387"></a><span class="lineno">  387</span><span class="comment">  /// to just the constant itself.</span></div>
<div class="line"><a id="l00388" name="l00388"></a><span class="lineno">  388</span><span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1AArch64TargetLowering.html#a3b40229ffa0ce512148acc985d56136c">shouldConvertConstantLoadToIntImm</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1APInt.html">APInt</a> &amp;Imm,</div>
<div class="line"><a id="l00389" name="l00389"></a><span class="lineno">  389</span>                                         <a class="code hl_class" href="classllvm_1_1Type.html">Type</a> *Ty) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00390" name="l00390"></a><span class="lineno">  390</span><span class="comment"></span> </div>
<div class="line"><a id="l00391" name="l00391"></a><span class="lineno">  391</span><span class="comment">  /// Return true if EXTRACT_SUBVECTOR is cheap for this result type</span></div>
<div class="line"><a id="l00392" name="l00392"></a><span class="lineno">  392</span><span class="comment">  /// with this index.</span></div>
<div class="line"><a id="l00393" name="l00393"></a><span class="lineno">  393</span><span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1AArch64TargetLowering.html#ae1f54fa7a42bfe0913b9fe2e869a958c">isExtractSubvectorCheap</a>(<a class="code hl_struct" href="structllvm_1_1EVT.html">EVT</a> ResVT, <a class="code hl_struct" href="structllvm_1_1EVT.html">EVT</a> SrcVT,</div>
<div class="line"><a id="l00394" name="l00394"></a><span class="lineno">  394</span>                               <span class="keywordtype">unsigned</span> Index) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00395" name="l00395"></a><span class="lineno">  395</span> </div>
<div class="line"><a id="l00396" name="l00396"></a><span class="lineno">  396</span>  <a class="code hl_class" href="classllvm_1_1Value.html">Value</a> *<a class="code hl_function" href="classllvm_1_1AArch64TargetLowering.html#a3befefdcd67e6a748f1a3e65e60a4dcd">emitLoadLinked</a>(<a class="code hl_class" href="classllvm_1_1IRBuilder.html">IRBuilder&lt;&gt;</a> &amp;Builder, <a class="code hl_class" href="classllvm_1_1Value.html">Value</a> *Addr,</div>
<div class="line"><a id="l00397" name="l00397"></a><span class="lineno">  397</span>                        <a class="code hl_enumeration" href="namespacellvm.html#abf74b2f0dbae96f4708d3e407b36df02">AtomicOrdering</a> Ord) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00398" name="l00398"></a><span class="lineno">  398</span>  <a class="code hl_class" href="classllvm_1_1Value.html">Value</a> *<a class="code hl_function" href="classllvm_1_1AArch64TargetLowering.html#afdc2bca4292fea01c7929bcf78483daa">emitStoreConditional</a>(<a class="code hl_class" href="classllvm_1_1IRBuilder.html">IRBuilder&lt;&gt;</a> &amp;Builder, <a class="code hl_class" href="classllvm_1_1Value.html">Value</a> *Val,</div>
<div class="line"><a id="l00399" name="l00399"></a><span class="lineno">  399</span>                              <a class="code hl_class" href="classllvm_1_1Value.html">Value</a> *Addr, <a class="code hl_enumeration" href="namespacellvm.html#abf74b2f0dbae96f4708d3e407b36df02">AtomicOrdering</a> Ord) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00400" name="l00400"></a><span class="lineno">  400</span> </div>
<div class="line"><a id="l00401" name="l00401"></a><span class="lineno">  401</span>  <span class="keywordtype">void</span> <a class="code hl_function" href="classllvm_1_1AArch64TargetLowering.html#a0e164fc66718d6244bcf698d24f245fb">emitAtomicCmpXchgNoStoreLLBalance</a>(<a class="code hl_class" href="classllvm_1_1IRBuilder.html">IRBuilder&lt;&gt;</a> &amp;Builder) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00402" name="l00402"></a><span class="lineno">  402</span> </div>
<div class="line"><a id="l00403" name="l00403"></a><span class="lineno">  403</span>  <a class="code hl_enumeration" href="classllvm_1_1TargetLoweringBase.html#aba40628328a660c78a9d73cc209f5e84">TargetLoweringBase::AtomicExpansionKind</a></div>
<div class="line"><a id="l00404" name="l00404"></a><span class="lineno">  404</span>  <a class="code hl_function" href="classllvm_1_1AArch64TargetLowering.html#a62ca2fe454c98ca30dd17d0b37ba3534">shouldExpandAtomicLoadInIR</a>(<a class="code hl_class" href="classllvm_1_1LoadInst.html">LoadInst</a> *LI) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00405" name="l00405"></a><span class="lineno">  405</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1AArch64TargetLowering.html#a275dd3f5c958278877ed597d1c521ed4">shouldExpandAtomicStoreInIR</a>(<a class="code hl_class" href="classllvm_1_1StoreInst.html">StoreInst</a> *SI) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00406" name="l00406"></a><span class="lineno">  406</span>  <a class="code hl_enumeration" href="classllvm_1_1TargetLoweringBase.html#aba40628328a660c78a9d73cc209f5e84">TargetLoweringBase::AtomicExpansionKind</a></div>
<div class="line"><a id="l00407" name="l00407"></a><span class="lineno">  407</span>  <a class="code hl_function" href="classllvm_1_1AArch64TargetLowering.html#a7c188b2e9f8e7ab4da2a49c83acd299c">shouldExpandAtomicRMWInIR</a>(<a class="code hl_class" href="classllvm_1_1AtomicRMWInst.html">AtomicRMWInst</a> *AI) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00408" name="l00408"></a><span class="lineno">  408</span> </div>
<div class="line"><a id="l00409" name="l00409"></a><span class="lineno">  409</span>  <a class="code hl_enumeration" href="classllvm_1_1TargetLoweringBase.html#aba40628328a660c78a9d73cc209f5e84">TargetLoweringBase::AtomicExpansionKind</a></div>
<div class="line"><a id="l00410" name="l00410"></a><span class="lineno">  410</span>  <a class="code hl_function" href="classllvm_1_1AArch64TargetLowering.html#a70a83c8d008bb40c08c02d3238a992a3">shouldExpandAtomicCmpXchgInIR</a>(<a class="code hl_class" href="classllvm_1_1AtomicCmpXchgInst.html">AtomicCmpXchgInst</a> *AI) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00411" name="l00411"></a><span class="lineno">  411</span> </div>
<div class="line"><a id="l00412" name="l00412"></a><span class="lineno">  412</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1AArch64TargetLowering.html#a96f0f8971f93522080cecc62242d57ef">useLoadStackGuardNode</a>() <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00413" name="l00413"></a><span class="lineno">  413</span>  <a class="code hl_enumeration" href="classllvm_1_1TargetLoweringBase.html#a35dc101b509721ffbfb58aba316de681">TargetLoweringBase::LegalizeTypeAction</a></div>
<div class="line"><a id="l00414" name="l00414"></a><span class="lineno">  414</span>  <a class="code hl_function" href="classllvm_1_1AArch64TargetLowering.html#a1885796ae6d5528e9544ad558881e46b">getPreferredVectorAction</a>(<a class="code hl_class" href="classllvm_1_1MVT.html">MVT</a> VT) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00415" name="l00415"></a><span class="lineno">  415</span><span class="comment"></span> </div>
<div class="line"><a id="l00416" name="l00416"></a><span class="lineno">  416</span><span class="comment">  /// If the target has a standard location for the stack protector cookie,</span></div>
<div class="line"><a id="l00417" name="l00417"></a><span class="lineno">  417</span><span class="comment">  /// returns the address of that location. Otherwise, returns nullptr.</span></div>
<div class="line"><a id="l00418" name="l00418"></a><span class="lineno">  418</span><span class="comment"></span>  <a class="code hl_class" href="classllvm_1_1Value.html">Value</a> *<a class="code hl_function" href="classllvm_1_1AArch64TargetLowering.html#a8984ead5f35e351df094e3dec88d8e5b">getIRStackGuard</a>(<a class="code hl_class" href="classllvm_1_1IRBuilder.html">IRBuilder&lt;&gt;</a> &amp;IRB) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00419" name="l00419"></a><span class="lineno">  419</span> </div>
<div class="line"><a id="l00420" name="l00420"></a><span class="lineno">  420</span>  <span class="keywordtype">void</span> <a class="code hl_function" href="classllvm_1_1AArch64TargetLowering.html#a859081e342a8a97b3648873ae3df252d">insertSSPDeclarations</a>(<a class="code hl_class" href="classllvm_1_1Module.html">Module</a> &amp;M) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00421" name="l00421"></a><span class="lineno">  421</span>  <a class="code hl_class" href="classllvm_1_1Value.html">Value</a> *<a class="code hl_function" href="classllvm_1_1AArch64TargetLowering.html#af493092261037debb1fad82108301fdf">getSDagStackGuard</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1Module.html">Module</a> &amp;M) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00422" name="l00422"></a><span class="lineno">  422</span>  <a class="code hl_class" href="classllvm_1_1Function.html">Function</a> *<a class="code hl_function" href="classllvm_1_1AArch64TargetLowering.html#a7aeb9c73ff9505a01d6bef9d1f6f6c6e">getSSPStackGuardCheck</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1Module.html">Module</a> &amp;M) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00423" name="l00423"></a><span class="lineno">  423</span><span class="comment"></span> </div>
<div class="line"><a id="l00424" name="l00424"></a><span class="lineno">  424</span><span class="comment">  /// If the target has a standard location for the unsafe stack pointer,</span></div>
<div class="line"><a id="l00425" name="l00425"></a><span class="lineno">  425</span><span class="comment">  /// returns the address of that location. Otherwise, returns nullptr.</span></div>
<div class="line"><a id="l00426" name="l00426"></a><span class="lineno">  426</span><span class="comment"></span>  <a class="code hl_class" href="classllvm_1_1Value.html">Value</a> *<a class="code hl_function" href="classllvm_1_1AArch64TargetLowering.html#ab5aa91b8af0aaa9f206ca3c82c79f1cc">getSafeStackPointerLocation</a>(<a class="code hl_class" href="classllvm_1_1IRBuilder.html">IRBuilder&lt;&gt;</a> &amp;IRB) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00427" name="l00427"></a><span class="lineno">  427</span><span class="comment"></span> </div>
<div class="line"><a id="l00428" name="l00428"></a><span class="lineno">  428</span><span class="comment">  /// If a physical register, this returns the register that receives the</span></div>
<div class="line"><a id="l00429" name="l00429"></a><span class="lineno">  429</span><span class="comment">  /// exception address on entry to an EH pad.</span></div>
<div class="line"><a id="l00430" name="l00430"></a><span class="lineno">  430</span><span class="comment"></span>  <span class="keywordtype">unsigned</span></div>
<div class="line"><a id="l00431" name="l00431"></a><span class="lineno"><a class="line" href="classllvm_1_1AArch64TargetLowering.html#a2e98af128cc42b11bcaf1c1859c7b305">  431</a></span>  <a class="code hl_function" href="classllvm_1_1AArch64TargetLowering.html#a2e98af128cc42b11bcaf1c1859c7b305">getExceptionPointerRegister</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1Constant.html">Constant</a> *PersonalityFn)<span class="keyword"> const override </span>{</div>
<div class="line"><a id="l00432" name="l00432"></a><span class="lineno">  432</span>    <span class="comment">// FIXME: This is a guess. Has this been defined yet?</span></div>
<div class="line"><a id="l00433" name="l00433"></a><span class="lineno">  433</span>    <span class="keywordflow">return</span> AArch64::X0;</div>
<div class="line"><a id="l00434" name="l00434"></a><span class="lineno">  434</span>  }</div>
<div class="line"><a id="l00435" name="l00435"></a><span class="lineno">  435</span><span class="comment"></span> </div>
<div class="line"><a id="l00436" name="l00436"></a><span class="lineno">  436</span><span class="comment">  /// If a physical register, this returns the register that receives the</span></div>
<div class="line"><a id="l00437" name="l00437"></a><span class="lineno">  437</span><span class="comment">  /// exception typeid on entry to a landing pad.</span></div>
<div class="line"><a id="l00438" name="l00438"></a><span class="lineno">  438</span><span class="comment"></span>  <span class="keywordtype">unsigned</span></div>
<div class="line"><a id="l00439" name="l00439"></a><span class="lineno"><a class="line" href="classllvm_1_1AArch64TargetLowering.html#ac06acadb70dd706774cde4dd287d3418">  439</a></span>  <a class="code hl_function" href="classllvm_1_1AArch64TargetLowering.html#ac06acadb70dd706774cde4dd287d3418">getExceptionSelectorRegister</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1Constant.html">Constant</a> *PersonalityFn)<span class="keyword"> const override </span>{</div>
<div class="line"><a id="l00440" name="l00440"></a><span class="lineno">  440</span>    <span class="comment">// FIXME: This is a guess. Has this been defined yet?</span></div>
<div class="line"><a id="l00441" name="l00441"></a><span class="lineno">  441</span>    <span class="keywordflow">return</span> AArch64::X1;</div>
<div class="line"><a id="l00442" name="l00442"></a><span class="lineno">  442</span>  }</div>
<div class="line"><a id="l00443" name="l00443"></a><span class="lineno">  443</span> </div>
<div class="line"><a id="l00444" name="l00444"></a><span class="lineno">  444</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1AArch64TargetLowering.html#a494cbaa147365ad6fd75c3bb3297c8bd">isIntDivCheap</a>(<a class="code hl_struct" href="structllvm_1_1EVT.html">EVT</a> VT, <a class="code hl_class" href="classllvm_1_1AttributeList.html">AttributeList</a> Attr) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00445" name="l00445"></a><span class="lineno">  445</span> </div>
<div class="line"><a id="l00446" name="l00446"></a><span class="lineno"><a class="line" href="classllvm_1_1AArch64TargetLowering.html#a7dac66d1ee1ac965c3fe17ff01ce1bc9">  446</a></span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1AArch64TargetLowering.html#a7dac66d1ee1ac965c3fe17ff01ce1bc9">canMergeStoresTo</a>(<span class="keywordtype">unsigned</span> <a class="code hl_enumeration" href="namespacellvm.html#a2c3c18bffdc25d969233c5448bdfe7eb">AddressSpace</a>, <a class="code hl_struct" href="structllvm_1_1EVT.html">EVT</a> MemVT,</div>
<div class="line"><a id="l00447" name="l00447"></a><span class="lineno">  447</span>                        <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)<span class="keyword"> const override </span>{</div>
<div class="line"><a id="l00448" name="l00448"></a><span class="lineno">  448</span>    <span class="comment">// Do not merge to float value size (128 bytes) if no implicit</span></div>
<div class="line"><a id="l00449" name="l00449"></a><span class="lineno">  449</span>    <span class="comment">// float attribute is set.</span></div>
<div class="line"><a id="l00450" name="l00450"></a><span class="lineno">  450</span> </div>
<div class="line"><a id="l00451" name="l00451"></a><span class="lineno">  451</span>    <span class="keywordtype">bool</span> NoFloat = DAG.<a class="code hl_function" href="classllvm_1_1SelectionDAG.html#ac64ec73b0617befef1fb2eae78d12b5f">getMachineFunction</a>().<a class="code hl_function" href="classllvm_1_1MachineFunction.html#a7bbd043f57d1d0ab11080103d057e662">getFunction</a>().hasFnAttribute(</div>
<div class="line"><a id="l00452" name="l00452"></a><span class="lineno">  452</span>        Attribute::NoImplicitFloat);</div>
<div class="line"><a id="l00453" name="l00453"></a><span class="lineno">  453</span> </div>
<div class="line"><a id="l00454" name="l00454"></a><span class="lineno">  454</span>    <span class="keywordflow">if</span> (NoFloat)</div>
<div class="line"><a id="l00455" name="l00455"></a><span class="lineno">  455</span>      <span class="keywordflow">return</span> (MemVT.<a class="code hl_function" href="structllvm_1_1EVT.html#a377e23074df88edd4f4d47e2e81fe568">getSizeInBits</a>() &lt;= 64);</div>
<div class="line"><a id="l00456" name="l00456"></a><span class="lineno">  456</span>    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l00457" name="l00457"></a><span class="lineno">  457</span>  }</div>
<div class="line"><a id="l00458" name="l00458"></a><span class="lineno">  458</span> </div>
<div class="line"><a id="l00459" name="l00459"></a><span class="lineno"><a class="line" href="classllvm_1_1AArch64TargetLowering.html#a8c273519cf50c23dbd3ffac413149c08">  459</a></span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1AArch64TargetLowering.html#a8c273519cf50c23dbd3ffac413149c08">isCheapToSpeculateCttz</a>()<span class="keyword"> const override </span>{</div>
<div class="line"><a id="l00460" name="l00460"></a><span class="lineno">  460</span>    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l00461" name="l00461"></a><span class="lineno">  461</span>  }</div>
<div class="line"><a id="l00462" name="l00462"></a><span class="lineno">  462</span> </div>
<div class="line"><a id="l00463" name="l00463"></a><span class="lineno"><a class="line" href="classllvm_1_1AArch64TargetLowering.html#a7a8ea43773f6356eb2e49cfe73eb4051">  463</a></span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1AArch64TargetLowering.html#a7a8ea43773f6356eb2e49cfe73eb4051">isCheapToSpeculateCtlz</a>()<span class="keyword"> const override </span>{</div>
<div class="line"><a id="l00464" name="l00464"></a><span class="lineno">  464</span>    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l00465" name="l00465"></a><span class="lineno">  465</span>  }</div>
<div class="line"><a id="l00466" name="l00466"></a><span class="lineno">  466</span> </div>
<div class="line"><a id="l00467" name="l00467"></a><span class="lineno">  467</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1AArch64TargetLowering.html#a9a2764d23b64e6bb68a0025d4eab6b29">isMaskAndCmp0FoldingBeneficial</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1Instruction.html">Instruction</a> &amp;AndI) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00468" name="l00468"></a><span class="lineno">  468</span> </div>
<div class="line"><a id="l00469" name="l00469"></a><span class="lineno"><a class="line" href="classllvm_1_1AArch64TargetLowering.html#a17675bf9596afe087d90140ef0e52485">  469</a></span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1AArch64TargetLowering.html#a17675bf9596afe087d90140ef0e52485">hasAndNotCompare</a>(<a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> V)<span class="keyword"> const override </span>{</div>
<div class="line"><a id="l00470" name="l00470"></a><span class="lineno">  470</span>    <span class="comment">// We can use bics for any scalar.</span></div>
<div class="line"><a id="l00471" name="l00471"></a><span class="lineno">  471</span>    <span class="keywordflow">return</span> V.<a class="code hl_function" href="classllvm_1_1SDValue.html#a6b2b8ca5b0fdf6484247d5ae74deb9ff">getValueType</a>().<a class="code hl_function" href="structllvm_1_1EVT.html#ad958859a7af278dd5ea2b593c2b25050">isScalarInteger</a>();</div>
<div class="line"><a id="l00472" name="l00472"></a><span class="lineno">  472</span>  }</div>
<div class="line"><a id="l00473" name="l00473"></a><span class="lineno">  473</span> </div>
<div class="line"><a id="l00474" name="l00474"></a><span class="lineno"><a class="line" href="classllvm_1_1AArch64TargetLowering.html#aa69a30633eb175372a93a42bfc5d89f2">  474</a></span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1AArch64TargetLowering.html#aa69a30633eb175372a93a42bfc5d89f2">hasAndNot</a>(<a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code hl_variable" href="OcamlGCPrinter_8cpp.html#a93c84752b140ee7b31646fc34cfa0dc2">Y</a>)<span class="keyword"> const override </span>{</div>
<div class="line"><a id="l00475" name="l00475"></a><span class="lineno">  475</span>    <a class="code hl_struct" href="structllvm_1_1EVT.html">EVT</a> VT = <a class="code hl_variable" href="OcamlGCPrinter_8cpp.html#a93c84752b140ee7b31646fc34cfa0dc2">Y</a>.getValueType();</div>
<div class="line"><a id="l00476" name="l00476"></a><span class="lineno">  476</span> </div>
<div class="line"><a id="l00477" name="l00477"></a><span class="lineno">  477</span>    <span class="keywordflow">if</span> (!VT.<a class="code hl_function" href="structllvm_1_1EVT.html#aa54976197fff266f4143beb44fc9764c">isVector</a>())</div>
<div class="line"><a id="l00478" name="l00478"></a><span class="lineno">  478</span>      <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1AArch64TargetLowering.html#a17675bf9596afe087d90140ef0e52485">hasAndNotCompare</a>(<a class="code hl_variable" href="OcamlGCPrinter_8cpp.html#a93c84752b140ee7b31646fc34cfa0dc2">Y</a>);</div>
<div class="line"><a id="l00479" name="l00479"></a><span class="lineno">  479</span> </div>
<div class="line"><a id="l00480" name="l00480"></a><span class="lineno">  480</span>    <span class="keywordflow">return</span> VT.<a class="code hl_function" href="structllvm_1_1EVT.html#a377e23074df88edd4f4d47e2e81fe568">getSizeInBits</a>() &gt;= 64; <span class="comment">// vector &#39;bic&#39;</span></div>
<div class="line"><a id="l00481" name="l00481"></a><span class="lineno">  481</span>  }</div>
<div class="line"><a id="l00482" name="l00482"></a><span class="lineno">  482</span> </div>
<div class="line"><a id="l00483" name="l00483"></a><span class="lineno">  483</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1AArch64TargetLowering.html#af9e55aded8a75e02f5eee70defb91c72">shouldExpandShift</a>(<a class="code hl_class" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="code hl_class" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="code hl_define" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00484" name="l00484"></a><span class="lineno">  484</span> </div>
<div class="line"><a id="l00485" name="l00485"></a><span class="lineno"><a class="line" href="classllvm_1_1AArch64TargetLowering.html#ad3e6a84b6c78f3b26132a2f124749347">  485</a></span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1AArch64TargetLowering.html#ad3e6a84b6c78f3b26132a2f124749347">shouldTransformSignedTruncationCheck</a>(<a class="code hl_struct" href="structllvm_1_1EVT.html">EVT</a> XVT,</div>
<div class="line"><a id="l00486" name="l00486"></a><span class="lineno">  486</span>                                            <span class="keywordtype">unsigned</span> KeptBits)<span class="keyword"> const override </span>{</div>
<div class="line"><a id="l00487" name="l00487"></a><span class="lineno">  487</span>    <span class="comment">// For vectors, we don&#39;t have a preference..</span></div>
<div class="line"><a id="l00488" name="l00488"></a><span class="lineno">  488</span>    <span class="keywordflow">if</span> (XVT.<a class="code hl_function" href="structllvm_1_1EVT.html#aa54976197fff266f4143beb44fc9764c">isVector</a>())</div>
<div class="line"><a id="l00489" name="l00489"></a><span class="lineno">  489</span>      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l00490" name="l00490"></a><span class="lineno">  490</span> </div>
<div class="line"><a id="l00491" name="l00491"></a><span class="lineno">  491</span>    <span class="keyword">auto</span> VTIsOk = [](<a class="code hl_struct" href="structllvm_1_1EVT.html">EVT</a> VT) -&gt; <span class="keywordtype">bool</span> {</div>
<div class="line"><a id="l00492" name="l00492"></a><span class="lineno">  492</span>      <span class="keywordflow">return</span> VT == <a class="code hl_enumvalue" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346af777e086e32f60c0c87b460964eae7d0">MVT::i8</a> || VT == <a class="code hl_enumvalue" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346ab3be25b50efa0289a3c86fd50454b683">MVT::i16</a> || VT == <a class="code hl_enumvalue" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a> ||</div>
<div class="line"><a id="l00493" name="l00493"></a><span class="lineno">  493</span>             VT == <a class="code hl_enumvalue" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97f56253625b3fe7b371ce76722de4b8">MVT::i64</a>;</div>
<div class="line"><a id="l00494" name="l00494"></a><span class="lineno">  494</span>    };</div>
<div class="line"><a id="l00495" name="l00495"></a><span class="lineno">  495</span> </div>
<div class="line"><a id="l00496" name="l00496"></a><span class="lineno">  496</span>    <span class="comment">// We are ok with KeptBitsVT being byte/word/dword, what SXT supports.</span></div>
<div class="line"><a id="l00497" name="l00497"></a><span class="lineno">  497</span>    <span class="comment">// XVT will be larger than KeptBitsVT.</span></div>
<div class="line"><a id="l00498" name="l00498"></a><span class="lineno">  498</span>    <a class="code hl_class" href="classllvm_1_1MVT.html">MVT</a> KeptBitsVT = <a class="code hl_function" href="classllvm_1_1MVT.html#aded931e298cfa08b5038ca2b63c06bb8">MVT::getIntegerVT</a>(KeptBits);</div>
<div class="line"><a id="l00499" name="l00499"></a><span class="lineno">  499</span>    <span class="keywordflow">return</span> VTIsOk(XVT) &amp;&amp; VTIsOk(KeptBitsVT);</div>
<div class="line"><a id="l00500" name="l00500"></a><span class="lineno">  500</span>  }</div>
<div class="line"><a id="l00501" name="l00501"></a><span class="lineno">  501</span> </div>
<div class="line"><a id="l00502" name="l00502"></a><span class="lineno">  502</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1AArch64TargetLowering.html#a6249d1435318ffc44640d1b46f4ac294">preferIncOfAddToSubOfNot</a>(<a class="code hl_struct" href="structllvm_1_1EVT.html">EVT</a> VT) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00503" name="l00503"></a><span class="lineno">  503</span> </div>
<div class="line"><a id="l00504" name="l00504"></a><span class="lineno"><a class="line" href="classllvm_1_1AArch64TargetLowering.html#a3de87381db8989bfd8e5782af2583f66">  504</a></span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1AArch64TargetLowering.html#a3de87381db8989bfd8e5782af2583f66">hasBitPreservingFPLogic</a>(<a class="code hl_struct" href="structllvm_1_1EVT.html">EVT</a> VT)<span class="keyword"> const override </span>{</div>
<div class="line"><a id="l00505" name="l00505"></a><span class="lineno">  505</span>    <span class="comment">// FIXME: Is this always true? It should be true for vectors at least.</span></div>
<div class="line"><a id="l00506" name="l00506"></a><span class="lineno">  506</span>    <span class="keywordflow">return</span> VT == <a class="code hl_enumvalue" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a586bae91020e6d8cccfe0995f527606f">MVT::f32</a> || VT == <a class="code hl_enumvalue" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346ac661c912350e3095c85ba75b8dbc17b1">MVT::f64</a>;</div>
<div class="line"><a id="l00507" name="l00507"></a><span class="lineno">  507</span>  }</div>
<div class="line"><a id="l00508" name="l00508"></a><span class="lineno">  508</span> </div>
<div class="line"><a id="l00509" name="l00509"></a><span class="lineno"><a class="line" href="classllvm_1_1AArch64TargetLowering.html#a049804b3fe8b5e8ddea9a1d2c15882b9">  509</a></span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1AArch64TargetLowering.html#a049804b3fe8b5e8ddea9a1d2c15882b9">supportSplitCSR</a>(<a class="code hl_class" href="classllvm_1_1MachineFunction.html">MachineFunction</a> *MF)<span class="keyword"> const override </span>{</div>
<div class="line"><a id="l00510" name="l00510"></a><span class="lineno">  510</span>    <span class="keywordflow">return</span> MF-&gt;<a class="code hl_function" href="classllvm_1_1MachineFunction.html#a7bbd043f57d1d0ab11080103d057e662">getFunction</a>().getCallingConv() == <a class="code hl_enumvalue" href="namespacellvm_1_1CallingConv.html#affd4230ab8faad873d783b61645a99f0a75c7c151466ad7e041e9ed8aa4d5a4bf">CallingConv::CXX_FAST_TLS</a> &amp;&amp;</div>
<div class="line"><a id="l00511" name="l00511"></a><span class="lineno">  511</span>           MF-&gt;<a class="code hl_function" href="classllvm_1_1MachineFunction.html#a7bbd043f57d1d0ab11080103d057e662">getFunction</a>().hasFnAttribute(Attribute::NoUnwind);</div>
<div class="line"><a id="l00512" name="l00512"></a><span class="lineno">  512</span>  }</div>
<div class="line"><a id="l00513" name="l00513"></a><span class="lineno">  513</span>  <span class="keywordtype">void</span> <a class="code hl_function" href="classllvm_1_1AArch64TargetLowering.html#a15bcdc727d8a841f1bc89a276b7eab72">initializeSplitCSR</a>(<a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *<a class="code hl_struct" href="structllvm_1_1Entry.html">Entry</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00514" name="l00514"></a><span class="lineno">  514</span>  <span class="keywordtype">void</span> <a class="code hl_function" href="classllvm_1_1AArch64TargetLowering.html#a23393317cdaeed97903d191dcc6c84f8">insertCopiesSplitCSR</a>(</div>
<div class="line"><a id="l00515" name="l00515"></a><span class="lineno">  515</span>      <a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *<a class="code hl_struct" href="structllvm_1_1Entry.html">Entry</a>,</div>
<div class="line"><a id="l00516" name="l00516"></a><span class="lineno">  516</span>      <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MachineBasicBlock *&gt;</a> &amp;Exits) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00517" name="l00517"></a><span class="lineno">  517</span> </div>
<div class="line"><a id="l00518" name="l00518"></a><span class="lineno"><a class="line" href="classllvm_1_1AArch64TargetLowering.html#aeed6ff19584b28f6a534e1aa8ed60037">  518</a></span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1AArch64TargetLowering.html#aeed6ff19584b28f6a534e1aa8ed60037">supportSwiftError</a>()<span class="keyword"> const override </span>{</div>
<div class="line"><a id="l00519" name="l00519"></a><span class="lineno">  519</span>    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l00520" name="l00520"></a><span class="lineno">  520</span>  }</div>
<div class="line"><a id="l00521" name="l00521"></a><span class="lineno">  521</span><span class="comment"></span> </div>
<div class="line"><a id="l00522" name="l00522"></a><span class="lineno">  522</span><span class="comment">  /// Enable aggressive FMA fusion on targets that want it.</span></div>
<div class="line"><a id="l00523" name="l00523"></a><span class="lineno">  523</span><span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1AArch64TargetLowering.html#af35d763b74cc1ae6f4da3a698b6e3027">enableAggressiveFMAFusion</a>(<a class="code hl_struct" href="structllvm_1_1EVT.html">EVT</a> VT) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00524" name="l00524"></a><span class="lineno">  524</span><span class="comment"></span> </div>
<div class="line"><a id="l00525" name="l00525"></a><span class="lineno">  525</span><span class="comment">  /// Returns the size of the platform&#39;s va_list object.</span></div>
<div class="line"><a id="l00526" name="l00526"></a><span class="lineno">  526</span><span class="comment"></span>  <span class="keywordtype">unsigned</span> <a class="code hl_function" href="classllvm_1_1AArch64TargetLowering.html#a205e757ebb66d5477f9ec152d6adcf8b">getVaListSizeInBits</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1DataLayout.html">DataLayout</a> &amp;DL) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00527" name="l00527"></a><span class="lineno">  527</span><span class="comment"></span> </div>
<div class="line"><a id="l00528" name="l00528"></a><span class="lineno">  528</span><span class="comment">  /// Returns true if \p VecTy is a legal interleaved access type. This</span></div>
<div class="line"><a id="l00529" name="l00529"></a><span class="lineno">  529</span><span class="comment">  /// function checks the vector element type and the overall width of the</span></div>
<div class="line"><a id="l00530" name="l00530"></a><span class="lineno">  530</span><span class="comment">  /// vector.</span></div>
<div class="line"><a id="l00531" name="l00531"></a><span class="lineno">  531</span><span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1AArch64TargetLowering.html#a832fe494b68db46ba9a981599b4a7df0">isLegalInterleavedAccessType</a>(<a class="code hl_class" href="classllvm_1_1VectorType.html">VectorType</a> *VecTy,</div>
<div class="line"><a id="l00532" name="l00532"></a><span class="lineno">  532</span>                                    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1DataLayout.html">DataLayout</a> &amp;DL) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00533" name="l00533"></a><span class="lineno">  533</span><span class="comment"></span> </div>
<div class="line"><a id="l00534" name="l00534"></a><span class="lineno">  534</span><span class="comment">  /// Returns the number of interleaved accesses that will be generated when</span></div>
<div class="line"><a id="l00535" name="l00535"></a><span class="lineno">  535</span><span class="comment">  /// lowering accesses of the given type.</span></div>
<div class="line"><a id="l00536" name="l00536"></a><span class="lineno">  536</span><span class="comment"></span>  <span class="keywordtype">unsigned</span> <a class="code hl_function" href="classllvm_1_1AArch64TargetLowering.html#aaee5814b995d2e98a7061ce008846744">getNumInterleavedAccesses</a>(<a class="code hl_class" href="classllvm_1_1VectorType.html">VectorType</a> *VecTy,</div>
<div class="line"><a id="l00537" name="l00537"></a><span class="lineno">  537</span>                                     <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1DataLayout.html">DataLayout</a> &amp;DL) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00538" name="l00538"></a><span class="lineno">  538</span> </div>
<div class="line"><a id="l00539" name="l00539"></a><span class="lineno">  539</span>  <a class="code hl_enumeration" href="classllvm_1_1MachineMemOperand.html#aaa2020e47e35179234b9ea27d555b2dd">MachineMemOperand::Flags</a> <a class="code hl_function" href="classllvm_1_1AArch64TargetLowering.html#a6d130f00c409a0a59aa8dd35a97569a0">getMMOFlags</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1Instruction.html">Instruction</a> &amp;<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00540" name="l00540"></a><span class="lineno">  540</span> </div>
<div class="line"><a id="l00541" name="l00541"></a><span class="lineno">  541</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1AArch64TargetLowering.html#a48c57cfdf8ec96636e65e675c87a24f6">functionArgumentNeedsConsecutiveRegisters</a>(<a class="code hl_class" href="classllvm_1_1Type.html">Type</a> *Ty,</div>
<div class="line"><a id="l00542" name="l00542"></a><span class="lineno">  542</span>                                                 <a class="code hl_class" href="classunsigned.html">CallingConv::ID</a> CallConv,</div>
<div class="line"><a id="l00543" name="l00543"></a><span class="lineno">  543</span>                                                 <span class="keywordtype">bool</span> isVarArg) <span class="keyword">const override</span>;<span class="comment"></span></div>
<div class="line"><a id="l00544" name="l00544"></a><span class="lineno">  544</span><span class="comment">  /// Used for exception handling on Win64.</span></div>
<div class="line"><a id="l00545" name="l00545"></a><span class="lineno">  545</span><span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1AArch64TargetLowering.html#ab85e6fcf7b8d3785c437808d101bd14f">needsFixedCatchObjects</a>() <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00546" name="l00546"></a><span class="lineno">  546</span><span class="keyword">private</span>:<span class="comment"></span></div>
<div class="line"><a id="l00547" name="l00547"></a><span class="lineno">  547</span><span class="comment">  /// Keep a pointer to the AArch64Subtarget around so that we can</span></div>
<div class="line"><a id="l00548" name="l00548"></a><span class="lineno">  548</span><span class="comment">  /// make the right decision when generating code for different targets.</span></div>
<div class="line"><a id="l00549" name="l00549"></a><span class="lineno">  549</span><span class="comment"></span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1AArch64Subtarget.html">AArch64Subtarget</a> *Subtarget;</div>
<div class="line"><a id="l00550" name="l00550"></a><span class="lineno">  550</span> </div>
<div class="line"><a id="l00551" name="l00551"></a><span class="lineno">  551</span>  <span class="keywordtype">bool</span> isExtFreeImpl(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1Instruction.html">Instruction</a> *Ext) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00552" name="l00552"></a><span class="lineno">  552</span> </div>
<div class="line"><a id="l00553" name="l00553"></a><span class="lineno">  553</span>  <span class="keywordtype">void</span> addTypeForNEON(<a class="code hl_class" href="classllvm_1_1MVT.html">MVT</a> VT, <a class="code hl_class" href="classllvm_1_1MVT.html">MVT</a> PromotedBitwiseVT);</div>
<div class="line"><a id="l00554" name="l00554"></a><span class="lineno">  554</span>  <span class="keywordtype">void</span> addDRTypeForNEON(<a class="code hl_class" href="classllvm_1_1MVT.html">MVT</a> VT);</div>
<div class="line"><a id="l00555" name="l00555"></a><span class="lineno">  555</span>  <span class="keywordtype">void</span> addQRTypeForNEON(<a class="code hl_class" href="classllvm_1_1MVT.html">MVT</a> VT);</div>
<div class="line"><a id="l00556" name="l00556"></a><span class="lineno">  556</span> </div>
<div class="line"><a id="l00557" name="l00557"></a><span class="lineno">  557</span>  <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> LowerFormalArguments(<a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> Chain, <a class="code hl_class" href="classunsigned.html">CallingConv::ID</a> CallConv,</div>
<div class="line"><a id="l00558" name="l00558"></a><span class="lineno">  558</span>                               <span class="keywordtype">bool</span> isVarArg,</div>
<div class="line"><a id="l00559" name="l00559"></a><span class="lineno">  559</span>                               <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;ISD::InputArg&gt;</a> &amp;Ins,</div>
<div class="line"><a id="l00560" name="l00560"></a><span class="lineno">  560</span>                               <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;DL, <a class="code hl_class" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG,</div>
<div class="line"><a id="l00561" name="l00561"></a><span class="lineno">  561</span>                               <a class="code hl_class" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;SDValue&gt;</a> &amp;InVals) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00562" name="l00562"></a><span class="lineno">  562</span> </div>
<div class="line"><a id="l00563" name="l00563"></a><span class="lineno">  563</span>  <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> LowerCall(CallLoweringInfo &amp; <span class="comment">/*CLI*/</span>,</div>
<div class="line"><a id="l00564" name="l00564"></a><span class="lineno">  564</span>                    <a class="code hl_class" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;SDValue&gt;</a> &amp;InVals) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00565" name="l00565"></a><span class="lineno">  565</span> </div>
<div class="line"><a id="l00566" name="l00566"></a><span class="lineno">  566</span>  <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> LowerCallResult(<a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> Chain, <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> InFlag,</div>
<div class="line"><a id="l00567" name="l00567"></a><span class="lineno">  567</span>                          <a class="code hl_class" href="classunsigned.html">CallingConv::ID</a> CallConv, <span class="keywordtype">bool</span> isVarArg,</div>
<div class="line"><a id="l00568" name="l00568"></a><span class="lineno">  568</span>                          <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;ISD::InputArg&gt;</a> &amp;Ins,</div>
<div class="line"><a id="l00569" name="l00569"></a><span class="lineno">  569</span>                          <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;DL, <a class="code hl_class" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG,</div>
<div class="line"><a id="l00570" name="l00570"></a><span class="lineno">  570</span>                          <a class="code hl_class" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;SDValue&gt;</a> &amp;InVals, <span class="keywordtype">bool</span> isThisReturn,</div>
<div class="line"><a id="l00571" name="l00571"></a><span class="lineno">  571</span>                          <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> ThisVal) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00572" name="l00572"></a><span class="lineno">  572</span> </div>
<div class="line"><a id="l00573" name="l00573"></a><span class="lineno">  573</span>  <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> LowerSTORE(<a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code hl_class" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00574" name="l00574"></a><span class="lineno">  574</span> </div>
<div class="line"><a id="l00575" name="l00575"></a><span class="lineno">  575</span>  <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> LowerINTRINSIC_WO_CHAIN(<a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code hl_class" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00576" name="l00576"></a><span class="lineno">  576</span> </div>
<div class="line"><a id="l00577" name="l00577"></a><span class="lineno">  577</span>  <span class="keywordtype">bool</span> isEligibleForTailCallOptimization(</div>
<div class="line"><a id="l00578" name="l00578"></a><span class="lineno">  578</span>      <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code hl_variable" href="AMDGPULibCalls_8cpp.html#a537c835c34f0b44b6ad2696643754390">Callee</a>, <a class="code hl_class" href="classunsigned.html">CallingConv::ID</a> CalleeCC, <span class="keywordtype">bool</span> isVarArg,</div>
<div class="line"><a id="l00579" name="l00579"></a><span class="lineno">  579</span>      <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;ISD::OutputArg&gt;</a> &amp;Outs,</div>
<div class="line"><a id="l00580" name="l00580"></a><span class="lineno">  580</span>      <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;SDValue&gt;</a> &amp;OutVals,</div>
<div class="line"><a id="l00581" name="l00581"></a><span class="lineno">  581</span>      <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;ISD::InputArg&gt;</a> &amp;Ins, <a class="code hl_class" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00582" name="l00582"></a><span class="lineno">  582</span><span class="comment"></span> </div>
<div class="line"><a id="l00583" name="l00583"></a><span class="lineno">  583</span><span class="comment">  /// Finds the incoming stack arguments which overlap the given fixed stack</span></div>
<div class="line"><a id="l00584" name="l00584"></a><span class="lineno">  584</span><span class="comment">  /// object and incorporates their load into the current chain. This prevents</span></div>
<div class="line"><a id="l00585" name="l00585"></a><span class="lineno">  585</span><span class="comment">  /// an upcoming store from clobbering the stack argument before it&#39;s used.</span></div>
<div class="line"><a id="l00586" name="l00586"></a><span class="lineno">  586</span><span class="comment"></span>  <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> addTokenForArgument(<a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> Chain, <a class="code hl_class" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG,</div>
<div class="line"><a id="l00587" name="l00587"></a><span class="lineno">  587</span>                              <a class="code hl_class" href="classllvm_1_1MachineFrameInfo.html">MachineFrameInfo</a> &amp;MFI, <span class="keywordtype">int</span> ClobberedFI) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00588" name="l00588"></a><span class="lineno">  588</span> </div>
<div class="line"><a id="l00589" name="l00589"></a><span class="lineno">  589</span>  <span class="keywordtype">bool</span> DoesCalleeRestoreStack(<a class="code hl_class" href="classunsigned.html">CallingConv::ID</a> CallCC, <span class="keywordtype">bool</span> TailCallOpt) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00590" name="l00590"></a><span class="lineno">  590</span> </div>
<div class="line"><a id="l00591" name="l00591"></a><span class="lineno">  591</span>  <span class="keywordtype">void</span> saveVarArgRegisters(<a class="code hl_class" href="classllvm_1_1CCState.html">CCState</a> &amp;CCInfo, <a class="code hl_class" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;DL,</div>
<div class="line"><a id="l00592" name="l00592"></a><span class="lineno">  592</span>                           <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Chain) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00593" name="l00593"></a><span class="lineno">  593</span> </div>
<div class="line"><a id="l00594" name="l00594"></a><span class="lineno">  594</span>  <span class="keywordtype">bool</span> CanLowerReturn(<a class="code hl_class" href="classunsigned.html">CallingConv::ID</a> CallConv, <a class="code hl_class" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF,</div>
<div class="line"><a id="l00595" name="l00595"></a><span class="lineno">  595</span>                      <span class="keywordtype">bool</span> isVarArg,</div>
<div class="line"><a id="l00596" name="l00596"></a><span class="lineno">  596</span>                      <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;ISD::OutputArg&gt;</a> &amp;Outs,</div>
<div class="line"><a id="l00597" name="l00597"></a><span class="lineno">  597</span>                      <a class="code hl_class" href="classllvm_1_1LLVMContext.html">LLVMContext</a> &amp;<a class="code hl_variable" href="NVVMIntrRange_8cpp.html#afad351d7bf10ac0446b64e7827634e94">Context</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00598" name="l00598"></a><span class="lineno">  598</span> </div>
<div class="line"><a id="l00599" name="l00599"></a><span class="lineno">  599</span>  <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> LowerReturn(<a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> Chain, <a class="code hl_class" href="classunsigned.html">CallingConv::ID</a> CallConv, <span class="keywordtype">bool</span> isVarArg,</div>
<div class="line"><a id="l00600" name="l00600"></a><span class="lineno">  600</span>                      <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;ISD::OutputArg&gt;</a> &amp;Outs,</div>
<div class="line"><a id="l00601" name="l00601"></a><span class="lineno">  601</span>                      <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;SDValue&gt;</a> &amp;OutVals, <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;DL,</div>
<div class="line"><a id="l00602" name="l00602"></a><span class="lineno">  602</span>                      <a class="code hl_class" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00603" name="l00603"></a><span class="lineno">  603</span> </div>
<div class="line"><a id="l00604" name="l00604"></a><span class="lineno">  604</span>  <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> getTargetNode(<a class="code hl_class" href="classllvm_1_1GlobalAddressSDNode.html">GlobalAddressSDNode</a> *<a class="code hl_define" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="code hl_struct" href="structllvm_1_1EVT.html">EVT</a> Ty, <a class="code hl_class" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG,</div>
<div class="line"><a id="l00605" name="l00605"></a><span class="lineno">  605</span>                        <span class="keywordtype">unsigned</span> Flag) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00606" name="l00606"></a><span class="lineno">  606</span>  <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> getTargetNode(<a class="code hl_class" href="classllvm_1_1JumpTableSDNode.html">JumpTableSDNode</a> *<a class="code hl_define" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="code hl_struct" href="structllvm_1_1EVT.html">EVT</a> Ty, <a class="code hl_class" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG,</div>
<div class="line"><a id="l00607" name="l00607"></a><span class="lineno">  607</span>                        <span class="keywordtype">unsigned</span> Flag) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00608" name="l00608"></a><span class="lineno">  608</span>  <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> getTargetNode(<a class="code hl_class" href="classllvm_1_1ConstantPoolSDNode.html">ConstantPoolSDNode</a> *<a class="code hl_define" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="code hl_struct" href="structllvm_1_1EVT.html">EVT</a> Ty, <a class="code hl_class" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG,</div>
<div class="line"><a id="l00609" name="l00609"></a><span class="lineno">  609</span>                        <span class="keywordtype">unsigned</span> Flag) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00610" name="l00610"></a><span class="lineno">  610</span>  <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> getTargetNode(<a class="code hl_class" href="classllvm_1_1BlockAddressSDNode.html">BlockAddressSDNode</a> *<a class="code hl_define" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="code hl_struct" href="structllvm_1_1EVT.html">EVT</a> Ty, <a class="code hl_class" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG,</div>
<div class="line"><a id="l00611" name="l00611"></a><span class="lineno">  611</span>                        <span class="keywordtype">unsigned</span> Flag) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00612" name="l00612"></a><span class="lineno">  612</span>  <span class="keyword">template</span> &lt;<span class="keyword">class</span> NodeTy&gt;</div>
<div class="line"><a id="l00613" name="l00613"></a><span class="lineno">  613</span>  <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> getGOT(NodeTy *<a class="code hl_define" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="code hl_class" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <span class="keywordtype">unsigned</span> Flags = 0) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00614" name="l00614"></a><span class="lineno">  614</span>  <span class="keyword">template</span> &lt;<span class="keyword">class</span> NodeTy&gt;</div>
<div class="line"><a id="l00615" name="l00615"></a><span class="lineno">  615</span>  <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> getAddrLarge(NodeTy *<a class="code hl_define" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="code hl_class" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <span class="keywordtype">unsigned</span> Flags = 0) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00616" name="l00616"></a><span class="lineno">  616</span>  <span class="keyword">template</span> &lt;<span class="keyword">class</span> NodeTy&gt;</div>
<div class="line"><a id="l00617" name="l00617"></a><span class="lineno">  617</span>  <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> getAddr(NodeTy *<a class="code hl_define" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="code hl_class" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <span class="keywordtype">unsigned</span> Flags = 0) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00618" name="l00618"></a><span class="lineno">  618</span>  <span class="keyword">template</span> &lt;<span class="keyword">class</span> NodeTy&gt;</div>
<div class="line"><a id="l00619" name="l00619"></a><span class="lineno">  619</span>  <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> getAddrTiny(NodeTy *<a class="code hl_define" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="code hl_class" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <span class="keywordtype">unsigned</span> Flags = 0) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00620" name="l00620"></a><span class="lineno">  620</span>  <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> LowerADDROFRETURNADDR(<a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code hl_class" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00621" name="l00621"></a><span class="lineno">  621</span>  <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> LowerGlobalAddress(<a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code hl_class" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00622" name="l00622"></a><span class="lineno">  622</span>  <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> LowerGlobalTLSAddress(<a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code hl_class" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00623" name="l00623"></a><span class="lineno">  623</span>  <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> LowerDarwinGlobalTLSAddress(<a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code hl_class" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00624" name="l00624"></a><span class="lineno">  624</span>  <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> LowerELFGlobalTLSAddress(<a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code hl_class" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00625" name="l00625"></a><span class="lineno">  625</span>  <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> LowerELFTLSDescCallSeq(<a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> SymAddr, <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;DL,</div>
<div class="line"><a id="l00626" name="l00626"></a><span class="lineno">  626</span>                                 <a class="code hl_class" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00627" name="l00627"></a><span class="lineno">  627</span>  <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> LowerWindowsGlobalTLSAddress(<a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code hl_class" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00628" name="l00628"></a><span class="lineno">  628</span>  <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> LowerSETCC(<a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code hl_class" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00629" name="l00629"></a><span class="lineno">  629</span>  <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> LowerBR_CC(<a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code hl_class" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00630" name="l00630"></a><span class="lineno">  630</span>  <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> LowerSELECT(<a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code hl_class" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00631" name="l00631"></a><span class="lineno">  631</span>  <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> LowerSELECT_CC(<a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code hl_class" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00632" name="l00632"></a><span class="lineno">  632</span>  <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> LowerSELECT_CC(<a class="code hl_enumeration" href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07">ISD::CondCode</a> CC, <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> LHS, <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> RHS,</div>
<div class="line"><a id="l00633" name="l00633"></a><span class="lineno">  633</span>                         <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> TVal, <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> FVal, <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;dl,</div>
<div class="line"><a id="l00634" name="l00634"></a><span class="lineno">  634</span>                         <a class="code hl_class" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00635" name="l00635"></a><span class="lineno">  635</span>  <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> LowerJumpTable(<a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code hl_class" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00636" name="l00636"></a><span class="lineno">  636</span>  <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> LowerBR_JT(<a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code hl_class" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00637" name="l00637"></a><span class="lineno">  637</span>  <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> LowerConstantPool(<a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code hl_class" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00638" name="l00638"></a><span class="lineno">  638</span>  <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> LowerBlockAddress(<a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code hl_class" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00639" name="l00639"></a><span class="lineno">  639</span>  <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> LowerAAPCS_VASTART(<a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code hl_class" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00640" name="l00640"></a><span class="lineno">  640</span>  <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> LowerDarwin_VASTART(<a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code hl_class" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00641" name="l00641"></a><span class="lineno">  641</span>  <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> LowerWin64_VASTART(<a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code hl_class" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00642" name="l00642"></a><span class="lineno">  642</span>  <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> LowerVASTART(<a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code hl_class" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00643" name="l00643"></a><span class="lineno">  643</span>  <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> LowerVACOPY(<a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code hl_class" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00644" name="l00644"></a><span class="lineno">  644</span>  <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> LowerVAARG(<a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code hl_class" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00645" name="l00645"></a><span class="lineno">  645</span>  <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> LowerFRAMEADDR(<a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code hl_class" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00646" name="l00646"></a><span class="lineno">  646</span>  <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> LowerSPONENTRY(<a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code hl_class" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00647" name="l00647"></a><span class="lineno">  647</span>  <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> LowerRETURNADDR(<a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code hl_class" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00648" name="l00648"></a><span class="lineno">  648</span>  <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> LowerFLT_ROUNDS_(<a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code hl_class" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00649" name="l00649"></a><span class="lineno">  649</span>  <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> LowerINSERT_VECTOR_ELT(<a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code hl_class" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00650" name="l00650"></a><span class="lineno">  650</span>  <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> LowerEXTRACT_VECTOR_ELT(<a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code hl_class" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00651" name="l00651"></a><span class="lineno">  651</span>  <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> LowerSCALAR_TO_VECTOR(<a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code hl_class" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00652" name="l00652"></a><span class="lineno">  652</span>  <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> LowerBUILD_VECTOR(<a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code hl_class" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00653" name="l00653"></a><span class="lineno">  653</span>  <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> LowerVECTOR_SHUFFLE(<a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code hl_class" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00654" name="l00654"></a><span class="lineno">  654</span>  <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> LowerEXTRACT_SUBVECTOR(<a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code hl_class" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00655" name="l00655"></a><span class="lineno">  655</span>  <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> LowerVectorSRA_SRL_SHL(<a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code hl_class" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00656" name="l00656"></a><span class="lineno">  656</span>  <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> LowerShiftLeftParts(<a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code hl_class" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00657" name="l00657"></a><span class="lineno">  657</span>  <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> LowerShiftRightParts(<a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code hl_class" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00658" name="l00658"></a><span class="lineno">  658</span>  <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> LowerVSETCC(<a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code hl_class" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00659" name="l00659"></a><span class="lineno">  659</span>  <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> LowerCTPOP(<a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code hl_class" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00660" name="l00660"></a><span class="lineno">  660</span>  <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> LowerF128Call(<a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code hl_class" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG,</div>
<div class="line"><a id="l00661" name="l00661"></a><span class="lineno">  661</span>                        <a class="code hl_enumeration" href="namespacellvm_1_1RTLIB.html#a50a0bab21f1d14a86a1483ec283e4447">RTLIB::Libcall</a> Call) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00662" name="l00662"></a><span class="lineno">  662</span>  <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> LowerFCOPYSIGN(<a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code hl_class" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00663" name="l00663"></a><span class="lineno">  663</span>  <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> LowerFP_EXTEND(<a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code hl_class" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00664" name="l00664"></a><span class="lineno">  664</span>  <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> LowerFP_ROUND(<a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code hl_class" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00665" name="l00665"></a><span class="lineno">  665</span>  <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> LowerVectorFP_TO_INT(<a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code hl_class" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00666" name="l00666"></a><span class="lineno">  666</span>  <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> LowerFP_TO_INT(<a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code hl_class" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00667" name="l00667"></a><span class="lineno">  667</span>  <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> LowerINT_TO_FP(<a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code hl_class" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00668" name="l00668"></a><span class="lineno">  668</span>  <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> LowerVectorOR(<a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code hl_class" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00669" name="l00669"></a><span class="lineno">  669</span>  <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> LowerCONCAT_VECTORS(<a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code hl_class" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00670" name="l00670"></a><span class="lineno">  670</span>  <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> LowerFSINCOS(<a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code hl_class" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00671" name="l00671"></a><span class="lineno">  671</span>  <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> LowerVECREDUCE(<a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code hl_class" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00672" name="l00672"></a><span class="lineno">  672</span>  <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> LowerATOMIC_LOAD_SUB(<a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code hl_class" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00673" name="l00673"></a><span class="lineno">  673</span>  <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> LowerATOMIC_LOAD_AND(<a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code hl_class" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00674" name="l00674"></a><span class="lineno">  674</span>  <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> LowerDYNAMIC_STACKALLOC(<a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code hl_class" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00675" name="l00675"></a><span class="lineno">  675</span>  <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> LowerWindowsDYNAMIC_STACKALLOC(<a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> Chain,</div>
<div class="line"><a id="l00676" name="l00676"></a><span class="lineno">  676</span>                                         <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> &amp;<a class="code hl_variable" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a>,</div>
<div class="line"><a id="l00677" name="l00677"></a><span class="lineno">  677</span>                                         <a class="code hl_class" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00678" name="l00678"></a><span class="lineno">  678</span> </div>
<div class="line"><a id="l00679" name="l00679"></a><span class="lineno">  679</span>  <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> BuildSDIVPow2(<a class="code hl_class" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="code hl_define" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1APInt.html">APInt</a> &amp;Divisor, <a class="code hl_class" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG,</div>
<div class="line"><a id="l00680" name="l00680"></a><span class="lineno">  680</span>                        <a class="code hl_class" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;SDNode *&gt;</a> &amp;Created) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00681" name="l00681"></a><span class="lineno">  681</span>  <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> getSqrtEstimate(<a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> Operand, <a class="code hl_class" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <span class="keywordtype">int</span> <a class="code hl_enumvalue" href="classllvm_1_1TargetLoweringBase.html#a0cbb26a6b04c9a328e0e0966881da33fa8e243db2e3806dcf4997c408a355ddfc">Enabled</a>,</div>
<div class="line"><a id="l00682" name="l00682"></a><span class="lineno">  682</span>                          <span class="keywordtype">int</span> &amp;ExtraSteps, <span class="keywordtype">bool</span> &amp;UseOneConst,</div>
<div class="line"><a id="l00683" name="l00683"></a><span class="lineno">  683</span>                          <span class="keywordtype">bool</span> Reciprocal) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00684" name="l00684"></a><span class="lineno">  684</span>  <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> getRecipEstimate(<a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> Operand, <a class="code hl_class" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <span class="keywordtype">int</span> <a class="code hl_enumvalue" href="classllvm_1_1TargetLoweringBase.html#a0cbb26a6b04c9a328e0e0966881da33fa8e243db2e3806dcf4997c408a355ddfc">Enabled</a>,</div>
<div class="line"><a id="l00685" name="l00685"></a><span class="lineno">  685</span>                           <span class="keywordtype">int</span> &amp;ExtraSteps) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00686" name="l00686"></a><span class="lineno">  686</span>  <span class="keywordtype">unsigned</span> combineRepeatedFPDivisors() <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00687" name="l00687"></a><span class="lineno">  687</span> </div>
<div class="line"><a id="l00688" name="l00688"></a><span class="lineno">  688</span>  <a class="code hl_enumeration" href="classllvm_1_1TargetLowering.html#a0b0176781cd4fd9f45cc739f1d007116">ConstraintType</a> getConstraintType(<a class="code hl_class" href="classllvm_1_1StringRef.html">StringRef</a> Constraint) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00689" name="l00689"></a><span class="lineno">  689</span>  <span class="keywordtype">unsigned</span> getRegisterByName(<span class="keyword">const</span> <span class="keywordtype">char</span>* RegName, <a class="code hl_struct" href="structllvm_1_1EVT.html">EVT</a> VT,</div>
<div class="line"><a id="l00690" name="l00690"></a><span class="lineno">  690</span>                             <a class="code hl_class" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00691" name="l00691"></a><span class="lineno">  691</span><span class="comment"></span> </div>
<div class="line"><a id="l00692" name="l00692"></a><span class="lineno">  692</span><span class="comment">  /// Examine constraint string and operand type and determine a weight value.</span></div>
<div class="line"><a id="l00693" name="l00693"></a><span class="lineno">  693</span><span class="comment">  /// The operand object must already have been set up with the operand type.</span></div>
<div class="line"><a id="l00694" name="l00694"></a><span class="lineno">  694</span><span class="comment"></span>  <a class="code hl_enumeration" href="classllvm_1_1TargetLowering.html#a7f5cab5437026605269663cda7389abc">ConstraintWeight</a></div>
<div class="line"><a id="l00695" name="l00695"></a><span class="lineno">  695</span>  getSingleConstraintMatchWeight(AsmOperandInfo &amp;<a class="code hl_variable" href="LazyValueInfo_8cpp.html#add11cb1bc38847ce70e526af765dcce7">info</a>,</div>
<div class="line"><a id="l00696" name="l00696"></a><span class="lineno">  696</span>                                 <span class="keyword">const</span> <span class="keywordtype">char</span> *constraint) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00697" name="l00697"></a><span class="lineno">  697</span> </div>
<div class="line"><a id="l00698" name="l00698"></a><span class="lineno">  698</span>  std::pair&lt;unsigned, const TargetRegisterClass *&gt;</div>
<div class="line"><a id="l00699" name="l00699"></a><span class="lineno">  699</span>  getRegForInlineAsmConstraint(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *<a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>,</div>
<div class="line"><a id="l00700" name="l00700"></a><span class="lineno">  700</span>                               <a class="code hl_class" href="classllvm_1_1StringRef.html">StringRef</a> Constraint, <a class="code hl_class" href="classllvm_1_1MVT.html">MVT</a> VT) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00701" name="l00701"></a><span class="lineno">  701</span> </div>
<div class="line"><a id="l00702" name="l00702"></a><span class="lineno">  702</span>  <span class="keyword">const</span> <span class="keywordtype">char</span> *LowerXConstraint(<a class="code hl_struct" href="structllvm_1_1EVT.html">EVT</a> ConstraintVT) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00703" name="l00703"></a><span class="lineno">  703</span> </div>
<div class="line"><a id="l00704" name="l00704"></a><span class="lineno">  704</span>  <span class="keywordtype">void</span> LowerAsmOperandForConstraint(<a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> Op, std::string &amp;Constraint,</div>
<div class="line"><a id="l00705" name="l00705"></a><span class="lineno">  705</span>                                    std::vector&lt;SDValue&gt; &amp;Ops,</div>
<div class="line"><a id="l00706" name="l00706"></a><span class="lineno">  706</span>                                    <a class="code hl_class" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00707" name="l00707"></a><span class="lineno">  707</span> </div>
<div class="line"><a id="l00708" name="l00708"></a><span class="lineno">  708</span>  <span class="keywordtype">unsigned</span> getInlineAsmMemConstraint(<a class="code hl_class" href="classllvm_1_1StringRef.html">StringRef</a> ConstraintCode)<span class="keyword"> const override </span>{</div>
<div class="line"><a id="l00709" name="l00709"></a><span class="lineno">  709</span>    <span class="keywordflow">if</span> (ConstraintCode == <span class="stringliteral">&quot;Q&quot;</span>)</div>
<div class="line"><a id="l00710" name="l00710"></a><span class="lineno">  710</span>      <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="classllvm_1_1InlineAsm.html#a8c7e4d51b9ca93f4f3a8d98084cd09e6a2537727b3f0b8b545a1180bfa088ff70">InlineAsm::Constraint_Q</a>;</div>
<div class="line"><a id="l00711" name="l00711"></a><span class="lineno">  711</span>    <span class="comment">// FIXME: clang has code for &#39;Ump&#39;, &#39;Utf&#39;, &#39;Usa&#39;, and &#39;Ush&#39; but these are</span></div>
<div class="line"><a id="l00712" name="l00712"></a><span class="lineno">  712</span>    <span class="comment">//        followed by llvm_unreachable so we&#39;ll leave them unimplemented in</span></div>
<div class="line"><a id="l00713" name="l00713"></a><span class="lineno">  713</span>    <span class="comment">//        the backend for now.</span></div>
<div class="line"><a id="l00714" name="l00714"></a><span class="lineno">  714</span>    <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1TargetLowering.html#a81c2ce31f2561bc76682f4a76f1ba0f0">TargetLowering::getInlineAsmMemConstraint</a>(ConstraintCode);</div>
<div class="line"><a id="l00715" name="l00715"></a><span class="lineno">  715</span>  }</div>
<div class="line"><a id="l00716" name="l00716"></a><span class="lineno">  716</span> </div>
<div class="line"><a id="l00717" name="l00717"></a><span class="lineno">  717</span>  <span class="keywordtype">bool</span> isUsedByReturnOnly(SDNode *<a class="code hl_define" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, SDValue &amp;Chain) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00718" name="l00718"></a><span class="lineno">  718</span>  <span class="keywordtype">bool</span> mayBeEmittedAsTailCall(<span class="keyword">const</span> CallInst *CI) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00719" name="l00719"></a><span class="lineno">  719</span>  <span class="keywordtype">bool</span> getIndexedAddressParts(SDNode *Op, SDValue &amp;Base, SDValue &amp;Offset,</div>
<div class="line"><a id="l00720" name="l00720"></a><span class="lineno">  720</span>                              <a class="code hl_enumeration" href="namespacellvm_1_1ISD.html#abee7ecb577fcade34eb16ccb7f503e31">ISD::MemIndexedMode</a> &amp;AM, <span class="keywordtype">bool</span> &amp;IsInc,</div>
<div class="line"><a id="l00721" name="l00721"></a><span class="lineno">  721</span>                              SelectionDAG &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00722" name="l00722"></a><span class="lineno">  722</span>  <span class="keywordtype">bool</span> getPreIndexedAddressParts(SDNode *<a class="code hl_define" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, SDValue &amp;Base, SDValue &amp;Offset,</div>
<div class="line"><a id="l00723" name="l00723"></a><span class="lineno">  723</span>                                 <a class="code hl_enumeration" href="namespacellvm_1_1ISD.html#abee7ecb577fcade34eb16ccb7f503e31">ISD::MemIndexedMode</a> &amp;AM,</div>
<div class="line"><a id="l00724" name="l00724"></a><span class="lineno">  724</span>                                 SelectionDAG &amp;DAG) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00725" name="l00725"></a><span class="lineno">  725</span>  <span class="keywordtype">bool</span> getPostIndexedAddressParts(SDNode *<a class="code hl_define" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, SDNode *Op, SDValue &amp;Base,</div>
<div class="line"><a id="l00726" name="l00726"></a><span class="lineno">  726</span>                                  SDValue &amp;Offset, <a class="code hl_enumeration" href="namespacellvm_1_1ISD.html#abee7ecb577fcade34eb16ccb7f503e31">ISD::MemIndexedMode</a> &amp;AM,</div>
<div class="line"><a id="l00727" name="l00727"></a><span class="lineno">  727</span>                                  SelectionDAG &amp;DAG) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00728" name="l00728"></a><span class="lineno">  728</span> </div>
<div class="line"><a id="l00729" name="l00729"></a><span class="lineno">  729</span>  <span class="keywordtype">void</span> ReplaceNodeResults(SDNode *<a class="code hl_define" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, SmallVectorImpl&lt;SDValue&gt; &amp;<a class="code hl_variable" href="AliasAnalysis_8cpp.html#a7e344cff0feadf0b02223fee63cc7475">Results</a>,</div>
<div class="line"><a id="l00730" name="l00730"></a><span class="lineno">  730</span>                          SelectionDAG &amp;DAG) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00731" name="l00731"></a><span class="lineno">  731</span> </div>
<div class="line"><a id="l00732" name="l00732"></a><span class="lineno">  732</span>  <span class="keywordtype">bool</span> shouldNormalizeToSelectSequence(LLVMContext &amp;, EVT) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00733" name="l00733"></a><span class="lineno">  733</span> </div>
<div class="line"><a id="l00734" name="l00734"></a><span class="lineno">  734</span>  <span class="keywordtype">void</span> finalizeLowering(MachineFunction &amp;MF) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00735" name="l00735"></a><span class="lineno">  735</span>};</div>
<div class="line"><a id="l00736" name="l00736"></a><span class="lineno">  736</span> </div>
<div class="line"><a id="l00737" name="l00737"></a><span class="lineno">  737</span><span class="keyword">namespace </span>AArch64 {</div>
<div class="line"><a id="l00738" name="l00738"></a><span class="lineno">  738</span>FastISel *<a class="code hl_function" href="namespacellvm_1_1AArch64.html#ad6a46b5fa0c0be4df0f957b751654025">createFastISel</a>(FunctionLoweringInfo &amp;funcInfo,</div>
<div class="line"><a id="l00739" name="l00739"></a><span class="lineno">  739</span>                         <span class="keyword">const</span> TargetLibraryInfo *libInfo);</div>
<div class="line"><a id="l00740" name="l00740"></a><span class="lineno">  740</span>} <span class="comment">// end namespace AArch64</span></div>
<div class="line"><a id="l00741" name="l00741"></a><span class="lineno">  741</span> </div>
<div class="line"><a id="l00742" name="l00742"></a><span class="lineno">  742</span>} <span class="comment">// end namespace llvm</span></div>
<div class="line"><a id="l00743" name="l00743"></a><span class="lineno">  743</span> </div>
<div class="line"><a id="l00744" name="l00744"></a><span class="lineno">  744</span><span class="preprocessor">#endif</span></div>
<div class="ttc" id="aAArch64_8h_html"><div class="ttname"><a href="AArch64_8h.html">AArch64.h</a></div></div>
<div class="ttc" id="aAMDGPULibCalls_8cpp_html_a537c835c34f0b44b6ad2696643754390"><div class="ttname"><a href="AMDGPULibCalls_8cpp.html#a537c835c34f0b44b6ad2696643754390">Callee</a></div><div class="ttdeci">amdgpu Simplify well known AMD library false FunctionCallee Callee</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPULibCalls_8cpp_source.html#l00230">AMDGPULibCalls.cpp:230</a></div></div>
<div class="ttc" id="aAliasAnalysis_8cpp_html_a7e344cff0feadf0b02223fee63cc7475"><div class="ttname"><a href="AliasAnalysis_8cpp.html#a7e344cff0feadf0b02223fee63cc7475">Results</a></div><div class="ttdeci">Function Alias Analysis Results</div><div class="ttdef"><b>Definition:</b> <a href="AliasAnalysis_8cpp_source.html#l00765">AliasAnalysis.cpp:765</a></div></div>
<div class="ttc" id="aCSEInfo_8cpp_html_a75f8a8519c2c9b30e7c06dc5e256fffa"><div class="ttname"><a href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a></div><div class="ttdeci">Analysis containing CSE Info</div><div class="ttdef"><b>Definition:</b> <a href="CSEInfo_8cpp_source.html#l00021">CSEInfo.cpp:21</a></div></div>
<div class="ttc" id="aCallingConvLower_8h_html"><div class="ttname"><a href="CallingConvLower_8h.html">CallingConvLower.h</a></div></div>
<div class="ttc" id="aCallingConv_8h_html"><div class="ttname"><a href="CallingConv_8h.html">CallingConv.h</a></div></div>
<div class="ttc" id="aIRTranslator_8cpp_html_abe44dfdea65b4f7e11e0a608ab708b76"><div class="ttname"><a href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a></div><div class="ttdeci">IRTranslator LLVM IR MI</div><div class="ttdef"><b>Definition:</b> <a href="IRTranslator_8cpp_source.html#l00091">IRTranslator.cpp:91</a></div></div>
<div class="ttc" id="aIR_2Instruction_8h_html"><div class="ttname"><a href="IR_2Instruction_8h.html">Instruction.h</a></div></div>
<div class="ttc" id="aLazyValueInfo_8cpp_html_add11cb1bc38847ce70e526af765dcce7"><div class="ttname"><a href="LazyValueInfo_8cpp.html#add11cb1bc38847ce70e526af765dcce7">info</a></div><div class="ttdeci">lazy value info</div><div class="ttdef"><b>Definition:</b> <a href="LazyValueInfo_8cpp_source.html#l00054">LazyValueInfo.cpp:54</a></div></div>
<div class="ttc" id="aMD5_8cpp_html_ac0eafdc9ee161b71e7af98af736952fd"><div class="ttname"><a href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a></div><div class="ttdeci">#define I(x, y, z)</div><div class="ttdef"><b>Definition:</b> <a href="MD5_8cpp_source.html#l00058">MD5.cpp:58</a></div></div>
<div class="ttc" id="aMSP430Disassembler_8cpp_html_abf132b4ad93f3557cd3956577592ba68"><div class="ttname"><a href="MSP430Disassembler_8cpp.html#abf132b4ad93f3557cd3956577592ba68">AddrMode</a></div><div class="ttdeci">AddrMode</div><div class="ttdef"><b>Definition:</b> <a href="MSP430Disassembler_8cpp_source.html#l00146">MSP430Disassembler.cpp:146</a></div></div>
<div class="ttc" id="aMachineSink_8cpp_html_a0f36ed1bc17fc1aa97fe291c439a0698"><div class="ttname"><a href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a></div><div class="ttdeci">unsigned const TargetRegisterInfo * TRI</div><div class="ttdef"><b>Definition:</b> <a href="MachineSink_8cpp_source.html#l00978">MachineSink.cpp:978</a></div></div>
<div class="ttc" id="aNVVMIntrRange_8cpp_html_afad351d7bf10ac0446b64e7827634e94"><div class="ttname"><a href="NVVMIntrRange_8cpp.html#afad351d7bf10ac0446b64e7827634e94">Context</a></div><div class="ttdeci">LLVMContext &amp; Context</div><div class="ttdef"><b>Definition:</b> <a href="NVVMIntrRange_8cpp_source.html#l00071">NVVMIntrRange.cpp:71</a></div></div>
<div class="ttc" id="aOcamlGCPrinter_8cpp_html_a93c84752b140ee7b31646fc34cfa0dc2"><div class="ttname"><a href="OcamlGCPrinter_8cpp.html#a93c84752b140ee7b31646fc34cfa0dc2">Y</a></div><div class="ttdeci">static GCMetadataPrinterRegistry::Add&lt; OcamlGCMetadataPrinter &gt; Y(&quot;ocaml&quot;, &quot;ocaml 3.10-compatible collector&quot;)</div></div>
<div class="ttc" id="aProfile_8cpp_html_a1f5ab05b3305a959d954b796c63807c4"><div class="ttname"><a href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a></div><div class="ttdeci">uint32_t Size</div><div class="ttdef"><b>Definition:</b> <a href="Profile_8cpp_source.html#l00046">Profile.cpp:46</a></div></div>
<div class="ttc" id="aSelectionDAG_8h_html"><div class="ttname"><a href="SelectionDAG_8h.html">SelectionDAG.h</a></div></div>
<div class="ttc" id="aTargetLowering_8h_html"><div class="ttname"><a href="TargetLowering_8h.html">TargetLowering.h</a></div><div class="ttdoc">This file describes how to lower LLVM code to machine code.</div></div>
<div class="ttc" id="aclassllvm_1_1AArch64Subtarget_html"><div class="ttname"><a href="classllvm_1_1AArch64Subtarget.html">llvm::AArch64Subtarget</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64Subtarget_8h_source.html#l00037">AArch64Subtarget.h:37</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64TargetLowering_html"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html">llvm::AArch64TargetLowering</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00246">AArch64ISelLowering.h:246</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64TargetLowering_html_a01cb590e9c05c3675fe75693d84b3120"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#a01cb590e9c05c3675fe75693d84b3120">llvm::AArch64TargetLowering::isTruncateFree</a></div><div class="ttdeci">bool isTruncateFree(Type *Ty1, Type *Ty2) const override</div><div class="ttdoc">Return true if it's free to truncate a value of type FromTy to type ToTy.</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l08188">AArch64ISelLowering.cpp:8188</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64TargetLowering_html_a049804b3fe8b5e8ddea9a1d2c15882b9"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#a049804b3fe8b5e8ddea9a1d2c15882b9">llvm::AArch64TargetLowering::supportSplitCSR</a></div><div class="ttdeci">bool supportSplitCSR(MachineFunction *MF) const override</div><div class="ttdoc">Return true if the target supports that a subset of CSRs for the given machine function is handled ex...</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00509">AArch64ISelLowering.h:509</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64TargetLowering_html_a0b5597ce1a7049500d0b30bef14951ca"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#a0b5597ce1a7049500d0b30bef14951ca">llvm::AArch64TargetLowering::isFPImmLegal</a></div><div class="ttdeci">bool isFPImmLegal(const APFloat &amp;Imm, EVT VT, bool ForCodeSize) const override</div><div class="ttdoc">Returns true if the target can instruction select the specified FP immediate natively.</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l05479">AArch64ISelLowering.cpp:5479</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64TargetLowering_html_a0e164fc66718d6244bcf698d24f245fb"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#a0e164fc66718d6244bcf698d24f245fb">llvm::AArch64TargetLowering::emitAtomicCmpXchgNoStoreLLBalance</a></div><div class="ttdeci">void emitAtomicCmpXchgNoStoreLLBalance(IRBuilder&lt;&gt; &amp;Builder) const override</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l11859">AArch64ISelLowering.cpp:11859</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64TargetLowering_html_a0fbf01eb21c5bbdac5ec8e8b6e33deca"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#a0fbf01eb21c5bbdac5ec8e8b6e33deca">llvm::AArch64TargetLowering::getOptimalMemOpType</a></div><div class="ttdeci">EVT getOptimalMemOpType(uint64_t Size, unsigned DstAlign, unsigned SrcAlign, bool IsMemset, bool ZeroMemset, bool MemcpyStrSrc, const AttributeList &amp;FuncAttributes) const override</div><div class="ttdoc">Returns the target specific optimal type for load and store operations as a result of memset,...</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l08721">AArch64ISelLowering.cpp:8721</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64TargetLowering_html_a15bcdc727d8a841f1bc89a276b7eab72"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#a15bcdc727d8a841f1bc89a276b7eab72">llvm::AArch64TargetLowering::initializeSplitCSR</a></div><div class="ttdeci">void initializeSplitCSR(MachineBasicBlock *Entry) const override</div><div class="ttdoc">Perform necessary initialization to handle a subset of CSRs explicitly via copies.</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l12006">AArch64ISelLowering.cpp:12006</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64TargetLowering_html_a16eb7e7dd4fd476ad2fa83cfb84c068d"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#a16eb7e7dd4fd476ad2fa83cfb84c068d">llvm::AArch64TargetLowering::computeKnownBitsForTargetNode</a></div><div class="ttdeci">void computeKnownBitsForTargetNode(const SDValue Op, KnownBits &amp;Known, const APInt &amp;DemandedElts, const SelectionDAG &amp;DAG, unsigned Depth=0) const override</div><div class="ttdoc">Determine which of the bits specified in Mask are known to be either zero or one and return them in t...</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l01018">AArch64ISelLowering.cpp:1018</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64TargetLowering_html_a17675bf9596afe087d90140ef0e52485"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#a17675bf9596afe087d90140ef0e52485">llvm::AArch64TargetLowering::hasAndNotCompare</a></div><div class="ttdeci">bool hasAndNotCompare(SDValue V) const override</div><div class="ttdoc">Return true if the target should transform: (X &amp; Y) == Y —&gt; (~X &amp; Y) == 0 (X &amp; Y) !...</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00469">AArch64ISelLowering.h:469</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64TargetLowering_html_a1885796ae6d5528e9544ad558881e46b"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#a1885796ae6d5528e9544ad558881e46b">llvm::AArch64TargetLowering::getPreferredVectorAction</a></div><div class="ttdeci">TargetLoweringBase::LegalizeTypeAction getPreferredVectorAction(MVT VT) const override</div><div class="ttdoc">Return the preferred vector type legalization action.</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l11763">AArch64ISelLowering.cpp:11763</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64TargetLowering_html_a1c7cb6b368ef7cba8da95f1f11ed4fc0"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#a1c7cb6b368ef7cba8da95f1f11ed4fc0">llvm::AArch64TargetLowering::isShuffleMaskLegal</a></div><div class="ttdeci">bool isShuffleMaskLegal(ArrayRef&lt; int &gt; M, EVT VT) const override</div><div class="ttdoc">Return true if the given shuffle mask can be codegen'd directly, or if it should be stack expanded.</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l07615">AArch64ISelLowering.cpp:7615</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64TargetLowering_html_a205e757ebb66d5477f9ec152d6adcf8b"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#a205e757ebb66d5477f9ec152d6adcf8b">llvm::AArch64TargetLowering::getVaListSizeInBits</a></div><div class="ttdeci">unsigned getVaListSizeInBits(const DataLayout &amp;DL) const override</div><div class="ttdoc">Returns the size of the platform's va_list object.</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l12076">AArch64ISelLowering.cpp:12076</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64TargetLowering_html_a22264d2e17fa86a9d507843efc39773f"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#a22264d2e17fa86a9d507843efc39773f">llvm::AArch64TargetLowering::hasPairedLoad</a></div><div class="ttdeci">bool hasPairedLoad(EVT LoadedType, unsigned &amp;RequiredAligment) const override</div><div class="ttdoc">Return true if the target supplies and combines to a paired load two loaded values of type LoadedType...</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l08420">AArch64ISelLowering.cpp:8420</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64TargetLowering_html_a23393317cdaeed97903d191dcc6c84f8"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#a23393317cdaeed97903d191dcc6c84f8">llvm::AArch64TargetLowering::insertCopiesSplitCSR</a></div><div class="ttdeci">void insertCopiesSplitCSR(MachineBasicBlock *Entry, const SmallVectorImpl&lt; MachineBasicBlock * &gt; &amp;Exits) const override</div><div class="ttdoc">Insert explicit copies in entry and exit blocks.</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l12012">AArch64ISelLowering.cpp:12012</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64TargetLowering_html_a275dd3f5c958278877ed597d1c521ed4"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#a275dd3f5c958278877ed597d1c521ed4">llvm::AArch64TargetLowering::shouldExpandAtomicStoreInIR</a></div><div class="ttdeci">bool shouldExpandAtomicStoreInIR(StoreInst *SI) const override</div><div class="ttdoc">Returns true if the given (atomic) store should be expanded by the IR-level AtomicExpand pass into an...</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l11776">AArch64ISelLowering.cpp:11776</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64TargetLowering_html_a2e98af128cc42b11bcaf1c1859c7b305"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#a2e98af128cc42b11bcaf1c1859c7b305">llvm::AArch64TargetLowering::getExceptionPointerRegister</a></div><div class="ttdeci">unsigned getExceptionPointerRegister(const Constant *PersonalityFn) const override</div><div class="ttdoc">If a physical register, this returns the register that receives the exception address on entry to an ...</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00431">AArch64ISelLowering.h:431</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64TargetLowering_html_a2ff36edf9b6249131b41200bdea5d399"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#a2ff36edf9b6249131b41200bdea5d399">llvm::AArch64TargetLowering::getScalingFactorCost</a></div><div class="ttdeci">int getScalingFactorCost(const DataLayout &amp;DL, const AddrMode &amp;AM, Type *Ty, unsigned AS) const override</div><div class="ttdoc">Return the cost of the scaling factor used in the addressing mode represented by AM for this target,...</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l08832">AArch64ISelLowering.cpp:8832</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64TargetLowering_html_a3b40229ffa0ce512148acc985d56136c"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#a3b40229ffa0ce512148acc985d56136c">llvm::AArch64TargetLowering::shouldConvertConstantLoadToIntImm</a></div><div class="ttdeci">bool shouldConvertConstantLoadToIntImm(const APInt &amp;Imm, Type *Ty) const override</div><div class="ttdoc">Returns true if it is beneficial to convert a load of a constant to just the constant itself.</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l08895">AArch64ISelLowering.cpp:8895</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64TargetLowering_html_a3befefdcd67e6a748f1a3e65e60a4dcd"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#a3befefdcd67e6a748f1a3e65e60a4dcd">llvm::AArch64TargetLowering::emitLoadLinked</a></div><div class="ttdeci">Value * emitLoadLinked(IRBuilder&lt;&gt; &amp;Builder, Value *Addr, AtomicOrdering Ord) const override</div><div class="ttdoc">Perform a load-linked operation on Addr, returning a &quot;Value *&quot; with the corresponding pointee type.</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l11820">AArch64ISelLowering.cpp:11820</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64TargetLowering_html_a3de87381db8989bfd8e5782af2583f66"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#a3de87381db8989bfd8e5782af2583f66">llvm::AArch64TargetLowering::hasBitPreservingFPLogic</a></div><div class="ttdeci">bool hasBitPreservingFPLogic(EVT VT) const override</div><div class="ttdoc">Return true if it is safe to transform an integer-domain bitwise operation into the equivalent floati...</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00504">AArch64ISelLowering.h:504</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64TargetLowering_html_a40581570b38300f3a21e2e8ec8c80839"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#a40581570b38300f3a21e2e8ec8c80839">llvm::AArch64TargetLowering::LowerOperation</a></div><div class="ttdeci">SDValue LowerOperation(SDValue Op, SelectionDAG &amp;DAG) const override</div><div class="ttdoc">Provide custom lowering hooks for some operations.</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l02867">AArch64ISelLowering.cpp:2867</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64TargetLowering_html_a48c57cfdf8ec96636e65e675c87a24f6"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#a48c57cfdf8ec96636e65e675c87a24f6">llvm::AArch64TargetLowering::functionArgumentNeedsConsecutiveRegisters</a></div><div class="ttdeci">bool functionArgumentNeedsConsecutiveRegisters(Type *Ty, CallingConv::ID CallConv, bool isVarArg) const override</div><div class="ttdoc">For some targets, an LLVM struct type must be broken down into multiple simple types,...</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l11901">AArch64ISelLowering.cpp:11901</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64TargetLowering_html_a494cbaa147365ad6fd75c3bb3297c8bd"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#a494cbaa147365ad6fd75c3bb3297c8bd">llvm::AArch64TargetLowering::isIntDivCheap</a></div><div class="ttdeci">bool isIntDivCheap(EVT VT, AttributeList Attr) const override</div><div class="ttdoc">Return true if integer divide is usually cheaper than a sequence of several shifts,...</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l12053">AArch64ISelLowering.cpp:12053</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64TargetLowering_html_a4ed0e25160d3a3323c87794e593b364a"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#a4ed0e25160d3a3323c87794e593b364a">llvm::AArch64TargetLowering::CCAssignFnForReturn</a></div><div class="ttdeci">CCAssignFn * CCAssignFnForReturn(CallingConv::ID CC) const</div><div class="ttdoc">Selects the correct CCAssignFn for a given CallingConvention value.</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l03030">AArch64ISelLowering.cpp:3030</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64TargetLowering_html_a4fce00050967f2d8237319f1912a0103"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#a4fce00050967f2d8237319f1912a0103">llvm::AArch64TargetLowering::getSetCCResultType</a></div><div class="ttdeci">EVT getSetCCResultType(const DataLayout &amp;DL, LLVMContext &amp;Context, EVT VT) const override</div><div class="ttdoc">Return the ISD::SETCC ValueType.</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l00872">AArch64ISelLowering.cpp:872</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64TargetLowering_html_a50cc068b91154ae6f285c1f435203121"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#a50cc068b91154ae6f285c1f435203121">llvm::AArch64TargetLowering::createFastISel</a></div><div class="ttdeci">FastISel * createFastISel(FunctionLoweringInfo &amp;funcInfo, const TargetLibraryInfo *libInfo) const override</div><div class="ttdoc">This method returns a target specific FastISel object, or null if the target does not support &quot;fast&quot; ...</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l01108">AArch64ISelLowering.cpp:1108</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64TargetLowering_html_a52a3cbd48589c37855abca181342ccb7"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#a52a3cbd48589c37855abca181342ccb7">llvm::AArch64TargetLowering::CCAssignFnForCall</a></div><div class="ttdeci">CCAssignFn * CCAssignFnForCall(CallingConv::ID CC, bool IsVarArg) const</div><div class="ttdoc">Selects the correct CCAssignFn for a given CallingConvention value.</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l03003">AArch64ISelLowering.cpp:3003</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64TargetLowering_html_a58d4ffc88ae60265a3e1cb953b10e3c0"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#a58d4ffc88ae60265a3e1cb953b10e3c0">llvm::AArch64TargetLowering::isFMAFasterThanFMulAndFAdd</a></div><div class="ttdeci">bool isFMAFasterThanFMulAndFAdd(EVT VT) const override</div><div class="ttdoc">Return true if an FMA operation is faster than a pair of fmul and fadd instructions.</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l08849">AArch64ISelLowering.cpp:8849</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64TargetLowering_html_a5c0904d6c43a3efd717031d09178dcc3"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#a5c0904d6c43a3efd717031d09178dcc3">llvm::AArch64TargetLowering::isLegalICmpImmediate</a></div><div class="ttdeci">bool isLegalICmpImmediate(int64_t) const override</div><div class="ttdoc">Return true if the specified immediate is legal icmp immediate, that is the target has icmp instructi...</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l08772">AArch64ISelLowering.cpp:8772</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64TargetLowering_html_a5c439387e9aecd28bc49cdb5d833db1f"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#a5c439387e9aecd28bc49cdb5d833db1f">llvm::AArch64TargetLowering::isNoopAddrSpaceCast</a></div><div class="ttdeci">bool isNoopAddrSpaceCast(unsigned SrcAS, unsigned DestAS) const override</div><div class="ttdoc">Returns true if a cast between SrcAS and DestAS is a noop.</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00284">AArch64ISelLowering.h:284</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64TargetLowering_html_a6249d1435318ffc44640d1b46f4ac294"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#a6249d1435318ffc44640d1b46f4ac294">llvm::AArch64TargetLowering::preferIncOfAddToSubOfNot</a></div><div class="ttdeci">bool preferIncOfAddToSubOfNot(EVT VT) const override</div><div class="ttdoc">These two forms are equivalent: sub y, (xor x, -1) add (add x, 1), y The variant with two add's is IR...</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l12066">AArch64ISelLowering.cpp:12066</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64TargetLowering_html_a62ca2fe454c98ca30dd17d0b37ba3534"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#a62ca2fe454c98ca30dd17d0b37ba3534">llvm::AArch64TargetLowering::shouldExpandAtomicLoadInIR</a></div><div class="ttdeci">TargetLoweringBase::AtomicExpansionKind shouldExpandAtomicLoadInIR(LoadInst *LI) const override</div><div class="ttdoc">Returns how the given (atomic) load should be expanded by the IR-level AtomicExpand pass.</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l11785">AArch64ISelLowering.cpp:11785</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64TargetLowering_html_a6cbcd096f254563525e65e58557ed901"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#a6cbcd096f254563525e65e58557ed901">llvm::AArch64TargetLowering::lowerInterleavedLoad</a></div><div class="ttdeci">bool lowerInterleavedLoad(LoadInst *LI, ArrayRef&lt; ShuffleVectorInst * &gt; Shuffles, ArrayRef&lt; unsigned &gt; Indices, unsigned Factor) const override</div><div class="ttdoc">Lower an interleaved load into a ldN intrinsic.</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l08477">AArch64ISelLowering.cpp:8477</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64TargetLowering_html_a6d130f00c409a0a59aa8dd35a97569a0"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#a6d130f00c409a0a59aa8dd35a97569a0">llvm::AArch64TargetLowering::getMMOFlags</a></div><div class="ttdeci">MachineMemOperand::Flags getMMOFlags(const Instruction &amp;I) const override</div><div class="ttdoc">This callback is used to inspect load/store instructions and add target-specific MachineMemOperand fl...</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l08440">AArch64ISelLowering.cpp:8440</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64TargetLowering_html_a6fa8b499e0abef24aa5d61c4ee8172d0"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#a6fa8b499e0abef24aa5d61c4ee8172d0">llvm::AArch64TargetLowering::getTargetNodeName</a></div><div class="ttdeci">const char * getTargetNodeName(unsigned Opcode) const override</div><div class="ttdoc">This method returns the name of a target specific DAG node.</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l01113">AArch64ISelLowering.cpp:1113</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64TargetLowering_html_a70a83c8d008bb40c08c02d3238a992a3"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#a70a83c8d008bb40c08c02d3238a992a3">llvm::AArch64TargetLowering::shouldExpandAtomicCmpXchgInIR</a></div><div class="ttdeci">TargetLoweringBase::AtomicExpansionKind shouldExpandAtomicCmpXchgInIR(AtomicCmpXchgInst *AI) const override</div><div class="ttdoc">Returns how the given atomic cmpxchg should be expanded by the IR-level AtomicExpand pass.</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l11805">AArch64ISelLowering.cpp:11805</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64TargetLowering_html_a71ac0cbadf54f77ae050dba63b365acc"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#a71ac0cbadf54f77ae050dba63b365acc">llvm::AArch64TargetLowering::shouldSinkOperands</a></div><div class="ttdeci">bool shouldSinkOperands(Instruction *I, SmallVectorImpl&lt; Use * &gt; &amp;Ops) const override</div><div class="ttdoc">Check if sinking I's operands to I's basic block is profitable, because the operands can be folded in...</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l08376">AArch64ISelLowering.cpp:8376</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64TargetLowering_html_a798a85d56b9dc609e615130607563819"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#a798a85d56b9dc609e615130607563819">llvm::AArch64TargetLowering::getTgtMemIntrinsic</a></div><div class="ttdeci">bool getTgtMemIntrinsic(IntrinsicInfo &amp;Info, const CallInst &amp;I, MachineFunction &amp;MF, unsigned Intrinsic) const override</div><div class="ttdoc">getTgtMemIntrinsic - Represent NEON load and store intrinsics as MemIntrinsicNodes.</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l08054">AArch64ISelLowering.cpp:8054</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64TargetLowering_html_a7a8ea43773f6356eb2e49cfe73eb4051"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#a7a8ea43773f6356eb2e49cfe73eb4051">llvm::AArch64TargetLowering::isCheapToSpeculateCtlz</a></div><div class="ttdeci">bool isCheapToSpeculateCtlz() const override</div><div class="ttdoc">Return true if it is cheap to speculate a call to intrinsic ctlz.</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00463">AArch64ISelLowering.h:463</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64TargetLowering_html_a7aeb9c73ff9505a01d6bef9d1f6f6c6e"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#a7aeb9c73ff9505a01d6bef9d1f6f6c6e">llvm::AArch64TargetLowering::getSSPStackGuardCheck</a></div><div class="ttdeci">Function * getSSPStackGuardCheck(const Module &amp;M) const override</div><div class="ttdoc">If the target has a standard stack protection check function that performs validation and error handl...</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l11963">AArch64ISelLowering.cpp:11963</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64TargetLowering_html_a7c188b2e9f8e7ab4da2a49c83acd299c"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#a7c188b2e9f8e7ab4da2a49c83acd299c">llvm::AArch64TargetLowering::shouldExpandAtomicRMWInIR</a></div><div class="ttdeci">TargetLoweringBase::AtomicExpansionKind shouldExpandAtomicRMWInIR(AtomicRMWInst *AI) const override</div><div class="ttdoc">Returns how the IR-level AtomicExpand pass should expand the given AtomicRMW, if at all.</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l11792">AArch64ISelLowering.cpp:11792</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64TargetLowering_html_a7dac66d1ee1ac965c3fe17ff01ce1bc9"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#a7dac66d1ee1ac965c3fe17ff01ce1bc9">llvm::AArch64TargetLowering::canMergeStoresTo</a></div><div class="ttdeci">bool canMergeStoresTo(unsigned AddressSpace, EVT MemVT, const SelectionDAG &amp;DAG) const override</div><div class="ttdoc">Returns if it's reasonable to merge stores to MemVT size.</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00446">AArch64ISelLowering.h:446</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64TargetLowering_html_a832fe494b68db46ba9a981599b4a7df0"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#a832fe494b68db46ba9a981599b4a7df0">llvm::AArch64TargetLowering::isLegalInterleavedAccessType</a></div><div class="ttdeci">bool isLegalInterleavedAccessType(VectorType *VecTy, const DataLayout &amp;DL) const</div><div class="ttdoc">Returns true if VecTy is a legal interleaved access type.</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l08447">AArch64ISelLowering.cpp:8447</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64TargetLowering_html_a84bb66973746f769109266358c463c68"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#a84bb66973746f769109266358c463c68">llvm::AArch64TargetLowering::getMaxSupportedInterleaveFactor</a></div><div class="ttdeci">unsigned getMaxSupportedInterleaveFactor() const override</div><div class="ttdoc">Get the maximum supported factor for interleaved memory accesses.</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00343">AArch64ISelLowering.h:343</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64TargetLowering_html_a859081e342a8a97b3648873ae3df252d"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#a859081e342a8a97b3648873ae3df252d">llvm::AArch64TargetLowering::insertSSPDeclarations</a></div><div class="ttdeci">void insertSSPDeclarations(Module &amp;M) const override</div><div class="ttdoc">Inserts necessary declarations for SSP (stack protection) purpose.</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l11936">AArch64ISelLowering.cpp:11936</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64TargetLowering_html_a87a3c3fc7fc8bc05db24005a6d38b5b2"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#a87a3c3fc7fc8bc05db24005a6d38b5b2">llvm::AArch64TargetLowering::EmitLoweredCatchRet</a></div><div class="ttdeci">MachineBasicBlock * EmitLoweredCatchRet(MachineInstr &amp;MI, MachineBasicBlock *BB) const</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l01309">AArch64ISelLowering.cpp:1309</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64TargetLowering_html_a8984ead5f35e351df094e3dec88d8e5b"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#a8984ead5f35e351df094e3dec88d8e5b">llvm::AArch64TargetLowering::getIRStackGuard</a></div><div class="ttdeci">Value * getIRStackGuard(IRBuilder&lt;&gt; &amp;IRB) const override</div><div class="ttdoc">If the target has a standard location for the stack protector cookie, returns the address of that loc...</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l11921">AArch64ISelLowering.cpp:11921</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64TargetLowering_html_a8c273519cf50c23dbd3ffac413149c08"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#a8c273519cf50c23dbd3ffac413149c08">llvm::AArch64TargetLowering::isCheapToSpeculateCttz</a></div><div class="ttdeci">bool isCheapToSpeculateCttz() const override</div><div class="ttdoc">Return true if it is cheap to speculate a call to intrinsic cttz.</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00459">AArch64ISelLowering.h:459</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64TargetLowering_html_a9140f89a634da6fe469d0faa0843a976"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#a9140f89a634da6fe469d0faa0843a976">llvm::AArch64TargetLowering::isZExtFree</a></div><div class="ttdeci">bool isZExtFree(Type *Ty1, Type *Ty2) const override</div><div class="ttdoc">Return true if any actual instruction that defines a value of type FromTy implicitly zero-extends the...</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l08232">AArch64ISelLowering.cpp:8232</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64TargetLowering_html_a94825933fbeecbda802a1c22c46a524d"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#a94825933fbeecbda802a1c22c46a524d">llvm::AArch64TargetLowering::ReconstructShuffle</a></div><div class="ttdeci">SDValue ReconstructShuffle(SDValue Op, SelectionDAG &amp;DAG) const</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l05983">AArch64ISelLowering.cpp:5983</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64TargetLowering_html_a960012b61a9977dc7c2d3af3943da953"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#a960012b61a9977dc7c2d3af3943da953">llvm::AArch64TargetLowering::PerformDAGCombine</a></div><div class="ttdeci">SDValue PerformDAGCombine(SDNode *N, DAGCombinerInfo &amp;DCI) const override</div><div class="ttdoc">This method will be invoked for all target nodes and for any target-independent nodes that the target...</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l11366">AArch64ISelLowering.cpp:11366</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64TargetLowering_html_a96f0f8971f93522080cecc62242d57ef"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#a96f0f8971f93522080cecc62242d57ef">llvm::AArch64TargetLowering::useLoadStackGuardNode</a></div><div class="ttdeci">bool useLoadStackGuardNode() const override</div><div class="ttdoc">If this function returns true, SelectionDAGBuilder emits a LOAD_STACK_GUARD node when it is lowering ...</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l11750">AArch64ISelLowering.cpp:11750</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64TargetLowering_html_a9a2764d23b64e6bb68a0025d4eab6b29"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#a9a2764d23b64e6bb68a0025d4eab6b29">llvm::AArch64TargetLowering::isMaskAndCmp0FoldingBeneficial</a></div><div class="ttdeci">bool isMaskAndCmp0FoldingBeneficial(const Instruction &amp;AndI) const override</div><div class="ttdoc">Return if the target supports combining a chain like:</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l11985">AArch64ISelLowering.cpp:11985</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64TargetLowering_html_a9d2e61bef8fbdb714e9f0a739bf49a58"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#a9d2e61bef8fbdb714e9f0a739bf49a58">llvm::AArch64TargetLowering::isProfitableToHoist</a></div><div class="ttdeci">bool isProfitableToHoist(Instruction *I) const override</div><div class="ttdoc">Check if it is profitable to hoist instruction in then/else to if.</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l08206">AArch64ISelLowering.cpp:8206</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64TargetLowering_html_aa03cec0d3e2e816167f41ac37995f274"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#aa03cec0d3e2e816167f41ac37995f274">llvm::AArch64TargetLowering::shouldReduceLoadWidth</a></div><div class="ttdeci">bool shouldReduceLoadWidth(SDNode *Load, ISD::LoadExtType ExtTy, EVT NewVT) const override</div><div class="ttdoc">Return true if it is profitable to reduce a load to a smaller type.</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l08156">AArch64ISelLowering.cpp:8156</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64TargetLowering_html_aa26fc15773a40cb7a0dfb617673f84b4"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#aa26fc15773a40cb7a0dfb617673f84b4">llvm::AArch64TargetLowering::EmitLoweredCatchPad</a></div><div class="ttdeci">MachineBasicBlock * EmitLoweredCatchPad(MachineInstr &amp;MI, MachineBasicBlock *BB) const</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l01317">AArch64ISelLowering.cpp:1317</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64TargetLowering_html_aa4094e6b2a8203e5c8b67ecf186d51a9"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#aa4094e6b2a8203e5c8b67ecf186d51a9">llvm::AArch64TargetLowering::lowerInterleavedStore</a></div><div class="ttdeci">bool lowerInterleavedStore(StoreInst *SI, ShuffleVectorInst *SVI, unsigned Factor) const override</div><div class="ttdoc">Lower an interleaved store into a stN intrinsic.</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l08605">AArch64ISelLowering.cpp:8605</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64TargetLowering_html_aa65cf902be1989ef2fa30c6802c53be2"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#aa65cf902be1989ef2fa30c6802c53be2">llvm::AArch64TargetLowering::targetShrinkDemandedConstant</a></div><div class="ttdeci">bool targetShrinkDemandedConstant(SDValue Op, const APInt &amp;Demanded, TargetLoweringOpt &amp;TLO) const override</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l00974">AArch64ISelLowering.cpp:974</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64TargetLowering_html_aa69a30633eb175372a93a42bfc5d89f2"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#aa69a30633eb175372a93a42bfc5d89f2">llvm::AArch64TargetLowering::hasAndNot</a></div><div class="ttdeci">bool hasAndNot(SDValue Y) const override</div><div class="ttdoc">Return true if the target has a bitwise and-not operation: X = ~A &amp; B This can be used to simplify se...</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00474">AArch64ISelLowering.h:474</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64TargetLowering_html_aaee5814b995d2e98a7061ce008846744"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#aaee5814b995d2e98a7061ce008846744">llvm::AArch64TargetLowering::getNumInterleavedAccesses</a></div><div class="ttdeci">unsigned getNumInterleavedAccesses(VectorType *VecTy, const DataLayout &amp;DL) const</div><div class="ttdoc">Returns the number of interleaved accesses that will be generated when lowering accesses of the given...</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l08434">AArch64ISelLowering.cpp:8434</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64TargetLowering_html_ab5aa91b8af0aaa9f206ca3c82c79f1cc"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#ab5aa91b8af0aaa9f206ca3c82c79f1cc">llvm::AArch64TargetLowering::getSafeStackPointerLocation</a></div><div class="ttdeci">Value * getSafeStackPointerLocation(IRBuilder&lt;&gt; &amp;IRB) const override</div><div class="ttdoc">If the target has a standard location for the unsafe stack pointer, returns the address of that locat...</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l11970">AArch64ISelLowering.cpp:11970</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64TargetLowering_html_ab6a60676cdf39d45ae2ec66a7ea4aada"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#ab6a60676cdf39d45ae2ec66a7ea4aada">llvm::AArch64TargetLowering::EmitF128CSEL</a></div><div class="ttdeci">MachineBasicBlock * EmitF128CSEL(MachineInstr &amp;MI, MachineBasicBlock *BB) const</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l01250">AArch64ISelLowering.cpp:1250</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64TargetLowering_html_ab8512586d0b4ed30ba87cc919f0cfec5"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#ab8512586d0b4ed30ba87cc919f0cfec5">llvm::AArch64TargetLowering::isOffsetFoldingLegal</a></div><div class="ttdeci">bool isOffsetFoldingLegal(const GlobalAddressSDNode *GA) const override</div><div class="ttdoc">Return true if folding a constant offset with the given GlobalAddress is legal.</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l05472">AArch64ISelLowering.cpp:5472</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64TargetLowering_html_ab85e6fcf7b8d3785c437808d101bd14f"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#ab85e6fcf7b8d3785c437808d101bd14f">llvm::AArch64TargetLowering::needsFixedCatchObjects</a></div><div class="ttdeci">bool needsFixedCatchObjects() const override</div><div class="ttdoc">Used for exception handling on Win64.</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l12089">AArch64ISelLowering.cpp:12089</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64TargetLowering_html_ac06acadb70dd706774cde4dd287d3418"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#ac06acadb70dd706774cde4dd287d3418">llvm::AArch64TargetLowering::getExceptionSelectorRegister</a></div><div class="ttdeci">unsigned getExceptionSelectorRegister(const Constant *PersonalityFn) const override</div><div class="ttdoc">If a physical register, this returns the register that receives the exception typeid on entry to a la...</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00439">AArch64ISelLowering.h:439</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64TargetLowering_html_ad37b1f031f487d6e69553ec06518c219"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#ad37b1f031f487d6e69553ec06518c219">llvm::AArch64TargetLowering::isLegalAddImmediate</a></div><div class="ttdeci">bool isLegalAddImmediate(int64_t) const override</div><div class="ttdoc">Return true if the specified immediate is legal add immediate, that is the target has add instruction...</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l08755">AArch64ISelLowering.cpp:8755</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64TargetLowering_html_ad3b9542cd71de589d049139d68ab6589"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#ad3b9542cd71de589d049139d68ab6589">llvm::AArch64TargetLowering::shouldConsiderGEPOffsetSplit</a></div><div class="ttdeci">bool shouldConsiderGEPOffsetSplit() const override</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l08827">AArch64ISelLowering.cpp:8827</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64TargetLowering_html_ad3e6a84b6c78f3b26132a2f124749347"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#ad3e6a84b6c78f3b26132a2f124749347">llvm::AArch64TargetLowering::shouldTransformSignedTruncationCheck</a></div><div class="ttdeci">bool shouldTransformSignedTruncationCheck(EVT XVT, unsigned KeptBits) const override</div><div class="ttdoc">Should we tranform the IR-optimal check for whether given truncation down into KeptBits would be trun...</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00485">AArch64ISelLowering.h:485</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64TargetLowering_html_ad687d3401b5b0769d08e78fcdb51acb2"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#ad687d3401b5b0769d08e78fcdb51acb2">llvm::AArch64TargetLowering::getScratchRegisters</a></div><div class="ttdeci">const MCPhysReg * getScratchRegisters(CallingConv::ID CC) const override</div><div class="ttdoc">Returns a 0 terminated array of registers that can be safely used as scratch registers.</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l08867">AArch64ISelLowering.cpp:8867</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64TargetLowering_html_add09df38070887ea74972930f1c9ce83"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#add09df38070887ea74972930f1c9ce83">llvm::AArch64TargetLowering::EmitInstrWithCustomInserter</a></div><div class="ttdeci">MachineBasicBlock * EmitInstrWithCustomInserter(MachineInstr &amp;MI, MachineBasicBlock *MBB) const override</div><div class="ttdoc">This method should be implemented by targets that mark instructions with the 'usesCustomInserter' fla...</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l01323">AArch64ISelLowering.cpp:1323</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64TargetLowering_html_ae1f54fa7a42bfe0913b9fe2e869a958c"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#ae1f54fa7a42bfe0913b9fe2e869a958c">llvm::AArch64TargetLowering::isExtractSubvectorCheap</a></div><div class="ttdeci">bool isExtractSubvectorCheap(EVT ResVT, EVT SrcVT, unsigned Index) const override</div><div class="ttdoc">Return true if EXTRACT_SUBVECTOR is cheap for this result type with this index.</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l08918">AArch64ISelLowering.cpp:8918</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64TargetLowering_html_ae854a8e8c09efe0960eaae718304b77d"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#ae854a8e8c09efe0960eaae718304b77d">llvm::AArch64TargetLowering::isLegalAddressingMode</a></div><div class="ttdeci">bool isLegalAddressingMode(const DataLayout &amp;DL, const AddrMode &amp;AM, Type *Ty, unsigned AS, Instruction *I=nullptr) const override</div><div class="ttdoc">Return true if the addressing mode represented by AM is legal for this target, for a load/store of th...</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l08778">AArch64ISelLowering.cpp:8778</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64TargetLowering_html_aecbd41e7754d9ca4d664dfa0d9df8510"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#aecbd41e7754d9ca4d664dfa0d9df8510">llvm::AArch64TargetLowering::isDesirableToCommuteWithShift</a></div><div class="ttdeci">bool isDesirableToCommuteWithShift(const SDNode *N, CombineLevel Level) const override</div><div class="ttdoc">Returns false if N is a bit extraction pattern of (X &gt;&gt; C) &amp; Mask.</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l08878">AArch64ISelLowering.cpp:8878</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64TargetLowering_html_aeed6ff19584b28f6a534e1aa8ed60037"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#aeed6ff19584b28f6a534e1aa8ed60037">llvm::AArch64TargetLowering::supportSwiftError</a></div><div class="ttdeci">bool supportSwiftError() const override</div><div class="ttdoc">Return true if the target supports swifterror attribute.</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00518">AArch64ISelLowering.h:518</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64TargetLowering_html_af35d763b74cc1ae6f4da3a698b6e3027"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#af35d763b74cc1ae6f4da3a698b6e3027">llvm::AArch64TargetLowering::enableAggressiveFMAFusion</a></div><div class="ttdeci">bool enableAggressiveFMAFusion(EVT VT) const override</div><div class="ttdoc">Enable aggressive FMA fusion on targets that want it.</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l12071">AArch64ISelLowering.cpp:12071</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64TargetLowering_html_af493092261037debb1fad82108301fdf"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#af493092261037debb1fad82108301fdf">llvm::AArch64TargetLowering::getSDagStackGuard</a></div><div class="ttdeci">Value * getSDagStackGuard(const Module &amp;M) const override</div><div class="ttdoc">Return the variable that's previously inserted by insertSSPDeclarations, if any, otherwise return nul...</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l11956">AArch64ISelLowering.cpp:11956</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64TargetLowering_html_af4df626bbb6ef71e104c49d823e9e37e"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#af4df626bbb6ef71e104c49d823e9e37e">llvm::AArch64TargetLowering::getScalarShiftAmountTy</a></div><div class="ttdeci">MVT getScalarShiftAmountTy(const DataLayout &amp;DL, EVT) const override</div><div class="ttdoc">EVT is not used in-tree, but is used by out-of-tree target.</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l01078">AArch64ISelLowering.cpp:1078</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64TargetLowering_html_af79e9fa04ef321d76f1bff7699effdac"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#af79e9fa04ef321d76f1bff7699effdac">llvm::AArch64TargetLowering::allowsMisalignedMemoryAccesses</a></div><div class="ttdeci">bool allowsMisalignedMemoryAccesses(EVT VT, unsigned AddrSpace=0, unsigned Align=1, MachineMemOperand::Flags Flags=MachineMemOperand::MONone, bool *Fast=nullptr) const override</div><div class="ttdoc">Returns true if the target allows unaligned memory accesses of the specified type.</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l01083">AArch64ISelLowering.cpp:1083</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64TargetLowering_html_af9e55aded8a75e02f5eee70defb91c72"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#af9e55aded8a75e02f5eee70defb91c72">llvm::AArch64TargetLowering::shouldExpandShift</a></div><div class="ttdeci">bool shouldExpandShift(SelectionDAG &amp;DAG, SDNode *N) const override</div><div class="ttdoc">Return true if SHIFT instructions should be expanded to SHIFT_PARTS instructions, and false if a libr...</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l11998">AArch64ISelLowering.cpp:11998</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64TargetLowering_html_afdc2bca4292fea01c7929bcf78483daa"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#afdc2bca4292fea01c7929bcf78483daa">llvm::AArch64TargetLowering::emitStoreConditional</a></div><div class="ttdeci">Value * emitStoreConditional(IRBuilder&lt;&gt; &amp;Builder, Value *Val, Value *Addr, AtomicOrdering Ord) const override</div><div class="ttdoc">Perform a store-conditional operation to Addr.</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l11865">AArch64ISelLowering.cpp:11865</a></div></div>
<div class="ttc" id="aclassllvm_1_1APFloat_html"><div class="ttname"><a href="classllvm_1_1APFloat.html">llvm::APFloat</a></div><div class="ttdef"><b>Definition:</b> <a href="APFloat_8h_source.html#l00684">APFloat.h:684</a></div></div>
<div class="ttc" id="aclassllvm_1_1APInt_html"><div class="ttname"><a href="classllvm_1_1APInt.html">llvm::APInt</a></div><div class="ttdoc">Class for arbitrary precision integers.</div><div class="ttdef"><b>Definition:</b> <a href="APInt_8h_source.html#l00069">APInt.h:69</a></div></div>
<div class="ttc" id="aclassllvm_1_1ArrayRef_html"><div class="ttname"><a href="classllvm_1_1ArrayRef.html">llvm::ArrayRef</a></div><div class="ttdoc">ArrayRef - Represent a constant reference to an array (0 or more elements consecutively in memory),...</div><div class="ttdef"><b>Definition:</b> <a href="ArrayRef_8h_source.html#l00041">ArrayRef.h:41</a></div></div>
<div class="ttc" id="aclassllvm_1_1AtomicCmpXchgInst_html"><div class="ttname"><a href="classllvm_1_1AtomicCmpXchgInst.html">llvm::AtomicCmpXchgInst</a></div><div class="ttdoc">An instruction that atomically checks whether a specified value is in a memory location,...</div><div class="ttdef"><b>Definition:</b> <a href="Instructions_8h_source.html#l00530">Instructions.h:530</a></div></div>
<div class="ttc" id="aclassllvm_1_1AtomicRMWInst_html"><div class="ttname"><a href="classllvm_1_1AtomicRMWInst.html">llvm::AtomicRMWInst</a></div><div class="ttdoc">an instruction that atomically reads a memory location, combines it with another value,...</div><div class="ttdef"><b>Definition:</b> <a href="Instructions_8h_source.html#l00693">Instructions.h:693</a></div></div>
<div class="ttc" id="aclassllvm_1_1AttributeList_html"><div class="ttname"><a href="classllvm_1_1AttributeList.html">llvm::AttributeList</a></div><div class="ttdef"><b>Definition:</b> <a href="Attributes_8h_source.html#l00336">Attributes.h:336</a></div></div>
<div class="ttc" id="aclassllvm_1_1BlockAddressSDNode_html"><div class="ttname"><a href="classllvm_1_1BlockAddressSDNode.html">llvm::BlockAddressSDNode</a></div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l02061">SelectionDAGNodes.h:2061</a></div></div>
<div class="ttc" id="aclassllvm_1_1CCState_html"><div class="ttname"><a href="classllvm_1_1CCState.html">llvm::CCState</a></div><div class="ttdoc">CCState - This class holds information needed while lowering arguments and return values.</div><div class="ttdef"><b>Definition:</b> <a href="CallingConvLower_8h_source.html#l00189">CallingConvLower.h:189</a></div></div>
<div class="ttc" id="aclassllvm_1_1CallInst_html"><div class="ttname"><a href="classllvm_1_1CallInst.html">llvm::CallInst</a></div><div class="ttdoc">This class represents a function call, abstracting a target machine's calling convention.</div><div class="ttdef"><b>Definition:</b> <a href="Instructions_8h_source.html#l01394">Instructions.h:1394</a></div></div>
<div class="ttc" id="aclassllvm_1_1ConstantPoolSDNode_html"><div class="ttname"><a href="classllvm_1_1ConstantPoolSDNode.html">llvm::ConstantPoolSDNode</a></div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l01798">SelectionDAGNodes.h:1798</a></div></div>
<div class="ttc" id="aclassllvm_1_1Constant_html"><div class="ttname"><a href="classllvm_1_1Constant.html">llvm::Constant</a></div><div class="ttdoc">This is an important base class in LLVM.</div><div class="ttdef"><b>Definition:</b> <a href="Constant_8h_source.html#l00041">Constant.h:41</a></div></div>
<div class="ttc" id="aclassllvm_1_1DataLayout_html"><div class="ttname"><a href="classllvm_1_1DataLayout.html">llvm::DataLayout</a></div><div class="ttdoc">A parsed version of the target data layout string in and methods for querying it.</div><div class="ttdef"><b>Definition:</b> <a href="DataLayout_8h_source.html#l00110">DataLayout.h:110</a></div></div>
<div class="ttc" id="aclassllvm_1_1FastISel_html"><div class="ttname"><a href="classllvm_1_1FastISel.html">llvm::FastISel</a></div><div class="ttdoc">This is a fast-path instruction selection class that generates poor code and doesn't support illegal ...</div><div class="ttdef"><b>Definition:</b> <a href="FastISel_8h_source.html#l00066">FastISel.h:66</a></div></div>
<div class="ttc" id="aclassllvm_1_1FunctionLoweringInfo_html"><div class="ttname"><a href="classllvm_1_1FunctionLoweringInfo.html">llvm::FunctionLoweringInfo</a></div><div class="ttdoc">FunctionLoweringInfo - This contains information that is global to a function that is used when lower...</div><div class="ttdef"><b>Definition:</b> <a href="FunctionLoweringInfo_8h_source.html#l00053">FunctionLoweringInfo.h:53</a></div></div>
<div class="ttc" id="aclassllvm_1_1Function_html"><div class="ttname"><a href="classllvm_1_1Function.html">llvm::Function</a></div><div class="ttdef"><b>Definition:</b> <a href="Function_8h_source.html#l00059">Function.h:59</a></div></div>
<div class="ttc" id="aclassllvm_1_1GlobalAddressSDNode_html"><div class="ttname"><a href="classllvm_1_1GlobalAddressSDNode.html">llvm::GlobalAddressSDNode</a></div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l01700">SelectionDAGNodes.h:1700</a></div></div>
<div class="ttc" id="aclassllvm_1_1IRBuilder_html"><div class="ttname"><a href="classllvm_1_1IRBuilder.html">llvm::IRBuilder</a></div><div class="ttdoc">This provides a uniform API for creating instructions and inserting them into a basic block: either a...</div><div class="ttdef"><b>Definition:</b> <a href="IRBuilder_8h_source.html#l00779">IRBuilder.h:779</a></div></div>
<div class="ttc" id="aclassllvm_1_1InlineAsm_html_a8c7e4d51b9ca93f4f3a8d98084cd09e6a2537727b3f0b8b545a1180bfa088ff70"><div class="ttname"><a href="classllvm_1_1InlineAsm.html#a8c7e4d51b9ca93f4f3a8d98084cd09e6a2537727b3f0b8b545a1180bfa088ff70">llvm::InlineAsm::Constraint_Q</a></div><div class="ttdeci">@ Constraint_Q</div><div class="ttdef"><b>Definition:</b> <a href="InlineAsm_8h_source.html#l00248">InlineAsm.h:248</a></div></div>
<div class="ttc" id="aclassllvm_1_1Instruction_html"><div class="ttname"><a href="classllvm_1_1Instruction.html">llvm::Instruction</a></div><div class="ttdef"><b>Definition:</b> <a href="IR_2Instruction_8h_source.html#l00043">Instruction.h:44</a></div></div>
<div class="ttc" id="aclassllvm_1_1JumpTableSDNode_html"><div class="ttname"><a href="classllvm_1_1JumpTableSDNode.html">llvm::JumpTableSDNode</a></div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l01777">SelectionDAGNodes.h:1777</a></div></div>
<div class="ttc" id="aclassllvm_1_1LLVMContext_html"><div class="ttname"><a href="classllvm_1_1LLVMContext.html">llvm::LLVMContext</a></div><div class="ttdoc">This is an important class for using LLVM in a threaded context.</div><div class="ttdef"><b>Definition:</b> <a href="LLVMContext_8h_source.html#l00064">LLVMContext.h:64</a></div></div>
<div class="ttc" id="aclassllvm_1_1LoadInst_html"><div class="ttname"><a href="classllvm_1_1LoadInst.html">llvm::LoadInst</a></div><div class="ttdoc">An instruction for reading from memory.</div><div class="ttdef"><b>Definition:</b> <a href="Instructions_8h_source.html#l00167">Instructions.h:167</a></div></div>
<div class="ttc" id="aclassllvm_1_1MVT_html"><div class="ttname"><a href="classllvm_1_1MVT.html">llvm::MVT</a></div><div class="ttdoc">Machine Value Type.</div><div class="ttdef"><b>Definition:</b> <a href="MachineValueType_8h_source.html#l00029">MachineValueType.h:29</a></div></div>
<div class="ttc" id="aclassllvm_1_1MVT_html_a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0"><div class="ttname"><a href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">llvm::MVT::i32</a></div><div class="ttdeci">@ i32</div><div class="ttdef"><b>Definition:</b> <a href="MachineValueType_8h_source.html#l00042">MachineValueType.h:42</a></div></div>
<div class="ttc" id="aclassllvm_1_1MVT_html_a330aea6151cae3adaf5e179dcfe87346a586bae91020e6d8cccfe0995f527606f"><div class="ttname"><a href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a586bae91020e6d8cccfe0995f527606f">llvm::MVT::f32</a></div><div class="ttdeci">@ f32</div><div class="ttdef"><b>Definition:</b> <a href="MachineValueType_8h_source.html#l00050">MachineValueType.h:50</a></div></div>
<div class="ttc" id="aclassllvm_1_1MVT_html_a330aea6151cae3adaf5e179dcfe87346a97f56253625b3fe7b371ce76722de4b8"><div class="ttname"><a href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97f56253625b3fe7b371ce76722de4b8">llvm::MVT::i64</a></div><div class="ttdeci">@ i64</div><div class="ttdef"><b>Definition:</b> <a href="MachineValueType_8h_source.html#l00043">MachineValueType.h:43</a></div></div>
<div class="ttc" id="aclassllvm_1_1MVT_html_a330aea6151cae3adaf5e179dcfe87346ab3be25b50efa0289a3c86fd50454b683"><div class="ttname"><a href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346ab3be25b50efa0289a3c86fd50454b683">llvm::MVT::i16</a></div><div class="ttdeci">@ i16</div><div class="ttdef"><b>Definition:</b> <a href="MachineValueType_8h_source.html#l00041">MachineValueType.h:41</a></div></div>
<div class="ttc" id="aclassllvm_1_1MVT_html_a330aea6151cae3adaf5e179dcfe87346ac661c912350e3095c85ba75b8dbc17b1"><div class="ttname"><a href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346ac661c912350e3095c85ba75b8dbc17b1">llvm::MVT::f64</a></div><div class="ttdeci">@ f64</div><div class="ttdef"><b>Definition:</b> <a href="MachineValueType_8h_source.html#l00051">MachineValueType.h:51</a></div></div>
<div class="ttc" id="aclassllvm_1_1MVT_html_a330aea6151cae3adaf5e179dcfe87346af777e086e32f60c0c87b460964eae7d0"><div class="ttname"><a href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346af777e086e32f60c0c87b460964eae7d0">llvm::MVT::i8</a></div><div class="ttdeci">@ i8</div><div class="ttdef"><b>Definition:</b> <a href="MachineValueType_8h_source.html#l00040">MachineValueType.h:40</a></div></div>
<div class="ttc" id="aclassllvm_1_1MVT_html_aded931e298cfa08b5038ca2b63c06bb8"><div class="ttname"><a href="classllvm_1_1MVT.html#aded931e298cfa08b5038ca2b63c06bb8">llvm::MVT::getIntegerVT</a></div><div class="ttdeci">static MVT getIntegerVT(unsigned BitWidth)</div><div class="ttdef"><b>Definition:</b> <a href="MachineValueType_8h_source.html#l00871">MachineValueType.h:871</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineBasicBlock_html"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html">llvm::MachineBasicBlock</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00065">MachineBasicBlock.h:66</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineFrameInfo_html"><div class="ttname"><a href="classllvm_1_1MachineFrameInfo.html">llvm::MachineFrameInfo</a></div><div class="ttdoc">The MachineFrameInfo class represents an abstract stack frame until prolog/epilog code is inserted.</div><div class="ttdef"><b>Definition:</b> <a href="MachineFrameInfo_8h_source.html#l00105">MachineFrameInfo.h:105</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineFunction_html"><div class="ttname"><a href="classllvm_1_1MachineFunction.html">llvm::MachineFunction</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00222">MachineFunction.h:222</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineFunction_html_a7bbd043f57d1d0ab11080103d057e662"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#a7bbd043f57d1d0ab11080103d057e662">llvm::MachineFunction::getFunction</a></div><div class="ttdeci">const Function &amp; getFunction() const</div><div class="ttdoc">Return the LLVM function that this machine code represents.</div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00451">MachineFunction.h:451</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineInstr_html"><div class="ttname"><a href="classllvm_1_1MachineInstr.html">llvm::MachineInstr</a></div><div class="ttdoc">Representation of each machine instruction.</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00064">MachineInstr.h:66</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineMemOperand_html_aaa2020e47e35179234b9ea27d555b2dd"><div class="ttname"><a href="classllvm_1_1MachineMemOperand.html#aaa2020e47e35179234b9ea27d555b2dd">llvm::MachineMemOperand::Flags</a></div><div class="ttdeci">Flags</div><div class="ttdoc">Flags values. These may be or'd together.</div><div class="ttdef"><b>Definition:</b> <a href="MachineMemOperand_8h_source.html#l00129">MachineMemOperand.h:129</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineMemOperand_html_aaa2020e47e35179234b9ea27d555b2ddac2989bebe46c9b9fcb7a92e5ade8dde6"><div class="ttname"><a href="classllvm_1_1MachineMemOperand.html#aaa2020e47e35179234b9ea27d555b2ddac2989bebe46c9b9fcb7a92e5ade8dde6">llvm::MachineMemOperand::MONone</a></div><div class="ttdeci">@ MONone</div><div class="ttdef"><b>Definition:</b> <a href="MachineMemOperand_8h_source.html#l00131">MachineMemOperand.h:131</a></div></div>
<div class="ttc" id="aclassllvm_1_1Module_html"><div class="ttname"><a href="classllvm_1_1Module.html">llvm::Module</a></div><div class="ttdoc">A Module instance is used to store all the information related to an LLVM module.</div><div class="ttdef"><b>Definition:</b> <a href="Module_8h_source.html#l00065">Module.h:65</a></div></div>
<div class="ttc" id="aclassllvm_1_1SDLoc_html"><div class="ttname"><a href="classllvm_1_1SDLoc.html">llvm::SDLoc</a></div><div class="ttdoc">Wrapper class for IR location info (IR ordering and DebugLoc) to be passed into SDNode creation funct...</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l01116">SelectionDAGNodes.h:1116</a></div></div>
<div class="ttc" id="aclassllvm_1_1SDNode_html"><div class="ttname"><a href="classllvm_1_1SDNode.html">llvm::SDNode</a></div><div class="ttdoc">Represents one node in the SelectionDAG.</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l00494">SelectionDAGNodes.h:494</a></div></div>
<div class="ttc" id="aclassllvm_1_1SDValue_html"><div class="ttname"><a href="classllvm_1_1SDValue.html">llvm::SDValue</a></div><div class="ttdoc">Unlike LLVM values, Selection DAG nodes may return multiple values as the result of a computation.</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l00123">SelectionDAGNodes.h:123</a></div></div>
<div class="ttc" id="aclassllvm_1_1SDValue_html_a6b2b8ca5b0fdf6484247d5ae74deb9ff"><div class="ttname"><a href="classllvm_1_1SDValue.html#a6b2b8ca5b0fdf6484247d5ae74deb9ff">llvm::SDValue::getValueType</a></div><div class="ttdeci">EVT getValueType() const</div><div class="ttdoc">Return the ValueType of the referenced return value.</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l01151">SelectionDAGNodes.h:1151</a></div></div>
<div class="ttc" id="aclassllvm_1_1SelectionDAG_html"><div class="ttname"><a href="classllvm_1_1SelectionDAG.html">llvm::SelectionDAG</a></div><div class="ttdoc">This is used to represent a portion of an LLVM function in a low-level Data Dependence DAG representa...</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAG_8h_source.html#l00221">SelectionDAG.h:221</a></div></div>
<div class="ttc" id="aclassllvm_1_1SelectionDAG_html_ac64ec73b0617befef1fb2eae78d12b5f"><div class="ttname"><a href="classllvm_1_1SelectionDAG.html#ac64ec73b0617befef1fb2eae78d12b5f">llvm::SelectionDAG::getMachineFunction</a></div><div class="ttdeci">MachineFunction &amp; getMachineFunction() const</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAG_8h_source.html#l00410">SelectionDAG.h:410</a></div></div>
<div class="ttc" id="aclassllvm_1_1ShuffleVectorInst_html"><div class="ttname"><a href="classllvm_1_1ShuffleVectorInst.html">llvm::ShuffleVectorInst</a></div><div class="ttdoc">This instruction constructs a fixed permutation of two input vectors.</div><div class="ttdef"><b>Definition:</b> <a href="Instructions_8h_source.html#l01967">Instructions.h:1967</a></div></div>
<div class="ttc" id="aclassllvm_1_1SmallVectorImpl_html"><div class="ttname"><a href="classllvm_1_1SmallVectorImpl.html">llvm::SmallVectorImpl</a></div><div class="ttdoc">This class consists of common code factored out of the SmallVector class to reduce code duplication b...</div><div class="ttdef"><b>Definition:</b> <a href="SmallVector_8h_source.html#l00315">SmallVector.h:315</a></div></div>
<div class="ttc" id="aclassllvm_1_1StoreInst_html"><div class="ttname"><a href="classllvm_1_1StoreInst.html">llvm::StoreInst</a></div><div class="ttdoc">An instruction for storing to memory.</div><div class="ttdef"><b>Definition:</b> <a href="Instructions_8h_source.html#l00320">Instructions.h:320</a></div></div>
<div class="ttc" id="aclassllvm_1_1StringRef_html"><div class="ttname"><a href="classllvm_1_1StringRef.html">llvm::StringRef</a></div><div class="ttdoc">StringRef - Represent a constant reference to a string, i.e.</div><div class="ttdef"><b>Definition:</b> <a href="StringRef_8h_source.html#l00048">StringRef.h:48</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetLibraryInfo_html"><div class="ttname"><a href="classllvm_1_1TargetLibraryInfo.html">llvm::TargetLibraryInfo</a></div><div class="ttdoc">Provides information about what library functions are available for the current target.</div><div class="ttdef"><b>Definition:</b> <a href="TargetLibraryInfo_8h_source.html#l00206">TargetLibraryInfo.h:206</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetLoweringBase_html_a0cbb26a6b04c9a328e0e0966881da33fa8e243db2e3806dcf4997c408a355ddfc"><div class="ttname"><a href="classllvm_1_1TargetLoweringBase.html#a0cbb26a6b04c9a328e0e0966881da33fa8e243db2e3806dcf4997c408a355ddfc">llvm::TargetLoweringBase::Enabled</a></div><div class="ttdeci">@ Enabled</div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l00349">TargetLowering.h:348</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetLoweringBase_html_a35dc101b509721ffbfb58aba316de681"><div class="ttname"><a href="classllvm_1_1TargetLoweringBase.html#a35dc101b509721ffbfb58aba316de681">llvm::TargetLoweringBase::LegalizeTypeAction</a></div><div class="ttdeci">LegalizeTypeAction</div><div class="ttdoc">This enum indicates whether a types are legal for a target, and if not, what action should be used to...</div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l00121">TargetLowering.h:121</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetLoweringBase_html_aba40628328a660c78a9d73cc209f5e84"><div class="ttname"><a href="classllvm_1_1TargetLoweringBase.html#aba40628328a660c78a9d73cc209f5e84">llvm::TargetLoweringBase::AtomicExpansionKind</a></div><div class="ttdeci">AtomicExpansionKind</div><div class="ttdoc">Enum that specifies what an atomic load/AtomicRMWInst is expanded to, if at all.</div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l00158">TargetLowering.h:158</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetLowering_html"><div class="ttname"><a href="classllvm_1_1TargetLowering.html">llvm::TargetLowering</a></div><div class="ttdoc">This class defines information used to lower LLVM code to legal SelectionDAG operators that the targe...</div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l02885">TargetLowering.h:2885</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetLowering_html_a0b0176781cd4fd9f45cc739f1d007116"><div class="ttname"><a href="classllvm_1_1TargetLowering.html#a0b0176781cd4fd9f45cc739f1d007116">llvm::TargetLowering::ConstraintType</a></div><div class="ttdeci">ConstraintType</div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l03664">TargetLowering.h:3664</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetLowering_html_a7f5cab5437026605269663cda7389abc"><div class="ttname"><a href="classllvm_1_1TargetLowering.html#a7f5cab5437026605269663cda7389abc">llvm::TargetLowering::ConstraintWeight</a></div><div class="ttdeci">ConstraintWeight</div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l03673">TargetLowering.h:3673</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetLowering_html_a81c2ce31f2561bc76682f4a76f1ba0f0"><div class="ttname"><a href="classllvm_1_1TargetLowering.html#a81c2ce31f2561bc76682f4a76f1ba0f0">llvm::TargetLowering::getInlineAsmMemConstraint</a></div><div class="ttdeci">virtual unsigned getInlineAsmMemConstraint(StringRef ConstraintCode) const</div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l03765">TargetLowering.h:3765</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetMachine_html"><div class="ttname"><a href="classllvm_1_1TargetMachine.html">llvm::TargetMachine</a></div><div class="ttdoc">Primary interface to the complete machine description for the target machine.</div><div class="ttdef"><b>Definition:</b> <a href="llvm_2Target_2TargetMachine_8h_source.html#l00065">TargetMachine.h:65</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetRegisterInfo_html"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html">llvm::TargetRegisterInfo</a></div><div class="ttdoc">TargetRegisterInfo base class - We assume that the target defines a static array of TargetRegisterDes...</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00219">TargetRegisterInfo.h:219</a></div></div>
<div class="ttc" id="aclassllvm_1_1Type_html"><div class="ttname"><a href="classllvm_1_1Type.html">llvm::Type</a></div><div class="ttdoc">The instances of the Type class are immutable: once they are created, they are never changed.</div><div class="ttdef"><b>Definition:</b> <a href="Type_8h_source.html#l00045">Type.h:45</a></div></div>
<div class="ttc" id="aclassllvm_1_1Value_html"><div class="ttname"><a href="classllvm_1_1Value.html">llvm::Value</a></div><div class="ttdoc">LLVM Value Representation.</div><div class="ttdef"><b>Definition:</b> <a href="Value_8h_source.html#l00072">Value.h:72</a></div></div>
<div class="ttc" id="aclassllvm_1_1VectorType_html"><div class="ttname"><a href="classllvm_1_1VectorType.html">llvm::VectorType</a></div><div class="ttdoc">Class to represent vector types.</div><div class="ttdef"><b>Definition:</b> <a href="DerivedTypes_8h_source.html#l00427">DerivedTypes.h:427</a></div></div>
<div class="ttc" id="aclassunsigned_html"><div class="ttname"><a href="classunsigned.html">unsigned</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19">llvm::AArch64ISD::NodeType</a></div><div class="ttdeci">NodeType</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00028">AArch64ISelLowering.h:28</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a02e94d994c40b37bc4cf95827982393d"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a02e94d994c40b37bc4cf95827982393d">llvm::AArch64ISD::FMOV</a></div><div class="ttdeci">@ FMOV</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00085">AArch64ISelLowering.h:85</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a088ad415e58a6fbb41ded8063e26bca6"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a088ad415e58a6fbb41ded8063e26bca6">llvm::AArch64ISD::SMULL</a></div><div class="ttdeci">@ SMULL</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00187">AArch64ISelLowering.h:187</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a08ec19f37da502bfd936951a14f678c4"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a08ec19f37da502bfd936951a14f678c4">llvm::AArch64ISD::ST2LANEpost</a></div><div class="ttdeci">@ ST2LANEpost</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00215">AArch64ISelLowering.h:215</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a0ad2c68321ce87aa1ddfecd5db5620a8"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a0ad2c68321ce87aa1ddfecd5db5620a8">llvm::AArch64ISD::TRN1</a></div><div class="ttdeci">@ TRN1</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00105">AArch64ISelLowering.h:105</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a0b3f053c7801048ee58d05f6877995d0"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a0b3f053c7801048ee58d05f6877995d0">llvm::AArch64ISD::LD1DUPpost</a></div><div class="ttdeci">@ LD1DUPpost</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00207">AArch64ISelLowering.h:207</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a0c096147ce35f351a1d0876af1c61501"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a0c096147ce35f351a1d0876af1c61501">llvm::AArch64ISD::TC_RETURN</a></div><div class="ttdeci">@ TC_RETURN</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00171">AArch64ISelLowering.h:171</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a10515cb929353e22ba15cf55d9d8b67a"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a10515cb929353e22ba15cf55d9d8b67a">llvm::AArch64ISD::LD3post</a></div><div class="ttdeci">@ LD3post</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00196">AArch64ISelLowering.h:196</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a107e9a4d70948139aa83c61738c101c3"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a107e9a4d70948139aa83c61738c101c3">llvm::AArch64ISD::UITOF</a></div><div class="ttdeci">@ UITOF</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00178">AArch64ISelLowering.h:178</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a1267fa1fba459cdc29d3291f477f2050"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a1267fa1fba459cdc29d3291f477f2050">llvm::AArch64ISD::UMAXV</a></div><div class="ttdeci">@ UMAXV</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00156">AArch64ISelLowering.h:156</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a1506f6dab9103c66c2463fdded31a599"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a1506f6dab9103c66c2463fdded31a599">llvm::AArch64ISD::CALL</a></div><div class="ttdeci">@ CALL</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00031">AArch64ISelLowering.h:31</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a1a8fa2bbc5e58ecdb4d5405c52165959"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a1a8fa2bbc5e58ecdb4d5405c52165959">llvm::AArch64ISD::ST4post</a></div><div class="ttdeci">@ ST4post</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00200">AArch64ISelLowering.h:200</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a1ace695a3a0de6c36056b46791fdbd53"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a1ace695a3a0de6c36056b46791fdbd53">llvm::AArch64ISD::CBNZ</a></div><div class="ttdeci">@ CBNZ</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00166">AArch64ISelLowering.h:166</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a1dd8fc0bc13596b74da85b07a1ee5dd2"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a1dd8fc0bc13596b74da85b07a1ee5dd2">llvm::AArch64ISD::BRCOND</a></div><div class="ttdeci">@ BRCOND</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00042">AArch64ISelLowering.h:42</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a1deab4f18a0ec0ad579affbd7e5014dc"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a1deab4f18a0ec0ad579affbd7e5014dc">llvm::AArch64ISD::UQSHL_I</a></div><div class="ttdeci">@ UQSHL_I</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00119">AArch64ISelLowering.h:119</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a1e3fbe83f867fe16454d9928afa4b29f"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a1e3fbe83f867fe16454d9928afa4b29f">llvm::AArch64ISD::LD1x4post</a></div><div class="ttdeci">@ LD1x4post</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00203">AArch64ISelLowering.h:203</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a1e640c0d1dfbd984946b94c00bb08e42"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a1e640c0d1dfbd984946b94c00bb08e42">llvm::AArch64ISD::FRECPE</a></div><div class="ttdeci">@ FRECPE</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00191">AArch64ISelLowering.h:191</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a227cc47204e0e6af51133e52dbda3cad"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a227cc47204e0e6af51133e52dbda3cad">llvm::AArch64ISD::REV64</a></div><div class="ttdeci">@ REV64</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00109">AArch64ISelLowering.h:109</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a22c1b5a92aba9ebf969a2f0235b9094c"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a22c1b5a92aba9ebf969a2f0235b9094c">llvm::AArch64ISD::SRSHR_I</a></div><div class="ttdeci">@ SRSHR_I</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00121">AArch64ISelLowering.h:121</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a232dbb219a38c392daad50613ed1958e"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a232dbb219a38c392daad50613ed1958e">llvm::AArch64ISD::UMINV</a></div><div class="ttdeci">@ UMINV</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00154">AArch64ISelLowering.h:154</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a253c60efdc75571e3bc8a58dd59becaf"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a253c60efdc75571e3bc8a58dd59becaf">llvm::AArch64ISD::CMEQz</a></div><div class="ttdeci">@ CMEQz</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00135">AArch64ISelLowering.h:135</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a28800ddf447359f84e24d7314ccb98de"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a28800ddf447359f84e24d7314ccb98de">llvm::AArch64ISD::LD1x3post</a></div><div class="ttdeci">@ LD1x3post</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00202">AArch64ISelLowering.h:202</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a28b81ba2a9cf5507fa21cf8341e1464f"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a28b81ba2a9cf5507fa21cf8341e1464f">llvm::AArch64ISD::CMHI</a></div><div class="ttdeci">@ CMHI</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00128">AArch64ISelLowering.h:128</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a28bb858be63e74941b0dcd6754d4c1f8"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a28bb858be63e74941b0dcd6754d4c1f8">llvm::AArch64ISD::CMGT</a></div><div class="ttdeci">@ CMGT</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00127">AArch64ISelLowering.h:127</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a293600b79057550d0e087a9aa8be097d"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a293600b79057550d0e087a9aa8be097d">llvm::AArch64ISD::ST2G</a></div><div class="ttdeci">@ ST2G</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00221">AArch64ISelLowering.h:221</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a2b59dada319a790ce5397dc4f8f02a8c"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a2b59dada319a790ce5397dc4f8f02a8c">llvm::AArch64ISD::FRSQRTS</a></div><div class="ttdeci">@ FRSQRTS</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00192">AArch64ISelLowering.h:192</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a2bac403076acbbf971d9213895e49c4f"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a2bac403076acbbf971d9213895e49c4f">llvm::AArch64ISD::WrapperLarge</a></div><div class="ttdeci">@ WrapperLarge</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00030">AArch64ISelLowering.h:30</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a31e3eddf628ce0ce1ab1624e731ee92b"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a31e3eddf628ce0ce1ab1624e731ee92b">llvm::AArch64ISD::TBNZ</a></div><div class="ttdeci">@ TBNZ</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00168">AArch64ISelLowering.h:168</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a3390d467679dbd70e70dab4d9b89fdd7"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a3390d467679dbd70e70dab4d9b89fdd7">llvm::AArch64ISD::SADDV</a></div><div class="ttdeci">@ SADDV</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00148">AArch64ISelLowering.h:148</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a3a4c664b8c91eb49caa763b8b1076171"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a3a4c664b8c91eb49caa763b8b1076171">llvm::AArch64ISD::CMHS</a></div><div class="ttdeci">@ CMHS</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00129">AArch64ISelLowering.h:129</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a3ad8163d9a9b7beace806694b5818168"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a3ad8163d9a9b7beace806694b5818168">llvm::AArch64ISD::FRSQRTE</a></div><div class="ttdeci">@ FRSQRTE</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00192">AArch64ISelLowering.h:192</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a3ce7d4f224730b380e96d3e674ef269c"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a3ce7d4f224730b380e96d3e674ef269c">llvm::AArch64ISD::SBCS</a></div><div class="ttdeci">@ SBCS</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00059">AArch64ISelLowering.h:59</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a3e0f0bc95b04d7de664c53bb98ec888b"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a3e0f0bc95b04d7de664c53bb98ec888b">llvm::AArch64ISD::SBC</a></div><div class="ttdeci">@ SBC</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00053">AArch64ISelLowering.h:53</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a4298c4f3218b85d0754a31c3bc49dd38"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a4298c4f3218b85d0754a31c3bc49dd38">llvm::AArch64ISD::MOVImsl</a></div><div class="ttdeci">@ MOVImsl</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00084">AArch64ISelLowering.h:84</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a4318caf60a3c8fb3a95e336e55457763"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a4318caf60a3c8fb3a95e336e55457763">llvm::AArch64ISD::VLSHR</a></div><div class="ttdeci">@ VLSHR</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00114">AArch64ISelLowering.h:114</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a433c4e85025f39985b0e259cbf6f95ed"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a433c4e85025f39985b0e259cbf6f95ed">llvm::AArch64ISD::UADDV</a></div><div class="ttdeci">@ UADDV</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00149">AArch64ISelLowering.h:149</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a44e0c654278b7245da534b69f2a290a3"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a44e0c654278b7245da534b69f2a290a3">llvm::AArch64ISD::REV32</a></div><div class="ttdeci">@ REV32</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00108">AArch64ISelLowering.h:108</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a489b5bf6d9df2ae4dac6fce059b91bda"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a489b5bf6d9df2ae4dac6fce059b91bda">llvm::AArch64ISD::EXT</a></div><div class="ttdeci">@ EXT</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00110">AArch64ISelLowering.h:110</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a49584572cc555ded4c292404822bff1c"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a49584572cc555ded4c292404822bff1c">llvm::AArch64ISD::FCMGE</a></div><div class="ttdeci">@ FCMGE</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00131">AArch64ISelLowering.h:131</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a4a633f62fc41f2022fe2170031a65d0e"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a4a633f62fc41f2022fe2170031a65d0e">llvm::AArch64ISD::LD1x2post</a></div><div class="ttdeci">@ LD1x2post</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00201">AArch64ISelLowering.h:201</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a4a963d58bfd84cd339df4a7c57f8764e"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a4a963d58bfd84cd339df4a7c57f8764e">llvm::AArch64ISD::CSINC</a></div><div class="ttdeci">@ CSINC</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00047">AArch64ISelLowering.h:47</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a4db23bc2ed0cc6a04a5c5d11bb45235f"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a4db23bc2ed0cc6a04a5c5d11bb45235f">llvm::AArch64ISD::UZP1</a></div><div class="ttdeci">@ UZP1</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00103">AArch64ISelLowering.h:103</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a4dfc32c20ebb97a98e406c25891d43c9"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a4dfc32c20ebb97a98e406c25891d43c9">llvm::AArch64ISD::CMEQ</a></div><div class="ttdeci">@ CMEQ</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00125">AArch64ISelLowering.h:125</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a4e18ab55d69c25d612218c79b2085610"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a4e18ab55d69c25d612218c79b2085610">llvm::AArch64ISD::SMINV</a></div><div class="ttdeci">@ SMINV</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00153">AArch64ISelLowering.h:153</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a4e6bee589f2340d206010f5ac573708b"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a4e6bee589f2340d206010f5ac573708b">llvm::AArch64ISD::FIRST_NUMBER</a></div><div class="ttdeci">@ FIRST_NUMBER</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00029">AArch64ISelLowering.h:29</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a5323cab8ff6fd076ef57c895a0965f62"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a5323cab8ff6fd076ef57c895a0965f62">llvm::AArch64ISD::LD4LANEpost</a></div><div class="ttdeci">@ LD4LANEpost</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00214">AArch64ISelLowering.h:214</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a568bdb1eb9c9d07c9baa011b76a97b06"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a568bdb1eb9c9d07c9baa011b76a97b06">llvm::AArch64ISD::TRN2</a></div><div class="ttdeci">@ TRN2</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00106">AArch64ISelLowering.h:106</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a56f30b92d605204b6d1e8f6736f5b45c"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a56f30b92d605204b6d1e8f6736f5b45c">llvm::AArch64ISD::MOVIedit</a></div><div class="ttdeci">@ MOVIedit</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00083">AArch64ISelLowering.h:83</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a570a73eb4f12ab7c7db1e81f280b363c"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a570a73eb4f12ab7c7db1e81f280b363c">llvm::AArch64ISD::ADC</a></div><div class="ttdeci">@ ADC</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00052">AArch64ISelLowering.h:52</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a574234144ef4f4e0115d0ef71a4efd80"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a574234144ef4f4e0115d0ef71a4efd80">llvm::AArch64ISD::ZIP1</a></div><div class="ttdeci">@ ZIP1</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00101">AArch64ISelLowering.h:101</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a584f88016830e5aed58404ed12f9b3e1"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a584f88016830e5aed58404ed12f9b3e1">llvm::AArch64ISD::FRECPS</a></div><div class="ttdeci">@ FRECPS</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00191">AArch64ISelLowering.h:191</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a58511b67177595581d8f94facb3565fe"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a58511b67177595581d8f94facb3565fe">llvm::AArch64ISD::ZIP2</a></div><div class="ttdeci">@ ZIP2</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00102">AArch64ISelLowering.h:102</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a59bae44c1b0024fdfcc5e2803966ab5e"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a59bae44c1b0024fdfcc5e2803966ab5e">llvm::AArch64ISD::NOT</a></div><div class="ttdeci">@ NOT</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00159">AArch64ISelLowering.h:159</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a5b1de6bb4e7f7e0cf389ba2f258066e2"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a5b1de6bb4e7f7e0cf389ba2f258066e2">llvm::AArch64ISD::ST1x3post</a></div><div class="ttdeci">@ ST1x3post</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00205">AArch64ISelLowering.h:205</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a5d2518cc25a5983068164109fdd92691"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a5d2518cc25a5983068164109fdd92691">llvm::AArch64ISD::ST1x2post</a></div><div class="ttdeci">@ ST1x2post</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00204">AArch64ISelLowering.h:204</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a5d3f342d733ac020d495e08094c201bb"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a5d3f342d733ac020d495e08094c201bb">llvm::AArch64ISD::DUPLANE32</a></div><div class="ttdeci">@ DUPLANE32</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00077">AArch64ISelLowering.h:77</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a60ba9419992364c7fa566dbe626f91b0"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a60ba9419992364c7fa566dbe626f91b0">llvm::AArch64ISD::SQSHLU_I</a></div><div class="ttdeci">@ SQSHLU_I</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00120">AArch64ISelLowering.h:120</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a611efefd07581a309272ce3604a444f1"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a611efefd07581a309272ce3604a444f1">llvm::AArch64ISD::LD2post</a></div><div class="ttdeci">@ LD2post</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00195">AArch64ISelLowering.h:195</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a61ede97ea8fc84f9f11d6478d5d214a6"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a61ede97ea8fc84f9f11d6478d5d214a6">llvm::AArch64ISD::ADDS</a></div><div class="ttdeci">@ ADDS</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00056">AArch64ISelLowering.h:56</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a626e899c69c3bfdbdbb094dd1c43bcc5"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a626e899c69c3bfdbdbb094dd1c43bcc5">llvm::AArch64ISD::DUPLANE64</a></div><div class="ttdeci">@ DUPLANE64</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00078">AArch64ISelLowering.h:78</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a63256211d7e9fcab596baa05d672db8d"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a63256211d7e9fcab596baa05d672db8d">llvm::AArch64ISD::DUPLANE16</a></div><div class="ttdeci">@ DUPLANE16</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00076">AArch64ISelLowering.h:76</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a6390897d4e079aa4d38ce5a5fd206b2b"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a6390897d4e079aa4d38ce5a5fd206b2b">llvm::AArch64ISD::ORRi</a></div><div class="ttdeci">@ ORRi</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00091">AArch64ISelLowering.h:91</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a64a83c4bc05c2caeca43015fda341f45"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a64a83c4bc05c2caeca43015fda341f45">llvm::AArch64ISD::ADDlow</a></div><div class="ttdeci">@ ADDlow</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00038">AArch64ISelLowering.h:38</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a655dffaac8a992d3a612963917df3a63"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a655dffaac8a992d3a612963917df3a63">llvm::AArch64ISD::CMLTz</a></div><div class="ttdeci">@ CMLTz</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00139">AArch64ISelLowering.h:139</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a677e79b3b0d2d9969f84dfc567683f2b"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a677e79b3b0d2d9969f84dfc567683f2b">llvm::AArch64ISD::ST3LANEpost</a></div><div class="ttdeci">@ ST3LANEpost</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00216">AArch64ISelLowering.h:216</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a68a32966ba07f4efbe2397915501622f"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a68a32966ba07f4efbe2397915501622f">llvm::AArch64ISD::LD2DUPpost</a></div><div class="ttdeci">@ LD2DUPpost</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00208">AArch64ISelLowering.h:208</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a6a32a9de2d68106613af27a4b5287b08"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a6a32a9de2d68106613af27a4b5287b08">llvm::AArch64ISD::SITOF</a></div><div class="ttdeci">@ SITOF</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00177">AArch64ISelLowering.h:177</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a6d588334989b7663c1d0cdbbbf209f15"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a6d588334989b7663c1d0cdbbbf209f15">llvm::AArch64ISD::ST1x4post</a></div><div class="ttdeci">@ ST1x4post</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00206">AArch64ISelLowering.h:206</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a6ffcbbcb6e2951b44a89f04a89507a0c"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a6ffcbbcb6e2951b44a89f04a89507a0c">llvm::AArch64ISD::FCMEQz</a></div><div class="ttdeci">@ FCMEQz</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00140">AArch64ISelLowering.h:140</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a7053d31b0e2ad10afa17f7cf4332b40b"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a7053d31b0e2ad10afa17f7cf4332b40b">llvm::AArch64ISD::TLSDESC_CALLSEQ</a></div><div class="ttdeci">@ TLSDESC_CALLSEQ</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00035">AArch64ISelLowering.h:35</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a710b6a09ffa3675a809f5560d18eb69b"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a710b6a09ffa3675a809f5560d18eb69b">llvm::AArch64ISD::PREFETCH</a></div><div class="ttdeci">@ PREFETCH</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00174">AArch64ISelLowering.h:174</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a73276e2beba77ee68e34de9f315b1dbb"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a73276e2beba77ee68e34de9f315b1dbb">llvm::AArch64ISD::SQSHL_I</a></div><div class="ttdeci">@ SQSHL_I</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00118">AArch64ISelLowering.h:118</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a74c7f6579312bce1adcf3adf0f3ca33a"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a74c7f6579312bce1adcf3adf0f3ca33a">llvm::AArch64ISD::LD3DUPpost</a></div><div class="ttdeci">@ LD3DUPpost</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00209">AArch64ISelLowering.h:209</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a7749b66ee4fb30ffb40a30f5ef67b46f"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a7749b66ee4fb30ffb40a30f5ef67b46f">llvm::AArch64ISD::CSNEG</a></div><div class="ttdeci">@ CSNEG</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00046">AArch64ISelLowering.h:46</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a794f9f6bbb4013df844fce71137cb255"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a794f9f6bbb4013df844fce71137cb255">llvm::AArch64ISD::VASHR</a></div><div class="ttdeci">@ VASHR</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00115">AArch64ISelLowering.h:115</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a79512f79cb3d87ff14fd966207218ca5"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a79512f79cb3d87ff14fd966207218ca5">llvm::AArch64ISD::NVCAST</a></div><div class="ttdeci">@ NVCAST</div><div class="ttdoc">Natural vector cast.</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00185">AArch64ISelLowering.h:185</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a7c644e021148062cb8186d06335d6c5b"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a7c644e021148062cb8186d06335d6c5b">llvm::AArch64ISD::FCMGEz</a></div><div class="ttdeci">@ FCMGEz</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00141">AArch64ISelLowering.h:141</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a7eec025fe97bc08e06bd04b45390cbbc"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a7eec025fe97bc08e06bd04b45390cbbc">llvm::AArch64ISD::MOVIshift</a></div><div class="ttdeci">@ MOVIshift</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00082">AArch64ISelLowering.h:82</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a82c3a82c9284fc5edff2a96dec362f57"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a82c3a82c9284fc5edff2a96dec362f57">llvm::AArch64ISD::CCMP</a></div><div class="ttdeci">@ CCMP</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00063">AArch64ISelLowering.h:63</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a84ae19f2bf01a162207d82a39b1ba230"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a84ae19f2bf01a162207d82a39b1ba230">llvm::AArch64ISD::STZ2G</a></div><div class="ttdeci">@ STZ2G</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00224">AArch64ISelLowering.h:222</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a8545d1e72a2a8d4e27335a18ef098589"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a8545d1e72a2a8d4e27335a18ef098589">llvm::AArch64ISD::RET_FLAG</a></div><div class="ttdeci">@ RET_FLAG</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00041">AArch64ISelLowering.h:41</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a87407f364bf7154debfe6a3008760e8c"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a87407f364bf7154debfe6a3008760e8c">llvm::AArch64ISD::CSINV</a></div><div class="ttdeci">@ CSINV</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00045">AArch64ISelLowering.h:45</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a8aec775bf28196c442cf229cd43db2e3"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a8aec775bf28196c442cf229cd43db2e3">llvm::AArch64ISD::UZP2</a></div><div class="ttdeci">@ UZP2</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00104">AArch64ISelLowering.h:104</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a8deb26c97d84f931bdfb22aee53cebbc"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a8deb26c97d84f931bdfb22aee53cebbc">llvm::AArch64ISD::CCMN</a></div><div class="ttdeci">@ CCMN</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00064">AArch64ISelLowering.h:64</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a8ee06ddad96ab8a83a8513e4b5b49717"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a8ee06ddad96ab8a83a8513e4b5b49717">llvm::AArch64ISD::ADR</a></div><div class="ttdeci">@ ADR</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00037">AArch64ISelLowering.h:37</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a8f9b927f69d51deab20e1da9cf296300"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a8f9b927f69d51deab20e1da9cf296300">llvm::AArch64ISD::ST4LANEpost</a></div><div class="ttdeci">@ ST4LANEpost</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00217">AArch64ISelLowering.h:217</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a91a9a99c6c9977fcb422a33cedb64baa"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a91a9a99c6c9977fcb422a33cedb64baa">llvm::AArch64ISD::MOVI</a></div><div class="ttdeci">@ MOVI</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00081">AArch64ISelLowering.h:81</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a95de67e2367d3060cb2336a6805e48cb"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a95de67e2367d3060cb2336a6805e48cb">llvm::AArch64ISD::ST3post</a></div><div class="ttdeci">@ ST3post</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00199">AArch64ISelLowering.h:199</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a967eebc9c3cd77d0eddf5a53bda3e9ac"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a967eebc9c3cd77d0eddf5a53bda3e9ac">llvm::AArch64ISD::FCMGT</a></div><div class="ttdeci">@ FCMGT</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00132">AArch64ISelLowering.h:132</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a9d12cf233445b196a30a2cb5e339b6dc"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a9d12cf233445b196a30a2cb5e339b6dc">llvm::AArch64ISD::LD4DUPpost</a></div><div class="ttdeci">@ LD4DUPpost</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00210">AArch64ISelLowering.h:210</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a9e0955df410f281dcdb5272e0ab9ce3d"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a9e0955df410f281dcdb5272e0ab9ce3d">llvm::AArch64ISD::DUP</a></div><div class="ttdeci">@ DUP</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00074">AArch64ISelLowering.h:74</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a9e5cc09bf44571679cb7abc733bca21b"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a9e5cc09bf44571679cb7abc733bca21b">llvm::AArch64ISD::DUPLANE8</a></div><div class="ttdeci">@ DUPLANE8</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00075">AArch64ISelLowering.h:75</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19aa2e9d9d7c30818fd5ba551f8d3f0af34"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19aa2e9d9d7c30818fd5ba551f8d3f0af34">llvm::AArch64ISD::ADRP</a></div><div class="ttdeci">@ ADRP</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00036">AArch64ISelLowering.h:36</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19aa4493521473b54b2568fb53290007104"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19aa4493521473b54b2568fb53290007104">llvm::AArch64ISD::MVNIshift</a></div><div class="ttdeci">@ MVNIshift</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00086">AArch64ISelLowering.h:86</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19aa6617bab04266e3a038086c0e27fe5a0"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19aa6617bab04266e3a038086c0e27fe5a0">llvm::AArch64ISD::LD4post</a></div><div class="ttdeci">@ LD4post</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00197">AArch64ISelLowering.h:197</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19aa7d178f513996b738fea26d693c54e9a"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19aa7d178f513996b738fea26d693c54e9a">llvm::AArch64ISD::TBZ</a></div><div class="ttdeci">@ TBZ</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00167">AArch64ISelLowering.h:167</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19aa931d46bc7be6ffc74d0673d26fd4b86"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19aa931d46bc7be6ffc74d0673d26fd4b86">llvm::AArch64ISD::STG</a></div><div class="ttdeci">@ STG</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00219">AArch64ISelLowering.h:219</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19ab094a6a98cc4e55bec227f809503a184"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19ab094a6a98cc4e55bec227f809503a184">llvm::AArch64ISD::ST2post</a></div><div class="ttdeci">@ ST2post</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00198">AArch64ISelLowering.h:198</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19ab98a7740ca34fec72ed6e3b38760b2b1"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19ab98a7740ca34fec72ed6e3b38760b2b1">llvm::AArch64ISD::ADCS</a></div><div class="ttdeci">@ ADCS</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00058">AArch64ISelLowering.h:58</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19abb58d2b22e1e4205262ef9b7a6a08e61"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19abb58d2b22e1e4205262ef9b7a6a08e61">llvm::AArch64ISD::BIT</a></div><div class="ttdeci">@ BIT</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00162">AArch64ISelLowering.h:162</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19abcf28dc2b8c571927124b7d94e5d0003"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19abcf28dc2b8c571927124b7d94e5d0003">llvm::AArch64ISD::URSHR_I</a></div><div class="ttdeci">@ URSHR_I</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00122">AArch64ISelLowering.h:122</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19ac14d53a0ab8efc58263ff49cdc148af4"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19ac14d53a0ab8efc58263ff49cdc148af4">llvm::AArch64ISD::CMGE</a></div><div class="ttdeci">@ CMGE</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00126">AArch64ISelLowering.h:126</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19ac4260922a57a444b076d7680cdfaed32"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19ac4260922a57a444b076d7680cdfaed32">llvm::AArch64ISD::FCMLTz</a></div><div class="ttdeci">@ FCMLTz</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00144">AArch64ISelLowering.h:144</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19ac723fb32863b8b811d1f5e20a9d29b83"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19ac723fb32863b8b811d1f5e20a9d29b83">llvm::AArch64ISD::CBZ</a></div><div class="ttdeci">@ CBZ</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00165">AArch64ISelLowering.h:165</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19ac7807ff6ae2440eb553822033f355ceb"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19ac7807ff6ae2440eb553822033f355ceb">llvm::AArch64ISD::FCMGTz</a></div><div class="ttdeci">@ FCMGTz</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00142">AArch64ISelLowering.h:142</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19acdc788ad7d0ba7ecc3806c90b39b46ff"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19acdc788ad7d0ba7ecc3806c90b39b46ff">llvm::AArch64ISD::SUBS</a></div><div class="ttdeci">@ SUBS</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00057">AArch64ISelLowering.h:57</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19acf7722d737cd958a55d56d66b37b1d0a"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19acf7722d737cd958a55d56d66b37b1d0a">llvm::AArch64ISD::SMAXV</a></div><div class="ttdeci">@ SMAXV</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00155">AArch64ISelLowering.h:155</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19acffc300e996f001cf3bbbf1e25c7b974"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19acffc300e996f001cf3bbbf1e25c7b974">llvm::AArch64ISD::LD2LANEpost</a></div><div class="ttdeci">@ LD2LANEpost</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00212">AArch64ISelLowering.h:212</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19ad25be6e24e6b7104abbf0660c96589e8"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19ad25be6e24e6b7104abbf0660c96589e8">llvm::AArch64ISD::THREAD_POINTER</a></div><div class="ttdeci">@ THREAD_POINTER</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00051">AArch64ISelLowering.h:51</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19ad4cde0015d3454bacad2b4d1669608f0"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19ad4cde0015d3454bacad2b4d1669608f0">llvm::AArch64ISD::STZG</a></div><div class="ttdeci">@ STZG</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00220">AArch64ISelLowering.h:220</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19ad57aa6b8d10579a678dc2320ff7001da"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19ad57aa6b8d10579a678dc2320ff7001da">llvm::AArch64ISD::BSL</a></div><div class="ttdeci">@ BSL</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00095">AArch64ISelLowering.h:95</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19ad63360064b079f9075dc2fd532a101bd"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19ad63360064b079f9075dc2fd532a101bd">llvm::AArch64ISD::NEG</a></div><div class="ttdeci">@ NEG</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00098">AArch64ISelLowering.h:98</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19ad6ab97e04848339b891365ffbcc1a0fc"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19ad6ab97e04848339b891365ffbcc1a0fc">llvm::AArch64ISD::BICi</a></div><div class="ttdeci">@ BICi</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00090">AArch64ISelLowering.h:90</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19adbfcc48de5a86d26dad681e5ab4ae73b"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19adbfcc48de5a86d26dad681e5ab4ae73b">llvm::AArch64ISD::CMGEz</a></div><div class="ttdeci">@ CMGEz</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00136">AArch64ISelLowering.h:136</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19adee98654dac93ffd21f1b9a129ec40e2"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19adee98654dac93ffd21f1b9a129ec40e2">llvm::AArch64ISD::FCMP</a></div><div class="ttdeci">@ FCMP</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00068">AArch64ISelLowering.h:68</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19adfb5f0cc680a060e5ca88e6e923d7183"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19adfb5f0cc680a060e5ca88e6e923d7183">llvm::AArch64ISD::LOADgot</a></div><div class="ttdeci">@ LOADgot</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00039">AArch64ISelLowering.h:39</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19ae0425e98d56c0083b583f1c5c714efd9"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19ae0425e98d56c0083b583f1c5c714efd9">llvm::AArch64ISD::CMGTz</a></div><div class="ttdeci">@ CMGTz</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00137">AArch64ISelLowering.h:137</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19ae57993c65e826491faff8e9f23ae2b94"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19ae57993c65e826491faff8e9f23ae2b94">llvm::AArch64ISD::FCMEQ</a></div><div class="ttdeci">@ FCMEQ</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00130">AArch64ISelLowering.h:130</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19ae8eea7e42467af1888111d30aa1ffc9a"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19ae8eea7e42467af1888111d30aa1ffc9a">llvm::AArch64ISD::FCMLEz</a></div><div class="ttdeci">@ FCMLEz</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00143">AArch64ISelLowering.h:143</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19ae9765ad45095f8a38ed3c365c8b8039a"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19ae9765ad45095f8a38ed3c365c8b8039a">llvm::AArch64ISD::UMULL</a></div><div class="ttdeci">@ UMULL</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00188">AArch64ISelLowering.h:188</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19aeaea22b21177ff390559a1314dbf6947"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19aeaea22b21177ff390559a1314dbf6947">llvm::AArch64ISD::CSEL</a></div><div class="ttdeci">@ CSEL</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00043">AArch64ISelLowering.h:43</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19aec77dff21e4270304e2569473d701994"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19aec77dff21e4270304e2569473d701994">llvm::AArch64ISD::LD3LANEpost</a></div><div class="ttdeci">@ LD3LANEpost</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00213">AArch64ISelLowering.h:213</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19af146cbc56dd5ec2153e08db2e7e4af7d"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19af146cbc56dd5ec2153e08db2e7e4af7d">llvm::AArch64ISD::FCSEL</a></div><div class="ttdeci">@ FCSEL</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00044">AArch64ISelLowering.h:44</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19af36f36b0406330ead921ee1fb07de2cd"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19af36f36b0406330ead921ee1fb07de2cd">llvm::AArch64ISD::ANDS</a></div><div class="ttdeci">@ ANDS</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00060">AArch64ISelLowering.h:60</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19af534c8b3b04bafe5c651e83dd0e83ef6"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19af534c8b3b04bafe5c651e83dd0e83ef6">llvm::AArch64ISD::CMLEz</a></div><div class="ttdeci">@ CMLEz</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00138">AArch64ISelLowering.h:138</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19af6319439dbf716e743039fae1f75a4fc"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19af6319439dbf716e743039fae1f75a4fc">llvm::AArch64ISD::FCCMP</a></div><div class="ttdeci">@ FCCMP</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00065">AArch64ISelLowering.h:65</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19af6c22e0a2aa27c8e7934f6c5d519c832"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19af6c22e0a2aa27c8e7934f6c5d519c832">llvm::AArch64ISD::EXTR</a></div><div class="ttdeci">@ EXTR</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00071">AArch64ISelLowering.h:71</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19af9aa22215f868a0dcc94cf13bc459460"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19af9aa22215f868a0dcc94cf13bc459460">llvm::AArch64ISD::LD1LANEpost</a></div><div class="ttdeci">@ LD1LANEpost</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00211">AArch64ISelLowering.h:211</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19afae32e400e4bc01cc4673f48e856472d"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19afae32e400e4bc01cc4673f48e856472d">llvm::AArch64ISD::REV16</a></div><div class="ttdeci">@ REV16</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00107">AArch64ISelLowering.h:107</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19afb280860060c7afbb8c931e5ab7fade9"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19afb280860060c7afbb8c931e5ab7fade9">llvm::AArch64ISD::MVNImsl</a></div><div class="ttdeci">@ MVNImsl</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00087">AArch64ISelLowering.h:87</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19afb30ccc51f3686858a621b86f7171087"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19afb30ccc51f3686858a621b86f7171087">llvm::AArch64ISD::VSHL</a></div><div class="ttdeci">@ VSHL</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00113">AArch64ISelLowering.h:113</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64_html_ad6a46b5fa0c0be4df0f957b751654025"><div class="ttname"><a href="namespacellvm_1_1AArch64.html#ad6a46b5fa0c0be4df0f957b751654025">llvm::AArch64::createFastISel</a></div><div class="ttdeci">FastISel * createFastISel(FunctionLoweringInfo &amp;funcInfo, const TargetLibraryInfo *libInfo)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64FastISel_8cpp_source.html#l05185">AArch64FastISel.cpp:5185</a></div></div>
<div class="ttc" id="anamespacellvm_1_1CallingConv_html_affd4230ab8faad873d783b61645a99f0a75c7c151466ad7e041e9ed8aa4d5a4bf"><div class="ttname"><a href="namespacellvm_1_1CallingConv.html#affd4230ab8faad873d783b61645a99f0a75c7c151466ad7e041e9ed8aa4d5a4bf">llvm::CallingConv::CXX_FAST_TLS</a></div><div class="ttdeci">@ CXX_FAST_TLS</div><div class="ttdef"><b>Definition:</b> <a href="CallingConv_8h_source.html#l00076">CallingConv.h:76</a></div></div>
<div class="ttc" id="anamespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a477ef80c70c7359199eace0e5d3133b1"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a477ef80c70c7359199eace0e5d3133b1">llvm::ISD::BUILTIN_OP_END</a></div><div class="ttdeci">@ BUILTIN_OP_END</div><div class="ttdoc">BUILTIN_OP_END - This must be the last enum value in this list.</div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00914">ISDOpcodes.h:913</a></div></div>
<div class="ttc" id="anamespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a84c47705bcf7271413738ae8bf3871e6"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a84c47705bcf7271413738ae8bf3871e6">llvm::ISD::CopyFromReg</a></div><div class="ttdeci">@ CopyFromReg</div><div class="ttdoc">CopyFromReg - This node indicates that the input value is a virtual or physical register that is defi...</div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00174">ISDOpcodes.h:174</a></div></div>
<div class="ttc" id="anamespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110ae690127648393001a7d5b93dc23da7b3"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ae690127648393001a7d5b93dc23da7b3">llvm::ISD::TRUNCATE</a></div><div class="ttdeci">@ TRUNCATE</div><div class="ttdoc">TRUNCATE - Completely drop the high bits.</div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00498">ISDOpcodes.h:498</a></div></div>
<div class="ttc" id="anamespacellvm_1_1ISD_html_a492b8a748b427bf9338f626f438cf91c"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a492b8a748b427bf9338f626f438cf91c">llvm::ISD::FIRST_TARGET_MEMORY_OPCODE</a></div><div class="ttdeci">static const int FIRST_TARGET_MEMORY_OPCODE</div><div class="ttdoc">FIRST_TARGET_MEMORY_OPCODE - Target-specific pre-isel operations which do not reference a specific me...</div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00920">ISDOpcodes.h:920</a></div></div>
<div class="ttc" id="anamespacellvm_1_1ISD_html_abee7ecb577fcade34eb16ccb7f503e31"><div class="ttname"><a href="namespacellvm_1_1ISD.html#abee7ecb577fcade34eb16ccb7f503e31">llvm::ISD::MemIndexedMode</a></div><div class="ttdeci">MemIndexedMode</div><div class="ttdoc">MemIndexedMode enum - This enum defines the load / store indexed addressing modes.</div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00950">ISDOpcodes.h:950</a></div></div>
<div class="ttc" id="anamespacellvm_1_1ISD_html_ac3c3cf58d6d631af6a172457304d3d07"><div class="ttname"><a href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07">llvm::ISD::CondCode</a></div><div class="ttdeci">CondCode</div><div class="ttdoc">ISD::CondCode enum - These are ordered carefully to make the bitfields below work out,...</div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00995">ISDOpcodes.h:995</a></div></div>
<div class="ttc" id="anamespacellvm_1_1ISD_html_ad4d48171b87ca51ff54c10a436bac4d7"><div class="ttname"><a href="namespacellvm_1_1ISD.html#ad4d48171b87ca51ff54c10a436bac4d7">llvm::ISD::LoadExtType</a></div><div class="ttdeci">LoadExtType</div><div class="ttdoc">LoadExtType enum - This enum defines the three variants of LOADEXT (load with extension).</div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00970">ISDOpcodes.h:970</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RTLIB_html_a50a0bab21f1d14a86a1483ec283e4447"><div class="ttname"><a href="namespacellvm_1_1RTLIB.html#a50a0bab21f1d14a86a1483ec283e4447">llvm::RTLIB::Libcall</a></div><div class="ttdeci">Libcall</div><div class="ttdoc">RTLIB::Libcall enum - This enum defines all of the runtime library calls the backend can emit.</div><div class="ttdef"><b>Definition:</b> <a href="RuntimeLibcalls_8h_source.html#l00029">RuntimeLibcalls.h:29</a></div></div>
<div class="ttc" id="anamespacellvm_html"><div class="ttname"><a href="namespacellvm.html">llvm</a></div><div class="ttdoc">This class represents lattice values for constants.</div><div class="ttdef"><b>Definition:</b> <a href="AllocatorList_8h_source.html#l00023">AllocatorList.h:23</a></div></div>
<div class="ttc" id="anamespacellvm_html_a1eb5609345b906d024fbf9e4bc1adc06afe578efb7ca235af77fb0eef7edcf639"><div class="ttname"><a href="namespacellvm.html#a1eb5609345b906d024fbf9e4bc1adc06afe578efb7ca235af77fb0eef7edcf639">llvm::Depth</a></div><div class="ttdeci">@ Depth</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineScheduler_8h_source.html#l00036">SIMachineScheduler.h:36</a></div></div>
<div class="ttc" id="anamespacellvm_html_a298184c9a0cd665d7cfc55f6a59204a4"><div class="ttname"><a href="namespacellvm.html#a298184c9a0cd665d7cfc55f6a59204a4">llvm::MCPhysReg</a></div><div class="ttdeci">uint16_t MCPhysReg</div><div class="ttdoc">An unsigned integer type large enough to represent all physical registers, but not necessarily virtua...</div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00029">MCRegisterInfo.h:29</a></div></div>
<div class="ttc" id="anamespacellvm_html_a2c3c18bffdc25d969233c5448bdfe7eb"><div class="ttname"><a href="namespacellvm.html#a2c3c18bffdc25d969233c5448bdfe7eb">llvm::AddressSpace</a></div><div class="ttdeci">AddressSpace</div><div class="ttdef"><b>Definition:</b> <a href="NVPTXBaseInfo_8h_source.html#l00021">NVPTXBaseInfo.h:21</a></div></div>
<div class="ttc" id="anamespacellvm_html_aa555cd3eb8141809d16bcfc45ccc3715"><div class="ttname"><a href="namespacellvm.html#aa555cd3eb8141809d16bcfc45ccc3715">llvm::CCAssignFn</a></div><div class="ttdeci">bool CCAssignFn(unsigned ValNo, MVT ValVT, MVT LocVT, CCValAssign::LocInfo LocInfo, ISD::ArgFlagsTy ArgFlags, CCState &amp;State)</div><div class="ttdoc">CCAssignFn - This function assigns a location for Val, updating State to reflect the change.</div><div class="ttdef"><b>Definition:</b> <a href="CallingConvLower_8h_source.html#l00175">CallingConvLower.h:175</a></div></div>
<div class="ttc" id="anamespacellvm_html_aa6d856e4879bb775617f8c3634773b7a"><div class="ttname"><a href="namespacellvm.html#aa6d856e4879bb775617f8c3634773b7a">llvm::CombineLevel</a></div><div class="ttdeci">CombineLevel</div><div class="ttdef"><b>Definition:</b> <a href="DAGCombine_8h_source.html#l00015">DAGCombine.h:15</a></div></div>
<div class="ttc" id="anamespacellvm_html_abf74b2f0dbae96f4708d3e407b36df02"><div class="ttname"><a href="namespacellvm.html#abf74b2f0dbae96f4708d3e407b36df02">llvm::AtomicOrdering</a></div><div class="ttdeci">AtomicOrdering</div><div class="ttdoc">Atomic ordering for LLVM's memory model.</div><div class="ttdef"><b>Definition:</b> <a href="AtomicOrdering_8h_source.html#l00056">AtomicOrdering.h:56</a></div></div>
<div class="ttc" id="aregcomp_8c_html_a0240ac851181b84ac374872dc5434ee4"><div class="ttname"><a href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a></div><div class="ttdeci">#define N</div></div>
<div class="ttc" id="astructllvm_1_1EVT_html"><div class="ttname"><a href="structllvm_1_1EVT.html">llvm::EVT</a></div><div class="ttdoc">Extended Value Type.</div><div class="ttdef"><b>Definition:</b> <a href="ValueTypes_8h_source.html#l00033">ValueTypes.h:33</a></div></div>
<div class="ttc" id="astructllvm_1_1EVT_html_a377e23074df88edd4f4d47e2e81fe568"><div class="ttname"><a href="structllvm_1_1EVT.html#a377e23074df88edd4f4d47e2e81fe568">llvm::EVT::getSizeInBits</a></div><div class="ttdeci">unsigned getSizeInBits() const</div><div class="ttdoc">Return the size of the specified value type in bits.</div><div class="ttdef"><b>Definition:</b> <a href="ValueTypes_8h_source.html#l00291">ValueTypes.h:291</a></div></div>
<div class="ttc" id="astructllvm_1_1EVT_html_aa54976197fff266f4143beb44fc9764c"><div class="ttname"><a href="structllvm_1_1EVT.html#aa54976197fff266f4143beb44fc9764c">llvm::EVT::isVector</a></div><div class="ttdeci">bool isVector() const</div><div class="ttdoc">Return true if this is a vector value type.</div><div class="ttdef"><b>Definition:</b> <a href="ValueTypes_8h_source.html#l00150">ValueTypes.h:150</a></div></div>
<div class="ttc" id="astructllvm_1_1EVT_html_ad958859a7af278dd5ea2b593c2b25050"><div class="ttname"><a href="structllvm_1_1EVT.html#ad958859a7af278dd5ea2b593c2b25050">llvm::EVT::isScalarInteger</a></div><div class="ttdeci">bool isScalarInteger() const</div><div class="ttdoc">Return true if this is an integer, but not a vector.</div><div class="ttdef"><b>Definition:</b> <a href="ValueTypes_8h_source.html#l00145">ValueTypes.h:145</a></div></div>
<div class="ttc" id="astructllvm_1_1Entry_html"><div class="ttname"><a href="structllvm_1_1Entry.html">llvm::Entry</a></div><div class="ttdef"><b>Definition:</b> <a href="TimeProfiler_8cpp_source.html#l00040">TimeProfiler.cpp:40</a></div></div>
<div class="ttc" id="astructllvm_1_1KnownBits_html"><div class="ttname"><a href="structllvm_1_1KnownBits.html">llvm::KnownBits</a></div><div class="ttdef"><b>Definition:</b> <a href="KnownBits_8h_source.html#l00022">KnownBits.h:22</a></div></div>
<div class="ttc" id="astructllvm_1_1TargetLowering_1_1DAGCombinerInfo_html"><div class="ttname"><a href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">llvm::TargetLowering::DAGCombinerInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l03153">TargetLowering.h:3153</a></div></div>
<div class="ttc" id="astructllvm_1_1TargetLowering_1_1TargetLoweringOpt_html"><div class="ttname"><a href="structllvm_1_1TargetLowering_1_1TargetLoweringOpt.html">llvm::TargetLowering::TargetLoweringOpt</a></div><div class="ttdoc">A convenience struct that encapsulates a DAG, and two SDValues for returning information from TargetL...</div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l02982">TargetLowering.h:2982</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Wed Jul 13 2022 11:23:33 for LLVM by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.5
</small></address>
</body>
</html>
