<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p3758" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_3758{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_3758{left:110px;bottom:68px;letter-spacing:0.1px;}
#t3_3758{left:69px;bottom:1141px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t4_3758{left:69px;bottom:1088px;letter-spacing:-0.17px;word-spacing:-1.04px;}
#t5_3758{left:556px;bottom:1088px;letter-spacing:-0.13px;word-spacing:-1.06px;}
#t6_3758{left:69px;bottom:1071px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t7_3758{left:69px;bottom:1046px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t8_3758{left:69px;bottom:1030px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t9_3758{left:69px;bottom:1013px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#ta_3758{left:69px;bottom:988px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#tb_3758{left:69px;bottom:972px;letter-spacing:-0.17px;word-spacing:-0.44px;}
#tc_3758{left:69px;bottom:955px;letter-spacing:-0.13px;word-spacing:-0.49px;}
#td_3758{left:69px;bottom:938px;letter-spacing:-0.16px;word-spacing:-0.51px;}
#te_3758{left:69px;bottom:888px;letter-spacing:-0.09px;}
#tf_3758{left:154px;bottom:888px;letter-spacing:-0.1px;word-spacing:0.02px;}
#tg_3758{left:69px;bottom:864px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#th_3758{left:69px;bottom:847px;letter-spacing:-0.13px;word-spacing:-1.29px;}
#ti_3758{left:69px;bottom:830px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#tj_3758{left:69px;bottom:813px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tk_3758{left:69px;bottom:797px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tl_3758{left:69px;bottom:780px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#tm_3758{left:69px;bottom:755px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tn_3758{left:69px;bottom:438px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#to_3758{left:69px;bottom:421px;letter-spacing:-0.15px;word-spacing:-0.6px;}
#tp_3758{left:69px;bottom:404px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#tq_3758{left:69px;bottom:380px;letter-spacing:-0.16px;word-spacing:-1.19px;}
#tr_3758{left:69px;bottom:363px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#ts_3758{left:69px;bottom:346px;letter-spacing:-0.15px;word-spacing:-0.42px;}
#tt_3758{left:69px;bottom:320px;}
#tu_3758{left:95px;bottom:323px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tv_3758{left:69px;bottom:297px;}
#tw_3758{left:95px;bottom:300px;letter-spacing:-0.18px;word-spacing:-0.43px;}
#tx_3758{left:69px;bottom:274px;}
#ty_3758{left:95px;bottom:277px;letter-spacing:-0.15px;word-spacing:-0.85px;}
#tz_3758{left:95px;bottom:260px;letter-spacing:-0.17px;word-spacing:-0.43px;}
#t10_3758{left:69px;bottom:236px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t11_3758{left:69px;bottom:219px;letter-spacing:-0.19px;word-spacing:-0.36px;}
#t12_3758{left:208px;bottom:725px;letter-spacing:0.12px;word-spacing:0.02px;}
#t13_3758{left:303px;bottom:725px;letter-spacing:0.13px;word-spacing:-0.01px;}
#t14_3758{left:74px;bottom:705px;letter-spacing:-0.16px;word-spacing:0.07px;}
#t15_3758{left:494px;bottom:705px;letter-spacing:-0.15px;word-spacing:-0.03px;}
#t16_3758{left:74px;bottom:682px;letter-spacing:-0.15px;}
#t17_3758{left:494px;bottom:682px;letter-spacing:-0.14px;}
#t18_3758{left:74px;bottom:659px;letter-spacing:-0.15px;}
#t19_3758{left:494px;bottom:659px;letter-spacing:-0.15px;}
#t1a_3758{left:74px;bottom:636px;letter-spacing:-0.15px;}
#t1b_3758{left:494px;bottom:636px;letter-spacing:-0.15px;}
#t1c_3758{left:74px;bottom:613px;letter-spacing:-0.15px;}
#t1d_3758{left:494px;bottom:613px;letter-spacing:-0.15px;}
#t1e_3758{left:74px;bottom:590px;letter-spacing:-0.14px;}
#t1f_3758{left:494px;bottom:590px;letter-spacing:-0.14px;}
#t1g_3758{left:74px;bottom:567px;letter-spacing:-0.14px;}
#t1h_3758{left:494px;bottom:567px;letter-spacing:-0.14px;}
#t1i_3758{left:74px;bottom:545px;letter-spacing:-0.15px;}
#t1j_3758{left:494px;bottom:545px;letter-spacing:-0.14px;}
#t1k_3758{left:74px;bottom:522px;letter-spacing:-0.15px;}
#t1l_3758{left:494px;bottom:522px;letter-spacing:-0.14px;}
#t1m_3758{left:74px;bottom:499px;letter-spacing:-0.15px;}
#t1n_3758{left:494px;bottom:499px;letter-spacing:-0.14px;}
#t1o_3758{left:74px;bottom:476px;letter-spacing:-0.12px;}
#t1p_3758{left:494px;bottom:476px;letter-spacing:-0.14px;}

.s1_3758{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_3758{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_3758{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s4_3758{font-size:17px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s5_3758{font-size:21px;font-family:TimesNewRoman_b5y;color:#000;}
.s6_3758{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s7_3758{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
.s8_3758{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts3758" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_b5y;
	src: url("fonts/TimesNewRoman_b5y.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg3758Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg3758" style="-webkit-user-select: none;"><object width="935" height="1210" data="3758/3758.svg" type="image/svg+xml" id="pdf3758" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_3758" class="t s1_3758">20-50 </span><span id="t2_3758" class="t s1_3758">Vol. 3B </span>
<span id="t3_3758" class="t s2_3758">PERFORMANCE MONITORING </span>
<span id="t4_3758" class="t s3_3758">The layout of PEBS records are almost identical to those shown in Table </span><span id="t5_3758" class="t s3_3758">20-3. Offset B0H is a new field that records </span>
<span id="t6_3758" class="t s3_3758">the eventing IP address of the retired instruction that triggered the PEBS assist. </span>
<span id="t7_3758" class="t s3_3758">The PEBS records at offsets 98H, A0H, and ABH record data gathered from three of the PEBS capabilities in prior </span>
<span id="t8_3758" class="t s3_3758">processor generations: load latency facility (Section 20.3.4.4.2), PDIR (Section 20.3.4.4.4), and the equivalent </span>
<span id="t9_3758" class="t s3_3758">capability of precise store in prior generation (see Section 20.3.6.3). </span>
<span id="ta_3758" class="t s3_3758">In the core PMU of the 4th generation Intel Core processor, load latency facility and PDIR capabilities are </span>
<span id="tb_3758" class="t s3_3758">unchanged. However, precise store is replaced by an enhanced capability, data address profiling, that is not </span>
<span id="tc_3758" class="t s3_3758">restricted to store address. Data address profiling also records information in PEBS records at offsets 98H, A0H, </span>
<span id="td_3758" class="t s3_3758">and ABH. </span>
<span id="te_3758" class="t s4_3758">20.3.6.3 </span><span id="tf_3758" class="t s4_3758">PEBS Data Address Profiling </span>
<span id="tg_3758" class="t s3_3758">The Data Linear Address facility is also abbreviated as DataLA. The facility is a replacement or extension of the </span>
<span id="th_3758" class="t s3_3758">precise store facility in previous processor generations. The DataLA facility complements the load latency facility by </span>
<span id="ti_3758" class="t s3_3758">providing a means to profile load and store memory references in the system, leverages the PEBS facility, and </span>
<span id="tj_3758" class="t s3_3758">provides additional information about sampled loads and stores. Having precise memory reference events with </span>
<span id="tk_3758" class="t s3_3758">linear address information for both loads and stores provides information to improve data structure layout, elimi- </span>
<span id="tl_3758" class="t s3_3758">nate remote node references, and identify cache-line conflicts in NUMA systems. </span>
<span id="tm_3758" class="t s3_3758">The DataLA facility in the 4th generation processor supports the following events configured to use PEBS: </span>
<span id="tn_3758" class="t s3_3758">DataLA can use any one of the IA32_PMC0-IA32_PMC3 counters. Counter overflows will initiate the generation of </span>
<span id="to_3758" class="t s3_3758">PEBS records. Upon counter overflow, hardware captures the linear address and possible other status information </span>
<span id="tp_3758" class="t s3_3758">of the retiring memory uop. This information is then written to the PEBS record that is subsequently generated. </span>
<span id="tq_3758" class="t s3_3758">To enable the DataLA facility, software must complete the following steps. Please note that the DataLA facility relies </span>
<span id="tr_3758" class="t s3_3758">on the PEBS facility, so the PEBS configuration requirements must be completed before attempting to capture </span>
<span id="ts_3758" class="t s3_3758">DataLA information. </span>
<span id="tt_3758" class="t s5_3758">• </span><span id="tu_3758" class="t s3_3758">Complete the PEBS configuration steps. </span>
<span id="tv_3758" class="t s5_3758">• </span><span id="tw_3758" class="t s3_3758">Program an event listed in Table 20-25 using any one of IA32_PERFEVTSEL0-IA32_PERFEVTSEL3. </span>
<span id="tx_3758" class="t s5_3758">• </span><span id="ty_3758" class="t s3_3758">Set the corresponding IA32_PEBS_ENABLE.PEBS_EN_CTRx bit. This enables the corresponding IA32_PMCx as </span>
<span id="tz_3758" class="t s3_3758">a PEBS counter and enables the DataLA facility. </span>
<span id="t10_3758" class="t s3_3758">When the DataLA facility is enabled, the relevant information written into a PEBS record affects entries at offsets </span>
<span id="t11_3758" class="t s3_3758">98H, A0H, and A8H, as shown in Table 20-26. </span>
<span id="t12_3758" class="t s6_3758">Table 20-25. </span><span id="t13_3758" class="t s6_3758">Precise Events That Supports Data Linear Address Profiling </span>
<span id="t14_3758" class="t s7_3758">Event Name </span><span id="t15_3758" class="t s7_3758">Event Name </span>
<span id="t16_3758" class="t s8_3758">MEM_UOPS_RETIRED.STLB_MISS_LOADS </span><span id="t17_3758" class="t s8_3758">MEM_UOPS_RETIRED.STLB_MISS_STORES </span>
<span id="t18_3758" class="t s8_3758">MEM_UOPS_RETIRED.LOCK_LOADS </span><span id="t19_3758" class="t s8_3758">MEM_UOPS_RETIRED.SPLIT_STORES </span>
<span id="t1a_3758" class="t s8_3758">MEM_UOPS_RETIRED.SPLIT_LOADS </span><span id="t1b_3758" class="t s8_3758">MEM_UOPS_RETIRED.ALL_STORES </span>
<span id="t1c_3758" class="t s8_3758">MEM_UOPS_RETIRED.ALL_LOADS </span><span id="t1d_3758" class="t s8_3758">MEM_LOAD_UOPS_LLC_MISS_RETIRED.LOCAL_DRAM </span>
<span id="t1e_3758" class="t s8_3758">MEM_LOAD_UOPS_RETIRED.L1_HIT </span><span id="t1f_3758" class="t s8_3758">MEM_LOAD_UOPS_RETIRED.L2_HIT </span>
<span id="t1g_3758" class="t s8_3758">MEM_LOAD_UOPS_RETIRED.L3_HIT </span><span id="t1h_3758" class="t s8_3758">MEM_LOAD_UOPS_RETIRED.L1_MISS </span>
<span id="t1i_3758" class="t s8_3758">MEM_LOAD_UOPS_RETIRED.L2_MISS </span><span id="t1j_3758" class="t s8_3758">MEM_LOAD_UOPS_RETIRED.L3_MISS </span>
<span id="t1k_3758" class="t s8_3758">MEM_LOAD_UOPS_RETIRED.HIT_LFB </span><span id="t1l_3758" class="t s8_3758">MEM_LOAD_UOPS_L3_HIT_RETIRED.XSNP_MISS </span>
<span id="t1m_3758" class="t s8_3758">MEM_LOAD_UOPS_L3_HIT_RETIRED.XSNP_HIT </span><span id="t1n_3758" class="t s8_3758">MEM_LOAD_UOPS_L3_HIT_RETIRED.XSNP_HITM </span>
<span id="t1o_3758" class="t s8_3758">UOPS_RETIRED.ALL (if load or store is tagged) </span><span id="t1p_3758" class="t s8_3758">MEM_LOAD_UOPS_LLC_HIT_RETIRED.XSNP_NONE </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
