m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
d/home/tyler/verilib/iter_integer_linear_cal/sim
viter_integer_linear_calc
Z0 !s110 1553285627
!i10b 1
!s100 63=4Y3YSV9K]lRmLoG?jK3
Ib4JSXhA5PK=4l]c]7>IYC3
Z1 VDg1SIo80bB@j0V0VzS_@n1
Z2 d/home/tyler/verilib/spi_master/sim/modelsim_ase
w1553272541
8/home/tyler/verilib/iter_integer_linear_cal/iter_integer_linear_calc.v
F/home/tyler/verilib/iter_integer_linear_cal/iter_integer_linear_calc.v
L0 17
Z3 OV;L;10.4d;61
r1
!s85 0
31
Z4 !s108 1553285627.000000
!s107 /home/tyler/verilib/iter_integer_linear_cal/iter_integer_linear_calc.v|
!s90 -reportprogress|300|-work|work|-stats=none|/home/tyler/verilib/iter_integer_linear_cal/iter_integer_linear_calc.v|
!i113 1
Z5 o-work work
vserial_ck
R0
!i10b 1
!s100 Bl1iCi6zUK^c3bZ0LDkV?3
Ii8l;<6a=L;LZ5@W3K>3k`0
R1
R2
Z6 w1553262762
8/home/tyler/verilib/serial_ck/serial_ck.v
F/home/tyler/verilib/serial_ck/serial_ck.v
L0 11
R3
r1
!s85 0
31
R4
!s107 /home/tyler/verilib/serial_ck/serial_ck.v|
!s90 -reportprogress|300|-work|work|-stats=none|/home/tyler/verilib/serial_ck/serial_ck.v|
!i113 1
R5
vserial_rx
R0
!i10b 1
!s100 odlTl2BS?<Yci7O@n2C682
I@F8b]:QLXNZhFE_jcjU=O3
R1
R2
R6
8/home/tyler/verilib/serial_rx/serial_rx.v
F/home/tyler/verilib/serial_rx/serial_rx.v
Z7 L0 12
R3
r1
!s85 0
31
R4
!s107 /home/tyler/verilib/serial_rx/serial_rx.v|
!s90 -reportprogress|300|-work|work|-stats=none|/home/tyler/verilib/serial_rx/serial_rx.v|
!i113 1
R5
vserial_tx
R0
!i10b 1
!s100 NBO9D1=Q5gH:z9]mInDJ60
I>`kio9To>3E44G@g9Uez02
R1
R2
R6
8/home/tyler/verilib/serial_tx/serial_tx.v
F/home/tyler/verilib/serial_tx/serial_tx.v
R7
R3
r1
!s85 0
31
R4
!s107 /home/tyler/verilib/serial_tx/serial_tx.v|
!s90 -reportprogress|300|-work|work|-stats=none|/home/tyler/verilib/serial_tx/serial_tx.v|
!i113 1
R5
vspi_master
R0
!i10b 1
!s100 nVU?M^8llB24dc_g:NS0O2
I7hT]FHke6U^6JFe<YbC?a2
R1
R2
w1553285622
8/home/tyler/verilib/spi_master/spi_master.v
F/home/tyler/verilib/spi_master/spi_master.v
Z8 L0 13
R3
r1
!s85 0
31
R4
!s107 /home/tyler/verilib/spi_master/spi_master.v|
!s90 -reportprogress|300|-work|work|-stats=none|/home/tyler/verilib/spi_master/spi_master.v|
!i113 1
R5
vtb
R0
!i10b 1
!s100 ;NB?Sc=4XkF;LaJa0`CRX0
ICLP?fhM^c`mB;<d@UEj@90
R1
R2
w1553285232
8/home/tyler/verilib/spi_master/sim/tb.v
F/home/tyler/verilib/spi_master/sim/tb.v
R8
R3
r1
!s85 0
31
R4
!s107 /home/tyler/verilib/spi_master/sim/tb.v|
!s90 -reportprogress|300|-work|work|-stats=none|/home/tyler/verilib/spi_master/sim/tb.v|
!i113 1
R5
