{"vcs1":{"timestamp_begin":1747744463.866519969, "rt":10.16, "ut":10.27, "st":0.61}}
{"vcselab":{"timestamp_begin":1747744474.105787305, "rt":0.37, "ut":0.25, "st":0.11}}
{"link":{"timestamp_begin":1747744474.530971987, "rt":0.40, "ut":0.19, "st":0.22}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1747744463.271108091}
{"VCS_COMP_START_TIME": 1747744463.271108091}
{"VCS_COMP_END_TIME": 1747744475.065520739}
{"VCS_USER_OPTIONS": "-full64 -ntb_opts uvm -sverilog +define+ -debug_all -kdb -timescale=1ns/1ns -f filelist.f -f rtl_filelist.f -o simv"}
{"vcs1": {"peak_mem": 492160}}
{"vcselab": {"peak_mem": 183884}}
