IO_6A_PAUSE_PLAYBACK_BIT8,VAR_0
dev_dbg,FUNC_0
snd_azf3328_ctrl_reg_6AH_update,FUNC_1
snd_azf3328_ctrl_enable_codecs,FUNC_2
chip,VAR_1
enable,VAR_2
