#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Thu Nov 30 20:42:39 2023
# Process ID: 6744
# Current directory: C:/Users/imeli/Desktop/RISC_V/RISC_V_core
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent1268 C:\Users\imeli\Desktop\RISC_V\RISC_V_core\RISC_V_core.xpr
# Log file: C:/Users/imeli/Desktop/RISC_V/RISC_V_core/vivado.log
# Journal file: C:/Users/imeli/Desktop/RISC_V/RISC_V_core\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/imeli/Desktop/RISC_V/RISC_V_core/RISC_V_core.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/imeli/Desktop/RISC_V_core' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:21 ; elapsed = 00:00:11 . Memory (MB): peak = 776.879 ; gain = 129.430
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/imeli/Desktop/RISC_V/RISC_V_core/RISC_V_core.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/imeli/Desktop/RISC_V/RISC_V_core/RISC_V_core.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/imeli/Desktop/RISC_V/RISC_V_core/RISC_V_core.sim/sim_1/behav/xsim'
"xelab -wto 176ec3e7f8124976915dee72c89e70ae --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 176ec3e7f8124976915dee72c89e70ae --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'B_imm' [C:/Users/imeli/Desktop/RISC_V/RISC_V_core/RISC_V_core.srcs/sources_1/imports/srcs/Core.v:112]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/imeli/Desktop/RISC_V/RISC_V_core/RISC_V_core.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: File C:/Users/imeli/Desktop/RISCV_Core/instr.txt referenced on C:/Users/imeli/Desktop/RISC_V/RISC_V_core/RISC_V_core.srcs/sources_1/imports/srcs/I_mem.v at line 16 cannot be opened for reading. Please ensure that this file is available in the current working directory.
xsim: Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 810.055 ; gain = 16.762
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 810.055 ; gain = 16.762
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/imeli/Desktop/RISC_V/RISC_V_core/RISC_V_core.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/imeli/Desktop/RISC_V/RISC_V_core/RISC_V_core.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/imeli/Desktop/RISC_V/RISC_V_core/RISC_V_core.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/imeli/Desktop/RISC_V/RISC_V_core/RISC_V_core.sim/sim_1/behav/xsim'
"xelab -wto 176ec3e7f8124976915dee72c89e70ae --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 176ec3e7f8124976915dee72c89e70ae --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'B_imm' [C:/Users/imeli/Desktop/RISC_V/RISC_V_core/RISC_V_core.srcs/sources_1/imports/srcs/Core.v:112]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
WARNING: File C:/Users/imeli/Desktop/RISCV_Core/instr.txt referenced on C:/Users/imeli/Desktop/RISC_V/RISC_V_core/RISC_V_core.srcs/sources_1/imports/srcs/I_mem.v at line 16 cannot be opened for reading. Please ensure that this file is available in the current working directory.
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 817.715 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/imeli/Desktop/RISC_V/RISC_V_core/RISC_V_core.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/imeli/Desktop/RISC_V/RISC_V_core/RISC_V_core.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/imeli/Desktop/RISC_V/RISC_V_core/RISC_V_core.srcs/sources_1/imports/srcs/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/imeli/Desktop/RISC_V/RISC_V_core/RISC_V_core.srcs/sources_1/imports/srcs/CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/imeli/Desktop/RISC_V/RISC_V_core/RISC_V_core.srcs/sources_1/imports/srcs/Core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Core
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/imeli/Desktop/RISC_V/RISC_V_core/RISC_V_core.srcs/sources_1/imports/srcs/D_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/imeli/Desktop/RISC_V/RISC_V_core/RISC_V_core.srcs/sources_1/imports/srcs/Decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/imeli/Desktop/RISC_V/RISC_V_core/RISC_V_core.srcs/sources_1/imports/srcs/Forwarding_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Forwarding_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/imeli/Desktop/RISC_V/RISC_V_core/RISC_V_core.srcs/sources_1/imports/srcs/I_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module I_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/imeli/Desktop/RISC_V/RISC_V_core/RISC_V_core.srcs/sources_1/imports/srcs/Length_Units.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Store_Length_Unit
INFO: [VRFC 10-311] analyzing module Load_Length_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/imeli/Desktop/RISC_V/RISC_V_core/RISC_V_core.srcs/sources_1/imports/srcs/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/imeli/Desktop/RISC_V/RISC_V_core/RISC_V_core.srcs/sources_1/imports/srcs/PC_sel_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_sel_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/imeli/Desktop/RISC_V/RISC_V_core/RISC_V_core.srcs/sources_1/imports/srcs/RF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RF
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/imeli/Desktop/RISC_V/RISC_V_core/RISC_V_core.srcs/sources_1/imports/srcs/Stage_Regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID
INFO: [VRFC 10-311] analyzing module ID_EX
INFO: [VRFC 10-311] analyzing module EX_MEM
INFO: [VRFC 10-311] analyzing module MEM_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/imeli/Desktop/RISC_V/RISC_V_core/RISC_V_core.srcs/sources_1/imports/srcs/Stall_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Stall_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/imeli/Desktop/RISC_V/RISC_V_core/RISC_V_core.srcs/sources_1/imports/srcs/imm_units.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imm_I
INFO: [VRFC 10-311] analyzing module imm_S
INFO: [VRFC 10-311] analyzing module imm_B
INFO: [VRFC 10-311] analyzing module imm_U
INFO: [VRFC 10-311] analyzing module imm_J
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/imeli/Desktop/RISC_V/RISC_V_core/RISC_V_core.srcs/sim_1/imports/tb/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/imeli/Desktop/RISC_V/RISC_V_core/RISC_V_core.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/imeli/Desktop/RISC_V/RISC_V_core/RISC_V_core.sim/sim_1/behav/xsim'
"xelab -wto 176ec3e7f8124976915dee72c89e70ae --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 176ec3e7f8124976915dee72c89e70ae --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'B_imm' [C:/Users/imeli/Desktop/RISC_V/RISC_V_core/RISC_V_core.srcs/sources_1/imports/srcs/Core.v:112]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Stall_Unit
Compiling module xil_defaultlib.Forwarding_Unit
Compiling module xil_defaultlib.PC_sel_Unit
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.I_mem
Compiling module xil_defaultlib.IF_ID
Compiling module xil_defaultlib.Decode
Compiling module xil_defaultlib.imm_I
Compiling module xil_defaultlib.imm_S
Compiling module xil_defaultlib.imm_B
Compiling module xil_defaultlib.imm_U
Compiling module xil_defaultlib.imm_J
Compiling module xil_defaultlib.CU
Compiling module xil_defaultlib.RF
Compiling module xil_defaultlib.ID_EX
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EX_MEM
Compiling module xil_defaultlib.Store_Length_Unit
Compiling module xil_defaultlib.D_mem
Compiling module xil_defaultlib.MEM_WB
Compiling module xil_defaultlib.Load_Length_Unit
Compiling module xil_defaultlib.Core
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 842.125 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/imeli/Desktop/RISC_V/RISC_V_core/RISC_V_core.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/imeli/Desktop/RISC_V/RISC_V_core/RISC_V_core.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/imeli/Desktop/RISC_V/RISC_V_core/RISC_V_core.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/imeli/Desktop/RISC_V/RISC_V_core/RISC_V_core.sim/sim_1/behav/xsim'
"xelab -wto 176ec3e7f8124976915dee72c89e70ae --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 176ec3e7f8124976915dee72c89e70ae --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'B_imm' [C:/Users/imeli/Desktop/RISC_V/RISC_V_core/RISC_V_core.srcs/sources_1/imports/srcs/Core.v:112]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 843.281 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/imeli/Desktop/RISC_V/RISC_V_core/RISC_V_core.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/imeli/Desktop/RISC_V/RISC_V_core/RISC_V_core.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/imeli/Desktop/RISC_V/RISC_V_core/RISC_V_core.sim/sim_1/behav/xsim'
"xelab -wto 176ec3e7f8124976915dee72c89e70ae --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 176ec3e7f8124976915dee72c89e70ae --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'B_imm' [C:/Users/imeli/Desktop/RISC_V/RISC_V_core/RISC_V_core.srcs/sources_1/imports/srcs/Core.v:112]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/imeli/Desktop/RISC_V/RISC_V_core/RISC_V_core.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 860.398 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/imeli/Desktop/RISC_V/RISC_V_core/RISC_V_core.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/imeli/Desktop/RISC_V/RISC_V_core/RISC_V_core.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/imeli/Desktop/RISC_V/RISC_V_core/RISC_V_core.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/imeli/Desktop/RISC_V/RISC_V_core/RISC_V_core.sim/sim_1/behav/xsim'
"xelab -wto 176ec3e7f8124976915dee72c89e70ae --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 176ec3e7f8124976915dee72c89e70ae --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'B_imm' [C:/Users/imeli/Desktop/RISC_V/RISC_V_core/RISC_V_core.srcs/sources_1/imports/srcs/Core.v:112]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 860.398 ; gain = 0.000
save_wave_config {C:/Users/imeli/Desktop/RISC_V/RISC_V_core/tb_behavioral.wcfg}
add_files -fileset sim_1 -norecurse C:/Users/imeli/Desktop/RISC_V/RISC_V_core/tb_behavioral.wcfg
set_property xsim.view {C:/Users/imeli/Desktop/RISC_V/RISC_V_core/tb_behaviour.wcfg C:/Users/imeli/Desktop/RISC_V/RISC_V_core/tb_behavioral.wcfg} [get_filesets sim_1]
save_wave_config {C:/Users/imeli/Desktop/RISC_V/RISC_V_core/tb_behavioral.wcfg}
