<h1 id="id-2018-11-30Progress:-Highlights:"><em><strong><span class="legacy-color-text-blue4"><u>Highlights:</u></span></strong></em></h1><ol><li>Maestro Randomizer plan need re-evaluation to make sure it satisfy both Symphony &amp; Ncore needs. After that it need some TCL enhancement in defining the constraint more efficiently.</li><li>To move forward from this blocker issue, Symphony DV team started working on JS based Randomizer using TACHL compiler. Plan to demo the solution working at Legato level on 12/18/2018. </li><li>Added feedback from Symphony DV team to make our bug table more clear and reflect the team progress more effectively... <a class="external-link" href="https://confluence.arteris.com/pages/viewpage.action?pageId=10390927" rel="nofollow">https://confluence.arteris.com/pages/viewpage.action?pageId=10390927</a> </li><li>As Symphony RTL is moving to new JSON format we are finding more bugs.</li><li>Started cleaning up regression failures... Goal is reach 100% passing rate by 12/18/2018.</li><li>Continue with FORMAL plan &amp; proofs review to verify Symphony architecture deadlock free.</li><li>Bunch of &quot;runsim&quot; under-the-hood enhancements related to regression testlist &amp; triaging and accommodate Ncore team requests.</li></ol><h1 id="id-2018-11-30Progress:-Details:"><em><strong><span class="legacy-color-text-blue4"><u>Details:</u></span></strong></em></h1><h2 style="margin-left: 30.0px;" id="id-2018-11-30Progress:-Blocker/CriticalIssues:Livelink&gt;&gt;&gt;ClickHere:"><u><strong>Blocker / Critical Issues: Live link &gt;&gt;&gt; <a class="external-link" href="https://arterisip.atlassian.net/issues/?filter=12944" rel="nofollow">Click Here</a></strong></u>:</h2><p style="margin-left: 60.0px;"><span class="confluence-embedded-file-wrapper"><img class="confluence-embedded-image" src="https://arterisip.atlassian.net/wiki/download/attachments/16163321/blocker.jpg?api=v2"></span></p><h2 style="margin-left: 30.0px;" id="id-2018-11-30Progress:-BugsStatistics:Livelink&gt;&gt;&gt;ClickHere:"><u><strong>Bugs Statistics : Live link &gt;&gt;&gt; <a class="external-link" href="https://arterisip.atlassian.net/secure/Dashboard.jspa?selectPageId=11810" rel="nofollow">Click Here</a><a class="external-link" href="https://arterisip.atlassian.net/secure/Dashboard.jspa?selectPageId=11810" rel="nofollow">:</a></strong></u></h2><p style="margin-left: 60.0px;"><span class="confluence-embedded-file-wrapper confluence-embedded-manual-size"><img class="confluence-embedded-image" height="250" src="https://arterisip.atlassian.net/wiki/download/attachments/16163321/bugs.jpg?api=v2"></span></p><h2 style="margin-left: 30.0px;" id="id-2018-11-30Progress:-Symphonyregressiontrend&amp;details(Passingrate=91%):Livelink&gt;&gt;&gt;ClickHere:"><strong><u>Symphony regression trend &amp; details (Passing rate = 91%): Live link &gt;&gt;&gt; <a class="external-link" href="http://dev.arteris.com/dv_reg_symphony/reports/" rel="nofollow">Click Here:</a></u></strong></h2><p style="margin-left: 60.0px;"><span class="confluence-embedded-file-wrapper confluence-embedded-manual-size"><img class="confluence-embedded-image" height="400" src="https://arterisip.atlassian.net/wiki/download/attachments/16163321/regr.jpg?api=v2"></span></p><h2 style="margin-left: 30.0px;" id="id-2018-11-30Progress:-FunctionalVerification:"><u><strong>Functional Verification:</strong></u></h2><ul><li style="list-style-type: none;background-image: none;"><ul><li class="MsoListParagraph">Debugged the failing top_smi / top_smi2 tests due to a recent RTL changes. File a bug <a class="external-link" href="https://arterisip.atlassian.net/browse/SYM-790" rel="nofollow">https://arterisip.atlassian.net/browse/SYM-790</a> </li><li><p><span style="font-size: 11.0pt;font-family: Calibri , sans-serif;"><span style="font-size: 11.0pt;">Migrated the failing test top_smi2/top_smi_mesh_16x16_sb (single beat) to top_smi/top_smi_mesh_16x16/16x16_sb </span><br/></span></p></li><li><p><span style="font-family: Calibri , sans-serif;font-size: 11.0pt;">Debugged failing test : top_smi2/top_smi2_16x16_cfg1 revealed issues in the switch_rtl_16x16_cfg1.json with regards to atp_bus and link definition mismatch. This was corrected and test got further along. It then started failing with not being able to find a transaction that arrived on output port to match with the transaction in the expected queue. I put some additional debug messages to reveal the cause of failure. The cause of failure was found to be an ordering issue. The newest element for a particular target and source was coming out on the egress port before the oldest element in the expectation queue. Following bug was filed for it: <a class="external-link" href="https://arterisip.atlassian.net/browse/SYM-792" rel="nofollow">https://arterisip.atlassian.net/browse/SYM-792</a> </span></p></li><li><p><span style="font-family: Calibri , sans-serif;font-size: 11.0pt;">Resolved SYM-792. </span>It turned out to be an issue with targ_id and src_id being only 1 bit and hence there were some score boarding issue.  This also turns out to be an invalid configuration since it is a 12 initiator and 12 target test.  I corrected targ_id and src_id to be 4 bit each and the test then passed. </p></li><li>Multi clk/width done and passing regressions, after Darshan fixed a cfg issue <a class="external-link" href="https://arterisip.atlassian.net/browse/SYM-793" rel="nofollow">https://arterisip.atlassian.net/browse/SYM-793</a> </li><li>Working on the JS-randomizer( java script based randomizer using Tachl).</li><li><p>Started going through the arch spec to list feature set for Modelling effort.<br/><br/></p></li></ul></li></ul><p style="margin-left: 30.0px;"><u><strong style="font-size: 20.0px;">Formal Verification</strong>:</u></p><ul><li style="list-style-type: none;background-image: none;"><ul><li><p>Worked on development and debugging of deadlock-prevention proofs. </p></li><li>Another productive review meetings with <a class="confluence-userlink user-mention" data-account-id="624b373df6a26900695fd0fc" href="https://arterisip.atlassian.net/wiki/people/624b373df6a26900695fd0fc?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Syed Shah (Deactivated)</a> &amp; <a class="confluence-userlink user-mention" data-account-id="624b37fc258562006fa692fa" href="https://arterisip.atlassian.net/wiki/people/624b37fc258562006fa692fa?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">John Coddington (Deactivated)</a>. We identified few more constraints to implement to reproduce the deadlock condition. </li></ul></li></ul><h2 style="margin-left: 30.0px;" id="id-2018-11-30Progress:-ToolDevelopment&amp;Support:"><u><strong>Tool Development &amp; Support</strong>:</u></h2><ul><li style="list-style-type: none;background-image: none;"><ul><li>Implemented option to run raw tachl command from runsim. This will help <a class="confluence-userlink user-mention" data-account-id="624b37fc258562006fa692fa" href="https://arterisip.atlassian.net/wiki/people/624b37fc258562006fa692fa?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">John Coddington (Deactivated)</a> and all other designer to check TACHL-ize code.</li><li>Added option to run only simulation without doing a compile. This will help Design and DV to run a sanity check with compile only mode.</li><li>Fixed Code Coverage bug.</li><li>Added option to include hierarchical JSON files, in ncore testlist. Made block level testlists for Ncore.</li><li>Started working on re-run tests bug. Ncore regression requires all failed tests irrespective of the signature.</li></ul></li></ul><h2 style="margin-left: 30.0px;" id="id-2018-11-30Progress:-Miscellaneousitems:"><u><strong>Miscellaneous items</strong></u>:</h2><ul><li style="list-style-type: none;background-image: none;"><ul><li>Multiple levels of Sync-up meetings on RANDOMIZER (blocking item) with constraints.</li><li>Multiple sync-up meeting on performance modeling scope and tasks with Jeff &amp; Chandra. </li><li>Clearly identified modeling remaining tasks and Chandra's bandwidth (20%). We will definitely need extra hand to complete these tasks,<ul><li>Identify the missing features in current Symphony perf model and review with Jeff and Syed.</li><li>Implement VC buffer switch and verify its functionality.</li><li>Support Syed on his VC buffer performance and dead lock prevent simulations.</li><li>Move the common pieces from current sym perf model to Jeff’s model infrastructure.</li><li>Create and implement unit verification of legato models in Jeff’s model infrastructure</li></ul></li><li>Other usual weekly sync-up meetings on DV and Design inter dependencies and bug tracking.</li></ul></li></ul><h2 style="margin-left: 30.0px;" id="id-2018-11-30Progress:-Symphony/LegatoComponentsStatus:LiveLink&gt;&gt;&gt;ClickHere:"><u><strong>Symphony / Legato Components Status: Live Link &gt;&gt;&gt; <a class="external-link" href="https://confluence.arteris.com/pages/viewpage.action?pageId=10390839" rel="nofollow">Click Here:</a></strong></u></h2><div><strong><br/></strong></div><div style="margin-left: 60.0px;"><strong><span class="confluence-embedded-file-wrapper confluence-embedded-manual-size"><img class="confluence-embedded-image" height="400" src="https://arterisip.atlassian.net/wiki/download/attachments/16163321/legato.jpg?api=v2"></span><br/></strong></div>