\doxysection{Drivers/\+STM32\+G0xx\+\_\+\+HAL\+\_\+\+Driver/\+Inc/stm32g0xx\+\_\+hal\+\_\+rcc.h File Reference}
\hypertarget{stm32g0xx__hal__rcc_8h}{}\label{stm32g0xx__hal__rcc_8h}\index{Drivers/STM32G0xx\_HAL\_Driver/Inc/stm32g0xx\_hal\_rcc.h@{Drivers/STM32G0xx\_HAL\_Driver/Inc/stm32g0xx\_hal\_rcc.h}}


Header file of RCC HAL module.  


{\ttfamily \#include "{}stm32g0xx\+\_\+hal\+\_\+def.\+h"{}}\newline
{\ttfamily \#include "{}stm32g0xx\+\_\+ll\+\_\+rcc.\+h"{}}\newline
{\ttfamily \#include "{}stm32g0xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h"{}}\newline
\doxysubsubsection*{Data Structures}
\begin{DoxyCompactItemize}
\item 
struct \mbox{\hyperlink{struct_r_c_c___p_l_l_init_type_def}{RCC\+\_\+\+PLLInit\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em RCC PLL configuration structure definition. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_r_c_c___osc_init_type_def}{RCC\+\_\+\+Osc\+Init\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em RCC Internal/\+External Oscillator (HSE, HSI, LSE and LSI) configuration structure definition. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_r_c_c___clk_init_type_def}{RCC\+\_\+\+Clk\+Init\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em RCC System, AHB and APB buses clock configuration structure definition. \end{DoxyCompactList}\end{DoxyCompactItemize}
\doxysubsubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___r_c_c___private___constants_ga56feb1abcd35b22427fa55164c585afa}{CR\+\_\+\+REG\+\_\+\+INDEX}}~1U
\item 
\#define \mbox{\hyperlink{group___r_c_c___private___constants_ga114b3e5b2a2cdb5d85f65511fe085a6d}{BDCR\+\_\+\+REG\+\_\+\+INDEX}}~2U
\item 
\#define \mbox{\hyperlink{group___r_c_c___private___constants_gab9507f2d9ee5d477b11363b052cd07c8}{CSR\+\_\+\+REG\+\_\+\+INDEX}}~3U
\item 
\#define \mbox{\hyperlink{group___r_c_c___private___constants_ga80017c6bf8a5c6f53a1a21bb8db93a82}{RCC\+\_\+\+FLAG\+\_\+\+MASK}}~0x1\+FU
\item 
\#define \mbox{\hyperlink{group___r_c_c___private___constants_ga3817129a019f0bb1575a57f5f6a29e02}{RCC\+\_\+\+CLOCKTYPE\+\_\+\+ALL}}~(\mbox{\hyperlink{group___r_c_c___system___clock___type_ga7e721f5bf3fe925f78dae0356165332e}{RCC\+\_\+\+CLOCKTYPE\+\_\+\+SYSCLK}} \texorpdfstring{$\vert$}{|} \mbox{\hyperlink{group___r_c_c___system___clock___type_gaa5330efbd790632856a2b15851517ef9}{RCC\+\_\+\+CLOCKTYPE\+\_\+\+HCLK}} \texorpdfstring{$\vert$}{|} \mbox{\hyperlink{group___r_c_c___system___clock___type_gab00c7b70f0770a616be4b5df45a454c4}{RCC\+\_\+\+CLOCKTYPE\+\_\+\+PCLK1}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___private___macros_ga68584e3b585c1c1770d504a030d0dd34}{IS\+\_\+\+RCC\+\_\+\+OSCILLATORTYPE}}(\+\_\+\+\_\+\+OSCILLATOR\+\_\+\+\_\+)
\item 
\#define \mbox{\hyperlink{group___r_c_c___private___macros_ga3c9bb7f31e4cd8436a41ae33c8908226}{IS\+\_\+\+RCC\+\_\+\+HSE}}(\+\_\+\+\_\+\+HSE\+\_\+\+\_\+)
\item 
\#define \mbox{\hyperlink{group___r_c_c___private___macros_ga6c766af016cdc1d63f1ed64c5082737c}{IS\+\_\+\+RCC\+\_\+\+LSE}}(\+\_\+\+\_\+\+LSE\+\_\+\+\_\+)
\item 
\#define \mbox{\hyperlink{group___r_c_c___private___macros_ga230f351a740560f6b51cdc4b7051606e}{IS\+\_\+\+RCC\+\_\+\+HSI}}(\+\_\+\+\_\+\+HSI\+\_\+\+\_\+)~(((\+\_\+\+\_\+\+HSI\+\_\+\+\_\+) == \mbox{\hyperlink{group___r_c_c___h_s_i___config_ga1b34d37d3b51afec0758b3ddc7a7e665}{RCC\+\_\+\+HSI\+\_\+\+OFF}}) \texorpdfstring{$\vert$}{|}\texorpdfstring{$\vert$}{|} ((\+\_\+\+\_\+\+HSI\+\_\+\+\_\+) == \mbox{\hyperlink{group___r_c_c___h_s_i___config_ga0bf09ef9e46d5da25cced7b3122f92f5}{RCC\+\_\+\+HSI\+\_\+\+ON}}))
\item 
\#define \mbox{\hyperlink{group___r_c_c___private___macros_ga1715cf2ee55db0d5b63b242ed63dab5b}{IS\+\_\+\+RCC\+\_\+\+HSI\+\_\+\+CALIBRATION\+\_\+\+VALUE}}(\+\_\+\+\_\+\+VALUE\+\_\+\+\_\+)~((\+\_\+\+\_\+\+VALUE\+\_\+\+\_\+) $<$= (uint32\+\_\+t)127U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___private___macros_ga7f9dbd8dac175c372a5ca1ccd18551fd}{IS\+\_\+\+RCC\+\_\+\+HSIDIV}}(\+\_\+\+\_\+\+DIV\+\_\+\+\_\+)
\item 
\#define \mbox{\hyperlink{group___r_c_c___private___macros_ga2961f77a4ee7870f36d9f7f6729a0608}{IS\+\_\+\+RCC\+\_\+\+LSI}}(\+\_\+\+\_\+\+LSI\+\_\+\+\_\+)~(((\+\_\+\+\_\+\+LSI\+\_\+\+\_\+) == \mbox{\hyperlink{group___r_c_c___l_s_i___config_gaa1710927d79a2032f87f039c4a27356a}{RCC\+\_\+\+LSI\+\_\+\+OFF}}) \texorpdfstring{$\vert$}{|}\texorpdfstring{$\vert$}{|} ((\+\_\+\+\_\+\+LSI\+\_\+\+\_\+) == \mbox{\hyperlink{group___r_c_c___l_s_i___config_ga6b364ac3500e60b6bff695ee518c87d6}{RCC\+\_\+\+LSI\+\_\+\+ON}}))
\item 
\#define \mbox{\hyperlink{group___r_c_c___private___macros_ga4e8a1f3a151c3011e915df4da312dd73}{IS\+\_\+\+RCC\+\_\+\+PLL}}(\+\_\+\+\_\+\+PLL\+\_\+\+\_\+)
\item 
\#define \mbox{\hyperlink{group___r_c_c___private___macros_ga13202f72c93b28705bd35aab3cbd951f}{IS\+\_\+\+RCC\+\_\+\+PLLSOURCE}}(\+\_\+\+\_\+\+SOURCE\+\_\+\+\_\+)
\item 
\#define \mbox{\hyperlink{group___r_c_c___private___macros_gaefa3c5466a7e3c5adb779ce18f788a3c}{IS\+\_\+\+RCC\+\_\+\+PLLM\+\_\+\+VALUE}}(\+\_\+\+\_\+\+VALUE\+\_\+\+\_\+)
\item 
\#define \mbox{\hyperlink{group___r_c_c___private___macros_ga9384dbb3bd0ec1c24093a9ecf075ce8b}{IS\+\_\+\+RCC\+\_\+\+PLLN\+\_\+\+VALUE}}(\+\_\+\+\_\+\+VALUE\+\_\+\+\_\+)~((8U $<$= (\+\_\+\+\_\+\+VALUE\+\_\+\+\_\+)) \&\& ((\+\_\+\+\_\+\+VALUE\+\_\+\+\_\+) $<$= 86U))
\item 
\#define \mbox{\hyperlink{group___r_c_c___private___macros_ga0e08547541611b4964de8ac95159365f}{IS\+\_\+\+RCC\+\_\+\+PLLP\+\_\+\+VALUE}}(\+\_\+\+\_\+\+VALUE\+\_\+\+\_\+)~((\mbox{\hyperlink{group___r_c_c___p_l_l_p___clock___divider_ga16248cbd581f020b8a8d1cf0d9f0864d}{RCC\+\_\+\+PLLP\+\_\+\+DIV2}} $<$= (\+\_\+\+\_\+\+VALUE\+\_\+\+\_\+)) \&\& ((\+\_\+\+\_\+\+VALUE\+\_\+\+\_\+) $<$= \mbox{\hyperlink{group___r_c_c___p_l_l_p___clock___divider_ga8e8de09c716cd50f2b4f39fe1874d51d}{RCC\+\_\+\+PLLP\+\_\+\+DIV32}}))
\item 
\#define \mbox{\hyperlink{group___r_c_c___private___macros_ga276557dff8cad401f08c524ff17c4e12}{IS\+\_\+\+RCC\+\_\+\+PLLR\+\_\+\+VALUE}}(\+\_\+\+\_\+\+VALUE\+\_\+\+\_\+)~((\mbox{\hyperlink{group___r_c_c___p_l_l_r___clock___divider_ga8542180301c08434a774ee3033b89564}{RCC\+\_\+\+PLLR\+\_\+\+DIV2}} $<$= (\+\_\+\+\_\+\+VALUE\+\_\+\+\_\+)) \&\& ((\+\_\+\+\_\+\+VALUE\+\_\+\+\_\+) $<$= \mbox{\hyperlink{group___r_c_c___p_l_l_r___clock___divider_ga2032e48945b9bfec98b9f342d34e2472}{RCC\+\_\+\+PLLR\+\_\+\+DIV8}}))
\item 
\#define \mbox{\hyperlink{group___r_c_c___private___macros_ga5639cc7f37f0cb7ce1e5d0f3918a48ba}{IS\+\_\+\+RCC\+\_\+\+CLOCKTYPE}}(\+\_\+\+\_\+\+CLK\+\_\+\+\_\+)
\item 
\#define \mbox{\hyperlink{group___r_c_c___private___macros_ga7dc6fce00c2191e691fb2b17dd176d65}{IS\+\_\+\+RCC\+\_\+\+SYSCLKSOURCE}}(\+\_\+\+\_\+\+SOURCE\+\_\+\+\_\+)
\item 
\#define \mbox{\hyperlink{group___r_c_c___private___macros_ga0f01b4d9e55bcb7fcbd2c08f6d7bb5b3}{IS\+\_\+\+RCC\+\_\+\+HCLK}}(\+\_\+\+\_\+\+HCLK\+\_\+\+\_\+)
\item 
\#define \mbox{\hyperlink{group___r_c_c___private___macros_ga378b8fcc2e64326f6f98b30cb3fc22d9}{IS\+\_\+\+RCC\+\_\+\+PCLK}}(\+\_\+\+\_\+\+PCLK\+\_\+\+\_\+)
\item 
\#define \mbox{\hyperlink{group___r_c_c___private___macros_gacd1d98013cd9a28e8b1544adf931e7b3}{IS\+\_\+\+RCC\+\_\+\+RTCCLKSOURCE}}(\+\_\+\+\_\+\+SOURCE\+\_\+\+\_\+)
\item 
\#define \mbox{\hyperlink{group___r_c_c___private___macros_ga5368a0b11fbade7ce74f2903dd39b46a}{IS\+\_\+\+RCC\+\_\+\+MCO}}(\+\_\+\+\_\+\+MCOX\+\_\+\+\_\+)~((\+\_\+\+\_\+\+MCOX\+\_\+\+\_\+) == \mbox{\hyperlink{group___r_c_c___m_c_o___index_ga152dd1ae9455e528526c4e23a817937b}{RCC\+\_\+\+MCO1}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___private___macros_ga17690472f266a032db5324907a0ddc31}{IS\+\_\+\+RCC\+\_\+\+MCO1\+SOURCE}}(\+\_\+\+\_\+\+SOURCE\+\_\+\+\_\+)
\item 
\#define \mbox{\hyperlink{group___r_c_c___private___macros_gab281379d2f6361a20a082259be63af0f}{IS\+\_\+\+RCC\+\_\+\+MCODIV}}(\+\_\+\+\_\+\+DIV\+\_\+\+\_\+)
\item 
\#define \mbox{\hyperlink{group___r_c_c___private___macros_gad52778efb019c0bae5ac6dfb3592c290}{IS\+\_\+\+RCC\+\_\+\+LSE\+\_\+\+DRIVE}}(\+\_\+\+\_\+\+DRIVE\+\_\+\+\_\+)
\item 
\#define \mbox{\hyperlink{group___r_c_c___timeout___value_gae578b5efd6bd38193ab426ce65cb77b1}{RCC\+\_\+\+DBP\+\_\+\+TIMEOUT\+\_\+\+VALUE}}~2U                   /\texorpdfstring{$\ast$}{*} 2 ms (minimum Tick + 1)  \texorpdfstring{$\ast$}{*}/
\item 
\#define \mbox{\hyperlink{group___r_c_c___timeout___value_gafe8ed1c0ca0e1c17ea69e09391498cc7}{RCC\+\_\+\+LSE\+\_\+\+TIMEOUT\+\_\+\+VALUE}}~\mbox{\hyperlink{stm32g0xx__hal__conf_8h_a85e6fc812dc26f7161a04be2568a5462}{LSE\+\_\+\+STARTUP\+\_\+\+TIMEOUT}}  /\texorpdfstring{$\ast$}{*} LSE timeout in ms        \texorpdfstring{$\ast$}{*}/
\item 
\#define \mbox{\hyperlink{group___r_c_c___oscillator___type_ga5a790362c5d7c4263f0f75a7367dd6b9}{RCC\+\_\+\+OSCILLATORTYPE\+\_\+\+NONE}}~0x00000000U
\item 
\#define \mbox{\hyperlink{group___r_c_c___oscillator___type_ga28cacd402dec84e548c9e4ba86d4603f}{RCC\+\_\+\+OSCILLATORTYPE\+\_\+\+HSE}}~0x00000001U
\item 
\#define \mbox{\hyperlink{group___r_c_c___oscillator___type_gaa7ff7cbe9b0c2c511b0d0555e2a32a23}{RCC\+\_\+\+OSCILLATORTYPE\+\_\+\+HSI}}~0x00000002U
\item 
\#define \mbox{\hyperlink{group___r_c_c___oscillator___type_ga7036aec5659343c695d795e04d9152ba}{RCC\+\_\+\+OSCILLATORTYPE\+\_\+\+LSE}}~0x00000004U
\item 
\#define \mbox{\hyperlink{group___r_c_c___oscillator___type_ga3b7abb8ce0544cca0aa4550540194ce2}{RCC\+\_\+\+OSCILLATORTYPE\+\_\+\+LSI}}~0x00000008U
\item 
\#define \mbox{\hyperlink{group___r_c_c___h_s_e___config_ga1616626d23fbce440398578855df6f97}{RCC\+\_\+\+HSE\+\_\+\+OFF}}~0x00000000U
\item 
\#define \mbox{\hyperlink{group___r_c_c___h_s_e___config_gabc4f70a44776c557af20496b04d9a9db}{RCC\+\_\+\+HSE\+\_\+\+ON}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb8228c9020595b4cf9995137b8c9a7d}{RCC\+\_\+\+CR\+\_\+\+HSEON}}
\item 
\#define \mbox{\hyperlink{group___r_c_c___h_s_e___config_ga5ca515db2d5c4d5bdb9ee3d154df2704}{RCC\+\_\+\+HSE\+\_\+\+BYPASS}}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa3288090671af5a959aae4d7f7696d55}{RCC\+\_\+\+CR\+\_\+\+HSEBYP}} \texorpdfstring{$\vert$}{|} \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb8228c9020595b4cf9995137b8c9a7d}{RCC\+\_\+\+CR\+\_\+\+HSEON}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___l_s_e___config_ga6645c27708d0cad1a4ab61d2abb24c77}{RCC\+\_\+\+LSE\+\_\+\+OFF}}~0x00000000U
\item 
\#define \mbox{\hyperlink{group___r_c_c___l_s_e___config_gac981ea636c2f215e4473901e0912f55a}{RCC\+\_\+\+LSE\+\_\+\+ON}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga00145f8814cb9a5b180d76499d97aead}{RCC\+\_\+\+BDCR\+\_\+\+LSEON}}
\item 
\#define \mbox{\hyperlink{group___r_c_c___l_s_e___config_gaad580157edbae878edbcc83c5a68e767}{RCC\+\_\+\+LSE\+\_\+\+BYPASS}}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga542dffd7f8dc4da5401b54d822a22af0}{RCC\+\_\+\+BDCR\+\_\+\+LSEBYP}} \texorpdfstring{$\vert$}{|} \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga00145f8814cb9a5b180d76499d97aead}{RCC\+\_\+\+BDCR\+\_\+\+LSEON}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___h_s_i___config_ga1b34d37d3b51afec0758b3ddc7a7e665}{RCC\+\_\+\+HSI\+\_\+\+OFF}}~0x00000000U
\item 
\#define \mbox{\hyperlink{group___r_c_c___h_s_i___config_ga0bf09ef9e46d5da25cced7b3122f92f5}{RCC\+\_\+\+HSI\+\_\+\+ON}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf4fcacf94a97f7d49a70e089b39cf474}{RCC\+\_\+\+CR\+\_\+\+HSION}}
\item 
\#define \mbox{\hyperlink{group___r_c_c___h_s_i___config_ga03cf582e263fb7e31a7783d8adabd7a0}{RCC\+\_\+\+HSICALIBRATION\+\_\+\+DEFAULT}}~64U
\item 
\#define \mbox{\hyperlink{group___r_c_c___h_s_i___div_ga47ea1a7697d9e3f7eda06b45bc7f4db6}{RCC\+\_\+\+HSI\+\_\+\+DIV1}}~0x00000000U
\item 
\#define \mbox{\hyperlink{group___r_c_c___h_s_i___div_ga38a54d39b6808f476a0a81b47a4f50f8}{RCC\+\_\+\+HSI\+\_\+\+DIV2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ce41d86b3de48ec80f230381bcd5046}{RCC\+\_\+\+CR\+\_\+\+HSIDIV\+\_\+0}}
\item 
\#define \mbox{\hyperlink{group___r_c_c___h_s_i___div_ga3280982afa72662f07301844a8272d1e}{RCC\+\_\+\+HSI\+\_\+\+DIV4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga468823398f54d90a0769f9cc24327091}{RCC\+\_\+\+CR\+\_\+\+HSIDIV\+\_\+1}}
\item 
\#define \mbox{\hyperlink{group___r_c_c___h_s_i___div_ga06315b229d36c98402286f0b48f85d99}{RCC\+\_\+\+HSI\+\_\+\+DIV8}}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga468823398f54d90a0769f9cc24327091}{RCC\+\_\+\+CR\+\_\+\+HSIDIV\+\_\+1}}\texorpdfstring{$\vert$}{|}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ce41d86b3de48ec80f230381bcd5046}{RCC\+\_\+\+CR\+\_\+\+HSIDIV\+\_\+0}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___h_s_i___div_ga53a5667c8d0a738236054a62ea9a06e1}{RCC\+\_\+\+HSI\+\_\+\+DIV16}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga955d82cf94af28b08afcb83a9f852f2c}{RCC\+\_\+\+CR\+\_\+\+HSIDIV\+\_\+2}}
\item 
\#define \mbox{\hyperlink{group___r_c_c___h_s_i___div_ga02a19e7c99a6d747ed28d4a7b50115e7}{RCC\+\_\+\+HSI\+\_\+\+DIV32}}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga955d82cf94af28b08afcb83a9f852f2c}{RCC\+\_\+\+CR\+\_\+\+HSIDIV\+\_\+2}}\texorpdfstring{$\vert$}{|}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ce41d86b3de48ec80f230381bcd5046}{RCC\+\_\+\+CR\+\_\+\+HSIDIV\+\_\+0}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___h_s_i___div_ga40072a748e39bfdd921e7d745eeb871e}{RCC\+\_\+\+HSI\+\_\+\+DIV64}}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga955d82cf94af28b08afcb83a9f852f2c}{RCC\+\_\+\+CR\+\_\+\+HSIDIV\+\_\+2}}\texorpdfstring{$\vert$}{|}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga468823398f54d90a0769f9cc24327091}{RCC\+\_\+\+CR\+\_\+\+HSIDIV\+\_\+1}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___h_s_i___div_ga4a1d9f3bc8669fa718c569c135b50ed4}{RCC\+\_\+\+HSI\+\_\+\+DIV128}}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga955d82cf94af28b08afcb83a9f852f2c}{RCC\+\_\+\+CR\+\_\+\+HSIDIV\+\_\+2}}\texorpdfstring{$\vert$}{|}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga468823398f54d90a0769f9cc24327091}{RCC\+\_\+\+CR\+\_\+\+HSIDIV\+\_\+1}}\texorpdfstring{$\vert$}{|}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ce41d86b3de48ec80f230381bcd5046}{RCC\+\_\+\+CR\+\_\+\+HSIDIV\+\_\+0}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___l_s_i___config_gaa1710927d79a2032f87f039c4a27356a}{RCC\+\_\+\+LSI\+\_\+\+OFF}}~0x00000000U
\item 
\#define \mbox{\hyperlink{group___r_c_c___l_s_i___config_ga6b364ac3500e60b6bff695ee518c87d6}{RCC\+\_\+\+LSI\+\_\+\+ON}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga803cbf97bda1ebaf9afee2a3c9f0851b}{RCC\+\_\+\+CSR\+\_\+\+LSION}}
\item 
\#define \mbox{\hyperlink{group___r_c_c___p_l_l___config_gae47a612f8e15c32917ee2181362d88f3}{RCC\+\_\+\+PLL\+\_\+\+NONE}}~0x00000000U
\item 
\#define \mbox{\hyperlink{group___r_c_c___p_l_l___config_ga3a8d5c8bcb101c6ca1a574729acfa903}{RCC\+\_\+\+PLL\+\_\+\+OFF}}~0x00000001U
\item 
\#define \mbox{\hyperlink{group___r_c_c___p_l_l___config_gaf86dbee130304ba5760818f56d34ec91}{RCC\+\_\+\+PLL\+\_\+\+ON}}~0x00000002U
\item 
\#define \mbox{\hyperlink{group___r_c_c___p_l_l_m___clock___divider_gad70e3a8bfa2a06efcaa3e7ffe150fb36}{RCC\+\_\+\+PLLM\+\_\+\+DIV1}}~0x00000000U
\item 
\#define \mbox{\hyperlink{group___r_c_c___p_l_l_m___clock___divider_gaea82b7603d9a3968b5a0dcba90d1a1e1}{RCC\+\_\+\+PLLM\+\_\+\+DIV2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga813e3d6b41b4338ae5aea47a2bdbab01}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLM\+\_\+0}}
\item 
\#define \mbox{\hyperlink{group___r_c_c___p_l_l_m___clock___divider_ga1a0b568f5f71c54188d93141c24dca57}{RCC\+\_\+\+PLLM\+\_\+\+DIV3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga84ae6e7405926717249a9852acda1f10}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLM\+\_\+1}}
\item 
\#define \mbox{\hyperlink{group___r_c_c___p_l_l_m___clock___divider_ga849578800614b0c69e5caec7de9be93e}{RCC\+\_\+\+PLLM\+\_\+\+DIV4}}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga84ae6e7405926717249a9852acda1f10}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLM\+\_\+1}} \texorpdfstring{$\vert$}{|} \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga813e3d6b41b4338ae5aea47a2bdbab01}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLM\+\_\+0}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___p_l_l_m___clock___divider_ga5927c3cd67ec1c55e9ccf224c80d6207}{RCC\+\_\+\+PLLM\+\_\+\+DIV5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga989f5ea1ac0275a2c15bf09408c8a4c6}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLM\+\_\+2}}
\item 
\#define \mbox{\hyperlink{group___r_c_c___p_l_l_m___clock___divider_gaa406d89eb86897750a768d3286ee2f67}{RCC\+\_\+\+PLLM\+\_\+\+DIV6}}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga989f5ea1ac0275a2c15bf09408c8a4c6}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLM\+\_\+2}} \texorpdfstring{$\vert$}{|} \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga813e3d6b41b4338ae5aea47a2bdbab01}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLM\+\_\+0}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___p_l_l_m___clock___divider_gae03bc83a9f095ee89d3e4fff48366487}{RCC\+\_\+\+PLLM\+\_\+\+DIV7}}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga989f5ea1ac0275a2c15bf09408c8a4c6}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLM\+\_\+2}} \texorpdfstring{$\vert$}{|} \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga84ae6e7405926717249a9852acda1f10}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLM\+\_\+1}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___p_l_l_m___clock___divider_gac7478ec0fd702d3a40a0a287f98ecfcd}{RCC\+\_\+\+PLLM\+\_\+\+DIV8}}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga989f5ea1ac0275a2c15bf09408c8a4c6}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLM\+\_\+2}} \texorpdfstring{$\vert$}{|} \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga84ae6e7405926717249a9852acda1f10}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLM\+\_\+1}}\texorpdfstring{$\vert$}{|} \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga813e3d6b41b4338ae5aea47a2bdbab01}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLM\+\_\+0}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___p_l_l_p___clock___divider_ga16248cbd581f020b8a8d1cf0d9f0864d}{RCC\+\_\+\+PLLP\+\_\+\+DIV2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga46e5cb0fc1122e12425c26b5ed91bcfd}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLP\+\_\+0}}
\item 
\#define \mbox{\hyperlink{group___r_c_c___p_l_l_p___clock___divider_ga7c7cf014acdab07b2222cfe1b21cabc4}{RCC\+\_\+\+PLLP\+\_\+\+DIV3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaba4ddc9eb3b629852127551eeae77f73}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLP\+\_\+1}}
\item 
\#define \mbox{\hyperlink{group___r_c_c___p_l_l_p___clock___divider_ga91b2c03c1f205addc5f52a1e740f801a}{RCC\+\_\+\+PLLP\+\_\+\+DIV4}}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaba4ddc9eb3b629852127551eeae77f73}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLP\+\_\+1}} \texorpdfstring{$\vert$}{|} \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga46e5cb0fc1122e12425c26b5ed91bcfd}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLP\+\_\+0}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___p_l_l_p___clock___divider_ga1f7ab1b62c72cd0d1d7989c2c1b82e73}{RCC\+\_\+\+PLLP\+\_\+\+DIV5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae1f4839d151670ea8577beeff3cdcfee}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLP\+\_\+2}}
\item 
\#define \mbox{\hyperlink{group___r_c_c___p_l_l_p___clock___divider_ga5ad6be8ec0a6efaa1c81fbd29017a1fa}{RCC\+\_\+\+PLLP\+\_\+\+DIV6}}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae1f4839d151670ea8577beeff3cdcfee}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLP\+\_\+2}} \texorpdfstring{$\vert$}{|} \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga46e5cb0fc1122e12425c26b5ed91bcfd}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLP\+\_\+0}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___p_l_l_p___clock___divider_gacf4de485039f5a2a155025144c898d02}{RCC\+\_\+\+PLLP\+\_\+\+DIV7}}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae1f4839d151670ea8577beeff3cdcfee}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLP\+\_\+2}} \texorpdfstring{$\vert$}{|} \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaba4ddc9eb3b629852127551eeae77f73}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLP\+\_\+1}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___p_l_l_p___clock___divider_gaab7662734bfff248c5dad97ea5f6736e}{RCC\+\_\+\+PLLP\+\_\+\+DIV8}}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae1f4839d151670ea8577beeff3cdcfee}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLP\+\_\+2}} \texorpdfstring{$\vert$}{|} \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaba4ddc9eb3b629852127551eeae77f73}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLP\+\_\+1}} \texorpdfstring{$\vert$}{|} \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga46e5cb0fc1122e12425c26b5ed91bcfd}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLP\+\_\+0}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___p_l_l_p___clock___divider_ga99cdc906a503e35c29c32658fa79708c}{RCC\+\_\+\+PLLP\+\_\+\+DIV9}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac297881593ba1ee6d60869f9cc4ee9ad}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLP\+\_\+3}}
\item 
\#define \mbox{\hyperlink{group___r_c_c___p_l_l_p___clock___divider_ga90aab8898c7daca7f909ca5d974689dd}{RCC\+\_\+\+PLLP\+\_\+\+DIV10}}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac297881593ba1ee6d60869f9cc4ee9ad}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLP\+\_\+3}} \texorpdfstring{$\vert$}{|} \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga46e5cb0fc1122e12425c26b5ed91bcfd}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLP\+\_\+0}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___p_l_l_p___clock___divider_gaf6892b83cde37b7aa465cd4ddef5b043}{RCC\+\_\+\+PLLP\+\_\+\+DIV11}}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac297881593ba1ee6d60869f9cc4ee9ad}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLP\+\_\+3}} \texorpdfstring{$\vert$}{|} \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaba4ddc9eb3b629852127551eeae77f73}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLP\+\_\+1}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___p_l_l_p___clock___divider_ga926d6fa6173b090078bba5ae46bc7a27}{RCC\+\_\+\+PLLP\+\_\+\+DIV12}}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac297881593ba1ee6d60869f9cc4ee9ad}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLP\+\_\+3}} \texorpdfstring{$\vert$}{|} \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaba4ddc9eb3b629852127551eeae77f73}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLP\+\_\+1}} \texorpdfstring{$\vert$}{|} \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga46e5cb0fc1122e12425c26b5ed91bcfd}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLP\+\_\+0}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___p_l_l_p___clock___divider_gaf6ffa6dee664fd0be1e5c4f00be77ce1}{RCC\+\_\+\+PLLP\+\_\+\+DIV13}}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac297881593ba1ee6d60869f9cc4ee9ad}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLP\+\_\+3}} \texorpdfstring{$\vert$}{|} \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae1f4839d151670ea8577beeff3cdcfee}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLP\+\_\+2}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___p_l_l_p___clock___divider_gafb1e253b333e67481dd25c97167cf3f7}{RCC\+\_\+\+PLLP\+\_\+\+DIV14}}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac297881593ba1ee6d60869f9cc4ee9ad}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLP\+\_\+3}} \texorpdfstring{$\vert$}{|} \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae1f4839d151670ea8577beeff3cdcfee}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLP\+\_\+2}} \texorpdfstring{$\vert$}{|} \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga46e5cb0fc1122e12425c26b5ed91bcfd}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLP\+\_\+0}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___p_l_l_p___clock___divider_ga5de8081e7835c96aafec4d8b493f97ca}{RCC\+\_\+\+PLLP\+\_\+\+DIV15}}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac297881593ba1ee6d60869f9cc4ee9ad}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLP\+\_\+3}} \texorpdfstring{$\vert$}{|} \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae1f4839d151670ea8577beeff3cdcfee}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLP\+\_\+2}} \texorpdfstring{$\vert$}{|} \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaba4ddc9eb3b629852127551eeae77f73}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLP\+\_\+1}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___p_l_l_p___clock___divider_ga1b41ddfd5e6d50b999e5b199deb8c6ae}{RCC\+\_\+\+PLLP\+\_\+\+DIV16}}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac297881593ba1ee6d60869f9cc4ee9ad}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLP\+\_\+3}} \texorpdfstring{$\vert$}{|} \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae1f4839d151670ea8577beeff3cdcfee}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLP\+\_\+2}} \texorpdfstring{$\vert$}{|} \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaba4ddc9eb3b629852127551eeae77f73}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLP\+\_\+1}} \texorpdfstring{$\vert$}{|} \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga46e5cb0fc1122e12425c26b5ed91bcfd}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLP\+\_\+0}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___p_l_l_p___clock___divider_ga580f94dba5d292f604338d93fcb40602}{RCC\+\_\+\+PLLP\+\_\+\+DIV17}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga09fa6f143b4d402fb04f4c5ed79abc8e}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLP\+\_\+4}}
\item 
\#define \mbox{\hyperlink{group___r_c_c___p_l_l_p___clock___divider_gaa5466dc0a902e727bc48463ac1e72635}{RCC\+\_\+\+PLLP\+\_\+\+DIV18}}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga09fa6f143b4d402fb04f4c5ed79abc8e}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLP\+\_\+4}} \texorpdfstring{$\vert$}{|} \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga46e5cb0fc1122e12425c26b5ed91bcfd}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLP\+\_\+0}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___p_l_l_p___clock___divider_ga66683704ab77eec8e7ea32827a2b0e42}{RCC\+\_\+\+PLLP\+\_\+\+DIV19}}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga09fa6f143b4d402fb04f4c5ed79abc8e}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLP\+\_\+4}} \texorpdfstring{$\vert$}{|} \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaba4ddc9eb3b629852127551eeae77f73}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLP\+\_\+1}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___p_l_l_p___clock___divider_ga3058d0c4f62909bbe3d0dac0d7ce8dfc}{RCC\+\_\+\+PLLP\+\_\+\+DIV20}}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga09fa6f143b4d402fb04f4c5ed79abc8e}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLP\+\_\+4}} \texorpdfstring{$\vert$}{|} \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaba4ddc9eb3b629852127551eeae77f73}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLP\+\_\+1}} \texorpdfstring{$\vert$}{|} \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga46e5cb0fc1122e12425c26b5ed91bcfd}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLP\+\_\+0}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___p_l_l_p___clock___divider_ga82144bf841b1f6cbf02c778d295f9f55}{RCC\+\_\+\+PLLP\+\_\+\+DIV21}}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga09fa6f143b4d402fb04f4c5ed79abc8e}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLP\+\_\+4}} \texorpdfstring{$\vert$}{|} \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae1f4839d151670ea8577beeff3cdcfee}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLP\+\_\+2}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___p_l_l_p___clock___divider_gaacb6cb6373beb88f675eba5966011ec3}{RCC\+\_\+\+PLLP\+\_\+\+DIV22}}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga09fa6f143b4d402fb04f4c5ed79abc8e}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLP\+\_\+4}} \texorpdfstring{$\vert$}{|} \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae1f4839d151670ea8577beeff3cdcfee}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLP\+\_\+2}} \texorpdfstring{$\vert$}{|} \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga46e5cb0fc1122e12425c26b5ed91bcfd}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLP\+\_\+0}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___p_l_l_p___clock___divider_ga238542297a9b3965451de08cec3bcc4f}{RCC\+\_\+\+PLLP\+\_\+\+DIV23}}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga09fa6f143b4d402fb04f4c5ed79abc8e}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLP\+\_\+4}} \texorpdfstring{$\vert$}{|} \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae1f4839d151670ea8577beeff3cdcfee}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLP\+\_\+2}} \texorpdfstring{$\vert$}{|} \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaba4ddc9eb3b629852127551eeae77f73}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLP\+\_\+1}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___p_l_l_p___clock___divider_gac3d2e9861e06699749eb42f65f20a1f0}{RCC\+\_\+\+PLLP\+\_\+\+DIV24}}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga09fa6f143b4d402fb04f4c5ed79abc8e}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLP\+\_\+4}} \texorpdfstring{$\vert$}{|} \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae1f4839d151670ea8577beeff3cdcfee}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLP\+\_\+2}} \texorpdfstring{$\vert$}{|} \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaba4ddc9eb3b629852127551eeae77f73}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLP\+\_\+1}} \texorpdfstring{$\vert$}{|} \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga46e5cb0fc1122e12425c26b5ed91bcfd}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLP\+\_\+0}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___p_l_l_p___clock___divider_gaf324c1559aff1bf12652888002fe90dc}{RCC\+\_\+\+PLLP\+\_\+\+DIV25}}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga09fa6f143b4d402fb04f4c5ed79abc8e}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLP\+\_\+4}} \texorpdfstring{$\vert$}{|} \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac297881593ba1ee6d60869f9cc4ee9ad}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLP\+\_\+3}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___p_l_l_p___clock___divider_gab305de6975e78bcfec1439b9d3d4ccf1}{RCC\+\_\+\+PLLP\+\_\+\+DIV26}}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga09fa6f143b4d402fb04f4c5ed79abc8e}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLP\+\_\+4}} \texorpdfstring{$\vert$}{|} \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac297881593ba1ee6d60869f9cc4ee9ad}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLP\+\_\+3}} \texorpdfstring{$\vert$}{|} \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga46e5cb0fc1122e12425c26b5ed91bcfd}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLP\+\_\+0}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___p_l_l_p___clock___divider_ga7fc86a473ece9f3451ba1b587ab01a04}{RCC\+\_\+\+PLLP\+\_\+\+DIV27}}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga09fa6f143b4d402fb04f4c5ed79abc8e}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLP\+\_\+4}} \texorpdfstring{$\vert$}{|} \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac297881593ba1ee6d60869f9cc4ee9ad}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLP\+\_\+3}} \texorpdfstring{$\vert$}{|} \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaba4ddc9eb3b629852127551eeae77f73}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLP\+\_\+1}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___p_l_l_p___clock___divider_ga6e376eb74b79d1a484fdd4ffd2385763}{RCC\+\_\+\+PLLP\+\_\+\+DIV28}}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga09fa6f143b4d402fb04f4c5ed79abc8e}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLP\+\_\+4}} \texorpdfstring{$\vert$}{|} \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac297881593ba1ee6d60869f9cc4ee9ad}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLP\+\_\+3}} \texorpdfstring{$\vert$}{|} \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaba4ddc9eb3b629852127551eeae77f73}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLP\+\_\+1}} \texorpdfstring{$\vert$}{|} \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga46e5cb0fc1122e12425c26b5ed91bcfd}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLP\+\_\+0}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___p_l_l_p___clock___divider_ga950d3a4282e73f6551f6ab60dcdfa4ac}{RCC\+\_\+\+PLLP\+\_\+\+DIV29}}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga09fa6f143b4d402fb04f4c5ed79abc8e}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLP\+\_\+4}} \texorpdfstring{$\vert$}{|} \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac297881593ba1ee6d60869f9cc4ee9ad}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLP\+\_\+3}} \texorpdfstring{$\vert$}{|} \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae1f4839d151670ea8577beeff3cdcfee}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLP\+\_\+2}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___p_l_l_p___clock___divider_ga40e20e2c0b80f1d3f011ac45a7893e6c}{RCC\+\_\+\+PLLP\+\_\+\+DIV30}}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga09fa6f143b4d402fb04f4c5ed79abc8e}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLP\+\_\+4}} \texorpdfstring{$\vert$}{|} \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac297881593ba1ee6d60869f9cc4ee9ad}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLP\+\_\+3}} \texorpdfstring{$\vert$}{|} \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae1f4839d151670ea8577beeff3cdcfee}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLP\+\_\+2}} \texorpdfstring{$\vert$}{|} \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga46e5cb0fc1122e12425c26b5ed91bcfd}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLP\+\_\+0}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___p_l_l_p___clock___divider_gade6fdab2a099615cbc8498743134ee9b}{RCC\+\_\+\+PLLP\+\_\+\+DIV31}}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga09fa6f143b4d402fb04f4c5ed79abc8e}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLP\+\_\+4}} \texorpdfstring{$\vert$}{|} \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac297881593ba1ee6d60869f9cc4ee9ad}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLP\+\_\+3}} \texorpdfstring{$\vert$}{|} \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae1f4839d151670ea8577beeff3cdcfee}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLP\+\_\+2}} \texorpdfstring{$\vert$}{|} \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaba4ddc9eb3b629852127551eeae77f73}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLP\+\_\+1}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___p_l_l_p___clock___divider_ga8e8de09c716cd50f2b4f39fe1874d51d}{RCC\+\_\+\+PLLP\+\_\+\+DIV32}}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga09fa6f143b4d402fb04f4c5ed79abc8e}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLP\+\_\+4}} \texorpdfstring{$\vert$}{|} \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac297881593ba1ee6d60869f9cc4ee9ad}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLP\+\_\+3}} \texorpdfstring{$\vert$}{|} \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae1f4839d151670ea8577beeff3cdcfee}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLP\+\_\+2}} \texorpdfstring{$\vert$}{|} \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaba4ddc9eb3b629852127551eeae77f73}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLP\+\_\+1}} \texorpdfstring{$\vert$}{|} \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga46e5cb0fc1122e12425c26b5ed91bcfd}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLP\+\_\+0}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___p_l_l_r___clock___divider_ga8542180301c08434a774ee3033b89564}{RCC\+\_\+\+PLLR\+\_\+\+DIV2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga027e178a5cc3e86c8f1994b1a182781e}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLR\+\_\+0}}
\item 
\#define \mbox{\hyperlink{group___r_c_c___p_l_l_r___clock___divider_gac9e1eda6592c73b3b19c4b602c0e603d}{RCC\+\_\+\+PLLR\+\_\+\+DIV3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9e60c52e5aab5a5edbccac0f55283c7f}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLR\+\_\+1}}
\item 
\#define \mbox{\hyperlink{group___r_c_c___p_l_l_r___clock___divider_ga4d7feff69617c885b7ad02abdf90a306}{RCC\+\_\+\+PLLR\+\_\+\+DIV4}}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9e60c52e5aab5a5edbccac0f55283c7f}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLR\+\_\+1}} \texorpdfstring{$\vert$}{|} \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga027e178a5cc3e86c8f1994b1a182781e}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLR\+\_\+0}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___p_l_l_r___clock___divider_ga509420efd3dfdfb792d2f4a7f9532161}{RCC\+\_\+\+PLLR\+\_\+\+DIV5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c459dbcfa99d3854861a87cdcf75a39}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLR\+\_\+2}}
\item 
\#define \mbox{\hyperlink{group___r_c_c___p_l_l_r___clock___divider_gaea9c23a036a7dd5c2c14d7df77656cba}{RCC\+\_\+\+PLLR\+\_\+\+DIV6}}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c459dbcfa99d3854861a87cdcf75a39}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLR\+\_\+2}} \texorpdfstring{$\vert$}{|} \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga027e178a5cc3e86c8f1994b1a182781e}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLR\+\_\+0}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___p_l_l_r___clock___divider_gaa8b35cccfee385e5ad775eb8cc385508}{RCC\+\_\+\+PLLR\+\_\+\+DIV7}}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c459dbcfa99d3854861a87cdcf75a39}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLR\+\_\+2}} \texorpdfstring{$\vert$}{|} \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9e60c52e5aab5a5edbccac0f55283c7f}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLR\+\_\+1}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___p_l_l_r___clock___divider_ga2032e48945b9bfec98b9f342d34e2472}{RCC\+\_\+\+PLLR\+\_\+\+DIV8}}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c459dbcfa99d3854861a87cdcf75a39}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLR\+\_\+2}} \texorpdfstring{$\vert$}{|} \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9e60c52e5aab5a5edbccac0f55283c7f}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLR\+\_\+1}} \texorpdfstring{$\vert$}{|} \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga027e178a5cc3e86c8f1994b1a182781e}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLR\+\_\+0}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___p_l_l___clock___source_ga2a440b01eaeb8f3a6282598fc748ef1f}{RCC\+\_\+\+PLLSOURCE\+\_\+\+NONE}}~0x00000000U
\item 
\#define \mbox{\hyperlink{group___r_c_c___p_l_l___clock___source_ga0e07703f1ccb3d60f8a47a2dc631c218}{RCC\+\_\+\+PLLSOURCE\+\_\+\+HSI}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf688c4f038f29247cc0280dbdda24a7}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLSRC\+\_\+\+HSI}}
\item 
\#define \mbox{\hyperlink{group___r_c_c___p_l_l___clock___source_ga197cea7fe5c2db26fe7fcdb0f99dd4d7}{RCC\+\_\+\+PLLSOURCE\+\_\+\+HSE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae3a86c3918526efe2258ecbb34b91587}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLSRC\+\_\+\+HSE}}
\item 
\#define \mbox{\hyperlink{group___r_c_c___p_l_l___clock___output_ga62762c1c562eb0255f2bf109e42d872a}{RCC\+\_\+\+PLLPCLK}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga04599fc122337e5f3ee8979df0c822c5}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLPEN}}
\item 
\#define \mbox{\hyperlink{group___r_c_c___p_l_l___clock___output_gadce2ca306ca9620983351ce048be950f}{RCC\+\_\+\+PLLRCLK}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadfa9da7446c63cd5b888d03a80171562}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLREN}}
\item 
\#define \mbox{\hyperlink{group___r_c_c___system___clock___type_ga7e721f5bf3fe925f78dae0356165332e}{RCC\+\_\+\+CLOCKTYPE\+\_\+\+SYSCLK}}~0x00000001U
\item 
\#define \mbox{\hyperlink{group___r_c_c___system___clock___type_gaa5330efbd790632856a2b15851517ef9}{RCC\+\_\+\+CLOCKTYPE\+\_\+\+HCLK}}~0x00000002U
\item 
\#define \mbox{\hyperlink{group___r_c_c___system___clock___type_gab00c7b70f0770a616be4b5df45a454c4}{RCC\+\_\+\+CLOCKTYPE\+\_\+\+PCLK1}}~0x00000004U
\item 
\#define \mbox{\hyperlink{group___r_c_c___system___clock___source_gaaeeb699502e7d7a9f1b5d57fcf1f5095}{RCC\+\_\+\+SYSCLKSOURCE\+\_\+\+HSI}}~0x00000000U
\item 
\#define \mbox{\hyperlink{group___r_c_c___system___clock___source_ga9116d0627e1e7f33c48e1357b9a35a1c}{RCC\+\_\+\+SYSCLKSOURCE\+\_\+\+HSE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga99f08d86fd41824058a7fdf817f7e2fd}{RCC\+\_\+\+CFGR\+\_\+\+SW\+\_\+0}}
\item 
\#define \mbox{\hyperlink{group___r_c_c___system___clock___source_ga5caf08ac71d7dd7e7b2e3e421606aca7}{RCC\+\_\+\+SYSCLKSOURCE\+\_\+\+PLLCLK}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga72d51cb5d66ee1aa4d2c6f14796a072f}{RCC\+\_\+\+CFGR\+\_\+\+SW\+\_\+1}}
\item 
\#define \mbox{\hyperlink{group___r_c_c___system___clock___source_gafd81d39139ae1b087b751f5215d0c730}{RCC\+\_\+\+SYSCLKSOURCE\+\_\+\+LSI}}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga72d51cb5d66ee1aa4d2c6f14796a072f}{RCC\+\_\+\+CFGR\+\_\+\+SW\+\_\+1}} \texorpdfstring{$\vert$}{|} \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga99f08d86fd41824058a7fdf817f7e2fd}{RCC\+\_\+\+CFGR\+\_\+\+SW\+\_\+0}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___system___clock___source_ga6a611de7f77dd8eec9ab15bc9e98bad3}{RCC\+\_\+\+SYSCLKSOURCE\+\_\+\+LSE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab0495262b4cde5ca966447fedae87598}{RCC\+\_\+\+CFGR\+\_\+\+SW\+\_\+2}}
\item 
\#define \mbox{\hyperlink{group___r_c_c___system___clock___source___status_ga0d6c2b0b2d59e6591295649853bb2abd}{RCC\+\_\+\+SYSCLKSOURCE\+\_\+\+STATUS\+\_\+\+HSI}}~0x00000000U
\item 
\#define \mbox{\hyperlink{group___r_c_c___system___clock___source___status_ga3847769265bf19becf7b976a7e908a64}{RCC\+\_\+\+SYSCLKSOURCE\+\_\+\+STATUS\+\_\+\+HSE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1eae59112c51def51979e31e8695b39f}{RCC\+\_\+\+CFGR\+\_\+\+SWS\+\_\+0}}
\item 
\#define \mbox{\hyperlink{group___r_c_c___system___clock___source___status_ga4f05019ec09da478d084f44dbaad7d6d}{RCC\+\_\+\+SYSCLKSOURCE\+\_\+\+STATUS\+\_\+\+PLLCLK}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaad3a5718999d7259f216137a23c2a379}{RCC\+\_\+\+CFGR\+\_\+\+SWS\+\_\+1}}
\item 
\#define \mbox{\hyperlink{group___r_c_c___system___clock___source___status_ga5af6b8ed9e8bc883fc7483547bfd6992}{RCC\+\_\+\+SYSCLKSOURCE\+\_\+\+STATUS\+\_\+\+LSI}}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaad3a5718999d7259f216137a23c2a379}{RCC\+\_\+\+CFGR\+\_\+\+SWS\+\_\+1}} \texorpdfstring{$\vert$}{|} \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1eae59112c51def51979e31e8695b39f}{RCC\+\_\+\+CFGR\+\_\+\+SWS\+\_\+0}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___system___clock___source___status_gaf3590365adbde2716a03aa8670f1fb4e}{RCC\+\_\+\+SYSCLKSOURCE\+\_\+\+STATUS\+\_\+\+LSE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3c3d2a015d59ca804bcb50e79e45a66b}{RCC\+\_\+\+CFGR\+\_\+\+SWS\+\_\+2}}
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_h_b___clock___source_ga226f5bf675015ea677868132b6b83494}{RCC\+\_\+\+SYSCLK\+\_\+\+DIV1}}~0x00000000U
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_h_b___clock___source_gac37c0610458a92e3cb32ec81014625c3}{RCC\+\_\+\+SYSCLK\+\_\+\+DIV2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a1180512cc5f3dde7895040a9037286}{RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+3}}
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_h_b___clock___source_ga6fd3652d6853563cdf388a4386b9d22f}{RCC\+\_\+\+SYSCLK\+\_\+\+DIV4}}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a1180512cc5f3dde7895040a9037286}{RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+3}} \texorpdfstring{$\vert$}{|} \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga88ece6ca270b3ecf6f63bf20893bc172}{RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+0}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_h_b___clock___source_ga7def31373854ba9c72bb76b1d13e3aad}{RCC\+\_\+\+SYSCLK\+\_\+\+DIV8}}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a1180512cc5f3dde7895040a9037286}{RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+3}} \texorpdfstring{$\vert$}{|} \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacbdd3a02814178ba02b8ebbaccd91599}{RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+1}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_h_b___clock___source_ga895462b261e03eade3d0139cc1327a51}{RCC\+\_\+\+SYSCLK\+\_\+\+DIV16}}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a1180512cc5f3dde7895040a9037286}{RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+3}} \texorpdfstring{$\vert$}{|} \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacbdd3a02814178ba02b8ebbaccd91599}{RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+1}} \texorpdfstring{$\vert$}{|} \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga88ece6ca270b3ecf6f63bf20893bc172}{RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+0}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_h_b___clock___source_ga73814b5a7ee000687ec8334637ca5b14}{RCC\+\_\+\+SYSCLK\+\_\+\+DIV64}}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a1180512cc5f3dde7895040a9037286}{RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+3}} \texorpdfstring{$\vert$}{|} \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadac734bddb507eed4a62a0af4cef74a3}{RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+2}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_h_b___clock___source_ga43eddf4d4160df30548a714dce102ad8}{RCC\+\_\+\+SYSCLK\+\_\+\+DIV128}}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a1180512cc5f3dde7895040a9037286}{RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+3}} \texorpdfstring{$\vert$}{|} \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadac734bddb507eed4a62a0af4cef74a3}{RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+2}} \texorpdfstring{$\vert$}{|} \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga88ece6ca270b3ecf6f63bf20893bc172}{RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+0}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_h_b___clock___source_ga94956d6e9c3a78230bf660b838f987e2}{RCC\+\_\+\+SYSCLK\+\_\+\+DIV256}}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a1180512cc5f3dde7895040a9037286}{RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+3}} \texorpdfstring{$\vert$}{|} \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadac734bddb507eed4a62a0af4cef74a3}{RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+2}} \texorpdfstring{$\vert$}{|} \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacbdd3a02814178ba02b8ebbaccd91599}{RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+1}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_h_b___clock___source_gabe18a9d55c0858bbfe3db657fb64c76d}{RCC\+\_\+\+SYSCLK\+\_\+\+DIV512}}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a1180512cc5f3dde7895040a9037286}{RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+3}} \texorpdfstring{$\vert$}{|} \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadac734bddb507eed4a62a0af4cef74a3}{RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+2}} \texorpdfstring{$\vert$}{|} \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacbdd3a02814178ba02b8ebbaccd91599}{RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+1}} \texorpdfstring{$\vert$}{|} \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga88ece6ca270b3ecf6f63bf20893bc172}{RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+0}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_p_b1___clock___source_ga8e3fcdef0e5d77bb61a52420fe1e9fbc}{RCC\+\_\+\+HCLK\+\_\+\+DIV1}}~0x00000000U
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_p_b1___clock___source_ga4d2ebcf280d85e8449a5fb7b994b5169}{RCC\+\_\+\+HCLK\+\_\+\+DIV2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9dd1090e3533051080ad6330c23bb1e8}{RCC\+\_\+\+CFGR\+\_\+\+PPRE\+\_\+2}}
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_p_b1___clock___source_ga85b5f4fd936e22a3f4df5ed756f6e083}{RCC\+\_\+\+HCLK\+\_\+\+DIV4}}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9dd1090e3533051080ad6330c23bb1e8}{RCC\+\_\+\+CFGR\+\_\+\+PPRE\+\_\+2}} \texorpdfstring{$\vert$}{|} \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad4c209254b4d64fed532dc3b1b225cad}{RCC\+\_\+\+CFGR\+\_\+\+PPRE\+\_\+0}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_p_b1___clock___source_gadb18bc60e2c639cb59244bedb54f7bb3}{RCC\+\_\+\+HCLK\+\_\+\+DIV8}}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9dd1090e3533051080ad6330c23bb1e8}{RCC\+\_\+\+CFGR\+\_\+\+PPRE\+\_\+2}} \texorpdfstring{$\vert$}{|} \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga739d2ec3ef025971724c56bd441a028c}{RCC\+\_\+\+CFGR\+\_\+\+PPRE\+\_\+1}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_p_b1___clock___source_ga27ac27d48360121bc2dc68b99dc8845d}{RCC\+\_\+\+HCLK\+\_\+\+DIV16}}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9dd1090e3533051080ad6330c23bb1e8}{RCC\+\_\+\+CFGR\+\_\+\+PPRE\+\_\+2}} \texorpdfstring{$\vert$}{|} \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga739d2ec3ef025971724c56bd441a028c}{RCC\+\_\+\+CFGR\+\_\+\+PPRE\+\_\+1}} \texorpdfstring{$\vert$}{|} \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad4c209254b4d64fed532dc3b1b225cad}{RCC\+\_\+\+CFGR\+\_\+\+PPRE\+\_\+0}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___r_t_c___clock___source_ga7ac4762e5f4ebe4a04aea58edc9c46a9}{RCC\+\_\+\+RTCCLKSOURCE\+\_\+\+NONE}}~0x00000000U
\item 
\#define \mbox{\hyperlink{group___r_c_c___r_t_c___clock___source_ga5dca8d63f250a20bd6bc005670d0c150}{RCC\+\_\+\+RTCCLKSOURCE\+\_\+\+LSE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6701d58e40e4c16e9be49436fcbe23d0}{RCC\+\_\+\+BDCR\+\_\+\+RTCSEL\+\_\+0}}
\item 
\#define \mbox{\hyperlink{group___r_c_c___r_t_c___clock___source_gab47a1afb8b5eef9f20f4772961d0a5f4}{RCC\+\_\+\+RTCCLKSOURCE\+\_\+\+LSI}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaac4e378027f3293ec520ed6d18c633f4}{RCC\+\_\+\+BDCR\+\_\+\+RTCSEL\+\_\+1}}
\item 
\#define \mbox{\hyperlink{group___r_c_c___r_t_c___clock___source_ga070b819c6eca00d4b89cbf35216c3a92}{RCC\+\_\+\+RTCCLKSOURCE\+\_\+\+HSE\+\_\+\+DIV32}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe30dbd38f6456990ee641648bc05d40}{RCC\+\_\+\+BDCR\+\_\+\+RTCSEL}}
\item 
\#define \mbox{\hyperlink{group___r_c_c___m_c_o___index_ga152dd1ae9455e528526c4e23a817937b}{RCC\+\_\+\+MCO1}}~0x00000000U
\item 
\#define \mbox{\hyperlink{group___r_c_c___m_c_o___index_gad9bc2abe13f0d3e62a5f9aa381927eb3}{RCC\+\_\+\+MCO}}~\mbox{\hyperlink{group___r_c_c___m_c_o___index_ga152dd1ae9455e528526c4e23a817937b}{RCC\+\_\+\+MCO1}}
\item 
\#define \mbox{\hyperlink{group___r_c_c___m_c_o1___clock___source_ga725a16362f3324ef5866dc5a1ff07cf5}{RCC\+\_\+\+MCO1\+SOURCE\+\_\+\+NOCLOCK}}~0x00000000U
\item 
\#define \mbox{\hyperlink{group___r_c_c___m_c_o1___clock___source_gae8ca2959a1252ecd319843da02c79526}{RCC\+\_\+\+MCO1\+SOURCE\+\_\+\+SYSCLK}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab02d2500aaedb40c512793f8c38290a9}{RCC\+\_\+\+CFGR\+\_\+\+MCOSEL\+\_\+0}}
\item 
\#define \mbox{\hyperlink{group___r_c_c___m_c_o1___clock___source_gad99c388c455852143220397db3730635}{RCC\+\_\+\+MCO1\+SOURCE\+\_\+\+HSI}}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab02d2500aaedb40c512793f8c38290a9}{RCC\+\_\+\+CFGR\+\_\+\+MCOSEL\+\_\+0}}\texorpdfstring{$\vert$}{|} \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga85fcf02df023f6a18ceb6ba85478ff64}{RCC\+\_\+\+CFGR\+\_\+\+MCOSEL\+\_\+1}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___m_c_o1___clock___source_ga5582d2ab152eb440a6cc3ae4833b043f}{RCC\+\_\+\+MCO1\+SOURCE\+\_\+\+HSE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga136d5fb2b22442eca6796b45dfa72d84}{RCC\+\_\+\+CFGR\+\_\+\+MCOSEL\+\_\+2}}
\item 
\#define \mbox{\hyperlink{group___r_c_c___m_c_o1___clock___source_ga79d888f2238eaa4e4b8d02b3900ea18b}{RCC\+\_\+\+MCO1\+SOURCE\+\_\+\+PLLCLK}}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab02d2500aaedb40c512793f8c38290a9}{RCC\+\_\+\+CFGR\+\_\+\+MCOSEL\+\_\+0}}\texorpdfstring{$\vert$}{|}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga136d5fb2b22442eca6796b45dfa72d84}{RCC\+\_\+\+CFGR\+\_\+\+MCOSEL\+\_\+2}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___m_c_o1___clock___source_ga4ada18d28374df66c1b6da16606c23d8}{RCC\+\_\+\+MCO1\+SOURCE\+\_\+\+LSI}}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga85fcf02df023f6a18ceb6ba85478ff64}{RCC\+\_\+\+CFGR\+\_\+\+MCOSEL\+\_\+1}}\texorpdfstring{$\vert$}{|}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga136d5fb2b22442eca6796b45dfa72d84}{RCC\+\_\+\+CFGR\+\_\+\+MCOSEL\+\_\+2}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___m_c_o1___clock___source_gaa01b6cb196df3a4ad690f8bcaa4d0621}{RCC\+\_\+\+MCO1\+SOURCE\+\_\+\+LSE}}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab02d2500aaedb40c512793f8c38290a9}{RCC\+\_\+\+CFGR\+\_\+\+MCOSEL\+\_\+0}}\texorpdfstring{$\vert$}{|}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga85fcf02df023f6a18ceb6ba85478ff64}{RCC\+\_\+\+CFGR\+\_\+\+MCOSEL\+\_\+1}}\texorpdfstring{$\vert$}{|}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga136d5fb2b22442eca6796b45dfa72d84}{RCC\+\_\+\+CFGR\+\_\+\+MCOSEL\+\_\+2}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___m_c_o1___clock___prescaler_ga438d8c3bead4e1ec5dd5757cb0313d53}{RCC\+\_\+\+MCODIV\+\_\+1}}~0x00000000U
\item 
\#define \mbox{\hyperlink{group___r_c_c___m_c_o1___clock___prescaler_ga6198330847077f4da351915518140bfc}{RCC\+\_\+\+MCODIV\+\_\+2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac98f09d53898c8b449c4bb3c4e7d5fb9}{RCC\+\_\+\+CFGR\+\_\+\+MCOPRE\+\_\+0}}
\item 
\#define \mbox{\hyperlink{group___r_c_c___m_c_o1___clock___prescaler_ga1bdc2eb56aaeb53dc3ca5cd72f22d4c8}{RCC\+\_\+\+MCODIV\+\_\+4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2226fb2d3a83378d6736065c3ca2e71b}{RCC\+\_\+\+CFGR\+\_\+\+MCOPRE\+\_\+1}}
\item 
\#define \mbox{\hyperlink{group___r_c_c___m_c_o1___clock___prescaler_gadb84d9a10db2c49376be8fada619fe08}{RCC\+\_\+\+MCODIV\+\_\+8}}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2226fb2d3a83378d6736065c3ca2e71b}{RCC\+\_\+\+CFGR\+\_\+\+MCOPRE\+\_\+1}} \texorpdfstring{$\vert$}{|} \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac98f09d53898c8b449c4bb3c4e7d5fb9}{RCC\+\_\+\+CFGR\+\_\+\+MCOPRE\+\_\+0}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___m_c_o1___clock___prescaler_ga3ab3ab9547ef8800355111517b547882}{RCC\+\_\+\+MCODIV\+\_\+16}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga53ae1dca228a7e8ff1e1af07b9adc246}{RCC\+\_\+\+CFGR\+\_\+\+MCOPRE\+\_\+2}}
\item 
\#define \mbox{\hyperlink{group___r_c_c___m_c_o1___clock___prescaler_ga6992ae7e6940f17362bcf2107c634cb3}{RCC\+\_\+\+MCODIV\+\_\+32}}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga53ae1dca228a7e8ff1e1af07b9adc246}{RCC\+\_\+\+CFGR\+\_\+\+MCOPRE\+\_\+2}} \texorpdfstring{$\vert$}{|} \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac98f09d53898c8b449c4bb3c4e7d5fb9}{RCC\+\_\+\+CFGR\+\_\+\+MCOPRE\+\_\+0}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___m_c_o1___clock___prescaler_ga2330ed42b1743f239ccdd37f7df6635b}{RCC\+\_\+\+MCODIV\+\_\+64}}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga53ae1dca228a7e8ff1e1af07b9adc246}{RCC\+\_\+\+CFGR\+\_\+\+MCOPRE\+\_\+2}} \texorpdfstring{$\vert$}{|} \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2226fb2d3a83378d6736065c3ca2e71b}{RCC\+\_\+\+CFGR\+\_\+\+MCOPRE\+\_\+1}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___m_c_o1___clock___prescaler_ga82bbfcc3bbd113b9d1b7a05c9db2dd24}{RCC\+\_\+\+MCODIV\+\_\+128}}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga53ae1dca228a7e8ff1e1af07b9adc246}{RCC\+\_\+\+CFGR\+\_\+\+MCOPRE\+\_\+2}} \texorpdfstring{$\vert$}{|} \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2226fb2d3a83378d6736065c3ca2e71b}{RCC\+\_\+\+CFGR\+\_\+\+MCOPRE\+\_\+1}} \texorpdfstring{$\vert$}{|} \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac98f09d53898c8b449c4bb3c4e7d5fb9}{RCC\+\_\+\+CFGR\+\_\+\+MCOPRE\+\_\+0}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___interrupt_ga2b4ef277c1b71f96e0bef4b9a72fca94}{RCC\+\_\+\+IT\+\_\+\+LSIRDY}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad1f597c9d40c025a6695824b5da27c13}{RCC\+\_\+\+CIFR\+\_\+\+LSIRDYF}}
\item 
\#define \mbox{\hyperlink{group___r_c_c___interrupt_gad6b6e78a426850f595ef180d292a673d}{RCC\+\_\+\+IT\+\_\+\+LSERDY}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1559f0774dd54852c12a02bf7b867b93}{RCC\+\_\+\+CIFR\+\_\+\+LSERDYF}}
\item 
\#define \mbox{\hyperlink{group___r_c_c___interrupt_ga69637e51b71f73f519c8c0a0613d042f}{RCC\+\_\+\+IT\+\_\+\+HSIRDY}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga035d773e029fec439d29551774b9304a}{RCC\+\_\+\+CIFR\+\_\+\+HSIRDYF}}
\item 
\#define \mbox{\hyperlink{group___r_c_c___interrupt_gad13eaede352bca59611e6cae68665866}{RCC\+\_\+\+IT\+\_\+\+HSERDY}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5d12419149aa1342fc0d0a79ae380c50}{RCC\+\_\+\+CIFR\+\_\+\+HSERDYF}}
\item 
\#define \mbox{\hyperlink{group___r_c_c___interrupt_ga68d48e7811fb58f2649dce6cf0d823d9}{RCC\+\_\+\+IT\+\_\+\+PLLRDY}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga31b19d1c3bec6c7ce1fc4e67b1bd8bb3}{RCC\+\_\+\+CIFR\+\_\+\+PLLRDYF}}
\item 
\#define \mbox{\hyperlink{group___r_c_c___interrupt_ga9bb34a4912d2084dc1c0834eb53aa7a3}{RCC\+\_\+\+IT\+\_\+\+CSS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac7ca64b3739a65df1bdb70cec7be93d9}{RCC\+\_\+\+CIFR\+\_\+\+CSSF}}
\item 
\#define \mbox{\hyperlink{group___r_c_c___interrupt_gaf3f259914cb56820b1649c9d4413736c}{RCC\+\_\+\+IT\+\_\+\+LSECSS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0f50f7bc98c719172190873cc10bf5b5}{RCC\+\_\+\+CIFR\+\_\+\+LSECSSF}}
\item 
\#define \mbox{\hyperlink{group___r_c_c___flag_ga827d986723e7ce652fa733bb8184d216}{RCC\+\_\+\+FLAG\+\_\+\+HSIRDY}}~((\mbox{\hyperlink{group___r_c_c___private___constants_ga56feb1abcd35b22427fa55164c585afa}{CR\+\_\+\+REG\+\_\+\+INDEX}} $<$$<$ 5U) \texorpdfstring{$\vert$}{|} \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga77c32f27431ef9437aa34fb0f1d41da9}{RCC\+\_\+\+CR\+\_\+\+HSIRDY\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___flag_ga173edf47bec93cf269a0e8d0fec9997c}{RCC\+\_\+\+FLAG\+\_\+\+HSERDY}}~((\mbox{\hyperlink{group___r_c_c___private___constants_ga56feb1abcd35b22427fa55164c585afa}{CR\+\_\+\+REG\+\_\+\+INDEX}} $<$$<$ 5U) \texorpdfstring{$\vert$}{|} \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0b35f100d3353d0d73ef1f9099a70285}{RCC\+\_\+\+CR\+\_\+\+HSERDY\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___flag_gaf82d8afb18d9df75db1d6c08b9c50046}{RCC\+\_\+\+FLAG\+\_\+\+PLLRDY}}~((\mbox{\hyperlink{group___r_c_c___private___constants_ga56feb1abcd35b22427fa55164c585afa}{CR\+\_\+\+REG\+\_\+\+INDEX}} $<$$<$ 5U) \texorpdfstring{$\vert$}{|} \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa99ebf56183320b517b804fbc76e8ce4}{RCC\+\_\+\+CR\+\_\+\+PLLRDY\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___flag_gac9fb963db446c16e46a18908f7fe1927}{RCC\+\_\+\+FLAG\+\_\+\+LSERDY}}~((\mbox{\hyperlink{group___r_c_c___private___constants_ga114b3e5b2a2cdb5d85f65511fe085a6d}{BDCR\+\_\+\+REG\+\_\+\+INDEX}} $<$$<$ 5U) \texorpdfstring{$\vert$}{|} \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1d373419116fa0446eee779da5292b02}{RCC\+\_\+\+BDCR\+\_\+\+LSERDY\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___flag_gac1d9d4f36f383c67b34a733f14e33bfe}{RCC\+\_\+\+FLAG\+\_\+\+LSECSSD}}~((\mbox{\hyperlink{group___r_c_c___private___constants_ga114b3e5b2a2cdb5d85f65511fe085a6d}{BDCR\+\_\+\+REG\+\_\+\+INDEX}} $<$$<$ 5U) \texorpdfstring{$\vert$}{|} \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3371131b4dbacbab3f44241f6f05a35d}{RCC\+\_\+\+BDCR\+\_\+\+LSECSSD\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___flag_ga8c5e4992314d347597621bfe7ab10d72}{RCC\+\_\+\+FLAG\+\_\+\+LSIRDY}}~((\mbox{\hyperlink{group___r_c_c___private___constants_gab9507f2d9ee5d477b11363b052cd07c8}{CSR\+\_\+\+REG\+\_\+\+INDEX}} $<$$<$ 5U) \texorpdfstring{$\vert$}{|} \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga68272a20b7fe83a0e08b1deb4aeacf55}{RCC\+\_\+\+CSR\+\_\+\+LSIRDY\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___flag_ga9bacaedece5c7cb6d9e52c1412e1a8ae}{RCC\+\_\+\+FLAG\+\_\+\+OBLRST}}~((\mbox{\hyperlink{group___r_c_c___private___constants_gab9507f2d9ee5d477b11363b052cd07c8}{CSR\+\_\+\+REG\+\_\+\+INDEX}} $<$$<$ 5U) \texorpdfstring{$\vert$}{|} \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga74fe64620e45a21f07b5d866909e33cb}{RCC\+\_\+\+CSR\+\_\+\+OBLRSTF\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___flag_gabfc3ab5d4a8a94ec1c9f38794ce37ad6}{RCC\+\_\+\+FLAG\+\_\+\+PINRST}}~((\mbox{\hyperlink{group___r_c_c___private___constants_gab9507f2d9ee5d477b11363b052cd07c8}{CSR\+\_\+\+REG\+\_\+\+INDEX}} $<$$<$ 5U) \texorpdfstring{$\vert$}{|} \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga47a45faed934912e57c0dea6d6af8227}{RCC\+\_\+\+CSR\+\_\+\+PINRSTF\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___flag_ga13e6e02e27c887afbc2d65dc36ec50ae}{RCC\+\_\+\+FLAG\+\_\+\+PWRRST}}~((\mbox{\hyperlink{group___r_c_c___private___constants_gab9507f2d9ee5d477b11363b052cd07c8}{CSR\+\_\+\+REG\+\_\+\+INDEX}} $<$$<$ 5U) \texorpdfstring{$\vert$}{|} \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaad26546b87a4aa0bb5b67404ebed8501}{RCC\+\_\+\+CSR\+\_\+\+PWRRSTF\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___flag_gaf7852615e9b19f0b2dbc8d08c7594b52}{RCC\+\_\+\+FLAG\+\_\+\+SFTRST}}~((\mbox{\hyperlink{group___r_c_c___private___constants_gab9507f2d9ee5d477b11363b052cd07c8}{CSR\+\_\+\+REG\+\_\+\+INDEX}} $<$$<$ 5U) \texorpdfstring{$\vert$}{|} \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga02078fdb0a3610702b75d5e05dbb92af}{RCC\+\_\+\+CSR\+\_\+\+SFTRSTF\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___flag_gaac46bac8a97cf16635ff7ffc1e6c657f}{RCC\+\_\+\+FLAG\+\_\+\+IWDGRST}}~((\mbox{\hyperlink{group___r_c_c___private___constants_gab9507f2d9ee5d477b11363b052cd07c8}{CSR\+\_\+\+REG\+\_\+\+INDEX}} $<$$<$ 5U) \texorpdfstring{$\vert$}{|} \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8fbb93c907ec9ca631e6657eb22b85a3}{RCC\+\_\+\+CSR\+\_\+\+IWDGRSTF\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___flag_gaa80b60b2d497ccd7b7de1075009999a7}{RCC\+\_\+\+FLAG\+\_\+\+WWDGRST}}~((\mbox{\hyperlink{group___r_c_c___private___constants_gab9507f2d9ee5d477b11363b052cd07c8}{CSR\+\_\+\+REG\+\_\+\+INDEX}} $<$$<$ 5U) \texorpdfstring{$\vert$}{|} \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac3b146c508145d8e03143a991615ed81}{RCC\+\_\+\+CSR\+\_\+\+WWDGRSTF\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___flag_ga67049531354aed7546971163d02c9920}{RCC\+\_\+\+FLAG\+\_\+\+LPWRRST}}~((\mbox{\hyperlink{group___r_c_c___private___constants_gab9507f2d9ee5d477b11363b052cd07c8}{CSR\+\_\+\+REG\+\_\+\+INDEX}} $<$$<$ 5U) \texorpdfstring{$\vert$}{|} \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2761b43e9b00d52102efb7375a86e6e0}{RCC\+\_\+\+CSR\+\_\+\+LPWRRSTF\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___l_s_e_drive___config_gab5fa5b50304710db2d7f6d583a225da3}{RCC\+\_\+\+LSEDRIVE\+\_\+\+LOW}}~0x00000000U
\item 
\#define \mbox{\hyperlink{group___r_c_c___l_s_e_drive___config_ga1151beb7f9869e91fe7617936ad0efff}{RCC\+\_\+\+LSEDRIVE\+\_\+\+MEDIUMLOW}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2bf168a5913ecf4eb6eb5f87a825aa58}{RCC\+\_\+\+BDCR\+\_\+\+LSEDRV\+\_\+0}}
\item 
\#define \mbox{\hyperlink{group___r_c_c___l_s_e_drive___config_ga295eed1e1368d526fa0f6356ceecbc48}{RCC\+\_\+\+LSEDRIVE\+\_\+\+MEDIUMHIGH}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa9a3c17caf7eb216d874b7cf1d90358e}{RCC\+\_\+\+BDCR\+\_\+\+LSEDRV\+\_\+1}}
\item 
\#define \mbox{\hyperlink{group___r_c_c___l_s_e_drive___config_ga90b0854f3813d7ab2781519bfa58fd95}{RCC\+\_\+\+LSEDRIVE\+\_\+\+HIGH}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa9e761cf5e09906a38e9c7e8e750514c}{RCC\+\_\+\+BDCR\+\_\+\+LSEDRV}}
\item 
\#define \mbox{\hyperlink{group___r_c_c___reset___flag_ga232f308c4f2a42997bcc6162bb5de858}{RCC\+\_\+\+RESET\+\_\+\+FLAG\+\_\+\+OBL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga14163f80ac0b005217eb318d0639afef}{RCC\+\_\+\+CSR\+\_\+\+OBLRSTF}}
\item 
\#define \mbox{\hyperlink{group___r_c_c___reset___flag_ga8a890f11dcae190ec20399067b04823d}{RCC\+\_\+\+RESET\+\_\+\+FLAG\+\_\+\+PIN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4e26d2902d11e638cd0b702332f53ab1}{RCC\+\_\+\+CSR\+\_\+\+PINRSTF}}
\item 
\#define \mbox{\hyperlink{group___r_c_c___reset___flag_gaf63d6ab8f0c7a5eec256cc272dd2312c}{RCC\+\_\+\+RESET\+\_\+\+FLAG\+\_\+\+PWR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac7e4e5a9b75f995cfe8af4201b1899a3}{RCC\+\_\+\+CSR\+\_\+\+PWRRSTF}}
\item 
\#define \mbox{\hyperlink{group___r_c_c___reset___flag_gaf754df3abd84787d19f9bc4eba1ef019}{RCC\+\_\+\+RESET\+\_\+\+FLAG\+\_\+\+SW}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga16e89534934436ee8958440882b71e6f}{RCC\+\_\+\+CSR\+\_\+\+SFTRSTF}}
\item 
\#define \mbox{\hyperlink{group___r_c_c___reset___flag_ga663274bf9c9f94283e47244ed59e43c6}{RCC\+\_\+\+RESET\+\_\+\+FLAG\+\_\+\+IWDG}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga22a7079ba87dd7acd5ed7fe7b704e85f}{RCC\+\_\+\+CSR\+\_\+\+IWDGRSTF}}
\item 
\#define \mbox{\hyperlink{group___r_c_c___reset___flag_ga0f2f680974bdf90ca9c5e4555fcbe1d6}{RCC\+\_\+\+RESET\+\_\+\+FLAG\+\_\+\+WWDG}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacabd7bbde7e78c9c8f5fd46e34771826}{RCC\+\_\+\+CSR\+\_\+\+WWDGRSTF}}
\item 
\#define \mbox{\hyperlink{group___r_c_c___reset___flag_ga25818109b4eec0684920b3b72da2240b}{RCC\+\_\+\+RESET\+\_\+\+FLAG\+\_\+\+LPWR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga675455250b91f125d52f5d347c2c0fbf}{RCC\+\_\+\+CSR\+\_\+\+LPWRRSTF}}
\item 
\#define \mbox{\hyperlink{group___r_c_c___reset___flag_ga08aff0dde599d99aa2b055fce93234fe}{RCC\+\_\+\+RESET\+\_\+\+FLAG\+\_\+\+ALL}}
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_h_b___peripheral___clock___enable___disable_ga49fc2c82ba0753e462ea8eb91c634a98}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DMA1\+\_\+\+CLK\+\_\+\+ENABLE}}()
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_h_b___peripheral___clock___enable___disable_gaa6cf6cd8bf214d169901a8a976743169}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+FLASH\+\_\+\+CLK\+\_\+\+ENABLE}}()
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_h_b___peripheral___clock___enable___disable_ga5222bac3ebfec517c93055ae065303da}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+CRC\+\_\+\+CLK\+\_\+\+ENABLE}}()
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_h_b___peripheral___clock___enable___disable_ga569dc8b9e178a8afab2664fdf87f46c5}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DMA1\+\_\+\+CLK\+\_\+\+DISABLE}}()~\mbox{\hyperlink{group___exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHBENR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac8c3053f1ce37c9f643f0e31471927ea}{RCC\+\_\+\+AHBENR\+\_\+\+DMA1\+EN}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_h_b___peripheral___clock___enable___disable_ga3deb18cb63e5d380dc0987da283f7577}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+FLASH\+\_\+\+CLK\+\_\+\+DISABLE}}()~\mbox{\hyperlink{group___exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHBENR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac8d9c84356530f36e7b349d38c033928}{RCC\+\_\+\+AHBENR\+\_\+\+FLASHEN}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_h_b___peripheral___clock___enable___disable_ga170a30954a78a81a8f9b381378e0c9af}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+CRC\+\_\+\+CLK\+\_\+\+DISABLE}}()~\mbox{\hyperlink{group___exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHBENR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gade3ee302bf659a2bfbf75e1a00630242}{RCC\+\_\+\+AHBENR\+\_\+\+CRCEN}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___i_o_p_o_r_t___clock___enable___disable_ga1fde58d775fd2458002df817a68f486e}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOA\+\_\+\+CLK\+\_\+\+ENABLE}}()
\item 
\#define \mbox{\hyperlink{group___r_c_c___i_o_p_o_r_t___clock___enable___disable_ga5ad43f3f4d8163d40f7d402ef75d27c5}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOB\+\_\+\+CLK\+\_\+\+ENABLE}}()
\item 
\#define \mbox{\hyperlink{group___r_c_c___i_o_p_o_r_t___clock___enable___disable_ga5ebfeb136612f370950f52306d29b6fd}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOC\+\_\+\+CLK\+\_\+\+ENABLE}}()
\item 
\#define \mbox{\hyperlink{group___r_c_c___i_o_p_o_r_t___clock___enable___disable_ga74340ce0f556e370aafc2b8ecdf2dd31}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOD\+\_\+\+CLK\+\_\+\+ENABLE}}()
\item 
\#define \mbox{\hyperlink{group___r_c_c___i_o_p_o_r_t___clock___enable___disable_ga84098c3c8735d401024a1fb762e9527f}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOF\+\_\+\+CLK\+\_\+\+ENABLE}}()
\item 
\#define \mbox{\hyperlink{group___r_c_c___i_o_p_o_r_t___clock___enable___disable_ga7083e491e6a1e165d064d199304bd2f0}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOA\+\_\+\+CLK\+\_\+\+DISABLE}}()~\mbox{\hyperlink{group___exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$IOPENR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga43e0e9624e69ff4289621254fa713d73}{RCC\+\_\+\+IOPENR\+\_\+\+GPIOAEN}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___i_o_p_o_r_t___clock___enable___disable_ga60be1be419b57dafbbb93df67d68a424}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOB\+\_\+\+CLK\+\_\+\+DISABLE}}()~\mbox{\hyperlink{group___exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$IOPENR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga66aefc56894e9e797a96ff9e3a954fad}{RCC\+\_\+\+IOPENR\+\_\+\+GPIOBEN}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___i_o_p_o_r_t___clock___enable___disable_ga0fc90c25d35f9b5b5f66961505de1cd4}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOC\+\_\+\+CLK\+\_\+\+DISABLE}}()~\mbox{\hyperlink{group___exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$IOPENR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9299ea4e6a006e55d283100c2e656b1d}{RCC\+\_\+\+IOPENR\+\_\+\+GPIOCEN}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___i_o_p_o_r_t___clock___enable___disable_gaeaefe364dafdc0c22353969595421422}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOD\+\_\+\+CLK\+\_\+\+DISABLE}}()~\mbox{\hyperlink{group___exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$IOPENR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga789058c061757d96aee97ecea898943b}{RCC\+\_\+\+IOPENR\+\_\+\+GPIODEN}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___i_o_p_o_r_t___clock___enable___disable_ga84c2248eab0a30bd8f4912233abbf34a}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOF\+\_\+\+CLK\+\_\+\+DISABLE}}()~\mbox{\hyperlink{group___exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$IOPENR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga71a8b27c62fb23c2118d88b3eaaeb702}{RCC\+\_\+\+IOPENR\+\_\+\+GPIOFEN}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_p_b1___clock___enable___disable_gaf62d32fdde03df10072d856515692c8d}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM3\+\_\+\+CLK\+\_\+\+ENABLE}}()
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_p_b1___clock___enable___disable_ga669982035ad2dd6cf095fd8b281f9dab}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM6\+\_\+\+CLK\+\_\+\+ENABLE}}()
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_p_b1___clock___enable___disable_ga92313068bbe6883497ca424b24f31d44}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM7\+\_\+\+CLK\+\_\+\+ENABLE}}()
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_p_b1___clock___enable___disable_ga5f588c7262a5ff7a3882157abbbcd625}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+RTCAPB\+\_\+\+CLK\+\_\+\+ENABLE}}()
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_p_b1___clock___enable___disable_gab0c13cc10b36c32d750be226d2fda3b2}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+WWDG\+\_\+\+CLK\+\_\+\+ENABLE}}()
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_p_b1___clock___enable___disable_ga12352adbb876f2b827d6ac3a04d94e26}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI2\+\_\+\+CLK\+\_\+\+ENABLE}}()
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_p_b1___clock___enable___disable_gaaf50c7d2265d978fab8fbb68a518096d}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART2\+\_\+\+CLK\+\_\+\+ENABLE}}()
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_p_b1___clock___enable___disable_ga34a7bf921d694c001b67dcd531c807a3}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART3\+\_\+\+CLK\+\_\+\+ENABLE}}()
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_p_b1___clock___enable___disable_gab5a6889fb6e30b4318d5816b9be1fa3e}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART4\+\_\+\+CLK\+\_\+\+ENABLE}}()
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_p_b1___clock___enable___disable_gaaeae5b9e93721dd4e34274600996baeb}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C1\+\_\+\+CLK\+\_\+\+ENABLE}}()
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_p_b1___clock___enable___disable_ga7826848ae938c7f59984d12bc883a6f0}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C2\+\_\+\+CLK\+\_\+\+ENABLE}}()
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_p_b1___clock___enable___disable_gaa9ce3b2ed26ac09b874d3a5d8c282a67}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DBGMCU\+\_\+\+CLK\+\_\+\+ENABLE}}()
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_p_b1___clock___enable___disable_ga6c7399cc977622172aeda52a86ceed92}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+PWR\+\_\+\+CLK\+\_\+\+ENABLE}}()
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_p_b2___clock___enable___disable_gafc3ffcbb86e4913ae336ba094ca199e1}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SYSCFG\+\_\+\+CLK\+\_\+\+ENABLE}}()
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_p_b2___clock___enable___disable_gad693d7300ed7134b60bb1a645e762358}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM1\+\_\+\+CLK\+\_\+\+ENABLE}}()
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_p_b2___clock___enable___disable_ga856c7460aa481976644736c703c6702d}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI1\+\_\+\+CLK\+\_\+\+ENABLE}}()
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_p_b2___clock___enable___disable_ga932afe7cea6c567ad63e0f83308b9d3e}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART1\+\_\+\+CLK\+\_\+\+ENABLE}}()
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_p_b2___clock___enable___disable_ga28c0bd63fbc7500f9c209ef42c0931b6}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM14\+\_\+\+CLK\+\_\+\+ENABLE}}()
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_p_b2___clock___enable___disable_ga9753b09f531d9d48d31abd4f74c26d26}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM16\+\_\+\+CLK\+\_\+\+ENABLE}}()
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_p_b2___clock___enable___disable_ga983ec0b6719bbf98e40818a8e6817c58}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM17\+\_\+\+CLK\+\_\+\+ENABLE}}()
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_p_b2___clock___enable___disable_ga646c863666584ab4fca8fc93fe4112c5}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+ADC\+\_\+\+CLK\+\_\+\+ENABLE}}()
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_p_b2___clock___enable___disable_ga9fb7035f007ec272b725e51018a36b23}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM3\+\_\+\+CLK\+\_\+\+DISABLE}}()~\mbox{\hyperlink{group___exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APBENR1, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga03f1d5ec8eb20c9c8719d0dd04987993}{RCC\+\_\+\+APBENR1\+\_\+\+TIM3\+EN}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_p_b2___clock___enable___disable_gad3ec940a13a275a574d438af19f164c4}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+RTCAPB\+\_\+\+CLK\+\_\+\+DISABLE}}()~\mbox{\hyperlink{group___exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APBENR1, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga96e4940e637f5d872919098290901cef}{RCC\+\_\+\+APBENR1\+\_\+\+RTCAPBEN}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_p_b2___clock___enable___disable_gabb56a85a6424a60da8edc681f3a1c918}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI2\+\_\+\+CLK\+\_\+\+DISABLE}}()~\mbox{\hyperlink{group___exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APBENR1, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1a2b6ebd5f763811e7ad2e122f924bff}{RCC\+\_\+\+APBENR1\+\_\+\+SPI2\+EN}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_p_b2___clock___enable___disable_ga1edc6c83fbebf8b4265ef9500aa04b04}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART2\+\_\+\+CLK\+\_\+\+DISABLE}}()~\mbox{\hyperlink{group___exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APBENR1, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5b93124bda3d29b9441f4fdfa27032ad}{RCC\+\_\+\+APBENR1\+\_\+\+USART2\+EN}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_p_b2___clock___enable___disable_ga490a853eae72da96aad5379a6e939dd8}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C1\+\_\+\+CLK\+\_\+\+DISABLE}}()~\mbox{\hyperlink{group___exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APBENR1, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab81b671b8acda0069ed928e7b2715530}{RCC\+\_\+\+APBENR1\+\_\+\+I2\+C1\+EN}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_p_b2___clock___enable___disable_ga3ebc5988bcf1e2965ed482fd76c67b22}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C2\+\_\+\+CLK\+\_\+\+DISABLE}}()~\mbox{\hyperlink{group___exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APBENR1, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab3578e2f41d9aeaf9acad97e4610634e}{RCC\+\_\+\+APBENR1\+\_\+\+I2\+C2\+EN}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_p_b2___clock___enable___disable_gabe91adc2aacd167316a573d1101d50d2}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DBGMCU\+\_\+\+CLK\+\_\+\+DISABLE}}()~\mbox{\hyperlink{group___exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APBENR1, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d6b84afa00844763d73ea36fb140758}{RCC\+\_\+\+APBENR1\+\_\+\+DBGEN}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_p_b2___clock___enable___disable_gaf3db86d2db2bad45732a742b6a91ea0b}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+PWR\+\_\+\+CLK\+\_\+\+DISABLE}}()~\mbox{\hyperlink{group___exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APBENR1, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga99324657dd1adf8b0a3b55732055e6d1}{RCC\+\_\+\+APBENR1\+\_\+\+PWREN}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_p_b2___clock___enable___disable_gaf04a5f1f0d6d8577706022a866f4528e}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SYSCFG\+\_\+\+CLK\+\_\+\+DISABLE}}()~\mbox{\hyperlink{group___exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APBENR2, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9542ae577219d7d83e0bd18944136cc6}{RCC\+\_\+\+APBENR2\+\_\+\+SYSCFGEN}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_p_b2___clock___enable___disable_gaa9eacfb8ee244074ec63dae0b9f621c2}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM1\+\_\+\+CLK\+\_\+\+DISABLE}}()~\mbox{\hyperlink{group___exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APBENR2, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab02b38d79863391d5ad0938e5542d0ff}{RCC\+\_\+\+APBENR2\+\_\+\+TIM1\+EN}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_p_b2___clock___enable___disable_gaf2ccb5c6b63a60deb6463cbc629c10fe}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI1\+\_\+\+CLK\+\_\+\+DISABLE}}()~\mbox{\hyperlink{group___exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APBENR2, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad3df3dbadaf9d4b4f216280a04a38ad0}{RCC\+\_\+\+APBENR2\+\_\+\+SPI1\+EN}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_p_b2___clock___enable___disable_gae0050944298552e9f02f56ec8634f5a6}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART1\+\_\+\+CLK\+\_\+\+DISABLE}}()~\mbox{\hyperlink{group___exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APBENR2, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae6fc2200f262ff397292841a744c4bfb}{RCC\+\_\+\+APBENR2\+\_\+\+USART1\+EN}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_p_b2___clock___enable___disable_ga492911cce1e54350519e7793c897102b}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM14\+\_\+\+CLK\+\_\+\+DISABLE}}()~\mbox{\hyperlink{group___exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APBENR2, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga26bc9a6d6d688435b11f1dac7dcd029a}{RCC\+\_\+\+APBENR2\+\_\+\+TIM14\+EN}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_p_b2___clock___enable___disable_ga4f23f7c1565e07731f200059c8ed4db9}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM16\+\_\+\+CLK\+\_\+\+DISABLE}}()~\mbox{\hyperlink{group___exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APBENR2, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2958e6568c987fe824d2f1be053809e2}{RCC\+\_\+\+APBENR2\+\_\+\+TIM16\+EN}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_p_b2___clock___enable___disable_ga6c046db26bd6495179e6171dc6caeff3}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM17\+\_\+\+CLK\+\_\+\+DISABLE}}()~\mbox{\hyperlink{group___exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APBENR2, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9bf031737f9b3c60c563d03ed72cb950}{RCC\+\_\+\+APBENR2\+\_\+\+TIM17\+EN}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_p_b2___clock___enable___disable_gabcdcfe2178943b36539cd5edf8402c19}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+ADC\+\_\+\+CLK\+\_\+\+DISABLE}}()~\mbox{\hyperlink{group___exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APBENR2, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga45a2058e993b3249fa8549ae59df6143}{RCC\+\_\+\+APBENR2\+\_\+\+ADCEN}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_h_b___peripheral___clock___enabled___disabled___status_gaab05e603c9cadd72e4b6397837b46cef}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DMA1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}}()~(\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHBENR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac8c3053f1ce37c9f643f0e31471927ea}{RCC\+\_\+\+AHBENR\+\_\+\+DMA1\+EN}})  != \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_h_b___peripheral___clock___enabled___disabled___status_gacc14db2565af722699ef4b29221d2acd}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+FLASH\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}}()~(\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHBENR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac8d9c84356530f36e7b349d38c033928}{RCC\+\_\+\+AHBENR\+\_\+\+FLASHEN}}) != \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_h_b___peripheral___clock___enabled___disabled___status_ga0e1b25cbf589c1c47c1d069e4c803d56}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+CRC\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}}()~(\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHBENR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gade3ee302bf659a2bfbf75e1a00630242}{RCC\+\_\+\+AHBENR\+\_\+\+CRCEN}})   != \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_h_b___peripheral___clock___enabled___disabled___status_gae89d94d6252c79e450623f69eb939ed6}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DMA1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}}()~(\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHBENR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac8c3053f1ce37c9f643f0e31471927ea}{RCC\+\_\+\+AHBENR\+\_\+\+DMA1\+EN}})  == \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_h_b___peripheral___clock___enabled___disabled___status_ga2a09cde9411c951a02b82ef8b5129d6d}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+FLASH\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}}()~(\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHBENR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac8d9c84356530f36e7b349d38c033928}{RCC\+\_\+\+AHBENR\+\_\+\+FLASHEN}}) == \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_h_b___peripheral___clock___enabled___disabled___status_ga3d2645916b9ee9bad8c724a719c621d9}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+CRC\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}}()~(\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHBENR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gade3ee302bf659a2bfbf75e1a00630242}{RCC\+\_\+\+AHBENR\+\_\+\+CRCEN}})   == \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___i_o_p_o_r_t___clock___enabled___disabled___status_gad1edbd9407c814110f04c1a609a214e4}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOA\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}}()~(\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$IOPENR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga43e0e9624e69ff4289621254fa713d73}{RCC\+\_\+\+IOPENR\+\_\+\+GPIOAEN}}) != \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___i_o_p_o_r_t___clock___enabled___disabled___status_ga2fc8f9dc5f5b64c14c325c45ee301b4f}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOB\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}}()~(\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$IOPENR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga66aefc56894e9e797a96ff9e3a954fad}{RCC\+\_\+\+IOPENR\+\_\+\+GPIOBEN}}) != \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___i_o_p_o_r_t___clock___enabled___disabled___status_ga528029c120a0154dfd7cfd6159e8debe}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOC\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}}()~(\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$IOPENR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9299ea4e6a006e55d283100c2e656b1d}{RCC\+\_\+\+IOPENR\+\_\+\+GPIOCEN}}) != \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___i_o_p_o_r_t___clock___enabled___disabled___status_ga7a8a0e334d69163b25692f0450dc569a}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOD\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}}()~(\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$IOPENR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga789058c061757d96aee97ecea898943b}{RCC\+\_\+\+IOPENR\+\_\+\+GPIODEN}}) != \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___i_o_p_o_r_t___clock___enabled___disabled___status_ga5c997b15dc4bc3fd8e5b43193e4b1a2d}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOF\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}}()~(\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$IOPENR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga71a8b27c62fb23c2118d88b3eaaeb702}{RCC\+\_\+\+IOPENR\+\_\+\+GPIOFEN}}) != \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___i_o_p_o_r_t___clock___enabled___disabled___status_ga2d73b007700fe1576c7965ce677148bd}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOA\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}}()~(\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$IOPENR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga43e0e9624e69ff4289621254fa713d73}{RCC\+\_\+\+IOPENR\+\_\+\+GPIOAEN}}) == \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___i_o_p_o_r_t___clock___enabled___disabled___status_ga9b9353035473ac5f144f6e5385c4bebb}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOB\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}}()~(\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$IOPENR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga66aefc56894e9e797a96ff9e3a954fad}{RCC\+\_\+\+IOPENR\+\_\+\+GPIOBEN}}) == \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___i_o_p_o_r_t___clock___enabled___disabled___status_ga5e939d98ecca025c028bd1d837b84c81}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOC\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}}()~(\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$IOPENR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9299ea4e6a006e55d283100c2e656b1d}{RCC\+\_\+\+IOPENR\+\_\+\+GPIOCEN}}) == \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___i_o_p_o_r_t___clock___enabled___disabled___status_ga01c2b4166bbcf59a529cd3c5f8b93d76}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOD\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}}()~(\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$IOPENR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga789058c061757d96aee97ecea898943b}{RCC\+\_\+\+IOPENR\+\_\+\+GPIODEN}}) == \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___i_o_p_o_r_t___clock___enabled___disabled___status_ga843a7fcc2441b978cadacbea548dff93}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOF\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}}()~(\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$IOPENR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga71a8b27c62fb23c2118d88b3eaaeb702}{RCC\+\_\+\+IOPENR\+\_\+\+GPIOFEN}}) == \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_p_b1___clock___enabled___disabled___status_gaf6090239db6a8a6917b3f3accea15ed0}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM3\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}}()~(\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APBENR1, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga03f1d5ec8eb20c9c8719d0dd04987993}{RCC\+\_\+\+APBENR1\+\_\+\+TIM3\+EN}})   != 0U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_p_b1___clock___enabled___disabled___status_gabb273361eaae66c857b5db26b639ff45}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM6\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}}()~(\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APBENR1, RCC\+\_\+\+APBENR1\+\_\+\+TIM6\+EN)   != 0U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_p_b1___clock___enabled___disabled___status_ga5642c4226ce18792efeca9d39cb0c5e0}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM7\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}}()~(\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APBENR1, RCC\+\_\+\+APBENR1\+\_\+\+TIM7\+EN)   != 0U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_p_b1___clock___enabled___disabled___status_ga64f92ab0c50168d2a218774cab279a4c}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+RTCAPB\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}}()~(\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APBENR1, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga96e4940e637f5d872919098290901cef}{RCC\+\_\+\+APBENR1\+\_\+\+RTCAPBEN}}) != 0U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_p_b1___clock___enabled___disabled___status_ga9b26aff2638d1e0613b0ce0530f0cd48}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+WWDG\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}}()~(\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APBENR1, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafdfb2f7345df75e3ea1aa6b00ae12cdd}{RCC\+\_\+\+APBENR1\+\_\+\+WWDGEN}})   != 0U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_p_b1___clock___enabled___disabled___status_ga282522dda9557cf715be3ee13c031a5b}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI2\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}}()~(\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APBENR1, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1a2b6ebd5f763811e7ad2e122f924bff}{RCC\+\_\+\+APBENR1\+\_\+\+SPI2\+EN}})   != 0U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_p_b1___clock___enabled___disabled___status_gad3bbe0639658ed2cc56f8328b26373ea}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART2\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}}()~(\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APBENR1, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5b93124bda3d29b9441f4fdfa27032ad}{RCC\+\_\+\+APBENR1\+\_\+\+USART2\+EN}}) != 0U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_p_b1___clock___enabled___disabled___status_ga5addec8b6604857d81c1386cad21c391}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART3\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}}()~(\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APBENR1, RCC\+\_\+\+APBENR1\+\_\+\+USART3\+EN) != 0U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_p_b1___clock___enabled___disabled___status_ga31a52b6645cc3a60a8b60ea4a08bf872}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART4\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}}()~(\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APBENR1, RCC\+\_\+\+APBENR1\+\_\+\+USART4\+EN) != 0U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_p_b1___clock___enabled___disabled___status_ga7570e5654fd61b44dabe0546e524c906}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}}()~(\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APBENR1, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab81b671b8acda0069ed928e7b2715530}{RCC\+\_\+\+APBENR1\+\_\+\+I2\+C1\+EN}})   != 0U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_p_b1___clock___enabled___disabled___status_ga2ae540056d72f4230da38c082b6c34c1}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C2\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}}()~(\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APBENR1, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab3578e2f41d9aeaf9acad97e4610634e}{RCC\+\_\+\+APBENR1\+\_\+\+I2\+C2\+EN}})   != 0U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_p_b1___clock___enabled___disabled___status_gac4db3ae01be60abc0952bfe78b52d9e4}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DBGMCU\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}}()~(\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APBENR1, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d6b84afa00844763d73ea36fb140758}{RCC\+\_\+\+APBENR1\+\_\+\+DBGEN}})    != 0U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_p_b1___clock___enabled___disabled___status_ga850f4fd113303ed7322577ad023cf748}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+PWR\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}}()~(\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APBENR1, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga99324657dd1adf8b0a3b55732055e6d1}{RCC\+\_\+\+APBENR1\+\_\+\+PWREN}})    != 0U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_p_b1___clock___enabled___disabled___status_ga50f8e043a42eaf534c1efa2477078c0a}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM3\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}}()~(\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APBENR1, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga03f1d5ec8eb20c9c8719d0dd04987993}{RCC\+\_\+\+APBENR1\+\_\+\+TIM3\+EN}})   == 0U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_p_b1___clock___enabled___disabled___status_ga70e84a0b11a0dab64a048f8dd6bbafb2}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM6\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}}()~(\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APBENR1, RCC\+\_\+\+APBENR1\+\_\+\+TIM6\+EN)   == 0U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_p_b1___clock___enabled___disabled___status_gac230813514cd9ee769f8f46b83d83f23}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM7\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}}()~(\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APBENR1, RCC\+\_\+\+APBENR1\+\_\+\+TIM7\+EN)   == 0U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_p_b1___clock___enabled___disabled___status_gaa23d6a22248ebaf14aa93ac136d69085}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+RTCAPB\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}}()~(\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APBENR1, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga96e4940e637f5d872919098290901cef}{RCC\+\_\+\+APBENR1\+\_\+\+RTCAPBEN}}) == 0U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_p_b1___clock___enabled___disabled___status_ga21d4e081c859ddccd4492343743bb245}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+WWDG\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}}()~(\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APBENR1, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafdfb2f7345df75e3ea1aa6b00ae12cdd}{RCC\+\_\+\+APBENR1\+\_\+\+WWDGEN}})   == 0U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_p_b1___clock___enabled___disabled___status_gaab213cf8807d6e7e8b3867ffb404d763}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI2\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}}()~(\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APBENR1, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1a2b6ebd5f763811e7ad2e122f924bff}{RCC\+\_\+\+APBENR1\+\_\+\+SPI2\+EN}})   == 0U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_p_b1___clock___enabled___disabled___status_ga61e4b1f3e82831cdc7508d4c38312eab}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART2\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}}()~(\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APBENR1, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5b93124bda3d29b9441f4fdfa27032ad}{RCC\+\_\+\+APBENR1\+\_\+\+USART2\+EN}}) == 0U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_p_b1___clock___enabled___disabled___status_ga9c6b66352f998564a6492d3e5d6aa536}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART3\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}}()~(\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APBENR1, RCC\+\_\+\+APBENR1\+\_\+\+USART3\+EN) == 0U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_p_b1___clock___enabled___disabled___status_ga86b1b482822024536e71af10b76ba9ba}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART4\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}}()~(\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APBENR1, RCC\+\_\+\+APBENR1\+\_\+\+USART4\+EN) == 0U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_p_b1___clock___enabled___disabled___status_ga8868ab331b4bb14a1d5cc55c9133e4de}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}}()~(\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APBENR1, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab81b671b8acda0069ed928e7b2715530}{RCC\+\_\+\+APBENR1\+\_\+\+I2\+C1\+EN}})   == 0U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_p_b1___clock___enabled___disabled___status_gae051ecb26de5c5b44f1827923c9837a5}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C2\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}}()~(\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APBENR1, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab3578e2f41d9aeaf9acad97e4610634e}{RCC\+\_\+\+APBENR1\+\_\+\+I2\+C2\+EN}})   == 0U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_p_b1___clock___enabled___disabled___status_gaa14919a8c412f7cd388bbb44800ba5d7}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DBGMCU\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}}()~(\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APBENR1, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d6b84afa00844763d73ea36fb140758}{RCC\+\_\+\+APBENR1\+\_\+\+DBGEN}})    == 0U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_p_b1___clock___enabled___disabled___status_ga1019fdeb30eb4bcb23a0bea2278a94a2}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+PWR\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}}()~(\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APBENR1, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga99324657dd1adf8b0a3b55732055e6d1}{RCC\+\_\+\+APBENR1\+\_\+\+PWREN}})    == 0U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_p_b2___clock___enabled___disabled___status_gad1ea95d1d5f3a2ecf2b903c4ed22e7c6}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SYSCFG\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}}()~(\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APBENR2, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9542ae577219d7d83e0bd18944136cc6}{RCC\+\_\+\+APBENR2\+\_\+\+SYSCFGEN}}) != 0U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_p_b2___clock___enabled___disabled___status_gad2b7c3a381d791c4ee728e303935832a}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}}()~(\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APBENR2, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab02b38d79863391d5ad0938e5542d0ff}{RCC\+\_\+\+APBENR2\+\_\+\+TIM1\+EN}})   != 0U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_p_b2___clock___enabled___disabled___status_gab1787d7cdf591c099b8d96848aee835e}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}}()~(\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APBENR2, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad3df3dbadaf9d4b4f216280a04a38ad0}{RCC\+\_\+\+APBENR2\+\_\+\+SPI1\+EN}})   != 0U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_p_b2___clock___enabled___disabled___status_ga59bd3cd20df76f885695fcdad1edce27}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}}()~(\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APBENR2, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae6fc2200f262ff397292841a744c4bfb}{RCC\+\_\+\+APBENR2\+\_\+\+USART1\+EN}}) != 0U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_p_b2___clock___enabled___disabled___status_gaf40a1f6a134b09aaa211ad159e613d1a}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM14\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}}()~(\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APBENR2, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga26bc9a6d6d688435b11f1dac7dcd029a}{RCC\+\_\+\+APBENR2\+\_\+\+TIM14\+EN}})  != 0U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_p_b2___clock___enabled___disabled___status_ga52afd021e3f0970ce10549dbfb69abac}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM16\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}}()~(\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APBENR2, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2958e6568c987fe824d2f1be053809e2}{RCC\+\_\+\+APBENR2\+\_\+\+TIM16\+EN}})  != 0U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_p_b2___clock___enabled___disabled___status_ga9cb697e01267c3ee783f0fabf3eefda1}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM17\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}}()~(\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APBENR2, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9bf031737f9b3c60c563d03ed72cb950}{RCC\+\_\+\+APBENR2\+\_\+\+TIM17\+EN}})  != 0U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_p_b2___clock___enabled___disabled___status_ga533cce6e679e55d54b4381b2817fc974}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+ADC\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}}()~(\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APBENR2, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga45a2058e993b3249fa8549ae59df6143}{RCC\+\_\+\+APBENR2\+\_\+\+ADCEN}})    != 0U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_p_b2___clock___enabled___disabled___status_ga9f32ce5d57fe1d7a4871552d2e9a5b0e}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SYSCFG\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}}()~(\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APBENR2, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9542ae577219d7d83e0bd18944136cc6}{RCC\+\_\+\+APBENR2\+\_\+\+SYSCFGEN}}) == 0U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_p_b2___clock___enabled___disabled___status_ga7116893adbb7fc144102af49de55350b}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}}()~(\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APBENR2, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab02b38d79863391d5ad0938e5542d0ff}{RCC\+\_\+\+APBENR2\+\_\+\+TIM1\+EN}})   == 0U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_p_b2___clock___enabled___disabled___status_gabd506be27916f029d2214e88bc48f6df}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}}()~(\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APBENR2, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad3df3dbadaf9d4b4f216280a04a38ad0}{RCC\+\_\+\+APBENR2\+\_\+\+SPI1\+EN}})   == 0U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_p_b2___clock___enabled___disabled___status_ga22c9d59ac6062298a71eed0d6a4a9afd}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}}()~(\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APBENR2, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae6fc2200f262ff397292841a744c4bfb}{RCC\+\_\+\+APBENR2\+\_\+\+USART1\+EN}}) == 0U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_p_b2___clock___enabled___disabled___status_ga89072bbdf8efacb3d243c50711f60766}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM14\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}}()~(\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APBENR2, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga26bc9a6d6d688435b11f1dac7dcd029a}{RCC\+\_\+\+APBENR2\+\_\+\+TIM14\+EN}})  == 0U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_p_b2___clock___enabled___disabled___status_ga55adb9971771c35d36a549a1948b7b1e}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM16\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}}()~(\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APBENR2, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2958e6568c987fe824d2f1be053809e2}{RCC\+\_\+\+APBENR2\+\_\+\+TIM16\+EN}})  == 0U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_p_b2___clock___enabled___disabled___status_gaf55e3121b3ce93da44a1ac83f3cdac8a}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM17\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}}()~(\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APBENR2, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9bf031737f9b3c60c563d03ed72cb950}{RCC\+\_\+\+APBENR2\+\_\+\+TIM17\+EN}})  == 0U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_p_b2___clock___enabled___disabled___status_ga452be040858dff873d54c0020d1cbeef}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+ADC\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}}()~(\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APBENR2, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga45a2058e993b3249fa8549ae59df6143}{RCC\+\_\+\+APBENR2\+\_\+\+ADCEN}})    == 0U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_h_b___force___release___reset_ga70ac7ee64a7f1911e3c89d54efb13695}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+AHB\+\_\+\+FORCE\+\_\+\+RESET}}()~\mbox{\hyperlink{group___exported__macros_ga32f78bffcaf6d13023dcd7f05e0c4d57}{WRITE\+\_\+\+REG}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHBRSTR, 0x\+FFFFFFFFU)
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_h_b___force___release___reset_ga9135dece327ecc27f333f86dcf3ba8ee}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DMA1\+\_\+\+FORCE\+\_\+\+RESET}}()~\mbox{\hyperlink{group___exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHBRSTR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga97c9487ca04b0a1a992d0f2e00df739c}{RCC\+\_\+\+AHBRSTR\+\_\+\+DMA1\+RST}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_h_b___force___release___reset_ga8b4f2a9ac8d2f458fdfc46be211cf2c8}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+FLASH\+\_\+\+FORCE\+\_\+\+RESET}}()~\mbox{\hyperlink{group___exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHBRSTR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga47a685d0179ded022bd830450f6cf0c7}{RCC\+\_\+\+AHBRSTR\+\_\+\+FLASHRST}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_h_b___force___release___reset_gaf12ffda90699081f29cf76dab39b1944}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+CRC\+\_\+\+FORCE\+\_\+\+RESET}}()~\mbox{\hyperlink{group___exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHBRSTR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6e955ed3881dfd4a3a97b1bb13da0dde}{RCC\+\_\+\+AHBRSTR\+\_\+\+CRCRST}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_h_b___force___release___reset_gab9a849fdb7ef7ea4021af51799b474d7}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+AHB\+\_\+\+RELEASE\+\_\+\+RESET}}()~\mbox{\hyperlink{group___exported__macros_ga32f78bffcaf6d13023dcd7f05e0c4d57}{WRITE\+\_\+\+REG}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHBRSTR, 0x00000000U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_h_b___force___release___reset_ga8f7eef8316c35175df11d77f5106d334}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DMA1\+\_\+\+RELEASE\+\_\+\+RESET}}()~\mbox{\hyperlink{group___exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHBRSTR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga97c9487ca04b0a1a992d0f2e00df739c}{RCC\+\_\+\+AHBRSTR\+\_\+\+DMA1\+RST}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_h_b___force___release___reset_gac79372a9136c0932a622b7c40b6f2f8e}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+FLASH\+\_\+\+RELEASE\+\_\+\+RESET}}()~\mbox{\hyperlink{group___exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHBRSTR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga47a685d0179ded022bd830450f6cf0c7}{RCC\+\_\+\+AHBRSTR\+\_\+\+FLASHRST}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_h_b___force___release___reset_gab7426b24c0b9d6aaec3c17f98735a178}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+CRC\+\_\+\+RELEASE\+\_\+\+RESET}}()~\mbox{\hyperlink{group___exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHBRSTR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6e955ed3881dfd4a3a97b1bb13da0dde}{RCC\+\_\+\+AHBRSTR\+\_\+\+CRCRST}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___i_o_p_o_r_t___force___release___reset_gaaffbbf43b538f913b470feafb1ec50dd}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+IOP\+\_\+\+FORCE\+\_\+\+RESET}}()~\mbox{\hyperlink{group___exported__macros_ga32f78bffcaf6d13023dcd7f05e0c4d57}{WRITE\+\_\+\+REG}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$IOPRSTR, 0x\+FFFFFFFFU)
\item 
\#define \mbox{\hyperlink{group___r_c_c___i_o_p_o_r_t___force___release___reset_gab329bd497cccffd979bcca9fd42bbc79}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOA\+\_\+\+FORCE\+\_\+\+RESET}}()~\mbox{\hyperlink{group___exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$IOPRSTR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae3cc5ebc56679104889fa22e7ac56b4d}{RCC\+\_\+\+IOPRSTR\+\_\+\+GPIOARST}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___i_o_p_o_r_t___force___release___reset_ga3b89be9638638ffce3ebd4f08a3b64cf}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOB\+\_\+\+FORCE\+\_\+\+RESET}}()~\mbox{\hyperlink{group___exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$IOPRSTR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadd7143365e752aaa5c8586d7e1d2d96b}{RCC\+\_\+\+IOPRSTR\+\_\+\+GPIOBRST}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___i_o_p_o_r_t___force___release___reset_ga6e6a20fa8e0d7b3ebfdce26f6b1a1ed0}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOC\+\_\+\+FORCE\+\_\+\+RESET}}()~\mbox{\hyperlink{group___exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$IOPRSTR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga26e9fc173b7010591fa2a85f8bb9eca2}{RCC\+\_\+\+IOPRSTR\+\_\+\+GPIOCRST}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___i_o_p_o_r_t___force___release___reset_gaf0f7c49787fc94edeea74aa4218aeaf6}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOD\+\_\+\+FORCE\+\_\+\+RESET}}()~\mbox{\hyperlink{group___exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$IOPRSTR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae8c9ef9d71ea21f69c85d747c51b9066}{RCC\+\_\+\+IOPRSTR\+\_\+\+GPIODRST}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___i_o_p_o_r_t___force___release___reset_gaddfca42e493e7c163e9decf0462183df}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOF\+\_\+\+FORCE\+\_\+\+RESET}}()~\mbox{\hyperlink{group___exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$IOPRSTR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa34066ed27da008a66a34723d8d7eae6}{RCC\+\_\+\+IOPRSTR\+\_\+\+GPIOFRST}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___i_o_p_o_r_t___force___release___reset_ga7994899fa29f5d26f9726be62e971faf}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+IOP\+\_\+\+RELEASE\+\_\+\+RESET}}()~\mbox{\hyperlink{group___exported__macros_ga32f78bffcaf6d13023dcd7f05e0c4d57}{WRITE\+\_\+\+REG}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$IOPRSTR, 0x00000000U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___i_o_p_o_r_t___force___release___reset_gad56e47c2eacd972491f94296053d0cc3}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOA\+\_\+\+RELEASE\+\_\+\+RESET}}()~\mbox{\hyperlink{group___exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$IOPRSTR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae3cc5ebc56679104889fa22e7ac56b4d}{RCC\+\_\+\+IOPRSTR\+\_\+\+GPIOARST}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___i_o_p_o_r_t___force___release___reset_gaf03da3b36478071844fbd77df618a686}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOB\+\_\+\+RELEASE\+\_\+\+RESET}}()~\mbox{\hyperlink{group___exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$IOPRSTR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadd7143365e752aaa5c8586d7e1d2d96b}{RCC\+\_\+\+IOPRSTR\+\_\+\+GPIOBRST}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___i_o_p_o_r_t___force___release___reset_ga1df0e3536d3450435bdccdbe9c878736}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOC\+\_\+\+RELEASE\+\_\+\+RESET}}()~\mbox{\hyperlink{group___exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$IOPRSTR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga26e9fc173b7010591fa2a85f8bb9eca2}{RCC\+\_\+\+IOPRSTR\+\_\+\+GPIOCRST}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___i_o_p_o_r_t___force___release___reset_ga29fbf71f71ea27ffa38e7283b6dce03d}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOD\+\_\+\+RELEASE\+\_\+\+RESET}}()~\mbox{\hyperlink{group___exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$IOPRSTR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae8c9ef9d71ea21f69c85d747c51b9066}{RCC\+\_\+\+IOPRSTR\+\_\+\+GPIODRST}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___i_o_p_o_r_t___force___release___reset_ga9f9a67f57c0ca219d0cf0c2e07114f27}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOF\+\_\+\+RELEASE\+\_\+\+RESET}}()~\mbox{\hyperlink{group___exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$IOPRSTR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa34066ed27da008a66a34723d8d7eae6}{RCC\+\_\+\+IOPRSTR\+\_\+\+GPIOFRST}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_p_b1___force___release___reset_ga6f6e7048eca1abd1be132027f5b79465}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+APB1\+\_\+\+FORCE\+\_\+\+RESET}}()~\mbox{\hyperlink{group___exported__macros_ga32f78bffcaf6d13023dcd7f05e0c4d57}{WRITE\+\_\+\+REG}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APBRSTR1, 0x\+FFFFFFFFU)
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_p_b1___force___release___reset_ga80ff127f3c25bde58ee5c1f224e2dca4}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM3\+\_\+\+FORCE\+\_\+\+RESET}}()~\mbox{\hyperlink{group___exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APBRSTR1, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac02994806baab1d59ce466d1d68b9298}{RCC\+\_\+\+APBRSTR1\+\_\+\+TIM3\+RST}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_p_b1___force___release___reset_ga3446c3ea4d5e101b591fcb0222d0fb10}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM6\+\_\+\+FORCE\+\_\+\+RESET}}()~\mbox{\hyperlink{group___exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APBRSTR1, RCC\+\_\+\+APBRSTR1\+\_\+\+TIM6\+RST)
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_p_b1___force___release___reset_ga350e60b0e21e094ff1624e1da9855e65}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM7\+\_\+\+FORCE\+\_\+\+RESET}}()~\mbox{\hyperlink{group___exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APBRSTR1, RCC\+\_\+\+APBRSTR1\+\_\+\+TIM7\+RST)
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_p_b1___force___release___reset_ga869e4f5c1132e3dfce084099cf454c51}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI2\+\_\+\+FORCE\+\_\+\+RESET}}()~\mbox{\hyperlink{group___exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APBRSTR1, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3fa6ac70242216cf38b26813eae44391}{RCC\+\_\+\+APBRSTR1\+\_\+\+SPI2\+RST}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_p_b1___force___release___reset_gab4de80173ffa0e599baab0e76d562cc3}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART2\+\_\+\+FORCE\+\_\+\+RESET}}()~\mbox{\hyperlink{group___exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APBRSTR1, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga39b9932ad794e936d02cfb2d06e2bec2}{RCC\+\_\+\+APBRSTR1\+\_\+\+USART2\+RST}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_p_b1___force___release___reset_ga8902e16d49b4335d213b6a115c19127b}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART3\+\_\+\+FORCE\+\_\+\+RESET}}()~\mbox{\hyperlink{group___exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APBRSTR1, RCC\+\_\+\+APBRSTR1\+\_\+\+USART3\+RST)
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_p_b1___force___release___reset_ga003c7bf5cd74329cfd4e05bd0fe86e74}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART4\+\_\+\+FORCE\+\_\+\+RESET}}()~\mbox{\hyperlink{group___exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APBRSTR1, RCC\+\_\+\+APBRSTR1\+\_\+\+USART4\+RST)
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_p_b1___force___release___reset_ga551c171f88af86ca985db634ac9e3275}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C1\+\_\+\+FORCE\+\_\+\+RESET}}()~\mbox{\hyperlink{group___exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APBRSTR1, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a437b1b1be12043b06c060097ee0997}{RCC\+\_\+\+APBRSTR1\+\_\+\+I2\+C1\+RST}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_p_b1___force___release___reset_gaed404dfdc9bc032cf718b7ed17f664f0}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C2\+\_\+\+FORCE\+\_\+\+RESET}}()~\mbox{\hyperlink{group___exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APBRSTR1, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga09e4d16e480df3a94978a0b1f905b924}{RCC\+\_\+\+APBRSTR1\+\_\+\+I2\+C2\+RST}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_p_b1___force___release___reset_gaf709749ed0e15e1fd1cb0dbe59d65fc5}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DBGMCU\+\_\+\+FORCE\+\_\+\+RESET}}()~\mbox{\hyperlink{group___exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APBRSTR1, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9642bafac5262d7161c39b8dff0c2b67}{RCC\+\_\+\+APBRSTR1\+\_\+\+DBGRST}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_p_b1___force___release___reset_gaf454341fae45fdfacfea2f45c07ce3e0}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+PWR\+\_\+\+FORCE\+\_\+\+RESET}}()~\mbox{\hyperlink{group___exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APBRSTR1, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga074a08bb7cd0ea4490198e41b383b4a5}{RCC\+\_\+\+APBRSTR1\+\_\+\+PWRRST}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_p_b1___force___release___reset_ga9d0742ab271ace3dbe1a4e83de3d017b}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+APB1\+\_\+\+RELEASE\+\_\+\+RESET}}()~\mbox{\hyperlink{group___exported__macros_ga32f78bffcaf6d13023dcd7f05e0c4d57}{WRITE\+\_\+\+REG}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APBRSTR1, 0x00000000U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_p_b1___force___release___reset_ga27cf9c39217fff6ae9bce2285d9aff8c}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM3\+\_\+\+RELEASE\+\_\+\+RESET}}()~\mbox{\hyperlink{group___exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APBRSTR1, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac02994806baab1d59ce466d1d68b9298}{RCC\+\_\+\+APBRSTR1\+\_\+\+TIM3\+RST}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_p_b1___force___release___reset_ga7eba1763b83169bc7cec3e10bfbccf20}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM6\+\_\+\+RELEASE\+\_\+\+RESET}}()~\mbox{\hyperlink{group___exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APBRSTR1, RCC\+\_\+\+APBRSTR1\+\_\+\+TIM6\+RST)
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_p_b1___force___release___reset_ga4451d9cbc82223d913fae1f6b8187996}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM7\+\_\+\+RELEASE\+\_\+\+RESET}}()~\mbox{\hyperlink{group___exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APBRSTR1, RCC\+\_\+\+APBRSTR1\+\_\+\+TIM7\+RST)
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_p_b1___force___release___reset_gacb910fd0c3c5a27d020ef3df20fce4c7}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI2\+\_\+\+RELEASE\+\_\+\+RESET}}()~\mbox{\hyperlink{group___exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APBRSTR1, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3fa6ac70242216cf38b26813eae44391}{RCC\+\_\+\+APBRSTR1\+\_\+\+SPI2\+RST}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_p_b1___force___release___reset_ga8baebf28a2739de5f3c5ef72519b9499}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART2\+\_\+\+RELEASE\+\_\+\+RESET}}()~\mbox{\hyperlink{group___exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APBRSTR1, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga39b9932ad794e936d02cfb2d06e2bec2}{RCC\+\_\+\+APBRSTR1\+\_\+\+USART2\+RST}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_p_b1___force___release___reset_ga25b71d0f7fb3b9455fb360fcb780c492}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART3\+\_\+\+RELEASE\+\_\+\+RESET}}()~\mbox{\hyperlink{group___exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APBRSTR1, RCC\+\_\+\+APBRSTR1\+\_\+\+USART3\+RST)
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_p_b1___force___release___reset_gad2488d9a0bf86bf0730108d595b42f07}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART4\+\_\+\+RELEASE\+\_\+\+RESET}}()~\mbox{\hyperlink{group___exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APBRSTR1, RCC\+\_\+\+APBRSTR1\+\_\+\+USART4\+RST)
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_p_b1___force___release___reset_ga87cc8c2107c1d0820cc1f7e2aeb1aeb9}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C1\+\_\+\+RELEASE\+\_\+\+RESET}}()~\mbox{\hyperlink{group___exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APBRSTR1, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a437b1b1be12043b06c060097ee0997}{RCC\+\_\+\+APBRSTR1\+\_\+\+I2\+C1\+RST}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_p_b1___force___release___reset_ga2fa8cc909b285813af86c253ec110356}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C2\+\_\+\+RELEASE\+\_\+\+RESET}}()~\mbox{\hyperlink{group___exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APBRSTR1, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga09e4d16e480df3a94978a0b1f905b924}{RCC\+\_\+\+APBRSTR1\+\_\+\+I2\+C2\+RST}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_p_b1___force___release___reset_ga7877d0686f800a9374499abbddbda159}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DBGMCU\+\_\+\+RELEASE\+\_\+\+RESET}}()~\mbox{\hyperlink{group___exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APBRSTR1, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9642bafac5262d7161c39b8dff0c2b67}{RCC\+\_\+\+APBRSTR1\+\_\+\+DBGRST}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_p_b1___force___release___reset_gaaa5a340d38d50e508243f48bbb47dd32}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+PWR\+\_\+\+RELEASE\+\_\+\+RESET}}()~\mbox{\hyperlink{group___exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APBRSTR1, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga074a08bb7cd0ea4490198e41b383b4a5}{RCC\+\_\+\+APBRSTR1\+\_\+\+PWRRST}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_p_b2___force___release___reset_ga8788da8c644ad0cc54912baede7d49b4}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+APB2\+\_\+\+FORCE\+\_\+\+RESET}}()~\mbox{\hyperlink{group___exported__macros_ga32f78bffcaf6d13023dcd7f05e0c4d57}{WRITE\+\_\+\+REG}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APBRSTR2, 0x\+FFFFFFFFU)
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_p_b2___force___release___reset_ga143ff27d8f59a39732efd79539e3765a}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SYSCFG\+\_\+\+FORCE\+\_\+\+RESET}}()~\mbox{\hyperlink{group___exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APBRSTR2, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0c568971a6ce2c89bb6587f7c860ad04}{RCC\+\_\+\+APBRSTR2\+\_\+\+SYSCFGRST}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_p_b2___force___release___reset_gac423d6a52fa42423119844e4a7d68c7b}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM1\+\_\+\+FORCE\+\_\+\+RESET}}()~\mbox{\hyperlink{group___exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APBRSTR2, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaea304eb0d282ab32011e9c56eb76b0d7}{RCC\+\_\+\+APBRSTR2\+\_\+\+TIM1\+RST}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_p_b2___force___release___reset_ga87e6bc588fa1d5ce3928d2fd2a3156a4}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI1\+\_\+\+FORCE\+\_\+\+RESET}}()~\mbox{\hyperlink{group___exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APBRSTR2, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4185deab269b48d707f07bdc8396a7a0}{RCC\+\_\+\+APBRSTR2\+\_\+\+SPI1\+RST}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_p_b2___force___release___reset_ga5db01cf30bf3c5c7fc0b42220f4c70ad}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART1\+\_\+\+FORCE\+\_\+\+RESET}}()~\mbox{\hyperlink{group___exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APBRSTR2, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacb888ea7292e3a5b8693b09784dd7b56}{RCC\+\_\+\+APBRSTR2\+\_\+\+USART1\+RST}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_p_b2___force___release___reset_gaee5b3b45c9e419c7dc2815fea8ca131f}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM14\+\_\+\+FORCE\+\_\+\+RESET}}()~\mbox{\hyperlink{group___exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APBRSTR2, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga47a07ae9b4b068a094e9e606e2fea4a1}{RCC\+\_\+\+APBRSTR2\+\_\+\+TIM14\+RST}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_p_b2___force___release___reset_ga08cdf6a4295cfb02eae6a70aecf2e3ee}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM16\+\_\+\+FORCE\+\_\+\+RESET}}()~\mbox{\hyperlink{group___exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APBRSTR2, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b65ffa67d2eda41c25aa97f86850420}{RCC\+\_\+\+APBRSTR2\+\_\+\+TIM16\+RST}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_p_b2___force___release___reset_ga829f154bfefa2317311c97650f1264aa}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM17\+\_\+\+FORCE\+\_\+\+RESET}}()~\mbox{\hyperlink{group___exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APBRSTR2, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6eac82e8f2ea5fa711b9da50702a5135}{RCC\+\_\+\+APBRSTR2\+\_\+\+TIM17\+RST}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_p_b2___force___release___reset_ga915c2f73eef5fc0e95d76219280ef6c0}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+ADC\+\_\+\+FORCE\+\_\+\+RESET}}()~\mbox{\hyperlink{group___exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APBRSTR2, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9cabd26f431c657f8203a3d9f319485f}{RCC\+\_\+\+APBRSTR2\+\_\+\+ADCRST}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_p_b2___force___release___reset_gae1e413d623154942d5bbe89769161ece}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+APB2\+\_\+\+RELEASE\+\_\+\+RESET}}()~\mbox{\hyperlink{group___exported__macros_ga32f78bffcaf6d13023dcd7f05e0c4d57}{WRITE\+\_\+\+REG}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APBRSTR2, 0x00U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_p_b2___force___release___reset_ga56de80d50f5ab276ebdeee16a0e2a31b}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SYSCFG\+\_\+\+RELEASE\+\_\+\+RESET}}()~\mbox{\hyperlink{group___exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APBRSTR2, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0c568971a6ce2c89bb6587f7c860ad04}{RCC\+\_\+\+APBRSTR2\+\_\+\+SYSCFGRST}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_p_b2___force___release___reset_ga1857f223177c9548ce1bae9753e0a7b4}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM1\+\_\+\+RELEASE\+\_\+\+RESET}}()~\mbox{\hyperlink{group___exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APBRSTR2, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaea304eb0d282ab32011e9c56eb76b0d7}{RCC\+\_\+\+APBRSTR2\+\_\+\+TIM1\+RST}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_p_b2___force___release___reset_gad7b4bc8c8a9146529a175c45eecf25e5}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI1\+\_\+\+RELEASE\+\_\+\+RESET}}()~\mbox{\hyperlink{group___exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APBRSTR2, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4185deab269b48d707f07bdc8396a7a0}{RCC\+\_\+\+APBRSTR2\+\_\+\+SPI1\+RST}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_p_b2___force___release___reset_ga243061674e38d05d222697046d43813a}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART1\+\_\+\+RELEASE\+\_\+\+RESET}}()~\mbox{\hyperlink{group___exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APBRSTR2, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacb888ea7292e3a5b8693b09784dd7b56}{RCC\+\_\+\+APBRSTR2\+\_\+\+USART1\+RST}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_p_b2___force___release___reset_ga241bf274a6fba46a49b50aedaf1e08d3}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM14\+\_\+\+RELEASE\+\_\+\+RESET}}()~\mbox{\hyperlink{group___exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APBRSTR2, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga47a07ae9b4b068a094e9e606e2fea4a1}{RCC\+\_\+\+APBRSTR2\+\_\+\+TIM14\+RST}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_p_b2___force___release___reset_gaccce3b7168e4357d179cb5c978a7bfe6}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM16\+\_\+\+RELEASE\+\_\+\+RESET}}()~\mbox{\hyperlink{group___exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APBRSTR2, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b65ffa67d2eda41c25aa97f86850420}{RCC\+\_\+\+APBRSTR2\+\_\+\+TIM16\+RST}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_p_b2___force___release___reset_ga48ebe709fd10e1594c70752a05644a85}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM17\+\_\+\+RELEASE\+\_\+\+RESET}}()~\mbox{\hyperlink{group___exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APBRSTR2, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6eac82e8f2ea5fa711b9da50702a5135}{RCC\+\_\+\+APBRSTR2\+\_\+\+TIM17\+RST}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_p_b2___force___release___reset_ga06411259bd987c32186d5851815cbd59}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+ADC\+\_\+\+RELEASE\+\_\+\+RESET}}()~\mbox{\hyperlink{group___exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APBRSTR2, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9cabd26f431c657f8203a3d9f319485f}{RCC\+\_\+\+APBRSTR2\+\_\+\+ADCRST}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_h_b___clock___sleep___enable___disable_ga568e4d004285fe009bc4e5d33e13af61}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DMA1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}}()~\mbox{\hyperlink{group___exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHBSMENR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf5b83a5e4d6c2d324e3e83cfa50338fe}{RCC\+\_\+\+AHBSMENR\+\_\+\+DMA1\+SMEN}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_h_b___clock___sleep___enable___disable_ga48733d5087a91250ee7248adc6b835b2}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+FLASH\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}}()~\mbox{\hyperlink{group___exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHBSMENR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4ae5deb2bf72cd11dfed9d7f904543d2}{RCC\+\_\+\+AHBSMENR\+\_\+\+FLASHSMEN}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_h_b___clock___sleep___enable___disable_ga88a94e617176e6de50fd6ebcddbe6964}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SRAM\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}}()~\mbox{\hyperlink{group___exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHBSMENR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae7e12b4607165727c5d04296e397c534}{RCC\+\_\+\+AHBSMENR\+\_\+\+SRAMSMEN}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_h_b___clock___sleep___enable___disable_gab9b6703f096a151a86df9d76d4945cda}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+CRC\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}}()~\mbox{\hyperlink{group___exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHBSMENR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaff99d66739b79a162ee5b96ed4e5a96}{RCC\+\_\+\+AHBSMENR\+\_\+\+CRCSMEN}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_h_b___clock___sleep___enable___disable_ga8786d21490439ef0564edff087203245}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DMA1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}}()~\mbox{\hyperlink{group___exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHBSMENR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf5b83a5e4d6c2d324e3e83cfa50338fe}{RCC\+\_\+\+AHBSMENR\+\_\+\+DMA1\+SMEN}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_h_b___clock___sleep___enable___disable_ga929bb0b8ae2f4da5481d73f265cacce0}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+FLASH\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}}()~\mbox{\hyperlink{group___exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHBSMENR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4ae5deb2bf72cd11dfed9d7f904543d2}{RCC\+\_\+\+AHBSMENR\+\_\+\+FLASHSMEN}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_h_b___clock___sleep___enable___disable_gac5769b5fb801a2ba6102c191460258f9}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SRAM\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}}()~\mbox{\hyperlink{group___exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHBSMENR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae7e12b4607165727c5d04296e397c534}{RCC\+\_\+\+AHBSMENR\+\_\+\+SRAMSMEN}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_h_b___clock___sleep___enable___disable_gaf63d9f5ce9a6922314054a94ee85eac0}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+CRC\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}}()~\mbox{\hyperlink{group___exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHBSMENR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaff99d66739b79a162ee5b96ed4e5a96}{RCC\+\_\+\+AHBSMENR\+\_\+\+CRCSMEN}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___i_o_p_o_r_t___clock___sleep___enable___disable_gaff8820b47bd3764e7cded76b9368460b}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOA\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}}()~\mbox{\hyperlink{group___exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$IOPSMENR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad799b65b7798bd3dc696561e5031bfc0}{RCC\+\_\+\+IOPSMENR\+\_\+\+GPIOASMEN}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___i_o_p_o_r_t___clock___sleep___enable___disable_ga0e718efc965ab07752cd865c3f33551a}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOB\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}}()~\mbox{\hyperlink{group___exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$IOPSMENR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga22c607984a85e8c8fbd461b872fb083a}{RCC\+\_\+\+IOPSMENR\+\_\+\+GPIOBSMEN}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___i_o_p_o_r_t___clock___sleep___enable___disable_gac62505cc695d985fcf18ca1fd2f1a421}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOC\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}}()~\mbox{\hyperlink{group___exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$IOPSMENR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3221e83e38ff2188b801dacba7fb84f7}{RCC\+\_\+\+IOPSMENR\+\_\+\+GPIOCSMEN}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___i_o_p_o_r_t___clock___sleep___enable___disable_ga5f04963ee5709230888d50574008372f}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOD\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}}()~\mbox{\hyperlink{group___exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$IOPSMENR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa4e4f54aea2f3c1f14a9159323723701}{RCC\+\_\+\+IOPSMENR\+\_\+\+GPIODSMEN}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___i_o_p_o_r_t___clock___sleep___enable___disable_gac520a0043affccd819818a11b19523a2}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOF\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}}()~\mbox{\hyperlink{group___exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$IOPSMENR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8029baefa5f18bdfea6aa4a553805401}{RCC\+\_\+\+IOPSMENR\+\_\+\+GPIOFSMEN}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___i_o_p_o_r_t___clock___sleep___enable___disable_gad6753edbd9047eeac39ae4f234642942}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOA\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}}()~\mbox{\hyperlink{group___exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$IOPSMENR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad799b65b7798bd3dc696561e5031bfc0}{RCC\+\_\+\+IOPSMENR\+\_\+\+GPIOASMEN}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___i_o_p_o_r_t___clock___sleep___enable___disable_ga0a20ad851a2ef9e1ccdbf280dcd1dc44}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOB\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}}()~\mbox{\hyperlink{group___exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$IOPSMENR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga22c607984a85e8c8fbd461b872fb083a}{RCC\+\_\+\+IOPSMENR\+\_\+\+GPIOBSMEN}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___i_o_p_o_r_t___clock___sleep___enable___disable_ga293f9870ba631d23f8011bad12420f83}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOC\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}}()~\mbox{\hyperlink{group___exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$IOPSMENR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3221e83e38ff2188b801dacba7fb84f7}{RCC\+\_\+\+IOPSMENR\+\_\+\+GPIOCSMEN}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___i_o_p_o_r_t___clock___sleep___enable___disable_ga8520028c77aa2ecdd497c313665fa381}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOD\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}}()~\mbox{\hyperlink{group___exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$IOPSMENR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa4e4f54aea2f3c1f14a9159323723701}{RCC\+\_\+\+IOPSMENR\+\_\+\+GPIODSMEN}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___i_o_p_o_r_t___clock___sleep___enable___disable_ga035d018d1c3984de9cc06dcb661fff60}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOF\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}}()~\mbox{\hyperlink{group___exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$IOPSMENR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8029baefa5f18bdfea6aa4a553805401}{RCC\+\_\+\+IOPSMENR\+\_\+\+GPIOFSMEN}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_p_b1___clock___sleep___enable___disable_ga2e165dd342f4ab6ea9b2edab08723cf8}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM3\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}}()~\mbox{\hyperlink{group___exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APBSMENR1, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4ce2f0de4e0df15a9e87d35fcdaf1481}{RCC\+\_\+\+APBSMENR1\+\_\+\+TIM3\+SMEN}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_p_b1___clock___sleep___enable___disable_ga906c45719dcf2113473f2c3281926368}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM6\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}}()~\mbox{\hyperlink{group___exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APBSMENR1, RCC\+\_\+\+APBSMENR1\+\_\+\+TIM6\+SMEN)
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_p_b1___clock___sleep___enable___disable_ga2a1c22a18251e0dac7f77ba8398af543}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM7\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}}()~\mbox{\hyperlink{group___exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APBSMENR1, RCC\+\_\+\+APBSMENR1\+\_\+\+TIM7\+SMEN)
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_p_b1___clock___sleep___enable___disable_ga29c965bb75607a232984ea40981b2991}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+RTCAPB\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}}()~\mbox{\hyperlink{group___exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APBSMENR1, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa4f9e22d6f52028adabb4d3925613e90}{RCC\+\_\+\+APBSMENR1\+\_\+\+RTCAPBSMEN}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_p_b1___clock___sleep___enable___disable_gaa3978a2e193b921dc24976880dce7a26}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+WWDG\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}}()~\mbox{\hyperlink{group___exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APBSMENR1, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga60a7fdb060f7f47a04e09bca71940efb}{RCC\+\_\+\+APBSMENR1\+\_\+\+WWDGSMEN}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_p_b1___clock___sleep___enable___disable_ga8a281ca72aff1c9fa87755c3854cc316}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI2\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}}()~\mbox{\hyperlink{group___exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APBSMENR1, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1eadb95ad4d059982851d9f92893fd18}{RCC\+\_\+\+APBSMENR1\+\_\+\+SPI2\+SMEN}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_p_b1___clock___sleep___enable___disable_ga12132da4a7f5c62f32cd9d91b1c99495}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART2\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}}()~\mbox{\hyperlink{group___exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APBSMENR1, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf9baaea1d69e0f0742a8f5494a115989}{RCC\+\_\+\+APBSMENR1\+\_\+\+USART2\+SMEN}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_p_b1___clock___sleep___enable___disable_ga2a18798b0e216c3ccc3caa76e741a689}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART3\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}}()~\mbox{\hyperlink{group___exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APBSMENR1, RCC\+\_\+\+APBSMENR1\+\_\+\+USART3\+SMEN)
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_p_b1___clock___sleep___enable___disable_gad94de97aae0111a8c752fa55da9186be}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART4\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}}()~\mbox{\hyperlink{group___exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APBSMENR1, RCC\+\_\+\+APBSMENR1\+\_\+\+USART4\+SMEN)
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_p_b1___clock___sleep___enable___disable_ga894dbeada170b01faef303d35de84917}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}}()~\mbox{\hyperlink{group___exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APBSMENR1, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae1fd994772f8e4bf0571ae59198a5229}{RCC\+\_\+\+APBSMENR1\+\_\+\+I2\+C1\+SMEN}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_p_b1___clock___sleep___enable___disable_gac0167c77fa1c00add900bb1cf788e68c}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C2\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}}()~\mbox{\hyperlink{group___exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APBSMENR1, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga97c2d01472167cd009ff1df960f42996}{RCC\+\_\+\+APBSMENR1\+\_\+\+I2\+C2\+SMEN}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_p_b1___clock___sleep___enable___disable_gaba60148a9be289fbfb0e78a9544545a9}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DBGMCU\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}}()~\mbox{\hyperlink{group___exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APBSMENR1, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadef949dabb3b022492fa8693437f873d}{RCC\+\_\+\+APBSMENR1\+\_\+\+DBGSMEN}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_p_b1___clock___sleep___enable___disable_gacad9c9770ee2525fccf6a15e4ee7a07a}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+PWR\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}}()~\mbox{\hyperlink{group___exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APBSMENR1, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf0392e29dad3dc4a2c68260c2c4f0e50}{RCC\+\_\+\+APBSMENR1\+\_\+\+PWRSMEN}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_p_b1___clock___sleep___enable___disable_gaf380a14a537b7a6e1c0e20fea72d65aa}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM3\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}}()~\mbox{\hyperlink{group___exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APBSMENR1, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4ce2f0de4e0df15a9e87d35fcdaf1481}{RCC\+\_\+\+APBSMENR1\+\_\+\+TIM3\+SMEN}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_p_b1___clock___sleep___enable___disable_ga3dd5073cae99e103545801e21f6e25fb}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM6\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}}()~\mbox{\hyperlink{group___exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APBSMENR1, RCC\+\_\+\+APBSMENR1\+\_\+\+TIM6\+SMEN)
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_p_b1___clock___sleep___enable___disable_ga65016901a197f433425aca0a206b0c77}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM7\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}}()~\mbox{\hyperlink{group___exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APBSMENR1, RCC\+\_\+\+APBSMENR1\+\_\+\+TIM7\+SMEN)
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_p_b1___clock___sleep___enable___disable_ga522131685c8187c60751f28bddd4c907}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+RTCAPB\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}}()~\mbox{\hyperlink{group___exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APBSMENR1, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa4f9e22d6f52028adabb4d3925613e90}{RCC\+\_\+\+APBSMENR1\+\_\+\+RTCAPBSMEN}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_p_b1___clock___sleep___enable___disable_gae61c24ac6b36e7edbabc5b050b38d63e}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+WWDG\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}}()~\mbox{\hyperlink{group___exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APBSMENR1, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga60a7fdb060f7f47a04e09bca71940efb}{RCC\+\_\+\+APBSMENR1\+\_\+\+WWDGSMEN}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_p_b1___clock___sleep___enable___disable_ga4fff9b3416d2940cac20962e6d5655ec}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI2\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}}()~\mbox{\hyperlink{group___exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APBSMENR1, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1eadb95ad4d059982851d9f92893fd18}{RCC\+\_\+\+APBSMENR1\+\_\+\+SPI2\+SMEN}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_p_b1___clock___sleep___enable___disable_ga3ad038000c76cee2e7ca00d56ba64c17}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART2\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}}()~\mbox{\hyperlink{group___exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APBSMENR1, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf9baaea1d69e0f0742a8f5494a115989}{RCC\+\_\+\+APBSMENR1\+\_\+\+USART2\+SMEN}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_p_b1___clock___sleep___enable___disable_gaa395d9d235caf02cac62e5dfb1d0c957}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART3\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}}()~\mbox{\hyperlink{group___exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APBSMENR1, RCC\+\_\+\+APBSMENR1\+\_\+\+USART3\+SMEN)
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_p_b1___clock___sleep___enable___disable_ga8a7e1d29f2cb8183df4ae47c9abcbf46}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART4\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}}()~\mbox{\hyperlink{group___exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APBSMENR1, RCC\+\_\+\+APBSMENR1\+\_\+\+USART4\+SMEN)
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_p_b1___clock___sleep___enable___disable_gac7dc1c5239cd70bee94eefa3d91cdd7a}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}}()~\mbox{\hyperlink{group___exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APBSMENR1, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae1fd994772f8e4bf0571ae59198a5229}{RCC\+\_\+\+APBSMENR1\+\_\+\+I2\+C1\+SMEN}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_p_b1___clock___sleep___enable___disable_ga46fe2d4331320cfe49b751b5488fc0cd}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C2\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}}()~\mbox{\hyperlink{group___exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APBSMENR1, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga97c2d01472167cd009ff1df960f42996}{RCC\+\_\+\+APBSMENR1\+\_\+\+I2\+C2\+SMEN}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_p_b1___clock___sleep___enable___disable_ga7efc9d38477a36a22b05a3eedd7fd08d}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DBGMCU\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}}()~\mbox{\hyperlink{group___exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APBSMENR1, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadef949dabb3b022492fa8693437f873d}{RCC\+\_\+\+APBSMENR1\+\_\+\+DBGSMEN}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_p_b1___clock___sleep___enable___disable_ga7b9889044ebfe2c9328d0f6733fda87d}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+PWR\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}}()~\mbox{\hyperlink{group___exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APBSMENR1, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf0392e29dad3dc4a2c68260c2c4f0e50}{RCC\+\_\+\+APBSMENR1\+\_\+\+PWRSMEN}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_p_b2___clock___sleep___enable___disable_ga6e3a8ca9e554e3aa7aba57d034725655}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SYSCFG\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}}()~\mbox{\hyperlink{group___exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APBSMENR2 , \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0780bc497f34d5ec9dd2531eefab2257}{RCC\+\_\+\+APBSMENR2\+\_\+\+SYSCFGSMEN}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_p_b2___clock___sleep___enable___disable_ga6ce02f1b2689c664010bebc2363d1db4}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}}()~\mbox{\hyperlink{group___exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APBSMENR2 , \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae416903818139a5948149bbd74f78a87}{RCC\+\_\+\+APBSMENR2\+\_\+\+TIM1\+SMEN}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_p_b2___clock___sleep___enable___disable_ga41997855b2cc7563c8ed0c9873d32daf}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}}()~\mbox{\hyperlink{group___exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APBSMENR2 , \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9c49cfba4c4b2f15890098ff5d29501}{RCC\+\_\+\+APBSMENR2\+\_\+\+SPI1\+SMEN}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_p_b2___clock___sleep___enable___disable_ga454514918be60a95069da332eb212712}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}}()~\mbox{\hyperlink{group___exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APBSMENR2 , \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6e8b65ca8fc100c52d9ec2ff8435a4a8}{RCC\+\_\+\+APBSMENR2\+\_\+\+USART1\+SMEN}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_p_b2___clock___sleep___enable___disable_gaabdcae7edf493254fee3064775ab5023}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM14\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}}()~\mbox{\hyperlink{group___exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APBSMENR2 , \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9e9c7bf2243c4ad07b6d154d1904e09}{RCC\+\_\+\+APBSMENR2\+\_\+\+TIM14\+SMEN}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_p_b2___clock___sleep___enable___disable_ga9d7cd1e7ba9c04c2a37cf547b07a27aa}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM16\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}}()~\mbox{\hyperlink{group___exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APBSMENR2 , \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0599e05f2f0da2677ed2bd79671648f3}{RCC\+\_\+\+APBSMENR2\+\_\+\+TIM16\+SMEN}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_p_b2___clock___sleep___enable___disable_gaa4eb2686ca0bb9c4c816e7f708b03c1c}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM17\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}}()~\mbox{\hyperlink{group___exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APBSMENR2 , \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga83625787a0c19dfd16bfe7fcb25c226c}{RCC\+\_\+\+APBSMENR2\+\_\+\+TIM17\+SMEN}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_p_b2___clock___sleep___enable___disable_ga85048dead5f8505eaf8dc96d2806caf0}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+ADC\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}}()~\mbox{\hyperlink{group___exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APBSMENR2 , \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8081eeef778404080c55db53731c5f7b}{RCC\+\_\+\+APBSMENR2\+\_\+\+ADCSMEN}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_p_b2___clock___sleep___enable___disable_ga04863ff5c2174552387c549f0410df43}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SYSCFG\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}}()~\mbox{\hyperlink{group___exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APBSMENR2 , \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0780bc497f34d5ec9dd2531eefab2257}{RCC\+\_\+\+APBSMENR2\+\_\+\+SYSCFGSMEN}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_p_b2___clock___sleep___enable___disable_ga990bf7664ac6c430c239eab292ec7ed5}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}}()~\mbox{\hyperlink{group___exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APBSMENR2 , \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae416903818139a5948149bbd74f78a87}{RCC\+\_\+\+APBSMENR2\+\_\+\+TIM1\+SMEN}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_p_b2___clock___sleep___enable___disable_ga2abe90eeb15890f45e28e8926bf70838}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}}()~\mbox{\hyperlink{group___exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APBSMENR2 , \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9c49cfba4c4b2f15890098ff5d29501}{RCC\+\_\+\+APBSMENR2\+\_\+\+SPI1\+SMEN}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_p_b2___clock___sleep___enable___disable_ga75ec6abe2e15eaa24893a8cc83f4cb50}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}}()~\mbox{\hyperlink{group___exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APBSMENR2 , \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6e8b65ca8fc100c52d9ec2ff8435a4a8}{RCC\+\_\+\+APBSMENR2\+\_\+\+USART1\+SMEN}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_p_b2___clock___sleep___enable___disable_ga7f7d650bc39949c0612a553fecd46fa7}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM14\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}}()~\mbox{\hyperlink{group___exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APBSMENR2 , \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9e9c7bf2243c4ad07b6d154d1904e09}{RCC\+\_\+\+APBSMENR2\+\_\+\+TIM14\+SMEN}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_p_b2___clock___sleep___enable___disable_gaa98366992888d759ed4cd6734fd1e706}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM16\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}}()~\mbox{\hyperlink{group___exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APBSMENR2 , \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0599e05f2f0da2677ed2bd79671648f3}{RCC\+\_\+\+APBSMENR2\+\_\+\+TIM16\+SMEN}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_p_b2___clock___sleep___enable___disable_ga9fd10178bcccbf50e734d39da1340cdf}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM17\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}}()~\mbox{\hyperlink{group___exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APBSMENR2 , \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga83625787a0c19dfd16bfe7fcb25c226c}{RCC\+\_\+\+APBSMENR2\+\_\+\+TIM17\+SMEN}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_p_b2___clock___sleep___enable___disable_ga0044305105587fff79e90770998a8744}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+ADC\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}}()~\mbox{\hyperlink{group___exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APBSMENR2 , \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8081eeef778404080c55db53731c5f7b}{RCC\+\_\+\+APBSMENR2\+\_\+\+ADCSMEN}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_h_b___clock___sleep___enabled___disabled___status_ga2840d82c5565e7690a69a6848fa50fea}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DMA1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED}}()~(\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHBSMENR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf5b83a5e4d6c2d324e3e83cfa50338fe}{RCC\+\_\+\+AHBSMENR\+\_\+\+DMA1\+SMEN}}) != \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_h_b___clock___sleep___enabled___disabled___status_gaa385b298d6125a8dc4fd3b49e23f0d26}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+FLASH\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED}}()~(\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHBSMENR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4ae5deb2bf72cd11dfed9d7f904543d2}{RCC\+\_\+\+AHBSMENR\+\_\+\+FLASHSMEN}})!= \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_h_b___clock___sleep___enabled___disabled___status_ga28d273f23d35683b4740076b16b678a1}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SRAM\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED}}()~(\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHBSMENR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae7e12b4607165727c5d04296e397c534}{RCC\+\_\+\+AHBSMENR\+\_\+\+SRAMSMEN}}) != \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_h_b___clock___sleep___enabled___disabled___status_ga1983077cf8fed9d77dbb4950a46a3b7e}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+CRC\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED}}()~(\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHBSMENR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaff99d66739b79a162ee5b96ed4e5a96}{RCC\+\_\+\+AHBSMENR\+\_\+\+CRCSMEN}})  != \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_h_b___clock___sleep___enabled___disabled___status_gac5b14fe76c4661619636fcdf08e2a874}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DMA1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED}}()~(\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHBSMENR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf5b83a5e4d6c2d324e3e83cfa50338fe}{RCC\+\_\+\+AHBSMENR\+\_\+\+DMA1\+SMEN}})  == \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_h_b___clock___sleep___enabled___disabled___status_ga4695f616857083134141c3cd2e4a70fb}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+FLASH\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED}}()~(\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHBSMENR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4ae5deb2bf72cd11dfed9d7f904543d2}{RCC\+\_\+\+AHBSMENR\+\_\+\+FLASHSMEN}}) == \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_h_b___clock___sleep___enabled___disabled___status_gafdc4e08e23c6802587778ba11450a08b}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SRAM\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED}}()~(\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHBSMENR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae7e12b4607165727c5d04296e397c534}{RCC\+\_\+\+AHBSMENR\+\_\+\+SRAMSMEN}})  == \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_h_b___clock___sleep___enabled___disabled___status_gacb97eeee02557f4c5a3afd480227dd1c}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+CRC\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED}}()~(\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHBSMENR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaff99d66739b79a162ee5b96ed4e5a96}{RCC\+\_\+\+AHBSMENR\+\_\+\+CRCSMEN}})   == \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___i_o_p_o_r_t___clock___sleep___enabled___disabled___status_gabfca340e2266b35f9eb8bda9f24fb272}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOA\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED}}()~(\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$IOPSMENR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad799b65b7798bd3dc696561e5031bfc0}{RCC\+\_\+\+IOPSMENR\+\_\+\+GPIOASMEN}})!= \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___i_o_p_o_r_t___clock___sleep___enabled___disabled___status_gae5f9c8d570ca5ce52bd3d1766ad96265}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOB\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED}}()~(\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$IOPSMENR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga22c607984a85e8c8fbd461b872fb083a}{RCC\+\_\+\+IOPSMENR\+\_\+\+GPIOBSMEN}})!= \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___i_o_p_o_r_t___clock___sleep___enabled___disabled___status_ga91d9bb261e4eb51ae5c83276ca94ba9e}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOC\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED}}()~(\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$IOPSMENR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3221e83e38ff2188b801dacba7fb84f7}{RCC\+\_\+\+IOPSMENR\+\_\+\+GPIOCSMEN}})!= \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___i_o_p_o_r_t___clock___sleep___enabled___disabled___status_ga9be4e7cb3610f3242eedb2c38f05cafe}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOD\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED}}()~(\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$IOPSMENR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa4e4f54aea2f3c1f14a9159323723701}{RCC\+\_\+\+IOPSMENR\+\_\+\+GPIODSMEN}})!= \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___i_o_p_o_r_t___clock___sleep___enabled___disabled___status_gab2fca3cfeeeb50539e2c5702cff4d719}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOF\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED}}()~(\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$IOPSMENR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8029baefa5f18bdfea6aa4a553805401}{RCC\+\_\+\+IOPSMENR\+\_\+\+GPIOFSMEN}})!= \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___i_o_p_o_r_t___clock___sleep___enabled___disabled___status_gafb90a4c788e0b1e1dee61e462ada7f17}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOA\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED}}()~(\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$IOPSMENR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad799b65b7798bd3dc696561e5031bfc0}{RCC\+\_\+\+IOPSMENR\+\_\+\+GPIOASMEN}}) == \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___i_o_p_o_r_t___clock___sleep___enabled___disabled___status_ga2eac033c5d40d9e6eda85985322ece6f}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOB\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED}}()~(\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$IOPSMENR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga22c607984a85e8c8fbd461b872fb083a}{RCC\+\_\+\+IOPSMENR\+\_\+\+GPIOBSMEN}}) == \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___i_o_p_o_r_t___clock___sleep___enabled___disabled___status_ga4dd6a13690da372d5ea52476d0f972c8}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOC\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED}}()~(\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$IOPSMENR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3221e83e38ff2188b801dacba7fb84f7}{RCC\+\_\+\+IOPSMENR\+\_\+\+GPIOCSMEN}}) == \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___i_o_p_o_r_t___clock___sleep___enabled___disabled___status_gafdc54fb0d223358257ea5c9f2d9c2db6}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOD\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED}}()~(\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$IOPSMENR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa4e4f54aea2f3c1f14a9159323723701}{RCC\+\_\+\+IOPSMENR\+\_\+\+GPIODSMEN}}) == \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___i_o_p_o_r_t___clock___sleep___enabled___disabled___status_gac1d248974d2d16be159c52beb41bb648}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOF\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED}}()~(\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$IOPSMENR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8029baefa5f18bdfea6aa4a553805401}{RCC\+\_\+\+IOPSMENR\+\_\+\+GPIOFSMEN}}) == \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_p_b1___clock___sleep___enabled___disabled___status_gabe8c0a343d9bb288dae09aadbab028a6}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM3\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED}}()~(\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APBSMENR1, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4ce2f0de4e0df15a9e87d35fcdaf1481}{RCC\+\_\+\+APBSMENR1\+\_\+\+TIM3\+SMEN}})   != \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_p_b1___clock___sleep___enabled___disabled___status_ga5725eae36a3d882c47e39d00667cfdd6}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+RTCAPB\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED}}()~(\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APBSMENR1, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa4f9e22d6f52028adabb4d3925613e90}{RCC\+\_\+\+APBSMENR1\+\_\+\+RTCAPBSMEN}}) != \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_p_b1___clock___sleep___enabled___disabled___status_ga60b229aff9ca29a44a5470f52a48bb2f}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+WWDG\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED}}()~(\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APBSMENR1, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga60a7fdb060f7f47a04e09bca71940efb}{RCC\+\_\+\+APBSMENR1\+\_\+\+WWDGSMEN}})   != \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_p_b1___clock___sleep___enabled___disabled___status_gad6ee3d390b2b2748575725f5b0c42cfc}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI2\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED}}()~(\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APBSMENR1, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1eadb95ad4d059982851d9f92893fd18}{RCC\+\_\+\+APBSMENR1\+\_\+\+SPI2\+SMEN}})   != \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_p_b1___clock___sleep___enabled___disabled___status_ga91dc6d0fdf5c1c70158336df3bf5e097}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART2\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED}}()~(\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APBSMENR1, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf9baaea1d69e0f0742a8f5494a115989}{RCC\+\_\+\+APBSMENR1\+\_\+\+USART2\+SMEN}}) != \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_p_b1___clock___sleep___enabled___disabled___status_ga39a3efabea0fb3cffae7be7726dd668e}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED}}()~(\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APBSMENR1, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae1fd994772f8e4bf0571ae59198a5229}{RCC\+\_\+\+APBSMENR1\+\_\+\+I2\+C1\+SMEN}})   != \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_p_b1___clock___sleep___enabled___disabled___status_gaffe9902aa539eca59920b6b165bd1c71}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C2\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED}}()~(\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APBSMENR1, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga97c2d01472167cd009ff1df960f42996}{RCC\+\_\+\+APBSMENR1\+\_\+\+I2\+C2\+SMEN}})   != \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_p_b1___clock___sleep___enabled___disabled___status_ga61683d49121bf5deec55fe476cae6853}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DBGMCU\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED}}()~(\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APBSMENR1, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadef949dabb3b022492fa8693437f873d}{RCC\+\_\+\+APBSMENR1\+\_\+\+DBGSMEN}})    != \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_p_b1___clock___sleep___enabled___disabled___status_ga898edde3fc183744da208db023828303}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+PWR\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED}}()~(\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APBSMENR1, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf0392e29dad3dc4a2c68260c2c4f0e50}{RCC\+\_\+\+APBSMENR1\+\_\+\+PWRSMEN}})    != \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_p_b1___clock___sleep___enabled___disabled___status_gade73c47dc34e5841b826a0e641220801}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM3\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED}}()~(\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APBSMENR1, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4ce2f0de4e0df15a9e87d35fcdaf1481}{RCC\+\_\+\+APBSMENR1\+\_\+\+TIM3\+SMEN}})   == \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_p_b1___clock___sleep___enabled___disabled___status_ga131f851a75fe9964f421202b368f0fc2}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+RTCAPB\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED}}()~(\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APBSMENR1, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa4f9e22d6f52028adabb4d3925613e90}{RCC\+\_\+\+APBSMENR1\+\_\+\+RTCAPBSMEN}}) == \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_p_b1___clock___sleep___enabled___disabled___status_ga3cbf3b3683a84bac98b6d15d921f5ec8}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+WWDG\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED}}()~(\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APBSMENR1, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga60a7fdb060f7f47a04e09bca71940efb}{RCC\+\_\+\+APBSMENR1\+\_\+\+WWDGSMEN}})   == \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_p_b1___clock___sleep___enabled___disabled___status_ga38ba0cbb661739ca615881f2ecfcd1c4}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI2\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED}}()~(\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APBSMENR1, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1eadb95ad4d059982851d9f92893fd18}{RCC\+\_\+\+APBSMENR1\+\_\+\+SPI2\+SMEN}})   == \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_p_b1___clock___sleep___enabled___disabled___status_gad83f4e02928278fc0d9373020a82f4e0}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART2\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED}}()~(\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APBSMENR1, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf9baaea1d69e0f0742a8f5494a115989}{RCC\+\_\+\+APBSMENR1\+\_\+\+USART2\+SMEN}}) == \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_p_b1___clock___sleep___enabled___disabled___status_ga133208873edc0be1774bf4f3c224a2ac}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED}}()~(\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APBSMENR1, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae1fd994772f8e4bf0571ae59198a5229}{RCC\+\_\+\+APBSMENR1\+\_\+\+I2\+C1\+SMEN}})   == \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_p_b1___clock___sleep___enabled___disabled___status_ga901cecc03cce495d9f01a7228a3bce1c}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C2\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED}}()~(\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APBSMENR1, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga97c2d01472167cd009ff1df960f42996}{RCC\+\_\+\+APBSMENR1\+\_\+\+I2\+C2\+SMEN}})   == \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_p_b1___clock___sleep___enabled___disabled___status_ga114c9ff050e9b3a6521f4284ed6a6123}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DBGMCU\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED}}()~(\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APBSMENR1, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadef949dabb3b022492fa8693437f873d}{RCC\+\_\+\+APBSMENR1\+\_\+\+DBGSMEN}})    == \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_p_b1___clock___sleep___enabled___disabled___status_ga13a44a1aacea32084e5bcdba69e4a636}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+PWR\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED}}()~(\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APBSMENR1, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf0392e29dad3dc4a2c68260c2c4f0e50}{RCC\+\_\+\+APBSMENR1\+\_\+\+PWRSMEN}})    == \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_p_b2___clock___sleep___enabled___disabled___status_ga0e518b9a088d789d700d121db458403a}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SYSCFG\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED}}()~(\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APBSMENR2 , \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0780bc497f34d5ec9dd2531eefab2257}{RCC\+\_\+\+APBSMENR2\+\_\+\+SYSCFGSMEN}}) != \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_p_b2___clock___sleep___enabled___disabled___status_ga0b265851c7557da6b372ff462819caa9}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED}}()~(\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APBSMENR2 , \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae416903818139a5948149bbd74f78a87}{RCC\+\_\+\+APBSMENR2\+\_\+\+TIM1\+SMEN}})   != \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_p_b2___clock___sleep___enabled___disabled___status_ga2db4e1edb831584a39e791c16edfea28}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED}}()~(\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APBSMENR2 , \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9c49cfba4c4b2f15890098ff5d29501}{RCC\+\_\+\+APBSMENR2\+\_\+\+SPI1\+SMEN}})   != \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_p_b2___clock___sleep___enabled___disabled___status_ga1059a391a514543547809a524b4cdf0d}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED}}()~(\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APBSMENR2 , \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6e8b65ca8fc100c52d9ec2ff8435a4a8}{RCC\+\_\+\+APBSMENR2\+\_\+\+USART1\+SMEN}}) != \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_p_b2___clock___sleep___enabled___disabled___status_gaa280dfb85ebcc1d58d93cb9ced93a86f}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM14\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED}}()~(\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APBSMENR2 , \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9e9c7bf2243c4ad07b6d154d1904e09}{RCC\+\_\+\+APBSMENR2\+\_\+\+TIM14\+SMEN}})  != \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_p_b2___clock___sleep___enabled___disabled___status_gacb9f81eb8d1fe44a89ac57c1fc3a5b2f}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM16\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED}}()~(\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APBSMENR2 , \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0599e05f2f0da2677ed2bd79671648f3}{RCC\+\_\+\+APBSMENR2\+\_\+\+TIM16\+SMEN}})  != \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_p_b2___clock___sleep___enabled___disabled___status_ga29de4124122709afb5d1497b9de3926b}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM17\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED}}()~(\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APBSMENR2 , \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga83625787a0c19dfd16bfe7fcb25c226c}{RCC\+\_\+\+APBSMENR2\+\_\+\+TIM17\+SMEN}})  != \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_p_b2___clock___sleep___enabled___disabled___status_ga126e8386d8fd2c08f3d55459aa36df66}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+ADC\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED}}()~(\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APBSMENR2 , \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8081eeef778404080c55db53731c5f7b}{RCC\+\_\+\+APBSMENR2\+\_\+\+ADCSMEN}})    != \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_p_b2___clock___sleep___enabled___disabled___status_ga564fe78887dba5a7da7da1b9f2ffb372}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SYSCFG\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED}}()~(\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APBSMENR2 , \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0780bc497f34d5ec9dd2531eefab2257}{RCC\+\_\+\+APBSMENR2\+\_\+\+SYSCFGSMEN}}) == \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_p_b2___clock___sleep___enabled___disabled___status_ga78a957797ebffd3e539bb4c833c29a3d}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED}}()~(\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APBSMENR2 , \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae416903818139a5948149bbd74f78a87}{RCC\+\_\+\+APBSMENR2\+\_\+\+TIM1\+SMEN}})   == \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_p_b2___clock___sleep___enabled___disabled___status_gab9a82b96c7950398956ee6f58c3d5dda}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED}}()~(\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APBSMENR2 , \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9c49cfba4c4b2f15890098ff5d29501}{RCC\+\_\+\+APBSMENR2\+\_\+\+SPI1\+SMEN}})   == \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_p_b2___clock___sleep___enabled___disabled___status_ga2123ed8a27c8cf060899c1e7a923b8c8}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED}}()~(\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APBSMENR2 , \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6e8b65ca8fc100c52d9ec2ff8435a4a8}{RCC\+\_\+\+APBSMENR2\+\_\+\+USART1\+SMEN}}) == \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_p_b2___clock___sleep___enabled___disabled___status_gad93c4faee8e545c41c29bdf53aa866a6}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM14\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED}}()~(\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APBSMENR2 , \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9e9c7bf2243c4ad07b6d154d1904e09}{RCC\+\_\+\+APBSMENR2\+\_\+\+TIM14\+SMEN}})  == \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_p_b2___clock___sleep___enabled___disabled___status_ga9b203fb1b015bc48bd3a707654d501ba}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM16\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED}}()~(\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APBSMENR2 , \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0599e05f2f0da2677ed2bd79671648f3}{RCC\+\_\+\+APBSMENR2\+\_\+\+TIM16\+SMEN}})  == \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_p_b2___clock___sleep___enabled___disabled___status_ga6907183c65e23c16e829a0a9cbeda1fb}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM17\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED}}()~(\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APBSMENR2 , \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga83625787a0c19dfd16bfe7fcb25c226c}{RCC\+\_\+\+APBSMENR2\+\_\+\+TIM17\+SMEN}})  == \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_p_b2___clock___sleep___enabled___disabled___status_ga5379dde2a5d532588ff930fab2c9ade2}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+ADC\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED}}()~(\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APBSMENR2 , \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8081eeef778404080c55db53731c5f7b}{RCC\+\_\+\+APBSMENR2\+\_\+\+ADCSMEN}})    == \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___backup___domain___reset_ga3bf7da608ff985873ca8e248fb1dc4f0}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+BACKUPRESET\+\_\+\+FORCE}}()~\mbox{\hyperlink{group___exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$BDCR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2b85b3ab656dfa2809b15e6e530c17a2}{RCC\+\_\+\+BDCR\+\_\+\+BDRST}})
\begin{DoxyCompactList}\small\item\em Macros to force or release the Backup domain reset. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_c_c___backup___domain___reset_ga14f32622c65f4ae239ba8cb00d510321}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+BACKUPRESET\+\_\+\+RELEASE}}()~\mbox{\hyperlink{group___exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$BDCR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2b85b3ab656dfa2809b15e6e530c17a2}{RCC\+\_\+\+BDCR\+\_\+\+BDRST}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___r_t_c___clock___configuration_gab7cc36427c31da645a0e38e181f8ce0f}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+RTC\+\_\+\+ENABLE}}()~\mbox{\hyperlink{group___exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$BDCR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga79ea6f2df75f09b17df9582037ed6a53}{RCC\+\_\+\+BDCR\+\_\+\+RTCEN}})
\begin{DoxyCompactList}\small\item\em Macros to enable or disable the RTC clock. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_c_c___r_t_c___clock___configuration_gaab5eeb81fc9f0c8d4450069f7a751855}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+RTC\+\_\+\+DISABLE}}()~\mbox{\hyperlink{group___exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$BDCR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga79ea6f2df75f09b17df9582037ed6a53}{RCC\+\_\+\+BDCR\+\_\+\+RTCEN}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___clock___configuration_gaab944f562b53fc74bcc0e4958388fd42}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+HSI\+\_\+\+ENABLE}}()~\mbox{\hyperlink{group___exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$CR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf4fcacf94a97f7d49a70e089b39cf474}{RCC\+\_\+\+CR\+\_\+\+HSION}})
\begin{DoxyCompactList}\small\item\em Macros to enable the Internal High Speed oscillator (HSI). \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_c_c___clock___configuration_ga0c0dc8bc0ef58703782f45b4e487c031}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+HSI\+\_\+\+DISABLE}}()~\mbox{\hyperlink{group___exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$CR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf4fcacf94a97f7d49a70e089b39cf474}{RCC\+\_\+\+CR\+\_\+\+HSION}})
\begin{DoxyCompactList}\small\item\em Macros to disable the Internal High Speed oscillator (HSI). \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_c_c___clock___configuration_ga74c3b20fdb9a7672c50aa97bb46537b1}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+HSI\+\_\+\+CALIBRATIONVALUE\+\_\+\+ADJUST}}(\+\_\+\+\_\+\+HSICALIBRATIONVALUE\+\_\+\+\_\+)~  \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\+\_\+\+REG}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$ICSCR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab79c333962d5bd80636eca9997759804}{RCC\+\_\+\+ICSCR\+\_\+\+HSITRIM}}, (uint32\+\_\+t)(\+\_\+\+\_\+\+HSICALIBRATIONVALUE\+\_\+\+\_\+) $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1f1261416d104fe7cd9f5001ffbf8330}{RCC\+\_\+\+ICSCR\+\_\+\+HSITRIM\+\_\+\+Pos}})
\begin{DoxyCompactList}\small\item\em Macro to adjust the Internal High Speed oscillator (HSI) calibration value. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_c_c___clock___configuration_gae069a430441e0547d753a7b47feaebd1}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+HSISTOP\+\_\+\+ENABLE}}()~\mbox{\hyperlink{group___exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$CR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa9172ae30b26b2daad9442579b8e2dd0}{RCC\+\_\+\+CR\+\_\+\+HSIKERON}})
\begin{DoxyCompactList}\small\item\em Macros to enable or disable the force of the Internal High Speed oscillator (HSI) in STOP mode to be quickly available as kernel clock for USARTs and I2\+Cs. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_c_c___clock___configuration_gaca5ca4b6c2cbd0e638b4c3b8b71cbc61}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+HSISTOP\+\_\+\+DISABLE}}()~\mbox{\hyperlink{group___exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$CR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa9172ae30b26b2daad9442579b8e2dd0}{RCC\+\_\+\+CR\+\_\+\+HSIKERON}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___clock___configuration_ga99cd8a4ebbe11cd3be3cadddec9c5c59}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+HSI\+\_\+\+CONFIG}}(\+\_\+\+\_\+\+HSIDIV\+\_\+\+\_\+)~  \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\+\_\+\+REG}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$CR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1fc0a415e8fd2af09b0fcb0fa2d4c2e9}{RCC\+\_\+\+CR\+\_\+\+HSIDIV}}, (\+\_\+\+\_\+\+HSIDIV\+\_\+\+\_\+))
\begin{DoxyCompactList}\small\item\em Macro to configure the HSISYS clock. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_c_c___clock___configuration_ga560de8b8991db4a296de878a7a8aa58b}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+LSI\+\_\+\+ENABLE}}()~\mbox{\hyperlink{group___exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$CSR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga803cbf97bda1ebaf9afee2a3c9f0851b}{RCC\+\_\+\+CSR\+\_\+\+LSION}})
\begin{DoxyCompactList}\small\item\em Macros to enable or disable the Internal Low Speed oscillator (LSI). \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_c_c___clock___configuration_ga4f96095bb4acda60b7f66d5d927da181}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+LSI\+\_\+\+DISABLE}}()~\mbox{\hyperlink{group___exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$CSR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga803cbf97bda1ebaf9afee2a3c9f0851b}{RCC\+\_\+\+CSR\+\_\+\+LSION}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___clock___configuration_gaa3d98648399f15d02645ef84f6ca8e4b}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+HSE\+\_\+\+CONFIG}}(\+\_\+\+\_\+\+STATE\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Macro to configure the External High Speed oscillator (HSE). \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_c_c___clock___configuration_ga6b2b48f429e347c1c9c469122c64798b}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+LSE\+\_\+\+CONFIG}}(\+\_\+\+\_\+\+STATE\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Macro to configure the External Low Speed oscillator (LSE). \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_c_c___r_t_c___clock___configuration_ga2d6c4c7e951bfd007d26988fbfe6eaa4}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+RTC\+\_\+\+CONFIG}}(\+\_\+\+\_\+\+RTC\+\_\+\+CLKSOURCE\+\_\+\+\_\+)~  \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\+\_\+\+REG}}( \mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$BDCR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe30dbd38f6456990ee641648bc05d40}{RCC\+\_\+\+BDCR\+\_\+\+RTCSEL}}, (\+\_\+\+\_\+\+RTC\+\_\+\+CLKSOURCE\+\_\+\+\_\+))
\begin{DoxyCompactList}\small\item\em Macros to configure the RTC clock (RTCCLK). \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_c_c___r_t_c___clock___configuration_gad40d00ff1c984ebd011ea9f6e7f93c44}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GET\+\_\+\+RTC\+\_\+\+SOURCE}}()~((uint32\+\_\+t)(\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$BDCR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe30dbd38f6456990ee641648bc05d40}{RCC\+\_\+\+BDCR\+\_\+\+RTCSEL}})))
\begin{DoxyCompactList}\small\item\em Macro to get the RTC clock source. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_c_c___clock___configuration_gaaf196a2df41b0bcbc32745c2b218e696}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+PLL\+\_\+\+ENABLE}}()~\mbox{\hyperlink{group___exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$CR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad0e73d5b0a4883e074d40029b49ee47e}{RCC\+\_\+\+CR\+\_\+\+PLLON}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___clock___configuration_ga718a6afcb1492cc2796be78445a7d5ab}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+PLL\+\_\+\+DISABLE}}()~\mbox{\hyperlink{group___exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$CR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad0e73d5b0a4883e074d40029b49ee47e}{RCC\+\_\+\+CR\+\_\+\+PLLON}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___clock___configuration_gaf9a8466f991888332ec978dc92c62d7d}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+PLL\+\_\+\+PLLSOURCE\+\_\+\+CONFIG}}(\+\_\+\+\_\+\+PLLSOURCE\+\_\+\+\_\+)~  \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\+\_\+\+REG}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$PLLCFGR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga92cb53ea81d2c47537eb217cc6659a2e}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLSRC}}, (\+\_\+\+\_\+\+PLLSOURCE\+\_\+\+\_\+))
\begin{DoxyCompactList}\small\item\em Macro to configure the PLL clock source. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_c_c___clock___configuration_gabca62f581e6c2553cca7ef0d7a2a4b7f}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+PLL\+\_\+\+PLLM\+\_\+\+CONFIG}}(\+\_\+\+\_\+\+PLLM\+\_\+\+\_\+)~  \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\+\_\+\+REG}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$PLLCFGR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a42e8b9ee60126976d9be056e5e66b1}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLM}}, (\+\_\+\+\_\+\+PLLM\+\_\+\+\_\+))
\begin{DoxyCompactList}\small\item\em Macro to configure the PLL multiplication factor. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_c_c___clock___configuration_ga269ff294715f1e64ff445507041cdb48}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+PLL\+\_\+\+CONFIG}}(\+\_\+\+\_\+\+PLLSOURCE\+\_\+\+\_\+,  \+\_\+\+\_\+\+PLLM\+\_\+\+\_\+,  \+\_\+\+\_\+\+PLLN\+\_\+\+\_\+,  \+\_\+\+\_\+\+PLLP\+\_\+\+\_\+,  \+\_\+\+\_\+\+PLLR\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Macro to configure the main PLL clock source, multiplication and division factors. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_c_c___clock___configuration_ga3ea1390f8124e2b3b8d53e95541d6e53}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GET\+\_\+\+PLL\+\_\+\+OSCSOURCE}}()~((uint32\+\_\+t)(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$PLLCFGR \& \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga92cb53ea81d2c47537eb217cc6659a2e}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLSRC}}))
\begin{DoxyCompactList}\small\item\em Macro to get the oscillator used as PLL clock source. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_c_c___clock___configuration_gaab70beccea4c82e4acc69befcdb5e862}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+PLLCLKOUT\+\_\+\+ENABLE}}(\+\_\+\+\_\+\+PLLCLOCKOUT\+\_\+\+\_\+)~\mbox{\hyperlink{group___exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$PLLCFGR, (\+\_\+\+\_\+\+PLLCLOCKOUT\+\_\+\+\_\+))
\begin{DoxyCompactList}\small\item\em Enable each clock output (RCC\+\_\+\+PLLRCLK, RCC\+\_\+\+PLLQCLK(\texorpdfstring{$\ast$}{*}), RCC\+\_\+\+PLLPCLK) \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_c_c___clock___configuration_gaee19cf9a5cb792b5c9a94ad88103ab93}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+PLLCLKOUT\+\_\+\+DISABLE}}(\+\_\+\+\_\+\+PLLCLOCKOUT\+\_\+\+\_\+)~\mbox{\hyperlink{group___exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$PLLCFGR, (\+\_\+\+\_\+\+PLLCLOCKOUT\+\_\+\+\_\+))
\begin{DoxyCompactList}\small\item\em Disable each clock output (RCC\+\_\+\+PLLRCLK, RCC\+\_\+\+PLLQCLK(\texorpdfstring{$\ast$}{*}), RCC\+\_\+\+PLLPCLK) \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_c_c___clock___configuration_ga8df63b4aaea1551f9d4ba3fe22360cbb}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GET\+\_\+\+PLLCLKOUT\+\_\+\+CONFIG}}(\+\_\+\+\_\+\+PLLCLOCKOUT\+\_\+\+\_\+)~\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$PLLCFGR, (\+\_\+\+\_\+\+PLLCLOCKOUT\+\_\+\+\_\+))
\begin{DoxyCompactList}\small\item\em Get clock output enable status (RCC\+\_\+\+PLLRCLK, RCC\+\_\+\+PLLQCLK(\texorpdfstring{$\ast$}{*}), RCC\+\_\+\+PLLPCLK) \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_c_c___clock___configuration_gaa29be28740b3d480e83efbc2e695c1b8}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SYSCLK\+\_\+\+CONFIG}}(\+\_\+\+\_\+\+SYSCLKSOURCE\+\_\+\+\_\+)~  \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\+\_\+\+REG}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$CFGR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0eea5e5f7743a7e8995b8beeb18355c1}{RCC\+\_\+\+CFGR\+\_\+\+SW}}, (\+\_\+\+\_\+\+SYSCLKSOURCE\+\_\+\+\_\+))
\begin{DoxyCompactList}\small\item\em Macro to configure the system clock source. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_c_c___clock___configuration_gac99c2453d9e77c8b457acc0210e754c2}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GET\+\_\+\+SYSCLK\+\_\+\+SOURCE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$CFGR \& \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga15bf2269500dc97e137315f44aa015c9}{RCC\+\_\+\+CFGR\+\_\+\+SWS}})
\begin{DoxyCompactList}\small\item\em Macro to get the clock source used as system clock. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_c_c___clock___configuration_gad6731530ebbbcc0696e9bd94eb0d2724}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+LSEDRIVE\+\_\+\+CONFIG}}(\+\_\+\+\_\+\+LSEDRIVE\+\_\+\+\_\+)~  \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\+\_\+\+REG}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$BDCR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa9e761cf5e09906a38e9c7e8e750514c}{RCC\+\_\+\+BDCR\+\_\+\+LSEDRV}}, (uint32\+\_\+t)(\+\_\+\+\_\+\+LSEDRIVE\+\_\+\+\_\+))
\begin{DoxyCompactList}\small\item\em Macro to configure the External Low Speed oscillator (LSE) drive capability. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_c_c___clock___configuration_ga7e5f7f1efc92794b6f0e96068240b45e}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+MCO1\+\_\+\+CONFIG}}(\+\_\+\+\_\+\+MCOCLKSOURCE\+\_\+\+\_\+,  \+\_\+\+\_\+\+MCODIV\+\_\+\+\_\+)~  \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\+\_\+\+REG}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$CFGR, (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga76304e842d0244575776a28f82cafcfd}{RCC\+\_\+\+CFGR\+\_\+\+MCOSEL}} \texorpdfstring{$\vert$}{|} \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c2055812655d6acfda9a73dd2e94e10}{RCC\+\_\+\+CFGR\+\_\+\+MCOPRE}}), ((\+\_\+\+\_\+\+MCOCLKSOURCE\+\_\+\+\_\+) \texorpdfstring{$\vert$}{|} (\+\_\+\+\_\+\+MCODIV\+\_\+\+\_\+)))
\begin{DoxyCompactList}\small\item\em Macro to configure the Microcontroller output clock. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_c_c___flags___interrupts___management_ga180fb20a37b31a6e4f7e59213a6c0405}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+ENABLE\+\_\+\+IT}}(\+\_\+\+\_\+\+INTERRUPT\+\_\+\+\_\+)~\mbox{\hyperlink{group___exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$CIER, (\+\_\+\+\_\+\+INTERRUPT\+\_\+\+\_\+))
\begin{DoxyCompactList}\small\item\em Enable RCC interrupt. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_c_c___flags___interrupts___management_gafc4df8cd4df0a529d11f18bf1f7e9f50}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DISABLE\+\_\+\+IT}}(\+\_\+\+\_\+\+INTERRUPT\+\_\+\+\_\+)~\mbox{\hyperlink{group___exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$CIER, (\+\_\+\+\_\+\+INTERRUPT\+\_\+\+\_\+))
\begin{DoxyCompactList}\small\item\em Disable RCC interrupt. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_c_c___flags___interrupts___management_ga9d8ab157f58045b8daf8136bee54f139}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+CLEAR\+\_\+\+IT}}(\+\_\+\+\_\+\+INTERRUPT\+\_\+\+\_\+)~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$CICR = (\+\_\+\+\_\+\+INTERRUPT\+\_\+\+\_\+))
\begin{DoxyCompactList}\small\item\em Clear RCC interrupt pending bits. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_c_c___flags___interrupts___management_ga134af980b892f362c05ae21922cd828d}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GET\+\_\+\+IT}}(\+\_\+\+\_\+\+INTERRUPT\+\_\+\+\_\+)~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$CIFR \& (\+\_\+\+\_\+\+INTERRUPT\+\_\+\+\_\+)) == (\+\_\+\+\_\+\+INTERRUPT\+\_\+\+\_\+))
\begin{DoxyCompactList}\small\item\em Check whether the RCC interrupt has occurred or not. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_c_c___flags___interrupts___management_gaf28c11b36035ef1e27883ff7ee2c46b0}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+CLEAR\+\_\+\+RESET\+\_\+\+FLAGS}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$CSR \texorpdfstring{$\vert$}{|}= \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafc26c5996b14005a70afbeaa29aae716}{RCC\+\_\+\+CSR\+\_\+\+RMVF}})
\begin{DoxyCompactList}\small\item\em Set RMVF bit to clear the reset flags. The reset flags are\+: RCC\+\_\+\+FLAG\+\_\+\+OBLRST, RCC\+\_\+\+FLAG\+\_\+\+PINRST, RCC\+\_\+\+FLAG\+\_\+\+PWRRST, RCC\+\_\+\+FLAG\+\_\+\+SFTRST, RCC\+\_\+\+FLAG\+\_\+\+IWDGRST, RCC\+\_\+\+FLAG\+\_\+\+WWDGRST and RCC\+\_\+\+FLAG\+\_\+\+LPWRRST. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_c_c___flags___interrupts___management_gae2d7d461630562bf2a2ddb31b1f96449}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GET\+\_\+\+FLAG}}(\+\_\+\+\_\+\+FLAG\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Check whether the selected RCC flag is set or not. \end{DoxyCompactList}\end{DoxyCompactItemize}
\doxysubsubsection*{Functions}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{stm32g0xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} \mbox{\hyperlink{group___r_c_c___exported___functions___group1_ga064f7d9878ecdc1d4852cba2b9e6a52e}{HAL\+\_\+\+RCC\+\_\+\+De\+Init}} (void)
\item 
\mbox{\hyperlink{stm32g0xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} \mbox{\hyperlink{group___r_c_c___exported___functions___group1_ga9c504088722e03830df6caad932ad06b}{HAL\+\_\+\+RCC\+\_\+\+Osc\+Config}} (\mbox{\hyperlink{struct_r_c_c___osc_init_type_def}{RCC\+\_\+\+Osc\+Init\+Type\+Def}} \texorpdfstring{$\ast$}{*}RCC\+\_\+\+Osc\+Init\+Struct)
\item 
\mbox{\hyperlink{stm32g0xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} \mbox{\hyperlink{group___r_c_c___exported___functions___group1_gad0a4b5c7459219fafc15f3f867563ef3}{HAL\+\_\+\+RCC\+\_\+\+Clock\+Config}} (\mbox{\hyperlink{struct_r_c_c___clk_init_type_def}{RCC\+\_\+\+Clk\+Init\+Type\+Def}} \texorpdfstring{$\ast$}{*}RCC\+\_\+\+Clk\+Init\+Struct, uint32\+\_\+t FLatency)
\item 
void \mbox{\hyperlink{group___r_c_c___exported___functions___group2_ga9de46b9c4ecdb1a5e34136b051a6132c}{HAL\+\_\+\+RCC\+\_\+\+MCOConfig}} (uint32\+\_\+t RCC\+\_\+\+MCOx, uint32\+\_\+t RCC\+\_\+\+MCOSource, uint32\+\_\+t RCC\+\_\+\+MCODiv)
\item 
void \mbox{\hyperlink{group___r_c_c___exported___functions___group2_gaa0f440ce71c18e95b12b2044cc044bea}{HAL\+\_\+\+RCC\+\_\+\+Enable\+CSS}} (void)
\item 
void \mbox{\hyperlink{group___r_c_c___exported___functions___group2_gafe14ba91cb8921dd4801cd2540dd531b}{HAL\+\_\+\+RCC\+\_\+\+Enable\+LSECSS}} (void)
\item 
void \mbox{\hyperlink{group___r_c_c___exported___functions___group2_ga77435ffa1ac91ae8e9b1920688a68038}{HAL\+\_\+\+RCC\+\_\+\+Disable\+LSECSS}} (void)
\item 
uint32\+\_\+t \mbox{\hyperlink{group___r_c_c___exported___functions___group2_ga887cafe88b21a059061b077a1e3fa7d8}{HAL\+\_\+\+RCC\+\_\+\+Get\+Sys\+Clock\+Freq}} (void)
\item 
uint32\+\_\+t \mbox{\hyperlink{group___r_c_c___exported___functions___group2_ga38d6c5c7a5d8758849912c9aa0a2156d}{HAL\+\_\+\+RCC\+\_\+\+Get\+HCLKFreq}} (void)
\item 
uint32\+\_\+t \mbox{\hyperlink{group___r_c_c___exported___functions___group2_gab3042d8ac5703ac696cabf0ee461c599}{HAL\+\_\+\+RCC\+\_\+\+Get\+PCLK1\+Freq}} (void)
\item 
void \mbox{\hyperlink{group___r_c_c___exported___functions___group2_gae2f9413fc447c2d7d6af3a8669c77b36}{HAL\+\_\+\+RCC\+\_\+\+Get\+Osc\+Config}} (\mbox{\hyperlink{struct_r_c_c___osc_init_type_def}{RCC\+\_\+\+Osc\+Init\+Type\+Def}} \texorpdfstring{$\ast$}{*}RCC\+\_\+\+Osc\+Init\+Struct)
\item 
void \mbox{\hyperlink{group___r_c_c___exported___functions___group2_gabc95375dfca279d88b9ded9d063d2323}{HAL\+\_\+\+RCC\+\_\+\+Get\+Clock\+Config}} (\mbox{\hyperlink{struct_r_c_c___clk_init_type_def}{RCC\+\_\+\+Clk\+Init\+Type\+Def}} \texorpdfstring{$\ast$}{*}RCC\+\_\+\+Clk\+Init\+Struct, uint32\+\_\+t \texorpdfstring{$\ast$}{*}p\+FLatency)
\item 
uint32\+\_\+t \mbox{\hyperlink{group___r_c_c___exported___functions___group2_ga77803b82af5414509017b2c57e8bc1a2}{HAL\+\_\+\+RCC\+\_\+\+Get\+Reset\+Source}} (void)
\item 
void \mbox{\hyperlink{group___r_c_c___exported___functions___group2_ga0c124cf403362750513cae7fb6e6b195}{HAL\+\_\+\+RCC\+\_\+\+NMI\+\_\+\+IRQHandler}} (void)
\item 
void \mbox{\hyperlink{group___r_c_c___exported___functions___group2_gaa05b9157de5a48617bd06eb6aafa68aa}{HAL\+\_\+\+RCC\+\_\+\+CSSCallback}} (void)
\item 
void \mbox{\hyperlink{group___r_c_c___exported___functions___group2_ga229639f8ae637843fd9b41676b5b284d}{HAL\+\_\+\+RCC\+\_\+\+LSECSSCallback}} (void)
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Header file of RCC HAL module. 

\begin{DoxyAuthor}{Author}
MCD Application Team 
\end{DoxyAuthor}
\begin{DoxyAttention}{Attention}

\end{DoxyAttention}
Copyright (c) 2018 STMicroelectronics. All rights reserved.

This software is licensed under terms that can be found in the LICENSE file in the root directory of this software component. If no LICENSE file comes with this software, it is provided AS-\/\+IS. 