Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Wed Apr 20 11:13:31 2022
| Host         : DESKTOP-V5IKRQL running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file main_wrapper_timing_summary_routed.rpt -pb main_wrapper_timing_summary_routed.pb -rpx main_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : main_wrapper
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 2 register/latch pins with no clock driven by root clock pin: main_inst/cubic_inst/state_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: main_inst/cubic_inst/state_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: main_inst/cubic_inst/state_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: main_inst/ec/out_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: main_inst/ec/out_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: main_inst/sqrt_inst/FSM_sequential_state_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: main_inst/sqrt_inst/FSM_sequential_state_reg[1]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 10 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 18 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.594        0.000                      0                  235        0.172        0.000                      0                  235        4.500        0.000                       0                   121  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.594        0.000                      0                  235        0.172        0.000                      0                  235        4.500        0.000                       0                   121  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.594ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.172ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.594ns  (required time - arrival time)
  Source:                 main_inst/cubic_inst/FSM_onehot_m_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_inst/cubic_inst/addsub_a_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.202ns  (logic 1.505ns (28.933%)  route 3.697ns (71.067%))
  Logic Levels:           4  (CARRY4=1 LUT4=1 LUT5=2)
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.249ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.646     5.249    main_inst/cubic_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y94          FDSE                                         r  main_inst/cubic_inst/FSM_onehot_m_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y94          FDSE (Prop_fdse_C_Q)         0.518     5.767 r  main_inst/cubic_inst/FSM_onehot_m_reg[0]/Q
                         net (fo=22, routed)          1.287     7.054    main_inst/addsub_inst/m__0[0]
    SLICE_X2Y95          LUT5 (Prop_lut5_I2_O)        0.150     7.204 r  main_inst/addsub_inst/addsub_b[7]_i_2/O
                         net (fo=2, routed)           0.468     7.672    main_inst/cubic_inst/addsub_b_reg[7]_1
    SLICE_X2Y95          LUT4 (Prop_lut4_I1_O)        0.328     8.000 r  main_inst/cubic_inst/y1_carry_i_1/O
                         net (fo=1, routed)           0.340     8.340    main_inst/cubic_inst/y1_carry_i_1_n_0
    SLICE_X3Y94          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     8.725 r  main_inst/cubic_inst/y1_carry/CO[3]
                         net (fo=3, routed)           0.858     9.583    main_inst/cubic_inst/mult_inst/CO[0]
    SLICE_X9Y94          LUT5 (Prop_lut5_I3_O)        0.124     9.707 r  main_inst/cubic_inst/mult_inst/addsub_a[7]_i_1/O
                         net (fo=17, routed)          0.744    10.450    main_inst/cubic_inst/mult_inst_n_1
    SLICE_X4Y93          FDRE                                         r  main_inst/cubic_inst/addsub_a_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.603    15.026    main_inst/cubic_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y93          FDRE                                         r  main_inst/cubic_inst/addsub_a_reg[0]/C
                         clock pessimism              0.259    15.285    
                         clock uncertainty           -0.035    15.249    
    SLICE_X4Y93          FDRE (Setup_fdre_C_CE)      -0.205    15.044    main_inst/cubic_inst/addsub_a_reg[0]
  -------------------------------------------------------------------
                         required time                         15.044    
                         arrival time                         -10.450    
  -------------------------------------------------------------------
                         slack                                  4.594    

Slack (MET) :             4.594ns  (required time - arrival time)
  Source:                 main_inst/cubic_inst/FSM_onehot_m_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_inst/cubic_inst/addsub_a_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.202ns  (logic 1.505ns (28.933%)  route 3.697ns (71.067%))
  Logic Levels:           4  (CARRY4=1 LUT4=1 LUT5=2)
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.249ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.646     5.249    main_inst/cubic_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y94          FDSE                                         r  main_inst/cubic_inst/FSM_onehot_m_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y94          FDSE (Prop_fdse_C_Q)         0.518     5.767 r  main_inst/cubic_inst/FSM_onehot_m_reg[0]/Q
                         net (fo=22, routed)          1.287     7.054    main_inst/addsub_inst/m__0[0]
    SLICE_X2Y95          LUT5 (Prop_lut5_I2_O)        0.150     7.204 r  main_inst/addsub_inst/addsub_b[7]_i_2/O
                         net (fo=2, routed)           0.468     7.672    main_inst/cubic_inst/addsub_b_reg[7]_1
    SLICE_X2Y95          LUT4 (Prop_lut4_I1_O)        0.328     8.000 r  main_inst/cubic_inst/y1_carry_i_1/O
                         net (fo=1, routed)           0.340     8.340    main_inst/cubic_inst/y1_carry_i_1_n_0
    SLICE_X3Y94          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     8.725 r  main_inst/cubic_inst/y1_carry/CO[3]
                         net (fo=3, routed)           0.858     9.583    main_inst/cubic_inst/mult_inst/CO[0]
    SLICE_X9Y94          LUT5 (Prop_lut5_I3_O)        0.124     9.707 r  main_inst/cubic_inst/mult_inst/addsub_a[7]_i_1/O
                         net (fo=17, routed)          0.744    10.450    main_inst/cubic_inst/mult_inst_n_1
    SLICE_X4Y93          FDRE                                         r  main_inst/cubic_inst/addsub_a_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.603    15.026    main_inst/cubic_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y93          FDRE                                         r  main_inst/cubic_inst/addsub_a_reg[1]/C
                         clock pessimism              0.259    15.285    
                         clock uncertainty           -0.035    15.249    
    SLICE_X4Y93          FDRE (Setup_fdre_C_CE)      -0.205    15.044    main_inst/cubic_inst/addsub_a_reg[1]
  -------------------------------------------------------------------
                         required time                         15.044    
                         arrival time                         -10.450    
  -------------------------------------------------------------------
                         slack                                  4.594    

Slack (MET) :             4.594ns  (required time - arrival time)
  Source:                 main_inst/cubic_inst/FSM_onehot_m_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_inst/cubic_inst/addsub_a_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.202ns  (logic 1.505ns (28.933%)  route 3.697ns (71.067%))
  Logic Levels:           4  (CARRY4=1 LUT4=1 LUT5=2)
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.249ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.646     5.249    main_inst/cubic_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y94          FDSE                                         r  main_inst/cubic_inst/FSM_onehot_m_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y94          FDSE (Prop_fdse_C_Q)         0.518     5.767 r  main_inst/cubic_inst/FSM_onehot_m_reg[0]/Q
                         net (fo=22, routed)          1.287     7.054    main_inst/addsub_inst/m__0[0]
    SLICE_X2Y95          LUT5 (Prop_lut5_I2_O)        0.150     7.204 r  main_inst/addsub_inst/addsub_b[7]_i_2/O
                         net (fo=2, routed)           0.468     7.672    main_inst/cubic_inst/addsub_b_reg[7]_1
    SLICE_X2Y95          LUT4 (Prop_lut4_I1_O)        0.328     8.000 r  main_inst/cubic_inst/y1_carry_i_1/O
                         net (fo=1, routed)           0.340     8.340    main_inst/cubic_inst/y1_carry_i_1_n_0
    SLICE_X3Y94          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     8.725 r  main_inst/cubic_inst/y1_carry/CO[3]
                         net (fo=3, routed)           0.858     9.583    main_inst/cubic_inst/mult_inst/CO[0]
    SLICE_X9Y94          LUT5 (Prop_lut5_I3_O)        0.124     9.707 r  main_inst/cubic_inst/mult_inst/addsub_a[7]_i_1/O
                         net (fo=17, routed)          0.744    10.450    main_inst/cubic_inst/mult_inst_n_1
    SLICE_X4Y93          FDRE                                         r  main_inst/cubic_inst/addsub_a_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.603    15.026    main_inst/cubic_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y93          FDRE                                         r  main_inst/cubic_inst/addsub_a_reg[3]/C
                         clock pessimism              0.259    15.285    
                         clock uncertainty           -0.035    15.249    
    SLICE_X4Y93          FDRE (Setup_fdre_C_CE)      -0.205    15.044    main_inst/cubic_inst/addsub_a_reg[3]
  -------------------------------------------------------------------
                         required time                         15.044    
                         arrival time                         -10.450    
  -------------------------------------------------------------------
                         slack                                  4.594    

Slack (MET) :             4.594ns  (required time - arrival time)
  Source:                 main_inst/cubic_inst/FSM_onehot_m_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_inst/cubic_inst/addsub_b_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.202ns  (logic 1.505ns (28.933%)  route 3.697ns (71.067%))
  Logic Levels:           4  (CARRY4=1 LUT4=1 LUT5=2)
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.249ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.646     5.249    main_inst/cubic_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y94          FDSE                                         r  main_inst/cubic_inst/FSM_onehot_m_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y94          FDSE (Prop_fdse_C_Q)         0.518     5.767 r  main_inst/cubic_inst/FSM_onehot_m_reg[0]/Q
                         net (fo=22, routed)          1.287     7.054    main_inst/addsub_inst/m__0[0]
    SLICE_X2Y95          LUT5 (Prop_lut5_I2_O)        0.150     7.204 r  main_inst/addsub_inst/addsub_b[7]_i_2/O
                         net (fo=2, routed)           0.468     7.672    main_inst/cubic_inst/addsub_b_reg[7]_1
    SLICE_X2Y95          LUT4 (Prop_lut4_I1_O)        0.328     8.000 r  main_inst/cubic_inst/y1_carry_i_1/O
                         net (fo=1, routed)           0.340     8.340    main_inst/cubic_inst/y1_carry_i_1_n_0
    SLICE_X3Y94          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     8.725 r  main_inst/cubic_inst/y1_carry/CO[3]
                         net (fo=3, routed)           0.858     9.583    main_inst/cubic_inst/mult_inst/CO[0]
    SLICE_X9Y94          LUT5 (Prop_lut5_I3_O)        0.124     9.707 r  main_inst/cubic_inst/mult_inst/addsub_a[7]_i_1/O
                         net (fo=17, routed)          0.744    10.450    main_inst/cubic_inst/mult_inst_n_1
    SLICE_X4Y93          FDRE                                         r  main_inst/cubic_inst/addsub_b_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.603    15.026    main_inst/cubic_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y93          FDRE                                         r  main_inst/cubic_inst/addsub_b_reg[0]/C
                         clock pessimism              0.259    15.285    
                         clock uncertainty           -0.035    15.249    
    SLICE_X4Y93          FDRE (Setup_fdre_C_CE)      -0.205    15.044    main_inst/cubic_inst/addsub_b_reg[0]
  -------------------------------------------------------------------
                         required time                         15.044    
                         arrival time                         -10.450    
  -------------------------------------------------------------------
                         slack                                  4.594    

Slack (MET) :             4.594ns  (required time - arrival time)
  Source:                 main_inst/cubic_inst/FSM_onehot_m_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_inst/cubic_inst/addsub_b_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.202ns  (logic 1.505ns (28.933%)  route 3.697ns (71.067%))
  Logic Levels:           4  (CARRY4=1 LUT4=1 LUT5=2)
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.249ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.646     5.249    main_inst/cubic_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y94          FDSE                                         r  main_inst/cubic_inst/FSM_onehot_m_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y94          FDSE (Prop_fdse_C_Q)         0.518     5.767 r  main_inst/cubic_inst/FSM_onehot_m_reg[0]/Q
                         net (fo=22, routed)          1.287     7.054    main_inst/addsub_inst/m__0[0]
    SLICE_X2Y95          LUT5 (Prop_lut5_I2_O)        0.150     7.204 r  main_inst/addsub_inst/addsub_b[7]_i_2/O
                         net (fo=2, routed)           0.468     7.672    main_inst/cubic_inst/addsub_b_reg[7]_1
    SLICE_X2Y95          LUT4 (Prop_lut4_I1_O)        0.328     8.000 r  main_inst/cubic_inst/y1_carry_i_1/O
                         net (fo=1, routed)           0.340     8.340    main_inst/cubic_inst/y1_carry_i_1_n_0
    SLICE_X3Y94          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     8.725 r  main_inst/cubic_inst/y1_carry/CO[3]
                         net (fo=3, routed)           0.858     9.583    main_inst/cubic_inst/mult_inst/CO[0]
    SLICE_X9Y94          LUT5 (Prop_lut5_I3_O)        0.124     9.707 r  main_inst/cubic_inst/mult_inst/addsub_a[7]_i_1/O
                         net (fo=17, routed)          0.744    10.450    main_inst/cubic_inst/mult_inst_n_1
    SLICE_X4Y93          FDRE                                         r  main_inst/cubic_inst/addsub_b_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.603    15.026    main_inst/cubic_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y93          FDRE                                         r  main_inst/cubic_inst/addsub_b_reg[2]/C
                         clock pessimism              0.259    15.285    
                         clock uncertainty           -0.035    15.249    
    SLICE_X4Y93          FDRE (Setup_fdre_C_CE)      -0.205    15.044    main_inst/cubic_inst/addsub_b_reg[2]
  -------------------------------------------------------------------
                         required time                         15.044    
                         arrival time                         -10.450    
  -------------------------------------------------------------------
                         slack                                  4.594    

Slack (MET) :             4.594ns  (required time - arrival time)
  Source:                 main_inst/cubic_inst/FSM_onehot_m_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_inst/cubic_inst/addsub_mode_reg/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.202ns  (logic 1.505ns (28.933%)  route 3.697ns (71.067%))
  Logic Levels:           4  (CARRY4=1 LUT4=1 LUT5=2)
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.249ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.646     5.249    main_inst/cubic_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y94          FDSE                                         r  main_inst/cubic_inst/FSM_onehot_m_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y94          FDSE (Prop_fdse_C_Q)         0.518     5.767 r  main_inst/cubic_inst/FSM_onehot_m_reg[0]/Q
                         net (fo=22, routed)          1.287     7.054    main_inst/addsub_inst/m__0[0]
    SLICE_X2Y95          LUT5 (Prop_lut5_I2_O)        0.150     7.204 r  main_inst/addsub_inst/addsub_b[7]_i_2/O
                         net (fo=2, routed)           0.468     7.672    main_inst/cubic_inst/addsub_b_reg[7]_1
    SLICE_X2Y95          LUT4 (Prop_lut4_I1_O)        0.328     8.000 r  main_inst/cubic_inst/y1_carry_i_1/O
                         net (fo=1, routed)           0.340     8.340    main_inst/cubic_inst/y1_carry_i_1_n_0
    SLICE_X3Y94          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     8.725 r  main_inst/cubic_inst/y1_carry/CO[3]
                         net (fo=3, routed)           0.858     9.583    main_inst/cubic_inst/mult_inst/CO[0]
    SLICE_X9Y94          LUT5 (Prop_lut5_I3_O)        0.124     9.707 r  main_inst/cubic_inst/mult_inst/addsub_a[7]_i_1/O
                         net (fo=17, routed)          0.744    10.450    main_inst/cubic_inst/mult_inst_n_1
    SLICE_X4Y93          FDRE                                         r  main_inst/cubic_inst/addsub_mode_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.603    15.026    main_inst/cubic_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y93          FDRE                                         r  main_inst/cubic_inst/addsub_mode_reg/C
                         clock pessimism              0.259    15.285    
                         clock uncertainty           -0.035    15.249    
    SLICE_X4Y93          FDRE (Setup_fdre_C_CE)      -0.205    15.044    main_inst/cubic_inst/addsub_mode_reg
  -------------------------------------------------------------------
                         required time                         15.044    
                         arrival time                         -10.450    
  -------------------------------------------------------------------
                         slack                                  4.594    

Slack (MET) :             4.710ns  (required time - arrival time)
  Source:                 main_inst/cubic_inst/FSM_onehot_m_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_inst/cubic_inst/state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.260ns  (logic 1.629ns (30.968%)  route 3.631ns (69.032%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.947ns = ( 14.947 - 10.000 ) 
    Source Clock Delay      (SCD):    5.249ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.646     5.249    main_inst/cubic_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y94          FDSE                                         r  main_inst/cubic_inst/FSM_onehot_m_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y94          FDSE (Prop_fdse_C_Q)         0.518     5.767 r  main_inst/cubic_inst/FSM_onehot_m_reg[0]/Q
                         net (fo=22, routed)          1.287     7.054    main_inst/addsub_inst/m__0[0]
    SLICE_X2Y95          LUT5 (Prop_lut5_I2_O)        0.150     7.204 r  main_inst/addsub_inst/addsub_b[7]_i_2/O
                         net (fo=2, routed)           0.468     7.672    main_inst/cubic_inst/addsub_b_reg[7]_1
    SLICE_X2Y95          LUT4 (Prop_lut4_I1_O)        0.328     8.000 r  main_inst/cubic_inst/y1_carry_i_1/O
                         net (fo=1, routed)           0.340     8.340    main_inst/cubic_inst/y1_carry_i_1_n_0
    SLICE_X3Y94          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     8.725 r  main_inst/cubic_inst/y1_carry/CO[3]
                         net (fo=3, routed)           1.017     9.742    main_inst/cubic_inst/mult_inst/CO[0]
    SLICE_X8Y93          LUT6 (Prop_lut6_I3_O)        0.124     9.866 r  main_inst/cubic_inst/mult_inst/state[2]_i_2/O
                         net (fo=3, routed)           0.519    10.385    main_inst/cubic_inst/state__0
    SLICE_X9Y93          LUT6 (Prop_lut6_I4_O)        0.124    10.509 r  main_inst/cubic_inst/state[2]_i_1/O
                         net (fo=1, routed)           0.000    10.509    main_inst/cubic_inst/state[2]_i_1_n_0
    SLICE_X9Y93          FDRE                                         r  main_inst/cubic_inst/state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.524    14.947    main_inst/cubic_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y93          FDRE                                         r  main_inst/cubic_inst/state_reg[2]/C
                         clock pessimism              0.277    15.224    
                         clock uncertainty           -0.035    15.188    
    SLICE_X9Y93          FDRE (Setup_fdre_C_D)        0.031    15.219    main_inst/cubic_inst/state_reg[2]
  -------------------------------------------------------------------
                         required time                         15.219    
                         arrival time                         -10.509    
  -------------------------------------------------------------------
                         slack                                  4.710    

Slack (MET) :             4.737ns  (required time - arrival time)
  Source:                 main_inst/cubic_inst/FSM_onehot_m_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_inst/cubic_inst/addsub_a_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.059ns  (logic 1.505ns (29.751%)  route 3.554ns (70.249%))
  Logic Levels:           4  (CARRY4=1 LUT4=1 LUT5=2)
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.249ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.646     5.249    main_inst/cubic_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y94          FDSE                                         r  main_inst/cubic_inst/FSM_onehot_m_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y94          FDSE (Prop_fdse_C_Q)         0.518     5.767 r  main_inst/cubic_inst/FSM_onehot_m_reg[0]/Q
                         net (fo=22, routed)          1.287     7.054    main_inst/addsub_inst/m__0[0]
    SLICE_X2Y95          LUT5 (Prop_lut5_I2_O)        0.150     7.204 r  main_inst/addsub_inst/addsub_b[7]_i_2/O
                         net (fo=2, routed)           0.468     7.672    main_inst/cubic_inst/addsub_b_reg[7]_1
    SLICE_X2Y95          LUT4 (Prop_lut4_I1_O)        0.328     8.000 r  main_inst/cubic_inst/y1_carry_i_1/O
                         net (fo=1, routed)           0.340     8.340    main_inst/cubic_inst/y1_carry_i_1_n_0
    SLICE_X3Y94          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     8.725 r  main_inst/cubic_inst/y1_carry/CO[3]
                         net (fo=3, routed)           0.858     9.583    main_inst/cubic_inst/mult_inst/CO[0]
    SLICE_X9Y94          LUT5 (Prop_lut5_I3_O)        0.124     9.707 r  main_inst/cubic_inst/mult_inst/addsub_a[7]_i_1/O
                         net (fo=17, routed)          0.601    10.307    main_inst/cubic_inst/mult_inst_n_1
    SLICE_X4Y95          FDRE                                         r  main_inst/cubic_inst/addsub_a_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.603    15.026    main_inst/cubic_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y95          FDRE                                         r  main_inst/cubic_inst/addsub_a_reg[7]/C
                         clock pessimism              0.259    15.285    
                         clock uncertainty           -0.035    15.249    
    SLICE_X4Y95          FDRE (Setup_fdre_C_CE)      -0.205    15.044    main_inst/cubic_inst/addsub_a_reg[7]
  -------------------------------------------------------------------
                         required time                         15.044    
                         arrival time                         -10.307    
  -------------------------------------------------------------------
                         slack                                  4.737    

Slack (MET) :             4.737ns  (required time - arrival time)
  Source:                 main_inst/cubic_inst/FSM_onehot_m_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_inst/cubic_inst/addsub_b_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.059ns  (logic 1.505ns (29.751%)  route 3.554ns (70.249%))
  Logic Levels:           4  (CARRY4=1 LUT4=1 LUT5=2)
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.249ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.646     5.249    main_inst/cubic_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y94          FDSE                                         r  main_inst/cubic_inst/FSM_onehot_m_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y94          FDSE (Prop_fdse_C_Q)         0.518     5.767 r  main_inst/cubic_inst/FSM_onehot_m_reg[0]/Q
                         net (fo=22, routed)          1.287     7.054    main_inst/addsub_inst/m__0[0]
    SLICE_X2Y95          LUT5 (Prop_lut5_I2_O)        0.150     7.204 r  main_inst/addsub_inst/addsub_b[7]_i_2/O
                         net (fo=2, routed)           0.468     7.672    main_inst/cubic_inst/addsub_b_reg[7]_1
    SLICE_X2Y95          LUT4 (Prop_lut4_I1_O)        0.328     8.000 r  main_inst/cubic_inst/y1_carry_i_1/O
                         net (fo=1, routed)           0.340     8.340    main_inst/cubic_inst/y1_carry_i_1_n_0
    SLICE_X3Y94          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     8.725 r  main_inst/cubic_inst/y1_carry/CO[3]
                         net (fo=3, routed)           0.858     9.583    main_inst/cubic_inst/mult_inst/CO[0]
    SLICE_X9Y94          LUT5 (Prop_lut5_I3_O)        0.124     9.707 r  main_inst/cubic_inst/mult_inst/addsub_a[7]_i_1/O
                         net (fo=17, routed)          0.601    10.307    main_inst/cubic_inst/mult_inst_n_1
    SLICE_X4Y95          FDRE                                         r  main_inst/cubic_inst/addsub_b_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.603    15.026    main_inst/cubic_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y95          FDRE                                         r  main_inst/cubic_inst/addsub_b_reg[1]/C
                         clock pessimism              0.259    15.285    
                         clock uncertainty           -0.035    15.249    
    SLICE_X4Y95          FDRE (Setup_fdre_C_CE)      -0.205    15.044    main_inst/cubic_inst/addsub_b_reg[1]
  -------------------------------------------------------------------
                         required time                         15.044    
                         arrival time                         -10.307    
  -------------------------------------------------------------------
                         slack                                  4.737    

Slack (MET) :             4.737ns  (required time - arrival time)
  Source:                 main_inst/cubic_inst/FSM_onehot_m_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_inst/cubic_inst/addsub_b_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.059ns  (logic 1.505ns (29.751%)  route 3.554ns (70.249%))
  Logic Levels:           4  (CARRY4=1 LUT4=1 LUT5=2)
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.249ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.646     5.249    main_inst/cubic_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y94          FDSE                                         r  main_inst/cubic_inst/FSM_onehot_m_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y94          FDSE (Prop_fdse_C_Q)         0.518     5.767 r  main_inst/cubic_inst/FSM_onehot_m_reg[0]/Q
                         net (fo=22, routed)          1.287     7.054    main_inst/addsub_inst/m__0[0]
    SLICE_X2Y95          LUT5 (Prop_lut5_I2_O)        0.150     7.204 r  main_inst/addsub_inst/addsub_b[7]_i_2/O
                         net (fo=2, routed)           0.468     7.672    main_inst/cubic_inst/addsub_b_reg[7]_1
    SLICE_X2Y95          LUT4 (Prop_lut4_I1_O)        0.328     8.000 r  main_inst/cubic_inst/y1_carry_i_1/O
                         net (fo=1, routed)           0.340     8.340    main_inst/cubic_inst/y1_carry_i_1_n_0
    SLICE_X3Y94          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     8.725 r  main_inst/cubic_inst/y1_carry/CO[3]
                         net (fo=3, routed)           0.858     9.583    main_inst/cubic_inst/mult_inst/CO[0]
    SLICE_X9Y94          LUT5 (Prop_lut5_I3_O)        0.124     9.707 r  main_inst/cubic_inst/mult_inst/addsub_a[7]_i_1/O
                         net (fo=17, routed)          0.601    10.307    main_inst/cubic_inst/mult_inst_n_1
    SLICE_X4Y95          FDRE                                         r  main_inst/cubic_inst/addsub_b_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.603    15.026    main_inst/cubic_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y95          FDRE                                         r  main_inst/cubic_inst/addsub_b_reg[4]/C
                         clock pessimism              0.259    15.285    
                         clock uncertainty           -0.035    15.249    
    SLICE_X4Y95          FDRE (Setup_fdre_C_CE)      -0.205    15.044    main_inst/cubic_inst/addsub_b_reg[4]
  -------------------------------------------------------------------
                         required time                         15.044    
                         arrival time                         -10.307    
  -------------------------------------------------------------------
                         slack                                  4.737    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 main_inst/sqrt_inst/x_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_inst/sqrt_inst/addsub_a_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.222%)  route 0.119ns (45.778%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.603     1.522    main_inst/sqrt_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y92          FDRE                                         r  main_inst/sqrt_inst/x_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y92          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  main_inst/sqrt_inst/x_reg[7]/Q
                         net (fo=3, routed)           0.119     1.782    main_inst/sqrt_inst/x_reg_n_0_[7]
    SLICE_X3Y91          FDRE                                         r  main_inst/sqrt_inst/addsub_a_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.876     2.041    main_inst/sqrt_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y91          FDRE                                         r  main_inst/sqrt_inst/addsub_a_reg[7]/C
                         clock pessimism             -0.502     1.538    
    SLICE_X3Y91          FDRE (Hold_fdre_C_D)         0.072     1.610    main_inst/sqrt_inst/addsub_a_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.782    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 main_inst/cubic_inst/y_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_inst/cubic_inst/mult_inst/b_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.141ns (50.308%)  route 0.139ns (49.692%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.603     1.522    main_inst/cubic_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y94          FDRE                                         r  main_inst/cubic_inst/y_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y94          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  main_inst/cubic_inst/y_reg[0]/Q
                         net (fo=3, routed)           0.139     1.803    main_inst/cubic_inst/mult_inst/Q[0]
    SLICE_X7Y96          FDRE                                         r  main_inst/cubic_inst/mult_inst/b_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.874     2.039    main_inst/cubic_inst/mult_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y96          FDRE                                         r  main_inst/cubic_inst/mult_inst/b_reg[1]/C
                         clock pessimism             -0.500     1.538    
    SLICE_X7Y96          FDRE (Hold_fdre_C_D)         0.070     1.608    main_inst/cubic_inst/mult_inst/b_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 main_inst/cubic_inst/y_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_inst/cubic_inst/y_bo_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.186ns (55.972%)  route 0.146ns (44.028%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.603     1.522    main_inst/cubic_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y94          FDRE                                         r  main_inst/cubic_inst/y_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y94          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  main_inst/cubic_inst/y_reg[1]/Q
                         net (fo=3, routed)           0.146     1.810    main_inst/cubic_inst/a_bi[2]
    SLICE_X6Y93          LUT5 (Prop_lut5_I0_O)        0.045     1.855 r  main_inst/cubic_inst/y_bo[1]_i_1/O
                         net (fo=1, routed)           0.000     1.855    main_inst/cubic_inst/y_bo[1]_i_1_n_0
    SLICE_X6Y93          FDRE                                         r  main_inst/cubic_inst/y_bo_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.874     2.039    main_inst/cubic_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y93          FDRE                                         r  main_inst/cubic_inst/y_bo_reg[1]/C
                         clock pessimism             -0.500     1.538    
    SLICE_X6Y93          FDRE (Hold_fdre_C_D)         0.121     1.659    main_inst/cubic_inst/y_bo_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.659    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 main_inst/FSM_onehot_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_inst/FSM_onehot_state_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (52.082%)  route 0.130ns (47.918%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.604     1.523    main_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y93          FDRE                                         r  main_inst/FSM_onehot_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y93          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  main_inst/FSM_onehot_state_reg[3]/Q
                         net (fo=2, routed)           0.130     1.794    main_inst/FSM_onehot_state_reg_n_0_[3]
    SLICE_X0Y93          FDSE                                         r  main_inst/FSM_onehot_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.877     2.042    main_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y93          FDSE                                         r  main_inst/FSM_onehot_state_reg[0]/C
                         clock pessimism             -0.518     1.523    
    SLICE_X0Y93          FDSE (Hold_fdse_C_D)         0.070     1.593    main_inst/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.794    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 main_inst/sqrt_inst/m_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_inst/sqrt_inst/addsub_b_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.350%)  route 0.122ns (39.650%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.602     1.521    main_inst/sqrt_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y91          FDSE                                         r  main_inst/sqrt_inst/m_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y91          FDSE (Prop_fdse_C_Q)         0.141     1.662 r  main_inst/sqrt_inst/m_reg[6]/Q
                         net (fo=7, routed)           0.122     1.785    main_inst/sqrt_inst/m_reg_n_0_[6]
    SLICE_X4Y91          LUT2 (Prop_lut2_I1_O)        0.045     1.830 r  main_inst/sqrt_inst/addsub_b[6]_i_1__0/O
                         net (fo=1, routed)           0.000     1.830    main_inst/sqrt_inst/b[6]
    SLICE_X4Y91          FDRE                                         r  main_inst/sqrt_inst/addsub_b_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.873     2.038    main_inst/sqrt_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y91          FDRE                                         r  main_inst/sqrt_inst/addsub_b_reg[6]/C
                         clock pessimism             -0.503     1.534    
    SLICE_X4Y91          FDRE (Hold_fdre_C_D)         0.092     1.626    main_inst/sqrt_inst/addsub_b_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 main_inst/cubic_inst/mult_inst/y_bo_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_inst/cubic_inst/addsub_b_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.186ns (59.501%)  route 0.127ns (40.499%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.603     1.522    main_inst/cubic_inst/mult_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y96          FDRE                                         r  main_inst/cubic_inst/mult_inst/y_bo_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y96          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  main_inst/cubic_inst/mult_inst/y_bo_reg[4]/Q
                         net (fo=2, routed)           0.127     1.790    main_inst/cubic_inst/mult_inst/y_bo[4]
    SLICE_X4Y95          LUT6 (Prop_lut6_I5_O)        0.045     1.835 r  main_inst/cubic_inst/mult_inst/addsub_b[4]_i_1/O
                         net (fo=1, routed)           0.000     1.835    main_inst/cubic_inst/mult_inst_n_5
    SLICE_X4Y95          FDRE                                         r  main_inst/cubic_inst/addsub_b_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.874     2.039    main_inst/cubic_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y95          FDRE                                         r  main_inst/cubic_inst/addsub_b_reg[4]/C
                         clock pessimism             -0.500     1.538    
    SLICE_X4Y95          FDRE (Hold_fdre_C_D)         0.092     1.630    main_inst/cubic_inst/addsub_b_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.630    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 main_inst/cubic_inst/mult_inst/y_bo_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_inst/cubic_inst/addsub_b_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.186ns (58.920%)  route 0.130ns (41.080%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.603     1.522    main_inst/cubic_inst/mult_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y96          FDRE                                         r  main_inst/cubic_inst/mult_inst/y_bo_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y96          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  main_inst/cubic_inst/mult_inst/y_bo_reg[3]/Q
                         net (fo=2, routed)           0.130     1.793    main_inst/cubic_inst/mult_inst/y_bo[3]
    SLICE_X4Y94          LUT5 (Prop_lut5_I4_O)        0.045     1.838 r  main_inst/cubic_inst/mult_inst/addsub_b[3]_i_1/O
                         net (fo=1, routed)           0.000     1.838    main_inst/cubic_inst/mult_inst_n_6
    SLICE_X4Y94          FDRE                                         r  main_inst/cubic_inst/addsub_b_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.874     2.039    main_inst/cubic_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y94          FDRE                                         r  main_inst/cubic_inst/addsub_b_reg[3]/C
                         clock pessimism             -0.500     1.538    
    SLICE_X4Y94          FDRE (Hold_fdre_C_D)         0.092     1.630    main_inst/cubic_inst/addsub_b_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.630    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 main_inst/sqrt_inst/x_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_inst/sqrt_inst/addsub_a_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.164ns (56.232%)  route 0.128ns (43.768%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.603     1.522    main_inst/sqrt_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y91          FDRE                                         r  main_inst/sqrt_inst/x_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y91          FDRE (Prop_fdre_C_Q)         0.164     1.686 r  main_inst/sqrt_inst/x_reg[6]/Q
                         net (fo=3, routed)           0.128     1.814    main_inst/sqrt_inst/x_reg_n_0_[6]
    SLICE_X3Y91          FDRE                                         r  main_inst/sqrt_inst/addsub_a_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.876     2.041    main_inst/sqrt_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y91          FDRE                                         r  main_inst/sqrt_inst/addsub_a_reg[6]/C
                         clock pessimism             -0.505     1.535    
    SLICE_X3Y91          FDRE (Hold_fdre_C_D)         0.070     1.605    main_inst/sqrt_inst/addsub_a_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 main_inst/cubic_inst/mult_inst/y_bo_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_inst/cubic_inst/addsub_b_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.186ns (58.800%)  route 0.130ns (41.200%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.603     1.522    main_inst/cubic_inst/mult_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y96          FDRE                                         r  main_inst/cubic_inst/mult_inst/y_bo_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y96          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  main_inst/cubic_inst/mult_inst/y_bo_reg[1]/Q
                         net (fo=2, routed)           0.130     1.794    main_inst/cubic_inst/mult_inst/y_bo[1]
    SLICE_X4Y95          LUT5 (Prop_lut5_I4_O)        0.045     1.839 r  main_inst/cubic_inst/mult_inst/addsub_b[1]_i_1/O
                         net (fo=1, routed)           0.000     1.839    main_inst/cubic_inst/mult_inst_n_8
    SLICE_X4Y95          FDRE                                         r  main_inst/cubic_inst/addsub_b_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.874     2.039    main_inst/cubic_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y95          FDRE                                         r  main_inst/cubic_inst/addsub_b_reg[1]/C
                         clock pessimism             -0.500     1.538    
    SLICE_X4Y95          FDRE (Hold_fdre_C_D)         0.091     1.629    main_inst/cubic_inst/addsub_b_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 main_inst/sqrt_inst/x_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_inst/sqrt_inst/addsub_a_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.141ns (43.257%)  route 0.185ns (56.743%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.603     1.522    main_inst/sqrt_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y92          FDRE                                         r  main_inst/sqrt_inst/x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y92          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  main_inst/sqrt_inst/x_reg[1]/Q
                         net (fo=3, routed)           0.185     1.848    main_inst/sqrt_inst/x_reg_n_0_[1]
    SLICE_X4Y90          FDRE                                         r  main_inst/sqrt_inst/addsub_a_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.873     2.038    main_inst/sqrt_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y90          FDRE                                         r  main_inst/sqrt_inst/addsub_a_reg[1]/C
                         clock pessimism             -0.479     1.558    
    SLICE_X4Y90          FDRE (Hold_fdre_C_D)         0.075     1.633    main_inst/sqrt_inst/addsub_a_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.633    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  0.215    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X8Y94     main_inst/cubic_inst/FSM_onehot_m_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y94     main_inst/cubic_inst/FSM_onehot_m_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y94     main_inst/cubic_inst/FSM_onehot_m_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y95     main_inst/cubic_inst/addsub_a_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y93     main_inst/cubic_inst/addsub_b_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y95     main_inst/cubic_inst/addsub_b_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y93     main_inst/cubic_inst/addsub_b_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y94     main_inst/cubic_inst/addsub_b_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y95     main_inst/cubic_inst/addsub_b_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y95     main_inst/cubic_inst/addsub_a_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y93     main_inst/cubic_inst/addsub_b_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y95     main_inst/cubic_inst/addsub_b_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y93     main_inst/cubic_inst/addsub_b_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y94     main_inst/cubic_inst/addsub_b_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y95     main_inst/cubic_inst/addsub_b_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y94     main_inst/cubic_inst/addsub_b_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y95     main_inst/cubic_inst/addsub_b_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y95     main_inst/cubic_inst/addsub_b_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y93     main_inst/cubic_inst/addsub_mode_reg/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X8Y94     main_inst/cubic_inst/FSM_onehot_m_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y94     main_inst/cubic_inst/FSM_onehot_m_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y94     main_inst/cubic_inst/FSM_onehot_m_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y95     main_inst/cubic_inst/addsub_a_reg[7]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y95     main_inst/cubic_inst/addsub_a_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y93     main_inst/cubic_inst/addsub_b_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y93     main_inst/cubic_inst/addsub_b_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y95     main_inst/cubic_inst/addsub_b_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y95     main_inst/cubic_inst/addsub_b_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y93     main_inst/cubic_inst/addsub_b_reg[2]/C



