/*
 * Copyright Â© 2017 Intel Corporation
 *
 * Permission is hereby granted, free of charge, to any person obtaining a
 * copy of this software and associated documentation files (the "Software"),
 * to deal in the Software without restriction, including without limitation
 * the rights to use, copy, modify, merge, publish, distribute, sublicense,
 * and/or sell copies of the Software, and to permit persons to whom the
 * Software is furnished to do so, subject to the following conditions:
 *
 * The above copyright notice and this permission notice (including the next
 * paragraph) shall be included in all copies or substantial portions of the
 * Software.
 *
 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.  IN NO EVENT SHALL
 * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
 * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
 * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS
 * IN THE SOFTWARE.
 *
 */

#include <drm/drm_print.h>
#include <linux/sched/mm.h>
#include <linux/iosys-map.h>

#include <drm/drm_cache.h>

#include "display/intel_frontbuffer.h"
#include "gt/intel_flat_ppgtt_pool.h"
#include "gt/intel_gpu_commands.h"
#include "gt/intel_gt.h"
#include "gt/intel_gt_requests.h"
#include "gt/intel_ring.h"

#include "i915_debugger.h"
#include "i915_drv.h"
#include "i915_gem_clflush.h"
#include "i915_gem_context.h"
#include "i915_gem_dmabuf.h"
#include "i915_gem_lmem.h"
#include "i915_gem_mman.h"
#include "i915_gem_object.h"
#include "i915_gem_object_blt.h"
#include "i915_gem_region.h"
#include "i915_gem_vm_bind.h"
#include "i915_memcpy.h"
#include "i915_svm.h"
#include "i915_trace.h"

static struct kmem_cache *slab_objects;

static const struct drm_gem_object_funcs i915_gem_object_funcs;

unsigned int i915_gem_get_pat_index(struct drm_i915_private *i915,
				    enum i915_cache_level level)
{
	if (drm_WARN_ON(&i915->drm, level >= I915_MAX_CACHE_LEVEL))
		return 0;

	return INTEL_INFO(i915)->cachelevel_to_pat[level];
}

bool i915_gem_object_has_cache_level(const struct drm_i915_gem_object *obj,
				     enum i915_cache_level lvl)
{
	return obj->pat_index == i915_gem_get_pat_index(obj_to_i915(obj), lvl);
}

struct drm_i915_gem_object *i915_gem_object_alloc(void)
{
	struct drm_i915_gem_object *obj;

	obj = kmem_cache_zalloc(slab_objects, GFP_KERNEL);
	if (!obj)
		return NULL;
	obj->base.funcs = &i915_gem_object_funcs;

	return obj;
}

void i915_gem_object_free(struct drm_i915_gem_object *obj)
{
	return kmem_cache_free(slab_objects, obj);
}

void i915_gem_object_init(struct drm_i915_gem_object *obj,
			  const struct drm_i915_gem_object_ops *ops,
			  struct lock_class_key *key, unsigned flags)
{
	/*
	 * A gem object is embedded both in a struct ttm_buffer_object :/ and
	 * in a drm_i915_gem_object. Make sure they are aliased.
	 */
	BUILD_BUG_ON(offsetof(typeof(*obj), base) !=
		     offsetof(typeof(*obj), __do_not_access.base));

	spin_lock_init(&obj->vma.lock);
	INIT_LIST_HEAD(&obj->vma.list);

	INIT_LIST_HEAD(&obj->mm.link);
	INIT_LIST_HEAD(&obj->mm.region_link);

	INIT_LIST_HEAD(&obj->lut_list);
	spin_lock_init(&obj->lut_lock);

	INIT_LIST_HEAD(&obj->client_list);

	spin_lock_init(&obj->mmo.lock);
	obj->mmo.offsets = RB_ROOT;

	init_rcu_head(&obj->rcu);

	obj->ops = ops;
	GEM_BUG_ON(flags & ~I915_BO_ALLOC_FLAGS);
	obj->flags = flags;

	obj->mm.region = NULL;
	obj->mm.madv = I915_MADV_WILLNEED;
	INIT_RADIX_TREE(&obj->mm.get_page.radix, GFP_KERNEL | __GFP_NOWARN);
	mutex_init(&obj->mm.get_page.lock);
	INIT_RADIX_TREE(&obj->mm.get_dma_page.radix, GFP_KERNEL | __GFP_NOWARN);
	mutex_init(&obj->mm.get_dma_page.lock);
	INIT_LIST_HEAD(&obj->priv_obj_link);
}

static bool i915_gem_object_use_llc(struct drm_i915_gem_object *obj)
{
	struct drm_i915_private *i915 = to_i915(obj->base.dev);

	if (HAS_LLC(i915))
		return true;

	if (IS_DGFX(i915) && HAS_SNOOP(i915) &&
	    !i915_gem_object_is_lmem(obj))
		return true;

	return false;
}

/**
 * Mark up the object's coherency levels for a given cache_level
 * @obj: #drm_i915_gem_object
 * @cache_level: cache level
 */
void i915_gem_object_set_cache_coherency(struct drm_i915_gem_object *obj,
					 unsigned int cache_level)
{
	obj->pat_index = i915_gem_get_pat_index(obj_to_i915(obj),
						cache_level);

	if (cache_level != I915_CACHE_NONE)
		obj->cache_coherent = (I915_BO_CACHE_COHERENT_FOR_READ |
				       I915_BO_CACHE_COHERENT_FOR_WRITE);
	else if (i915_gem_object_use_llc(obj))
		obj->cache_coherent = I915_BO_CACHE_COHERENT_FOR_READ;
	else
		obj->cache_coherent = 0;

	obj->cache_dirty =
		!(obj->cache_coherent & I915_BO_CACHE_COHERENT_FOR_WRITE);
}

bool i915_gem_object_can_bypass_llc(struct drm_i915_gem_object *obj)
{
	struct drm_i915_private *i915 = to_i915(obj->base.dev);

	/*
	 * This is purely from a security perspective, so we simply don't care
	 * about non-userspace objects being able to bypass the LLC.
	 */
	if (!(obj->flags & I915_BO_ALLOC_USER))
		return false;

	/*
	 * EHL and JSL add the 'Bypass LLC' MOCS entry, which should make it
	 * possible for userspace to bypass the GTT caching bits set by the
	 * kernel, as per the given object cache_level. This is troublesome
	 * since the heavy flush we apply when first gathering the pages is
	 * skipped if the kernel thinks the object is coherent with the GPU. As
	 * a result it might be possible to bypass the cache and read the
	 * contents of the page directly, which could be stale data. If it's
	 * just a case of userspace shooting themselves in the foot then so be
	 * it, but since i915 takes the stance of always zeroing memory before
	 * handing it to userspace, we need to prevent this.
	 */
	return IS_JSL_EHL(i915);
}

bool i915_gem_object_should_migrate_smem(struct drm_i915_gem_object *obj)
{
	if (!obj->mm.n_placements || obj->mm.region->id == INTEL_REGION_SMEM)
		return false;

	/* reject migration if smem not contained in placement list */
	if (!(obj->memory_mask & BIT(INTEL_REGION_SMEM)))
		return false;

	return i915_gem_object_allows_atomic_system(obj) ||
	       i915_gem_object_test_preferred_location(obj, INTEL_REGION_SMEM);
}

bool i915_gem_object_should_migrate_lmem(struct drm_i915_gem_object *obj,
					 enum intel_region_id dst_region_id,
					 bool is_atomic_fault)
{
	if (!dst_region_id)
		return false;
	/* HW support cross-tile atomic access, so no need to
	 * migrate when object is already in lmem.
	 */
	if (is_atomic_fault && !i915_gem_object_is_lmem(obj))
		return true;

	if (i915_gem_object_allows_atomic_device(obj) &&
	    !i915_gem_object_is_lmem(obj))
		return true;

	if (i915_gem_object_test_preferred_location(obj, dst_region_id))
		return true;

	return false;
}


/* Similar to system madvise, we convert hints to stored flags */
int i915_gem_object_set_hint(struct drm_i915_gem_object *obj,
			     struct prelim_drm_i915_gem_vm_advise *args)
{
	struct intel_memory_region *region;
	int err = 0;
	u32 mask;

	/*
	 * Could treat these hints as DGFX only, but as these are hints
	 * this seems unnecessary burden for user to worry about
	 */
	i915_gem_object_lock(obj, NULL);
	switch (args->attribute) {
	case PRELIM_I915_VM_ADVISE_ATOMIC_DEVICE:
		/*
		 * if backing is not in device memory, clear mappings so that
		 * we migrate local to the GPU on the next GPU access
		 */
		if (!i915_gem_object_is_lmem(obj)) {
			err = i915_gem_object_unbind(obj, NULL,
						     I915_GEM_OBJECT_UNBIND_ACTIVE);
			if (err)
				break;
		}
		obj->mm.madv_atomic = I915_BO_ATOMIC_DEVICE;
		break;
	case PRELIM_I915_VM_ADVISE_ATOMIC_SYSTEM:
		/*
		 * clear mappings such that we will migrate local to the
		 * faulting device on the next GPU or CPU access
		 */
		if (!i915_gem_object_is_lmem(obj)) {
			err = i915_gem_object_unbind(obj, NULL,
						     I915_GEM_OBJECT_UNBIND_ACTIVE);
			if (err)
				break;
		} else {
			i915_gem_object_release_mmap(obj);
		}
		obj->mm.madv_atomic = I915_BO_ATOMIC_SYSTEM;
		break;
	case PRELIM_I915_VM_ADVISE_ATOMIC_NONE:
		obj->mm.madv_atomic = I915_BO_ATOMIC_NONE;
		break;
	case PRELIM_I915_VM_ADVISE_PREFERRED_LOCATION:
		/* MEMORY_CLASS_NONE is used to clear preferred region */
		if (args->region.memory_class == (u16)PRELIM_I915_MEMORY_CLASS_NONE) {
			obj->mm.preferred_region = NULL;
			break;
		}

		/* verify user provided region is valid */
		region = intel_memory_region_lookup(to_i915(obj->base.dev),
						    args->region.memory_class,
						    args->region.memory_instance);
		if (!region) {
			err = -EINVAL;
			break;
		}

		/* verify region is contained in object's placement list */
		mask = obj->memory_mask;
		if (!(mask & BIT(region->id))) {
			err = -EINVAL;
			break;
		}

		obj->mm.preferred_region = region;
		break;
	default:
		err = -EINVAL;
	}
	i915_gem_object_unlock(obj);

	return err;
}

static int i915_gem_open_object(struct drm_gem_object *gem, struct drm_file *file)
{
	struct drm_i915_gem_object *obj = to_intel_bo(gem);

	return i915_drm_client_add_bo_sz(file, obj);
}

static void i915_gem_close_object(struct drm_gem_object *gem, struct drm_file *file)
{
	struct drm_i915_gem_object *obj = to_intel_bo(gem);
	struct drm_i915_file_private *fpriv = file->driver_priv;
	struct i915_lut_handle bookmark = {};
	struct i915_mmap_offset *mmo, *mn;
	struct i915_lut_handle *lut, *ln;
	LIST_HEAD(close);

	i915_drm_client_del_bo_sz(file, obj);

	spin_lock(&obj->lut_lock);
	list_for_each_entry_safe(lut, ln, &obj->lut_list, obj_link) {
		struct i915_gem_context *ctx = lut->ctx;

		if (ctx && ctx->file_priv == fpriv) {
			i915_gem_context_get(ctx);
			list_move(&lut->obj_link, &close);
		}

		/* Break long locks, and carefully continue on from this spot */
		if (&ln->obj_link != &obj->lut_list) {
			list_add_tail(&bookmark.obj_link, &ln->obj_link);
			if (cond_resched_lock(&obj->lut_lock))
				list_safe_reset_next(&bookmark, ln, obj_link);
			__list_del_entry(&bookmark.obj_link);
		}
	}
	spin_unlock(&obj->lut_lock);

	spin_lock(&obj->mmo.lock);
	rbtree_postorder_for_each_entry_safe(mmo, mn, &obj->mmo.offsets, offset)
		drm_vma_node_revoke(&mmo->vma_node, file);
	spin_unlock(&obj->mmo.lock);

	list_for_each_entry_safe(lut, ln, &close, obj_link) {
		struct i915_gem_context *ctx = lut->ctx;
		struct i915_vma *vma;

		/*
		 * We allow the process to have multiple handles to the same
		 * vma, in the same fd namespace, by virtue of flink/open.
		 */

		mutex_lock(&ctx->lut_mutex);
		vma = radix_tree_delete(&ctx->handles_vma, lut->handle);
		if (vma) {
			GEM_BUG_ON(vma->obj != obj);
			GEM_BUG_ON(!atomic_read(&vma->open_count));
			i915_vma_close(vma);
		}
		mutex_unlock(&ctx->lut_mutex);

		i915_gem_context_put(lut->ctx);
		i915_lut_handle_free(lut);
		i915_gem_object_put(obj);
	}
}

void __i915_gem_free_object_rcu(struct rcu_head *head)
{
	struct drm_i915_gem_object *obj =
		container_of(head, typeof(*obj), rcu);
	struct drm_i915_private *i915 = to_i915(obj->base.dev);

	/* Reset shared reservation object */
	obj->base.resv = &obj->base._resv;
	dma_resv_fini(&obj->base._resv);
	i915_gem_object_free(obj);

	GEM_BUG_ON(!atomic_read(&i915->mm.free_count));
	atomic_dec(&i915->mm.free_count);
}

static void vma_offset_revoke_all(struct drm_vma_offset_node *node)
{
	struct drm_vma_offset_file *it, *n;

	write_lock(&node->vm_lock);

	rbtree_postorder_for_each_entry_safe(it, n, &node->vm_files, vm_rb)
		kfree(it);
	node->vm_files = RB_ROOT;

	write_unlock(&node->vm_lock);
}

void __i915_gem_object_free_mmaps(struct drm_i915_gem_object *obj)
{
	/* Skip serialisation and waking the device if known to be not used. */

	if (obj->userfault_count)
		i915_gem_object_release_mmap_gtt(obj);

	if (!RB_EMPTY_ROOT(&obj->mmo.offsets)) {
		struct i915_mmap_offset *mmo, *mn;

		i915_gem_object_release_mmap_offset(obj);

		rbtree_postorder_for_each_entry_safe(mmo, mn,
						     &obj->mmo.offsets,
						     offset) {
			vma_offset_revoke_all(&mmo->vma_node);
			drm_vma_offset_remove(obj->base.dev->vma_offset_manager,
					      &mmo->vma_node);
			kfree(mmo);
		}
		obj->mmo.offsets = RB_ROOT;
	}
}

void __i915_gem_free_object(struct drm_i915_gem_object *obj)
{
	trace_i915_gem_object_destroy(obj);

	if (!list_empty(&obj->vma.list)) {
		struct i915_vma *vma;

		/*
		 * Note that the vma keeps an object reference while
		 * it is active, so it *should* not sleep while we
		 * destroy it. Our debug code errs insits it *might*.
		 * For the moment, play along.
		 */
		spin_lock(&obj->vma.lock);
		while ((vma = list_first_entry_or_null(&obj->vma.list,
						       struct i915_vma,
						       obj_link))) {
			GEM_BUG_ON(vma->obj != obj);
			GEM_BUG_ON(!kref_read(&vma->ref));
			spin_unlock(&obj->vma.lock);

			__i915_vma_put(vma);

			spin_lock(&obj->vma.lock);
		}
		spin_unlock(&obj->vma.lock);
	}

	__i915_gem_object_free_mmaps(obj);

	GEM_BUG_ON(!list_empty(&obj->lut_list));
	GEM_BUG_ON(!list_empty(&obj->client_list));

	atomic_set(&obj->mm.pages_pin_count, 0);
	__i915_gem_object_put_pages(obj);
	GEM_BUG_ON(i915_gem_object_has_pages(obj));
	bitmap_free(obj->bit_17);

	if (obj->base.import_attach)
		drm_prime_gem_destroy(&obj->base, NULL);

	drm_gem_free_mmap_offset(&obj->base);

	if (obj->ops->release)
		obj->ops->release(obj);

	if (obj->mm.n_placements > 1)
		kfree(obj->mm.placements);

	if (obj->shares_resv_from)
		i915_vm_resv_put(obj->shares_resv_from);
}

static void __i915_gem_free_objects(struct drm_i915_private *i915,
				    struct llist_node *freed)
{
	struct drm_i915_gem_object *obj, *on;

	llist_for_each_entry_safe(obj, on, freed, freed) {
		might_sleep();
		if (obj->ops->delayed_free) {
			obj->ops->delayed_free(obj);
			continue;
		}

		spin_lock(&i915->vm_priv_obj_lock);
		if (obj->vm && obj->vm != I915_BO_INVALID_PRIV_VM)
			list_del_init(&obj->priv_obj_link);
		spin_unlock(&i915->vm_priv_obj_lock);

		__i915_gem_free_object(obj);

		/* But keep the pointer alive for RCU-protected lookups */
		call_rcu(&obj->rcu, __i915_gem_free_object_rcu);
		cond_resched();
	}
}

void i915_gem_flush_free_objects(struct drm_i915_private *i915)
{
	struct llist_node *freed = llist_del_all(&i915->mm.free_list);

	if (unlikely(freed))
		__i915_gem_free_objects(i915, freed);
}

static void __i915_gem_free_work(struct work_struct *work)
{
	struct drm_i915_private *i915 =
		container_of(work, struct drm_i915_private, mm.free_work);

	i915_gem_flush_free_objects(i915);
}

static void i915_gem_free_object(struct drm_gem_object *gem_obj)
{
	struct drm_i915_gem_object *obj = to_intel_bo(gem_obj);
	struct drm_i915_private *i915 = to_i915(obj->base.dev);

	GEM_BUG_ON(i915_gem_object_is_framebuffer(obj));

	/*
	 * If object had been swapped out, free the hidden object.
	 */
	if (obj->swapto) {
		GEM_BUG_ON(!i915->params.enable_eviction);
		i915_gem_object_put(obj->swapto);
		obj->swapto = NULL;
	}

	/*
	 * Before we free the object, make sure any pure RCU-only
	 * read-side critical sections are complete, e.g.
	 * i915_gem_busy_ioctl(). For the corresponding synchronized
	 * lookup see i915_gem_object_lookup_rcu().
	 */
	atomic_inc(&i915->mm.free_count);

	/*
	 * Since we require blocking on struct_mutex to unbind the freed
	 * object from the GPU before releasing resources back to the
	 * system, we can not do that directly from the RCU callback (which may
	 * be a softirq context), but must instead then defer that work onto a
	 * kthread. We use the RCU callback rather than move the freed object
	 * directly onto the work queue so that we can mix between using the
	 * worker and performing frees directly from subsequent allocations for
	 * crude but effective memory throttling.
	 */

	if (llist_add(&obj->freed, &i915->mm.free_list))
		queue_work(i915->wq, &i915->mm.free_work);
}

int i915_gem_object_prepare_move(struct drm_i915_gem_object *obj,
				 struct i915_gem_ww_ctx *ww)
{
	int err;

	assert_object_held(obj);

	if (obj->mm.madv != I915_MADV_WILLNEED)
		return -EINVAL;

	if (i915_gem_object_needs_bit17_swizzle(obj))
		return -EINVAL;

	if (i915_gem_object_is_framebuffer(obj))
		return -EBUSY;

	i915_gem_object_release_mmap(obj);

	GEM_BUG_ON(obj->mm.mapping);
	GEM_BUG_ON(obj->base.filp && mapping_mapped(obj->base.filp->f_mapping));

	err = i915_gem_object_wait(obj,
				   I915_WAIT_INTERRUPTIBLE |
				   I915_WAIT_ALL,
				   MAX_SCHEDULE_TIMEOUT);
	if (err)
		return err;

	return i915_gem_object_unbind(obj, ww,
				      I915_GEM_OBJECT_UNBIND_ACTIVE);
}

/**
 * i915_gem_object_can_migrate - Whether an object likely can be migrated
 *
 * @obj: The object to migrate
 * @id: The region intended to migrate to
 *
 * Check whether the object backend supports migration to the
 * given region. Note that pinning may affect the ability to migrate as
 * returned by this function.
 *
 * This function is primarily intended as a helper for checking the
 * possibility to migrate objects and might be slightly less permissive
 * than i915_gem_object_migrate() when it comes to objects with the
 * I915_BO_ALLOC_USER flag set.
 *
 * Return: true if migration is possible, false otherwise.
 */
bool i915_gem_object_can_migrate(struct drm_i915_gem_object *obj,
				 enum intel_region_id id)
{
	struct drm_i915_private *i915 = to_i915(obj->base.dev);
	unsigned int num_allowed = obj->mm.n_placements;
	struct intel_memory_region *mr;
	unsigned int i;

	GEM_BUG_ON(id >= INTEL_REGION_UNKNOWN);
	GEM_BUG_ON(obj->mm.madv != I915_MADV_WILLNEED);

	mr = i915->mm.regions[id];
	if (!mr)
		return false;

	if (obj->mm.region == mr)
		return true;

	if (num_allowed <= 1)
		return false;

	if (!i915_gem_object_evictable(obj))
		return false;

	for (i = 0; i < num_allowed; ++i) {
		if (mr == obj->mm.placements[i])
			return true;
	}

	return false;
}

int i915_gem_object_migrate(struct drm_i915_gem_object *obj,
			    struct i915_gem_ww_ctx *ww,
			    struct intel_context *ce,
			    enum intel_region_id id,
			    bool nowait)
{
	struct drm_i915_private *i915 = to_i915(obj->base.dev);
	struct drm_i915_gem_object *donor;
	struct intel_memory_region *mem;
	struct sg_table *pages = NULL;
	unsigned int page_sizes, alloc_flags;
	int err = 0;

	assert_object_held(obj);
	GEM_BUG_ON(id >= INTEL_REGION_UNKNOWN);
	GEM_BUG_ON(obj->mm.madv != I915_MADV_WILLNEED);
	if (obj->mm.region->id == id)
		return 0;

	mem = i915->mm.regions[id];
	alloc_flags = i915_modparams.force_alloc_contig & ALLOC_CONTIGUOUS_LMEM ?
		I915_BO_ALLOC_CONTIGUOUS : 0;
	donor = i915_gem_object_create_region(mem, obj->base.size, alloc_flags);
	if (IS_ERR(donor)) {
		err = PTR_ERR(donor);
		return err;
	}

	err = i915_gem_object_lock(donor, ww);
	if (err)
		goto err_put_donor;

	/* Copy backing-pages if we have to */
	if (i915_gem_object_has_pages(obj) ||
	    obj->base.filp) {
		err = i915_gem_object_ww_copy_blt(obj, donor, ww, ce, nowait);
		if (err)
			goto unlock_donor;

		/*
		 * Occasionally i915_gem_object_wait() called inside
		 * i915_gem_object_set_to_cpu_domain() get interrupted
		 * and return -ERESTARTSYS, this will make migration
		 * operation fail. So adding a non-interruptible wait
		 * before changing the object domain.
		 */
		err = i915_gem_object_wait(donor, 0, MAX_SCHEDULE_TIMEOUT);
		if (err)
			goto unlock_donor;
	}

	err = i915_gem_object_set_to_cpu_domain(donor, false);
	if (err)
		goto unlock_donor;

	intel_gt_retire_requests(to_gt(i915));

	i915_gem_object_unbind(donor, ww, 0);
	err = i915_gem_object_unbind(obj, ww, nowait ? I915_GEM_OBJECT_UNBIND_ACTIVE
				     : 0);
	if (err)
		goto unlock_donor;

	trace_i915_gem_object_migrate(obj, id);
	pages = __i915_gem_object_unset_pages(obj);
	if (pages)
		GEM_WARN_ON(obj->ops->put_pages(obj, pages));

	page_sizes = donor->mm.page_sizes.phys;
	pages = __i915_gem_object_unset_pages(donor);

	if (obj->ops->release)
		obj->ops->release(obj);

	/* We need still need a little special casing for shmem */
	if (obj->base.filp)
		fput(fetch_and_zero(&obj->base.filp));
	else if (donor->base.filp) {
		atomic_long_inc(&donor->base.filp->f_count);
		obj->base.filp = donor->base.filp;
	}

	obj->base.size = donor->base.size;
	obj->mm.region = intel_memory_region_get(mem);
	obj->flags = donor->flags;
	obj->ops = donor->ops;
	obj->pat_index = donor->pat_index;
	obj->cache_coherent = donor->cache_coherent;
	obj->cache_dirty = donor->cache_dirty;

	list_replace_init(&donor->mm.blocks, &obj->mm.blocks);

	/* set pages after migrated */
	if (pages)
		__i915_gem_object_set_pages(obj, pages, page_sizes);

	GEM_BUG_ON(i915_gem_object_has_pages(donor));
	GEM_BUG_ON(i915_gem_object_has_pinned_pages(donor));
unlock_donor:
	i915_gem_ww_unlock_single(donor);
err_put_donor:
	i915_gem_object_put(donor);

	return err;
}

struct object_memcpy_info {
	struct drm_i915_gem_object *obj;
	intel_wakeref_t wakeref;
	bool write;
	int clflush;
	struct page *page;
	struct iosys_map map;
	struct iosys_map *(*get_map)(struct object_memcpy_info *info,
			   unsigned long idx);
	void (*put_map)(struct object_memcpy_info *info);
};

static struct iosys_map *
lmem_get_map(struct object_memcpy_info *info, unsigned long idx)
{
	void __iomem *vaddr;

	vaddr = i915_gem_object_lmem_io_map_page(info->obj, idx);
	iosys_map_set_vaddr_iomem(&info->map, vaddr);

	return &info->map;
}

static void lmem_put_map(struct object_memcpy_info *info)
{
	io_mapping_unmap(info->map.vaddr_iomem);
}

static struct iosys_map *
smem_get_map(struct object_memcpy_info *info, unsigned long idx)
{
	void *vaddr;

	info->page = i915_gem_object_get_page(info->obj, idx);
	vaddr = kmap(info->page);
	iosys_map_set_vaddr(&info->map, vaddr);
	if (info->clflush & CLFLUSH_BEFORE)
		drm_clflush_virt_range(info->map.vaddr, PAGE_SIZE);
	return &info->map;
}

static void smem_put_map(struct object_memcpy_info *info)
{
	if (info->clflush & CLFLUSH_AFTER)
		drm_clflush_virt_range(info->map.vaddr, PAGE_SIZE);
	kunmap(info->page);
}

static int
i915_gem_object_prepare_memcpy(struct drm_i915_gem_object *obj,
			       struct object_memcpy_info *info,
			       bool write)
{
	struct drm_i915_private *i915 = to_i915(obj->base.dev);
	int ret;

	assert_object_held(obj);
	ret = i915_gem_object_wait(obj,
				   I915_WAIT_INTERRUPTIBLE,
				   MAX_SCHEDULE_TIMEOUT);
	if (ret)
		return ret;

	ret = i915_gem_object_pin_pages(obj);
	if (ret)
		return ret;

	if (i915_gem_object_is_lmem(obj)) {
		ret = i915_gem_object_set_to_wc_domain(obj, write);
		if (!ret) {
			info->wakeref =
				intel_runtime_pm_get(&i915->runtime_pm);
			info->get_map = lmem_get_map;
			info->put_map = lmem_put_map;
		}
	} else {
		if (write)
			ret = i915_gem_object_prepare_write(obj,
							    &info->clflush);
		else
			ret = i915_gem_object_prepare_read(obj,
							   &info->clflush);

		if (!ret) {
			i915_gem_object_finish_access(obj);
			info->get_map = smem_get_map;
			info->put_map = smem_put_map;
		}
	}

	if (!ret) {
		info->obj = obj;
		info->write = write;
	} else {
		i915_gem_object_unpin_pages(obj);
	}

	return ret;
}

static void
i915_gem_object_finish_memcpy(struct object_memcpy_info *info)
{
	struct drm_i915_private *i915 = to_i915(info->obj->base.dev);

	if (i915_gem_object_is_lmem(info->obj)) {
		intel_runtime_pm_put(&i915->runtime_pm, info->wakeref);
	} else {
		if (info->write) {
			i915_gem_object_flush_frontbuffer(info->obj,
							  ORIGIN_CPU);
			info->obj->mm.dirty = true;
		}
	}
	i915_gem_object_unpin_pages(info->obj);
}

int i915_gem_object_memcpy(struct drm_i915_gem_object *dst,
			   struct drm_i915_gem_object *src)
{
	struct object_memcpy_info sinfo, dinfo;
	struct iosys_map *smap, *dmap;
	unsigned long npages;
	int i, ret;

	ret = i915_gem_object_prepare_memcpy(src, &sinfo, false);
	if (ret)
		return ret;

	ret = i915_gem_object_prepare_memcpy(dst, &dinfo, true);
	if (ret)
		goto finish_src;

	npages = min(src->base.size, dst->base.size) / PAGE_SIZE;
	for (i = 0; i < npages; i++) {
		smap = sinfo.get_map(&sinfo, i);
		dmap = dinfo.get_map(&dinfo, i);

		i915_memcpy_iosys_map(dmap, smap, PAGE_SIZE);

		dinfo.put_map(&dinfo);
		sinfo.put_map(&sinfo);

		cond_resched();
	}

	i915_gem_object_finish_memcpy(&dinfo);
finish_src:
	i915_gem_object_finish_memcpy(&sinfo);

	return ret;
}

void __i915_gem_object_flush_frontbuffer(struct drm_i915_gem_object *obj,
					 enum fb_op_origin origin)
{
	struct intel_frontbuffer *front;

	front = __intel_frontbuffer_get(obj);
	if (front) {
		intel_frontbuffer_flush(front, origin);
		intel_frontbuffer_put(front);
	}
}

void __i915_gem_object_invalidate_frontbuffer(struct drm_i915_gem_object *obj,
					      enum fb_op_origin origin)
{
	struct intel_frontbuffer *front;

	front = __intel_frontbuffer_get(obj);
	if (front) {
		intel_frontbuffer_invalidate(front, origin);
		intel_frontbuffer_put(front);
	}
}

static void
i915_gem_object_read_from_page_kmap(struct drm_i915_gem_object *obj, u64 offset, void *dst, int size)
{
	pgoff_t idx = offset >> PAGE_SHIFT;
	void *src_map;
	void *src_ptr;

	src_map = kmap_atomic(i915_gem_object_get_page(obj, idx));

	src_ptr = src_map + offset_in_page(offset);
	if (!(obj->cache_coherent & I915_BO_CACHE_COHERENT_FOR_READ))
		drm_clflush_virt_range(src_ptr, size);
	memcpy(dst, src_ptr, size);

	kunmap_atomic(src_map);
}

static void
i915_gem_object_read_from_page_iomap(struct drm_i915_gem_object *obj, u64 offset, void *dst, int size)
{
	pgoff_t idx = offset >> PAGE_SHIFT;
	dma_addr_t dma = i915_gem_object_get_dma_address(obj, idx);
	void __iomem *src_map;
	void __iomem *src_ptr;

	src_map = io_mapping_map_wc(&obj->mm.region->iomap,
				    dma - obj->mm.region->region.start,
				    PAGE_SIZE);

	src_ptr = src_map + offset_in_page(offset);
	if (!i915_memcpy_from_wc(dst, (void __force *)src_ptr, size))
		memcpy_fromio(dst, src_ptr, size);

	io_mapping_unmap(src_map);
}

/**
 * i915_gem_object_read_from_page - read data from the page of a GEM object
 * @obj: GEM object to read from
 * @offset: offset within the object
 * @dst: buffer to store the read data
 * @size: size to read
 *
 * Reads data from @obj at the specified offset. The requested region to read
 * from can't cross a page boundary. The caller must ensure that @obj pages
 * are pinned and that @obj is synced wrt. any related writes.
 *
 * Returns 0 on success or -ENODEV if the type of @obj's backing store is
 * unsupported.
 */
int i915_gem_object_read_from_page(struct drm_i915_gem_object *obj, u64 offset, void *dst, int size)
{
	GEM_BUG_ON(overflows_type(offset >> PAGE_SHIFT, pgoff_t));
	GEM_BUG_ON(offset >= obj->base.size);
	GEM_BUG_ON(offset_in_page(offset) > PAGE_SIZE - size);
	GEM_BUG_ON(!i915_gem_object_has_pinned_pages(obj));

	if (i915_gem_object_has_struct_page(obj))
		i915_gem_object_read_from_page_kmap(obj, offset, dst, size);
	else if (i915_gem_object_has_iomem(obj))
		i915_gem_object_read_from_page_iomap(obj, offset, dst, size);
	else
		return -ENODEV;

	return 0;
}

/**
 * i915_gem_object_evictable - Whether object is likely evictable after unbind.
 * @obj: The object to check
 *
 * This function checks whether the object is likely unvictable after unbind.
 * If the object is not locked when checking, the result is only advisory.
 * If the object is locked when checking, and the function returns true,
 * then an eviction should indeed be possible. But since unlocked vma
 * unpinning and unbinding is currently possible, the object can actually
 * become evictable even if this function returns false.
 *
 * Return: true if the object may be evictable. False otherwise.
 */
bool i915_gem_object_evictable(struct drm_i915_gem_object *obj)
{
	struct i915_vma *vma;
	int pin_count = atomic_read(&obj->mm.pages_pin_count);

	if (!pin_count)
		return true;

	spin_lock(&obj->vma.lock);
	list_for_each_entry(vma, &obj->vma.list, obj_link) {
		if (i915_vma_is_pinned(vma)) {
			spin_unlock(&obj->vma.lock);
			return false;
		}
		if (atomic_read(&vma->pages_count))
			pin_count--;
	}
	spin_unlock(&obj->vma.lock);
	GEM_WARN_ON(pin_count < 0);

	return pin_count == 0;
}

/**
 * i915_gem_object_migratable - Whether the object is migratable out of the
 * current region.
 * @obj: Pointer to the object.
 *
 * Return: Whether the object is allowed to be resident in other
 * regions than the current while pages are present.
 */
bool i915_gem_object_migratable(struct drm_i915_gem_object *obj)
{
	struct intel_memory_region *mr = READ_ONCE(obj->mm.region);

	if (!mr)
		return false;

	return obj->mm.n_placements > 1;
}

void i915_gem_init__objects(struct drm_i915_private *i915)
{
	INIT_WORK(&i915->mm.free_work, __i915_gem_free_work);
}

void i915_objects_module_exit(void)
{
	kmem_cache_destroy(slab_objects);
}

int __init i915_objects_module_init(void)
{
	slab_objects = KMEM_CACHE(drm_i915_gem_object, SLAB_HWCACHE_ALIGN);
	if (!slab_objects)
		return -ENOMEM;

	return 0;
}

static const struct drm_gem_object_funcs i915_gem_object_funcs = {
	.free = i915_gem_free_object,
	.open = i915_gem_open_object,
	.close = i915_gem_close_object,
	.export = i915_gem_prime_export,
};

int i915_gem_object_migrate_region(struct drm_i915_gem_object *obj,
				   struct i915_gem_ww_ctx *ww,
				   struct intel_memory_region **regions,
				   int size)
{
	struct drm_i915_private *dev_priv = to_i915(obj->base.dev);
	enum intel_engine_id id = to_gt(dev_priv)->rsvd_bcs;
	struct intel_context *ce;
	int i, ret;

	if (!to_gt(dev_priv)->engine[id])
		return -ENODEV;

	ret = i915_gem_object_prepare_move(obj, ww);
	if (ret) {
		if (ret != -EDEADLK)
			DRM_ERROR("Cannot set memory region, object in use(%d)\n", ret);
	        goto err;
	}

	ce = obj->mm.region->gt->engine[id]->blitter_context;

	for (i = 0; i < size; i++) {
		struct intel_memory_region *region = regions[i];

		ret = i915_gem_object_migrate(obj, ww, ce, region->id, false);
		if (!ret) {
			if (!i915_gem_object_has_pages(obj) &&
			    region->type == INTEL_MEMORY_LOCAL) {
				/*
				 * TODO: this should be part of get_pages(),
				 * when async get_pages arrives
				 */
				ret = i915_gem_object_ww_fill_blt(obj, ww, ce, 0);
				if (ret) {
					i915_log_driver_error(dev_priv, I915_DRIVER_ERROR_OBJECT_MIGRATION,
							      "Failed to clear object backing store! (%d)\n", ret);
					goto err;
				}

				ret = i915_gem_object_set_to_cpu_domain(obj, false);
				if (ret)
					goto err;
			}
			break;
		}
	}
err:
	return ret;
}

/**
 * i915_gem_object_migrate_to_smem - Migrate to SMEM
 * @obj: valid i915 gem object
 * @check_placement: If true, verify placement
 *
 * Allow caller to require the placement check.
 *
 */
int i915_gem_object_migrate_to_smem(struct drm_i915_gem_object *obj,
				    struct i915_gem_ww_ctx *ww,
				    bool check_placement)
{
	struct drm_i915_private *i915 = to_i915(obj->base.dev);
	struct intel_memory_region *regions[] = {
		i915->mm.regions[INTEL_REGION_SMEM],
	};
	u32 mask = obj->memory_mask;

	if (check_placement && !(mask & REGION_SMEM))
		return -EINVAL;

	return i915_gem_object_migrate_region(obj, ww, regions,
					      ARRAY_SIZE(regions));
}

#define BLT_WINDOW_SZ SZ_4M
static int i915_alloc_vm_range(struct i915_vma *vma)
{
	struct i915_vm_pt_stash stash = {};
	int err;
	struct i915_gem_ww_ctx ww;

	err = i915_vm_alloc_pt_stash(vma->vm, &stash, vma->size);
	if (err)
		return err;

	for_i915_gem_ww(&ww, err, false) {
		err = i915_vm_lock_objects(vma->vm, &ww);
		if (err)
			continue;

		err = i915_vm_map_pt_stash(vma->vm, &stash);
		if (err)
			continue;

		intel_flat_ppgtt_allocate_requests(vma, false);
		vma->vm->allocate_va_range(vma->vm, &stash,
					   i915_vma_offset(vma),
					   vma->size);

		set_bit(I915_VMA_ALLOC_BIT, __i915_vma_flags(vma));
		/* Implicit unlock */
		intel_flat_ppgtt_request_pool_clean(vma);
	}

	i915_vm_free_pt_stash(vma->vm, &stash);

	return err;
}

static inline void i915_insert_vma_pages(struct i915_vma *vma, bool is_lmem)
{
	intel_flat_ppgtt_allocate_requests(vma, false);
	vma->vm->insert_entries(vma->vm, vma,
				i915_gem_get_pat_index(vma->vm->i915,
						       I915_CACHE_NONE),
				is_lmem ? PTE_LM : 0);
	intel_flat_ppgtt_request_pool_clean(vma);

	wmb();
}

static struct i915_vma *
i915_window_vma_init(struct drm_i915_private *i915,
		     struct intel_memory_region *mem, u64 size)
{
	enum intel_engine_id id = to_gt(i915)->rsvd_bcs;
	struct intel_context *ce = to_gt(i915)->engine[id]->evict_context;
	struct i915_address_space *vm = ce->vm;
	struct i915_vma *vma;
	int ret;

	ret = i915_inject_probe_error(i915, -ENOMEM);
	if (ret)
		return ERR_PTR(-ENOMEM);

	vma = i915_alloc_window_vma(i915, vm, size, mem->min_page_size);
	if (IS_ERR(vma)) {
		DRM_ERROR("window vma alloc failed(%ld)\n", PTR_ERR(vma));
		return vma;
	}

	vma->pages = kmalloc(sizeof(*vma->pages), GFP_KERNEL);
	if (!vma->pages) {
		ret = -ENOMEM;
		DRM_ERROR("page alloc failed. %d", ret);
		goto err_page;
	}

	ret = sg_alloc_table(vma->pages, size / PAGE_SIZE, GFP_KERNEL);
	if (ret) {
		DRM_ERROR("sg alloc table failed(%d)", ret);
		goto err_sg_table;
	}

	mutex_lock(&vm->mutex);
	ret = drm_mm_insert_node_in_range(&vm->mm, &vma->node,
					  size, size,
					  I915_COLOR_UNEVICTABLE,
					  0, vm->total,
					  DRM_MM_INSERT_LOW);
	mutex_unlock(&vm->mutex);
	if (ret) {
		DRM_ERROR("drm_mm_insert_node_in_range failed. %d\n", ret);
		goto err_mm_node;
	}

	ret = i915_alloc_vm_range(vma);
	if (ret) {
		DRM_ERROR("src: Page table alloc failed(%d)\n", ret);
		goto err_alloc;
	}

	return vma;

err_alloc:
	mutex_lock(&vm->mutex);
	drm_mm_remove_node(&vma->node);
	mutex_unlock(&vm->mutex);
err_mm_node:
	sg_free_table(vma->pages);
err_sg_table:
	kfree(vma->pages);
err_page:
	i915_destroy_window_vma(vma);

	return ERR_PTR(ret);
}

static void i915_window_vma_teardown(struct i915_vma *vma)
{
	if (!vma)
		return;

	vma->vm->clear_range(vma->vm, i915_vma_offset(vma), vma->size);
	drm_mm_remove_node(&vma->node);
	sg_free_table(vma->pages);
	kfree(vma->pages);
	i915_destroy_window_vma(vma);
}

int i915_setup_blt_windows(struct drm_i915_private *i915)
{
	enum intel_engine_id id = to_gt(i915)->rsvd_bcs;
	struct intel_memory_region *region;
	unsigned int size = BLT_WINDOW_SZ;
	struct i915_vma *vma;
	int i;

	if (intel_gt_is_wedged(to_gt(i915)) || i915->params.enable_eviction < 2)
		return 0;

	if (!to_gt(i915)->engine[id]) {
		drm_dbg(&i915->drm,
			"No blitter engine, hence blt evict is not setup\n");
		return 0;
	}

	init_waitqueue_head(&i915->mm.window_queue);

	region = intel_memory_region_by_type(i915, INTEL_MEMORY_LOCAL);

	for (i = 0; i < ARRAY_SIZE(i915->mm.lmem_window); i++) {
		vma = i915_window_vma_init(i915, region, size);
		GEM_BUG_ON(!vma);
		if (IS_ERR(vma))
			goto err;
		i915->mm.lmem_window[i] = vma;
	}

	region = intel_memory_region_by_type(i915, INTEL_MEMORY_SYSTEM);

	for (i = 0; i < ARRAY_SIZE(i915->mm.smem_window); i++) {
		vma = i915_window_vma_init(i915, region, size);
		GEM_BUG_ON(!vma);
		if (IS_ERR(vma))
			goto err;
		i915->mm.smem_window[i] = vma;
	}

	if (HAS_FLAT_CCS(i915)) {
		size = BLT_WINDOW_SZ >> 8;

		for (i = 0; i < ARRAY_SIZE(i915->mm.ccs_window); i++) {
			vma = i915_window_vma_init(i915, region, size);
			GEM_BUG_ON(!vma);
			if (IS_ERR(vma))
				goto err;
			i915->mm.ccs_window[i] = vma;
		}
	}

	return 0;

err:
	i915_teardown_blt_windows(i915);

	i915_probe_error(i915,
			 "Failed to create %u byte VMA window %u at %s! (%ld)\n",
			 size, i, region->name, PTR_ERR(vma));

	intel_gt_set_wedged(to_gt(i915));

	return 0;
}

void i915_teardown_blt_windows(struct drm_i915_private *i915)
{
	int i;

	for (i = 0; i < ARRAY_SIZE(i915->mm.lmem_window); i++)
		i915_window_vma_teardown(fetch_and_zero(&i915->mm.lmem_window[i]));

	for (i = 0; i < ARRAY_SIZE(i915->mm.smem_window); i++)
		i915_window_vma_teardown(fetch_and_zero(&i915->mm.smem_window[i]));

	for (i = 0; i < ARRAY_SIZE(i915->mm.ccs_window); i++)
		i915_window_vma_teardown(fetch_and_zero(&i915->mm.ccs_window[i]));
}

static int i915_window_blt_copy_prepare_obj(struct drm_i915_gem_object *obj)
{
	int ret;

	ret = i915_gem_object_wait(obj,
				   I915_WAIT_INTERRUPTIBLE,
				   MAX_SCHEDULE_TIMEOUT);
	if (ret)
		return ret;

	return i915_gem_object_pin_pages(obj);
}

static u32
comp_surface_flag(struct i915_vma *vma, bool compressed)
{
	if (HAS_LINK_COPY_ENGINES(vma->vm->i915) && compressed &&
	    i915_gem_object_is_lmem(vma->obj))
		return PVC_ENABLE_COMPRESSED_SURFACE;

	return 0;
}

static int
i915_window_blt_copy_batch_prepare(struct i915_request *rq,
				   struct i915_vma *src,
				   struct i915_vma *dst,
				   size_t size,
				   bool compressed)
{
	u32 *cmd;

	GEM_BUG_ON(size > BLT_WINDOW_SZ);
	cmd = intel_ring_begin(rq, 10);
	if (IS_ERR(cmd))
		return PTR_ERR(cmd);

	GEM_BUG_ON(size >> PAGE_SHIFT > S16_MAX);
	GEM_BUG_ON(GRAPHICS_VER(rq->engine->i915) < 9);

	*cmd++ = GEN9_XY_FAST_COPY_BLT_CMD | (10 - 2);
	*cmd++ = BLT_DEPTH_32 | PAGE_SIZE | comp_surface_flag(dst, compressed);
	*cmd++ = 0;
	*cmd++ = size >> PAGE_SHIFT << 16 | PAGE_SIZE / 4;
	*cmd++ = lower_32_bits(i915_vma_offset(dst));
	*cmd++ = upper_32_bits(i915_vma_offset(dst));
	*cmd++ = 0;
	*cmd++ = PAGE_SIZE | comp_surface_flag(src, compressed);
	*cmd++ = lower_32_bits(i915_vma_offset(src));
	*cmd++ = upper_32_bits(i915_vma_offset(src));
	intel_ring_advance(rq, cmd);

	return 0;
}

static void prepare_vma(struct i915_vma *vma,
			struct drm_i915_gem_object *obj,
			u32 offset,
			u32 chunk,
			bool is_lmem)
{
	struct scatterlist *sgl;
	u32 size;

	/*
	 * Source obj size could be smaller than the dst obj size,
	 * due to the varying min_page_size of the mem regions the
	 * obj belongs to. But when we insert the pages into vm,
	 * the total size of the pages supposed to be multiples of
	 * the min page size of that mem region.
	 */
	size = ALIGN(chunk, obj->mm.region->min_page_size) >> PAGE_SHIFT;
	intel_partial_pages_for_sg_table(obj, vma->pages, offset, size, &sgl);

	/*
	 * Insert pages into vm, expects the pages to the full
	 * length of VMA. But we may have the pages of <= vma_size.
	 * Hence altering the vma size to match the total size of
	 * the pages attached.
	 */
	vma->size = size << PAGE_SHIFT;
	i915_insert_vma_pages(vma, is_lmem);
	sg_unmark_end(sgl);
}

static int
i915_ccs_batch_prepare(struct i915_request *rq,
				   struct i915_vma *lmem,
				   struct i915_vma *ccs, size_t size, bool src_is_lmem)
{
	u32 *cmd;
	int num_ccs_blocks, src_mem_access, dst_mem_access;
	struct i915_vma *src, *dst;
	struct intel_gt *gt = lmem->vm->gt;
	u32 mocs = FIELD_PREP(XY_CSC_BLT_MOCS_INDEX_MASK, gt->mocs.uc_index);

	GEM_BUG_ON(size > BLT_WINDOW_SZ);
	/*
	 * Size of XY_surf_cmd is 5.
	 * Size of two MI_FLUSH_DW cmd is 6.
	 * Added 1 for even size requirement of intel_ring_begin.
	 */
	cmd = intel_ring_begin(rq, 12);
	if (IS_ERR(cmd))
		return PTR_ERR(cmd);

	GEM_BUG_ON(size >> PAGE_SHIFT > S16_MAX);
	num_ccs_blocks = size/NUM_CCS_BYTES_PER_BLOCK;
	if (num_ccs_blocks < 1)
		num_ccs_blocks = 1;

	if (src_is_lmem) {
		src_mem_access = INDIRECT_ACCESS;
		dst_mem_access = DIRECT_ACCESS;
		src = lmem;
		dst = ccs;
	} else {
		src_mem_access = DIRECT_ACCESS;
		dst_mem_access = INDIRECT_ACCESS;
		src = ccs;
		dst = lmem;
	}

	*cmd++ = XY_CTRL_SURF_COPY_BLT |
		(src_mem_access << SRC_ACCESS_TYPE_SHIFT) |
		(dst_mem_access << DST_ACCESS_TYPE_SHIFT) |
		(((num_ccs_blocks - 1) & 1023) << CCS_SIZE_SHIFT);

	*cmd++ = lower_32_bits(i915_vma_offset(src));
	*cmd++ = upper_32_bits(i915_vma_offset(src)) | mocs;
	*cmd++ = lower_32_bits(i915_vma_offset(dst));
	*cmd++ = upper_32_bits(i915_vma_offset(dst)) | mocs;
	cmd = i915_flush_dw(cmd, dst, MI_FLUSH_LLC | MI_INVALIDATE_TLB);
	cmd = i915_flush_dw(cmd, dst, MI_FLUSH_CCS);
	*cmd++ = 0;
	intel_ring_advance(rq, cmd);

	return 0;
}

int i915_window_blt_copy(struct drm_i915_gem_object *dst,
			 struct drm_i915_gem_object *src, bool compressed)
{
	struct drm_i915_private *i915 = to_i915(src->base.dev);
	enum intel_engine_id id = to_gt(i915)->rsvd_bcs;
	struct intel_context *ce = to_gt(i915)->engine[id]->evict_context;
	bool src_is_lmem = i915_gem_object_is_lmem(src);
	bool dst_is_lmem = i915_gem_object_is_lmem(dst);
	bool ccs_handling;
	u64 ccs_offset, offset = 0;
	u64 remain = min(src->base.size, dst->base.size);
	struct i915_vma *src_vma, *dst_vma, *ccs_vma, **ps, **pd, **pccs;
	int err;

	/*
	 * We will handle CCS data only if source
	 * and destination memory region are different
	 */
	ccs_handling = compressed && HAS_FLAT_CCS(i915);
	if (ccs_handling)
		GEM_BUG_ON(src_is_lmem == dst_is_lmem);

	err = i915_window_blt_copy_prepare_obj(src);
	if (err)
		return err;

	err = i915_window_blt_copy_prepare_obj(dst);
	if (err) {
		i915_gem_object_unpin_pages(src);
		return err;
	}
	ccs_offset = remain >> PAGE_SHIFT;

	ps = src_is_lmem ? &i915->mm.lmem_window[0] :
			   &i915->mm.smem_window[0];
	pd = dst_is_lmem ? &i915->mm.lmem_window[1] :
			   &i915->mm.smem_window[1];
	if (ccs_handling) {
		if (src_is_lmem) {
			GEM_BUG_ON(dst->base.size <
				(src->base.size + (src->base.size >> 8)));
			pccs = &i915->mm.ccs_window[1];
		} else {
			GEM_BUG_ON(src->base.size <
				(dst->base.size + (dst->base.size >> 8)));
			pccs = &i915->mm.ccs_window[0];
		}
	}

	spin_lock(&i915->mm.window_queue.lock);

	if (ccs_handling)
		err = wait_event_interruptible_locked(i915->mm.window_queue,
						*ps && *pd && *pccs);
	else
		err = wait_event_interruptible_locked(i915->mm.window_queue,
					      *ps && *pd);
	if (err) {
		spin_unlock(&i915->mm.window_queue.lock);
		i915_gem_object_unpin_pages(src);
		i915_gem_object_unpin_pages(dst);
		return err;
	}

	src_vma = *ps;
	dst_vma = *pd;

	src_vma->obj = src;
	dst_vma->obj = dst;

	*ps = NULL;
	*pd = NULL;
	if (ccs_handling) {
		ccs_vma = *pccs;
		ccs_vma->obj = src_is_lmem ? dst : src;
		*pccs = NULL;
	}

	spin_unlock(&i915->mm.window_queue.lock);

	intel_engine_pm_get(ce->engine);

	do {
		struct i915_request *rq;
		long timeout;
		u32 chunk;

		chunk = min_t(u64, BLT_WINDOW_SZ, remain);

		prepare_vma(src_vma, src, offset, chunk, src_is_lmem);
		prepare_vma(dst_vma, dst, offset, chunk, dst_is_lmem);
		if (ccs_handling)
			prepare_vma(ccs_vma, src_is_lmem ? dst : src, ccs_offset,
				chunk >> 8, false);

		rq = i915_request_create(ce);
		if (IS_ERR(rq)) {
			err = PTR_ERR(rq);
			break;
		}
		if (rq->engine->emit_init_breadcrumb) {
			err = rq->engine->emit_init_breadcrumb(rq);
			if (unlikely(err)) {
				DRM_ERROR("init_breadcrumb failed. %d\n", err);
				i915_request_set_error_once(rq, err);
				__i915_request_skip(rq);
				i915_request_add(rq);
				break;
			}
		}
		err = i915_window_blt_copy_batch_prepare(rq, src_vma, dst_vma,
							 chunk, ccs_handling);
		if (err) {
			DRM_ERROR("Batch preparation failed. %d\n", err);
			i915_request_set_error_once(rq, -EIO);
			goto request;
		}

		if (ccs_handling) {
			err = i915_ccs_batch_prepare(rq, (src_is_lmem) ? src_vma : dst_vma,
							ccs_vma, chunk>>8, src_is_lmem);
			if (err) {
				DRM_ERROR("CCS Batch preparation failed. %d\n", err);
				i915_request_set_error_once(rq, -EIO);
			}
		}
request:

		i915_request_get(rq);
		i915_request_add(rq);

		if (!err)
			timeout = i915_request_wait(rq, 0,
						    MAX_SCHEDULE_TIMEOUT);
		i915_request_put(rq);
		if (!err && timeout < 0) {
			DRM_ERROR("BLT Request is not completed. %ld\n",
				  timeout);
			err = timeout;
			break;
		}

		remain -= chunk;
		offset += chunk >> PAGE_SHIFT;
		ccs_offset += (chunk >> 8) >> PAGE_SHIFT;

		flush_work(&ce->engine->retire_work);
	} while (remain);

	intel_engine_pm_put(ce->engine);

	spin_lock(&i915->mm.window_queue.lock);
	src_vma->size = BLT_WINDOW_SZ;
	dst_vma->size = BLT_WINDOW_SZ;
	src_vma->obj = NULL;
	dst_vma->obj = NULL;
	*ps = src_vma;
	*pd = dst_vma;
	if (ccs_handling) {
		ccs_vma->size = BLT_WINDOW_SZ >> 8;
		ccs_vma->obj = NULL;
		*pccs = ccs_vma;
	}

	wake_up_locked(&i915->mm.window_queue);
	spin_unlock(&i915->mm.window_queue.lock);

	dst->mm.dirty = true;
	i915_gem_object_unpin_pages(src);
	i915_gem_object_unpin_pages(dst);

	return err;
}

#if IS_ENABLED(CPTCFG_DRM_I915_SELFTEST)
#include "selftests/huge_gem_object.c"
#include "selftests/huge_pages.c"
#include "selftests/i915_gem_object.c"
#include "selftests/i915_gem_coherency.c"
#endif
