AArch64 RV+RWC+fence.rw.rws
"Rfe DMB.SYdRR Fre DMB.SYdWR Fre"
Generator=diyone7 (version 7.51+6(dev))
Prefetch=1:x=F,1:y=T,2:y=F,2:x=T
Com=Rf Fr Fr
Orig=Rfe DMB.SYdRR Fre DMB.SYdWR Fre
{
0:X1=x;
1:X1=x; 1:X3=y;
2:X1=y; 2:X3=x;
}
 P0          | P1          | P2          ;
 MOV W0,#1   | LDR W0,[X1] | MOV W0,#1   ;
 STR W0,[X1] | DMB SY      | STR W0,[X1] ;
             | LDR W2,[X3] | DMB SY      ;
             |             | LDR W2,[X3] ;
exists
(1:X0=1 /\ 1:X2=0 /\ 2:X2=0)
