#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x95cf20 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x9741a0 .scope module, "tb" "tb" 3 54;
 .timescale -12 -12;
L_0x96b460 .functor NOT 1, L_0x9a3c00, C4<0>, C4<0>, C4<0>;
L_0x9a39e0 .functor XOR 1, L_0x9a3880, L_0x9a3940, C4<0>, C4<0>;
L_0x9a3af0 .functor XOR 1, L_0x9a39e0, L_0x9a3a50, C4<0>, C4<0>;
v0x9a1300_0 .net *"_ivl_10", 0 0, L_0x9a3a50;  1 drivers
v0x9a1400_0 .net *"_ivl_12", 0 0, L_0x9a3af0;  1 drivers
v0x9a14e0_0 .net *"_ivl_2", 0 0, L_0x9a37e0;  1 drivers
v0x9a15a0_0 .net *"_ivl_4", 0 0, L_0x9a3880;  1 drivers
v0x9a1680_0 .net *"_ivl_6", 0 0, L_0x9a3940;  1 drivers
v0x9a17b0_0 .net *"_ivl_8", 0 0, L_0x9a39e0;  1 drivers
v0x9a1890_0 .net "a", 0 0, v0x99fba0_0;  1 drivers
v0x9a1930_0 .net "b", 0 0, v0x99fc40_0;  1 drivers
v0x9a19d0_0 .net "c", 0 0, v0x99fce0_0;  1 drivers
v0x9a1b00_0 .var "clk", 0 0;
v0x9a1ba0_0 .net "d", 0 0, v0x99fe50_0;  1 drivers
v0x9a1c40_0 .net "out_dut", 0 0, L_0x9a3620;  1 drivers
v0x9a1ce0_0 .net "out_ref", 0 0, L_0x9a2cb0;  1 drivers
v0x9a1d80_0 .var/2u "stats1", 159 0;
v0x9a1e20_0 .var/2u "strobe", 0 0;
v0x9a1ec0_0 .net "tb_match", 0 0, L_0x9a3c00;  1 drivers
v0x9a1f80_0 .net "tb_mismatch", 0 0, L_0x96b460;  1 drivers
v0x9a2150_0 .net "wavedrom_enable", 0 0, v0x99ff40_0;  1 drivers
v0x9a21f0_0 .net "wavedrom_title", 511 0, v0x99ffe0_0;  1 drivers
L_0x9a37e0 .concat [ 1 0 0 0], L_0x9a2cb0;
L_0x9a3880 .concat [ 1 0 0 0], L_0x9a2cb0;
L_0x9a3940 .concat [ 1 0 0 0], L_0x9a3620;
L_0x9a3a50 .concat [ 1 0 0 0], L_0x9a2cb0;
L_0x9a3c00 .cmp/eeq 1, L_0x9a37e0, L_0x9a3af0;
S_0x974330 .scope module, "good1" "reference_module" 3 99, 3 4 0, S_0x9741a0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out";
L_0x974c40 .functor NOT 1, v0x99fce0_0, C4<0>, C4<0>, C4<0>;
L_0x96bd20 .functor NOT 1, v0x99fc40_0, C4<0>, C4<0>, C4<0>;
L_0x9a2400 .functor AND 1, L_0x974c40, L_0x96bd20, C4<1>, C4<1>;
L_0x9a24a0 .functor NOT 1, v0x99fe50_0, C4<0>, C4<0>, C4<0>;
L_0x9a25d0 .functor NOT 1, v0x99fba0_0, C4<0>, C4<0>, C4<0>;
L_0x9a26d0 .functor AND 1, L_0x9a24a0, L_0x9a25d0, C4<1>, C4<1>;
L_0x9a27b0 .functor OR 1, L_0x9a2400, L_0x9a26d0, C4<0>, C4<0>;
L_0x9a2870 .functor AND 1, v0x99fba0_0, v0x99fce0_0, C4<1>, C4<1>;
L_0x9a2930 .functor AND 1, L_0x9a2870, v0x99fe50_0, C4<1>, C4<1>;
L_0x9a29f0 .functor OR 1, L_0x9a27b0, L_0x9a2930, C4<0>, C4<0>;
L_0x9a2b60 .functor AND 1, v0x99fc40_0, v0x99fce0_0, C4<1>, C4<1>;
L_0x9a2bd0 .functor AND 1, L_0x9a2b60, v0x99fe50_0, C4<1>, C4<1>;
L_0x9a2cb0 .functor OR 1, L_0x9a29f0, L_0x9a2bd0, C4<0>, C4<0>;
v0x96b6d0_0 .net *"_ivl_0", 0 0, L_0x974c40;  1 drivers
v0x96b770_0 .net *"_ivl_10", 0 0, L_0x9a26d0;  1 drivers
v0x99e390_0 .net *"_ivl_12", 0 0, L_0x9a27b0;  1 drivers
v0x99e450_0 .net *"_ivl_14", 0 0, L_0x9a2870;  1 drivers
v0x99e530_0 .net *"_ivl_16", 0 0, L_0x9a2930;  1 drivers
v0x99e660_0 .net *"_ivl_18", 0 0, L_0x9a29f0;  1 drivers
v0x99e740_0 .net *"_ivl_2", 0 0, L_0x96bd20;  1 drivers
v0x99e820_0 .net *"_ivl_20", 0 0, L_0x9a2b60;  1 drivers
v0x99e900_0 .net *"_ivl_22", 0 0, L_0x9a2bd0;  1 drivers
v0x99e9e0_0 .net *"_ivl_4", 0 0, L_0x9a2400;  1 drivers
v0x99eac0_0 .net *"_ivl_6", 0 0, L_0x9a24a0;  1 drivers
v0x99eba0_0 .net *"_ivl_8", 0 0, L_0x9a25d0;  1 drivers
v0x99ec80_0 .net "a", 0 0, v0x99fba0_0;  alias, 1 drivers
v0x99ed40_0 .net "b", 0 0, v0x99fc40_0;  alias, 1 drivers
v0x99ee00_0 .net "c", 0 0, v0x99fce0_0;  alias, 1 drivers
v0x99eec0_0 .net "d", 0 0, v0x99fe50_0;  alias, 1 drivers
v0x99ef80_0 .net "out", 0 0, L_0x9a2cb0;  alias, 1 drivers
S_0x99f0e0 .scope module, "stim1" "stimulus_gen" 3 92, 3 17 0, S_0x9741a0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0x99fba0_0 .var "a", 0 0;
v0x99fc40_0 .var "b", 0 0;
v0x99fce0_0 .var "c", 0 0;
v0x99fdb0_0 .net "clk", 0 0, v0x9a1b00_0;  1 drivers
v0x99fe50_0 .var "d", 0 0;
v0x99ff40_0 .var "wavedrom_enable", 0 0;
v0x99ffe0_0 .var "wavedrom_title", 511 0;
S_0x99f380 .scope begin, "$unm_blk_1" "$unm_blk_1" 3 38, 3 38 0, S_0x99f0e0;
 .timescale -12 -12;
v0x99f5e0_0 .var/2s "count", 31 0;
E_0x96f080/0 .event negedge, v0x99fdb0_0;
E_0x96f080/1 .event posedge, v0x99fdb0_0;
E_0x96f080 .event/or E_0x96f080/0, E_0x96f080/1;
E_0x96f2d0 .event negedge, v0x99fdb0_0;
E_0x9599f0 .event posedge, v0x99fdb0_0;
S_0x99f6e0 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x99f0e0;
 .timescale -12 -12;
v0x99f8e0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x99f9c0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x99f0e0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x9a0140 .scope module, "top_module1" "top_module" 3 106, 4 1 0, S_0x9741a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out";
L_0x9a2e10 .functor NOT 1, v0x99fba0_0, C4<0>, C4<0>, C4<0>;
L_0x9a2e80 .functor NOT 1, v0x99fc40_0, C4<0>, C4<0>, C4<0>;
L_0x9a2f10 .functor AND 1, L_0x9a2e10, L_0x9a2e80, C4<1>, C4<1>;
L_0x9a3020 .functor NOT 1, v0x99fe50_0, C4<0>, C4<0>, C4<0>;
L_0x9a30c0 .functor AND 1, v0x99fce0_0, L_0x9a3020, C4<1>, C4<1>;
L_0x9a3180 .functor NOT 1, L_0x9a30c0, C4<0>, C4<0>, C4<0>;
L_0x9a3280 .functor NOT 1, v0x99fc40_0, C4<0>, C4<0>, C4<0>;
L_0x9a32f0 .functor AND 1, L_0x9a3280, v0x99fe50_0, C4<1>, C4<1>;
L_0x9a3510 .functor OR 1, L_0x9a2f10, L_0x9a3180, C4<0>, C4<0>;
L_0x9a3620 .functor OR 1, L_0x9a3510, L_0x9a32f0, C4<0>, C4<0>;
v0x9a0430_0 .net *"_ivl_0", 0 0, L_0x9a2e10;  1 drivers
v0x9a0510_0 .net *"_ivl_12", 0 0, L_0x9a3280;  1 drivers
v0x9a05f0_0 .net *"_ivl_16", 0 0, L_0x9a3510;  1 drivers
v0x9a06e0_0 .net *"_ivl_2", 0 0, L_0x9a2e80;  1 drivers
v0x9a07c0_0 .net *"_ivl_6", 0 0, L_0x9a3020;  1 drivers
v0x9a08f0_0 .net *"_ivl_8", 0 0, L_0x9a30c0;  1 drivers
v0x9a09d0_0 .net "a", 0 0, v0x99fba0_0;  alias, 1 drivers
v0x9a0ac0_0 .net "b", 0 0, v0x99fc40_0;  alias, 1 drivers
v0x9a0bb0_0 .net "c", 0 0, v0x99fce0_0;  alias, 1 drivers
v0x9a0c50_0 .net "d", 0 0, v0x99fe50_0;  alias, 1 drivers
v0x9a0d40_0 .net "out", 0 0, L_0x9a3620;  alias, 1 drivers
v0x9a0e00_0 .net "w1", 0 0, L_0x9a2f10;  1 drivers
v0x9a0ec0_0 .net "w2", 0 0, L_0x9a3180;  1 drivers
v0x9a0f80_0 .net "w3", 0 0, L_0x9a32f0;  1 drivers
S_0x9a10e0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 115, 3 115 0, S_0x9741a0;
 .timescale -12 -12;
E_0x96ee20 .event anyedge, v0x9a1e20_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x9a1e20_0;
    %nor/r;
    %assign/vec4 v0x9a1e20_0, 0;
    %wait E_0x96ee20;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x99f0e0;
T_3 ;
    %fork t_1, S_0x99f380;
    %jmp t_0;
    .scope S_0x99f380;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x99f5e0_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x99fe50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x99fce0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x99fc40_0, 0;
    %assign/vec4 v0x99fba0_0, 0;
    %pushi/vec4 16, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x9599f0;
    %load/vec4 v0x99f5e0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x99f5e0_0, 0, 32;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x99fe50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x99fce0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x99fc40_0, 0;
    %assign/vec4 v0x99fba0_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %wait E_0x96f2d0;
    %fork TD_tb.stim1.wavedrom_stop, S_0x99f9c0;
    %join;
    %pushi/vec4 200, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x96f080;
    %vpi_func 3 47 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0x99fba0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x99fc40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x99fce0_0, 0;
    %assign/vec4 v0x99fe50_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 49 "$finish" {0 0 0};
    %end;
    .scope S_0x99f0e0;
t_0 %join;
    %end;
    .thread T_3;
    .scope S_0x9741a0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x9a1b00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x9a1e20_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x9741a0;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x9a1b00_0;
    %inv;
    %store/vec4 v0x9a1b00_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x9741a0;
T_6 ;
    %vpi_call/w 3 84 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 85 "$dumpvars", 32'sb00000000000000000000000000000001, v0x99fdb0_0, v0x9a1f80_0, v0x9a1890_0, v0x9a1930_0, v0x9a19d0_0, v0x9a1ba0_0, v0x9a1ce0_0, v0x9a1c40_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x9741a0;
T_7 ;
    %load/vec4 v0x9a1d80_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x9a1d80_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x9a1d80_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 124 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 125 "$display", "Hint: Output '%s' has no mismatches.", "out" {0 0 0};
T_7.1 ;
    %load/vec4 v0x9a1d80_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x9a1d80_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 128 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x9a1d80_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x9a1d80_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 129 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x9741a0;
T_8 ;
    %wait E_0x96f080;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x9a1d80_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x9a1d80_0, 4, 32;
    %load/vec4 v0x9a1ec0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x9a1d80_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 140 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x9a1d80_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x9a1d80_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x9a1d80_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x9a1ce0_0;
    %load/vec4 v0x9a1ce0_0;
    %load/vec4 v0x9a1c40_0;
    %xor;
    %load/vec4 v0x9a1ce0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x9a1d80_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 144 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x9a1d80_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x9a1d80_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x9a1d80_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/kmap2/kmap2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5-ff/can5_depth10/human/kmap2/iter5/response0/top_module.sv";
