(function() {var type_impls = {
"esp32":[["<details class=\"toggle implementors-toggle\" open><summary><section id=\"impl-BitReader%3CFI%3E\" class=\"impl\"><a class=\"src rightside\" href=\"src/esp32/generic.rs.html#297-313\">source</a><a href=\"#impl-BitReader%3CFI%3E\" class=\"anchor\">ยง</a><h3 class=\"code-header\">impl&lt;FI&gt; <a class=\"type\" href=\"esp32/generic/type.BitReader.html\" title=\"type esp32::generic::BitReader\">BitReader</a>&lt;FI&gt;</h3></section></summary><div class=\"impl-items\"><details class=\"toggle method-toggle\" open><summary><section id=\"method.bit\" class=\"method\"><a class=\"src rightside\" href=\"src/esp32/generic.rs.html#300-302\">source</a><h4 class=\"code-header\">pub const fn <a href=\"esp32/generic/type.BitReader.html#tymethod.bit\" class=\"fn\">bit</a>(&amp;self) -&gt; bool</h4></section></summary><div class=\"docblock\"><p>Value of the field as raw bits.</p>\n</div></details><details class=\"toggle method-toggle\" open><summary><section id=\"method.bit_is_clear\" class=\"method\"><a class=\"src rightside\" href=\"src/esp32/generic.rs.html#305-307\">source</a><h4 class=\"code-header\">pub const fn <a href=\"esp32/generic/type.BitReader.html#tymethod.bit_is_clear\" class=\"fn\">bit_is_clear</a>(&amp;self) -&gt; bool</h4></section></summary><div class=\"docblock\"><p>Returns <code>true</code> if the bit is clear (0).</p>\n</div></details><details class=\"toggle method-toggle\" open><summary><section id=\"method.bit_is_set\" class=\"method\"><a class=\"src rightside\" href=\"src/esp32/generic.rs.html#310-312\">source</a><h4 class=\"code-header\">pub const fn <a href=\"esp32/generic/type.BitReader.html#tymethod.bit_is_set\" class=\"fn\">bit_is_set</a>(&amp;self) -&gt; bool</h4></section></summary><div class=\"docblock\"><p>Returns <code>true</code> if the bit is set (1).</p>\n</div></details></div></details>",0,"esp32::aes::idle::IDLE_R","esp32::apb_ctrl::sysclk_conf::CLK_320M_EN_R","esp32::apb_ctrl::sysclk_conf::CLK_EN_R","esp32::apb_ctrl::sysclk_conf::RST_TICK_CNT_R","esp32::apb_ctrl::sysclk_conf::QUICK_CLK_CHNG_R","esp32::apb_ctrl::apb_saradc_ctrl::SARADC_START_FORCE_R","esp32::apb_ctrl::apb_saradc_ctrl::SARADC_START_R","esp32::apb_ctrl::apb_saradc_ctrl::SARADC_SAR2_MUX_R","esp32::apb_ctrl::apb_saradc_ctrl::SARADC_SAR_SEL_R","esp32::apb_ctrl::apb_saradc_ctrl::SARADC_SAR_CLK_GATED_R","esp32::apb_ctrl::apb_saradc_ctrl::SARADC_SAR1_PATT_P_CLEAR_R","esp32::apb_ctrl::apb_saradc_ctrl::SARADC_SAR2_PATT_P_CLEAR_R","esp32::apb_ctrl::apb_saradc_ctrl::SARADC_DATA_SAR_SEL_R","esp32::apb_ctrl::apb_saradc_ctrl::SARADC_DATA_TO_I2S_R","esp32::apb_ctrl::apb_saradc_ctrl2::SARADC_MEAS_NUM_LIMIT_R","esp32::apb_ctrl::apb_saradc_ctrl2::SARADC_SAR1_INV_R","esp32::apb_ctrl::apb_saradc_ctrl2::SARADC_SAR2_INV_R","esp32::bb::bbpd_ctrl::DC_EST_FORCE_PD_R","esp32::bb::bbpd_ctrl::DC_EST_FORCE_PU_R","esp32::bb::bbpd_ctrl::FFT_FORCE_PD_R","esp32::bb::bbpd_ctrl::FFT_FORCE_PU_R","esp32::dport::pro_boot_remap_ctrl::PRO_BOOT_REMAP_R","esp32::dport::app_boot_remap_ctrl::APP_BOOT_REMAP_R","esp32::dport::access_check::PRO_R","esp32::dport::access_check::APP_R","esp32::dport::appcpu_ctrl_a::APPCPU_RESETTING_R","esp32::dport::appcpu_ctrl_b::APPCPU_CLKGATE_EN_R","esp32::dport::appcpu_ctrl_c::APPCPU_RUNSTALL_R","esp32::dport::cpu_per_conf::LOWSPEED_CLK_SEL_R","esp32::dport::cpu_per_conf::FAST_CLK_RTC_SEL_R","esp32::dport::pro_cache_ctrl::PRO_CACHE_MODE_R","esp32::dport::pro_cache_ctrl::PRO_CACHE_ENABLE_R","esp32::dport::pro_cache_ctrl::PRO_CACHE_FLUSH_ENA_R","esp32::dport::pro_cache_ctrl::PRO_CACHE_FLUSH_DONE_R","esp32::dport::pro_cache_ctrl::PRO_CACHE_LOCK_0_EN_R","esp32::dport::pro_cache_ctrl::PRO_CACHE_LOCK_1_EN_R","esp32::dport::pro_cache_ctrl::PRO_CACHE_LOCK_2_EN_R","esp32::dport::pro_cache_ctrl::PRO_CACHE_LOCK_3_EN_R","esp32::dport::pro_cache_ctrl::PRO_SINGLE_IRAM_ENA_R","esp32::dport::pro_cache_ctrl::PRO_DRAM_SPLIT_R","esp32::dport::pro_cache_ctrl::PRO_AHB_SPI_REQ_R","esp32::dport::pro_cache_ctrl::PRO_SLAVE_REQ_R","esp32::dport::pro_cache_ctrl::AHB_SPI_REQ_R","esp32::dport::pro_cache_ctrl::SLAVE_REQ_R","esp32::dport::pro_cache_ctrl::PRO_DRAM_HL_R","esp32::dport::pro_cache_ctrl1::PRO_CACHE_MASK_IRAM0_R","esp32::dport::pro_cache_ctrl1::PRO_CACHE_MASK_IRAM1_R","esp32::dport::pro_cache_ctrl1::PRO_CACHE_MASK_IROM0_R","esp32::dport::pro_cache_ctrl1::PRO_CACHE_MASK_DRAM1_R","esp32::dport::pro_cache_ctrl1::PRO_CACHE_MASK_DROM0_R","esp32::dport::pro_cache_ctrl1::PRO_CACHE_MASK_OPSDRAM_R","esp32::dport::pro_cache_ctrl1::PRO_CMMU_FORCE_ON_R","esp32::dport::pro_cache_ctrl1::PRO_CMMU_PD_R","esp32::dport::pro_cache_ctrl1::PRO_CACHE_MMU_IA_CLR_R","esp32::dport::app_cache_ctrl::APP_CACHE_MODE_R","esp32::dport::app_cache_ctrl::APP_CACHE_ENABLE_R","esp32::dport::app_cache_ctrl::APP_CACHE_FLUSH_ENA_R","esp32::dport::app_cache_ctrl::APP_CACHE_FLUSH_DONE_R","esp32::dport::app_cache_ctrl::APP_CACHE_LOCK_0_EN_R","esp32::dport::app_cache_ctrl::APP_CACHE_LOCK_1_EN_R","esp32::dport::app_cache_ctrl::APP_CACHE_LOCK_2_EN_R","esp32::dport::app_cache_ctrl::APP_CACHE_LOCK_3_EN_R","esp32::dport::app_cache_ctrl::APP_SINGLE_IRAM_ENA_R","esp32::dport::app_cache_ctrl::APP_DRAM_SPLIT_R","esp32::dport::app_cache_ctrl::APP_AHB_SPI_REQ_R","esp32::dport::app_cache_ctrl::APP_SLAVE_REQ_R","esp32::dport::app_cache_ctrl::APP_DRAM_HL_R","esp32::dport::app_cache_ctrl1::APP_CACHE_MASK_IRAM0_R","esp32::dport::app_cache_ctrl1::APP_CACHE_MASK_IRAM1_R","esp32::dport::app_cache_ctrl1::APP_CACHE_MASK_IROM0_R","esp32::dport::app_cache_ctrl1::APP_CACHE_MASK_DRAM1_R","esp32::dport::app_cache_ctrl1::APP_CACHE_MASK_DROM0_R","esp32::dport::app_cache_ctrl1::APP_CACHE_MASK_OPSDRAM_R","esp32::dport::app_cache_ctrl1::APP_CMMU_FORCE_ON_R","esp32::dport::app_cache_ctrl1::APP_CMMU_PD_R","esp32::dport::app_cache_ctrl1::APP_CACHE_MMU_IA_CLR_R","esp32::dport::pro_tracemem_ena::PRO_TRACEMEM_ENA_R","esp32::dport::app_tracemem_ena::APP_TRACEMEM_ENA_R","esp32::dport::immu_page_mode::INTERNAL_SRAM_IMMU_ENA_R","esp32::dport::dmmu_page_mode::INTERNAL_SRAM_DMMU_ENA_R","esp32::dport::rom_mpu_ena::SHARE_ROM_MPU_ENA_R","esp32::dport::rom_mpu_ena::PRO_ROM_MPU_ENA_R","esp32::dport::rom_mpu_ena::APP_ROM_MPU_ENA_R","esp32::dport::mem_pd_mask::LSLP_MEM_PD_MASK_R","esp32::dport::rom_pd_ctrl::PRO_ROM_PD_R","esp32::dport::rom_pd_ctrl::APP_ROM_PD_R","esp32::dport::rom_fo_ctrl::PRO_ROM_FO_R","esp32::dport::rom_fo_ctrl::APP_ROM_FO_R","esp32::dport::sram_pd_ctrl_1::SRAM_PD_1_R","esp32::dport::sram_fo_ctrl_1::SRAM_FO_1_R","esp32::dport::iram_dram_ahb_sel::MASK_PRO_IRAM_R","esp32::dport::iram_dram_ahb_sel::MASK_APP_IRAM_R","esp32::dport::iram_dram_ahb_sel::MASK_PRO_DRAM_R","esp32::dport::iram_dram_ahb_sel::MASK_APP_DRAM_R","esp32::dport::iram_dram_ahb_sel::MASK_AHB_R","esp32::dport::tag_fo_ctrl::PRO_CACHE_TAG_FORCE_ON_R","esp32::dport::tag_fo_ctrl::PRO_CACHE_TAG_PD_R","esp32::dport::tag_fo_ctrl::APP_CACHE_TAG_FORCE_ON_R","esp32::dport::tag_fo_ctrl::APP_CACHE_TAG_PD_R","esp32::dport::ahb_lite_mask::PRO_R","esp32::dport::ahb_lite_mask::APP_R","esp32::dport::ahb_lite_mask::SDIO_R","esp32::dport::ahb_lite_mask::PRODPORT_R","esp32::dport::ahb_lite_mask::APPDPORT_R","esp32::dport::perip_clk_en::TIMERS_CLK_EN_R","esp32::dport::perip_clk_en::SPI01_CLK_EN_R","esp32::dport::perip_clk_en::UART_CLK_EN_R","esp32::dport::perip_clk_en::WDG_CLK_EN_R","esp32::dport::perip_clk_en::I2S0_CLK_EN_R","esp32::dport::perip_clk_en::UART1_CLK_EN_R","esp32::dport::perip_clk_en::SPI2_CLK_EN_R","esp32::dport::perip_clk_en::I2C0_EXT0_CLK_EN_R","esp32::dport::perip_clk_en::UHCI0_CLK_EN_R","esp32::dport::perip_clk_en::RMT_CLK_EN_R","esp32::dport::perip_clk_en::PCNT_CLK_EN_R","esp32::dport::perip_clk_en::LEDC_CLK_EN_R","esp32::dport::perip_clk_en::UHCI1_CLK_EN_R","esp32::dport::perip_clk_en::TIMERGROUP_CLK_EN_R","esp32::dport::perip_clk_en::EFUSE_CLK_EN_R","esp32::dport::perip_clk_en::TIMERGROUP1_CLK_EN_R","esp32::dport::perip_clk_en::SPI3_CLK_EN_R","esp32::dport::perip_clk_en::PWM0_CLK_EN_R","esp32::dport::perip_clk_en::I2C_EXT1_CLK_EN_R","esp32::dport::perip_clk_en::TWAI_CLK_EN_R","esp32::dport::perip_clk_en::PWM1_CLK_EN_R","esp32::dport::perip_clk_en::I2S1_CLK_EN_R","esp32::dport::perip_clk_en::SPI_DMA_CLK_EN_R","esp32::dport::perip_clk_en::UART2_CLK_EN_R","esp32::dport::perip_clk_en::UART_MEM_CLK_EN_R","esp32::dport::perip_clk_en::PWM2_CLK_EN_R","esp32::dport::perip_clk_en::PWM3_CLK_EN_R","esp32::dport::perip_rst_en::TIMERS_RST_R","esp32::dport::perip_rst_en::SPI01_RST_R","esp32::dport::perip_rst_en::UART_RST_R","esp32::dport::perip_rst_en::WDG_RST_R","esp32::dport::perip_rst_en::I2S0_RST_R","esp32::dport::perip_rst_en::UART1_RST_R","esp32::dport::perip_rst_en::SPI2_RST_R","esp32::dport::perip_rst_en::I2C0_EXT0_RST_R","esp32::dport::perip_rst_en::UHCI0_RST_R","esp32::dport::perip_rst_en::RMT_RST_R","esp32::dport::perip_rst_en::PCNT_RST_R","esp32::dport::perip_rst_en::LEDC_RST_R","esp32::dport::perip_rst_en::UHCI1_RST_R","esp32::dport::perip_rst_en::TIMERGROUP_RST_R","esp32::dport::perip_rst_en::EFUSE_RST_R","esp32::dport::perip_rst_en::TIMERGROUP1_RST_R","esp32::dport::perip_rst_en::SPI3_RST_R","esp32::dport::perip_rst_en::PWM0_RST_R","esp32::dport::perip_rst_en::I2C_EXT1_RST_R","esp32::dport::perip_rst_en::TWAI_RST_R","esp32::dport::perip_rst_en::PWM1_RST_R","esp32::dport::perip_rst_en::I2S1_RST_R","esp32::dport::perip_rst_en::SPI_DMA_RST_R","esp32::dport::perip_rst_en::UART2_RST_R","esp32::dport::perip_rst_en::UART_MEM_RST_R","esp32::dport::perip_rst_en::PWM2_RST_R","esp32::dport::perip_rst_en::PWM3_RST_R","esp32::dport::slave_spi_config::SLAVE_SPI_MASK_PRO_R","esp32::dport::slave_spi_config::SLAVE_SPI_MASK_APP_R","esp32::dport::slave_spi_config::SPI_ENCRYPT_ENABLE_R","esp32::dport::slave_spi_config::SPI_DECRYPT_ENABLE_R","esp32::dport::bt_lpck_div_int::BTEXTWAKEUP_REQ_R","esp32::dport::bt_lpck_div_frac::LPCLK_SEL_RTC_SLOW_R","esp32::dport::bt_lpck_div_frac::LPCLK_SEL_8M_R","esp32::dport::bt_lpck_div_frac::LPCLK_SEL_XTAL_R","esp32::dport::bt_lpck_div_frac::LPCLK_SEL_XTAL32K_R","esp32::dport::cpu_intr_from_cpu_0::CPU_INTR_FROM_CPU_0_R","esp32::dport::cpu_intr_from_cpu_1::CPU_INTR_FROM_CPU_1_R","esp32::dport::cpu_intr_from_cpu_2::CPU_INTR_FROM_CPU_2_R","esp32::dport::cpu_intr_from_cpu_3::CPU_INTR_FROM_CPU_3_R","esp32::dport::mem_access_dbug0::PRO_ROM_MPU_AD_R","esp32::dport::mem_access_dbug0::PRO_ROM_IA_R","esp32::dport::mem_access_dbug0::APP_ROM_MPU_AD_R","esp32::dport::mem_access_dbug0::APP_ROM_IA_R","esp32::dport::mem_access_dbug1::AHB_ACCESS_DENY_R","esp32::dport::mem_access_dbug1::AHBLITE_ACCESS_DENY_R","esp32::dport::mem_access_dbug1::AHBLITE_IA_R","esp32::dport::pro_dcache_dbug0::PRO_SLAVE_WDATA_R","esp32::dport::pro_dcache_dbug0::PRO_CACHE_MMU_IA_R","esp32::dport::pro_dcache_dbug0::PRO_WR_BAK_TO_READ_R","esp32::dport::pro_dcache_dbug0::PRO_TX_END_R","esp32::dport::pro_dcache_dbug0::PRO_SLAVE_WR_R","esp32::dport::pro_dcache_dbug0::PRO_SLAVE_WDATA_V_R","esp32::dport::pro_dcache_dbug0::PRO_RX_END_R","esp32::dport::pro_dcache_dbug3::PRO_CPU_DISABLED_CACHE_IA_OPPOSITE_R","esp32::dport::pro_dcache_dbug3::PRO_CPU_DISABLED_CACHE_IA_DRAM1_R","esp32::dport::pro_dcache_dbug3::PRO_CPU_DISABLED_CACHE_IA_IROM0_R","esp32::dport::pro_dcache_dbug3::PRO_CPU_DISABLED_CACHE_IA_IRAM1_R","esp32::dport::pro_dcache_dbug3::PRO_CPU_DISABLED_CACHE_IA_IRAM0_R","esp32::dport::pro_dcache_dbug3::PRO_CPU_DISABLED_CACHE_IA_DROM0_R","esp32::dport::pro_dcache_dbug3::PRO_CACHE_IRAM0_PID_ERROR_R","esp32::dport::app_dcache_dbug0::APP_SLAVE_WDATA_R","esp32::dport::app_dcache_dbug0::APP_CACHE_MMU_IA_R","esp32::dport::app_dcache_dbug0::APP_WR_BAK_TO_READ_R","esp32::dport::app_dcache_dbug0::APP_TX_END_R","esp32::dport::app_dcache_dbug0::APP_SLAVE_WR_R","esp32::dport::app_dcache_dbug0::APP_SLAVE_WDATA_V_R","esp32::dport::app_dcache_dbug0::APP_RX_END_R","esp32::dport::app_dcache_dbug3::APP_CPU_DISABLED_CACHE_IA_OPPOSITE_R","esp32::dport::app_dcache_dbug3::APP_CPU_DISABLED_CACHE_IA_DRAM1_R","esp32::dport::app_dcache_dbug3::APP_CPU_DISABLED_CACHE_IA_IROM0_R","esp32::dport::app_dcache_dbug3::APP_CPU_DISABLED_CACHE_IA_IRAM1_R","esp32::dport::app_dcache_dbug3::APP_CPU_DISABLED_CACHE_IA_IRAM0_R","esp32::dport::app_dcache_dbug3::APP_CPU_DISABLED_CACHE_IA_DROM0_R","esp32::dport::app_dcache_dbug3::APP_CACHE_IRAM0_PID_ERROR_R","esp32::dport::pro_cpu_record_ctrl::PRO_CPU_RECORD_ENABLE_R","esp32::dport::pro_cpu_record_ctrl::PRO_CPU_RECORD_DISABLE_R","esp32::dport::pro_cpu_record_ctrl::PRO_CPU_PDEBUG_ENABLE_R","esp32::dport::pro_cpu_record_status::PRO_CPU_RECORDING_R","esp32::dport::pro_cpu_record_pdebuginst::RECORD_PDEBUGINST_LOOP_REP_R","esp32::dport::pro_cpu_record_pdebuginst::RECORD_PDEBUGINST_LOOP_R","esp32::dport::pro_cpu_record_pdebugdata::RECORD_PDEBUGDATA_DEP_OTHER_R","esp32::dport::pro_cpu_record_pdebugdata::RECORD_PDEBUGDATA_INSNTYPE_RER_R","esp32::dport::pro_cpu_record_pdebugdata::RECORD_PDEBUGDATA_STALL_BUFF_R","esp32::dport::pro_cpu_record_pdebugdata::RECORD_PDEBUGDATA_INSNTYPE_WER_R","esp32::dport::pro_cpu_record_pdebugdata::RECORD_PDEBUGDATA_STALL_BUFFCONFL_R","esp32::dport::pro_cpu_record_pdebugdata::RECORD_PDEBUGDATA_STALL_DCM_R","esp32::dport::pro_cpu_record_pdebugdata::RECORD_PDEBUGDATA_STALL_LSU_R","esp32::dport::pro_cpu_record_pdebugdata::RECORD_PDEBUGDATA_STALL_ICM_R","esp32::dport::pro_cpu_record_pdebugdata::RECORD_PDEBUGDATA_STALL_IRAMBUSY_R","esp32::dport::pro_cpu_record_pdebugdata::RECORD_PDEBUGDATA_DEP_LSU_R","esp32::dport::pro_cpu_record_pdebugdata::RECORD_PDEBUGDATA_STALL_IPIF_R","esp32::dport::pro_cpu_record_pdebugdata::RECORD_PDEBUGDATA_INSNTYPE_RSR_R","esp32::dport::pro_cpu_record_pdebugdata::RECORD_PDEBUGDATA_STALL_TIE_R","esp32::dport::pro_cpu_record_pdebugdata::RECORD_PDEBUGDATA_INSNTYPE_WSR_R","esp32::dport::pro_cpu_record_pdebugdata::RECORD_PDEBUGDATA_STALL_RUN_R","esp32::dport::pro_cpu_record_pdebugdata::RECORD_PDEBUGDATA_INSNTYPE_XSR_R","esp32::dport::pro_cpu_record_pdebugdata::RECORD_PDEBUGDATA_DEP_STR_R","esp32::dport::pro_cpu_record_pdebugdata::RECORD_PDEBUGDATA_DEP_R","esp32::dport::pro_cpu_record_pdebugdata::RECORD_PDEBUGDATA_STALL_BPIFETCH_R","esp32::dport::pro_cpu_record_pdebugdata::RECORD_PDEBUGDATA_STALL_L32R_R","esp32::dport::pro_cpu_record_pdebugdata::RECORD_PDEBUGDATA_STALL_LSPROC_R","esp32::dport::pro_cpu_record_pdebugdata::RECORD_PDEBUGDATA_STALL_BPLOAD_R","esp32::dport::pro_cpu_record_pdebugdata::RECORD_PDEBUGDATA_DEP_MEMW_R","esp32::dport::pro_cpu_record_pdebugdata::RECORD_PDEBUGDATA_STALL_BANKCONFL_R","esp32::dport::pro_cpu_record_pdebugdata::RECORD_PDEBUGDATA_DEP_HALT_R","esp32::dport::pro_cpu_record_pdebugdata::RECORD_PDEBUGDATA_STALL_ITERMUL_R","esp32::dport::pro_cpu_record_pdebugdata::RECORD_PDEBUGDATA_STALL_ITERDIV_R","esp32::dport::pro_cpu_record_pdebugls0stat::RECORD_PDEBUGLS0STAT_DTLBM_R","esp32::dport::pro_cpu_record_pdebugls0stat::RECORD_PDEBUGLS0STAT_DCM_R","esp32::dport::pro_cpu_record_pdebugls0stat::RECORD_PDEBUGLS0STAT_DCH_R","esp32::dport::pro_cpu_record_pdebugls0stat::RECORD_PDEBUGLS0STAT_UC_R","esp32::dport::pro_cpu_record_pdebugls0stat::RECORD_PDEBUGLS0STAT_WB_R","esp32::dport::pro_cpu_record_pdebugls0stat::RECORD_PDEBUGLS0STAT_COH_R","esp32::dport::app_cpu_record_ctrl::APP_CPU_RECORD_ENABLE_R","esp32::dport::app_cpu_record_ctrl::APP_CPU_RECORD_DISABLE_R","esp32::dport::app_cpu_record_ctrl::APP_CPU_PDEBUG_ENABLE_R","esp32::dport::app_cpu_record_status::APP_CPU_RECORDING_R","esp32::dport::rsa_pd_ctrl::RSA_PD_R","esp32::dport::pro_intrusion_ctrl::PRO_INTRUSION_RECORD_RESET_N_R","esp32::dport::app_intrusion_ctrl::APP_INTRUSION_RECORD_RESET_N_R","esp32::dport::front_end_mem_pd::AGC_MEM_FORCE_PU_R","esp32::dport::front_end_mem_pd::AGC_MEM_FORCE_PD_R","esp32::dport::front_end_mem_pd::PBUS_MEM_FORCE_PU_R","esp32::dport::front_end_mem_pd::PBUS_MEM_FORCE_PD_R","esp32::dport::cache_ia_int_en::CACHE_IA_INT_APP_DROM0_R","esp32::dport::cache_ia_int_en::CACHE_IA_INT_APP_IRAM0_R","esp32::dport::cache_ia_int_en::CACHE_IA_INT_APP_IRAM1_R","esp32::dport::cache_ia_int_en::CACHE_IA_INT_APP_IROM0_R","esp32::dport::cache_ia_int_en::CACHE_IA_INT_APP_DRAM1_R","esp32::dport::cache_ia_int_en::CACHE_IA_INT_APP_OPPOSITE_R","esp32::dport::cache_ia_int_en::CACHE_IA_INT_PRO_DROM0_R","esp32::dport::cache_ia_int_en::CACHE_IA_INT_PRO_IRAM0_R","esp32::dport::cache_ia_int_en::CACHE_IA_INT_PRO_IRAM1_R","esp32::dport::cache_ia_int_en::CACHE_IA_INT_PRO_IROM0_R","esp32::dport::cache_ia_int_en::CACHE_IA_INT_PRO_DRAM1_R","esp32::dport::cache_ia_int_en::CACHE_IA_INT_PRO_OPPOSITE_R","esp32::dport::secure_boot_ctrl::SW_BOOTLOADER_SEL_R","esp32::efuse::blk0_rdata0::RD_UART_DOWNLOAD_DIS_R","esp32::efuse::blk0_rdata3::RD_DISABLE_APP_CPU_R","esp32::efuse::blk0_rdata3::RD_DISABLE_BT_R","esp32::efuse::blk0_rdata3::RD_CHIP_PACKAGE_4BIT_R","esp32::efuse::blk0_rdata3::RD_DIS_CACHE_R","esp32::efuse::blk0_rdata3::RD_CHIP_CPU_FREQ_LOW_R","esp32::efuse::blk0_rdata3::RD_CHIP_CPU_FREQ_RATED_R","esp32::efuse::blk0_rdata3::RD_BLK3_PART_RESERVE_R","esp32::efuse::blk0_rdata3::RD_CHIP_VER_REV1_R","esp32::efuse::blk0_rdata4::RD_RESERVE_0_141_R","esp32::efuse::blk0_rdata4::RD_XPD_SDIO_R","esp32::efuse::blk0_rdata4::RD_XPD_SDIO_TIEH_R","esp32::efuse::blk0_rdata4::RD_XPD_SDIO_FORCE_R","esp32::efuse::blk0_rdata5::RD_CHIP_VER_REV2_R","esp32::efuse::blk0_rdata5::RD_RESERVE_0_181_R","esp32::efuse::blk0_rdata6::RD_CONSOLE_DEBUG_DISABLE_R","esp32::efuse::blk0_rdata6::RD_DISABLE_SDIO_HOST_R","esp32::efuse::blk0_rdata6::RD_ABS_DONE_0_R","esp32::efuse::blk0_rdata6::RD_ABS_DONE_1_R","esp32::efuse::blk0_rdata6::RD_JTAG_DISABLE_R","esp32::efuse::blk0_rdata6::RD_DISABLE_DL_ENCRYPT_R","esp32::efuse::blk0_rdata6::RD_DISABLE_DL_DECRYPT_R","esp32::efuse::blk0_rdata6::RD_DISABLE_DL_CACHE_R","esp32::efuse::blk0_rdata6::RD_KEY_STATUS_R","esp32::efuse::blk0_wdata3::DISABLE_APP_CPU_R","esp32::efuse::blk0_wdata3::DISABLE_BT_R","esp32::efuse::blk0_wdata3::CHIP_PACKAGE_4BIT_R","esp32::efuse::blk0_wdata3::DIS_CACHE_R","esp32::efuse::blk0_wdata3::CHIP_CPU_FREQ_LOW_R","esp32::efuse::blk0_wdata3::CHIP_CPU_FREQ_RATED_R","esp32::efuse::blk0_wdata3::BLK3_PART_RESERVE_R","esp32::efuse::blk0_wdata3::CHIP_VER_REV1_R","esp32::efuse::blk0_wdata4::RESERVE_0_141_R","esp32::efuse::blk0_wdata4::XPD_SDIO_R","esp32::efuse::blk0_wdata4::XPD_SDIO_TIEH_R","esp32::efuse::blk0_wdata4::XPD_SDIO_FORCE_R","esp32::efuse::blk0_wdata5::CHIP_VER_REV2_R","esp32::efuse::blk0_wdata5::RESERVE_0_181_R","esp32::efuse::blk0_wdata6::CONSOLE_DEBUG_DISABLE_R","esp32::efuse::blk0_wdata6::DISABLE_SDIO_HOST_R","esp32::efuse::blk0_wdata6::ABS_DONE_0_R","esp32::efuse::blk0_wdata6::ABS_DONE_1_R","esp32::efuse::blk0_wdata6::DISABLE_JTAG_R","esp32::efuse::blk0_wdata6::DISABLE_DL_ENCRYPT_R","esp32::efuse::blk0_wdata6::DISABLE_DL_DECRYPT_R","esp32::efuse::blk0_wdata6::DISABLE_DL_CACHE_R","esp32::efuse::blk0_wdata6::KEY_STATUS_R","esp32::efuse::clk::EN_R","esp32::efuse::conf::FORCE_NO_WR_RD_DIS_R","esp32::efuse::cmd::READ_CMD_R","esp32::efuse::cmd::PGM_CMD_R","esp32::efuse::int_raw::READ_DONE_INT_RAW_R","esp32::efuse::int_raw::PGM_DONE_INT_RAW_R","esp32::efuse::int_st::READ_DONE_INT_ST_R","esp32::efuse::int_st::PGM_DONE_INT_ST_R","esp32::efuse::int_ena::READ_DONE_INT_ENA_R","esp32::efuse::int_ena::PGM_DONE_INT_ENA_R","esp32::efuse::dac_conf::DAC_CLK_PAD_SEL_R","esp32::emac_dma::dmabusmode::SW_RST_R","esp32::emac_dma::dmabusmode::DMA_ARB_SCH_R","esp32::emac_dma::dmabusmode::ALT_DESC_SIZE_R","esp32::emac_dma::dmabusmode::FIXED_BURST_R","esp32::emac_dma::dmabusmode::USE_SEP_PBL_R","esp32::emac_dma::dmabusmode::PBLX8_MODE_R","esp32::emac_dma::dmabusmode::DMAADDRALIBEA_R","esp32::emac_dma::dmabusmode::DMAMIXEDBURST_R","esp32::emac_dma::dmastatus::TRANS_INT_R","esp32::emac_dma::dmastatus::TRANS_PROC_STOP_R","esp32::emac_dma::dmastatus::TRANS_BUF_UNAVAIL_R","esp32::emac_dma::dmastatus::TRANS_JABBER_TO_R","esp32::emac_dma::dmastatus::RECV_OVFLOW_R","esp32::emac_dma::dmastatus::TRANS_UNDFLOW_R","esp32::emac_dma::dmastatus::RECV_INT_R","esp32::emac_dma::dmastatus::RECV_BUF_UNAVAIL_R","esp32::emac_dma::dmastatus::RECV_PROC_STOP_R","esp32::emac_dma::dmastatus::RECV_WDT_TO_R","esp32::emac_dma::dmastatus::EARLY_TRANS_INT_R","esp32::emac_dma::dmastatus::FATAL_BUS_ERR_INT_R","esp32::emac_dma::dmastatus::EARLY_RECV_INT_R","esp32::emac_dma::dmastatus::ABN_INT_SUMM_R","esp32::emac_dma::dmastatus::NORM_INT_SUMM_R","esp32::emac_dma::dmastatus::PMT_INT_R","esp32::emac_dma::dmastatus::TS_TRI_INT_R","esp32::emac_dma::dmaoperation_mode::START_STOP_RX_R","esp32::emac_dma::dmaoperation_mode::OPT_SECOND_FRAME_R","esp32::emac_dma::dmaoperation_mode::DROP_GFRM_R","esp32::emac_dma::dmaoperation_mode::FWD_UNDER_GF_R","esp32::emac_dma::dmaoperation_mode::FWD_ERR_FRAME_R","esp32::emac_dma::dmaoperation_mode::START_STOP_TRANSMISSION_COMMAND_R","esp32::emac_dma::dmaoperation_mode::FLUSH_TX_FIFO_R","esp32::emac_dma::dmaoperation_mode::TX_STR_FWD_R","esp32::emac_dma::dmaoperation_mode::DIS_FLUSH_RECV_FRAMES_R","esp32::emac_dma::dmaoperation_mode::RX_STORE_FORWARD_R","esp32::emac_dma::dmaoperation_mode::DIS_DROP_TCPIP_ERR_FRAM_R","esp32::emac_dma::dmain_en::DMAIN_TIE_R","esp32::emac_dma::dmain_en::DMAIN_TSE_R","esp32::emac_dma::dmain_en::DMAIN_TBUE_R","esp32::emac_dma::dmain_en::DMAIN_TJTE_R","esp32::emac_dma::dmain_en::DMAIN_OIE_R","esp32::emac_dma::dmain_en::DMAIN_UIE_R","esp32::emac_dma::dmain_en::DMAIN_RIE_R","esp32::emac_dma::dmain_en::DMAIN_RBUE_R","esp32::emac_dma::dmain_en::DMAIN_RSE_R","esp32::emac_dma::dmain_en::DMAIN_RWTE_R","esp32::emac_dma::dmain_en::DMAIN_ETIE_R","esp32::emac_dma::dmain_en::DMAIN_FBEE_R","esp32::emac_dma::dmain_en::DMAIN_ERIE_R","esp32::emac_dma::dmain_en::DMAIN_AISE_R","esp32::emac_dma::dmain_en::DMAIN_NISE_R","esp32::emac_dma::dmamissedfr::OVERFLOW_BMFC_R","esp32::emac_dma::dmamissedfr::OVERFLOW_BFOC_R","esp32::emac_ext::ex_oscclk_conf::CLK_SEL_R","esp32::emac_ext::ex_clk_ctrl::EXT_EN_R","esp32::emac_ext::ex_clk_ctrl::INT_EN_R","esp32::emac_ext::ex_clk_ctrl::RX_125_CLK_EN_R","esp32::emac_ext::ex_clk_ctrl::MII_CLK_TX_EN_R","esp32::emac_ext::ex_clk_ctrl::MII_CLK_RX_EN_R","esp32::emac_ext::ex_clk_ctrl::CLK_EN_R","esp32::emac_ext::ex_phyinf_conf::INT_REVMII_RX_CLK_SEL_R","esp32::emac_ext::ex_phyinf_conf::EXT_REVMII_RX_CLK_SEL_R","esp32::emac_ext::ex_phyinf_conf::SBD_FLOWCTRL_R","esp32::emac_ext::ex_phyinf_conf::SS_MODE_R","esp32::emac_ext::ex_phyinf_conf::SBD_CLK_GATING_EN_R","esp32::emac_ext::ex_phyinf_conf::PMT_CTRL_EN_R","esp32::emac_ext::ex_phyinf_conf::SCR_SMI_DLY_RX_SYNC_R","esp32::emac_ext::ex_phyinf_conf::TX_ERR_OUT_EN_R","esp32::emac_mac::emacconfig::RX_R","esp32::emac_mac::emacconfig::TX_R","esp32::emac_mac::emacconfig::DEFERRALCHECK_R","esp32::emac_mac::emacconfig::PADCRCSTRIP_R","esp32::emac_mac::emacconfig::RETRY_R","esp32::emac_mac::emacconfig::RXIPCOFFLOAD_R","esp32::emac_mac::emacconfig::DUPLEX_R","esp32::emac_mac::emacconfig::LOOPBACK_R","esp32::emac_mac::emacconfig::RXOWN_R","esp32::emac_mac::emacconfig::FESPEED_R","esp32::emac_mac::emacconfig::MII_R","esp32::emac_mac::emacconfig::DISABLECRS_R","esp32::emac_mac::emacconfig::JUMBOFRAME_R","esp32::emac_mac::emacconfig::JABBER_R","esp32::emac_mac::emacconfig::WATCHDOG_R","esp32::emac_mac::emacconfig::ASS2KP_R","esp32::emac_mac::emacff::PMODE_R","esp32::emac_mac::emacff::DAIF_R","esp32::emac_mac::emacff::PAM_R","esp32::emac_mac::emacff::DBF_R","esp32::emac_mac::emacff::SAIF_R","esp32::emac_mac::emacff::SAFE_R","esp32::emac_mac::emacff::RECEIVE_ALL_R","esp32::emac_mac::emacgmiiaddr::MIIBUSY_R","esp32::emac_mac::emacgmiiaddr::MIIWRITE_R","esp32::emac_mac::emacfc::FCBBA_R","esp32::emac_mac::emacfc::TFCE_R","esp32::emac_mac::emacfc::RFCE_R","esp32::emac_mac::emacfc::UPFD_R","esp32::emac_mac::emacfc::DZPQ_R","esp32::emac_mac::emacdebug::MACRPES_R","esp32::emac_mac::emacdebug::MTLRFWCAS_R","esp32::emac_mac::emacdebug::MACTPES_R","esp32::emac_mac::emacdebug::MACTP_R","esp32::emac_mac::emacdebug::MTLTFWCS_R","esp32::emac_mac::emacdebug::MTLTFNES_R","esp32::emac_mac::emacdebug::MTLTSFFS_R","esp32::emac_mac::pmt_csr::PWRDWN_R","esp32::emac_mac::pmt_csr::MGKPKTEN_R","esp32::emac_mac::pmt_csr::RWKPKTEN_R","esp32::emac_mac::pmt_csr::MGKPRCVD_R","esp32::emac_mac::pmt_csr::RWKPRCVD_R","esp32::emac_mac::pmt_csr::GLBLUCAST_R","esp32::emac_mac::pmt_csr::RWKFILTRST_R","esp32::emac_mac::emaclpi_crs::TLPIEN_R","esp32::emac_mac::emaclpi_crs::TLPIEX_R","esp32::emac_mac::emaclpi_crs::RLPIEN_R","esp32::emac_mac::emaclpi_crs::RLPIEX_R","esp32::emac_mac::emaclpi_crs::TLPIST_R","esp32::emac_mac::emaclpi_crs::RLPIST_R","esp32::emac_mac::emaclpi_crs::LPIEN_R","esp32::emac_mac::emaclpi_crs::PLS_R","esp32::emac_mac::emaclpi_crs::LPITXA_R","esp32::emac_mac::emacints::PMTINTS_R","esp32::emac_mac::emacints::LPIIS_R","esp32::emac_mac::emacintmask::PMTINTMASK_R","esp32::emac_mac::emacintmask::LPIINTMASK_R","esp32::emac_mac::emacaddr0high::ADDRESS_ENABLE0_R","esp32::emac_mac::emacaddr1high::SOURCE_ADDRESS_R","esp32::emac_mac::emacaddr1high::ADDRESS_ENABLE1_R","esp32::emac_mac::emacaddr2high::SOURCE_ADDRESS2_R","esp32::emac_mac::emacaddr2high::ADDRESS_ENABLE2_R","esp32::emac_mac::emacaddr3high::SOURCE_ADDRESS3_R","esp32::emac_mac::emacaddr3high::ADDRESS_ENABLE3_R","esp32::emac_mac::emacaddr4high::SOURCE_ADDRESS4_R","esp32::emac_mac::emacaddr4high::ADDRESS_ENABLE4_R","esp32::emac_mac::emacaddr5high::SOURCE_ADDRESS5_R","esp32::emac_mac::emacaddr5high::ADDRESS_ENABLE5_R","esp32::emac_mac::emacaddr6high::SOURCE_ADDRESS6_R","esp32::emac_mac::emacaddr6high::ADDRESS_ENABLE6_R","esp32::emac_mac::emacaddr7high::SOURCE_ADDRESS7_R","esp32::emac_mac::emacaddr7high::ADDRESS_ENABLE7_R","esp32::emac_mac::emaccstatus::LINK_MODE_R","esp32::emac_mac::emaccstatus::JABBER_TIMEOUT_R","esp32::emac_mac::emacwdogto::PWDOGEN_R","esp32::flash_encryption::done::FLASH_DONE_R","esp32::frc_timer::timer_int::CLR_R","esp32::gpio::cpusdio_int1::PIN_PAD_DRIVER_R","esp32::gpio::cpusdio_int1::PIN_WAKEUP_ENABLE_R","esp32::gpio::pin::PAD_DRIVER_R","esp32::gpio::pin::WAKEUP_ENABLE_R","esp32::gpio::cali_conf::CALI_START_R","esp32::gpio::cali_data::CALI_RDY_REAL_R","esp32::gpio::cali_data::CALI_RDY_SYNC2_R","esp32::gpio::func_in_sel_cfg::IN_INV_SEL_R","esp32::gpio::func_in_sel_cfg::SEL_R","esp32::gpio::func_out_sel_cfg::INV_SEL_R","esp32::gpio::func_out_sel_cfg::OEN_SEL_R","esp32::gpio::func_out_sel_cfg::OEN_INV_SEL_R","esp32::gpio_sd::cg::SD_CLK_EN_R","esp32::gpio_sd::misc::SPI_SWAP_R","esp32::hinf::cfg_data1::SDIO_ENABLE_R","esp32::hinf::cfg_data1::SDIO_IOREADY1_R","esp32::hinf::cfg_data1::HIGHSPEED_ENABLE_R","esp32::hinf::cfg_data1::HIGHSPEED_MODE_R","esp32::hinf::cfg_data1::SDIO_CD_ENABLE_R","esp32::hinf::cfg_data1::SDIO_IOREADY2_R","esp32::hinf::cfg_data1::SDIO_INT_MASK_R","esp32::hinf::cfg_data1::IOENABLE2_R","esp32::hinf::cfg_data1::CD_DISABLE_R","esp32::hinf::cfg_data1::FUNC1_EPS_R","esp32::hinf::cfg_data1::EMP_R","esp32::hinf::cfg_data1::IOENABLE1_R","esp32::hinf::cfg_data1::FUNC2_EPS_R","esp32::hinf::cfg_data7::SDIO_RST_R","esp32::hinf::cfg_data7::SDIO_IOREADY0_R","esp32::i2c0::ctr::SDA_FORCE_OUT_R","esp32::i2c0::ctr::SCL_FORCE_OUT_R","esp32::i2c0::ctr::SAMPLE_SCL_LEVEL_R","esp32::i2c0::ctr::MS_MODE_R","esp32::i2c0::ctr::TRANS_START_R","esp32::i2c0::ctr::TX_LSB_FIRST_R","esp32::i2c0::ctr::RX_LSB_FIRST_R","esp32::i2c0::ctr::CLK_EN_R","esp32::i2c0::sr::ACK_REC_R","esp32::i2c0::sr::SLAVE_RW_R","esp32::i2c0::sr::TIME_OUT_R","esp32::i2c0::sr::ARB_LOST_R","esp32::i2c0::sr::BUS_BUSY_R","esp32::i2c0::sr::SLAVE_ADDRESSED_R","esp32::i2c0::sr::BYTE_TRANS_R","esp32::i2c0::slave_addr::ADDR_10BIT_EN_R","esp32::i2c0::fifo_conf::NONFIFO_EN_R","esp32::i2c0::fifo_conf::FIFO_ADDR_CFG_EN_R","esp32::i2c0::fifo_conf::RX_FIFO_RST_R","esp32::i2c0::fifo_conf::TX_FIFO_RST_R","esp32::i2c0::int_raw::RXFIFO_FULL_INT_RAW_R","esp32::i2c0::int_raw::TXFIFO_EMPTY_INT_RAW_R","esp32::i2c0::int_raw::RXFIFO_OVF_INT_RAW_R","esp32::i2c0::int_raw::END_DETECT_INT_RAW_R","esp32::i2c0::int_raw::SLAVE_TRAN_COMP_INT_RAW_R","esp32::i2c0::int_raw::ARBITRATION_LOST_INT_RAW_R","esp32::i2c0::int_raw::MASTER_TRAN_COMP_INT_RAW_R","esp32::i2c0::int_raw::TRANS_COMPLETE_INT_RAW_R","esp32::i2c0::int_raw::TIME_OUT_INT_RAW_R","esp32::i2c0::int_raw::TRANS_START_INT_RAW_R","esp32::i2c0::int_raw::ACK_ERR_INT_RAW_R","esp32::i2c0::int_raw::RX_REC_FULL_INT_RAW_R","esp32::i2c0::int_raw::TX_SEND_EMPTY_INT_RAW_R","esp32::i2c0::int_ena::RXFIFO_FULL_INT_ENA_R","esp32::i2c0::int_ena::TXFIFO_EMPTY_INT_ENA_R","esp32::i2c0::int_ena::RXFIFO_OVF_INT_ENA_R","esp32::i2c0::int_ena::END_DETECT_INT_ENA_R","esp32::i2c0::int_ena::SLAVE_TRAN_COMP_INT_ENA_R","esp32::i2c0::int_ena::ARBITRATION_LOST_INT_ENA_R","esp32::i2c0::int_ena::MASTER_TRAN_COMP_INT_ENA_R","esp32::i2c0::int_ena::TRANS_COMPLETE_INT_ENA_R","esp32::i2c0::int_ena::TIME_OUT_INT_ENA_R","esp32::i2c0::int_ena::TRANS_START_INT_ENA_R","esp32::i2c0::int_ena::ACK_ERR_INT_ENA_R","esp32::i2c0::int_ena::RX_REC_FULL_INT_ENA_R","esp32::i2c0::int_ena::TX_SEND_EMPTY_INT_ENA_R","esp32::i2c0::int_status::RXFIFO_FULL_INT_ST_R","esp32::i2c0::int_status::TXFIFO_EMPTY_INT_ST_R","esp32::i2c0::int_status::RXFIFO_OVF_INT_ST_R","esp32::i2c0::int_status::END_DETECT_INT_ST_R","esp32::i2c0::int_status::SLAVE_TRAN_COMP_INT_ST_R","esp32::i2c0::int_status::ARBITRATION_LOST_INT_ST_R","esp32::i2c0::int_status::MASTER_TRAN_COMP_INT_ST_R","esp32::i2c0::int_status::TRANS_COMPLETE_INT_ST_R","esp32::i2c0::int_status::TIME_OUT_INT_ST_R","esp32::i2c0::int_status::TRANS_START_INT_ST_R","esp32::i2c0::int_status::ACK_ERR_INT_ST_R","esp32::i2c0::int_status::RX_REC_FULL_INT_ST_R","esp32::i2c0::int_status::TX_SEND_EMPTY_INT_ST_R","esp32::i2c0::scl_filter_cfg::SCL_FILTER_EN_R","esp32::i2c0::sda_filter_cfg::SDA_FILTER_EN_R","esp32::i2c0::comd::COMMAND_DONE_R","esp32::i2s0::conf::TX_RESET_R","esp32::i2s0::conf::RX_RESET_R","esp32::i2s0::conf::TX_FIFO_RESET_R","esp32::i2s0::conf::RX_FIFO_RESET_R","esp32::i2s0::conf::TX_START_R","esp32::i2s0::conf::RX_START_R","esp32::i2s0::conf::TX_SLAVE_MOD_R","esp32::i2s0::conf::RX_SLAVE_MOD_R","esp32::i2s0::conf::TX_RIGHT_FIRST_R","esp32::i2s0::conf::RX_RIGHT_FIRST_R","esp32::i2s0::conf::TX_MSB_SHIFT_R","esp32::i2s0::conf::RX_MSB_SHIFT_R","esp32::i2s0::conf::TX_SHORT_SYNC_R","esp32::i2s0::conf::RX_SHORT_SYNC_R","esp32::i2s0::conf::TX_MONO_R","esp32::i2s0::conf::RX_MONO_R","esp32::i2s0::conf::TX_MSB_RIGHT_R","esp32::i2s0::conf::RX_MSB_RIGHT_R","esp32::i2s0::conf::SIG_LOOPBACK_R","esp32::i2s0::int_raw::RX_TAKE_DATA_INT_RAW_R","esp32::i2s0::int_raw::TX_PUT_DATA_INT_RAW_R","esp32::i2s0::int_raw::RX_WFULL_INT_RAW_R","esp32::i2s0::int_raw::RX_REMPTY_INT_RAW_R","esp32::i2s0::int_raw::TX_WFULL_INT_RAW_R","esp32::i2s0::int_raw::TX_REMPTY_INT_RAW_R","esp32::i2s0::int_raw::RX_HUNG_INT_RAW_R","esp32::i2s0::int_raw::TX_HUNG_INT_RAW_R","esp32::i2s0::int_raw::IN_DONE_INT_RAW_R","esp32::i2s0::int_raw::IN_SUC_EOF_INT_RAW_R","esp32::i2s0::int_raw::IN_ERR_EOF_INT_RAW_R","esp32::i2s0::int_raw::OUT_DONE_INT_RAW_R","esp32::i2s0::int_raw::OUT_EOF_INT_RAW_R","esp32::i2s0::int_raw::IN_DSCR_ERR_INT_RAW_R","esp32::i2s0::int_raw::OUT_DSCR_ERR_INT_RAW_R","esp32::i2s0::int_raw::IN_DSCR_EMPTY_INT_RAW_R","esp32::i2s0::int_raw::OUT_TOTAL_EOF_INT_RAW_R","esp32::i2s0::int_st::RX_TAKE_DATA_INT_ST_R","esp32::i2s0::int_st::TX_PUT_DATA_INT_ST_R","esp32::i2s0::int_st::RX_WFULL_INT_ST_R","esp32::i2s0::int_st::RX_REMPTY_INT_ST_R","esp32::i2s0::int_st::TX_WFULL_INT_ST_R","esp32::i2s0::int_st::TX_REMPTY_INT_ST_R","esp32::i2s0::int_st::RX_HUNG_INT_ST_R","esp32::i2s0::int_st::TX_HUNG_INT_ST_R","esp32::i2s0::int_st::IN_DONE_INT_ST_R","esp32::i2s0::int_st::IN_SUC_EOF_INT_ST_R","esp32::i2s0::int_st::IN_ERR_EOF_INT_ST_R","esp32::i2s0::int_st::OUT_DONE_INT_ST_R","esp32::i2s0::int_st::OUT_EOF_INT_ST_R","esp32::i2s0::int_st::IN_DSCR_ERR_INT_ST_R","esp32::i2s0::int_st::OUT_DSCR_ERR_INT_ST_R","esp32::i2s0::int_st::IN_DSCR_EMPTY_INT_ST_R","esp32::i2s0::int_st::OUT_TOTAL_EOF_INT_ST_R","esp32::i2s0::int_ena::RX_TAKE_DATA_INT_ENA_R","esp32::i2s0::int_ena::TX_PUT_DATA_INT_ENA_R","esp32::i2s0::int_ena::RX_WFULL_INT_ENA_R","esp32::i2s0::int_ena::RX_REMPTY_INT_ENA_R","esp32::i2s0::int_ena::TX_WFULL_INT_ENA_R","esp32::i2s0::int_ena::TX_REMPTY_INT_ENA_R","esp32::i2s0::int_ena::RX_HUNG_INT_ENA_R","esp32::i2s0::int_ena::TX_HUNG_INT_ENA_R","esp32::i2s0::int_ena::IN_DONE_INT_ENA_R","esp32::i2s0::int_ena::IN_SUC_EOF_INT_ENA_R","esp32::i2s0::int_ena::IN_ERR_EOF_INT_ENA_R","esp32::i2s0::int_ena::OUT_DONE_INT_ENA_R","esp32::i2s0::int_ena::OUT_EOF_INT_ENA_R","esp32::i2s0::int_ena::IN_DSCR_ERR_INT_ENA_R","esp32::i2s0::int_ena::OUT_DSCR_ERR_INT_ENA_R","esp32::i2s0::int_ena::IN_DSCR_EMPTY_INT_ENA_R","esp32::i2s0::int_ena::OUT_TOTAL_EOF_INT_ENA_R","esp32::i2s0::timing::TX_DSYNC_SW_R","esp32::i2s0::timing::RX_DSYNC_SW_R","esp32::i2s0::timing::TX_BCK_IN_INV_R","esp32::i2s0::fifo_conf::DSCR_EN_R","esp32::i2s0::fifo_conf::TX_FIFO_MOD_FORCE_EN_R","esp32::i2s0::fifo_conf::RX_FIFO_MOD_FORCE_EN_R","esp32::i2s0::out_link::OUTLINK_STOP_R","esp32::i2s0::out_link::OUTLINK_START_R","esp32::i2s0::out_link::OUTLINK_RESTART_R","esp32::i2s0::out_link::OUTLINK_PARK_R","esp32::i2s0::in_link::INLINK_STOP_R","esp32::i2s0::in_link::INLINK_START_R","esp32::i2s0::in_link::INLINK_RESTART_R","esp32::i2s0::in_link::INLINK_PARK_R","esp32::i2s0::lc_conf::IN_RST_R","esp32::i2s0::lc_conf::OUT_RST_R","esp32::i2s0::lc_conf::AHBM_FIFO_RST_R","esp32::i2s0::lc_conf::AHBM_RST_R","esp32::i2s0::lc_conf::OUT_LOOP_TEST_R","esp32::i2s0::lc_conf::IN_LOOP_TEST_R","esp32::i2s0::lc_conf::OUT_AUTO_WRBACK_R","esp32::i2s0::lc_conf::OUT_NO_RESTART_CLR_R","esp32::i2s0::lc_conf::OUT_EOF_MODE_R","esp32::i2s0::lc_conf::OUTDSCR_BURST_EN_R","esp32::i2s0::lc_conf::INDSCR_BURST_EN_R","esp32::i2s0::lc_conf::OUT_DATA_BURST_EN_R","esp32::i2s0::lc_conf::CHECK_OWNER_R","esp32::i2s0::lc_conf::MEM_TRANS_EN_R","esp32::i2s0::outfifo_push::OUTFIFO_PUSH_R","esp32::i2s0::infifo_pop::INFIFO_POP_R","esp32::i2s0::lc_hung_conf::LC_FIFO_TIMEOUT_ENA_R","esp32::i2s0::esco_conf0::ESCO_EN_R","esp32::i2s0::esco_conf0::ESCO_CHAN_MOD_R","esp32::i2s0::esco_conf0::ESCO_CVSD_DEC_PACK_ERR_R","esp32::i2s0::esco_conf0::ESCO_CVSD_INF_EN_R","esp32::i2s0::esco_conf0::CVSD_DEC_START_R","esp32::i2s0::esco_conf0::CVSD_DEC_RESET_R","esp32::i2s0::esco_conf0::PLC_EN_R","esp32::i2s0::esco_conf0::PLC2DMA_EN_R","esp32::i2s0::sco_conf0::SCO_WITH_I2S_EN_R","esp32::i2s0::sco_conf0::SCO_NO_I2S_EN_R","esp32::i2s0::sco_conf0::CVSD_ENC_START_R","esp32::i2s0::sco_conf0::CVSD_ENC_RESET_R","esp32::i2s0::conf1::TX_PCM_BYPASS_R","esp32::i2s0::conf1::RX_PCM_BYPASS_R","esp32::i2s0::conf1::TX_STOP_EN_R","esp32::i2s0::conf1::TX_ZEROS_RM_EN_R","esp32::i2s0::pd_conf::FIFO_FORCE_PD_R","esp32::i2s0::pd_conf::FIFO_FORCE_PU_R","esp32::i2s0::pd_conf::PLC_MEM_FORCE_PD_R","esp32::i2s0::pd_conf::PLC_MEM_FORCE_PU_R","esp32::i2s0::conf2::CAMERA_EN_R","esp32::i2s0::conf2::LCD_TX_WRX2_EN_R","esp32::i2s0::conf2::LCD_TX_SDX2_EN_R","esp32::i2s0::conf2::DATA_ENABLE_TEST_EN_R","esp32::i2s0::conf2::DATA_ENABLE_R","esp32::i2s0::conf2::LCD_EN_R","esp32::i2s0::conf2::EXT_ADC_START_EN_R","esp32::i2s0::conf2::INTER_VALID_EN_R","esp32::i2s0::clkm_conf::CLK_EN_R","esp32::i2s0::clkm_conf::CLKA_ENA_R","esp32::i2s0::pdm_conf::TX_PDM_EN_R","esp32::i2s0::pdm_conf::RX_PDM_EN_R","esp32::i2s0::pdm_conf::PCM2PDM_CONV_EN_R","esp32::i2s0::pdm_conf::PDM2PCM_CONV_EN_R","esp32::i2s0::pdm_conf::RX_PDM_SINC_DSR_16_EN_R","esp32::i2s0::pdm_conf::TX_PDM_HP_BYPASS_R","esp32::i2s0::state::TX_IDLE_R","esp32::i2s0::state::TX_FIFO_RESET_BACK_R","esp32::i2s0::state::RX_FIFO_RESET_BACK_R","esp32::io_mux::gpio36::MCU_OE_R","esp32::io_mux::gpio36::SLP_SEL_R","esp32::io_mux::gpio36::MCU_WPD_R","esp32::io_mux::gpio36::MCU_WPU_R","esp32::io_mux::gpio36::MCU_IE_R","esp32::io_mux::gpio36::FUN_WPD_R","esp32::io_mux::gpio36::FUN_WPU_R","esp32::io_mux::gpio36::FUN_IE_R","esp32::io_mux::gpio37::MCU_OE_R","esp32::io_mux::gpio37::SLP_SEL_R","esp32::io_mux::gpio37::MCU_WPD_R","esp32::io_mux::gpio37::MCU_WPU_R","esp32::io_mux::gpio37::MCU_IE_R","esp32::io_mux::gpio37::FUN_WPD_R","esp32::io_mux::gpio37::FUN_WPU_R","esp32::io_mux::gpio37::FUN_IE_R","esp32::io_mux::gpio38::MCU_OE_R","esp32::io_mux::gpio38::SLP_SEL_R","esp32::io_mux::gpio38::MCU_WPD_R","esp32::io_mux::gpio38::MCU_WPU_R","esp32::io_mux::gpio38::MCU_IE_R","esp32::io_mux::gpio38::FUN_WPD_R","esp32::io_mux::gpio38::FUN_WPU_R","esp32::io_mux::gpio38::FUN_IE_R","esp32::io_mux::gpio39::MCU_OE_R","esp32::io_mux::gpio39::SLP_SEL_R","esp32::io_mux::gpio39::MCU_WPD_R","esp32::io_mux::gpio39::MCU_WPU_R","esp32::io_mux::gpio39::MCU_IE_R","esp32::io_mux::gpio39::FUN_WPD_R","esp32::io_mux::gpio39::FUN_WPU_R","esp32::io_mux::gpio39::FUN_IE_R","esp32::io_mux::gpio34::MCU_OE_R","esp32::io_mux::gpio34::SLP_SEL_R","esp32::io_mux::gpio34::MCU_WPD_R","esp32::io_mux::gpio34::MCU_WPU_R","esp32::io_mux::gpio34::MCU_IE_R","esp32::io_mux::gpio34::FUN_WPD_R","esp32::io_mux::gpio34::FUN_WPU_R","esp32::io_mux::gpio34::FUN_IE_R","esp32::io_mux::gpio35::MCU_OE_R","esp32::io_mux::gpio35::SLP_SEL_R","esp32::io_mux::gpio35::MCU_WPD_R","esp32::io_mux::gpio35::MCU_WPU_R","esp32::io_mux::gpio35::MCU_IE_R","esp32::io_mux::gpio35::FUN_WPD_R","esp32::io_mux::gpio35::FUN_WPU_R","esp32::io_mux::gpio35::FUN_IE_R","esp32::io_mux::gpio32::MCU_OE_R","esp32::io_mux::gpio32::SLP_SEL_R","esp32::io_mux::gpio32::MCU_WPD_R","esp32::io_mux::gpio32::MCU_WPU_R","esp32::io_mux::gpio32::MCU_IE_R","esp32::io_mux::gpio32::FUN_WPD_R","esp32::io_mux::gpio32::FUN_WPU_R","esp32::io_mux::gpio32::FUN_IE_R","esp32::io_mux::gpio33::MCU_OE_R","esp32::io_mux::gpio33::SLP_SEL_R","esp32::io_mux::gpio33::MCU_WPD_R","esp32::io_mux::gpio33::MCU_WPU_R","esp32::io_mux::gpio33::MCU_IE_R","esp32::io_mux::gpio33::FUN_WPD_R","esp32::io_mux::gpio33::FUN_WPU_R","esp32::io_mux::gpio33::FUN_IE_R","esp32::io_mux::gpio25::MCU_OE_R","esp32::io_mux::gpio25::SLP_SEL_R","esp32::io_mux::gpio25::MCU_WPD_R","esp32::io_mux::gpio25::MCU_WPU_R","esp32::io_mux::gpio25::MCU_IE_R","esp32::io_mux::gpio25::FUN_WPD_R","esp32::io_mux::gpio25::FUN_WPU_R","esp32::io_mux::gpio25::FUN_IE_R","esp32::io_mux::gpio26::MCU_OE_R","esp32::io_mux::gpio26::SLP_SEL_R","esp32::io_mux::gpio26::MCU_WPD_R","esp32::io_mux::gpio26::MCU_WPU_R","esp32::io_mux::gpio26::MCU_IE_R","esp32::io_mux::gpio26::FUN_WPD_R","esp32::io_mux::gpio26::FUN_WPU_R","esp32::io_mux::gpio26::FUN_IE_R","esp32::io_mux::gpio27::MCU_OE_R","esp32::io_mux::gpio27::SLP_SEL_R","esp32::io_mux::gpio27::MCU_WPD_R","esp32::io_mux::gpio27::MCU_WPU_R","esp32::io_mux::gpio27::MCU_IE_R","esp32::io_mux::gpio27::FUN_WPD_R","esp32::io_mux::gpio27::FUN_WPU_R","esp32::io_mux::gpio27::FUN_IE_R","esp32::io_mux::gpio14::MCU_OE_R","esp32::io_mux::gpio14::SLP_SEL_R","esp32::io_mux::gpio14::MCU_WPD_R","esp32::io_mux::gpio14::MCU_WPU_R","esp32::io_mux::gpio14::MCU_IE_R","esp32::io_mux::gpio14::FUN_WPD_R","esp32::io_mux::gpio14::FUN_WPU_R","esp32::io_mux::gpio14::FUN_IE_R","esp32::io_mux::gpio12::MCU_OE_R","esp32::io_mux::gpio12::SLP_SEL_R","esp32::io_mux::gpio12::MCU_WPD_R","esp32::io_mux::gpio12::MCU_WPU_R","esp32::io_mux::gpio12::MCU_IE_R","esp32::io_mux::gpio12::FUN_WPD_R","esp32::io_mux::gpio12::FUN_WPU_R","esp32::io_mux::gpio12::FUN_IE_R","esp32::io_mux::gpio13::MCU_OE_R","esp32::io_mux::gpio13::SLP_SEL_R","esp32::io_mux::gpio13::MCU_WPD_R","esp32::io_mux::gpio13::MCU_WPU_R","esp32::io_mux::gpio13::MCU_IE_R","esp32::io_mux::gpio13::FUN_WPD_R","esp32::io_mux::gpio13::FUN_WPU_R","esp32::io_mux::gpio13::FUN_IE_R","esp32::io_mux::gpio15::MCU_OE_R","esp32::io_mux::gpio15::SLP_SEL_R","esp32::io_mux::gpio15::MCU_WPD_R","esp32::io_mux::gpio15::MCU_WPU_R","esp32::io_mux::gpio15::MCU_IE_R","esp32::io_mux::gpio15::FUN_WPD_R","esp32::io_mux::gpio15::FUN_WPU_R","esp32::io_mux::gpio15::FUN_IE_R","esp32::io_mux::gpio2::MCU_OE_R","esp32::io_mux::gpio2::SLP_SEL_R","esp32::io_mux::gpio2::MCU_WPD_R","esp32::io_mux::gpio2::MCU_WPU_R","esp32::io_mux::gpio2::MCU_IE_R","esp32::io_mux::gpio2::FUN_WPD_R","esp32::io_mux::gpio2::FUN_WPU_R","esp32::io_mux::gpio2::FUN_IE_R","esp32::io_mux::gpio0::MCU_OE_R","esp32::io_mux::gpio0::SLP_SEL_R","esp32::io_mux::gpio0::MCU_WPD_R","esp32::io_mux::gpio0::MCU_WPU_R","esp32::io_mux::gpio0::MCU_IE_R","esp32::io_mux::gpio0::FUN_WPD_R","esp32::io_mux::gpio0::FUN_WPU_R","esp32::io_mux::gpio0::FUN_IE_R","esp32::io_mux::gpio4::MCU_OE_R","esp32::io_mux::gpio4::SLP_SEL_R","esp32::io_mux::gpio4::MCU_WPD_R","esp32::io_mux::gpio4::MCU_WPU_R","esp32::io_mux::gpio4::MCU_IE_R","esp32::io_mux::gpio4::FUN_WPD_R","esp32::io_mux::gpio4::FUN_WPU_R","esp32::io_mux::gpio4::FUN_IE_R","esp32::io_mux::gpio16::MCU_OE_R","esp32::io_mux::gpio16::SLP_SEL_R","esp32::io_mux::gpio16::MCU_WPD_R","esp32::io_mux::gpio16::MCU_WPU_R","esp32::io_mux::gpio16::MCU_IE_R","esp32::io_mux::gpio16::FUN_WPD_R","esp32::io_mux::gpio16::FUN_WPU_R","esp32::io_mux::gpio16::FUN_IE_R","esp32::io_mux::gpio17::MCU_OE_R","esp32::io_mux::gpio17::SLP_SEL_R","esp32::io_mux::gpio17::MCU_WPD_R","esp32::io_mux::gpio17::MCU_WPU_R","esp32::io_mux::gpio17::MCU_IE_R","esp32::io_mux::gpio17::FUN_WPD_R","esp32::io_mux::gpio17::FUN_WPU_R","esp32::io_mux::gpio17::FUN_IE_R","esp32::io_mux::gpio9::MCU_OE_R","esp32::io_mux::gpio9::SLP_SEL_R","esp32::io_mux::gpio9::MCU_WPD_R","esp32::io_mux::gpio9::MCU_WPU_R","esp32::io_mux::gpio9::MCU_IE_R","esp32::io_mux::gpio9::FUN_WPD_R","esp32::io_mux::gpio9::FUN_WPU_R","esp32::io_mux::gpio9::FUN_IE_R","esp32::io_mux::gpio10::MCU_OE_R","esp32::io_mux::gpio10::SLP_SEL_R","esp32::io_mux::gpio10::MCU_WPD_R","esp32::io_mux::gpio10::MCU_WPU_R","esp32::io_mux::gpio10::MCU_IE_R","esp32::io_mux::gpio10::FUN_WPD_R","esp32::io_mux::gpio10::FUN_WPU_R","esp32::io_mux::gpio10::FUN_IE_R","esp32::io_mux::gpio11::MCU_OE_R","esp32::io_mux::gpio11::SLP_SEL_R","esp32::io_mux::gpio11::MCU_WPD_R","esp32::io_mux::gpio11::MCU_WPU_R","esp32::io_mux::gpio11::MCU_IE_R","esp32::io_mux::gpio11::FUN_WPD_R","esp32::io_mux::gpio11::FUN_WPU_R","esp32::io_mux::gpio11::FUN_IE_R","esp32::io_mux::gpio6::MCU_OE_R","esp32::io_mux::gpio6::SLP_SEL_R","esp32::io_mux::gpio6::MCU_WPD_R","esp32::io_mux::gpio6::MCU_WPU_R","esp32::io_mux::gpio6::MCU_IE_R","esp32::io_mux::gpio6::FUN_WPD_R","esp32::io_mux::gpio6::FUN_WPU_R","esp32::io_mux::gpio6::FUN_IE_R","esp32::io_mux::gpio7::MCU_OE_R","esp32::io_mux::gpio7::SLP_SEL_R","esp32::io_mux::gpio7::MCU_WPD_R","esp32::io_mux::gpio7::MCU_WPU_R","esp32::io_mux::gpio7::MCU_IE_R","esp32::io_mux::gpio7::FUN_WPD_R","esp32::io_mux::gpio7::FUN_WPU_R","esp32::io_mux::gpio7::FUN_IE_R","esp32::io_mux::gpio8::MCU_OE_R","esp32::io_mux::gpio8::SLP_SEL_R","esp32::io_mux::gpio8::MCU_WPD_R","esp32::io_mux::gpio8::MCU_WPU_R","esp32::io_mux::gpio8::MCU_IE_R","esp32::io_mux::gpio8::FUN_WPD_R","esp32::io_mux::gpio8::FUN_WPU_R","esp32::io_mux::gpio8::FUN_IE_R","esp32::io_mux::gpio5::MCU_OE_R","esp32::io_mux::gpio5::SLP_SEL_R","esp32::io_mux::gpio5::MCU_WPD_R","esp32::io_mux::gpio5::MCU_WPU_R","esp32::io_mux::gpio5::MCU_IE_R","esp32::io_mux::gpio5::FUN_WPD_R","esp32::io_mux::gpio5::FUN_WPU_R","esp32::io_mux::gpio5::FUN_IE_R","esp32::io_mux::gpio18::MCU_OE_R","esp32::io_mux::gpio18::SLP_SEL_R","esp32::io_mux::gpio18::MCU_WPD_R","esp32::io_mux::gpio18::MCU_WPU_R","esp32::io_mux::gpio18::MCU_IE_R","esp32::io_mux::gpio18::FUN_WPD_R","esp32::io_mux::gpio18::FUN_WPU_R","esp32::io_mux::gpio18::FUN_IE_R","esp32::io_mux::gpio19::MCU_OE_R","esp32::io_mux::gpio19::SLP_SEL_R","esp32::io_mux::gpio19::MCU_WPD_R","esp32::io_mux::gpio19::MCU_WPU_R","esp32::io_mux::gpio19::MCU_IE_R","esp32::io_mux::gpio19::FUN_WPD_R","esp32::io_mux::gpio19::FUN_WPU_R","esp32::io_mux::gpio19::FUN_IE_R","esp32::io_mux::gpio20::MCU_OE_R","esp32::io_mux::gpio20::SLP_SEL_R","esp32::io_mux::gpio20::MCU_WPD_R","esp32::io_mux::gpio20::MCU_WPU_R","esp32::io_mux::gpio20::MCU_IE_R","esp32::io_mux::gpio20::FUN_WPD_R","esp32::io_mux::gpio20::FUN_WPU_R","esp32::io_mux::gpio20::FUN_IE_R","esp32::io_mux::gpio21::MCU_OE_R","esp32::io_mux::gpio21::SLP_SEL_R","esp32::io_mux::gpio21::MCU_WPD_R","esp32::io_mux::gpio21::MCU_WPU_R","esp32::io_mux::gpio21::MCU_IE_R","esp32::io_mux::gpio21::FUN_WPD_R","esp32::io_mux::gpio21::FUN_WPU_R","esp32::io_mux::gpio21::FUN_IE_R","esp32::io_mux::gpio22::MCU_OE_R","esp32::io_mux::gpio22::SLP_SEL_R","esp32::io_mux::gpio22::MCU_WPD_R","esp32::io_mux::gpio22::MCU_WPU_R","esp32::io_mux::gpio22::MCU_IE_R","esp32::io_mux::gpio22::FUN_WPD_R","esp32::io_mux::gpio22::FUN_WPU_R","esp32::io_mux::gpio22::FUN_IE_R","esp32::io_mux::gpio3::MCU_OE_R","esp32::io_mux::gpio3::SLP_SEL_R","esp32::io_mux::gpio3::MCU_WPD_R","esp32::io_mux::gpio3::MCU_WPU_R","esp32::io_mux::gpio3::MCU_IE_R","esp32::io_mux::gpio3::FUN_WPD_R","esp32::io_mux::gpio3::FUN_WPU_R","esp32::io_mux::gpio3::FUN_IE_R","esp32::io_mux::gpio1::MCU_OE_R","esp32::io_mux::gpio1::SLP_SEL_R","esp32::io_mux::gpio1::MCU_WPD_R","esp32::io_mux::gpio1::MCU_WPU_R","esp32::io_mux::gpio1::MCU_IE_R","esp32::io_mux::gpio1::FUN_WPD_R","esp32::io_mux::gpio1::FUN_WPU_R","esp32::io_mux::gpio1::FUN_IE_R","esp32::io_mux::gpio23::MCU_OE_R","esp32::io_mux::gpio23::SLP_SEL_R","esp32::io_mux::gpio23::MCU_WPD_R","esp32::io_mux::gpio23::MCU_WPU_R","esp32::io_mux::gpio23::MCU_IE_R","esp32::io_mux::gpio23::FUN_WPD_R","esp32::io_mux::gpio23::FUN_WPU_R","esp32::io_mux::gpio23::FUN_IE_R","esp32::io_mux::gpio24::MCU_OE_R","esp32::io_mux::gpio24::SLP_SEL_R","esp32::io_mux::gpio24::MCU_WPD_R","esp32::io_mux::gpio24::MCU_WPU_R","esp32::io_mux::gpio24::MCU_IE_R","esp32::io_mux::gpio24::FUN_WPD_R","esp32::io_mux::gpio24::FUN_WPU_R","esp32::io_mux::gpio24::FUN_IE_R","esp32::ledc::hsch_conf0::SIG_OUT_EN_R","esp32::ledc::hsch_conf0::IDLE_LV_R","esp32::ledc::hsch_conf1::DUTY_INC_R","esp32::ledc::hsch_conf1::DUTY_START_R","esp32::ledc::lsch_conf0::SIG_OUT_EN_R","esp32::ledc::lsch_conf0::IDLE_LV_R","esp32::ledc::lsch_conf0::PARA_UP_R","esp32::ledc::lsch_conf1::DUTY_INC_R","esp32::ledc::lsch_conf1::DUTY_START_R","esp32::ledc::hstimer_conf::PAUSE_R","esp32::ledc::hstimer_conf::RST_R","esp32::ledc::hstimer_conf::TICK_SEL_R","esp32::ledc::lstimer_conf::PAUSE_R","esp32::ledc::lstimer_conf::RST_R","esp32::ledc::lstimer_conf::TICK_SEL_R","esp32::ledc::lstimer_conf::PARA_UP_R","esp32::ledc::int_raw::HSTIMER0_OVF_INT_RAW_R","esp32::ledc::int_raw::HSTIMER1_OVF_INT_RAW_R","esp32::ledc::int_raw::HSTIMER2_OVF_INT_RAW_R","esp32::ledc::int_raw::HSTIMER3_OVF_INT_RAW_R","esp32::ledc::int_raw::LSTIMER0_OVF_INT_RAW_R","esp32::ledc::int_raw::LSTIMER1_OVF_INT_RAW_R","esp32::ledc::int_raw::LSTIMER2_OVF_INT_RAW_R","esp32::ledc::int_raw::LSTIMER3_OVF_INT_RAW_R","esp32::ledc::int_raw::DUTY_CHNG_END_HSCH0_INT_RAW_R","esp32::ledc::int_raw::DUTY_CHNG_END_HSCH1_INT_RAW_R","esp32::ledc::int_raw::DUTY_CHNG_END_HSCH2_INT_RAW_R","esp32::ledc::int_raw::DUTY_CHNG_END_HSCH3_INT_RAW_R","esp32::ledc::int_raw::DUTY_CHNG_END_HSCH4_INT_RAW_R","esp32::ledc::int_raw::DUTY_CHNG_END_HSCH5_INT_RAW_R","esp32::ledc::int_raw::DUTY_CHNG_END_HSCH6_INT_RAW_R","esp32::ledc::int_raw::DUTY_CHNG_END_HSCH7_INT_RAW_R","esp32::ledc::int_raw::DUTY_CHNG_END_LSCH0_INT_RAW_R","esp32::ledc::int_raw::DUTY_CHNG_END_LSCH1_INT_RAW_R","esp32::ledc::int_raw::DUTY_CHNG_END_LSCH2_INT_RAW_R","esp32::ledc::int_raw::DUTY_CHNG_END_LSCH3_INT_RAW_R","esp32::ledc::int_raw::DUTY_CHNG_END_LSCH4_INT_RAW_R","esp32::ledc::int_raw::DUTY_CHNG_END_LSCH5_INT_RAW_R","esp32::ledc::int_raw::DUTY_CHNG_END_LSCH6_INT_RAW_R","esp32::ledc::int_raw::DUTY_CHNG_END_LSCH7_INT_RAW_R","esp32::ledc::int_st::HSTIMER0_OVF_INT_ST_R","esp32::ledc::int_st::HSTIMER1_OVF_INT_ST_R","esp32::ledc::int_st::HSTIMER2_OVF_INT_ST_R","esp32::ledc::int_st::HSTIMER3_OVF_INT_ST_R","esp32::ledc::int_st::LSTIMER0_OVF_INT_ST_R","esp32::ledc::int_st::LSTIMER1_OVF_INT_ST_R","esp32::ledc::int_st::LSTIMER2_OVF_INT_ST_R","esp32::ledc::int_st::LSTIMER3_OVF_INT_ST_R","esp32::ledc::int_st::DUTY_CHNG_END_HSCH0_INT_ST_R","esp32::ledc::int_st::DUTY_CHNG_END_HSCH1_INT_ST_R","esp32::ledc::int_st::DUTY_CHNG_END_HSCH2_INT_ST_R","esp32::ledc::int_st::DUTY_CHNG_END_HSCH3_INT_ST_R","esp32::ledc::int_st::DUTY_CHNG_END_HSCH4_INT_ST_R","esp32::ledc::int_st::DUTY_CHNG_END_HSCH5_INT_ST_R","esp32::ledc::int_st::DUTY_CHNG_END_HSCH6_INT_ST_R","esp32::ledc::int_st::DUTY_CHNG_END_HSCH7_INT_ST_R","esp32::ledc::int_st::DUTY_CHNG_END_LSCH0_INT_ST_R","esp32::ledc::int_st::DUTY_CHNG_END_LSCH1_INT_ST_R","esp32::ledc::int_st::DUTY_CHNG_END_LSCH2_INT_ST_R","esp32::ledc::int_st::DUTY_CHNG_END_LSCH3_INT_ST_R","esp32::ledc::int_st::DUTY_CHNG_END_LSCH4_INT_ST_R","esp32::ledc::int_st::DUTY_CHNG_END_LSCH5_INT_ST_R","esp32::ledc::int_st::DUTY_CHNG_END_LSCH6_INT_ST_R","esp32::ledc::int_st::DUTY_CHNG_END_LSCH7_INT_ST_R","esp32::ledc::int_ena::HSTIMER0_OVF_INT_ENA_R","esp32::ledc::int_ena::HSTIMER1_OVF_INT_ENA_R","esp32::ledc::int_ena::HSTIMER2_OVF_INT_ENA_R","esp32::ledc::int_ena::HSTIMER3_OVF_INT_ENA_R","esp32::ledc::int_ena::LSTIMER0_OVF_INT_ENA_R","esp32::ledc::int_ena::LSTIMER1_OVF_INT_ENA_R","esp32::ledc::int_ena::LSTIMER2_OVF_INT_ENA_R","esp32::ledc::int_ena::LSTIMER3_OVF_INT_ENA_R","esp32::ledc::int_ena::DUTY_CHNG_END_HSCH0_INT_ENA_R","esp32::ledc::int_ena::DUTY_CHNG_END_HSCH1_INT_ENA_R","esp32::ledc::int_ena::DUTY_CHNG_END_HSCH2_INT_ENA_R","esp32::ledc::int_ena::DUTY_CHNG_END_HSCH3_INT_ENA_R","esp32::ledc::int_ena::DUTY_CHNG_END_HSCH4_INT_ENA_R","esp32::ledc::int_ena::DUTY_CHNG_END_HSCH5_INT_ENA_R","esp32::ledc::int_ena::DUTY_CHNG_END_HSCH6_INT_ENA_R","esp32::ledc::int_ena::DUTY_CHNG_END_HSCH7_INT_ENA_R","esp32::ledc::int_ena::DUTY_CHNG_END_LSCH0_INT_ENA_R","esp32::ledc::int_ena::DUTY_CHNG_END_LSCH1_INT_ENA_R","esp32::ledc::int_ena::DUTY_CHNG_END_LSCH2_INT_ENA_R","esp32::ledc::int_ena::DUTY_CHNG_END_LSCH3_INT_ENA_R","esp32::ledc::int_ena::DUTY_CHNG_END_LSCH4_INT_ENA_R","esp32::ledc::int_ena::DUTY_CHNG_END_LSCH5_INT_ENA_R","esp32::ledc::int_ena::DUTY_CHNG_END_LSCH6_INT_ENA_R","esp32::ledc::int_ena::DUTY_CHNG_END_LSCH7_INT_ENA_R","esp32::ledc::conf::APB_CLK_SEL_R","esp32::mcpwm0::timer0_sync::TIMER0_SYNCI_EN_R","esp32::mcpwm0::timer0_sync::SW_R","esp32::mcpwm0::timer0_sync::TIMER0_PHASE_DIRECTION_R","esp32::mcpwm0::timer0_status::TIMER0_DIRECTION_R","esp32::mcpwm0::timer1_sync::TIMER1_SYNCI_EN_R","esp32::mcpwm0::timer1_sync::SW_R","esp32::mcpwm0::timer1_sync::TIMER1_PHASE_DIRECTION_R","esp32::mcpwm0::timer1_status::TIMER1_DIRECTION_R","esp32::mcpwm0::timer2_sync::TIMER2_SYNCI_EN_R","esp32::mcpwm0::timer2_sync::SW_R","esp32::mcpwm0::timer2_sync::TIMER2_PHASE_DIRECTION_R","esp32::mcpwm0::timer2_status::TIMER2_DIRECTION_R","esp32::mcpwm0::timer_synci_cfg::EXTERNAL_SYNCI0_INVERT_R","esp32::mcpwm0::timer_synci_cfg::EXTERNAL_SYNCI1_INVERT_R","esp32::mcpwm0::timer_synci_cfg::EXTERNAL_SYNCI2_INVERT_R","esp32::mcpwm0::gen0_stmp_cfg::GEN0_A_SHDW_FULL_R","esp32::mcpwm0::gen0_stmp_cfg::GEN0_B_SHDW_FULL_R","esp32::mcpwm0::gen0_force::GEN0_A_NCIFORCE_R","esp32::mcpwm0::gen0_force::GEN0_B_NCIFORCE_R","esp32::mcpwm0::dt0_cfg::DT0_DEB_MODE_R","esp32::mcpwm0::dt0_cfg::DT0_A_OUTSWAP_R","esp32::mcpwm0::dt0_cfg::DT0_B_OUTSWAP_R","esp32::mcpwm0::dt0_cfg::DT0_RED_INSEL_R","esp32::mcpwm0::dt0_cfg::DT0_FED_INSEL_R","esp32::mcpwm0::dt0_cfg::DT0_RED_OUTINVERT_R","esp32::mcpwm0::dt0_cfg::DT0_FED_OUTINVERT_R","esp32::mcpwm0::dt0_cfg::DT0_A_OUTBYPASS_R","esp32::mcpwm0::dt0_cfg::DT0_B_OUTBYPASS_R","esp32::mcpwm0::dt0_cfg::DT0_CLK_SEL_R","esp32::mcpwm0::carrier0_cfg::CARRIER0_EN_R","esp32::mcpwm0::carrier0_cfg::CARRIER0_OUT_INVERT_R","esp32::mcpwm0::carrier0_cfg::CARRIER0_IN_INVERT_R","esp32::mcpwm0::fh0_cfg0::FH0_SW_CBC_R","esp32::mcpwm0::fh0_cfg0::FH0_F2_CBC_R","esp32::mcpwm0::fh0_cfg0::FH0_F1_CBC_R","esp32::mcpwm0::fh0_cfg0::FH0_F0_CBC_R","esp32::mcpwm0::fh0_cfg0::FH0_SW_OST_R","esp32::mcpwm0::fh0_cfg0::FH0_F2_OST_R","esp32::mcpwm0::fh0_cfg0::FH0_F1_OST_R","esp32::mcpwm0::fh0_cfg0::FH0_F0_OST_R","esp32::mcpwm0::fh0_cfg1::FH0_CLR_OST_R","esp32::mcpwm0::fh0_cfg1::FH0_FORCE_CBC_R","esp32::mcpwm0::fh0_cfg1::FH0_FORCE_OST_R","esp32::mcpwm0::fh0_status::FH0_CBC_ON_R","esp32::mcpwm0::fh0_status::FH0_OST_ON_R","esp32::mcpwm0::gen1_stmp_cfg::GEN1_A_SHDW_FULL_R","esp32::mcpwm0::gen1_stmp_cfg::GEN1_B_SHDW_FULL_R","esp32::mcpwm0::gen1_force::GEN1_A_NCIFORCE_R","esp32::mcpwm0::gen1_force::GEN1_B_NCIFORCE_R","esp32::mcpwm0::dt1_cfg::DT1_DEB_MODE_R","esp32::mcpwm0::dt1_cfg::DT1_A_OUTSWAP_R","esp32::mcpwm0::dt1_cfg::DT1_B_OUTSWAP_R","esp32::mcpwm0::dt1_cfg::DT1_RED_INSEL_R","esp32::mcpwm0::dt1_cfg::DT1_FED_INSEL_R","esp32::mcpwm0::dt1_cfg::DT1_RED_OUTINVERT_R","esp32::mcpwm0::dt1_cfg::DT1_FED_OUTINVERT_R","esp32::mcpwm0::dt1_cfg::DT1_A_OUTBYPASS_R","esp32::mcpwm0::dt1_cfg::DT1_B_OUTBYPASS_R","esp32::mcpwm0::dt1_cfg::DT1_CLK_SEL_R","esp32::mcpwm0::carrier1_cfg::CARRIER1_EN_R","esp32::mcpwm0::carrier1_cfg::CARRIER1_OUT_INVERT_R","esp32::mcpwm0::carrier1_cfg::CARRIER1_IN_INVERT_R","esp32::mcpwm0::fh1_cfg0::FH1_SW_CBC_R","esp32::mcpwm0::fh1_cfg0::FH1_F2_CBC_R","esp32::mcpwm0::fh1_cfg0::FH1_F1_CBC_R","esp32::mcpwm0::fh1_cfg0::FH1_F0_CBC_R","esp32::mcpwm0::fh1_cfg0::FH1_SW_OST_R","esp32::mcpwm0::fh1_cfg0::FH1_F2_OST_R","esp32::mcpwm0::fh1_cfg0::FH1_F1_OST_R","esp32::mcpwm0::fh1_cfg0::FH1_F0_OST_R","esp32::mcpwm0::fh1_cfg1::FH1_CLR_OST_R","esp32::mcpwm0::fh1_cfg1::FH1_FORCE_CBC_R","esp32::mcpwm0::fh1_cfg1::FH1_FORCE_OST_R","esp32::mcpwm0::fh1_status::FH1_CBC_ON_R","esp32::mcpwm0::fh1_status::FH1_OST_ON_R","esp32::mcpwm0::gen2_stmp_cfg::GEN2_A_SHDW_FULL_R","esp32::mcpwm0::gen2_stmp_cfg::GEN2_B_SHDW_FULL_R","esp32::mcpwm0::gen2_force::GEN2_A_NCIFORCE_R","esp32::mcpwm0::gen2_force::GEN2_B_NCIFORCE_R","esp32::mcpwm0::dt2_cfg::DT2_DEB_MODE_R","esp32::mcpwm0::dt2_cfg::DT2_A_OUTSWAP_R","esp32::mcpwm0::dt2_cfg::DT2_B_OUTSWAP_R","esp32::mcpwm0::dt2_cfg::DT2_RED_INSEL_R","esp32::mcpwm0::dt2_cfg::DT2_FED_INSEL_R","esp32::mcpwm0::dt2_cfg::DT2_RED_OUTINVERT_R","esp32::mcpwm0::dt2_cfg::DT2_FED_OUTINVERT_R","esp32::mcpwm0::dt2_cfg::DT2_A_OUTBYPASS_R","esp32::mcpwm0::dt2_cfg::DT2_B_OUTBYPASS_R","esp32::mcpwm0::dt2_cfg::DT2_CLK_SEL_R","esp32::mcpwm0::carrier2_cfg::CARRIER2_EN_R","esp32::mcpwm0::carrier2_cfg::CARRIER2_OUT_INVERT_R","esp32::mcpwm0::carrier2_cfg::CARRIER2_IN_INVERT_R","esp32::mcpwm0::fh2_cfg0::FH2_SW_CBC_R","esp32::mcpwm0::fh2_cfg0::FH2_F2_CBC_R","esp32::mcpwm0::fh2_cfg0::FH2_F1_CBC_R","esp32::mcpwm0::fh2_cfg0::FH2_F0_CBC_R","esp32::mcpwm0::fh2_cfg0::FH2_SW_OST_R","esp32::mcpwm0::fh2_cfg0::FH2_F2_OST_R","esp32::mcpwm0::fh2_cfg0::FH2_F1_OST_R","esp32::mcpwm0::fh2_cfg0::FH2_F0_OST_R","esp32::mcpwm0::fh2_cfg1::FH2_CLR_OST_R","esp32::mcpwm0::fh2_cfg1::FH2_FORCE_CBC_R","esp32::mcpwm0::fh2_cfg1::FH2_FORCE_OST_R","esp32::mcpwm0::fh2_status::FH2_CBC_ON_R","esp32::mcpwm0::fh2_status::FH2_OST_ON_R","esp32::mcpwm0::fault_detect::F0_EN_R","esp32::mcpwm0::fault_detect::F1_EN_R","esp32::mcpwm0::fault_detect::F2_EN_R","esp32::mcpwm0::fault_detect::F0_POLE_R","esp32::mcpwm0::fault_detect::F1_POLE_R","esp32::mcpwm0::fault_detect::F2_POLE_R","esp32::mcpwm0::fault_detect::EVENT_F0_R","esp32::mcpwm0::fault_detect::EVENT_F1_R","esp32::mcpwm0::fault_detect::EVENT_F2_R","esp32::mcpwm0::cap_timer_cfg::CAP_TIMER_EN_R","esp32::mcpwm0::cap_timer_cfg::CAP_SYNCI_EN_R","esp32::mcpwm0::cap_ch0_cfg::CAP0_EN_R","esp32::mcpwm0::cap_ch0_cfg::CAP0_IN_INVERT_R","esp32::mcpwm0::cap_ch1_cfg::CAP1_EN_R","esp32::mcpwm0::cap_ch1_cfg::CAP1_IN_INVERT_R","esp32::mcpwm0::cap_ch2_cfg::CAP2_EN_R","esp32::mcpwm0::cap_ch2_cfg::CAP2_IN_INVERT_R","esp32::mcpwm0::cap_status::CAP0_EDGE_R","esp32::mcpwm0::cap_status::CAP1_EDGE_R","esp32::mcpwm0::cap_status::CAP2_EDGE_R","esp32::mcpwm0::update_cfg::GLOBAL_UP_EN_R","esp32::mcpwm0::update_cfg::GLOBAL_FORCE_UP_R","esp32::mcpwm0::update_cfg::OP0_UP_EN_R","esp32::mcpwm0::update_cfg::OP0_FORCE_UP_R","esp32::mcpwm0::update_cfg::OP1_UP_EN_R","esp32::mcpwm0::update_cfg::OP1_FORCE_UP_R","esp32::mcpwm0::update_cfg::OP2_UP_EN_R","esp32::mcpwm0::update_cfg::OP2_FORCE_UP_R","esp32::mcpwm0::int_ena::TIMER0_STOP_INT_ENA_R","esp32::mcpwm0::int_ena::TIMER1_STOP_INT_ENA_R","esp32::mcpwm0::int_ena::TIMER2_STOP_INT_ENA_R","esp32::mcpwm0::int_ena::TIMER0_TEZ_INT_ENA_R","esp32::mcpwm0::int_ena::TIMER1_TEZ_INT_ENA_R","esp32::mcpwm0::int_ena::TIMER2_TEZ_INT_ENA_R","esp32::mcpwm0::int_ena::TIMER0_TEP_INT_ENA_R","esp32::mcpwm0::int_ena::TIMER1_TEP_INT_ENA_R","esp32::mcpwm0::int_ena::TIMER2_TEP_INT_ENA_R","esp32::mcpwm0::int_ena::FAULT0_INT_ENA_R","esp32::mcpwm0::int_ena::FAULT1_INT_ENA_R","esp32::mcpwm0::int_ena::FAULT2_INT_ENA_R","esp32::mcpwm0::int_ena::FAULT0_CLR_INT_ENA_R","esp32::mcpwm0::int_ena::FAULT1_CLR_INT_ENA_R","esp32::mcpwm0::int_ena::FAULT2_CLR_INT_ENA_R","esp32::mcpwm0::int_ena::OP0_TEA_INT_ENA_R","esp32::mcpwm0::int_ena::OP1_TEA_INT_ENA_R","esp32::mcpwm0::int_ena::OP2_TEA_INT_ENA_R","esp32::mcpwm0::int_ena::OP0_TEB_INT_ENA_R","esp32::mcpwm0::int_ena::OP1_TEB_INT_ENA_R","esp32::mcpwm0::int_ena::OP2_TEB_INT_ENA_R","esp32::mcpwm0::int_ena::FH0_CBC_INT_ENA_R","esp32::mcpwm0::int_ena::FH1_CBC_INT_ENA_R","esp32::mcpwm0::int_ena::FH2_CBC_INT_ENA_R","esp32::mcpwm0::int_ena::FH0_OST_INT_ENA_R","esp32::mcpwm0::int_ena::FH1_OST_INT_ENA_R","esp32::mcpwm0::int_ena::FH2_OST_INT_ENA_R","esp32::mcpwm0::int_ena::CAP0_INT_ENA_R","esp32::mcpwm0::int_ena::CAP1_INT_ENA_R","esp32::mcpwm0::int_ena::CAP2_INT_ENA_R","esp32::mcpwm0::int_raw::TIMER0_STOP_INT_RAW_R","esp32::mcpwm0::int_raw::TIMER1_STOP_INT_RAW_R","esp32::mcpwm0::int_raw::TIMER2_STOP_INT_RAW_R","esp32::mcpwm0::int_raw::TIMER0_TEZ_INT_RAW_R","esp32::mcpwm0::int_raw::TIMER1_TEZ_INT_RAW_R","esp32::mcpwm0::int_raw::TIMER2_TEZ_INT_RAW_R","esp32::mcpwm0::int_raw::TIMER0_TEP_INT_RAW_R","esp32::mcpwm0::int_raw::TIMER1_TEP_INT_RAW_R","esp32::mcpwm0::int_raw::TIMER2_TEP_INT_RAW_R","esp32::mcpwm0::int_raw::FAULT0_INT_RAW_R","esp32::mcpwm0::int_raw::FAULT1_INT_RAW_R","esp32::mcpwm0::int_raw::FAULT2_INT_RAW_R","esp32::mcpwm0::int_raw::FAULT0_CLR_INT_RAW_R","esp32::mcpwm0::int_raw::FAULT1_CLR_INT_RAW_R","esp32::mcpwm0::int_raw::FAULT2_CLR_INT_RAW_R","esp32::mcpwm0::int_raw::OP0_TEA_INT_RAW_R","esp32::mcpwm0::int_raw::OP1_TEA_INT_RAW_R","esp32::mcpwm0::int_raw::OP2_TEA_INT_RAW_R","esp32::mcpwm0::int_raw::OP0_TEB_INT_RAW_R","esp32::mcpwm0::int_raw::OP1_TEB_INT_RAW_R","esp32::mcpwm0::int_raw::OP2_TEB_INT_RAW_R","esp32::mcpwm0::int_raw::FH0_CBC_INT_RAW_R","esp32::mcpwm0::int_raw::FH1_CBC_INT_RAW_R","esp32::mcpwm0::int_raw::FH2_CBC_INT_RAW_R","esp32::mcpwm0::int_raw::FH0_OST_INT_RAW_R","esp32::mcpwm0::int_raw::FH1_OST_INT_RAW_R","esp32::mcpwm0::int_raw::FH2_OST_INT_RAW_R","esp32::mcpwm0::int_raw::CAP0_INT_RAW_R","esp32::mcpwm0::int_raw::CAP1_INT_RAW_R","esp32::mcpwm0::int_raw::CAP2_INT_RAW_R","esp32::mcpwm0::int_st::TIMER0_STOP_INT_ST_R","esp32::mcpwm0::int_st::TIMER1_STOP_INT_ST_R","esp32::mcpwm0::int_st::TIMER2_STOP_INT_ST_R","esp32::mcpwm0::int_st::TIMER0_TEZ_INT_ST_R","esp32::mcpwm0::int_st::TIMER1_TEZ_INT_ST_R","esp32::mcpwm0::int_st::TIMER2_TEZ_INT_ST_R","esp32::mcpwm0::int_st::TIMER0_TEP_INT_ST_R","esp32::mcpwm0::int_st::TIMER1_TEP_INT_ST_R","esp32::mcpwm0::int_st::TIMER2_TEP_INT_ST_R","esp32::mcpwm0::int_st::FAULT0_INT_ST_R","esp32::mcpwm0::int_st::FAULT1_INT_ST_R","esp32::mcpwm0::int_st::FAULT2_INT_ST_R","esp32::mcpwm0::int_st::FAULT0_CLR_INT_ST_R","esp32::mcpwm0::int_st::FAULT1_CLR_INT_ST_R","esp32::mcpwm0::int_st::FAULT2_CLR_INT_ST_R","esp32::mcpwm0::int_st::OP0_TEA_INT_ST_R","esp32::mcpwm0::int_st::OP1_TEA_INT_ST_R","esp32::mcpwm0::int_st::OP2_TEA_INT_ST_R","esp32::mcpwm0::int_st::OP0_TEB_INT_ST_R","esp32::mcpwm0::int_st::OP1_TEB_INT_ST_R","esp32::mcpwm0::int_st::OP2_TEB_INT_ST_R","esp32::mcpwm0::int_st::FH0_CBC_INT_ST_R","esp32::mcpwm0::int_st::FH1_CBC_INT_ST_R","esp32::mcpwm0::int_st::FH2_CBC_INT_ST_R","esp32::mcpwm0::int_st::FH0_OST_INT_ST_R","esp32::mcpwm0::int_st::FH1_OST_INT_ST_R","esp32::mcpwm0::int_st::FH2_OST_INT_ST_R","esp32::mcpwm0::int_st::CAP0_INT_ST_R","esp32::mcpwm0::int_st::CAP1_INT_ST_R","esp32::mcpwm0::int_st::CAP2_INT_ST_R","esp32::mcpwm0::clk::EN_R","esp32::nrx::nrxpd_ctrl::DEMAP_FORCE_PD_R","esp32::nrx::nrxpd_ctrl::DEMAP_FORCE_PU_R","esp32::nrx::nrxpd_ctrl::VIT_FORCE_PD_R","esp32::nrx::nrxpd_ctrl::VIT_FORCE_PU_R","esp32::nrx::nrxpd_ctrl::RX_ROT_FORCE_PD_R","esp32::nrx::nrxpd_ctrl::RX_ROT_FORCE_PU_R","esp32::nrx::nrxpd_ctrl::CHAN_EST_FORCE_PD_R","esp32::nrx::nrxpd_ctrl::CHAN_EST_FORCE_PU_R","esp32::pcnt::u_conf0::FILTER_EN_R","esp32::pcnt::u_conf0::THR_ZERO_EN_R","esp32::pcnt::u_conf0::THR_H_LIM_EN_R","esp32::pcnt::u_conf0::THR_L_LIM_EN_R","esp32::pcnt::u_conf0::THR_THRES0_EN_R","esp32::pcnt::u_conf0::THR_THRES1_EN_R","esp32::pcnt::int_raw::CNT_THR_EVENT_U0_R","esp32::pcnt::int_raw::CNT_THR_EVENT_U1_R","esp32::pcnt::int_raw::CNT_THR_EVENT_U2_R","esp32::pcnt::int_raw::CNT_THR_EVENT_U3_R","esp32::pcnt::int_raw::CNT_THR_EVENT_U4_R","esp32::pcnt::int_raw::CNT_THR_EVENT_U5_R","esp32::pcnt::int_raw::CNT_THR_EVENT_U6_R","esp32::pcnt::int_raw::CNT_THR_EVENT_U7_R","esp32::pcnt::int_st::CNT_THR_EVENT_U0_R","esp32::pcnt::int_st::CNT_THR_EVENT_U1_R","esp32::pcnt::int_st::CNT_THR_EVENT_U2_R","esp32::pcnt::int_st::CNT_THR_EVENT_U3_R","esp32::pcnt::int_st::CNT_THR_EVENT_U4_R","esp32::pcnt::int_st::CNT_THR_EVENT_U5_R","esp32::pcnt::int_st::CNT_THR_EVENT_U6_R","esp32::pcnt::int_st::CNT_THR_EVENT_U7_R","esp32::pcnt::int_ena::CNT_THR_EVENT_U0_R","esp32::pcnt::int_ena::CNT_THR_EVENT_U1_R","esp32::pcnt::int_ena::CNT_THR_EVENT_U2_R","esp32::pcnt::int_ena::CNT_THR_EVENT_U3_R","esp32::pcnt::int_ena::CNT_THR_EVENT_U4_R","esp32::pcnt::int_ena::CNT_THR_EVENT_U5_R","esp32::pcnt::int_ena::CNT_THR_EVENT_U6_R","esp32::pcnt::int_ena::CNT_THR_EVENT_U7_R","esp32::pcnt::u_status::THRES1_R","esp32::pcnt::u_status::THRES0_R","esp32::pcnt::u_status::L_LIM_R","esp32::pcnt::u_status::H_LIM_R","esp32::pcnt::u_status::ZERO_R","esp32::pcnt::ctrl::CNT_RST_U0_R","esp32::pcnt::ctrl::CNT_PAUSE_U0_R","esp32::pcnt::ctrl::CNT_RST_U1_R","esp32::pcnt::ctrl::CNT_PAUSE_U1_R","esp32::pcnt::ctrl::CNT_RST_U2_R","esp32::pcnt::ctrl::CNT_PAUSE_U2_R","esp32::pcnt::ctrl::CNT_RST_U3_R","esp32::pcnt::ctrl::CNT_PAUSE_U3_R","esp32::pcnt::ctrl::CNT_RST_U4_R","esp32::pcnt::ctrl::CNT_PAUSE_U4_R","esp32::pcnt::ctrl::CNT_RST_U5_R","esp32::pcnt::ctrl::CNT_PAUSE_U5_R","esp32::pcnt::ctrl::CNT_RST_U6_R","esp32::pcnt::ctrl::CNT_PAUSE_U6_R","esp32::pcnt::ctrl::CNT_RST_U7_R","esp32::pcnt::ctrl::CNT_PAUSE_U7_R","esp32::pcnt::ctrl::CLK_EN_R","esp32::rmt::chconf0::CARRIER_EN_R","esp32::rmt::chconf0::CARRIER_OUT_LV_R","esp32::rmt::chconf0::MEM_PD_R","esp32::rmt::chconf0::CLK_EN_R","esp32::rmt::chconf1::TX_START_R","esp32::rmt::chconf1::RX_EN_R","esp32::rmt::chconf1::MEM_WR_RST_R","esp32::rmt::chconf1::MEM_RD_RST_R","esp32::rmt::chconf1::APB_MEM_RST_R","esp32::rmt::chconf1::MEM_OWNER_R","esp32::rmt::chconf1::TX_CONTI_MODE_R","esp32::rmt::chconf1::RX_FILTER_EN_R","esp32::rmt::chconf1::REF_CNT_RST_R","esp32::rmt::chconf1::REF_ALWAYS_ON_R","esp32::rmt::chconf1::IDLE_OUT_LV_R","esp32::rmt::chconf1::IDLE_OUT_EN_R","esp32::rmt::chstatus::MEM_OWNER_ERR_R","esp32::rmt::chstatus::MEM_FULL_R","esp32::rmt::chstatus::MEM_EMPTY_R","esp32::rmt::chstatus::APB_MEM_WR_ERR_R","esp32::rmt::chstatus::APB_MEM_RD_ERR_R","esp32::rmt::int_raw::CH_TX_END_R","esp32::rmt::int_raw::CH_RX_END_R","esp32::rmt::int_raw::CH_ERR_R","esp32::rmt::int_raw::CH_TX_THR_EVENT_R","esp32::rmt::int_st::CH_TX_END_R","esp32::rmt::int_st::CH_RX_END_R","esp32::rmt::int_st::CH_ERR_R","esp32::rmt::int_st::CH_TX_THR_EVENT_R","esp32::rmt::int_ena::CH_TX_END_R","esp32::rmt::int_ena::CH_RX_END_R","esp32::rmt::int_ena::CH_ERR_R","esp32::rmt::int_ena::CH_TX_THR_EVENT_R","esp32::rmt::apb_conf::APB_FIFO_MASK_R","esp32::rmt::apb_conf::MEM_TX_WRAP_EN_R","esp32::rsa::interrupt::INTERRUPT_R","esp32::rsa::clean::CLEAN_R","esp32::rtc_cntl::options0::BB_I2C_FORCE_PD_R","esp32::rtc_cntl::options0::BB_I2C_FORCE_PU_R","esp32::rtc_cntl::options0::BBPLL_I2C_FORCE_PD_R","esp32::rtc_cntl::options0::BBPLL_I2C_FORCE_PU_R","esp32::rtc_cntl::options0::BBPLL_FORCE_PD_R","esp32::rtc_cntl::options0::BBPLL_FORCE_PU_R","esp32::rtc_cntl::options0::XTL_FORCE_PD_R","esp32::rtc_cntl::options0::XTL_FORCE_PU_R","esp32::rtc_cntl::options0::BIAS_SLEEP_FOLW_8M_R","esp32::rtc_cntl::options0::BIAS_FORCE_SLEEP_R","esp32::rtc_cntl::options0::BIAS_FORCE_NOSLEEP_R","esp32::rtc_cntl::options0::BIAS_I2C_FOLW_8M_R","esp32::rtc_cntl::options0::BIAS_I2C_FORCE_PD_R","esp32::rtc_cntl::options0::BIAS_I2C_FORCE_PU_R","esp32::rtc_cntl::options0::BIAS_CORE_FOLW_8M_R","esp32::rtc_cntl::options0::BIAS_CORE_FORCE_PD_R","esp32::rtc_cntl::options0::BIAS_CORE_FORCE_PU_R","esp32::rtc_cntl::options0::XTL_FORCE_ISO_R","esp32::rtc_cntl::options0::PLL_FORCE_ISO_R","esp32::rtc_cntl::options0::ANALOG_FORCE_ISO_R","esp32::rtc_cntl::options0::XTL_FORCE_NOISO_R","esp32::rtc_cntl::options0::PLL_FORCE_NOISO_R","esp32::rtc_cntl::options0::ANALOG_FORCE_NOISO_R","esp32::rtc_cntl::options0::DG_WRAP_FORCE_RST_R","esp32::rtc_cntl::options0::DG_WRAP_FORCE_NORST_R","esp32::rtc_cntl::slp_timer1::MAIN_TIMER_ALARM_EN_R","esp32::rtc_cntl::time_update::TIME_VALID_R","esp32::rtc_cntl::state0::TOUCH_WAKEUP_FORCE_EN_R","esp32::rtc_cntl::state0::ULP_CP_WAKEUP_FORCE_EN_R","esp32::rtc_cntl::state0::APB2RTC_BRIDGE_SEL_R","esp32::rtc_cntl::state0::TOUCH_SLP_TIMER_EN_R","esp32::rtc_cntl::state0::ULP_CP_SLP_TIMER_EN_R","esp32::rtc_cntl::state0::SDIO_ACTIVE_IND_R","esp32::rtc_cntl::state0::SLP_WAKEUP_R","esp32::rtc_cntl::state0::SLP_REJECT_R","esp32::rtc_cntl::state0::SLEEP_EN_R","esp32::rtc_cntl::timer1::CPU_STALL_EN_R","esp32::rtc_cntl::ana_conf::PLLA_FORCE_PD_R","esp32::rtc_cntl::ana_conf::PLLA_FORCE_PU_R","esp32::rtc_cntl::ana_conf::BBPLL_CAL_SLP_START_R","esp32::rtc_cntl::ana_conf::PVTMON_PU_R","esp32::rtc_cntl::ana_conf::TXRF_I2C_PU_R","esp32::rtc_cntl::ana_conf::RFRX_PBUS_PU_R","esp32::rtc_cntl::ana_conf::CKGEN_I2C_PU_R","esp32::rtc_cntl::ana_conf::PLL_I2C_PU_R","esp32::rtc_cntl::reset_state::APPCPU_STAT_VECTOR_SEL_R","esp32::rtc_cntl::reset_state::PROCPU_STAT_VECTOR_SEL_R","esp32::rtc_cntl::wakeup_state::GPIO_WAKEUP_FILTER_R","esp32::rtc_cntl::int_ena::SLP_WAKEUP_INT_ENA_R","esp32::rtc_cntl::int_ena::SLP_REJECT_INT_ENA_R","esp32::rtc_cntl::int_ena::SDIO_IDLE_INT_ENA_R","esp32::rtc_cntl::int_ena::WDT_INT_ENA_R","esp32::rtc_cntl::int_ena::TIME_VALID_INT_ENA_R","esp32::rtc_cntl::int_ena::ULP_CP_INT_ENA_R","esp32::rtc_cntl::int_ena::TOUCH_INT_ENA_R","esp32::rtc_cntl::int_ena::BROWN_OUT_INT_ENA_R","esp32::rtc_cntl::int_ena::MAIN_TIMER_INT_ENA_R","esp32::rtc_cntl::int_raw::SLP_WAKEUP_INT_RAW_R","esp32::rtc_cntl::int_raw::SLP_REJECT_INT_RAW_R","esp32::rtc_cntl::int_raw::SDIO_IDLE_INT_RAW_R","esp32::rtc_cntl::int_raw::WDT_INT_RAW_R","esp32::rtc_cntl::int_raw::TIME_VALID_INT_RAW_R","esp32::rtc_cntl::int_raw::ULP_CP_INT_RAW_R","esp32::rtc_cntl::int_raw::TOUCH_INT_RAW_R","esp32::rtc_cntl::int_raw::BROWN_OUT_INT_RAW_R","esp32::rtc_cntl::int_raw::MAIN_TIMER_INT_RAW_R","esp32::rtc_cntl::int_st::SLP_WAKEUP_INT_ST_R","esp32::rtc_cntl::int_st::SLP_REJECT_INT_ST_R","esp32::rtc_cntl::int_st::SDIO_IDLE_INT_ST_R","esp32::rtc_cntl::int_st::WDT_INT_ST_R","esp32::rtc_cntl::int_st::TIME_VALID_INT_ST_R","esp32::rtc_cntl::int_st::SAR_INT_ST_R","esp32::rtc_cntl::int_st::TOUCH_INT_ST_R","esp32::rtc_cntl::int_st::BROWN_OUT_INT_ST_R","esp32::rtc_cntl::int_st::MAIN_TIMER_INT_ST_R","esp32::rtc_cntl::ext_xtl_conf::XTL_EXT_CTR_LV_R","esp32::rtc_cntl::ext_xtl_conf::XTL_EXT_CTR_EN_R","esp32::rtc_cntl::ext_wakeup_conf::EXT_WAKEUP0_LV_R","esp32::rtc_cntl::ext_wakeup_conf::EXT_WAKEUP1_LV_R","esp32::rtc_cntl::slp_reject_conf::GPIO_REJECT_EN_R","esp32::rtc_cntl::slp_reject_conf::SDIO_REJECT_EN_R","esp32::rtc_cntl::slp_reject_conf::LIGHT_SLP_REJECT_EN_R","esp32::rtc_cntl::slp_reject_conf::DEEP_SLP_REJECT_EN_R","esp32::rtc_cntl::cpu_period_conf::CPUSEL_CONF_R","esp32::rtc_cntl::clk_conf::ENB_CK8M_R","esp32::rtc_cntl::clk_conf::ENB_CK8M_DIV_R","esp32::rtc_cntl::clk_conf::DIG_XTAL32K_EN_R","esp32::rtc_cntl::clk_conf::DIG_CLK8M_D256_EN_R","esp32::rtc_cntl::clk_conf::DIG_CLK8M_EN_R","esp32::rtc_cntl::clk_conf::CK8M_DFREQ_FORCE_R","esp32::rtc_cntl::clk_conf::XTAL_FORCE_NOGATING_R","esp32::rtc_cntl::clk_conf::CK8M_FORCE_NOGATING_R","esp32::rtc_cntl::clk_conf::CK8M_FORCE_PD_R","esp32::rtc_cntl::clk_conf::CK8M_FORCE_PU_R","esp32::rtc_cntl::clk_conf::FAST_CLK_RTC_SEL_R","esp32::rtc_cntl::sdio_conf::SDIO_PD_EN_R","esp32::rtc_cntl::sdio_conf::SDIO_FORCE_R","esp32::rtc_cntl::sdio_conf::SDIO_TIEH_R","esp32::rtc_cntl::sdio_conf::REG1P8_READY_R","esp32::rtc_cntl::sdio_conf::XPD_SDIO_R","esp32::rtc_cntl::bias_conf::ENB_SCK_XTAL_R","esp32::rtc_cntl::bias_conf::INC_HEARTBEAT_REFRESH_R","esp32::rtc_cntl::bias_conf::DEC_HEARTBEAT_PERIOD_R","esp32::rtc_cntl::bias_conf::INC_HEARTBEAT_PERIOD_R","esp32::rtc_cntl::bias_conf::DEC_HEARTBEAT_WIDTH_R","esp32::rtc_cntl::bias_conf::RST_BIAS_I2C_R","esp32::rtc_cntl::reg::SCK_DCAP_FORCE_R","esp32::rtc_cntl::reg::DBOOST_FORCE_PD_R","esp32::rtc_cntl::reg::DBOOST_FORCE_PU_R","esp32::rtc_cntl::reg::FORCE_PD_R","esp32::rtc_cntl::reg::FORCE_PU_R","esp32::rtc_cntl::pwc::FASTMEM_FORCE_NOISO_R","esp32::rtc_cntl::pwc::FASTMEM_FORCE_ISO_R","esp32::rtc_cntl::pwc::SLOWMEM_FORCE_NOISO_R","esp32::rtc_cntl::pwc::SLOWMEM_FORCE_ISO_R","esp32::rtc_cntl::pwc::FORCE_ISO_R","esp32::rtc_cntl::pwc::FORCE_NOISO_R","esp32::rtc_cntl::pwc::FASTMEM_FOLW_CPU_R","esp32::rtc_cntl::pwc::FASTMEM_FORCE_LPD_R","esp32::rtc_cntl::pwc::FASTMEM_FORCE_LPU_R","esp32::rtc_cntl::pwc::SLOWMEM_FOLW_CPU_R","esp32::rtc_cntl::pwc::SLOWMEM_FORCE_LPD_R","esp32::rtc_cntl::pwc::SLOWMEM_FORCE_LPU_R","esp32::rtc_cntl::pwc::FASTMEM_FORCE_PD_R","esp32::rtc_cntl::pwc::FASTMEM_FORCE_PU_R","esp32::rtc_cntl::pwc::FASTMEM_PD_EN_R","esp32::rtc_cntl::pwc::SLOWMEM_FORCE_PD_R","esp32::rtc_cntl::pwc::SLOWMEM_FORCE_PU_R","esp32::rtc_cntl::pwc::SLOWMEM_PD_EN_R","esp32::rtc_cntl::pwc::FORCE_PD_R","esp32::rtc_cntl::pwc::FORCE_PU_R","esp32::rtc_cntl::pwc::PD_EN_R","esp32::rtc_cntl::dig_pwc::LSLP_MEM_FORCE_PD_R","esp32::rtc_cntl::dig_pwc::LSLP_MEM_FORCE_PU_R","esp32::rtc_cntl::dig_pwc::ROM0_FORCE_PD_R","esp32::rtc_cntl::dig_pwc::ROM0_FORCE_PU_R","esp32::rtc_cntl::dig_pwc::INTER_RAM0_FORCE_PD_R","esp32::rtc_cntl::dig_pwc::INTER_RAM0_FORCE_PU_R","esp32::rtc_cntl::dig_pwc::INTER_RAM1_FORCE_PD_R","esp32::rtc_cntl::dig_pwc::INTER_RAM1_FORCE_PU_R","esp32::rtc_cntl::dig_pwc::INTER_RAM2_FORCE_PD_R","esp32::rtc_cntl::dig_pwc::INTER_RAM2_FORCE_PU_R","esp32::rtc_cntl::dig_pwc::INTER_RAM3_FORCE_PD_R","esp32::rtc_cntl::dig_pwc::INTER_RAM3_FORCE_PU_R","esp32::rtc_cntl::dig_pwc::INTER_RAM4_FORCE_PD_R","esp32::rtc_cntl::dig_pwc::INTER_RAM4_FORCE_PU_R","esp32::rtc_cntl::dig_pwc::WIFI_FORCE_PD_R","esp32::rtc_cntl::dig_pwc::WIFI_FORCE_PU_R","esp32::rtc_cntl::dig_pwc::DG_WRAP_FORCE_PD_R","esp32::rtc_cntl::dig_pwc::DG_WRAP_FORCE_PU_R","esp32::rtc_cntl::dig_pwc::ROM0_PD_EN_R","esp32::rtc_cntl::dig_pwc::INTER_RAM0_PD_EN_R","esp32::rtc_cntl::dig_pwc::INTER_RAM1_PD_EN_R","esp32::rtc_cntl::dig_pwc::INTER_RAM2_PD_EN_R","esp32::rtc_cntl::dig_pwc::INTER_RAM3_PD_EN_R","esp32::rtc_cntl::dig_pwc::INTER_RAM4_PD_EN_R","esp32::rtc_cntl::dig_pwc::WIFI_PD_EN_R","esp32::rtc_cntl::dig_pwc::DG_WRAP_PD_EN_R","esp32::rtc_cntl::dig_iso::FORCE_OFF_R","esp32::rtc_cntl::dig_iso::FORCE_ON_R","esp32::rtc_cntl::dig_iso::DG_PAD_AUTOHOLD_R","esp32::rtc_cntl::dig_iso::DG_PAD_AUTOHOLD_EN_R","esp32::rtc_cntl::dig_iso::DG_PAD_FORCE_NOISO_R","esp32::rtc_cntl::dig_iso::DG_PAD_FORCE_ISO_R","esp32::rtc_cntl::dig_iso::DG_PAD_FORCE_UNHOLD_R","esp32::rtc_cntl::dig_iso::DG_PAD_FORCE_HOLD_R","esp32::rtc_cntl::dig_iso::ROM0_FORCE_ISO_R","esp32::rtc_cntl::dig_iso::ROM0_FORCE_NOISO_R","esp32::rtc_cntl::dig_iso::INTER_RAM0_FORCE_ISO_R","esp32::rtc_cntl::dig_iso::INTER_RAM0_FORCE_NOISO_R","esp32::rtc_cntl::dig_iso::INTER_RAM1_FORCE_ISO_R","esp32::rtc_cntl::dig_iso::INTER_RAM1_FORCE_NOISO_R","esp32::rtc_cntl::dig_iso::INTER_RAM2_FORCE_ISO_R","esp32::rtc_cntl::dig_iso::INTER_RAM2_FORCE_NOISO_R","esp32::rtc_cntl::dig_iso::INTER_RAM3_FORCE_ISO_R","esp32::rtc_cntl::dig_iso::INTER_RAM3_FORCE_NOISO_R","esp32::rtc_cntl::dig_iso::INTER_RAM4_FORCE_ISO_R","esp32::rtc_cntl::dig_iso::INTER_RAM4_FORCE_NOISO_R","esp32::rtc_cntl::dig_iso::WIFI_FORCE_ISO_R","esp32::rtc_cntl::dig_iso::WIFI_FORCE_NOISO_R","esp32::rtc_cntl::dig_iso::DG_WRAP_FORCE_ISO_R","esp32::rtc_cntl::dig_iso::DG_WRAP_FORCE_NOISO_R","esp32::rtc_cntl::wdtconfig0::WDT_PAUSE_IN_SLP_R","esp32::rtc_cntl::wdtconfig0::WDT_APPCPU_RESET_EN_R","esp32::rtc_cntl::wdtconfig0::WDT_PROCPU_RESET_EN_R","esp32::rtc_cntl::wdtconfig0::WDT_FLASHBOOT_MOD_EN_R","esp32::rtc_cntl::wdtconfig0::WDT_LEVEL_INT_EN_R","esp32::rtc_cntl::wdtconfig0::WDT_EDGE_INT_EN_R","esp32::rtc_cntl::wdtconfig0::WDT_EN_R","esp32::rtc_cntl::test_mux::ENT_RTC_R","esp32::rtc_cntl::low_power_st::RDY_FOR_WAKEUP_R","esp32::rtc_cntl::hold_force::ADC1_HOLD_FORCE_R","esp32::rtc_cntl::hold_force::ADC2_HOLD_FORCE_R","esp32::rtc_cntl::hold_force::PDAC1_HOLD_FORCE_R","esp32::rtc_cntl::hold_force::PDAC2_HOLD_FORCE_R","esp32::rtc_cntl::hold_force::SENSE1_HOLD_FORCE_R","esp32::rtc_cntl::hold_force::SENSE2_HOLD_FORCE_R","esp32::rtc_cntl::hold_force::SENSE3_HOLD_FORCE_R","esp32::rtc_cntl::hold_force::SENSE4_HOLD_FORCE_R","esp32::rtc_cntl::hold_force::TOUCH_PAD0_HOLD_FORCE_R","esp32::rtc_cntl::hold_force::TOUCH_PAD1_HOLD_FORCE_R","esp32::rtc_cntl::hold_force::TOUCH_PAD2_HOLD_FORCE_R","esp32::rtc_cntl::hold_force::TOUCH_PAD3_HOLD_FORCE_R","esp32::rtc_cntl::hold_force::TOUCH_PAD4_HOLD_FORCE_R","esp32::rtc_cntl::hold_force::TOUCH_PAD5_HOLD_FORCE_R","esp32::rtc_cntl::hold_force::TOUCH_PAD6_HOLD_FORCE_R","esp32::rtc_cntl::hold_force::TOUCH_PAD7_HOLD_FORCE_R","esp32::rtc_cntl::hold_force::X32P_HOLD_FORCE_R","esp32::rtc_cntl::hold_force::X32N_HOLD_FORCE_R","esp32::rtc_cntl::brown_out::RTC_MEM_CRC_START_R","esp32::rtc_cntl::brown_out::CLOSE_FLASH_ENA_R","esp32::rtc_cntl::brown_out::PD_RF_ENA_R","esp32::rtc_cntl::brown_out::RST_ENA_R","esp32::rtc_cntl::brown_out::ENA_R","esp32::rtc_cntl::brown_out::DET_R","esp32::rtc_cntl::brown_out::RTC_MEM_CRC_FINISH_R","esp32::rtc_io::pin::PAD_DRIVER_R","esp32::rtc_io::pin::WAKEUP_ENABLE_R","esp32::rtc_io::rtc_debug_sel::DEBUG_12M_NO_GATING_R","esp32::rtc_io::hall_sens::HALL_PHASE_R","esp32::rtc_io::hall_sens::XPD_HALL_R","esp32::rtc_io::sensor_pads::SENSE4_FUN_IE_R","esp32::rtc_io::sensor_pads::SENSE4_SLP_IE_R","esp32::rtc_io::sensor_pads::SENSE4_SLP_SEL_R","esp32::rtc_io::sensor_pads::SENSE3_FUN_IE_R","esp32::rtc_io::sensor_pads::SENSE3_SLP_IE_R","esp32::rtc_io::sensor_pads::SENSE3_SLP_SEL_R","esp32::rtc_io::sensor_pads::SENSE2_FUN_IE_R","esp32::rtc_io::sensor_pads::SENSE2_SLP_IE_R","esp32::rtc_io::sensor_pads::SENSE2_SLP_SEL_R","esp32::rtc_io::sensor_pads::SENSE1_FUN_IE_R","esp32::rtc_io::sensor_pads::SENSE1_SLP_IE_R","esp32::rtc_io::sensor_pads::SENSE1_SLP_SEL_R","esp32::rtc_io::sensor_pads::SENSE4_MUX_SEL_R","esp32::rtc_io::sensor_pads::SENSE3_MUX_SEL_R","esp32::rtc_io::sensor_pads::SENSE2_MUX_SEL_R","esp32::rtc_io::sensor_pads::SENSE1_MUX_SEL_R","esp32::rtc_io::sensor_pads::SENSE4_HOLD_R","esp32::rtc_io::sensor_pads::SENSE3_HOLD_R","esp32::rtc_io::sensor_pads::SENSE2_HOLD_R","esp32::rtc_io::sensor_pads::SENSE1_HOLD_R","esp32::rtc_io::adc_pad::ADC2_FUN_IE_R","esp32::rtc_io::adc_pad::ADC2_SLP_IE_R","esp32::rtc_io::adc_pad::ADC2_SLP_SEL_R","esp32::rtc_io::adc_pad::ADC1_FUN_IE_R","esp32::rtc_io::adc_pad::ADC1_SLP_IE_R","esp32::rtc_io::adc_pad::ADC1_SLP_SEL_R","esp32::rtc_io::adc_pad::ADC2_MUX_SEL_R","esp32::rtc_io::adc_pad::ADC1_MUX_SEL_R","esp32::rtc_io::adc_pad::ADC2_HOLD_R","esp32::rtc_io::adc_pad::ADC1_HOLD_R","esp32::rtc_io::pad_dac1::PDAC1_DAC_XPD_FORCE_R","esp32::rtc_io::pad_dac1::PDAC1_FUN_IE_R","esp32::rtc_io::pad_dac1::PDAC1_SLP_OE_R","esp32::rtc_io::pad_dac1::PDAC1_SLP_IE_R","esp32::rtc_io::pad_dac1::PDAC1_SLP_SEL_R","esp32::rtc_io::pad_dac1::PDAC1_MUX_SEL_R","esp32::rtc_io::pad_dac1::PDAC1_XPD_DAC_R","esp32::rtc_io::pad_dac1::PDAC1_RUE_R","esp32::rtc_io::pad_dac1::PDAC1_RDE_R","esp32::rtc_io::pad_dac1::PDAC1_HOLD_R","esp32::rtc_io::pad_dac2::PDAC2_DAC_XPD_FORCE_R","esp32::rtc_io::pad_dac2::PDAC2_FUN_IE_R","esp32::rtc_io::pad_dac2::PDAC2_SLP_OE_R","esp32::rtc_io::pad_dac2::PDAC2_SLP_IE_R","esp32::rtc_io::pad_dac2::PDAC2_SLP_SEL_R","esp32::rtc_io::pad_dac2::PDAC2_MUX_SEL_R","esp32::rtc_io::pad_dac2::PDAC2_XPD_DAC_R","esp32::rtc_io::pad_dac2::PDAC2_RUE_R","esp32::rtc_io::pad_dac2::PDAC2_RDE_R","esp32::rtc_io::pad_dac2::PDAC2_HOLD_R","esp32::rtc_io::xtal_32k_pad::X32P_FUN_IE_R","esp32::rtc_io::xtal_32k_pad::X32P_SLP_OE_R","esp32::rtc_io::xtal_32k_pad::X32P_SLP_IE_R","esp32::rtc_io::xtal_32k_pad::X32P_SLP_SEL_R","esp32::rtc_io::xtal_32k_pad::X32N_FUN_IE_R","esp32::rtc_io::xtal_32k_pad::X32N_SLP_OE_R","esp32::rtc_io::xtal_32k_pad::X32N_SLP_IE_R","esp32::rtc_io::xtal_32k_pad::X32N_SLP_SEL_R","esp32::rtc_io::xtal_32k_pad::X32P_MUX_SEL_R","esp32::rtc_io::xtal_32k_pad::X32N_MUX_SEL_R","esp32::rtc_io::xtal_32k_pad::XPD_XTAL_32K_R","esp32::rtc_io::xtal_32k_pad::X32P_RUE_R","esp32::rtc_io::xtal_32k_pad::X32P_RDE_R","esp32::rtc_io::xtal_32k_pad::X32P_HOLD_R","esp32::rtc_io::xtal_32k_pad::X32N_RUE_R","esp32::rtc_io::xtal_32k_pad::X32N_RDE_R","esp32::rtc_io::xtal_32k_pad::X32N_HOLD_R","esp32::rtc_io::touch_cfg::TOUCH_XPD_BIAS_R","esp32::rtc_io::touch_pad0::TO_GPIO_R","esp32::rtc_io::touch_pad0::FUN_IE_R","esp32::rtc_io::touch_pad0::SLP_OE_R","esp32::rtc_io::touch_pad0::SLP_IE_R","esp32::rtc_io::touch_pad0::SLP_SEL_R","esp32::rtc_io::touch_pad0::MUX_SEL_R","esp32::rtc_io::touch_pad0::XPD_R","esp32::rtc_io::touch_pad0::TIE_OPT_R","esp32::rtc_io::touch_pad0::START_R","esp32::rtc_io::touch_pad0::RUE_R","esp32::rtc_io::touch_pad0::RDE_R","esp32::rtc_io::touch_pad0::HOLD_R","esp32::rtc_io::touch_pad1::TO_GPIO_R","esp32::rtc_io::touch_pad1::FUN_IE_R","esp32::rtc_io::touch_pad1::SLP_OE_R","esp32::rtc_io::touch_pad1::SLP_IE_R","esp32::rtc_io::touch_pad1::SLP_SEL_R","esp32::rtc_io::touch_pad1::MUX_SEL_R","esp32::rtc_io::touch_pad1::XPD_R","esp32::rtc_io::touch_pad1::TIE_OPT_R","esp32::rtc_io::touch_pad1::START_R","esp32::rtc_io::touch_pad1::RUE_R","esp32::rtc_io::touch_pad1::RDE_R","esp32::rtc_io::touch_pad1::HOLD_R","esp32::rtc_io::touch_pad2::TO_GPIO_R","esp32::rtc_io::touch_pad2::FUN_IE_R","esp32::rtc_io::touch_pad2::SLP_OE_R","esp32::rtc_io::touch_pad2::SLP_IE_R","esp32::rtc_io::touch_pad2::SLP_SEL_R","esp32::rtc_io::touch_pad2::MUX_SEL_R","esp32::rtc_io::touch_pad2::XPD_R","esp32::rtc_io::touch_pad2::TIE_OPT_R","esp32::rtc_io::touch_pad2::START_R","esp32::rtc_io::touch_pad2::RUE_R","esp32::rtc_io::touch_pad2::RDE_R","esp32::rtc_io::touch_pad2::HOLD_R","esp32::rtc_io::touch_pad3::TO_GPIO_R","esp32::rtc_io::touch_pad3::FUN_IE_R","esp32::rtc_io::touch_pad3::SLP_OE_R","esp32::rtc_io::touch_pad3::SLP_IE_R","esp32::rtc_io::touch_pad3::SLP_SEL_R","esp32::rtc_io::touch_pad3::MUX_SEL_R","esp32::rtc_io::touch_pad3::XPD_R","esp32::rtc_io::touch_pad3::TIE_OPT_R","esp32::rtc_io::touch_pad3::START_R","esp32::rtc_io::touch_pad3::RUE_R","esp32::rtc_io::touch_pad3::RDE_R","esp32::rtc_io::touch_pad3::HOLD_R","esp32::rtc_io::touch_pad4::TO_GPIO_R","esp32::rtc_io::touch_pad4::FUN_IE_R","esp32::rtc_io::touch_pad4::SLP_OE_R","esp32::rtc_io::touch_pad4::SLP_IE_R","esp32::rtc_io::touch_pad4::SLP_SEL_R","esp32::rtc_io::touch_pad4::MUX_SEL_R","esp32::rtc_io::touch_pad4::XPD_R","esp32::rtc_io::touch_pad4::TIE_OPT_R","esp32::rtc_io::touch_pad4::START_R","esp32::rtc_io::touch_pad4::RUE_R","esp32::rtc_io::touch_pad4::RDE_R","esp32::rtc_io::touch_pad4::HOLD_R","esp32::rtc_io::touch_pad5::TO_GPIO_R","esp32::rtc_io::touch_pad5::FUN_IE_R","esp32::rtc_io::touch_pad5::SLP_OE_R","esp32::rtc_io::touch_pad5::SLP_IE_R","esp32::rtc_io::touch_pad5::SLP_SEL_R","esp32::rtc_io::touch_pad5::MUX_SEL_R","esp32::rtc_io::touch_pad5::XPD_R","esp32::rtc_io::touch_pad5::TIE_OPT_R","esp32::rtc_io::touch_pad5::START_R","esp32::rtc_io::touch_pad5::RUE_R","esp32::rtc_io::touch_pad5::RDE_R","esp32::rtc_io::touch_pad5::HOLD_R","esp32::rtc_io::touch_pad6::TO_GPIO_R","esp32::rtc_io::touch_pad6::FUN_IE_R","esp32::rtc_io::touch_pad6::SLP_OE_R","esp32::rtc_io::touch_pad6::SLP_IE_R","esp32::rtc_io::touch_pad6::SLP_SEL_R","esp32::rtc_io::touch_pad6::MUX_SEL_R","esp32::rtc_io::touch_pad6::XPD_R","esp32::rtc_io::touch_pad6::TIE_OPT_R","esp32::rtc_io::touch_pad6::START_R","esp32::rtc_io::touch_pad6::RUE_R","esp32::rtc_io::touch_pad6::RDE_R","esp32::rtc_io::touch_pad6::HOLD_R","esp32::rtc_io::touch_pad7::TO_GPIO_R","esp32::rtc_io::touch_pad7::FUN_IE_R","esp32::rtc_io::touch_pad7::SLP_OE_R","esp32::rtc_io::touch_pad7::SLP_IE_R","esp32::rtc_io::touch_pad7::SLP_SEL_R","esp32::rtc_io::touch_pad7::MUX_SEL_R","esp32::rtc_io::touch_pad7::XPD_R","esp32::rtc_io::touch_pad7::TIE_OPT_R","esp32::rtc_io::touch_pad7::START_R","esp32::rtc_io::touch_pad7::RUE_R","esp32::rtc_io::touch_pad7::RDE_R","esp32::rtc_io::touch_pad7::HOLD_R","esp32::rtc_io::touch_pad8::TO_GPIO_R","esp32::rtc_io::touch_pad8::XPD_R","esp32::rtc_io::touch_pad8::TIE_OPT_R","esp32::rtc_io::touch_pad8::START_R","esp32::rtc_io::touch_pad9::TO_GPIO_R","esp32::rtc_io::touch_pad9::XPD_R","esp32::rtc_io::touch_pad9::TIE_OPT_R","esp32::rtc_io::touch_pad9::START_R","esp32::rtc_i2c::ctrl::SDA_FORCE_OUT_R","esp32::rtc_i2c::ctrl::SCL_FORCE_OUT_R","esp32::rtc_i2c::ctrl::MS_MODE_R","esp32::rtc_i2c::ctrl::TRANS_START_R","esp32::rtc_i2c::ctrl::TX_LSB_FIRST_R","esp32::rtc_i2c::ctrl::RX_LSB_FIRST_R","esp32::rtc_i2c::debug_status::ACK_VAL_R","esp32::rtc_i2c::debug_status::SLAVE_RW_R","esp32::rtc_i2c::debug_status::TIMED_OUT_R","esp32::rtc_i2c::debug_status::ARB_LOST_R","esp32::rtc_i2c::debug_status::BUS_BUSY_R","esp32::rtc_i2c::debug_status::SLAVE_ADDR_MATCH_R","esp32::rtc_i2c::debug_status::BYTE_TRANS_R","esp32::rtc_i2c::slave_addr::_10BIT_R","esp32::rtc_i2c::int_raw::SLAVE_TRANS_COMPLETE_INT_RAW_R","esp32::rtc_i2c::int_raw::ARBITRATION_LOST_INT_RAW_R","esp32::rtc_i2c::int_raw::MASTER_TRANS_COMPLETE_INT_RAW_R","esp32::rtc_i2c::int_raw::TRANS_COMPLETE_INT_RAW_R","esp32::rtc_i2c::int_raw::TIME_OUT_INT_RAW_R","esp32::rtc_i2c::int_clr::SLAVE_TRANS_COMPLETE_INT_CLR_R","esp32::rtc_i2c::int_clr::ARBITRATION_LOST_INT_CLR_R","esp32::rtc_i2c::int_clr::MASTER_TRANS_COMPLETE_INT_CLR_R","esp32::rtc_i2c::int_clr::TRANS_COMPLETE_INT_CLR_R","esp32::rtc_i2c::cmd::DONE_R","esp32::sdhost::ctrl::CONTROLLER_RESET_R","esp32::sdhost::ctrl::FIFO_RESET_R","esp32::sdhost::ctrl::DMA_RESET_R","esp32::sdhost::ctrl::INT_ENABLE_R","esp32::sdhost::ctrl::READ_WAIT_R","esp32::sdhost::ctrl::SEND_IRQ_RESPONSE_R","esp32::sdhost::ctrl::ABORT_READ_DATA_R","esp32::sdhost::ctrl::SEND_CCSD_R","esp32::sdhost::ctrl::SEND_AUTO_STOP_CCSD_R","esp32::sdhost::ctrl::CEATA_DEVICE_INTERRUPT_STATUS_R","esp32::sdhost::cmd::RESPONSE_EXPECT_R","esp32::sdhost::cmd::RESPONSE_LENGTH_R","esp32::sdhost::cmd::CHECK_RESPONSE_CRC_R","esp32::sdhost::cmd::DATA_EXPECTED_R","esp32::sdhost::cmd::READ_WRITE_R","esp32::sdhost::cmd::TRANSFER_MODE_R","esp32::sdhost::cmd::SEND_AUTO_STOP_R","esp32::sdhost::cmd::WAIT_PRVDATA_COMPLETE_R","esp32::sdhost::cmd::STOP_ABORT_CMD_R","esp32::sdhost::cmd::SEND_INITIALIZATION_R","esp32::sdhost::cmd::UPDATE_CLOCK_REGISTERS_ONLY_R","esp32::sdhost::cmd::READ_CEATA_DEVICE_R","esp32::sdhost::cmd::CCS_EXPECTED_R","esp32::sdhost::cmd::USE_HOLE_R","esp32::sdhost::cmd::START_CMD_R","esp32::sdhost::status::FIFO_RX_WATERMARK_R","esp32::sdhost::status::FIFO_TX_WATERMARK_R","esp32::sdhost::status::FIFO_EMPTY_R","esp32::sdhost::status::FIFO_FULL_R","esp32::sdhost::status::DATA_3_STATUS_R","esp32::sdhost::status::DATA_BUSY_R","esp32::sdhost::status::DATA_STATE_MC_BUSY_R","esp32::sdhost::hcon::CARD_TYPE_R","esp32::sdhost::hcon::BUS_TYPE_R","esp32::sdhost::hcon::RAM_INDISE_R","esp32::sdhost::hcon::HOLD_R","esp32::sdhost::bmod::SWR_R","esp32::sdhost::bmod::FB_R","esp32::sdhost::bmod::DE_R","esp32::sdhost::idsts::TI_R","esp32::sdhost::idsts::RI_R","esp32::sdhost::idsts::FBE_R","esp32::sdhost::idsts::DU_R","esp32::sdhost::idsts::CES_R","esp32::sdhost::idsts::NIS_R","esp32::sdhost::idsts::AIS_R","esp32::sdhost::idinten::TI_R","esp32::sdhost::idinten::RI_R","esp32::sdhost::idinten::FBE_R","esp32::sdhost::idinten::DU_R","esp32::sdhost::idinten::CES_R","esp32::sdhost::idinten::NI_R","esp32::sdhost::idinten::AI_R","esp32::sdhost::cardthrctl::CARDRDTHREN_R","esp32::sdhost::cardthrctl::CARDCLRINTEN_R","esp32::sdhost::cardthrctl::CARDWRTHREN_R","esp32::sdhost::emmcddr::HS400_MODE_R","esp32::sdhost::clk_edge_sel::ESDIO_MODE_R","esp32::sdhost::clk_edge_sel::ESD_MODE_R","esp32::sdhost::clk_edge_sel::CCLK_EN_R","esp32::sens::sar_read_ctrl::SAR1_CLK_GATED_R","esp32::sens::sar_read_ctrl::SAR1_DIG_FORCE_R","esp32::sens::sar_read_ctrl::SAR1_DATA_INV_R","esp32::sens::sar_meas_wait2::FORCE_XPD_SAR_SW_R","esp32::sens::sar_start_force::SAR2_EN_TEST_R","esp32::sens::sar_start_force::ULP_CP_FORCE_START_TOP_R","esp32::sens::sar_start_force::ULP_CP_START_TOP_R","esp32::sens::sar_start_force::SARCLK_EN_R","esp32::sens::sar_start_force::SAR2_STOP_R","esp32::sens::sar_start_force::SAR1_STOP_R","esp32::sens::sar_start_force::SAR2_PWDET_EN_R","esp32::sens::sar_slave_addr3::TSENS_RDY_OUT_R","esp32::sens::sar_slave_addr4::I2C_DONE_R","esp32::sens::sar_tsens_ctrl::TSENS_XPD_FORCE_R","esp32::sens::sar_tsens_ctrl::TSENS_CLK_INV_R","esp32::sens::sar_tsens_ctrl::TSENS_CLK_GATED_R","esp32::sens::sar_tsens_ctrl::TSENS_IN_INV_R","esp32::sens::sar_tsens_ctrl::TSENS_POWER_UP_R","esp32::sens::sar_tsens_ctrl::TSENS_POWER_UP_FORCE_R","esp32::sens::sar_tsens_ctrl::TSENS_DUMP_OUT_R","esp32::sens::sar_i2c_ctrl::SAR_I2C_START_R","esp32::sens::sar_i2c_ctrl::SAR_I2C_START_FORCE_R","esp32::sens::sar_meas_start1::MEAS1_DONE_SAR_R","esp32::sens::sar_meas_start1::MEAS1_START_SAR_R","esp32::sens::sar_meas_start1::MEAS1_START_FORCE_R","esp32::sens::sar_meas_start1::SAR1_EN_PAD_FORCE_R","esp32::sens::sar_touch_ctrl1::TOUCH_OUT_SEL_R","esp32::sens::sar_touch_ctrl1::TOUCH_OUT_1EN_R","esp32::sens::sar_touch_ctrl1::XPD_HALL_FORCE_R","esp32::sens::sar_touch_ctrl1::HALL_PHASE_FORCE_R","esp32::sens::sar_touch_ctrl2::TOUCH_MEAS_DONE_R","esp32::sens::sar_touch_ctrl2::TOUCH_START_FSM_EN_R","esp32::sens::sar_touch_ctrl2::TOUCH_START_EN_R","esp32::sens::sar_touch_ctrl2::TOUCH_START_FORCE_R","esp32::sens::sar_read_ctrl2::SAR2_CLK_GATED_R","esp32::sens::sar_read_ctrl2::SAR2_PWDET_FORCE_R","esp32::sens::sar_read_ctrl2::SAR2_DIG_FORCE_R","esp32::sens::sar_read_ctrl2::SAR2_DATA_INV_R","esp32::sens::sar_meas_start2::MEAS2_DONE_SAR_R","esp32::sens::sar_meas_start2::MEAS2_START_SAR_R","esp32::sens::sar_meas_start2::MEAS2_START_FORCE_R","esp32::sens::sar_meas_start2::SAR2_EN_PAD_FORCE_R","esp32::sens::sar_dac_ctrl1::SW_TONE_EN_R","esp32::sens::sar_dac_ctrl1::DAC_DIG_FORCE_R","esp32::sens::sar_dac_ctrl1::DAC_CLK_FORCE_LOW_R","esp32::sens::sar_dac_ctrl1::DAC_CLK_FORCE_HIGH_R","esp32::sens::sar_dac_ctrl1::DAC_CLK_INV_R","esp32::sens::sar_dac_ctrl2::DAC_CW_EN1_R","esp32::sens::sar_dac_ctrl2::DAC_CW_EN2_R","esp32::sens::sar_meas_ctrl2::SAR1_DAC_XPD_FSM_IDLE_R","esp32::sens::sar_meas_ctrl2::XPD_SAR_AMP_FSM_IDLE_R","esp32::sens::sar_meas_ctrl2::AMP_RST_FB_FSM_IDLE_R","esp32::sens::sar_meas_ctrl2::AMP_SHORT_REF_FSM_IDLE_R","esp32::sens::sar_meas_ctrl2::AMP_SHORT_REF_GND_FSM_IDLE_R","esp32::sens::sar_meas_ctrl2::XPD_SAR_FSM_IDLE_R","esp32::sens::sar_meas_ctrl2::SAR_RSTB_FSM_IDLE_R","esp32::sha::sha1_busy::SHA1_BUSY_R","esp32::sha::sha256_busy::SHA256_BUSY_R","esp32::sha::sha384_busy::SHA384_BUSY_R","esp32::sha::sha512_busy::SHA512_BUSY_R","esp32::slc::conf0::SLC0_TX_RST_R","esp32::slc::conf0::SLC0_RX_RST_R","esp32::slc::conf0::AHBM_FIFO_RST_R","esp32::slc::conf0::AHBM_RST_R","esp32::slc::conf0::SLC0_TX_LOOP_TEST_R","esp32::slc::conf0::SLC0_RX_LOOP_TEST_R","esp32::slc::conf0::SLC0_RX_AUTO_WRBACK_R","esp32::slc::conf0::SLC0_RX_NO_RESTART_CLR_R","esp32::slc::conf0::SLC0_RXDSCR_BURST_EN_R","esp32::slc::conf0::SLC0_RXDATA_BURST_EN_R","esp32::slc::conf0::SLC0_RXLINK_AUTO_RET_R","esp32::slc::conf0::SLC0_TXLINK_AUTO_RET_R","esp32::slc::conf0::SLC0_TXDSCR_BURST_EN_R","esp32::slc::conf0::SLC0_TXDATA_BURST_EN_R","esp32::slc::conf0::SLC0_TOKEN_AUTO_CLR_R","esp32::slc::conf0::SLC0_TOKEN_SEL_R","esp32::slc::conf0::SLC1_TX_RST_R","esp32::slc::conf0::SLC1_RX_RST_R","esp32::slc::conf0::SLC0_WR_RETRY_MASK_EN_R","esp32::slc::conf0::SLC1_WR_RETRY_MASK_EN_R","esp32::slc::conf0::SLC1_TX_LOOP_TEST_R","esp32::slc::conf0::SLC1_RX_LOOP_TEST_R","esp32::slc::conf0::SLC1_RX_AUTO_WRBACK_R","esp32::slc::conf0::SLC1_RX_NO_RESTART_CLR_R","esp32::slc::conf0::SLC1_RXDSCR_BURST_EN_R","esp32::slc::conf0::SLC1_RXDATA_BURST_EN_R","esp32::slc::conf0::SLC1_RXLINK_AUTO_RET_R","esp32::slc::conf0::SLC1_TXLINK_AUTO_RET_R","esp32::slc::conf0::SLC1_TXDSCR_BURST_EN_R","esp32::slc::conf0::SLC1_TXDATA_BURST_EN_R","esp32::slc::conf0::SLC1_TOKEN_AUTO_CLR_R","esp32::slc::conf0::SLC1_TOKEN_SEL_R","esp32::slc::_0int_raw::FRHOST_BIT0_INT_RAW_R","esp32::slc::_0int_raw::FRHOST_BIT1_INT_RAW_R","esp32::slc::_0int_raw::FRHOST_BIT2_INT_RAW_R","esp32::slc::_0int_raw::FRHOST_BIT3_INT_RAW_R","esp32::slc::_0int_raw::FRHOST_BIT4_INT_RAW_R","esp32::slc::_0int_raw::FRHOST_BIT5_INT_RAW_R","esp32::slc::_0int_raw::FRHOST_BIT6_INT_RAW_R","esp32::slc::_0int_raw::FRHOST_BIT7_INT_RAW_R","esp32::slc::_0int_raw::SLC0_RX_START_INT_RAW_R","esp32::slc::_0int_raw::SLC0_TX_START_INT_RAW_R","esp32::slc::_0int_raw::SLC0_RX_UDF_INT_RAW_R","esp32::slc::_0int_raw::SLC0_TX_OVF_INT_RAW_R","esp32::slc::_0int_raw::SLC0_TOKEN0_1TO0_INT_RAW_R","esp32::slc::_0int_raw::SLC0_TOKEN1_1TO0_INT_RAW_R","esp32::slc::_0int_raw::SLC0_TX_DONE_INT_RAW_R","esp32::slc::_0int_raw::SLC0_TX_SUC_EOF_INT_RAW_R","esp32::slc::_0int_raw::SLC0_RX_DONE_INT_RAW_R","esp32::slc::_0int_raw::SLC0_RX_EOF_INT_RAW_R","esp32::slc::_0int_raw::SLC0_TOHOST_INT_RAW_R","esp32::slc::_0int_raw::SLC0_TX_DSCR_ERR_INT_RAW_R","esp32::slc::_0int_raw::SLC0_RX_DSCR_ERR_INT_RAW_R","esp32::slc::_0int_raw::SLC0_TX_DSCR_EMPTY_INT_RAW_R","esp32::slc::_0int_raw::SLC0_HOST_RD_ACK_INT_RAW_R","esp32::slc::_0int_raw::SLC0_WR_RETRY_DONE_INT_RAW_R","esp32::slc::_0int_raw::SLC0_TX_ERR_EOF_INT_RAW_R","esp32::slc::_0int_raw::CMD_DTC_INT_RAW_R","esp32::slc::_0int_raw::SLC0_RX_QUICK_EOF_INT_RAW_R","esp32::slc::_0int_st::FRHOST_BIT0_INT_ST_R","esp32::slc::_0int_st::FRHOST_BIT1_INT_ST_R","esp32::slc::_0int_st::FRHOST_BIT2_INT_ST_R","esp32::slc::_0int_st::FRHOST_BIT3_INT_ST_R","esp32::slc::_0int_st::FRHOST_BIT4_INT_ST_R","esp32::slc::_0int_st::FRHOST_BIT5_INT_ST_R","esp32::slc::_0int_st::FRHOST_BIT6_INT_ST_R","esp32::slc::_0int_st::FRHOST_BIT7_INT_ST_R","esp32::slc::_0int_st::SLC0_RX_START_INT_ST_R","esp32::slc::_0int_st::SLC0_TX_START_INT_ST_R","esp32::slc::_0int_st::SLC0_RX_UDF_INT_ST_R","esp32::slc::_0int_st::SLC0_TX_OVF_INT_ST_R","esp32::slc::_0int_st::SLC0_TOKEN0_1TO0_INT_ST_R","esp32::slc::_0int_st::SLC0_TOKEN1_1TO0_INT_ST_R","esp32::slc::_0int_st::SLC0_TX_DONE_INT_ST_R","esp32::slc::_0int_st::SLC0_TX_SUC_EOF_INT_ST_R","esp32::slc::_0int_st::SLC0_RX_DONE_INT_ST_R","esp32::slc::_0int_st::SLC0_RX_EOF_INT_ST_R","esp32::slc::_0int_st::SLC0_TOHOST_INT_ST_R","esp32::slc::_0int_st::SLC0_TX_DSCR_ERR_INT_ST_R","esp32::slc::_0int_st::SLC0_RX_DSCR_ERR_INT_ST_R","esp32::slc::_0int_st::SLC0_TX_DSCR_EMPTY_INT_ST_R","esp32::slc::_0int_st::SLC0_HOST_RD_ACK_INT_ST_R","esp32::slc::_0int_st::SLC0_WR_RETRY_DONE_INT_ST_R","esp32::slc::_0int_st::SLC0_TX_ERR_EOF_INT_ST_R","esp32::slc::_0int_st::CMD_DTC_INT_ST_R","esp32::slc::_0int_st::SLC0_RX_QUICK_EOF_INT_ST_R","esp32::slc::_0int_ena::FRHOST_BIT0_INT_ENA_R","esp32::slc::_0int_ena::FRHOST_BIT1_INT_ENA_R","esp32::slc::_0int_ena::FRHOST_BIT2_INT_ENA_R","esp32::slc::_0int_ena::FRHOST_BIT3_INT_ENA_R","esp32::slc::_0int_ena::FRHOST_BIT4_INT_ENA_R","esp32::slc::_0int_ena::FRHOST_BIT5_INT_ENA_R","esp32::slc::_0int_ena::FRHOST_BIT6_INT_ENA_R","esp32::slc::_0int_ena::FRHOST_BIT7_INT_ENA_R","esp32::slc::_0int_ena::SLC0_RX_START_INT_ENA_R","esp32::slc::_0int_ena::SLC0_TX_START_INT_ENA_R","esp32::slc::_0int_ena::SLC0_RX_UDF_INT_ENA_R","esp32::slc::_0int_ena::SLC0_TX_OVF_INT_ENA_R","esp32::slc::_0int_ena::SLC0_TOKEN0_1TO0_INT_ENA_R","esp32::slc::_0int_ena::SLC0_TOKEN1_1TO0_INT_ENA_R","esp32::slc::_0int_ena::SLC0_TX_DONE_INT_ENA_R","esp32::slc::_0int_ena::SLC0_TX_SUC_EOF_INT_ENA_R","esp32::slc::_0int_ena::SLC0_RX_DONE_INT_ENA_R","esp32::slc::_0int_ena::SLC0_RX_EOF_INT_ENA_R","esp32::slc::_0int_ena::SLC0_TOHOST_INT_ENA_R","esp32::slc::_0int_ena::SLC0_TX_DSCR_ERR_INT_ENA_R","esp32::slc::_0int_ena::SLC0_RX_DSCR_ERR_INT_ENA_R","esp32::slc::_0int_ena::SLC0_TX_DSCR_EMPTY_INT_ENA_R","esp32::slc::_0int_ena::SLC0_HOST_RD_ACK_INT_ENA_R","esp32::slc::_0int_ena::SLC0_WR_RETRY_DONE_INT_ENA_R","esp32::slc::_0int_ena::SLC0_TX_ERR_EOF_INT_ENA_R","esp32::slc::_0int_ena::CMD_DTC_INT_ENA_R","esp32::slc::_0int_ena::SLC0_RX_QUICK_EOF_INT_ENA_R","esp32::slc::_1int_raw::FRHOST_BIT8_INT_RAW_R","esp32::slc::_1int_raw::FRHOST_BIT9_INT_RAW_R","esp32::slc::_1int_raw::FRHOST_BIT10_INT_RAW_R","esp32::slc::_1int_raw::FRHOST_BIT11_INT_RAW_R","esp32::slc::_1int_raw::FRHOST_BIT12_INT_RAW_R","esp32::slc::_1int_raw::FRHOST_BIT13_INT_RAW_R","esp32::slc::_1int_raw::FRHOST_BIT14_INT_RAW_R","esp32::slc::_1int_raw::FRHOST_BIT15_INT_RAW_R","esp32::slc::_1int_raw::SLC1_RX_START_INT_RAW_R","esp32::slc::_1int_raw::SLC1_TX_START_INT_RAW_R","esp32::slc::_1int_raw::SLC1_RX_UDF_INT_RAW_R","esp32::slc::_1int_raw::SLC1_TX_OVF_INT_RAW_R","esp32::slc::_1int_raw::SLC1_TOKEN0_1TO0_INT_RAW_R","esp32::slc::_1int_raw::SLC1_TOKEN1_1TO0_INT_RAW_R","esp32::slc::_1int_raw::SLC1_TX_DONE_INT_RAW_R","esp32::slc::_1int_raw::SLC1_TX_SUC_EOF_INT_RAW_R","esp32::slc::_1int_raw::SLC1_RX_DONE_INT_RAW_R","esp32::slc::_1int_raw::SLC1_RX_EOF_INT_RAW_R","esp32::slc::_1int_raw::SLC1_TOHOST_INT_RAW_R","esp32::slc::_1int_raw::SLC1_TX_DSCR_ERR_INT_RAW_R","esp32::slc::_1int_raw::SLC1_RX_DSCR_ERR_INT_RAW_R","esp32::slc::_1int_raw::SLC1_TX_DSCR_EMPTY_INT_RAW_R","esp32::slc::_1int_raw::SLC1_HOST_RD_ACK_INT_RAW_R","esp32::slc::_1int_raw::SLC1_WR_RETRY_DONE_INT_RAW_R","esp32::slc::_1int_raw::SLC1_TX_ERR_EOF_INT_RAW_R","esp32::slc::_1int_st::FRHOST_BIT8_INT_ST_R","esp32::slc::_1int_st::FRHOST_BIT9_INT_ST_R","esp32::slc::_1int_st::FRHOST_BIT10_INT_ST_R","esp32::slc::_1int_st::FRHOST_BIT11_INT_ST_R","esp32::slc::_1int_st::FRHOST_BIT12_INT_ST_R","esp32::slc::_1int_st::FRHOST_BIT13_INT_ST_R","esp32::slc::_1int_st::FRHOST_BIT14_INT_ST_R","esp32::slc::_1int_st::FRHOST_BIT15_INT_ST_R","esp32::slc::_1int_st::SLC1_RX_START_INT_ST_R","esp32::slc::_1int_st::SLC1_TX_START_INT_ST_R","esp32::slc::_1int_st::SLC1_RX_UDF_INT_ST_R","esp32::slc::_1int_st::SLC1_TX_OVF_INT_ST_R","esp32::slc::_1int_st::SLC1_TOKEN0_1TO0_INT_ST_R","esp32::slc::_1int_st::SLC1_TOKEN1_1TO0_INT_ST_R","esp32::slc::_1int_st::SLC1_TX_DONE_INT_ST_R","esp32::slc::_1int_st::SLC1_TX_SUC_EOF_INT_ST_R","esp32::slc::_1int_st::SLC1_RX_DONE_INT_ST_R","esp32::slc::_1int_st::SLC1_RX_EOF_INT_ST_R","esp32::slc::_1int_st::SLC1_TOHOST_INT_ST_R","esp32::slc::_1int_st::SLC1_TX_DSCR_ERR_INT_ST_R","esp32::slc::_1int_st::SLC1_RX_DSCR_ERR_INT_ST_R","esp32::slc::_1int_st::SLC1_TX_DSCR_EMPTY_INT_ST_R","esp32::slc::_1int_st::SLC1_HOST_RD_ACK_INT_ST_R","esp32::slc::_1int_st::SLC1_WR_RETRY_DONE_INT_ST_R","esp32::slc::_1int_st::SLC1_TX_ERR_EOF_INT_ST_R","esp32::slc::_1int_ena::FRHOST_BIT8_INT_ENA_R","esp32::slc::_1int_ena::FRHOST_BIT9_INT_ENA_R","esp32::slc::_1int_ena::FRHOST_BIT10_INT_ENA_R","esp32::slc::_1int_ena::FRHOST_BIT11_INT_ENA_R","esp32::slc::_1int_ena::FRHOST_BIT12_INT_ENA_R","esp32::slc::_1int_ena::FRHOST_BIT13_INT_ENA_R","esp32::slc::_1int_ena::FRHOST_BIT14_INT_ENA_R","esp32::slc::_1int_ena::FRHOST_BIT15_INT_ENA_R","esp32::slc::_1int_ena::SLC1_RX_START_INT_ENA_R","esp32::slc::_1int_ena::SLC1_TX_START_INT_ENA_R","esp32::slc::_1int_ena::SLC1_RX_UDF_INT_ENA_R","esp32::slc::_1int_ena::SLC1_TX_OVF_INT_ENA_R","esp32::slc::_1int_ena::SLC1_TOKEN0_1TO0_INT_ENA_R","esp32::slc::_1int_ena::SLC1_TOKEN1_1TO0_INT_ENA_R","esp32::slc::_1int_ena::SLC1_TX_DONE_INT_ENA_R","esp32::slc::_1int_ena::SLC1_TX_SUC_EOF_INT_ENA_R","esp32::slc::_1int_ena::SLC1_RX_DONE_INT_ENA_R","esp32::slc::_1int_ena::SLC1_RX_EOF_INT_ENA_R","esp32::slc::_1int_ena::SLC1_TOHOST_INT_ENA_R","esp32::slc::_1int_ena::SLC1_TX_DSCR_ERR_INT_ENA_R","esp32::slc::_1int_ena::SLC1_RX_DSCR_ERR_INT_ENA_R","esp32::slc::_1int_ena::SLC1_TX_DSCR_EMPTY_INT_ENA_R","esp32::slc::_1int_ena::SLC1_HOST_RD_ACK_INT_ENA_R","esp32::slc::_1int_ena::SLC1_WR_RETRY_DONE_INT_ENA_R","esp32::slc::_1int_ena::SLC1_TX_ERR_EOF_INT_ENA_R","esp32::slc::rx_status::SLC0_RX_FULL_R","esp32::slc::rx_status::SLC0_RX_EMPTY_R","esp32::slc::rx_status::SLC1_RX_FULL_R","esp32::slc::rx_status::SLC1_RX_EMPTY_R","esp32::slc::_0rxfifo_push::SLC0_RXFIFO_PUSH_R","esp32::slc::_1rxfifo_push::SLC1_RXFIFO_PUSH_R","esp32::slc::tx_status::SLC0_TX_FULL_R","esp32::slc::tx_status::SLC0_TX_EMPTY_R","esp32::slc::tx_status::SLC1_TX_FULL_R","esp32::slc::tx_status::SLC1_TX_EMPTY_R","esp32::slc::_0txfifo_pop::SLC0_TXFIFO_POP_R","esp32::slc::_1txfifo_pop::SLC1_TXFIFO_POP_R","esp32::slc::_0rx_link::SLC0_RXLINK_STOP_R","esp32::slc::_0rx_link::SLC0_RXLINK_START_R","esp32::slc::_0rx_link::SLC0_RXLINK_RESTART_R","esp32::slc::_0rx_link::SLC0_RXLINK_PARK_R","esp32::slc::_0tx_link::SLC0_TXLINK_STOP_R","esp32::slc::_0tx_link::SLC0_TXLINK_START_R","esp32::slc::_0tx_link::SLC0_TXLINK_RESTART_R","esp32::slc::_0tx_link::SLC0_TXLINK_PARK_R","esp32::slc::_1rx_link::SLC1_BT_PACKET_R","esp32::slc::_1rx_link::SLC1_RXLINK_STOP_R","esp32::slc::_1rx_link::SLC1_RXLINK_START_R","esp32::slc::_1rx_link::SLC1_RXLINK_RESTART_R","esp32::slc::_1rx_link::SLC1_RXLINK_PARK_R","esp32::slc::_1tx_link::SLC1_TXLINK_STOP_R","esp32::slc::_1tx_link::SLC1_TXLINK_START_R","esp32::slc::_1tx_link::SLC1_TXLINK_RESTART_R","esp32::slc::_1tx_link::SLC1_TXLINK_PARK_R","esp32::slc::conf1::SLC0_CHECK_OWNER_R","esp32::slc::conf1::SLC0_TX_CHECK_SUM_EN_R","esp32::slc::conf1::SLC0_RX_CHECK_SUM_EN_R","esp32::slc::conf1::CMD_HOLD_EN_R","esp32::slc::conf1::SLC0_LEN_AUTO_CLR_R","esp32::slc::conf1::SLC0_TX_STITCH_EN_R","esp32::slc::conf1::SLC0_RX_STITCH_EN_R","esp32::slc::conf1::SLC1_CHECK_OWNER_R","esp32::slc::conf1::SLC1_TX_CHECK_SUM_EN_R","esp32::slc::conf1::SLC1_RX_CHECK_SUM_EN_R","esp32::slc::conf1::HOST_INT_LEVEL_SEL_R","esp32::slc::conf1::SLC1_TX_STITCH_EN_R","esp32::slc::conf1::SLC1_RX_STITCH_EN_R","esp32::slc::conf1::CLK_EN_R","esp32::slc::bridge_conf::SLC0_TX_DUMMY_MODE_R","esp32::slc::bridge_conf::HDA_MAP_128K_R","esp32::slc::bridge_conf::SLC1_TX_DUMMY_MODE_R","esp32::slc::sdio_st::SDIO_WAKEUP_R","esp32::slc::rx_dscr_conf::SLC0_TOKEN_NO_REPLACE_R","esp32::slc::rx_dscr_conf::SLC0_INFOR_NO_REPLACE_R","esp32::slc::rx_dscr_conf::SLC0_RX_FILL_MODE_R","esp32::slc::rx_dscr_conf::SLC0_RX_EOF_MODE_R","esp32::slc::rx_dscr_conf::SLC0_RX_FILL_EN_R","esp32::slc::rx_dscr_conf::SLC1_TOKEN_NO_REPLACE_R","esp32::slc::rx_dscr_conf::SLC1_INFOR_NO_REPLACE_R","esp32::slc::rx_dscr_conf::SLC1_RX_FILL_MODE_R","esp32::slc::rx_dscr_conf::SLC1_RX_EOF_MODE_R","esp32::slc::rx_dscr_conf::SLC1_RX_FILL_EN_R","esp32::slc::_0_len_conf::SLC0_RX_PACKET_LOAD_EN_R","esp32::slc::_0_len_conf::SLC0_TX_PACKET_LOAD_EN_R","esp32::slc::_0_len_conf::SLC0_RX_NEW_PKT_IND_R","esp32::slc::_0_len_conf::SLC0_TX_NEW_PKT_IND_R","esp32::slc::sdio_crc_st1::ERR_CNT_CLR_R","esp32::slc::_0_dscr_cnt::SLC0_RX_GET_EOF_OCC_R","esp32::slc::_0int_st1::FRHOST_BIT0_INT_ST1_R","esp32::slc::_0int_st1::FRHOST_BIT1_INT_ST1_R","esp32::slc::_0int_st1::FRHOST_BIT2_INT_ST1_R","esp32::slc::_0int_st1::FRHOST_BIT3_INT_ST1_R","esp32::slc::_0int_st1::FRHOST_BIT4_INT_ST1_R","esp32::slc::_0int_st1::FRHOST_BIT5_INT_ST1_R","esp32::slc::_0int_st1::FRHOST_BIT6_INT_ST1_R","esp32::slc::_0int_st1::FRHOST_BIT7_INT_ST1_R","esp32::slc::_0int_st1::SLC0_RX_START_INT_ST1_R","esp32::slc::_0int_st1::SLC0_TX_START_INT_ST1_R","esp32::slc::_0int_st1::SLC0_RX_UDF_INT_ST1_R","esp32::slc::_0int_st1::SLC0_TX_OVF_INT_ST1_R","esp32::slc::_0int_st1::SLC0_TOKEN0_1TO0_INT_ST1_R","esp32::slc::_0int_st1::SLC0_TOKEN1_1TO0_INT_ST1_R","esp32::slc::_0int_st1::SLC0_TX_DONE_INT_ST1_R","esp32::slc::_0int_st1::SLC0_TX_SUC_EOF_INT_ST1_R","esp32::slc::_0int_st1::SLC0_RX_DONE_INT_ST1_R","esp32::slc::_0int_st1::SLC0_RX_EOF_INT_ST1_R","esp32::slc::_0int_st1::SLC0_TOHOST_INT_ST1_R","esp32::slc::_0int_st1::SLC0_TX_DSCR_ERR_INT_ST1_R","esp32::slc::_0int_st1::SLC0_RX_DSCR_ERR_INT_ST1_R","esp32::slc::_0int_st1::SLC0_TX_DSCR_EMPTY_INT_ST1_R","esp32::slc::_0int_st1::SLC0_HOST_RD_ACK_INT_ST1_R","esp32::slc::_0int_st1::SLC0_WR_RETRY_DONE_INT_ST1_R","esp32::slc::_0int_st1::SLC0_TX_ERR_EOF_INT_ST1_R","esp32::slc::_0int_st1::CMD_DTC_INT_ST1_R","esp32::slc::_0int_st1::SLC0_RX_QUICK_EOF_INT_ST1_R","esp32::slc::_0int_ena1::FRHOST_BIT0_INT_ENA1_R","esp32::slc::_0int_ena1::FRHOST_BIT1_INT_ENA1_R","esp32::slc::_0int_ena1::FRHOST_BIT2_INT_ENA1_R","esp32::slc::_0int_ena1::FRHOST_BIT3_INT_ENA1_R","esp32::slc::_0int_ena1::FRHOST_BIT4_INT_ENA1_R","esp32::slc::_0int_ena1::FRHOST_BIT5_INT_ENA1_R","esp32::slc::_0int_ena1::FRHOST_BIT6_INT_ENA1_R","esp32::slc::_0int_ena1::FRHOST_BIT7_INT_ENA1_R","esp32::slc::_0int_ena1::SLC0_RX_START_INT_ENA1_R","esp32::slc::_0int_ena1::SLC0_TX_START_INT_ENA1_R","esp32::slc::_0int_ena1::SLC0_RX_UDF_INT_ENA1_R","esp32::slc::_0int_ena1::SLC0_TX_OVF_INT_ENA1_R","esp32::slc::_0int_ena1::SLC0_TOKEN0_1TO0_INT_ENA1_R","esp32::slc::_0int_ena1::SLC0_TOKEN1_1TO0_INT_ENA1_R","esp32::slc::_0int_ena1::SLC0_TX_DONE_INT_ENA1_R","esp32::slc::_0int_ena1::SLC0_TX_SUC_EOF_INT_ENA1_R","esp32::slc::_0int_ena1::SLC0_RX_DONE_INT_ENA1_R","esp32::slc::_0int_ena1::SLC0_RX_EOF_INT_ENA1_R","esp32::slc::_0int_ena1::SLC0_TOHOST_INT_ENA1_R","esp32::slc::_0int_ena1::SLC0_TX_DSCR_ERR_INT_ENA1_R","esp32::slc::_0int_ena1::SLC0_RX_DSCR_ERR_INT_ENA1_R","esp32::slc::_0int_ena1::SLC0_TX_DSCR_EMPTY_INT_ENA1_R","esp32::slc::_0int_ena1::SLC0_HOST_RD_ACK_INT_ENA1_R","esp32::slc::_0int_ena1::SLC0_WR_RETRY_DONE_INT_ENA1_R","esp32::slc::_0int_ena1::SLC0_TX_ERR_EOF_INT_ENA1_R","esp32::slc::_0int_ena1::CMD_DTC_INT_ENA1_R","esp32::slc::_0int_ena1::SLC0_RX_QUICK_EOF_INT_ENA1_R","esp32::slc::_1int_st1::FRHOST_BIT8_INT_ST1_R","esp32::slc::_1int_st1::FRHOST_BIT9_INT_ST1_R","esp32::slc::_1int_st1::FRHOST_BIT10_INT_ST1_R","esp32::slc::_1int_st1::FRHOST_BIT11_INT_ST1_R","esp32::slc::_1int_st1::FRHOST_BIT12_INT_ST1_R","esp32::slc::_1int_st1::FRHOST_BIT13_INT_ST1_R","esp32::slc::_1int_st1::FRHOST_BIT14_INT_ST1_R","esp32::slc::_1int_st1::FRHOST_BIT15_INT_ST1_R","esp32::slc::_1int_st1::SLC1_RX_START_INT_ST1_R","esp32::slc::_1int_st1::SLC1_TX_START_INT_ST1_R","esp32::slc::_1int_st1::SLC1_RX_UDF_INT_ST1_R","esp32::slc::_1int_st1::SLC1_TX_OVF_INT_ST1_R","esp32::slc::_1int_st1::SLC1_TOKEN0_1TO0_INT_ST1_R","esp32::slc::_1int_st1::SLC1_TOKEN1_1TO0_INT_ST1_R","esp32::slc::_1int_st1::SLC1_TX_DONE_INT_ST1_R","esp32::slc::_1int_st1::SLC1_TX_SUC_EOF_INT_ST1_R","esp32::slc::_1int_st1::SLC1_RX_DONE_INT_ST1_R","esp32::slc::_1int_st1::SLC1_RX_EOF_INT_ST1_R","esp32::slc::_1int_st1::SLC1_TOHOST_INT_ST1_R","esp32::slc::_1int_st1::SLC1_TX_DSCR_ERR_INT_ST1_R","esp32::slc::_1int_st1::SLC1_RX_DSCR_ERR_INT_ST1_R","esp32::slc::_1int_st1::SLC1_TX_DSCR_EMPTY_INT_ST1_R","esp32::slc::_1int_st1::SLC1_HOST_RD_ACK_INT_ST1_R","esp32::slc::_1int_st1::SLC1_WR_RETRY_DONE_INT_ST1_R","esp32::slc::_1int_st1::SLC1_TX_ERR_EOF_INT_ST1_R","esp32::slc::_1int_ena1::FRHOST_BIT8_INT_ENA1_R","esp32::slc::_1int_ena1::FRHOST_BIT9_INT_ENA1_R","esp32::slc::_1int_ena1::FRHOST_BIT10_INT_ENA1_R","esp32::slc::_1int_ena1::FRHOST_BIT11_INT_ENA1_R","esp32::slc::_1int_ena1::FRHOST_BIT12_INT_ENA1_R","esp32::slc::_1int_ena1::FRHOST_BIT13_INT_ENA1_R","esp32::slc::_1int_ena1::FRHOST_BIT14_INT_ENA1_R","esp32::slc::_1int_ena1::FRHOST_BIT15_INT_ENA1_R","esp32::slc::_1int_ena1::SLC1_RX_START_INT_ENA1_R","esp32::slc::_1int_ena1::SLC1_TX_START_INT_ENA1_R","esp32::slc::_1int_ena1::SLC1_RX_UDF_INT_ENA1_R","esp32::slc::_1int_ena1::SLC1_TX_OVF_INT_ENA1_R","esp32::slc::_1int_ena1::SLC1_TOKEN0_1TO0_INT_ENA1_R","esp32::slc::_1int_ena1::SLC1_TOKEN1_1TO0_INT_ENA1_R","esp32::slc::_1int_ena1::SLC1_TX_DONE_INT_ENA1_R","esp32::slc::_1int_ena1::SLC1_TX_SUC_EOF_INT_ENA1_R","esp32::slc::_1int_ena1::SLC1_RX_DONE_INT_ENA1_R","esp32::slc::_1int_ena1::SLC1_RX_EOF_INT_ENA1_R","esp32::slc::_1int_ena1::SLC1_TOHOST_INT_ENA1_R","esp32::slc::_1int_ena1::SLC1_TX_DSCR_ERR_INT_ENA1_R","esp32::slc::_1int_ena1::SLC1_RX_DSCR_ERR_INT_ENA1_R","esp32::slc::_1int_ena1::SLC1_TX_DSCR_EMPTY_INT_ENA1_R","esp32::slc::_1int_ena1::SLC1_HOST_RD_ACK_INT_ENA1_R","esp32::slc::_1int_ena1::SLC1_WR_RETRY_DONE_INT_ENA1_R","esp32::slc::_1int_ena1::SLC1_TX_ERR_EOF_INT_ENA1_R","esp32::slchost::host_slchost_func2_0::HOST_SLC_FUNC2_INT_R","esp32::slchost::host_slchost_func2_1::HOST_SLC_FUNC2_INT_EN_R","esp32::slchost::host_slchost_func2_2::HOST_SLC_FUNC1_MDSTAT_R","esp32::slchost::host_slc0host_token_rdata::HOST_SLC0_RX_PF_VALID_R","esp32::slchost::host_slc0host_int_raw::HOST_SLC0_TOHOST_BIT0_INT_RAW_R","esp32::slchost::host_slc0host_int_raw::HOST_SLC0_TOHOST_BIT1_INT_RAW_R","esp32::slchost::host_slc0host_int_raw::HOST_SLC0_TOHOST_BIT2_INT_RAW_R","esp32::slchost::host_slc0host_int_raw::HOST_SLC0_TOHOST_BIT3_INT_RAW_R","esp32::slchost::host_slc0host_int_raw::HOST_SLC0_TOHOST_BIT4_INT_RAW_R","esp32::slchost::host_slc0host_int_raw::HOST_SLC0_TOHOST_BIT5_INT_RAW_R","esp32::slchost::host_slc0host_int_raw::HOST_SLC0_TOHOST_BIT6_INT_RAW_R","esp32::slchost::host_slc0host_int_raw::HOST_SLC0_TOHOST_BIT7_INT_RAW_R","esp32::slchost::host_slc0host_int_raw::HOST_SLC0_TOKEN0_1TO0_INT_RAW_R","esp32::slchost::host_slc0host_int_raw::HOST_SLC0_TOKEN1_1TO0_INT_RAW_R","esp32::slchost::host_slc0host_int_raw::HOST_SLC0_TOKEN0_0TO1_INT_RAW_R","esp32::slchost::host_slc0host_int_raw::HOST_SLC0_TOKEN1_0TO1_INT_RAW_R","esp32::slchost::host_slc0host_int_raw::HOST_SLC0HOST_RX_SOF_INT_RAW_R","esp32::slchost::host_slc0host_int_raw::HOST_SLC0HOST_RX_EOF_INT_RAW_R","esp32::slchost::host_slc0host_int_raw::HOST_SLC0HOST_RX_START_INT_RAW_R","esp32::slchost::host_slc0host_int_raw::HOST_SLC0HOST_TX_START_INT_RAW_R","esp32::slchost::host_slc0host_int_raw::HOST_SLC0_RX_UDF_INT_RAW_R","esp32::slchost::host_slc0host_int_raw::HOST_SLC0_TX_OVF_INT_RAW_R","esp32::slchost::host_slc0host_int_raw::HOST_SLC0_RX_PF_VALID_INT_RAW_R","esp32::slchost::host_slc0host_int_raw::HOST_SLC0_EXT_BIT0_INT_RAW_R","esp32::slchost::host_slc0host_int_raw::HOST_SLC0_EXT_BIT1_INT_RAW_R","esp32::slchost::host_slc0host_int_raw::HOST_SLC0_EXT_BIT2_INT_RAW_R","esp32::slchost::host_slc0host_int_raw::HOST_SLC0_EXT_BIT3_INT_RAW_R","esp32::slchost::host_slc0host_int_raw::HOST_SLC0_RX_NEW_PACKET_INT_RAW_R","esp32::slchost::host_slc0host_int_raw::HOST_SLC0_HOST_RD_RETRY_INT_RAW_R","esp32::slchost::host_slc0host_int_raw::HOST_GPIO_SDIO_INT_RAW_R","esp32::slchost::host_slc1host_int_raw::HOST_SLC1_TOHOST_BIT0_INT_RAW_R","esp32::slchost::host_slc1host_int_raw::HOST_SLC1_TOHOST_BIT1_INT_RAW_R","esp32::slchost::host_slc1host_int_raw::HOST_SLC1_TOHOST_BIT2_INT_RAW_R","esp32::slchost::host_slc1host_int_raw::HOST_SLC1_TOHOST_BIT3_INT_RAW_R","esp32::slchost::host_slc1host_int_raw::HOST_SLC1_TOHOST_BIT4_INT_RAW_R","esp32::slchost::host_slc1host_int_raw::HOST_SLC1_TOHOST_BIT5_INT_RAW_R","esp32::slchost::host_slc1host_int_raw::HOST_SLC1_TOHOST_BIT6_INT_RAW_R","esp32::slchost::host_slc1host_int_raw::HOST_SLC1_TOHOST_BIT7_INT_RAW_R","esp32::slchost::host_slc1host_int_raw::HOST_SLC1_TOKEN0_1TO0_INT_RAW_R","esp32::slchost::host_slc1host_int_raw::HOST_SLC1_TOKEN1_1TO0_INT_RAW_R","esp32::slchost::host_slc1host_int_raw::HOST_SLC1_TOKEN0_0TO1_INT_RAW_R","esp32::slchost::host_slc1host_int_raw::HOST_SLC1_TOKEN1_0TO1_INT_RAW_R","esp32::slchost::host_slc1host_int_raw::HOST_SLC1HOST_RX_SOF_INT_RAW_R","esp32::slchost::host_slc1host_int_raw::HOST_SLC1HOST_RX_EOF_INT_RAW_R","esp32::slchost::host_slc1host_int_raw::HOST_SLC1HOST_RX_START_INT_RAW_R","esp32::slchost::host_slc1host_int_raw::HOST_SLC1HOST_TX_START_INT_RAW_R","esp32::slchost::host_slc1host_int_raw::HOST_SLC1_RX_UDF_INT_RAW_R","esp32::slchost::host_slc1host_int_raw::HOST_SLC1_TX_OVF_INT_RAW_R","esp32::slchost::host_slc1host_int_raw::HOST_SLC1_RX_PF_VALID_INT_RAW_R","esp32::slchost::host_slc1host_int_raw::HOST_SLC1_EXT_BIT0_INT_RAW_R","esp32::slchost::host_slc1host_int_raw::HOST_SLC1_EXT_BIT1_INT_RAW_R","esp32::slchost::host_slc1host_int_raw::HOST_SLC1_EXT_BIT2_INT_RAW_R","esp32::slchost::host_slc1host_int_raw::HOST_SLC1_EXT_BIT3_INT_RAW_R","esp32::slchost::host_slc1host_int_raw::HOST_SLC1_WIFI_RX_NEW_PACKET_INT_RAW_R","esp32::slchost::host_slc1host_int_raw::HOST_SLC1_HOST_RD_RETRY_INT_RAW_R","esp32::slchost::host_slc1host_int_raw::HOST_SLC1_BT_RX_NEW_PACKET_INT_RAW_R","esp32::slchost::host_slc0host_int_st::HOST_SLC0_TOHOST_BIT0_INT_ST_R","esp32::slchost::host_slc0host_int_st::HOST_SLC0_TOHOST_BIT1_INT_ST_R","esp32::slchost::host_slc0host_int_st::HOST_SLC0_TOHOST_BIT2_INT_ST_R","esp32::slchost::host_slc0host_int_st::HOST_SLC0_TOHOST_BIT3_INT_ST_R","esp32::slchost::host_slc0host_int_st::HOST_SLC0_TOHOST_BIT4_INT_ST_R","esp32::slchost::host_slc0host_int_st::HOST_SLC0_TOHOST_BIT5_INT_ST_R","esp32::slchost::host_slc0host_int_st::HOST_SLC0_TOHOST_BIT6_INT_ST_R","esp32::slchost::host_slc0host_int_st::HOST_SLC0_TOHOST_BIT7_INT_ST_R","esp32::slchost::host_slc0host_int_st::HOST_SLC0_TOKEN0_1TO0_INT_ST_R","esp32::slchost::host_slc0host_int_st::HOST_SLC0_TOKEN1_1TO0_INT_ST_R","esp32::slchost::host_slc0host_int_st::HOST_SLC0_TOKEN0_0TO1_INT_ST_R","esp32::slchost::host_slc0host_int_st::HOST_SLC0_TOKEN1_0TO1_INT_ST_R","esp32::slchost::host_slc0host_int_st::HOST_SLC0HOST_RX_SOF_INT_ST_R","esp32::slchost::host_slc0host_int_st::HOST_SLC0HOST_RX_EOF_INT_ST_R","esp32::slchost::host_slc0host_int_st::HOST_SLC0HOST_RX_START_INT_ST_R","esp32::slchost::host_slc0host_int_st::HOST_SLC0HOST_TX_START_INT_ST_R","esp32::slchost::host_slc0host_int_st::HOST_SLC0_RX_UDF_INT_ST_R","esp32::slchost::host_slc0host_int_st::HOST_SLC0_TX_OVF_INT_ST_R","esp32::slchost::host_slc0host_int_st::HOST_SLC0_RX_PF_VALID_INT_ST_R","esp32::slchost::host_slc0host_int_st::HOST_SLC0_EXT_BIT0_INT_ST_R","esp32::slchost::host_slc0host_int_st::HOST_SLC0_EXT_BIT1_INT_ST_R","esp32::slchost::host_slc0host_int_st::HOST_SLC0_EXT_BIT2_INT_ST_R","esp32::slchost::host_slc0host_int_st::HOST_SLC0_EXT_BIT3_INT_ST_R","esp32::slchost::host_slc0host_int_st::HOST_SLC0_RX_NEW_PACKET_INT_ST_R","esp32::slchost::host_slc0host_int_st::HOST_SLC0_HOST_RD_RETRY_INT_ST_R","esp32::slchost::host_slc0host_int_st::HOST_GPIO_SDIO_INT_ST_R","esp32::slchost::host_slc1host_int_st::HOST_SLC1_TOHOST_BIT0_INT_ST_R","esp32::slchost::host_slc1host_int_st::HOST_SLC1_TOHOST_BIT1_INT_ST_R","esp32::slchost::host_slc1host_int_st::HOST_SLC1_TOHOST_BIT2_INT_ST_R","esp32::slchost::host_slc1host_int_st::HOST_SLC1_TOHOST_BIT3_INT_ST_R","esp32::slchost::host_slc1host_int_st::HOST_SLC1_TOHOST_BIT4_INT_ST_R","esp32::slchost::host_slc1host_int_st::HOST_SLC1_TOHOST_BIT5_INT_ST_R","esp32::slchost::host_slc1host_int_st::HOST_SLC1_TOHOST_BIT6_INT_ST_R","esp32::slchost::host_slc1host_int_st::HOST_SLC1_TOHOST_BIT7_INT_ST_R","esp32::slchost::host_slc1host_int_st::HOST_SLC1_TOKEN0_1TO0_INT_ST_R","esp32::slchost::host_slc1host_int_st::HOST_SLC1_TOKEN1_1TO0_INT_ST_R","esp32::slchost::host_slc1host_int_st::HOST_SLC1_TOKEN0_0TO1_INT_ST_R","esp32::slchost::host_slc1host_int_st::HOST_SLC1_TOKEN1_0TO1_INT_ST_R","esp32::slchost::host_slc1host_int_st::HOST_SLC1HOST_RX_SOF_INT_ST_R","esp32::slchost::host_slc1host_int_st::HOST_SLC1HOST_RX_EOF_INT_ST_R","esp32::slchost::host_slc1host_int_st::HOST_SLC1HOST_RX_START_INT_ST_R","esp32::slchost::host_slc1host_int_st::HOST_SLC1HOST_TX_START_INT_ST_R","esp32::slchost::host_slc1host_int_st::HOST_SLC1_RX_UDF_INT_ST_R","esp32::slchost::host_slc1host_int_st::HOST_SLC1_TX_OVF_INT_ST_R","esp32::slchost::host_slc1host_int_st::HOST_SLC1_RX_PF_VALID_INT_ST_R","esp32::slchost::host_slc1host_int_st::HOST_SLC1_EXT_BIT0_INT_ST_R","esp32::slchost::host_slc1host_int_st::HOST_SLC1_EXT_BIT1_INT_ST_R","esp32::slchost::host_slc1host_int_st::HOST_SLC1_EXT_BIT2_INT_ST_R","esp32::slchost::host_slc1host_int_st::HOST_SLC1_EXT_BIT3_INT_ST_R","esp32::slchost::host_slc1host_int_st::HOST_SLC1_WIFI_RX_NEW_PACKET_INT_ST_R","esp32::slchost::host_slc1host_int_st::HOST_SLC1_HOST_RD_RETRY_INT_ST_R","esp32::slchost::host_slc1host_int_st::HOST_SLC1_BT_RX_NEW_PACKET_INT_ST_R","esp32::slchost::host_slc1host_token_rdata::HOST_SLC1_RX_PF_VALID_R","esp32::slchost::host_slc0host_func1_int_ena::HOST_FN1_SLC0_TOHOST_BIT0_INT_ENA_R","esp32::slchost::host_slc0host_func1_int_ena::HOST_FN1_SLC0_TOHOST_BIT1_INT_ENA_R","esp32::slchost::host_slc0host_func1_int_ena::HOST_FN1_SLC0_TOHOST_BIT2_INT_ENA_R","esp32::slchost::host_slc0host_func1_int_ena::HOST_FN1_SLC0_TOHOST_BIT3_INT_ENA_R","esp32::slchost::host_slc0host_func1_int_ena::HOST_FN1_SLC0_TOHOST_BIT4_INT_ENA_R","esp32::slchost::host_slc0host_func1_int_ena::HOST_FN1_SLC0_TOHOST_BIT5_INT_ENA_R","esp32::slchost::host_slc0host_func1_int_ena::HOST_FN1_SLC0_TOHOST_BIT6_INT_ENA_R","esp32::slchost::host_slc0host_func1_int_ena::HOST_FN1_SLC0_TOHOST_BIT7_INT_ENA_R","esp32::slchost::host_slc0host_func1_int_ena::HOST_FN1_SLC0_TOKEN0_1TO0_INT_ENA_R","esp32::slchost::host_slc0host_func1_int_ena::HOST_FN1_SLC0_TOKEN1_1TO0_INT_ENA_R","esp32::slchost::host_slc0host_func1_int_ena::HOST_FN1_SLC0_TOKEN0_0TO1_INT_ENA_R","esp32::slchost::host_slc0host_func1_int_ena::HOST_FN1_SLC0_TOKEN1_0TO1_INT_ENA_R","esp32::slchost::host_slc0host_func1_int_ena::HOST_FN1_SLC0HOST_RX_SOF_INT_ENA_R","esp32::slchost::host_slc0host_func1_int_ena::HOST_FN1_SLC0HOST_RX_EOF_INT_ENA_R","esp32::slchost::host_slc0host_func1_int_ena::HOST_FN1_SLC0HOST_RX_START_INT_ENA_R","esp32::slchost::host_slc0host_func1_int_ena::HOST_FN1_SLC0HOST_TX_START_INT_ENA_R","esp32::slchost::host_slc0host_func1_int_ena::HOST_FN1_SLC0_RX_UDF_INT_ENA_R","esp32::slchost::host_slc0host_func1_int_ena::HOST_FN1_SLC0_TX_OVF_INT_ENA_R","esp32::slchost::host_slc0host_func1_int_ena::HOST_FN1_SLC0_RX_PF_VALID_INT_ENA_R","esp32::slchost::host_slc0host_func1_int_ena::HOST_FN1_SLC0_EXT_BIT0_INT_ENA_R","esp32::slchost::host_slc0host_func1_int_ena::HOST_FN1_SLC0_EXT_BIT1_INT_ENA_R","esp32::slchost::host_slc0host_func1_int_ena::HOST_FN1_SLC0_EXT_BIT2_INT_ENA_R","esp32::slchost::host_slc0host_func1_int_ena::HOST_FN1_SLC0_EXT_BIT3_INT_ENA_R","esp32::slchost::host_slc0host_func1_int_ena::HOST_FN1_SLC0_RX_NEW_PACKET_INT_ENA_R","esp32::slchost::host_slc0host_func1_int_ena::HOST_FN1_SLC0_HOST_RD_RETRY_INT_ENA_R","esp32::slchost::host_slc0host_func1_int_ena::HOST_FN1_GPIO_SDIO_INT_ENA_R","esp32::slchost::host_slc1host_func1_int_ena::HOST_FN1_SLC1_TOHOST_BIT0_INT_ENA_R","esp32::slchost::host_slc1host_func1_int_ena::HOST_FN1_SLC1_TOHOST_BIT1_INT_ENA_R","esp32::slchost::host_slc1host_func1_int_ena::HOST_FN1_SLC1_TOHOST_BIT2_INT_ENA_R","esp32::slchost::host_slc1host_func1_int_ena::HOST_FN1_SLC1_TOHOST_BIT3_INT_ENA_R","esp32::slchost::host_slc1host_func1_int_ena::HOST_FN1_SLC1_TOHOST_BIT4_INT_ENA_R","esp32::slchost::host_slc1host_func1_int_ena::HOST_FN1_SLC1_TOHOST_BIT5_INT_ENA_R","esp32::slchost::host_slc1host_func1_int_ena::HOST_FN1_SLC1_TOHOST_BIT6_INT_ENA_R","esp32::slchost::host_slc1host_func1_int_ena::HOST_FN1_SLC1_TOHOST_BIT7_INT_ENA_R","esp32::slchost::host_slc1host_func1_int_ena::HOST_FN1_SLC1_TOKEN0_1TO0_INT_ENA_R","esp32::slchost::host_slc1host_func1_int_ena::HOST_FN1_SLC1_TOKEN1_1TO0_INT_ENA_R","esp32::slchost::host_slc1host_func1_int_ena::HOST_FN1_SLC1_TOKEN0_0TO1_INT_ENA_R","esp32::slchost::host_slc1host_func1_int_ena::HOST_FN1_SLC1_TOKEN1_0TO1_INT_ENA_R","esp32::slchost::host_slc1host_func1_int_ena::HOST_FN1_SLC1HOST_RX_SOF_INT_ENA_R","esp32::slchost::host_slc1host_func1_int_ena::HOST_FN1_SLC1HOST_RX_EOF_INT_ENA_R","esp32::slchost::host_slc1host_func1_int_ena::HOST_FN1_SLC1HOST_RX_START_INT_ENA_R","esp32::slchost::host_slc1host_func1_int_ena::HOST_FN1_SLC1HOST_TX_START_INT_ENA_R","esp32::slchost::host_slc1host_func1_int_ena::HOST_FN1_SLC1_RX_UDF_INT_ENA_R","esp32::slchost::host_slc1host_func1_int_ena::HOST_FN1_SLC1_TX_OVF_INT_ENA_R","esp32::slchost::host_slc1host_func1_int_ena::HOST_FN1_SLC1_RX_PF_VALID_INT_ENA_R","esp32::slchost::host_slc1host_func1_int_ena::HOST_FN1_SLC1_EXT_BIT0_INT_ENA_R","esp32::slchost::host_slc1host_func1_int_ena::HOST_FN1_SLC1_EXT_BIT1_INT_ENA_R","esp32::slchost::host_slc1host_func1_int_ena::HOST_FN1_SLC1_EXT_BIT2_INT_ENA_R","esp32::slchost::host_slc1host_func1_int_ena::HOST_FN1_SLC1_EXT_BIT3_INT_ENA_R","esp32::slchost::host_slc1host_func1_int_ena::HOST_FN1_SLC1_WIFI_RX_NEW_PACKET_INT_ENA_R","esp32::slchost::host_slc1host_func1_int_ena::HOST_FN1_SLC1_HOST_RD_RETRY_INT_ENA_R","esp32::slchost::host_slc1host_func1_int_ena::HOST_FN1_SLC1_BT_RX_NEW_PACKET_INT_ENA_R","esp32::slchost::host_slc0host_func2_int_ena::HOST_FN2_SLC0_TOHOST_BIT0_INT_ENA_R","esp32::slchost::host_slc0host_func2_int_ena::HOST_FN2_SLC0_TOHOST_BIT1_INT_ENA_R","esp32::slchost::host_slc0host_func2_int_ena::HOST_FN2_SLC0_TOHOST_BIT2_INT_ENA_R","esp32::slchost::host_slc0host_func2_int_ena::HOST_FN2_SLC0_TOHOST_BIT3_INT_ENA_R","esp32::slchost::host_slc0host_func2_int_ena::HOST_FN2_SLC0_TOHOST_BIT4_INT_ENA_R","esp32::slchost::host_slc0host_func2_int_ena::HOST_FN2_SLC0_TOHOST_BIT5_INT_ENA_R","esp32::slchost::host_slc0host_func2_int_ena::HOST_FN2_SLC0_TOHOST_BIT6_INT_ENA_R","esp32::slchost::host_slc0host_func2_int_ena::HOST_FN2_SLC0_TOHOST_BIT7_INT_ENA_R","esp32::slchost::host_slc0host_func2_int_ena::HOST_FN2_SLC0_TOKEN0_1TO0_INT_ENA_R","esp32::slchost::host_slc0host_func2_int_ena::HOST_FN2_SLC0_TOKEN1_1TO0_INT_ENA_R","esp32::slchost::host_slc0host_func2_int_ena::HOST_FN2_SLC0_TOKEN0_0TO1_INT_ENA_R","esp32::slchost::host_slc0host_func2_int_ena::HOST_FN2_SLC0_TOKEN1_0TO1_INT_ENA_R","esp32::slchost::host_slc0host_func2_int_ena::HOST_FN2_SLC0HOST_RX_SOF_INT_ENA_R","esp32::slchost::host_slc0host_func2_int_ena::HOST_FN2_SLC0HOST_RX_EOF_INT_ENA_R","esp32::slchost::host_slc0host_func2_int_ena::HOST_FN2_SLC0HOST_RX_START_INT_ENA_R","esp32::slchost::host_slc0host_func2_int_ena::HOST_FN2_SLC0HOST_TX_START_INT_ENA_R","esp32::slchost::host_slc0host_func2_int_ena::HOST_FN2_SLC0_RX_UDF_INT_ENA_R","esp32::slchost::host_slc0host_func2_int_ena::HOST_FN2_SLC0_TX_OVF_INT_ENA_R","esp32::slchost::host_slc0host_func2_int_ena::HOST_FN2_SLC0_RX_PF_VALID_INT_ENA_R","esp32::slchost::host_slc0host_func2_int_ena::HOST_FN2_SLC0_EXT_BIT0_INT_ENA_R","esp32::slchost::host_slc0host_func2_int_ena::HOST_FN2_SLC0_EXT_BIT1_INT_ENA_R","esp32::slchost::host_slc0host_func2_int_ena::HOST_FN2_SLC0_EXT_BIT2_INT_ENA_R","esp32::slchost::host_slc0host_func2_int_ena::HOST_FN2_SLC0_EXT_BIT3_INT_ENA_R","esp32::slchost::host_slc0host_func2_int_ena::HOST_FN2_SLC0_RX_NEW_PACKET_INT_ENA_R","esp32::slchost::host_slc0host_func2_int_ena::HOST_FN2_SLC0_HOST_RD_RETRY_INT_ENA_R","esp32::slchost::host_slc0host_func2_int_ena::HOST_FN2_GPIO_SDIO_INT_ENA_R","esp32::slchost::host_slc1host_func2_int_ena::HOST_FN2_SLC1_TOHOST_BIT0_INT_ENA_R","esp32::slchost::host_slc1host_func2_int_ena::HOST_FN2_SLC1_TOHOST_BIT1_INT_ENA_R","esp32::slchost::host_slc1host_func2_int_ena::HOST_FN2_SLC1_TOHOST_BIT2_INT_ENA_R","esp32::slchost::host_slc1host_func2_int_ena::HOST_FN2_SLC1_TOHOST_BIT3_INT_ENA_R","esp32::slchost::host_slc1host_func2_int_ena::HOST_FN2_SLC1_TOHOST_BIT4_INT_ENA_R","esp32::slchost::host_slc1host_func2_int_ena::HOST_FN2_SLC1_TOHOST_BIT5_INT_ENA_R","esp32::slchost::host_slc1host_func2_int_ena::HOST_FN2_SLC1_TOHOST_BIT6_INT_ENA_R","esp32::slchost::host_slc1host_func2_int_ena::HOST_FN2_SLC1_TOHOST_BIT7_INT_ENA_R","esp32::slchost::host_slc1host_func2_int_ena::HOST_FN2_SLC1_TOKEN0_1TO0_INT_ENA_R","esp32::slchost::host_slc1host_func2_int_ena::HOST_FN2_SLC1_TOKEN1_1TO0_INT_ENA_R","esp32::slchost::host_slc1host_func2_int_ena::HOST_FN2_SLC1_TOKEN0_0TO1_INT_ENA_R","esp32::slchost::host_slc1host_func2_int_ena::HOST_FN2_SLC1_TOKEN1_0TO1_INT_ENA_R","esp32::slchost::host_slc1host_func2_int_ena::HOST_FN2_SLC1HOST_RX_SOF_INT_ENA_R","esp32::slchost::host_slc1host_func2_int_ena::HOST_FN2_SLC1HOST_RX_EOF_INT_ENA_R","esp32::slchost::host_slc1host_func2_int_ena::HOST_FN2_SLC1HOST_RX_START_INT_ENA_R","esp32::slchost::host_slc1host_func2_int_ena::HOST_FN2_SLC1HOST_TX_START_INT_ENA_R","esp32::slchost::host_slc1host_func2_int_ena::HOST_FN2_SLC1_RX_UDF_INT_ENA_R","esp32::slchost::host_slc1host_func2_int_ena::HOST_FN2_SLC1_TX_OVF_INT_ENA_R","esp32::slchost::host_slc1host_func2_int_ena::HOST_FN2_SLC1_RX_PF_VALID_INT_ENA_R","esp32::slchost::host_slc1host_func2_int_ena::HOST_FN2_SLC1_EXT_BIT0_INT_ENA_R","esp32::slchost::host_slc1host_func2_int_ena::HOST_FN2_SLC1_EXT_BIT1_INT_ENA_R","esp32::slchost::host_slc1host_func2_int_ena::HOST_FN2_SLC1_EXT_BIT2_INT_ENA_R","esp32::slchost::host_slc1host_func2_int_ena::HOST_FN2_SLC1_EXT_BIT3_INT_ENA_R","esp32::slchost::host_slc1host_func2_int_ena::HOST_FN2_SLC1_WIFI_RX_NEW_PACKET_INT_ENA_R","esp32::slchost::host_slc1host_func2_int_ena::HOST_FN2_SLC1_HOST_RD_RETRY_INT_ENA_R","esp32::slchost::host_slc1host_func2_int_ena::HOST_FN2_SLC1_BT_RX_NEW_PACKET_INT_ENA_R","esp32::slchost::host_slc0host_int_ena::HOST_SLC0_TOHOST_BIT0_INT_ENA_R","esp32::slchost::host_slc0host_int_ena::HOST_SLC0_TOHOST_BIT1_INT_ENA_R","esp32::slchost::host_slc0host_int_ena::HOST_SLC0_TOHOST_BIT2_INT_ENA_R","esp32::slchost::host_slc0host_int_ena::HOST_SLC0_TOHOST_BIT3_INT_ENA_R","esp32::slchost::host_slc0host_int_ena::HOST_SLC0_TOHOST_BIT4_INT_ENA_R","esp32::slchost::host_slc0host_int_ena::HOST_SLC0_TOHOST_BIT5_INT_ENA_R","esp32::slchost::host_slc0host_int_ena::HOST_SLC0_TOHOST_BIT6_INT_ENA_R","esp32::slchost::host_slc0host_int_ena::HOST_SLC0_TOHOST_BIT7_INT_ENA_R","esp32::slchost::host_slc0host_int_ena::HOST_SLC0_TOKEN0_1TO0_INT_ENA_R","esp32::slchost::host_slc0host_int_ena::HOST_SLC0_TOKEN1_1TO0_INT_ENA_R","esp32::slchost::host_slc0host_int_ena::HOST_SLC0_TOKEN0_0TO1_INT_ENA_R","esp32::slchost::host_slc0host_int_ena::HOST_SLC0_TOKEN1_0TO1_INT_ENA_R","esp32::slchost::host_slc0host_int_ena::HOST_SLC0HOST_RX_SOF_INT_ENA_R","esp32::slchost::host_slc0host_int_ena::HOST_SLC0HOST_RX_EOF_INT_ENA_R","esp32::slchost::host_slc0host_int_ena::HOST_SLC0HOST_RX_START_INT_ENA_R","esp32::slchost::host_slc0host_int_ena::HOST_SLC0HOST_TX_START_INT_ENA_R","esp32::slchost::host_slc0host_int_ena::HOST_SLC0_RX_UDF_INT_ENA_R","esp32::slchost::host_slc0host_int_ena::HOST_SLC0_TX_OVF_INT_ENA_R","esp32::slchost::host_slc0host_int_ena::HOST_SLC0_RX_PF_VALID_INT_ENA_R","esp32::slchost::host_slc0host_int_ena::HOST_SLC0_EXT_BIT0_INT_ENA_R","esp32::slchost::host_slc0host_int_ena::HOST_SLC0_EXT_BIT1_INT_ENA_R","esp32::slchost::host_slc0host_int_ena::HOST_SLC0_EXT_BIT2_INT_ENA_R","esp32::slchost::host_slc0host_int_ena::HOST_SLC0_EXT_BIT3_INT_ENA_R","esp32::slchost::host_slc0host_int_ena::HOST_SLC0_RX_NEW_PACKET_INT_ENA_R","esp32::slchost::host_slc0host_int_ena::HOST_SLC0_HOST_RD_RETRY_INT_ENA_R","esp32::slchost::host_slc0host_int_ena::HOST_GPIO_SDIO_INT_ENA_R","esp32::slchost::host_slc1host_int_ena::HOST_SLC1_TOHOST_BIT0_INT_ENA_R","esp32::slchost::host_slc1host_int_ena::HOST_SLC1_TOHOST_BIT1_INT_ENA_R","esp32::slchost::host_slc1host_int_ena::HOST_SLC1_TOHOST_BIT2_INT_ENA_R","esp32::slchost::host_slc1host_int_ena::HOST_SLC1_TOHOST_BIT3_INT_ENA_R","esp32::slchost::host_slc1host_int_ena::HOST_SLC1_TOHOST_BIT4_INT_ENA_R","esp32::slchost::host_slc1host_int_ena::HOST_SLC1_TOHOST_BIT5_INT_ENA_R","esp32::slchost::host_slc1host_int_ena::HOST_SLC1_TOHOST_BIT6_INT_ENA_R","esp32::slchost::host_slc1host_int_ena::HOST_SLC1_TOHOST_BIT7_INT_ENA_R","esp32::slchost::host_slc1host_int_ena::HOST_SLC1_TOKEN0_1TO0_INT_ENA_R","esp32::slchost::host_slc1host_int_ena::HOST_SLC1_TOKEN1_1TO0_INT_ENA_R","esp32::slchost::host_slc1host_int_ena::HOST_SLC1_TOKEN0_0TO1_INT_ENA_R","esp32::slchost::host_slc1host_int_ena::HOST_SLC1_TOKEN1_0TO1_INT_ENA_R","esp32::slchost::host_slc1host_int_ena::HOST_SLC1HOST_RX_SOF_INT_ENA_R","esp32::slchost::host_slc1host_int_ena::HOST_SLC1HOST_RX_EOF_INT_ENA_R","esp32::slchost::host_slc1host_int_ena::HOST_SLC1HOST_RX_START_INT_ENA_R","esp32::slchost::host_slc1host_int_ena::HOST_SLC1HOST_TX_START_INT_ENA_R","esp32::slchost::host_slc1host_int_ena::HOST_SLC1_RX_UDF_INT_ENA_R","esp32::slchost::host_slc1host_int_ena::HOST_SLC1_TX_OVF_INT_ENA_R","esp32::slchost::host_slc1host_int_ena::HOST_SLC1_RX_PF_VALID_INT_ENA_R","esp32::slchost::host_slc1host_int_ena::HOST_SLC1_EXT_BIT0_INT_ENA_R","esp32::slchost::host_slc1host_int_ena::HOST_SLC1_EXT_BIT1_INT_ENA_R","esp32::slchost::host_slc1host_int_ena::HOST_SLC1_EXT_BIT2_INT_ENA_R","esp32::slchost::host_slc1host_int_ena::HOST_SLC1_EXT_BIT3_INT_ENA_R","esp32::slchost::host_slc1host_int_ena::HOST_SLC1_WIFI_RX_NEW_PACKET_INT_ENA_R","esp32::slchost::host_slc1host_int_ena::HOST_SLC1_HOST_RD_RETRY_INT_ENA_R","esp32::slchost::host_slc1host_int_ena::HOST_SLC1_BT_RX_NEW_PACKET_INT_ENA_R","esp32::slchost::host_slc_apbwin_conf::HOST_SLC_APBWIN_WR_R","esp32::slchost::host_slc_apbwin_conf::HOST_SLC_APBWIN_START_R","esp32::slchost::host_slc0host_int_ena1::HOST_SLC0_TOHOST_BIT0_INT_ENA1_R","esp32::slchost::host_slc0host_int_ena1::HOST_SLC0_TOHOST_BIT1_INT_ENA1_R","esp32::slchost::host_slc0host_int_ena1::HOST_SLC0_TOHOST_BIT2_INT_ENA1_R","esp32::slchost::host_slc0host_int_ena1::HOST_SLC0_TOHOST_BIT3_INT_ENA1_R","esp32::slchost::host_slc0host_int_ena1::HOST_SLC0_TOHOST_BIT4_INT_ENA1_R","esp32::slchost::host_slc0host_int_ena1::HOST_SLC0_TOHOST_BIT5_INT_ENA1_R","esp32::slchost::host_slc0host_int_ena1::HOST_SLC0_TOHOST_BIT6_INT_ENA1_R","esp32::slchost::host_slc0host_int_ena1::HOST_SLC0_TOHOST_BIT7_INT_ENA1_R","esp32::slchost::host_slc0host_int_ena1::HOST_SLC0_TOKEN0_1TO0_INT_ENA1_R","esp32::slchost::host_slc0host_int_ena1::HOST_SLC0_TOKEN1_1TO0_INT_ENA1_R","esp32::slchost::host_slc0host_int_ena1::HOST_SLC0_TOKEN0_0TO1_INT_ENA1_R","esp32::slchost::host_slc0host_int_ena1::HOST_SLC0_TOKEN1_0TO1_INT_ENA1_R","esp32::slchost::host_slc0host_int_ena1::HOST_SLC0HOST_RX_SOF_INT_ENA1_R","esp32::slchost::host_slc0host_int_ena1::HOST_SLC0HOST_RX_EOF_INT_ENA1_R","esp32::slchost::host_slc0host_int_ena1::HOST_SLC0HOST_RX_START_INT_ENA1_R","esp32::slchost::host_slc0host_int_ena1::HOST_SLC0HOST_TX_START_INT_ENA1_R","esp32::slchost::host_slc0host_int_ena1::HOST_SLC0_RX_UDF_INT_ENA1_R","esp32::slchost::host_slc0host_int_ena1::HOST_SLC0_TX_OVF_INT_ENA1_R","esp32::slchost::host_slc0host_int_ena1::HOST_SLC0_RX_PF_VALID_INT_ENA1_R","esp32::slchost::host_slc0host_int_ena1::HOST_SLC0_EXT_BIT0_INT_ENA1_R","esp32::slchost::host_slc0host_int_ena1::HOST_SLC0_EXT_BIT1_INT_ENA1_R","esp32::slchost::host_slc0host_int_ena1::HOST_SLC0_EXT_BIT2_INT_ENA1_R","esp32::slchost::host_slc0host_int_ena1::HOST_SLC0_EXT_BIT3_INT_ENA1_R","esp32::slchost::host_slc0host_int_ena1::HOST_SLC0_RX_NEW_PACKET_INT_ENA1_R","esp32::slchost::host_slc0host_int_ena1::HOST_SLC0_HOST_RD_RETRY_INT_ENA1_R","esp32::slchost::host_slc0host_int_ena1::HOST_GPIO_SDIO_INT_ENA1_R","esp32::slchost::host_slc1host_int_ena1::HOST_SLC1_TOHOST_BIT0_INT_ENA1_R","esp32::slchost::host_slc1host_int_ena1::HOST_SLC1_TOHOST_BIT1_INT_ENA1_R","esp32::slchost::host_slc1host_int_ena1::HOST_SLC1_TOHOST_BIT2_INT_ENA1_R","esp32::slchost::host_slc1host_int_ena1::HOST_SLC1_TOHOST_BIT3_INT_ENA1_R","esp32::slchost::host_slc1host_int_ena1::HOST_SLC1_TOHOST_BIT4_INT_ENA1_R","esp32::slchost::host_slc1host_int_ena1::HOST_SLC1_TOHOST_BIT5_INT_ENA1_R","esp32::slchost::host_slc1host_int_ena1::HOST_SLC1_TOHOST_BIT6_INT_ENA1_R","esp32::slchost::host_slc1host_int_ena1::HOST_SLC1_TOHOST_BIT7_INT_ENA1_R","esp32::slchost::host_slc1host_int_ena1::HOST_SLC1_TOKEN0_1TO0_INT_ENA1_R","esp32::slchost::host_slc1host_int_ena1::HOST_SLC1_TOKEN1_1TO0_INT_ENA1_R","esp32::slchost::host_slc1host_int_ena1::HOST_SLC1_TOKEN0_0TO1_INT_ENA1_R","esp32::slchost::host_slc1host_int_ena1::HOST_SLC1_TOKEN1_0TO1_INT_ENA1_R","esp32::slchost::host_slc1host_int_ena1::HOST_SLC1HOST_RX_SOF_INT_ENA1_R","esp32::slchost::host_slc1host_int_ena1::HOST_SLC1HOST_RX_EOF_INT_ENA1_R","esp32::slchost::host_slc1host_int_ena1::HOST_SLC1HOST_RX_START_INT_ENA1_R","esp32::slchost::host_slc1host_int_ena1::HOST_SLC1HOST_TX_START_INT_ENA1_R","esp32::slchost::host_slc1host_int_ena1::HOST_SLC1_RX_UDF_INT_ENA1_R","esp32::slchost::host_slc1host_int_ena1::HOST_SLC1_TX_OVF_INT_ENA1_R","esp32::slchost::host_slc1host_int_ena1::HOST_SLC1_RX_PF_VALID_INT_ENA1_R","esp32::slchost::host_slc1host_int_ena1::HOST_SLC1_EXT_BIT0_INT_ENA1_R","esp32::slchost::host_slc1host_int_ena1::HOST_SLC1_EXT_BIT1_INT_ENA1_R","esp32::slchost::host_slc1host_int_ena1::HOST_SLC1_EXT_BIT2_INT_ENA1_R","esp32::slchost::host_slc1host_int_ena1::HOST_SLC1_EXT_BIT3_INT_ENA1_R","esp32::slchost::host_slc1host_int_ena1::HOST_SLC1_WIFI_RX_NEW_PACKET_INT_ENA1_R","esp32::slchost::host_slc1host_int_ena1::HOST_SLC1_HOST_RD_RETRY_INT_ENA1_R","esp32::slchost::host_slc1host_int_ena1::HOST_SLC1_BT_RX_NEW_PACKET_INT_ENA1_R","esp32::slchost::host_slchost_conf::HOST_SDIO20_INT_DELAY_R","esp32::slchost::host_slchost_conf::HOST_SDIO_PAD_PULLUP_R","esp32::slchost::host_slchost_conf::HOST_HSPEED_CON_EN_R","esp32::spi0::cmd::FLASH_PER_R","esp32::spi0::cmd::FLASH_PES_R","esp32::spi0::cmd::USR_R","esp32::spi0::cmd::FLASH_HPM_R","esp32::spi0::cmd::FLASH_RES_R","esp32::spi0::cmd::FLASH_DP_R","esp32::spi0::cmd::FLASH_CE_R","esp32::spi0::cmd::FLASH_BE_R","esp32::spi0::cmd::FLASH_SE_R","esp32::spi0::cmd::FLASH_PP_R","esp32::spi0::cmd::FLASH_WRSR_R","esp32::spi0::cmd::FLASH_RDSR_R","esp32::spi0::cmd::FLASH_RDID_R","esp32::spi0::cmd::FLASH_WRDI_R","esp32::spi0::cmd::FLASH_WREN_R","esp32::spi0::cmd::FLASH_READ_R","esp32::spi0::ctrl::FCS_CRC_EN_R","esp32::spi0::ctrl::TX_CRC_EN_R","esp32::spi0::ctrl::WAIT_FLASH_IDLE_EN_R","esp32::spi0::ctrl::FASTRD_MODE_R","esp32::spi0::ctrl::FREAD_DUAL_R","esp32::spi0::ctrl::RESANDRES_R","esp32::spi0::ctrl::FREAD_QUAD_R","esp32::spi0::ctrl::WP_R","esp32::spi0::ctrl::WRSR_2B_R","esp32::spi0::ctrl::FREAD_DIO_R","esp32::spi0::ctrl::FREAD_QIO_R","esp32::spi0::ctrl::RD_BIT_ORDER_R","esp32::spi0::ctrl::WR_BIT_ORDER_R","esp32::spi0::clock::CLK_EQU_SYSCLK_R","esp32::spi0::user::DOUTDIN_R","esp32::spi0::user::CS_HOLD_R","esp32::spi0::user::CS_SETUP_R","esp32::spi0::user::CK_I_EDGE_R","esp32::spi0::user::CK_OUT_EDGE_R","esp32::spi0::user::RD_BYTE_ORDER_R","esp32::spi0::user::WR_BYTE_ORDER_R","esp32::spi0::user::FWRITE_DUAL_R","esp32::spi0::user::FWRITE_QUAD_R","esp32::spi0::user::FWRITE_DIO_R","esp32::spi0::user::FWRITE_QIO_R","esp32::spi0::user::SIO_R","esp32::spi0::user::USR_HOLD_POL_R","esp32::spi0::user::USR_DOUT_HOLD_R","esp32::spi0::user::USR_DIN_HOLD_R","esp32::spi0::user::USR_DUMMY_HOLD_R","esp32::spi0::user::USR_ADDR_HOLD_R","esp32::spi0::user::USR_CMD_HOLD_R","esp32::spi0::user::USR_PREP_HOLD_R","esp32::spi0::user::USR_MISO_HIGHPART_R","esp32::spi0::user::USR_MOSI_HIGHPART_R","esp32::spi0::user::USR_DUMMY_IDLE_R","esp32::spi0::user::USR_MOSI_R","esp32::spi0::user::USR_MISO_R","esp32::spi0::user::USR_DUMMY_R","esp32::spi0::user::USR_ADDR_R","esp32::spi0::user::USR_COMMAND_R","esp32::spi0::pin::CS0_DIS_R","esp32::spi0::pin::CS1_DIS_R","esp32::spi0::pin::CS2_DIS_R","esp32::spi0::pin::CK_DIS_R","esp32::spi0::pin::CK_IDLE_EDGE_R","esp32::spi0::pin::CS_KEEP_ACTIVE_R","esp32::spi0::slave::SLV_RD_BUF_DONE_R","esp32::spi0::slave::SLV_WR_BUF_DONE_R","esp32::spi0::slave::SLV_RD_STA_DONE_R","esp32::spi0::slave::SLV_WR_STA_DONE_R","esp32::spi0::slave::TRANS_DONE_R","esp32::spi0::slave::SLV_CMD_DEFINE_R","esp32::spi0::slave::SLV_WR_RD_STA_EN_R","esp32::spi0::slave::SLV_WR_RD_BUF_EN_R","esp32::spi0::slave::MODE_R","esp32::spi0::slave::SYNC_RESET_R","esp32::spi0::slave1::SLV_RDBUF_DUMMY_EN_R","esp32::spi0::slave1::SLV_WRBUF_DUMMY_EN_R","esp32::spi0::slave1::SLV_RDSTA_DUMMY_EN_R","esp32::spi0::slave1::SLV_WRSTA_DUMMY_EN_R","esp32::spi0::slave1::SLV_STATUS_READBACK_R","esp32::spi0::slave1::SLV_STATUS_FAST_EN_R","esp32::spi0::cache_fctrl::CACHE_REQ_EN_R","esp32::spi0::cache_fctrl::CACHE_USR_CMD_4BYTE_R","esp32::spi0::cache_fctrl::CACHE_FLASH_USR_CMD_R","esp32::spi0::cache_fctrl::CACHE_FLASH_PES_EN_R","esp32::spi0::cache_sctrl::USR_SRAM_DIO_R","esp32::spi0::cache_sctrl::USR_SRAM_QIO_R","esp32::spi0::cache_sctrl::USR_WR_SRAM_DUMMY_R","esp32::spi0::cache_sctrl::USR_RD_SRAM_DUMMY_R","esp32::spi0::cache_sctrl::CACHE_SRAM_USR_RCMD_R","esp32::spi0::cache_sctrl::CACHE_SRAM_USR_WCMD_R","esp32::spi0::sram_cmd::SRAM_DIO_R","esp32::spi0::sram_cmd::SRAM_QIO_R","esp32::spi0::sram_cmd::SRAM_RSTIO_R","esp32::spi0::ext0::T_PP_ENA_R","esp32::spi0::ext1::T_ERASE_ENA_R","esp32::spi0::dma_conf::IN_RST_R","esp32::spi0::dma_conf::OUT_RST_R","esp32::spi0::dma_conf::AHBM_FIFO_RST_R","esp32::spi0::dma_conf::AHBM_RST_R","esp32::spi0::dma_conf::IN_LOOP_TEST_R","esp32::spi0::dma_conf::OUT_LOOP_TEST_R","esp32::spi0::dma_conf::OUT_AUTO_WRBACK_R","esp32::spi0::dma_conf::OUT_EOF_MODE_R","esp32::spi0::dma_conf::OUTDSCR_BURST_EN_R","esp32::spi0::dma_conf::INDSCR_BURST_EN_R","esp32::spi0::dma_conf::OUT_DATA_BURST_EN_R","esp32::spi0::dma_conf::DMA_RX_STOP_R","esp32::spi0::dma_conf::DMA_TX_STOP_R","esp32::spi0::dma_conf::DMA_CONTINUE_R","esp32::spi0::dma_out_link::OUTLINK_STOP_R","esp32::spi0::dma_out_link::OUTLINK_START_R","esp32::spi0::dma_out_link::OUTLINK_RESTART_R","esp32::spi0::dma_in_link::INLINK_AUTO_RET_R","esp32::spi0::dma_in_link::INLINK_STOP_R","esp32::spi0::dma_in_link::INLINK_START_R","esp32::spi0::dma_in_link::INLINK_RESTART_R","esp32::spi0::dma_status::DMA_RX_EN_R","esp32::spi0::dma_status::DMA_TX_EN_R","esp32::spi0::dma_int_ena::INLINK_DSCR_EMPTY_INT_ENA_R","esp32::spi0::dma_int_ena::OUTLINK_DSCR_ERROR_INT_ENA_R","esp32::spi0::dma_int_ena::INLINK_DSCR_ERROR_INT_ENA_R","esp32::spi0::dma_int_ena::IN_DONE_INT_ENA_R","esp32::spi0::dma_int_ena::IN_ERR_EOF_INT_ENA_R","esp32::spi0::dma_int_ena::IN_SUC_EOF_INT_ENA_R","esp32::spi0::dma_int_ena::OUT_DONE_INT_ENA_R","esp32::spi0::dma_int_ena::OUT_EOF_INT_ENA_R","esp32::spi0::dma_int_ena::OUT_TOTAL_EOF_INT_ENA_R","esp32::spi0::dma_int_raw::INLINK_DSCR_EMPTY_INT_RAW_R","esp32::spi0::dma_int_raw::OUTLINK_DSCR_ERROR_INT_RAW_R","esp32::spi0::dma_int_raw::INLINK_DSCR_ERROR_INT_RAW_R","esp32::spi0::dma_int_raw::IN_DONE_INT_RAW_R","esp32::spi0::dma_int_raw::IN_ERR_EOF_INT_RAW_R","esp32::spi0::dma_int_raw::IN_SUC_EOF_INT_RAW_R","esp32::spi0::dma_int_raw::OUT_DONE_INT_RAW_R","esp32::spi0::dma_int_raw::OUT_EOF_INT_RAW_R","esp32::spi0::dma_int_raw::OUT_TOTAL_EOF_INT_RAW_R","esp32::spi0::dma_int_st::INLINK_DSCR_EMPTY_INT_ST_R","esp32::spi0::dma_int_st::OUTLINK_DSCR_ERROR_INT_ST_R","esp32::spi0::dma_int_st::INLINK_DSCR_ERROR_INT_ST_R","esp32::spi0::dma_int_st::IN_DONE_INT_ST_R","esp32::spi0::dma_int_st::IN_ERR_EOF_INT_ST_R","esp32::spi0::dma_int_st::IN_SUC_EOF_INT_ST_R","esp32::spi0::dma_int_st::OUT_DONE_INT_ST_R","esp32::spi0::dma_int_st::OUT_EOF_INT_ST_R","esp32::spi0::dma_int_st::OUT_TOTAL_EOF_INT_ST_R","esp32::spi0::dma_int_clr::INLINK_DSCR_EMPTY_INT_CLR_R","esp32::spi0::dma_int_clr::OUTLINK_DSCR_ERROR_INT_CLR_R","esp32::spi0::dma_int_clr::INLINK_DSCR_ERROR_INT_CLR_R","esp32::spi0::dma_int_clr::IN_DONE_INT_CLR_R","esp32::spi0::dma_int_clr::IN_ERR_EOF_INT_CLR_R","esp32::spi0::dma_int_clr::IN_SUC_EOF_INT_CLR_R","esp32::spi0::dma_int_clr::OUT_DONE_INT_CLR_R","esp32::spi0::dma_int_clr::OUT_EOF_INT_CLR_R","esp32::spi0::dma_int_clr::OUT_TOTAL_EOF_INT_CLR_R","esp32::timg0::t0config::ALARM_EN_R","esp32::timg0::t0config::LEVEL_INT_EN_R","esp32::timg0::t0config::EDGE_INT_EN_R","esp32::timg0::t0config::AUTORELOAD_R","esp32::timg0::t0config::INCREASE_R","esp32::timg0::t0config::EN_R","esp32::timg0::t0update::UPDATE_R","esp32::timg0::t1config::ALARM_EN_R","esp32::timg0::t1config::LEVEL_INT_EN_R","esp32::timg0::t1config::EDGE_INT_EN_R","esp32::timg0::t1config::AUTORELOAD_R","esp32::timg0::t1config::INCREASE_R","esp32::timg0::t1config::EN_R","esp32::timg0::t1update::UPDATE_R","esp32::timg0::wdtconfig0::WDT_FLASHBOOT_MOD_EN_R","esp32::timg0::wdtconfig0::WDT_LEVEL_INT_EN_R","esp32::timg0::wdtconfig0::WDT_EDGE_INT_EN_R","esp32::timg0::wdtconfig0::WDT_EN_R","esp32::timg0::rtccalicfg::RTC_CALI_START_CYCLING_R","esp32::timg0::rtccalicfg::RTC_CALI_RDY_R","esp32::timg0::rtccalicfg::RTC_CALI_START_R","esp32::timg0::lactconfig::LACT_RTC_ONLY_R","esp32::timg0::lactconfig::LACT_CPST_EN_R","esp32::timg0::lactconfig::LACT_LAC_EN_R","esp32::timg0::lactconfig::LACT_ALARM_EN_R","esp32::timg0::lactconfig::LACT_LEVEL_INT_EN_R","esp32::timg0::lactconfig::LACT_EDGE_INT_EN_R","esp32::timg0::lactconfig::LACT_AUTORELOAD_R","esp32::timg0::lactconfig::LACT_INCREASE_R","esp32::timg0::lactconfig::LACT_EN_R","esp32::timg0::int_ena_timers::T0_INT_ENA_R","esp32::timg0::int_ena_timers::T1_INT_ENA_R","esp32::timg0::int_ena_timers::WDT_INT_ENA_R","esp32::timg0::int_ena_timers::LACT_INT_ENA_R","esp32::timg0::int_raw_timers::T0_INT_RAW_R","esp32::timg0::int_raw_timers::T1_INT_RAW_R","esp32::timg0::int_raw_timers::WDT_INT_RAW_R","esp32::timg0::int_raw_timers::LACT_INT_RAW_R","esp32::timg0::int_st_timers::T0_INT_ST_R","esp32::timg0::int_st_timers::T1_INT_ST_R","esp32::timg0::int_st_timers::WDT_INT_ST_R","esp32::timg0::int_st_timers::LACT_INT_ST_R","esp32::timg0::timgclk::CLK_EN_R","esp32::twai0::mode::RESET_MODE_R","esp32::twai0::mode::LISTEN_ONLY_MODE_R","esp32::twai0::mode::SELF_TEST_MODE_R","esp32::twai0::mode::RX_FILTER_MODE_R","esp32::twai0::status::RX_BUF_ST_R","esp32::twai0::status::OVERRUN_ST_R","esp32::twai0::status::TX_BUF_ST_R","esp32::twai0::status::TX_COMPLETE_R","esp32::twai0::status::RX_ST_R","esp32::twai0::status::TX_ST_R","esp32::twai0::status::ERR_ST_R","esp32::twai0::status::BUS_OFF_ST_R","esp32::twai0::status::MISS_ST_R","esp32::twai0::int_raw::RX_INT_ST_R","esp32::twai0::int_raw::TX_INT_ST_R","esp32::twai0::int_raw::ERR_WARN_INT_ST_R","esp32::twai0::int_raw::OVERRUN_INT_ST_R","esp32::twai0::int_raw::ERR_PASSIVE_INT_ST_R","esp32::twai0::int_raw::ARB_LOST_INT_ST_R","esp32::twai0::int_raw::BUS_ERR_INT_ST_R","esp32::twai0::int_ena::RX_INT_ENA_R","esp32::twai0::int_ena::TX_INT_ENA_R","esp32::twai0::int_ena::ERR_WARN_INT_ENA_R","esp32::twai0::int_ena::OVERRUN_INT_ENA_R","esp32::twai0::int_ena::ERR_PASSIVE_INT_ENA_R","esp32::twai0::int_ena::ARB_LOST_INT_ENA_R","esp32::twai0::int_ena::BUS_ERR_INT_ENA_R","esp32::twai0::bus_timing_1::TIME_SAMP_R","esp32::twai0::err_code_cap::ECC_DIRECTION_R","esp32::twai0::clock_divider::CLOCK_OFF_R","esp32::uart0::int_raw::RXFIFO_FULL_INT_RAW_R","esp32::uart0::int_raw::TXFIFO_EMPTY_INT_RAW_R","esp32::uart0::int_raw::PARITY_ERR_INT_RAW_R","esp32::uart0::int_raw::FRM_ERR_INT_RAW_R","esp32::uart0::int_raw::RXFIFO_OVF_INT_RAW_R","esp32::uart0::int_raw::DSR_CHG_INT_RAW_R","esp32::uart0::int_raw::CTS_CHG_INT_RAW_R","esp32::uart0::int_raw::BRK_DET_INT_RAW_R","esp32::uart0::int_raw::RXFIFO_TOUT_INT_RAW_R","esp32::uart0::int_raw::SW_XON_INT_RAW_R","esp32::uart0::int_raw::SW_XOFF_INT_RAW_R","esp32::uart0::int_raw::GLITCH_DET_INT_RAW_R","esp32::uart0::int_raw::TX_BRK_DONE_INT_RAW_R","esp32::uart0::int_raw::TX_BRK_IDLE_DONE_INT_RAW_R","esp32::uart0::int_raw::TX_DONE_INT_RAW_R","esp32::uart0::int_raw::RS485_PARITY_ERR_INT_RAW_R","esp32::uart0::int_raw::RS485_FRM_ERR_INT_RAW_R","esp32::uart0::int_raw::RS485_CLASH_INT_RAW_R","esp32::uart0::int_raw::AT_CMD_CHAR_DET_INT_RAW_R","esp32::uart0::int_st::RXFIFO_FULL_INT_ST_R","esp32::uart0::int_st::TXFIFO_EMPTY_INT_ST_R","esp32::uart0::int_st::PARITY_ERR_INT_ST_R","esp32::uart0::int_st::FRM_ERR_INT_ST_R","esp32::uart0::int_st::RXFIFO_OVF_INT_ST_R","esp32::uart0::int_st::DSR_CHG_INT_ST_R","esp32::uart0::int_st::CTS_CHG_INT_ST_R","esp32::uart0::int_st::BRK_DET_INT_ST_R","esp32::uart0::int_st::RXFIFO_TOUT_INT_ST_R","esp32::uart0::int_st::SW_XON_INT_ST_R","esp32::uart0::int_st::SW_XOFF_INT_ST_R","esp32::uart0::int_st::GLITCH_DET_INT_ST_R","esp32::uart0::int_st::TX_BRK_DONE_INT_ST_R","esp32::uart0::int_st::TX_BRK_IDLE_DONE_INT_ST_R","esp32::uart0::int_st::TX_DONE_INT_ST_R","esp32::uart0::int_st::RS485_PARITY_ERR_INT_ST_R","esp32::uart0::int_st::RS485_FRM_ERR_INT_ST_R","esp32::uart0::int_st::RS485_CLASH_INT_ST_R","esp32::uart0::int_st::AT_CMD_CHAR_DET_INT_ST_R","esp32::uart0::int_ena::RXFIFO_FULL_INT_ENA_R","esp32::uart0::int_ena::TXFIFO_EMPTY_INT_ENA_R","esp32::uart0::int_ena::PARITY_ERR_INT_ENA_R","esp32::uart0::int_ena::FRM_ERR_INT_ENA_R","esp32::uart0::int_ena::RXFIFO_OVF_INT_ENA_R","esp32::uart0::int_ena::DSR_CHG_INT_ENA_R","esp32::uart0::int_ena::CTS_CHG_INT_ENA_R","esp32::uart0::int_ena::BRK_DET_INT_ENA_R","esp32::uart0::int_ena::RXFIFO_TOUT_INT_ENA_R","esp32::uart0::int_ena::SW_XON_INT_ENA_R","esp32::uart0::int_ena::SW_XOFF_INT_ENA_R","esp32::uart0::int_ena::GLITCH_DET_INT_ENA_R","esp32::uart0::int_ena::TX_BRK_DONE_INT_ENA_R","esp32::uart0::int_ena::TX_BRK_IDLE_DONE_INT_ENA_R","esp32::uart0::int_ena::TX_DONE_INT_ENA_R","esp32::uart0::int_ena::RS485_PARITY_ERR_INT_ENA_R","esp32::uart0::int_ena::RS485_FRM_ERR_INT_ENA_R","esp32::uart0::int_ena::RS485_CLASH_INT_ENA_R","esp32::uart0::int_ena::AT_CMD_CHAR_DET_INT_ENA_R","esp32::uart0::autobaud::EN_R","esp32::uart0::status::DSRN_R","esp32::uart0::status::CTSN_R","esp32::uart0::status::RXD_R","esp32::uart0::status::DTRN_R","esp32::uart0::status::RTSN_R","esp32::uart0::status::TXD_R","esp32::uart0::conf0::PARITY_R","esp32::uart0::conf0::PARITY_EN_R","esp32::uart0::conf0::SW_RTS_R","esp32::uart0::conf0::SW_DTR_R","esp32::uart0::conf0::TXD_BRK_R","esp32::uart0::conf0::IRDA_DPLX_R","esp32::uart0::conf0::IRDA_TX_EN_R","esp32::uart0::conf0::IRDA_WCTL_R","esp32::uart0::conf0::IRDA_TX_INV_R","esp32::uart0::conf0::IRDA_RX_INV_R","esp32::uart0::conf0::LOOPBACK_R","esp32::uart0::conf0::TX_FLOW_EN_R","esp32::uart0::conf0::IRDA_EN_R","esp32::uart0::conf0::RXFIFO_RST_R","esp32::uart0::conf0::TXFIFO_RST_R","esp32::uart0::conf0::RXD_INV_R","esp32::uart0::conf0::CTS_INV_R","esp32::uart0::conf0::DSR_INV_R","esp32::uart0::conf0::TXD_INV_R","esp32::uart0::conf0::RTS_INV_R","esp32::uart0::conf0::DTR_INV_R","esp32::uart0::conf0::CLK_EN_R","esp32::uart0::conf0::ERR_WR_MASK_R","esp32::uart0::conf0::TICK_REF_ALWAYS_ON_R","esp32::uart0::conf1::RX_FLOW_EN_R","esp32::uart0::conf1::RX_TOUT_EN_R","esp32::uart0::flow_conf::SW_FLOW_CON_EN_R","esp32::uart0::flow_conf::XONOFF_DEL_R","esp32::uart0::flow_conf::FORCE_XON_R","esp32::uart0::flow_conf::FORCE_XOFF_R","esp32::uart0::flow_conf::SEND_XON_R","esp32::uart0::flow_conf::SEND_XOFF_R","esp32::uart0::rs485_conf::RS485_EN_R","esp32::uart0::rs485_conf::DL0_EN_R","esp32::uart0::rs485_conf::DL1_EN_R","esp32::uart0::rs485_conf::RS485TX_RX_EN_R","esp32::uart0::rs485_conf::RS485RXBY_TX_EN_R","esp32::uart0::rs485_conf::RS485_RX_DLY_NUM_R","esp32::uart0::mem_conf::MEM_PD_R","esp32::uhci0::conf0::IN_RST_R","esp32::uhci0::conf0::OUT_RST_R","esp32::uhci0::conf0::AHBM_FIFO_RST_R","esp32::uhci0::conf0::AHBM_RST_R","esp32::uhci0::conf0::IN_LOOP_TEST_R","esp32::uhci0::conf0::OUT_LOOP_TEST_R","esp32::uhci0::conf0::OUT_AUTO_WRBACK_R","esp32::uhci0::conf0::OUT_NO_RESTART_CLR_R","esp32::uhci0::conf0::OUT_EOF_MODE_R","esp32::uhci0::conf0::UART0_CE_R","esp32::uhci0::conf0::UART1_CE_R","esp32::uhci0::conf0::UART2_CE_R","esp32::uhci0::conf0::OUTDSCR_BURST_EN_R","esp32::uhci0::conf0::INDSCR_BURST_EN_R","esp32::uhci0::conf0::OUT_DATA_BURST_EN_R","esp32::uhci0::conf0::MEM_TRANS_EN_R","esp32::uhci0::conf0::SEPER_EN_R","esp32::uhci0::conf0::HEAD_EN_R","esp32::uhci0::conf0::CRC_REC_EN_R","esp32::uhci0::conf0::UART_IDLE_EOF_EN_R","esp32::uhci0::conf0::LEN_EOF_EN_R","esp32::uhci0::conf0::ENCODE_CRC_EN_R","esp32::uhci0::conf0::CLK_EN_R","esp32::uhci0::conf0::UART_RX_BRK_EOF_EN_R","esp32::uhci0::int_raw::RX_START_INT_RAW_R","esp32::uhci0::int_raw::TX_START_INT_RAW_R","esp32::uhci0::int_raw::RX_HUNG_INT_RAW_R","esp32::uhci0::int_raw::TX_HUNG_INT_RAW_R","esp32::uhci0::int_raw::IN_DONE_INT_RAW_R","esp32::uhci0::int_raw::IN_SUC_EOF_INT_RAW_R","esp32::uhci0::int_raw::IN_ERR_EOF_INT_RAW_R","esp32::uhci0::int_raw::OUT_DONE_INT_RAW_R","esp32::uhci0::int_raw::OUT_EOF_INT_RAW_R","esp32::uhci0::int_raw::IN_DSCR_ERR_INT_RAW_R","esp32::uhci0::int_raw::OUT_DSCR_ERR_INT_RAW_R","esp32::uhci0::int_raw::IN_DSCR_EMPTY_INT_RAW_R","esp32::uhci0::int_raw::OUTLINK_EOF_ERR_INT_RAW_R","esp32::uhci0::int_raw::OUT_TOTAL_EOF_INT_RAW_R","esp32::uhci0::int_raw::SEND_S_Q_INT_RAW_R","esp32::uhci0::int_raw::SEND_A_Q_INT_RAW_R","esp32::uhci0::int_raw::DMA_INFIFO_FULL_WM_INT_RAW_R","esp32::uhci0::int_st::RX_START_INT_ST_R","esp32::uhci0::int_st::TX_START_INT_ST_R","esp32::uhci0::int_st::RX_HUNG_INT_ST_R","esp32::uhci0::int_st::TX_HUNG_INT_ST_R","esp32::uhci0::int_st::IN_DONE_INT_ST_R","esp32::uhci0::int_st::IN_SUC_EOF_INT_ST_R","esp32::uhci0::int_st::IN_ERR_EOF_INT_ST_R","esp32::uhci0::int_st::OUT_DONE_INT_ST_R","esp32::uhci0::int_st::OUT_EOF_INT_ST_R","esp32::uhci0::int_st::IN_DSCR_ERR_INT_ST_R","esp32::uhci0::int_st::OUT_DSCR_ERR_INT_ST_R","esp32::uhci0::int_st::IN_DSCR_EMPTY_INT_ST_R","esp32::uhci0::int_st::OUTLINK_EOF_ERR_INT_ST_R","esp32::uhci0::int_st::OUT_TOTAL_EOF_INT_ST_R","esp32::uhci0::int_st::SEND_S_Q_INT_ST_R","esp32::uhci0::int_st::SEND_A_Q_INT_ST_R","esp32::uhci0::int_st::DMA_INFIFO_FULL_WM_INT_ST_R","esp32::uhci0::int_ena::RX_START_INT_ENA_R","esp32::uhci0::int_ena::TX_START_INT_ENA_R","esp32::uhci0::int_ena::RX_HUNG_INT_ENA_R","esp32::uhci0::int_ena::TX_HUNG_INT_ENA_R","esp32::uhci0::int_ena::IN_DONE_INT_ENA_R","esp32::uhci0::int_ena::IN_SUC_EOF_INT_ENA_R","esp32::uhci0::int_ena::IN_ERR_EOF_INT_ENA_R","esp32::uhci0::int_ena::OUT_DONE_INT_ENA_R","esp32::uhci0::int_ena::OUT_EOF_INT_ENA_R","esp32::uhci0::int_ena::IN_DSCR_ERR_INT_ENA_R","esp32::uhci0::int_ena::OUT_DSCR_ERR_INT_ENA_R","esp32::uhci0::int_ena::IN_DSCR_EMPTY_INT_ENA_R","esp32::uhci0::int_ena::OUTLINK_EOF_ERR_INT_ENA_R","esp32::uhci0::int_ena::OUT_TOTAL_EOF_INT_ENA_R","esp32::uhci0::int_ena::SEND_S_Q_INT_ENA_R","esp32::uhci0::int_ena::SEND_A_Q_INT_ENA_R","esp32::uhci0::int_ena::DMA_INFIFO_FULL_WM_INT_ENA_R","esp32::uhci0::dma_out_status::OUT_FULL_R","esp32::uhci0::dma_out_status::OUT_EMPTY_R","esp32::uhci0::dma_out_push::OUTFIFO_PUSH_R","esp32::uhci0::dma_in_status::IN_FULL_R","esp32::uhci0::dma_in_status::IN_EMPTY_R","esp32::uhci0::dma_in_pop::INFIFO_POP_R","esp32::uhci0::dma_out_link::OUTLINK_STOP_R","esp32::uhci0::dma_out_link::OUTLINK_START_R","esp32::uhci0::dma_out_link::OUTLINK_RESTART_R","esp32::uhci0::dma_out_link::OUTLINK_PARK_R","esp32::uhci0::dma_in_link::INLINK_AUTO_RET_R","esp32::uhci0::dma_in_link::INLINK_STOP_R","esp32::uhci0::dma_in_link::INLINK_START_R","esp32::uhci0::dma_in_link::INLINK_RESTART_R","esp32::uhci0::dma_in_link::INLINK_PARK_R","esp32::uhci0::conf1::CHECK_SUM_EN_R","esp32::uhci0::conf1::CHECK_SEQ_EN_R","esp32::uhci0::conf1::CRC_DISABLE_R","esp32::uhci0::conf1::SAVE_HEAD_R","esp32::uhci0::conf1::TX_CHECK_SUM_RE_R","esp32::uhci0::conf1::TX_ACK_NUM_RE_R","esp32::uhci0::conf1::CHECK_OWNER_R","esp32::uhci0::conf1::WAIT_SW_START_R","esp32::uhci0::conf1::SW_START_R","esp32::uhci0::escape_conf::TX_C0_ESC_EN_R","esp32::uhci0::escape_conf::TX_DB_ESC_EN_R","esp32::uhci0::escape_conf::TX_11_ESC_EN_R","esp32::uhci0::escape_conf::TX_13_ESC_EN_R","esp32::uhci0::escape_conf::RX_C0_ESC_EN_R","esp32::uhci0::escape_conf::RX_DB_ESC_EN_R","esp32::uhci0::escape_conf::RX_11_ESC_EN_R","esp32::uhci0::escape_conf::RX_13_ESC_EN_R","esp32::uhci0::hung_conf::TXFIFO_TIMEOUT_ENA_R","esp32::uhci0::hung_conf::RXFIFO_TIMEOUT_ENA_R","esp32::uhci0::quick_sent::SINGLE_SEND_EN_R","esp32::uhci0::quick_sent::ALWAYS_SEND_EN_R"],["<details class=\"toggle implementors-toggle\" open><summary><section id=\"impl-PartialEq%3CFI%3E-for-BitReader%3CFI%3E\" class=\"impl\"><a class=\"src rightside\" href=\"src/esp32/generic.rs.html#287-296\">source</a><a href=\"#impl-PartialEq%3CFI%3E-for-BitReader%3CFI%3E\" class=\"anchor\">ยง</a><h3 class=\"code-header\">impl&lt;FI&gt; PartialEq&lt;FI&gt; for <a class=\"type\" href=\"esp32/generic/type.BitReader.html\" title=\"type esp32::generic::BitReader\">BitReader</a>&lt;FI&gt;<div class=\"where\">where\n    FI: Copy,\n    bool: From&lt;FI&gt;,</div></h3></section></summary><div class=\"impl-items\"><details class=\"toggle method-toggle\" open><summary><section id=\"method.eq\" class=\"method trait-impl\"><a class=\"src rightside\" href=\"src/esp32/generic.rs.html#293-295\">source</a><a href=\"#method.eq\" class=\"anchor\">ยง</a><h4 class=\"code-header\">fn <a class=\"fn\">eq</a>(&amp;self, other: &amp;FI) -&gt; bool</h4></section></summary><div class='docblock'>This method tests for <code>self</code> and <code>other</code> values to be equal, and is used\nby <code>==</code>.</div></details><details class=\"toggle method-toggle\" open><summary><section id=\"method.ne\" class=\"method trait-impl\"><span class=\"since rightside\" title=\"Stable since Rust version 1.0.0\">1.0.0</span><a href=\"#method.ne\" class=\"anchor\">ยง</a><h4 class=\"code-header\">fn <a class=\"fn\">ne</a>(&amp;self, other: &amp;Rhs) -&gt; bool</h4></section></summary><div class='docblock'>This method tests for <code>!=</code>. The default implementation is almost always\nsufficient, and should not be overridden without very good reason.</div></details></div></details>","PartialEq<FI>","esp32::aes::idle::IDLE_R","esp32::apb_ctrl::sysclk_conf::CLK_320M_EN_R","esp32::apb_ctrl::sysclk_conf::CLK_EN_R","esp32::apb_ctrl::sysclk_conf::RST_TICK_CNT_R","esp32::apb_ctrl::sysclk_conf::QUICK_CLK_CHNG_R","esp32::apb_ctrl::apb_saradc_ctrl::SARADC_START_FORCE_R","esp32::apb_ctrl::apb_saradc_ctrl::SARADC_START_R","esp32::apb_ctrl::apb_saradc_ctrl::SARADC_SAR2_MUX_R","esp32::apb_ctrl::apb_saradc_ctrl::SARADC_SAR_SEL_R","esp32::apb_ctrl::apb_saradc_ctrl::SARADC_SAR_CLK_GATED_R","esp32::apb_ctrl::apb_saradc_ctrl::SARADC_SAR1_PATT_P_CLEAR_R","esp32::apb_ctrl::apb_saradc_ctrl::SARADC_SAR2_PATT_P_CLEAR_R","esp32::apb_ctrl::apb_saradc_ctrl::SARADC_DATA_SAR_SEL_R","esp32::apb_ctrl::apb_saradc_ctrl::SARADC_DATA_TO_I2S_R","esp32::apb_ctrl::apb_saradc_ctrl2::SARADC_MEAS_NUM_LIMIT_R","esp32::apb_ctrl::apb_saradc_ctrl2::SARADC_SAR1_INV_R","esp32::apb_ctrl::apb_saradc_ctrl2::SARADC_SAR2_INV_R","esp32::bb::bbpd_ctrl::DC_EST_FORCE_PD_R","esp32::bb::bbpd_ctrl::DC_EST_FORCE_PU_R","esp32::bb::bbpd_ctrl::FFT_FORCE_PD_R","esp32::bb::bbpd_ctrl::FFT_FORCE_PU_R","esp32::dport::pro_boot_remap_ctrl::PRO_BOOT_REMAP_R","esp32::dport::app_boot_remap_ctrl::APP_BOOT_REMAP_R","esp32::dport::access_check::PRO_R","esp32::dport::access_check::APP_R","esp32::dport::appcpu_ctrl_a::APPCPU_RESETTING_R","esp32::dport::appcpu_ctrl_b::APPCPU_CLKGATE_EN_R","esp32::dport::appcpu_ctrl_c::APPCPU_RUNSTALL_R","esp32::dport::cpu_per_conf::LOWSPEED_CLK_SEL_R","esp32::dport::cpu_per_conf::FAST_CLK_RTC_SEL_R","esp32::dport::pro_cache_ctrl::PRO_CACHE_MODE_R","esp32::dport::pro_cache_ctrl::PRO_CACHE_ENABLE_R","esp32::dport::pro_cache_ctrl::PRO_CACHE_FLUSH_ENA_R","esp32::dport::pro_cache_ctrl::PRO_CACHE_FLUSH_DONE_R","esp32::dport::pro_cache_ctrl::PRO_CACHE_LOCK_0_EN_R","esp32::dport::pro_cache_ctrl::PRO_CACHE_LOCK_1_EN_R","esp32::dport::pro_cache_ctrl::PRO_CACHE_LOCK_2_EN_R","esp32::dport::pro_cache_ctrl::PRO_CACHE_LOCK_3_EN_R","esp32::dport::pro_cache_ctrl::PRO_SINGLE_IRAM_ENA_R","esp32::dport::pro_cache_ctrl::PRO_DRAM_SPLIT_R","esp32::dport::pro_cache_ctrl::PRO_AHB_SPI_REQ_R","esp32::dport::pro_cache_ctrl::PRO_SLAVE_REQ_R","esp32::dport::pro_cache_ctrl::AHB_SPI_REQ_R","esp32::dport::pro_cache_ctrl::SLAVE_REQ_R","esp32::dport::pro_cache_ctrl::PRO_DRAM_HL_R","esp32::dport::pro_cache_ctrl1::PRO_CACHE_MASK_IRAM0_R","esp32::dport::pro_cache_ctrl1::PRO_CACHE_MASK_IRAM1_R","esp32::dport::pro_cache_ctrl1::PRO_CACHE_MASK_IROM0_R","esp32::dport::pro_cache_ctrl1::PRO_CACHE_MASK_DRAM1_R","esp32::dport::pro_cache_ctrl1::PRO_CACHE_MASK_DROM0_R","esp32::dport::pro_cache_ctrl1::PRO_CACHE_MASK_OPSDRAM_R","esp32::dport::pro_cache_ctrl1::PRO_CMMU_FORCE_ON_R","esp32::dport::pro_cache_ctrl1::PRO_CMMU_PD_R","esp32::dport::pro_cache_ctrl1::PRO_CACHE_MMU_IA_CLR_R","esp32::dport::app_cache_ctrl::APP_CACHE_MODE_R","esp32::dport::app_cache_ctrl::APP_CACHE_ENABLE_R","esp32::dport::app_cache_ctrl::APP_CACHE_FLUSH_ENA_R","esp32::dport::app_cache_ctrl::APP_CACHE_FLUSH_DONE_R","esp32::dport::app_cache_ctrl::APP_CACHE_LOCK_0_EN_R","esp32::dport::app_cache_ctrl::APP_CACHE_LOCK_1_EN_R","esp32::dport::app_cache_ctrl::APP_CACHE_LOCK_2_EN_R","esp32::dport::app_cache_ctrl::APP_CACHE_LOCK_3_EN_R","esp32::dport::app_cache_ctrl::APP_SINGLE_IRAM_ENA_R","esp32::dport::app_cache_ctrl::APP_DRAM_SPLIT_R","esp32::dport::app_cache_ctrl::APP_AHB_SPI_REQ_R","esp32::dport::app_cache_ctrl::APP_SLAVE_REQ_R","esp32::dport::app_cache_ctrl::APP_DRAM_HL_R","esp32::dport::app_cache_ctrl1::APP_CACHE_MASK_IRAM0_R","esp32::dport::app_cache_ctrl1::APP_CACHE_MASK_IRAM1_R","esp32::dport::app_cache_ctrl1::APP_CACHE_MASK_IROM0_R","esp32::dport::app_cache_ctrl1::APP_CACHE_MASK_DRAM1_R","esp32::dport::app_cache_ctrl1::APP_CACHE_MASK_DROM0_R","esp32::dport::app_cache_ctrl1::APP_CACHE_MASK_OPSDRAM_R","esp32::dport::app_cache_ctrl1::APP_CMMU_FORCE_ON_R","esp32::dport::app_cache_ctrl1::APP_CMMU_PD_R","esp32::dport::app_cache_ctrl1::APP_CACHE_MMU_IA_CLR_R","esp32::dport::pro_tracemem_ena::PRO_TRACEMEM_ENA_R","esp32::dport::app_tracemem_ena::APP_TRACEMEM_ENA_R","esp32::dport::immu_page_mode::INTERNAL_SRAM_IMMU_ENA_R","esp32::dport::dmmu_page_mode::INTERNAL_SRAM_DMMU_ENA_R","esp32::dport::rom_mpu_ena::SHARE_ROM_MPU_ENA_R","esp32::dport::rom_mpu_ena::PRO_ROM_MPU_ENA_R","esp32::dport::rom_mpu_ena::APP_ROM_MPU_ENA_R","esp32::dport::mem_pd_mask::LSLP_MEM_PD_MASK_R","esp32::dport::rom_pd_ctrl::PRO_ROM_PD_R","esp32::dport::rom_pd_ctrl::APP_ROM_PD_R","esp32::dport::rom_fo_ctrl::PRO_ROM_FO_R","esp32::dport::rom_fo_ctrl::APP_ROM_FO_R","esp32::dport::sram_pd_ctrl_1::SRAM_PD_1_R","esp32::dport::sram_fo_ctrl_1::SRAM_FO_1_R","esp32::dport::iram_dram_ahb_sel::MASK_PRO_IRAM_R","esp32::dport::iram_dram_ahb_sel::MASK_APP_IRAM_R","esp32::dport::iram_dram_ahb_sel::MASK_PRO_DRAM_R","esp32::dport::iram_dram_ahb_sel::MASK_APP_DRAM_R","esp32::dport::iram_dram_ahb_sel::MASK_AHB_R","esp32::dport::tag_fo_ctrl::PRO_CACHE_TAG_FORCE_ON_R","esp32::dport::tag_fo_ctrl::PRO_CACHE_TAG_PD_R","esp32::dport::tag_fo_ctrl::APP_CACHE_TAG_FORCE_ON_R","esp32::dport::tag_fo_ctrl::APP_CACHE_TAG_PD_R","esp32::dport::ahb_lite_mask::PRO_R","esp32::dport::ahb_lite_mask::APP_R","esp32::dport::ahb_lite_mask::SDIO_R","esp32::dport::ahb_lite_mask::PRODPORT_R","esp32::dport::ahb_lite_mask::APPDPORT_R","esp32::dport::perip_clk_en::TIMERS_CLK_EN_R","esp32::dport::perip_clk_en::SPI01_CLK_EN_R","esp32::dport::perip_clk_en::UART_CLK_EN_R","esp32::dport::perip_clk_en::WDG_CLK_EN_R","esp32::dport::perip_clk_en::I2S0_CLK_EN_R","esp32::dport::perip_clk_en::UART1_CLK_EN_R","esp32::dport::perip_clk_en::SPI2_CLK_EN_R","esp32::dport::perip_clk_en::I2C0_EXT0_CLK_EN_R","esp32::dport::perip_clk_en::UHCI0_CLK_EN_R","esp32::dport::perip_clk_en::RMT_CLK_EN_R","esp32::dport::perip_clk_en::PCNT_CLK_EN_R","esp32::dport::perip_clk_en::LEDC_CLK_EN_R","esp32::dport::perip_clk_en::UHCI1_CLK_EN_R","esp32::dport::perip_clk_en::TIMERGROUP_CLK_EN_R","esp32::dport::perip_clk_en::EFUSE_CLK_EN_R","esp32::dport::perip_clk_en::TIMERGROUP1_CLK_EN_R","esp32::dport::perip_clk_en::SPI3_CLK_EN_R","esp32::dport::perip_clk_en::PWM0_CLK_EN_R","esp32::dport::perip_clk_en::I2C_EXT1_CLK_EN_R","esp32::dport::perip_clk_en::TWAI_CLK_EN_R","esp32::dport::perip_clk_en::PWM1_CLK_EN_R","esp32::dport::perip_clk_en::I2S1_CLK_EN_R","esp32::dport::perip_clk_en::SPI_DMA_CLK_EN_R","esp32::dport::perip_clk_en::UART2_CLK_EN_R","esp32::dport::perip_clk_en::UART_MEM_CLK_EN_R","esp32::dport::perip_clk_en::PWM2_CLK_EN_R","esp32::dport::perip_clk_en::PWM3_CLK_EN_R","esp32::dport::perip_rst_en::TIMERS_RST_R","esp32::dport::perip_rst_en::SPI01_RST_R","esp32::dport::perip_rst_en::UART_RST_R","esp32::dport::perip_rst_en::WDG_RST_R","esp32::dport::perip_rst_en::I2S0_RST_R","esp32::dport::perip_rst_en::UART1_RST_R","esp32::dport::perip_rst_en::SPI2_RST_R","esp32::dport::perip_rst_en::I2C0_EXT0_RST_R","esp32::dport::perip_rst_en::UHCI0_RST_R","esp32::dport::perip_rst_en::RMT_RST_R","esp32::dport::perip_rst_en::PCNT_RST_R","esp32::dport::perip_rst_en::LEDC_RST_R","esp32::dport::perip_rst_en::UHCI1_RST_R","esp32::dport::perip_rst_en::TIMERGROUP_RST_R","esp32::dport::perip_rst_en::EFUSE_RST_R","esp32::dport::perip_rst_en::TIMERGROUP1_RST_R","esp32::dport::perip_rst_en::SPI3_RST_R","esp32::dport::perip_rst_en::PWM0_RST_R","esp32::dport::perip_rst_en::I2C_EXT1_RST_R","esp32::dport::perip_rst_en::TWAI_RST_R","esp32::dport::perip_rst_en::PWM1_RST_R","esp32::dport::perip_rst_en::I2S1_RST_R","esp32::dport::perip_rst_en::SPI_DMA_RST_R","esp32::dport::perip_rst_en::UART2_RST_R","esp32::dport::perip_rst_en::UART_MEM_RST_R","esp32::dport::perip_rst_en::PWM2_RST_R","esp32::dport::perip_rst_en::PWM3_RST_R","esp32::dport::slave_spi_config::SLAVE_SPI_MASK_PRO_R","esp32::dport::slave_spi_config::SLAVE_SPI_MASK_APP_R","esp32::dport::slave_spi_config::SPI_ENCRYPT_ENABLE_R","esp32::dport::slave_spi_config::SPI_DECRYPT_ENABLE_R","esp32::dport::bt_lpck_div_int::BTEXTWAKEUP_REQ_R","esp32::dport::bt_lpck_div_frac::LPCLK_SEL_RTC_SLOW_R","esp32::dport::bt_lpck_div_frac::LPCLK_SEL_8M_R","esp32::dport::bt_lpck_div_frac::LPCLK_SEL_XTAL_R","esp32::dport::bt_lpck_div_frac::LPCLK_SEL_XTAL32K_R","esp32::dport::cpu_intr_from_cpu_0::CPU_INTR_FROM_CPU_0_R","esp32::dport::cpu_intr_from_cpu_1::CPU_INTR_FROM_CPU_1_R","esp32::dport::cpu_intr_from_cpu_2::CPU_INTR_FROM_CPU_2_R","esp32::dport::cpu_intr_from_cpu_3::CPU_INTR_FROM_CPU_3_R","esp32::dport::mem_access_dbug0::PRO_ROM_MPU_AD_R","esp32::dport::mem_access_dbug0::PRO_ROM_IA_R","esp32::dport::mem_access_dbug0::APP_ROM_MPU_AD_R","esp32::dport::mem_access_dbug0::APP_ROM_IA_R","esp32::dport::mem_access_dbug1::AHB_ACCESS_DENY_R","esp32::dport::mem_access_dbug1::AHBLITE_ACCESS_DENY_R","esp32::dport::mem_access_dbug1::AHBLITE_IA_R","esp32::dport::pro_dcache_dbug0::PRO_SLAVE_WDATA_R","esp32::dport::pro_dcache_dbug0::PRO_CACHE_MMU_IA_R","esp32::dport::pro_dcache_dbug0::PRO_WR_BAK_TO_READ_R","esp32::dport::pro_dcache_dbug0::PRO_TX_END_R","esp32::dport::pro_dcache_dbug0::PRO_SLAVE_WR_R","esp32::dport::pro_dcache_dbug0::PRO_SLAVE_WDATA_V_R","esp32::dport::pro_dcache_dbug0::PRO_RX_END_R","esp32::dport::pro_dcache_dbug3::PRO_CPU_DISABLED_CACHE_IA_OPPOSITE_R","esp32::dport::pro_dcache_dbug3::PRO_CPU_DISABLED_CACHE_IA_DRAM1_R","esp32::dport::pro_dcache_dbug3::PRO_CPU_DISABLED_CACHE_IA_IROM0_R","esp32::dport::pro_dcache_dbug3::PRO_CPU_DISABLED_CACHE_IA_IRAM1_R","esp32::dport::pro_dcache_dbug3::PRO_CPU_DISABLED_CACHE_IA_IRAM0_R","esp32::dport::pro_dcache_dbug3::PRO_CPU_DISABLED_CACHE_IA_DROM0_R","esp32::dport::pro_dcache_dbug3::PRO_CACHE_IRAM0_PID_ERROR_R","esp32::dport::app_dcache_dbug0::APP_SLAVE_WDATA_R","esp32::dport::app_dcache_dbug0::APP_CACHE_MMU_IA_R","esp32::dport::app_dcache_dbug0::APP_WR_BAK_TO_READ_R","esp32::dport::app_dcache_dbug0::APP_TX_END_R","esp32::dport::app_dcache_dbug0::APP_SLAVE_WR_R","esp32::dport::app_dcache_dbug0::APP_SLAVE_WDATA_V_R","esp32::dport::app_dcache_dbug0::APP_RX_END_R","esp32::dport::app_dcache_dbug3::APP_CPU_DISABLED_CACHE_IA_OPPOSITE_R","esp32::dport::app_dcache_dbug3::APP_CPU_DISABLED_CACHE_IA_DRAM1_R","esp32::dport::app_dcache_dbug3::APP_CPU_DISABLED_CACHE_IA_IROM0_R","esp32::dport::app_dcache_dbug3::APP_CPU_DISABLED_CACHE_IA_IRAM1_R","esp32::dport::app_dcache_dbug3::APP_CPU_DISABLED_CACHE_IA_IRAM0_R","esp32::dport::app_dcache_dbug3::APP_CPU_DISABLED_CACHE_IA_DROM0_R","esp32::dport::app_dcache_dbug3::APP_CACHE_IRAM0_PID_ERROR_R","esp32::dport::pro_cpu_record_ctrl::PRO_CPU_RECORD_ENABLE_R","esp32::dport::pro_cpu_record_ctrl::PRO_CPU_RECORD_DISABLE_R","esp32::dport::pro_cpu_record_ctrl::PRO_CPU_PDEBUG_ENABLE_R","esp32::dport::pro_cpu_record_status::PRO_CPU_RECORDING_R","esp32::dport::pro_cpu_record_pdebuginst::RECORD_PDEBUGINST_LOOP_REP_R","esp32::dport::pro_cpu_record_pdebuginst::RECORD_PDEBUGINST_LOOP_R","esp32::dport::pro_cpu_record_pdebugdata::RECORD_PDEBUGDATA_DEP_OTHER_R","esp32::dport::pro_cpu_record_pdebugdata::RECORD_PDEBUGDATA_INSNTYPE_RER_R","esp32::dport::pro_cpu_record_pdebugdata::RECORD_PDEBUGDATA_STALL_BUFF_R","esp32::dport::pro_cpu_record_pdebugdata::RECORD_PDEBUGDATA_INSNTYPE_WER_R","esp32::dport::pro_cpu_record_pdebugdata::RECORD_PDEBUGDATA_STALL_BUFFCONFL_R","esp32::dport::pro_cpu_record_pdebugdata::RECORD_PDEBUGDATA_STALL_DCM_R","esp32::dport::pro_cpu_record_pdebugdata::RECORD_PDEBUGDATA_STALL_LSU_R","esp32::dport::pro_cpu_record_pdebugdata::RECORD_PDEBUGDATA_STALL_ICM_R","esp32::dport::pro_cpu_record_pdebugdata::RECORD_PDEBUGDATA_STALL_IRAMBUSY_R","esp32::dport::pro_cpu_record_pdebugdata::RECORD_PDEBUGDATA_DEP_LSU_R","esp32::dport::pro_cpu_record_pdebugdata::RECORD_PDEBUGDATA_STALL_IPIF_R","esp32::dport::pro_cpu_record_pdebugdata::RECORD_PDEBUGDATA_INSNTYPE_RSR_R","esp32::dport::pro_cpu_record_pdebugdata::RECORD_PDEBUGDATA_STALL_TIE_R","esp32::dport::pro_cpu_record_pdebugdata::RECORD_PDEBUGDATA_INSNTYPE_WSR_R","esp32::dport::pro_cpu_record_pdebugdata::RECORD_PDEBUGDATA_STALL_RUN_R","esp32::dport::pro_cpu_record_pdebugdata::RECORD_PDEBUGDATA_INSNTYPE_XSR_R","esp32::dport::pro_cpu_record_pdebugdata::RECORD_PDEBUGDATA_DEP_STR_R","esp32::dport::pro_cpu_record_pdebugdata::RECORD_PDEBUGDATA_DEP_R","esp32::dport::pro_cpu_record_pdebugdata::RECORD_PDEBUGDATA_STALL_BPIFETCH_R","esp32::dport::pro_cpu_record_pdebugdata::RECORD_PDEBUGDATA_STALL_L32R_R","esp32::dport::pro_cpu_record_pdebugdata::RECORD_PDEBUGDATA_STALL_LSPROC_R","esp32::dport::pro_cpu_record_pdebugdata::RECORD_PDEBUGDATA_STALL_BPLOAD_R","esp32::dport::pro_cpu_record_pdebugdata::RECORD_PDEBUGDATA_DEP_MEMW_R","esp32::dport::pro_cpu_record_pdebugdata::RECORD_PDEBUGDATA_STALL_BANKCONFL_R","esp32::dport::pro_cpu_record_pdebugdata::RECORD_PDEBUGDATA_DEP_HALT_R","esp32::dport::pro_cpu_record_pdebugdata::RECORD_PDEBUGDATA_STALL_ITERMUL_R","esp32::dport::pro_cpu_record_pdebugdata::RECORD_PDEBUGDATA_STALL_ITERDIV_R","esp32::dport::pro_cpu_record_pdebugls0stat::RECORD_PDEBUGLS0STAT_DTLBM_R","esp32::dport::pro_cpu_record_pdebugls0stat::RECORD_PDEBUGLS0STAT_DCM_R","esp32::dport::pro_cpu_record_pdebugls0stat::RECORD_PDEBUGLS0STAT_DCH_R","esp32::dport::pro_cpu_record_pdebugls0stat::RECORD_PDEBUGLS0STAT_UC_R","esp32::dport::pro_cpu_record_pdebugls0stat::RECORD_PDEBUGLS0STAT_WB_R","esp32::dport::pro_cpu_record_pdebugls0stat::RECORD_PDEBUGLS0STAT_COH_R","esp32::dport::app_cpu_record_ctrl::APP_CPU_RECORD_ENABLE_R","esp32::dport::app_cpu_record_ctrl::APP_CPU_RECORD_DISABLE_R","esp32::dport::app_cpu_record_ctrl::APP_CPU_PDEBUG_ENABLE_R","esp32::dport::app_cpu_record_status::APP_CPU_RECORDING_R","esp32::dport::rsa_pd_ctrl::RSA_PD_R","esp32::dport::pro_intrusion_ctrl::PRO_INTRUSION_RECORD_RESET_N_R","esp32::dport::app_intrusion_ctrl::APP_INTRUSION_RECORD_RESET_N_R","esp32::dport::front_end_mem_pd::AGC_MEM_FORCE_PU_R","esp32::dport::front_end_mem_pd::AGC_MEM_FORCE_PD_R","esp32::dport::front_end_mem_pd::PBUS_MEM_FORCE_PU_R","esp32::dport::front_end_mem_pd::PBUS_MEM_FORCE_PD_R","esp32::dport::cache_ia_int_en::CACHE_IA_INT_APP_DROM0_R","esp32::dport::cache_ia_int_en::CACHE_IA_INT_APP_IRAM0_R","esp32::dport::cache_ia_int_en::CACHE_IA_INT_APP_IRAM1_R","esp32::dport::cache_ia_int_en::CACHE_IA_INT_APP_IROM0_R","esp32::dport::cache_ia_int_en::CACHE_IA_INT_APP_DRAM1_R","esp32::dport::cache_ia_int_en::CACHE_IA_INT_APP_OPPOSITE_R","esp32::dport::cache_ia_int_en::CACHE_IA_INT_PRO_DROM0_R","esp32::dport::cache_ia_int_en::CACHE_IA_INT_PRO_IRAM0_R","esp32::dport::cache_ia_int_en::CACHE_IA_INT_PRO_IRAM1_R","esp32::dport::cache_ia_int_en::CACHE_IA_INT_PRO_IROM0_R","esp32::dport::cache_ia_int_en::CACHE_IA_INT_PRO_DRAM1_R","esp32::dport::cache_ia_int_en::CACHE_IA_INT_PRO_OPPOSITE_R","esp32::dport::secure_boot_ctrl::SW_BOOTLOADER_SEL_R","esp32::efuse::blk0_rdata0::RD_UART_DOWNLOAD_DIS_R","esp32::efuse::blk0_rdata3::RD_DISABLE_APP_CPU_R","esp32::efuse::blk0_rdata3::RD_DISABLE_BT_R","esp32::efuse::blk0_rdata3::RD_CHIP_PACKAGE_4BIT_R","esp32::efuse::blk0_rdata3::RD_DIS_CACHE_R","esp32::efuse::blk0_rdata3::RD_CHIP_CPU_FREQ_LOW_R","esp32::efuse::blk0_rdata3::RD_CHIP_CPU_FREQ_RATED_R","esp32::efuse::blk0_rdata3::RD_BLK3_PART_RESERVE_R","esp32::efuse::blk0_rdata3::RD_CHIP_VER_REV1_R","esp32::efuse::blk0_rdata4::RD_RESERVE_0_141_R","esp32::efuse::blk0_rdata4::RD_XPD_SDIO_R","esp32::efuse::blk0_rdata4::RD_XPD_SDIO_TIEH_R","esp32::efuse::blk0_rdata4::RD_XPD_SDIO_FORCE_R","esp32::efuse::blk0_rdata5::RD_CHIP_VER_REV2_R","esp32::efuse::blk0_rdata5::RD_RESERVE_0_181_R","esp32::efuse::blk0_rdata6::RD_CONSOLE_DEBUG_DISABLE_R","esp32::efuse::blk0_rdata6::RD_DISABLE_SDIO_HOST_R","esp32::efuse::blk0_rdata6::RD_ABS_DONE_0_R","esp32::efuse::blk0_rdata6::RD_ABS_DONE_1_R","esp32::efuse::blk0_rdata6::RD_JTAG_DISABLE_R","esp32::efuse::blk0_rdata6::RD_DISABLE_DL_ENCRYPT_R","esp32::efuse::blk0_rdata6::RD_DISABLE_DL_DECRYPT_R","esp32::efuse::blk0_rdata6::RD_DISABLE_DL_CACHE_R","esp32::efuse::blk0_rdata6::RD_KEY_STATUS_R","esp32::efuse::blk0_wdata3::DISABLE_APP_CPU_R","esp32::efuse::blk0_wdata3::DISABLE_BT_R","esp32::efuse::blk0_wdata3::CHIP_PACKAGE_4BIT_R","esp32::efuse::blk0_wdata3::DIS_CACHE_R","esp32::efuse::blk0_wdata3::CHIP_CPU_FREQ_LOW_R","esp32::efuse::blk0_wdata3::CHIP_CPU_FREQ_RATED_R","esp32::efuse::blk0_wdata3::BLK3_PART_RESERVE_R","esp32::efuse::blk0_wdata3::CHIP_VER_REV1_R","esp32::efuse::blk0_wdata4::RESERVE_0_141_R","esp32::efuse::blk0_wdata4::XPD_SDIO_R","esp32::efuse::blk0_wdata4::XPD_SDIO_TIEH_R","esp32::efuse::blk0_wdata4::XPD_SDIO_FORCE_R","esp32::efuse::blk0_wdata5::CHIP_VER_REV2_R","esp32::efuse::blk0_wdata5::RESERVE_0_181_R","esp32::efuse::blk0_wdata6::CONSOLE_DEBUG_DISABLE_R","esp32::efuse::blk0_wdata6::DISABLE_SDIO_HOST_R","esp32::efuse::blk0_wdata6::ABS_DONE_0_R","esp32::efuse::blk0_wdata6::ABS_DONE_1_R","esp32::efuse::blk0_wdata6::DISABLE_JTAG_R","esp32::efuse::blk0_wdata6::DISABLE_DL_ENCRYPT_R","esp32::efuse::blk0_wdata6::DISABLE_DL_DECRYPT_R","esp32::efuse::blk0_wdata6::DISABLE_DL_CACHE_R","esp32::efuse::blk0_wdata6::KEY_STATUS_R","esp32::efuse::clk::EN_R","esp32::efuse::conf::FORCE_NO_WR_RD_DIS_R","esp32::efuse::cmd::READ_CMD_R","esp32::efuse::cmd::PGM_CMD_R","esp32::efuse::int_raw::READ_DONE_INT_RAW_R","esp32::efuse::int_raw::PGM_DONE_INT_RAW_R","esp32::efuse::int_st::READ_DONE_INT_ST_R","esp32::efuse::int_st::PGM_DONE_INT_ST_R","esp32::efuse::int_ena::READ_DONE_INT_ENA_R","esp32::efuse::int_ena::PGM_DONE_INT_ENA_R","esp32::efuse::dac_conf::DAC_CLK_PAD_SEL_R","esp32::emac_dma::dmabusmode::SW_RST_R","esp32::emac_dma::dmabusmode::DMA_ARB_SCH_R","esp32::emac_dma::dmabusmode::ALT_DESC_SIZE_R","esp32::emac_dma::dmabusmode::FIXED_BURST_R","esp32::emac_dma::dmabusmode::USE_SEP_PBL_R","esp32::emac_dma::dmabusmode::PBLX8_MODE_R","esp32::emac_dma::dmabusmode::DMAADDRALIBEA_R","esp32::emac_dma::dmabusmode::DMAMIXEDBURST_R","esp32::emac_dma::dmastatus::TRANS_INT_R","esp32::emac_dma::dmastatus::TRANS_PROC_STOP_R","esp32::emac_dma::dmastatus::TRANS_BUF_UNAVAIL_R","esp32::emac_dma::dmastatus::TRANS_JABBER_TO_R","esp32::emac_dma::dmastatus::RECV_OVFLOW_R","esp32::emac_dma::dmastatus::TRANS_UNDFLOW_R","esp32::emac_dma::dmastatus::RECV_INT_R","esp32::emac_dma::dmastatus::RECV_BUF_UNAVAIL_R","esp32::emac_dma::dmastatus::RECV_PROC_STOP_R","esp32::emac_dma::dmastatus::RECV_WDT_TO_R","esp32::emac_dma::dmastatus::EARLY_TRANS_INT_R","esp32::emac_dma::dmastatus::FATAL_BUS_ERR_INT_R","esp32::emac_dma::dmastatus::EARLY_RECV_INT_R","esp32::emac_dma::dmastatus::ABN_INT_SUMM_R","esp32::emac_dma::dmastatus::NORM_INT_SUMM_R","esp32::emac_dma::dmastatus::PMT_INT_R","esp32::emac_dma::dmastatus::TS_TRI_INT_R","esp32::emac_dma::dmaoperation_mode::START_STOP_RX_R","esp32::emac_dma::dmaoperation_mode::OPT_SECOND_FRAME_R","esp32::emac_dma::dmaoperation_mode::DROP_GFRM_R","esp32::emac_dma::dmaoperation_mode::FWD_UNDER_GF_R","esp32::emac_dma::dmaoperation_mode::FWD_ERR_FRAME_R","esp32::emac_dma::dmaoperation_mode::START_STOP_TRANSMISSION_COMMAND_R","esp32::emac_dma::dmaoperation_mode::FLUSH_TX_FIFO_R","esp32::emac_dma::dmaoperation_mode::TX_STR_FWD_R","esp32::emac_dma::dmaoperation_mode::DIS_FLUSH_RECV_FRAMES_R","esp32::emac_dma::dmaoperation_mode::RX_STORE_FORWARD_R","esp32::emac_dma::dmaoperation_mode::DIS_DROP_TCPIP_ERR_FRAM_R","esp32::emac_dma::dmain_en::DMAIN_TIE_R","esp32::emac_dma::dmain_en::DMAIN_TSE_R","esp32::emac_dma::dmain_en::DMAIN_TBUE_R","esp32::emac_dma::dmain_en::DMAIN_TJTE_R","esp32::emac_dma::dmain_en::DMAIN_OIE_R","esp32::emac_dma::dmain_en::DMAIN_UIE_R","esp32::emac_dma::dmain_en::DMAIN_RIE_R","esp32::emac_dma::dmain_en::DMAIN_RBUE_R","esp32::emac_dma::dmain_en::DMAIN_RSE_R","esp32::emac_dma::dmain_en::DMAIN_RWTE_R","esp32::emac_dma::dmain_en::DMAIN_ETIE_R","esp32::emac_dma::dmain_en::DMAIN_FBEE_R","esp32::emac_dma::dmain_en::DMAIN_ERIE_R","esp32::emac_dma::dmain_en::DMAIN_AISE_R","esp32::emac_dma::dmain_en::DMAIN_NISE_R","esp32::emac_dma::dmamissedfr::OVERFLOW_BMFC_R","esp32::emac_dma::dmamissedfr::OVERFLOW_BFOC_R","esp32::emac_ext::ex_oscclk_conf::CLK_SEL_R","esp32::emac_ext::ex_clk_ctrl::EXT_EN_R","esp32::emac_ext::ex_clk_ctrl::INT_EN_R","esp32::emac_ext::ex_clk_ctrl::RX_125_CLK_EN_R","esp32::emac_ext::ex_clk_ctrl::MII_CLK_TX_EN_R","esp32::emac_ext::ex_clk_ctrl::MII_CLK_RX_EN_R","esp32::emac_ext::ex_clk_ctrl::CLK_EN_R","esp32::emac_ext::ex_phyinf_conf::INT_REVMII_RX_CLK_SEL_R","esp32::emac_ext::ex_phyinf_conf::EXT_REVMII_RX_CLK_SEL_R","esp32::emac_ext::ex_phyinf_conf::SBD_FLOWCTRL_R","esp32::emac_ext::ex_phyinf_conf::SS_MODE_R","esp32::emac_ext::ex_phyinf_conf::SBD_CLK_GATING_EN_R","esp32::emac_ext::ex_phyinf_conf::PMT_CTRL_EN_R","esp32::emac_ext::ex_phyinf_conf::SCR_SMI_DLY_RX_SYNC_R","esp32::emac_ext::ex_phyinf_conf::TX_ERR_OUT_EN_R","esp32::emac_mac::emacconfig::RX_R","esp32::emac_mac::emacconfig::TX_R","esp32::emac_mac::emacconfig::DEFERRALCHECK_R","esp32::emac_mac::emacconfig::PADCRCSTRIP_R","esp32::emac_mac::emacconfig::RETRY_R","esp32::emac_mac::emacconfig::RXIPCOFFLOAD_R","esp32::emac_mac::emacconfig::DUPLEX_R","esp32::emac_mac::emacconfig::LOOPBACK_R","esp32::emac_mac::emacconfig::RXOWN_R","esp32::emac_mac::emacconfig::FESPEED_R","esp32::emac_mac::emacconfig::MII_R","esp32::emac_mac::emacconfig::DISABLECRS_R","esp32::emac_mac::emacconfig::JUMBOFRAME_R","esp32::emac_mac::emacconfig::JABBER_R","esp32::emac_mac::emacconfig::WATCHDOG_R","esp32::emac_mac::emacconfig::ASS2KP_R","esp32::emac_mac::emacff::PMODE_R","esp32::emac_mac::emacff::DAIF_R","esp32::emac_mac::emacff::PAM_R","esp32::emac_mac::emacff::DBF_R","esp32::emac_mac::emacff::SAIF_R","esp32::emac_mac::emacff::SAFE_R","esp32::emac_mac::emacff::RECEIVE_ALL_R","esp32::emac_mac::emacgmiiaddr::MIIBUSY_R","esp32::emac_mac::emacgmiiaddr::MIIWRITE_R","esp32::emac_mac::emacfc::FCBBA_R","esp32::emac_mac::emacfc::TFCE_R","esp32::emac_mac::emacfc::RFCE_R","esp32::emac_mac::emacfc::UPFD_R","esp32::emac_mac::emacfc::DZPQ_R","esp32::emac_mac::emacdebug::MACRPES_R","esp32::emac_mac::emacdebug::MTLRFWCAS_R","esp32::emac_mac::emacdebug::MACTPES_R","esp32::emac_mac::emacdebug::MACTP_R","esp32::emac_mac::emacdebug::MTLTFWCS_R","esp32::emac_mac::emacdebug::MTLTFNES_R","esp32::emac_mac::emacdebug::MTLTSFFS_R","esp32::emac_mac::pmt_csr::PWRDWN_R","esp32::emac_mac::pmt_csr::MGKPKTEN_R","esp32::emac_mac::pmt_csr::RWKPKTEN_R","esp32::emac_mac::pmt_csr::MGKPRCVD_R","esp32::emac_mac::pmt_csr::RWKPRCVD_R","esp32::emac_mac::pmt_csr::GLBLUCAST_R","esp32::emac_mac::pmt_csr::RWKFILTRST_R","esp32::emac_mac::emaclpi_crs::TLPIEN_R","esp32::emac_mac::emaclpi_crs::TLPIEX_R","esp32::emac_mac::emaclpi_crs::RLPIEN_R","esp32::emac_mac::emaclpi_crs::RLPIEX_R","esp32::emac_mac::emaclpi_crs::TLPIST_R","esp32::emac_mac::emaclpi_crs::RLPIST_R","esp32::emac_mac::emaclpi_crs::LPIEN_R","esp32::emac_mac::emaclpi_crs::PLS_R","esp32::emac_mac::emaclpi_crs::LPITXA_R","esp32::emac_mac::emacints::PMTINTS_R","esp32::emac_mac::emacints::LPIIS_R","esp32::emac_mac::emacintmask::PMTINTMASK_R","esp32::emac_mac::emacintmask::LPIINTMASK_R","esp32::emac_mac::emacaddr0high::ADDRESS_ENABLE0_R","esp32::emac_mac::emacaddr1high::SOURCE_ADDRESS_R","esp32::emac_mac::emacaddr1high::ADDRESS_ENABLE1_R","esp32::emac_mac::emacaddr2high::SOURCE_ADDRESS2_R","esp32::emac_mac::emacaddr2high::ADDRESS_ENABLE2_R","esp32::emac_mac::emacaddr3high::SOURCE_ADDRESS3_R","esp32::emac_mac::emacaddr3high::ADDRESS_ENABLE3_R","esp32::emac_mac::emacaddr4high::SOURCE_ADDRESS4_R","esp32::emac_mac::emacaddr4high::ADDRESS_ENABLE4_R","esp32::emac_mac::emacaddr5high::SOURCE_ADDRESS5_R","esp32::emac_mac::emacaddr5high::ADDRESS_ENABLE5_R","esp32::emac_mac::emacaddr6high::SOURCE_ADDRESS6_R","esp32::emac_mac::emacaddr6high::ADDRESS_ENABLE6_R","esp32::emac_mac::emacaddr7high::SOURCE_ADDRESS7_R","esp32::emac_mac::emacaddr7high::ADDRESS_ENABLE7_R","esp32::emac_mac::emaccstatus::LINK_MODE_R","esp32::emac_mac::emaccstatus::JABBER_TIMEOUT_R","esp32::emac_mac::emacwdogto::PWDOGEN_R","esp32::flash_encryption::done::FLASH_DONE_R","esp32::frc_timer::timer_int::CLR_R","esp32::gpio::cpusdio_int1::PIN_PAD_DRIVER_R","esp32::gpio::cpusdio_int1::PIN_WAKEUP_ENABLE_R","esp32::gpio::pin::PAD_DRIVER_R","esp32::gpio::pin::WAKEUP_ENABLE_R","esp32::gpio::cali_conf::CALI_START_R","esp32::gpio::cali_data::CALI_RDY_REAL_R","esp32::gpio::cali_data::CALI_RDY_SYNC2_R","esp32::gpio::func_in_sel_cfg::IN_INV_SEL_R","esp32::gpio::func_in_sel_cfg::SEL_R","esp32::gpio::func_out_sel_cfg::INV_SEL_R","esp32::gpio::func_out_sel_cfg::OEN_SEL_R","esp32::gpio::func_out_sel_cfg::OEN_INV_SEL_R","esp32::gpio_sd::cg::SD_CLK_EN_R","esp32::gpio_sd::misc::SPI_SWAP_R","esp32::hinf::cfg_data1::SDIO_ENABLE_R","esp32::hinf::cfg_data1::SDIO_IOREADY1_R","esp32::hinf::cfg_data1::HIGHSPEED_ENABLE_R","esp32::hinf::cfg_data1::HIGHSPEED_MODE_R","esp32::hinf::cfg_data1::SDIO_CD_ENABLE_R","esp32::hinf::cfg_data1::SDIO_IOREADY2_R","esp32::hinf::cfg_data1::SDIO_INT_MASK_R","esp32::hinf::cfg_data1::IOENABLE2_R","esp32::hinf::cfg_data1::CD_DISABLE_R","esp32::hinf::cfg_data1::FUNC1_EPS_R","esp32::hinf::cfg_data1::EMP_R","esp32::hinf::cfg_data1::IOENABLE1_R","esp32::hinf::cfg_data1::FUNC2_EPS_R","esp32::hinf::cfg_data7::SDIO_RST_R","esp32::hinf::cfg_data7::SDIO_IOREADY0_R","esp32::i2c0::ctr::SDA_FORCE_OUT_R","esp32::i2c0::ctr::SCL_FORCE_OUT_R","esp32::i2c0::ctr::SAMPLE_SCL_LEVEL_R","esp32::i2c0::ctr::MS_MODE_R","esp32::i2c0::ctr::TRANS_START_R","esp32::i2c0::ctr::TX_LSB_FIRST_R","esp32::i2c0::ctr::RX_LSB_FIRST_R","esp32::i2c0::ctr::CLK_EN_R","esp32::i2c0::sr::ACK_REC_R","esp32::i2c0::sr::SLAVE_RW_R","esp32::i2c0::sr::TIME_OUT_R","esp32::i2c0::sr::ARB_LOST_R","esp32::i2c0::sr::BUS_BUSY_R","esp32::i2c0::sr::SLAVE_ADDRESSED_R","esp32::i2c0::sr::BYTE_TRANS_R","esp32::i2c0::slave_addr::ADDR_10BIT_EN_R","esp32::i2c0::fifo_conf::NONFIFO_EN_R","esp32::i2c0::fifo_conf::FIFO_ADDR_CFG_EN_R","esp32::i2c0::fifo_conf::RX_FIFO_RST_R","esp32::i2c0::fifo_conf::TX_FIFO_RST_R","esp32::i2c0::int_raw::RXFIFO_FULL_INT_RAW_R","esp32::i2c0::int_raw::TXFIFO_EMPTY_INT_RAW_R","esp32::i2c0::int_raw::RXFIFO_OVF_INT_RAW_R","esp32::i2c0::int_raw::END_DETECT_INT_RAW_R","esp32::i2c0::int_raw::SLAVE_TRAN_COMP_INT_RAW_R","esp32::i2c0::int_raw::ARBITRATION_LOST_INT_RAW_R","esp32::i2c0::int_raw::MASTER_TRAN_COMP_INT_RAW_R","esp32::i2c0::int_raw::TRANS_COMPLETE_INT_RAW_R","esp32::i2c0::int_raw::TIME_OUT_INT_RAW_R","esp32::i2c0::int_raw::TRANS_START_INT_RAW_R","esp32::i2c0::int_raw::ACK_ERR_INT_RAW_R","esp32::i2c0::int_raw::RX_REC_FULL_INT_RAW_R","esp32::i2c0::int_raw::TX_SEND_EMPTY_INT_RAW_R","esp32::i2c0::int_ena::RXFIFO_FULL_INT_ENA_R","esp32::i2c0::int_ena::TXFIFO_EMPTY_INT_ENA_R","esp32::i2c0::int_ena::RXFIFO_OVF_INT_ENA_R","esp32::i2c0::int_ena::END_DETECT_INT_ENA_R","esp32::i2c0::int_ena::SLAVE_TRAN_COMP_INT_ENA_R","esp32::i2c0::int_ena::ARBITRATION_LOST_INT_ENA_R","esp32::i2c0::int_ena::MASTER_TRAN_COMP_INT_ENA_R","esp32::i2c0::int_ena::TRANS_COMPLETE_INT_ENA_R","esp32::i2c0::int_ena::TIME_OUT_INT_ENA_R","esp32::i2c0::int_ena::TRANS_START_INT_ENA_R","esp32::i2c0::int_ena::ACK_ERR_INT_ENA_R","esp32::i2c0::int_ena::RX_REC_FULL_INT_ENA_R","esp32::i2c0::int_ena::TX_SEND_EMPTY_INT_ENA_R","esp32::i2c0::int_status::RXFIFO_FULL_INT_ST_R","esp32::i2c0::int_status::TXFIFO_EMPTY_INT_ST_R","esp32::i2c0::int_status::RXFIFO_OVF_INT_ST_R","esp32::i2c0::int_status::END_DETECT_INT_ST_R","esp32::i2c0::int_status::SLAVE_TRAN_COMP_INT_ST_R","esp32::i2c0::int_status::ARBITRATION_LOST_INT_ST_R","esp32::i2c0::int_status::MASTER_TRAN_COMP_INT_ST_R","esp32::i2c0::int_status::TRANS_COMPLETE_INT_ST_R","esp32::i2c0::int_status::TIME_OUT_INT_ST_R","esp32::i2c0::int_status::TRANS_START_INT_ST_R","esp32::i2c0::int_status::ACK_ERR_INT_ST_R","esp32::i2c0::int_status::RX_REC_FULL_INT_ST_R","esp32::i2c0::int_status::TX_SEND_EMPTY_INT_ST_R","esp32::i2c0::scl_filter_cfg::SCL_FILTER_EN_R","esp32::i2c0::sda_filter_cfg::SDA_FILTER_EN_R","esp32::i2c0::comd::COMMAND_DONE_R","esp32::i2s0::conf::TX_RESET_R","esp32::i2s0::conf::RX_RESET_R","esp32::i2s0::conf::TX_FIFO_RESET_R","esp32::i2s0::conf::RX_FIFO_RESET_R","esp32::i2s0::conf::TX_START_R","esp32::i2s0::conf::RX_START_R","esp32::i2s0::conf::TX_SLAVE_MOD_R","esp32::i2s0::conf::RX_SLAVE_MOD_R","esp32::i2s0::conf::TX_RIGHT_FIRST_R","esp32::i2s0::conf::RX_RIGHT_FIRST_R","esp32::i2s0::conf::TX_MSB_SHIFT_R","esp32::i2s0::conf::RX_MSB_SHIFT_R","esp32::i2s0::conf::TX_SHORT_SYNC_R","esp32::i2s0::conf::RX_SHORT_SYNC_R","esp32::i2s0::conf::TX_MONO_R","esp32::i2s0::conf::RX_MONO_R","esp32::i2s0::conf::TX_MSB_RIGHT_R","esp32::i2s0::conf::RX_MSB_RIGHT_R","esp32::i2s0::conf::SIG_LOOPBACK_R","esp32::i2s0::int_raw::RX_TAKE_DATA_INT_RAW_R","esp32::i2s0::int_raw::TX_PUT_DATA_INT_RAW_R","esp32::i2s0::int_raw::RX_WFULL_INT_RAW_R","esp32::i2s0::int_raw::RX_REMPTY_INT_RAW_R","esp32::i2s0::int_raw::TX_WFULL_INT_RAW_R","esp32::i2s0::int_raw::TX_REMPTY_INT_RAW_R","esp32::i2s0::int_raw::RX_HUNG_INT_RAW_R","esp32::i2s0::int_raw::TX_HUNG_INT_RAW_R","esp32::i2s0::int_raw::IN_DONE_INT_RAW_R","esp32::i2s0::int_raw::IN_SUC_EOF_INT_RAW_R","esp32::i2s0::int_raw::IN_ERR_EOF_INT_RAW_R","esp32::i2s0::int_raw::OUT_DONE_INT_RAW_R","esp32::i2s0::int_raw::OUT_EOF_INT_RAW_R","esp32::i2s0::int_raw::IN_DSCR_ERR_INT_RAW_R","esp32::i2s0::int_raw::OUT_DSCR_ERR_INT_RAW_R","esp32::i2s0::int_raw::IN_DSCR_EMPTY_INT_RAW_R","esp32::i2s0::int_raw::OUT_TOTAL_EOF_INT_RAW_R","esp32::i2s0::int_st::RX_TAKE_DATA_INT_ST_R","esp32::i2s0::int_st::TX_PUT_DATA_INT_ST_R","esp32::i2s0::int_st::RX_WFULL_INT_ST_R","esp32::i2s0::int_st::RX_REMPTY_INT_ST_R","esp32::i2s0::int_st::TX_WFULL_INT_ST_R","esp32::i2s0::int_st::TX_REMPTY_INT_ST_R","esp32::i2s0::int_st::RX_HUNG_INT_ST_R","esp32::i2s0::int_st::TX_HUNG_INT_ST_R","esp32::i2s0::int_st::IN_DONE_INT_ST_R","esp32::i2s0::int_st::IN_SUC_EOF_INT_ST_R","esp32::i2s0::int_st::IN_ERR_EOF_INT_ST_R","esp32::i2s0::int_st::OUT_DONE_INT_ST_R","esp32::i2s0::int_st::OUT_EOF_INT_ST_R","esp32::i2s0::int_st::IN_DSCR_ERR_INT_ST_R","esp32::i2s0::int_st::OUT_DSCR_ERR_INT_ST_R","esp32::i2s0::int_st::IN_DSCR_EMPTY_INT_ST_R","esp32::i2s0::int_st::OUT_TOTAL_EOF_INT_ST_R","esp32::i2s0::int_ena::RX_TAKE_DATA_INT_ENA_R","esp32::i2s0::int_ena::TX_PUT_DATA_INT_ENA_R","esp32::i2s0::int_ena::RX_WFULL_INT_ENA_R","esp32::i2s0::int_ena::RX_REMPTY_INT_ENA_R","esp32::i2s0::int_ena::TX_WFULL_INT_ENA_R","esp32::i2s0::int_ena::TX_REMPTY_INT_ENA_R","esp32::i2s0::int_ena::RX_HUNG_INT_ENA_R","esp32::i2s0::int_ena::TX_HUNG_INT_ENA_R","esp32::i2s0::int_ena::IN_DONE_INT_ENA_R","esp32::i2s0::int_ena::IN_SUC_EOF_INT_ENA_R","esp32::i2s0::int_ena::IN_ERR_EOF_INT_ENA_R","esp32::i2s0::int_ena::OUT_DONE_INT_ENA_R","esp32::i2s0::int_ena::OUT_EOF_INT_ENA_R","esp32::i2s0::int_ena::IN_DSCR_ERR_INT_ENA_R","esp32::i2s0::int_ena::OUT_DSCR_ERR_INT_ENA_R","esp32::i2s0::int_ena::IN_DSCR_EMPTY_INT_ENA_R","esp32::i2s0::int_ena::OUT_TOTAL_EOF_INT_ENA_R","esp32::i2s0::timing::TX_DSYNC_SW_R","esp32::i2s0::timing::RX_DSYNC_SW_R","esp32::i2s0::timing::TX_BCK_IN_INV_R","esp32::i2s0::fifo_conf::DSCR_EN_R","esp32::i2s0::fifo_conf::TX_FIFO_MOD_FORCE_EN_R","esp32::i2s0::fifo_conf::RX_FIFO_MOD_FORCE_EN_R","esp32::i2s0::out_link::OUTLINK_STOP_R","esp32::i2s0::out_link::OUTLINK_START_R","esp32::i2s0::out_link::OUTLINK_RESTART_R","esp32::i2s0::out_link::OUTLINK_PARK_R","esp32::i2s0::in_link::INLINK_STOP_R","esp32::i2s0::in_link::INLINK_START_R","esp32::i2s0::in_link::INLINK_RESTART_R","esp32::i2s0::in_link::INLINK_PARK_R","esp32::i2s0::lc_conf::IN_RST_R","esp32::i2s0::lc_conf::OUT_RST_R","esp32::i2s0::lc_conf::AHBM_FIFO_RST_R","esp32::i2s0::lc_conf::AHBM_RST_R","esp32::i2s0::lc_conf::OUT_LOOP_TEST_R","esp32::i2s0::lc_conf::IN_LOOP_TEST_R","esp32::i2s0::lc_conf::OUT_AUTO_WRBACK_R","esp32::i2s0::lc_conf::OUT_NO_RESTART_CLR_R","esp32::i2s0::lc_conf::OUT_EOF_MODE_R","esp32::i2s0::lc_conf::OUTDSCR_BURST_EN_R","esp32::i2s0::lc_conf::INDSCR_BURST_EN_R","esp32::i2s0::lc_conf::OUT_DATA_BURST_EN_R","esp32::i2s0::lc_conf::CHECK_OWNER_R","esp32::i2s0::lc_conf::MEM_TRANS_EN_R","esp32::i2s0::outfifo_push::OUTFIFO_PUSH_R","esp32::i2s0::infifo_pop::INFIFO_POP_R","esp32::i2s0::lc_hung_conf::LC_FIFO_TIMEOUT_ENA_R","esp32::i2s0::esco_conf0::ESCO_EN_R","esp32::i2s0::esco_conf0::ESCO_CHAN_MOD_R","esp32::i2s0::esco_conf0::ESCO_CVSD_DEC_PACK_ERR_R","esp32::i2s0::esco_conf0::ESCO_CVSD_INF_EN_R","esp32::i2s0::esco_conf0::CVSD_DEC_START_R","esp32::i2s0::esco_conf0::CVSD_DEC_RESET_R","esp32::i2s0::esco_conf0::PLC_EN_R","esp32::i2s0::esco_conf0::PLC2DMA_EN_R","esp32::i2s0::sco_conf0::SCO_WITH_I2S_EN_R","esp32::i2s0::sco_conf0::SCO_NO_I2S_EN_R","esp32::i2s0::sco_conf0::CVSD_ENC_START_R","esp32::i2s0::sco_conf0::CVSD_ENC_RESET_R","esp32::i2s0::conf1::TX_PCM_BYPASS_R","esp32::i2s0::conf1::RX_PCM_BYPASS_R","esp32::i2s0::conf1::TX_STOP_EN_R","esp32::i2s0::conf1::TX_ZEROS_RM_EN_R","esp32::i2s0::pd_conf::FIFO_FORCE_PD_R","esp32::i2s0::pd_conf::FIFO_FORCE_PU_R","esp32::i2s0::pd_conf::PLC_MEM_FORCE_PD_R","esp32::i2s0::pd_conf::PLC_MEM_FORCE_PU_R","esp32::i2s0::conf2::CAMERA_EN_R","esp32::i2s0::conf2::LCD_TX_WRX2_EN_R","esp32::i2s0::conf2::LCD_TX_SDX2_EN_R","esp32::i2s0::conf2::DATA_ENABLE_TEST_EN_R","esp32::i2s0::conf2::DATA_ENABLE_R","esp32::i2s0::conf2::LCD_EN_R","esp32::i2s0::conf2::EXT_ADC_START_EN_R","esp32::i2s0::conf2::INTER_VALID_EN_R","esp32::i2s0::clkm_conf::CLK_EN_R","esp32::i2s0::clkm_conf::CLKA_ENA_R","esp32::i2s0::pdm_conf::TX_PDM_EN_R","esp32::i2s0::pdm_conf::RX_PDM_EN_R","esp32::i2s0::pdm_conf::PCM2PDM_CONV_EN_R","esp32::i2s0::pdm_conf::PDM2PCM_CONV_EN_R","esp32::i2s0::pdm_conf::RX_PDM_SINC_DSR_16_EN_R","esp32::i2s0::pdm_conf::TX_PDM_HP_BYPASS_R","esp32::i2s0::state::TX_IDLE_R","esp32::i2s0::state::TX_FIFO_RESET_BACK_R","esp32::i2s0::state::RX_FIFO_RESET_BACK_R","esp32::io_mux::gpio36::MCU_OE_R","esp32::io_mux::gpio36::SLP_SEL_R","esp32::io_mux::gpio36::MCU_WPD_R","esp32::io_mux::gpio36::MCU_WPU_R","esp32::io_mux::gpio36::MCU_IE_R","esp32::io_mux::gpio36::FUN_WPD_R","esp32::io_mux::gpio36::FUN_WPU_R","esp32::io_mux::gpio36::FUN_IE_R","esp32::io_mux::gpio37::MCU_OE_R","esp32::io_mux::gpio37::SLP_SEL_R","esp32::io_mux::gpio37::MCU_WPD_R","esp32::io_mux::gpio37::MCU_WPU_R","esp32::io_mux::gpio37::MCU_IE_R","esp32::io_mux::gpio37::FUN_WPD_R","esp32::io_mux::gpio37::FUN_WPU_R","esp32::io_mux::gpio37::FUN_IE_R","esp32::io_mux::gpio38::MCU_OE_R","esp32::io_mux::gpio38::SLP_SEL_R","esp32::io_mux::gpio38::MCU_WPD_R","esp32::io_mux::gpio38::MCU_WPU_R","esp32::io_mux::gpio38::MCU_IE_R","esp32::io_mux::gpio38::FUN_WPD_R","esp32::io_mux::gpio38::FUN_WPU_R","esp32::io_mux::gpio38::FUN_IE_R","esp32::io_mux::gpio39::MCU_OE_R","esp32::io_mux::gpio39::SLP_SEL_R","esp32::io_mux::gpio39::MCU_WPD_R","esp32::io_mux::gpio39::MCU_WPU_R","esp32::io_mux::gpio39::MCU_IE_R","esp32::io_mux::gpio39::FUN_WPD_R","esp32::io_mux::gpio39::FUN_WPU_R","esp32::io_mux::gpio39::FUN_IE_R","esp32::io_mux::gpio34::MCU_OE_R","esp32::io_mux::gpio34::SLP_SEL_R","esp32::io_mux::gpio34::MCU_WPD_R","esp32::io_mux::gpio34::MCU_WPU_R","esp32::io_mux::gpio34::MCU_IE_R","esp32::io_mux::gpio34::FUN_WPD_R","esp32::io_mux::gpio34::FUN_WPU_R","esp32::io_mux::gpio34::FUN_IE_R","esp32::io_mux::gpio35::MCU_OE_R","esp32::io_mux::gpio35::SLP_SEL_R","esp32::io_mux::gpio35::MCU_WPD_R","esp32::io_mux::gpio35::MCU_WPU_R","esp32::io_mux::gpio35::MCU_IE_R","esp32::io_mux::gpio35::FUN_WPD_R","esp32::io_mux::gpio35::FUN_WPU_R","esp32::io_mux::gpio35::FUN_IE_R","esp32::io_mux::gpio32::MCU_OE_R","esp32::io_mux::gpio32::SLP_SEL_R","esp32::io_mux::gpio32::MCU_WPD_R","esp32::io_mux::gpio32::MCU_WPU_R","esp32::io_mux::gpio32::MCU_IE_R","esp32::io_mux::gpio32::FUN_WPD_R","esp32::io_mux::gpio32::FUN_WPU_R","esp32::io_mux::gpio32::FUN_IE_R","esp32::io_mux::gpio33::MCU_OE_R","esp32::io_mux::gpio33::SLP_SEL_R","esp32::io_mux::gpio33::MCU_WPD_R","esp32::io_mux::gpio33::MCU_WPU_R","esp32::io_mux::gpio33::MCU_IE_R","esp32::io_mux::gpio33::FUN_WPD_R","esp32::io_mux::gpio33::FUN_WPU_R","esp32::io_mux::gpio33::FUN_IE_R","esp32::io_mux::gpio25::MCU_OE_R","esp32::io_mux::gpio25::SLP_SEL_R","esp32::io_mux::gpio25::MCU_WPD_R","esp32::io_mux::gpio25::MCU_WPU_R","esp32::io_mux::gpio25::MCU_IE_R","esp32::io_mux::gpio25::FUN_WPD_R","esp32::io_mux::gpio25::FUN_WPU_R","esp32::io_mux::gpio25::FUN_IE_R","esp32::io_mux::gpio26::MCU_OE_R","esp32::io_mux::gpio26::SLP_SEL_R","esp32::io_mux::gpio26::MCU_WPD_R","esp32::io_mux::gpio26::MCU_WPU_R","esp32::io_mux::gpio26::MCU_IE_R","esp32::io_mux::gpio26::FUN_WPD_R","esp32::io_mux::gpio26::FUN_WPU_R","esp32::io_mux::gpio26::FUN_IE_R","esp32::io_mux::gpio27::MCU_OE_R","esp32::io_mux::gpio27::SLP_SEL_R","esp32::io_mux::gpio27::MCU_WPD_R","esp32::io_mux::gpio27::MCU_WPU_R","esp32::io_mux::gpio27::MCU_IE_R","esp32::io_mux::gpio27::FUN_WPD_R","esp32::io_mux::gpio27::FUN_WPU_R","esp32::io_mux::gpio27::FUN_IE_R","esp32::io_mux::gpio14::MCU_OE_R","esp32::io_mux::gpio14::SLP_SEL_R","esp32::io_mux::gpio14::MCU_WPD_R","esp32::io_mux::gpio14::MCU_WPU_R","esp32::io_mux::gpio14::MCU_IE_R","esp32::io_mux::gpio14::FUN_WPD_R","esp32::io_mux::gpio14::FUN_WPU_R","esp32::io_mux::gpio14::FUN_IE_R","esp32::io_mux::gpio12::MCU_OE_R","esp32::io_mux::gpio12::SLP_SEL_R","esp32::io_mux::gpio12::MCU_WPD_R","esp32::io_mux::gpio12::MCU_WPU_R","esp32::io_mux::gpio12::MCU_IE_R","esp32::io_mux::gpio12::FUN_WPD_R","esp32::io_mux::gpio12::FUN_WPU_R","esp32::io_mux::gpio12::FUN_IE_R","esp32::io_mux::gpio13::MCU_OE_R","esp32::io_mux::gpio13::SLP_SEL_R","esp32::io_mux::gpio13::MCU_WPD_R","esp32::io_mux::gpio13::MCU_WPU_R","esp32::io_mux::gpio13::MCU_IE_R","esp32::io_mux::gpio13::FUN_WPD_R","esp32::io_mux::gpio13::FUN_WPU_R","esp32::io_mux::gpio13::FUN_IE_R","esp32::io_mux::gpio15::MCU_OE_R","esp32::io_mux::gpio15::SLP_SEL_R","esp32::io_mux::gpio15::MCU_WPD_R","esp32::io_mux::gpio15::MCU_WPU_R","esp32::io_mux::gpio15::MCU_IE_R","esp32::io_mux::gpio15::FUN_WPD_R","esp32::io_mux::gpio15::FUN_WPU_R","esp32::io_mux::gpio15::FUN_IE_R","esp32::io_mux::gpio2::MCU_OE_R","esp32::io_mux::gpio2::SLP_SEL_R","esp32::io_mux::gpio2::MCU_WPD_R","esp32::io_mux::gpio2::MCU_WPU_R","esp32::io_mux::gpio2::MCU_IE_R","esp32::io_mux::gpio2::FUN_WPD_R","esp32::io_mux::gpio2::FUN_WPU_R","esp32::io_mux::gpio2::FUN_IE_R","esp32::io_mux::gpio0::MCU_OE_R","esp32::io_mux::gpio0::SLP_SEL_R","esp32::io_mux::gpio0::MCU_WPD_R","esp32::io_mux::gpio0::MCU_WPU_R","esp32::io_mux::gpio0::MCU_IE_R","esp32::io_mux::gpio0::FUN_WPD_R","esp32::io_mux::gpio0::FUN_WPU_R","esp32::io_mux::gpio0::FUN_IE_R","esp32::io_mux::gpio4::MCU_OE_R","esp32::io_mux::gpio4::SLP_SEL_R","esp32::io_mux::gpio4::MCU_WPD_R","esp32::io_mux::gpio4::MCU_WPU_R","esp32::io_mux::gpio4::MCU_IE_R","esp32::io_mux::gpio4::FUN_WPD_R","esp32::io_mux::gpio4::FUN_WPU_R","esp32::io_mux::gpio4::FUN_IE_R","esp32::io_mux::gpio16::MCU_OE_R","esp32::io_mux::gpio16::SLP_SEL_R","esp32::io_mux::gpio16::MCU_WPD_R","esp32::io_mux::gpio16::MCU_WPU_R","esp32::io_mux::gpio16::MCU_IE_R","esp32::io_mux::gpio16::FUN_WPD_R","esp32::io_mux::gpio16::FUN_WPU_R","esp32::io_mux::gpio16::FUN_IE_R","esp32::io_mux::gpio17::MCU_OE_R","esp32::io_mux::gpio17::SLP_SEL_R","esp32::io_mux::gpio17::MCU_WPD_R","esp32::io_mux::gpio17::MCU_WPU_R","esp32::io_mux::gpio17::MCU_IE_R","esp32::io_mux::gpio17::FUN_WPD_R","esp32::io_mux::gpio17::FUN_WPU_R","esp32::io_mux::gpio17::FUN_IE_R","esp32::io_mux::gpio9::MCU_OE_R","esp32::io_mux::gpio9::SLP_SEL_R","esp32::io_mux::gpio9::MCU_WPD_R","esp32::io_mux::gpio9::MCU_WPU_R","esp32::io_mux::gpio9::MCU_IE_R","esp32::io_mux::gpio9::FUN_WPD_R","esp32::io_mux::gpio9::FUN_WPU_R","esp32::io_mux::gpio9::FUN_IE_R","esp32::io_mux::gpio10::MCU_OE_R","esp32::io_mux::gpio10::SLP_SEL_R","esp32::io_mux::gpio10::MCU_WPD_R","esp32::io_mux::gpio10::MCU_WPU_R","esp32::io_mux::gpio10::MCU_IE_R","esp32::io_mux::gpio10::FUN_WPD_R","esp32::io_mux::gpio10::FUN_WPU_R","esp32::io_mux::gpio10::FUN_IE_R","esp32::io_mux::gpio11::MCU_OE_R","esp32::io_mux::gpio11::SLP_SEL_R","esp32::io_mux::gpio11::MCU_WPD_R","esp32::io_mux::gpio11::MCU_WPU_R","esp32::io_mux::gpio11::MCU_IE_R","esp32::io_mux::gpio11::FUN_WPD_R","esp32::io_mux::gpio11::FUN_WPU_R","esp32::io_mux::gpio11::FUN_IE_R","esp32::io_mux::gpio6::MCU_OE_R","esp32::io_mux::gpio6::SLP_SEL_R","esp32::io_mux::gpio6::MCU_WPD_R","esp32::io_mux::gpio6::MCU_WPU_R","esp32::io_mux::gpio6::MCU_IE_R","esp32::io_mux::gpio6::FUN_WPD_R","esp32::io_mux::gpio6::FUN_WPU_R","esp32::io_mux::gpio6::FUN_IE_R","esp32::io_mux::gpio7::MCU_OE_R","esp32::io_mux::gpio7::SLP_SEL_R","esp32::io_mux::gpio7::MCU_WPD_R","esp32::io_mux::gpio7::MCU_WPU_R","esp32::io_mux::gpio7::MCU_IE_R","esp32::io_mux::gpio7::FUN_WPD_R","esp32::io_mux::gpio7::FUN_WPU_R","esp32::io_mux::gpio7::FUN_IE_R","esp32::io_mux::gpio8::MCU_OE_R","esp32::io_mux::gpio8::SLP_SEL_R","esp32::io_mux::gpio8::MCU_WPD_R","esp32::io_mux::gpio8::MCU_WPU_R","esp32::io_mux::gpio8::MCU_IE_R","esp32::io_mux::gpio8::FUN_WPD_R","esp32::io_mux::gpio8::FUN_WPU_R","esp32::io_mux::gpio8::FUN_IE_R","esp32::io_mux::gpio5::MCU_OE_R","esp32::io_mux::gpio5::SLP_SEL_R","esp32::io_mux::gpio5::MCU_WPD_R","esp32::io_mux::gpio5::MCU_WPU_R","esp32::io_mux::gpio5::MCU_IE_R","esp32::io_mux::gpio5::FUN_WPD_R","esp32::io_mux::gpio5::FUN_WPU_R","esp32::io_mux::gpio5::FUN_IE_R","esp32::io_mux::gpio18::MCU_OE_R","esp32::io_mux::gpio18::SLP_SEL_R","esp32::io_mux::gpio18::MCU_WPD_R","esp32::io_mux::gpio18::MCU_WPU_R","esp32::io_mux::gpio18::MCU_IE_R","esp32::io_mux::gpio18::FUN_WPD_R","esp32::io_mux::gpio18::FUN_WPU_R","esp32::io_mux::gpio18::FUN_IE_R","esp32::io_mux::gpio19::MCU_OE_R","esp32::io_mux::gpio19::SLP_SEL_R","esp32::io_mux::gpio19::MCU_WPD_R","esp32::io_mux::gpio19::MCU_WPU_R","esp32::io_mux::gpio19::MCU_IE_R","esp32::io_mux::gpio19::FUN_WPD_R","esp32::io_mux::gpio19::FUN_WPU_R","esp32::io_mux::gpio19::FUN_IE_R","esp32::io_mux::gpio20::MCU_OE_R","esp32::io_mux::gpio20::SLP_SEL_R","esp32::io_mux::gpio20::MCU_WPD_R","esp32::io_mux::gpio20::MCU_WPU_R","esp32::io_mux::gpio20::MCU_IE_R","esp32::io_mux::gpio20::FUN_WPD_R","esp32::io_mux::gpio20::FUN_WPU_R","esp32::io_mux::gpio20::FUN_IE_R","esp32::io_mux::gpio21::MCU_OE_R","esp32::io_mux::gpio21::SLP_SEL_R","esp32::io_mux::gpio21::MCU_WPD_R","esp32::io_mux::gpio21::MCU_WPU_R","esp32::io_mux::gpio21::MCU_IE_R","esp32::io_mux::gpio21::FUN_WPD_R","esp32::io_mux::gpio21::FUN_WPU_R","esp32::io_mux::gpio21::FUN_IE_R","esp32::io_mux::gpio22::MCU_OE_R","esp32::io_mux::gpio22::SLP_SEL_R","esp32::io_mux::gpio22::MCU_WPD_R","esp32::io_mux::gpio22::MCU_WPU_R","esp32::io_mux::gpio22::MCU_IE_R","esp32::io_mux::gpio22::FUN_WPD_R","esp32::io_mux::gpio22::FUN_WPU_R","esp32::io_mux::gpio22::FUN_IE_R","esp32::io_mux::gpio3::MCU_OE_R","esp32::io_mux::gpio3::SLP_SEL_R","esp32::io_mux::gpio3::MCU_WPD_R","esp32::io_mux::gpio3::MCU_WPU_R","esp32::io_mux::gpio3::MCU_IE_R","esp32::io_mux::gpio3::FUN_WPD_R","esp32::io_mux::gpio3::FUN_WPU_R","esp32::io_mux::gpio3::FUN_IE_R","esp32::io_mux::gpio1::MCU_OE_R","esp32::io_mux::gpio1::SLP_SEL_R","esp32::io_mux::gpio1::MCU_WPD_R","esp32::io_mux::gpio1::MCU_WPU_R","esp32::io_mux::gpio1::MCU_IE_R","esp32::io_mux::gpio1::FUN_WPD_R","esp32::io_mux::gpio1::FUN_WPU_R","esp32::io_mux::gpio1::FUN_IE_R","esp32::io_mux::gpio23::MCU_OE_R","esp32::io_mux::gpio23::SLP_SEL_R","esp32::io_mux::gpio23::MCU_WPD_R","esp32::io_mux::gpio23::MCU_WPU_R","esp32::io_mux::gpio23::MCU_IE_R","esp32::io_mux::gpio23::FUN_WPD_R","esp32::io_mux::gpio23::FUN_WPU_R","esp32::io_mux::gpio23::FUN_IE_R","esp32::io_mux::gpio24::MCU_OE_R","esp32::io_mux::gpio24::SLP_SEL_R","esp32::io_mux::gpio24::MCU_WPD_R","esp32::io_mux::gpio24::MCU_WPU_R","esp32::io_mux::gpio24::MCU_IE_R","esp32::io_mux::gpio24::FUN_WPD_R","esp32::io_mux::gpio24::FUN_WPU_R","esp32::io_mux::gpio24::FUN_IE_R","esp32::ledc::hsch_conf0::SIG_OUT_EN_R","esp32::ledc::hsch_conf0::IDLE_LV_R","esp32::ledc::hsch_conf1::DUTY_INC_R","esp32::ledc::hsch_conf1::DUTY_START_R","esp32::ledc::lsch_conf0::SIG_OUT_EN_R","esp32::ledc::lsch_conf0::IDLE_LV_R","esp32::ledc::lsch_conf0::PARA_UP_R","esp32::ledc::lsch_conf1::DUTY_INC_R","esp32::ledc::lsch_conf1::DUTY_START_R","esp32::ledc::hstimer_conf::PAUSE_R","esp32::ledc::hstimer_conf::RST_R","esp32::ledc::hstimer_conf::TICK_SEL_R","esp32::ledc::lstimer_conf::PAUSE_R","esp32::ledc::lstimer_conf::RST_R","esp32::ledc::lstimer_conf::TICK_SEL_R","esp32::ledc::lstimer_conf::PARA_UP_R","esp32::ledc::int_raw::HSTIMER0_OVF_INT_RAW_R","esp32::ledc::int_raw::HSTIMER1_OVF_INT_RAW_R","esp32::ledc::int_raw::HSTIMER2_OVF_INT_RAW_R","esp32::ledc::int_raw::HSTIMER3_OVF_INT_RAW_R","esp32::ledc::int_raw::LSTIMER0_OVF_INT_RAW_R","esp32::ledc::int_raw::LSTIMER1_OVF_INT_RAW_R","esp32::ledc::int_raw::LSTIMER2_OVF_INT_RAW_R","esp32::ledc::int_raw::LSTIMER3_OVF_INT_RAW_R","esp32::ledc::int_raw::DUTY_CHNG_END_HSCH0_INT_RAW_R","esp32::ledc::int_raw::DUTY_CHNG_END_HSCH1_INT_RAW_R","esp32::ledc::int_raw::DUTY_CHNG_END_HSCH2_INT_RAW_R","esp32::ledc::int_raw::DUTY_CHNG_END_HSCH3_INT_RAW_R","esp32::ledc::int_raw::DUTY_CHNG_END_HSCH4_INT_RAW_R","esp32::ledc::int_raw::DUTY_CHNG_END_HSCH5_INT_RAW_R","esp32::ledc::int_raw::DUTY_CHNG_END_HSCH6_INT_RAW_R","esp32::ledc::int_raw::DUTY_CHNG_END_HSCH7_INT_RAW_R","esp32::ledc::int_raw::DUTY_CHNG_END_LSCH0_INT_RAW_R","esp32::ledc::int_raw::DUTY_CHNG_END_LSCH1_INT_RAW_R","esp32::ledc::int_raw::DUTY_CHNG_END_LSCH2_INT_RAW_R","esp32::ledc::int_raw::DUTY_CHNG_END_LSCH3_INT_RAW_R","esp32::ledc::int_raw::DUTY_CHNG_END_LSCH4_INT_RAW_R","esp32::ledc::int_raw::DUTY_CHNG_END_LSCH5_INT_RAW_R","esp32::ledc::int_raw::DUTY_CHNG_END_LSCH6_INT_RAW_R","esp32::ledc::int_raw::DUTY_CHNG_END_LSCH7_INT_RAW_R","esp32::ledc::int_st::HSTIMER0_OVF_INT_ST_R","esp32::ledc::int_st::HSTIMER1_OVF_INT_ST_R","esp32::ledc::int_st::HSTIMER2_OVF_INT_ST_R","esp32::ledc::int_st::HSTIMER3_OVF_INT_ST_R","esp32::ledc::int_st::LSTIMER0_OVF_INT_ST_R","esp32::ledc::int_st::LSTIMER1_OVF_INT_ST_R","esp32::ledc::int_st::LSTIMER2_OVF_INT_ST_R","esp32::ledc::int_st::LSTIMER3_OVF_INT_ST_R","esp32::ledc::int_st::DUTY_CHNG_END_HSCH0_INT_ST_R","esp32::ledc::int_st::DUTY_CHNG_END_HSCH1_INT_ST_R","esp32::ledc::int_st::DUTY_CHNG_END_HSCH2_INT_ST_R","esp32::ledc::int_st::DUTY_CHNG_END_HSCH3_INT_ST_R","esp32::ledc::int_st::DUTY_CHNG_END_HSCH4_INT_ST_R","esp32::ledc::int_st::DUTY_CHNG_END_HSCH5_INT_ST_R","esp32::ledc::int_st::DUTY_CHNG_END_HSCH6_INT_ST_R","esp32::ledc::int_st::DUTY_CHNG_END_HSCH7_INT_ST_R","esp32::ledc::int_st::DUTY_CHNG_END_LSCH0_INT_ST_R","esp32::ledc::int_st::DUTY_CHNG_END_LSCH1_INT_ST_R","esp32::ledc::int_st::DUTY_CHNG_END_LSCH2_INT_ST_R","esp32::ledc::int_st::DUTY_CHNG_END_LSCH3_INT_ST_R","esp32::ledc::int_st::DUTY_CHNG_END_LSCH4_INT_ST_R","esp32::ledc::int_st::DUTY_CHNG_END_LSCH5_INT_ST_R","esp32::ledc::int_st::DUTY_CHNG_END_LSCH6_INT_ST_R","esp32::ledc::int_st::DUTY_CHNG_END_LSCH7_INT_ST_R","esp32::ledc::int_ena::HSTIMER0_OVF_INT_ENA_R","esp32::ledc::int_ena::HSTIMER1_OVF_INT_ENA_R","esp32::ledc::int_ena::HSTIMER2_OVF_INT_ENA_R","esp32::ledc::int_ena::HSTIMER3_OVF_INT_ENA_R","esp32::ledc::int_ena::LSTIMER0_OVF_INT_ENA_R","esp32::ledc::int_ena::LSTIMER1_OVF_INT_ENA_R","esp32::ledc::int_ena::LSTIMER2_OVF_INT_ENA_R","esp32::ledc::int_ena::LSTIMER3_OVF_INT_ENA_R","esp32::ledc::int_ena::DUTY_CHNG_END_HSCH0_INT_ENA_R","esp32::ledc::int_ena::DUTY_CHNG_END_HSCH1_INT_ENA_R","esp32::ledc::int_ena::DUTY_CHNG_END_HSCH2_INT_ENA_R","esp32::ledc::int_ena::DUTY_CHNG_END_HSCH3_INT_ENA_R","esp32::ledc::int_ena::DUTY_CHNG_END_HSCH4_INT_ENA_R","esp32::ledc::int_ena::DUTY_CHNG_END_HSCH5_INT_ENA_R","esp32::ledc::int_ena::DUTY_CHNG_END_HSCH6_INT_ENA_R","esp32::ledc::int_ena::DUTY_CHNG_END_HSCH7_INT_ENA_R","esp32::ledc::int_ena::DUTY_CHNG_END_LSCH0_INT_ENA_R","esp32::ledc::int_ena::DUTY_CHNG_END_LSCH1_INT_ENA_R","esp32::ledc::int_ena::DUTY_CHNG_END_LSCH2_INT_ENA_R","esp32::ledc::int_ena::DUTY_CHNG_END_LSCH3_INT_ENA_R","esp32::ledc::int_ena::DUTY_CHNG_END_LSCH4_INT_ENA_R","esp32::ledc::int_ena::DUTY_CHNG_END_LSCH5_INT_ENA_R","esp32::ledc::int_ena::DUTY_CHNG_END_LSCH6_INT_ENA_R","esp32::ledc::int_ena::DUTY_CHNG_END_LSCH7_INT_ENA_R","esp32::ledc::conf::APB_CLK_SEL_R","esp32::mcpwm0::timer0_sync::TIMER0_SYNCI_EN_R","esp32::mcpwm0::timer0_sync::SW_R","esp32::mcpwm0::timer0_sync::TIMER0_PHASE_DIRECTION_R","esp32::mcpwm0::timer0_status::TIMER0_DIRECTION_R","esp32::mcpwm0::timer1_sync::TIMER1_SYNCI_EN_R","esp32::mcpwm0::timer1_sync::SW_R","esp32::mcpwm0::timer1_sync::TIMER1_PHASE_DIRECTION_R","esp32::mcpwm0::timer1_status::TIMER1_DIRECTION_R","esp32::mcpwm0::timer2_sync::TIMER2_SYNCI_EN_R","esp32::mcpwm0::timer2_sync::SW_R","esp32::mcpwm0::timer2_sync::TIMER2_PHASE_DIRECTION_R","esp32::mcpwm0::timer2_status::TIMER2_DIRECTION_R","esp32::mcpwm0::timer_synci_cfg::EXTERNAL_SYNCI0_INVERT_R","esp32::mcpwm0::timer_synci_cfg::EXTERNAL_SYNCI1_INVERT_R","esp32::mcpwm0::timer_synci_cfg::EXTERNAL_SYNCI2_INVERT_R","esp32::mcpwm0::gen0_stmp_cfg::GEN0_A_SHDW_FULL_R","esp32::mcpwm0::gen0_stmp_cfg::GEN0_B_SHDW_FULL_R","esp32::mcpwm0::gen0_force::GEN0_A_NCIFORCE_R","esp32::mcpwm0::gen0_force::GEN0_B_NCIFORCE_R","esp32::mcpwm0::dt0_cfg::DT0_DEB_MODE_R","esp32::mcpwm0::dt0_cfg::DT0_A_OUTSWAP_R","esp32::mcpwm0::dt0_cfg::DT0_B_OUTSWAP_R","esp32::mcpwm0::dt0_cfg::DT0_RED_INSEL_R","esp32::mcpwm0::dt0_cfg::DT0_FED_INSEL_R","esp32::mcpwm0::dt0_cfg::DT0_RED_OUTINVERT_R","esp32::mcpwm0::dt0_cfg::DT0_FED_OUTINVERT_R","esp32::mcpwm0::dt0_cfg::DT0_A_OUTBYPASS_R","esp32::mcpwm0::dt0_cfg::DT0_B_OUTBYPASS_R","esp32::mcpwm0::dt0_cfg::DT0_CLK_SEL_R","esp32::mcpwm0::carrier0_cfg::CARRIER0_EN_R","esp32::mcpwm0::carrier0_cfg::CARRIER0_OUT_INVERT_R","esp32::mcpwm0::carrier0_cfg::CARRIER0_IN_INVERT_R","esp32::mcpwm0::fh0_cfg0::FH0_SW_CBC_R","esp32::mcpwm0::fh0_cfg0::FH0_F2_CBC_R","esp32::mcpwm0::fh0_cfg0::FH0_F1_CBC_R","esp32::mcpwm0::fh0_cfg0::FH0_F0_CBC_R","esp32::mcpwm0::fh0_cfg0::FH0_SW_OST_R","esp32::mcpwm0::fh0_cfg0::FH0_F2_OST_R","esp32::mcpwm0::fh0_cfg0::FH0_F1_OST_R","esp32::mcpwm0::fh0_cfg0::FH0_F0_OST_R","esp32::mcpwm0::fh0_cfg1::FH0_CLR_OST_R","esp32::mcpwm0::fh0_cfg1::FH0_FORCE_CBC_R","esp32::mcpwm0::fh0_cfg1::FH0_FORCE_OST_R","esp32::mcpwm0::fh0_status::FH0_CBC_ON_R","esp32::mcpwm0::fh0_status::FH0_OST_ON_R","esp32::mcpwm0::gen1_stmp_cfg::GEN1_A_SHDW_FULL_R","esp32::mcpwm0::gen1_stmp_cfg::GEN1_B_SHDW_FULL_R","esp32::mcpwm0::gen1_force::GEN1_A_NCIFORCE_R","esp32::mcpwm0::gen1_force::GEN1_B_NCIFORCE_R","esp32::mcpwm0::dt1_cfg::DT1_DEB_MODE_R","esp32::mcpwm0::dt1_cfg::DT1_A_OUTSWAP_R","esp32::mcpwm0::dt1_cfg::DT1_B_OUTSWAP_R","esp32::mcpwm0::dt1_cfg::DT1_RED_INSEL_R","esp32::mcpwm0::dt1_cfg::DT1_FED_INSEL_R","esp32::mcpwm0::dt1_cfg::DT1_RED_OUTINVERT_R","esp32::mcpwm0::dt1_cfg::DT1_FED_OUTINVERT_R","esp32::mcpwm0::dt1_cfg::DT1_A_OUTBYPASS_R","esp32::mcpwm0::dt1_cfg::DT1_B_OUTBYPASS_R","esp32::mcpwm0::dt1_cfg::DT1_CLK_SEL_R","esp32::mcpwm0::carrier1_cfg::CARRIER1_EN_R","esp32::mcpwm0::carrier1_cfg::CARRIER1_OUT_INVERT_R","esp32::mcpwm0::carrier1_cfg::CARRIER1_IN_INVERT_R","esp32::mcpwm0::fh1_cfg0::FH1_SW_CBC_R","esp32::mcpwm0::fh1_cfg0::FH1_F2_CBC_R","esp32::mcpwm0::fh1_cfg0::FH1_F1_CBC_R","esp32::mcpwm0::fh1_cfg0::FH1_F0_CBC_R","esp32::mcpwm0::fh1_cfg0::FH1_SW_OST_R","esp32::mcpwm0::fh1_cfg0::FH1_F2_OST_R","esp32::mcpwm0::fh1_cfg0::FH1_F1_OST_R","esp32::mcpwm0::fh1_cfg0::FH1_F0_OST_R","esp32::mcpwm0::fh1_cfg1::FH1_CLR_OST_R","esp32::mcpwm0::fh1_cfg1::FH1_FORCE_CBC_R","esp32::mcpwm0::fh1_cfg1::FH1_FORCE_OST_R","esp32::mcpwm0::fh1_status::FH1_CBC_ON_R","esp32::mcpwm0::fh1_status::FH1_OST_ON_R","esp32::mcpwm0::gen2_stmp_cfg::GEN2_A_SHDW_FULL_R","esp32::mcpwm0::gen2_stmp_cfg::GEN2_B_SHDW_FULL_R","esp32::mcpwm0::gen2_force::GEN2_A_NCIFORCE_R","esp32::mcpwm0::gen2_force::GEN2_B_NCIFORCE_R","esp32::mcpwm0::dt2_cfg::DT2_DEB_MODE_R","esp32::mcpwm0::dt2_cfg::DT2_A_OUTSWAP_R","esp32::mcpwm0::dt2_cfg::DT2_B_OUTSWAP_R","esp32::mcpwm0::dt2_cfg::DT2_RED_INSEL_R","esp32::mcpwm0::dt2_cfg::DT2_FED_INSEL_R","esp32::mcpwm0::dt2_cfg::DT2_RED_OUTINVERT_R","esp32::mcpwm0::dt2_cfg::DT2_FED_OUTINVERT_R","esp32::mcpwm0::dt2_cfg::DT2_A_OUTBYPASS_R","esp32::mcpwm0::dt2_cfg::DT2_B_OUTBYPASS_R","esp32::mcpwm0::dt2_cfg::DT2_CLK_SEL_R","esp32::mcpwm0::carrier2_cfg::CARRIER2_EN_R","esp32::mcpwm0::carrier2_cfg::CARRIER2_OUT_INVERT_R","esp32::mcpwm0::carrier2_cfg::CARRIER2_IN_INVERT_R","esp32::mcpwm0::fh2_cfg0::FH2_SW_CBC_R","esp32::mcpwm0::fh2_cfg0::FH2_F2_CBC_R","esp32::mcpwm0::fh2_cfg0::FH2_F1_CBC_R","esp32::mcpwm0::fh2_cfg0::FH2_F0_CBC_R","esp32::mcpwm0::fh2_cfg0::FH2_SW_OST_R","esp32::mcpwm0::fh2_cfg0::FH2_F2_OST_R","esp32::mcpwm0::fh2_cfg0::FH2_F1_OST_R","esp32::mcpwm0::fh2_cfg0::FH2_F0_OST_R","esp32::mcpwm0::fh2_cfg1::FH2_CLR_OST_R","esp32::mcpwm0::fh2_cfg1::FH2_FORCE_CBC_R","esp32::mcpwm0::fh2_cfg1::FH2_FORCE_OST_R","esp32::mcpwm0::fh2_status::FH2_CBC_ON_R","esp32::mcpwm0::fh2_status::FH2_OST_ON_R","esp32::mcpwm0::fault_detect::F0_EN_R","esp32::mcpwm0::fault_detect::F1_EN_R","esp32::mcpwm0::fault_detect::F2_EN_R","esp32::mcpwm0::fault_detect::F0_POLE_R","esp32::mcpwm0::fault_detect::F1_POLE_R","esp32::mcpwm0::fault_detect::F2_POLE_R","esp32::mcpwm0::fault_detect::EVENT_F0_R","esp32::mcpwm0::fault_detect::EVENT_F1_R","esp32::mcpwm0::fault_detect::EVENT_F2_R","esp32::mcpwm0::cap_timer_cfg::CAP_TIMER_EN_R","esp32::mcpwm0::cap_timer_cfg::CAP_SYNCI_EN_R","esp32::mcpwm0::cap_ch0_cfg::CAP0_EN_R","esp32::mcpwm0::cap_ch0_cfg::CAP0_IN_INVERT_R","esp32::mcpwm0::cap_ch1_cfg::CAP1_EN_R","esp32::mcpwm0::cap_ch1_cfg::CAP1_IN_INVERT_R","esp32::mcpwm0::cap_ch2_cfg::CAP2_EN_R","esp32::mcpwm0::cap_ch2_cfg::CAP2_IN_INVERT_R","esp32::mcpwm0::cap_status::CAP0_EDGE_R","esp32::mcpwm0::cap_status::CAP1_EDGE_R","esp32::mcpwm0::cap_status::CAP2_EDGE_R","esp32::mcpwm0::update_cfg::GLOBAL_UP_EN_R","esp32::mcpwm0::update_cfg::GLOBAL_FORCE_UP_R","esp32::mcpwm0::update_cfg::OP0_UP_EN_R","esp32::mcpwm0::update_cfg::OP0_FORCE_UP_R","esp32::mcpwm0::update_cfg::OP1_UP_EN_R","esp32::mcpwm0::update_cfg::OP1_FORCE_UP_R","esp32::mcpwm0::update_cfg::OP2_UP_EN_R","esp32::mcpwm0::update_cfg::OP2_FORCE_UP_R","esp32::mcpwm0::int_ena::TIMER0_STOP_INT_ENA_R","esp32::mcpwm0::int_ena::TIMER1_STOP_INT_ENA_R","esp32::mcpwm0::int_ena::TIMER2_STOP_INT_ENA_R","esp32::mcpwm0::int_ena::TIMER0_TEZ_INT_ENA_R","esp32::mcpwm0::int_ena::TIMER1_TEZ_INT_ENA_R","esp32::mcpwm0::int_ena::TIMER2_TEZ_INT_ENA_R","esp32::mcpwm0::int_ena::TIMER0_TEP_INT_ENA_R","esp32::mcpwm0::int_ena::TIMER1_TEP_INT_ENA_R","esp32::mcpwm0::int_ena::TIMER2_TEP_INT_ENA_R","esp32::mcpwm0::int_ena::FAULT0_INT_ENA_R","esp32::mcpwm0::int_ena::FAULT1_INT_ENA_R","esp32::mcpwm0::int_ena::FAULT2_INT_ENA_R","esp32::mcpwm0::int_ena::FAULT0_CLR_INT_ENA_R","esp32::mcpwm0::int_ena::FAULT1_CLR_INT_ENA_R","esp32::mcpwm0::int_ena::FAULT2_CLR_INT_ENA_R","esp32::mcpwm0::int_ena::OP0_TEA_INT_ENA_R","esp32::mcpwm0::int_ena::OP1_TEA_INT_ENA_R","esp32::mcpwm0::int_ena::OP2_TEA_INT_ENA_R","esp32::mcpwm0::int_ena::OP0_TEB_INT_ENA_R","esp32::mcpwm0::int_ena::OP1_TEB_INT_ENA_R","esp32::mcpwm0::int_ena::OP2_TEB_INT_ENA_R","esp32::mcpwm0::int_ena::FH0_CBC_INT_ENA_R","esp32::mcpwm0::int_ena::FH1_CBC_INT_ENA_R","esp32::mcpwm0::int_ena::FH2_CBC_INT_ENA_R","esp32::mcpwm0::int_ena::FH0_OST_INT_ENA_R","esp32::mcpwm0::int_ena::FH1_OST_INT_ENA_R","esp32::mcpwm0::int_ena::FH2_OST_INT_ENA_R","esp32::mcpwm0::int_ena::CAP0_INT_ENA_R","esp32::mcpwm0::int_ena::CAP1_INT_ENA_R","esp32::mcpwm0::int_ena::CAP2_INT_ENA_R","esp32::mcpwm0::int_raw::TIMER0_STOP_INT_RAW_R","esp32::mcpwm0::int_raw::TIMER1_STOP_INT_RAW_R","esp32::mcpwm0::int_raw::TIMER2_STOP_INT_RAW_R","esp32::mcpwm0::int_raw::TIMER0_TEZ_INT_RAW_R","esp32::mcpwm0::int_raw::TIMER1_TEZ_INT_RAW_R","esp32::mcpwm0::int_raw::TIMER2_TEZ_INT_RAW_R","esp32::mcpwm0::int_raw::TIMER0_TEP_INT_RAW_R","esp32::mcpwm0::int_raw::TIMER1_TEP_INT_RAW_R","esp32::mcpwm0::int_raw::TIMER2_TEP_INT_RAW_R","esp32::mcpwm0::int_raw::FAULT0_INT_RAW_R","esp32::mcpwm0::int_raw::FAULT1_INT_RAW_R","esp32::mcpwm0::int_raw::FAULT2_INT_RAW_R","esp32::mcpwm0::int_raw::FAULT0_CLR_INT_RAW_R","esp32::mcpwm0::int_raw::FAULT1_CLR_INT_RAW_R","esp32::mcpwm0::int_raw::FAULT2_CLR_INT_RAW_R","esp32::mcpwm0::int_raw::OP0_TEA_INT_RAW_R","esp32::mcpwm0::int_raw::OP1_TEA_INT_RAW_R","esp32::mcpwm0::int_raw::OP2_TEA_INT_RAW_R","esp32::mcpwm0::int_raw::OP0_TEB_INT_RAW_R","esp32::mcpwm0::int_raw::OP1_TEB_INT_RAW_R","esp32::mcpwm0::int_raw::OP2_TEB_INT_RAW_R","esp32::mcpwm0::int_raw::FH0_CBC_INT_RAW_R","esp32::mcpwm0::int_raw::FH1_CBC_INT_RAW_R","esp32::mcpwm0::int_raw::FH2_CBC_INT_RAW_R","esp32::mcpwm0::int_raw::FH0_OST_INT_RAW_R","esp32::mcpwm0::int_raw::FH1_OST_INT_RAW_R","esp32::mcpwm0::int_raw::FH2_OST_INT_RAW_R","esp32::mcpwm0::int_raw::CAP0_INT_RAW_R","esp32::mcpwm0::int_raw::CAP1_INT_RAW_R","esp32::mcpwm0::int_raw::CAP2_INT_RAW_R","esp32::mcpwm0::int_st::TIMER0_STOP_INT_ST_R","esp32::mcpwm0::int_st::TIMER1_STOP_INT_ST_R","esp32::mcpwm0::int_st::TIMER2_STOP_INT_ST_R","esp32::mcpwm0::int_st::TIMER0_TEZ_INT_ST_R","esp32::mcpwm0::int_st::TIMER1_TEZ_INT_ST_R","esp32::mcpwm0::int_st::TIMER2_TEZ_INT_ST_R","esp32::mcpwm0::int_st::TIMER0_TEP_INT_ST_R","esp32::mcpwm0::int_st::TIMER1_TEP_INT_ST_R","esp32::mcpwm0::int_st::TIMER2_TEP_INT_ST_R","esp32::mcpwm0::int_st::FAULT0_INT_ST_R","esp32::mcpwm0::int_st::FAULT1_INT_ST_R","esp32::mcpwm0::int_st::FAULT2_INT_ST_R","esp32::mcpwm0::int_st::FAULT0_CLR_INT_ST_R","esp32::mcpwm0::int_st::FAULT1_CLR_INT_ST_R","esp32::mcpwm0::int_st::FAULT2_CLR_INT_ST_R","esp32::mcpwm0::int_st::OP0_TEA_INT_ST_R","esp32::mcpwm0::int_st::OP1_TEA_INT_ST_R","esp32::mcpwm0::int_st::OP2_TEA_INT_ST_R","esp32::mcpwm0::int_st::OP0_TEB_INT_ST_R","esp32::mcpwm0::int_st::OP1_TEB_INT_ST_R","esp32::mcpwm0::int_st::OP2_TEB_INT_ST_R","esp32::mcpwm0::int_st::FH0_CBC_INT_ST_R","esp32::mcpwm0::int_st::FH1_CBC_INT_ST_R","esp32::mcpwm0::int_st::FH2_CBC_INT_ST_R","esp32::mcpwm0::int_st::FH0_OST_INT_ST_R","esp32::mcpwm0::int_st::FH1_OST_INT_ST_R","esp32::mcpwm0::int_st::FH2_OST_INT_ST_R","esp32::mcpwm0::int_st::CAP0_INT_ST_R","esp32::mcpwm0::int_st::CAP1_INT_ST_R","esp32::mcpwm0::int_st::CAP2_INT_ST_R","esp32::mcpwm0::clk::EN_R","esp32::nrx::nrxpd_ctrl::DEMAP_FORCE_PD_R","esp32::nrx::nrxpd_ctrl::DEMAP_FORCE_PU_R","esp32::nrx::nrxpd_ctrl::VIT_FORCE_PD_R","esp32::nrx::nrxpd_ctrl::VIT_FORCE_PU_R","esp32::nrx::nrxpd_ctrl::RX_ROT_FORCE_PD_R","esp32::nrx::nrxpd_ctrl::RX_ROT_FORCE_PU_R","esp32::nrx::nrxpd_ctrl::CHAN_EST_FORCE_PD_R","esp32::nrx::nrxpd_ctrl::CHAN_EST_FORCE_PU_R","esp32::pcnt::u_conf0::FILTER_EN_R","esp32::pcnt::u_conf0::THR_ZERO_EN_R","esp32::pcnt::u_conf0::THR_H_LIM_EN_R","esp32::pcnt::u_conf0::THR_L_LIM_EN_R","esp32::pcnt::u_conf0::THR_THRES0_EN_R","esp32::pcnt::u_conf0::THR_THRES1_EN_R","esp32::pcnt::int_raw::CNT_THR_EVENT_U0_R","esp32::pcnt::int_raw::CNT_THR_EVENT_U1_R","esp32::pcnt::int_raw::CNT_THR_EVENT_U2_R","esp32::pcnt::int_raw::CNT_THR_EVENT_U3_R","esp32::pcnt::int_raw::CNT_THR_EVENT_U4_R","esp32::pcnt::int_raw::CNT_THR_EVENT_U5_R","esp32::pcnt::int_raw::CNT_THR_EVENT_U6_R","esp32::pcnt::int_raw::CNT_THR_EVENT_U7_R","esp32::pcnt::int_st::CNT_THR_EVENT_U0_R","esp32::pcnt::int_st::CNT_THR_EVENT_U1_R","esp32::pcnt::int_st::CNT_THR_EVENT_U2_R","esp32::pcnt::int_st::CNT_THR_EVENT_U3_R","esp32::pcnt::int_st::CNT_THR_EVENT_U4_R","esp32::pcnt::int_st::CNT_THR_EVENT_U5_R","esp32::pcnt::int_st::CNT_THR_EVENT_U6_R","esp32::pcnt::int_st::CNT_THR_EVENT_U7_R","esp32::pcnt::int_ena::CNT_THR_EVENT_U0_R","esp32::pcnt::int_ena::CNT_THR_EVENT_U1_R","esp32::pcnt::int_ena::CNT_THR_EVENT_U2_R","esp32::pcnt::int_ena::CNT_THR_EVENT_U3_R","esp32::pcnt::int_ena::CNT_THR_EVENT_U4_R","esp32::pcnt::int_ena::CNT_THR_EVENT_U5_R","esp32::pcnt::int_ena::CNT_THR_EVENT_U6_R","esp32::pcnt::int_ena::CNT_THR_EVENT_U7_R","esp32::pcnt::u_status::THRES1_R","esp32::pcnt::u_status::THRES0_R","esp32::pcnt::u_status::L_LIM_R","esp32::pcnt::u_status::H_LIM_R","esp32::pcnt::u_status::ZERO_R","esp32::pcnt::ctrl::CNT_RST_U0_R","esp32::pcnt::ctrl::CNT_PAUSE_U0_R","esp32::pcnt::ctrl::CNT_RST_U1_R","esp32::pcnt::ctrl::CNT_PAUSE_U1_R","esp32::pcnt::ctrl::CNT_RST_U2_R","esp32::pcnt::ctrl::CNT_PAUSE_U2_R","esp32::pcnt::ctrl::CNT_RST_U3_R","esp32::pcnt::ctrl::CNT_PAUSE_U3_R","esp32::pcnt::ctrl::CNT_RST_U4_R","esp32::pcnt::ctrl::CNT_PAUSE_U4_R","esp32::pcnt::ctrl::CNT_RST_U5_R","esp32::pcnt::ctrl::CNT_PAUSE_U5_R","esp32::pcnt::ctrl::CNT_RST_U6_R","esp32::pcnt::ctrl::CNT_PAUSE_U6_R","esp32::pcnt::ctrl::CNT_RST_U7_R","esp32::pcnt::ctrl::CNT_PAUSE_U7_R","esp32::pcnt::ctrl::CLK_EN_R","esp32::rmt::chconf0::CARRIER_EN_R","esp32::rmt::chconf0::CARRIER_OUT_LV_R","esp32::rmt::chconf0::MEM_PD_R","esp32::rmt::chconf0::CLK_EN_R","esp32::rmt::chconf1::TX_START_R","esp32::rmt::chconf1::RX_EN_R","esp32::rmt::chconf1::MEM_WR_RST_R","esp32::rmt::chconf1::MEM_RD_RST_R","esp32::rmt::chconf1::APB_MEM_RST_R","esp32::rmt::chconf1::MEM_OWNER_R","esp32::rmt::chconf1::TX_CONTI_MODE_R","esp32::rmt::chconf1::RX_FILTER_EN_R","esp32::rmt::chconf1::REF_CNT_RST_R","esp32::rmt::chconf1::REF_ALWAYS_ON_R","esp32::rmt::chconf1::IDLE_OUT_LV_R","esp32::rmt::chconf1::IDLE_OUT_EN_R","esp32::rmt::chstatus::MEM_OWNER_ERR_R","esp32::rmt::chstatus::MEM_FULL_R","esp32::rmt::chstatus::MEM_EMPTY_R","esp32::rmt::chstatus::APB_MEM_WR_ERR_R","esp32::rmt::chstatus::APB_MEM_RD_ERR_R","esp32::rmt::int_raw::CH_TX_END_R","esp32::rmt::int_raw::CH_RX_END_R","esp32::rmt::int_raw::CH_ERR_R","esp32::rmt::int_raw::CH_TX_THR_EVENT_R","esp32::rmt::int_st::CH_TX_END_R","esp32::rmt::int_st::CH_RX_END_R","esp32::rmt::int_st::CH_ERR_R","esp32::rmt::int_st::CH_TX_THR_EVENT_R","esp32::rmt::int_ena::CH_TX_END_R","esp32::rmt::int_ena::CH_RX_END_R","esp32::rmt::int_ena::CH_ERR_R","esp32::rmt::int_ena::CH_TX_THR_EVENT_R","esp32::rmt::apb_conf::APB_FIFO_MASK_R","esp32::rmt::apb_conf::MEM_TX_WRAP_EN_R","esp32::rsa::interrupt::INTERRUPT_R","esp32::rsa::clean::CLEAN_R","esp32::rtc_cntl::options0::BB_I2C_FORCE_PD_R","esp32::rtc_cntl::options0::BB_I2C_FORCE_PU_R","esp32::rtc_cntl::options0::BBPLL_I2C_FORCE_PD_R","esp32::rtc_cntl::options0::BBPLL_I2C_FORCE_PU_R","esp32::rtc_cntl::options0::BBPLL_FORCE_PD_R","esp32::rtc_cntl::options0::BBPLL_FORCE_PU_R","esp32::rtc_cntl::options0::XTL_FORCE_PD_R","esp32::rtc_cntl::options0::XTL_FORCE_PU_R","esp32::rtc_cntl::options0::BIAS_SLEEP_FOLW_8M_R","esp32::rtc_cntl::options0::BIAS_FORCE_SLEEP_R","esp32::rtc_cntl::options0::BIAS_FORCE_NOSLEEP_R","esp32::rtc_cntl::options0::BIAS_I2C_FOLW_8M_R","esp32::rtc_cntl::options0::BIAS_I2C_FORCE_PD_R","esp32::rtc_cntl::options0::BIAS_I2C_FORCE_PU_R","esp32::rtc_cntl::options0::BIAS_CORE_FOLW_8M_R","esp32::rtc_cntl::options0::BIAS_CORE_FORCE_PD_R","esp32::rtc_cntl::options0::BIAS_CORE_FORCE_PU_R","esp32::rtc_cntl::options0::XTL_FORCE_ISO_R","esp32::rtc_cntl::options0::PLL_FORCE_ISO_R","esp32::rtc_cntl::options0::ANALOG_FORCE_ISO_R","esp32::rtc_cntl::options0::XTL_FORCE_NOISO_R","esp32::rtc_cntl::options0::PLL_FORCE_NOISO_R","esp32::rtc_cntl::options0::ANALOG_FORCE_NOISO_R","esp32::rtc_cntl::options0::DG_WRAP_FORCE_RST_R","esp32::rtc_cntl::options0::DG_WRAP_FORCE_NORST_R","esp32::rtc_cntl::slp_timer1::MAIN_TIMER_ALARM_EN_R","esp32::rtc_cntl::time_update::TIME_VALID_R","esp32::rtc_cntl::state0::TOUCH_WAKEUP_FORCE_EN_R","esp32::rtc_cntl::state0::ULP_CP_WAKEUP_FORCE_EN_R","esp32::rtc_cntl::state0::APB2RTC_BRIDGE_SEL_R","esp32::rtc_cntl::state0::TOUCH_SLP_TIMER_EN_R","esp32::rtc_cntl::state0::ULP_CP_SLP_TIMER_EN_R","esp32::rtc_cntl::state0::SDIO_ACTIVE_IND_R","esp32::rtc_cntl::state0::SLP_WAKEUP_R","esp32::rtc_cntl::state0::SLP_REJECT_R","esp32::rtc_cntl::state0::SLEEP_EN_R","esp32::rtc_cntl::timer1::CPU_STALL_EN_R","esp32::rtc_cntl::ana_conf::PLLA_FORCE_PD_R","esp32::rtc_cntl::ana_conf::PLLA_FORCE_PU_R","esp32::rtc_cntl::ana_conf::BBPLL_CAL_SLP_START_R","esp32::rtc_cntl::ana_conf::PVTMON_PU_R","esp32::rtc_cntl::ana_conf::TXRF_I2C_PU_R","esp32::rtc_cntl::ana_conf::RFRX_PBUS_PU_R","esp32::rtc_cntl::ana_conf::CKGEN_I2C_PU_R","esp32::rtc_cntl::ana_conf::PLL_I2C_PU_R","esp32::rtc_cntl::reset_state::APPCPU_STAT_VECTOR_SEL_R","esp32::rtc_cntl::reset_state::PROCPU_STAT_VECTOR_SEL_R","esp32::rtc_cntl::wakeup_state::GPIO_WAKEUP_FILTER_R","esp32::rtc_cntl::int_ena::SLP_WAKEUP_INT_ENA_R","esp32::rtc_cntl::int_ena::SLP_REJECT_INT_ENA_R","esp32::rtc_cntl::int_ena::SDIO_IDLE_INT_ENA_R","esp32::rtc_cntl::int_ena::WDT_INT_ENA_R","esp32::rtc_cntl::int_ena::TIME_VALID_INT_ENA_R","esp32::rtc_cntl::int_ena::ULP_CP_INT_ENA_R","esp32::rtc_cntl::int_ena::TOUCH_INT_ENA_R","esp32::rtc_cntl::int_ena::BROWN_OUT_INT_ENA_R","esp32::rtc_cntl::int_ena::MAIN_TIMER_INT_ENA_R","esp32::rtc_cntl::int_raw::SLP_WAKEUP_INT_RAW_R","esp32::rtc_cntl::int_raw::SLP_REJECT_INT_RAW_R","esp32::rtc_cntl::int_raw::SDIO_IDLE_INT_RAW_R","esp32::rtc_cntl::int_raw::WDT_INT_RAW_R","esp32::rtc_cntl::int_raw::TIME_VALID_INT_RAW_R","esp32::rtc_cntl::int_raw::ULP_CP_INT_RAW_R","esp32::rtc_cntl::int_raw::TOUCH_INT_RAW_R","esp32::rtc_cntl::int_raw::BROWN_OUT_INT_RAW_R","esp32::rtc_cntl::int_raw::MAIN_TIMER_INT_RAW_R","esp32::rtc_cntl::int_st::SLP_WAKEUP_INT_ST_R","esp32::rtc_cntl::int_st::SLP_REJECT_INT_ST_R","esp32::rtc_cntl::int_st::SDIO_IDLE_INT_ST_R","esp32::rtc_cntl::int_st::WDT_INT_ST_R","esp32::rtc_cntl::int_st::TIME_VALID_INT_ST_R","esp32::rtc_cntl::int_st::SAR_INT_ST_R","esp32::rtc_cntl::int_st::TOUCH_INT_ST_R","esp32::rtc_cntl::int_st::BROWN_OUT_INT_ST_R","esp32::rtc_cntl::int_st::MAIN_TIMER_INT_ST_R","esp32::rtc_cntl::ext_xtl_conf::XTL_EXT_CTR_LV_R","esp32::rtc_cntl::ext_xtl_conf::XTL_EXT_CTR_EN_R","esp32::rtc_cntl::ext_wakeup_conf::EXT_WAKEUP0_LV_R","esp32::rtc_cntl::ext_wakeup_conf::EXT_WAKEUP1_LV_R","esp32::rtc_cntl::slp_reject_conf::GPIO_REJECT_EN_R","esp32::rtc_cntl::slp_reject_conf::SDIO_REJECT_EN_R","esp32::rtc_cntl::slp_reject_conf::LIGHT_SLP_REJECT_EN_R","esp32::rtc_cntl::slp_reject_conf::DEEP_SLP_REJECT_EN_R","esp32::rtc_cntl::cpu_period_conf::CPUSEL_CONF_R","esp32::rtc_cntl::clk_conf::ENB_CK8M_R","esp32::rtc_cntl::clk_conf::ENB_CK8M_DIV_R","esp32::rtc_cntl::clk_conf::DIG_XTAL32K_EN_R","esp32::rtc_cntl::clk_conf::DIG_CLK8M_D256_EN_R","esp32::rtc_cntl::clk_conf::DIG_CLK8M_EN_R","esp32::rtc_cntl::clk_conf::CK8M_DFREQ_FORCE_R","esp32::rtc_cntl::clk_conf::XTAL_FORCE_NOGATING_R","esp32::rtc_cntl::clk_conf::CK8M_FORCE_NOGATING_R","esp32::rtc_cntl::clk_conf::CK8M_FORCE_PD_R","esp32::rtc_cntl::clk_conf::CK8M_FORCE_PU_R","esp32::rtc_cntl::clk_conf::FAST_CLK_RTC_SEL_R","esp32::rtc_cntl::sdio_conf::SDIO_PD_EN_R","esp32::rtc_cntl::sdio_conf::SDIO_FORCE_R","esp32::rtc_cntl::sdio_conf::SDIO_TIEH_R","esp32::rtc_cntl::sdio_conf::REG1P8_READY_R","esp32::rtc_cntl::sdio_conf::XPD_SDIO_R","esp32::rtc_cntl::bias_conf::ENB_SCK_XTAL_R","esp32::rtc_cntl::bias_conf::INC_HEARTBEAT_REFRESH_R","esp32::rtc_cntl::bias_conf::DEC_HEARTBEAT_PERIOD_R","esp32::rtc_cntl::bias_conf::INC_HEARTBEAT_PERIOD_R","esp32::rtc_cntl::bias_conf::DEC_HEARTBEAT_WIDTH_R","esp32::rtc_cntl::bias_conf::RST_BIAS_I2C_R","esp32::rtc_cntl::reg::SCK_DCAP_FORCE_R","esp32::rtc_cntl::reg::DBOOST_FORCE_PD_R","esp32::rtc_cntl::reg::DBOOST_FORCE_PU_R","esp32::rtc_cntl::reg::FORCE_PD_R","esp32::rtc_cntl::reg::FORCE_PU_R","esp32::rtc_cntl::pwc::FASTMEM_FORCE_NOISO_R","esp32::rtc_cntl::pwc::FASTMEM_FORCE_ISO_R","esp32::rtc_cntl::pwc::SLOWMEM_FORCE_NOISO_R","esp32::rtc_cntl::pwc::SLOWMEM_FORCE_ISO_R","esp32::rtc_cntl::pwc::FORCE_ISO_R","esp32::rtc_cntl::pwc::FORCE_NOISO_R","esp32::rtc_cntl::pwc::FASTMEM_FOLW_CPU_R","esp32::rtc_cntl::pwc::FASTMEM_FORCE_LPD_R","esp32::rtc_cntl::pwc::FASTMEM_FORCE_LPU_R","esp32::rtc_cntl::pwc::SLOWMEM_FOLW_CPU_R","esp32::rtc_cntl::pwc::SLOWMEM_FORCE_LPD_R","esp32::rtc_cntl::pwc::SLOWMEM_FORCE_LPU_R","esp32::rtc_cntl::pwc::FASTMEM_FORCE_PD_R","esp32::rtc_cntl::pwc::FASTMEM_FORCE_PU_R","esp32::rtc_cntl::pwc::FASTMEM_PD_EN_R","esp32::rtc_cntl::pwc::SLOWMEM_FORCE_PD_R","esp32::rtc_cntl::pwc::SLOWMEM_FORCE_PU_R","esp32::rtc_cntl::pwc::SLOWMEM_PD_EN_R","esp32::rtc_cntl::pwc::FORCE_PD_R","esp32::rtc_cntl::pwc::FORCE_PU_R","esp32::rtc_cntl::pwc::PD_EN_R","esp32::rtc_cntl::dig_pwc::LSLP_MEM_FORCE_PD_R","esp32::rtc_cntl::dig_pwc::LSLP_MEM_FORCE_PU_R","esp32::rtc_cntl::dig_pwc::ROM0_FORCE_PD_R","esp32::rtc_cntl::dig_pwc::ROM0_FORCE_PU_R","esp32::rtc_cntl::dig_pwc::INTER_RAM0_FORCE_PD_R","esp32::rtc_cntl::dig_pwc::INTER_RAM0_FORCE_PU_R","esp32::rtc_cntl::dig_pwc::INTER_RAM1_FORCE_PD_R","esp32::rtc_cntl::dig_pwc::INTER_RAM1_FORCE_PU_R","esp32::rtc_cntl::dig_pwc::INTER_RAM2_FORCE_PD_R","esp32::rtc_cntl::dig_pwc::INTER_RAM2_FORCE_PU_R","esp32::rtc_cntl::dig_pwc::INTER_RAM3_FORCE_PD_R","esp32::rtc_cntl::dig_pwc::INTER_RAM3_FORCE_PU_R","esp32::rtc_cntl::dig_pwc::INTER_RAM4_FORCE_PD_R","esp32::rtc_cntl::dig_pwc::INTER_RAM4_FORCE_PU_R","esp32::rtc_cntl::dig_pwc::WIFI_FORCE_PD_R","esp32::rtc_cntl::dig_pwc::WIFI_FORCE_PU_R","esp32::rtc_cntl::dig_pwc::DG_WRAP_FORCE_PD_R","esp32::rtc_cntl::dig_pwc::DG_WRAP_FORCE_PU_R","esp32::rtc_cntl::dig_pwc::ROM0_PD_EN_R","esp32::rtc_cntl::dig_pwc::INTER_RAM0_PD_EN_R","esp32::rtc_cntl::dig_pwc::INTER_RAM1_PD_EN_R","esp32::rtc_cntl::dig_pwc::INTER_RAM2_PD_EN_R","esp32::rtc_cntl::dig_pwc::INTER_RAM3_PD_EN_R","esp32::rtc_cntl::dig_pwc::INTER_RAM4_PD_EN_R","esp32::rtc_cntl::dig_pwc::WIFI_PD_EN_R","esp32::rtc_cntl::dig_pwc::DG_WRAP_PD_EN_R","esp32::rtc_cntl::dig_iso::FORCE_OFF_R","esp32::rtc_cntl::dig_iso::FORCE_ON_R","esp32::rtc_cntl::dig_iso::DG_PAD_AUTOHOLD_R","esp32::rtc_cntl::dig_iso::DG_PAD_AUTOHOLD_EN_R","esp32::rtc_cntl::dig_iso::DG_PAD_FORCE_NOISO_R","esp32::rtc_cntl::dig_iso::DG_PAD_FORCE_ISO_R","esp32::rtc_cntl::dig_iso::DG_PAD_FORCE_UNHOLD_R","esp32::rtc_cntl::dig_iso::DG_PAD_FORCE_HOLD_R","esp32::rtc_cntl::dig_iso::ROM0_FORCE_ISO_R","esp32::rtc_cntl::dig_iso::ROM0_FORCE_NOISO_R","esp32::rtc_cntl::dig_iso::INTER_RAM0_FORCE_ISO_R","esp32::rtc_cntl::dig_iso::INTER_RAM0_FORCE_NOISO_R","esp32::rtc_cntl::dig_iso::INTER_RAM1_FORCE_ISO_R","esp32::rtc_cntl::dig_iso::INTER_RAM1_FORCE_NOISO_R","esp32::rtc_cntl::dig_iso::INTER_RAM2_FORCE_ISO_R","esp32::rtc_cntl::dig_iso::INTER_RAM2_FORCE_NOISO_R","esp32::rtc_cntl::dig_iso::INTER_RAM3_FORCE_ISO_R","esp32::rtc_cntl::dig_iso::INTER_RAM3_FORCE_NOISO_R","esp32::rtc_cntl::dig_iso::INTER_RAM4_FORCE_ISO_R","esp32::rtc_cntl::dig_iso::INTER_RAM4_FORCE_NOISO_R","esp32::rtc_cntl::dig_iso::WIFI_FORCE_ISO_R","esp32::rtc_cntl::dig_iso::WIFI_FORCE_NOISO_R","esp32::rtc_cntl::dig_iso::DG_WRAP_FORCE_ISO_R","esp32::rtc_cntl::dig_iso::DG_WRAP_FORCE_NOISO_R","esp32::rtc_cntl::wdtconfig0::WDT_PAUSE_IN_SLP_R","esp32::rtc_cntl::wdtconfig0::WDT_APPCPU_RESET_EN_R","esp32::rtc_cntl::wdtconfig0::WDT_PROCPU_RESET_EN_R","esp32::rtc_cntl::wdtconfig0::WDT_FLASHBOOT_MOD_EN_R","esp32::rtc_cntl::wdtconfig0::WDT_LEVEL_INT_EN_R","esp32::rtc_cntl::wdtconfig0::WDT_EDGE_INT_EN_R","esp32::rtc_cntl::wdtconfig0::WDT_EN_R","esp32::rtc_cntl::test_mux::ENT_RTC_R","esp32::rtc_cntl::low_power_st::RDY_FOR_WAKEUP_R","esp32::rtc_cntl::hold_force::ADC1_HOLD_FORCE_R","esp32::rtc_cntl::hold_force::ADC2_HOLD_FORCE_R","esp32::rtc_cntl::hold_force::PDAC1_HOLD_FORCE_R","esp32::rtc_cntl::hold_force::PDAC2_HOLD_FORCE_R","esp32::rtc_cntl::hold_force::SENSE1_HOLD_FORCE_R","esp32::rtc_cntl::hold_force::SENSE2_HOLD_FORCE_R","esp32::rtc_cntl::hold_force::SENSE3_HOLD_FORCE_R","esp32::rtc_cntl::hold_force::SENSE4_HOLD_FORCE_R","esp32::rtc_cntl::hold_force::TOUCH_PAD0_HOLD_FORCE_R","esp32::rtc_cntl::hold_force::TOUCH_PAD1_HOLD_FORCE_R","esp32::rtc_cntl::hold_force::TOUCH_PAD2_HOLD_FORCE_R","esp32::rtc_cntl::hold_force::TOUCH_PAD3_HOLD_FORCE_R","esp32::rtc_cntl::hold_force::TOUCH_PAD4_HOLD_FORCE_R","esp32::rtc_cntl::hold_force::TOUCH_PAD5_HOLD_FORCE_R","esp32::rtc_cntl::hold_force::TOUCH_PAD6_HOLD_FORCE_R","esp32::rtc_cntl::hold_force::TOUCH_PAD7_HOLD_FORCE_R","esp32::rtc_cntl::hold_force::X32P_HOLD_FORCE_R","esp32::rtc_cntl::hold_force::X32N_HOLD_FORCE_R","esp32::rtc_cntl::brown_out::RTC_MEM_CRC_START_R","esp32::rtc_cntl::brown_out::CLOSE_FLASH_ENA_R","esp32::rtc_cntl::brown_out::PD_RF_ENA_R","esp32::rtc_cntl::brown_out::RST_ENA_R","esp32::rtc_cntl::brown_out::ENA_R","esp32::rtc_cntl::brown_out::DET_R","esp32::rtc_cntl::brown_out::RTC_MEM_CRC_FINISH_R","esp32::rtc_io::pin::PAD_DRIVER_R","esp32::rtc_io::pin::WAKEUP_ENABLE_R","esp32::rtc_io::rtc_debug_sel::DEBUG_12M_NO_GATING_R","esp32::rtc_io::hall_sens::HALL_PHASE_R","esp32::rtc_io::hall_sens::XPD_HALL_R","esp32::rtc_io::sensor_pads::SENSE4_FUN_IE_R","esp32::rtc_io::sensor_pads::SENSE4_SLP_IE_R","esp32::rtc_io::sensor_pads::SENSE4_SLP_SEL_R","esp32::rtc_io::sensor_pads::SENSE3_FUN_IE_R","esp32::rtc_io::sensor_pads::SENSE3_SLP_IE_R","esp32::rtc_io::sensor_pads::SENSE3_SLP_SEL_R","esp32::rtc_io::sensor_pads::SENSE2_FUN_IE_R","esp32::rtc_io::sensor_pads::SENSE2_SLP_IE_R","esp32::rtc_io::sensor_pads::SENSE2_SLP_SEL_R","esp32::rtc_io::sensor_pads::SENSE1_FUN_IE_R","esp32::rtc_io::sensor_pads::SENSE1_SLP_IE_R","esp32::rtc_io::sensor_pads::SENSE1_SLP_SEL_R","esp32::rtc_io::sensor_pads::SENSE4_MUX_SEL_R","esp32::rtc_io::sensor_pads::SENSE3_MUX_SEL_R","esp32::rtc_io::sensor_pads::SENSE2_MUX_SEL_R","esp32::rtc_io::sensor_pads::SENSE1_MUX_SEL_R","esp32::rtc_io::sensor_pads::SENSE4_HOLD_R","esp32::rtc_io::sensor_pads::SENSE3_HOLD_R","esp32::rtc_io::sensor_pads::SENSE2_HOLD_R","esp32::rtc_io::sensor_pads::SENSE1_HOLD_R","esp32::rtc_io::adc_pad::ADC2_FUN_IE_R","esp32::rtc_io::adc_pad::ADC2_SLP_IE_R","esp32::rtc_io::adc_pad::ADC2_SLP_SEL_R","esp32::rtc_io::adc_pad::ADC1_FUN_IE_R","esp32::rtc_io::adc_pad::ADC1_SLP_IE_R","esp32::rtc_io::adc_pad::ADC1_SLP_SEL_R","esp32::rtc_io::adc_pad::ADC2_MUX_SEL_R","esp32::rtc_io::adc_pad::ADC1_MUX_SEL_R","esp32::rtc_io::adc_pad::ADC2_HOLD_R","esp32::rtc_io::adc_pad::ADC1_HOLD_R","esp32::rtc_io::pad_dac1::PDAC1_DAC_XPD_FORCE_R","esp32::rtc_io::pad_dac1::PDAC1_FUN_IE_R","esp32::rtc_io::pad_dac1::PDAC1_SLP_OE_R","esp32::rtc_io::pad_dac1::PDAC1_SLP_IE_R","esp32::rtc_io::pad_dac1::PDAC1_SLP_SEL_R","esp32::rtc_io::pad_dac1::PDAC1_MUX_SEL_R","esp32::rtc_io::pad_dac1::PDAC1_XPD_DAC_R","esp32::rtc_io::pad_dac1::PDAC1_RUE_R","esp32::rtc_io::pad_dac1::PDAC1_RDE_R","esp32::rtc_io::pad_dac1::PDAC1_HOLD_R","esp32::rtc_io::pad_dac2::PDAC2_DAC_XPD_FORCE_R","esp32::rtc_io::pad_dac2::PDAC2_FUN_IE_R","esp32::rtc_io::pad_dac2::PDAC2_SLP_OE_R","esp32::rtc_io::pad_dac2::PDAC2_SLP_IE_R","esp32::rtc_io::pad_dac2::PDAC2_SLP_SEL_R","esp32::rtc_io::pad_dac2::PDAC2_MUX_SEL_R","esp32::rtc_io::pad_dac2::PDAC2_XPD_DAC_R","esp32::rtc_io::pad_dac2::PDAC2_RUE_R","esp32::rtc_io::pad_dac2::PDAC2_RDE_R","esp32::rtc_io::pad_dac2::PDAC2_HOLD_R","esp32::rtc_io::xtal_32k_pad::X32P_FUN_IE_R","esp32::rtc_io::xtal_32k_pad::X32P_SLP_OE_R","esp32::rtc_io::xtal_32k_pad::X32P_SLP_IE_R","esp32::rtc_io::xtal_32k_pad::X32P_SLP_SEL_R","esp32::rtc_io::xtal_32k_pad::X32N_FUN_IE_R","esp32::rtc_io::xtal_32k_pad::X32N_SLP_OE_R","esp32::rtc_io::xtal_32k_pad::X32N_SLP_IE_R","esp32::rtc_io::xtal_32k_pad::X32N_SLP_SEL_R","esp32::rtc_io::xtal_32k_pad::X32P_MUX_SEL_R","esp32::rtc_io::xtal_32k_pad::X32N_MUX_SEL_R","esp32::rtc_io::xtal_32k_pad::XPD_XTAL_32K_R","esp32::rtc_io::xtal_32k_pad::X32P_RUE_R","esp32::rtc_io::xtal_32k_pad::X32P_RDE_R","esp32::rtc_io::xtal_32k_pad::X32P_HOLD_R","esp32::rtc_io::xtal_32k_pad::X32N_RUE_R","esp32::rtc_io::xtal_32k_pad::X32N_RDE_R","esp32::rtc_io::xtal_32k_pad::X32N_HOLD_R","esp32::rtc_io::touch_cfg::TOUCH_XPD_BIAS_R","esp32::rtc_io::touch_pad0::TO_GPIO_R","esp32::rtc_io::touch_pad0::FUN_IE_R","esp32::rtc_io::touch_pad0::SLP_OE_R","esp32::rtc_io::touch_pad0::SLP_IE_R","esp32::rtc_io::touch_pad0::SLP_SEL_R","esp32::rtc_io::touch_pad0::MUX_SEL_R","esp32::rtc_io::touch_pad0::XPD_R","esp32::rtc_io::touch_pad0::TIE_OPT_R","esp32::rtc_io::touch_pad0::START_R","esp32::rtc_io::touch_pad0::RUE_R","esp32::rtc_io::touch_pad0::RDE_R","esp32::rtc_io::touch_pad0::HOLD_R","esp32::rtc_io::touch_pad1::TO_GPIO_R","esp32::rtc_io::touch_pad1::FUN_IE_R","esp32::rtc_io::touch_pad1::SLP_OE_R","esp32::rtc_io::touch_pad1::SLP_IE_R","esp32::rtc_io::touch_pad1::SLP_SEL_R","esp32::rtc_io::touch_pad1::MUX_SEL_R","esp32::rtc_io::touch_pad1::XPD_R","esp32::rtc_io::touch_pad1::TIE_OPT_R","esp32::rtc_io::touch_pad1::START_R","esp32::rtc_io::touch_pad1::RUE_R","esp32::rtc_io::touch_pad1::RDE_R","esp32::rtc_io::touch_pad1::HOLD_R","esp32::rtc_io::touch_pad2::TO_GPIO_R","esp32::rtc_io::touch_pad2::FUN_IE_R","esp32::rtc_io::touch_pad2::SLP_OE_R","esp32::rtc_io::touch_pad2::SLP_IE_R","esp32::rtc_io::touch_pad2::SLP_SEL_R","esp32::rtc_io::touch_pad2::MUX_SEL_R","esp32::rtc_io::touch_pad2::XPD_R","esp32::rtc_io::touch_pad2::TIE_OPT_R","esp32::rtc_io::touch_pad2::START_R","esp32::rtc_io::touch_pad2::RUE_R","esp32::rtc_io::touch_pad2::RDE_R","esp32::rtc_io::touch_pad2::HOLD_R","esp32::rtc_io::touch_pad3::TO_GPIO_R","esp32::rtc_io::touch_pad3::FUN_IE_R","esp32::rtc_io::touch_pad3::SLP_OE_R","esp32::rtc_io::touch_pad3::SLP_IE_R","esp32::rtc_io::touch_pad3::SLP_SEL_R","esp32::rtc_io::touch_pad3::MUX_SEL_R","esp32::rtc_io::touch_pad3::XPD_R","esp32::rtc_io::touch_pad3::TIE_OPT_R","esp32::rtc_io::touch_pad3::START_R","esp32::rtc_io::touch_pad3::RUE_R","esp32::rtc_io::touch_pad3::RDE_R","esp32::rtc_io::touch_pad3::HOLD_R","esp32::rtc_io::touch_pad4::TO_GPIO_R","esp32::rtc_io::touch_pad4::FUN_IE_R","esp32::rtc_io::touch_pad4::SLP_OE_R","esp32::rtc_io::touch_pad4::SLP_IE_R","esp32::rtc_io::touch_pad4::SLP_SEL_R","esp32::rtc_io::touch_pad4::MUX_SEL_R","esp32::rtc_io::touch_pad4::XPD_R","esp32::rtc_io::touch_pad4::TIE_OPT_R","esp32::rtc_io::touch_pad4::START_R","esp32::rtc_io::touch_pad4::RUE_R","esp32::rtc_io::touch_pad4::RDE_R","esp32::rtc_io::touch_pad4::HOLD_R","esp32::rtc_io::touch_pad5::TO_GPIO_R","esp32::rtc_io::touch_pad5::FUN_IE_R","esp32::rtc_io::touch_pad5::SLP_OE_R","esp32::rtc_io::touch_pad5::SLP_IE_R","esp32::rtc_io::touch_pad5::SLP_SEL_R","esp32::rtc_io::touch_pad5::MUX_SEL_R","esp32::rtc_io::touch_pad5::XPD_R","esp32::rtc_io::touch_pad5::TIE_OPT_R","esp32::rtc_io::touch_pad5::START_R","esp32::rtc_io::touch_pad5::RUE_R","esp32::rtc_io::touch_pad5::RDE_R","esp32::rtc_io::touch_pad5::HOLD_R","esp32::rtc_io::touch_pad6::TO_GPIO_R","esp32::rtc_io::touch_pad6::FUN_IE_R","esp32::rtc_io::touch_pad6::SLP_OE_R","esp32::rtc_io::touch_pad6::SLP_IE_R","esp32::rtc_io::touch_pad6::SLP_SEL_R","esp32::rtc_io::touch_pad6::MUX_SEL_R","esp32::rtc_io::touch_pad6::XPD_R","esp32::rtc_io::touch_pad6::TIE_OPT_R","esp32::rtc_io::touch_pad6::START_R","esp32::rtc_io::touch_pad6::RUE_R","esp32::rtc_io::touch_pad6::RDE_R","esp32::rtc_io::touch_pad6::HOLD_R","esp32::rtc_io::touch_pad7::TO_GPIO_R","esp32::rtc_io::touch_pad7::FUN_IE_R","esp32::rtc_io::touch_pad7::SLP_OE_R","esp32::rtc_io::touch_pad7::SLP_IE_R","esp32::rtc_io::touch_pad7::SLP_SEL_R","esp32::rtc_io::touch_pad7::MUX_SEL_R","esp32::rtc_io::touch_pad7::XPD_R","esp32::rtc_io::touch_pad7::TIE_OPT_R","esp32::rtc_io::touch_pad7::START_R","esp32::rtc_io::touch_pad7::RUE_R","esp32::rtc_io::touch_pad7::RDE_R","esp32::rtc_io::touch_pad7::HOLD_R","esp32::rtc_io::touch_pad8::TO_GPIO_R","esp32::rtc_io::touch_pad8::XPD_R","esp32::rtc_io::touch_pad8::TIE_OPT_R","esp32::rtc_io::touch_pad8::START_R","esp32::rtc_io::touch_pad9::TO_GPIO_R","esp32::rtc_io::touch_pad9::XPD_R","esp32::rtc_io::touch_pad9::TIE_OPT_R","esp32::rtc_io::touch_pad9::START_R","esp32::rtc_i2c::ctrl::SDA_FORCE_OUT_R","esp32::rtc_i2c::ctrl::SCL_FORCE_OUT_R","esp32::rtc_i2c::ctrl::MS_MODE_R","esp32::rtc_i2c::ctrl::TRANS_START_R","esp32::rtc_i2c::ctrl::TX_LSB_FIRST_R","esp32::rtc_i2c::ctrl::RX_LSB_FIRST_R","esp32::rtc_i2c::debug_status::ACK_VAL_R","esp32::rtc_i2c::debug_status::SLAVE_RW_R","esp32::rtc_i2c::debug_status::TIMED_OUT_R","esp32::rtc_i2c::debug_status::ARB_LOST_R","esp32::rtc_i2c::debug_status::BUS_BUSY_R","esp32::rtc_i2c::debug_status::SLAVE_ADDR_MATCH_R","esp32::rtc_i2c::debug_status::BYTE_TRANS_R","esp32::rtc_i2c::slave_addr::_10BIT_R","esp32::rtc_i2c::int_raw::SLAVE_TRANS_COMPLETE_INT_RAW_R","esp32::rtc_i2c::int_raw::ARBITRATION_LOST_INT_RAW_R","esp32::rtc_i2c::int_raw::MASTER_TRANS_COMPLETE_INT_RAW_R","esp32::rtc_i2c::int_raw::TRANS_COMPLETE_INT_RAW_R","esp32::rtc_i2c::int_raw::TIME_OUT_INT_RAW_R","esp32::rtc_i2c::int_clr::SLAVE_TRANS_COMPLETE_INT_CLR_R","esp32::rtc_i2c::int_clr::ARBITRATION_LOST_INT_CLR_R","esp32::rtc_i2c::int_clr::MASTER_TRANS_COMPLETE_INT_CLR_R","esp32::rtc_i2c::int_clr::TRANS_COMPLETE_INT_CLR_R","esp32::rtc_i2c::cmd::DONE_R","esp32::sdhost::ctrl::CONTROLLER_RESET_R","esp32::sdhost::ctrl::FIFO_RESET_R","esp32::sdhost::ctrl::DMA_RESET_R","esp32::sdhost::ctrl::INT_ENABLE_R","esp32::sdhost::ctrl::READ_WAIT_R","esp32::sdhost::ctrl::SEND_IRQ_RESPONSE_R","esp32::sdhost::ctrl::ABORT_READ_DATA_R","esp32::sdhost::ctrl::SEND_CCSD_R","esp32::sdhost::ctrl::SEND_AUTO_STOP_CCSD_R","esp32::sdhost::ctrl::CEATA_DEVICE_INTERRUPT_STATUS_R","esp32::sdhost::cmd::RESPONSE_EXPECT_R","esp32::sdhost::cmd::RESPONSE_LENGTH_R","esp32::sdhost::cmd::CHECK_RESPONSE_CRC_R","esp32::sdhost::cmd::DATA_EXPECTED_R","esp32::sdhost::cmd::READ_WRITE_R","esp32::sdhost::cmd::TRANSFER_MODE_R","esp32::sdhost::cmd::SEND_AUTO_STOP_R","esp32::sdhost::cmd::WAIT_PRVDATA_COMPLETE_R","esp32::sdhost::cmd::STOP_ABORT_CMD_R","esp32::sdhost::cmd::SEND_INITIALIZATION_R","esp32::sdhost::cmd::UPDATE_CLOCK_REGISTERS_ONLY_R","esp32::sdhost::cmd::READ_CEATA_DEVICE_R","esp32::sdhost::cmd::CCS_EXPECTED_R","esp32::sdhost::cmd::USE_HOLE_R","esp32::sdhost::cmd::START_CMD_R","esp32::sdhost::status::FIFO_RX_WATERMARK_R","esp32::sdhost::status::FIFO_TX_WATERMARK_R","esp32::sdhost::status::FIFO_EMPTY_R","esp32::sdhost::status::FIFO_FULL_R","esp32::sdhost::status::DATA_3_STATUS_R","esp32::sdhost::status::DATA_BUSY_R","esp32::sdhost::status::DATA_STATE_MC_BUSY_R","esp32::sdhost::hcon::CARD_TYPE_R","esp32::sdhost::hcon::BUS_TYPE_R","esp32::sdhost::hcon::RAM_INDISE_R","esp32::sdhost::hcon::HOLD_R","esp32::sdhost::bmod::SWR_R","esp32::sdhost::bmod::FB_R","esp32::sdhost::bmod::DE_R","esp32::sdhost::idsts::TI_R","esp32::sdhost::idsts::RI_R","esp32::sdhost::idsts::FBE_R","esp32::sdhost::idsts::DU_R","esp32::sdhost::idsts::CES_R","esp32::sdhost::idsts::NIS_R","esp32::sdhost::idsts::AIS_R","esp32::sdhost::idinten::TI_R","esp32::sdhost::idinten::RI_R","esp32::sdhost::idinten::FBE_R","esp32::sdhost::idinten::DU_R","esp32::sdhost::idinten::CES_R","esp32::sdhost::idinten::NI_R","esp32::sdhost::idinten::AI_R","esp32::sdhost::cardthrctl::CARDRDTHREN_R","esp32::sdhost::cardthrctl::CARDCLRINTEN_R","esp32::sdhost::cardthrctl::CARDWRTHREN_R","esp32::sdhost::emmcddr::HS400_MODE_R","esp32::sdhost::clk_edge_sel::ESDIO_MODE_R","esp32::sdhost::clk_edge_sel::ESD_MODE_R","esp32::sdhost::clk_edge_sel::CCLK_EN_R","esp32::sens::sar_read_ctrl::SAR1_CLK_GATED_R","esp32::sens::sar_read_ctrl::SAR1_DIG_FORCE_R","esp32::sens::sar_read_ctrl::SAR1_DATA_INV_R","esp32::sens::sar_meas_wait2::FORCE_XPD_SAR_SW_R","esp32::sens::sar_start_force::SAR2_EN_TEST_R","esp32::sens::sar_start_force::ULP_CP_FORCE_START_TOP_R","esp32::sens::sar_start_force::ULP_CP_START_TOP_R","esp32::sens::sar_start_force::SARCLK_EN_R","esp32::sens::sar_start_force::SAR2_STOP_R","esp32::sens::sar_start_force::SAR1_STOP_R","esp32::sens::sar_start_force::SAR2_PWDET_EN_R","esp32::sens::sar_slave_addr3::TSENS_RDY_OUT_R","esp32::sens::sar_slave_addr4::I2C_DONE_R","esp32::sens::sar_tsens_ctrl::TSENS_XPD_FORCE_R","esp32::sens::sar_tsens_ctrl::TSENS_CLK_INV_R","esp32::sens::sar_tsens_ctrl::TSENS_CLK_GATED_R","esp32::sens::sar_tsens_ctrl::TSENS_IN_INV_R","esp32::sens::sar_tsens_ctrl::TSENS_POWER_UP_R","esp32::sens::sar_tsens_ctrl::TSENS_POWER_UP_FORCE_R","esp32::sens::sar_tsens_ctrl::TSENS_DUMP_OUT_R","esp32::sens::sar_i2c_ctrl::SAR_I2C_START_R","esp32::sens::sar_i2c_ctrl::SAR_I2C_START_FORCE_R","esp32::sens::sar_meas_start1::MEAS1_DONE_SAR_R","esp32::sens::sar_meas_start1::MEAS1_START_SAR_R","esp32::sens::sar_meas_start1::MEAS1_START_FORCE_R","esp32::sens::sar_meas_start1::SAR1_EN_PAD_FORCE_R","esp32::sens::sar_touch_ctrl1::TOUCH_OUT_SEL_R","esp32::sens::sar_touch_ctrl1::TOUCH_OUT_1EN_R","esp32::sens::sar_touch_ctrl1::XPD_HALL_FORCE_R","esp32::sens::sar_touch_ctrl1::HALL_PHASE_FORCE_R","esp32::sens::sar_touch_ctrl2::TOUCH_MEAS_DONE_R","esp32::sens::sar_touch_ctrl2::TOUCH_START_FSM_EN_R","esp32::sens::sar_touch_ctrl2::TOUCH_START_EN_R","esp32::sens::sar_touch_ctrl2::TOUCH_START_FORCE_R","esp32::sens::sar_read_ctrl2::SAR2_CLK_GATED_R","esp32::sens::sar_read_ctrl2::SAR2_PWDET_FORCE_R","esp32::sens::sar_read_ctrl2::SAR2_DIG_FORCE_R","esp32::sens::sar_read_ctrl2::SAR2_DATA_INV_R","esp32::sens::sar_meas_start2::MEAS2_DONE_SAR_R","esp32::sens::sar_meas_start2::MEAS2_START_SAR_R","esp32::sens::sar_meas_start2::MEAS2_START_FORCE_R","esp32::sens::sar_meas_start2::SAR2_EN_PAD_FORCE_R","esp32::sens::sar_dac_ctrl1::SW_TONE_EN_R","esp32::sens::sar_dac_ctrl1::DAC_DIG_FORCE_R","esp32::sens::sar_dac_ctrl1::DAC_CLK_FORCE_LOW_R","esp32::sens::sar_dac_ctrl1::DAC_CLK_FORCE_HIGH_R","esp32::sens::sar_dac_ctrl1::DAC_CLK_INV_R","esp32::sens::sar_dac_ctrl2::DAC_CW_EN1_R","esp32::sens::sar_dac_ctrl2::DAC_CW_EN2_R","esp32::sens::sar_meas_ctrl2::SAR1_DAC_XPD_FSM_IDLE_R","esp32::sens::sar_meas_ctrl2::XPD_SAR_AMP_FSM_IDLE_R","esp32::sens::sar_meas_ctrl2::AMP_RST_FB_FSM_IDLE_R","esp32::sens::sar_meas_ctrl2::AMP_SHORT_REF_FSM_IDLE_R","esp32::sens::sar_meas_ctrl2::AMP_SHORT_REF_GND_FSM_IDLE_R","esp32::sens::sar_meas_ctrl2::XPD_SAR_FSM_IDLE_R","esp32::sens::sar_meas_ctrl2::SAR_RSTB_FSM_IDLE_R","esp32::sha::sha1_busy::SHA1_BUSY_R","esp32::sha::sha256_busy::SHA256_BUSY_R","esp32::sha::sha384_busy::SHA384_BUSY_R","esp32::sha::sha512_busy::SHA512_BUSY_R","esp32::slc::conf0::SLC0_TX_RST_R","esp32::slc::conf0::SLC0_RX_RST_R","esp32::slc::conf0::AHBM_FIFO_RST_R","esp32::slc::conf0::AHBM_RST_R","esp32::slc::conf0::SLC0_TX_LOOP_TEST_R","esp32::slc::conf0::SLC0_RX_LOOP_TEST_R","esp32::slc::conf0::SLC0_RX_AUTO_WRBACK_R","esp32::slc::conf0::SLC0_RX_NO_RESTART_CLR_R","esp32::slc::conf0::SLC0_RXDSCR_BURST_EN_R","esp32::slc::conf0::SLC0_RXDATA_BURST_EN_R","esp32::slc::conf0::SLC0_RXLINK_AUTO_RET_R","esp32::slc::conf0::SLC0_TXLINK_AUTO_RET_R","esp32::slc::conf0::SLC0_TXDSCR_BURST_EN_R","esp32::slc::conf0::SLC0_TXDATA_BURST_EN_R","esp32::slc::conf0::SLC0_TOKEN_AUTO_CLR_R","esp32::slc::conf0::SLC0_TOKEN_SEL_R","esp32::slc::conf0::SLC1_TX_RST_R","esp32::slc::conf0::SLC1_RX_RST_R","esp32::slc::conf0::SLC0_WR_RETRY_MASK_EN_R","esp32::slc::conf0::SLC1_WR_RETRY_MASK_EN_R","esp32::slc::conf0::SLC1_TX_LOOP_TEST_R","esp32::slc::conf0::SLC1_RX_LOOP_TEST_R","esp32::slc::conf0::SLC1_RX_AUTO_WRBACK_R","esp32::slc::conf0::SLC1_RX_NO_RESTART_CLR_R","esp32::slc::conf0::SLC1_RXDSCR_BURST_EN_R","esp32::slc::conf0::SLC1_RXDATA_BURST_EN_R","esp32::slc::conf0::SLC1_RXLINK_AUTO_RET_R","esp32::slc::conf0::SLC1_TXLINK_AUTO_RET_R","esp32::slc::conf0::SLC1_TXDSCR_BURST_EN_R","esp32::slc::conf0::SLC1_TXDATA_BURST_EN_R","esp32::slc::conf0::SLC1_TOKEN_AUTO_CLR_R","esp32::slc::conf0::SLC1_TOKEN_SEL_R","esp32::slc::_0int_raw::FRHOST_BIT0_INT_RAW_R","esp32::slc::_0int_raw::FRHOST_BIT1_INT_RAW_R","esp32::slc::_0int_raw::FRHOST_BIT2_INT_RAW_R","esp32::slc::_0int_raw::FRHOST_BIT3_INT_RAW_R","esp32::slc::_0int_raw::FRHOST_BIT4_INT_RAW_R","esp32::slc::_0int_raw::FRHOST_BIT5_INT_RAW_R","esp32::slc::_0int_raw::FRHOST_BIT6_INT_RAW_R","esp32::slc::_0int_raw::FRHOST_BIT7_INT_RAW_R","esp32::slc::_0int_raw::SLC0_RX_START_INT_RAW_R","esp32::slc::_0int_raw::SLC0_TX_START_INT_RAW_R","esp32::slc::_0int_raw::SLC0_RX_UDF_INT_RAW_R","esp32::slc::_0int_raw::SLC0_TX_OVF_INT_RAW_R","esp32::slc::_0int_raw::SLC0_TOKEN0_1TO0_INT_RAW_R","esp32::slc::_0int_raw::SLC0_TOKEN1_1TO0_INT_RAW_R","esp32::slc::_0int_raw::SLC0_TX_DONE_INT_RAW_R","esp32::slc::_0int_raw::SLC0_TX_SUC_EOF_INT_RAW_R","esp32::slc::_0int_raw::SLC0_RX_DONE_INT_RAW_R","esp32::slc::_0int_raw::SLC0_RX_EOF_INT_RAW_R","esp32::slc::_0int_raw::SLC0_TOHOST_INT_RAW_R","esp32::slc::_0int_raw::SLC0_TX_DSCR_ERR_INT_RAW_R","esp32::slc::_0int_raw::SLC0_RX_DSCR_ERR_INT_RAW_R","esp32::slc::_0int_raw::SLC0_TX_DSCR_EMPTY_INT_RAW_R","esp32::slc::_0int_raw::SLC0_HOST_RD_ACK_INT_RAW_R","esp32::slc::_0int_raw::SLC0_WR_RETRY_DONE_INT_RAW_R","esp32::slc::_0int_raw::SLC0_TX_ERR_EOF_INT_RAW_R","esp32::slc::_0int_raw::CMD_DTC_INT_RAW_R","esp32::slc::_0int_raw::SLC0_RX_QUICK_EOF_INT_RAW_R","esp32::slc::_0int_st::FRHOST_BIT0_INT_ST_R","esp32::slc::_0int_st::FRHOST_BIT1_INT_ST_R","esp32::slc::_0int_st::FRHOST_BIT2_INT_ST_R","esp32::slc::_0int_st::FRHOST_BIT3_INT_ST_R","esp32::slc::_0int_st::FRHOST_BIT4_INT_ST_R","esp32::slc::_0int_st::FRHOST_BIT5_INT_ST_R","esp32::slc::_0int_st::FRHOST_BIT6_INT_ST_R","esp32::slc::_0int_st::FRHOST_BIT7_INT_ST_R","esp32::slc::_0int_st::SLC0_RX_START_INT_ST_R","esp32::slc::_0int_st::SLC0_TX_START_INT_ST_R","esp32::slc::_0int_st::SLC0_RX_UDF_INT_ST_R","esp32::slc::_0int_st::SLC0_TX_OVF_INT_ST_R","esp32::slc::_0int_st::SLC0_TOKEN0_1TO0_INT_ST_R","esp32::slc::_0int_st::SLC0_TOKEN1_1TO0_INT_ST_R","esp32::slc::_0int_st::SLC0_TX_DONE_INT_ST_R","esp32::slc::_0int_st::SLC0_TX_SUC_EOF_INT_ST_R","esp32::slc::_0int_st::SLC0_RX_DONE_INT_ST_R","esp32::slc::_0int_st::SLC0_RX_EOF_INT_ST_R","esp32::slc::_0int_st::SLC0_TOHOST_INT_ST_R","esp32::slc::_0int_st::SLC0_TX_DSCR_ERR_INT_ST_R","esp32::slc::_0int_st::SLC0_RX_DSCR_ERR_INT_ST_R","esp32::slc::_0int_st::SLC0_TX_DSCR_EMPTY_INT_ST_R","esp32::slc::_0int_st::SLC0_HOST_RD_ACK_INT_ST_R","esp32::slc::_0int_st::SLC0_WR_RETRY_DONE_INT_ST_R","esp32::slc::_0int_st::SLC0_TX_ERR_EOF_INT_ST_R","esp32::slc::_0int_st::CMD_DTC_INT_ST_R","esp32::slc::_0int_st::SLC0_RX_QUICK_EOF_INT_ST_R","esp32::slc::_0int_ena::FRHOST_BIT0_INT_ENA_R","esp32::slc::_0int_ena::FRHOST_BIT1_INT_ENA_R","esp32::slc::_0int_ena::FRHOST_BIT2_INT_ENA_R","esp32::slc::_0int_ena::FRHOST_BIT3_INT_ENA_R","esp32::slc::_0int_ena::FRHOST_BIT4_INT_ENA_R","esp32::slc::_0int_ena::FRHOST_BIT5_INT_ENA_R","esp32::slc::_0int_ena::FRHOST_BIT6_INT_ENA_R","esp32::slc::_0int_ena::FRHOST_BIT7_INT_ENA_R","esp32::slc::_0int_ena::SLC0_RX_START_INT_ENA_R","esp32::slc::_0int_ena::SLC0_TX_START_INT_ENA_R","esp32::slc::_0int_ena::SLC0_RX_UDF_INT_ENA_R","esp32::slc::_0int_ena::SLC0_TX_OVF_INT_ENA_R","esp32::slc::_0int_ena::SLC0_TOKEN0_1TO0_INT_ENA_R","esp32::slc::_0int_ena::SLC0_TOKEN1_1TO0_INT_ENA_R","esp32::slc::_0int_ena::SLC0_TX_DONE_INT_ENA_R","esp32::slc::_0int_ena::SLC0_TX_SUC_EOF_INT_ENA_R","esp32::slc::_0int_ena::SLC0_RX_DONE_INT_ENA_R","esp32::slc::_0int_ena::SLC0_RX_EOF_INT_ENA_R","esp32::slc::_0int_ena::SLC0_TOHOST_INT_ENA_R","esp32::slc::_0int_ena::SLC0_TX_DSCR_ERR_INT_ENA_R","esp32::slc::_0int_ena::SLC0_RX_DSCR_ERR_INT_ENA_R","esp32::slc::_0int_ena::SLC0_TX_DSCR_EMPTY_INT_ENA_R","esp32::slc::_0int_ena::SLC0_HOST_RD_ACK_INT_ENA_R","esp32::slc::_0int_ena::SLC0_WR_RETRY_DONE_INT_ENA_R","esp32::slc::_0int_ena::SLC0_TX_ERR_EOF_INT_ENA_R","esp32::slc::_0int_ena::CMD_DTC_INT_ENA_R","esp32::slc::_0int_ena::SLC0_RX_QUICK_EOF_INT_ENA_R","esp32::slc::_1int_raw::FRHOST_BIT8_INT_RAW_R","esp32::slc::_1int_raw::FRHOST_BIT9_INT_RAW_R","esp32::slc::_1int_raw::FRHOST_BIT10_INT_RAW_R","esp32::slc::_1int_raw::FRHOST_BIT11_INT_RAW_R","esp32::slc::_1int_raw::FRHOST_BIT12_INT_RAW_R","esp32::slc::_1int_raw::FRHOST_BIT13_INT_RAW_R","esp32::slc::_1int_raw::FRHOST_BIT14_INT_RAW_R","esp32::slc::_1int_raw::FRHOST_BIT15_INT_RAW_R","esp32::slc::_1int_raw::SLC1_RX_START_INT_RAW_R","esp32::slc::_1int_raw::SLC1_TX_START_INT_RAW_R","esp32::slc::_1int_raw::SLC1_RX_UDF_INT_RAW_R","esp32::slc::_1int_raw::SLC1_TX_OVF_INT_RAW_R","esp32::slc::_1int_raw::SLC1_TOKEN0_1TO0_INT_RAW_R","esp32::slc::_1int_raw::SLC1_TOKEN1_1TO0_INT_RAW_R","esp32::slc::_1int_raw::SLC1_TX_DONE_INT_RAW_R","esp32::slc::_1int_raw::SLC1_TX_SUC_EOF_INT_RAW_R","esp32::slc::_1int_raw::SLC1_RX_DONE_INT_RAW_R","esp32::slc::_1int_raw::SLC1_RX_EOF_INT_RAW_R","esp32::slc::_1int_raw::SLC1_TOHOST_INT_RAW_R","esp32::slc::_1int_raw::SLC1_TX_DSCR_ERR_INT_RAW_R","esp32::slc::_1int_raw::SLC1_RX_DSCR_ERR_INT_RAW_R","esp32::slc::_1int_raw::SLC1_TX_DSCR_EMPTY_INT_RAW_R","esp32::slc::_1int_raw::SLC1_HOST_RD_ACK_INT_RAW_R","esp32::slc::_1int_raw::SLC1_WR_RETRY_DONE_INT_RAW_R","esp32::slc::_1int_raw::SLC1_TX_ERR_EOF_INT_RAW_R","esp32::slc::_1int_st::FRHOST_BIT8_INT_ST_R","esp32::slc::_1int_st::FRHOST_BIT9_INT_ST_R","esp32::slc::_1int_st::FRHOST_BIT10_INT_ST_R","esp32::slc::_1int_st::FRHOST_BIT11_INT_ST_R","esp32::slc::_1int_st::FRHOST_BIT12_INT_ST_R","esp32::slc::_1int_st::FRHOST_BIT13_INT_ST_R","esp32::slc::_1int_st::FRHOST_BIT14_INT_ST_R","esp32::slc::_1int_st::FRHOST_BIT15_INT_ST_R","esp32::slc::_1int_st::SLC1_RX_START_INT_ST_R","esp32::slc::_1int_st::SLC1_TX_START_INT_ST_R","esp32::slc::_1int_st::SLC1_RX_UDF_INT_ST_R","esp32::slc::_1int_st::SLC1_TX_OVF_INT_ST_R","esp32::slc::_1int_st::SLC1_TOKEN0_1TO0_INT_ST_R","esp32::slc::_1int_st::SLC1_TOKEN1_1TO0_INT_ST_R","esp32::slc::_1int_st::SLC1_TX_DONE_INT_ST_R","esp32::slc::_1int_st::SLC1_TX_SUC_EOF_INT_ST_R","esp32::slc::_1int_st::SLC1_RX_DONE_INT_ST_R","esp32::slc::_1int_st::SLC1_RX_EOF_INT_ST_R","esp32::slc::_1int_st::SLC1_TOHOST_INT_ST_R","esp32::slc::_1int_st::SLC1_TX_DSCR_ERR_INT_ST_R","esp32::slc::_1int_st::SLC1_RX_DSCR_ERR_INT_ST_R","esp32::slc::_1int_st::SLC1_TX_DSCR_EMPTY_INT_ST_R","esp32::slc::_1int_st::SLC1_HOST_RD_ACK_INT_ST_R","esp32::slc::_1int_st::SLC1_WR_RETRY_DONE_INT_ST_R","esp32::slc::_1int_st::SLC1_TX_ERR_EOF_INT_ST_R","esp32::slc::_1int_ena::FRHOST_BIT8_INT_ENA_R","esp32::slc::_1int_ena::FRHOST_BIT9_INT_ENA_R","esp32::slc::_1int_ena::FRHOST_BIT10_INT_ENA_R","esp32::slc::_1int_ena::FRHOST_BIT11_INT_ENA_R","esp32::slc::_1int_ena::FRHOST_BIT12_INT_ENA_R","esp32::slc::_1int_ena::FRHOST_BIT13_INT_ENA_R","esp32::slc::_1int_ena::FRHOST_BIT14_INT_ENA_R","esp32::slc::_1int_ena::FRHOST_BIT15_INT_ENA_R","esp32::slc::_1int_ena::SLC1_RX_START_INT_ENA_R","esp32::slc::_1int_ena::SLC1_TX_START_INT_ENA_R","esp32::slc::_1int_ena::SLC1_RX_UDF_INT_ENA_R","esp32::slc::_1int_ena::SLC1_TX_OVF_INT_ENA_R","esp32::slc::_1int_ena::SLC1_TOKEN0_1TO0_INT_ENA_R","esp32::slc::_1int_ena::SLC1_TOKEN1_1TO0_INT_ENA_R","esp32::slc::_1int_ena::SLC1_TX_DONE_INT_ENA_R","esp32::slc::_1int_ena::SLC1_TX_SUC_EOF_INT_ENA_R","esp32::slc::_1int_ena::SLC1_RX_DONE_INT_ENA_R","esp32::slc::_1int_ena::SLC1_RX_EOF_INT_ENA_R","esp32::slc::_1int_ena::SLC1_TOHOST_INT_ENA_R","esp32::slc::_1int_ena::SLC1_TX_DSCR_ERR_INT_ENA_R","esp32::slc::_1int_ena::SLC1_RX_DSCR_ERR_INT_ENA_R","esp32::slc::_1int_ena::SLC1_TX_DSCR_EMPTY_INT_ENA_R","esp32::slc::_1int_ena::SLC1_HOST_RD_ACK_INT_ENA_R","esp32::slc::_1int_ena::SLC1_WR_RETRY_DONE_INT_ENA_R","esp32::slc::_1int_ena::SLC1_TX_ERR_EOF_INT_ENA_R","esp32::slc::rx_status::SLC0_RX_FULL_R","esp32::slc::rx_status::SLC0_RX_EMPTY_R","esp32::slc::rx_status::SLC1_RX_FULL_R","esp32::slc::rx_status::SLC1_RX_EMPTY_R","esp32::slc::_0rxfifo_push::SLC0_RXFIFO_PUSH_R","esp32::slc::_1rxfifo_push::SLC1_RXFIFO_PUSH_R","esp32::slc::tx_status::SLC0_TX_FULL_R","esp32::slc::tx_status::SLC0_TX_EMPTY_R","esp32::slc::tx_status::SLC1_TX_FULL_R","esp32::slc::tx_status::SLC1_TX_EMPTY_R","esp32::slc::_0txfifo_pop::SLC0_TXFIFO_POP_R","esp32::slc::_1txfifo_pop::SLC1_TXFIFO_POP_R","esp32::slc::_0rx_link::SLC0_RXLINK_STOP_R","esp32::slc::_0rx_link::SLC0_RXLINK_START_R","esp32::slc::_0rx_link::SLC0_RXLINK_RESTART_R","esp32::slc::_0rx_link::SLC0_RXLINK_PARK_R","esp32::slc::_0tx_link::SLC0_TXLINK_STOP_R","esp32::slc::_0tx_link::SLC0_TXLINK_START_R","esp32::slc::_0tx_link::SLC0_TXLINK_RESTART_R","esp32::slc::_0tx_link::SLC0_TXLINK_PARK_R","esp32::slc::_1rx_link::SLC1_BT_PACKET_R","esp32::slc::_1rx_link::SLC1_RXLINK_STOP_R","esp32::slc::_1rx_link::SLC1_RXLINK_START_R","esp32::slc::_1rx_link::SLC1_RXLINK_RESTART_R","esp32::slc::_1rx_link::SLC1_RXLINK_PARK_R","esp32::slc::_1tx_link::SLC1_TXLINK_STOP_R","esp32::slc::_1tx_link::SLC1_TXLINK_START_R","esp32::slc::_1tx_link::SLC1_TXLINK_RESTART_R","esp32::slc::_1tx_link::SLC1_TXLINK_PARK_R","esp32::slc::conf1::SLC0_CHECK_OWNER_R","esp32::slc::conf1::SLC0_TX_CHECK_SUM_EN_R","esp32::slc::conf1::SLC0_RX_CHECK_SUM_EN_R","esp32::slc::conf1::CMD_HOLD_EN_R","esp32::slc::conf1::SLC0_LEN_AUTO_CLR_R","esp32::slc::conf1::SLC0_TX_STITCH_EN_R","esp32::slc::conf1::SLC0_RX_STITCH_EN_R","esp32::slc::conf1::SLC1_CHECK_OWNER_R","esp32::slc::conf1::SLC1_TX_CHECK_SUM_EN_R","esp32::slc::conf1::SLC1_RX_CHECK_SUM_EN_R","esp32::slc::conf1::HOST_INT_LEVEL_SEL_R","esp32::slc::conf1::SLC1_TX_STITCH_EN_R","esp32::slc::conf1::SLC1_RX_STITCH_EN_R","esp32::slc::conf1::CLK_EN_R","esp32::slc::bridge_conf::SLC0_TX_DUMMY_MODE_R","esp32::slc::bridge_conf::HDA_MAP_128K_R","esp32::slc::bridge_conf::SLC1_TX_DUMMY_MODE_R","esp32::slc::sdio_st::SDIO_WAKEUP_R","esp32::slc::rx_dscr_conf::SLC0_TOKEN_NO_REPLACE_R","esp32::slc::rx_dscr_conf::SLC0_INFOR_NO_REPLACE_R","esp32::slc::rx_dscr_conf::SLC0_RX_FILL_MODE_R","esp32::slc::rx_dscr_conf::SLC0_RX_EOF_MODE_R","esp32::slc::rx_dscr_conf::SLC0_RX_FILL_EN_R","esp32::slc::rx_dscr_conf::SLC1_TOKEN_NO_REPLACE_R","esp32::slc::rx_dscr_conf::SLC1_INFOR_NO_REPLACE_R","esp32::slc::rx_dscr_conf::SLC1_RX_FILL_MODE_R","esp32::slc::rx_dscr_conf::SLC1_RX_EOF_MODE_R","esp32::slc::rx_dscr_conf::SLC1_RX_FILL_EN_R","esp32::slc::_0_len_conf::SLC0_RX_PACKET_LOAD_EN_R","esp32::slc::_0_len_conf::SLC0_TX_PACKET_LOAD_EN_R","esp32::slc::_0_len_conf::SLC0_RX_NEW_PKT_IND_R","esp32::slc::_0_len_conf::SLC0_TX_NEW_PKT_IND_R","esp32::slc::sdio_crc_st1::ERR_CNT_CLR_R","esp32::slc::_0_dscr_cnt::SLC0_RX_GET_EOF_OCC_R","esp32::slc::_0int_st1::FRHOST_BIT0_INT_ST1_R","esp32::slc::_0int_st1::FRHOST_BIT1_INT_ST1_R","esp32::slc::_0int_st1::FRHOST_BIT2_INT_ST1_R","esp32::slc::_0int_st1::FRHOST_BIT3_INT_ST1_R","esp32::slc::_0int_st1::FRHOST_BIT4_INT_ST1_R","esp32::slc::_0int_st1::FRHOST_BIT5_INT_ST1_R","esp32::slc::_0int_st1::FRHOST_BIT6_INT_ST1_R","esp32::slc::_0int_st1::FRHOST_BIT7_INT_ST1_R","esp32::slc::_0int_st1::SLC0_RX_START_INT_ST1_R","esp32::slc::_0int_st1::SLC0_TX_START_INT_ST1_R","esp32::slc::_0int_st1::SLC0_RX_UDF_INT_ST1_R","esp32::slc::_0int_st1::SLC0_TX_OVF_INT_ST1_R","esp32::slc::_0int_st1::SLC0_TOKEN0_1TO0_INT_ST1_R","esp32::slc::_0int_st1::SLC0_TOKEN1_1TO0_INT_ST1_R","esp32::slc::_0int_st1::SLC0_TX_DONE_INT_ST1_R","esp32::slc::_0int_st1::SLC0_TX_SUC_EOF_INT_ST1_R","esp32::slc::_0int_st1::SLC0_RX_DONE_INT_ST1_R","esp32::slc::_0int_st1::SLC0_RX_EOF_INT_ST1_R","esp32::slc::_0int_st1::SLC0_TOHOST_INT_ST1_R","esp32::slc::_0int_st1::SLC0_TX_DSCR_ERR_INT_ST1_R","esp32::slc::_0int_st1::SLC0_RX_DSCR_ERR_INT_ST1_R","esp32::slc::_0int_st1::SLC0_TX_DSCR_EMPTY_INT_ST1_R","esp32::slc::_0int_st1::SLC0_HOST_RD_ACK_INT_ST1_R","esp32::slc::_0int_st1::SLC0_WR_RETRY_DONE_INT_ST1_R","esp32::slc::_0int_st1::SLC0_TX_ERR_EOF_INT_ST1_R","esp32::slc::_0int_st1::CMD_DTC_INT_ST1_R","esp32::slc::_0int_st1::SLC0_RX_QUICK_EOF_INT_ST1_R","esp32::slc::_0int_ena1::FRHOST_BIT0_INT_ENA1_R","esp32::slc::_0int_ena1::FRHOST_BIT1_INT_ENA1_R","esp32::slc::_0int_ena1::FRHOST_BIT2_INT_ENA1_R","esp32::slc::_0int_ena1::FRHOST_BIT3_INT_ENA1_R","esp32::slc::_0int_ena1::FRHOST_BIT4_INT_ENA1_R","esp32::slc::_0int_ena1::FRHOST_BIT5_INT_ENA1_R","esp32::slc::_0int_ena1::FRHOST_BIT6_INT_ENA1_R","esp32::slc::_0int_ena1::FRHOST_BIT7_INT_ENA1_R","esp32::slc::_0int_ena1::SLC0_RX_START_INT_ENA1_R","esp32::slc::_0int_ena1::SLC0_TX_START_INT_ENA1_R","esp32::slc::_0int_ena1::SLC0_RX_UDF_INT_ENA1_R","esp32::slc::_0int_ena1::SLC0_TX_OVF_INT_ENA1_R","esp32::slc::_0int_ena1::SLC0_TOKEN0_1TO0_INT_ENA1_R","esp32::slc::_0int_ena1::SLC0_TOKEN1_1TO0_INT_ENA1_R","esp32::slc::_0int_ena1::SLC0_TX_DONE_INT_ENA1_R","esp32::slc::_0int_ena1::SLC0_TX_SUC_EOF_INT_ENA1_R","esp32::slc::_0int_ena1::SLC0_RX_DONE_INT_ENA1_R","esp32::slc::_0int_ena1::SLC0_RX_EOF_INT_ENA1_R","esp32::slc::_0int_ena1::SLC0_TOHOST_INT_ENA1_R","esp32::slc::_0int_ena1::SLC0_TX_DSCR_ERR_INT_ENA1_R","esp32::slc::_0int_ena1::SLC0_RX_DSCR_ERR_INT_ENA1_R","esp32::slc::_0int_ena1::SLC0_TX_DSCR_EMPTY_INT_ENA1_R","esp32::slc::_0int_ena1::SLC0_HOST_RD_ACK_INT_ENA1_R","esp32::slc::_0int_ena1::SLC0_WR_RETRY_DONE_INT_ENA1_R","esp32::slc::_0int_ena1::SLC0_TX_ERR_EOF_INT_ENA1_R","esp32::slc::_0int_ena1::CMD_DTC_INT_ENA1_R","esp32::slc::_0int_ena1::SLC0_RX_QUICK_EOF_INT_ENA1_R","esp32::slc::_1int_st1::FRHOST_BIT8_INT_ST1_R","esp32::slc::_1int_st1::FRHOST_BIT9_INT_ST1_R","esp32::slc::_1int_st1::FRHOST_BIT10_INT_ST1_R","esp32::slc::_1int_st1::FRHOST_BIT11_INT_ST1_R","esp32::slc::_1int_st1::FRHOST_BIT12_INT_ST1_R","esp32::slc::_1int_st1::FRHOST_BIT13_INT_ST1_R","esp32::slc::_1int_st1::FRHOST_BIT14_INT_ST1_R","esp32::slc::_1int_st1::FRHOST_BIT15_INT_ST1_R","esp32::slc::_1int_st1::SLC1_RX_START_INT_ST1_R","esp32::slc::_1int_st1::SLC1_TX_START_INT_ST1_R","esp32::slc::_1int_st1::SLC1_RX_UDF_INT_ST1_R","esp32::slc::_1int_st1::SLC1_TX_OVF_INT_ST1_R","esp32::slc::_1int_st1::SLC1_TOKEN0_1TO0_INT_ST1_R","esp32::slc::_1int_st1::SLC1_TOKEN1_1TO0_INT_ST1_R","esp32::slc::_1int_st1::SLC1_TX_DONE_INT_ST1_R","esp32::slc::_1int_st1::SLC1_TX_SUC_EOF_INT_ST1_R","esp32::slc::_1int_st1::SLC1_RX_DONE_INT_ST1_R","esp32::slc::_1int_st1::SLC1_RX_EOF_INT_ST1_R","esp32::slc::_1int_st1::SLC1_TOHOST_INT_ST1_R","esp32::slc::_1int_st1::SLC1_TX_DSCR_ERR_INT_ST1_R","esp32::slc::_1int_st1::SLC1_RX_DSCR_ERR_INT_ST1_R","esp32::slc::_1int_st1::SLC1_TX_DSCR_EMPTY_INT_ST1_R","esp32::slc::_1int_st1::SLC1_HOST_RD_ACK_INT_ST1_R","esp32::slc::_1int_st1::SLC1_WR_RETRY_DONE_INT_ST1_R","esp32::slc::_1int_st1::SLC1_TX_ERR_EOF_INT_ST1_R","esp32::slc::_1int_ena1::FRHOST_BIT8_INT_ENA1_R","esp32::slc::_1int_ena1::FRHOST_BIT9_INT_ENA1_R","esp32::slc::_1int_ena1::FRHOST_BIT10_INT_ENA1_R","esp32::slc::_1int_ena1::FRHOST_BIT11_INT_ENA1_R","esp32::slc::_1int_ena1::FRHOST_BIT12_INT_ENA1_R","esp32::slc::_1int_ena1::FRHOST_BIT13_INT_ENA1_R","esp32::slc::_1int_ena1::FRHOST_BIT14_INT_ENA1_R","esp32::slc::_1int_ena1::FRHOST_BIT15_INT_ENA1_R","esp32::slc::_1int_ena1::SLC1_RX_START_INT_ENA1_R","esp32::slc::_1int_ena1::SLC1_TX_START_INT_ENA1_R","esp32::slc::_1int_ena1::SLC1_RX_UDF_INT_ENA1_R","esp32::slc::_1int_ena1::SLC1_TX_OVF_INT_ENA1_R","esp32::slc::_1int_ena1::SLC1_TOKEN0_1TO0_INT_ENA1_R","esp32::slc::_1int_ena1::SLC1_TOKEN1_1TO0_INT_ENA1_R","esp32::slc::_1int_ena1::SLC1_TX_DONE_INT_ENA1_R","esp32::slc::_1int_ena1::SLC1_TX_SUC_EOF_INT_ENA1_R","esp32::slc::_1int_ena1::SLC1_RX_DONE_INT_ENA1_R","esp32::slc::_1int_ena1::SLC1_RX_EOF_INT_ENA1_R","esp32::slc::_1int_ena1::SLC1_TOHOST_INT_ENA1_R","esp32::slc::_1int_ena1::SLC1_TX_DSCR_ERR_INT_ENA1_R","esp32::slc::_1int_ena1::SLC1_RX_DSCR_ERR_INT_ENA1_R","esp32::slc::_1int_ena1::SLC1_TX_DSCR_EMPTY_INT_ENA1_R","esp32::slc::_1int_ena1::SLC1_HOST_RD_ACK_INT_ENA1_R","esp32::slc::_1int_ena1::SLC1_WR_RETRY_DONE_INT_ENA1_R","esp32::slc::_1int_ena1::SLC1_TX_ERR_EOF_INT_ENA1_R","esp32::slchost::host_slchost_func2_0::HOST_SLC_FUNC2_INT_R","esp32::slchost::host_slchost_func2_1::HOST_SLC_FUNC2_INT_EN_R","esp32::slchost::host_slchost_func2_2::HOST_SLC_FUNC1_MDSTAT_R","esp32::slchost::host_slc0host_token_rdata::HOST_SLC0_RX_PF_VALID_R","esp32::slchost::host_slc0host_int_raw::HOST_SLC0_TOHOST_BIT0_INT_RAW_R","esp32::slchost::host_slc0host_int_raw::HOST_SLC0_TOHOST_BIT1_INT_RAW_R","esp32::slchost::host_slc0host_int_raw::HOST_SLC0_TOHOST_BIT2_INT_RAW_R","esp32::slchost::host_slc0host_int_raw::HOST_SLC0_TOHOST_BIT3_INT_RAW_R","esp32::slchost::host_slc0host_int_raw::HOST_SLC0_TOHOST_BIT4_INT_RAW_R","esp32::slchost::host_slc0host_int_raw::HOST_SLC0_TOHOST_BIT5_INT_RAW_R","esp32::slchost::host_slc0host_int_raw::HOST_SLC0_TOHOST_BIT6_INT_RAW_R","esp32::slchost::host_slc0host_int_raw::HOST_SLC0_TOHOST_BIT7_INT_RAW_R","esp32::slchost::host_slc0host_int_raw::HOST_SLC0_TOKEN0_1TO0_INT_RAW_R","esp32::slchost::host_slc0host_int_raw::HOST_SLC0_TOKEN1_1TO0_INT_RAW_R","esp32::slchost::host_slc0host_int_raw::HOST_SLC0_TOKEN0_0TO1_INT_RAW_R","esp32::slchost::host_slc0host_int_raw::HOST_SLC0_TOKEN1_0TO1_INT_RAW_R","esp32::slchost::host_slc0host_int_raw::HOST_SLC0HOST_RX_SOF_INT_RAW_R","esp32::slchost::host_slc0host_int_raw::HOST_SLC0HOST_RX_EOF_INT_RAW_R","esp32::slchost::host_slc0host_int_raw::HOST_SLC0HOST_RX_START_INT_RAW_R","esp32::slchost::host_slc0host_int_raw::HOST_SLC0HOST_TX_START_INT_RAW_R","esp32::slchost::host_slc0host_int_raw::HOST_SLC0_RX_UDF_INT_RAW_R","esp32::slchost::host_slc0host_int_raw::HOST_SLC0_TX_OVF_INT_RAW_R","esp32::slchost::host_slc0host_int_raw::HOST_SLC0_RX_PF_VALID_INT_RAW_R","esp32::slchost::host_slc0host_int_raw::HOST_SLC0_EXT_BIT0_INT_RAW_R","esp32::slchost::host_slc0host_int_raw::HOST_SLC0_EXT_BIT1_INT_RAW_R","esp32::slchost::host_slc0host_int_raw::HOST_SLC0_EXT_BIT2_INT_RAW_R","esp32::slchost::host_slc0host_int_raw::HOST_SLC0_EXT_BIT3_INT_RAW_R","esp32::slchost::host_slc0host_int_raw::HOST_SLC0_RX_NEW_PACKET_INT_RAW_R","esp32::slchost::host_slc0host_int_raw::HOST_SLC0_HOST_RD_RETRY_INT_RAW_R","esp32::slchost::host_slc0host_int_raw::HOST_GPIO_SDIO_INT_RAW_R","esp32::slchost::host_slc1host_int_raw::HOST_SLC1_TOHOST_BIT0_INT_RAW_R","esp32::slchost::host_slc1host_int_raw::HOST_SLC1_TOHOST_BIT1_INT_RAW_R","esp32::slchost::host_slc1host_int_raw::HOST_SLC1_TOHOST_BIT2_INT_RAW_R","esp32::slchost::host_slc1host_int_raw::HOST_SLC1_TOHOST_BIT3_INT_RAW_R","esp32::slchost::host_slc1host_int_raw::HOST_SLC1_TOHOST_BIT4_INT_RAW_R","esp32::slchost::host_slc1host_int_raw::HOST_SLC1_TOHOST_BIT5_INT_RAW_R","esp32::slchost::host_slc1host_int_raw::HOST_SLC1_TOHOST_BIT6_INT_RAW_R","esp32::slchost::host_slc1host_int_raw::HOST_SLC1_TOHOST_BIT7_INT_RAW_R","esp32::slchost::host_slc1host_int_raw::HOST_SLC1_TOKEN0_1TO0_INT_RAW_R","esp32::slchost::host_slc1host_int_raw::HOST_SLC1_TOKEN1_1TO0_INT_RAW_R","esp32::slchost::host_slc1host_int_raw::HOST_SLC1_TOKEN0_0TO1_INT_RAW_R","esp32::slchost::host_slc1host_int_raw::HOST_SLC1_TOKEN1_0TO1_INT_RAW_R","esp32::slchost::host_slc1host_int_raw::HOST_SLC1HOST_RX_SOF_INT_RAW_R","esp32::slchost::host_slc1host_int_raw::HOST_SLC1HOST_RX_EOF_INT_RAW_R","esp32::slchost::host_slc1host_int_raw::HOST_SLC1HOST_RX_START_INT_RAW_R","esp32::slchost::host_slc1host_int_raw::HOST_SLC1HOST_TX_START_INT_RAW_R","esp32::slchost::host_slc1host_int_raw::HOST_SLC1_RX_UDF_INT_RAW_R","esp32::slchost::host_slc1host_int_raw::HOST_SLC1_TX_OVF_INT_RAW_R","esp32::slchost::host_slc1host_int_raw::HOST_SLC1_RX_PF_VALID_INT_RAW_R","esp32::slchost::host_slc1host_int_raw::HOST_SLC1_EXT_BIT0_INT_RAW_R","esp32::slchost::host_slc1host_int_raw::HOST_SLC1_EXT_BIT1_INT_RAW_R","esp32::slchost::host_slc1host_int_raw::HOST_SLC1_EXT_BIT2_INT_RAW_R","esp32::slchost::host_slc1host_int_raw::HOST_SLC1_EXT_BIT3_INT_RAW_R","esp32::slchost::host_slc1host_int_raw::HOST_SLC1_WIFI_RX_NEW_PACKET_INT_RAW_R","esp32::slchost::host_slc1host_int_raw::HOST_SLC1_HOST_RD_RETRY_INT_RAW_R","esp32::slchost::host_slc1host_int_raw::HOST_SLC1_BT_RX_NEW_PACKET_INT_RAW_R","esp32::slchost::host_slc0host_int_st::HOST_SLC0_TOHOST_BIT0_INT_ST_R","esp32::slchost::host_slc0host_int_st::HOST_SLC0_TOHOST_BIT1_INT_ST_R","esp32::slchost::host_slc0host_int_st::HOST_SLC0_TOHOST_BIT2_INT_ST_R","esp32::slchost::host_slc0host_int_st::HOST_SLC0_TOHOST_BIT3_INT_ST_R","esp32::slchost::host_slc0host_int_st::HOST_SLC0_TOHOST_BIT4_INT_ST_R","esp32::slchost::host_slc0host_int_st::HOST_SLC0_TOHOST_BIT5_INT_ST_R","esp32::slchost::host_slc0host_int_st::HOST_SLC0_TOHOST_BIT6_INT_ST_R","esp32::slchost::host_slc0host_int_st::HOST_SLC0_TOHOST_BIT7_INT_ST_R","esp32::slchost::host_slc0host_int_st::HOST_SLC0_TOKEN0_1TO0_INT_ST_R","esp32::slchost::host_slc0host_int_st::HOST_SLC0_TOKEN1_1TO0_INT_ST_R","esp32::slchost::host_slc0host_int_st::HOST_SLC0_TOKEN0_0TO1_INT_ST_R","esp32::slchost::host_slc0host_int_st::HOST_SLC0_TOKEN1_0TO1_INT_ST_R","esp32::slchost::host_slc0host_int_st::HOST_SLC0HOST_RX_SOF_INT_ST_R","esp32::slchost::host_slc0host_int_st::HOST_SLC0HOST_RX_EOF_INT_ST_R","esp32::slchost::host_slc0host_int_st::HOST_SLC0HOST_RX_START_INT_ST_R","esp32::slchost::host_slc0host_int_st::HOST_SLC0HOST_TX_START_INT_ST_R","esp32::slchost::host_slc0host_int_st::HOST_SLC0_RX_UDF_INT_ST_R","esp32::slchost::host_slc0host_int_st::HOST_SLC0_TX_OVF_INT_ST_R","esp32::slchost::host_slc0host_int_st::HOST_SLC0_RX_PF_VALID_INT_ST_R","esp32::slchost::host_slc0host_int_st::HOST_SLC0_EXT_BIT0_INT_ST_R","esp32::slchost::host_slc0host_int_st::HOST_SLC0_EXT_BIT1_INT_ST_R","esp32::slchost::host_slc0host_int_st::HOST_SLC0_EXT_BIT2_INT_ST_R","esp32::slchost::host_slc0host_int_st::HOST_SLC0_EXT_BIT3_INT_ST_R","esp32::slchost::host_slc0host_int_st::HOST_SLC0_RX_NEW_PACKET_INT_ST_R","esp32::slchost::host_slc0host_int_st::HOST_SLC0_HOST_RD_RETRY_INT_ST_R","esp32::slchost::host_slc0host_int_st::HOST_GPIO_SDIO_INT_ST_R","esp32::slchost::host_slc1host_int_st::HOST_SLC1_TOHOST_BIT0_INT_ST_R","esp32::slchost::host_slc1host_int_st::HOST_SLC1_TOHOST_BIT1_INT_ST_R","esp32::slchost::host_slc1host_int_st::HOST_SLC1_TOHOST_BIT2_INT_ST_R","esp32::slchost::host_slc1host_int_st::HOST_SLC1_TOHOST_BIT3_INT_ST_R","esp32::slchost::host_slc1host_int_st::HOST_SLC1_TOHOST_BIT4_INT_ST_R","esp32::slchost::host_slc1host_int_st::HOST_SLC1_TOHOST_BIT5_INT_ST_R","esp32::slchost::host_slc1host_int_st::HOST_SLC1_TOHOST_BIT6_INT_ST_R","esp32::slchost::host_slc1host_int_st::HOST_SLC1_TOHOST_BIT7_INT_ST_R","esp32::slchost::host_slc1host_int_st::HOST_SLC1_TOKEN0_1TO0_INT_ST_R","esp32::slchost::host_slc1host_int_st::HOST_SLC1_TOKEN1_1TO0_INT_ST_R","esp32::slchost::host_slc1host_int_st::HOST_SLC1_TOKEN0_0TO1_INT_ST_R","esp32::slchost::host_slc1host_int_st::HOST_SLC1_TOKEN1_0TO1_INT_ST_R","esp32::slchost::host_slc1host_int_st::HOST_SLC1HOST_RX_SOF_INT_ST_R","esp32::slchost::host_slc1host_int_st::HOST_SLC1HOST_RX_EOF_INT_ST_R","esp32::slchost::host_slc1host_int_st::HOST_SLC1HOST_RX_START_INT_ST_R","esp32::slchost::host_slc1host_int_st::HOST_SLC1HOST_TX_START_INT_ST_R","esp32::slchost::host_slc1host_int_st::HOST_SLC1_RX_UDF_INT_ST_R","esp32::slchost::host_slc1host_int_st::HOST_SLC1_TX_OVF_INT_ST_R","esp32::slchost::host_slc1host_int_st::HOST_SLC1_RX_PF_VALID_INT_ST_R","esp32::slchost::host_slc1host_int_st::HOST_SLC1_EXT_BIT0_INT_ST_R","esp32::slchost::host_slc1host_int_st::HOST_SLC1_EXT_BIT1_INT_ST_R","esp32::slchost::host_slc1host_int_st::HOST_SLC1_EXT_BIT2_INT_ST_R","esp32::slchost::host_slc1host_int_st::HOST_SLC1_EXT_BIT3_INT_ST_R","esp32::slchost::host_slc1host_int_st::HOST_SLC1_WIFI_RX_NEW_PACKET_INT_ST_R","esp32::slchost::host_slc1host_int_st::HOST_SLC1_HOST_RD_RETRY_INT_ST_R","esp32::slchost::host_slc1host_int_st::HOST_SLC1_BT_RX_NEW_PACKET_INT_ST_R","esp32::slchost::host_slc1host_token_rdata::HOST_SLC1_RX_PF_VALID_R","esp32::slchost::host_slc0host_func1_int_ena::HOST_FN1_SLC0_TOHOST_BIT0_INT_ENA_R","esp32::slchost::host_slc0host_func1_int_ena::HOST_FN1_SLC0_TOHOST_BIT1_INT_ENA_R","esp32::slchost::host_slc0host_func1_int_ena::HOST_FN1_SLC0_TOHOST_BIT2_INT_ENA_R","esp32::slchost::host_slc0host_func1_int_ena::HOST_FN1_SLC0_TOHOST_BIT3_INT_ENA_R","esp32::slchost::host_slc0host_func1_int_ena::HOST_FN1_SLC0_TOHOST_BIT4_INT_ENA_R","esp32::slchost::host_slc0host_func1_int_ena::HOST_FN1_SLC0_TOHOST_BIT5_INT_ENA_R","esp32::slchost::host_slc0host_func1_int_ena::HOST_FN1_SLC0_TOHOST_BIT6_INT_ENA_R","esp32::slchost::host_slc0host_func1_int_ena::HOST_FN1_SLC0_TOHOST_BIT7_INT_ENA_R","esp32::slchost::host_slc0host_func1_int_ena::HOST_FN1_SLC0_TOKEN0_1TO0_INT_ENA_R","esp32::slchost::host_slc0host_func1_int_ena::HOST_FN1_SLC0_TOKEN1_1TO0_INT_ENA_R","esp32::slchost::host_slc0host_func1_int_ena::HOST_FN1_SLC0_TOKEN0_0TO1_INT_ENA_R","esp32::slchost::host_slc0host_func1_int_ena::HOST_FN1_SLC0_TOKEN1_0TO1_INT_ENA_R","esp32::slchost::host_slc0host_func1_int_ena::HOST_FN1_SLC0HOST_RX_SOF_INT_ENA_R","esp32::slchost::host_slc0host_func1_int_ena::HOST_FN1_SLC0HOST_RX_EOF_INT_ENA_R","esp32::slchost::host_slc0host_func1_int_ena::HOST_FN1_SLC0HOST_RX_START_INT_ENA_R","esp32::slchost::host_slc0host_func1_int_ena::HOST_FN1_SLC0HOST_TX_START_INT_ENA_R","esp32::slchost::host_slc0host_func1_int_ena::HOST_FN1_SLC0_RX_UDF_INT_ENA_R","esp32::slchost::host_slc0host_func1_int_ena::HOST_FN1_SLC0_TX_OVF_INT_ENA_R","esp32::slchost::host_slc0host_func1_int_ena::HOST_FN1_SLC0_RX_PF_VALID_INT_ENA_R","esp32::slchost::host_slc0host_func1_int_ena::HOST_FN1_SLC0_EXT_BIT0_INT_ENA_R","esp32::slchost::host_slc0host_func1_int_ena::HOST_FN1_SLC0_EXT_BIT1_INT_ENA_R","esp32::slchost::host_slc0host_func1_int_ena::HOST_FN1_SLC0_EXT_BIT2_INT_ENA_R","esp32::slchost::host_slc0host_func1_int_ena::HOST_FN1_SLC0_EXT_BIT3_INT_ENA_R","esp32::slchost::host_slc0host_func1_int_ena::HOST_FN1_SLC0_RX_NEW_PACKET_INT_ENA_R","esp32::slchost::host_slc0host_func1_int_ena::HOST_FN1_SLC0_HOST_RD_RETRY_INT_ENA_R","esp32::slchost::host_slc0host_func1_int_ena::HOST_FN1_GPIO_SDIO_INT_ENA_R","esp32::slchost::host_slc1host_func1_int_ena::HOST_FN1_SLC1_TOHOST_BIT0_INT_ENA_R","esp32::slchost::host_slc1host_func1_int_ena::HOST_FN1_SLC1_TOHOST_BIT1_INT_ENA_R","esp32::slchost::host_slc1host_func1_int_ena::HOST_FN1_SLC1_TOHOST_BIT2_INT_ENA_R","esp32::slchost::host_slc1host_func1_int_ena::HOST_FN1_SLC1_TOHOST_BIT3_INT_ENA_R","esp32::slchost::host_slc1host_func1_int_ena::HOST_FN1_SLC1_TOHOST_BIT4_INT_ENA_R","esp32::slchost::host_slc1host_func1_int_ena::HOST_FN1_SLC1_TOHOST_BIT5_INT_ENA_R","esp32::slchost::host_slc1host_func1_int_ena::HOST_FN1_SLC1_TOHOST_BIT6_INT_ENA_R","esp32::slchost::host_slc1host_func1_int_ena::HOST_FN1_SLC1_TOHOST_BIT7_INT_ENA_R","esp32::slchost::host_slc1host_func1_int_ena::HOST_FN1_SLC1_TOKEN0_1TO0_INT_ENA_R","esp32::slchost::host_slc1host_func1_int_ena::HOST_FN1_SLC1_TOKEN1_1TO0_INT_ENA_R","esp32::slchost::host_slc1host_func1_int_ena::HOST_FN1_SLC1_TOKEN0_0TO1_INT_ENA_R","esp32::slchost::host_slc1host_func1_int_ena::HOST_FN1_SLC1_TOKEN1_0TO1_INT_ENA_R","esp32::slchost::host_slc1host_func1_int_ena::HOST_FN1_SLC1HOST_RX_SOF_INT_ENA_R","esp32::slchost::host_slc1host_func1_int_ena::HOST_FN1_SLC1HOST_RX_EOF_INT_ENA_R","esp32::slchost::host_slc1host_func1_int_ena::HOST_FN1_SLC1HOST_RX_START_INT_ENA_R","esp32::slchost::host_slc1host_func1_int_ena::HOST_FN1_SLC1HOST_TX_START_INT_ENA_R","esp32::slchost::host_slc1host_func1_int_ena::HOST_FN1_SLC1_RX_UDF_INT_ENA_R","esp32::slchost::host_slc1host_func1_int_ena::HOST_FN1_SLC1_TX_OVF_INT_ENA_R","esp32::slchost::host_slc1host_func1_int_ena::HOST_FN1_SLC1_RX_PF_VALID_INT_ENA_R","esp32::slchost::host_slc1host_func1_int_ena::HOST_FN1_SLC1_EXT_BIT0_INT_ENA_R","esp32::slchost::host_slc1host_func1_int_ena::HOST_FN1_SLC1_EXT_BIT1_INT_ENA_R","esp32::slchost::host_slc1host_func1_int_ena::HOST_FN1_SLC1_EXT_BIT2_INT_ENA_R","esp32::slchost::host_slc1host_func1_int_ena::HOST_FN1_SLC1_EXT_BIT3_INT_ENA_R","esp32::slchost::host_slc1host_func1_int_ena::HOST_FN1_SLC1_WIFI_RX_NEW_PACKET_INT_ENA_R","esp32::slchost::host_slc1host_func1_int_ena::HOST_FN1_SLC1_HOST_RD_RETRY_INT_ENA_R","esp32::slchost::host_slc1host_func1_int_ena::HOST_FN1_SLC1_BT_RX_NEW_PACKET_INT_ENA_R","esp32::slchost::host_slc0host_func2_int_ena::HOST_FN2_SLC0_TOHOST_BIT0_INT_ENA_R","esp32::slchost::host_slc0host_func2_int_ena::HOST_FN2_SLC0_TOHOST_BIT1_INT_ENA_R","esp32::slchost::host_slc0host_func2_int_ena::HOST_FN2_SLC0_TOHOST_BIT2_INT_ENA_R","esp32::slchost::host_slc0host_func2_int_ena::HOST_FN2_SLC0_TOHOST_BIT3_INT_ENA_R","esp32::slchost::host_slc0host_func2_int_ena::HOST_FN2_SLC0_TOHOST_BIT4_INT_ENA_R","esp32::slchost::host_slc0host_func2_int_ena::HOST_FN2_SLC0_TOHOST_BIT5_INT_ENA_R","esp32::slchost::host_slc0host_func2_int_ena::HOST_FN2_SLC0_TOHOST_BIT6_INT_ENA_R","esp32::slchost::host_slc0host_func2_int_ena::HOST_FN2_SLC0_TOHOST_BIT7_INT_ENA_R","esp32::slchost::host_slc0host_func2_int_ena::HOST_FN2_SLC0_TOKEN0_1TO0_INT_ENA_R","esp32::slchost::host_slc0host_func2_int_ena::HOST_FN2_SLC0_TOKEN1_1TO0_INT_ENA_R","esp32::slchost::host_slc0host_func2_int_ena::HOST_FN2_SLC0_TOKEN0_0TO1_INT_ENA_R","esp32::slchost::host_slc0host_func2_int_ena::HOST_FN2_SLC0_TOKEN1_0TO1_INT_ENA_R","esp32::slchost::host_slc0host_func2_int_ena::HOST_FN2_SLC0HOST_RX_SOF_INT_ENA_R","esp32::slchost::host_slc0host_func2_int_ena::HOST_FN2_SLC0HOST_RX_EOF_INT_ENA_R","esp32::slchost::host_slc0host_func2_int_ena::HOST_FN2_SLC0HOST_RX_START_INT_ENA_R","esp32::slchost::host_slc0host_func2_int_ena::HOST_FN2_SLC0HOST_TX_START_INT_ENA_R","esp32::slchost::host_slc0host_func2_int_ena::HOST_FN2_SLC0_RX_UDF_INT_ENA_R","esp32::slchost::host_slc0host_func2_int_ena::HOST_FN2_SLC0_TX_OVF_INT_ENA_R","esp32::slchost::host_slc0host_func2_int_ena::HOST_FN2_SLC0_RX_PF_VALID_INT_ENA_R","esp32::slchost::host_slc0host_func2_int_ena::HOST_FN2_SLC0_EXT_BIT0_INT_ENA_R","esp32::slchost::host_slc0host_func2_int_ena::HOST_FN2_SLC0_EXT_BIT1_INT_ENA_R","esp32::slchost::host_slc0host_func2_int_ena::HOST_FN2_SLC0_EXT_BIT2_INT_ENA_R","esp32::slchost::host_slc0host_func2_int_ena::HOST_FN2_SLC0_EXT_BIT3_INT_ENA_R","esp32::slchost::host_slc0host_func2_int_ena::HOST_FN2_SLC0_RX_NEW_PACKET_INT_ENA_R","esp32::slchost::host_slc0host_func2_int_ena::HOST_FN2_SLC0_HOST_RD_RETRY_INT_ENA_R","esp32::slchost::host_slc0host_func2_int_ena::HOST_FN2_GPIO_SDIO_INT_ENA_R","esp32::slchost::host_slc1host_func2_int_ena::HOST_FN2_SLC1_TOHOST_BIT0_INT_ENA_R","esp32::slchost::host_slc1host_func2_int_ena::HOST_FN2_SLC1_TOHOST_BIT1_INT_ENA_R","esp32::slchost::host_slc1host_func2_int_ena::HOST_FN2_SLC1_TOHOST_BIT2_INT_ENA_R","esp32::slchost::host_slc1host_func2_int_ena::HOST_FN2_SLC1_TOHOST_BIT3_INT_ENA_R","esp32::slchost::host_slc1host_func2_int_ena::HOST_FN2_SLC1_TOHOST_BIT4_INT_ENA_R","esp32::slchost::host_slc1host_func2_int_ena::HOST_FN2_SLC1_TOHOST_BIT5_INT_ENA_R","esp32::slchost::host_slc1host_func2_int_ena::HOST_FN2_SLC1_TOHOST_BIT6_INT_ENA_R","esp32::slchost::host_slc1host_func2_int_ena::HOST_FN2_SLC1_TOHOST_BIT7_INT_ENA_R","esp32::slchost::host_slc1host_func2_int_ena::HOST_FN2_SLC1_TOKEN0_1TO0_INT_ENA_R","esp32::slchost::host_slc1host_func2_int_ena::HOST_FN2_SLC1_TOKEN1_1TO0_INT_ENA_R","esp32::slchost::host_slc1host_func2_int_ena::HOST_FN2_SLC1_TOKEN0_0TO1_INT_ENA_R","esp32::slchost::host_slc1host_func2_int_ena::HOST_FN2_SLC1_TOKEN1_0TO1_INT_ENA_R","esp32::slchost::host_slc1host_func2_int_ena::HOST_FN2_SLC1HOST_RX_SOF_INT_ENA_R","esp32::slchost::host_slc1host_func2_int_ena::HOST_FN2_SLC1HOST_RX_EOF_INT_ENA_R","esp32::slchost::host_slc1host_func2_int_ena::HOST_FN2_SLC1HOST_RX_START_INT_ENA_R","esp32::slchost::host_slc1host_func2_int_ena::HOST_FN2_SLC1HOST_TX_START_INT_ENA_R","esp32::slchost::host_slc1host_func2_int_ena::HOST_FN2_SLC1_RX_UDF_INT_ENA_R","esp32::slchost::host_slc1host_func2_int_ena::HOST_FN2_SLC1_TX_OVF_INT_ENA_R","esp32::slchost::host_slc1host_func2_int_ena::HOST_FN2_SLC1_RX_PF_VALID_INT_ENA_R","esp32::slchost::host_slc1host_func2_int_ena::HOST_FN2_SLC1_EXT_BIT0_INT_ENA_R","esp32::slchost::host_slc1host_func2_int_ena::HOST_FN2_SLC1_EXT_BIT1_INT_ENA_R","esp32::slchost::host_slc1host_func2_int_ena::HOST_FN2_SLC1_EXT_BIT2_INT_ENA_R","esp32::slchost::host_slc1host_func2_int_ena::HOST_FN2_SLC1_EXT_BIT3_INT_ENA_R","esp32::slchost::host_slc1host_func2_int_ena::HOST_FN2_SLC1_WIFI_RX_NEW_PACKET_INT_ENA_R","esp32::slchost::host_slc1host_func2_int_ena::HOST_FN2_SLC1_HOST_RD_RETRY_INT_ENA_R","esp32::slchost::host_slc1host_func2_int_ena::HOST_FN2_SLC1_BT_RX_NEW_PACKET_INT_ENA_R","esp32::slchost::host_slc0host_int_ena::HOST_SLC0_TOHOST_BIT0_INT_ENA_R","esp32::slchost::host_slc0host_int_ena::HOST_SLC0_TOHOST_BIT1_INT_ENA_R","esp32::slchost::host_slc0host_int_ena::HOST_SLC0_TOHOST_BIT2_INT_ENA_R","esp32::slchost::host_slc0host_int_ena::HOST_SLC0_TOHOST_BIT3_INT_ENA_R","esp32::slchost::host_slc0host_int_ena::HOST_SLC0_TOHOST_BIT4_INT_ENA_R","esp32::slchost::host_slc0host_int_ena::HOST_SLC0_TOHOST_BIT5_INT_ENA_R","esp32::slchost::host_slc0host_int_ena::HOST_SLC0_TOHOST_BIT6_INT_ENA_R","esp32::slchost::host_slc0host_int_ena::HOST_SLC0_TOHOST_BIT7_INT_ENA_R","esp32::slchost::host_slc0host_int_ena::HOST_SLC0_TOKEN0_1TO0_INT_ENA_R","esp32::slchost::host_slc0host_int_ena::HOST_SLC0_TOKEN1_1TO0_INT_ENA_R","esp32::slchost::host_slc0host_int_ena::HOST_SLC0_TOKEN0_0TO1_INT_ENA_R","esp32::slchost::host_slc0host_int_ena::HOST_SLC0_TOKEN1_0TO1_INT_ENA_R","esp32::slchost::host_slc0host_int_ena::HOST_SLC0HOST_RX_SOF_INT_ENA_R","esp32::slchost::host_slc0host_int_ena::HOST_SLC0HOST_RX_EOF_INT_ENA_R","esp32::slchost::host_slc0host_int_ena::HOST_SLC0HOST_RX_START_INT_ENA_R","esp32::slchost::host_slc0host_int_ena::HOST_SLC0HOST_TX_START_INT_ENA_R","esp32::slchost::host_slc0host_int_ena::HOST_SLC0_RX_UDF_INT_ENA_R","esp32::slchost::host_slc0host_int_ena::HOST_SLC0_TX_OVF_INT_ENA_R","esp32::slchost::host_slc0host_int_ena::HOST_SLC0_RX_PF_VALID_INT_ENA_R","esp32::slchost::host_slc0host_int_ena::HOST_SLC0_EXT_BIT0_INT_ENA_R","esp32::slchost::host_slc0host_int_ena::HOST_SLC0_EXT_BIT1_INT_ENA_R","esp32::slchost::host_slc0host_int_ena::HOST_SLC0_EXT_BIT2_INT_ENA_R","esp32::slchost::host_slc0host_int_ena::HOST_SLC0_EXT_BIT3_INT_ENA_R","esp32::slchost::host_slc0host_int_ena::HOST_SLC0_RX_NEW_PACKET_INT_ENA_R","esp32::slchost::host_slc0host_int_ena::HOST_SLC0_HOST_RD_RETRY_INT_ENA_R","esp32::slchost::host_slc0host_int_ena::HOST_GPIO_SDIO_INT_ENA_R","esp32::slchost::host_slc1host_int_ena::HOST_SLC1_TOHOST_BIT0_INT_ENA_R","esp32::slchost::host_slc1host_int_ena::HOST_SLC1_TOHOST_BIT1_INT_ENA_R","esp32::slchost::host_slc1host_int_ena::HOST_SLC1_TOHOST_BIT2_INT_ENA_R","esp32::slchost::host_slc1host_int_ena::HOST_SLC1_TOHOST_BIT3_INT_ENA_R","esp32::slchost::host_slc1host_int_ena::HOST_SLC1_TOHOST_BIT4_INT_ENA_R","esp32::slchost::host_slc1host_int_ena::HOST_SLC1_TOHOST_BIT5_INT_ENA_R","esp32::slchost::host_slc1host_int_ena::HOST_SLC1_TOHOST_BIT6_INT_ENA_R","esp32::slchost::host_slc1host_int_ena::HOST_SLC1_TOHOST_BIT7_INT_ENA_R","esp32::slchost::host_slc1host_int_ena::HOST_SLC1_TOKEN0_1TO0_INT_ENA_R","esp32::slchost::host_slc1host_int_ena::HOST_SLC1_TOKEN1_1TO0_INT_ENA_R","esp32::slchost::host_slc1host_int_ena::HOST_SLC1_TOKEN0_0TO1_INT_ENA_R","esp32::slchost::host_slc1host_int_ena::HOST_SLC1_TOKEN1_0TO1_INT_ENA_R","esp32::slchost::host_slc1host_int_ena::HOST_SLC1HOST_RX_SOF_INT_ENA_R","esp32::slchost::host_slc1host_int_ena::HOST_SLC1HOST_RX_EOF_INT_ENA_R","esp32::slchost::host_slc1host_int_ena::HOST_SLC1HOST_RX_START_INT_ENA_R","esp32::slchost::host_slc1host_int_ena::HOST_SLC1HOST_TX_START_INT_ENA_R","esp32::slchost::host_slc1host_int_ena::HOST_SLC1_RX_UDF_INT_ENA_R","esp32::slchost::host_slc1host_int_ena::HOST_SLC1_TX_OVF_INT_ENA_R","esp32::slchost::host_slc1host_int_ena::HOST_SLC1_RX_PF_VALID_INT_ENA_R","esp32::slchost::host_slc1host_int_ena::HOST_SLC1_EXT_BIT0_INT_ENA_R","esp32::slchost::host_slc1host_int_ena::HOST_SLC1_EXT_BIT1_INT_ENA_R","esp32::slchost::host_slc1host_int_ena::HOST_SLC1_EXT_BIT2_INT_ENA_R","esp32::slchost::host_slc1host_int_ena::HOST_SLC1_EXT_BIT3_INT_ENA_R","esp32::slchost::host_slc1host_int_ena::HOST_SLC1_WIFI_RX_NEW_PACKET_INT_ENA_R","esp32::slchost::host_slc1host_int_ena::HOST_SLC1_HOST_RD_RETRY_INT_ENA_R","esp32::slchost::host_slc1host_int_ena::HOST_SLC1_BT_RX_NEW_PACKET_INT_ENA_R","esp32::slchost::host_slc_apbwin_conf::HOST_SLC_APBWIN_WR_R","esp32::slchost::host_slc_apbwin_conf::HOST_SLC_APBWIN_START_R","esp32::slchost::host_slc0host_int_ena1::HOST_SLC0_TOHOST_BIT0_INT_ENA1_R","esp32::slchost::host_slc0host_int_ena1::HOST_SLC0_TOHOST_BIT1_INT_ENA1_R","esp32::slchost::host_slc0host_int_ena1::HOST_SLC0_TOHOST_BIT2_INT_ENA1_R","esp32::slchost::host_slc0host_int_ena1::HOST_SLC0_TOHOST_BIT3_INT_ENA1_R","esp32::slchost::host_slc0host_int_ena1::HOST_SLC0_TOHOST_BIT4_INT_ENA1_R","esp32::slchost::host_slc0host_int_ena1::HOST_SLC0_TOHOST_BIT5_INT_ENA1_R","esp32::slchost::host_slc0host_int_ena1::HOST_SLC0_TOHOST_BIT6_INT_ENA1_R","esp32::slchost::host_slc0host_int_ena1::HOST_SLC0_TOHOST_BIT7_INT_ENA1_R","esp32::slchost::host_slc0host_int_ena1::HOST_SLC0_TOKEN0_1TO0_INT_ENA1_R","esp32::slchost::host_slc0host_int_ena1::HOST_SLC0_TOKEN1_1TO0_INT_ENA1_R","esp32::slchost::host_slc0host_int_ena1::HOST_SLC0_TOKEN0_0TO1_INT_ENA1_R","esp32::slchost::host_slc0host_int_ena1::HOST_SLC0_TOKEN1_0TO1_INT_ENA1_R","esp32::slchost::host_slc0host_int_ena1::HOST_SLC0HOST_RX_SOF_INT_ENA1_R","esp32::slchost::host_slc0host_int_ena1::HOST_SLC0HOST_RX_EOF_INT_ENA1_R","esp32::slchost::host_slc0host_int_ena1::HOST_SLC0HOST_RX_START_INT_ENA1_R","esp32::slchost::host_slc0host_int_ena1::HOST_SLC0HOST_TX_START_INT_ENA1_R","esp32::slchost::host_slc0host_int_ena1::HOST_SLC0_RX_UDF_INT_ENA1_R","esp32::slchost::host_slc0host_int_ena1::HOST_SLC0_TX_OVF_INT_ENA1_R","esp32::slchost::host_slc0host_int_ena1::HOST_SLC0_RX_PF_VALID_INT_ENA1_R","esp32::slchost::host_slc0host_int_ena1::HOST_SLC0_EXT_BIT0_INT_ENA1_R","esp32::slchost::host_slc0host_int_ena1::HOST_SLC0_EXT_BIT1_INT_ENA1_R","esp32::slchost::host_slc0host_int_ena1::HOST_SLC0_EXT_BIT2_INT_ENA1_R","esp32::slchost::host_slc0host_int_ena1::HOST_SLC0_EXT_BIT3_INT_ENA1_R","esp32::slchost::host_slc0host_int_ena1::HOST_SLC0_RX_NEW_PACKET_INT_ENA1_R","esp32::slchost::host_slc0host_int_ena1::HOST_SLC0_HOST_RD_RETRY_INT_ENA1_R","esp32::slchost::host_slc0host_int_ena1::HOST_GPIO_SDIO_INT_ENA1_R","esp32::slchost::host_slc1host_int_ena1::HOST_SLC1_TOHOST_BIT0_INT_ENA1_R","esp32::slchost::host_slc1host_int_ena1::HOST_SLC1_TOHOST_BIT1_INT_ENA1_R","esp32::slchost::host_slc1host_int_ena1::HOST_SLC1_TOHOST_BIT2_INT_ENA1_R","esp32::slchost::host_slc1host_int_ena1::HOST_SLC1_TOHOST_BIT3_INT_ENA1_R","esp32::slchost::host_slc1host_int_ena1::HOST_SLC1_TOHOST_BIT4_INT_ENA1_R","esp32::slchost::host_slc1host_int_ena1::HOST_SLC1_TOHOST_BIT5_INT_ENA1_R","esp32::slchost::host_slc1host_int_ena1::HOST_SLC1_TOHOST_BIT6_INT_ENA1_R","esp32::slchost::host_slc1host_int_ena1::HOST_SLC1_TOHOST_BIT7_INT_ENA1_R","esp32::slchost::host_slc1host_int_ena1::HOST_SLC1_TOKEN0_1TO0_INT_ENA1_R","esp32::slchost::host_slc1host_int_ena1::HOST_SLC1_TOKEN1_1TO0_INT_ENA1_R","esp32::slchost::host_slc1host_int_ena1::HOST_SLC1_TOKEN0_0TO1_INT_ENA1_R","esp32::slchost::host_slc1host_int_ena1::HOST_SLC1_TOKEN1_0TO1_INT_ENA1_R","esp32::slchost::host_slc1host_int_ena1::HOST_SLC1HOST_RX_SOF_INT_ENA1_R","esp32::slchost::host_slc1host_int_ena1::HOST_SLC1HOST_RX_EOF_INT_ENA1_R","esp32::slchost::host_slc1host_int_ena1::HOST_SLC1HOST_RX_START_INT_ENA1_R","esp32::slchost::host_slc1host_int_ena1::HOST_SLC1HOST_TX_START_INT_ENA1_R","esp32::slchost::host_slc1host_int_ena1::HOST_SLC1_RX_UDF_INT_ENA1_R","esp32::slchost::host_slc1host_int_ena1::HOST_SLC1_TX_OVF_INT_ENA1_R","esp32::slchost::host_slc1host_int_ena1::HOST_SLC1_RX_PF_VALID_INT_ENA1_R","esp32::slchost::host_slc1host_int_ena1::HOST_SLC1_EXT_BIT0_INT_ENA1_R","esp32::slchost::host_slc1host_int_ena1::HOST_SLC1_EXT_BIT1_INT_ENA1_R","esp32::slchost::host_slc1host_int_ena1::HOST_SLC1_EXT_BIT2_INT_ENA1_R","esp32::slchost::host_slc1host_int_ena1::HOST_SLC1_EXT_BIT3_INT_ENA1_R","esp32::slchost::host_slc1host_int_ena1::HOST_SLC1_WIFI_RX_NEW_PACKET_INT_ENA1_R","esp32::slchost::host_slc1host_int_ena1::HOST_SLC1_HOST_RD_RETRY_INT_ENA1_R","esp32::slchost::host_slc1host_int_ena1::HOST_SLC1_BT_RX_NEW_PACKET_INT_ENA1_R","esp32::slchost::host_slchost_conf::HOST_SDIO20_INT_DELAY_R","esp32::slchost::host_slchost_conf::HOST_SDIO_PAD_PULLUP_R","esp32::slchost::host_slchost_conf::HOST_HSPEED_CON_EN_R","esp32::spi0::cmd::FLASH_PER_R","esp32::spi0::cmd::FLASH_PES_R","esp32::spi0::cmd::USR_R","esp32::spi0::cmd::FLASH_HPM_R","esp32::spi0::cmd::FLASH_RES_R","esp32::spi0::cmd::FLASH_DP_R","esp32::spi0::cmd::FLASH_CE_R","esp32::spi0::cmd::FLASH_BE_R","esp32::spi0::cmd::FLASH_SE_R","esp32::spi0::cmd::FLASH_PP_R","esp32::spi0::cmd::FLASH_WRSR_R","esp32::spi0::cmd::FLASH_RDSR_R","esp32::spi0::cmd::FLASH_RDID_R","esp32::spi0::cmd::FLASH_WRDI_R","esp32::spi0::cmd::FLASH_WREN_R","esp32::spi0::cmd::FLASH_READ_R","esp32::spi0::ctrl::FCS_CRC_EN_R","esp32::spi0::ctrl::TX_CRC_EN_R","esp32::spi0::ctrl::WAIT_FLASH_IDLE_EN_R","esp32::spi0::ctrl::FASTRD_MODE_R","esp32::spi0::ctrl::FREAD_DUAL_R","esp32::spi0::ctrl::RESANDRES_R","esp32::spi0::ctrl::FREAD_QUAD_R","esp32::spi0::ctrl::WP_R","esp32::spi0::ctrl::WRSR_2B_R","esp32::spi0::ctrl::FREAD_DIO_R","esp32::spi0::ctrl::FREAD_QIO_R","esp32::spi0::ctrl::RD_BIT_ORDER_R","esp32::spi0::ctrl::WR_BIT_ORDER_R","esp32::spi0::clock::CLK_EQU_SYSCLK_R","esp32::spi0::user::DOUTDIN_R","esp32::spi0::user::CS_HOLD_R","esp32::spi0::user::CS_SETUP_R","esp32::spi0::user::CK_I_EDGE_R","esp32::spi0::user::CK_OUT_EDGE_R","esp32::spi0::user::RD_BYTE_ORDER_R","esp32::spi0::user::WR_BYTE_ORDER_R","esp32::spi0::user::FWRITE_DUAL_R","esp32::spi0::user::FWRITE_QUAD_R","esp32::spi0::user::FWRITE_DIO_R","esp32::spi0::user::FWRITE_QIO_R","esp32::spi0::user::SIO_R","esp32::spi0::user::USR_HOLD_POL_R","esp32::spi0::user::USR_DOUT_HOLD_R","esp32::spi0::user::USR_DIN_HOLD_R","esp32::spi0::user::USR_DUMMY_HOLD_R","esp32::spi0::user::USR_ADDR_HOLD_R","esp32::spi0::user::USR_CMD_HOLD_R","esp32::spi0::user::USR_PREP_HOLD_R","esp32::spi0::user::USR_MISO_HIGHPART_R","esp32::spi0::user::USR_MOSI_HIGHPART_R","esp32::spi0::user::USR_DUMMY_IDLE_R","esp32::spi0::user::USR_MOSI_R","esp32::spi0::user::USR_MISO_R","esp32::spi0::user::USR_DUMMY_R","esp32::spi0::user::USR_ADDR_R","esp32::spi0::user::USR_COMMAND_R","esp32::spi0::pin::CS0_DIS_R","esp32::spi0::pin::CS1_DIS_R","esp32::spi0::pin::CS2_DIS_R","esp32::spi0::pin::CK_DIS_R","esp32::spi0::pin::CK_IDLE_EDGE_R","esp32::spi0::pin::CS_KEEP_ACTIVE_R","esp32::spi0::slave::SLV_RD_BUF_DONE_R","esp32::spi0::slave::SLV_WR_BUF_DONE_R","esp32::spi0::slave::SLV_RD_STA_DONE_R","esp32::spi0::slave::SLV_WR_STA_DONE_R","esp32::spi0::slave::TRANS_DONE_R","esp32::spi0::slave::SLV_CMD_DEFINE_R","esp32::spi0::slave::SLV_WR_RD_STA_EN_R","esp32::spi0::slave::SLV_WR_RD_BUF_EN_R","esp32::spi0::slave::MODE_R","esp32::spi0::slave::SYNC_RESET_R","esp32::spi0::slave1::SLV_RDBUF_DUMMY_EN_R","esp32::spi0::slave1::SLV_WRBUF_DUMMY_EN_R","esp32::spi0::slave1::SLV_RDSTA_DUMMY_EN_R","esp32::spi0::slave1::SLV_WRSTA_DUMMY_EN_R","esp32::spi0::slave1::SLV_STATUS_READBACK_R","esp32::spi0::slave1::SLV_STATUS_FAST_EN_R","esp32::spi0::cache_fctrl::CACHE_REQ_EN_R","esp32::spi0::cache_fctrl::CACHE_USR_CMD_4BYTE_R","esp32::spi0::cache_fctrl::CACHE_FLASH_USR_CMD_R","esp32::spi0::cache_fctrl::CACHE_FLASH_PES_EN_R","esp32::spi0::cache_sctrl::USR_SRAM_DIO_R","esp32::spi0::cache_sctrl::USR_SRAM_QIO_R","esp32::spi0::cache_sctrl::USR_WR_SRAM_DUMMY_R","esp32::spi0::cache_sctrl::USR_RD_SRAM_DUMMY_R","esp32::spi0::cache_sctrl::CACHE_SRAM_USR_RCMD_R","esp32::spi0::cache_sctrl::CACHE_SRAM_USR_WCMD_R","esp32::spi0::sram_cmd::SRAM_DIO_R","esp32::spi0::sram_cmd::SRAM_QIO_R","esp32::spi0::sram_cmd::SRAM_RSTIO_R","esp32::spi0::ext0::T_PP_ENA_R","esp32::spi0::ext1::T_ERASE_ENA_R","esp32::spi0::dma_conf::IN_RST_R","esp32::spi0::dma_conf::OUT_RST_R","esp32::spi0::dma_conf::AHBM_FIFO_RST_R","esp32::spi0::dma_conf::AHBM_RST_R","esp32::spi0::dma_conf::IN_LOOP_TEST_R","esp32::spi0::dma_conf::OUT_LOOP_TEST_R","esp32::spi0::dma_conf::OUT_AUTO_WRBACK_R","esp32::spi0::dma_conf::OUT_EOF_MODE_R","esp32::spi0::dma_conf::OUTDSCR_BURST_EN_R","esp32::spi0::dma_conf::INDSCR_BURST_EN_R","esp32::spi0::dma_conf::OUT_DATA_BURST_EN_R","esp32::spi0::dma_conf::DMA_RX_STOP_R","esp32::spi0::dma_conf::DMA_TX_STOP_R","esp32::spi0::dma_conf::DMA_CONTINUE_R","esp32::spi0::dma_out_link::OUTLINK_STOP_R","esp32::spi0::dma_out_link::OUTLINK_START_R","esp32::spi0::dma_out_link::OUTLINK_RESTART_R","esp32::spi0::dma_in_link::INLINK_AUTO_RET_R","esp32::spi0::dma_in_link::INLINK_STOP_R","esp32::spi0::dma_in_link::INLINK_START_R","esp32::spi0::dma_in_link::INLINK_RESTART_R","esp32::spi0::dma_status::DMA_RX_EN_R","esp32::spi0::dma_status::DMA_TX_EN_R","esp32::spi0::dma_int_ena::INLINK_DSCR_EMPTY_INT_ENA_R","esp32::spi0::dma_int_ena::OUTLINK_DSCR_ERROR_INT_ENA_R","esp32::spi0::dma_int_ena::INLINK_DSCR_ERROR_INT_ENA_R","esp32::spi0::dma_int_ena::IN_DONE_INT_ENA_R","esp32::spi0::dma_int_ena::IN_ERR_EOF_INT_ENA_R","esp32::spi0::dma_int_ena::IN_SUC_EOF_INT_ENA_R","esp32::spi0::dma_int_ena::OUT_DONE_INT_ENA_R","esp32::spi0::dma_int_ena::OUT_EOF_INT_ENA_R","esp32::spi0::dma_int_ena::OUT_TOTAL_EOF_INT_ENA_R","esp32::spi0::dma_int_raw::INLINK_DSCR_EMPTY_INT_RAW_R","esp32::spi0::dma_int_raw::OUTLINK_DSCR_ERROR_INT_RAW_R","esp32::spi0::dma_int_raw::INLINK_DSCR_ERROR_INT_RAW_R","esp32::spi0::dma_int_raw::IN_DONE_INT_RAW_R","esp32::spi0::dma_int_raw::IN_ERR_EOF_INT_RAW_R","esp32::spi0::dma_int_raw::IN_SUC_EOF_INT_RAW_R","esp32::spi0::dma_int_raw::OUT_DONE_INT_RAW_R","esp32::spi0::dma_int_raw::OUT_EOF_INT_RAW_R","esp32::spi0::dma_int_raw::OUT_TOTAL_EOF_INT_RAW_R","esp32::spi0::dma_int_st::INLINK_DSCR_EMPTY_INT_ST_R","esp32::spi0::dma_int_st::OUTLINK_DSCR_ERROR_INT_ST_R","esp32::spi0::dma_int_st::INLINK_DSCR_ERROR_INT_ST_R","esp32::spi0::dma_int_st::IN_DONE_INT_ST_R","esp32::spi0::dma_int_st::IN_ERR_EOF_INT_ST_R","esp32::spi0::dma_int_st::IN_SUC_EOF_INT_ST_R","esp32::spi0::dma_int_st::OUT_DONE_INT_ST_R","esp32::spi0::dma_int_st::OUT_EOF_INT_ST_R","esp32::spi0::dma_int_st::OUT_TOTAL_EOF_INT_ST_R","esp32::spi0::dma_int_clr::INLINK_DSCR_EMPTY_INT_CLR_R","esp32::spi0::dma_int_clr::OUTLINK_DSCR_ERROR_INT_CLR_R","esp32::spi0::dma_int_clr::INLINK_DSCR_ERROR_INT_CLR_R","esp32::spi0::dma_int_clr::IN_DONE_INT_CLR_R","esp32::spi0::dma_int_clr::IN_ERR_EOF_INT_CLR_R","esp32::spi0::dma_int_clr::IN_SUC_EOF_INT_CLR_R","esp32::spi0::dma_int_clr::OUT_DONE_INT_CLR_R","esp32::spi0::dma_int_clr::OUT_EOF_INT_CLR_R","esp32::spi0::dma_int_clr::OUT_TOTAL_EOF_INT_CLR_R","esp32::timg0::t0config::ALARM_EN_R","esp32::timg0::t0config::LEVEL_INT_EN_R","esp32::timg0::t0config::EDGE_INT_EN_R","esp32::timg0::t0config::AUTORELOAD_R","esp32::timg0::t0config::INCREASE_R","esp32::timg0::t0config::EN_R","esp32::timg0::t0update::UPDATE_R","esp32::timg0::t1config::ALARM_EN_R","esp32::timg0::t1config::LEVEL_INT_EN_R","esp32::timg0::t1config::EDGE_INT_EN_R","esp32::timg0::t1config::AUTORELOAD_R","esp32::timg0::t1config::INCREASE_R","esp32::timg0::t1config::EN_R","esp32::timg0::t1update::UPDATE_R","esp32::timg0::wdtconfig0::WDT_FLASHBOOT_MOD_EN_R","esp32::timg0::wdtconfig0::WDT_LEVEL_INT_EN_R","esp32::timg0::wdtconfig0::WDT_EDGE_INT_EN_R","esp32::timg0::wdtconfig0::WDT_EN_R","esp32::timg0::rtccalicfg::RTC_CALI_START_CYCLING_R","esp32::timg0::rtccalicfg::RTC_CALI_RDY_R","esp32::timg0::rtccalicfg::RTC_CALI_START_R","esp32::timg0::lactconfig::LACT_RTC_ONLY_R","esp32::timg0::lactconfig::LACT_CPST_EN_R","esp32::timg0::lactconfig::LACT_LAC_EN_R","esp32::timg0::lactconfig::LACT_ALARM_EN_R","esp32::timg0::lactconfig::LACT_LEVEL_INT_EN_R","esp32::timg0::lactconfig::LACT_EDGE_INT_EN_R","esp32::timg0::lactconfig::LACT_AUTORELOAD_R","esp32::timg0::lactconfig::LACT_INCREASE_R","esp32::timg0::lactconfig::LACT_EN_R","esp32::timg0::int_ena_timers::T0_INT_ENA_R","esp32::timg0::int_ena_timers::T1_INT_ENA_R","esp32::timg0::int_ena_timers::WDT_INT_ENA_R","esp32::timg0::int_ena_timers::LACT_INT_ENA_R","esp32::timg0::int_raw_timers::T0_INT_RAW_R","esp32::timg0::int_raw_timers::T1_INT_RAW_R","esp32::timg0::int_raw_timers::WDT_INT_RAW_R","esp32::timg0::int_raw_timers::LACT_INT_RAW_R","esp32::timg0::int_st_timers::T0_INT_ST_R","esp32::timg0::int_st_timers::T1_INT_ST_R","esp32::timg0::int_st_timers::WDT_INT_ST_R","esp32::timg0::int_st_timers::LACT_INT_ST_R","esp32::timg0::timgclk::CLK_EN_R","esp32::twai0::mode::RESET_MODE_R","esp32::twai0::mode::LISTEN_ONLY_MODE_R","esp32::twai0::mode::SELF_TEST_MODE_R","esp32::twai0::mode::RX_FILTER_MODE_R","esp32::twai0::status::RX_BUF_ST_R","esp32::twai0::status::OVERRUN_ST_R","esp32::twai0::status::TX_BUF_ST_R","esp32::twai0::status::TX_COMPLETE_R","esp32::twai0::status::RX_ST_R","esp32::twai0::status::TX_ST_R","esp32::twai0::status::ERR_ST_R","esp32::twai0::status::BUS_OFF_ST_R","esp32::twai0::status::MISS_ST_R","esp32::twai0::int_raw::RX_INT_ST_R","esp32::twai0::int_raw::TX_INT_ST_R","esp32::twai0::int_raw::ERR_WARN_INT_ST_R","esp32::twai0::int_raw::OVERRUN_INT_ST_R","esp32::twai0::int_raw::ERR_PASSIVE_INT_ST_R","esp32::twai0::int_raw::ARB_LOST_INT_ST_R","esp32::twai0::int_raw::BUS_ERR_INT_ST_R","esp32::twai0::int_ena::RX_INT_ENA_R","esp32::twai0::int_ena::TX_INT_ENA_R","esp32::twai0::int_ena::ERR_WARN_INT_ENA_R","esp32::twai0::int_ena::OVERRUN_INT_ENA_R","esp32::twai0::int_ena::ERR_PASSIVE_INT_ENA_R","esp32::twai0::int_ena::ARB_LOST_INT_ENA_R","esp32::twai0::int_ena::BUS_ERR_INT_ENA_R","esp32::twai0::bus_timing_1::TIME_SAMP_R","esp32::twai0::err_code_cap::ECC_DIRECTION_R","esp32::twai0::clock_divider::CLOCK_OFF_R","esp32::uart0::int_raw::RXFIFO_FULL_INT_RAW_R","esp32::uart0::int_raw::TXFIFO_EMPTY_INT_RAW_R","esp32::uart0::int_raw::PARITY_ERR_INT_RAW_R","esp32::uart0::int_raw::FRM_ERR_INT_RAW_R","esp32::uart0::int_raw::RXFIFO_OVF_INT_RAW_R","esp32::uart0::int_raw::DSR_CHG_INT_RAW_R","esp32::uart0::int_raw::CTS_CHG_INT_RAW_R","esp32::uart0::int_raw::BRK_DET_INT_RAW_R","esp32::uart0::int_raw::RXFIFO_TOUT_INT_RAW_R","esp32::uart0::int_raw::SW_XON_INT_RAW_R","esp32::uart0::int_raw::SW_XOFF_INT_RAW_R","esp32::uart0::int_raw::GLITCH_DET_INT_RAW_R","esp32::uart0::int_raw::TX_BRK_DONE_INT_RAW_R","esp32::uart0::int_raw::TX_BRK_IDLE_DONE_INT_RAW_R","esp32::uart0::int_raw::TX_DONE_INT_RAW_R","esp32::uart0::int_raw::RS485_PARITY_ERR_INT_RAW_R","esp32::uart0::int_raw::RS485_FRM_ERR_INT_RAW_R","esp32::uart0::int_raw::RS485_CLASH_INT_RAW_R","esp32::uart0::int_raw::AT_CMD_CHAR_DET_INT_RAW_R","esp32::uart0::int_st::RXFIFO_FULL_INT_ST_R","esp32::uart0::int_st::TXFIFO_EMPTY_INT_ST_R","esp32::uart0::int_st::PARITY_ERR_INT_ST_R","esp32::uart0::int_st::FRM_ERR_INT_ST_R","esp32::uart0::int_st::RXFIFO_OVF_INT_ST_R","esp32::uart0::int_st::DSR_CHG_INT_ST_R","esp32::uart0::int_st::CTS_CHG_INT_ST_R","esp32::uart0::int_st::BRK_DET_INT_ST_R","esp32::uart0::int_st::RXFIFO_TOUT_INT_ST_R","esp32::uart0::int_st::SW_XON_INT_ST_R","esp32::uart0::int_st::SW_XOFF_INT_ST_R","esp32::uart0::int_st::GLITCH_DET_INT_ST_R","esp32::uart0::int_st::TX_BRK_DONE_INT_ST_R","esp32::uart0::int_st::TX_BRK_IDLE_DONE_INT_ST_R","esp32::uart0::int_st::TX_DONE_INT_ST_R","esp32::uart0::int_st::RS485_PARITY_ERR_INT_ST_R","esp32::uart0::int_st::RS485_FRM_ERR_INT_ST_R","esp32::uart0::int_st::RS485_CLASH_INT_ST_R","esp32::uart0::int_st::AT_CMD_CHAR_DET_INT_ST_R","esp32::uart0::int_ena::RXFIFO_FULL_INT_ENA_R","esp32::uart0::int_ena::TXFIFO_EMPTY_INT_ENA_R","esp32::uart0::int_ena::PARITY_ERR_INT_ENA_R","esp32::uart0::int_ena::FRM_ERR_INT_ENA_R","esp32::uart0::int_ena::RXFIFO_OVF_INT_ENA_R","esp32::uart0::int_ena::DSR_CHG_INT_ENA_R","esp32::uart0::int_ena::CTS_CHG_INT_ENA_R","esp32::uart0::int_ena::BRK_DET_INT_ENA_R","esp32::uart0::int_ena::RXFIFO_TOUT_INT_ENA_R","esp32::uart0::int_ena::SW_XON_INT_ENA_R","esp32::uart0::int_ena::SW_XOFF_INT_ENA_R","esp32::uart0::int_ena::GLITCH_DET_INT_ENA_R","esp32::uart0::int_ena::TX_BRK_DONE_INT_ENA_R","esp32::uart0::int_ena::TX_BRK_IDLE_DONE_INT_ENA_R","esp32::uart0::int_ena::TX_DONE_INT_ENA_R","esp32::uart0::int_ena::RS485_PARITY_ERR_INT_ENA_R","esp32::uart0::int_ena::RS485_FRM_ERR_INT_ENA_R","esp32::uart0::int_ena::RS485_CLASH_INT_ENA_R","esp32::uart0::int_ena::AT_CMD_CHAR_DET_INT_ENA_R","esp32::uart0::autobaud::EN_R","esp32::uart0::status::DSRN_R","esp32::uart0::status::CTSN_R","esp32::uart0::status::RXD_R","esp32::uart0::status::DTRN_R","esp32::uart0::status::RTSN_R","esp32::uart0::status::TXD_R","esp32::uart0::conf0::PARITY_R","esp32::uart0::conf0::PARITY_EN_R","esp32::uart0::conf0::SW_RTS_R","esp32::uart0::conf0::SW_DTR_R","esp32::uart0::conf0::TXD_BRK_R","esp32::uart0::conf0::IRDA_DPLX_R","esp32::uart0::conf0::IRDA_TX_EN_R","esp32::uart0::conf0::IRDA_WCTL_R","esp32::uart0::conf0::IRDA_TX_INV_R","esp32::uart0::conf0::IRDA_RX_INV_R","esp32::uart0::conf0::LOOPBACK_R","esp32::uart0::conf0::TX_FLOW_EN_R","esp32::uart0::conf0::IRDA_EN_R","esp32::uart0::conf0::RXFIFO_RST_R","esp32::uart0::conf0::TXFIFO_RST_R","esp32::uart0::conf0::RXD_INV_R","esp32::uart0::conf0::CTS_INV_R","esp32::uart0::conf0::DSR_INV_R","esp32::uart0::conf0::TXD_INV_R","esp32::uart0::conf0::RTS_INV_R","esp32::uart0::conf0::DTR_INV_R","esp32::uart0::conf0::CLK_EN_R","esp32::uart0::conf0::ERR_WR_MASK_R","esp32::uart0::conf0::TICK_REF_ALWAYS_ON_R","esp32::uart0::conf1::RX_FLOW_EN_R","esp32::uart0::conf1::RX_TOUT_EN_R","esp32::uart0::flow_conf::SW_FLOW_CON_EN_R","esp32::uart0::flow_conf::XONOFF_DEL_R","esp32::uart0::flow_conf::FORCE_XON_R","esp32::uart0::flow_conf::FORCE_XOFF_R","esp32::uart0::flow_conf::SEND_XON_R","esp32::uart0::flow_conf::SEND_XOFF_R","esp32::uart0::rs485_conf::RS485_EN_R","esp32::uart0::rs485_conf::DL0_EN_R","esp32::uart0::rs485_conf::DL1_EN_R","esp32::uart0::rs485_conf::RS485TX_RX_EN_R","esp32::uart0::rs485_conf::RS485RXBY_TX_EN_R","esp32::uart0::rs485_conf::RS485_RX_DLY_NUM_R","esp32::uart0::mem_conf::MEM_PD_R","esp32::uhci0::conf0::IN_RST_R","esp32::uhci0::conf0::OUT_RST_R","esp32::uhci0::conf0::AHBM_FIFO_RST_R","esp32::uhci0::conf0::AHBM_RST_R","esp32::uhci0::conf0::IN_LOOP_TEST_R","esp32::uhci0::conf0::OUT_LOOP_TEST_R","esp32::uhci0::conf0::OUT_AUTO_WRBACK_R","esp32::uhci0::conf0::OUT_NO_RESTART_CLR_R","esp32::uhci0::conf0::OUT_EOF_MODE_R","esp32::uhci0::conf0::UART0_CE_R","esp32::uhci0::conf0::UART1_CE_R","esp32::uhci0::conf0::UART2_CE_R","esp32::uhci0::conf0::OUTDSCR_BURST_EN_R","esp32::uhci0::conf0::INDSCR_BURST_EN_R","esp32::uhci0::conf0::OUT_DATA_BURST_EN_R","esp32::uhci0::conf0::MEM_TRANS_EN_R","esp32::uhci0::conf0::SEPER_EN_R","esp32::uhci0::conf0::HEAD_EN_R","esp32::uhci0::conf0::CRC_REC_EN_R","esp32::uhci0::conf0::UART_IDLE_EOF_EN_R","esp32::uhci0::conf0::LEN_EOF_EN_R","esp32::uhci0::conf0::ENCODE_CRC_EN_R","esp32::uhci0::conf0::CLK_EN_R","esp32::uhci0::conf0::UART_RX_BRK_EOF_EN_R","esp32::uhci0::int_raw::RX_START_INT_RAW_R","esp32::uhci0::int_raw::TX_START_INT_RAW_R","esp32::uhci0::int_raw::RX_HUNG_INT_RAW_R","esp32::uhci0::int_raw::TX_HUNG_INT_RAW_R","esp32::uhci0::int_raw::IN_DONE_INT_RAW_R","esp32::uhci0::int_raw::IN_SUC_EOF_INT_RAW_R","esp32::uhci0::int_raw::IN_ERR_EOF_INT_RAW_R","esp32::uhci0::int_raw::OUT_DONE_INT_RAW_R","esp32::uhci0::int_raw::OUT_EOF_INT_RAW_R","esp32::uhci0::int_raw::IN_DSCR_ERR_INT_RAW_R","esp32::uhci0::int_raw::OUT_DSCR_ERR_INT_RAW_R","esp32::uhci0::int_raw::IN_DSCR_EMPTY_INT_RAW_R","esp32::uhci0::int_raw::OUTLINK_EOF_ERR_INT_RAW_R","esp32::uhci0::int_raw::OUT_TOTAL_EOF_INT_RAW_R","esp32::uhci0::int_raw::SEND_S_Q_INT_RAW_R","esp32::uhci0::int_raw::SEND_A_Q_INT_RAW_R","esp32::uhci0::int_raw::DMA_INFIFO_FULL_WM_INT_RAW_R","esp32::uhci0::int_st::RX_START_INT_ST_R","esp32::uhci0::int_st::TX_START_INT_ST_R","esp32::uhci0::int_st::RX_HUNG_INT_ST_R","esp32::uhci0::int_st::TX_HUNG_INT_ST_R","esp32::uhci0::int_st::IN_DONE_INT_ST_R","esp32::uhci0::int_st::IN_SUC_EOF_INT_ST_R","esp32::uhci0::int_st::IN_ERR_EOF_INT_ST_R","esp32::uhci0::int_st::OUT_DONE_INT_ST_R","esp32::uhci0::int_st::OUT_EOF_INT_ST_R","esp32::uhci0::int_st::IN_DSCR_ERR_INT_ST_R","esp32::uhci0::int_st::OUT_DSCR_ERR_INT_ST_R","esp32::uhci0::int_st::IN_DSCR_EMPTY_INT_ST_R","esp32::uhci0::int_st::OUTLINK_EOF_ERR_INT_ST_R","esp32::uhci0::int_st::OUT_TOTAL_EOF_INT_ST_R","esp32::uhci0::int_st::SEND_S_Q_INT_ST_R","esp32::uhci0::int_st::SEND_A_Q_INT_ST_R","esp32::uhci0::int_st::DMA_INFIFO_FULL_WM_INT_ST_R","esp32::uhci0::int_ena::RX_START_INT_ENA_R","esp32::uhci0::int_ena::TX_START_INT_ENA_R","esp32::uhci0::int_ena::RX_HUNG_INT_ENA_R","esp32::uhci0::int_ena::TX_HUNG_INT_ENA_R","esp32::uhci0::int_ena::IN_DONE_INT_ENA_R","esp32::uhci0::int_ena::IN_SUC_EOF_INT_ENA_R","esp32::uhci0::int_ena::IN_ERR_EOF_INT_ENA_R","esp32::uhci0::int_ena::OUT_DONE_INT_ENA_R","esp32::uhci0::int_ena::OUT_EOF_INT_ENA_R","esp32::uhci0::int_ena::IN_DSCR_ERR_INT_ENA_R","esp32::uhci0::int_ena::OUT_DSCR_ERR_INT_ENA_R","esp32::uhci0::int_ena::IN_DSCR_EMPTY_INT_ENA_R","esp32::uhci0::int_ena::OUTLINK_EOF_ERR_INT_ENA_R","esp32::uhci0::int_ena::OUT_TOTAL_EOF_INT_ENA_R","esp32::uhci0::int_ena::SEND_S_Q_INT_ENA_R","esp32::uhci0::int_ena::SEND_A_Q_INT_ENA_R","esp32::uhci0::int_ena::DMA_INFIFO_FULL_WM_INT_ENA_R","esp32::uhci0::dma_out_status::OUT_FULL_R","esp32::uhci0::dma_out_status::OUT_EMPTY_R","esp32::uhci0::dma_out_push::OUTFIFO_PUSH_R","esp32::uhci0::dma_in_status::IN_FULL_R","esp32::uhci0::dma_in_status::IN_EMPTY_R","esp32::uhci0::dma_in_pop::INFIFO_POP_R","esp32::uhci0::dma_out_link::OUTLINK_STOP_R","esp32::uhci0::dma_out_link::OUTLINK_START_R","esp32::uhci0::dma_out_link::OUTLINK_RESTART_R","esp32::uhci0::dma_out_link::OUTLINK_PARK_R","esp32::uhci0::dma_in_link::INLINK_AUTO_RET_R","esp32::uhci0::dma_in_link::INLINK_STOP_R","esp32::uhci0::dma_in_link::INLINK_START_R","esp32::uhci0::dma_in_link::INLINK_RESTART_R","esp32::uhci0::dma_in_link::INLINK_PARK_R","esp32::uhci0::conf1::CHECK_SUM_EN_R","esp32::uhci0::conf1::CHECK_SEQ_EN_R","esp32::uhci0::conf1::CRC_DISABLE_R","esp32::uhci0::conf1::SAVE_HEAD_R","esp32::uhci0::conf1::TX_CHECK_SUM_RE_R","esp32::uhci0::conf1::TX_ACK_NUM_RE_R","esp32::uhci0::conf1::CHECK_OWNER_R","esp32::uhci0::conf1::WAIT_SW_START_R","esp32::uhci0::conf1::SW_START_R","esp32::uhci0::escape_conf::TX_C0_ESC_EN_R","esp32::uhci0::escape_conf::TX_DB_ESC_EN_R","esp32::uhci0::escape_conf::TX_11_ESC_EN_R","esp32::uhci0::escape_conf::TX_13_ESC_EN_R","esp32::uhci0::escape_conf::RX_C0_ESC_EN_R","esp32::uhci0::escape_conf::RX_DB_ESC_EN_R","esp32::uhci0::escape_conf::RX_11_ESC_EN_R","esp32::uhci0::escape_conf::RX_13_ESC_EN_R","esp32::uhci0::hung_conf::TXFIFO_TIMEOUT_ENA_R","esp32::uhci0::hung_conf::RXFIFO_TIMEOUT_ENA_R","esp32::uhci0::quick_sent::SINGLE_SEND_EN_R","esp32::uhci0::quick_sent::ALWAYS_SEND_EN_R"]]
};if (window.register_type_impls) {window.register_type_impls(type_impls);} else {window.pending_type_impls = type_impls;}})()