 
set ::env(PROJECT_NAME) spi-aib
set ::env(DESIGN_TOP) spi_master
set ::env(DESIGN_DIR) RTL_Benchmark/SVerilog/Chipalliance/aib-protocols/spi-aib/rtl
set ::env(TOP_VERILOG) RTL_Benchmark/SVerilog/Chipalliance/aib-protocols/spi-aib/rtl/spi_master.sv
set ::env(CLOCK_COUNT) 2
set ::env(DOMAIN) digital_design