{
    "Input": 0,
    "Const": 1,
    "Wire": 2,
    "Reg": 3,
    "Lt": 4,
    "Le": 5,
    "Gt": 6,
    "Ge": 7,
    "Add": 8,
    "Sub": 9,
    "Mul": 10,
    "Div": 11,
    "Mod": 12,
    "ShiftLeft": 13,
    "ShiftRight": 14,
    "AshiftLeft": 15,
    "AshiftRight": 16,
    "And": 17,
    "Or": 18,
    "Eq": 19,
    "Neq": 20,
    "Eeq": 21,
    "Neeq": 22,
    "BitAnd": 23,
    "BitOr": 24,
    "BitXor": 25,
    "LNot": 26,
    "Not": 27,
    "URxor": 28,
    "URand": 29,
    "URor": 30,
    "URnand": 31,
    "URnor": 32,
    "Concat": 36,
    "PartSelect": 34,
    "Cond": 35,
    "Output": 37
}