

================================================================
== Vivado HLS Report for 'hls_2DFilter'
================================================================
* Date:           Sun Dec 16 17:14:00 2018

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        hls_video_block
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   3.00|     2.587|        0.30|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  925921|  925921|  925921|  925921|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+--------+--------+----------+-----------+-----------+------+----------+
        |          |     Latency     | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min  |   max  |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+--------+--------+----------+-----------+-----------+------+----------+
        |- L1      |  925920|  925920|      1286|          -|          -|   720|    no    |
        | + L2     |    1283|    1283|         5|          1|          1|  1280|    yes   |
        +----------+--------+--------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|     410|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      -|       -|       -|    -|
|Memory           |        2|      -|       0|       0|    -|
|Multiplexer      |        -|      -|       -|      99|    -|
|Register         |        0|      -|     300|      64|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        2|      0|     300|     573|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |      624|   1728|  460800|  230400|   96|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |    ~0   |      0|   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    +----------------------+----------------------+---------+---+----+------+-----+------+-------------+
    |        Memory        |        Module        | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +----------------------+----------------------+---------+---+----+------+-----+------+-------------+
    |line_buffer_0_0_va_U  |hls_2DFilter_lineeOg  |        1|  0|   0|  1280|    8|     1|        10240|
    |line_buffer_1_0_va_U  |hls_2DFilter_lineeOg  |        1|  0|   0|  1280|    8|     1|        10240|
    +----------------------+----------------------+---------+---+----+------+-----+------+-------------+
    |Total                 |                      |        2|  0|   0|  2560|   16|     2|        20480|
    +----------------------+----------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |col_1_fu_199_p2                   |     +    |      0|  0|  18|          11|           1|
    |row_1_fu_181_p2                   |     +    |      0|  0|  17|          10|           1|
    |tmp2_fu_256_p2                    |     +    |      0|  0|  19|           8|           8|
    |tmp3_fu_325_p2                    |     +    |      0|  0|  19|           8|           8|
    |tmp_4_i_fu_401_p2                 |     +    |      0|  0|  17|          10|          10|
    |x_mag_2_1_2_i_fu_302_p2           |     +    |      0|  0|  19|           8|           8|
    |x_mag_2_2_2_i_fu_320_p2           |     +    |      0|  0|  19|           8|           8|
    |y_mag_2_2_2_i_fu_331_p2           |     +    |      0|  0|  19|           8|           8|
    |neg_i1_i_fu_378_p2                |     -    |      0|  0|  16|           1|           9|
    |neg_i_i_fu_352_p2                 |     -    |      0|  0|  16|           1|           9|
    |tmp_12_0_1_i_fu_232_p2            |     -    |      0|  0|  19|           1|           8|
    |x_mag_2_0_2_i_fu_244_p2           |     -    |      0|  0|  15|           8|           8|
    |x_mag_2_1_1_i_fu_292_p2           |     -    |      0|  0|  19|           8|           8|
    |x_mag_2_2_i_fu_308_p2             |     -    |      0|  0|  19|           8|           8|
    |y_mag_2_0_1_i_fu_238_p2           |     -    |      0|  0|  19|           8|           8|
    |y_mag_2_0_2_i_fu_250_p2           |     -    |      0|  0|  19|           8|           8|
    |ap_block_state4_pp0_stage0_iter1  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state7_pp0_stage0_iter4  |    and   |      0|  0|   2|           1|           1|
    |tmp4_fu_413_p2                    |    and   |      0|  0|   2|           1|           1|
    |tmp_2_fu_417_p2                   |    and   |      0|  0|   2|           1|           1|
    |abscond_i2_i_fu_384_p2            |   icmp   |      0|  0|  11|           8|           1|
    |abscond_i_i_fu_358_p2             |   icmp   |      0|  0|  11|           8|           1|
    |exitcond1_fu_193_p2               |   icmp   |      0|  0|  13|          11|          11|
    |exitcond2_fu_175_p2               |   icmp   |      0|  0|  13|          10|          10|
    |tmp_4_fu_187_p2                   |   icmp   |      0|  0|  13|          10|           1|
    |tmp_5_i_fu_407_p2                 |   icmp   |      0|  0|  13|          10|           7|
    |tmp_8_fu_211_p2                   |   icmp   |      0|  0|  13|          11|           1|
    |ap_block_pp0_stage0_01001         |    or    |      0|  0|   2|           1|           1|
    |ap_block_state1                   |    or    |      0|  0|   2|           1|           1|
    |abs_i3_i_fu_389_p3                |  select  |      0|  0|   9|           1|           9|
    |abs_i_i_fu_363_p3                 |  select  |      0|  0|   9|           1|           9|
    |output_mat_data_stre_din          |  select  |      0|  0|   2|           1|           2|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0| 410|         192|         178|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------+----+-----------+-----+-----------+
    |            Name            | LUT| Input Size| Bits| Total Bits|
    +----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                   |  27|          5|    1|          5|
    |ap_done                     |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2     |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter4     |   9|          2|    1|          2|
    |col_reg_164                 |   9|          2|   11|         22|
    |input_mat_data_strea_blk_n  |   9|          2|    1|          2|
    |output_mat_data_stre_blk_n  |   9|          2|    1|          2|
    |real_start                  |   9|          2|    1|          2|
    |row_reg_153                 |   9|          2|   10|         20|
    +----------------------------+----+-----------+-----+-----------+
    |Total                       |  99|         21|   28|         59|
    +----------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------+----+----+-----+-----------+
    |              Name             | FF | LUT| Bits| Const Bits|
    +-------------------------------+----+----+-----+-----------+
    |IN_WINDOW_val_1_val_1_reg_507  |   8|   0|    8|          0|
    |IN_WINDOW_val_1_val_2_reg_518  |   8|   0|    8|          0|
    |IN_WINDOW_val_1_val_fu_90      |   8|   0|    8|          0|
    |IN_WINDOW_val_val_0_1_fu_74    |   8|   0|    8|          0|
    |IN_WINDOW_val_val_0_s_fu_78    |   8|   0|    8|          0|
    |IN_WINDOW_val_val_1_1_fu_86    |   8|   0|    8|          0|
    |IN_WINDOW_val_val_2_1_fu_82    |   8|   0|    8|          0|
    |IN_WINDOW_val_val_2_s_fu_94    |   8|   0|    8|          0|
    |ap_CS_fsm                      |   4|   0|    4|          0|
    |ap_done_reg                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4        |   1|   0|    1|          0|
    |col_reg_164                    |  11|   0|   11|          0|
    |exitcond1_reg_481              |   1|   0|    1|          0|
    |line_buffer_0_0_va_1_reg_490   |  11|   0|   11|          0|
    |line_buffer_1_0_va_1_reg_496   |  11|   0|   11|          0|
    |row_1_reg_471                  |  10|   0|   10|          0|
    |row_reg_153                    |  10|   0|   10|          0|
    |start_once_reg                 |   1|   0|    1|          0|
    |tmp2_reg_528                   |   8|   0|    8|          0|
    |tmp_12_reg_512                 |   8|   0|    8|          0|
    |tmp_4_reg_476                  |   1|   0|    1|          0|
    |tmp_5_i_reg_545                |   1|   0|    1|          0|
    |tmp_8_reg_502                  |   1|   0|    1|          0|
    |x_mag_2_0_2_i_reg_523          |   8|   0|    8|          0|
    |x_mag_2_2_2_i_reg_533          |   8|   0|    8|          0|
    |y_mag_2_2_2_i_reg_539          |   8|   0|    8|          0|
    |exitcond1_reg_481              |  64|  32|    1|          0|
    |tmp_8_reg_502                  |  64|  32|    1|          0|
    +-------------------------------+----+----+-----+-----------+
    |Total                          | 300|  64|  174|          0|
    +-------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------+-----+-----+------------+----------------------+--------------+
|           RTL Ports          | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+------------------------------+-----+-----+------------+----------------------+--------------+
|ap_clk                        |  in |    1| ap_ctrl_hs |     hls_2DFilter     | return value |
|ap_rst                        |  in |    1| ap_ctrl_hs |     hls_2DFilter     | return value |
|ap_start                      |  in |    1| ap_ctrl_hs |     hls_2DFilter     | return value |
|start_full_n                  |  in |    1| ap_ctrl_hs |     hls_2DFilter     | return value |
|ap_done                       | out |    1| ap_ctrl_hs |     hls_2DFilter     | return value |
|ap_continue                   |  in |    1| ap_ctrl_hs |     hls_2DFilter     | return value |
|ap_idle                       | out |    1| ap_ctrl_hs |     hls_2DFilter     | return value |
|ap_ready                      | out |    1| ap_ctrl_hs |     hls_2DFilter     | return value |
|start_out                     | out |    1| ap_ctrl_hs |     hls_2DFilter     | return value |
|start_write                   | out |    1| ap_ctrl_hs |     hls_2DFilter     | return value |
|input_mat_data_strea_dout     |  in |    8|   ap_fifo  | input_mat_data_strea |    pointer   |
|input_mat_data_strea_empty_n  |  in |    1|   ap_fifo  | input_mat_data_strea |    pointer   |
|input_mat_data_strea_read     | out |    1|   ap_fifo  | input_mat_data_strea |    pointer   |
|output_mat_data_stre_din      | out |    8|   ap_fifo  | output_mat_data_stre |    pointer   |
|output_mat_data_stre_full_n   |  in |    1|   ap_fifo  | output_mat_data_stre |    pointer   |
|output_mat_data_stre_write    | out |    1|   ap_fifo  | output_mat_data_stre |    pointer   |
+------------------------------+-----+-----+------------+----------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 3 4 5 6 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond2)
3 --> 
	4  / true
4 --> 
	8  / (exitcond1)
	5  / (!exitcond1)
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	3  / true
8 --> 
	2  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.23>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%IN_WINDOW_val_val_0_1 = alloca i8"   --->   Operation 9 'alloca' 'IN_WINDOW_val_val_0_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%IN_WINDOW_val_val_0_s = alloca i8"   --->   Operation 10 'alloca' 'IN_WINDOW_val_val_0_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%IN_WINDOW_val_val_2_1 = alloca i8"   --->   Operation 11 'alloca' 'IN_WINDOW_val_val_2_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%IN_WINDOW_val_val_1_1 = alloca i8"   --->   Operation 12 'alloca' 'IN_WINDOW_val_val_1_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%IN_WINDOW_val_1_val = alloca i8"   --->   Operation 13 'alloca' 'IN_WINDOW_val_1_val' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%IN_WINDOW_val_val_2_s = alloca i8"   --->   Operation 14 'alloca' 'IN_WINDOW_val_val_2_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %output_mat_data_stre, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 15 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %input_mat_data_strea, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 16 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (1.23ns)   --->   "%line_buffer_0_0_va = alloca [1280 x i8], align 1" [hls_video_block/hls_video_block.cpp:26]   --->   Operation 17 'alloca' 'line_buffer_0_0_va' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1280> <RAM>
ST_1 : Operation 18 [1/1] (1.23ns)   --->   "%line_buffer_1_0_va = alloca [1280 x i8], align 1" [hls_video_block/hls_video_block.cpp:26]   --->   Operation 18 'alloca' 'line_buffer_1_0_va' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1280> <RAM>
ST_1 : Operation 19 [1/1] (0.65ns)   --->   "br label %0" [hls_video_block/hls_video_block.cpp:29]   --->   Operation 19 'br' <Predicate = true> <Delay = 0.65>

State 2 <SV = 1> <Delay = 1.19>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%row = phi i10 [ %row_1, %3 ], [ 0, %arrayctor.loop.preheader ]"   --->   Operation 20 'phi' 'row' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.91ns)   --->   "%exitcond2 = icmp eq i10 %row, -304" [hls_video_block/hls_video_block.cpp:29]   --->   Operation 21 'icmp' 'exitcond2' <Predicate = true> <Delay = 0.91> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 720, i64 720, i64 720)"   --->   Operation 22 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.78ns)   --->   "%row_1 = add i10 %row, 1" [hls_video_block/hls_video_block.cpp:29]   --->   Operation 23 'add' 'row_1' <Predicate = true> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "br i1 %exitcond2, label %4, label %1" [hls_video_block/hls_video_block.cpp:29]   --->   Operation 24 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([3 x i8]* @p_str3) nounwind" [hls_video_block/hls_video_block.cpp:30]   --->   Operation 25 'specloopname' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([3 x i8]* @p_str3)" [hls_video_block/hls_video_block.cpp:30]   --->   Operation 26 'specregionbegin' 'tmp_s' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.91ns)   --->   "%tmp_4 = icmp ne i10 %row, 0" [hls_video_block/hls_video_block.cpp:47]   --->   Operation 27 'icmp' 'tmp_4' <Predicate = (!exitcond2)> <Delay = 0.91> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.65ns)   --->   "br label %2" [hls_video_block/hls_video_block.cpp:31]   --->   Operation 28 'br' <Predicate = (!exitcond2)> <Delay = 0.65>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "ret void" [hls_video_block/hls_video_block.cpp:61]   --->   Operation 29 'ret' <Predicate = (exitcond2)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.23>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%col = phi i11 [ 0, %1 ], [ %col_1, %shift_pixels_left.exit_ifconv ]"   --->   Operation 30 'phi' 'col' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.94ns)   --->   "%exitcond1 = icmp eq i11 %col, -768" [hls_video_block/hls_video_block.cpp:31]   --->   Operation 31 'icmp' 'exitcond1' <Predicate = true> <Delay = 0.94> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 32 [1/1] (0.79ns)   --->   "%col_1 = add i11 %col, 1" [hls_video_block/hls_video_block.cpp:31]   --->   Operation 32 'add' 'col_1' <Predicate = true> <Delay = 0.79> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_7 = zext i11 %col to i64" [hls_video_block/hls_video_block.cpp:38]   --->   Operation 33 'zext' 'tmp_7' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%line_buffer_0_0_va_1 = getelementptr [1280 x i8]* %line_buffer_0_0_va, i64 0, i64 %tmp_7" [hls_video_block/hls_video_block.cpp:38]   --->   Operation 34 'getelementptr' 'line_buffer_0_0_va_1' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_3 : Operation 35 [2/2] (1.23ns)   --->   "%IN_WINDOW_val_0_val_1 = load i8* %line_buffer_0_0_va_1, align 1" [hls_video_block/hls_video_block.cpp:41]   --->   Operation 35 'load' 'IN_WINDOW_val_0_val_1' <Predicate = (!exitcond1)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1280> <RAM>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%line_buffer_1_0_va_1 = getelementptr [1280 x i8]* %line_buffer_1_0_va, i64 0, i64 %tmp_7" [hls_video_block/hls_video_block.cpp:38]   --->   Operation 36 'getelementptr' 'line_buffer_1_0_va_1' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_3 : Operation 37 [2/2] (1.23ns)   --->   "%IN_WINDOW_val_1_val_2 = load i8* %line_buffer_1_0_va_1, align 1" [hls_video_block/hls_video_block.cpp:42]   --->   Operation 37 'load' 'IN_WINDOW_val_1_val_2' <Predicate = (!exitcond1)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1280> <RAM>
ST_3 : Operation 38 [1/1] (0.94ns)   --->   "%tmp_8 = icmp ne i11 %col, 0" [hls_video_block/hls_video_block.cpp:47]   --->   Operation 38 'icmp' 'tmp_8' <Predicate = (!exitcond1)> <Delay = 0.94> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 2.58>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%IN_WINDOW_val_0_val = load i8* %IN_WINDOW_val_val_0_s" [hls_video_block/hls_video_block.cpp:109->hls_video_block/hls_video_block.cpp:48]   --->   Operation 39 'load' 'IN_WINDOW_val_0_val' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%IN_WINDOW_val_1_val_1 = load i8* %IN_WINDOW_val_1_val"   --->   Operation 40 'load' 'IN_WINDOW_val_1_val_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 1280, i64 1280, i64 1280)"   --->   Operation 41 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "br i1 %exitcond1, label %3, label %shift_pixels_left.exit_ifconv" [hls_video_block/hls_video_block.cpp:31]   --->   Operation 42 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%IN_WINDOW_val_val_0_2 = load i8* %IN_WINDOW_val_val_0_1" [hls_video_block/hls_video_block.cpp:108->hls_video_block/hls_video_block.cpp:48]   --->   Operation 43 'load' 'IN_WINDOW_val_val_0_2' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%tmp_6 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str37)" [/proj/gsd/vivado/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:617->/proj/gsd/vivado/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:656->hls_video_block/hls_video_block.cpp:36]   --->   Operation 44 'specregionbegin' 'tmp_6' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str2) nounwind" [/proj/gsd/vivado/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:621->/proj/gsd/vivado/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:656->hls_video_block/hls_video_block.cpp:36]   --->   Operation 45 'specprotocol' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (1.35ns)   --->   "%tmp_12 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %input_mat_data_strea)" [/proj/gsd/vivado/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:624->/proj/gsd/vivado/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:656->hls_video_block/hls_video_block.cpp:36]   --->   Operation 46 'read' 'tmp_12' <Predicate = (!exitcond1)> <Delay = 1.35> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str37, i32 %tmp_6)" [/proj/gsd/vivado/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:626->/proj/gsd/vivado/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:656->hls_video_block/hls_video_block.cpp:36]   --->   Operation 47 'specregionend' 'empty' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_4 : Operation 48 [1/2] (1.23ns)   --->   "%IN_WINDOW_val_0_val_1 = load i8* %line_buffer_0_0_va_1, align 1" [hls_video_block/hls_video_block.cpp:41]   --->   Operation 48 'load' 'IN_WINDOW_val_0_val_1' <Predicate = (!exitcond1)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1280> <RAM>
ST_4 : Operation 49 [1/2] (1.23ns)   --->   "%IN_WINDOW_val_1_val_2 = load i8* %line_buffer_1_0_va_1, align 1" [hls_video_block/hls_video_block.cpp:42]   --->   Operation 49 'load' 'IN_WINDOW_val_1_val_2' <Predicate = (!exitcond1)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1280> <RAM>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%tmp = shl i8 %IN_WINDOW_val_0_val, 1" [hls_video_block/hls_video_block.cpp:109->hls_video_block/hls_video_block.cpp:48]   --->   Operation 50 'shl' 'tmp' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_12_0_1_i = sub i8 0, %tmp" [hls_video_block/hls_video_block.cpp:109->hls_video_block/hls_video_block.cpp:48]   --->   Operation 51 'sub' 'tmp_12_0_1_i' <Predicate = (!exitcond1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 52 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%y_mag_2_0_1_i = sub i8 %tmp_12_0_1_i, %IN_WINDOW_val_val_0_2" [hls_video_block/hls_video_block.cpp:109->hls_video_block/hls_video_block.cpp:48]   --->   Operation 52 'sub' 'y_mag_2_0_1_i' <Predicate = (!exitcond1)> <Delay = 1.05> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 53 [1/1] (0.76ns)   --->   "%x_mag_2_0_2_i = sub i8 %IN_WINDOW_val_0_val_1, %IN_WINDOW_val_val_0_2" [hls_video_block/hls_video_block.cpp:108->hls_video_block/hls_video_block.cpp:48]   --->   Operation 53 'sub' 'x_mag_2_0_2_i' <Predicate = (!exitcond1)> <Delay = 0.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 54 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%y_mag_2_0_2_i = sub i8 %y_mag_2_0_1_i, %IN_WINDOW_val_0_val_1" [hls_video_block/hls_video_block.cpp:109->hls_video_block/hls_video_block.cpp:48]   --->   Operation 54 'sub' 'y_mag_2_0_2_i' <Predicate = (!exitcond1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 55 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%tmp2 = add i8 %y_mag_2_0_2_i, %tmp_12" [hls_video_block/hls_video_block.cpp:109->hls_video_block/hls_video_block.cpp:48]   --->   Operation 55 'add' 'tmp2' <Predicate = (!exitcond1)> <Delay = 1.05> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 56 [1/1] (1.23ns)   --->   "store i8 %IN_WINDOW_val_1_val_2, i8* %line_buffer_0_0_va_1, align 1" [hls_video_block/hls_video_block.cpp:56]   --->   Operation 56 'store' <Predicate = (!exitcond1)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1280> <RAM>
ST_4 : Operation 57 [1/1] (1.23ns)   --->   "store i8 %tmp_12, i8* %line_buffer_1_0_va_1, align 1" [hls_video_block/hls_video_block.cpp:56]   --->   Operation 57 'store' <Predicate = (!exitcond1)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1280> <RAM>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "store i8 %IN_WINDOW_val_1_val_2, i8* %IN_WINDOW_val_1_val" [/proj/gsd/vivado/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:68->hls_video_block/hls_video_block.cpp:107->hls_video_block/hls_video_block.cpp:48]   --->   Operation 58 'store' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "store i8 %IN_WINDOW_val_0_val_1, i8* %IN_WINDOW_val_val_0_s" [/proj/gsd/vivado/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:68->hls_video_block/hls_video_block.cpp:107->hls_video_block/hls_video_block.cpp:48]   --->   Operation 59 'store' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "store i8 %IN_WINDOW_val_0_val, i8* %IN_WINDOW_val_val_0_1" [/proj/gsd/vivado/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:68->hls_video_block/hls_video_block.cpp:107->hls_video_block/hls_video_block.cpp:48]   --->   Operation 60 'store' <Predicate = (!exitcond1)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 2.10>
ST_5 : Operation 61 [1/1] (0.00ns)   --->   "%IN_WINDOW_val_val_2_2 = load i8* %IN_WINDOW_val_val_2_1" [/proj/gsd/vivado/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:68->hls_video_block/hls_video_block.cpp:107->hls_video_block/hls_video_block.cpp:48]   --->   Operation 61 'load' 'IN_WINDOW_val_val_2_2' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_5 : Operation 62 [1/1] (0.00ns)   --->   "%IN_WINDOW_val_val_1_s = load i8* %IN_WINDOW_val_val_1_1" [hls_video_block/hls_video_block.cpp:108->hls_video_block/hls_video_block.cpp:48]   --->   Operation 62 'load' 'IN_WINDOW_val_val_1_s' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_5 : Operation 63 [1/1] (0.00ns)   --->   "%IN_WINDOW_val_val_2_3 = load i8* %IN_WINDOW_val_val_2_s" [hls_video_block/hls_video_block.cpp:109->hls_video_block/hls_video_block.cpp:48]   --->   Operation 63 'load' 'IN_WINDOW_val_val_2_3' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%tmp_1 = shl i8 %IN_WINDOW_val_val_1_s, 1" [hls_video_block/hls_video_block.cpp:108->hls_video_block/hls_video_block.cpp:48]   --->   Operation 64 'shl' 'tmp_1' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_5 : Operation 65 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%x_mag_2_1_1_i = sub i8 %x_mag_2_0_2_i, %tmp_1" [hls_video_block/hls_video_block.cpp:108->hls_video_block/hls_video_block.cpp:48]   --->   Operation 65 'sub' 'x_mag_2_1_1_i' <Predicate = (!exitcond1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "%tmp_3 = shl i8 %IN_WINDOW_val_1_val_2, 1" [hls_video_block/hls_video_block.cpp:108->hls_video_block/hls_video_block.cpp:48]   --->   Operation 66 'shl' 'tmp_3' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_5 : Operation 67 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%x_mag_2_1_2_i = add i8 %tmp_3, %x_mag_2_1_1_i" [hls_video_block/hls_video_block.cpp:108->hls_video_block/hls_video_block.cpp:48]   --->   Operation 67 'add' 'x_mag_2_1_2_i' <Predicate = (!exitcond1)> <Delay = 1.05> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 68 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%x_mag_2_2_i = sub i8 %x_mag_2_1_2_i, %IN_WINDOW_val_val_2_3" [hls_video_block/hls_video_block.cpp:108->hls_video_block/hls_video_block.cpp:48]   --->   Operation 68 'sub' 'x_mag_2_2_i' <Predicate = (!exitcond1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "%tmp_10 = shl i8 %IN_WINDOW_val_val_2_2, 1" [hls_video_block/hls_video_block.cpp:109->hls_video_block/hls_video_block.cpp:48]   --->   Operation 69 'shl' 'tmp_10' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_5 : Operation 70 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%x_mag_2_2_2_i = add i8 %x_mag_2_2_i, %tmp_12" [hls_video_block/hls_video_block.cpp:108->hls_video_block/hls_video_block.cpp:48]   --->   Operation 70 'add' 'x_mag_2_2_2_i' <Predicate = (!exitcond1)> <Delay = 1.05> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 71 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp3 = add i8 %IN_WINDOW_val_val_2_3, %tmp_10" [hls_video_block/hls_video_block.cpp:109->hls_video_block/hls_video_block.cpp:48]   --->   Operation 71 'add' 'tmp3' <Predicate = (!exitcond1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 72 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%y_mag_2_2_2_i = add i8 %tmp2, %tmp3" [hls_video_block/hls_video_block.cpp:109->hls_video_block/hls_video_block.cpp:48]   --->   Operation 72 'add' 'y_mag_2_2_2_i' <Predicate = (!exitcond1)> <Delay = 1.05> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 73 [1/1] (0.00ns)   --->   "store i8 %IN_WINDOW_val_val_2_2, i8* %IN_WINDOW_val_val_2_s" [/proj/gsd/vivado/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:68->hls_video_block/hls_video_block.cpp:107->hls_video_block/hls_video_block.cpp:48]   --->   Operation 73 'store' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_5 : Operation 74 [1/1] (0.00ns)   --->   "store i8 %IN_WINDOW_val_1_val_1, i8* %IN_WINDOW_val_val_1_1" [/proj/gsd/vivado/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:127->hls_video_block/hls_video_block.cpp:40]   --->   Operation 74 'store' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_5 : Operation 75 [1/1] (0.00ns)   --->   "store i8 %tmp_12, i8* %IN_WINDOW_val_val_2_1" [/proj/gsd/vivado/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:624->/proj/gsd/vivado/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:656->hls_video_block/hls_video_block.cpp:36]   --->   Operation 75 'store' <Predicate = (!exitcond1)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 2.53>
ST_6 : Operation 76 [1/1] (0.00ns)   --->   "%tmp_i_cast = sext i8 %x_mag_2_2_2_i to i9" [/proj/gsd/vivado/Vivado/2018.2/common/technology/autopilot/hls/utils/x_hls_utils.h:145->hls_video_block/hls_video_block.cpp:113->hls_video_block/hls_video_block.cpp:48]   --->   Operation 76 'sext' 'tmp_i_cast' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_6 : Operation 77 [1/1] (0.76ns)   --->   "%neg_i_i = sub i9 0, %tmp_i_cast" [/proj/gsd/vivado/Vivado/2018.2/common/technology/autopilot/hls/utils/x_hls_utils.h:145->hls_video_block/hls_video_block.cpp:113->hls_video_block/hls_video_block.cpp:48]   --->   Operation 77 'sub' 'neg_i_i' <Predicate = (!exitcond1)> <Delay = 0.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 78 [1/1] (0.84ns)   --->   "%abscond_i_i = icmp sgt i8 %x_mag_2_2_2_i, 0" [hls_video_block/hls_video_block.cpp:108->hls_video_block/hls_video_block.cpp:48]   --->   Operation 78 'icmp' 'abscond_i_i' <Predicate = (!exitcond1)> <Delay = 0.84> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node tmp_4_i)   --->   "%abs_i_i = select i1 %abscond_i_i, i9 %tmp_i_cast, i9 %neg_i_i" [hls_video_block/hls_video_block.cpp:108->hls_video_block/hls_video_block.cpp:48]   --->   Operation 79 'select' 'abs_i_i' <Predicate = (!exitcond1)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node tmp_4_i)   --->   "%abs_i_i_cast = sext i9 %abs_i_i to i10" [hls_video_block/hls_video_block.cpp:108->hls_video_block/hls_video_block.cpp:48]   --->   Operation 80 'sext' 'abs_i_i_cast' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_6 : Operation 81 [1/1] (0.00ns)   --->   "%tmp_2_i_cast = sext i8 %y_mag_2_2_2_i to i9" [/proj/gsd/vivado/Vivado/2018.2/common/technology/autopilot/hls/utils/x_hls_utils.h:145->hls_video_block/hls_video_block.cpp:113->hls_video_block/hls_video_block.cpp:48]   --->   Operation 81 'sext' 'tmp_2_i_cast' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_6 : Operation 82 [1/1] (0.76ns)   --->   "%neg_i1_i = sub i9 0, %tmp_2_i_cast" [/proj/gsd/vivado/Vivado/2018.2/common/technology/autopilot/hls/utils/x_hls_utils.h:145->hls_video_block/hls_video_block.cpp:113->hls_video_block/hls_video_block.cpp:48]   --->   Operation 82 'sub' 'neg_i1_i' <Predicate = (!exitcond1)> <Delay = 0.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 83 [1/1] (0.84ns)   --->   "%abscond_i2_i = icmp sgt i8 %y_mag_2_2_2_i, 0" [hls_video_block/hls_video_block.cpp:109->hls_video_block/hls_video_block.cpp:48]   --->   Operation 83 'icmp' 'abscond_i2_i' <Predicate = (!exitcond1)> <Delay = 0.84> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node tmp_4_i)   --->   "%abs_i3_i = select i1 %abscond_i2_i, i9 %tmp_2_i_cast, i9 %neg_i1_i" [hls_video_block/hls_video_block.cpp:109->hls_video_block/hls_video_block.cpp:48]   --->   Operation 84 'select' 'abs_i3_i' <Predicate = (!exitcond1)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node tmp_4_i)   --->   "%abs_i3_i_cast = sext i9 %abs_i3_i to i10" [hls_video_block/hls_video_block.cpp:109->hls_video_block/hls_video_block.cpp:48]   --->   Operation 85 'sext' 'abs_i3_i_cast' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_6 : Operation 86 [1/1] (0.77ns) (out node of the LUT)   --->   "%tmp_4_i = add i10 %abs_i_i_cast, %abs_i3_i_cast" [hls_video_block/hls_video_block.cpp:113->hls_video_block/hls_video_block.cpp:48]   --->   Operation 86 'add' 'tmp_4_i' <Predicate = (!exitcond1)> <Delay = 0.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 87 [1/1] (0.91ns)   --->   "%tmp_5_i = icmp sgt i10 %tmp_4_i, 125" [hls_video_block/hls_video_block.cpp:113->hls_video_block/hls_video_block.cpp:48]   --->   Operation 87 'icmp' 'tmp_5_i' <Predicate = (!exitcond1)> <Delay = 0.91> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 1.63>
ST_7 : Operation 88 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([3 x i8]* @p_str4) nounwind" [hls_video_block/hls_video_block.cpp:32]   --->   Operation 88 'specloopname' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_7 : Operation 89 [1/1] (0.00ns)   --->   "%tmp_5 = call i32 (...)* @_ssdm_op_SpecRegionBegin([3 x i8]* @p_str4)" [hls_video_block/hls_video_block.cpp:32]   --->   Operation 89 'specregionbegin' 'tmp_5' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_7 : Operation 90 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind" [hls_video_block/hls_video_block.cpp:34]   --->   Operation 90 'specpipeline' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_7 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node tmp_11)   --->   "%tmp4 = and i1 %tmp_8, %tmp_5_i" [/proj/gsd/vivado/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:648->/proj/gsd/vivado/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:662->hls_video_block/hls_video_block.cpp:52]   --->   Operation 91 'and' 'tmp4' <Predicate = (!exitcond1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node tmp_11)   --->   "%tmp_2 = and i1 %tmp4, %tmp_4" [/proj/gsd/vivado/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:648->/proj/gsd/vivado/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:662->hls_video_block/hls_video_block.cpp:52]   --->   Operation 92 'and' 'tmp_2' <Predicate = (!exitcond1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 93 [1/1] (0.28ns) (out node of the LUT)   --->   "%tmp_11 = select i1 %tmp_2, i8 -1, i8 0" [/proj/gsd/vivado/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:565->hls_video_block/hls_video_block.cpp:52]   --->   Operation 93 'select' 'tmp_11' <Predicate = (!exitcond1)> <Delay = 0.28> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 94 [1/1] (0.00ns)   --->   "%tmp_9 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str33)" [/proj/gsd/vivado/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:641->/proj/gsd/vivado/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:662->hls_video_block/hls_video_block.cpp:52]   --->   Operation 94 'specregionbegin' 'tmp_9' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_7 : Operation 95 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str2) nounwind" [/proj/gsd/vivado/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:645->/proj/gsd/vivado/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:662->hls_video_block/hls_video_block.cpp:52]   --->   Operation 95 'specprotocol' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_7 : Operation 96 [1/1] (1.35ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %output_mat_data_stre, i8 %tmp_11)" [/proj/gsd/vivado/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:648->/proj/gsd/vivado/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:662->hls_video_block/hls_video_block.cpp:52]   --->   Operation 96 'write' <Predicate = (!exitcond1)> <Delay = 1.35> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_7 : Operation 97 [1/1] (0.00ns)   --->   "%empty_21 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str33, i32 %tmp_9)" [/proj/gsd/vivado/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:650->/proj/gsd/vivado/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:662->hls_video_block/hls_video_block.cpp:52]   --->   Operation 97 'specregionend' 'empty_21' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_7 : Operation 98 [1/1] (0.00ns)   --->   "%empty_22 = call i32 (...)* @_ssdm_op_SpecRegionEnd([3 x i8]* @p_str4, i32 %tmp_5)" [hls_video_block/hls_video_block.cpp:59]   --->   Operation 98 'specregionend' 'empty_22' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_7 : Operation 99 [1/1] (0.00ns)   --->   "br label %2" [hls_video_block/hls_video_block.cpp:31]   --->   Operation 99 'br' <Predicate = (!exitcond1)> <Delay = 0.00>

State 8 <SV = 4> <Delay = 0.00>
ST_8 : Operation 100 [1/1] (0.00ns)   --->   "%empty_23 = call i32 (...)* @_ssdm_op_SpecRegionEnd([3 x i8]* @p_str3, i32 %tmp_s)" [hls_video_block/hls_video_block.cpp:60]   --->   Operation 100 'specregionend' 'empty_23' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 101 [1/1] (0.00ns)   --->   "br label %0" [hls_video_block/hls_video_block.cpp:29]   --->   Operation 101 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_mat_data_strea]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ output_mat_data_stre]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
IN_WINDOW_val_val_0_1 (alloca           ) [ 001111111]
IN_WINDOW_val_val_0_s (alloca           ) [ 001111111]
IN_WINDOW_val_val_2_1 (alloca           ) [ 001111111]
IN_WINDOW_val_val_1_1 (alloca           ) [ 001111111]
IN_WINDOW_val_1_val   (alloca           ) [ 001111111]
IN_WINDOW_val_val_2_s (alloca           ) [ 001111111]
StgValue_15           (specinterface    ) [ 000000000]
StgValue_16           (specinterface    ) [ 000000000]
line_buffer_0_0_va    (alloca           ) [ 001111111]
line_buffer_1_0_va    (alloca           ) [ 001111111]
StgValue_19           (br               ) [ 011111111]
row                   (phi              ) [ 001000000]
exitcond2             (icmp             ) [ 001111111]
StgValue_22           (speclooptripcount) [ 000000000]
row_1                 (add              ) [ 011111111]
StgValue_24           (br               ) [ 000000000]
StgValue_25           (specloopname     ) [ 000000000]
tmp_s                 (specregionbegin  ) [ 000111111]
tmp_4                 (icmp             ) [ 000111110]
StgValue_28           (br               ) [ 001111111]
StgValue_29           (ret              ) [ 000000000]
col                   (phi              ) [ 000100000]
exitcond1             (icmp             ) [ 001111111]
col_1                 (add              ) [ 001111111]
tmp_7                 (zext             ) [ 000000000]
line_buffer_0_0_va_1  (getelementptr    ) [ 000110000]
line_buffer_1_0_va_1  (getelementptr    ) [ 000110000]
tmp_8                 (icmp             ) [ 000111110]
IN_WINDOW_val_0_val   (load             ) [ 000000000]
IN_WINDOW_val_1_val_1 (load             ) [ 000101000]
StgValue_41           (speclooptripcount) [ 000000000]
StgValue_42           (br               ) [ 000000000]
IN_WINDOW_val_val_0_2 (load             ) [ 000000000]
tmp_6                 (specregionbegin  ) [ 000000000]
StgValue_45           (specprotocol     ) [ 000000000]
tmp_12                (read             ) [ 000101000]
empty                 (specregionend    ) [ 000000000]
IN_WINDOW_val_0_val_1 (load             ) [ 000000000]
IN_WINDOW_val_1_val_2 (load             ) [ 000101000]
tmp                   (shl              ) [ 000000000]
tmp_12_0_1_i          (sub              ) [ 000000000]
y_mag_2_0_1_i         (sub              ) [ 000000000]
x_mag_2_0_2_i         (sub              ) [ 000101000]
y_mag_2_0_2_i         (sub              ) [ 000000000]
tmp2                  (add              ) [ 000101000]
StgValue_56           (store            ) [ 000000000]
StgValue_57           (store            ) [ 000000000]
StgValue_58           (store            ) [ 000000000]
StgValue_59           (store            ) [ 000000000]
StgValue_60           (store            ) [ 000000000]
IN_WINDOW_val_val_2_2 (load             ) [ 000000000]
IN_WINDOW_val_val_1_s (load             ) [ 000000000]
IN_WINDOW_val_val_2_3 (load             ) [ 000000000]
tmp_1                 (shl              ) [ 000000000]
x_mag_2_1_1_i         (sub              ) [ 000000000]
tmp_3                 (shl              ) [ 000000000]
x_mag_2_1_2_i         (add              ) [ 000000000]
x_mag_2_2_i           (sub              ) [ 000000000]
tmp_10                (shl              ) [ 000000000]
x_mag_2_2_2_i         (add              ) [ 000100100]
tmp3                  (add              ) [ 000000000]
y_mag_2_2_2_i         (add              ) [ 000100100]
StgValue_73           (store            ) [ 000000000]
StgValue_74           (store            ) [ 000000000]
StgValue_75           (store            ) [ 000000000]
tmp_i_cast            (sext             ) [ 000000000]
neg_i_i               (sub              ) [ 000000000]
abscond_i_i           (icmp             ) [ 000000000]
abs_i_i               (select           ) [ 000000000]
abs_i_i_cast          (sext             ) [ 000000000]
tmp_2_i_cast          (sext             ) [ 000000000]
neg_i1_i              (sub              ) [ 000000000]
abscond_i2_i          (icmp             ) [ 000000000]
abs_i3_i              (select           ) [ 000000000]
abs_i3_i_cast         (sext             ) [ 000000000]
tmp_4_i               (add              ) [ 000000000]
tmp_5_i               (icmp             ) [ 000100010]
StgValue_88           (specloopname     ) [ 000000000]
tmp_5                 (specregionbegin  ) [ 000000000]
StgValue_90           (specpipeline     ) [ 000000000]
tmp4                  (and              ) [ 000000000]
tmp_2                 (and              ) [ 000000000]
tmp_11                (select           ) [ 000000000]
tmp_9                 (specregionbegin  ) [ 000000000]
StgValue_95           (specprotocol     ) [ 000000000]
StgValue_96           (write            ) [ 000000000]
empty_21              (specregionend    ) [ 000000000]
empty_22              (specregionend    ) [ 000000000]
StgValue_99           (br               ) [ 001111111]
empty_23              (specregionend    ) [ 000000000]
StgValue_101          (br               ) [ 011111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_mat_data_strea">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_mat_data_strea"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="output_mat_data_stre">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_mat_data_stre"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str37"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecProtocol"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str33"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="74" class="1004" name="IN_WINDOW_val_val_0_1_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="0"/>
<pin id="76" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="IN_WINDOW_val_val_0_1/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="IN_WINDOW_val_val_0_s_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="IN_WINDOW_val_val_0_s/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="IN_WINDOW_val_val_2_1_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="0"/>
<pin id="84" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="IN_WINDOW_val_val_2_1/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="IN_WINDOW_val_val_1_1_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="IN_WINDOW_val_val_1_1/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="IN_WINDOW_val_1_val_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="IN_WINDOW_val_1_val/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="IN_WINDOW_val_val_2_s_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="0"/>
<pin id="96" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="IN_WINDOW_val_val_2_s/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="line_buffer_0_0_va_alloca_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="line_buffer_0_0_va/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="line_buffer_1_0_va_alloca_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="line_buffer_1_0_va/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="tmp_12_read_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="8" slack="0"/>
<pin id="108" dir="0" index="1" bw="8" slack="0"/>
<pin id="109" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_12/4 "/>
</bind>
</comp>

<comp id="112" class="1004" name="StgValue_96_write_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="0" slack="0"/>
<pin id="114" dir="0" index="1" bw="8" slack="0"/>
<pin id="115" dir="0" index="2" bw="8" slack="0"/>
<pin id="116" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_96/7 "/>
</bind>
</comp>

<comp id="119" class="1004" name="line_buffer_0_0_va_1_gep_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="121" dir="0" index="1" bw="1" slack="0"/>
<pin id="122" dir="0" index="2" bw="11" slack="0"/>
<pin id="123" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buffer_0_0_va_1/3 "/>
</bind>
</comp>

<comp id="125" class="1004" name="grp_access_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="11" slack="0"/>
<pin id="127" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="128" dir="0" index="2" bw="0" slack="1"/>
<pin id="143" dir="0" index="4" bw="11" slack="0"/>
<pin id="144" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="145" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="129" dir="1" index="3" bw="8" slack="0"/>
<pin id="146" dir="1" index="7" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="IN_WINDOW_val_0_val_1/3 StgValue_56/4 "/>
</bind>
</comp>

<comp id="131" class="1004" name="line_buffer_1_0_va_1_gep_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="133" dir="0" index="1" bw="1" slack="0"/>
<pin id="134" dir="0" index="2" bw="11" slack="0"/>
<pin id="135" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buffer_1_0_va_1/3 "/>
</bind>
</comp>

<comp id="137" class="1004" name="grp_access_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="11" slack="0"/>
<pin id="139" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="140" dir="0" index="2" bw="0" slack="1"/>
<pin id="148" dir="0" index="4" bw="11" slack="0"/>
<pin id="149" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="150" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="141" dir="1" index="3" bw="8" slack="0"/>
<pin id="151" dir="1" index="7" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="IN_WINDOW_val_1_val_2/3 StgValue_57/4 "/>
</bind>
</comp>

<comp id="153" class="1005" name="row_reg_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="10" slack="1"/>
<pin id="155" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="row (phireg) "/>
</bind>
</comp>

<comp id="157" class="1004" name="row_phi_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="10" slack="0"/>
<pin id="159" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="160" dir="0" index="2" bw="1" slack="1"/>
<pin id="161" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="162" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="row/2 "/>
</bind>
</comp>

<comp id="164" class="1005" name="col_reg_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="11" slack="1"/>
<pin id="166" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="col (phireg) "/>
</bind>
</comp>

<comp id="168" class="1004" name="col_phi_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="1" slack="1"/>
<pin id="170" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="171" dir="0" index="2" bw="11" slack="0"/>
<pin id="172" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="173" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="col/3 "/>
</bind>
</comp>

<comp id="175" class="1004" name="exitcond2_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="10" slack="0"/>
<pin id="177" dir="0" index="1" bw="10" slack="0"/>
<pin id="178" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond2/2 "/>
</bind>
</comp>

<comp id="181" class="1004" name="row_1_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="10" slack="0"/>
<pin id="183" dir="0" index="1" bw="1" slack="0"/>
<pin id="184" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="row_1/2 "/>
</bind>
</comp>

<comp id="187" class="1004" name="tmp_4_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="10" slack="0"/>
<pin id="189" dir="0" index="1" bw="10" slack="0"/>
<pin id="190" dir="1" index="2" bw="1" slack="5"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_4/2 "/>
</bind>
</comp>

<comp id="193" class="1004" name="exitcond1_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="11" slack="0"/>
<pin id="195" dir="0" index="1" bw="11" slack="0"/>
<pin id="196" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/3 "/>
</bind>
</comp>

<comp id="199" class="1004" name="col_1_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="11" slack="0"/>
<pin id="201" dir="0" index="1" bw="1" slack="0"/>
<pin id="202" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="col_1/3 "/>
</bind>
</comp>

<comp id="205" class="1004" name="tmp_7_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="11" slack="0"/>
<pin id="207" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_7/3 "/>
</bind>
</comp>

<comp id="211" class="1004" name="tmp_8_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="11" slack="0"/>
<pin id="213" dir="0" index="1" bw="11" slack="0"/>
<pin id="214" dir="1" index="2" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_8/3 "/>
</bind>
</comp>

<comp id="217" class="1004" name="IN_WINDOW_val_0_val_load_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="8" slack="3"/>
<pin id="219" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="IN_WINDOW_val_0_val/4 "/>
</bind>
</comp>

<comp id="220" class="1004" name="IN_WINDOW_val_1_val_1_load_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="8" slack="3"/>
<pin id="222" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="IN_WINDOW_val_1_val_1/4 "/>
</bind>
</comp>

<comp id="223" class="1004" name="IN_WINDOW_val_val_0_2_load_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="8" slack="3"/>
<pin id="225" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="IN_WINDOW_val_val_0_2/4 "/>
</bind>
</comp>

<comp id="226" class="1004" name="tmp_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="8" slack="0"/>
<pin id="228" dir="0" index="1" bw="1" slack="0"/>
<pin id="229" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp/4 "/>
</bind>
</comp>

<comp id="232" class="1004" name="tmp_12_0_1_i_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="1" slack="0"/>
<pin id="234" dir="0" index="1" bw="8" slack="0"/>
<pin id="235" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_12_0_1_i/4 "/>
</bind>
</comp>

<comp id="238" class="1004" name="y_mag_2_0_1_i_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="8" slack="0"/>
<pin id="240" dir="0" index="1" bw="8" slack="0"/>
<pin id="241" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="y_mag_2_0_1_i/4 "/>
</bind>
</comp>

<comp id="244" class="1004" name="x_mag_2_0_2_i_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="8" slack="0"/>
<pin id="246" dir="0" index="1" bw="8" slack="0"/>
<pin id="247" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="x_mag_2_0_2_i/4 "/>
</bind>
</comp>

<comp id="250" class="1004" name="y_mag_2_0_2_i_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="8" slack="0"/>
<pin id="252" dir="0" index="1" bw="8" slack="0"/>
<pin id="253" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="y_mag_2_0_2_i/4 "/>
</bind>
</comp>

<comp id="256" class="1004" name="tmp2_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="8" slack="0"/>
<pin id="258" dir="0" index="1" bw="8" slack="0"/>
<pin id="259" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp2/4 "/>
</bind>
</comp>

<comp id="262" class="1004" name="StgValue_58_store_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="8" slack="0"/>
<pin id="264" dir="0" index="1" bw="8" slack="3"/>
<pin id="265" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_58/4 "/>
</bind>
</comp>

<comp id="267" class="1004" name="StgValue_59_store_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="8" slack="0"/>
<pin id="269" dir="0" index="1" bw="8" slack="3"/>
<pin id="270" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_59/4 "/>
</bind>
</comp>

<comp id="272" class="1004" name="StgValue_60_store_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="8" slack="0"/>
<pin id="274" dir="0" index="1" bw="8" slack="3"/>
<pin id="275" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_60/4 "/>
</bind>
</comp>

<comp id="277" class="1004" name="IN_WINDOW_val_val_2_2_load_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="8" slack="4"/>
<pin id="279" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="IN_WINDOW_val_val_2_2/5 "/>
</bind>
</comp>

<comp id="280" class="1004" name="IN_WINDOW_val_val_1_s_load_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="8" slack="4"/>
<pin id="282" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="IN_WINDOW_val_val_1_s/5 "/>
</bind>
</comp>

<comp id="283" class="1004" name="IN_WINDOW_val_val_2_3_load_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="8" slack="4"/>
<pin id="285" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="IN_WINDOW_val_val_2_3/5 "/>
</bind>
</comp>

<comp id="286" class="1004" name="tmp_1_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="8" slack="0"/>
<pin id="288" dir="0" index="1" bw="1" slack="0"/>
<pin id="289" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_1/5 "/>
</bind>
</comp>

<comp id="292" class="1004" name="x_mag_2_1_1_i_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="8" slack="1"/>
<pin id="294" dir="0" index="1" bw="8" slack="0"/>
<pin id="295" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="x_mag_2_1_1_i/5 "/>
</bind>
</comp>

<comp id="297" class="1004" name="tmp_3_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="8" slack="1"/>
<pin id="299" dir="0" index="1" bw="1" slack="0"/>
<pin id="300" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_3/5 "/>
</bind>
</comp>

<comp id="302" class="1004" name="x_mag_2_1_2_i_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="8" slack="0"/>
<pin id="304" dir="0" index="1" bw="8" slack="0"/>
<pin id="305" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="x_mag_2_1_2_i/5 "/>
</bind>
</comp>

<comp id="308" class="1004" name="x_mag_2_2_i_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="8" slack="0"/>
<pin id="310" dir="0" index="1" bw="8" slack="0"/>
<pin id="311" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="x_mag_2_2_i/5 "/>
</bind>
</comp>

<comp id="314" class="1004" name="tmp_10_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="8" slack="0"/>
<pin id="316" dir="0" index="1" bw="1" slack="0"/>
<pin id="317" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_10/5 "/>
</bind>
</comp>

<comp id="320" class="1004" name="x_mag_2_2_2_i_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="8" slack="0"/>
<pin id="322" dir="0" index="1" bw="8" slack="1"/>
<pin id="323" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="x_mag_2_2_2_i/5 "/>
</bind>
</comp>

<comp id="325" class="1004" name="tmp3_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="8" slack="0"/>
<pin id="327" dir="0" index="1" bw="8" slack="0"/>
<pin id="328" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp3/5 "/>
</bind>
</comp>

<comp id="331" class="1004" name="y_mag_2_2_2_i_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="8" slack="1"/>
<pin id="333" dir="0" index="1" bw="8" slack="0"/>
<pin id="334" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="y_mag_2_2_2_i/5 "/>
</bind>
</comp>

<comp id="336" class="1004" name="StgValue_73_store_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="8" slack="0"/>
<pin id="338" dir="0" index="1" bw="8" slack="4"/>
<pin id="339" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_73/5 "/>
</bind>
</comp>

<comp id="341" class="1004" name="StgValue_74_store_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="8" slack="1"/>
<pin id="343" dir="0" index="1" bw="8" slack="4"/>
<pin id="344" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_74/5 "/>
</bind>
</comp>

<comp id="345" class="1004" name="StgValue_75_store_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="8" slack="1"/>
<pin id="347" dir="0" index="1" bw="8" slack="4"/>
<pin id="348" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_75/5 "/>
</bind>
</comp>

<comp id="349" class="1004" name="tmp_i_cast_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="8" slack="1"/>
<pin id="351" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_i_cast/6 "/>
</bind>
</comp>

<comp id="352" class="1004" name="neg_i_i_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="1" slack="0"/>
<pin id="354" dir="0" index="1" bw="8" slack="0"/>
<pin id="355" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="neg_i_i/6 "/>
</bind>
</comp>

<comp id="358" class="1004" name="abscond_i_i_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="8" slack="1"/>
<pin id="360" dir="0" index="1" bw="8" slack="0"/>
<pin id="361" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="abscond_i_i/6 "/>
</bind>
</comp>

<comp id="363" class="1004" name="abs_i_i_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="1" slack="0"/>
<pin id="365" dir="0" index="1" bw="9" slack="0"/>
<pin id="366" dir="0" index="2" bw="9" slack="0"/>
<pin id="367" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="abs_i_i/6 "/>
</bind>
</comp>

<comp id="371" class="1004" name="abs_i_i_cast_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="9" slack="0"/>
<pin id="373" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="abs_i_i_cast/6 "/>
</bind>
</comp>

<comp id="375" class="1004" name="tmp_2_i_cast_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="8" slack="1"/>
<pin id="377" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_2_i_cast/6 "/>
</bind>
</comp>

<comp id="378" class="1004" name="neg_i1_i_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="1" slack="0"/>
<pin id="380" dir="0" index="1" bw="8" slack="0"/>
<pin id="381" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="neg_i1_i/6 "/>
</bind>
</comp>

<comp id="384" class="1004" name="abscond_i2_i_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="8" slack="1"/>
<pin id="386" dir="0" index="1" bw="8" slack="0"/>
<pin id="387" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="abscond_i2_i/6 "/>
</bind>
</comp>

<comp id="389" class="1004" name="abs_i3_i_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="1" slack="0"/>
<pin id="391" dir="0" index="1" bw="9" slack="0"/>
<pin id="392" dir="0" index="2" bw="9" slack="0"/>
<pin id="393" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="abs_i3_i/6 "/>
</bind>
</comp>

<comp id="397" class="1004" name="abs_i3_i_cast_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="9" slack="0"/>
<pin id="399" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="abs_i3_i_cast/6 "/>
</bind>
</comp>

<comp id="401" class="1004" name="tmp_4_i_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="9" slack="0"/>
<pin id="403" dir="0" index="1" bw="9" slack="0"/>
<pin id="404" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_4_i/6 "/>
</bind>
</comp>

<comp id="407" class="1004" name="tmp_5_i_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="10" slack="0"/>
<pin id="409" dir="0" index="1" bw="10" slack="0"/>
<pin id="410" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_5_i/6 "/>
</bind>
</comp>

<comp id="413" class="1004" name="tmp4_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="1" slack="4"/>
<pin id="415" dir="0" index="1" bw="1" slack="1"/>
<pin id="416" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp4/7 "/>
</bind>
</comp>

<comp id="417" class="1004" name="tmp_2_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="1" slack="0"/>
<pin id="419" dir="0" index="1" bw="1" slack="5"/>
<pin id="420" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_2/7 "/>
</bind>
</comp>

<comp id="422" class="1004" name="tmp_11_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="1" slack="0"/>
<pin id="424" dir="0" index="1" bw="8" slack="0"/>
<pin id="425" dir="0" index="2" bw="8" slack="0"/>
<pin id="426" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_11/7 "/>
</bind>
</comp>

<comp id="431" class="1005" name="IN_WINDOW_val_val_0_1_reg_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="8" slack="3"/>
<pin id="433" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="IN_WINDOW_val_val_0_1 "/>
</bind>
</comp>

<comp id="437" class="1005" name="IN_WINDOW_val_val_0_s_reg_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="8" slack="3"/>
<pin id="439" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="IN_WINDOW_val_val_0_s "/>
</bind>
</comp>

<comp id="443" class="1005" name="IN_WINDOW_val_val_2_1_reg_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="8" slack="4"/>
<pin id="445" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="IN_WINDOW_val_val_2_1 "/>
</bind>
</comp>

<comp id="449" class="1005" name="IN_WINDOW_val_val_1_1_reg_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="8" slack="4"/>
<pin id="451" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="IN_WINDOW_val_val_1_1 "/>
</bind>
</comp>

<comp id="455" class="1005" name="IN_WINDOW_val_1_val_reg_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="8" slack="3"/>
<pin id="457" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="IN_WINDOW_val_1_val "/>
</bind>
</comp>

<comp id="461" class="1005" name="IN_WINDOW_val_val_2_s_reg_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="8" slack="4"/>
<pin id="463" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="IN_WINDOW_val_val_2_s "/>
</bind>
</comp>

<comp id="467" class="1005" name="exitcond2_reg_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="1" slack="1"/>
<pin id="469" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond2 "/>
</bind>
</comp>

<comp id="471" class="1005" name="row_1_reg_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="10" slack="0"/>
<pin id="473" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="row_1 "/>
</bind>
</comp>

<comp id="476" class="1005" name="tmp_4_reg_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="1" slack="5"/>
<pin id="478" dir="1" index="1" bw="1" slack="5"/>
</pin_list>
<bind>
<opset="tmp_4 "/>
</bind>
</comp>

<comp id="481" class="1005" name="exitcond1_reg_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="1" slack="1"/>
<pin id="483" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond1 "/>
</bind>
</comp>

<comp id="485" class="1005" name="col_1_reg_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="11" slack="0"/>
<pin id="487" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="col_1 "/>
</bind>
</comp>

<comp id="490" class="1005" name="line_buffer_0_0_va_1_reg_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="11" slack="1"/>
<pin id="492" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="line_buffer_0_0_va_1 "/>
</bind>
</comp>

<comp id="496" class="1005" name="line_buffer_1_0_va_1_reg_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="11" slack="1"/>
<pin id="498" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="line_buffer_1_0_va_1 "/>
</bind>
</comp>

<comp id="502" class="1005" name="tmp_8_reg_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="1" slack="4"/>
<pin id="504" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="tmp_8 "/>
</bind>
</comp>

<comp id="507" class="1005" name="IN_WINDOW_val_1_val_1_reg_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="8" slack="1"/>
<pin id="509" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="IN_WINDOW_val_1_val_1 "/>
</bind>
</comp>

<comp id="512" class="1005" name="tmp_12_reg_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="8" slack="1"/>
<pin id="514" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_12 "/>
</bind>
</comp>

<comp id="518" class="1005" name="IN_WINDOW_val_1_val_2_reg_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="8" slack="1"/>
<pin id="520" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="IN_WINDOW_val_1_val_2 "/>
</bind>
</comp>

<comp id="523" class="1005" name="x_mag_2_0_2_i_reg_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="8" slack="1"/>
<pin id="525" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="x_mag_2_0_2_i "/>
</bind>
</comp>

<comp id="528" class="1005" name="tmp2_reg_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="8" slack="1"/>
<pin id="530" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp2 "/>
</bind>
</comp>

<comp id="533" class="1005" name="x_mag_2_2_2_i_reg_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="8" slack="1"/>
<pin id="535" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="x_mag_2_2_2_i "/>
</bind>
</comp>

<comp id="539" class="1005" name="y_mag_2_2_2_i_reg_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="8" slack="1"/>
<pin id="541" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="y_mag_2_2_2_i "/>
</bind>
</comp>

<comp id="545" class="1005" name="tmp_5_i_reg_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="1" slack="1"/>
<pin id="547" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5_i "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="77"><net_src comp="4" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="81"><net_src comp="4" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="85"><net_src comp="4" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="89"><net_src comp="4" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="93"><net_src comp="4" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="97"><net_src comp="4" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="101"><net_src comp="18" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="105"><net_src comp="18" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="110"><net_src comp="52" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="111"><net_src comp="0" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="117"><net_src comp="72" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="118"><net_src comp="2" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="124"><net_src comp="42" pin="0"/><net_sink comp="119" pin=1"/></net>

<net id="130"><net_src comp="119" pin="3"/><net_sink comp="125" pin=0"/></net>

<net id="136"><net_src comp="42" pin="0"/><net_sink comp="131" pin=1"/></net>

<net id="142"><net_src comp="131" pin="3"/><net_sink comp="137" pin=0"/></net>

<net id="147"><net_src comp="137" pin="3"/><net_sink comp="125" pin=4"/></net>

<net id="152"><net_src comp="106" pin="2"/><net_sink comp="137" pin=4"/></net>

<net id="156"><net_src comp="20" pin="0"/><net_sink comp="153" pin=0"/></net>

<net id="163"><net_src comp="153" pin="1"/><net_sink comp="157" pin=2"/></net>

<net id="167"><net_src comp="36" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="174"><net_src comp="164" pin="1"/><net_sink comp="168" pin=0"/></net>

<net id="179"><net_src comp="157" pin="4"/><net_sink comp="175" pin=0"/></net>

<net id="180"><net_src comp="22" pin="0"/><net_sink comp="175" pin=1"/></net>

<net id="185"><net_src comp="157" pin="4"/><net_sink comp="181" pin=0"/></net>

<net id="186"><net_src comp="28" pin="0"/><net_sink comp="181" pin=1"/></net>

<net id="191"><net_src comp="157" pin="4"/><net_sink comp="187" pin=0"/></net>

<net id="192"><net_src comp="20" pin="0"/><net_sink comp="187" pin=1"/></net>

<net id="197"><net_src comp="168" pin="4"/><net_sink comp="193" pin=0"/></net>

<net id="198"><net_src comp="38" pin="0"/><net_sink comp="193" pin=1"/></net>

<net id="203"><net_src comp="168" pin="4"/><net_sink comp="199" pin=0"/></net>

<net id="204"><net_src comp="40" pin="0"/><net_sink comp="199" pin=1"/></net>

<net id="208"><net_src comp="168" pin="4"/><net_sink comp="205" pin=0"/></net>

<net id="209"><net_src comp="205" pin="1"/><net_sink comp="119" pin=2"/></net>

<net id="210"><net_src comp="205" pin="1"/><net_sink comp="131" pin=2"/></net>

<net id="215"><net_src comp="168" pin="4"/><net_sink comp="211" pin=0"/></net>

<net id="216"><net_src comp="36" pin="0"/><net_sink comp="211" pin=1"/></net>

<net id="230"><net_src comp="217" pin="1"/><net_sink comp="226" pin=0"/></net>

<net id="231"><net_src comp="56" pin="0"/><net_sink comp="226" pin=1"/></net>

<net id="236"><net_src comp="58" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="237"><net_src comp="226" pin="2"/><net_sink comp="232" pin=1"/></net>

<net id="242"><net_src comp="232" pin="2"/><net_sink comp="238" pin=0"/></net>

<net id="243"><net_src comp="223" pin="1"/><net_sink comp="238" pin=1"/></net>

<net id="248"><net_src comp="125" pin="3"/><net_sink comp="244" pin=0"/></net>

<net id="249"><net_src comp="223" pin="1"/><net_sink comp="244" pin=1"/></net>

<net id="254"><net_src comp="238" pin="2"/><net_sink comp="250" pin=0"/></net>

<net id="255"><net_src comp="125" pin="3"/><net_sink comp="250" pin=1"/></net>

<net id="260"><net_src comp="250" pin="2"/><net_sink comp="256" pin=0"/></net>

<net id="261"><net_src comp="106" pin="2"/><net_sink comp="256" pin=1"/></net>

<net id="266"><net_src comp="137" pin="3"/><net_sink comp="262" pin=0"/></net>

<net id="271"><net_src comp="125" pin="3"/><net_sink comp="267" pin=0"/></net>

<net id="276"><net_src comp="217" pin="1"/><net_sink comp="272" pin=0"/></net>

<net id="290"><net_src comp="280" pin="1"/><net_sink comp="286" pin=0"/></net>

<net id="291"><net_src comp="56" pin="0"/><net_sink comp="286" pin=1"/></net>

<net id="296"><net_src comp="286" pin="2"/><net_sink comp="292" pin=1"/></net>

<net id="301"><net_src comp="56" pin="0"/><net_sink comp="297" pin=1"/></net>

<net id="306"><net_src comp="297" pin="2"/><net_sink comp="302" pin=0"/></net>

<net id="307"><net_src comp="292" pin="2"/><net_sink comp="302" pin=1"/></net>

<net id="312"><net_src comp="302" pin="2"/><net_sink comp="308" pin=0"/></net>

<net id="313"><net_src comp="283" pin="1"/><net_sink comp="308" pin=1"/></net>

<net id="318"><net_src comp="277" pin="1"/><net_sink comp="314" pin=0"/></net>

<net id="319"><net_src comp="56" pin="0"/><net_sink comp="314" pin=1"/></net>

<net id="324"><net_src comp="308" pin="2"/><net_sink comp="320" pin=0"/></net>

<net id="329"><net_src comp="283" pin="1"/><net_sink comp="325" pin=0"/></net>

<net id="330"><net_src comp="314" pin="2"/><net_sink comp="325" pin=1"/></net>

<net id="335"><net_src comp="325" pin="2"/><net_sink comp="331" pin=1"/></net>

<net id="340"><net_src comp="277" pin="1"/><net_sink comp="336" pin=0"/></net>

<net id="356"><net_src comp="60" pin="0"/><net_sink comp="352" pin=0"/></net>

<net id="357"><net_src comp="349" pin="1"/><net_sink comp="352" pin=1"/></net>

<net id="362"><net_src comp="58" pin="0"/><net_sink comp="358" pin=1"/></net>

<net id="368"><net_src comp="358" pin="2"/><net_sink comp="363" pin=0"/></net>

<net id="369"><net_src comp="349" pin="1"/><net_sink comp="363" pin=1"/></net>

<net id="370"><net_src comp="352" pin="2"/><net_sink comp="363" pin=2"/></net>

<net id="374"><net_src comp="363" pin="3"/><net_sink comp="371" pin=0"/></net>

<net id="382"><net_src comp="60" pin="0"/><net_sink comp="378" pin=0"/></net>

<net id="383"><net_src comp="375" pin="1"/><net_sink comp="378" pin=1"/></net>

<net id="388"><net_src comp="58" pin="0"/><net_sink comp="384" pin=1"/></net>

<net id="394"><net_src comp="384" pin="2"/><net_sink comp="389" pin=0"/></net>

<net id="395"><net_src comp="375" pin="1"/><net_sink comp="389" pin=1"/></net>

<net id="396"><net_src comp="378" pin="2"/><net_sink comp="389" pin=2"/></net>

<net id="400"><net_src comp="389" pin="3"/><net_sink comp="397" pin=0"/></net>

<net id="405"><net_src comp="371" pin="1"/><net_sink comp="401" pin=0"/></net>

<net id="406"><net_src comp="397" pin="1"/><net_sink comp="401" pin=1"/></net>

<net id="411"><net_src comp="401" pin="2"/><net_sink comp="407" pin=0"/></net>

<net id="412"><net_src comp="62" pin="0"/><net_sink comp="407" pin=1"/></net>

<net id="421"><net_src comp="413" pin="2"/><net_sink comp="417" pin=0"/></net>

<net id="427"><net_src comp="417" pin="2"/><net_sink comp="422" pin=0"/></net>

<net id="428"><net_src comp="68" pin="0"/><net_sink comp="422" pin=1"/></net>

<net id="429"><net_src comp="58" pin="0"/><net_sink comp="422" pin=2"/></net>

<net id="430"><net_src comp="422" pin="3"/><net_sink comp="112" pin=2"/></net>

<net id="434"><net_src comp="74" pin="1"/><net_sink comp="431" pin=0"/></net>

<net id="435"><net_src comp="431" pin="1"/><net_sink comp="223" pin=0"/></net>

<net id="436"><net_src comp="431" pin="1"/><net_sink comp="272" pin=1"/></net>

<net id="440"><net_src comp="78" pin="1"/><net_sink comp="437" pin=0"/></net>

<net id="441"><net_src comp="437" pin="1"/><net_sink comp="217" pin=0"/></net>

<net id="442"><net_src comp="437" pin="1"/><net_sink comp="267" pin=1"/></net>

<net id="446"><net_src comp="82" pin="1"/><net_sink comp="443" pin=0"/></net>

<net id="447"><net_src comp="443" pin="1"/><net_sink comp="277" pin=0"/></net>

<net id="448"><net_src comp="443" pin="1"/><net_sink comp="345" pin=1"/></net>

<net id="452"><net_src comp="86" pin="1"/><net_sink comp="449" pin=0"/></net>

<net id="453"><net_src comp="449" pin="1"/><net_sink comp="280" pin=0"/></net>

<net id="454"><net_src comp="449" pin="1"/><net_sink comp="341" pin=1"/></net>

<net id="458"><net_src comp="90" pin="1"/><net_sink comp="455" pin=0"/></net>

<net id="459"><net_src comp="455" pin="1"/><net_sink comp="220" pin=0"/></net>

<net id="460"><net_src comp="455" pin="1"/><net_sink comp="262" pin=1"/></net>

<net id="464"><net_src comp="94" pin="1"/><net_sink comp="461" pin=0"/></net>

<net id="465"><net_src comp="461" pin="1"/><net_sink comp="283" pin=0"/></net>

<net id="466"><net_src comp="461" pin="1"/><net_sink comp="336" pin=1"/></net>

<net id="470"><net_src comp="175" pin="2"/><net_sink comp="467" pin=0"/></net>

<net id="474"><net_src comp="181" pin="2"/><net_sink comp="471" pin=0"/></net>

<net id="475"><net_src comp="471" pin="1"/><net_sink comp="157" pin=0"/></net>

<net id="479"><net_src comp="187" pin="2"/><net_sink comp="476" pin=0"/></net>

<net id="480"><net_src comp="476" pin="1"/><net_sink comp="417" pin=1"/></net>

<net id="484"><net_src comp="193" pin="2"/><net_sink comp="481" pin=0"/></net>

<net id="488"><net_src comp="199" pin="2"/><net_sink comp="485" pin=0"/></net>

<net id="489"><net_src comp="485" pin="1"/><net_sink comp="168" pin=2"/></net>

<net id="493"><net_src comp="119" pin="3"/><net_sink comp="490" pin=0"/></net>

<net id="494"><net_src comp="490" pin="1"/><net_sink comp="125" pin=0"/></net>

<net id="495"><net_src comp="490" pin="1"/><net_sink comp="125" pin=2"/></net>

<net id="499"><net_src comp="131" pin="3"/><net_sink comp="496" pin=0"/></net>

<net id="500"><net_src comp="496" pin="1"/><net_sink comp="137" pin=0"/></net>

<net id="501"><net_src comp="496" pin="1"/><net_sink comp="137" pin=2"/></net>

<net id="505"><net_src comp="211" pin="2"/><net_sink comp="502" pin=0"/></net>

<net id="506"><net_src comp="502" pin="1"/><net_sink comp="413" pin=0"/></net>

<net id="510"><net_src comp="220" pin="1"/><net_sink comp="507" pin=0"/></net>

<net id="511"><net_src comp="507" pin="1"/><net_sink comp="341" pin=0"/></net>

<net id="515"><net_src comp="106" pin="2"/><net_sink comp="512" pin=0"/></net>

<net id="516"><net_src comp="512" pin="1"/><net_sink comp="320" pin=1"/></net>

<net id="517"><net_src comp="512" pin="1"/><net_sink comp="345" pin=0"/></net>

<net id="521"><net_src comp="137" pin="3"/><net_sink comp="518" pin=0"/></net>

<net id="522"><net_src comp="518" pin="1"/><net_sink comp="297" pin=0"/></net>

<net id="526"><net_src comp="244" pin="2"/><net_sink comp="523" pin=0"/></net>

<net id="527"><net_src comp="523" pin="1"/><net_sink comp="292" pin=0"/></net>

<net id="531"><net_src comp="256" pin="2"/><net_sink comp="528" pin=0"/></net>

<net id="532"><net_src comp="528" pin="1"/><net_sink comp="331" pin=0"/></net>

<net id="536"><net_src comp="320" pin="2"/><net_sink comp="533" pin=0"/></net>

<net id="537"><net_src comp="533" pin="1"/><net_sink comp="349" pin=0"/></net>

<net id="538"><net_src comp="533" pin="1"/><net_sink comp="358" pin=0"/></net>

<net id="542"><net_src comp="331" pin="2"/><net_sink comp="539" pin=0"/></net>

<net id="543"><net_src comp="539" pin="1"/><net_sink comp="375" pin=0"/></net>

<net id="544"><net_src comp="539" pin="1"/><net_sink comp="384" pin=0"/></net>

<net id="548"><net_src comp="407" pin="2"/><net_sink comp="545" pin=0"/></net>

<net id="549"><net_src comp="545" pin="1"/><net_sink comp="413" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_mat_data_stre | {7 }
 - Input state : 
	Port: hls_2DFilter : input_mat_data_strea | {4 }
  - Chain level:
	State 1
	State 2
		exitcond2 : 1
		row_1 : 1
		StgValue_24 : 2
		tmp_4 : 1
	State 3
		exitcond1 : 1
		col_1 : 1
		tmp_7 : 1
		line_buffer_0_0_va_1 : 2
		IN_WINDOW_val_0_val_1 : 3
		line_buffer_1_0_va_1 : 2
		IN_WINDOW_val_1_val_2 : 3
		tmp_8 : 1
	State 4
		empty : 1
		tmp : 1
		tmp_12_0_1_i : 1
		y_mag_2_0_1_i : 2
		x_mag_2_0_2_i : 1
		y_mag_2_0_2_i : 3
		tmp2 : 4
		StgValue_56 : 1
		StgValue_58 : 1
		StgValue_59 : 1
		StgValue_60 : 1
	State 5
		tmp_1 : 1
		x_mag_2_1_1_i : 1
		x_mag_2_1_2_i : 2
		x_mag_2_2_i : 3
		tmp_10 : 1
		x_mag_2_2_2_i : 4
		tmp3 : 1
		y_mag_2_2_2_i : 2
		StgValue_73 : 1
	State 6
		neg_i_i : 1
		abs_i_i : 2
		abs_i_i_cast : 3
		neg_i1_i : 1
		abs_i3_i : 2
		abs_i3_i_cast : 3
		tmp_4_i : 4
		tmp_5_i : 5
	State 7
		StgValue_96 : 1
		empty_21 : 1
		empty_22 : 1
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|---------|---------|
| Operation|      Functional Unit     |    FF   |   LUT   |
|----------|--------------------------|---------|---------|
|          |       row_1_fu_181       |    0    |    17   |
|          |       col_1_fu_199       |    0    |    18   |
|          |        tmp2_fu_256       |    0    |    19   |
|    add   |   x_mag_2_1_2_i_fu_302   |    0    |    19   |
|          |   x_mag_2_2_2_i_fu_320   |    0    |    19   |
|          |        tmp3_fu_325       |    0    |    19   |
|          |   y_mag_2_2_2_i_fu_331   |    0    |    19   |
|          |      tmp_4_i_fu_401      |    0    |    16   |
|----------|--------------------------|---------|---------|
|          |    tmp_12_0_1_i_fu_232   |    0    |    19   |
|          |   y_mag_2_0_1_i_fu_238   |    0    |    19   |
|          |   x_mag_2_0_2_i_fu_244   |    0    |    15   |
|    sub   |   y_mag_2_0_2_i_fu_250   |    0    |    19   |
|          |   x_mag_2_1_1_i_fu_292   |    0    |    19   |
|          |    x_mag_2_2_i_fu_308    |    0    |    19   |
|          |      neg_i_i_fu_352      |    0    |    15   |
|          |      neg_i1_i_fu_378     |    0    |    15   |
|----------|--------------------------|---------|---------|
|          |     exitcond2_fu_175     |    0    |    13   |
|          |       tmp_4_fu_187       |    0    |    13   |
|          |     exitcond1_fu_193     |    0    |    13   |
|   icmp   |       tmp_8_fu_211       |    0    |    13   |
|          |    abscond_i_i_fu_358    |    0    |    11   |
|          |    abscond_i2_i_fu_384   |    0    |    11   |
|          |      tmp_5_i_fu_407      |    0    |    13   |
|----------|--------------------------|---------|---------|
|          |      abs_i_i_fu_363      |    0    |    9    |
|  select  |      abs_i3_i_fu_389     |    0    |    9    |
|          |       tmp_11_fu_422      |    0    |    8    |
|----------|--------------------------|---------|---------|
|    and   |        tmp4_fu_413       |    0    |    2    |
|          |       tmp_2_fu_417       |    0    |    2    |
|----------|--------------------------|---------|---------|
|   read   |    tmp_12_read_fu_106    |    0    |    0    |
|----------|--------------------------|---------|---------|
|   write  | StgValue_96_write_fu_112 |    0    |    0    |
|----------|--------------------------|---------|---------|
|   zext   |       tmp_7_fu_205       |    0    |    0    |
|----------|--------------------------|---------|---------|
|          |        tmp_fu_226        |    0    |    0    |
|    shl   |       tmp_1_fu_286       |    0    |    0    |
|          |       tmp_3_fu_297       |    0    |    0    |
|          |       tmp_10_fu_314      |    0    |    0    |
|----------|--------------------------|---------|---------|
|          |     tmp_i_cast_fu_349    |    0    |    0    |
|   sext   |    abs_i_i_cast_fu_371   |    0    |    0    |
|          |    tmp_2_i_cast_fu_375   |    0    |    0    |
|          |   abs_i3_i_cast_fu_397   |    0    |    0    |
|----------|--------------------------|---------|---------|
|   Total  |                          |    0    |   403   |
|----------|--------------------------|---------|---------|

Memories:
+------------------+--------+--------+--------+
|                  |  BRAM  |   FF   |   LUT  |
+------------------+--------+--------+--------+
|line_buffer_0_0_va|    1   |    0   |    0   |
|line_buffer_1_0_va|    1   |    0   |    0   |
+------------------+--------+--------+--------+
|       Total      |    2   |    0   |    0   |
+------------------+--------+--------+--------+

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|IN_WINDOW_val_1_val_1_reg_507|    8   |
|IN_WINDOW_val_1_val_2_reg_518|    8   |
| IN_WINDOW_val_1_val_reg_455 |    8   |
|IN_WINDOW_val_val_0_1_reg_431|    8   |
|IN_WINDOW_val_val_0_s_reg_437|    8   |
|IN_WINDOW_val_val_1_1_reg_449|    8   |
|IN_WINDOW_val_val_2_1_reg_443|    8   |
|IN_WINDOW_val_val_2_s_reg_461|    8   |
|        col_1_reg_485        |   11   |
|         col_reg_164         |   11   |
|      exitcond1_reg_481      |    1   |
|      exitcond2_reg_467      |    1   |
| line_buffer_0_0_va_1_reg_490|   11   |
| line_buffer_1_0_va_1_reg_496|   11   |
|        row_1_reg_471        |   10   |
|         row_reg_153         |   10   |
|         tmp2_reg_528        |    8   |
|        tmp_12_reg_512       |    8   |
|        tmp_4_reg_476        |    1   |
|       tmp_5_i_reg_545       |    1   |
|        tmp_8_reg_502        |    1   |
|    x_mag_2_0_2_i_reg_523    |    8   |
|    x_mag_2_2_2_i_reg_533    |    8   |
|    y_mag_2_2_2_i_reg_539    |    8   |
+-----------------------------+--------+
|            Total            |   173  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_125 |  p0  |   2  |  11  |   22   ||    9    |
| grp_access_fu_137 |  p0  |   2  |  11  |   22   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   44   ||  1.312  ||    18   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    -   |    -   |    0   |   403  |
|   Memory  |    2   |    -   |    0   |    0   |
|Multiplexer|    -   |    1   |    -   |   18   |
|  Register |    -   |    -   |   173  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    2   |    1   |   173  |   421  |
+-----------+--------+--------+--------+--------+
