$date
2025-08-12T19:00+0000
$end
$version
0.2
$end
$comment

$end
$timescale 1ns  $end
$scope module FPAdder_4_1 $end
 $var wire 4 ! io_in_a $end
 $var wire 4 " io_in_b $end
 $var wire 3 # den $end
 $var wire 1 $ expAbool $end
 $var wire 4 % sr_data_0 $end
 $var wire 1 & printf_17 $end
 $var wire 2 ' expDiffs $end
 $var wire 1 ( printf_13 $end
 $var wire 1 ) printf_14 $end
 $var wire 1 * printf_15 $end
 $var wire 1 + printf_16 $end
 $var wire 2 , expDiff $end
 $var wire 1 - printf_10 $end
 $var wire 1 . printf_11 $end
 $var wire 1 / printf_12 $end
 $var wire 4 0 alignedLarge $end
 $var wire 4 1 result $end
 $var wire 1 2 carryOut $end
 $var wire 3 3 k $end
 $var wire 4 4 alignedSmall $end
 $var wire 3 5 shiftAmts $end
 $var wire 2 6 eA $end
 $var wire 2 7 eB $end
 $var wire 3 8 encE $end
 $var wire 3 9 shiftedFrac $end
 $var wire 1 : io_valid_out $end
 $var wire 1 ; lzc $end
 $var wire 1 < expBbool $end
 $var wire 1 = printf_9 $end
 $var wire 1 > printf_8 $end
 $var wire 1 ? printf_7 $end
 $var wire 1 @ printf_6 $end
 $var wire 1 B printf_1 $end
 $var wire 1 C printf_5 $end
 $var wire 5 D fracSum $end
 $var wire 1 E printf_4 $end
 $var wire 1 F printf_3 $end
 $var wire 1 G printf_2 $end
 $var wire 1 H printf $end
 $var wire 3 I expOut $end
 $var wire 1 J sr_valid_0 $end
 $var wire 1 K io_valid_in $end
 $var wire 3 M normFracA $end
 $var wire 3 N normFracB $end
 $var wire 3 O newExp $end
 $var wire 1 P reset $end
 $var wire 3 Q kCap $end
 $var wire 3 R eClamp $end
 $var wire 1 T expAGtB $end
 $var wire 2 U outFrac $end
 $var wire 1 V clock $end
 $var wire 4 W io_out $end
 $var wire 2 X fracA $end
 $var wire 2 Y fracB $end
 $var wire 2 [ expB $end
 $var wire 2 \ expA $end
 $var wire 2 ^ outExp $end
  $scope module lzc $end
   $var wire 2 A io_out $end
   $var wire 3 L rev $end
   $var wire 1 S io_isZero $end
   $var wire 1 Z any $end
   $var wire 3 ] io_in $end
  $upscope $end
$upscope $end
$enddefinitions $end
$dumpvars
02
b00 7
b00 6
0:
0;
0<
0=
0>
0?
0@
0B
b00 '
0C
0E
b00 ,
0F
0G
0H
0J
0K
0P
b0000 %
b0000 "
0S
0T
b0000 !
0V
0Z
b0000 4
b00000 D
b0000 0
b0000 1
b000 R
b000 ]
b000 I
b000 O
b000 N
b000 Q
b000 M
b000 L
b000 9
b000 8
b000 3
b000 5
b00 ^
b0000 W
b00 Y
b00 X
b000 #
b00 \
b00 [
b00 U
0$
0&
0(
b00 A
0)
0*
0+
0-
0.
0/
$end
#0
1P
b11 A
1S
1$
b011 5
b001 8
1<
#1
1V
#6
0P
0V
1K
#11
1V
1:
1J
#16
b10 A
b0001 "
b001 #
b00001 D
b100 L
b001 N
b110 O
b0001 0
b0001 1
b010 Q
b110 R
b010 3
0S
b010 5
b01 U
0V
b111 8
b100 9
b01 Y
1Z
b001 ]
#21
b0001 %
1V
b0001 W
#26
b01 A
b0010 "
b010 #
b00010 D
b010 L
b010 N
b111 O
b0010 0
b0010 1
b001 Q
b111 R
b001 3
b001 5
b10 U
0V
b000 8
b10 Y
b010 ]
#31
b0010 %
1V
b0010 W
#36
b0011 "
b011 #
b00011 D
b110 L
b011 N
b0011 0
b0011 1
b11 U
0V
b110 9
b11 Y
b011 ]
#41
b0011 %
1V
b0011 W
#46
b00 A
b0100 "
b100 #
b00100 D
b001 L
b100 N
b000 O
b0100 0
b0100 1
b000 Q
b000 R
b000 3
b000 5
b00 U
0V
b001 8
b100 9
b00 Y
b01 [
0<
b100 ]
b01 ^
#51
b0100 %
1V
b0100 W
#56
b0101 "
b101 #
b00101 D
b101 L
b101 N
b0101 0
b0101 1
b01 U
0V
b101 9
b01 Y
b101 ]
#61
b0101 %
1V
b0101 W
#66
b0110 "
b110 #
b00110 D
b011 L
b110 N
b0110 0
b0110 1
b10 U
0V
b110 9
b10 Y
b110 ]
#71
b0110 %
1V
b0110 W
#76
b0111 "
b111 #
b00111 D
b111 L
b111 N
b0111 0
b0111 1
b11 U
0V
b111 9
b11 Y
b111 ]
#81
b0111 %
1V
b0111 W
#86
b1000 "
b000 #
b00100 D
b11 '
b001 I
b01 ,
b001 L
b100 N
b001 O
b0100 0
b1000 1
b100 Q
b001 R
b111 3
b00 U
0V
b01 7
b010 8
b100 9
b00 Y
b10 [
b100 ]
b10 ^
#91
b1000 %
1V
b1000 W
#96
b0101 0
b1001 1
b1001 "
b00101 D
b01 U
0V
b101 9
b01 Y
b101 L
b101 ]
b101 N
#101
b1001 %
1V
b1001 W
#106
b0110 0
b1010 1
b1010 "
b00110 D
b10 U
0V
b110 9
b10 Y
b011 L
b110 ]
b110 N
#111
b1010 %
1V
b1010 W
#116
b0111 0
b1011 1
b1011 "
b00111 D
b11 U
0V
b111 9
b11 Y
b111 L
b111 ]
b111 N
#121
b1011 %
1V
b1011 W
#126
b10 A
b00001 D
b000 I
b100 L
b100 N
b110 O
b010 Q
b110 R
1T
b01 U
0V
b00 Y
b11 [
b001 ]
b00 ^
b1100 "
b001 #
b10 '
b10 ,
b0000 0
b0001 1
b010 3
b0001 4
b010 5
b10 7
b111 8
b100 9
#131
b0001 %
1V
b0001 W
#136
0V
