
*** Running vivado
    with args -log design_1_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_wrapper.tcl



****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.1/data/ip'.
Command: synth_design -top design_1_wrapper -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 9968
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1020.520 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_wrapper' [C:/Users/alise/Desktop/VIVADO/PROJECTS/UART_COMMAND_PARSER/ucp.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:23]
INFO: [Synth 8-3491] module 'design_1' declared at 'C:/Users/alise/Desktop/VIVADO/PROJECTS/UART_COMMAND_PARSER/ucp.srcs/sources_1/bd/design_1/synth/design_1.vhd:1583' bound to instance 'design_1_i' of component 'design_1' [C:/Users/alise/Desktop/VIVADO/PROJECTS/UART_COMMAND_PARSER/ucp.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:33]
INFO: [Synth 8-638] synthesizing module 'design_1' [C:/Users/alise/Desktop/VIVADO/PROJECTS/UART_COMMAND_PARSER/ucp.srcs/sources_1/bd/design_1/synth/design_1.vhd:1596]
INFO: [Synth 8-3491] module 'design_1_axi_timer_0_0' declared at 'C:/Users/alise/Desktop/VIVADO/PROJECTS/UART_COMMAND_PARSER/ucp.runs/synth_1/.Xil/Vivado-23728-DESKTOP-5H8FS8B/realtime/design_1_axi_timer_0_0_stub.vhdl:5' bound to instance 'axi_timer_0' of component 'design_1_axi_timer_0_0' [C:/Users/alise/Desktop/VIVADO/PROJECTS/UART_COMMAND_PARSER/ucp.srcs/sources_1/bd/design_1/synth/design_1.vhd:1924]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_timer_0_0' [C:/Users/alise/Desktop/VIVADO/PROJECTS/UART_COMMAND_PARSER/ucp.runs/synth_1/.Xil/Vivado-23728-DESKTOP-5H8FS8B/realtime/design_1_axi_timer_0_0_stub.vhdl:37]
INFO: [Synth 8-3491] module 'design_1_axi_uartlite_0_0' declared at 'C:/Users/alise/Desktop/VIVADO/PROJECTS/UART_COMMAND_PARSER/ucp.runs/synth_1/.Xil/Vivado-23728-DESKTOP-5H8FS8B/realtime/design_1_axi_uartlite_0_0_stub.vhdl:5' bound to instance 'axi_uartlite_0' of component 'design_1_axi_uartlite_0_0' [C:/Users/alise/Desktop/VIVADO/PROJECTS/UART_COMMAND_PARSER/ucp.srcs/sources_1/bd/design_1/synth/design_1.vhd:1953]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_uartlite_0_0' [C:/Users/alise/Desktop/VIVADO/PROJECTS/UART_COMMAND_PARSER/ucp.runs/synth_1/.Xil/Vivado-23728-DESKTOP-5H8FS8B/realtime/design_1_axi_uartlite_0_0_stub.vhdl:33]
INFO: [Synth 8-3491] module 'design_1_clk_wiz_1_0' declared at 'C:/Users/alise/Desktop/VIVADO/PROJECTS/UART_COMMAND_PARSER/ucp.runs/synth_1/.Xil/Vivado-23728-DESKTOP-5H8FS8B/realtime/design_1_clk_wiz_1_0_stub.vhdl:5' bound to instance 'clk_wiz_1' of component 'design_1_clk_wiz_1_0' [C:/Users/alise/Desktop/VIVADO/PROJECTS/UART_COMMAND_PARSER/ucp.srcs/sources_1/bd/design_1/synth/design_1.vhd:1978]
INFO: [Synth 8-638] synthesizing module 'design_1_clk_wiz_1_0' [C:/Users/alise/Desktop/VIVADO/PROJECTS/UART_COMMAND_PARSER/ucp.runs/synth_1/.Xil/Vivado-23728-DESKTOP-5H8FS8B/realtime/design_1_clk_wiz_1_0_stub.vhdl:15]
INFO: [Synth 8-3491] module 'design_1_mdm_1_0' declared at 'C:/Users/alise/Desktop/VIVADO/PROJECTS/UART_COMMAND_PARSER/ucp.runs/synth_1/.Xil/Vivado-23728-DESKTOP-5H8FS8B/realtime/design_1_mdm_1_0_stub.vhdl:5' bound to instance 'mdm_1' of component 'design_1_mdm_1_0' [C:/Users/alise/Desktop/VIVADO/PROJECTS/UART_COMMAND_PARSER/ucp.srcs/sources_1/bd/design_1/synth/design_1.vhd:1985]
INFO: [Synth 8-638] synthesizing module 'design_1_mdm_1_0' [C:/Users/alise/Desktop/VIVADO/PROJECTS/UART_COMMAND_PARSER/ucp.runs/synth_1/.Xil/Vivado-23728-DESKTOP-5H8FS8B/realtime/design_1_mdm_1_0_stub.vhdl:21]
INFO: [Synth 8-3491] module 'design_1_microblaze_0_0' declared at 'C:/Users/alise/Desktop/VIVADO/PROJECTS/UART_COMMAND_PARSER/ucp.runs/synth_1/.Xil/Vivado-23728-DESKTOP-5H8FS8B/realtime/design_1_microblaze_0_0_stub.vhdl:5' bound to instance 'microblaze_0' of component 'design_1_microblaze_0_0' [C:/Users/alise/Desktop/VIVADO/PROJECTS/UART_COMMAND_PARSER/ucp.srcs/sources_1/bd/design_1/synth/design_1.vhd:1998]
INFO: [Synth 8-638] synthesizing module 'design_1_microblaze_0_0' [C:/Users/alise/Desktop/VIVADO/PROJECTS/UART_COMMAND_PARSER/ucp.runs/synth_1/.Xil/Vivado-23728-DESKTOP-5H8FS8B/realtime/design_1_microblaze_0_0_stub.vhdl:63]
INFO: [Synth 8-3491] module 'design_1_microblaze_0_axi_intc_0' declared at 'C:/Users/alise/Desktop/VIVADO/PROJECTS/UART_COMMAND_PARSER/ucp.runs/synth_1/.Xil/Vivado-23728-DESKTOP-5H8FS8B/realtime/design_1_microblaze_0_axi_intc_0_stub.vhdl:5' bound to instance 'microblaze_0_axi_intc' of component 'design_1_microblaze_0_axi_intc_0' [C:/Users/alise/Desktop/VIVADO/PROJECTS/UART_COMMAND_PARSER/ucp.srcs/sources_1/bd/design_1/synth/design_1.vhd:2084]
INFO: [Synth 8-638] synthesizing module 'design_1_microblaze_0_axi_intc_0' [C:/Users/alise/Desktop/VIVADO/PROJECTS/UART_COMMAND_PARSER/ucp.runs/synth_1/.Xil/Vivado-23728-DESKTOP-5H8FS8B/realtime/design_1_microblaze_0_axi_intc_0_stub.vhdl:36]
INFO: [Synth 8-638] synthesizing module 'design_1_microblaze_0_axi_periph_0' [C:/Users/alise/Desktop/VIVADO/PROJECTS/UART_COMMAND_PARSER/ucp.srcs/sources_1/bd/design_1/synth/design_1.vhd:1071]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_8RVYHO' [C:/Users/alise/Desktop/VIVADO/PROJECTS/UART_COMMAND_PARSER/ucp.srcs/sources_1/bd/design_1/synth/design_1.vhd:57]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_8RVYHO' (1#1) [C:/Users/alise/Desktop/VIVADO/PROJECTS/UART_COMMAND_PARSER/ucp.srcs/sources_1/bd/design_1/synth/design_1.vhd:57]
INFO: [Synth 8-638] synthesizing module 'm01_couplers_imp_1UTB3Y5' [C:/Users/alise/Desktop/VIVADO/PROJECTS/UART_COMMAND_PARSER/ucp.srcs/sources_1/bd/design_1/synth/design_1.vhd:158]
INFO: [Synth 8-256] done synthesizing module 'm01_couplers_imp_1UTB3Y5' (2#1) [C:/Users/alise/Desktop/VIVADO/PROJECTS/UART_COMMAND_PARSER/ucp.srcs/sources_1/bd/design_1/synth/design_1.vhd:158]
INFO: [Synth 8-638] synthesizing module 'm02_couplers_imp_7ANRHB' [C:/Users/alise/Desktop/VIVADO/PROJECTS/UART_COMMAND_PARSER/ucp.srcs/sources_1/bd/design_1/synth/design_1.vhd:259]
INFO: [Synth 8-256] done synthesizing module 'm02_couplers_imp_7ANRHB' (3#1) [C:/Users/alise/Desktop/VIVADO/PROJECTS/UART_COMMAND_PARSER/ucp.srcs/sources_1/bd/design_1/synth/design_1.vhd:259]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_1RZP34U' [C:/Users/alise/Desktop/VIVADO/PROJECTS/UART_COMMAND_PARSER/ucp.srcs/sources_1/bd/design_1/synth/design_1.vhd:922]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_1RZP34U' (4#1) [C:/Users/alise/Desktop/VIVADO/PROJECTS/UART_COMMAND_PARSER/ucp.srcs/sources_1/bd/design_1/synth/design_1.vhd:922]
INFO: [Synth 8-3491] module 'design_1_xbar_0' declared at 'C:/Users/alise/Desktop/VIVADO/PROJECTS/UART_COMMAND_PARSER/ucp.runs/synth_1/.Xil/Vivado-23728-DESKTOP-5H8FS8B/realtime/design_1_xbar_0_stub.vhdl:5' bound to instance 'xbar' of component 'design_1_xbar_0' [C:/Users/alise/Desktop/VIVADO/PROJECTS/UART_COMMAND_PARSER/ucp.srcs/sources_1/bd/design_1/synth/design_1.vhd:1501]
INFO: [Synth 8-638] synthesizing module 'design_1_xbar_0' [C:/Users/alise/Desktop/VIVADO/PROJECTS/UART_COMMAND_PARSER/ucp.runs/synth_1/.Xil/Vivado-23728-DESKTOP-5H8FS8B/realtime/design_1_xbar_0_stub.vhdl:51]
INFO: [Synth 8-256] done synthesizing module 'design_1_microblaze_0_axi_periph_0' (5#1) [C:/Users/alise/Desktop/VIVADO/PROJECTS/UART_COMMAND_PARSER/ucp.srcs/sources_1/bd/design_1/synth/design_1.vhd:1071]
INFO: [Synth 8-638] synthesizing module 'microblaze_0_local_memory_imp_1K0VQXK' [C:/Users/alise/Desktop/VIVADO/PROJECTS/UART_COMMAND_PARSER/ucp.srcs/sources_1/bd/design_1/synth/design_1.vhd:343]
INFO: [Synth 8-3491] module 'design_1_dlmb_bram_if_cntlr_0' declared at 'C:/Users/alise/Desktop/VIVADO/PROJECTS/UART_COMMAND_PARSER/ucp.runs/synth_1/.Xil/Vivado-23728-DESKTOP-5H8FS8B/realtime/design_1_dlmb_bram_if_cntlr_0_stub.vhdl:5' bound to instance 'dlmb_bram_if_cntlr' of component 'design_1_dlmb_bram_if_cntlr_0' [C:/Users/alise/Desktop/VIVADO/PROJECTS/UART_COMMAND_PARSER/ucp.srcs/sources_1/bd/design_1/synth/design_1.vhd:557]
INFO: [Synth 8-638] synthesizing module 'design_1_dlmb_bram_if_cntlr_0' [C:/Users/alise/Desktop/VIVADO/PROJECTS/UART_COMMAND_PARSER/ucp.runs/synth_1/.Xil/Vivado-23728-DESKTOP-5H8FS8B/realtime/design_1_dlmb_bram_if_cntlr_0_stub.vhdl:31]
INFO: [Synth 8-3491] module 'design_1_dlmb_v10_0' declared at 'C:/Users/alise/Desktop/VIVADO/PROJECTS/UART_COMMAND_PARSER/ucp.runs/synth_1/.Xil/Vivado-23728-DESKTOP-5H8FS8B/realtime/design_1_dlmb_v10_0_stub.vhdl:5' bound to instance 'dlmb_v10' of component 'design_1_dlmb_v10_0' [C:/Users/alise/Desktop/VIVADO/PROJECTS/UART_COMMAND_PARSER/ucp.srcs/sources_1/bd/design_1/synth/design_1.vhd:611]
INFO: [Synth 8-638] synthesizing module 'design_1_dlmb_v10_0' [C:/Users/alise/Desktop/VIVADO/PROJECTS/UART_COMMAND_PARSER/ucp.runs/synth_1/.Xil/Vivado-23728-DESKTOP-5H8FS8B/realtime/design_1_dlmb_v10_0_stub.vhdl:36]
INFO: [Synth 8-3491] module 'design_1_ilmb_bram_if_cntlr_0' declared at 'C:/Users/alise/Desktop/VIVADO/PROJECTS/UART_COMMAND_PARSER/ucp.runs/synth_1/.Xil/Vivado-23728-DESKTOP-5H8FS8B/realtime/design_1_ilmb_bram_if_cntlr_0_stub.vhdl:5' bound to instance 'ilmb_bram_if_cntlr' of component 'design_1_ilmb_bram_if_cntlr_0' [C:/Users/alise/Desktop/VIVADO/PROJECTS/UART_COMMAND_PARSER/ucp.srcs/sources_1/bd/design_1/synth/design_1.vhd:639]
INFO: [Synth 8-638] synthesizing module 'design_1_ilmb_bram_if_cntlr_0' [C:/Users/alise/Desktop/VIVADO/PROJECTS/UART_COMMAND_PARSER/ucp.runs/synth_1/.Xil/Vivado-23728-DESKTOP-5H8FS8B/realtime/design_1_ilmb_bram_if_cntlr_0_stub.vhdl:31]
INFO: [Synth 8-3491] module 'design_1_ilmb_v10_0' declared at 'C:/Users/alise/Desktop/VIVADO/PROJECTS/UART_COMMAND_PARSER/ucp.runs/synth_1/.Xil/Vivado-23728-DESKTOP-5H8FS8B/realtime/design_1_ilmb_v10_0_stub.vhdl:5' bound to instance 'ilmb_v10' of component 'design_1_ilmb_v10_0' [C:/Users/alise/Desktop/VIVADO/PROJECTS/UART_COMMAND_PARSER/ucp.srcs/sources_1/bd/design_1/synth/design_1.vhd:693]
INFO: [Synth 8-638] synthesizing module 'design_1_ilmb_v10_0' [C:/Users/alise/Desktop/VIVADO/PROJECTS/UART_COMMAND_PARSER/ucp.runs/synth_1/.Xil/Vivado-23728-DESKTOP-5H8FS8B/realtime/design_1_ilmb_v10_0_stub.vhdl:36]
INFO: [Synth 8-3491] module 'design_1_lmb_bram_0' declared at 'C:/Users/alise/Desktop/VIVADO/PROJECTS/UART_COMMAND_PARSER/ucp.runs/synth_1/.Xil/Vivado-23728-DESKTOP-5H8FS8B/realtime/design_1_lmb_bram_0_stub.vhdl:5' bound to instance 'lmb_bram' of component 'design_1_lmb_bram_0' [C:/Users/alise/Desktop/VIVADO/PROJECTS/UART_COMMAND_PARSER/ucp.srcs/sources_1/bd/design_1/synth/design_1.vhd:721]
INFO: [Synth 8-638] synthesizing module 'design_1_lmb_bram_0' [C:/Users/alise/Desktop/VIVADO/PROJECTS/UART_COMMAND_PARSER/ucp.runs/synth_1/.Xil/Vivado-23728-DESKTOP-5H8FS8B/realtime/design_1_lmb_bram_0_stub.vhdl:27]
INFO: [Synth 8-256] done synthesizing module 'microblaze_0_local_memory_imp_1K0VQXK' (6#1) [C:/Users/alise/Desktop/VIVADO/PROJECTS/UART_COMMAND_PARSER/ucp.srcs/sources_1/bd/design_1/synth/design_1.vhd:343]
INFO: [Synth 8-3491] module 'design_1_microblaze_0_xlconcat_0' declared at 'c:/Users/alise/Desktop/VIVADO/PROJECTS/UART_COMMAND_PARSER/ucp.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_xlconcat_0/synth/design_1_microblaze_0_xlconcat_0.v:58' bound to instance 'microblaze_0_xlconcat' of component 'design_1_microblaze_0_xlconcat_0' [C:/Users/alise/Desktop/VIVADO/PROJECTS/UART_COMMAND_PARSER/ucp.srcs/sources_1/bd/design_1/synth/design_1.vhd:2220]
INFO: [Synth 8-6157] synthesizing module 'design_1_microblaze_0_xlconcat_0' [c:/Users/alise/Desktop/VIVADO/PROJECTS/UART_COMMAND_PARSER/ucp.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_xlconcat_0/synth/design_1_microblaze_0_xlconcat_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'xlconcat_v2_1_3_xlconcat' [c:/Users/alise/Desktop/VIVADO/PROJECTS/UART_COMMAND_PARSER/ucp.srcs/sources_1/bd/design_1/ipshared/442e/hdl/xlconcat_v2_1_vl_rfs.v:14]
	Parameter IN0_WIDTH bound to: 1 - type: integer 
	Parameter IN1_WIDTH bound to: 1 - type: integer 
	Parameter IN2_WIDTH bound to: 1 - type: integer 
	Parameter IN3_WIDTH bound to: 1 - type: integer 
	Parameter IN4_WIDTH bound to: 1 - type: integer 
	Parameter IN5_WIDTH bound to: 1 - type: integer 
	Parameter IN6_WIDTH bound to: 1 - type: integer 
	Parameter IN7_WIDTH bound to: 1 - type: integer 
	Parameter IN8_WIDTH bound to: 1 - type: integer 
	Parameter IN9_WIDTH bound to: 1 - type: integer 
	Parameter IN10_WIDTH bound to: 1 - type: integer 
	Parameter IN11_WIDTH bound to: 1 - type: integer 
	Parameter IN12_WIDTH bound to: 1 - type: integer 
	Parameter IN13_WIDTH bound to: 1 - type: integer 
	Parameter IN14_WIDTH bound to: 1 - type: integer 
	Parameter IN15_WIDTH bound to: 1 - type: integer 
	Parameter IN16_WIDTH bound to: 1 - type: integer 
	Parameter IN17_WIDTH bound to: 1 - type: integer 
	Parameter IN18_WIDTH bound to: 1 - type: integer 
	Parameter IN19_WIDTH bound to: 1 - type: integer 
	Parameter IN20_WIDTH bound to: 1 - type: integer 
	Parameter IN21_WIDTH bound to: 1 - type: integer 
	Parameter IN22_WIDTH bound to: 1 - type: integer 
	Parameter IN23_WIDTH bound to: 1 - type: integer 
	Parameter IN24_WIDTH bound to: 1 - type: integer 
	Parameter IN25_WIDTH bound to: 1 - type: integer 
	Parameter IN26_WIDTH bound to: 1 - type: integer 
	Parameter IN27_WIDTH bound to: 1 - type: integer 
	Parameter IN28_WIDTH bound to: 1 - type: integer 
	Parameter IN29_WIDTH bound to: 1 - type: integer 
	Parameter IN30_WIDTH bound to: 1 - type: integer 
	Parameter IN31_WIDTH bound to: 1 - type: integer 
	Parameter dout_width bound to: 2 - type: integer 
	Parameter NUM_PORTS bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlconcat_v2_1_3_xlconcat' (7#1) [c:/Users/alise/Desktop/VIVADO/PROJECTS/UART_COMMAND_PARSER/ucp.srcs/sources_1/bd/design_1/ipshared/442e/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-6155] done synthesizing module 'design_1_microblaze_0_xlconcat_0' (8#1) [c:/Users/alise/Desktop/VIVADO/PROJECTS/UART_COMMAND_PARSER/ucp.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_xlconcat_0/synth/design_1_microblaze_0_xlconcat_0.v:58]
INFO: [Synth 8-3491] module 'design_1_reset_inv_0_0' declared at 'C:/Users/alise/Desktop/VIVADO/PROJECTS/UART_COMMAND_PARSER/ucp.runs/synth_1/.Xil/Vivado-23728-DESKTOP-5H8FS8B/realtime/design_1_reset_inv_0_0_stub.vhdl:5' bound to instance 'reset_inv_0' of component 'design_1_reset_inv_0_0' [C:/Users/alise/Desktop/VIVADO/PROJECTS/UART_COMMAND_PARSER/ucp.srcs/sources_1/bd/design_1/synth/design_1.vhd:2226]
INFO: [Synth 8-638] synthesizing module 'design_1_reset_inv_0_0' [C:/Users/alise/Desktop/VIVADO/PROJECTS/UART_COMMAND_PARSER/ucp.runs/synth_1/.Xil/Vivado-23728-DESKTOP-5H8FS8B/realtime/design_1_reset_inv_0_0_stub.vhdl:13]
INFO: [Synth 8-3491] module 'design_1_rst_clk_wiz_1_100M_0' declared at 'C:/Users/alise/Desktop/VIVADO/PROJECTS/UART_COMMAND_PARSER/ucp.runs/synth_1/.Xil/Vivado-23728-DESKTOP-5H8FS8B/realtime/design_1_rst_clk_wiz_1_100M_0_stub.vhdl:5' bound to instance 'rst_clk_wiz_1_100M' of component 'design_1_rst_clk_wiz_1_100M_0' [C:/Users/alise/Desktop/VIVADO/PROJECTS/UART_COMMAND_PARSER/ucp.srcs/sources_1/bd/design_1/synth/design_1.vhd:2231]
INFO: [Synth 8-638] synthesizing module 'design_1_rst_clk_wiz_1_100M_0' [C:/Users/alise/Desktop/VIVADO/PROJECTS/UART_COMMAND_PARSER/ucp.runs/synth_1/.Xil/Vivado-23728-DESKTOP-5H8FS8B/realtime/design_1_rst_clk_wiz_1_100M_0_stub.vhdl:21]
INFO: [Synth 8-256] done synthesizing module 'design_1' (9#1) [C:/Users/alise/Desktop/VIVADO/PROJECTS/UART_COMMAND_PARSER/ucp.srcs/sources_1/bd/design_1/synth/design_1.vhd:1596]
INFO: [Synth 8-256] done synthesizing module 'design_1_wrapper' (10#1) [C:/Users/alise/Desktop/VIVADO/PROJECTS/UART_COMMAND_PARSER/ucp.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1020.520 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1020.520 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1020.520 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 1020.520 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/alise/Desktop/VIVADO/PROJECTS/UART_COMMAND_PARSER/ucp.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_0/design_1_microblaze_0_0/design_1_microblaze_0_0_in_context.xdc] for cell 'design_1_i/microblaze_0'
Finished Parsing XDC File [c:/Users/alise/Desktop/VIVADO/PROJECTS/UART_COMMAND_PARSER/ucp.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_0/design_1_microblaze_0_0/design_1_microblaze_0_0_in_context.xdc] for cell 'design_1_i/microblaze_0'
Parsing XDC File [c:/Users/alise/Desktop/VIVADO/PROJECTS/UART_COMMAND_PARSER/ucp.srcs/sources_1/bd/design_1/ip/design_1_dlmb_v10_0/design_1_dlmb_v10_0/design_1_ilmb_v10_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/dlmb_v10'
Finished Parsing XDC File [c:/Users/alise/Desktop/VIVADO/PROJECTS/UART_COMMAND_PARSER/ucp.srcs/sources_1/bd/design_1/ip/design_1_dlmb_v10_0/design_1_dlmb_v10_0/design_1_ilmb_v10_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/dlmb_v10'
Parsing XDC File [c:/Users/alise/Desktop/VIVADO/PROJECTS/UART_COMMAND_PARSER/ucp.srcs/sources_1/bd/design_1/ip/design_1_ilmb_v10_0/design_1_ilmb_v10_0/design_1_ilmb_v10_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/ilmb_v10'
Finished Parsing XDC File [c:/Users/alise/Desktop/VIVADO/PROJECTS/UART_COMMAND_PARSER/ucp.srcs/sources_1/bd/design_1/ip/design_1_ilmb_v10_0/design_1_ilmb_v10_0/design_1_ilmb_v10_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/ilmb_v10'
Parsing XDC File [c:/Users/alise/Desktop/VIVADO/PROJECTS/UART_COMMAND_PARSER/ucp.srcs/sources_1/bd/design_1/ip/design_1_dlmb_bram_if_cntlr_0/design_1_dlmb_bram_if_cntlr_0/design_1_dlmb_bram_if_cntlr_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
WARNING: [Vivado 12-584] No ports matched ''. [c:/Users/alise/Desktop/VIVADO/PROJECTS/UART_COMMAND_PARSER/ucp.srcs/sources_1/bd/design_1/ip/design_1_dlmb_bram_if_cntlr_0/design_1_dlmb_bram_if_cntlr_0/design_1_dlmb_bram_if_cntlr_0_in_context.xdc:2]
Finished Parsing XDC File [c:/Users/alise/Desktop/VIVADO/PROJECTS/UART_COMMAND_PARSER/ucp.srcs/sources_1/bd/design_1/ip/design_1_dlmb_bram_if_cntlr_0/design_1_dlmb_bram_if_cntlr_0/design_1_dlmb_bram_if_cntlr_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
Parsing XDC File [c:/Users/alise/Desktop/VIVADO/PROJECTS/UART_COMMAND_PARSER/ucp.srcs/sources_1/bd/design_1/ip/design_1_ilmb_bram_if_cntlr_0/design_1_ilmb_bram_if_cntlr_0/design_1_ilmb_bram_if_cntlr_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
WARNING: [Vivado 12-584] No ports matched ''. [c:/Users/alise/Desktop/VIVADO/PROJECTS/UART_COMMAND_PARSER/ucp.srcs/sources_1/bd/design_1/ip/design_1_ilmb_bram_if_cntlr_0/design_1_ilmb_bram_if_cntlr_0/design_1_ilmb_bram_if_cntlr_0_in_context.xdc:2]
Finished Parsing XDC File [c:/Users/alise/Desktop/VIVADO/PROJECTS/UART_COMMAND_PARSER/ucp.srcs/sources_1/bd/design_1/ip/design_1_ilmb_bram_if_cntlr_0/design_1_ilmb_bram_if_cntlr_0/design_1_ilmb_bram_if_cntlr_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
Parsing XDC File [c:/Users/alise/Desktop/VIVADO/PROJECTS/UART_COMMAND_PARSER/ucp.srcs/sources_1/bd/design_1/ip/design_1_lmb_bram_0/design_1_lmb_bram_0/design_1_lmb_bram_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/lmb_bram'
Finished Parsing XDC File [c:/Users/alise/Desktop/VIVADO/PROJECTS/UART_COMMAND_PARSER/ucp.srcs/sources_1/bd/design_1/ip/design_1_lmb_bram_0/design_1_lmb_bram_0/design_1_lmb_bram_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/lmb_bram'
Parsing XDC File [c:/Users/alise/Desktop/VIVADO/PROJECTS/UART_COMMAND_PARSER/ucp.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0/design_1_xbar_0_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_periph/xbar'
Finished Parsing XDC File [c:/Users/alise/Desktop/VIVADO/PROJECTS/UART_COMMAND_PARSER/ucp.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0/design_1_xbar_0_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_periph/xbar'
Parsing XDC File [c:/Users/alise/Desktop/VIVADO/PROJECTS/UART_COMMAND_PARSER/ucp.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_axi_intc_0/design_1_microblaze_0_axi_intc_0/design_1_microblaze_0_axi_intc_0_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_intc'
Finished Parsing XDC File [c:/Users/alise/Desktop/VIVADO/PROJECTS/UART_COMMAND_PARSER/ucp.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_axi_intc_0/design_1_microblaze_0_axi_intc_0/design_1_microblaze_0_axi_intc_0_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_intc'
Parsing XDC File [c:/Users/alise/Desktop/VIVADO/PROJECTS/UART_COMMAND_PARSER/ucp.srcs/sources_1/bd/design_1/ip/design_1_mdm_1_0/design_1_mdm_1_0/design_1_mdm_1_0_in_context.xdc] for cell 'design_1_i/mdm_1'
WARNING: [Vivado 12-584] No ports matched ''. [c:/Users/alise/Desktop/VIVADO/PROJECTS/UART_COMMAND_PARSER/ucp.srcs/sources_1/bd/design_1/ip/design_1_mdm_1_0/design_1_mdm_1_0/design_1_mdm_1_0_in_context.xdc:2]
WARNING: [Vivado 12-584] No ports matched ''. [c:/Users/alise/Desktop/VIVADO/PROJECTS/UART_COMMAND_PARSER/ucp.srcs/sources_1/bd/design_1/ip/design_1_mdm_1_0/design_1_mdm_1_0/design_1_mdm_1_0_in_context.xdc:4]
Finished Parsing XDC File [c:/Users/alise/Desktop/VIVADO/PROJECTS/UART_COMMAND_PARSER/ucp.srcs/sources_1/bd/design_1/ip/design_1_mdm_1_0/design_1_mdm_1_0/design_1_mdm_1_0_in_context.xdc] for cell 'design_1_i/mdm_1'
Parsing XDC File [c:/Users/alise/Desktop/VIVADO/PROJECTS/UART_COMMAND_PARSER/ucp.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0_in_context.xdc] for cell 'design_1_i/clk_wiz_1'
WARNING: [Vivado 12-584] No ports matched ''. [c:/Users/alise/Desktop/VIVADO/PROJECTS/UART_COMMAND_PARSER/ucp.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0_in_context.xdc:1]
WARNING: [Vivado 12-584] No ports matched ''. [c:/Users/alise/Desktop/VIVADO/PROJECTS/UART_COMMAND_PARSER/ucp.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0_in_context.xdc:4]
Finished Parsing XDC File [c:/Users/alise/Desktop/VIVADO/PROJECTS/UART_COMMAND_PARSER/ucp.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0_in_context.xdc] for cell 'design_1_i/clk_wiz_1'
Parsing XDC File [c:/Users/alise/Desktop/VIVADO/PROJECTS/UART_COMMAND_PARSER/ucp.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_1_100M_0/design_1_rst_clk_wiz_1_100M_0/design_1_rst_clk_wiz_1_100M_0_in_context.xdc] for cell 'design_1_i/rst_clk_wiz_1_100M'
Finished Parsing XDC File [c:/Users/alise/Desktop/VIVADO/PROJECTS/UART_COMMAND_PARSER/ucp.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_1_100M_0/design_1_rst_clk_wiz_1_100M_0/design_1_rst_clk_wiz_1_100M_0_in_context.xdc] for cell 'design_1_i/rst_clk_wiz_1_100M'
Parsing XDC File [c:/Users/alise/Desktop/VIVADO/PROJECTS/UART_COMMAND_PARSER/ucp.srcs/sources_1/bd/design_1/ip/design_1_reset_inv_0_0/design_1_reset_inv_0_0/design_1_reset_inv_0_0_in_context.xdc] for cell 'design_1_i/reset_inv_0'
Finished Parsing XDC File [c:/Users/alise/Desktop/VIVADO/PROJECTS/UART_COMMAND_PARSER/ucp.srcs/sources_1/bd/design_1/ip/design_1_reset_inv_0_0/design_1_reset_inv_0_0/design_1_reset_inv_0_0_in_context.xdc] for cell 'design_1_i/reset_inv_0'
Parsing XDC File [c:/Users/alise/Desktop/VIVADO/PROJECTS/UART_COMMAND_PARSER/ucp.srcs/sources_1/bd/design_1/ip/design_1_axi_uartlite_0_0/design_1_axi_uartlite_0_0/design_1_axi_uartlite_0_0_in_context.xdc] for cell 'design_1_i/axi_uartlite_0'
Finished Parsing XDC File [c:/Users/alise/Desktop/VIVADO/PROJECTS/UART_COMMAND_PARSER/ucp.srcs/sources_1/bd/design_1/ip/design_1_axi_uartlite_0_0/design_1_axi_uartlite_0_0/design_1_axi_uartlite_0_0_in_context.xdc] for cell 'design_1_i/axi_uartlite_0'
Parsing XDC File [c:/Users/alise/Desktop/VIVADO/PROJECTS/UART_COMMAND_PARSER/ucp.srcs/sources_1/bd/design_1/ip/design_1_axi_timer_0_0/design_1_axi_timer_0_0/design_1_axi_timer_0_0_in_context.xdc] for cell 'design_1_i/axi_timer_0'
Finished Parsing XDC File [c:/Users/alise/Desktop/VIVADO/PROJECTS/UART_COMMAND_PARSER/ucp.srcs/sources_1/bd/design_1/ip/design_1_axi_timer_0_0/design_1_axi_timer_0_0/design_1_axi_timer_0_0_in_context.xdc] for cell 'design_1_i/axi_timer_0'
Parsing XDC File [C:/Users/alise/Desktop/VIVADO/PROJECTS/UART_COMMAND_PARSER/ucp.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/alise/Desktop/VIVADO/PROJECTS/UART_COMMAND_PARSER/ucp.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1084.984 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.035 . Memory (MB): peak = 1084.984 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'design_1_i/microblaze_0_local_memory/lmb_bram' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1086.148 ; gain = 65.629
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1086.148 ; gain = 65.629
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for sys_clock. (constraint file  c:/Users/alise/Desktop/VIVADO/PROJECTS/UART_COMMAND_PARSER/ucp.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sys_clock. (constraint file  c:/Users/alise/Desktop/VIVADO/PROJECTS/UART_COMMAND_PARSER/ucp.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0_in_context.xdc, line 6).
Applied set_property DONT_TOUCH = true for design_1_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_local_memory/dlmb_v10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_local_memory/ilmb_v10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_local_memory/dlmb_bram_if_cntlr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_local_memory/ilmb_bram_if_cntlr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_local_memory/lmb_bram. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_axi_periph/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_axi_periph. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_axi_intc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_xlconcat. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/mdm_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/clk_wiz_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/rst_clk_wiz_1_100M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/reset_inv_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_uartlite_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_timer_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1086.148 ; gain = 65.629
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 1086.148 ; gain = 65.629
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1086.148 ; gain = 65.629
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1086.148 ; gain = 65.629
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1086.148 ; gain = 65.629
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1086.148 ; gain = 65.629
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1086.148 ; gain = 65.629
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1086.148 ; gain = 65.629
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1086.148 ; gain = 65.629
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1086.148 ; gain = 65.629
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1086.148 ; gain = 65.629
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1086.148 ; gain = 65.629
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+---------------------------------+----------+
|      |BlackBox name                    |Instances |
+------+---------------------------------+----------+
|1     |design_1_xbar_0                  |         1|
|2     |design_1_axi_timer_0_0           |         1|
|3     |design_1_axi_uartlite_0_0        |         1|
|4     |design_1_clk_wiz_1_0             |         1|
|5     |design_1_mdm_1_0                 |         1|
|6     |design_1_microblaze_0_0          |         1|
|7     |design_1_microblaze_0_axi_intc_0 |         1|
|8     |design_1_reset_inv_0_0           |         1|
|9     |design_1_rst_clk_wiz_1_100M_0    |         1|
|10    |design_1_dlmb_bram_if_cntlr_0    |         1|
|11    |design_1_dlmb_v10_0              |         1|
|12    |design_1_ilmb_bram_if_cntlr_0    |         1|
|13    |design_1_ilmb_v10_0              |         1|
|14    |design_1_lmb_bram_0              |         1|
+------+---------------------------------+----------+

Report Cell Usage: 
+------+--------------------------------------+------+
|      |Cell                                  |Count |
+------+--------------------------------------+------+
|1     |design_1_axi_timer_0_0_bbox           |     1|
|2     |design_1_axi_uartlite_0_0_bbox        |     1|
|3     |design_1_clk_wiz_1_0_bbox             |     1|
|4     |design_1_dlmb_bram_if_cntlr_0_bbox    |     1|
|5     |design_1_dlmb_v10_0_bbox              |     1|
|6     |design_1_ilmb_bram_if_cntlr_0_bbox    |     1|
|7     |design_1_ilmb_v10_0_bbox              |     1|
|8     |design_1_lmb_bram_0_bbox              |     1|
|9     |design_1_mdm_1_0_bbox                 |     1|
|10    |design_1_microblaze_0_0_bbox          |     1|
|11    |design_1_microblaze_0_axi_intc_0_bbox |     1|
|12    |design_1_reset_inv_0_0_bbox           |     1|
|13    |design_1_rst_clk_wiz_1_100M_0_bbox    |     1|
|14    |design_1_xbar_0_bbox                  |     1|
|15    |IBUF                                  |     2|
|16    |OBUF                                  |     1|
+------+--------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1086.148 ; gain = 65.629
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:18 . Memory (MB): peak = 1086.148 ; gain = 0.000
Synthesis Optimization Complete : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1086.148 ; gain = 65.629
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 1094.277 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1097.254 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
65 Infos, 7 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1097.254 ; gain = 76.734
INFO: [Common 17-1381] The checkpoint 'C:/Users/alise/Desktop/VIVADO/PROJECTS/UART_COMMAND_PARSER/ucp.runs/synth_1/design_1_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_synth.rpt -pb design_1_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Apr 20 19:20:50 2025...
