\hypertarget{group___u_a_r_t___interrupt__definition}{}\doxysection{UART\+\_\+\+Interrupt\+\_\+definition}
\label{group___u_a_r_t___interrupt__definition}\index{UART\_Interrupt\_definition@{UART\_Interrupt\_definition}}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{group___u_a_r_t___interrupt__definition_ga55f922ddcf513509710ade5d7c40a1db}\label{group___u_a_r_t___interrupt__definition_ga55f922ddcf513509710ade5d7c40a1db}} 
\#define {\bfseries UART\+\_\+\+IT\+\_\+\+PE}~((uint32\+\_\+t)0x10000100)
\item 
\mbox{\Hypertarget{group___u_a_r_t___interrupt__definition_ga552636e2af516d578856f5ee2ba71ed7}\label{group___u_a_r_t___interrupt__definition_ga552636e2af516d578856f5ee2ba71ed7}} 
\#define {\bfseries UART\+\_\+\+IT\+\_\+\+TXE}~((uint32\+\_\+t)0x10000080)
\item 
\mbox{\Hypertarget{group___u_a_r_t___interrupt__definition_gab9a4dc4e8cea354fd60f4117513b2004}\label{group___u_a_r_t___interrupt__definition_gab9a4dc4e8cea354fd60f4117513b2004}} 
\#define {\bfseries UART\+\_\+\+IT\+\_\+\+TC}~((uint32\+\_\+t)0x10000040)
\item 
\mbox{\Hypertarget{group___u_a_r_t___interrupt__definition_gac1bedf7a65eb8c3f3c4b52bdb24b139d}\label{group___u_a_r_t___interrupt__definition_gac1bedf7a65eb8c3f3c4b52bdb24b139d}} 
\#define {\bfseries UART\+\_\+\+IT\+\_\+\+RXNE}~((uint32\+\_\+t)0x10000020)
\item 
\mbox{\Hypertarget{group___u_a_r_t___interrupt__definition_ga9781808d4f9999061fc2da36572191d9}\label{group___u_a_r_t___interrupt__definition_ga9781808d4f9999061fc2da36572191d9}} 
\#define {\bfseries UART\+\_\+\+IT\+\_\+\+IDLE}~((uint32\+\_\+t)0x10000010)
\item 
\mbox{\Hypertarget{group___u_a_r_t___interrupt__definition_gabca5e77508dc2dd9aa26fcb683d9b988}\label{group___u_a_r_t___interrupt__definition_gabca5e77508dc2dd9aa26fcb683d9b988}} 
\#define {\bfseries UART\+\_\+\+IT\+\_\+\+LBD}~((uint32\+\_\+t)0x20000040)
\item 
\mbox{\Hypertarget{group___u_a_r_t___interrupt__definition_ga986d271478550f9afa918262ca642333}\label{group___u_a_r_t___interrupt__definition_ga986d271478550f9afa918262ca642333}} 
\#define {\bfseries UART\+\_\+\+IT\+\_\+\+CTS}~((uint32\+\_\+t)0x30000400)
\item 
\mbox{\Hypertarget{group___u_a_r_t___interrupt__definition_ga8eb26d8edd9bf78ae8d3ad87dd51b618}\label{group___u_a_r_t___interrupt__definition_ga8eb26d8edd9bf78ae8d3ad87dd51b618}} 
\#define {\bfseries UART\+\_\+\+IT\+\_\+\+ERR}~((uint32\+\_\+t)0x30000001)
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Elements values convention\+: 0x\+Y000\+XXXX
\begin{DoxyItemize}
\item XXXX \+: Interrupt mask in the XX register
\item Y \+: Interrupt source register (2bits)
\begin{DoxyItemize}
\item 01\+: CR1 register
\item 10\+: CR2 register
\item 11\+: CR3 register 
\end{DoxyItemize}
\end{DoxyItemize}