Analysis & Synthesis report for toolflow
Thu Nov 26 14:12:24 2020
Quartus Prime Version 20.1.0 Build 711 06/05/2020 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Registers Removed During Synthesis
 10. Removed Registers Triggering Further Register Optimizations
 11. General Register Statistics
 12. Registers Packed Into Inferred Megafunctions
 13. Multiplexer Restructuring Statistics (Restructuring Performed)
 14. Source assignments for mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated
 15. Source assignments for mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated
 16. Parameter Settings for User Entity Instance: Top-level Entity: |MIPS_Processor
 17. Parameter Settings for User Entity Instance: mem:IMem
 18. Parameter Settings for User Entity Instance: mem:DMem
 19. Parameter Settings for User Entity Instance: MIPSRegister:A0|dffNbit:r1
 20. Parameter Settings for User Entity Instance: MIPSRegister:A0|dffNbit:r2
 21. Parameter Settings for User Entity Instance: MIPSRegister:A0|dffNbit:r3
 22. Parameter Settings for User Entity Instance: MIPSRegister:A0|dffNbit:r4
 23. Parameter Settings for User Entity Instance: MIPSRegister:A0|dffNbit:r5
 24. Parameter Settings for User Entity Instance: MIPSRegister:A0|dffNbit:r6
 25. Parameter Settings for User Entity Instance: MIPSRegister:A0|dffNbit:r7
 26. Parameter Settings for User Entity Instance: MIPSRegister:A0|dffNbit:r8
 27. Parameter Settings for User Entity Instance: MIPSRegister:A0|dffNbit:r9
 28. Parameter Settings for User Entity Instance: MIPSRegister:A0|dffNbit:r10
 29. Parameter Settings for User Entity Instance: MIPSRegister:A0|dffNbit:r11
 30. Parameter Settings for User Entity Instance: MIPSRegister:A0|dffNbit:r12
 31. Parameter Settings for User Entity Instance: MIPSRegister:A0|dffNbit:r13
 32. Parameter Settings for User Entity Instance: MIPSRegister:A0|dffNbit:r14
 33. Parameter Settings for User Entity Instance: MIPSRegister:A0|dffNbit:r15
 34. Parameter Settings for User Entity Instance: MIPSRegister:A0|dffNbit:r16
 35. Parameter Settings for User Entity Instance: MIPSRegister:A0|dffNbit:r17
 36. Parameter Settings for User Entity Instance: MIPSRegister:A0|dffNbit:r18
 37. Parameter Settings for User Entity Instance: MIPSRegister:A0|dffNbit:r19
 38. Parameter Settings for User Entity Instance: MIPSRegister:A0|dffNbit:r20
 39. Parameter Settings for User Entity Instance: MIPSRegister:A0|dffNbit:r21
 40. Parameter Settings for User Entity Instance: MIPSRegister:A0|dffNbit:r22
 41. Parameter Settings for User Entity Instance: MIPSRegister:A0|dffNbit:r23
 42. Parameter Settings for User Entity Instance: MIPSRegister:A0|dffNbit:r24
 43. Parameter Settings for User Entity Instance: MIPSRegister:A0|dffNbit:r25
 44. Parameter Settings for User Entity Instance: MIPSRegister:A0|dffNbit:r26
 45. Parameter Settings for User Entity Instance: MIPSRegister:A0|dffNbit:r27
 46. Parameter Settings for User Entity Instance: MIPSRegister:A0|dffNbit:r28
 47. Parameter Settings for User Entity Instance: MIPSRegister:A0|dffNbit:r29
 48. Parameter Settings for User Entity Instance: MIPSRegister:A0|dffNbit:r30
 49. Parameter Settings for User Entity Instance: MIPSRegister:A0|dffNbit:r31
 50. Parameter Settings for User Entity Instance: MUX_dataflow:A5
 51. Parameter Settings for User Entity Instance: ALU_Barrel_Shifter:A7|Barrel_Shifter:A1|MUX_dataflow:B0
 52. Parameter Settings for User Entity Instance: ALU_Barrel_Shifter:A7|Barrel_Shifter:A1|MUX_dataflow:B1
 53. Parameter Settings for User Entity Instance: ALU_Barrel_Shifter:A7|Barrel_Shifter:A1|MUX_dataflow:B2
 54. Parameter Settings for User Entity Instance: ALU_Barrel_Shifter:A7|Barrel_Shifter:A1|MUX_dataflow:B3
 55. Parameter Settings for User Entity Instance: ALU_Barrel_Shifter:A7|Barrel_Shifter:A1|MUX_dataflow:B4
 56. Parameter Settings for User Entity Instance: ALU_Barrel_Shifter:A7|MUX_dataflow:A3
 57. Parameter Settings for User Entity Instance: MUX_dataflow:A8
 58. Parameter Settings for User Entity Instance: Adder_Subtractor:A9
 59. Parameter Settings for User Entity Instance: Adder_Subtractor:A9|ones_complementer_dataflow:Invert_B
 60. Parameter Settings for User Entity Instance: Adder_Subtractor:A9|Full_Adder_Dataflow_N_Bit:Subtraction
 61. Parameter Settings for User Entity Instance: Adder_Subtractor:A9|Full_Adder_Dataflow_N_Bit:Addition
 62. Parameter Settings for User Entity Instance: Adder_Subtractor:A9|MUX_structural_N_bit:Mux_Sum
 63. Parameter Settings for User Entity Instance: MUX_dataflow:A11
 64. Parameter Settings for User Entity Instance: MUX_dataflow:A12
 65. Parameter Settings for User Entity Instance: MUX_dataflow:A13
 66. Parameter Settings for User Entity Instance: MUX_dataflow:A14
 67. Parameter Settings for User Entity Instance: Adder_Subtractor:A15
 68. Parameter Settings for User Entity Instance: Adder_Subtractor:A15|ones_complementer_dataflow:Invert_B
 69. Parameter Settings for User Entity Instance: Adder_Subtractor:A15|Full_Adder_Dataflow_N_Bit:Subtraction
 70. Parameter Settings for User Entity Instance: Adder_Subtractor:A15|Full_Adder_Dataflow_N_Bit:Addition
 71. Parameter Settings for User Entity Instance: Adder_Subtractor:A15|MUX_structural_N_bit:Mux_Sum
 72. Parameter Settings for User Entity Instance: MUX_dataflow:A18
 73. Parameter Settings for User Entity Instance: n_register:PC
 74. Parameter Settings for User Entity Instance: IF_ID_Register:IF_ID|dffNbit:A1
 75. Parameter Settings for User Entity Instance: IF_ID_Register:IF_ID|dffNbit:A2
 76. Parameter Settings for User Entity Instance: ID_EX_Register:ID_EX|dffNbit:A1
 77. Parameter Settings for User Entity Instance: ID_EX_Register:ID_EX|dffNbit:B1
 78. Parameter Settings for User Entity Instance: ID_EX_Register:ID_EX|dffNbit:B2
 79. Parameter Settings for User Entity Instance: ID_EX_Register:ID_EX|dffNbit:A2
 80. Parameter Settings for User Entity Instance: ID_EX_Register:ID_EX|dffNbit:A12
 81. Parameter Settings for User Entity Instance: ID_EX_Register:ID_EX|dffNbit:A13
 82. Parameter Settings for User Entity Instance: ID_EX_Register:ID_EX|dffNbit:A14
 83. Parameter Settings for User Entity Instance: ID_EX_Register:ID_EX|dffNbit:A15
 84. Parameter Settings for User Entity Instance: ID_EX_Register:ID_EX|dffNbit:A16
 85. Parameter Settings for User Entity Instance: ID_EX_Register:ID_EX|dffNbit:A17
 86. Parameter Settings for User Entity Instance: ID_EX_Register:ID_EX|dffNbit:A19
 87. Parameter Settings for User Entity Instance: EX_MEM_Register:EXMEM|dffNbit:A1
 88. Parameter Settings for User Entity Instance: EX_MEM_Register:EXMEM|dffNbit:A2
 89. Parameter Settings for User Entity Instance: EX_MEM_Register:EXMEM|dffNbit:A3
 90. Parameter Settings for User Entity Instance: EX_MEM_Register:EXMEM|dffNbit:A7
 91. Parameter Settings for User Entity Instance: EX_MEM_Register:EXMEM|dffNbit:A8
 92. Parameter Settings for User Entity Instance: EX_MEM_Register:EXMEM|dffNbit:A10
 93. Parameter Settings for User Entity Instance: MEM_WB_Register:MEMWB|dffNbit:A1
 94. Parameter Settings for User Entity Instance: MEM_WB_Register:MEMWB|dffNbit:A2
 95. Parameter Settings for User Entity Instance: MEM_WB_Register:MEMWB|dffNbit:A3
 96. Parameter Settings for User Entity Instance: MEM_WB_Register:MEMWB|dffNbit:A6
 97. Parameter Settings for User Entity Instance: MEM_WB_Register:MEMWB|dffNbit:A8
 98. Parameter Settings for Inferred Entity Instance: mem:IMem|altsyncram:ram_rtl_0
 99. Parameter Settings for Inferred Entity Instance: mem:DMem|altsyncram:ram_rtl_0
100. altsyncram Parameter Settings by Entity Instance
101. Port Connectivity Checks: "MEM_WB_Register:MEMWB"
102. Port Connectivity Checks: "EX_MEM_Register:EXMEM"
103. Port Connectivity Checks: "ID_EX_Register:ID_EX"
104. Port Connectivity Checks: "IF_ID_Register:IF_ID"
105. Port Connectivity Checks: "n_register:PC"
106. Port Connectivity Checks: "Adder_Subtractor:A15"
107. Port Connectivity Checks: "five_bit_mux:jrAddress"
108. Port Connectivity Checks: "MUX_dataflow:A12"
109. Port Connectivity Checks: "Adder_Subtractor:A9|Full_Adder_Dataflow_N_Bit:Addition"
110. Port Connectivity Checks: "Adder_Subtractor:A9|Full_Adder_Dataflow_N_Bit:Subtraction"
111. Port Connectivity Checks: "Adder_Subtractor:A9"
112. Port Connectivity Checks: "ALU_Barrel_Shifter:A7|alu_32_bit:A2|slt_function:A6|andg2:\A4:31:and_i"
113. Port Connectivity Checks: "ALU_Barrel_Shifter:A7|alu_32_bit:A2|slt_function:A6|andg2:\A4:30:and_i"
114. Port Connectivity Checks: "ALU_Barrel_Shifter:A7|alu_32_bit:A2|slt_function:A6|andg2:\A4:29:and_i"
115. Port Connectivity Checks: "ALU_Barrel_Shifter:A7|alu_32_bit:A2|slt_function:A6|andg2:\A4:28:and_i"
116. Port Connectivity Checks: "ALU_Barrel_Shifter:A7|alu_32_bit:A2|slt_function:A6|andg2:\A4:27:and_i"
117. Port Connectivity Checks: "ALU_Barrel_Shifter:A7|alu_32_bit:A2|slt_function:A6|andg2:\A4:26:and_i"
118. Port Connectivity Checks: "ALU_Barrel_Shifter:A7|alu_32_bit:A2|slt_function:A6|andg2:\A4:25:and_i"
119. Port Connectivity Checks: "ALU_Barrel_Shifter:A7|alu_32_bit:A2|slt_function:A6|andg2:\A4:24:and_i"
120. Port Connectivity Checks: "ALU_Barrel_Shifter:A7|alu_32_bit:A2|slt_function:A6|andg2:\A4:23:and_i"
121. Port Connectivity Checks: "ALU_Barrel_Shifter:A7|alu_32_bit:A2|slt_function:A6|andg2:\A4:22:and_i"
122. Port Connectivity Checks: "ALU_Barrel_Shifter:A7|alu_32_bit:A2|slt_function:A6|andg2:\A4:21:and_i"
123. Port Connectivity Checks: "ALU_Barrel_Shifter:A7|alu_32_bit:A2|slt_function:A6|andg2:\A4:20:and_i"
124. Port Connectivity Checks: "ALU_Barrel_Shifter:A7|alu_32_bit:A2|slt_function:A6|andg2:\A4:19:and_i"
125. Port Connectivity Checks: "ALU_Barrel_Shifter:A7|alu_32_bit:A2|slt_function:A6|andg2:\A4:18:and_i"
126. Port Connectivity Checks: "ALU_Barrel_Shifter:A7|alu_32_bit:A2|slt_function:A6|andg2:\A4:17:and_i"
127. Port Connectivity Checks: "ALU_Barrel_Shifter:A7|alu_32_bit:A2|slt_function:A6|andg2:\A4:16:and_i"
128. Port Connectivity Checks: "ALU_Barrel_Shifter:A7|alu_32_bit:A2|slt_function:A6|andg2:\A4:15:and_i"
129. Port Connectivity Checks: "ALU_Barrel_Shifter:A7|alu_32_bit:A2|slt_function:A6|andg2:\A4:14:and_i"
130. Port Connectivity Checks: "ALU_Barrel_Shifter:A7|alu_32_bit:A2|slt_function:A6|andg2:\A4:13:and_i"
131. Port Connectivity Checks: "ALU_Barrel_Shifter:A7|alu_32_bit:A2|slt_function:A6|andg2:\A4:12:and_i"
132. Port Connectivity Checks: "ALU_Barrel_Shifter:A7|alu_32_bit:A2|slt_function:A6|andg2:\A4:11:and_i"
133. Port Connectivity Checks: "ALU_Barrel_Shifter:A7|alu_32_bit:A2|slt_function:A6|andg2:\A4:10:and_i"
134. Port Connectivity Checks: "ALU_Barrel_Shifter:A7|alu_32_bit:A2|slt_function:A6|andg2:\A4:9:and_i"
135. Port Connectivity Checks: "ALU_Barrel_Shifter:A7|alu_32_bit:A2|slt_function:A6|andg2:\A4:8:and_i"
136. Port Connectivity Checks: "ALU_Barrel_Shifter:A7|alu_32_bit:A2|slt_function:A6|andg2:\A4:7:and_i"
137. Port Connectivity Checks: "ALU_Barrel_Shifter:A7|alu_32_bit:A2|slt_function:A6|andg2:\A4:6:and_i"
138. Port Connectivity Checks: "ALU_Barrel_Shifter:A7|alu_32_bit:A2|slt_function:A6|andg2:\A4:5:and_i"
139. Port Connectivity Checks: "ALU_Barrel_Shifter:A7|alu_32_bit:A2|slt_function:A6|andg2:\A4:4:and_i"
140. Port Connectivity Checks: "ALU_Barrel_Shifter:A7|alu_32_bit:A2|slt_function:A6|andg2:\A4:3:and_i"
141. Port Connectivity Checks: "ALU_Barrel_Shifter:A7|alu_32_bit:A2|slt_function:A6|andg2:\A4:2:and_i"
142. Port Connectivity Checks: "ALU_Barrel_Shifter:A7|alu_32_bit:A2|slt_function:A6|andg2:\A4:1:and_i"
143. Port Connectivity Checks: "ALU_Barrel_Shifter:A7|alu_32_bit:A2|slt_function:A6|andg2:A3"
144. Port Connectivity Checks: "ALU_Barrel_Shifter:A7|alu_32_bit:A2|slt_function:A6|one_bit_ALU:\A2:31:and_i"
145. Port Connectivity Checks: "ALU_Barrel_Shifter:A7|alu_32_bit:A2|slt_function:A6|one_bit_ALU:\A2:30:and_i"
146. Port Connectivity Checks: "ALU_Barrel_Shifter:A7|alu_32_bit:A2|slt_function:A6|one_bit_ALU:\A2:29:and_i"
147. Port Connectivity Checks: "ALU_Barrel_Shifter:A7|alu_32_bit:A2|slt_function:A6|one_bit_ALU:\A2:28:and_i"
148. Port Connectivity Checks: "ALU_Barrel_Shifter:A7|alu_32_bit:A2|slt_function:A6|one_bit_ALU:\A2:27:and_i"
149. Port Connectivity Checks: "ALU_Barrel_Shifter:A7|alu_32_bit:A2|slt_function:A6|one_bit_ALU:\A2:26:and_i"
150. Port Connectivity Checks: "ALU_Barrel_Shifter:A7|alu_32_bit:A2|slt_function:A6|one_bit_ALU:\A2:25:and_i"
151. Port Connectivity Checks: "ALU_Barrel_Shifter:A7|alu_32_bit:A2|slt_function:A6|one_bit_ALU:\A2:24:and_i"
152. Port Connectivity Checks: "ALU_Barrel_Shifter:A7|alu_32_bit:A2|slt_function:A6|one_bit_ALU:\A2:23:and_i"
153. Port Connectivity Checks: "ALU_Barrel_Shifter:A7|alu_32_bit:A2|slt_function:A6|one_bit_ALU:\A2:22:and_i"
154. Port Connectivity Checks: "ALU_Barrel_Shifter:A7|alu_32_bit:A2|slt_function:A6|one_bit_ALU:\A2:21:and_i"
155. Port Connectivity Checks: "ALU_Barrel_Shifter:A7|alu_32_bit:A2|slt_function:A6|one_bit_ALU:\A2:20:and_i"
156. Port Connectivity Checks: "ALU_Barrel_Shifter:A7|alu_32_bit:A2|slt_function:A6|one_bit_ALU:\A2:19:and_i"
157. Port Connectivity Checks: "ALU_Barrel_Shifter:A7|alu_32_bit:A2|slt_function:A6|one_bit_ALU:\A2:18:and_i"
158. Port Connectivity Checks: "ALU_Barrel_Shifter:A7|alu_32_bit:A2|slt_function:A6|one_bit_ALU:\A2:17:and_i"
159. Port Connectivity Checks: "ALU_Barrel_Shifter:A7|alu_32_bit:A2|slt_function:A6|one_bit_ALU:\A2:16:and_i"
160. Port Connectivity Checks: "ALU_Barrel_Shifter:A7|alu_32_bit:A2|slt_function:A6|one_bit_ALU:\A2:15:and_i"
161. Port Connectivity Checks: "ALU_Barrel_Shifter:A7|alu_32_bit:A2|slt_function:A6|one_bit_ALU:\A2:14:and_i"
162. Port Connectivity Checks: "ALU_Barrel_Shifter:A7|alu_32_bit:A2|slt_function:A6|one_bit_ALU:\A2:13:and_i"
163. Port Connectivity Checks: "ALU_Barrel_Shifter:A7|alu_32_bit:A2|slt_function:A6|one_bit_ALU:\A2:12:and_i"
164. Port Connectivity Checks: "ALU_Barrel_Shifter:A7|alu_32_bit:A2|slt_function:A6|one_bit_ALU:\A2:11:and_i"
165. Port Connectivity Checks: "ALU_Barrel_Shifter:A7|alu_32_bit:A2|slt_function:A6|one_bit_ALU:\A2:10:and_i"
166. Port Connectivity Checks: "ALU_Barrel_Shifter:A7|alu_32_bit:A2|slt_function:A6|one_bit_ALU:\A2:9:and_i"
167. Port Connectivity Checks: "ALU_Barrel_Shifter:A7|alu_32_bit:A2|slt_function:A6|one_bit_ALU:\A2:8:and_i"
168. Port Connectivity Checks: "ALU_Barrel_Shifter:A7|alu_32_bit:A2|slt_function:A6|one_bit_ALU:\A2:7:and_i"
169. Port Connectivity Checks: "ALU_Barrel_Shifter:A7|alu_32_bit:A2|slt_function:A6|one_bit_ALU:\A2:6:and_i"
170. Port Connectivity Checks: "ALU_Barrel_Shifter:A7|alu_32_bit:A2|slt_function:A6|one_bit_ALU:\A2:5:and_i"
171. Port Connectivity Checks: "ALU_Barrel_Shifter:A7|alu_32_bit:A2|slt_function:A6|one_bit_ALU:\A2:4:and_i"
172. Port Connectivity Checks: "ALU_Barrel_Shifter:A7|alu_32_bit:A2|slt_function:A6|one_bit_ALU:\A2:3:and_i"
173. Port Connectivity Checks: "ALU_Barrel_Shifter:A7|alu_32_bit:A2|slt_function:A6|one_bit_ALU:\A2:2:and_i"
174. Port Connectivity Checks: "ALU_Barrel_Shifter:A7|alu_32_bit:A2|slt_function:A6|one_bit_ALU:\A2:1:and_i"
175. Port Connectivity Checks: "ALU_Barrel_Shifter:A7|alu_32_bit:A2|slt_function:A6|one_bit_ALU:\A2:0:and_i"
176. Port Connectivity Checks: "ALU_Barrel_Shifter:A7|alu_32_bit:A2|one_bit_ALU:\A2:0:and_i|eight_to_one_mux:A20"
177. Port Connectivity Checks: "ALU_Barrel_Shifter:A7|alu_32_bit:A2"
178. Port Connectivity Checks: "ALU_Barrel_Shifter:A7|Barrel_Shifter:A1|shift_logic:A4"
179. Port Connectivity Checks: "ALU_Barrel_Shifter:A7|Barrel_Shifter:A1|shift_logic:A3"
180. Port Connectivity Checks: "ALU_Barrel_Shifter:A7|Barrel_Shifter:A1|shift_logic:A2"
181. Port Connectivity Checks: "ALU_Barrel_Shifter:A7|Barrel_Shifter:A1|shift_logic:A1"
182. Port Connectivity Checks: "ALU_Barrel_Shifter:A7|Barrel_Shifter:A1|shift_logic:A0"
183. Port Connectivity Checks: "ALU_Barrel_Shifter:A7"
184. Port Connectivity Checks: "MIPSRegister:A0|mux4to32:rt"
185. Port Connectivity Checks: "MIPSRegister:A0|mux4to32:rs"
186. Port Connectivity Checks: "MIPSRegister:A0|decode32:dec"
187. Post-Synthesis Netlist Statistics for Top Partition
188. Elapsed Time Per Partition
189. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu Nov 26 14:12:24 2020           ;
; Quartus Prime Version              ; 20.1.0 Build 711 06/05/2020 SJ Standard Edition ;
; Revision Name                      ; toolflow                                        ;
; Top-level Entity Name              ; MIPS_Processor                                  ;
; Family                             ; Cyclone IV E                                    ;
; Total logic elements               ; 3,524                                           ;
;     Total combinational functions  ; 2,405                                           ;
;     Dedicated logic registers      ; 1,338                                           ;
; Total registers                    ; 1338                                            ;
; Total pins                         ; 99                                              ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 65,536                                          ;
; Embedded Multiplier 9-bit elements ; 0                                               ;
; Total PLLs                         ; 0                                               ;
+------------------------------------+-------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                            ; MIPS_Processor     ; toolflow           ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                       ;
+----------------------------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                   ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                                 ; Library ;
+----------------------------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------------------------+---------+
; ../ModelSimWork/src/ALU_32_bit.vhd                 ; yes             ; User VHDL File               ; U:/CPR E 381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/ALU_32_bit.vhd                 ;         ;
; ../ModelSimWork/src/ALU_Barrel_Shifter.vhd         ; yes             ; User VHDL File               ; U:/CPR E 381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/ALU_Barrel_Shifter.vhd         ;         ;
; ../ModelSimWork/src/Adder_Subtractor.vhd           ; yes             ; User VHDL File               ; U:/CPR E 381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/Adder_Subtractor.vhd           ;         ;
; ../ModelSimWork/src/Barrel_Shifter.vhd             ; yes             ; User VHDL File               ; U:/CPR E 381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/Barrel_Shifter.vhd             ;         ;
; ../ModelSimWork/src/EX_MEM_Register.vhd            ; yes             ; User VHDL File               ; U:/CPR E 381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/EX_MEM_Register.vhd            ;         ;
; ../ModelSimWork/src/Full_Adder_Dataflow_N_Bit.vhd  ; yes             ; User VHDL File               ; U:/CPR E 381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/Full_Adder_Dataflow_N_Bit.vhd  ;         ;
; ../ModelSimWork/src/Full_Adder_Structural.vhd      ; yes             ; User VHDL File               ; U:/CPR E 381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/Full_Adder_Structural.vhd      ;         ;
; ../ModelSimWork/src/Full_Subtractor.vhd            ; yes             ; User VHDL File               ; U:/CPR E 381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/Full_Subtractor.vhd            ;         ;
; ../ModelSimWork/src/ID_EX_Register.vhd             ; yes             ; User VHDL File               ; U:/CPR E 381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/ID_EX_Register.vhd             ;         ;
; ../ModelSimWork/src/IF_ID_Register.vhd             ; yes             ; User VHDL File               ; U:/CPR E 381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/IF_ID_Register.vhd             ;         ;
; ../ModelSimWork/src/MEM_WB_Register.vhd            ; yes             ; User VHDL File               ; U:/CPR E 381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/MEM_WB_Register.vhd            ;         ;
; ../ModelSimWork/src/MIPSRegister.vhd               ; yes             ; User VHDL File               ; U:/CPR E 381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/MIPSRegister.vhd               ;         ;
; ../ModelSimWork/src/MIPS_Processor.vhd             ; yes             ; User VHDL File               ; U:/CPR E 381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/MIPS_Processor.vhd             ;         ;
; ../ModelSimWork/src/MUX_dataflow.vhd               ; yes             ; User VHDL File               ; U:/CPR E 381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/MUX_dataflow.vhd               ;         ;
; ../ModelSimWork/src/MUX_structural_N_bit.vhd       ; yes             ; User VHDL File               ; U:/CPR E 381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/MUX_structural_N_bit.vhd       ;         ;
; ../ModelSimWork/src/Overflow.vhd                   ; yes             ; User VHDL File               ; U:/CPR E 381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/Overflow.vhd                   ;         ;
; ../ModelSimWork/src/andg2.vhd                      ; yes             ; User VHDL File               ; U:/CPR E 381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/andg2.vhd                      ;         ;
; ../ModelSimWork/src/control_logic_module.vhd       ; yes             ; User VHDL File               ; U:/CPR E 381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/control_logic_module.vhd       ;         ;
; ../ModelSimWork/src/decode32.vhd                   ; yes             ; User VHDL File               ; U:/CPR E 381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/decode32.vhd                   ;         ;
; ../ModelSimWork/src/dffNbit.vhd                    ; yes             ; User VHDL File               ; U:/CPR E 381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/dffNbit.vhd                    ;         ;
; ../ModelSimWork/src/dffgate.vhd                    ; yes             ; User VHDL File               ; U:/CPR E 381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/dffgate.vhd                    ;         ;
; ../ModelSimWork/src/eight_to_one_MUX_32_bit.vhd    ; yes             ; User VHDL File               ; U:/CPR E 381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/eight_to_one_MUX_32_bit.vhd    ;         ;
; ../ModelSimWork/src/eight_to_one_mux.vhd           ; yes             ; User VHDL File               ; U:/CPR E 381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/eight_to_one_mux.vhd           ;         ;
; ../ModelSimWork/src/five_bit_mux.vhd               ; yes             ; User VHDL File               ; U:/CPR E 381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/five_bit_mux.vhd               ;         ;
; ../ModelSimWork/src/invg.vhd                       ; yes             ; User VHDL File               ; U:/CPR E 381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/invg.vhd                       ;         ;
; ../ModelSimWork/src/mem.vhd                        ; yes             ; User VHDL File               ; U:/CPR E 381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/mem.vhd                        ;         ;
; ../ModelSimWork/src/mux4to32.vhd                   ; yes             ; User VHDL File               ; U:/CPR E 381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/mux4to32.vhd                   ;         ;
; ../ModelSimWork/src/n_register.vhd                 ; yes             ; User VHDL File               ; U:/CPR E 381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/n_register.vhd                 ;         ;
; ../ModelSimWork/src/one_bit_ALU.vhd                ; yes             ; User VHDL File               ; U:/CPR E 381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/one_bit_ALU.vhd                ;         ;
; ../ModelSimWork/src/ones_complementer_dataflow.vhd ; yes             ; User VHDL File               ; U:/CPR E 381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/ones_complementer_dataflow.vhd ;         ;
; ../ModelSimWork/src/org2.vhd                       ; yes             ; User VHDL File               ; U:/CPR E 381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/org2.vhd                       ;         ;
; ../ModelSimWork/src/shift_logic.vhd                ; yes             ; User VHDL File               ; U:/CPR E 381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/shift_logic.vhd                ;         ;
; ../ModelSimWork/src/sign_extender.vhd              ; yes             ; User VHDL File               ; U:/CPR E 381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/sign_extender.vhd              ;         ;
; ../ModelSimWork/src/slt_function.vhd               ; yes             ; User VHDL File               ; U:/CPR E 381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/slt_function.vhd               ;         ;
; ../ModelSimWork/src/two_one_mux_7.vhd              ; yes             ; User VHDL File               ; U:/CPR E 381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/two_one_mux_7.vhd              ;         ;
; ../ModelSimWork/src/xorg2.vhd                      ; yes             ; User VHDL File               ; U:/CPR E 381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/xorg2.vhd                      ;         ;
; ../ModelSimWork/src/zero_check.vhd                 ; yes             ; User VHDL File               ; U:/CPR E 381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/zero_check.vhd                 ;         ;
; altsyncram.tdf                                     ; yes             ; Megafunction                 ; c:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf                             ;         ;
; stratix_ram_block.inc                              ; yes             ; Megafunction                 ; c:/intelfpga/20.1/quartus/libraries/megafunctions/stratix_ram_block.inc                      ;         ;
; lpm_mux.inc                                        ; yes             ; Megafunction                 ; c:/intelfpga/20.1/quartus/libraries/megafunctions/lpm_mux.inc                                ;         ;
; lpm_decode.inc                                     ; yes             ; Megafunction                 ; c:/intelfpga/20.1/quartus/libraries/megafunctions/lpm_decode.inc                             ;         ;
; aglobal201.inc                                     ; yes             ; Megafunction                 ; c:/intelfpga/20.1/quartus/libraries/megafunctions/aglobal201.inc                             ;         ;
; a_rdenreg.inc                                      ; yes             ; Megafunction                 ; c:/intelfpga/20.1/quartus/libraries/megafunctions/a_rdenreg.inc                              ;         ;
; altrom.inc                                         ; yes             ; Megafunction                 ; c:/intelfpga/20.1/quartus/libraries/megafunctions/altrom.inc                                 ;         ;
; altram.inc                                         ; yes             ; Megafunction                 ; c:/intelfpga/20.1/quartus/libraries/megafunctions/altram.inc                                 ;         ;
; altdpram.inc                                       ; yes             ; Megafunction                 ; c:/intelfpga/20.1/quartus/libraries/megafunctions/altdpram.inc                               ;         ;
; db/altsyncram_eg81.tdf                             ; yes             ; Auto-Generated Megafunction  ; U:/CPR E 381/Proj-C/cpre381-toolflow-release/QuartusWork/db/altsyncram_eg81.tdf              ;         ;
+----------------------------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------------------------+---------+


+----------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary              ;
+---------------------------------------------+------------+
; Resource                                    ; Usage      ;
+---------------------------------------------+------------+
; Estimated Total logic elements              ; 3,524      ;
;                                             ;            ;
; Total combinational functions               ; 2405       ;
; Logic element usage by number of LUT inputs ;            ;
;     -- 4 input functions                    ; 2006       ;
;     -- 3 input functions                    ; 330        ;
;     -- <=2 input functions                  ; 69         ;
;                                             ;            ;
; Logic elements by mode                      ;            ;
;     -- normal mode                          ; 2405       ;
;     -- arithmetic mode                      ; 0          ;
;                                             ;            ;
; Total registers                             ; 1338       ;
;     -- Dedicated logic registers            ; 1338       ;
;     -- I/O registers                        ; 0          ;
;                                             ;            ;
; I/O pins                                    ; 99         ;
; Total memory bits                           ; 65536      ;
;                                             ;            ;
; Embedded Multiplier 9-bit elements          ; 0          ;
;                                             ;            ;
; Maximum fan-out node                        ; iCLK~input ;
; Maximum fan-out                             ; 1402       ;
; Total fan-out                               ; 14798      ;
; Average fan-out                             ; 3.69       ;
+---------------------------------------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                ;
+--------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------+---------------------------+--------------+
; Compilation Hierarchy Node                 ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                             ; Entity Name               ; Library Name ;
+--------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------+---------------------------+--------------+
; |MIPS_Processor                            ; 2405 (88)           ; 1338 (0)                  ; 65536       ; 0            ; 0       ; 0         ; 99   ; 0            ; |MIPS_Processor                                                                                                 ; MIPS_Processor            ; work         ;
;    |ALU_Barrel_Shifter:A7|                 ; 658 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_Barrel_Shifter:A7                                                                           ; ALU_Barrel_Shifter        ; work         ;
;       |Barrel_Shifter:A1|                  ; 275 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_Barrel_Shifter:A7|Barrel_Shifter:A1                                                         ; Barrel_Shifter            ; work         ;
;          |MUX_dataflow:B0|                 ; 64 (64)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_Barrel_Shifter:A7|Barrel_Shifter:A1|MUX_dataflow:B0                                         ; MUX_dataflow              ; work         ;
;          |MUX_dataflow:B1|                 ; 71 (71)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_Barrel_Shifter:A7|Barrel_Shifter:A1|MUX_dataflow:B1                                         ; MUX_dataflow              ; work         ;
;          |MUX_dataflow:B2|                 ; 70 (70)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_Barrel_Shifter:A7|Barrel_Shifter:A1|MUX_dataflow:B2                                         ; MUX_dataflow              ; work         ;
;          |MUX_dataflow:B3|                 ; 61 (61)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_Barrel_Shifter:A7|Barrel_Shifter:A1|MUX_dataflow:B3                                         ; MUX_dataflow              ; work         ;
;          |shift_logic:A0|                  ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_Barrel_Shifter:A7|Barrel_Shifter:A1|shift_logic:A0                                          ; shift_logic               ; work         ;
;          |shift_logic:A1|                  ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_Barrel_Shifter:A7|Barrel_Shifter:A1|shift_logic:A1                                          ; shift_logic               ; work         ;
;          |shift_logic:A2|                  ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_Barrel_Shifter:A7|Barrel_Shifter:A1|shift_logic:A2                                          ; shift_logic               ; work         ;
;          |shift_logic:A4|                  ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_Barrel_Shifter:A7|Barrel_Shifter:A1|shift_logic:A4                                          ; shift_logic               ; work         ;
;       |MUX_dataflow:A3|                    ; 71 (71)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_Barrel_Shifter:A7|MUX_dataflow:A3                                                           ; MUX_dataflow              ; work         ;
;       |alu_32_bit:A2|                      ; 312 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_Barrel_Shifter:A7|alu_32_bit:A2                                                             ; alu_32_bit                ; work         ;
;          |one_bit_ALU:\A2:0:and_i|         ; 6 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_Barrel_Shifter:A7|alu_32_bit:A2|one_bit_ALU:\A2:0:and_i                                     ; one_bit_ALU               ; work         ;
;             |eight_to_one_mux:A19|         ; 5 (5)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_Barrel_Shifter:A7|alu_32_bit:A2|one_bit_ALU:\A2:0:and_i|eight_to_one_mux:A19                ; eight_to_one_mux          ; work         ;
;             |eight_to_one_mux:A20|         ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_Barrel_Shifter:A7|alu_32_bit:A2|one_bit_ALU:\A2:0:and_i|eight_to_one_mux:A20                ; eight_to_one_mux          ; work         ;
;          |one_bit_ALU:\A2:10:and_i|        ; 8 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_Barrel_Shifter:A7|alu_32_bit:A2|one_bit_ALU:\A2:10:and_i                                    ; one_bit_ALU               ; work         ;
;             |Full_Adder_Structural:A3|     ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_Barrel_Shifter:A7|alu_32_bit:A2|one_bit_ALU:\A2:10:and_i|Full_Adder_Structural:A3           ; Full_Adder_Structural     ; work         ;
;                |xorg2:U2|                  ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_Barrel_Shifter:A7|alu_32_bit:A2|one_bit_ALU:\A2:10:and_i|Full_Adder_Structural:A3|xorg2:U2  ; xorg2                     ; work         ;
;             |eight_to_one_mux:A19|         ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_Barrel_Shifter:A7|alu_32_bit:A2|one_bit_ALU:\A2:10:and_i|eight_to_one_mux:A19               ; eight_to_one_mux          ; work         ;
;             |eight_to_one_mux:A20|         ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_Barrel_Shifter:A7|alu_32_bit:A2|one_bit_ALU:\A2:10:and_i|eight_to_one_mux:A20               ; eight_to_one_mux          ; work         ;
;          |one_bit_ALU:\A2:11:and_i|        ; 9 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_Barrel_Shifter:A7|alu_32_bit:A2|one_bit_ALU:\A2:11:and_i                                    ; one_bit_ALU               ; work         ;
;             |Full_Adder_Structural:A3|     ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_Barrel_Shifter:A7|alu_32_bit:A2|one_bit_ALU:\A2:11:and_i|Full_Adder_Structural:A3           ; Full_Adder_Structural     ; work         ;
;                |xorg2:U2|                  ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_Barrel_Shifter:A7|alu_32_bit:A2|one_bit_ALU:\A2:11:and_i|Full_Adder_Structural:A3|xorg2:U2  ; xorg2                     ; work         ;
;             |andg2:A8|                     ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_Barrel_Shifter:A7|alu_32_bit:A2|one_bit_ALU:\A2:11:and_i|andg2:A8                           ; andg2                     ; work         ;
;             |eight_to_one_mux:A19|         ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_Barrel_Shifter:A7|alu_32_bit:A2|one_bit_ALU:\A2:11:and_i|eight_to_one_mux:A19               ; eight_to_one_mux          ; work         ;
;             |eight_to_one_mux:A20|         ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_Barrel_Shifter:A7|alu_32_bit:A2|one_bit_ALU:\A2:11:and_i|eight_to_one_mux:A20               ; eight_to_one_mux          ; work         ;
;             |org2:A13|                     ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_Barrel_Shifter:A7|alu_32_bit:A2|one_bit_ALU:\A2:11:and_i|org2:A13                           ; org2                      ; work         ;
;          |one_bit_ALU:\A2:12:and_i|        ; 8 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_Barrel_Shifter:A7|alu_32_bit:A2|one_bit_ALU:\A2:12:and_i                                    ; one_bit_ALU               ; work         ;
;             |Full_Adder_Structural:A3|     ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_Barrel_Shifter:A7|alu_32_bit:A2|one_bit_ALU:\A2:12:and_i|Full_Adder_Structural:A3           ; Full_Adder_Structural     ; work         ;
;                |xorg2:U2|                  ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_Barrel_Shifter:A7|alu_32_bit:A2|one_bit_ALU:\A2:12:and_i|Full_Adder_Structural:A3|xorg2:U2  ; xorg2                     ; work         ;
;             |eight_to_one_mux:A19|         ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_Barrel_Shifter:A7|alu_32_bit:A2|one_bit_ALU:\A2:12:and_i|eight_to_one_mux:A19               ; eight_to_one_mux          ; work         ;
;             |eight_to_one_mux:A20|         ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_Barrel_Shifter:A7|alu_32_bit:A2|one_bit_ALU:\A2:12:and_i|eight_to_one_mux:A20               ; eight_to_one_mux          ; work         ;
;          |one_bit_ALU:\A2:13:and_i|        ; 10 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_Barrel_Shifter:A7|alu_32_bit:A2|one_bit_ALU:\A2:13:and_i                                    ; one_bit_ALU               ; work         ;
;             |Full_Adder_Structural:A3|     ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_Barrel_Shifter:A7|alu_32_bit:A2|one_bit_ALU:\A2:13:and_i|Full_Adder_Structural:A3           ; Full_Adder_Structural     ; work         ;
;                |xorg2:U2|                  ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_Barrel_Shifter:A7|alu_32_bit:A2|one_bit_ALU:\A2:13:and_i|Full_Adder_Structural:A3|xorg2:U2  ; xorg2                     ; work         ;
;             |andg2:A8|                     ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_Barrel_Shifter:A7|alu_32_bit:A2|one_bit_ALU:\A2:13:and_i|andg2:A8                           ; andg2                     ; work         ;
;             |eight_to_one_mux:A19|         ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_Barrel_Shifter:A7|alu_32_bit:A2|one_bit_ALU:\A2:13:and_i|eight_to_one_mux:A19               ; eight_to_one_mux          ; work         ;
;             |eight_to_one_mux:A20|         ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_Barrel_Shifter:A7|alu_32_bit:A2|one_bit_ALU:\A2:13:and_i|eight_to_one_mux:A20               ; eight_to_one_mux          ; work         ;
;             |org2:A13|                     ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_Barrel_Shifter:A7|alu_32_bit:A2|one_bit_ALU:\A2:13:and_i|org2:A13                           ; org2                      ; work         ;
;          |one_bit_ALU:\A2:14:and_i|        ; 8 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_Barrel_Shifter:A7|alu_32_bit:A2|one_bit_ALU:\A2:14:and_i                                    ; one_bit_ALU               ; work         ;
;             |Full_Adder_Structural:A3|     ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_Barrel_Shifter:A7|alu_32_bit:A2|one_bit_ALU:\A2:14:and_i|Full_Adder_Structural:A3           ; Full_Adder_Structural     ; work         ;
;                |xorg2:U2|                  ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_Barrel_Shifter:A7|alu_32_bit:A2|one_bit_ALU:\A2:14:and_i|Full_Adder_Structural:A3|xorg2:U2  ; xorg2                     ; work         ;
;             |eight_to_one_mux:A19|         ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_Barrel_Shifter:A7|alu_32_bit:A2|one_bit_ALU:\A2:14:and_i|eight_to_one_mux:A19               ; eight_to_one_mux          ; work         ;
;             |eight_to_one_mux:A20|         ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_Barrel_Shifter:A7|alu_32_bit:A2|one_bit_ALU:\A2:14:and_i|eight_to_one_mux:A20               ; eight_to_one_mux          ; work         ;
;          |one_bit_ALU:\A2:15:and_i|        ; 10 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_Barrel_Shifter:A7|alu_32_bit:A2|one_bit_ALU:\A2:15:and_i                                    ; one_bit_ALU               ; work         ;
;             |Full_Adder_Structural:A3|     ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_Barrel_Shifter:A7|alu_32_bit:A2|one_bit_ALU:\A2:15:and_i|Full_Adder_Structural:A3           ; Full_Adder_Structural     ; work         ;
;                |xorg2:U2|                  ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_Barrel_Shifter:A7|alu_32_bit:A2|one_bit_ALU:\A2:15:and_i|Full_Adder_Structural:A3|xorg2:U2  ; xorg2                     ; work         ;
;             |andg2:A8|                     ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_Barrel_Shifter:A7|alu_32_bit:A2|one_bit_ALU:\A2:15:and_i|andg2:A8                           ; andg2                     ; work         ;
;             |eight_to_one_mux:A19|         ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_Barrel_Shifter:A7|alu_32_bit:A2|one_bit_ALU:\A2:15:and_i|eight_to_one_mux:A19               ; eight_to_one_mux          ; work         ;
;             |eight_to_one_mux:A20|         ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_Barrel_Shifter:A7|alu_32_bit:A2|one_bit_ALU:\A2:15:and_i|eight_to_one_mux:A20               ; eight_to_one_mux          ; work         ;
;             |org2:A13|                     ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_Barrel_Shifter:A7|alu_32_bit:A2|one_bit_ALU:\A2:15:and_i|org2:A13                           ; org2                      ; work         ;
;          |one_bit_ALU:\A2:16:and_i|        ; 8 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_Barrel_Shifter:A7|alu_32_bit:A2|one_bit_ALU:\A2:16:and_i                                    ; one_bit_ALU               ; work         ;
;             |Full_Adder_Structural:A3|     ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_Barrel_Shifter:A7|alu_32_bit:A2|one_bit_ALU:\A2:16:and_i|Full_Adder_Structural:A3           ; Full_Adder_Structural     ; work         ;
;                |xorg2:U2|                  ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_Barrel_Shifter:A7|alu_32_bit:A2|one_bit_ALU:\A2:16:and_i|Full_Adder_Structural:A3|xorg2:U2  ; xorg2                     ; work         ;
;             |eight_to_one_mux:A19|         ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_Barrel_Shifter:A7|alu_32_bit:A2|one_bit_ALU:\A2:16:and_i|eight_to_one_mux:A19               ; eight_to_one_mux          ; work         ;
;             |eight_to_one_mux:A20|         ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_Barrel_Shifter:A7|alu_32_bit:A2|one_bit_ALU:\A2:16:and_i|eight_to_one_mux:A20               ; eight_to_one_mux          ; work         ;
;          |one_bit_ALU:\A2:17:and_i|        ; 10 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_Barrel_Shifter:A7|alu_32_bit:A2|one_bit_ALU:\A2:17:and_i                                    ; one_bit_ALU               ; work         ;
;             |Full_Adder_Structural:A3|     ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_Barrel_Shifter:A7|alu_32_bit:A2|one_bit_ALU:\A2:17:and_i|Full_Adder_Structural:A3           ; Full_Adder_Structural     ; work         ;
;                |xorg2:U2|                  ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_Barrel_Shifter:A7|alu_32_bit:A2|one_bit_ALU:\A2:17:and_i|Full_Adder_Structural:A3|xorg2:U2  ; xorg2                     ; work         ;
;             |andg2:A8|                     ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_Barrel_Shifter:A7|alu_32_bit:A2|one_bit_ALU:\A2:17:and_i|andg2:A8                           ; andg2                     ; work         ;
;             |eight_to_one_mux:A19|         ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_Barrel_Shifter:A7|alu_32_bit:A2|one_bit_ALU:\A2:17:and_i|eight_to_one_mux:A19               ; eight_to_one_mux          ; work         ;
;             |eight_to_one_mux:A20|         ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_Barrel_Shifter:A7|alu_32_bit:A2|one_bit_ALU:\A2:17:and_i|eight_to_one_mux:A20               ; eight_to_one_mux          ; work         ;
;             |org2:A13|                     ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_Barrel_Shifter:A7|alu_32_bit:A2|one_bit_ALU:\A2:17:and_i|org2:A13                           ; org2                      ; work         ;
;          |one_bit_ALU:\A2:18:and_i|        ; 8 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_Barrel_Shifter:A7|alu_32_bit:A2|one_bit_ALU:\A2:18:and_i                                    ; one_bit_ALU               ; work         ;
;             |Full_Adder_Structural:A3|     ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_Barrel_Shifter:A7|alu_32_bit:A2|one_bit_ALU:\A2:18:and_i|Full_Adder_Structural:A3           ; Full_Adder_Structural     ; work         ;
;                |xorg2:U2|                  ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_Barrel_Shifter:A7|alu_32_bit:A2|one_bit_ALU:\A2:18:and_i|Full_Adder_Structural:A3|xorg2:U2  ; xorg2                     ; work         ;
;             |eight_to_one_mux:A19|         ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_Barrel_Shifter:A7|alu_32_bit:A2|one_bit_ALU:\A2:18:and_i|eight_to_one_mux:A19               ; eight_to_one_mux          ; work         ;
;             |eight_to_one_mux:A20|         ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_Barrel_Shifter:A7|alu_32_bit:A2|one_bit_ALU:\A2:18:and_i|eight_to_one_mux:A20               ; eight_to_one_mux          ; work         ;
;          |one_bit_ALU:\A2:19:and_i|        ; 10 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_Barrel_Shifter:A7|alu_32_bit:A2|one_bit_ALU:\A2:19:and_i                                    ; one_bit_ALU               ; work         ;
;             |Full_Adder_Structural:A3|     ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_Barrel_Shifter:A7|alu_32_bit:A2|one_bit_ALU:\A2:19:and_i|Full_Adder_Structural:A3           ; Full_Adder_Structural     ; work         ;
;                |xorg2:U2|                  ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_Barrel_Shifter:A7|alu_32_bit:A2|one_bit_ALU:\A2:19:and_i|Full_Adder_Structural:A3|xorg2:U2  ; xorg2                     ; work         ;
;             |andg2:A8|                     ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_Barrel_Shifter:A7|alu_32_bit:A2|one_bit_ALU:\A2:19:and_i|andg2:A8                           ; andg2                     ; work         ;
;             |eight_to_one_mux:A19|         ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_Barrel_Shifter:A7|alu_32_bit:A2|one_bit_ALU:\A2:19:and_i|eight_to_one_mux:A19               ; eight_to_one_mux          ; work         ;
;             |eight_to_one_mux:A20|         ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_Barrel_Shifter:A7|alu_32_bit:A2|one_bit_ALU:\A2:19:and_i|eight_to_one_mux:A20               ; eight_to_one_mux          ; work         ;
;             |org2:A13|                     ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_Barrel_Shifter:A7|alu_32_bit:A2|one_bit_ALU:\A2:19:and_i|org2:A13                           ; org2                      ; work         ;
;          |one_bit_ALU:\A2:1:and_i|         ; 12 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_Barrel_Shifter:A7|alu_32_bit:A2|one_bit_ALU:\A2:1:and_i                                     ; one_bit_ALU               ; work         ;
;             |Full_Adder_Structural:A3|     ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_Barrel_Shifter:A7|alu_32_bit:A2|one_bit_ALU:\A2:1:and_i|Full_Adder_Structural:A3            ; Full_Adder_Structural     ; work         ;
;                |xorg2:U2|                  ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_Barrel_Shifter:A7|alu_32_bit:A2|one_bit_ALU:\A2:1:and_i|Full_Adder_Structural:A3|xorg2:U2   ; xorg2                     ; work         ;
;             |eight_to_one_mux:A19|         ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_Barrel_Shifter:A7|alu_32_bit:A2|one_bit_ALU:\A2:1:and_i|eight_to_one_mux:A19                ; eight_to_one_mux          ; work         ;
;             |eight_to_one_mux:A20|         ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_Barrel_Shifter:A7|alu_32_bit:A2|one_bit_ALU:\A2:1:and_i|eight_to_one_mux:A20                ; eight_to_one_mux          ; work         ;
;          |one_bit_ALU:\A2:20:and_i|        ; 7 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_Barrel_Shifter:A7|alu_32_bit:A2|one_bit_ALU:\A2:20:and_i                                    ; one_bit_ALU               ; work         ;
;             |Full_Adder_Structural:A3|     ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_Barrel_Shifter:A7|alu_32_bit:A2|one_bit_ALU:\A2:20:and_i|Full_Adder_Structural:A3           ; Full_Adder_Structural     ; work         ;
;                |org2:U7|                   ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_Barrel_Shifter:A7|alu_32_bit:A2|one_bit_ALU:\A2:20:and_i|Full_Adder_Structural:A3|org2:U7   ; org2                      ; work         ;
;                |xorg2:U2|                  ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_Barrel_Shifter:A7|alu_32_bit:A2|one_bit_ALU:\A2:20:and_i|Full_Adder_Structural:A3|xorg2:U2  ; xorg2                     ; work         ;
;             |eight_to_one_mux:A19|         ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_Barrel_Shifter:A7|alu_32_bit:A2|one_bit_ALU:\A2:20:and_i|eight_to_one_mux:A19               ; eight_to_one_mux          ; work         ;
;             |eight_to_one_mux:A20|         ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_Barrel_Shifter:A7|alu_32_bit:A2|one_bit_ALU:\A2:20:and_i|eight_to_one_mux:A20               ; eight_to_one_mux          ; work         ;
;          |one_bit_ALU:\A2:21:and_i|        ; 9 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_Barrel_Shifter:A7|alu_32_bit:A2|one_bit_ALU:\A2:21:and_i                                    ; one_bit_ALU               ; work         ;
;             |Full_Adder_Structural:A3|     ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_Barrel_Shifter:A7|alu_32_bit:A2|one_bit_ALU:\A2:21:and_i|Full_Adder_Structural:A3           ; Full_Adder_Structural     ; work         ;
;                |org2:U7|                   ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_Barrel_Shifter:A7|alu_32_bit:A2|one_bit_ALU:\A2:21:and_i|Full_Adder_Structural:A3|org2:U7   ; org2                      ; work         ;
;                |xorg2:U2|                  ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_Barrel_Shifter:A7|alu_32_bit:A2|one_bit_ALU:\A2:21:and_i|Full_Adder_Structural:A3|xorg2:U2  ; xorg2                     ; work         ;
;             |andg2:A8|                     ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_Barrel_Shifter:A7|alu_32_bit:A2|one_bit_ALU:\A2:21:and_i|andg2:A8                           ; andg2                     ; work         ;
;             |eight_to_one_mux:A19|         ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_Barrel_Shifter:A7|alu_32_bit:A2|one_bit_ALU:\A2:21:and_i|eight_to_one_mux:A19               ; eight_to_one_mux          ; work         ;
;             |eight_to_one_mux:A20|         ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_Barrel_Shifter:A7|alu_32_bit:A2|one_bit_ALU:\A2:21:and_i|eight_to_one_mux:A20               ; eight_to_one_mux          ; work         ;
;             |org2:A13|                     ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_Barrel_Shifter:A7|alu_32_bit:A2|one_bit_ALU:\A2:21:and_i|org2:A13                           ; org2                      ; work         ;
;          |one_bit_ALU:\A2:22:and_i|        ; 7 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_Barrel_Shifter:A7|alu_32_bit:A2|one_bit_ALU:\A2:22:and_i                                    ; one_bit_ALU               ; work         ;
;             |Full_Adder_Structural:A3|     ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_Barrel_Shifter:A7|alu_32_bit:A2|one_bit_ALU:\A2:22:and_i|Full_Adder_Structural:A3           ; Full_Adder_Structural     ; work         ;
;                |org2:U7|                   ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_Barrel_Shifter:A7|alu_32_bit:A2|one_bit_ALU:\A2:22:and_i|Full_Adder_Structural:A3|org2:U7   ; org2                      ; work         ;
;                |xorg2:U2|                  ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_Barrel_Shifter:A7|alu_32_bit:A2|one_bit_ALU:\A2:22:and_i|Full_Adder_Structural:A3|xorg2:U2  ; xorg2                     ; work         ;
;             |eight_to_one_mux:A19|         ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_Barrel_Shifter:A7|alu_32_bit:A2|one_bit_ALU:\A2:22:and_i|eight_to_one_mux:A19               ; eight_to_one_mux          ; work         ;
;             |eight_to_one_mux:A20|         ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_Barrel_Shifter:A7|alu_32_bit:A2|one_bit_ALU:\A2:22:and_i|eight_to_one_mux:A20               ; eight_to_one_mux          ; work         ;
;          |one_bit_ALU:\A2:23:and_i|        ; 9 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_Barrel_Shifter:A7|alu_32_bit:A2|one_bit_ALU:\A2:23:and_i                                    ; one_bit_ALU               ; work         ;
;             |Full_Adder_Structural:A3|     ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_Barrel_Shifter:A7|alu_32_bit:A2|one_bit_ALU:\A2:23:and_i|Full_Adder_Structural:A3           ; Full_Adder_Structural     ; work         ;
;                |org2:U7|                   ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_Barrel_Shifter:A7|alu_32_bit:A2|one_bit_ALU:\A2:23:and_i|Full_Adder_Structural:A3|org2:U7   ; org2                      ; work         ;
;                |xorg2:U2|                  ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_Barrel_Shifter:A7|alu_32_bit:A2|one_bit_ALU:\A2:23:and_i|Full_Adder_Structural:A3|xorg2:U2  ; xorg2                     ; work         ;
;             |andg2:A8|                     ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_Barrel_Shifter:A7|alu_32_bit:A2|one_bit_ALU:\A2:23:and_i|andg2:A8                           ; andg2                     ; work         ;
;             |eight_to_one_mux:A19|         ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_Barrel_Shifter:A7|alu_32_bit:A2|one_bit_ALU:\A2:23:and_i|eight_to_one_mux:A19               ; eight_to_one_mux          ; work         ;
;             |eight_to_one_mux:A20|         ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_Barrel_Shifter:A7|alu_32_bit:A2|one_bit_ALU:\A2:23:and_i|eight_to_one_mux:A20               ; eight_to_one_mux          ; work         ;
;             |org2:A13|                     ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_Barrel_Shifter:A7|alu_32_bit:A2|one_bit_ALU:\A2:23:and_i|org2:A13                           ; org2                      ; work         ;
;          |one_bit_ALU:\A2:24:and_i|        ; 8 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_Barrel_Shifter:A7|alu_32_bit:A2|one_bit_ALU:\A2:24:and_i                                    ; one_bit_ALU               ; work         ;
;             |eight_to_one_mux:A19|         ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_Barrel_Shifter:A7|alu_32_bit:A2|one_bit_ALU:\A2:24:and_i|eight_to_one_mux:A19               ; eight_to_one_mux          ; work         ;
;             |eight_to_one_mux:A20|         ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_Barrel_Shifter:A7|alu_32_bit:A2|one_bit_ALU:\A2:24:and_i|eight_to_one_mux:A20               ; eight_to_one_mux          ; work         ;
;          |one_bit_ALU:\A2:25:and_i|        ; 9 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_Barrel_Shifter:A7|alu_32_bit:A2|one_bit_ALU:\A2:25:and_i                                    ; one_bit_ALU               ; work         ;
;             |Full_Adder_Structural:A3|     ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_Barrel_Shifter:A7|alu_32_bit:A2|one_bit_ALU:\A2:25:and_i|Full_Adder_Structural:A3           ; Full_Adder_Structural     ; work         ;
;                |org2:U7|                   ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_Barrel_Shifter:A7|alu_32_bit:A2|one_bit_ALU:\A2:25:and_i|Full_Adder_Structural:A3|org2:U7   ; org2                      ; work         ;
;                |xorg2:U2|                  ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_Barrel_Shifter:A7|alu_32_bit:A2|one_bit_ALU:\A2:25:and_i|Full_Adder_Structural:A3|xorg2:U2  ; xorg2                     ; work         ;
;             |andg2:A8|                     ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_Barrel_Shifter:A7|alu_32_bit:A2|one_bit_ALU:\A2:25:and_i|andg2:A8                           ; andg2                     ; work         ;
;             |eight_to_one_mux:A19|         ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_Barrel_Shifter:A7|alu_32_bit:A2|one_bit_ALU:\A2:25:and_i|eight_to_one_mux:A19               ; eight_to_one_mux          ; work         ;
;             |eight_to_one_mux:A20|         ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_Barrel_Shifter:A7|alu_32_bit:A2|one_bit_ALU:\A2:25:and_i|eight_to_one_mux:A20               ; eight_to_one_mux          ; work         ;
;             |org2:A13|                     ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_Barrel_Shifter:A7|alu_32_bit:A2|one_bit_ALU:\A2:25:and_i|org2:A13                           ; org2                      ; work         ;
;          |one_bit_ALU:\A2:26:and_i|        ; 7 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_Barrel_Shifter:A7|alu_32_bit:A2|one_bit_ALU:\A2:26:and_i                                    ; one_bit_ALU               ; work         ;
;             |Full_Adder_Structural:A3|     ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_Barrel_Shifter:A7|alu_32_bit:A2|one_bit_ALU:\A2:26:and_i|Full_Adder_Structural:A3           ; Full_Adder_Structural     ; work         ;
;                |org2:U7|                   ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_Barrel_Shifter:A7|alu_32_bit:A2|one_bit_ALU:\A2:26:and_i|Full_Adder_Structural:A3|org2:U7   ; org2                      ; work         ;
;             |eight_to_one_mux:A19|         ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_Barrel_Shifter:A7|alu_32_bit:A2|one_bit_ALU:\A2:26:and_i|eight_to_one_mux:A19               ; eight_to_one_mux          ; work         ;
;             |eight_to_one_mux:A20|         ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_Barrel_Shifter:A7|alu_32_bit:A2|one_bit_ALU:\A2:26:and_i|eight_to_one_mux:A20               ; eight_to_one_mux          ; work         ;
;          |one_bit_ALU:\A2:27:and_i|        ; 9 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_Barrel_Shifter:A7|alu_32_bit:A2|one_bit_ALU:\A2:27:and_i                                    ; one_bit_ALU               ; work         ;
;             |Full_Adder_Structural:A3|     ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_Barrel_Shifter:A7|alu_32_bit:A2|one_bit_ALU:\A2:27:and_i|Full_Adder_Structural:A3           ; Full_Adder_Structural     ; work         ;
;                |org2:U7|                   ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_Barrel_Shifter:A7|alu_32_bit:A2|one_bit_ALU:\A2:27:and_i|Full_Adder_Structural:A3|org2:U7   ; org2                      ; work         ;
;                |xorg2:U2|                  ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_Barrel_Shifter:A7|alu_32_bit:A2|one_bit_ALU:\A2:27:and_i|Full_Adder_Structural:A3|xorg2:U2  ; xorg2                     ; work         ;
;             |andg2:A8|                     ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_Barrel_Shifter:A7|alu_32_bit:A2|one_bit_ALU:\A2:27:and_i|andg2:A8                           ; andg2                     ; work         ;
;             |eight_to_one_mux:A19|         ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_Barrel_Shifter:A7|alu_32_bit:A2|one_bit_ALU:\A2:27:and_i|eight_to_one_mux:A19               ; eight_to_one_mux          ; work         ;
;             |eight_to_one_mux:A20|         ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_Barrel_Shifter:A7|alu_32_bit:A2|one_bit_ALU:\A2:27:and_i|eight_to_one_mux:A20               ; eight_to_one_mux          ; work         ;
;             |org2:A13|                     ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_Barrel_Shifter:A7|alu_32_bit:A2|one_bit_ALU:\A2:27:and_i|org2:A13                           ; org2                      ; work         ;
;          |one_bit_ALU:\A2:28:and_i|        ; 7 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_Barrel_Shifter:A7|alu_32_bit:A2|one_bit_ALU:\A2:28:and_i                                    ; one_bit_ALU               ; work         ;
;             |Full_Adder_Structural:A3|     ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_Barrel_Shifter:A7|alu_32_bit:A2|one_bit_ALU:\A2:28:and_i|Full_Adder_Structural:A3           ; Full_Adder_Structural     ; work         ;
;                |org2:U7|                   ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_Barrel_Shifter:A7|alu_32_bit:A2|one_bit_ALU:\A2:28:and_i|Full_Adder_Structural:A3|org2:U7   ; org2                      ; work         ;
;             |eight_to_one_mux:A19|         ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_Barrel_Shifter:A7|alu_32_bit:A2|one_bit_ALU:\A2:28:and_i|eight_to_one_mux:A19               ; eight_to_one_mux          ; work         ;
;             |eight_to_one_mux:A20|         ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_Barrel_Shifter:A7|alu_32_bit:A2|one_bit_ALU:\A2:28:and_i|eight_to_one_mux:A20               ; eight_to_one_mux          ; work         ;
;          |one_bit_ALU:\A2:29:and_i|        ; 9 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_Barrel_Shifter:A7|alu_32_bit:A2|one_bit_ALU:\A2:29:and_i                                    ; one_bit_ALU               ; work         ;
;             |Full_Adder_Structural:A3|     ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_Barrel_Shifter:A7|alu_32_bit:A2|one_bit_ALU:\A2:29:and_i|Full_Adder_Structural:A3           ; Full_Adder_Structural     ; work         ;
;                |org2:U7|                   ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_Barrel_Shifter:A7|alu_32_bit:A2|one_bit_ALU:\A2:29:and_i|Full_Adder_Structural:A3|org2:U7   ; org2                      ; work         ;
;                |xorg2:U2|                  ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_Barrel_Shifter:A7|alu_32_bit:A2|one_bit_ALU:\A2:29:and_i|Full_Adder_Structural:A3|xorg2:U2  ; xorg2                     ; work         ;
;             |andg2:A8|                     ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_Barrel_Shifter:A7|alu_32_bit:A2|one_bit_ALU:\A2:29:and_i|andg2:A8                           ; andg2                     ; work         ;
;             |eight_to_one_mux:A19|         ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_Barrel_Shifter:A7|alu_32_bit:A2|one_bit_ALU:\A2:29:and_i|eight_to_one_mux:A19               ; eight_to_one_mux          ; work         ;
;             |eight_to_one_mux:A20|         ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_Barrel_Shifter:A7|alu_32_bit:A2|one_bit_ALU:\A2:29:and_i|eight_to_one_mux:A20               ; eight_to_one_mux          ; work         ;
;             |org2:A13|                     ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_Barrel_Shifter:A7|alu_32_bit:A2|one_bit_ALU:\A2:29:and_i|org2:A13                           ; org2                      ; work         ;
;          |one_bit_ALU:\A2:2:and_i|         ; 8 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_Barrel_Shifter:A7|alu_32_bit:A2|one_bit_ALU:\A2:2:and_i                                     ; one_bit_ALU               ; work         ;
;             |Full_Adder_Structural:A3|     ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_Barrel_Shifter:A7|alu_32_bit:A2|one_bit_ALU:\A2:2:and_i|Full_Adder_Structural:A3            ; Full_Adder_Structural     ; work         ;
;                |xorg2:U2|                  ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_Barrel_Shifter:A7|alu_32_bit:A2|one_bit_ALU:\A2:2:and_i|Full_Adder_Structural:A3|xorg2:U2   ; xorg2                     ; work         ;
;             |eight_to_one_mux:A19|         ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_Barrel_Shifter:A7|alu_32_bit:A2|one_bit_ALU:\A2:2:and_i|eight_to_one_mux:A19                ; eight_to_one_mux          ; work         ;
;             |eight_to_one_mux:A20|         ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_Barrel_Shifter:A7|alu_32_bit:A2|one_bit_ALU:\A2:2:and_i|eight_to_one_mux:A20                ; eight_to_one_mux          ; work         ;
;          |one_bit_ALU:\A2:30:and_i|        ; 9 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_Barrel_Shifter:A7|alu_32_bit:A2|one_bit_ALU:\A2:30:and_i                                    ; one_bit_ALU               ; work         ;
;             |Full_Adder_Structural:A3|     ; 3 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_Barrel_Shifter:A7|alu_32_bit:A2|one_bit_ALU:\A2:30:and_i|Full_Adder_Structural:A3           ; Full_Adder_Structural     ; work         ;
;                |org2:U7|                   ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_Barrel_Shifter:A7|alu_32_bit:A2|one_bit_ALU:\A2:30:and_i|Full_Adder_Structural:A3|org2:U7   ; org2                      ; work         ;
;                |xorg2:U2|                  ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_Barrel_Shifter:A7|alu_32_bit:A2|one_bit_ALU:\A2:30:and_i|Full_Adder_Structural:A3|xorg2:U2  ; xorg2                     ; work         ;
;             |eight_to_one_mux:A19|         ; 5 (5)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_Barrel_Shifter:A7|alu_32_bit:A2|one_bit_ALU:\A2:30:and_i|eight_to_one_mux:A19               ; eight_to_one_mux          ; work         ;
;             |eight_to_one_mux:A20|         ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_Barrel_Shifter:A7|alu_32_bit:A2|one_bit_ALU:\A2:30:and_i|eight_to_one_mux:A20               ; eight_to_one_mux          ; work         ;
;          |one_bit_ALU:\A2:31:and_i|        ; 7 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_Barrel_Shifter:A7|alu_32_bit:A2|one_bit_ALU:\A2:31:and_i                                    ; one_bit_ALU               ; work         ;
;             |Full_Adder_Structural:A3|     ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_Barrel_Shifter:A7|alu_32_bit:A2|one_bit_ALU:\A2:31:and_i|Full_Adder_Structural:A3           ; Full_Adder_Structural     ; work         ;
;                |xorg2:U2|                  ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_Barrel_Shifter:A7|alu_32_bit:A2|one_bit_ALU:\A2:31:and_i|Full_Adder_Structural:A3|xorg2:U2  ; xorg2                     ; work         ;
;             |andg2:A8|                     ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_Barrel_Shifter:A7|alu_32_bit:A2|one_bit_ALU:\A2:31:and_i|andg2:A8                           ; andg2                     ; work         ;
;             |eight_to_one_mux:A19|         ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_Barrel_Shifter:A7|alu_32_bit:A2|one_bit_ALU:\A2:31:and_i|eight_to_one_mux:A19               ; eight_to_one_mux          ; work         ;
;             |org2:A13|                     ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_Barrel_Shifter:A7|alu_32_bit:A2|one_bit_ALU:\A2:31:and_i|org2:A13                           ; org2                      ; work         ;
;          |one_bit_ALU:\A2:3:and_i|         ; 10 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_Barrel_Shifter:A7|alu_32_bit:A2|one_bit_ALU:\A2:3:and_i                                     ; one_bit_ALU               ; work         ;
;             |Full_Adder_Structural:A3|     ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_Barrel_Shifter:A7|alu_32_bit:A2|one_bit_ALU:\A2:3:and_i|Full_Adder_Structural:A3            ; Full_Adder_Structural     ; work         ;
;                |xorg2:U2|                  ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_Barrel_Shifter:A7|alu_32_bit:A2|one_bit_ALU:\A2:3:and_i|Full_Adder_Structural:A3|xorg2:U2   ; xorg2                     ; work         ;
;             |andg2:A8|                     ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_Barrel_Shifter:A7|alu_32_bit:A2|one_bit_ALU:\A2:3:and_i|andg2:A8                            ; andg2                     ; work         ;
;             |eight_to_one_mux:A19|         ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_Barrel_Shifter:A7|alu_32_bit:A2|one_bit_ALU:\A2:3:and_i|eight_to_one_mux:A19                ; eight_to_one_mux          ; work         ;
;             |eight_to_one_mux:A20|         ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_Barrel_Shifter:A7|alu_32_bit:A2|one_bit_ALU:\A2:3:and_i|eight_to_one_mux:A20                ; eight_to_one_mux          ; work         ;
;             |org2:A13|                     ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_Barrel_Shifter:A7|alu_32_bit:A2|one_bit_ALU:\A2:3:and_i|org2:A13                            ; org2                      ; work         ;
;          |one_bit_ALU:\A2:4:and_i|         ; 8 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_Barrel_Shifter:A7|alu_32_bit:A2|one_bit_ALU:\A2:4:and_i                                     ; one_bit_ALU               ; work         ;
;             |Full_Adder_Structural:A3|     ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_Barrel_Shifter:A7|alu_32_bit:A2|one_bit_ALU:\A2:4:and_i|Full_Adder_Structural:A3            ; Full_Adder_Structural     ; work         ;
;                |xorg2:U2|                  ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_Barrel_Shifter:A7|alu_32_bit:A2|one_bit_ALU:\A2:4:and_i|Full_Adder_Structural:A3|xorg2:U2   ; xorg2                     ; work         ;
;             |eight_to_one_mux:A19|         ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_Barrel_Shifter:A7|alu_32_bit:A2|one_bit_ALU:\A2:4:and_i|eight_to_one_mux:A19                ; eight_to_one_mux          ; work         ;
;             |eight_to_one_mux:A20|         ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_Barrel_Shifter:A7|alu_32_bit:A2|one_bit_ALU:\A2:4:and_i|eight_to_one_mux:A20                ; eight_to_one_mux          ; work         ;
;          |one_bit_ALU:\A2:5:and_i|         ; 10 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_Barrel_Shifter:A7|alu_32_bit:A2|one_bit_ALU:\A2:5:and_i                                     ; one_bit_ALU               ; work         ;
;             |Full_Adder_Structural:A3|     ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_Barrel_Shifter:A7|alu_32_bit:A2|one_bit_ALU:\A2:5:and_i|Full_Adder_Structural:A3            ; Full_Adder_Structural     ; work         ;
;                |xorg2:U2|                  ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_Barrel_Shifter:A7|alu_32_bit:A2|one_bit_ALU:\A2:5:and_i|Full_Adder_Structural:A3|xorg2:U2   ; xorg2                     ; work         ;
;             |andg2:A8|                     ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_Barrel_Shifter:A7|alu_32_bit:A2|one_bit_ALU:\A2:5:and_i|andg2:A8                            ; andg2                     ; work         ;
;             |eight_to_one_mux:A19|         ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_Barrel_Shifter:A7|alu_32_bit:A2|one_bit_ALU:\A2:5:and_i|eight_to_one_mux:A19                ; eight_to_one_mux          ; work         ;
;             |eight_to_one_mux:A20|         ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_Barrel_Shifter:A7|alu_32_bit:A2|one_bit_ALU:\A2:5:and_i|eight_to_one_mux:A20                ; eight_to_one_mux          ; work         ;
;             |org2:A13|                     ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_Barrel_Shifter:A7|alu_32_bit:A2|one_bit_ALU:\A2:5:and_i|org2:A13                            ; org2                      ; work         ;
;          |one_bit_ALU:\A2:6:and_i|         ; 7 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_Barrel_Shifter:A7|alu_32_bit:A2|one_bit_ALU:\A2:6:and_i                                     ; one_bit_ALU               ; work         ;
;             |Full_Adder_Structural:A3|     ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_Barrel_Shifter:A7|alu_32_bit:A2|one_bit_ALU:\A2:6:and_i|Full_Adder_Structural:A3            ; Full_Adder_Structural     ; work         ;
;                |xorg2:U2|                  ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_Barrel_Shifter:A7|alu_32_bit:A2|one_bit_ALU:\A2:6:and_i|Full_Adder_Structural:A3|xorg2:U2   ; xorg2                     ; work         ;
;             |eight_to_one_mux:A19|         ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_Barrel_Shifter:A7|alu_32_bit:A2|one_bit_ALU:\A2:6:and_i|eight_to_one_mux:A19                ; eight_to_one_mux          ; work         ;
;             |eight_to_one_mux:A20|         ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_Barrel_Shifter:A7|alu_32_bit:A2|one_bit_ALU:\A2:6:and_i|eight_to_one_mux:A20                ; eight_to_one_mux          ; work         ;
;          |one_bit_ALU:\A2:7:and_i|         ; 10 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_Barrel_Shifter:A7|alu_32_bit:A2|one_bit_ALU:\A2:7:and_i                                     ; one_bit_ALU               ; work         ;
;             |Full_Adder_Structural:A3|     ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_Barrel_Shifter:A7|alu_32_bit:A2|one_bit_ALU:\A2:7:and_i|Full_Adder_Structural:A3            ; Full_Adder_Structural     ; work         ;
;                |xorg2:U2|                  ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_Barrel_Shifter:A7|alu_32_bit:A2|one_bit_ALU:\A2:7:and_i|Full_Adder_Structural:A3|xorg2:U2   ; xorg2                     ; work         ;
;             |andg2:A8|                     ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_Barrel_Shifter:A7|alu_32_bit:A2|one_bit_ALU:\A2:7:and_i|andg2:A8                            ; andg2                     ; work         ;
;             |eight_to_one_mux:A19|         ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_Barrel_Shifter:A7|alu_32_bit:A2|one_bit_ALU:\A2:7:and_i|eight_to_one_mux:A19                ; eight_to_one_mux          ; work         ;
;             |eight_to_one_mux:A20|         ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_Barrel_Shifter:A7|alu_32_bit:A2|one_bit_ALU:\A2:7:and_i|eight_to_one_mux:A20                ; eight_to_one_mux          ; work         ;
;             |org2:A13|                     ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_Barrel_Shifter:A7|alu_32_bit:A2|one_bit_ALU:\A2:7:and_i|org2:A13                            ; org2                      ; work         ;
;          |one_bit_ALU:\A2:8:and_i|         ; 8 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_Barrel_Shifter:A7|alu_32_bit:A2|one_bit_ALU:\A2:8:and_i                                     ; one_bit_ALU               ; work         ;
;             |Full_Adder_Structural:A3|     ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_Barrel_Shifter:A7|alu_32_bit:A2|one_bit_ALU:\A2:8:and_i|Full_Adder_Structural:A3            ; Full_Adder_Structural     ; work         ;
;                |xorg2:U2|                  ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_Barrel_Shifter:A7|alu_32_bit:A2|one_bit_ALU:\A2:8:and_i|Full_Adder_Structural:A3|xorg2:U2   ; xorg2                     ; work         ;
;             |eight_to_one_mux:A19|         ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_Barrel_Shifter:A7|alu_32_bit:A2|one_bit_ALU:\A2:8:and_i|eight_to_one_mux:A19                ; eight_to_one_mux          ; work         ;
;             |eight_to_one_mux:A20|         ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_Barrel_Shifter:A7|alu_32_bit:A2|one_bit_ALU:\A2:8:and_i|eight_to_one_mux:A20                ; eight_to_one_mux          ; work         ;
;          |one_bit_ALU:\A2:9:and_i|         ; 10 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_Barrel_Shifter:A7|alu_32_bit:A2|one_bit_ALU:\A2:9:and_i                                     ; one_bit_ALU               ; work         ;
;             |Full_Adder_Structural:A3|     ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_Barrel_Shifter:A7|alu_32_bit:A2|one_bit_ALU:\A2:9:and_i|Full_Adder_Structural:A3            ; Full_Adder_Structural     ; work         ;
;                |xorg2:U2|                  ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_Barrel_Shifter:A7|alu_32_bit:A2|one_bit_ALU:\A2:9:and_i|Full_Adder_Structural:A3|xorg2:U2   ; xorg2                     ; work         ;
;             |andg2:A8|                     ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_Barrel_Shifter:A7|alu_32_bit:A2|one_bit_ALU:\A2:9:and_i|andg2:A8                            ; andg2                     ; work         ;
;             |eight_to_one_mux:A19|         ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_Barrel_Shifter:A7|alu_32_bit:A2|one_bit_ALU:\A2:9:and_i|eight_to_one_mux:A19                ; eight_to_one_mux          ; work         ;
;             |eight_to_one_mux:A20|         ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_Barrel_Shifter:A7|alu_32_bit:A2|one_bit_ALU:\A2:9:and_i|eight_to_one_mux:A20                ; eight_to_one_mux          ; work         ;
;             |org2:A13|                     ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_Barrel_Shifter:A7|alu_32_bit:A2|one_bit_ALU:\A2:9:and_i|org2:A13                            ; org2                      ; work         ;
;          |slt_function:A6|                 ; 30 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_Barrel_Shifter:A7|alu_32_bit:A2|slt_function:A6                                             ; slt_function              ; work         ;
;             |one_bit_ALU:\A2:10:and_i|     ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_Barrel_Shifter:A7|alu_32_bit:A2|slt_function:A6|one_bit_ALU:\A2:10:and_i                    ; one_bit_ALU               ; work         ;
;                |Full_Subtractor:A2|        ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_Barrel_Shifter:A7|alu_32_bit:A2|slt_function:A6|one_bit_ALU:\A2:10:and_i|Full_Subtractor:A2 ; Full_Subtractor           ; work         ;
;             |one_bit_ALU:\A2:11:and_i|     ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_Barrel_Shifter:A7|alu_32_bit:A2|slt_function:A6|one_bit_ALU:\A2:11:and_i                    ; one_bit_ALU               ; work         ;
;                |Full_Subtractor:A2|        ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_Barrel_Shifter:A7|alu_32_bit:A2|slt_function:A6|one_bit_ALU:\A2:11:and_i|Full_Subtractor:A2 ; Full_Subtractor           ; work         ;
;             |one_bit_ALU:\A2:12:and_i|     ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_Barrel_Shifter:A7|alu_32_bit:A2|slt_function:A6|one_bit_ALU:\A2:12:and_i                    ; one_bit_ALU               ; work         ;
;                |Full_Subtractor:A2|        ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_Barrel_Shifter:A7|alu_32_bit:A2|slt_function:A6|one_bit_ALU:\A2:12:and_i|Full_Subtractor:A2 ; Full_Subtractor           ; work         ;
;             |one_bit_ALU:\A2:13:and_i|     ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_Barrel_Shifter:A7|alu_32_bit:A2|slt_function:A6|one_bit_ALU:\A2:13:and_i                    ; one_bit_ALU               ; work         ;
;                |Full_Subtractor:A2|        ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_Barrel_Shifter:A7|alu_32_bit:A2|slt_function:A6|one_bit_ALU:\A2:13:and_i|Full_Subtractor:A2 ; Full_Subtractor           ; work         ;
;             |one_bit_ALU:\A2:14:and_i|     ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_Barrel_Shifter:A7|alu_32_bit:A2|slt_function:A6|one_bit_ALU:\A2:14:and_i                    ; one_bit_ALU               ; work         ;
;                |Full_Subtractor:A2|        ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_Barrel_Shifter:A7|alu_32_bit:A2|slt_function:A6|one_bit_ALU:\A2:14:and_i|Full_Subtractor:A2 ; Full_Subtractor           ; work         ;
;             |one_bit_ALU:\A2:15:and_i|     ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_Barrel_Shifter:A7|alu_32_bit:A2|slt_function:A6|one_bit_ALU:\A2:15:and_i                    ; one_bit_ALU               ; work         ;
;                |Full_Subtractor:A2|        ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_Barrel_Shifter:A7|alu_32_bit:A2|slt_function:A6|one_bit_ALU:\A2:15:and_i|Full_Subtractor:A2 ; Full_Subtractor           ; work         ;
;             |one_bit_ALU:\A2:16:and_i|     ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_Barrel_Shifter:A7|alu_32_bit:A2|slt_function:A6|one_bit_ALU:\A2:16:and_i                    ; one_bit_ALU               ; work         ;
;                |Full_Subtractor:A2|        ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_Barrel_Shifter:A7|alu_32_bit:A2|slt_function:A6|one_bit_ALU:\A2:16:and_i|Full_Subtractor:A2 ; Full_Subtractor           ; work         ;
;             |one_bit_ALU:\A2:17:and_i|     ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_Barrel_Shifter:A7|alu_32_bit:A2|slt_function:A6|one_bit_ALU:\A2:17:and_i                    ; one_bit_ALU               ; work         ;
;                |Full_Subtractor:A2|        ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_Barrel_Shifter:A7|alu_32_bit:A2|slt_function:A6|one_bit_ALU:\A2:17:and_i|Full_Subtractor:A2 ; Full_Subtractor           ; work         ;
;             |one_bit_ALU:\A2:18:and_i|     ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_Barrel_Shifter:A7|alu_32_bit:A2|slt_function:A6|one_bit_ALU:\A2:18:and_i                    ; one_bit_ALU               ; work         ;
;                |Full_Subtractor:A2|        ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_Barrel_Shifter:A7|alu_32_bit:A2|slt_function:A6|one_bit_ALU:\A2:18:and_i|Full_Subtractor:A2 ; Full_Subtractor           ; work         ;
;             |one_bit_ALU:\A2:19:and_i|     ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_Barrel_Shifter:A7|alu_32_bit:A2|slt_function:A6|one_bit_ALU:\A2:19:and_i                    ; one_bit_ALU               ; work         ;
;                |Full_Subtractor:A2|        ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_Barrel_Shifter:A7|alu_32_bit:A2|slt_function:A6|one_bit_ALU:\A2:19:and_i|Full_Subtractor:A2 ; Full_Subtractor           ; work         ;
;             |one_bit_ALU:\A2:1:and_i|      ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_Barrel_Shifter:A7|alu_32_bit:A2|slt_function:A6|one_bit_ALU:\A2:1:and_i                     ; one_bit_ALU               ; work         ;
;                |Full_Subtractor:A2|        ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_Barrel_Shifter:A7|alu_32_bit:A2|slt_function:A6|one_bit_ALU:\A2:1:and_i|Full_Subtractor:A2  ; Full_Subtractor           ; work         ;
;             |one_bit_ALU:\A2:20:and_i|     ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_Barrel_Shifter:A7|alu_32_bit:A2|slt_function:A6|one_bit_ALU:\A2:20:and_i                    ; one_bit_ALU               ; work         ;
;                |Full_Subtractor:A2|        ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_Barrel_Shifter:A7|alu_32_bit:A2|slt_function:A6|one_bit_ALU:\A2:20:and_i|Full_Subtractor:A2 ; Full_Subtractor           ; work         ;
;             |one_bit_ALU:\A2:21:and_i|     ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_Barrel_Shifter:A7|alu_32_bit:A2|slt_function:A6|one_bit_ALU:\A2:21:and_i                    ; one_bit_ALU               ; work         ;
;                |Full_Subtractor:A2|        ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_Barrel_Shifter:A7|alu_32_bit:A2|slt_function:A6|one_bit_ALU:\A2:21:and_i|Full_Subtractor:A2 ; Full_Subtractor           ; work         ;
;             |one_bit_ALU:\A2:22:and_i|     ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_Barrel_Shifter:A7|alu_32_bit:A2|slt_function:A6|one_bit_ALU:\A2:22:and_i                    ; one_bit_ALU               ; work         ;
;                |Full_Subtractor:A2|        ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_Barrel_Shifter:A7|alu_32_bit:A2|slt_function:A6|one_bit_ALU:\A2:22:and_i|Full_Subtractor:A2 ; Full_Subtractor           ; work         ;
;             |one_bit_ALU:\A2:23:and_i|     ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_Barrel_Shifter:A7|alu_32_bit:A2|slt_function:A6|one_bit_ALU:\A2:23:and_i                    ; one_bit_ALU               ; work         ;
;                |Full_Subtractor:A2|        ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_Barrel_Shifter:A7|alu_32_bit:A2|slt_function:A6|one_bit_ALU:\A2:23:and_i|Full_Subtractor:A2 ; Full_Subtractor           ; work         ;
;             |one_bit_ALU:\A2:24:and_i|     ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_Barrel_Shifter:A7|alu_32_bit:A2|slt_function:A6|one_bit_ALU:\A2:24:and_i                    ; one_bit_ALU               ; work         ;
;                |Full_Subtractor:A2|        ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_Barrel_Shifter:A7|alu_32_bit:A2|slt_function:A6|one_bit_ALU:\A2:24:and_i|Full_Subtractor:A2 ; Full_Subtractor           ; work         ;
;             |one_bit_ALU:\A2:25:and_i|     ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_Barrel_Shifter:A7|alu_32_bit:A2|slt_function:A6|one_bit_ALU:\A2:25:and_i                    ; one_bit_ALU               ; work         ;
;                |Full_Subtractor:A2|        ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_Barrel_Shifter:A7|alu_32_bit:A2|slt_function:A6|one_bit_ALU:\A2:25:and_i|Full_Subtractor:A2 ; Full_Subtractor           ; work         ;
;             |one_bit_ALU:\A2:26:and_i|     ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_Barrel_Shifter:A7|alu_32_bit:A2|slt_function:A6|one_bit_ALU:\A2:26:and_i                    ; one_bit_ALU               ; work         ;
;                |Full_Subtractor:A2|        ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_Barrel_Shifter:A7|alu_32_bit:A2|slt_function:A6|one_bit_ALU:\A2:26:and_i|Full_Subtractor:A2 ; Full_Subtractor           ; work         ;
;             |one_bit_ALU:\A2:27:and_i|     ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_Barrel_Shifter:A7|alu_32_bit:A2|slt_function:A6|one_bit_ALU:\A2:27:and_i                    ; one_bit_ALU               ; work         ;
;                |Full_Subtractor:A2|        ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_Barrel_Shifter:A7|alu_32_bit:A2|slt_function:A6|one_bit_ALU:\A2:27:and_i|Full_Subtractor:A2 ; Full_Subtractor           ; work         ;
;             |one_bit_ALU:\A2:28:and_i|     ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_Barrel_Shifter:A7|alu_32_bit:A2|slt_function:A6|one_bit_ALU:\A2:28:and_i                    ; one_bit_ALU               ; work         ;
;                |Full_Subtractor:A2|        ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_Barrel_Shifter:A7|alu_32_bit:A2|slt_function:A6|one_bit_ALU:\A2:28:and_i|Full_Subtractor:A2 ; Full_Subtractor           ; work         ;
;             |one_bit_ALU:\A2:29:and_i|     ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_Barrel_Shifter:A7|alu_32_bit:A2|slt_function:A6|one_bit_ALU:\A2:29:and_i                    ; one_bit_ALU               ; work         ;
;                |Full_Subtractor:A2|        ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_Barrel_Shifter:A7|alu_32_bit:A2|slt_function:A6|one_bit_ALU:\A2:29:and_i|Full_Subtractor:A2 ; Full_Subtractor           ; work         ;
;             |one_bit_ALU:\A2:2:and_i|      ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_Barrel_Shifter:A7|alu_32_bit:A2|slt_function:A6|one_bit_ALU:\A2:2:and_i                     ; one_bit_ALU               ; work         ;
;                |Full_Subtractor:A2|        ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_Barrel_Shifter:A7|alu_32_bit:A2|slt_function:A6|one_bit_ALU:\A2:2:and_i|Full_Subtractor:A2  ; Full_Subtractor           ; work         ;
;             |one_bit_ALU:\A2:31:and_i|     ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_Barrel_Shifter:A7|alu_32_bit:A2|slt_function:A6|one_bit_ALU:\A2:31:and_i                    ; one_bit_ALU               ; work         ;
;                |Full_Subtractor:A2|        ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_Barrel_Shifter:A7|alu_32_bit:A2|slt_function:A6|one_bit_ALU:\A2:31:and_i|Full_Subtractor:A2 ; Full_Subtractor           ; work         ;
;             |one_bit_ALU:\A2:3:and_i|      ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_Barrel_Shifter:A7|alu_32_bit:A2|slt_function:A6|one_bit_ALU:\A2:3:and_i                     ; one_bit_ALU               ; work         ;
;                |Full_Subtractor:A2|        ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_Barrel_Shifter:A7|alu_32_bit:A2|slt_function:A6|one_bit_ALU:\A2:3:and_i|Full_Subtractor:A2  ; Full_Subtractor           ; work         ;
;             |one_bit_ALU:\A2:4:and_i|      ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_Barrel_Shifter:A7|alu_32_bit:A2|slt_function:A6|one_bit_ALU:\A2:4:and_i                     ; one_bit_ALU               ; work         ;
;                |Full_Subtractor:A2|        ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_Barrel_Shifter:A7|alu_32_bit:A2|slt_function:A6|one_bit_ALU:\A2:4:and_i|Full_Subtractor:A2  ; Full_Subtractor           ; work         ;
;             |one_bit_ALU:\A2:5:and_i|      ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_Barrel_Shifter:A7|alu_32_bit:A2|slt_function:A6|one_bit_ALU:\A2:5:and_i                     ; one_bit_ALU               ; work         ;
;                |Full_Subtractor:A2|        ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_Barrel_Shifter:A7|alu_32_bit:A2|slt_function:A6|one_bit_ALU:\A2:5:and_i|Full_Subtractor:A2  ; Full_Subtractor           ; work         ;
;             |one_bit_ALU:\A2:6:and_i|      ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_Barrel_Shifter:A7|alu_32_bit:A2|slt_function:A6|one_bit_ALU:\A2:6:and_i                     ; one_bit_ALU               ; work         ;
;                |Full_Subtractor:A2|        ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_Barrel_Shifter:A7|alu_32_bit:A2|slt_function:A6|one_bit_ALU:\A2:6:and_i|Full_Subtractor:A2  ; Full_Subtractor           ; work         ;
;             |one_bit_ALU:\A2:7:and_i|      ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_Barrel_Shifter:A7|alu_32_bit:A2|slt_function:A6|one_bit_ALU:\A2:7:and_i                     ; one_bit_ALU               ; work         ;
;                |Full_Subtractor:A2|        ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_Barrel_Shifter:A7|alu_32_bit:A2|slt_function:A6|one_bit_ALU:\A2:7:and_i|Full_Subtractor:A2  ; Full_Subtractor           ; work         ;
;             |one_bit_ALU:\A2:8:and_i|      ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_Barrel_Shifter:A7|alu_32_bit:A2|slt_function:A6|one_bit_ALU:\A2:8:and_i                     ; one_bit_ALU               ; work         ;
;                |Full_Subtractor:A2|        ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_Barrel_Shifter:A7|alu_32_bit:A2|slt_function:A6|one_bit_ALU:\A2:8:and_i|Full_Subtractor:A2  ; Full_Subtractor           ; work         ;
;             |one_bit_ALU:\A2:9:and_i|      ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_Barrel_Shifter:A7|alu_32_bit:A2|slt_function:A6|one_bit_ALU:\A2:9:and_i                     ; one_bit_ALU               ; work         ;
;                |Full_Subtractor:A2|        ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_Barrel_Shifter:A7|alu_32_bit:A2|slt_function:A6|one_bit_ALU:\A2:9:and_i|Full_Subtractor:A2  ; Full_Subtractor           ; work         ;
;          |two_one_mux_7:\A8:0:and_i|       ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_Barrel_Shifter:A7|alu_32_bit:A2|two_one_mux_7:\A8:0:and_i                                   ; two_one_mux_7             ; work         ;
;          |zero_check:A3|                   ; 6 (6)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_Barrel_Shifter:A7|alu_32_bit:A2|zero_check:A3                                               ; zero_check                ; work         ;
;    |Adder_Subtractor:A15|                  ; 45 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|Adder_Subtractor:A15                                                                            ; Adder_Subtractor          ; work         ;
;       |Full_Adder_Dataflow_N_Bit:Addition| ; 45 (45)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|Adder_Subtractor:A15|Full_Adder_Dataflow_N_Bit:Addition                                         ; Full_Adder_Dataflow_N_Bit ; work         ;
;    |Adder_Subtractor:A9|                   ; 39 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|Adder_Subtractor:A9                                                                             ; Adder_Subtractor          ; work         ;
;       |Full_Adder_Dataflow_N_Bit:Addition| ; 39 (39)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|Adder_Subtractor:A9|Full_Adder_Dataflow_N_Bit:Addition                                          ; Full_Adder_Dataflow_N_Bit ; work         ;
;    |EX_MEM_Register:EXMEM|                 ; 1 (0)               ; 109 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EX_MEM_Register:EXMEM                                                                           ; EX_MEM_Register           ; work         ;
;       |dffNbit:A1|                         ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EX_MEM_Register:EXMEM|dffNbit:A1                                                                ; dffNbit                   ; work         ;
;          |dffgate:\G1:0:ndff|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EX_MEM_Register:EXMEM|dffNbit:A1|dffgate:\G1:0:ndff                                             ; dffgate                   ; work         ;
;          |dffgate:\G1:10:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EX_MEM_Register:EXMEM|dffNbit:A1|dffgate:\G1:10:ndff                                            ; dffgate                   ; work         ;
;          |dffgate:\G1:11:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EX_MEM_Register:EXMEM|dffNbit:A1|dffgate:\G1:11:ndff                                            ; dffgate                   ; work         ;
;          |dffgate:\G1:12:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EX_MEM_Register:EXMEM|dffNbit:A1|dffgate:\G1:12:ndff                                            ; dffgate                   ; work         ;
;          |dffgate:\G1:13:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EX_MEM_Register:EXMEM|dffNbit:A1|dffgate:\G1:13:ndff                                            ; dffgate                   ; work         ;
;          |dffgate:\G1:14:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EX_MEM_Register:EXMEM|dffNbit:A1|dffgate:\G1:14:ndff                                            ; dffgate                   ; work         ;
;          |dffgate:\G1:15:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EX_MEM_Register:EXMEM|dffNbit:A1|dffgate:\G1:15:ndff                                            ; dffgate                   ; work         ;
;          |dffgate:\G1:16:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EX_MEM_Register:EXMEM|dffNbit:A1|dffgate:\G1:16:ndff                                            ; dffgate                   ; work         ;
;          |dffgate:\G1:17:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EX_MEM_Register:EXMEM|dffNbit:A1|dffgate:\G1:17:ndff                                            ; dffgate                   ; work         ;
;          |dffgate:\G1:18:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EX_MEM_Register:EXMEM|dffNbit:A1|dffgate:\G1:18:ndff                                            ; dffgate                   ; work         ;
;          |dffgate:\G1:19:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EX_MEM_Register:EXMEM|dffNbit:A1|dffgate:\G1:19:ndff                                            ; dffgate                   ; work         ;
;          |dffgate:\G1:1:ndff|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EX_MEM_Register:EXMEM|dffNbit:A1|dffgate:\G1:1:ndff                                             ; dffgate                   ; work         ;
;          |dffgate:\G1:20:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EX_MEM_Register:EXMEM|dffNbit:A1|dffgate:\G1:20:ndff                                            ; dffgate                   ; work         ;
;          |dffgate:\G1:21:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EX_MEM_Register:EXMEM|dffNbit:A1|dffgate:\G1:21:ndff                                            ; dffgate                   ; work         ;
;          |dffgate:\G1:22:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EX_MEM_Register:EXMEM|dffNbit:A1|dffgate:\G1:22:ndff                                            ; dffgate                   ; work         ;
;          |dffgate:\G1:23:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EX_MEM_Register:EXMEM|dffNbit:A1|dffgate:\G1:23:ndff                                            ; dffgate                   ; work         ;
;          |dffgate:\G1:24:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EX_MEM_Register:EXMEM|dffNbit:A1|dffgate:\G1:24:ndff                                            ; dffgate                   ; work         ;
;          |dffgate:\G1:25:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EX_MEM_Register:EXMEM|dffNbit:A1|dffgate:\G1:25:ndff                                            ; dffgate                   ; work         ;
;          |dffgate:\G1:26:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EX_MEM_Register:EXMEM|dffNbit:A1|dffgate:\G1:26:ndff                                            ; dffgate                   ; work         ;
;          |dffgate:\G1:27:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EX_MEM_Register:EXMEM|dffNbit:A1|dffgate:\G1:27:ndff                                            ; dffgate                   ; work         ;
;          |dffgate:\G1:28:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EX_MEM_Register:EXMEM|dffNbit:A1|dffgate:\G1:28:ndff                                            ; dffgate                   ; work         ;
;          |dffgate:\G1:29:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EX_MEM_Register:EXMEM|dffNbit:A1|dffgate:\G1:29:ndff                                            ; dffgate                   ; work         ;
;          |dffgate:\G1:2:ndff|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EX_MEM_Register:EXMEM|dffNbit:A1|dffgate:\G1:2:ndff                                             ; dffgate                   ; work         ;
;          |dffgate:\G1:30:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EX_MEM_Register:EXMEM|dffNbit:A1|dffgate:\G1:30:ndff                                            ; dffgate                   ; work         ;
;          |dffgate:\G1:31:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EX_MEM_Register:EXMEM|dffNbit:A1|dffgate:\G1:31:ndff                                            ; dffgate                   ; work         ;
;          |dffgate:\G1:3:ndff|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EX_MEM_Register:EXMEM|dffNbit:A1|dffgate:\G1:3:ndff                                             ; dffgate                   ; work         ;
;          |dffgate:\G1:4:ndff|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EX_MEM_Register:EXMEM|dffNbit:A1|dffgate:\G1:4:ndff                                             ; dffgate                   ; work         ;
;          |dffgate:\G1:5:ndff|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EX_MEM_Register:EXMEM|dffNbit:A1|dffgate:\G1:5:ndff                                             ; dffgate                   ; work         ;
;          |dffgate:\G1:6:ndff|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EX_MEM_Register:EXMEM|dffNbit:A1|dffgate:\G1:6:ndff                                             ; dffgate                   ; work         ;
;          |dffgate:\G1:7:ndff|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EX_MEM_Register:EXMEM|dffNbit:A1|dffgate:\G1:7:ndff                                             ; dffgate                   ; work         ;
;          |dffgate:\G1:8:ndff|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EX_MEM_Register:EXMEM|dffNbit:A1|dffgate:\G1:8:ndff                                             ; dffgate                   ; work         ;
;          |dffgate:\G1:9:ndff|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EX_MEM_Register:EXMEM|dffNbit:A1|dffgate:\G1:9:ndff                                             ; dffgate                   ; work         ;
;       |dffNbit:A2|                         ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EX_MEM_Register:EXMEM|dffNbit:A2                                                                ; dffNbit                   ; work         ;
;          |dffgate:\G1:0:ndff|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EX_MEM_Register:EXMEM|dffNbit:A2|dffgate:\G1:0:ndff                                             ; dffgate                   ; work         ;
;          |dffgate:\G1:10:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EX_MEM_Register:EXMEM|dffNbit:A2|dffgate:\G1:10:ndff                                            ; dffgate                   ; work         ;
;          |dffgate:\G1:11:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EX_MEM_Register:EXMEM|dffNbit:A2|dffgate:\G1:11:ndff                                            ; dffgate                   ; work         ;
;          |dffgate:\G1:12:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EX_MEM_Register:EXMEM|dffNbit:A2|dffgate:\G1:12:ndff                                            ; dffgate                   ; work         ;
;          |dffgate:\G1:13:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EX_MEM_Register:EXMEM|dffNbit:A2|dffgate:\G1:13:ndff                                            ; dffgate                   ; work         ;
;          |dffgate:\G1:14:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EX_MEM_Register:EXMEM|dffNbit:A2|dffgate:\G1:14:ndff                                            ; dffgate                   ; work         ;
;          |dffgate:\G1:15:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EX_MEM_Register:EXMEM|dffNbit:A2|dffgate:\G1:15:ndff                                            ; dffgate                   ; work         ;
;          |dffgate:\G1:16:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EX_MEM_Register:EXMEM|dffNbit:A2|dffgate:\G1:16:ndff                                            ; dffgate                   ; work         ;
;          |dffgate:\G1:17:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EX_MEM_Register:EXMEM|dffNbit:A2|dffgate:\G1:17:ndff                                            ; dffgate                   ; work         ;
;          |dffgate:\G1:18:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EX_MEM_Register:EXMEM|dffNbit:A2|dffgate:\G1:18:ndff                                            ; dffgate                   ; work         ;
;          |dffgate:\G1:19:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EX_MEM_Register:EXMEM|dffNbit:A2|dffgate:\G1:19:ndff                                            ; dffgate                   ; work         ;
;          |dffgate:\G1:1:ndff|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EX_MEM_Register:EXMEM|dffNbit:A2|dffgate:\G1:1:ndff                                             ; dffgate                   ; work         ;
;          |dffgate:\G1:20:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EX_MEM_Register:EXMEM|dffNbit:A2|dffgate:\G1:20:ndff                                            ; dffgate                   ; work         ;
;          |dffgate:\G1:21:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EX_MEM_Register:EXMEM|dffNbit:A2|dffgate:\G1:21:ndff                                            ; dffgate                   ; work         ;
;          |dffgate:\G1:22:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EX_MEM_Register:EXMEM|dffNbit:A2|dffgate:\G1:22:ndff                                            ; dffgate                   ; work         ;
;          |dffgate:\G1:23:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EX_MEM_Register:EXMEM|dffNbit:A2|dffgate:\G1:23:ndff                                            ; dffgate                   ; work         ;
;          |dffgate:\G1:24:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EX_MEM_Register:EXMEM|dffNbit:A2|dffgate:\G1:24:ndff                                            ; dffgate                   ; work         ;
;          |dffgate:\G1:25:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EX_MEM_Register:EXMEM|dffNbit:A2|dffgate:\G1:25:ndff                                            ; dffgate                   ; work         ;
;          |dffgate:\G1:26:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EX_MEM_Register:EXMEM|dffNbit:A2|dffgate:\G1:26:ndff                                            ; dffgate                   ; work         ;
;          |dffgate:\G1:27:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EX_MEM_Register:EXMEM|dffNbit:A2|dffgate:\G1:27:ndff                                            ; dffgate                   ; work         ;
;          |dffgate:\G1:28:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EX_MEM_Register:EXMEM|dffNbit:A2|dffgate:\G1:28:ndff                                            ; dffgate                   ; work         ;
;          |dffgate:\G1:29:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EX_MEM_Register:EXMEM|dffNbit:A2|dffgate:\G1:29:ndff                                            ; dffgate                   ; work         ;
;          |dffgate:\G1:2:ndff|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EX_MEM_Register:EXMEM|dffNbit:A2|dffgate:\G1:2:ndff                                             ; dffgate                   ; work         ;
;          |dffgate:\G1:30:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EX_MEM_Register:EXMEM|dffNbit:A2|dffgate:\G1:30:ndff                                            ; dffgate                   ; work         ;
;          |dffgate:\G1:31:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EX_MEM_Register:EXMEM|dffNbit:A2|dffgate:\G1:31:ndff                                            ; dffgate                   ; work         ;
;          |dffgate:\G1:3:ndff|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EX_MEM_Register:EXMEM|dffNbit:A2|dffgate:\G1:3:ndff                                             ; dffgate                   ; work         ;
;          |dffgate:\G1:4:ndff|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EX_MEM_Register:EXMEM|dffNbit:A2|dffgate:\G1:4:ndff                                             ; dffgate                   ; work         ;
;          |dffgate:\G1:5:ndff|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EX_MEM_Register:EXMEM|dffNbit:A2|dffgate:\G1:5:ndff                                             ; dffgate                   ; work         ;
;          |dffgate:\G1:6:ndff|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EX_MEM_Register:EXMEM|dffNbit:A2|dffgate:\G1:6:ndff                                             ; dffgate                   ; work         ;
;          |dffgate:\G1:7:ndff|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EX_MEM_Register:EXMEM|dffNbit:A2|dffgate:\G1:7:ndff                                             ; dffgate                   ; work         ;
;          |dffgate:\G1:8:ndff|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EX_MEM_Register:EXMEM|dffNbit:A2|dffgate:\G1:8:ndff                                             ; dffgate                   ; work         ;
;          |dffgate:\G1:9:ndff|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EX_MEM_Register:EXMEM|dffNbit:A2|dffgate:\G1:9:ndff                                             ; dffgate                   ; work         ;
;       |dffNbit:A3|                         ; 1 (0)               ; 20 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EX_MEM_Register:EXMEM|dffNbit:A3                                                                ; dffNbit                   ; work         ;
;          |dffgate:\G1:0:ndff|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EX_MEM_Register:EXMEM|dffNbit:A3|dffgate:\G1:0:ndff                                             ; dffgate                   ; work         ;
;          |dffgate:\G1:10:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EX_MEM_Register:EXMEM|dffNbit:A3|dffgate:\G1:10:ndff                                            ; dffgate                   ; work         ;
;          |dffgate:\G1:11:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EX_MEM_Register:EXMEM|dffNbit:A3|dffgate:\G1:11:ndff                                            ; dffgate                   ; work         ;
;          |dffgate:\G1:12:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EX_MEM_Register:EXMEM|dffNbit:A3|dffgate:\G1:12:ndff                                            ; dffgate                   ; work         ;
;          |dffgate:\G1:13:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EX_MEM_Register:EXMEM|dffNbit:A3|dffgate:\G1:13:ndff                                            ; dffgate                   ; work         ;
;          |dffgate:\G1:14:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EX_MEM_Register:EXMEM|dffNbit:A3|dffgate:\G1:14:ndff                                            ; dffgate                   ; work         ;
;          |dffgate:\G1:15:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EX_MEM_Register:EXMEM|dffNbit:A3|dffgate:\G1:15:ndff                                            ; dffgate                   ; work         ;
;          |dffgate:\G1:16:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EX_MEM_Register:EXMEM|dffNbit:A3|dffgate:\G1:16:ndff                                            ; dffgate                   ; work         ;
;          |dffgate:\G1:17:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EX_MEM_Register:EXMEM|dffNbit:A3|dffgate:\G1:17:ndff                                            ; dffgate                   ; work         ;
;          |dffgate:\G1:18:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EX_MEM_Register:EXMEM|dffNbit:A3|dffgate:\G1:18:ndff                                            ; dffgate                   ; work         ;
;          |dffgate:\G1:19:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EX_MEM_Register:EXMEM|dffNbit:A3|dffgate:\G1:19:ndff                                            ; dffgate                   ; work         ;
;          |dffgate:\G1:1:ndff|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EX_MEM_Register:EXMEM|dffNbit:A3|dffgate:\G1:1:ndff                                             ; dffgate                   ; work         ;
;          |dffgate:\G1:2:ndff|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EX_MEM_Register:EXMEM|dffNbit:A3|dffgate:\G1:2:ndff                                             ; dffgate                   ; work         ;
;          |dffgate:\G1:3:ndff|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EX_MEM_Register:EXMEM|dffNbit:A3|dffgate:\G1:3:ndff                                             ; dffgate                   ; work         ;
;          |dffgate:\G1:4:ndff|              ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EX_MEM_Register:EXMEM|dffNbit:A3|dffgate:\G1:4:ndff                                             ; dffgate                   ; work         ;
;          |dffgate:\G1:5:ndff|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EX_MEM_Register:EXMEM|dffNbit:A3|dffgate:\G1:5:ndff                                             ; dffgate                   ; work         ;
;          |dffgate:\G1:6:ndff|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EX_MEM_Register:EXMEM|dffNbit:A3|dffgate:\G1:6:ndff                                             ; dffgate                   ; work         ;
;          |dffgate:\G1:7:ndff|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EX_MEM_Register:EXMEM|dffNbit:A3|dffgate:\G1:7:ndff                                             ; dffgate                   ; work         ;
;          |dffgate:\G1:8:ndff|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EX_MEM_Register:EXMEM|dffNbit:A3|dffgate:\G1:8:ndff                                             ; dffgate                   ; work         ;
;          |dffgate:\G1:9:ndff|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EX_MEM_Register:EXMEM|dffNbit:A3|dffgate:\G1:9:ndff                                             ; dffgate                   ; work         ;
;       |dffNbit:A7|                         ; 0 (0)               ; 16 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EX_MEM_Register:EXMEM|dffNbit:A7                                                                ; dffNbit                   ; work         ;
;          |dffgate:\G1:16:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EX_MEM_Register:EXMEM|dffNbit:A7|dffgate:\G1:16:ndff                                            ; dffgate                   ; work         ;
;          |dffgate:\G1:17:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EX_MEM_Register:EXMEM|dffNbit:A7|dffgate:\G1:17:ndff                                            ; dffgate                   ; work         ;
;          |dffgate:\G1:18:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EX_MEM_Register:EXMEM|dffNbit:A7|dffgate:\G1:18:ndff                                            ; dffgate                   ; work         ;
;          |dffgate:\G1:19:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EX_MEM_Register:EXMEM|dffNbit:A7|dffgate:\G1:19:ndff                                            ; dffgate                   ; work         ;
;          |dffgate:\G1:20:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EX_MEM_Register:EXMEM|dffNbit:A7|dffgate:\G1:20:ndff                                            ; dffgate                   ; work         ;
;          |dffgate:\G1:21:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EX_MEM_Register:EXMEM|dffNbit:A7|dffgate:\G1:21:ndff                                            ; dffgate                   ; work         ;
;          |dffgate:\G1:22:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EX_MEM_Register:EXMEM|dffNbit:A7|dffgate:\G1:22:ndff                                            ; dffgate                   ; work         ;
;          |dffgate:\G1:23:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EX_MEM_Register:EXMEM|dffNbit:A7|dffgate:\G1:23:ndff                                            ; dffgate                   ; work         ;
;          |dffgate:\G1:24:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EX_MEM_Register:EXMEM|dffNbit:A7|dffgate:\G1:24:ndff                                            ; dffgate                   ; work         ;
;          |dffgate:\G1:25:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EX_MEM_Register:EXMEM|dffNbit:A7|dffgate:\G1:25:ndff                                            ; dffgate                   ; work         ;
;          |dffgate:\G1:26:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EX_MEM_Register:EXMEM|dffNbit:A7|dffgate:\G1:26:ndff                                            ; dffgate                   ; work         ;
;          |dffgate:\G1:27:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EX_MEM_Register:EXMEM|dffNbit:A7|dffgate:\G1:27:ndff                                            ; dffgate                   ; work         ;
;          |dffgate:\G1:28:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EX_MEM_Register:EXMEM|dffNbit:A7|dffgate:\G1:28:ndff                                            ; dffgate                   ; work         ;
;          |dffgate:\G1:29:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EX_MEM_Register:EXMEM|dffNbit:A7|dffgate:\G1:29:ndff                                            ; dffgate                   ; work         ;
;          |dffgate:\G1:30:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EX_MEM_Register:EXMEM|dffNbit:A7|dffgate:\G1:30:ndff                                            ; dffgate                   ; work         ;
;          |dffgate:\G1:31:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EX_MEM_Register:EXMEM|dffNbit:A7|dffgate:\G1:31:ndff                                            ; dffgate                   ; work         ;
;       |dffNbit:A8|                         ; 0 (0)               ; 5 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EX_MEM_Register:EXMEM|dffNbit:A8                                                                ; dffNbit                   ; work         ;
;          |dffgate:\G1:0:ndff|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EX_MEM_Register:EXMEM|dffNbit:A8|dffgate:\G1:0:ndff                                             ; dffgate                   ; work         ;
;          |dffgate:\G1:1:ndff|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EX_MEM_Register:EXMEM|dffNbit:A8|dffgate:\G1:1:ndff                                             ; dffgate                   ; work         ;
;          |dffgate:\G1:2:ndff|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EX_MEM_Register:EXMEM|dffNbit:A8|dffgate:\G1:2:ndff                                             ; dffgate                   ; work         ;
;          |dffgate:\G1:3:ndff|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EX_MEM_Register:EXMEM|dffNbit:A8|dffgate:\G1:3:ndff                                             ; dffgate                   ; work         ;
;          |dffgate:\G1:4:ndff|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EX_MEM_Register:EXMEM|dffNbit:A8|dffgate:\G1:4:ndff                                             ; dffgate                   ; work         ;
;       |dffgate:A4|                         ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EX_MEM_Register:EXMEM|dffgate:A4                                                                ; dffgate                   ; work         ;
;       |dffgate:A5|                         ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EX_MEM_Register:EXMEM|dffgate:A5                                                                ; dffgate                   ; work         ;
;       |dffgate:A6|                         ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EX_MEM_Register:EXMEM|dffgate:A6                                                                ; dffgate                   ; work         ;
;       |dffgate:A9|                         ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EX_MEM_Register:EXMEM|dffgate:A9                                                                ; dffgate                   ; work         ;
;    |ID_EX_Register:ID_EX|                  ; 13 (0)              ; 129 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ID_EX_Register:ID_EX                                                                            ; ID_EX_Register            ; work         ;
;       |dffNbit:A12|                        ; 2 (0)               ; 5 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ID_EX_Register:ID_EX|dffNbit:A12                                                                ; dffNbit                   ; work         ;
;          |dffgate:\G1:0:ndff|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ID_EX_Register:ID_EX|dffNbit:A12|dffgate:\G1:0:ndff                                             ; dffgate                   ; work         ;
;          |dffgate:\G1:1:ndff|              ; 2 (2)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ID_EX_Register:ID_EX|dffNbit:A12|dffgate:\G1:1:ndff                                             ; dffgate                   ; work         ;
;          |dffgate:\G1:2:ndff|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ID_EX_Register:ID_EX|dffNbit:A12|dffgate:\G1:2:ndff                                             ; dffgate                   ; work         ;
;          |dffgate:\G1:3:ndff|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ID_EX_Register:ID_EX|dffNbit:A12|dffgate:\G1:3:ndff                                             ; dffgate                   ; work         ;
;          |dffgate:\G1:4:ndff|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ID_EX_Register:ID_EX|dffNbit:A12|dffgate:\G1:4:ndff                                             ; dffgate                   ; work         ;
;       |dffNbit:A14|                        ; 0 (0)               ; 2 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ID_EX_Register:ID_EX|dffNbit:A14                                                                ; dffNbit                   ; work         ;
;          |dffgate:\G1:16:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ID_EX_Register:ID_EX|dffNbit:A14|dffgate:\G1:16:ndff                                            ; dffgate                   ; work         ;
;          |dffgate:\G1:17:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ID_EX_Register:ID_EX|dffNbit:A14|dffgate:\G1:17:ndff                                            ; dffgate                   ; work         ;
;       |dffNbit:A15|                        ; 0 (0)               ; 16 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ID_EX_Register:ID_EX|dffNbit:A15                                                                ; dffNbit                   ; work         ;
;          |dffgate:\G1:16:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ID_EX_Register:ID_EX|dffNbit:A15|dffgate:\G1:16:ndff                                            ; dffgate                   ; work         ;
;          |dffgate:\G1:17:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ID_EX_Register:ID_EX|dffNbit:A15|dffgate:\G1:17:ndff                                            ; dffgate                   ; work         ;
;          |dffgate:\G1:18:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ID_EX_Register:ID_EX|dffNbit:A15|dffgate:\G1:18:ndff                                            ; dffgate                   ; work         ;
;          |dffgate:\G1:19:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ID_EX_Register:ID_EX|dffNbit:A15|dffgate:\G1:19:ndff                                            ; dffgate                   ; work         ;
;          |dffgate:\G1:20:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ID_EX_Register:ID_EX|dffNbit:A15|dffgate:\G1:20:ndff                                            ; dffgate                   ; work         ;
;          |dffgate:\G1:21:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ID_EX_Register:ID_EX|dffNbit:A15|dffgate:\G1:21:ndff                                            ; dffgate                   ; work         ;
;          |dffgate:\G1:22:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ID_EX_Register:ID_EX|dffNbit:A15|dffgate:\G1:22:ndff                                            ; dffgate                   ; work         ;
;          |dffgate:\G1:23:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ID_EX_Register:ID_EX|dffNbit:A15|dffgate:\G1:23:ndff                                            ; dffgate                   ; work         ;
;          |dffgate:\G1:24:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ID_EX_Register:ID_EX|dffNbit:A15|dffgate:\G1:24:ndff                                            ; dffgate                   ; work         ;
;          |dffgate:\G1:25:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ID_EX_Register:ID_EX|dffNbit:A15|dffgate:\G1:25:ndff                                            ; dffgate                   ; work         ;
;          |dffgate:\G1:26:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ID_EX_Register:ID_EX|dffNbit:A15|dffgate:\G1:26:ndff                                            ; dffgate                   ; work         ;
;          |dffgate:\G1:27:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ID_EX_Register:ID_EX|dffNbit:A15|dffgate:\G1:27:ndff                                            ; dffgate                   ; work         ;
;          |dffgate:\G1:28:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ID_EX_Register:ID_EX|dffNbit:A15|dffgate:\G1:28:ndff                                            ; dffgate                   ; work         ;
;          |dffgate:\G1:29:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ID_EX_Register:ID_EX|dffNbit:A15|dffgate:\G1:29:ndff                                            ; dffgate                   ; work         ;
;          |dffgate:\G1:30:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ID_EX_Register:ID_EX|dffNbit:A15|dffgate:\G1:30:ndff                                            ; dffgate                   ; work         ;
;          |dffgate:\G1:31:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ID_EX_Register:ID_EX|dffNbit:A15|dffgate:\G1:31:ndff                                            ; dffgate                   ; work         ;
;       |dffNbit:A16|                        ; 0 (0)               ; 6 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ID_EX_Register:ID_EX|dffNbit:A16                                                                ; dffNbit                   ; work         ;
;          |dffgate:\G1:0:ndff|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ID_EX_Register:ID_EX|dffNbit:A16|dffgate:\G1:0:ndff                                             ; dffgate                   ; work         ;
;          |dffgate:\G1:1:ndff|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ID_EX_Register:ID_EX|dffNbit:A16|dffgate:\G1:1:ndff                                             ; dffgate                   ; work         ;
;          |dffgate:\G1:2:ndff|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ID_EX_Register:ID_EX|dffNbit:A16|dffgate:\G1:2:ndff                                             ; dffgate                   ; work         ;
;          |dffgate:\G1:3:ndff|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ID_EX_Register:ID_EX|dffNbit:A16|dffgate:\G1:3:ndff                                             ; dffgate                   ; work         ;
;          |dffgate:\G1:4:ndff|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ID_EX_Register:ID_EX|dffNbit:A16|dffgate:\G1:4:ndff                                             ; dffgate                   ; work         ;
;          |dffgate:\G1:5:ndff|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ID_EX_Register:ID_EX|dffNbit:A16|dffgate:\G1:5:ndff                                             ; dffgate                   ; work         ;
;       |dffNbit:A17|                        ; 0 (0)               ; 5 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ID_EX_Register:ID_EX|dffNbit:A17                                                                ; dffNbit                   ; work         ;
;          |dffgate:\G1:0:ndff|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ID_EX_Register:ID_EX|dffNbit:A17|dffgate:\G1:0:ndff                                             ; dffgate                   ; work         ;
;          |dffgate:\G1:1:ndff|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ID_EX_Register:ID_EX|dffNbit:A17|dffgate:\G1:1:ndff                                             ; dffgate                   ; work         ;
;          |dffgate:\G1:2:ndff|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ID_EX_Register:ID_EX|dffNbit:A17|dffgate:\G1:2:ndff                                             ; dffgate                   ; work         ;
;          |dffgate:\G1:3:ndff|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ID_EX_Register:ID_EX|dffNbit:A17|dffgate:\G1:3:ndff                                             ; dffgate                   ; work         ;
;          |dffgate:\G1:4:ndff|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ID_EX_Register:ID_EX|dffNbit:A17|dffgate:\G1:4:ndff                                             ; dffgate                   ; work         ;
;       |dffNbit:A1|                         ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ID_EX_Register:ID_EX|dffNbit:A1                                                                 ; dffNbit                   ; work         ;
;          |dffgate:\G1:16:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ID_EX_Register:ID_EX|dffNbit:A1|dffgate:\G1:16:ndff                                             ; dffgate                   ; work         ;
;       |dffNbit:A2|                         ; 0 (0)               ; 20 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ID_EX_Register:ID_EX|dffNbit:A2                                                                 ; dffNbit                   ; work         ;
;          |dffgate:\G1:0:ndff|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ID_EX_Register:ID_EX|dffNbit:A2|dffgate:\G1:0:ndff                                              ; dffgate                   ; work         ;
;          |dffgate:\G1:10:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ID_EX_Register:ID_EX|dffNbit:A2|dffgate:\G1:10:ndff                                             ; dffgate                   ; work         ;
;          |dffgate:\G1:11:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ID_EX_Register:ID_EX|dffNbit:A2|dffgate:\G1:11:ndff                                             ; dffgate                   ; work         ;
;          |dffgate:\G1:12:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ID_EX_Register:ID_EX|dffNbit:A2|dffgate:\G1:12:ndff                                             ; dffgate                   ; work         ;
;          |dffgate:\G1:13:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ID_EX_Register:ID_EX|dffNbit:A2|dffgate:\G1:13:ndff                                             ; dffgate                   ; work         ;
;          |dffgate:\G1:14:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ID_EX_Register:ID_EX|dffNbit:A2|dffgate:\G1:14:ndff                                             ; dffgate                   ; work         ;
;          |dffgate:\G1:15:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ID_EX_Register:ID_EX|dffNbit:A2|dffgate:\G1:15:ndff                                             ; dffgate                   ; work         ;
;          |dffgate:\G1:16:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ID_EX_Register:ID_EX|dffNbit:A2|dffgate:\G1:16:ndff                                             ; dffgate                   ; work         ;
;          |dffgate:\G1:17:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ID_EX_Register:ID_EX|dffNbit:A2|dffgate:\G1:17:ndff                                             ; dffgate                   ; work         ;
;          |dffgate:\G1:18:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ID_EX_Register:ID_EX|dffNbit:A2|dffgate:\G1:18:ndff                                             ; dffgate                   ; work         ;
;          |dffgate:\G1:19:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ID_EX_Register:ID_EX|dffNbit:A2|dffgate:\G1:19:ndff                                             ; dffgate                   ; work         ;
;          |dffgate:\G1:1:ndff|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ID_EX_Register:ID_EX|dffNbit:A2|dffgate:\G1:1:ndff                                              ; dffgate                   ; work         ;
;          |dffgate:\G1:2:ndff|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ID_EX_Register:ID_EX|dffNbit:A2|dffgate:\G1:2:ndff                                              ; dffgate                   ; work         ;
;          |dffgate:\G1:3:ndff|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ID_EX_Register:ID_EX|dffNbit:A2|dffgate:\G1:3:ndff                                              ; dffgate                   ; work         ;
;          |dffgate:\G1:4:ndff|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ID_EX_Register:ID_EX|dffNbit:A2|dffgate:\G1:4:ndff                                              ; dffgate                   ; work         ;
;          |dffgate:\G1:5:ndff|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ID_EX_Register:ID_EX|dffNbit:A2|dffgate:\G1:5:ndff                                              ; dffgate                   ; work         ;
;          |dffgate:\G1:6:ndff|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ID_EX_Register:ID_EX|dffNbit:A2|dffgate:\G1:6:ndff                                              ; dffgate                   ; work         ;
;          |dffgate:\G1:7:ndff|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ID_EX_Register:ID_EX|dffNbit:A2|dffgate:\G1:7:ndff                                              ; dffgate                   ; work         ;
;          |dffgate:\G1:8:ndff|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ID_EX_Register:ID_EX|dffNbit:A2|dffgate:\G1:8:ndff                                              ; dffgate                   ; work         ;
;          |dffgate:\G1:9:ndff|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ID_EX_Register:ID_EX|dffNbit:A2|dffgate:\G1:9:ndff                                              ; dffgate                   ; work         ;
;       |dffNbit:B1|                         ; 5 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ID_EX_Register:ID_EX|dffNbit:B1                                                                 ; dffNbit                   ; work         ;
;          |dffgate:\G1:0:ndff|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ID_EX_Register:ID_EX|dffNbit:B1|dffgate:\G1:0:ndff                                              ; dffgate                   ; work         ;
;          |dffgate:\G1:10:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ID_EX_Register:ID_EX|dffNbit:B1|dffgate:\G1:10:ndff                                             ; dffgate                   ; work         ;
;          |dffgate:\G1:11:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ID_EX_Register:ID_EX|dffNbit:B1|dffgate:\G1:11:ndff                                             ; dffgate                   ; work         ;
;          |dffgate:\G1:12:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ID_EX_Register:ID_EX|dffNbit:B1|dffgate:\G1:12:ndff                                             ; dffgate                   ; work         ;
;          |dffgate:\G1:13:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ID_EX_Register:ID_EX|dffNbit:B1|dffgate:\G1:13:ndff                                             ; dffgate                   ; work         ;
;          |dffgate:\G1:14:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ID_EX_Register:ID_EX|dffNbit:B1|dffgate:\G1:14:ndff                                             ; dffgate                   ; work         ;
;          |dffgate:\G1:15:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ID_EX_Register:ID_EX|dffNbit:B1|dffgate:\G1:15:ndff                                             ; dffgate                   ; work         ;
;          |dffgate:\G1:16:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ID_EX_Register:ID_EX|dffNbit:B1|dffgate:\G1:16:ndff                                             ; dffgate                   ; work         ;
;          |dffgate:\G1:17:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ID_EX_Register:ID_EX|dffNbit:B1|dffgate:\G1:17:ndff                                             ; dffgate                   ; work         ;
;          |dffgate:\G1:18:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ID_EX_Register:ID_EX|dffNbit:B1|dffgate:\G1:18:ndff                                             ; dffgate                   ; work         ;
;          |dffgate:\G1:19:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ID_EX_Register:ID_EX|dffNbit:B1|dffgate:\G1:19:ndff                                             ; dffgate                   ; work         ;
;          |dffgate:\G1:1:ndff|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ID_EX_Register:ID_EX|dffNbit:B1|dffgate:\G1:1:ndff                                              ; dffgate                   ; work         ;
;          |dffgate:\G1:20:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ID_EX_Register:ID_EX|dffNbit:B1|dffgate:\G1:20:ndff                                             ; dffgate                   ; work         ;
;          |dffgate:\G1:21:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ID_EX_Register:ID_EX|dffNbit:B1|dffgate:\G1:21:ndff                                             ; dffgate                   ; work         ;
;          |dffgate:\G1:22:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ID_EX_Register:ID_EX|dffNbit:B1|dffgate:\G1:22:ndff                                             ; dffgate                   ; work         ;
;          |dffgate:\G1:23:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ID_EX_Register:ID_EX|dffNbit:B1|dffgate:\G1:23:ndff                                             ; dffgate                   ; work         ;
;          |dffgate:\G1:24:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ID_EX_Register:ID_EX|dffNbit:B1|dffgate:\G1:24:ndff                                             ; dffgate                   ; work         ;
;          |dffgate:\G1:25:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ID_EX_Register:ID_EX|dffNbit:B1|dffgate:\G1:25:ndff                                             ; dffgate                   ; work         ;
;          |dffgate:\G1:26:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ID_EX_Register:ID_EX|dffNbit:B1|dffgate:\G1:26:ndff                                             ; dffgate                   ; work         ;
;          |dffgate:\G1:27:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ID_EX_Register:ID_EX|dffNbit:B1|dffgate:\G1:27:ndff                                             ; dffgate                   ; work         ;
;          |dffgate:\G1:28:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ID_EX_Register:ID_EX|dffNbit:B1|dffgate:\G1:28:ndff                                             ; dffgate                   ; work         ;
;          |dffgate:\G1:29:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ID_EX_Register:ID_EX|dffNbit:B1|dffgate:\G1:29:ndff                                             ; dffgate                   ; work         ;
;          |dffgate:\G1:2:ndff|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ID_EX_Register:ID_EX|dffNbit:B1|dffgate:\G1:2:ndff                                              ; dffgate                   ; work         ;
;          |dffgate:\G1:30:ndff|             ; 5 (5)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ID_EX_Register:ID_EX|dffNbit:B1|dffgate:\G1:30:ndff                                             ; dffgate                   ; work         ;
;          |dffgate:\G1:31:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ID_EX_Register:ID_EX|dffNbit:B1|dffgate:\G1:31:ndff                                             ; dffgate                   ; work         ;
;          |dffgate:\G1:3:ndff|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ID_EX_Register:ID_EX|dffNbit:B1|dffgate:\G1:3:ndff                                              ; dffgate                   ; work         ;
;          |dffgate:\G1:4:ndff|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ID_EX_Register:ID_EX|dffNbit:B1|dffgate:\G1:4:ndff                                              ; dffgate                   ; work         ;
;          |dffgate:\G1:5:ndff|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ID_EX_Register:ID_EX|dffNbit:B1|dffgate:\G1:5:ndff                                              ; dffgate                   ; work         ;
;          |dffgate:\G1:6:ndff|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ID_EX_Register:ID_EX|dffNbit:B1|dffgate:\G1:6:ndff                                              ; dffgate                   ; work         ;
;          |dffgate:\G1:7:ndff|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ID_EX_Register:ID_EX|dffNbit:B1|dffgate:\G1:7:ndff                                              ; dffgate                   ; work         ;
;          |dffgate:\G1:8:ndff|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ID_EX_Register:ID_EX|dffNbit:B1|dffgate:\G1:8:ndff                                              ; dffgate                   ; work         ;
;          |dffgate:\G1:9:ndff|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ID_EX_Register:ID_EX|dffNbit:B1|dffgate:\G1:9:ndff                                              ; dffgate                   ; work         ;
;       |dffNbit:B2|                         ; 6 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ID_EX_Register:ID_EX|dffNbit:B2                                                                 ; dffNbit                   ; work         ;
;          |dffgate:\G1:0:ndff|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ID_EX_Register:ID_EX|dffNbit:B2|dffgate:\G1:0:ndff                                              ; dffgate                   ; work         ;
;          |dffgate:\G1:10:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ID_EX_Register:ID_EX|dffNbit:B2|dffgate:\G1:10:ndff                                             ; dffgate                   ; work         ;
;          |dffgate:\G1:11:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ID_EX_Register:ID_EX|dffNbit:B2|dffgate:\G1:11:ndff                                             ; dffgate                   ; work         ;
;          |dffgate:\G1:12:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ID_EX_Register:ID_EX|dffNbit:B2|dffgate:\G1:12:ndff                                             ; dffgate                   ; work         ;
;          |dffgate:\G1:13:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ID_EX_Register:ID_EX|dffNbit:B2|dffgate:\G1:13:ndff                                             ; dffgate                   ; work         ;
;          |dffgate:\G1:14:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ID_EX_Register:ID_EX|dffNbit:B2|dffgate:\G1:14:ndff                                             ; dffgate                   ; work         ;
;          |dffgate:\G1:15:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ID_EX_Register:ID_EX|dffNbit:B2|dffgate:\G1:15:ndff                                             ; dffgate                   ; work         ;
;          |dffgate:\G1:16:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ID_EX_Register:ID_EX|dffNbit:B2|dffgate:\G1:16:ndff                                             ; dffgate                   ; work         ;
;          |dffgate:\G1:17:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ID_EX_Register:ID_EX|dffNbit:B2|dffgate:\G1:17:ndff                                             ; dffgate                   ; work         ;
;          |dffgate:\G1:18:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ID_EX_Register:ID_EX|dffNbit:B2|dffgate:\G1:18:ndff                                             ; dffgate                   ; work         ;
;          |dffgate:\G1:19:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ID_EX_Register:ID_EX|dffNbit:B2|dffgate:\G1:19:ndff                                             ; dffgate                   ; work         ;
;          |dffgate:\G1:1:ndff|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ID_EX_Register:ID_EX|dffNbit:B2|dffgate:\G1:1:ndff                                              ; dffgate                   ; work         ;
;          |dffgate:\G1:20:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ID_EX_Register:ID_EX|dffNbit:B2|dffgate:\G1:20:ndff                                             ; dffgate                   ; work         ;
;          |dffgate:\G1:21:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ID_EX_Register:ID_EX|dffNbit:B2|dffgate:\G1:21:ndff                                             ; dffgate                   ; work         ;
;          |dffgate:\G1:22:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ID_EX_Register:ID_EX|dffNbit:B2|dffgate:\G1:22:ndff                                             ; dffgate                   ; work         ;
;          |dffgate:\G1:23:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ID_EX_Register:ID_EX|dffNbit:B2|dffgate:\G1:23:ndff                                             ; dffgate                   ; work         ;
;          |dffgate:\G1:24:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ID_EX_Register:ID_EX|dffNbit:B2|dffgate:\G1:24:ndff                                             ; dffgate                   ; work         ;
;          |dffgate:\G1:25:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ID_EX_Register:ID_EX|dffNbit:B2|dffgate:\G1:25:ndff                                             ; dffgate                   ; work         ;
;          |dffgate:\G1:26:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ID_EX_Register:ID_EX|dffNbit:B2|dffgate:\G1:26:ndff                                             ; dffgate                   ; work         ;
;          |dffgate:\G1:27:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ID_EX_Register:ID_EX|dffNbit:B2|dffgate:\G1:27:ndff                                             ; dffgate                   ; work         ;
;          |dffgate:\G1:28:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ID_EX_Register:ID_EX|dffNbit:B2|dffgate:\G1:28:ndff                                             ; dffgate                   ; work         ;
;          |dffgate:\G1:29:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ID_EX_Register:ID_EX|dffNbit:B2|dffgate:\G1:29:ndff                                             ; dffgate                   ; work         ;
;          |dffgate:\G1:2:ndff|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ID_EX_Register:ID_EX|dffNbit:B2|dffgate:\G1:2:ndff                                              ; dffgate                   ; work         ;
;          |dffgate:\G1:30:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ID_EX_Register:ID_EX|dffNbit:B2|dffgate:\G1:30:ndff                                             ; dffgate                   ; work         ;
;          |dffgate:\G1:31:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ID_EX_Register:ID_EX|dffNbit:B2|dffgate:\G1:31:ndff                                             ; dffgate                   ; work         ;
;          |dffgate:\G1:3:ndff|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ID_EX_Register:ID_EX|dffNbit:B2|dffgate:\G1:3:ndff                                              ; dffgate                   ; work         ;
;          |dffgate:\G1:4:ndff|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ID_EX_Register:ID_EX|dffNbit:B2|dffgate:\G1:4:ndff                                              ; dffgate                   ; work         ;
;          |dffgate:\G1:5:ndff|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ID_EX_Register:ID_EX|dffNbit:B2|dffgate:\G1:5:ndff                                              ; dffgate                   ; work         ;
;          |dffgate:\G1:6:ndff|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ID_EX_Register:ID_EX|dffNbit:B2|dffgate:\G1:6:ndff                                              ; dffgate                   ; work         ;
;          |dffgate:\G1:7:ndff|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ID_EX_Register:ID_EX|dffNbit:B2|dffgate:\G1:7:ndff                                              ; dffgate                   ; work         ;
;          |dffgate:\G1:8:ndff|              ; 6 (6)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ID_EX_Register:ID_EX|dffNbit:B2|dffgate:\G1:8:ndff                                              ; dffgate                   ; work         ;
;          |dffgate:\G1:9:ndff|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ID_EX_Register:ID_EX|dffNbit:B2|dffgate:\G1:9:ndff                                              ; dffgate                   ; work         ;
;       |dffgate:A10|                        ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ID_EX_Register:ID_EX|dffgate:A10                                                                ; dffgate                   ; work         ;
;       |dffgate:A11|                        ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ID_EX_Register:ID_EX|dffgate:A11                                                                ; dffgate                   ; work         ;
;       |dffgate:A18|                        ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ID_EX_Register:ID_EX|dffgate:A18                                                                ; dffgate                   ; work         ;
;       |dffgate:A3|                         ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ID_EX_Register:ID_EX|dffgate:A3                                                                 ; dffgate                   ; work         ;
;       |dffgate:A4|                         ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ID_EX_Register:ID_EX|dffgate:A4                                                                 ; dffgate                   ; work         ;
;       |dffgate:A5|                         ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ID_EX_Register:ID_EX|dffgate:A5                                                                 ; dffgate                   ; work         ;
;       |dffgate:A6|                         ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ID_EX_Register:ID_EX|dffgate:A6                                                                 ; dffgate                   ; work         ;
;       |dffgate:A7|                         ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ID_EX_Register:ID_EX|dffgate:A7                                                                 ; dffgate                   ; work         ;
;       |dffgate:A8|                         ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ID_EX_Register:ID_EX|dffgate:A8                                                                 ; dffgate                   ; work         ;
;       |dffgate:A9|                         ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ID_EX_Register:ID_EX|dffgate:A9                                                                 ; dffgate                   ; work         ;
;    |IF_ID_Register:IF_ID|                  ; 1 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IF_ID_Register:IF_ID                                                                            ; IF_ID_Register            ; work         ;
;       |dffNbit:A2|                         ; 1 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IF_ID_Register:IF_ID|dffNbit:A2                                                                 ; dffNbit                   ; work         ;
;          |dffgate:\G1:0:ndff|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IF_ID_Register:IF_ID|dffNbit:A2|dffgate:\G1:0:ndff                                              ; dffgate                   ; work         ;
;          |dffgate:\G1:10:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IF_ID_Register:IF_ID|dffNbit:A2|dffgate:\G1:10:ndff                                             ; dffgate                   ; work         ;
;          |dffgate:\G1:11:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IF_ID_Register:IF_ID|dffNbit:A2|dffgate:\G1:11:ndff                                             ; dffgate                   ; work         ;
;          |dffgate:\G1:12:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IF_ID_Register:IF_ID|dffNbit:A2|dffgate:\G1:12:ndff                                             ; dffgate                   ; work         ;
;          |dffgate:\G1:13:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IF_ID_Register:IF_ID|dffNbit:A2|dffgate:\G1:13:ndff                                             ; dffgate                   ; work         ;
;          |dffgate:\G1:14:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IF_ID_Register:IF_ID|dffNbit:A2|dffgate:\G1:14:ndff                                             ; dffgate                   ; work         ;
;          |dffgate:\G1:15:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IF_ID_Register:IF_ID|dffNbit:A2|dffgate:\G1:15:ndff                                             ; dffgate                   ; work         ;
;          |dffgate:\G1:16:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IF_ID_Register:IF_ID|dffNbit:A2|dffgate:\G1:16:ndff                                             ; dffgate                   ; work         ;
;          |dffgate:\G1:17:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IF_ID_Register:IF_ID|dffNbit:A2|dffgate:\G1:17:ndff                                             ; dffgate                   ; work         ;
;          |dffgate:\G1:18:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IF_ID_Register:IF_ID|dffNbit:A2|dffgate:\G1:18:ndff                                             ; dffgate                   ; work         ;
;          |dffgate:\G1:19:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IF_ID_Register:IF_ID|dffNbit:A2|dffgate:\G1:19:ndff                                             ; dffgate                   ; work         ;
;          |dffgate:\G1:1:ndff|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IF_ID_Register:IF_ID|dffNbit:A2|dffgate:\G1:1:ndff                                              ; dffgate                   ; work         ;
;          |dffgate:\G1:20:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IF_ID_Register:IF_ID|dffNbit:A2|dffgate:\G1:20:ndff                                             ; dffgate                   ; work         ;
;          |dffgate:\G1:21:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IF_ID_Register:IF_ID|dffNbit:A2|dffgate:\G1:21:ndff                                             ; dffgate                   ; work         ;
;          |dffgate:\G1:22:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IF_ID_Register:IF_ID|dffNbit:A2|dffgate:\G1:22:ndff                                             ; dffgate                   ; work         ;
;          |dffgate:\G1:23:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IF_ID_Register:IF_ID|dffNbit:A2|dffgate:\G1:23:ndff                                             ; dffgate                   ; work         ;
;          |dffgate:\G1:24:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IF_ID_Register:IF_ID|dffNbit:A2|dffgate:\G1:24:ndff                                             ; dffgate                   ; work         ;
;          |dffgate:\G1:25:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IF_ID_Register:IF_ID|dffNbit:A2|dffgate:\G1:25:ndff                                             ; dffgate                   ; work         ;
;          |dffgate:\G1:26:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IF_ID_Register:IF_ID|dffNbit:A2|dffgate:\G1:26:ndff                                             ; dffgate                   ; work         ;
;          |dffgate:\G1:27:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IF_ID_Register:IF_ID|dffNbit:A2|dffgate:\G1:27:ndff                                             ; dffgate                   ; work         ;
;          |dffgate:\G1:28:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IF_ID_Register:IF_ID|dffNbit:A2|dffgate:\G1:28:ndff                                             ; dffgate                   ; work         ;
;          |dffgate:\G1:29:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IF_ID_Register:IF_ID|dffNbit:A2|dffgate:\G1:29:ndff                                             ; dffgate                   ; work         ;
;          |dffgate:\G1:2:ndff|              ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IF_ID_Register:IF_ID|dffNbit:A2|dffgate:\G1:2:ndff                                              ; dffgate                   ; work         ;
;          |dffgate:\G1:30:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IF_ID_Register:IF_ID|dffNbit:A2|dffgate:\G1:30:ndff                                             ; dffgate                   ; work         ;
;          |dffgate:\G1:31:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IF_ID_Register:IF_ID|dffNbit:A2|dffgate:\G1:31:ndff                                             ; dffgate                   ; work         ;
;          |dffgate:\G1:3:ndff|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IF_ID_Register:IF_ID|dffNbit:A2|dffgate:\G1:3:ndff                                              ; dffgate                   ; work         ;
;          |dffgate:\G1:4:ndff|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IF_ID_Register:IF_ID|dffNbit:A2|dffgate:\G1:4:ndff                                              ; dffgate                   ; work         ;
;          |dffgate:\G1:5:ndff|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IF_ID_Register:IF_ID|dffNbit:A2|dffgate:\G1:5:ndff                                              ; dffgate                   ; work         ;
;          |dffgate:\G1:6:ndff|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IF_ID_Register:IF_ID|dffNbit:A2|dffgate:\G1:6:ndff                                              ; dffgate                   ; work         ;
;          |dffgate:\G1:7:ndff|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IF_ID_Register:IF_ID|dffNbit:A2|dffgate:\G1:7:ndff                                              ; dffgate                   ; work         ;
;          |dffgate:\G1:8:ndff|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IF_ID_Register:IF_ID|dffNbit:A2|dffgate:\G1:8:ndff                                              ; dffgate                   ; work         ;
;          |dffgate:\G1:9:ndff|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IF_ID_Register:IF_ID|dffNbit:A2|dffgate:\G1:9:ndff                                              ; dffgate                   ; work         ;
;    |MEM_WB_Register:MEMWB|                 ; 0 (0)               ; 56 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MEM_WB_Register:MEMWB                                                                           ; MEM_WB_Register           ; work         ;
;       |dffNbit:A1|                         ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MEM_WB_Register:MEMWB|dffNbit:A1                                                                ; dffNbit                   ; work         ;
;          |dffgate:\G1:0:ndff|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MEM_WB_Register:MEMWB|dffNbit:A1|dffgate:\G1:0:ndff                                             ; dffgate                   ; work         ;
;          |dffgate:\G1:10:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MEM_WB_Register:MEMWB|dffNbit:A1|dffgate:\G1:10:ndff                                            ; dffgate                   ; work         ;
;          |dffgate:\G1:11:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MEM_WB_Register:MEMWB|dffNbit:A1|dffgate:\G1:11:ndff                                            ; dffgate                   ; work         ;
;          |dffgate:\G1:12:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MEM_WB_Register:MEMWB|dffNbit:A1|dffgate:\G1:12:ndff                                            ; dffgate                   ; work         ;
;          |dffgate:\G1:13:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MEM_WB_Register:MEMWB|dffNbit:A1|dffgate:\G1:13:ndff                                            ; dffgate                   ; work         ;
;          |dffgate:\G1:14:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MEM_WB_Register:MEMWB|dffNbit:A1|dffgate:\G1:14:ndff                                            ; dffgate                   ; work         ;
;          |dffgate:\G1:15:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MEM_WB_Register:MEMWB|dffNbit:A1|dffgate:\G1:15:ndff                                            ; dffgate                   ; work         ;
;          |dffgate:\G1:16:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MEM_WB_Register:MEMWB|dffNbit:A1|dffgate:\G1:16:ndff                                            ; dffgate                   ; work         ;
;          |dffgate:\G1:17:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MEM_WB_Register:MEMWB|dffNbit:A1|dffgate:\G1:17:ndff                                            ; dffgate                   ; work         ;
;          |dffgate:\G1:18:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MEM_WB_Register:MEMWB|dffNbit:A1|dffgate:\G1:18:ndff                                            ; dffgate                   ; work         ;
;          |dffgate:\G1:19:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MEM_WB_Register:MEMWB|dffNbit:A1|dffgate:\G1:19:ndff                                            ; dffgate                   ; work         ;
;          |dffgate:\G1:1:ndff|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MEM_WB_Register:MEMWB|dffNbit:A1|dffgate:\G1:1:ndff                                             ; dffgate                   ; work         ;
;          |dffgate:\G1:20:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MEM_WB_Register:MEMWB|dffNbit:A1|dffgate:\G1:20:ndff                                            ; dffgate                   ; work         ;
;          |dffgate:\G1:21:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MEM_WB_Register:MEMWB|dffNbit:A1|dffgate:\G1:21:ndff                                            ; dffgate                   ; work         ;
;          |dffgate:\G1:22:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MEM_WB_Register:MEMWB|dffNbit:A1|dffgate:\G1:22:ndff                                            ; dffgate                   ; work         ;
;          |dffgate:\G1:23:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MEM_WB_Register:MEMWB|dffNbit:A1|dffgate:\G1:23:ndff                                            ; dffgate                   ; work         ;
;          |dffgate:\G1:24:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MEM_WB_Register:MEMWB|dffNbit:A1|dffgate:\G1:24:ndff                                            ; dffgate                   ; work         ;
;          |dffgate:\G1:25:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MEM_WB_Register:MEMWB|dffNbit:A1|dffgate:\G1:25:ndff                                            ; dffgate                   ; work         ;
;          |dffgate:\G1:26:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MEM_WB_Register:MEMWB|dffNbit:A1|dffgate:\G1:26:ndff                                            ; dffgate                   ; work         ;
;          |dffgate:\G1:27:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MEM_WB_Register:MEMWB|dffNbit:A1|dffgate:\G1:27:ndff                                            ; dffgate                   ; work         ;
;          |dffgate:\G1:28:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MEM_WB_Register:MEMWB|dffNbit:A1|dffgate:\G1:28:ndff                                            ; dffgate                   ; work         ;
;          |dffgate:\G1:29:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MEM_WB_Register:MEMWB|dffNbit:A1|dffgate:\G1:29:ndff                                            ; dffgate                   ; work         ;
;          |dffgate:\G1:2:ndff|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MEM_WB_Register:MEMWB|dffNbit:A1|dffgate:\G1:2:ndff                                             ; dffgate                   ; work         ;
;          |dffgate:\G1:30:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MEM_WB_Register:MEMWB|dffNbit:A1|dffgate:\G1:30:ndff                                            ; dffgate                   ; work         ;
;          |dffgate:\G1:31:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MEM_WB_Register:MEMWB|dffNbit:A1|dffgate:\G1:31:ndff                                            ; dffgate                   ; work         ;
;          |dffgate:\G1:3:ndff|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MEM_WB_Register:MEMWB|dffNbit:A1|dffgate:\G1:3:ndff                                             ; dffgate                   ; work         ;
;          |dffgate:\G1:4:ndff|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MEM_WB_Register:MEMWB|dffNbit:A1|dffgate:\G1:4:ndff                                             ; dffgate                   ; work         ;
;          |dffgate:\G1:5:ndff|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MEM_WB_Register:MEMWB|dffNbit:A1|dffgate:\G1:5:ndff                                             ; dffgate                   ; work         ;
;          |dffgate:\G1:6:ndff|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MEM_WB_Register:MEMWB|dffNbit:A1|dffgate:\G1:6:ndff                                             ; dffgate                   ; work         ;
;          |dffgate:\G1:7:ndff|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MEM_WB_Register:MEMWB|dffNbit:A1|dffgate:\G1:7:ndff                                             ; dffgate                   ; work         ;
;          |dffgate:\G1:8:ndff|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MEM_WB_Register:MEMWB|dffNbit:A1|dffgate:\G1:8:ndff                                             ; dffgate                   ; work         ;
;          |dffgate:\G1:9:ndff|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MEM_WB_Register:MEMWB|dffNbit:A1|dffgate:\G1:9:ndff                                             ; dffgate                   ; work         ;
;       |dffNbit:A3|                         ; 0 (0)               ; 16 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MEM_WB_Register:MEMWB|dffNbit:A3                                                                ; dffNbit                   ; work         ;
;          |dffgate:\G1:16:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MEM_WB_Register:MEMWB|dffNbit:A3|dffgate:\G1:16:ndff                                            ; dffgate                   ; work         ;
;          |dffgate:\G1:17:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MEM_WB_Register:MEMWB|dffNbit:A3|dffgate:\G1:17:ndff                                            ; dffgate                   ; work         ;
;          |dffgate:\G1:18:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MEM_WB_Register:MEMWB|dffNbit:A3|dffgate:\G1:18:ndff                                            ; dffgate                   ; work         ;
;          |dffgate:\G1:19:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MEM_WB_Register:MEMWB|dffNbit:A3|dffgate:\G1:19:ndff                                            ; dffgate                   ; work         ;
;          |dffgate:\G1:20:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MEM_WB_Register:MEMWB|dffNbit:A3|dffgate:\G1:20:ndff                                            ; dffgate                   ; work         ;
;          |dffgate:\G1:21:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MEM_WB_Register:MEMWB|dffNbit:A3|dffgate:\G1:21:ndff                                            ; dffgate                   ; work         ;
;          |dffgate:\G1:22:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MEM_WB_Register:MEMWB|dffNbit:A3|dffgate:\G1:22:ndff                                            ; dffgate                   ; work         ;
;          |dffgate:\G1:23:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MEM_WB_Register:MEMWB|dffNbit:A3|dffgate:\G1:23:ndff                                            ; dffgate                   ; work         ;
;          |dffgate:\G1:24:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MEM_WB_Register:MEMWB|dffNbit:A3|dffgate:\G1:24:ndff                                            ; dffgate                   ; work         ;
;          |dffgate:\G1:25:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MEM_WB_Register:MEMWB|dffNbit:A3|dffgate:\G1:25:ndff                                            ; dffgate                   ; work         ;
;          |dffgate:\G1:26:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MEM_WB_Register:MEMWB|dffNbit:A3|dffgate:\G1:26:ndff                                            ; dffgate                   ; work         ;
;          |dffgate:\G1:27:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MEM_WB_Register:MEMWB|dffNbit:A3|dffgate:\G1:27:ndff                                            ; dffgate                   ; work         ;
;          |dffgate:\G1:28:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MEM_WB_Register:MEMWB|dffNbit:A3|dffgate:\G1:28:ndff                                            ; dffgate                   ; work         ;
;          |dffgate:\G1:29:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MEM_WB_Register:MEMWB|dffNbit:A3|dffgate:\G1:29:ndff                                            ; dffgate                   ; work         ;
;          |dffgate:\G1:30:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MEM_WB_Register:MEMWB|dffNbit:A3|dffgate:\G1:30:ndff                                            ; dffgate                   ; work         ;
;          |dffgate:\G1:31:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MEM_WB_Register:MEMWB|dffNbit:A3|dffgate:\G1:31:ndff                                            ; dffgate                   ; work         ;
;       |dffNbit:A6|                         ; 0 (0)               ; 5 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MEM_WB_Register:MEMWB|dffNbit:A6                                                                ; dffNbit                   ; work         ;
;          |dffgate:\G1:0:ndff|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MEM_WB_Register:MEMWB|dffNbit:A6|dffgate:\G1:0:ndff                                             ; dffgate                   ; work         ;
;          |dffgate:\G1:1:ndff|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MEM_WB_Register:MEMWB|dffNbit:A6|dffgate:\G1:1:ndff                                             ; dffgate                   ; work         ;
;          |dffgate:\G1:2:ndff|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MEM_WB_Register:MEMWB|dffNbit:A6|dffgate:\G1:2:ndff                                             ; dffgate                   ; work         ;
;          |dffgate:\G1:3:ndff|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MEM_WB_Register:MEMWB|dffNbit:A6|dffgate:\G1:3:ndff                                             ; dffgate                   ; work         ;
;          |dffgate:\G1:4:ndff|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MEM_WB_Register:MEMWB|dffNbit:A6|dffgate:\G1:4:ndff                                             ; dffgate                   ; work         ;
;       |dffgate:A4|                         ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MEM_WB_Register:MEMWB|dffgate:A4                                                                ; dffgate                   ; work         ;
;       |dffgate:A5|                         ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MEM_WB_Register:MEMWB|dffgate:A5                                                                ; dffgate                   ; work         ;
;       |dffgate:A7|                         ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MEM_WB_Register:MEMWB|dffgate:A7                                                                ; dffgate                   ; work         ;
;    |MIPSRegister:A0|                       ; 1391 (0)            ; 992 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0                                                                                 ; MIPSRegister              ; work         ;
;       |decode32:dec|                       ; 47 (47)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|decode32:dec                                                                    ; decode32                  ; work         ;
;       |dffNbit:r10|                        ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r10                                                                     ; dffNbit                   ; work         ;
;          |dffgate:\G1:0:ndff|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r10|dffgate:\G1:0:ndff                                                  ; dffgate                   ; work         ;
;          |dffgate:\G1:10:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r10|dffgate:\G1:10:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:11:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r10|dffgate:\G1:11:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:12:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r10|dffgate:\G1:12:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:13:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r10|dffgate:\G1:13:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:14:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r10|dffgate:\G1:14:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:15:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r10|dffgate:\G1:15:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:16:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r10|dffgate:\G1:16:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:17:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r10|dffgate:\G1:17:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:18:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r10|dffgate:\G1:18:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:19:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r10|dffgate:\G1:19:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:1:ndff|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r10|dffgate:\G1:1:ndff                                                  ; dffgate                   ; work         ;
;          |dffgate:\G1:20:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r10|dffgate:\G1:20:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:21:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r10|dffgate:\G1:21:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:22:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r10|dffgate:\G1:22:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:23:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r10|dffgate:\G1:23:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:24:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r10|dffgate:\G1:24:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:25:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r10|dffgate:\G1:25:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:26:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r10|dffgate:\G1:26:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:27:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r10|dffgate:\G1:27:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:28:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r10|dffgate:\G1:28:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:29:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r10|dffgate:\G1:29:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:2:ndff|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r10|dffgate:\G1:2:ndff                                                  ; dffgate                   ; work         ;
;          |dffgate:\G1:30:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r10|dffgate:\G1:30:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:31:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r10|dffgate:\G1:31:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:3:ndff|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r10|dffgate:\G1:3:ndff                                                  ; dffgate                   ; work         ;
;          |dffgate:\G1:4:ndff|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r10|dffgate:\G1:4:ndff                                                  ; dffgate                   ; work         ;
;          |dffgate:\G1:5:ndff|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r10|dffgate:\G1:5:ndff                                                  ; dffgate                   ; work         ;
;          |dffgate:\G1:6:ndff|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r10|dffgate:\G1:6:ndff                                                  ; dffgate                   ; work         ;
;          |dffgate:\G1:7:ndff|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r10|dffgate:\G1:7:ndff                                                  ; dffgate                   ; work         ;
;          |dffgate:\G1:8:ndff|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r10|dffgate:\G1:8:ndff                                                  ; dffgate                   ; work         ;
;          |dffgate:\G1:9:ndff|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r10|dffgate:\G1:9:ndff                                                  ; dffgate                   ; work         ;
;       |dffNbit:r11|                        ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r11                                                                     ; dffNbit                   ; work         ;
;          |dffgate:\G1:0:ndff|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r11|dffgate:\G1:0:ndff                                                  ; dffgate                   ; work         ;
;          |dffgate:\G1:10:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r11|dffgate:\G1:10:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:11:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r11|dffgate:\G1:11:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:12:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r11|dffgate:\G1:12:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:13:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r11|dffgate:\G1:13:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:14:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r11|dffgate:\G1:14:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:15:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r11|dffgate:\G1:15:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:16:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r11|dffgate:\G1:16:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:17:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r11|dffgate:\G1:17:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:18:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r11|dffgate:\G1:18:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:19:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r11|dffgate:\G1:19:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:1:ndff|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r11|dffgate:\G1:1:ndff                                                  ; dffgate                   ; work         ;
;          |dffgate:\G1:20:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r11|dffgate:\G1:20:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:21:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r11|dffgate:\G1:21:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:22:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r11|dffgate:\G1:22:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:23:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r11|dffgate:\G1:23:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:24:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r11|dffgate:\G1:24:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:25:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r11|dffgate:\G1:25:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:26:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r11|dffgate:\G1:26:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:27:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r11|dffgate:\G1:27:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:28:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r11|dffgate:\G1:28:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:29:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r11|dffgate:\G1:29:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:2:ndff|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r11|dffgate:\G1:2:ndff                                                  ; dffgate                   ; work         ;
;          |dffgate:\G1:30:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r11|dffgate:\G1:30:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:31:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r11|dffgate:\G1:31:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:3:ndff|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r11|dffgate:\G1:3:ndff                                                  ; dffgate                   ; work         ;
;          |dffgate:\G1:4:ndff|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r11|dffgate:\G1:4:ndff                                                  ; dffgate                   ; work         ;
;          |dffgate:\G1:5:ndff|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r11|dffgate:\G1:5:ndff                                                  ; dffgate                   ; work         ;
;          |dffgate:\G1:6:ndff|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r11|dffgate:\G1:6:ndff                                                  ; dffgate                   ; work         ;
;          |dffgate:\G1:7:ndff|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r11|dffgate:\G1:7:ndff                                                  ; dffgate                   ; work         ;
;          |dffgate:\G1:8:ndff|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r11|dffgate:\G1:8:ndff                                                  ; dffgate                   ; work         ;
;          |dffgate:\G1:9:ndff|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r11|dffgate:\G1:9:ndff                                                  ; dffgate                   ; work         ;
;       |dffNbit:r12|                        ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r12                                                                     ; dffNbit                   ; work         ;
;          |dffgate:\G1:0:ndff|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r12|dffgate:\G1:0:ndff                                                  ; dffgate                   ; work         ;
;          |dffgate:\G1:10:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r12|dffgate:\G1:10:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:11:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r12|dffgate:\G1:11:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:12:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r12|dffgate:\G1:12:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:13:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r12|dffgate:\G1:13:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:14:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r12|dffgate:\G1:14:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:15:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r12|dffgate:\G1:15:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:16:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r12|dffgate:\G1:16:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:17:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r12|dffgate:\G1:17:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:18:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r12|dffgate:\G1:18:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:19:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r12|dffgate:\G1:19:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:1:ndff|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r12|dffgate:\G1:1:ndff                                                  ; dffgate                   ; work         ;
;          |dffgate:\G1:20:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r12|dffgate:\G1:20:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:21:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r12|dffgate:\G1:21:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:22:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r12|dffgate:\G1:22:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:23:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r12|dffgate:\G1:23:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:24:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r12|dffgate:\G1:24:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:25:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r12|dffgate:\G1:25:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:26:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r12|dffgate:\G1:26:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:27:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r12|dffgate:\G1:27:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:28:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r12|dffgate:\G1:28:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:29:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r12|dffgate:\G1:29:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:2:ndff|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r12|dffgate:\G1:2:ndff                                                  ; dffgate                   ; work         ;
;          |dffgate:\G1:30:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r12|dffgate:\G1:30:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:31:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r12|dffgate:\G1:31:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:3:ndff|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r12|dffgate:\G1:3:ndff                                                  ; dffgate                   ; work         ;
;          |dffgate:\G1:4:ndff|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r12|dffgate:\G1:4:ndff                                                  ; dffgate                   ; work         ;
;          |dffgate:\G1:5:ndff|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r12|dffgate:\G1:5:ndff                                                  ; dffgate                   ; work         ;
;          |dffgate:\G1:6:ndff|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r12|dffgate:\G1:6:ndff                                                  ; dffgate                   ; work         ;
;          |dffgate:\G1:7:ndff|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r12|dffgate:\G1:7:ndff                                                  ; dffgate                   ; work         ;
;          |dffgate:\G1:8:ndff|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r12|dffgate:\G1:8:ndff                                                  ; dffgate                   ; work         ;
;          |dffgate:\G1:9:ndff|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r12|dffgate:\G1:9:ndff                                                  ; dffgate                   ; work         ;
;       |dffNbit:r13|                        ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r13                                                                     ; dffNbit                   ; work         ;
;          |dffgate:\G1:0:ndff|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r13|dffgate:\G1:0:ndff                                                  ; dffgate                   ; work         ;
;          |dffgate:\G1:10:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r13|dffgate:\G1:10:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:11:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r13|dffgate:\G1:11:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:12:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r13|dffgate:\G1:12:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:13:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r13|dffgate:\G1:13:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:14:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r13|dffgate:\G1:14:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:15:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r13|dffgate:\G1:15:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:16:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r13|dffgate:\G1:16:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:17:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r13|dffgate:\G1:17:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:18:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r13|dffgate:\G1:18:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:19:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r13|dffgate:\G1:19:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:1:ndff|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r13|dffgate:\G1:1:ndff                                                  ; dffgate                   ; work         ;
;          |dffgate:\G1:20:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r13|dffgate:\G1:20:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:21:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r13|dffgate:\G1:21:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:22:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r13|dffgate:\G1:22:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:23:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r13|dffgate:\G1:23:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:24:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r13|dffgate:\G1:24:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:25:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r13|dffgate:\G1:25:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:26:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r13|dffgate:\G1:26:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:27:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r13|dffgate:\G1:27:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:28:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r13|dffgate:\G1:28:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:29:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r13|dffgate:\G1:29:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:2:ndff|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r13|dffgate:\G1:2:ndff                                                  ; dffgate                   ; work         ;
;          |dffgate:\G1:30:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r13|dffgate:\G1:30:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:31:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r13|dffgate:\G1:31:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:3:ndff|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r13|dffgate:\G1:3:ndff                                                  ; dffgate                   ; work         ;
;          |dffgate:\G1:4:ndff|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r13|dffgate:\G1:4:ndff                                                  ; dffgate                   ; work         ;
;          |dffgate:\G1:5:ndff|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r13|dffgate:\G1:5:ndff                                                  ; dffgate                   ; work         ;
;          |dffgate:\G1:6:ndff|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r13|dffgate:\G1:6:ndff                                                  ; dffgate                   ; work         ;
;          |dffgate:\G1:7:ndff|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r13|dffgate:\G1:7:ndff                                                  ; dffgate                   ; work         ;
;          |dffgate:\G1:8:ndff|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r13|dffgate:\G1:8:ndff                                                  ; dffgate                   ; work         ;
;          |dffgate:\G1:9:ndff|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r13|dffgate:\G1:9:ndff                                                  ; dffgate                   ; work         ;
;       |dffNbit:r14|                        ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r14                                                                     ; dffNbit                   ; work         ;
;          |dffgate:\G1:0:ndff|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r14|dffgate:\G1:0:ndff                                                  ; dffgate                   ; work         ;
;          |dffgate:\G1:10:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r14|dffgate:\G1:10:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:11:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r14|dffgate:\G1:11:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:12:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r14|dffgate:\G1:12:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:13:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r14|dffgate:\G1:13:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:14:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r14|dffgate:\G1:14:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:15:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r14|dffgate:\G1:15:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:16:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r14|dffgate:\G1:16:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:17:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r14|dffgate:\G1:17:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:18:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r14|dffgate:\G1:18:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:19:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r14|dffgate:\G1:19:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:1:ndff|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r14|dffgate:\G1:1:ndff                                                  ; dffgate                   ; work         ;
;          |dffgate:\G1:20:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r14|dffgate:\G1:20:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:21:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r14|dffgate:\G1:21:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:22:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r14|dffgate:\G1:22:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:23:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r14|dffgate:\G1:23:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:24:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r14|dffgate:\G1:24:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:25:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r14|dffgate:\G1:25:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:26:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r14|dffgate:\G1:26:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:27:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r14|dffgate:\G1:27:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:28:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r14|dffgate:\G1:28:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:29:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r14|dffgate:\G1:29:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:2:ndff|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r14|dffgate:\G1:2:ndff                                                  ; dffgate                   ; work         ;
;          |dffgate:\G1:30:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r14|dffgate:\G1:30:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:31:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r14|dffgate:\G1:31:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:3:ndff|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r14|dffgate:\G1:3:ndff                                                  ; dffgate                   ; work         ;
;          |dffgate:\G1:4:ndff|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r14|dffgate:\G1:4:ndff                                                  ; dffgate                   ; work         ;
;          |dffgate:\G1:5:ndff|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r14|dffgate:\G1:5:ndff                                                  ; dffgate                   ; work         ;
;          |dffgate:\G1:6:ndff|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r14|dffgate:\G1:6:ndff                                                  ; dffgate                   ; work         ;
;          |dffgate:\G1:7:ndff|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r14|dffgate:\G1:7:ndff                                                  ; dffgate                   ; work         ;
;          |dffgate:\G1:8:ndff|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r14|dffgate:\G1:8:ndff                                                  ; dffgate                   ; work         ;
;          |dffgate:\G1:9:ndff|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r14|dffgate:\G1:9:ndff                                                  ; dffgate                   ; work         ;
;       |dffNbit:r15|                        ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r15                                                                     ; dffNbit                   ; work         ;
;          |dffgate:\G1:0:ndff|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r15|dffgate:\G1:0:ndff                                                  ; dffgate                   ; work         ;
;          |dffgate:\G1:10:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r15|dffgate:\G1:10:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:11:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r15|dffgate:\G1:11:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:12:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r15|dffgate:\G1:12:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:13:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r15|dffgate:\G1:13:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:14:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r15|dffgate:\G1:14:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:15:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r15|dffgate:\G1:15:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:16:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r15|dffgate:\G1:16:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:17:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r15|dffgate:\G1:17:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:18:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r15|dffgate:\G1:18:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:19:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r15|dffgate:\G1:19:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:1:ndff|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r15|dffgate:\G1:1:ndff                                                  ; dffgate                   ; work         ;
;          |dffgate:\G1:20:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r15|dffgate:\G1:20:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:21:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r15|dffgate:\G1:21:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:22:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r15|dffgate:\G1:22:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:23:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r15|dffgate:\G1:23:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:24:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r15|dffgate:\G1:24:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:25:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r15|dffgate:\G1:25:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:26:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r15|dffgate:\G1:26:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:27:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r15|dffgate:\G1:27:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:28:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r15|dffgate:\G1:28:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:29:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r15|dffgate:\G1:29:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:2:ndff|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r15|dffgate:\G1:2:ndff                                                  ; dffgate                   ; work         ;
;          |dffgate:\G1:30:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r15|dffgate:\G1:30:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:31:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r15|dffgate:\G1:31:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:3:ndff|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r15|dffgate:\G1:3:ndff                                                  ; dffgate                   ; work         ;
;          |dffgate:\G1:4:ndff|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r15|dffgate:\G1:4:ndff                                                  ; dffgate                   ; work         ;
;          |dffgate:\G1:5:ndff|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r15|dffgate:\G1:5:ndff                                                  ; dffgate                   ; work         ;
;          |dffgate:\G1:6:ndff|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r15|dffgate:\G1:6:ndff                                                  ; dffgate                   ; work         ;
;          |dffgate:\G1:7:ndff|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r15|dffgate:\G1:7:ndff                                                  ; dffgate                   ; work         ;
;          |dffgate:\G1:8:ndff|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r15|dffgate:\G1:8:ndff                                                  ; dffgate                   ; work         ;
;          |dffgate:\G1:9:ndff|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r15|dffgate:\G1:9:ndff                                                  ; dffgate                   ; work         ;
;       |dffNbit:r16|                        ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r16                                                                     ; dffNbit                   ; work         ;
;          |dffgate:\G1:0:ndff|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r16|dffgate:\G1:0:ndff                                                  ; dffgate                   ; work         ;
;          |dffgate:\G1:10:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r16|dffgate:\G1:10:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:11:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r16|dffgate:\G1:11:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:12:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r16|dffgate:\G1:12:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:13:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r16|dffgate:\G1:13:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:14:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r16|dffgate:\G1:14:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:15:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r16|dffgate:\G1:15:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:16:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r16|dffgate:\G1:16:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:17:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r16|dffgate:\G1:17:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:18:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r16|dffgate:\G1:18:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:19:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r16|dffgate:\G1:19:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:1:ndff|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r16|dffgate:\G1:1:ndff                                                  ; dffgate                   ; work         ;
;          |dffgate:\G1:20:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r16|dffgate:\G1:20:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:21:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r16|dffgate:\G1:21:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:22:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r16|dffgate:\G1:22:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:23:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r16|dffgate:\G1:23:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:24:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r16|dffgate:\G1:24:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:25:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r16|dffgate:\G1:25:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:26:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r16|dffgate:\G1:26:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:27:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r16|dffgate:\G1:27:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:28:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r16|dffgate:\G1:28:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:29:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r16|dffgate:\G1:29:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:2:ndff|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r16|dffgate:\G1:2:ndff                                                  ; dffgate                   ; work         ;
;          |dffgate:\G1:30:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r16|dffgate:\G1:30:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:31:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r16|dffgate:\G1:31:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:3:ndff|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r16|dffgate:\G1:3:ndff                                                  ; dffgate                   ; work         ;
;          |dffgate:\G1:4:ndff|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r16|dffgate:\G1:4:ndff                                                  ; dffgate                   ; work         ;
;          |dffgate:\G1:5:ndff|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r16|dffgate:\G1:5:ndff                                                  ; dffgate                   ; work         ;
;          |dffgate:\G1:6:ndff|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r16|dffgate:\G1:6:ndff                                                  ; dffgate                   ; work         ;
;          |dffgate:\G1:7:ndff|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r16|dffgate:\G1:7:ndff                                                  ; dffgate                   ; work         ;
;          |dffgate:\G1:8:ndff|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r16|dffgate:\G1:8:ndff                                                  ; dffgate                   ; work         ;
;          |dffgate:\G1:9:ndff|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r16|dffgate:\G1:9:ndff                                                  ; dffgate                   ; work         ;
;       |dffNbit:r17|                        ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r17                                                                     ; dffNbit                   ; work         ;
;          |dffgate:\G1:0:ndff|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r17|dffgate:\G1:0:ndff                                                  ; dffgate                   ; work         ;
;          |dffgate:\G1:10:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r17|dffgate:\G1:10:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:11:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r17|dffgate:\G1:11:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:12:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r17|dffgate:\G1:12:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:13:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r17|dffgate:\G1:13:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:14:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r17|dffgate:\G1:14:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:15:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r17|dffgate:\G1:15:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:16:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r17|dffgate:\G1:16:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:17:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r17|dffgate:\G1:17:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:18:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r17|dffgate:\G1:18:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:19:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r17|dffgate:\G1:19:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:1:ndff|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r17|dffgate:\G1:1:ndff                                                  ; dffgate                   ; work         ;
;          |dffgate:\G1:20:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r17|dffgate:\G1:20:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:21:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r17|dffgate:\G1:21:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:22:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r17|dffgate:\G1:22:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:23:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r17|dffgate:\G1:23:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:24:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r17|dffgate:\G1:24:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:25:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r17|dffgate:\G1:25:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:26:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r17|dffgate:\G1:26:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:27:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r17|dffgate:\G1:27:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:28:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r17|dffgate:\G1:28:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:29:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r17|dffgate:\G1:29:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:2:ndff|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r17|dffgate:\G1:2:ndff                                                  ; dffgate                   ; work         ;
;          |dffgate:\G1:30:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r17|dffgate:\G1:30:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:31:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r17|dffgate:\G1:31:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:3:ndff|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r17|dffgate:\G1:3:ndff                                                  ; dffgate                   ; work         ;
;          |dffgate:\G1:4:ndff|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r17|dffgate:\G1:4:ndff                                                  ; dffgate                   ; work         ;
;          |dffgate:\G1:5:ndff|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r17|dffgate:\G1:5:ndff                                                  ; dffgate                   ; work         ;
;          |dffgate:\G1:6:ndff|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r17|dffgate:\G1:6:ndff                                                  ; dffgate                   ; work         ;
;          |dffgate:\G1:7:ndff|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r17|dffgate:\G1:7:ndff                                                  ; dffgate                   ; work         ;
;          |dffgate:\G1:8:ndff|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r17|dffgate:\G1:8:ndff                                                  ; dffgate                   ; work         ;
;          |dffgate:\G1:9:ndff|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r17|dffgate:\G1:9:ndff                                                  ; dffgate                   ; work         ;
;       |dffNbit:r18|                        ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r18                                                                     ; dffNbit                   ; work         ;
;          |dffgate:\G1:0:ndff|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r18|dffgate:\G1:0:ndff                                                  ; dffgate                   ; work         ;
;          |dffgate:\G1:10:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r18|dffgate:\G1:10:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:11:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r18|dffgate:\G1:11:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:12:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r18|dffgate:\G1:12:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:13:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r18|dffgate:\G1:13:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:14:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r18|dffgate:\G1:14:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:15:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r18|dffgate:\G1:15:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:16:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r18|dffgate:\G1:16:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:17:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r18|dffgate:\G1:17:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:18:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r18|dffgate:\G1:18:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:19:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r18|dffgate:\G1:19:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:1:ndff|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r18|dffgate:\G1:1:ndff                                                  ; dffgate                   ; work         ;
;          |dffgate:\G1:20:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r18|dffgate:\G1:20:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:21:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r18|dffgate:\G1:21:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:22:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r18|dffgate:\G1:22:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:23:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r18|dffgate:\G1:23:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:24:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r18|dffgate:\G1:24:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:25:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r18|dffgate:\G1:25:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:26:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r18|dffgate:\G1:26:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:27:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r18|dffgate:\G1:27:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:28:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r18|dffgate:\G1:28:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:29:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r18|dffgate:\G1:29:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:2:ndff|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r18|dffgate:\G1:2:ndff                                                  ; dffgate                   ; work         ;
;          |dffgate:\G1:30:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r18|dffgate:\G1:30:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:31:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r18|dffgate:\G1:31:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:3:ndff|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r18|dffgate:\G1:3:ndff                                                  ; dffgate                   ; work         ;
;          |dffgate:\G1:4:ndff|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r18|dffgate:\G1:4:ndff                                                  ; dffgate                   ; work         ;
;          |dffgate:\G1:5:ndff|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r18|dffgate:\G1:5:ndff                                                  ; dffgate                   ; work         ;
;          |dffgate:\G1:6:ndff|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r18|dffgate:\G1:6:ndff                                                  ; dffgate                   ; work         ;
;          |dffgate:\G1:7:ndff|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r18|dffgate:\G1:7:ndff                                                  ; dffgate                   ; work         ;
;          |dffgate:\G1:8:ndff|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r18|dffgate:\G1:8:ndff                                                  ; dffgate                   ; work         ;
;          |dffgate:\G1:9:ndff|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r18|dffgate:\G1:9:ndff                                                  ; dffgate                   ; work         ;
;       |dffNbit:r19|                        ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r19                                                                     ; dffNbit                   ; work         ;
;          |dffgate:\G1:0:ndff|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r19|dffgate:\G1:0:ndff                                                  ; dffgate                   ; work         ;
;          |dffgate:\G1:10:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r19|dffgate:\G1:10:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:11:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r19|dffgate:\G1:11:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:12:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r19|dffgate:\G1:12:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:13:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r19|dffgate:\G1:13:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:14:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r19|dffgate:\G1:14:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:15:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r19|dffgate:\G1:15:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:16:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r19|dffgate:\G1:16:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:17:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r19|dffgate:\G1:17:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:18:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r19|dffgate:\G1:18:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:19:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r19|dffgate:\G1:19:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:1:ndff|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r19|dffgate:\G1:1:ndff                                                  ; dffgate                   ; work         ;
;          |dffgate:\G1:20:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r19|dffgate:\G1:20:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:21:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r19|dffgate:\G1:21:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:22:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r19|dffgate:\G1:22:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:23:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r19|dffgate:\G1:23:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:24:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r19|dffgate:\G1:24:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:25:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r19|dffgate:\G1:25:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:26:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r19|dffgate:\G1:26:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:27:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r19|dffgate:\G1:27:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:28:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r19|dffgate:\G1:28:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:29:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r19|dffgate:\G1:29:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:2:ndff|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r19|dffgate:\G1:2:ndff                                                  ; dffgate                   ; work         ;
;          |dffgate:\G1:30:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r19|dffgate:\G1:30:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:31:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r19|dffgate:\G1:31:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:3:ndff|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r19|dffgate:\G1:3:ndff                                                  ; dffgate                   ; work         ;
;          |dffgate:\G1:4:ndff|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r19|dffgate:\G1:4:ndff                                                  ; dffgate                   ; work         ;
;          |dffgate:\G1:5:ndff|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r19|dffgate:\G1:5:ndff                                                  ; dffgate                   ; work         ;
;          |dffgate:\G1:6:ndff|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r19|dffgate:\G1:6:ndff                                                  ; dffgate                   ; work         ;
;          |dffgate:\G1:7:ndff|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r19|dffgate:\G1:7:ndff                                                  ; dffgate                   ; work         ;
;          |dffgate:\G1:8:ndff|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r19|dffgate:\G1:8:ndff                                                  ; dffgate                   ; work         ;
;          |dffgate:\G1:9:ndff|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r19|dffgate:\G1:9:ndff                                                  ; dffgate                   ; work         ;
;       |dffNbit:r1|                         ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r1                                                                      ; dffNbit                   ; work         ;
;          |dffgate:\G1:0:ndff|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r1|dffgate:\G1:0:ndff                                                   ; dffgate                   ; work         ;
;          |dffgate:\G1:10:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r1|dffgate:\G1:10:ndff                                                  ; dffgate                   ; work         ;
;          |dffgate:\G1:11:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r1|dffgate:\G1:11:ndff                                                  ; dffgate                   ; work         ;
;          |dffgate:\G1:12:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r1|dffgate:\G1:12:ndff                                                  ; dffgate                   ; work         ;
;          |dffgate:\G1:13:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r1|dffgate:\G1:13:ndff                                                  ; dffgate                   ; work         ;
;          |dffgate:\G1:14:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r1|dffgate:\G1:14:ndff                                                  ; dffgate                   ; work         ;
;          |dffgate:\G1:15:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r1|dffgate:\G1:15:ndff                                                  ; dffgate                   ; work         ;
;          |dffgate:\G1:16:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r1|dffgate:\G1:16:ndff                                                  ; dffgate                   ; work         ;
;          |dffgate:\G1:17:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r1|dffgate:\G1:17:ndff                                                  ; dffgate                   ; work         ;
;          |dffgate:\G1:18:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r1|dffgate:\G1:18:ndff                                                  ; dffgate                   ; work         ;
;          |dffgate:\G1:19:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r1|dffgate:\G1:19:ndff                                                  ; dffgate                   ; work         ;
;          |dffgate:\G1:1:ndff|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r1|dffgate:\G1:1:ndff                                                   ; dffgate                   ; work         ;
;          |dffgate:\G1:20:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r1|dffgate:\G1:20:ndff                                                  ; dffgate                   ; work         ;
;          |dffgate:\G1:21:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r1|dffgate:\G1:21:ndff                                                  ; dffgate                   ; work         ;
;          |dffgate:\G1:22:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r1|dffgate:\G1:22:ndff                                                  ; dffgate                   ; work         ;
;          |dffgate:\G1:23:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r1|dffgate:\G1:23:ndff                                                  ; dffgate                   ; work         ;
;          |dffgate:\G1:24:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r1|dffgate:\G1:24:ndff                                                  ; dffgate                   ; work         ;
;          |dffgate:\G1:25:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r1|dffgate:\G1:25:ndff                                                  ; dffgate                   ; work         ;
;          |dffgate:\G1:26:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r1|dffgate:\G1:26:ndff                                                  ; dffgate                   ; work         ;
;          |dffgate:\G1:27:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r1|dffgate:\G1:27:ndff                                                  ; dffgate                   ; work         ;
;          |dffgate:\G1:28:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r1|dffgate:\G1:28:ndff                                                  ; dffgate                   ; work         ;
;          |dffgate:\G1:29:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r1|dffgate:\G1:29:ndff                                                  ; dffgate                   ; work         ;
;          |dffgate:\G1:2:ndff|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r1|dffgate:\G1:2:ndff                                                   ; dffgate                   ; work         ;
;          |dffgate:\G1:30:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r1|dffgate:\G1:30:ndff                                                  ; dffgate                   ; work         ;
;          |dffgate:\G1:31:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r1|dffgate:\G1:31:ndff                                                  ; dffgate                   ; work         ;
;          |dffgate:\G1:3:ndff|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r1|dffgate:\G1:3:ndff                                                   ; dffgate                   ; work         ;
;          |dffgate:\G1:4:ndff|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r1|dffgate:\G1:4:ndff                                                   ; dffgate                   ; work         ;
;          |dffgate:\G1:5:ndff|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r1|dffgate:\G1:5:ndff                                                   ; dffgate                   ; work         ;
;          |dffgate:\G1:6:ndff|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r1|dffgate:\G1:6:ndff                                                   ; dffgate                   ; work         ;
;          |dffgate:\G1:7:ndff|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r1|dffgate:\G1:7:ndff                                                   ; dffgate                   ; work         ;
;          |dffgate:\G1:8:ndff|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r1|dffgate:\G1:8:ndff                                                   ; dffgate                   ; work         ;
;          |dffgate:\G1:9:ndff|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r1|dffgate:\G1:9:ndff                                                   ; dffgate                   ; work         ;
;       |dffNbit:r20|                        ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r20                                                                     ; dffNbit                   ; work         ;
;          |dffgate:\G1:0:ndff|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r20|dffgate:\G1:0:ndff                                                  ; dffgate                   ; work         ;
;          |dffgate:\G1:10:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r20|dffgate:\G1:10:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:11:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r20|dffgate:\G1:11:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:12:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r20|dffgate:\G1:12:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:13:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r20|dffgate:\G1:13:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:14:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r20|dffgate:\G1:14:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:15:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r20|dffgate:\G1:15:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:16:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r20|dffgate:\G1:16:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:17:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r20|dffgate:\G1:17:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:18:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r20|dffgate:\G1:18:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:19:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r20|dffgate:\G1:19:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:1:ndff|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r20|dffgate:\G1:1:ndff                                                  ; dffgate                   ; work         ;
;          |dffgate:\G1:20:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r20|dffgate:\G1:20:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:21:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r20|dffgate:\G1:21:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:22:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r20|dffgate:\G1:22:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:23:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r20|dffgate:\G1:23:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:24:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r20|dffgate:\G1:24:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:25:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r20|dffgate:\G1:25:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:26:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r20|dffgate:\G1:26:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:27:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r20|dffgate:\G1:27:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:28:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r20|dffgate:\G1:28:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:29:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r20|dffgate:\G1:29:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:2:ndff|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r20|dffgate:\G1:2:ndff                                                  ; dffgate                   ; work         ;
;          |dffgate:\G1:30:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r20|dffgate:\G1:30:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:31:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r20|dffgate:\G1:31:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:3:ndff|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r20|dffgate:\G1:3:ndff                                                  ; dffgate                   ; work         ;
;          |dffgate:\G1:4:ndff|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r20|dffgate:\G1:4:ndff                                                  ; dffgate                   ; work         ;
;          |dffgate:\G1:5:ndff|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r20|dffgate:\G1:5:ndff                                                  ; dffgate                   ; work         ;
;          |dffgate:\G1:6:ndff|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r20|dffgate:\G1:6:ndff                                                  ; dffgate                   ; work         ;
;          |dffgate:\G1:7:ndff|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r20|dffgate:\G1:7:ndff                                                  ; dffgate                   ; work         ;
;          |dffgate:\G1:8:ndff|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r20|dffgate:\G1:8:ndff                                                  ; dffgate                   ; work         ;
;          |dffgate:\G1:9:ndff|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r20|dffgate:\G1:9:ndff                                                  ; dffgate                   ; work         ;
;       |dffNbit:r21|                        ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r21                                                                     ; dffNbit                   ; work         ;
;          |dffgate:\G1:0:ndff|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r21|dffgate:\G1:0:ndff                                                  ; dffgate                   ; work         ;
;          |dffgate:\G1:10:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r21|dffgate:\G1:10:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:11:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r21|dffgate:\G1:11:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:12:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r21|dffgate:\G1:12:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:13:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r21|dffgate:\G1:13:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:14:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r21|dffgate:\G1:14:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:15:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r21|dffgate:\G1:15:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:16:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r21|dffgate:\G1:16:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:17:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r21|dffgate:\G1:17:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:18:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r21|dffgate:\G1:18:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:19:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r21|dffgate:\G1:19:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:1:ndff|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r21|dffgate:\G1:1:ndff                                                  ; dffgate                   ; work         ;
;          |dffgate:\G1:20:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r21|dffgate:\G1:20:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:21:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r21|dffgate:\G1:21:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:22:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r21|dffgate:\G1:22:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:23:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r21|dffgate:\G1:23:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:24:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r21|dffgate:\G1:24:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:25:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r21|dffgate:\G1:25:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:26:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r21|dffgate:\G1:26:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:27:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r21|dffgate:\G1:27:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:28:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r21|dffgate:\G1:28:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:29:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r21|dffgate:\G1:29:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:2:ndff|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r21|dffgate:\G1:2:ndff                                                  ; dffgate                   ; work         ;
;          |dffgate:\G1:30:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r21|dffgate:\G1:30:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:31:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r21|dffgate:\G1:31:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:3:ndff|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r21|dffgate:\G1:3:ndff                                                  ; dffgate                   ; work         ;
;          |dffgate:\G1:4:ndff|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r21|dffgate:\G1:4:ndff                                                  ; dffgate                   ; work         ;
;          |dffgate:\G1:5:ndff|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r21|dffgate:\G1:5:ndff                                                  ; dffgate                   ; work         ;
;          |dffgate:\G1:6:ndff|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r21|dffgate:\G1:6:ndff                                                  ; dffgate                   ; work         ;
;          |dffgate:\G1:7:ndff|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r21|dffgate:\G1:7:ndff                                                  ; dffgate                   ; work         ;
;          |dffgate:\G1:8:ndff|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r21|dffgate:\G1:8:ndff                                                  ; dffgate                   ; work         ;
;          |dffgate:\G1:9:ndff|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r21|dffgate:\G1:9:ndff                                                  ; dffgate                   ; work         ;
;       |dffNbit:r22|                        ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r22                                                                     ; dffNbit                   ; work         ;
;          |dffgate:\G1:0:ndff|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r22|dffgate:\G1:0:ndff                                                  ; dffgate                   ; work         ;
;          |dffgate:\G1:10:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r22|dffgate:\G1:10:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:11:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r22|dffgate:\G1:11:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:12:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r22|dffgate:\G1:12:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:13:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r22|dffgate:\G1:13:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:14:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r22|dffgate:\G1:14:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:15:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r22|dffgate:\G1:15:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:16:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r22|dffgate:\G1:16:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:17:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r22|dffgate:\G1:17:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:18:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r22|dffgate:\G1:18:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:19:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r22|dffgate:\G1:19:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:1:ndff|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r22|dffgate:\G1:1:ndff                                                  ; dffgate                   ; work         ;
;          |dffgate:\G1:20:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r22|dffgate:\G1:20:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:21:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r22|dffgate:\G1:21:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:22:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r22|dffgate:\G1:22:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:23:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r22|dffgate:\G1:23:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:24:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r22|dffgate:\G1:24:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:25:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r22|dffgate:\G1:25:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:26:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r22|dffgate:\G1:26:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:27:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r22|dffgate:\G1:27:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:28:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r22|dffgate:\G1:28:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:29:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r22|dffgate:\G1:29:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:2:ndff|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r22|dffgate:\G1:2:ndff                                                  ; dffgate                   ; work         ;
;          |dffgate:\G1:30:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r22|dffgate:\G1:30:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:31:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r22|dffgate:\G1:31:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:3:ndff|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r22|dffgate:\G1:3:ndff                                                  ; dffgate                   ; work         ;
;          |dffgate:\G1:4:ndff|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r22|dffgate:\G1:4:ndff                                                  ; dffgate                   ; work         ;
;          |dffgate:\G1:5:ndff|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r22|dffgate:\G1:5:ndff                                                  ; dffgate                   ; work         ;
;          |dffgate:\G1:6:ndff|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r22|dffgate:\G1:6:ndff                                                  ; dffgate                   ; work         ;
;          |dffgate:\G1:7:ndff|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r22|dffgate:\G1:7:ndff                                                  ; dffgate                   ; work         ;
;          |dffgate:\G1:8:ndff|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r22|dffgate:\G1:8:ndff                                                  ; dffgate                   ; work         ;
;          |dffgate:\G1:9:ndff|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r22|dffgate:\G1:9:ndff                                                  ; dffgate                   ; work         ;
;       |dffNbit:r23|                        ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r23                                                                     ; dffNbit                   ; work         ;
;          |dffgate:\G1:0:ndff|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r23|dffgate:\G1:0:ndff                                                  ; dffgate                   ; work         ;
;          |dffgate:\G1:10:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r23|dffgate:\G1:10:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:11:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r23|dffgate:\G1:11:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:12:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r23|dffgate:\G1:12:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:13:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r23|dffgate:\G1:13:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:14:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r23|dffgate:\G1:14:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:15:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r23|dffgate:\G1:15:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:16:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r23|dffgate:\G1:16:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:17:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r23|dffgate:\G1:17:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:18:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r23|dffgate:\G1:18:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:19:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r23|dffgate:\G1:19:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:1:ndff|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r23|dffgate:\G1:1:ndff                                                  ; dffgate                   ; work         ;
;          |dffgate:\G1:20:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r23|dffgate:\G1:20:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:21:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r23|dffgate:\G1:21:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:22:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r23|dffgate:\G1:22:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:23:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r23|dffgate:\G1:23:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:24:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r23|dffgate:\G1:24:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:25:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r23|dffgate:\G1:25:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:26:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r23|dffgate:\G1:26:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:27:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r23|dffgate:\G1:27:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:28:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r23|dffgate:\G1:28:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:29:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r23|dffgate:\G1:29:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:2:ndff|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r23|dffgate:\G1:2:ndff                                                  ; dffgate                   ; work         ;
;          |dffgate:\G1:30:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r23|dffgate:\G1:30:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:31:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r23|dffgate:\G1:31:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:3:ndff|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r23|dffgate:\G1:3:ndff                                                  ; dffgate                   ; work         ;
;          |dffgate:\G1:4:ndff|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r23|dffgate:\G1:4:ndff                                                  ; dffgate                   ; work         ;
;          |dffgate:\G1:5:ndff|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r23|dffgate:\G1:5:ndff                                                  ; dffgate                   ; work         ;
;          |dffgate:\G1:6:ndff|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r23|dffgate:\G1:6:ndff                                                  ; dffgate                   ; work         ;
;          |dffgate:\G1:7:ndff|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r23|dffgate:\G1:7:ndff                                                  ; dffgate                   ; work         ;
;          |dffgate:\G1:8:ndff|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r23|dffgate:\G1:8:ndff                                                  ; dffgate                   ; work         ;
;          |dffgate:\G1:9:ndff|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r23|dffgate:\G1:9:ndff                                                  ; dffgate                   ; work         ;
;       |dffNbit:r24|                        ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r24                                                                     ; dffNbit                   ; work         ;
;          |dffgate:\G1:0:ndff|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r24|dffgate:\G1:0:ndff                                                  ; dffgate                   ; work         ;
;          |dffgate:\G1:10:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r24|dffgate:\G1:10:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:11:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r24|dffgate:\G1:11:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:12:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r24|dffgate:\G1:12:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:13:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r24|dffgate:\G1:13:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:14:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r24|dffgate:\G1:14:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:15:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r24|dffgate:\G1:15:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:16:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r24|dffgate:\G1:16:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:17:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r24|dffgate:\G1:17:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:18:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r24|dffgate:\G1:18:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:19:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r24|dffgate:\G1:19:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:1:ndff|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r24|dffgate:\G1:1:ndff                                                  ; dffgate                   ; work         ;
;          |dffgate:\G1:20:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r24|dffgate:\G1:20:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:21:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r24|dffgate:\G1:21:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:22:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r24|dffgate:\G1:22:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:23:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r24|dffgate:\G1:23:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:24:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r24|dffgate:\G1:24:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:25:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r24|dffgate:\G1:25:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:26:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r24|dffgate:\G1:26:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:27:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r24|dffgate:\G1:27:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:28:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r24|dffgate:\G1:28:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:29:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r24|dffgate:\G1:29:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:2:ndff|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r24|dffgate:\G1:2:ndff                                                  ; dffgate                   ; work         ;
;          |dffgate:\G1:30:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r24|dffgate:\G1:30:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:31:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r24|dffgate:\G1:31:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:3:ndff|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r24|dffgate:\G1:3:ndff                                                  ; dffgate                   ; work         ;
;          |dffgate:\G1:4:ndff|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r24|dffgate:\G1:4:ndff                                                  ; dffgate                   ; work         ;
;          |dffgate:\G1:5:ndff|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r24|dffgate:\G1:5:ndff                                                  ; dffgate                   ; work         ;
;          |dffgate:\G1:6:ndff|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r24|dffgate:\G1:6:ndff                                                  ; dffgate                   ; work         ;
;          |dffgate:\G1:7:ndff|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r24|dffgate:\G1:7:ndff                                                  ; dffgate                   ; work         ;
;          |dffgate:\G1:8:ndff|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r24|dffgate:\G1:8:ndff                                                  ; dffgate                   ; work         ;
;          |dffgate:\G1:9:ndff|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r24|dffgate:\G1:9:ndff                                                  ; dffgate                   ; work         ;
;       |dffNbit:r25|                        ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r25                                                                     ; dffNbit                   ; work         ;
;          |dffgate:\G1:0:ndff|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r25|dffgate:\G1:0:ndff                                                  ; dffgate                   ; work         ;
;          |dffgate:\G1:10:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r25|dffgate:\G1:10:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:11:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r25|dffgate:\G1:11:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:12:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r25|dffgate:\G1:12:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:13:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r25|dffgate:\G1:13:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:14:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r25|dffgate:\G1:14:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:15:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r25|dffgate:\G1:15:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:16:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r25|dffgate:\G1:16:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:17:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r25|dffgate:\G1:17:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:18:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r25|dffgate:\G1:18:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:19:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r25|dffgate:\G1:19:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:1:ndff|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r25|dffgate:\G1:1:ndff                                                  ; dffgate                   ; work         ;
;          |dffgate:\G1:20:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r25|dffgate:\G1:20:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:21:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r25|dffgate:\G1:21:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:22:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r25|dffgate:\G1:22:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:23:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r25|dffgate:\G1:23:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:24:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r25|dffgate:\G1:24:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:25:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r25|dffgate:\G1:25:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:26:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r25|dffgate:\G1:26:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:27:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r25|dffgate:\G1:27:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:28:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r25|dffgate:\G1:28:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:29:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r25|dffgate:\G1:29:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:2:ndff|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r25|dffgate:\G1:2:ndff                                                  ; dffgate                   ; work         ;
;          |dffgate:\G1:30:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r25|dffgate:\G1:30:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:31:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r25|dffgate:\G1:31:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:3:ndff|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r25|dffgate:\G1:3:ndff                                                  ; dffgate                   ; work         ;
;          |dffgate:\G1:4:ndff|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r25|dffgate:\G1:4:ndff                                                  ; dffgate                   ; work         ;
;          |dffgate:\G1:5:ndff|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r25|dffgate:\G1:5:ndff                                                  ; dffgate                   ; work         ;
;          |dffgate:\G1:6:ndff|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r25|dffgate:\G1:6:ndff                                                  ; dffgate                   ; work         ;
;          |dffgate:\G1:7:ndff|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r25|dffgate:\G1:7:ndff                                                  ; dffgate                   ; work         ;
;          |dffgate:\G1:8:ndff|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r25|dffgate:\G1:8:ndff                                                  ; dffgate                   ; work         ;
;          |dffgate:\G1:9:ndff|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r25|dffgate:\G1:9:ndff                                                  ; dffgate                   ; work         ;
;       |dffNbit:r26|                        ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r26                                                                     ; dffNbit                   ; work         ;
;          |dffgate:\G1:0:ndff|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r26|dffgate:\G1:0:ndff                                                  ; dffgate                   ; work         ;
;          |dffgate:\G1:10:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r26|dffgate:\G1:10:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:11:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r26|dffgate:\G1:11:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:12:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r26|dffgate:\G1:12:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:13:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r26|dffgate:\G1:13:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:14:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r26|dffgate:\G1:14:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:15:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r26|dffgate:\G1:15:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:16:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r26|dffgate:\G1:16:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:17:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r26|dffgate:\G1:17:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:18:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r26|dffgate:\G1:18:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:19:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r26|dffgate:\G1:19:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:1:ndff|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r26|dffgate:\G1:1:ndff                                                  ; dffgate                   ; work         ;
;          |dffgate:\G1:20:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r26|dffgate:\G1:20:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:21:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r26|dffgate:\G1:21:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:22:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r26|dffgate:\G1:22:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:23:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r26|dffgate:\G1:23:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:24:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r26|dffgate:\G1:24:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:25:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r26|dffgate:\G1:25:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:26:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r26|dffgate:\G1:26:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:27:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r26|dffgate:\G1:27:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:28:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r26|dffgate:\G1:28:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:29:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r26|dffgate:\G1:29:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:2:ndff|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r26|dffgate:\G1:2:ndff                                                  ; dffgate                   ; work         ;
;          |dffgate:\G1:30:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r26|dffgate:\G1:30:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:31:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r26|dffgate:\G1:31:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:3:ndff|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r26|dffgate:\G1:3:ndff                                                  ; dffgate                   ; work         ;
;          |dffgate:\G1:4:ndff|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r26|dffgate:\G1:4:ndff                                                  ; dffgate                   ; work         ;
;          |dffgate:\G1:5:ndff|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r26|dffgate:\G1:5:ndff                                                  ; dffgate                   ; work         ;
;          |dffgate:\G1:6:ndff|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r26|dffgate:\G1:6:ndff                                                  ; dffgate                   ; work         ;
;          |dffgate:\G1:7:ndff|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r26|dffgate:\G1:7:ndff                                                  ; dffgate                   ; work         ;
;          |dffgate:\G1:8:ndff|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r26|dffgate:\G1:8:ndff                                                  ; dffgate                   ; work         ;
;          |dffgate:\G1:9:ndff|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r26|dffgate:\G1:9:ndff                                                  ; dffgate                   ; work         ;
;       |dffNbit:r27|                        ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r27                                                                     ; dffNbit                   ; work         ;
;          |dffgate:\G1:0:ndff|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r27|dffgate:\G1:0:ndff                                                  ; dffgate                   ; work         ;
;          |dffgate:\G1:10:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r27|dffgate:\G1:10:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:11:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r27|dffgate:\G1:11:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:12:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r27|dffgate:\G1:12:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:13:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r27|dffgate:\G1:13:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:14:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r27|dffgate:\G1:14:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:15:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r27|dffgate:\G1:15:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:16:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r27|dffgate:\G1:16:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:17:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r27|dffgate:\G1:17:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:18:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r27|dffgate:\G1:18:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:19:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r27|dffgate:\G1:19:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:1:ndff|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r27|dffgate:\G1:1:ndff                                                  ; dffgate                   ; work         ;
;          |dffgate:\G1:20:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r27|dffgate:\G1:20:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:21:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r27|dffgate:\G1:21:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:22:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r27|dffgate:\G1:22:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:23:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r27|dffgate:\G1:23:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:24:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r27|dffgate:\G1:24:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:25:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r27|dffgate:\G1:25:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:26:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r27|dffgate:\G1:26:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:27:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r27|dffgate:\G1:27:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:28:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r27|dffgate:\G1:28:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:29:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r27|dffgate:\G1:29:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:2:ndff|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r27|dffgate:\G1:2:ndff                                                  ; dffgate                   ; work         ;
;          |dffgate:\G1:30:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r27|dffgate:\G1:30:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:31:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r27|dffgate:\G1:31:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:3:ndff|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r27|dffgate:\G1:3:ndff                                                  ; dffgate                   ; work         ;
;          |dffgate:\G1:4:ndff|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r27|dffgate:\G1:4:ndff                                                  ; dffgate                   ; work         ;
;          |dffgate:\G1:5:ndff|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r27|dffgate:\G1:5:ndff                                                  ; dffgate                   ; work         ;
;          |dffgate:\G1:6:ndff|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r27|dffgate:\G1:6:ndff                                                  ; dffgate                   ; work         ;
;          |dffgate:\G1:7:ndff|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r27|dffgate:\G1:7:ndff                                                  ; dffgate                   ; work         ;
;          |dffgate:\G1:8:ndff|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r27|dffgate:\G1:8:ndff                                                  ; dffgate                   ; work         ;
;          |dffgate:\G1:9:ndff|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r27|dffgate:\G1:9:ndff                                                  ; dffgate                   ; work         ;
;       |dffNbit:r28|                        ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r28                                                                     ; dffNbit                   ; work         ;
;          |dffgate:\G1:0:ndff|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r28|dffgate:\G1:0:ndff                                                  ; dffgate                   ; work         ;
;          |dffgate:\G1:10:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r28|dffgate:\G1:10:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:11:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r28|dffgate:\G1:11:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:12:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r28|dffgate:\G1:12:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:13:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r28|dffgate:\G1:13:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:14:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r28|dffgate:\G1:14:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:15:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r28|dffgate:\G1:15:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:16:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r28|dffgate:\G1:16:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:17:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r28|dffgate:\G1:17:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:18:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r28|dffgate:\G1:18:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:19:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r28|dffgate:\G1:19:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:1:ndff|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r28|dffgate:\G1:1:ndff                                                  ; dffgate                   ; work         ;
;          |dffgate:\G1:20:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r28|dffgate:\G1:20:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:21:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r28|dffgate:\G1:21:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:22:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r28|dffgate:\G1:22:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:23:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r28|dffgate:\G1:23:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:24:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r28|dffgate:\G1:24:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:25:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r28|dffgate:\G1:25:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:26:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r28|dffgate:\G1:26:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:27:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r28|dffgate:\G1:27:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:28:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r28|dffgate:\G1:28:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:29:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r28|dffgate:\G1:29:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:2:ndff|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r28|dffgate:\G1:2:ndff                                                  ; dffgate                   ; work         ;
;          |dffgate:\G1:30:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r28|dffgate:\G1:30:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:31:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r28|dffgate:\G1:31:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:3:ndff|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r28|dffgate:\G1:3:ndff                                                  ; dffgate                   ; work         ;
;          |dffgate:\G1:4:ndff|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r28|dffgate:\G1:4:ndff                                                  ; dffgate                   ; work         ;
;          |dffgate:\G1:5:ndff|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r28|dffgate:\G1:5:ndff                                                  ; dffgate                   ; work         ;
;          |dffgate:\G1:6:ndff|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r28|dffgate:\G1:6:ndff                                                  ; dffgate                   ; work         ;
;          |dffgate:\G1:7:ndff|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r28|dffgate:\G1:7:ndff                                                  ; dffgate                   ; work         ;
;          |dffgate:\G1:8:ndff|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r28|dffgate:\G1:8:ndff                                                  ; dffgate                   ; work         ;
;          |dffgate:\G1:9:ndff|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r28|dffgate:\G1:9:ndff                                                  ; dffgate                   ; work         ;
;       |dffNbit:r29|                        ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r29                                                                     ; dffNbit                   ; work         ;
;          |dffgate:\G1:0:ndff|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r29|dffgate:\G1:0:ndff                                                  ; dffgate                   ; work         ;
;          |dffgate:\G1:10:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r29|dffgate:\G1:10:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:11:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r29|dffgate:\G1:11:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:12:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r29|dffgate:\G1:12:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:13:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r29|dffgate:\G1:13:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:14:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r29|dffgate:\G1:14:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:15:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r29|dffgate:\G1:15:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:16:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r29|dffgate:\G1:16:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:17:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r29|dffgate:\G1:17:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:18:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r29|dffgate:\G1:18:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:19:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r29|dffgate:\G1:19:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:1:ndff|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r29|dffgate:\G1:1:ndff                                                  ; dffgate                   ; work         ;
;          |dffgate:\G1:20:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r29|dffgate:\G1:20:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:21:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r29|dffgate:\G1:21:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:22:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r29|dffgate:\G1:22:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:23:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r29|dffgate:\G1:23:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:24:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r29|dffgate:\G1:24:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:25:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r29|dffgate:\G1:25:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:26:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r29|dffgate:\G1:26:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:27:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r29|dffgate:\G1:27:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:28:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r29|dffgate:\G1:28:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:29:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r29|dffgate:\G1:29:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:2:ndff|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r29|dffgate:\G1:2:ndff                                                  ; dffgate                   ; work         ;
;          |dffgate:\G1:30:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r29|dffgate:\G1:30:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:31:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r29|dffgate:\G1:31:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:3:ndff|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r29|dffgate:\G1:3:ndff                                                  ; dffgate                   ; work         ;
;          |dffgate:\G1:4:ndff|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r29|dffgate:\G1:4:ndff                                                  ; dffgate                   ; work         ;
;          |dffgate:\G1:5:ndff|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r29|dffgate:\G1:5:ndff                                                  ; dffgate                   ; work         ;
;          |dffgate:\G1:6:ndff|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r29|dffgate:\G1:6:ndff                                                  ; dffgate                   ; work         ;
;          |dffgate:\G1:7:ndff|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r29|dffgate:\G1:7:ndff                                                  ; dffgate                   ; work         ;
;          |dffgate:\G1:8:ndff|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r29|dffgate:\G1:8:ndff                                                  ; dffgate                   ; work         ;
;          |dffgate:\G1:9:ndff|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r29|dffgate:\G1:9:ndff                                                  ; dffgate                   ; work         ;
;       |dffNbit:r2|                         ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r2                                                                      ; dffNbit                   ; work         ;
;          |dffgate:\G1:0:ndff|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r2|dffgate:\G1:0:ndff                                                   ; dffgate                   ; work         ;
;          |dffgate:\G1:10:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r2|dffgate:\G1:10:ndff                                                  ; dffgate                   ; work         ;
;          |dffgate:\G1:11:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r2|dffgate:\G1:11:ndff                                                  ; dffgate                   ; work         ;
;          |dffgate:\G1:12:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r2|dffgate:\G1:12:ndff                                                  ; dffgate                   ; work         ;
;          |dffgate:\G1:13:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r2|dffgate:\G1:13:ndff                                                  ; dffgate                   ; work         ;
;          |dffgate:\G1:14:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r2|dffgate:\G1:14:ndff                                                  ; dffgate                   ; work         ;
;          |dffgate:\G1:15:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r2|dffgate:\G1:15:ndff                                                  ; dffgate                   ; work         ;
;          |dffgate:\G1:16:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r2|dffgate:\G1:16:ndff                                                  ; dffgate                   ; work         ;
;          |dffgate:\G1:17:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r2|dffgate:\G1:17:ndff                                                  ; dffgate                   ; work         ;
;          |dffgate:\G1:18:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r2|dffgate:\G1:18:ndff                                                  ; dffgate                   ; work         ;
;          |dffgate:\G1:19:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r2|dffgate:\G1:19:ndff                                                  ; dffgate                   ; work         ;
;          |dffgate:\G1:1:ndff|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r2|dffgate:\G1:1:ndff                                                   ; dffgate                   ; work         ;
;          |dffgate:\G1:20:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r2|dffgate:\G1:20:ndff                                                  ; dffgate                   ; work         ;
;          |dffgate:\G1:21:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r2|dffgate:\G1:21:ndff                                                  ; dffgate                   ; work         ;
;          |dffgate:\G1:22:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r2|dffgate:\G1:22:ndff                                                  ; dffgate                   ; work         ;
;          |dffgate:\G1:23:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r2|dffgate:\G1:23:ndff                                                  ; dffgate                   ; work         ;
;          |dffgate:\G1:24:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r2|dffgate:\G1:24:ndff                                                  ; dffgate                   ; work         ;
;          |dffgate:\G1:25:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r2|dffgate:\G1:25:ndff                                                  ; dffgate                   ; work         ;
;          |dffgate:\G1:26:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r2|dffgate:\G1:26:ndff                                                  ; dffgate                   ; work         ;
;          |dffgate:\G1:27:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r2|dffgate:\G1:27:ndff                                                  ; dffgate                   ; work         ;
;          |dffgate:\G1:28:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r2|dffgate:\G1:28:ndff                                                  ; dffgate                   ; work         ;
;          |dffgate:\G1:29:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r2|dffgate:\G1:29:ndff                                                  ; dffgate                   ; work         ;
;          |dffgate:\G1:2:ndff|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r2|dffgate:\G1:2:ndff                                                   ; dffgate                   ; work         ;
;          |dffgate:\G1:30:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r2|dffgate:\G1:30:ndff                                                  ; dffgate                   ; work         ;
;          |dffgate:\G1:31:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r2|dffgate:\G1:31:ndff                                                  ; dffgate                   ; work         ;
;          |dffgate:\G1:3:ndff|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r2|dffgate:\G1:3:ndff                                                   ; dffgate                   ; work         ;
;          |dffgate:\G1:4:ndff|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r2|dffgate:\G1:4:ndff                                                   ; dffgate                   ; work         ;
;          |dffgate:\G1:5:ndff|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r2|dffgate:\G1:5:ndff                                                   ; dffgate                   ; work         ;
;          |dffgate:\G1:6:ndff|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r2|dffgate:\G1:6:ndff                                                   ; dffgate                   ; work         ;
;          |dffgate:\G1:7:ndff|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r2|dffgate:\G1:7:ndff                                                   ; dffgate                   ; work         ;
;          |dffgate:\G1:8:ndff|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r2|dffgate:\G1:8:ndff                                                   ; dffgate                   ; work         ;
;          |dffgate:\G1:9:ndff|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r2|dffgate:\G1:9:ndff                                                   ; dffgate                   ; work         ;
;       |dffNbit:r30|                        ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r30                                                                     ; dffNbit                   ; work         ;
;          |dffgate:\G1:0:ndff|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r30|dffgate:\G1:0:ndff                                                  ; dffgate                   ; work         ;
;          |dffgate:\G1:10:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r30|dffgate:\G1:10:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:11:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r30|dffgate:\G1:11:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:12:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r30|dffgate:\G1:12:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:13:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r30|dffgate:\G1:13:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:14:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r30|dffgate:\G1:14:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:15:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r30|dffgate:\G1:15:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:16:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r30|dffgate:\G1:16:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:17:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r30|dffgate:\G1:17:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:18:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r30|dffgate:\G1:18:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:19:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r30|dffgate:\G1:19:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:1:ndff|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r30|dffgate:\G1:1:ndff                                                  ; dffgate                   ; work         ;
;          |dffgate:\G1:20:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r30|dffgate:\G1:20:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:21:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r30|dffgate:\G1:21:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:22:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r30|dffgate:\G1:22:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:23:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r30|dffgate:\G1:23:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:24:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r30|dffgate:\G1:24:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:25:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r30|dffgate:\G1:25:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:26:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r30|dffgate:\G1:26:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:27:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r30|dffgate:\G1:27:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:28:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r30|dffgate:\G1:28:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:29:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r30|dffgate:\G1:29:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:2:ndff|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r30|dffgate:\G1:2:ndff                                                  ; dffgate                   ; work         ;
;          |dffgate:\G1:30:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r30|dffgate:\G1:30:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:31:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r30|dffgate:\G1:31:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:3:ndff|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r30|dffgate:\G1:3:ndff                                                  ; dffgate                   ; work         ;
;          |dffgate:\G1:4:ndff|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r30|dffgate:\G1:4:ndff                                                  ; dffgate                   ; work         ;
;          |dffgate:\G1:5:ndff|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r30|dffgate:\G1:5:ndff                                                  ; dffgate                   ; work         ;
;          |dffgate:\G1:6:ndff|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r30|dffgate:\G1:6:ndff                                                  ; dffgate                   ; work         ;
;          |dffgate:\G1:7:ndff|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r30|dffgate:\G1:7:ndff                                                  ; dffgate                   ; work         ;
;          |dffgate:\G1:8:ndff|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r30|dffgate:\G1:8:ndff                                                  ; dffgate                   ; work         ;
;          |dffgate:\G1:9:ndff|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r30|dffgate:\G1:9:ndff                                                  ; dffgate                   ; work         ;
;       |dffNbit:r31|                        ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r31                                                                     ; dffNbit                   ; work         ;
;          |dffgate:\G1:0:ndff|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r31|dffgate:\G1:0:ndff                                                  ; dffgate                   ; work         ;
;          |dffgate:\G1:10:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r31|dffgate:\G1:10:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:11:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r31|dffgate:\G1:11:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:12:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r31|dffgate:\G1:12:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:13:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r31|dffgate:\G1:13:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:14:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r31|dffgate:\G1:14:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:15:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r31|dffgate:\G1:15:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:16:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r31|dffgate:\G1:16:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:17:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r31|dffgate:\G1:17:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:18:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r31|dffgate:\G1:18:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:19:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r31|dffgate:\G1:19:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:1:ndff|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r31|dffgate:\G1:1:ndff                                                  ; dffgate                   ; work         ;
;          |dffgate:\G1:20:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r31|dffgate:\G1:20:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:21:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r31|dffgate:\G1:21:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:22:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r31|dffgate:\G1:22:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:23:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r31|dffgate:\G1:23:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:24:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r31|dffgate:\G1:24:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:25:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r31|dffgate:\G1:25:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:26:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r31|dffgate:\G1:26:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:27:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r31|dffgate:\G1:27:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:28:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r31|dffgate:\G1:28:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:29:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r31|dffgate:\G1:29:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:2:ndff|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r31|dffgate:\G1:2:ndff                                                  ; dffgate                   ; work         ;
;          |dffgate:\G1:30:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r31|dffgate:\G1:30:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:31:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r31|dffgate:\G1:31:ndff                                                 ; dffgate                   ; work         ;
;          |dffgate:\G1:3:ndff|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r31|dffgate:\G1:3:ndff                                                  ; dffgate                   ; work         ;
;          |dffgate:\G1:4:ndff|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r31|dffgate:\G1:4:ndff                                                  ; dffgate                   ; work         ;
;          |dffgate:\G1:5:ndff|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r31|dffgate:\G1:5:ndff                                                  ; dffgate                   ; work         ;
;          |dffgate:\G1:6:ndff|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r31|dffgate:\G1:6:ndff                                                  ; dffgate                   ; work         ;
;          |dffgate:\G1:7:ndff|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r31|dffgate:\G1:7:ndff                                                  ; dffgate                   ; work         ;
;          |dffgate:\G1:8:ndff|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r31|dffgate:\G1:8:ndff                                                  ; dffgate                   ; work         ;
;          |dffgate:\G1:9:ndff|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r31|dffgate:\G1:9:ndff                                                  ; dffgate                   ; work         ;
;       |dffNbit:r3|                         ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r3                                                                      ; dffNbit                   ; work         ;
;          |dffgate:\G1:0:ndff|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r3|dffgate:\G1:0:ndff                                                   ; dffgate                   ; work         ;
;          |dffgate:\G1:10:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r3|dffgate:\G1:10:ndff                                                  ; dffgate                   ; work         ;
;          |dffgate:\G1:11:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r3|dffgate:\G1:11:ndff                                                  ; dffgate                   ; work         ;
;          |dffgate:\G1:12:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r3|dffgate:\G1:12:ndff                                                  ; dffgate                   ; work         ;
;          |dffgate:\G1:13:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r3|dffgate:\G1:13:ndff                                                  ; dffgate                   ; work         ;
;          |dffgate:\G1:14:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r3|dffgate:\G1:14:ndff                                                  ; dffgate                   ; work         ;
;          |dffgate:\G1:15:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r3|dffgate:\G1:15:ndff                                                  ; dffgate                   ; work         ;
;          |dffgate:\G1:16:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r3|dffgate:\G1:16:ndff                                                  ; dffgate                   ; work         ;
;          |dffgate:\G1:17:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r3|dffgate:\G1:17:ndff                                                  ; dffgate                   ; work         ;
;          |dffgate:\G1:18:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r3|dffgate:\G1:18:ndff                                                  ; dffgate                   ; work         ;
;          |dffgate:\G1:19:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r3|dffgate:\G1:19:ndff                                                  ; dffgate                   ; work         ;
;          |dffgate:\G1:1:ndff|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r3|dffgate:\G1:1:ndff                                                   ; dffgate                   ; work         ;
;          |dffgate:\G1:20:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r3|dffgate:\G1:20:ndff                                                  ; dffgate                   ; work         ;
;          |dffgate:\G1:21:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r3|dffgate:\G1:21:ndff                                                  ; dffgate                   ; work         ;
;          |dffgate:\G1:22:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r3|dffgate:\G1:22:ndff                                                  ; dffgate                   ; work         ;
;          |dffgate:\G1:23:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r3|dffgate:\G1:23:ndff                                                  ; dffgate                   ; work         ;
;          |dffgate:\G1:24:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r3|dffgate:\G1:24:ndff                                                  ; dffgate                   ; work         ;
;          |dffgate:\G1:25:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r3|dffgate:\G1:25:ndff                                                  ; dffgate                   ; work         ;
;          |dffgate:\G1:26:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r3|dffgate:\G1:26:ndff                                                  ; dffgate                   ; work         ;
;          |dffgate:\G1:27:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r3|dffgate:\G1:27:ndff                                                  ; dffgate                   ; work         ;
;          |dffgate:\G1:28:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r3|dffgate:\G1:28:ndff                                                  ; dffgate                   ; work         ;
;          |dffgate:\G1:29:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r3|dffgate:\G1:29:ndff                                                  ; dffgate                   ; work         ;
;          |dffgate:\G1:2:ndff|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r3|dffgate:\G1:2:ndff                                                   ; dffgate                   ; work         ;
;          |dffgate:\G1:30:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r3|dffgate:\G1:30:ndff                                                  ; dffgate                   ; work         ;
;          |dffgate:\G1:31:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r3|dffgate:\G1:31:ndff                                                  ; dffgate                   ; work         ;
;          |dffgate:\G1:3:ndff|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r3|dffgate:\G1:3:ndff                                                   ; dffgate                   ; work         ;
;          |dffgate:\G1:4:ndff|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r3|dffgate:\G1:4:ndff                                                   ; dffgate                   ; work         ;
;          |dffgate:\G1:5:ndff|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r3|dffgate:\G1:5:ndff                                                   ; dffgate                   ; work         ;
;          |dffgate:\G1:6:ndff|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r3|dffgate:\G1:6:ndff                                                   ; dffgate                   ; work         ;
;          |dffgate:\G1:7:ndff|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r3|dffgate:\G1:7:ndff                                                   ; dffgate                   ; work         ;
;          |dffgate:\G1:8:ndff|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r3|dffgate:\G1:8:ndff                                                   ; dffgate                   ; work         ;
;          |dffgate:\G1:9:ndff|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r3|dffgate:\G1:9:ndff                                                   ; dffgate                   ; work         ;
;       |dffNbit:r4|                         ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r4                                                                      ; dffNbit                   ; work         ;
;          |dffgate:\G1:0:ndff|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r4|dffgate:\G1:0:ndff                                                   ; dffgate                   ; work         ;
;          |dffgate:\G1:10:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r4|dffgate:\G1:10:ndff                                                  ; dffgate                   ; work         ;
;          |dffgate:\G1:11:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r4|dffgate:\G1:11:ndff                                                  ; dffgate                   ; work         ;
;          |dffgate:\G1:12:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r4|dffgate:\G1:12:ndff                                                  ; dffgate                   ; work         ;
;          |dffgate:\G1:13:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r4|dffgate:\G1:13:ndff                                                  ; dffgate                   ; work         ;
;          |dffgate:\G1:14:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r4|dffgate:\G1:14:ndff                                                  ; dffgate                   ; work         ;
;          |dffgate:\G1:15:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r4|dffgate:\G1:15:ndff                                                  ; dffgate                   ; work         ;
;          |dffgate:\G1:16:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r4|dffgate:\G1:16:ndff                                                  ; dffgate                   ; work         ;
;          |dffgate:\G1:17:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r4|dffgate:\G1:17:ndff                                                  ; dffgate                   ; work         ;
;          |dffgate:\G1:18:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r4|dffgate:\G1:18:ndff                                                  ; dffgate                   ; work         ;
;          |dffgate:\G1:19:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r4|dffgate:\G1:19:ndff                                                  ; dffgate                   ; work         ;
;          |dffgate:\G1:1:ndff|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r4|dffgate:\G1:1:ndff                                                   ; dffgate                   ; work         ;
;          |dffgate:\G1:20:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r4|dffgate:\G1:20:ndff                                                  ; dffgate                   ; work         ;
;          |dffgate:\G1:21:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r4|dffgate:\G1:21:ndff                                                  ; dffgate                   ; work         ;
;          |dffgate:\G1:22:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r4|dffgate:\G1:22:ndff                                                  ; dffgate                   ; work         ;
;          |dffgate:\G1:23:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r4|dffgate:\G1:23:ndff                                                  ; dffgate                   ; work         ;
;          |dffgate:\G1:24:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r4|dffgate:\G1:24:ndff                                                  ; dffgate                   ; work         ;
;          |dffgate:\G1:25:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r4|dffgate:\G1:25:ndff                                                  ; dffgate                   ; work         ;
;          |dffgate:\G1:26:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r4|dffgate:\G1:26:ndff                                                  ; dffgate                   ; work         ;
;          |dffgate:\G1:27:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r4|dffgate:\G1:27:ndff                                                  ; dffgate                   ; work         ;
;          |dffgate:\G1:28:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r4|dffgate:\G1:28:ndff                                                  ; dffgate                   ; work         ;
;          |dffgate:\G1:29:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r4|dffgate:\G1:29:ndff                                                  ; dffgate                   ; work         ;
;          |dffgate:\G1:2:ndff|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r4|dffgate:\G1:2:ndff                                                   ; dffgate                   ; work         ;
;          |dffgate:\G1:30:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r4|dffgate:\G1:30:ndff                                                  ; dffgate                   ; work         ;
;          |dffgate:\G1:31:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r4|dffgate:\G1:31:ndff                                                  ; dffgate                   ; work         ;
;          |dffgate:\G1:3:ndff|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r4|dffgate:\G1:3:ndff                                                   ; dffgate                   ; work         ;
;          |dffgate:\G1:4:ndff|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r4|dffgate:\G1:4:ndff                                                   ; dffgate                   ; work         ;
;          |dffgate:\G1:5:ndff|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r4|dffgate:\G1:5:ndff                                                   ; dffgate                   ; work         ;
;          |dffgate:\G1:6:ndff|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r4|dffgate:\G1:6:ndff                                                   ; dffgate                   ; work         ;
;          |dffgate:\G1:7:ndff|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r4|dffgate:\G1:7:ndff                                                   ; dffgate                   ; work         ;
;          |dffgate:\G1:8:ndff|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r4|dffgate:\G1:8:ndff                                                   ; dffgate                   ; work         ;
;          |dffgate:\G1:9:ndff|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r4|dffgate:\G1:9:ndff                                                   ; dffgate                   ; work         ;
;       |dffNbit:r5|                         ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r5                                                                      ; dffNbit                   ; work         ;
;          |dffgate:\G1:0:ndff|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r5|dffgate:\G1:0:ndff                                                   ; dffgate                   ; work         ;
;          |dffgate:\G1:10:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r5|dffgate:\G1:10:ndff                                                  ; dffgate                   ; work         ;
;          |dffgate:\G1:11:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r5|dffgate:\G1:11:ndff                                                  ; dffgate                   ; work         ;
;          |dffgate:\G1:12:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r5|dffgate:\G1:12:ndff                                                  ; dffgate                   ; work         ;
;          |dffgate:\G1:13:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r5|dffgate:\G1:13:ndff                                                  ; dffgate                   ; work         ;
;          |dffgate:\G1:14:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r5|dffgate:\G1:14:ndff                                                  ; dffgate                   ; work         ;
;          |dffgate:\G1:15:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r5|dffgate:\G1:15:ndff                                                  ; dffgate                   ; work         ;
;          |dffgate:\G1:16:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r5|dffgate:\G1:16:ndff                                                  ; dffgate                   ; work         ;
;          |dffgate:\G1:17:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r5|dffgate:\G1:17:ndff                                                  ; dffgate                   ; work         ;
;          |dffgate:\G1:18:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r5|dffgate:\G1:18:ndff                                                  ; dffgate                   ; work         ;
;          |dffgate:\G1:19:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r5|dffgate:\G1:19:ndff                                                  ; dffgate                   ; work         ;
;          |dffgate:\G1:1:ndff|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r5|dffgate:\G1:1:ndff                                                   ; dffgate                   ; work         ;
;          |dffgate:\G1:20:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r5|dffgate:\G1:20:ndff                                                  ; dffgate                   ; work         ;
;          |dffgate:\G1:21:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r5|dffgate:\G1:21:ndff                                                  ; dffgate                   ; work         ;
;          |dffgate:\G1:22:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r5|dffgate:\G1:22:ndff                                                  ; dffgate                   ; work         ;
;          |dffgate:\G1:23:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r5|dffgate:\G1:23:ndff                                                  ; dffgate                   ; work         ;
;          |dffgate:\G1:24:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r5|dffgate:\G1:24:ndff                                                  ; dffgate                   ; work         ;
;          |dffgate:\G1:25:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r5|dffgate:\G1:25:ndff                                                  ; dffgate                   ; work         ;
;          |dffgate:\G1:26:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r5|dffgate:\G1:26:ndff                                                  ; dffgate                   ; work         ;
;          |dffgate:\G1:27:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r5|dffgate:\G1:27:ndff                                                  ; dffgate                   ; work         ;
;          |dffgate:\G1:28:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r5|dffgate:\G1:28:ndff                                                  ; dffgate                   ; work         ;
;          |dffgate:\G1:29:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r5|dffgate:\G1:29:ndff                                                  ; dffgate                   ; work         ;
;          |dffgate:\G1:2:ndff|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r5|dffgate:\G1:2:ndff                                                   ; dffgate                   ; work         ;
;          |dffgate:\G1:30:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r5|dffgate:\G1:30:ndff                                                  ; dffgate                   ; work         ;
;          |dffgate:\G1:31:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r5|dffgate:\G1:31:ndff                                                  ; dffgate                   ; work         ;
;          |dffgate:\G1:3:ndff|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r5|dffgate:\G1:3:ndff                                                   ; dffgate                   ; work         ;
;          |dffgate:\G1:4:ndff|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r5|dffgate:\G1:4:ndff                                                   ; dffgate                   ; work         ;
;          |dffgate:\G1:5:ndff|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r5|dffgate:\G1:5:ndff                                                   ; dffgate                   ; work         ;
;          |dffgate:\G1:6:ndff|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r5|dffgate:\G1:6:ndff                                                   ; dffgate                   ; work         ;
;          |dffgate:\G1:7:ndff|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r5|dffgate:\G1:7:ndff                                                   ; dffgate                   ; work         ;
;          |dffgate:\G1:8:ndff|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r5|dffgate:\G1:8:ndff                                                   ; dffgate                   ; work         ;
;          |dffgate:\G1:9:ndff|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r5|dffgate:\G1:9:ndff                                                   ; dffgate                   ; work         ;
;       |dffNbit:r6|                         ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r6                                                                      ; dffNbit                   ; work         ;
;          |dffgate:\G1:0:ndff|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r6|dffgate:\G1:0:ndff                                                   ; dffgate                   ; work         ;
;          |dffgate:\G1:10:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r6|dffgate:\G1:10:ndff                                                  ; dffgate                   ; work         ;
;          |dffgate:\G1:11:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r6|dffgate:\G1:11:ndff                                                  ; dffgate                   ; work         ;
;          |dffgate:\G1:12:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r6|dffgate:\G1:12:ndff                                                  ; dffgate                   ; work         ;
;          |dffgate:\G1:13:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r6|dffgate:\G1:13:ndff                                                  ; dffgate                   ; work         ;
;          |dffgate:\G1:14:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r6|dffgate:\G1:14:ndff                                                  ; dffgate                   ; work         ;
;          |dffgate:\G1:15:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r6|dffgate:\G1:15:ndff                                                  ; dffgate                   ; work         ;
;          |dffgate:\G1:16:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r6|dffgate:\G1:16:ndff                                                  ; dffgate                   ; work         ;
;          |dffgate:\G1:17:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r6|dffgate:\G1:17:ndff                                                  ; dffgate                   ; work         ;
;          |dffgate:\G1:18:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r6|dffgate:\G1:18:ndff                                                  ; dffgate                   ; work         ;
;          |dffgate:\G1:19:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r6|dffgate:\G1:19:ndff                                                  ; dffgate                   ; work         ;
;          |dffgate:\G1:1:ndff|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r6|dffgate:\G1:1:ndff                                                   ; dffgate                   ; work         ;
;          |dffgate:\G1:20:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r6|dffgate:\G1:20:ndff                                                  ; dffgate                   ; work         ;
;          |dffgate:\G1:21:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r6|dffgate:\G1:21:ndff                                                  ; dffgate                   ; work         ;
;          |dffgate:\G1:22:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r6|dffgate:\G1:22:ndff                                                  ; dffgate                   ; work         ;
;          |dffgate:\G1:23:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r6|dffgate:\G1:23:ndff                                                  ; dffgate                   ; work         ;
;          |dffgate:\G1:24:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r6|dffgate:\G1:24:ndff                                                  ; dffgate                   ; work         ;
;          |dffgate:\G1:25:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r6|dffgate:\G1:25:ndff                                                  ; dffgate                   ; work         ;
;          |dffgate:\G1:26:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r6|dffgate:\G1:26:ndff                                                  ; dffgate                   ; work         ;
;          |dffgate:\G1:27:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r6|dffgate:\G1:27:ndff                                                  ; dffgate                   ; work         ;
;          |dffgate:\G1:28:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r6|dffgate:\G1:28:ndff                                                  ; dffgate                   ; work         ;
;          |dffgate:\G1:29:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r6|dffgate:\G1:29:ndff                                                  ; dffgate                   ; work         ;
;          |dffgate:\G1:2:ndff|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r6|dffgate:\G1:2:ndff                                                   ; dffgate                   ; work         ;
;          |dffgate:\G1:30:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r6|dffgate:\G1:30:ndff                                                  ; dffgate                   ; work         ;
;          |dffgate:\G1:31:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r6|dffgate:\G1:31:ndff                                                  ; dffgate                   ; work         ;
;          |dffgate:\G1:3:ndff|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r6|dffgate:\G1:3:ndff                                                   ; dffgate                   ; work         ;
;          |dffgate:\G1:4:ndff|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r6|dffgate:\G1:4:ndff                                                   ; dffgate                   ; work         ;
;          |dffgate:\G1:5:ndff|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r6|dffgate:\G1:5:ndff                                                   ; dffgate                   ; work         ;
;          |dffgate:\G1:6:ndff|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r6|dffgate:\G1:6:ndff                                                   ; dffgate                   ; work         ;
;          |dffgate:\G1:7:ndff|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r6|dffgate:\G1:7:ndff                                                   ; dffgate                   ; work         ;
;          |dffgate:\G1:8:ndff|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r6|dffgate:\G1:8:ndff                                                   ; dffgate                   ; work         ;
;          |dffgate:\G1:9:ndff|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r6|dffgate:\G1:9:ndff                                                   ; dffgate                   ; work         ;
;       |dffNbit:r7|                         ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r7                                                                      ; dffNbit                   ; work         ;
;          |dffgate:\G1:0:ndff|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r7|dffgate:\G1:0:ndff                                                   ; dffgate                   ; work         ;
;          |dffgate:\G1:10:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r7|dffgate:\G1:10:ndff                                                  ; dffgate                   ; work         ;
;          |dffgate:\G1:11:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r7|dffgate:\G1:11:ndff                                                  ; dffgate                   ; work         ;
;          |dffgate:\G1:12:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r7|dffgate:\G1:12:ndff                                                  ; dffgate                   ; work         ;
;          |dffgate:\G1:13:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r7|dffgate:\G1:13:ndff                                                  ; dffgate                   ; work         ;
;          |dffgate:\G1:14:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r7|dffgate:\G1:14:ndff                                                  ; dffgate                   ; work         ;
;          |dffgate:\G1:15:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r7|dffgate:\G1:15:ndff                                                  ; dffgate                   ; work         ;
;          |dffgate:\G1:16:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r7|dffgate:\G1:16:ndff                                                  ; dffgate                   ; work         ;
;          |dffgate:\G1:17:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r7|dffgate:\G1:17:ndff                                                  ; dffgate                   ; work         ;
;          |dffgate:\G1:18:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r7|dffgate:\G1:18:ndff                                                  ; dffgate                   ; work         ;
;          |dffgate:\G1:19:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r7|dffgate:\G1:19:ndff                                                  ; dffgate                   ; work         ;
;          |dffgate:\G1:1:ndff|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r7|dffgate:\G1:1:ndff                                                   ; dffgate                   ; work         ;
;          |dffgate:\G1:20:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r7|dffgate:\G1:20:ndff                                                  ; dffgate                   ; work         ;
;          |dffgate:\G1:21:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r7|dffgate:\G1:21:ndff                                                  ; dffgate                   ; work         ;
;          |dffgate:\G1:22:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r7|dffgate:\G1:22:ndff                                                  ; dffgate                   ; work         ;
;          |dffgate:\G1:23:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r7|dffgate:\G1:23:ndff                                                  ; dffgate                   ; work         ;
;          |dffgate:\G1:24:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r7|dffgate:\G1:24:ndff                                                  ; dffgate                   ; work         ;
;          |dffgate:\G1:25:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r7|dffgate:\G1:25:ndff                                                  ; dffgate                   ; work         ;
;          |dffgate:\G1:26:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r7|dffgate:\G1:26:ndff                                                  ; dffgate                   ; work         ;
;          |dffgate:\G1:27:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r7|dffgate:\G1:27:ndff                                                  ; dffgate                   ; work         ;
;          |dffgate:\G1:28:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r7|dffgate:\G1:28:ndff                                                  ; dffgate                   ; work         ;
;          |dffgate:\G1:29:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r7|dffgate:\G1:29:ndff                                                  ; dffgate                   ; work         ;
;          |dffgate:\G1:2:ndff|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r7|dffgate:\G1:2:ndff                                                   ; dffgate                   ; work         ;
;          |dffgate:\G1:30:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r7|dffgate:\G1:30:ndff                                                  ; dffgate                   ; work         ;
;          |dffgate:\G1:31:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r7|dffgate:\G1:31:ndff                                                  ; dffgate                   ; work         ;
;          |dffgate:\G1:3:ndff|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r7|dffgate:\G1:3:ndff                                                   ; dffgate                   ; work         ;
;          |dffgate:\G1:4:ndff|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r7|dffgate:\G1:4:ndff                                                   ; dffgate                   ; work         ;
;          |dffgate:\G1:5:ndff|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r7|dffgate:\G1:5:ndff                                                   ; dffgate                   ; work         ;
;          |dffgate:\G1:6:ndff|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r7|dffgate:\G1:6:ndff                                                   ; dffgate                   ; work         ;
;          |dffgate:\G1:7:ndff|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r7|dffgate:\G1:7:ndff                                                   ; dffgate                   ; work         ;
;          |dffgate:\G1:8:ndff|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r7|dffgate:\G1:8:ndff                                                   ; dffgate                   ; work         ;
;          |dffgate:\G1:9:ndff|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r7|dffgate:\G1:9:ndff                                                   ; dffgate                   ; work         ;
;       |dffNbit:r8|                         ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r8                                                                      ; dffNbit                   ; work         ;
;          |dffgate:\G1:0:ndff|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r8|dffgate:\G1:0:ndff                                                   ; dffgate                   ; work         ;
;          |dffgate:\G1:10:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r8|dffgate:\G1:10:ndff                                                  ; dffgate                   ; work         ;
;          |dffgate:\G1:11:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r8|dffgate:\G1:11:ndff                                                  ; dffgate                   ; work         ;
;          |dffgate:\G1:12:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r8|dffgate:\G1:12:ndff                                                  ; dffgate                   ; work         ;
;          |dffgate:\G1:13:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r8|dffgate:\G1:13:ndff                                                  ; dffgate                   ; work         ;
;          |dffgate:\G1:14:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r8|dffgate:\G1:14:ndff                                                  ; dffgate                   ; work         ;
;          |dffgate:\G1:15:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r8|dffgate:\G1:15:ndff                                                  ; dffgate                   ; work         ;
;          |dffgate:\G1:16:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r8|dffgate:\G1:16:ndff                                                  ; dffgate                   ; work         ;
;          |dffgate:\G1:17:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r8|dffgate:\G1:17:ndff                                                  ; dffgate                   ; work         ;
;          |dffgate:\G1:18:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r8|dffgate:\G1:18:ndff                                                  ; dffgate                   ; work         ;
;          |dffgate:\G1:19:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r8|dffgate:\G1:19:ndff                                                  ; dffgate                   ; work         ;
;          |dffgate:\G1:1:ndff|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r8|dffgate:\G1:1:ndff                                                   ; dffgate                   ; work         ;
;          |dffgate:\G1:20:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r8|dffgate:\G1:20:ndff                                                  ; dffgate                   ; work         ;
;          |dffgate:\G1:21:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r8|dffgate:\G1:21:ndff                                                  ; dffgate                   ; work         ;
;          |dffgate:\G1:22:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r8|dffgate:\G1:22:ndff                                                  ; dffgate                   ; work         ;
;          |dffgate:\G1:23:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r8|dffgate:\G1:23:ndff                                                  ; dffgate                   ; work         ;
;          |dffgate:\G1:24:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r8|dffgate:\G1:24:ndff                                                  ; dffgate                   ; work         ;
;          |dffgate:\G1:25:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r8|dffgate:\G1:25:ndff                                                  ; dffgate                   ; work         ;
;          |dffgate:\G1:26:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r8|dffgate:\G1:26:ndff                                                  ; dffgate                   ; work         ;
;          |dffgate:\G1:27:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r8|dffgate:\G1:27:ndff                                                  ; dffgate                   ; work         ;
;          |dffgate:\G1:28:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r8|dffgate:\G1:28:ndff                                                  ; dffgate                   ; work         ;
;          |dffgate:\G1:29:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r8|dffgate:\G1:29:ndff                                                  ; dffgate                   ; work         ;
;          |dffgate:\G1:2:ndff|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r8|dffgate:\G1:2:ndff                                                   ; dffgate                   ; work         ;
;          |dffgate:\G1:30:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r8|dffgate:\G1:30:ndff                                                  ; dffgate                   ; work         ;
;          |dffgate:\G1:31:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r8|dffgate:\G1:31:ndff                                                  ; dffgate                   ; work         ;
;          |dffgate:\G1:3:ndff|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r8|dffgate:\G1:3:ndff                                                   ; dffgate                   ; work         ;
;          |dffgate:\G1:4:ndff|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r8|dffgate:\G1:4:ndff                                                   ; dffgate                   ; work         ;
;          |dffgate:\G1:5:ndff|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r8|dffgate:\G1:5:ndff                                                   ; dffgate                   ; work         ;
;          |dffgate:\G1:6:ndff|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r8|dffgate:\G1:6:ndff                                                   ; dffgate                   ; work         ;
;          |dffgate:\G1:7:ndff|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r8|dffgate:\G1:7:ndff                                                   ; dffgate                   ; work         ;
;          |dffgate:\G1:8:ndff|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r8|dffgate:\G1:8:ndff                                                   ; dffgate                   ; work         ;
;          |dffgate:\G1:9:ndff|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r8|dffgate:\G1:9:ndff                                                   ; dffgate                   ; work         ;
;       |dffNbit:r9|                         ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r9                                                                      ; dffNbit                   ; work         ;
;          |dffgate:\G1:0:ndff|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r9|dffgate:\G1:0:ndff                                                   ; dffgate                   ; work         ;
;          |dffgate:\G1:10:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r9|dffgate:\G1:10:ndff                                                  ; dffgate                   ; work         ;
;          |dffgate:\G1:11:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r9|dffgate:\G1:11:ndff                                                  ; dffgate                   ; work         ;
;          |dffgate:\G1:12:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r9|dffgate:\G1:12:ndff                                                  ; dffgate                   ; work         ;
;          |dffgate:\G1:13:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r9|dffgate:\G1:13:ndff                                                  ; dffgate                   ; work         ;
;          |dffgate:\G1:14:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r9|dffgate:\G1:14:ndff                                                  ; dffgate                   ; work         ;
;          |dffgate:\G1:15:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r9|dffgate:\G1:15:ndff                                                  ; dffgate                   ; work         ;
;          |dffgate:\G1:16:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r9|dffgate:\G1:16:ndff                                                  ; dffgate                   ; work         ;
;          |dffgate:\G1:17:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r9|dffgate:\G1:17:ndff                                                  ; dffgate                   ; work         ;
;          |dffgate:\G1:18:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r9|dffgate:\G1:18:ndff                                                  ; dffgate                   ; work         ;
;          |dffgate:\G1:19:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r9|dffgate:\G1:19:ndff                                                  ; dffgate                   ; work         ;
;          |dffgate:\G1:1:ndff|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r9|dffgate:\G1:1:ndff                                                   ; dffgate                   ; work         ;
;          |dffgate:\G1:20:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r9|dffgate:\G1:20:ndff                                                  ; dffgate                   ; work         ;
;          |dffgate:\G1:21:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r9|dffgate:\G1:21:ndff                                                  ; dffgate                   ; work         ;
;          |dffgate:\G1:22:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r9|dffgate:\G1:22:ndff                                                  ; dffgate                   ; work         ;
;          |dffgate:\G1:23:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r9|dffgate:\G1:23:ndff                                                  ; dffgate                   ; work         ;
;          |dffgate:\G1:24:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r9|dffgate:\G1:24:ndff                                                  ; dffgate                   ; work         ;
;          |dffgate:\G1:25:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r9|dffgate:\G1:25:ndff                                                  ; dffgate                   ; work         ;
;          |dffgate:\G1:26:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r9|dffgate:\G1:26:ndff                                                  ; dffgate                   ; work         ;
;          |dffgate:\G1:27:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r9|dffgate:\G1:27:ndff                                                  ; dffgate                   ; work         ;
;          |dffgate:\G1:28:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r9|dffgate:\G1:28:ndff                                                  ; dffgate                   ; work         ;
;          |dffgate:\G1:29:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r9|dffgate:\G1:29:ndff                                                  ; dffgate                   ; work         ;
;          |dffgate:\G1:2:ndff|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r9|dffgate:\G1:2:ndff                                                   ; dffgate                   ; work         ;
;          |dffgate:\G1:30:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r9|dffgate:\G1:30:ndff                                                  ; dffgate                   ; work         ;
;          |dffgate:\G1:31:ndff|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r9|dffgate:\G1:31:ndff                                                  ; dffgate                   ; work         ;
;          |dffgate:\G1:3:ndff|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r9|dffgate:\G1:3:ndff                                                   ; dffgate                   ; work         ;
;          |dffgate:\G1:4:ndff|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r9|dffgate:\G1:4:ndff                                                   ; dffgate                   ; work         ;
;          |dffgate:\G1:5:ndff|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r9|dffgate:\G1:5:ndff                                                   ; dffgate                   ; work         ;
;          |dffgate:\G1:6:ndff|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r9|dffgate:\G1:6:ndff                                                   ; dffgate                   ; work         ;
;          |dffgate:\G1:7:ndff|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r9|dffgate:\G1:7:ndff                                                   ; dffgate                   ; work         ;
;          |dffgate:\G1:8:ndff|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r9|dffgate:\G1:8:ndff                                                   ; dffgate                   ; work         ;
;          |dffgate:\G1:9:ndff|              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|dffNbit:r9|dffgate:\G1:9:ndff                                                   ; dffgate                   ; work         ;
;       |mux4to32:rs|                        ; 672 (672)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|mux4to32:rs                                                                     ; mux4to32                  ; work         ;
;       |mux4to32:rt|                        ; 672 (672)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MIPSRegister:A0|mux4to32:rt                                                                     ; mux4to32                  ; work         ;
;    |MUX_dataflow:A13|                      ; 39 (39)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MUX_dataflow:A13                                                                                ; MUX_dataflow              ; work         ;
;    |MUX_dataflow:A18|                      ; 18 (18)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MUX_dataflow:A18                                                                                ; MUX_dataflow              ; work         ;
;    |MUX_dataflow:A5|                       ; 47 (47)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MUX_dataflow:A5                                                                                 ; MUX_dataflow              ; work         ;
;    |control_logic_module:A1|               ; 47 (47)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|control_logic_module:A1                                                                         ; control_logic_module      ; work         ;
;    |five_bit_mux:A3|                       ; 5 (5)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|five_bit_mux:A3                                                                                 ; five_bit_mux              ; work         ;
;    |five_bit_mux:A6|                       ; 5 (5)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|five_bit_mux:A6                                                                                 ; five_bit_mux              ; work         ;
;    |five_bit_mux:jrAddress|                ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|five_bit_mux:jrAddress                                                                          ; five_bit_mux              ; work         ;
;    |mem:DMem|                              ; 0 (0)               ; 0 (0)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mem:DMem                                                                                        ; mem                       ; work         ;
;       |altsyncram:ram_rtl_0|               ; 0 (0)               ; 0 (0)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mem:DMem|altsyncram:ram_rtl_0                                                                   ; altsyncram                ; work         ;
;          |altsyncram_eg81:auto_generated|  ; 0 (0)               ; 0 (0)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated                                    ; altsyncram_eg81           ; work         ;
;    |mem:IMem|                              ; 0 (0)               ; 0 (0)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mem:IMem                                                                                        ; mem                       ; work         ;
;       |altsyncram:ram_rtl_0|               ; 0 (0)               ; 0 (0)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mem:IMem|altsyncram:ram_rtl_0                                                                   ; altsyncram                ; work         ;
;          |altsyncram_eg81:auto_generated|  ; 0 (0)               ; 0 (0)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated                                    ; altsyncram_eg81           ; work         ;
;    |n_register:PC|                         ; 2 (0)               ; 20 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|n_register:PC                                                                                   ; n_register                ; work         ;
;       |dffgate:\G1:0:RegisterN|            ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|n_register:PC|dffgate:\G1:0:RegisterN                                                           ; dffgate                   ; work         ;
;       |dffgate:\G1:10:RegisterN|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|n_register:PC|dffgate:\G1:10:RegisterN                                                          ; dffgate                   ; work         ;
;       |dffgate:\G1:11:RegisterN|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|n_register:PC|dffgate:\G1:11:RegisterN                                                          ; dffgate                   ; work         ;
;       |dffgate:\G1:12:RegisterN|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|n_register:PC|dffgate:\G1:12:RegisterN                                                          ; dffgate                   ; work         ;
;       |dffgate:\G1:13:RegisterN|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|n_register:PC|dffgate:\G1:13:RegisterN                                                          ; dffgate                   ; work         ;
;       |dffgate:\G1:14:RegisterN|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|n_register:PC|dffgate:\G1:14:RegisterN                                                          ; dffgate                   ; work         ;
;       |dffgate:\G1:15:RegisterN|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|n_register:PC|dffgate:\G1:15:RegisterN                                                          ; dffgate                   ; work         ;
;       |dffgate:\G1:16:RegisterN|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|n_register:PC|dffgate:\G1:16:RegisterN                                                          ; dffgate                   ; work         ;
;       |dffgate:\G1:17:RegisterN|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|n_register:PC|dffgate:\G1:17:RegisterN                                                          ; dffgate                   ; work         ;
;       |dffgate:\G1:18:RegisterN|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|n_register:PC|dffgate:\G1:18:RegisterN                                                          ; dffgate                   ; work         ;
;       |dffgate:\G1:19:RegisterN|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|n_register:PC|dffgate:\G1:19:RegisterN                                                          ; dffgate                   ; work         ;
;       |dffgate:\G1:1:RegisterN|            ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|n_register:PC|dffgate:\G1:1:RegisterN                                                           ; dffgate                   ; work         ;
;       |dffgate:\G1:2:RegisterN|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|n_register:PC|dffgate:\G1:2:RegisterN                                                           ; dffgate                   ; work         ;
;       |dffgate:\G1:3:RegisterN|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|n_register:PC|dffgate:\G1:3:RegisterN                                                           ; dffgate                   ; work         ;
;       |dffgate:\G1:4:RegisterN|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|n_register:PC|dffgate:\G1:4:RegisterN                                                           ; dffgate                   ; work         ;
;       |dffgate:\G1:5:RegisterN|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|n_register:PC|dffgate:\G1:5:RegisterN                                                           ; dffgate                   ; work         ;
;       |dffgate:\G1:6:RegisterN|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|n_register:PC|dffgate:\G1:6:RegisterN                                                           ; dffgate                   ; work         ;
;       |dffgate:\G1:7:RegisterN|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|n_register:PC|dffgate:\G1:7:RegisterN                                                           ; dffgate                   ; work         ;
;       |dffgate:\G1:8:RegisterN|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|n_register:PC|dffgate:\G1:8:RegisterN                                                           ; dffgate                   ; work         ;
;       |dffgate:\G1:9:RegisterN|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|n_register:PC|dffgate:\G1:9:RegisterN                                                           ; dffgate                   ; work         ;
;    |org2:A17|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|org2:A17                                                                                        ; org2                      ; work         ;
;    |sign_extender:A4|                      ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|sign_extender:A4                                                                                ; sign_extender             ; work         ;
+--------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------+---------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                        ;
+-------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+-------+------+
; Name                                                                    ; Type ; Mode        ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF  ;
+-------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+-------+------+
; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ALTSYNCRAM ; AUTO ; Single Port ; 1024         ; 32           ; --           ; --           ; 32768 ; None ;
; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ALTSYNCRAM ; AUTO ; Single Port ; 1024         ; 32           ; --           ; --           ; 32768 ; None ;
+-------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+-------+------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                              ;
+----------------------------------------------------------+----------------------------------------------------------------------+
; Register name                                            ; Reason for Removal                                                   ;
+----------------------------------------------------------+----------------------------------------------------------------------+
; ID_EX_Register:ID_EX|dffNbit:A15|dffgate:\G1:15:ndff|s_Q ; Stuck at GND due to stuck port data_in                               ;
; ID_EX_Register:ID_EX|dffNbit:A15|dffgate:\G1:14:ndff|s_Q ; Stuck at GND due to stuck port data_in                               ;
; ID_EX_Register:ID_EX|dffNbit:A15|dffgate:\G1:13:ndff|s_Q ; Stuck at GND due to stuck port data_in                               ;
; ID_EX_Register:ID_EX|dffNbit:A15|dffgate:\G1:12:ndff|s_Q ; Stuck at GND due to stuck port data_in                               ;
; ID_EX_Register:ID_EX|dffNbit:A15|dffgate:\G1:11:ndff|s_Q ; Stuck at GND due to stuck port data_in                               ;
; ID_EX_Register:ID_EX|dffNbit:A15|dffgate:\G1:10:ndff|s_Q ; Stuck at GND due to stuck port data_in                               ;
; ID_EX_Register:ID_EX|dffNbit:A15|dffgate:\G1:9:ndff|s_Q  ; Stuck at GND due to stuck port data_in                               ;
; ID_EX_Register:ID_EX|dffNbit:A15|dffgate:\G1:8:ndff|s_Q  ; Stuck at GND due to stuck port data_in                               ;
; ID_EX_Register:ID_EX|dffNbit:A15|dffgate:\G1:7:ndff|s_Q  ; Stuck at GND due to stuck port data_in                               ;
; ID_EX_Register:ID_EX|dffNbit:A15|dffgate:\G1:6:ndff|s_Q  ; Stuck at GND due to stuck port data_in                               ;
; ID_EX_Register:ID_EX|dffNbit:A15|dffgate:\G1:5:ndff|s_Q  ; Stuck at GND due to stuck port data_in                               ;
; ID_EX_Register:ID_EX|dffNbit:A15|dffgate:\G1:4:ndff|s_Q  ; Stuck at GND due to stuck port data_in                               ;
; ID_EX_Register:ID_EX|dffNbit:A15|dffgate:\G1:3:ndff|s_Q  ; Stuck at GND due to stuck port data_in                               ;
; ID_EX_Register:ID_EX|dffNbit:A15|dffgate:\G1:2:ndff|s_Q  ; Stuck at GND due to stuck port data_in                               ;
; ID_EX_Register:ID_EX|dffNbit:A15|dffgate:\G1:1:ndff|s_Q  ; Stuck at GND due to stuck port data_in                               ;
; ID_EX_Register:ID_EX|dffNbit:A15|dffgate:\G1:0:ndff|s_Q  ; Stuck at GND due to stuck port data_in                               ;
; EX_MEM_Register:EXMEM|dffNbit:A7|dffgate:\G1:15:ndff|s_Q ; Stuck at GND due to stuck port data_in                               ;
; EX_MEM_Register:EXMEM|dffNbit:A7|dffgate:\G1:14:ndff|s_Q ; Stuck at GND due to stuck port data_in                               ;
; EX_MEM_Register:EXMEM|dffNbit:A7|dffgate:\G1:13:ndff|s_Q ; Stuck at GND due to stuck port data_in                               ;
; EX_MEM_Register:EXMEM|dffNbit:A7|dffgate:\G1:12:ndff|s_Q ; Stuck at GND due to stuck port data_in                               ;
; EX_MEM_Register:EXMEM|dffNbit:A7|dffgate:\G1:11:ndff|s_Q ; Stuck at GND due to stuck port data_in                               ;
; EX_MEM_Register:EXMEM|dffNbit:A7|dffgate:\G1:10:ndff|s_Q ; Stuck at GND due to stuck port data_in                               ;
; EX_MEM_Register:EXMEM|dffNbit:A7|dffgate:\G1:9:ndff|s_Q  ; Stuck at GND due to stuck port data_in                               ;
; EX_MEM_Register:EXMEM|dffNbit:A7|dffgate:\G1:8:ndff|s_Q  ; Stuck at GND due to stuck port data_in                               ;
; EX_MEM_Register:EXMEM|dffNbit:A7|dffgate:\G1:7:ndff|s_Q  ; Stuck at GND due to stuck port data_in                               ;
; EX_MEM_Register:EXMEM|dffNbit:A7|dffgate:\G1:6:ndff|s_Q  ; Stuck at GND due to stuck port data_in                               ;
; EX_MEM_Register:EXMEM|dffNbit:A7|dffgate:\G1:5:ndff|s_Q  ; Stuck at GND due to stuck port data_in                               ;
; EX_MEM_Register:EXMEM|dffNbit:A7|dffgate:\G1:4:ndff|s_Q  ; Stuck at GND due to stuck port data_in                               ;
; EX_MEM_Register:EXMEM|dffNbit:A7|dffgate:\G1:3:ndff|s_Q  ; Stuck at GND due to stuck port data_in                               ;
; EX_MEM_Register:EXMEM|dffNbit:A7|dffgate:\G1:2:ndff|s_Q  ; Stuck at GND due to stuck port data_in                               ;
; EX_MEM_Register:EXMEM|dffNbit:A7|dffgate:\G1:1:ndff|s_Q  ; Stuck at GND due to stuck port data_in                               ;
; EX_MEM_Register:EXMEM|dffNbit:A7|dffgate:\G1:0:ndff|s_Q  ; Stuck at GND due to stuck port data_in                               ;
; MEM_WB_Register:MEMWB|dffNbit:A3|dffgate:\G1:15:ndff|s_Q ; Stuck at GND due to stuck port data_in                               ;
; MEM_WB_Register:MEMWB|dffNbit:A3|dffgate:\G1:14:ndff|s_Q ; Stuck at GND due to stuck port data_in                               ;
; MEM_WB_Register:MEMWB|dffNbit:A3|dffgate:\G1:13:ndff|s_Q ; Stuck at GND due to stuck port data_in                               ;
; MEM_WB_Register:MEMWB|dffNbit:A3|dffgate:\G1:12:ndff|s_Q ; Stuck at GND due to stuck port data_in                               ;
; MEM_WB_Register:MEMWB|dffNbit:A3|dffgate:\G1:11:ndff|s_Q ; Stuck at GND due to stuck port data_in                               ;
; MEM_WB_Register:MEMWB|dffNbit:A3|dffgate:\G1:10:ndff|s_Q ; Stuck at GND due to stuck port data_in                               ;
; MEM_WB_Register:MEMWB|dffNbit:A3|dffgate:\G1:9:ndff|s_Q  ; Stuck at GND due to stuck port data_in                               ;
; MEM_WB_Register:MEMWB|dffNbit:A3|dffgate:\G1:8:ndff|s_Q  ; Stuck at GND due to stuck port data_in                               ;
; MEM_WB_Register:MEMWB|dffNbit:A3|dffgate:\G1:7:ndff|s_Q  ; Stuck at GND due to stuck port data_in                               ;
; MEM_WB_Register:MEMWB|dffNbit:A3|dffgate:\G1:6:ndff|s_Q  ; Stuck at GND due to stuck port data_in                               ;
; MEM_WB_Register:MEMWB|dffNbit:A3|dffgate:\G1:5:ndff|s_Q  ; Stuck at GND due to stuck port data_in                               ;
; MEM_WB_Register:MEMWB|dffNbit:A3|dffgate:\G1:4:ndff|s_Q  ; Stuck at GND due to stuck port data_in                               ;
; MEM_WB_Register:MEMWB|dffNbit:A3|dffgate:\G1:3:ndff|s_Q  ; Stuck at GND due to stuck port data_in                               ;
; MEM_WB_Register:MEMWB|dffNbit:A3|dffgate:\G1:2:ndff|s_Q  ; Stuck at GND due to stuck port data_in                               ;
; MEM_WB_Register:MEMWB|dffNbit:A3|dffgate:\G1:1:ndff|s_Q  ; Stuck at GND due to stuck port data_in                               ;
; MEM_WB_Register:MEMWB|dffNbit:A3|dffgate:\G1:0:ndff|s_Q  ; Stuck at GND due to stuck port data_in                               ;
; ID_EX_Register:ID_EX|dffNbit:A1|dffgate:\G1:15:ndff|s_Q  ; Merged with ID_EX_Register:ID_EX|dffNbit:A15|dffgate:\G1:31:ndff|s_Q ;
; ID_EX_Register:ID_EX|dffNbit:A14|dffgate:\G1:15:ndff|s_Q ; Merged with ID_EX_Register:ID_EX|dffNbit:A15|dffgate:\G1:31:ndff|s_Q ;
; ID_EX_Register:ID_EX|dffNbit:A1|dffgate:\G1:14:ndff|s_Q  ; Merged with ID_EX_Register:ID_EX|dffNbit:A15|dffgate:\G1:30:ndff|s_Q ;
; ID_EX_Register:ID_EX|dffNbit:A14|dffgate:\G1:14:ndff|s_Q ; Merged with ID_EX_Register:ID_EX|dffNbit:A15|dffgate:\G1:30:ndff|s_Q ;
; ID_EX_Register:ID_EX|dffNbit:A1|dffgate:\G1:13:ndff|s_Q  ; Merged with ID_EX_Register:ID_EX|dffNbit:A15|dffgate:\G1:29:ndff|s_Q ;
; ID_EX_Register:ID_EX|dffNbit:A14|dffgate:\G1:13:ndff|s_Q ; Merged with ID_EX_Register:ID_EX|dffNbit:A15|dffgate:\G1:29:ndff|s_Q ;
; ID_EX_Register:ID_EX|dffNbit:A1|dffgate:\G1:12:ndff|s_Q  ; Merged with ID_EX_Register:ID_EX|dffNbit:A15|dffgate:\G1:28:ndff|s_Q ;
; ID_EX_Register:ID_EX|dffNbit:A14|dffgate:\G1:12:ndff|s_Q ; Merged with ID_EX_Register:ID_EX|dffNbit:A15|dffgate:\G1:28:ndff|s_Q ;
; ID_EX_Register:ID_EX|dffNbit:A1|dffgate:\G1:11:ndff|s_Q  ; Merged with ID_EX_Register:ID_EX|dffNbit:A15|dffgate:\G1:27:ndff|s_Q ;
; ID_EX_Register:ID_EX|dffNbit:A14|dffgate:\G1:11:ndff|s_Q ; Merged with ID_EX_Register:ID_EX|dffNbit:A15|dffgate:\G1:27:ndff|s_Q ;
; ID_EX_Register:ID_EX|dffNbit:A1|dffgate:\G1:10:ndff|s_Q  ; Merged with ID_EX_Register:ID_EX|dffNbit:A15|dffgate:\G1:26:ndff|s_Q ;
; ID_EX_Register:ID_EX|dffNbit:A13|dffgate:\G1:4:ndff|s_Q  ; Merged with ID_EX_Register:ID_EX|dffNbit:A15|dffgate:\G1:26:ndff|s_Q ;
; ID_EX_Register:ID_EX|dffNbit:A14|dffgate:\G1:10:ndff|s_Q ; Merged with ID_EX_Register:ID_EX|dffNbit:A15|dffgate:\G1:26:ndff|s_Q ;
; ID_EX_Register:ID_EX|dffNbit:A1|dffgate:\G1:9:ndff|s_Q   ; Merged with ID_EX_Register:ID_EX|dffNbit:A15|dffgate:\G1:25:ndff|s_Q ;
; ID_EX_Register:ID_EX|dffNbit:A13|dffgate:\G1:3:ndff|s_Q  ; Merged with ID_EX_Register:ID_EX|dffNbit:A15|dffgate:\G1:25:ndff|s_Q ;
; ID_EX_Register:ID_EX|dffNbit:A14|dffgate:\G1:9:ndff|s_Q  ; Merged with ID_EX_Register:ID_EX|dffNbit:A15|dffgate:\G1:25:ndff|s_Q ;
; ID_EX_Register:ID_EX|dffNbit:A1|dffgate:\G1:8:ndff|s_Q   ; Merged with ID_EX_Register:ID_EX|dffNbit:A15|dffgate:\G1:24:ndff|s_Q ;
; ID_EX_Register:ID_EX|dffNbit:A13|dffgate:\G1:2:ndff|s_Q  ; Merged with ID_EX_Register:ID_EX|dffNbit:A15|dffgate:\G1:24:ndff|s_Q ;
; ID_EX_Register:ID_EX|dffNbit:A14|dffgate:\G1:8:ndff|s_Q  ; Merged with ID_EX_Register:ID_EX|dffNbit:A15|dffgate:\G1:24:ndff|s_Q ;
; ID_EX_Register:ID_EX|dffNbit:A1|dffgate:\G1:7:ndff|s_Q   ; Merged with ID_EX_Register:ID_EX|dffNbit:A15|dffgate:\G1:23:ndff|s_Q ;
; ID_EX_Register:ID_EX|dffNbit:A13|dffgate:\G1:1:ndff|s_Q  ; Merged with ID_EX_Register:ID_EX|dffNbit:A15|dffgate:\G1:23:ndff|s_Q ;
; ID_EX_Register:ID_EX|dffNbit:A14|dffgate:\G1:7:ndff|s_Q  ; Merged with ID_EX_Register:ID_EX|dffNbit:A15|dffgate:\G1:23:ndff|s_Q ;
; ID_EX_Register:ID_EX|dffNbit:A1|dffgate:\G1:6:ndff|s_Q   ; Merged with ID_EX_Register:ID_EX|dffNbit:A15|dffgate:\G1:22:ndff|s_Q ;
; ID_EX_Register:ID_EX|dffNbit:A13|dffgate:\G1:0:ndff|s_Q  ; Merged with ID_EX_Register:ID_EX|dffNbit:A15|dffgate:\G1:22:ndff|s_Q ;
; ID_EX_Register:ID_EX|dffNbit:A14|dffgate:\G1:6:ndff|s_Q  ; Merged with ID_EX_Register:ID_EX|dffNbit:A15|dffgate:\G1:22:ndff|s_Q ;
; ID_EX_Register:ID_EX|dffNbit:A1|dffgate:\G1:5:ndff|s_Q   ; Merged with ID_EX_Register:ID_EX|dffNbit:A15|dffgate:\G1:21:ndff|s_Q ;
; ID_EX_Register:ID_EX|dffNbit:A14|dffgate:\G1:5:ndff|s_Q  ; Merged with ID_EX_Register:ID_EX|dffNbit:A15|dffgate:\G1:21:ndff|s_Q ;
; ID_EX_Register:ID_EX|dffNbit:A1|dffgate:\G1:4:ndff|s_Q   ; Merged with ID_EX_Register:ID_EX|dffNbit:A15|dffgate:\G1:20:ndff|s_Q ;
; ID_EX_Register:ID_EX|dffNbit:A14|dffgate:\G1:4:ndff|s_Q  ; Merged with ID_EX_Register:ID_EX|dffNbit:A15|dffgate:\G1:20:ndff|s_Q ;
; ID_EX_Register:ID_EX|dffNbit:A1|dffgate:\G1:3:ndff|s_Q   ; Merged with ID_EX_Register:ID_EX|dffNbit:A15|dffgate:\G1:19:ndff|s_Q ;
; ID_EX_Register:ID_EX|dffNbit:A14|dffgate:\G1:3:ndff|s_Q  ; Merged with ID_EX_Register:ID_EX|dffNbit:A15|dffgate:\G1:19:ndff|s_Q ;
; ID_EX_Register:ID_EX|dffNbit:A1|dffgate:\G1:2:ndff|s_Q   ; Merged with ID_EX_Register:ID_EX|dffNbit:A15|dffgate:\G1:18:ndff|s_Q ;
; ID_EX_Register:ID_EX|dffNbit:A14|dffgate:\G1:2:ndff|s_Q  ; Merged with ID_EX_Register:ID_EX|dffNbit:A15|dffgate:\G1:18:ndff|s_Q ;
; ID_EX_Register:ID_EX|dffNbit:A1|dffgate:\G1:1:ndff|s_Q   ; Merged with ID_EX_Register:ID_EX|dffNbit:A15|dffgate:\G1:17:ndff|s_Q ;
; ID_EX_Register:ID_EX|dffNbit:A14|dffgate:\G1:1:ndff|s_Q  ; Merged with ID_EX_Register:ID_EX|dffNbit:A15|dffgate:\G1:17:ndff|s_Q ;
; ID_EX_Register:ID_EX|dffNbit:A1|dffgate:\G1:0:ndff|s_Q   ; Merged with ID_EX_Register:ID_EX|dffNbit:A15|dffgate:\G1:16:ndff|s_Q ;
; ID_EX_Register:ID_EX|dffNbit:A14|dffgate:\G1:0:ndff|s_Q  ; Merged with ID_EX_Register:ID_EX|dffNbit:A15|dffgate:\G1:16:ndff|s_Q ;
; ID_EX_Register:ID_EX|dffNbit:A1|dffgate:\G1:17:ndff|s_Q  ; Merged with ID_EX_Register:ID_EX|dffNbit:A1|dffgate:\G1:16:ndff|s_Q  ;
; ID_EX_Register:ID_EX|dffNbit:A1|dffgate:\G1:18:ndff|s_Q  ; Merged with ID_EX_Register:ID_EX|dffNbit:A1|dffgate:\G1:16:ndff|s_Q  ;
; ID_EX_Register:ID_EX|dffNbit:A1|dffgate:\G1:19:ndff|s_Q  ; Merged with ID_EX_Register:ID_EX|dffNbit:A1|dffgate:\G1:16:ndff|s_Q  ;
; ID_EX_Register:ID_EX|dffNbit:A1|dffgate:\G1:20:ndff|s_Q  ; Merged with ID_EX_Register:ID_EX|dffNbit:A1|dffgate:\G1:16:ndff|s_Q  ;
; ID_EX_Register:ID_EX|dffNbit:A1|dffgate:\G1:21:ndff|s_Q  ; Merged with ID_EX_Register:ID_EX|dffNbit:A1|dffgate:\G1:16:ndff|s_Q  ;
; ID_EX_Register:ID_EX|dffNbit:A1|dffgate:\G1:22:ndff|s_Q  ; Merged with ID_EX_Register:ID_EX|dffNbit:A1|dffgate:\G1:16:ndff|s_Q  ;
; ID_EX_Register:ID_EX|dffNbit:A1|dffgate:\G1:23:ndff|s_Q  ; Merged with ID_EX_Register:ID_EX|dffNbit:A1|dffgate:\G1:16:ndff|s_Q  ;
; ID_EX_Register:ID_EX|dffNbit:A1|dffgate:\G1:24:ndff|s_Q  ; Merged with ID_EX_Register:ID_EX|dffNbit:A1|dffgate:\G1:16:ndff|s_Q  ;
; ID_EX_Register:ID_EX|dffNbit:A1|dffgate:\G1:25:ndff|s_Q  ; Merged with ID_EX_Register:ID_EX|dffNbit:A1|dffgate:\G1:16:ndff|s_Q  ;
; ID_EX_Register:ID_EX|dffNbit:A1|dffgate:\G1:26:ndff|s_Q  ; Merged with ID_EX_Register:ID_EX|dffNbit:A1|dffgate:\G1:16:ndff|s_Q  ;
; ID_EX_Register:ID_EX|dffNbit:A1|dffgate:\G1:27:ndff|s_Q  ; Merged with ID_EX_Register:ID_EX|dffNbit:A1|dffgate:\G1:16:ndff|s_Q  ;
; ID_EX_Register:ID_EX|dffNbit:A1|dffgate:\G1:28:ndff|s_Q  ; Merged with ID_EX_Register:ID_EX|dffNbit:A1|dffgate:\G1:16:ndff|s_Q  ;
; ID_EX_Register:ID_EX|dffNbit:A1|dffgate:\G1:29:ndff|s_Q  ; Merged with ID_EX_Register:ID_EX|dffNbit:A1|dffgate:\G1:16:ndff|s_Q  ;
; ID_EX_Register:ID_EX|dffNbit:A1|dffgate:\G1:30:ndff|s_Q  ; Merged with ID_EX_Register:ID_EX|dffNbit:A1|dffgate:\G1:16:ndff|s_Q  ;
; ID_EX_Register:ID_EX|dffNbit:A1|dffgate:\G1:31:ndff|s_Q  ; Merged with ID_EX_Register:ID_EX|dffNbit:A1|dffgate:\G1:16:ndff|s_Q  ;
; Total Number of Removed Registers = 100                  ;                                                                      ;
+----------------------------------------------------------+----------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                      ;
+----------------------------------------------------------+---------------------------+-----------------------------------------------------------+
; Register name                                            ; Reason for Removal        ; Registers Removed due to This Register                    ;
+----------------------------------------------------------+---------------------------+-----------------------------------------------------------+
; ID_EX_Register:ID_EX|dffNbit:A15|dffgate:\G1:15:ndff|s_Q ; Stuck at GND              ; EX_MEM_Register:EXMEM|dffNbit:A7|dffgate:\G1:15:ndff|s_Q, ;
;                                                          ; due to stuck port data_in ; MEM_WB_Register:MEMWB|dffNbit:A3|dffgate:\G1:15:ndff|s_Q  ;
; ID_EX_Register:ID_EX|dffNbit:A15|dffgate:\G1:14:ndff|s_Q ; Stuck at GND              ; EX_MEM_Register:EXMEM|dffNbit:A7|dffgate:\G1:14:ndff|s_Q, ;
;                                                          ; due to stuck port data_in ; MEM_WB_Register:MEMWB|dffNbit:A3|dffgate:\G1:14:ndff|s_Q  ;
; ID_EX_Register:ID_EX|dffNbit:A15|dffgate:\G1:13:ndff|s_Q ; Stuck at GND              ; EX_MEM_Register:EXMEM|dffNbit:A7|dffgate:\G1:13:ndff|s_Q, ;
;                                                          ; due to stuck port data_in ; MEM_WB_Register:MEMWB|dffNbit:A3|dffgate:\G1:13:ndff|s_Q  ;
; ID_EX_Register:ID_EX|dffNbit:A15|dffgate:\G1:12:ndff|s_Q ; Stuck at GND              ; EX_MEM_Register:EXMEM|dffNbit:A7|dffgate:\G1:12:ndff|s_Q, ;
;                                                          ; due to stuck port data_in ; MEM_WB_Register:MEMWB|dffNbit:A3|dffgate:\G1:12:ndff|s_Q  ;
; ID_EX_Register:ID_EX|dffNbit:A15|dffgate:\G1:11:ndff|s_Q ; Stuck at GND              ; EX_MEM_Register:EXMEM|dffNbit:A7|dffgate:\G1:11:ndff|s_Q, ;
;                                                          ; due to stuck port data_in ; MEM_WB_Register:MEMWB|dffNbit:A3|dffgate:\G1:11:ndff|s_Q  ;
; ID_EX_Register:ID_EX|dffNbit:A15|dffgate:\G1:10:ndff|s_Q ; Stuck at GND              ; EX_MEM_Register:EXMEM|dffNbit:A7|dffgate:\G1:10:ndff|s_Q, ;
;                                                          ; due to stuck port data_in ; MEM_WB_Register:MEMWB|dffNbit:A3|dffgate:\G1:10:ndff|s_Q  ;
; ID_EX_Register:ID_EX|dffNbit:A15|dffgate:\G1:9:ndff|s_Q  ; Stuck at GND              ; EX_MEM_Register:EXMEM|dffNbit:A7|dffgate:\G1:9:ndff|s_Q,  ;
;                                                          ; due to stuck port data_in ; MEM_WB_Register:MEMWB|dffNbit:A3|dffgate:\G1:9:ndff|s_Q   ;
; ID_EX_Register:ID_EX|dffNbit:A15|dffgate:\G1:8:ndff|s_Q  ; Stuck at GND              ; EX_MEM_Register:EXMEM|dffNbit:A7|dffgate:\G1:8:ndff|s_Q,  ;
;                                                          ; due to stuck port data_in ; MEM_WB_Register:MEMWB|dffNbit:A3|dffgate:\G1:8:ndff|s_Q   ;
; ID_EX_Register:ID_EX|dffNbit:A15|dffgate:\G1:7:ndff|s_Q  ; Stuck at GND              ; EX_MEM_Register:EXMEM|dffNbit:A7|dffgate:\G1:7:ndff|s_Q,  ;
;                                                          ; due to stuck port data_in ; MEM_WB_Register:MEMWB|dffNbit:A3|dffgate:\G1:7:ndff|s_Q   ;
; ID_EX_Register:ID_EX|dffNbit:A15|dffgate:\G1:6:ndff|s_Q  ; Stuck at GND              ; EX_MEM_Register:EXMEM|dffNbit:A7|dffgate:\G1:6:ndff|s_Q,  ;
;                                                          ; due to stuck port data_in ; MEM_WB_Register:MEMWB|dffNbit:A3|dffgate:\G1:6:ndff|s_Q   ;
; ID_EX_Register:ID_EX|dffNbit:A15|dffgate:\G1:5:ndff|s_Q  ; Stuck at GND              ; EX_MEM_Register:EXMEM|dffNbit:A7|dffgate:\G1:5:ndff|s_Q,  ;
;                                                          ; due to stuck port data_in ; MEM_WB_Register:MEMWB|dffNbit:A3|dffgate:\G1:5:ndff|s_Q   ;
; ID_EX_Register:ID_EX|dffNbit:A15|dffgate:\G1:4:ndff|s_Q  ; Stuck at GND              ; EX_MEM_Register:EXMEM|dffNbit:A7|dffgate:\G1:4:ndff|s_Q,  ;
;                                                          ; due to stuck port data_in ; MEM_WB_Register:MEMWB|dffNbit:A3|dffgate:\G1:4:ndff|s_Q   ;
; ID_EX_Register:ID_EX|dffNbit:A15|dffgate:\G1:3:ndff|s_Q  ; Stuck at GND              ; EX_MEM_Register:EXMEM|dffNbit:A7|dffgate:\G1:3:ndff|s_Q,  ;
;                                                          ; due to stuck port data_in ; MEM_WB_Register:MEMWB|dffNbit:A3|dffgate:\G1:3:ndff|s_Q   ;
; ID_EX_Register:ID_EX|dffNbit:A15|dffgate:\G1:2:ndff|s_Q  ; Stuck at GND              ; EX_MEM_Register:EXMEM|dffNbit:A7|dffgate:\G1:2:ndff|s_Q,  ;
;                                                          ; due to stuck port data_in ; MEM_WB_Register:MEMWB|dffNbit:A3|dffgate:\G1:2:ndff|s_Q   ;
; ID_EX_Register:ID_EX|dffNbit:A15|dffgate:\G1:1:ndff|s_Q  ; Stuck at GND              ; EX_MEM_Register:EXMEM|dffNbit:A7|dffgate:\G1:1:ndff|s_Q,  ;
;                                                          ; due to stuck port data_in ; MEM_WB_Register:MEMWB|dffNbit:A3|dffgate:\G1:1:ndff|s_Q   ;
; ID_EX_Register:ID_EX|dffNbit:A15|dffgate:\G1:0:ndff|s_Q  ; Stuck at GND              ; EX_MEM_Register:EXMEM|dffNbit:A7|dffgate:\G1:0:ndff|s_Q,  ;
;                                                          ; due to stuck port data_in ; MEM_WB_Register:MEMWB|dffNbit:A3|dffgate:\G1:0:ndff|s_Q   ;
+----------------------------------------------------------+---------------------------+-----------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1338  ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 2     ;
; Number of registers using Asynchronous Clear ; 1012  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 992   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                         ;
+----------------------------------------------------------+--------------------+------+
; Register Name                                            ; Megafunction       ; Type ;
+----------------------------------------------------------+--------------------+------+
; IF_ID_Register:IF_ID|dffNbit:A1|dffgate:\G1:0:ndff|s_Q   ; mem:IMem|ram_rtl_0 ; RAM  ;
; IF_ID_Register:IF_ID|dffNbit:A1|dffgate:\G1:1:ndff|s_Q   ; mem:IMem|ram_rtl_0 ; RAM  ;
; IF_ID_Register:IF_ID|dffNbit:A1|dffgate:\G1:2:ndff|s_Q   ; mem:IMem|ram_rtl_0 ; RAM  ;
; IF_ID_Register:IF_ID|dffNbit:A1|dffgate:\G1:3:ndff|s_Q   ; mem:IMem|ram_rtl_0 ; RAM  ;
; IF_ID_Register:IF_ID|dffNbit:A1|dffgate:\G1:4:ndff|s_Q   ; mem:IMem|ram_rtl_0 ; RAM  ;
; IF_ID_Register:IF_ID|dffNbit:A1|dffgate:\G1:5:ndff|s_Q   ; mem:IMem|ram_rtl_0 ; RAM  ;
; IF_ID_Register:IF_ID|dffNbit:A1|dffgate:\G1:6:ndff|s_Q   ; mem:IMem|ram_rtl_0 ; RAM  ;
; IF_ID_Register:IF_ID|dffNbit:A1|dffgate:\G1:7:ndff|s_Q   ; mem:IMem|ram_rtl_0 ; RAM  ;
; IF_ID_Register:IF_ID|dffNbit:A1|dffgate:\G1:8:ndff|s_Q   ; mem:IMem|ram_rtl_0 ; RAM  ;
; IF_ID_Register:IF_ID|dffNbit:A1|dffgate:\G1:9:ndff|s_Q   ; mem:IMem|ram_rtl_0 ; RAM  ;
; IF_ID_Register:IF_ID|dffNbit:A1|dffgate:\G1:10:ndff|s_Q  ; mem:IMem|ram_rtl_0 ; RAM  ;
; IF_ID_Register:IF_ID|dffNbit:A1|dffgate:\G1:11:ndff|s_Q  ; mem:IMem|ram_rtl_0 ; RAM  ;
; IF_ID_Register:IF_ID|dffNbit:A1|dffgate:\G1:12:ndff|s_Q  ; mem:IMem|ram_rtl_0 ; RAM  ;
; IF_ID_Register:IF_ID|dffNbit:A1|dffgate:\G1:13:ndff|s_Q  ; mem:IMem|ram_rtl_0 ; RAM  ;
; IF_ID_Register:IF_ID|dffNbit:A1|dffgate:\G1:14:ndff|s_Q  ; mem:IMem|ram_rtl_0 ; RAM  ;
; IF_ID_Register:IF_ID|dffNbit:A1|dffgate:\G1:15:ndff|s_Q  ; mem:IMem|ram_rtl_0 ; RAM  ;
; IF_ID_Register:IF_ID|dffNbit:A1|dffgate:\G1:16:ndff|s_Q  ; mem:IMem|ram_rtl_0 ; RAM  ;
; IF_ID_Register:IF_ID|dffNbit:A1|dffgate:\G1:17:ndff|s_Q  ; mem:IMem|ram_rtl_0 ; RAM  ;
; IF_ID_Register:IF_ID|dffNbit:A1|dffgate:\G1:18:ndff|s_Q  ; mem:IMem|ram_rtl_0 ; RAM  ;
; IF_ID_Register:IF_ID|dffNbit:A1|dffgate:\G1:19:ndff|s_Q  ; mem:IMem|ram_rtl_0 ; RAM  ;
; IF_ID_Register:IF_ID|dffNbit:A1|dffgate:\G1:20:ndff|s_Q  ; mem:IMem|ram_rtl_0 ; RAM  ;
; IF_ID_Register:IF_ID|dffNbit:A1|dffgate:\G1:21:ndff|s_Q  ; mem:IMem|ram_rtl_0 ; RAM  ;
; IF_ID_Register:IF_ID|dffNbit:A1|dffgate:\G1:22:ndff|s_Q  ; mem:IMem|ram_rtl_0 ; RAM  ;
; IF_ID_Register:IF_ID|dffNbit:A1|dffgate:\G1:23:ndff|s_Q  ; mem:IMem|ram_rtl_0 ; RAM  ;
; IF_ID_Register:IF_ID|dffNbit:A1|dffgate:\G1:24:ndff|s_Q  ; mem:IMem|ram_rtl_0 ; RAM  ;
; IF_ID_Register:IF_ID|dffNbit:A1|dffgate:\G1:25:ndff|s_Q  ; mem:IMem|ram_rtl_0 ; RAM  ;
; IF_ID_Register:IF_ID|dffNbit:A1|dffgate:\G1:26:ndff|s_Q  ; mem:IMem|ram_rtl_0 ; RAM  ;
; IF_ID_Register:IF_ID|dffNbit:A1|dffgate:\G1:27:ndff|s_Q  ; mem:IMem|ram_rtl_0 ; RAM  ;
; IF_ID_Register:IF_ID|dffNbit:A1|dffgate:\G1:28:ndff|s_Q  ; mem:IMem|ram_rtl_0 ; RAM  ;
; IF_ID_Register:IF_ID|dffNbit:A1|dffgate:\G1:29:ndff|s_Q  ; mem:IMem|ram_rtl_0 ; RAM  ;
; IF_ID_Register:IF_ID|dffNbit:A1|dffgate:\G1:30:ndff|s_Q  ; mem:IMem|ram_rtl_0 ; RAM  ;
; IF_ID_Register:IF_ID|dffNbit:A1|dffgate:\G1:31:ndff|s_Q  ; mem:IMem|ram_rtl_0 ; RAM  ;
; MEM_WB_Register:MEMWB|dffNbit:A2|dffgate:\G1:0:ndff|s_Q  ; mem:DMem|ram_rtl_0 ; RAM  ;
; MEM_WB_Register:MEMWB|dffNbit:A2|dffgate:\G1:1:ndff|s_Q  ; mem:DMem|ram_rtl_0 ; RAM  ;
; MEM_WB_Register:MEMWB|dffNbit:A2|dffgate:\G1:2:ndff|s_Q  ; mem:DMem|ram_rtl_0 ; RAM  ;
; MEM_WB_Register:MEMWB|dffNbit:A2|dffgate:\G1:3:ndff|s_Q  ; mem:DMem|ram_rtl_0 ; RAM  ;
; MEM_WB_Register:MEMWB|dffNbit:A2|dffgate:\G1:4:ndff|s_Q  ; mem:DMem|ram_rtl_0 ; RAM  ;
; MEM_WB_Register:MEMWB|dffNbit:A2|dffgate:\G1:5:ndff|s_Q  ; mem:DMem|ram_rtl_0 ; RAM  ;
; MEM_WB_Register:MEMWB|dffNbit:A2|dffgate:\G1:6:ndff|s_Q  ; mem:DMem|ram_rtl_0 ; RAM  ;
; MEM_WB_Register:MEMWB|dffNbit:A2|dffgate:\G1:7:ndff|s_Q  ; mem:DMem|ram_rtl_0 ; RAM  ;
; MEM_WB_Register:MEMWB|dffNbit:A2|dffgate:\G1:8:ndff|s_Q  ; mem:DMem|ram_rtl_0 ; RAM  ;
; MEM_WB_Register:MEMWB|dffNbit:A2|dffgate:\G1:9:ndff|s_Q  ; mem:DMem|ram_rtl_0 ; RAM  ;
; MEM_WB_Register:MEMWB|dffNbit:A2|dffgate:\G1:10:ndff|s_Q ; mem:DMem|ram_rtl_0 ; RAM  ;
; MEM_WB_Register:MEMWB|dffNbit:A2|dffgate:\G1:11:ndff|s_Q ; mem:DMem|ram_rtl_0 ; RAM  ;
; MEM_WB_Register:MEMWB|dffNbit:A2|dffgate:\G1:12:ndff|s_Q ; mem:DMem|ram_rtl_0 ; RAM  ;
; MEM_WB_Register:MEMWB|dffNbit:A2|dffgate:\G1:13:ndff|s_Q ; mem:DMem|ram_rtl_0 ; RAM  ;
; MEM_WB_Register:MEMWB|dffNbit:A2|dffgate:\G1:14:ndff|s_Q ; mem:DMem|ram_rtl_0 ; RAM  ;
; MEM_WB_Register:MEMWB|dffNbit:A2|dffgate:\G1:15:ndff|s_Q ; mem:DMem|ram_rtl_0 ; RAM  ;
; MEM_WB_Register:MEMWB|dffNbit:A2|dffgate:\G1:16:ndff|s_Q ; mem:DMem|ram_rtl_0 ; RAM  ;
; MEM_WB_Register:MEMWB|dffNbit:A2|dffgate:\G1:17:ndff|s_Q ; mem:DMem|ram_rtl_0 ; RAM  ;
; MEM_WB_Register:MEMWB|dffNbit:A2|dffgate:\G1:18:ndff|s_Q ; mem:DMem|ram_rtl_0 ; RAM  ;
; MEM_WB_Register:MEMWB|dffNbit:A2|dffgate:\G1:19:ndff|s_Q ; mem:DMem|ram_rtl_0 ; RAM  ;
; MEM_WB_Register:MEMWB|dffNbit:A2|dffgate:\G1:20:ndff|s_Q ; mem:DMem|ram_rtl_0 ; RAM  ;
; MEM_WB_Register:MEMWB|dffNbit:A2|dffgate:\G1:21:ndff|s_Q ; mem:DMem|ram_rtl_0 ; RAM  ;
; MEM_WB_Register:MEMWB|dffNbit:A2|dffgate:\G1:22:ndff|s_Q ; mem:DMem|ram_rtl_0 ; RAM  ;
; MEM_WB_Register:MEMWB|dffNbit:A2|dffgate:\G1:23:ndff|s_Q ; mem:DMem|ram_rtl_0 ; RAM  ;
; MEM_WB_Register:MEMWB|dffNbit:A2|dffgate:\G1:24:ndff|s_Q ; mem:DMem|ram_rtl_0 ; RAM  ;
; MEM_WB_Register:MEMWB|dffNbit:A2|dffgate:\G1:25:ndff|s_Q ; mem:DMem|ram_rtl_0 ; RAM  ;
; MEM_WB_Register:MEMWB|dffNbit:A2|dffgate:\G1:26:ndff|s_Q ; mem:DMem|ram_rtl_0 ; RAM  ;
; MEM_WB_Register:MEMWB|dffNbit:A2|dffgate:\G1:27:ndff|s_Q ; mem:DMem|ram_rtl_0 ; RAM  ;
; MEM_WB_Register:MEMWB|dffNbit:A2|dffgate:\G1:28:ndff|s_Q ; mem:DMem|ram_rtl_0 ; RAM  ;
; MEM_WB_Register:MEMWB|dffNbit:A2|dffgate:\G1:29:ndff|s_Q ; mem:DMem|ram_rtl_0 ; RAM  ;
; MEM_WB_Register:MEMWB|dffNbit:A2|dffgate:\G1:30:ndff|s_Q ; mem:DMem|ram_rtl_0 ; RAM  ;
; MEM_WB_Register:MEMWB|dffNbit:A2|dffgate:\G1:31:ndff|s_Q ; mem:DMem|ram_rtl_0 ; RAM  ;
+----------------------------------------------------------+--------------------+------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------+
; 4:1                ; 18 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; Yes        ; |MIPS_Processor|EX_MEM_Register:EXMEM|dffNbit:A3|dffgate:\G1:4:ndff|s_Q                                ;
; 32:1               ; 32 bits   ; 672 LEs       ; 672 LEs              ; 0 LEs                  ; Yes        ; |MIPS_Processor|ID_EX_Register:ID_EX|dffNbit:B2|dffgate:\G1:8:ndff|s_Q                                 ;
; 32:1               ; 32 bits   ; 672 LEs       ; 672 LEs              ; 0 LEs                  ; Yes        ; |MIPS_Processor|ID_EX_Register:ID_EX|dffNbit:B1|dffgate:\G1:30:ndff|s_Q                                ;
; 68:1               ; 2 bits    ; 90 LEs        ; 20 LEs               ; 70 LEs                 ; Yes        ; |MIPS_Processor|ID_EX_Register:ID_EX|dffNbit:A12|dffgate:\G1:1:ndff|s_Q                                ;
; 8:1                ; 31 bits   ; 155 LEs       ; 124 LEs              ; 31 LEs                 ; No         ; |MIPS_Processor|ALU_Barrel_Shifter:A7|alu_32_bit:A2|one_bit_ALU:\A2:30:and_i|eight_to_one_mux:A19|Mux0 ;
; 8:1                ; 30 bits   ; 150 LEs       ; 60 LEs               ; 90 LEs                 ; No         ; |MIPS_Processor|ALU_Barrel_Shifter:A7|alu_32_bit:A2|one_bit_ALU:\A2:26:and_i|eight_to_one_mux:A20|Mux0 ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |MIPS_Processor|ALU_Barrel_Shifter:A7|Barrel_Shifter:A1|MUX_dataflow:B2|o_F[30]                        ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |MIPS_Processor|ALU_Barrel_Shifter:A7|Barrel_Shifter:A1|MUX_dataflow:B3|o_F[24]                        ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |MIPS_Processor|Mux14                                                                                  ;
; 4:1                ; 30 bits   ; 60 LEs        ; 60 LEs               ; 0 LEs                  ; No         ; |MIPS_Processor|ALU_Barrel_Shifter:A7|Barrel_Shifter:A1|MUX_dataflow:B0|o_F[2]                         ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |MIPS_Processor|ALU_Barrel_Shifter:A7|Barrel_Shifter:A1|MUX_dataflow:B1|o_F[1]                         ;
; 4:1                ; 28 bits   ; 56 LEs        ; 56 LEs               ; 0 LEs                  ; No         ; |MIPS_Processor|ALU_Barrel_Shifter:A7|Barrel_Shifter:A1|MUX_dataflow:B1|o_F[8]                         ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |MIPS_Processor|ALU_Barrel_Shifter:A7|Barrel_Shifter:A1|MUX_dataflow:B2|o_F[0]                         ;
; 4:1                ; 24 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |MIPS_Processor|ALU_Barrel_Shifter:A7|Barrel_Shifter:A1|MUX_dataflow:B2|o_F[22]                        ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |MIPS_Processor|ALU_Barrel_Shifter:A7|Barrel_Shifter:A1|MUX_dataflow:B3|o_F[0]                         ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |MIPS_Processor|ALU_Barrel_Shifter:A7|Barrel_Shifter:A1|MUX_dataflow:B3|o_F[20]                        ;
; 6:1                ; 15 bits   ; 60 LEs        ; 30 LEs               ; 30 LEs                 ; No         ; |MIPS_Processor|ALU_Barrel_Shifter:A7|MUX_dataflow:A3|o_F[16]                                          ;
; 6:1                ; 15 bits   ; 60 LEs        ; 45 LEs               ; 15 LEs                 ; No         ; |MIPS_Processor|ALU_Barrel_Shifter:A7|MUX_dataflow:A3|o_F[15]                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------+
; Source assignments for mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated ;
+---------------------------------+--------------------+------+-----------------------+
; Assignment                      ; Value              ; From ; To                    ;
+---------------------------------+--------------------+------+-----------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                     ;
+---------------------------------+--------------------+------+-----------------------+


+-------------------------------------------------------------------------------------+
; Source assignments for mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated ;
+---------------------------------+--------------------+------+-----------------------+
; Assignment                      ; Value              ; From ; To                    ;
+---------------------------------+--------------------+------+-----------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                     ;
+---------------------------------+--------------------+------+-----------------------+


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |MIPS_Processor ;
+----------------+-------+-------------------------------------------------------+
; Parameter Name ; Value ; Type                                                  ;
+----------------+-------+-------------------------------------------------------+
; N              ; 32    ; Signed Integer                                        ;
+----------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------+
; Parameter Settings for User Entity Instance: mem:IMem ;
+----------------+-------+------------------------------+
; Parameter Name ; Value ; Type                         ;
+----------------+-------+------------------------------+
; data_width     ; 32    ; Signed Integer               ;
; addr_width     ; 10    ; Signed Integer               ;
+----------------+-------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------+
; Parameter Settings for User Entity Instance: mem:DMem ;
+----------------+-------+------------------------------+
; Parameter Name ; Value ; Type                         ;
+----------------+-------+------------------------------+
; data_width     ; 32    ; Signed Integer               ;
; addr_width     ; 10    ; Signed Integer               ;
+----------------+-------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPSRegister:A0|dffNbit:r1 ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; N              ; 32    ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPSRegister:A0|dffNbit:r2 ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; N              ; 32    ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPSRegister:A0|dffNbit:r3 ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; N              ; 32    ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPSRegister:A0|dffNbit:r4 ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; N              ; 32    ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPSRegister:A0|dffNbit:r5 ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; N              ; 32    ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPSRegister:A0|dffNbit:r6 ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; N              ; 32    ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPSRegister:A0|dffNbit:r7 ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; N              ; 32    ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPSRegister:A0|dffNbit:r8 ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; N              ; 32    ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPSRegister:A0|dffNbit:r9 ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; N              ; 32    ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPSRegister:A0|dffNbit:r10 ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; N              ; 32    ; Signed Integer                                  ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPSRegister:A0|dffNbit:r11 ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; N              ; 32    ; Signed Integer                                  ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPSRegister:A0|dffNbit:r12 ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; N              ; 32    ; Signed Integer                                  ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPSRegister:A0|dffNbit:r13 ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; N              ; 32    ; Signed Integer                                  ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPSRegister:A0|dffNbit:r14 ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; N              ; 32    ; Signed Integer                                  ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPSRegister:A0|dffNbit:r15 ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; N              ; 32    ; Signed Integer                                  ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPSRegister:A0|dffNbit:r16 ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; N              ; 32    ; Signed Integer                                  ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPSRegister:A0|dffNbit:r17 ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; N              ; 32    ; Signed Integer                                  ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPSRegister:A0|dffNbit:r18 ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; N              ; 32    ; Signed Integer                                  ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPSRegister:A0|dffNbit:r19 ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; N              ; 32    ; Signed Integer                                  ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPSRegister:A0|dffNbit:r20 ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; N              ; 32    ; Signed Integer                                  ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPSRegister:A0|dffNbit:r21 ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; N              ; 32    ; Signed Integer                                  ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPSRegister:A0|dffNbit:r22 ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; N              ; 32    ; Signed Integer                                  ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPSRegister:A0|dffNbit:r23 ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; N              ; 32    ; Signed Integer                                  ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPSRegister:A0|dffNbit:r24 ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; N              ; 32    ; Signed Integer                                  ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPSRegister:A0|dffNbit:r25 ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; N              ; 32    ; Signed Integer                                  ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPSRegister:A0|dffNbit:r26 ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; N              ; 32    ; Signed Integer                                  ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPSRegister:A0|dffNbit:r27 ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; N              ; 32    ; Signed Integer                                  ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPSRegister:A0|dffNbit:r28 ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; N              ; 32    ; Signed Integer                                  ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPSRegister:A0|dffNbit:r29 ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; N              ; 32    ; Signed Integer                                  ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPSRegister:A0|dffNbit:r30 ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; N              ; 32    ; Signed Integer                                  ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPSRegister:A0|dffNbit:r31 ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; N              ; 32    ; Signed Integer                                  ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MUX_dataflow:A5 ;
+----------------+-------+-------------------------------------+
; Parameter Name ; Value ; Type                                ;
+----------------+-------+-------------------------------------+
; n              ; 32    ; Signed Integer                      ;
+----------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU_Barrel_Shifter:A7|Barrel_Shifter:A1|MUX_dataflow:B0 ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                              ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU_Barrel_Shifter:A7|Barrel_Shifter:A1|MUX_dataflow:B1 ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                              ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU_Barrel_Shifter:A7|Barrel_Shifter:A1|MUX_dataflow:B2 ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                              ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU_Barrel_Shifter:A7|Barrel_Shifter:A1|MUX_dataflow:B3 ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                              ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU_Barrel_Shifter:A7|Barrel_Shifter:A1|MUX_dataflow:B4 ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                              ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU_Barrel_Shifter:A7|MUX_dataflow:A3 ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; n              ; 32    ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MUX_dataflow:A8 ;
+----------------+-------+-------------------------------------+
; Parameter Name ; Value ; Type                                ;
+----------------+-------+-------------------------------------+
; n              ; 32    ; Signed Integer                      ;
+----------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Adder_Subtractor:A9 ;
+----------------+-------+-----------------------------------------+
; Parameter Name ; Value ; Type                                    ;
+----------------+-------+-----------------------------------------+
; n              ; 32    ; Signed Integer                          ;
+----------------+-------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Adder_Subtractor:A9|ones_complementer_dataflow:Invert_B ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                              ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Adder_Subtractor:A9|Full_Adder_Dataflow_N_Bit:Subtraction ;
+----------------+-------+-------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                ;
+----------------+-------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Adder_Subtractor:A9|Full_Adder_Dataflow_N_Bit:Addition ;
+----------------+-------+----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                       ;
+----------------+-------+----------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                             ;
+----------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Adder_Subtractor:A9|MUX_structural_N_bit:Mux_Sum ;
+----------------+-------+----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                 ;
+----------------+-------+----------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                       ;
+----------------+-------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MUX_dataflow:A11 ;
+----------------+-------+--------------------------------------+
; Parameter Name ; Value ; Type                                 ;
+----------------+-------+--------------------------------------+
; n              ; 32    ; Signed Integer                       ;
+----------------+-------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MUX_dataflow:A12 ;
+----------------+-------+--------------------------------------+
; Parameter Name ; Value ; Type                                 ;
+----------------+-------+--------------------------------------+
; n              ; 32    ; Signed Integer                       ;
+----------------+-------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MUX_dataflow:A13 ;
+----------------+-------+--------------------------------------+
; Parameter Name ; Value ; Type                                 ;
+----------------+-------+--------------------------------------+
; n              ; 32    ; Signed Integer                       ;
+----------------+-------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MUX_dataflow:A14 ;
+----------------+-------+--------------------------------------+
; Parameter Name ; Value ; Type                                 ;
+----------------+-------+--------------------------------------+
; n              ; 32    ; Signed Integer                       ;
+----------------+-------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Adder_Subtractor:A15 ;
+----------------+-------+------------------------------------------+
; Parameter Name ; Value ; Type                                     ;
+----------------+-------+------------------------------------------+
; n              ; 32    ; Signed Integer                           ;
+----------------+-------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Adder_Subtractor:A15|ones_complementer_dataflow:Invert_B ;
+----------------+-------+------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                         ;
+----------------+-------+------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                               ;
+----------------+-------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Adder_Subtractor:A15|Full_Adder_Dataflow_N_Bit:Subtraction ;
+----------------+-------+--------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Adder_Subtractor:A15|Full_Adder_Dataflow_N_Bit:Addition ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                              ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Adder_Subtractor:A15|MUX_structural_N_bit:Mux_Sum ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                        ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MUX_dataflow:A18 ;
+----------------+-------+--------------------------------------+
; Parameter Name ; Value ; Type                                 ;
+----------------+-------+--------------------------------------+
; n              ; 32    ; Signed Integer                       ;
+----------------+-------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: n_register:PC ;
+----------------+-------+-----------------------------------+
; Parameter Name ; Value ; Type                              ;
+----------------+-------+-----------------------------------+
; N              ; 32    ; Signed Integer                    ;
+----------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: IF_ID_Register:IF_ID|dffNbit:A1 ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; N              ; 32    ; Signed Integer                                      ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: IF_ID_Register:IF_ID|dffNbit:A2 ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; N              ; 32    ; Signed Integer                                      ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ID_EX_Register:ID_EX|dffNbit:A1 ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; N              ; 32    ; Signed Integer                                      ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ID_EX_Register:ID_EX|dffNbit:B1 ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; N              ; 32    ; Signed Integer                                      ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ID_EX_Register:ID_EX|dffNbit:B2 ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; N              ; 32    ; Signed Integer                                      ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ID_EX_Register:ID_EX|dffNbit:A2 ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; N              ; 32    ; Signed Integer                                      ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ID_EX_Register:ID_EX|dffNbit:A12 ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; n              ; 5     ; Signed Integer                                       ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ID_EX_Register:ID_EX|dffNbit:A13 ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; n              ; 5     ; Signed Integer                                       ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ID_EX_Register:ID_EX|dffNbit:A14 ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; n              ; 26    ; Signed Integer                                       ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ID_EX_Register:ID_EX|dffNbit:A15 ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; N              ; 32    ; Signed Integer                                       ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ID_EX_Register:ID_EX|dffNbit:A16 ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; n              ; 6     ; Signed Integer                                       ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ID_EX_Register:ID_EX|dffNbit:A17 ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; n              ; 5     ; Signed Integer                                       ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ID_EX_Register:ID_EX|dffNbit:A19 ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; N              ; 32    ; Signed Integer                                       ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: EX_MEM_Register:EXMEM|dffNbit:A1 ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; N              ; 32    ; Signed Integer                                       ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: EX_MEM_Register:EXMEM|dffNbit:A2 ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; N              ; 32    ; Signed Integer                                       ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: EX_MEM_Register:EXMEM|dffNbit:A3 ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; N              ; 32    ; Signed Integer                                       ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: EX_MEM_Register:EXMEM|dffNbit:A7 ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; N              ; 32    ; Signed Integer                                       ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: EX_MEM_Register:EXMEM|dffNbit:A8 ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; n              ; 5     ; Signed Integer                                       ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: EX_MEM_Register:EXMEM|dffNbit:A10 ;
+----------------+-------+-------------------------------------------------------+
; Parameter Name ; Value ; Type                                                  ;
+----------------+-------+-------------------------------------------------------+
; N              ; 32    ; Signed Integer                                        ;
+----------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MEM_WB_Register:MEMWB|dffNbit:A1 ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; N              ; 32    ; Signed Integer                                       ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MEM_WB_Register:MEMWB|dffNbit:A2 ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; N              ; 32    ; Signed Integer                                       ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MEM_WB_Register:MEMWB|dffNbit:A3 ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; N              ; 32    ; Signed Integer                                       ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MEM_WB_Register:MEMWB|dffNbit:A6 ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; n              ; 5     ; Signed Integer                                       ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MEM_WB_Register:MEMWB|dffNbit:A8 ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; N              ; 32    ; Signed Integer                                       ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: mem:IMem|altsyncram:ram_rtl_0 ;
+------------------------------------+----------------------+--------------------+
; Parameter Name                     ; Value                ; Type               ;
+------------------------------------+----------------------+--------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped            ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY         ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY       ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE     ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped            ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped            ;
; WIDTH_A                            ; 32                   ; Untyped            ;
; WIDTHAD_A                          ; 10                   ; Untyped            ;
; NUMWORDS_A                         ; 1024                 ; Untyped            ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped            ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped            ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped            ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped            ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped            ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped            ;
; WIDTH_B                            ; 1                    ; Untyped            ;
; WIDTHAD_B                          ; 1                    ; Untyped            ;
; NUMWORDS_B                         ; 1                    ; Untyped            ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped            ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped            ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped            ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped            ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped            ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped            ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped            ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped            ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped            ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped            ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped            ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped            ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped            ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped            ;
; BYTE_SIZE                          ; 8                    ; Untyped            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped            ;
; READ_DURING_WRITE_MODE_PORT_A      ; OLD_DATA             ; Untyped            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped            ;
; INIT_FILE                          ; UNUSED               ; Untyped            ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped            ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped            ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped            ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped            ;
; ENABLE_ECC                         ; FALSE                ; Untyped            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped            ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped            ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped            ;
; CBXI_PARAMETER                     ; altsyncram_eg81      ; Untyped            ;
+------------------------------------+----------------------+--------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: mem:DMem|altsyncram:ram_rtl_0 ;
+------------------------------------+----------------------+--------------------+
; Parameter Name                     ; Value                ; Type               ;
+------------------------------------+----------------------+--------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped            ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY         ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY       ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE     ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped            ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped            ;
; WIDTH_A                            ; 32                   ; Untyped            ;
; WIDTHAD_A                          ; 10                   ; Untyped            ;
; NUMWORDS_A                         ; 1024                 ; Untyped            ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped            ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped            ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped            ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped            ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped            ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped            ;
; WIDTH_B                            ; 1                    ; Untyped            ;
; WIDTHAD_B                          ; 1                    ; Untyped            ;
; NUMWORDS_B                         ; 1                    ; Untyped            ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped            ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped            ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped            ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped            ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped            ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped            ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped            ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped            ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped            ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped            ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped            ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped            ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped            ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped            ;
; BYTE_SIZE                          ; 8                    ; Untyped            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped            ;
; READ_DURING_WRITE_MODE_PORT_A      ; OLD_DATA             ; Untyped            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped            ;
; INIT_FILE                          ; UNUSED               ; Untyped            ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped            ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped            ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped            ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped            ;
; ENABLE_ECC                         ; FALSE                ; Untyped            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped            ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped            ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped            ;
; CBXI_PARAMETER                     ; altsyncram_eg81      ; Untyped            ;
+------------------------------------+----------------------+--------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                          ;
+-------------------------------------------+-------------------------------+
; Name                                      ; Value                         ;
+-------------------------------------------+-------------------------------+
; Number of entity instances                ; 2                             ;
; Entity Instance                           ; mem:IMem|altsyncram:ram_rtl_0 ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                   ;
;     -- WIDTH_A                            ; 32                            ;
;     -- NUMWORDS_A                         ; 1024                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                  ;
;     -- WIDTH_B                            ; 1                             ;
;     -- NUMWORDS_B                         ; 1                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                     ;
; Entity Instance                           ; mem:DMem|altsyncram:ram_rtl_0 ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                   ;
;     -- WIDTH_A                            ; 32                            ;
;     -- NUMWORDS_A                         ; 1024                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                  ;
;     -- WIDTH_B                            ; 1                             ;
;     -- NUMWORDS_B                         ; 1                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                     ;
+-------------------------------------------+-------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MEM_WB_Register:MEMWB"                                                                       ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; i_flush       ; Input  ; Info     ; Stuck at GND                                                                        ;
; i_stall       ; Input  ; Info     ; Stuck at GND                                                                        ;
; o_instruction ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------+
; Port Connectivity Checks: "EX_MEM_Register:EXMEM" ;
+---------+-------+----------+----------------------+
; Port    ; Type  ; Severity ; Details              ;
+---------+-------+----------+----------------------+
; i_flush ; Input ; Info     ; Stuck at GND         ;
; i_stall ; Input ; Info     ; Stuck at GND         ;
+---------+-------+----------+----------------------+


+---------------------------------------------------------+
; Port Connectivity Checks: "ID_EX_Register:ID_EX"        ;
+-----------------------+-------+----------+--------------+
; Port                  ; Type  ; Severity ; Details      ;
+-----------------------+-------+----------+--------------+
; i_flush               ; Input ; Info     ; Stuck at GND ;
; i_stall               ; Input ; Info     ; Stuck at GND ;
; i_luiimmediate[15..0] ; Input ; Info     ; Stuck at GND ;
+-----------------------+-------+----------+--------------+


+--------------------------------------------------+
; Port Connectivity Checks: "IF_ID_Register:IF_ID" ;
+---------+-------+----------+---------------------+
; Port    ; Type  ; Severity ; Details             ;
+---------+-------+----------+---------------------+
; i_flush ; Input ; Info     ; Stuck at GND        ;
; i_stall ; Input ; Info     ; Stuck at GND        ;
+---------+-------+----------+---------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "n_register:PC"                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; i_we        ; Input  ; Info     ; Stuck at VCC                                                                        ;
; o_q[31..20] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Adder_Subtractor:A15"                                                                     ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; i_b[31..3] ; Input  ; Info     ; Stuck at GND                                                                        ;
; i_b[1..0]  ; Input  ; Info     ; Stuck at GND                                                                        ;
; i_b[2]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; i_nadd_sub ; Input  ; Info     ; Stuck at VCC                                                                        ;
; o_cout     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------+
; Port Connectivity Checks: "five_bit_mux:jrAddress" ;
+------+-------+----------+--------------------------+
; Port ; Type  ; Severity ; Details                  ;
+------+-------+----------+--------------------------+
; i_b  ; Input ; Info     ; Stuck at VCC             ;
+------+-------+----------+--------------------------+


+----------------------------------------------+
; Port Connectivity Checks: "MUX_dataflow:A12" ;
+-----------+-------+----------+---------------+
; Port      ; Type  ; Severity ; Details       ;
+-----------+-------+----------+---------------+
; i_y[1..0] ; Input ; Info     ; Stuck at GND  ;
+-----------+-------+----------+---------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Adder_Subtractor:A9|Full_Adder_Dataflow_N_Bit:Addition"                               ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; i_cin  ; Input  ; Info     ; Stuck at GND                                                                        ;
; o_cout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Adder_Subtractor:A9|Full_Adder_Dataflow_N_Bit:Subtraction"                            ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; i_cin  ; Input  ; Info     ; Stuck at VCC                                                                        ;
; o_cout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Adder_Subtractor:A9"                                                                      ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; i_b[1..0]  ; Input  ; Info     ; Stuck at GND                                                                        ;
; i_nadd_sub ; Input  ; Info     ; Stuck at VCC                                                                        ;
; o_cout     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ALU_Barrel_Shifter:A7|alu_32_bit:A2|slt_function:A6|andg2:\A4:31:and_i" ;
+------+-------+----------+--------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                  ;
+------+-------+----------+--------------------------------------------------------------------------+
; i_b  ; Input ; Info     ; Stuck at GND                                                             ;
+------+-------+----------+--------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ALU_Barrel_Shifter:A7|alu_32_bit:A2|slt_function:A6|andg2:\A4:30:and_i" ;
+------+-------+----------+--------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                  ;
+------+-------+----------+--------------------------------------------------------------------------+
; i_b  ; Input ; Info     ; Stuck at GND                                                             ;
+------+-------+----------+--------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ALU_Barrel_Shifter:A7|alu_32_bit:A2|slt_function:A6|andg2:\A4:29:and_i" ;
+------+-------+----------+--------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                  ;
+------+-------+----------+--------------------------------------------------------------------------+
; i_b  ; Input ; Info     ; Stuck at GND                                                             ;
+------+-------+----------+--------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ALU_Barrel_Shifter:A7|alu_32_bit:A2|slt_function:A6|andg2:\A4:28:and_i" ;
+------+-------+----------+--------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                  ;
+------+-------+----------+--------------------------------------------------------------------------+
; i_b  ; Input ; Info     ; Stuck at GND                                                             ;
+------+-------+----------+--------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ALU_Barrel_Shifter:A7|alu_32_bit:A2|slt_function:A6|andg2:\A4:27:and_i" ;
+------+-------+----------+--------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                  ;
+------+-------+----------+--------------------------------------------------------------------------+
; i_b  ; Input ; Info     ; Stuck at GND                                                             ;
+------+-------+----------+--------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ALU_Barrel_Shifter:A7|alu_32_bit:A2|slt_function:A6|andg2:\A4:26:and_i" ;
+------+-------+----------+--------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                  ;
+------+-------+----------+--------------------------------------------------------------------------+
; i_b  ; Input ; Info     ; Stuck at GND                                                             ;
+------+-------+----------+--------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ALU_Barrel_Shifter:A7|alu_32_bit:A2|slt_function:A6|andg2:\A4:25:and_i" ;
+------+-------+----------+--------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                  ;
+------+-------+----------+--------------------------------------------------------------------------+
; i_b  ; Input ; Info     ; Stuck at GND                                                             ;
+------+-------+----------+--------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ALU_Barrel_Shifter:A7|alu_32_bit:A2|slt_function:A6|andg2:\A4:24:and_i" ;
+------+-------+----------+--------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                  ;
+------+-------+----------+--------------------------------------------------------------------------+
; i_b  ; Input ; Info     ; Stuck at GND                                                             ;
+------+-------+----------+--------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ALU_Barrel_Shifter:A7|alu_32_bit:A2|slt_function:A6|andg2:\A4:23:and_i" ;
+------+-------+----------+--------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                  ;
+------+-------+----------+--------------------------------------------------------------------------+
; i_b  ; Input ; Info     ; Stuck at GND                                                             ;
+------+-------+----------+--------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ALU_Barrel_Shifter:A7|alu_32_bit:A2|slt_function:A6|andg2:\A4:22:and_i" ;
+------+-------+----------+--------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                  ;
+------+-------+----------+--------------------------------------------------------------------------+
; i_b  ; Input ; Info     ; Stuck at GND                                                             ;
+------+-------+----------+--------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ALU_Barrel_Shifter:A7|alu_32_bit:A2|slt_function:A6|andg2:\A4:21:and_i" ;
+------+-------+----------+--------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                  ;
+------+-------+----------+--------------------------------------------------------------------------+
; i_b  ; Input ; Info     ; Stuck at GND                                                             ;
+------+-------+----------+--------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ALU_Barrel_Shifter:A7|alu_32_bit:A2|slt_function:A6|andg2:\A4:20:and_i" ;
+------+-------+----------+--------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                  ;
+------+-------+----------+--------------------------------------------------------------------------+
; i_b  ; Input ; Info     ; Stuck at GND                                                             ;
+------+-------+----------+--------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ALU_Barrel_Shifter:A7|alu_32_bit:A2|slt_function:A6|andg2:\A4:19:and_i" ;
+------+-------+----------+--------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                  ;
+------+-------+----------+--------------------------------------------------------------------------+
; i_b  ; Input ; Info     ; Stuck at GND                                                             ;
+------+-------+----------+--------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ALU_Barrel_Shifter:A7|alu_32_bit:A2|slt_function:A6|andg2:\A4:18:and_i" ;
+------+-------+----------+--------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                  ;
+------+-------+----------+--------------------------------------------------------------------------+
; i_b  ; Input ; Info     ; Stuck at GND                                                             ;
+------+-------+----------+--------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ALU_Barrel_Shifter:A7|alu_32_bit:A2|slt_function:A6|andg2:\A4:17:and_i" ;
+------+-------+----------+--------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                  ;
+------+-------+----------+--------------------------------------------------------------------------+
; i_b  ; Input ; Info     ; Stuck at GND                                                             ;
+------+-------+----------+--------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ALU_Barrel_Shifter:A7|alu_32_bit:A2|slt_function:A6|andg2:\A4:16:and_i" ;
+------+-------+----------+--------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                  ;
+------+-------+----------+--------------------------------------------------------------------------+
; i_b  ; Input ; Info     ; Stuck at GND                                                             ;
+------+-------+----------+--------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ALU_Barrel_Shifter:A7|alu_32_bit:A2|slt_function:A6|andg2:\A4:15:and_i" ;
+------+-------+----------+--------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                  ;
+------+-------+----------+--------------------------------------------------------------------------+
; i_b  ; Input ; Info     ; Stuck at GND                                                             ;
+------+-------+----------+--------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ALU_Barrel_Shifter:A7|alu_32_bit:A2|slt_function:A6|andg2:\A4:14:and_i" ;
+------+-------+----------+--------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                  ;
+------+-------+----------+--------------------------------------------------------------------------+
; i_b  ; Input ; Info     ; Stuck at GND                                                             ;
+------+-------+----------+--------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ALU_Barrel_Shifter:A7|alu_32_bit:A2|slt_function:A6|andg2:\A4:13:and_i" ;
+------+-------+----------+--------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                  ;
+------+-------+----------+--------------------------------------------------------------------------+
; i_b  ; Input ; Info     ; Stuck at GND                                                             ;
+------+-------+----------+--------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ALU_Barrel_Shifter:A7|alu_32_bit:A2|slt_function:A6|andg2:\A4:12:and_i" ;
+------+-------+----------+--------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                  ;
+------+-------+----------+--------------------------------------------------------------------------+
; i_b  ; Input ; Info     ; Stuck at GND                                                             ;
+------+-------+----------+--------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ALU_Barrel_Shifter:A7|alu_32_bit:A2|slt_function:A6|andg2:\A4:11:and_i" ;
+------+-------+----------+--------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                  ;
+------+-------+----------+--------------------------------------------------------------------------+
; i_b  ; Input ; Info     ; Stuck at GND                                                             ;
+------+-------+----------+--------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ALU_Barrel_Shifter:A7|alu_32_bit:A2|slt_function:A6|andg2:\A4:10:and_i" ;
+------+-------+----------+--------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                  ;
+------+-------+----------+--------------------------------------------------------------------------+
; i_b  ; Input ; Info     ; Stuck at GND                                                             ;
+------+-------+----------+--------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ALU_Barrel_Shifter:A7|alu_32_bit:A2|slt_function:A6|andg2:\A4:9:and_i" ;
+------+-------+----------+-------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                 ;
+------+-------+----------+-------------------------------------------------------------------------+
; i_b  ; Input ; Info     ; Stuck at GND                                                            ;
+------+-------+----------+-------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ALU_Barrel_Shifter:A7|alu_32_bit:A2|slt_function:A6|andg2:\A4:8:and_i" ;
+------+-------+----------+-------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                 ;
+------+-------+----------+-------------------------------------------------------------------------+
; i_b  ; Input ; Info     ; Stuck at GND                                                            ;
+------+-------+----------+-------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ALU_Barrel_Shifter:A7|alu_32_bit:A2|slt_function:A6|andg2:\A4:7:and_i" ;
+------+-------+----------+-------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                 ;
+------+-------+----------+-------------------------------------------------------------------------+
; i_b  ; Input ; Info     ; Stuck at GND                                                            ;
+------+-------+----------+-------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ALU_Barrel_Shifter:A7|alu_32_bit:A2|slt_function:A6|andg2:\A4:6:and_i" ;
+------+-------+----------+-------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                 ;
+------+-------+----------+-------------------------------------------------------------------------+
; i_b  ; Input ; Info     ; Stuck at GND                                                            ;
+------+-------+----------+-------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ALU_Barrel_Shifter:A7|alu_32_bit:A2|slt_function:A6|andg2:\A4:5:and_i" ;
+------+-------+----------+-------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                 ;
+------+-------+----------+-------------------------------------------------------------------------+
; i_b  ; Input ; Info     ; Stuck at GND                                                            ;
+------+-------+----------+-------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ALU_Barrel_Shifter:A7|alu_32_bit:A2|slt_function:A6|andg2:\A4:4:and_i" ;
+------+-------+----------+-------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                 ;
+------+-------+----------+-------------------------------------------------------------------------+
; i_b  ; Input ; Info     ; Stuck at GND                                                            ;
+------+-------+----------+-------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ALU_Barrel_Shifter:A7|alu_32_bit:A2|slt_function:A6|andg2:\A4:3:and_i" ;
+------+-------+----------+-------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                 ;
+------+-------+----------+-------------------------------------------------------------------------+
; i_b  ; Input ; Info     ; Stuck at GND                                                            ;
+------+-------+----------+-------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ALU_Barrel_Shifter:A7|alu_32_bit:A2|slt_function:A6|andg2:\A4:2:and_i" ;
+------+-------+----------+-------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                 ;
+------+-------+----------+-------------------------------------------------------------------------+
; i_b  ; Input ; Info     ; Stuck at GND                                                            ;
+------+-------+----------+-------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ALU_Barrel_Shifter:A7|alu_32_bit:A2|slt_function:A6|andg2:\A4:1:and_i" ;
+------+-------+----------+-------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                 ;
+------+-------+----------+-------------------------------------------------------------------------+
; i_b  ; Input ; Info     ; Stuck at GND                                                            ;
+------+-------+----------+-------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ALU_Barrel_Shifter:A7|alu_32_bit:A2|slt_function:A6|andg2:A3" ;
+------+-------+----------+----------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                        ;
+------+-------+----------+----------------------------------------------------------------+
; i_b  ; Input ; Info     ; Stuck at VCC                                                   ;
+------+-------+----------+----------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ALU_Barrel_Shifter:A7|alu_32_bit:A2|slt_function:A6|one_bit_ALU:\A2:31:and_i"           ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; i_select ; Input  ; Info     ; Stuck at GND                                                                        ;
; o_cout   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ALU_Barrel_Shifter:A7|alu_32_bit:A2|slt_function:A6|one_bit_ALU:\A2:30:and_i" ;
+----------+-------+----------+----------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                    ;
+----------+-------+----------+----------------------------------------------------------------------------+
; i_select ; Input ; Info     ; Stuck at GND                                                               ;
+----------+-------+----------+----------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ALU_Barrel_Shifter:A7|alu_32_bit:A2|slt_function:A6|one_bit_ALU:\A2:29:and_i" ;
+----------+-------+----------+----------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                    ;
+----------+-------+----------+----------------------------------------------------------------------------+
; i_select ; Input ; Info     ; Stuck at GND                                                               ;
+----------+-------+----------+----------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ALU_Barrel_Shifter:A7|alu_32_bit:A2|slt_function:A6|one_bit_ALU:\A2:28:and_i" ;
+----------+-------+----------+----------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                    ;
+----------+-------+----------+----------------------------------------------------------------------------+
; i_select ; Input ; Info     ; Stuck at GND                                                               ;
+----------+-------+----------+----------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ALU_Barrel_Shifter:A7|alu_32_bit:A2|slt_function:A6|one_bit_ALU:\A2:27:and_i" ;
+----------+-------+----------+----------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                    ;
+----------+-------+----------+----------------------------------------------------------------------------+
; i_select ; Input ; Info     ; Stuck at GND                                                               ;
+----------+-------+----------+----------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ALU_Barrel_Shifter:A7|alu_32_bit:A2|slt_function:A6|one_bit_ALU:\A2:26:and_i" ;
+----------+-------+----------+----------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                    ;
+----------+-------+----------+----------------------------------------------------------------------------+
; i_select ; Input ; Info     ; Stuck at GND                                                               ;
+----------+-------+----------+----------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ALU_Barrel_Shifter:A7|alu_32_bit:A2|slt_function:A6|one_bit_ALU:\A2:25:and_i" ;
+----------+-------+----------+----------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                    ;
+----------+-------+----------+----------------------------------------------------------------------------+
; i_select ; Input ; Info     ; Stuck at GND                                                               ;
+----------+-------+----------+----------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ALU_Barrel_Shifter:A7|alu_32_bit:A2|slt_function:A6|one_bit_ALU:\A2:24:and_i" ;
+----------+-------+----------+----------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                    ;
+----------+-------+----------+----------------------------------------------------------------------------+
; i_select ; Input ; Info     ; Stuck at GND                                                               ;
+----------+-------+----------+----------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ALU_Barrel_Shifter:A7|alu_32_bit:A2|slt_function:A6|one_bit_ALU:\A2:23:and_i" ;
+----------+-------+----------+----------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                    ;
+----------+-------+----------+----------------------------------------------------------------------------+
; i_select ; Input ; Info     ; Stuck at GND                                                               ;
+----------+-------+----------+----------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ALU_Barrel_Shifter:A7|alu_32_bit:A2|slt_function:A6|one_bit_ALU:\A2:22:and_i" ;
+----------+-------+----------+----------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                    ;
+----------+-------+----------+----------------------------------------------------------------------------+
; i_select ; Input ; Info     ; Stuck at GND                                                               ;
+----------+-------+----------+----------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ALU_Barrel_Shifter:A7|alu_32_bit:A2|slt_function:A6|one_bit_ALU:\A2:21:and_i" ;
+----------+-------+----------+----------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                    ;
+----------+-------+----------+----------------------------------------------------------------------------+
; i_select ; Input ; Info     ; Stuck at GND                                                               ;
+----------+-------+----------+----------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ALU_Barrel_Shifter:A7|alu_32_bit:A2|slt_function:A6|one_bit_ALU:\A2:20:and_i" ;
+----------+-------+----------+----------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                    ;
+----------+-------+----------+----------------------------------------------------------------------------+
; i_select ; Input ; Info     ; Stuck at GND                                                               ;
+----------+-------+----------+----------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ALU_Barrel_Shifter:A7|alu_32_bit:A2|slt_function:A6|one_bit_ALU:\A2:19:and_i" ;
+----------+-------+----------+----------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                    ;
+----------+-------+----------+----------------------------------------------------------------------------+
; i_select ; Input ; Info     ; Stuck at GND                                                               ;
+----------+-------+----------+----------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ALU_Barrel_Shifter:A7|alu_32_bit:A2|slt_function:A6|one_bit_ALU:\A2:18:and_i" ;
+----------+-------+----------+----------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                    ;
+----------+-------+----------+----------------------------------------------------------------------------+
; i_select ; Input ; Info     ; Stuck at GND                                                               ;
+----------+-------+----------+----------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ALU_Barrel_Shifter:A7|alu_32_bit:A2|slt_function:A6|one_bit_ALU:\A2:17:and_i" ;
+----------+-------+----------+----------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                    ;
+----------+-------+----------+----------------------------------------------------------------------------+
; i_select ; Input ; Info     ; Stuck at GND                                                               ;
+----------+-------+----------+----------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ALU_Barrel_Shifter:A7|alu_32_bit:A2|slt_function:A6|one_bit_ALU:\A2:16:and_i" ;
+----------+-------+----------+----------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                    ;
+----------+-------+----------+----------------------------------------------------------------------------+
; i_select ; Input ; Info     ; Stuck at GND                                                               ;
+----------+-------+----------+----------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ALU_Barrel_Shifter:A7|alu_32_bit:A2|slt_function:A6|one_bit_ALU:\A2:15:and_i" ;
+----------+-------+----------+----------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                    ;
+----------+-------+----------+----------------------------------------------------------------------------+
; i_select ; Input ; Info     ; Stuck at GND                                                               ;
+----------+-------+----------+----------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ALU_Barrel_Shifter:A7|alu_32_bit:A2|slt_function:A6|one_bit_ALU:\A2:14:and_i" ;
+----------+-------+----------+----------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                    ;
+----------+-------+----------+----------------------------------------------------------------------------+
; i_select ; Input ; Info     ; Stuck at GND                                                               ;
+----------+-------+----------+----------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ALU_Barrel_Shifter:A7|alu_32_bit:A2|slt_function:A6|one_bit_ALU:\A2:13:and_i" ;
+----------+-------+----------+----------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                    ;
+----------+-------+----------+----------------------------------------------------------------------------+
; i_select ; Input ; Info     ; Stuck at GND                                                               ;
+----------+-------+----------+----------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ALU_Barrel_Shifter:A7|alu_32_bit:A2|slt_function:A6|one_bit_ALU:\A2:12:and_i" ;
+----------+-------+----------+----------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                    ;
+----------+-------+----------+----------------------------------------------------------------------------+
; i_select ; Input ; Info     ; Stuck at GND                                                               ;
+----------+-------+----------+----------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ALU_Barrel_Shifter:A7|alu_32_bit:A2|slt_function:A6|one_bit_ALU:\A2:11:and_i" ;
+----------+-------+----------+----------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                    ;
+----------+-------+----------+----------------------------------------------------------------------------+
; i_select ; Input ; Info     ; Stuck at GND                                                               ;
+----------+-------+----------+----------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ALU_Barrel_Shifter:A7|alu_32_bit:A2|slt_function:A6|one_bit_ALU:\A2:10:and_i" ;
+----------+-------+----------+----------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                    ;
+----------+-------+----------+----------------------------------------------------------------------------+
; i_select ; Input ; Info     ; Stuck at GND                                                               ;
+----------+-------+----------+----------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ALU_Barrel_Shifter:A7|alu_32_bit:A2|slt_function:A6|one_bit_ALU:\A2:9:and_i" ;
+----------+-------+----------+---------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                   ;
+----------+-------+----------+---------------------------------------------------------------------------+
; i_select ; Input ; Info     ; Stuck at GND                                                              ;
+----------+-------+----------+---------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ALU_Barrel_Shifter:A7|alu_32_bit:A2|slt_function:A6|one_bit_ALU:\A2:8:and_i" ;
+----------+-------+----------+---------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                   ;
+----------+-------+----------+---------------------------------------------------------------------------+
; i_select ; Input ; Info     ; Stuck at GND                                                              ;
+----------+-------+----------+---------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ALU_Barrel_Shifter:A7|alu_32_bit:A2|slt_function:A6|one_bit_ALU:\A2:7:and_i" ;
+----------+-------+----------+---------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                   ;
+----------+-------+----------+---------------------------------------------------------------------------+
; i_select ; Input ; Info     ; Stuck at GND                                                              ;
+----------+-------+----------+---------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ALU_Barrel_Shifter:A7|alu_32_bit:A2|slt_function:A6|one_bit_ALU:\A2:6:and_i" ;
+----------+-------+----------+---------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                   ;
+----------+-------+----------+---------------------------------------------------------------------------+
; i_select ; Input ; Info     ; Stuck at GND                                                              ;
+----------+-------+----------+---------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ALU_Barrel_Shifter:A7|alu_32_bit:A2|slt_function:A6|one_bit_ALU:\A2:5:and_i" ;
+----------+-------+----------+---------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                   ;
+----------+-------+----------+---------------------------------------------------------------------------+
; i_select ; Input ; Info     ; Stuck at GND                                                              ;
+----------+-------+----------+---------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ALU_Barrel_Shifter:A7|alu_32_bit:A2|slt_function:A6|one_bit_ALU:\A2:4:and_i" ;
+----------+-------+----------+---------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                   ;
+----------+-------+----------+---------------------------------------------------------------------------+
; i_select ; Input ; Info     ; Stuck at GND                                                              ;
+----------+-------+----------+---------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ALU_Barrel_Shifter:A7|alu_32_bit:A2|slt_function:A6|one_bit_ALU:\A2:3:and_i" ;
+----------+-------+----------+---------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                   ;
+----------+-------+----------+---------------------------------------------------------------------------+
; i_select ; Input ; Info     ; Stuck at GND                                                              ;
+----------+-------+----------+---------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ALU_Barrel_Shifter:A7|alu_32_bit:A2|slt_function:A6|one_bit_ALU:\A2:2:and_i" ;
+----------+-------+----------+---------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                   ;
+----------+-------+----------+---------------------------------------------------------------------------+
; i_select ; Input ; Info     ; Stuck at GND                                                              ;
+----------+-------+----------+---------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ALU_Barrel_Shifter:A7|alu_32_bit:A2|slt_function:A6|one_bit_ALU:\A2:1:and_i" ;
+----------+-------+----------+---------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                   ;
+----------+-------+----------+---------------------------------------------------------------------------+
; i_select ; Input ; Info     ; Stuck at GND                                                              ;
+----------+-------+----------+---------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ALU_Barrel_Shifter:A7|alu_32_bit:A2|slt_function:A6|one_bit_ALU:\A2:0:and_i"            ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; i_cin    ; Input  ; Info     ; Stuck at GND                                                                        ;
; i_select ; Input  ; Info     ; Stuck at GND                                                                        ;
; o_out    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ALU_Barrel_Shifter:A7|alu_32_bit:A2|one_bit_ALU:\A2:0:and_i|eight_to_one_mux:A20" ;
+---------------+-------+----------+---------------------------------------------------------------------------+
; Port          ; Type  ; Severity ; Details                                                                   ;
+---------------+-------+----------+---------------------------------------------------------------------------+
; i_input[7..2] ; Input ; Info     ; Stuck at GND                                                              ;
+---------------+-------+----------+---------------------------------------------------------------------------+


+-----------------------------------------------------------------+
; Port Connectivity Checks: "ALU_Barrel_Shifter:A7|alu_32_bit:A2" ;
+-------+-------+----------+--------------------------------------+
; Port  ; Type  ; Severity ; Details                              ;
+-------+-------+----------+--------------------------------------+
; i_cin ; Input ; Info     ; Stuck at GND                         ;
+-------+-------+----------+--------------------------------------+


+------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ALU_Barrel_Shifter:A7|Barrel_Shifter:A1|shift_logic:A4" ;
+---------------+-------+----------+-------------------------------------------------+
; Port          ; Type  ; Severity ; Details                                         ;
+---------------+-------+----------+-------------------------------------------------+
; i_shift[3..0] ; Input ; Info     ; Stuck at GND                                    ;
; i_shift[4]    ; Input ; Info     ; Stuck at VCC                                    ;
+---------------+-------+----------+-------------------------------------------------+


+------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ALU_Barrel_Shifter:A7|Barrel_Shifter:A1|shift_logic:A3" ;
+---------------+-------+----------+-------------------------------------------------+
; Port          ; Type  ; Severity ; Details                                         ;
+---------------+-------+----------+-------------------------------------------------+
; i_shift[2..0] ; Input ; Info     ; Stuck at GND                                    ;
; i_shift[4]    ; Input ; Info     ; Stuck at GND                                    ;
; i_shift[3]    ; Input ; Info     ; Stuck at VCC                                    ;
+---------------+-------+----------+-------------------------------------------------+


+------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ALU_Barrel_Shifter:A7|Barrel_Shifter:A1|shift_logic:A2" ;
+---------------+-------+----------+-------------------------------------------------+
; Port          ; Type  ; Severity ; Details                                         ;
+---------------+-------+----------+-------------------------------------------------+
; i_shift[4..3] ; Input ; Info     ; Stuck at GND                                    ;
; i_shift[1..0] ; Input ; Info     ; Stuck at GND                                    ;
; i_shift[2]    ; Input ; Info     ; Stuck at VCC                                    ;
+---------------+-------+----------+-------------------------------------------------+


+------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ALU_Barrel_Shifter:A7|Barrel_Shifter:A1|shift_logic:A1" ;
+---------------+-------+----------+-------------------------------------------------+
; Port          ; Type  ; Severity ; Details                                         ;
+---------------+-------+----------+-------------------------------------------------+
; i_shift[4..2] ; Input ; Info     ; Stuck at GND                                    ;
; i_shift[1]    ; Input ; Info     ; Stuck at VCC                                    ;
; i_shift[0]    ; Input ; Info     ; Stuck at GND                                    ;
+---------------+-------+----------+-------------------------------------------------+


+------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ALU_Barrel_Shifter:A7|Barrel_Shifter:A1|shift_logic:A0" ;
+---------------+-------+----------+-------------------------------------------------+
; Port          ; Type  ; Severity ; Details                                         ;
+---------------+-------+----------+-------------------------------------------------+
; i_shift[4..1] ; Input ; Info     ; Stuck at GND                                    ;
; i_shift[0]    ; Input ; Info     ; Stuck at VCC                                    ;
+---------------+-------+----------+-------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ALU_Barrel_Shifter:A7"                                                                     ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; o_carry_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; o_overflow  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------+
; Port Connectivity Checks: "MIPSRegister:A0|mux4to32:rt" ;
+-------+-------+----------+------------------------------+
; Port  ; Type  ; Severity ; Details                      ;
+-------+-------+----------+------------------------------+
; i_in0 ; Input ; Info     ; Stuck at GND                 ;
+-------+-------+----------+------------------------------+


+---------------------------------------------------------+
; Port Connectivity Checks: "MIPSRegister:A0|mux4to32:rs" ;
+-------+-------+----------+------------------------------+
; Port  ; Type  ; Severity ; Details                      ;
+-------+-------+----------+------------------------------+
; i_in0 ; Input ; Info     ; Stuck at GND                 ;
+-------+-------+----------+------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MIPSRegister:A0|decode32:dec"                                                           ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; o_out[0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 99                          ;
; cycloneiii_ff         ; 1338                        ;
;     CLR               ; 18                          ;
;     CLR SLD           ; 2                           ;
;     ENA CLR           ; 992                         ;
;     plain             ; 326                         ;
; cycloneiii_lcell_comb ; 2405                        ;
;     normal            ; 2405                        ;
;         1 data inputs ; 1                           ;
;         2 data inputs ; 68                          ;
;         3 data inputs ; 330                         ;
;         4 data inputs ; 2006                        ;
; cycloneiii_ram_block  ; 64                          ;
;                       ;                             ;
; Max LUT depth         ; 67.00                       ;
; Average LUT depth     ; 11.48                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:06     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.0 Build 711 06/05/2020 SJ Standard Edition
    Info: Copyright (C) 2020  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and any partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details, at
    Info: https://fpgasoftware.intel.com/eula.
    Info: Processing started: Thu Nov 26 14:11:54 2020
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off toolflow -c toolflow
Info (125068): Revision "toolflow" was previously opened in Quartus II software version 18.0.0 Standard Edition. Created Quartus Prime Default Settings File U:/CPR E 381/Proj-C/cpre381-toolflow-release/QuartusWork/toolflow_assignment_defaults.qdf, which contains the default assignment setting information from Quartus II software version 18.0.0 Standard Edition.
Info (125069): Default assignment values were changed in the current version of the Quartus Prime software -- changes to default assignments values are contained in file c:/intelfpga/20.1/quartus/bin64/assignment_defaults.qdf
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file /cpr e 381/proj-c/cpre381-toolflow-release/modelsimwork/src/alu_32_bit.vhd
    Info (12022): Found design unit 1: alu_32_bit-structure File: U:/CPR E 381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/ALU_32_bit.vhd Line: 15
    Info (12023): Found entity 1: alu_32_bit File: U:/CPR E 381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/ALU_32_bit.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /cpr e 381/proj-c/cpre381-toolflow-release/modelsimwork/src/alu_barrel_shifter.vhd
    Info (12022): Found design unit 1: ALU_Barrel_Shifter-structure File: U:/CPR E 381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/ALU_Barrel_Shifter.vhd Line: 21
    Info (12023): Found entity 1: ALU_Barrel_Shifter File: U:/CPR E 381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/ALU_Barrel_Shifter.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /cpr e 381/proj-c/cpre381-toolflow-release/modelsimwork/src/adder_subtractor.vhd
    Info (12022): Found design unit 1: Adder_Subtractor-structure File: U:/CPR E 381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/Adder_Subtractor.vhd Line: 13
    Info (12023): Found entity 1: Adder_Subtractor File: U:/CPR E 381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/Adder_Subtractor.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /cpr e 381/proj-c/cpre381-toolflow-release/modelsimwork/src/b_inverter.vhd
    Info (12022): Found design unit 1: B_inverter-dataflow File: U:/CPR E 381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/B_inverter.vhd Line: 10
    Info (12023): Found entity 1: B_inverter File: U:/CPR E 381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/B_inverter.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /cpr e 381/proj-c/cpre381-toolflow-release/modelsimwork/src/barrel_shifter.vhd
    Info (12022): Found design unit 1: Barrel_Shifter-structure File: U:/CPR E 381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/Barrel_Shifter.vhd Line: 13
    Info (12023): Found entity 1: Barrel_Shifter File: U:/CPR E 381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/Barrel_Shifter.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /cpr e 381/proj-c/cpre381-toolflow-release/modelsimwork/src/ex_mem_register.vhd
    Info (12022): Found design unit 1: EX_MEM_Register-mixed File: U:/CPR E 381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/EX_MEM_Register.vhd Line: 35
    Info (12023): Found entity 1: EX_MEM_Register File: U:/CPR E 381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/EX_MEM_Register.vhd Line: 11
Info (12021): Found 2 design units, including 1 entities, in source file /cpr e 381/proj-c/cpre381-toolflow-release/modelsimwork/src/full_adder_dataflow_n_bit.vhd
    Info (12022): Found design unit 1: Full_Adder_Dataflow_N_Bit-structure File: U:/CPR E 381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/Full_Adder_Dataflow_N_Bit.vhd Line: 13
    Info (12023): Found entity 1: Full_Adder_Dataflow_N_Bit File: U:/CPR E 381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/Full_Adder_Dataflow_N_Bit.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /cpr e 381/proj-c/cpre381-toolflow-release/modelsimwork/src/full_adder_structural.vhd
    Info (12022): Found design unit 1: Full_Adder_Structural-structure File: U:/CPR E 381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/Full_Adder_Structural.vhd Line: 10
    Info (12023): Found entity 1: Full_Adder_Structural File: U:/CPR E 381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/Full_Adder_Structural.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /cpr e 381/proj-c/cpre381-toolflow-release/modelsimwork/src/full_subtractor.vhd
    Info (12022): Found design unit 1: Full_Subtractor-dataflow File: U:/CPR E 381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/Full_Subtractor.vhd Line: 10
    Info (12023): Found entity 1: Full_Subtractor File: U:/CPR E 381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/Full_Subtractor.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /cpr e 381/proj-c/cpre381-toolflow-release/modelsimwork/src/id_ex_register.vhd
    Info (12022): Found design unit 1: ID_EX_Register-mixed File: U:/CPR E 381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/ID_EX_Register.vhd Line: 52
    Info (12023): Found entity 1: ID_EX_Register File: U:/CPR E 381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/ID_EX_Register.vhd Line: 11
Info (12021): Found 2 design units, including 1 entities, in source file /cpr e 381/proj-c/cpre381-toolflow-release/modelsimwork/src/if_id_register.vhd
    Info (12022): Found design unit 1: IF_ID_Register-mixed File: U:/CPR E 381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/IF_ID_Register.vhd Line: 21
    Info (12023): Found entity 1: IF_ID_Register File: U:/CPR E 381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/IF_ID_Register.vhd Line: 11
Info (12021): Found 2 design units, including 1 entities, in source file /cpr e 381/proj-c/cpre381-toolflow-release/modelsimwork/src/mem_wb_register.vhd
    Info (12022): Found design unit 1: MEM_WB_Register-mixed File: U:/CPR E 381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/MEM_WB_Register.vhd Line: 29
    Info (12023): Found entity 1: MEM_WB_Register File: U:/CPR E 381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/MEM_WB_Register.vhd Line: 11
Info (12021): Found 2 design units, including 1 entities, in source file /cpr e 381/proj-c/cpre381-toolflow-release/modelsimwork/src/mipsregister.vhd
    Info (12022): Found design unit 1: MIPSRegister-mixed File: U:/CPR E 381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/MIPSRegister.vhd Line: 17
    Info (12023): Found entity 1: MIPSRegister File: U:/CPR E 381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/MIPSRegister.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /cpr e 381/proj-c/cpre381-toolflow-release/modelsimwork/src/mips_barrel_alu.vhd
    Info (12022): Found design unit 1: MIPS_Barrel_ALU-structure File: U:/CPR E 381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/MIPS_Barrel_ALU.vhd Line: 18
    Info (12023): Found entity 1: MIPS_Barrel_ALU File: U:/CPR E 381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/MIPS_Barrel_ALU.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /cpr e 381/proj-c/cpre381-toolflow-release/modelsimwork/src/mips_processor.vhd
    Info (12022): Found design unit 1: MIPS_Processor-structure File: U:/CPR E 381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/MIPS_Processor.vhd Line: 32
    Info (12023): Found entity 1: MIPS_Processor File: U:/CPR E 381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/MIPS_Processor.vhd Line: 20
Info (12021): Found 2 design units, including 1 entities, in source file /cpr e 381/proj-c/cpre381-toolflow-release/modelsimwork/src/mux_dataflow.vhd
    Info (12022): Found design unit 1: MUX_dataflow-dataflow File: U:/CPR E 381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/MUX_dataflow.vhd Line: 12
    Info (12023): Found entity 1: MUX_dataflow File: U:/CPR E 381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/MUX_dataflow.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /cpr e 381/proj-c/cpre381-toolflow-release/modelsimwork/src/mux_structural_n_bit.vhd
    Info (12022): Found design unit 1: MUX_structural_N_bit-structure File: U:/CPR E 381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/MUX_structural_N_bit.vhd Line: 12
    Info (12023): Found entity 1: MUX_structural_N_bit File: U:/CPR E 381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/MUX_structural_N_bit.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /cpr e 381/proj-c/cpre381-toolflow-release/modelsimwork/src/overflow.vhd
    Info (12022): Found design unit 1: Overflow-structure File: U:/CPR E 381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/Overflow.vhd Line: 12
    Info (12023): Found entity 1: Overflow File: U:/CPR E 381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/Overflow.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /cpr e 381/proj-c/cpre381-toolflow-release/modelsimwork/src/second_mips_application.vhd
    Info (12022): Found design unit 1: Second_MIPS_Application-structural File: U:/CPR E 381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/Second_MIPS_Application.vhd Line: 22
    Info (12023): Found entity 1: Second_MIPS_Application File: U:/CPR E 381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/Second_MIPS_Application.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /cpr e 381/proj-c/cpre381-toolflow-release/modelsimwork/src/andg2.vhd
    Info (12022): Found design unit 1: andg2-dataflow File: U:/CPR E 381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/andg2.vhd Line: 31
    Info (12023): Found entity 1: andg2 File: U:/CPR E 381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/andg2.vhd Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file /cpr e 381/proj-c/cpre381-toolflow-release/modelsimwork/src/control_logic_module.vhd
    Info (12022): Found design unit 1: control_logic_module-behaviorial File: U:/CPR E 381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/control_logic_module.vhd Line: 13
    Info (12023): Found entity 1: control_logic_module File: U:/CPR E 381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/control_logic_module.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /cpr e 381/proj-c/cpre381-toolflow-release/modelsimwork/src/decode32.vhd
    Info (12022): Found design unit 1: decode32-dataflow File: U:/CPR E 381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/decode32.vhd Line: 12
    Info (12023): Found entity 1: decode32 File: U:/CPR E 381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/decode32.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /cpr e 381/proj-c/cpre381-toolflow-release/modelsimwork/src/dffnbit.vhd
    Info (12022): Found design unit 1: dffNbit-structure File: U:/CPR E 381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/dffNbit.vhd Line: 13
    Info (12023): Found entity 1: dffNbit File: U:/CPR E 381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/dffNbit.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /cpr e 381/proj-c/cpre381-toolflow-release/modelsimwork/src/dffgate.vhd
    Info (12022): Found design unit 1: dffgate-mixed File: U:/CPR E 381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/dffgate.vhd Line: 31
    Info (12023): Found entity 1: dffgate File: U:/CPR E 381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/dffgate.vhd Line: 21
Info (12021): Found 3 design units, including 1 entities, in source file /cpr e 381/proj-c/cpre381-toolflow-release/modelsimwork/src/eight_to_one_mux_32_bit.vhd
    Info (12022): Found design unit 1: MIPS_package File: U:/CPR E 381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/eight_to_one_MUX_32_bit.vhd Line: 4
    Info (12022): Found design unit 2: eight_to_one_MUX_32_bit-behavioral File: U:/CPR E 381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/eight_to_one_MUX_32_bit.vhd Line: 19
    Info (12023): Found entity 1: eight_to_one_MUX_32_bit File: U:/CPR E 381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/eight_to_one_MUX_32_bit.vhd Line: 12
Info (12021): Found 2 design units, including 1 entities, in source file /cpr e 381/proj-c/cpre381-toolflow-release/modelsimwork/src/eight_to_one_mux.vhd
    Info (12022): Found design unit 1: eight_to_one_mux-behavioral File: U:/CPR E 381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/eight_to_one_mux.vhd Line: 11
    Info (12023): Found entity 1: eight_to_one_mux File: U:/CPR E 381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/eight_to_one_mux.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /cpr e 381/proj-c/cpre381-toolflow-release/modelsimwork/src/five_bit_mux.vhd
    Info (12022): Found design unit 1: five_bit_mux-dataflow File: U:/CPR E 381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/five_bit_mux.vhd Line: 12
    Info (12023): Found entity 1: five_bit_mux File: U:/CPR E 381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/five_bit_mux.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /cpr e 381/proj-c/cpre381-toolflow-release/modelsimwork/src/invg.vhd
    Info (12022): Found design unit 1: invg-dataflow File: U:/CPR E 381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/invg.vhd Line: 30
    Info (12023): Found entity 1: invg File: U:/CPR E 381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/invg.vhd Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file /cpr e 381/proj-c/cpre381-toolflow-release/modelsimwork/src/mem.vhd
    Info (12022): Found design unit 1: mem-rtl File: U:/CPR E 381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/mem.vhd Line: 27
    Info (12023): Found entity 1: mem File: U:/CPR E 381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/mem.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file /cpr e 381/proj-c/cpre381-toolflow-release/modelsimwork/src/mux4to32.vhd
    Info (12022): Found design unit 1: mux4to32-dataflow File: U:/CPR E 381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/mux4to32.vhd Line: 43
    Info (12023): Found entity 1: mux4to32 File: U:/CPR E 381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/mux4to32.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /cpr e 381/proj-c/cpre381-toolflow-release/modelsimwork/src/n_register.vhd
    Info (12022): Found design unit 1: n_register-behavior File: U:/CPR E 381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/n_register.vhd Line: 14
    Info (12023): Found entity 1: n_register File: U:/CPR E 381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/n_register.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /cpr e 381/proj-c/cpre381-toolflow-release/modelsimwork/src/one_bit_alu.vhd
    Info (12022): Found design unit 1: one_bit_ALU-structure File: U:/CPR E 381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/one_bit_ALU.vhd Line: 11
    Info (12023): Found entity 1: one_bit_ALU File: U:/CPR E 381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/one_bit_ALU.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /cpr e 381/proj-c/cpre381-toolflow-release/modelsimwork/src/ones_complementer_dataflow.vhd
    Info (12022): Found design unit 1: ones_complementer_dataflow-dataflow File: U:/CPR E 381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/ones_complementer_dataflow.vhd Line: 11
    Info (12023): Found entity 1: ones_complementer_dataflow File: U:/CPR E 381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/ones_complementer_dataflow.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /cpr e 381/proj-c/cpre381-toolflow-release/modelsimwork/src/org2.vhd
    Info (12022): Found design unit 1: org2-dataflow File: U:/CPR E 381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/org2.vhd Line: 31
    Info (12023): Found entity 1: org2 File: U:/CPR E 381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/org2.vhd Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file /cpr e 381/proj-c/cpre381-toolflow-release/modelsimwork/src/shift_logic.vhd
    Info (12022): Found design unit 1: shift_logic-dataflow File: U:/CPR E 381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/shift_logic.vhd Line: 14
    Info (12023): Found entity 1: shift_logic File: U:/CPR E 381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/shift_logic.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /cpr e 381/proj-c/cpre381-toolflow-release/modelsimwork/src/sign_extender.vhd
    Info (12022): Found design unit 1: sign_extender-dataflow File: U:/CPR E 381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/sign_extender.vhd Line: 10
    Info (12023): Found entity 1: sign_extender File: U:/CPR E 381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/sign_extender.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /cpr e 381/proj-c/cpre381-toolflow-release/modelsimwork/src/slt_function.vhd
    Info (12022): Found design unit 1: slt_function-structure File: U:/CPR E 381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/slt_function.vhd Line: 11
    Info (12023): Found entity 1: slt_function File: U:/CPR E 381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/slt_function.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /cpr e 381/proj-c/cpre381-toolflow-release/modelsimwork/src/tb_second_mips_application.vhd
    Info (12022): Found design unit 1: tb_Second_MIPS_Application-behavior File: U:/CPR E 381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/tb_Second_MIPS_Application.vhd Line: 9
    Info (12023): Found entity 1: tb_Second_MIPS_Application File: U:/CPR E 381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/tb_Second_MIPS_Application.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /cpr e 381/proj-c/cpre381-toolflow-release/modelsimwork/src/tb_pipeline_registers.vhd
    Info (12022): Found design unit 1: tb_pipeline_registers-behavior File: U:/CPR E 381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/tb_pipeline_registers.vhd Line: 9
    Info (12023): Found entity 1: tb_pipeline_registers File: U:/CPR E 381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/tb_pipeline_registers.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /cpr e 381/proj-c/cpre381-toolflow-release/modelsimwork/src/two_one_mux_7.vhd
    Info (12022): Found design unit 1: two_one_mux_7-behavioral File: U:/CPR E 381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/two_one_mux_7.vhd Line: 12
    Info (12023): Found entity 1: two_one_mux_7 File: U:/CPR E 381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/two_one_mux_7.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /cpr e 381/proj-c/cpre381-toolflow-release/modelsimwork/src/two_to_one_mux.vhd
    Info (12022): Found design unit 1: two_to_one_mux-behavioral File: U:/CPR E 381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/two_to_one_mux.vhd Line: 12
    Info (12023): Found entity 1: two_to_one_mux File: U:/CPR E 381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/two_to_one_mux.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /cpr e 381/proj-c/cpre381-toolflow-release/modelsimwork/src/xorg2.vhd
    Info (12022): Found design unit 1: xorg2-dataflow File: U:/CPR E 381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/xorg2.vhd Line: 31
    Info (12023): Found entity 1: xorg2 File: U:/CPR E 381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/xorg2.vhd Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file /cpr e 381/proj-c/cpre381-toolflow-release/modelsimwork/src/zero_check.vhd
    Info (12022): Found design unit 1: zero_check-behavioral File: U:/CPR E 381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/zero_check.vhd Line: 10
    Info (12023): Found entity 1: zero_check File: U:/CPR E 381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/zero_check.vhd Line: 4
Info (12127): Elaborating entity "MIPS_Processor" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at MIPS_Processor.vhd(52): object "s_Halt" assigned a value but never read File: U:/CPR E 381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/MIPS_Processor.vhd Line: 52
Warning (10036): Verilog HDL or VHDL warning at MIPS_Processor.vhd(249): object "o_overflow" assigned a value but never read File: U:/CPR E 381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/MIPS_Processor.vhd Line: 249
Warning (10036): Verilog HDL or VHDL warning at MIPS_Processor.vhd(249): object "o_carry_out" assigned a value but never read File: U:/CPR E 381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/MIPS_Processor.vhd Line: 249
Info (12128): Elaborating entity "mem" for hierarchy "mem:IMem" File: U:/CPR E 381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/MIPS_Processor.vhd Line: 285
Info (12128): Elaborating entity "MIPSRegister" for hierarchy "MIPSRegister:A0" File: U:/CPR E 381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/MIPS_Processor.vhd Line: 325
Info (12128): Elaborating entity "decode32" for hierarchy "MIPSRegister:A0|decode32:dec" File: U:/CPR E 381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/MIPSRegister.vhd Line: 77
Info (12128): Elaborating entity "mux4to32" for hierarchy "MIPSRegister:A0|mux4to32:rs" File: U:/CPR E 381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/MIPSRegister.vhd Line: 82
Info (12128): Elaborating entity "dffNbit" for hierarchy "MIPSRegister:A0|dffNbit:r1" File: U:/CPR E 381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/MIPSRegister.vhd Line: 161
Info (12128): Elaborating entity "dffgate" for hierarchy "MIPSRegister:A0|dffNbit:r1|dffgate:\G1:0:ndff" File: U:/CPR E 381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/dffNbit.vhd Line: 27
Info (12128): Elaborating entity "control_logic_module" for hierarchy "control_logic_module:A1" File: U:/CPR E 381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/MIPS_Processor.vhd Line: 339
Info (12128): Elaborating entity "five_bit_mux" for hierarchy "five_bit_mux:A3" File: U:/CPR E 381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/MIPS_Processor.vhd Line: 356
Info (12128): Elaborating entity "sign_extender" for hierarchy "sign_extender:A4" File: U:/CPR E 381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/MIPS_Processor.vhd Line: 363
Info (12128): Elaborating entity "MUX_dataflow" for hierarchy "MUX_dataflow:A5" File: U:/CPR E 381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/MIPS_Processor.vhd Line: 367
Info (12128): Elaborating entity "ALU_Barrel_Shifter" for hierarchy "ALU_Barrel_Shifter:A7" File: U:/CPR E 381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/MIPS_Processor.vhd Line: 377
Info (12128): Elaborating entity "Barrel_Shifter" for hierarchy "ALU_Barrel_Shifter:A7|Barrel_Shifter:A1" File: U:/CPR E 381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/ALU_Barrel_Shifter.vhd Line: 68
Info (12128): Elaborating entity "shift_logic" for hierarchy "ALU_Barrel_Shifter:A7|Barrel_Shifter:A1|shift_logic:A0" File: U:/CPR E 381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/Barrel_Shifter.vhd Line: 48
Info (12128): Elaborating entity "alu_32_bit" for hierarchy "ALU_Barrel_Shifter:A7|alu_32_bit:A2" File: U:/CPR E 381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/ALU_Barrel_Shifter.vhd Line: 74
Info (12128): Elaborating entity "one_bit_ALU" for hierarchy "ALU_Barrel_Shifter:A7|alu_32_bit:A2|one_bit_ALU:\A2:0:and_i" File: U:/CPR E 381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/ALU_32_bit.vhd Line: 79
Info (12128): Elaborating entity "Full_Subtractor" for hierarchy "ALU_Barrel_Shifter:A7|alu_32_bit:A2|one_bit_ALU:\A2:0:and_i|Full_Subtractor:A2" File: U:/CPR E 381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/one_bit_ALU.vhd Line: 63
Info (12128): Elaborating entity "Full_Adder_Structural" for hierarchy "ALU_Barrel_Shifter:A7|alu_32_bit:A2|one_bit_ALU:\A2:0:and_i|Full_Adder_Structural:A3" File: U:/CPR E 381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/one_bit_ALU.vhd Line: 69
Info (12128): Elaborating entity "xorg2" for hierarchy "ALU_Barrel_Shifter:A7|alu_32_bit:A2|one_bit_ALU:\A2:0:and_i|Full_Adder_Structural:A3|xorg2:U1" File: U:/CPR E 381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/Full_Adder_Structural.vhd Line: 34
Info (12128): Elaborating entity "andg2" for hierarchy "ALU_Barrel_Shifter:A7|alu_32_bit:A2|one_bit_ALU:\A2:0:and_i|Full_Adder_Structural:A3|andg2:U3" File: U:/CPR E 381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/Full_Adder_Structural.vhd Line: 42
Info (12128): Elaborating entity "org2" for hierarchy "ALU_Barrel_Shifter:A7|alu_32_bit:A2|one_bit_ALU:\A2:0:and_i|Full_Adder_Structural:A3|org2:U6" File: U:/CPR E 381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/Full_Adder_Structural.vhd Line: 52
Info (12128): Elaborating entity "invg" for hierarchy "ALU_Barrel_Shifter:A7|alu_32_bit:A2|one_bit_ALU:\A2:0:and_i|invg:A9" File: U:/CPR E 381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/one_bit_ALU.vhd Line: 89
Info (12128): Elaborating entity "eight_to_one_mux" for hierarchy "ALU_Barrel_Shifter:A7|alu_32_bit:A2|one_bit_ALU:\A2:0:and_i|eight_to_one_mux:A19" File: U:/CPR E 381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/one_bit_ALU.vhd Line: 114
Info (12128): Elaborating entity "zero_check" for hierarchy "ALU_Barrel_Shifter:A7|alu_32_bit:A2|zero_check:A3" File: U:/CPR E 381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/ALU_32_bit.vhd Line: 87
Info (12128): Elaborating entity "Overflow" for hierarchy "ALU_Barrel_Shifter:A7|alu_32_bit:A2|Overflow:A4" File: U:/CPR E 381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/ALU_32_bit.vhd Line: 90
Info (12128): Elaborating entity "slt_function" for hierarchy "ALU_Barrel_Shifter:A7|alu_32_bit:A2|slt_function:A6" File: U:/CPR E 381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/ALU_32_bit.vhd Line: 95
Info (12128): Elaborating entity "two_one_mux_7" for hierarchy "ALU_Barrel_Shifter:A7|alu_32_bit:A2|two_one_mux_7:\A8:0:and_i" File: U:/CPR E 381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/ALU_32_bit.vhd Line: 101
Info (12128): Elaborating entity "Adder_Subtractor" for hierarchy "Adder_Subtractor:A9" File: U:/CPR E 381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/MIPS_Processor.vhd Line: 412
Warning (10541): VHDL Signal Declaration warning at Adder_Subtractor.vhd(9): used implicit default value for signal "o_Cout" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: U:/CPR E 381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/Adder_Subtractor.vhd Line: 9
Warning (10036): Verilog HDL or VHDL warning at Adder_Subtractor.vhd(19): object "CarryOutAdd" assigned a value but never read File: U:/CPR E 381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/Adder_Subtractor.vhd Line: 19
Warning (10036): Verilog HDL or VHDL warning at Adder_Subtractor.vhd(19): object "CarryOutSub" assigned a value but never read File: U:/CPR E 381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/Adder_Subtractor.vhd Line: 19
Info (12128): Elaborating entity "ones_complementer_dataflow" for hierarchy "Adder_Subtractor:A9|ones_complementer_dataflow:Invert_B" File: U:/CPR E 381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/Adder_Subtractor.vhd Line: 47
Info (12128): Elaborating entity "Full_Adder_Dataflow_N_Bit" for hierarchy "Adder_Subtractor:A9|Full_Adder_Dataflow_N_Bit:Subtraction" File: U:/CPR E 381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/Adder_Subtractor.vhd Line: 48
Info (12128): Elaborating entity "MUX_structural_N_bit" for hierarchy "Adder_Subtractor:A9|MUX_structural_N_bit:Mux_Sum" File: U:/CPR E 381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/Adder_Subtractor.vhd Line: 50
Info (12128): Elaborating entity "n_register" for hierarchy "n_register:PC" File: U:/CPR E 381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/MIPS_Processor.vhd Line: 476
Info (12128): Elaborating entity "IF_ID_Register" for hierarchy "IF_ID_Register:IF_ID" File: U:/CPR E 381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/MIPS_Processor.vhd Line: 482
Info (12128): Elaborating entity "ID_EX_Register" for hierarchy "ID_EX_Register:ID_EX" File: U:/CPR E 381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/MIPS_Processor.vhd Line: 492
Info (12128): Elaborating entity "dffNbit" for hierarchy "ID_EX_Register:ID_EX|dffNbit:A12" File: U:/CPR E 381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/ID_EX_Register.vhd Line: 174
Info (12128): Elaborating entity "dffNbit" for hierarchy "ID_EX_Register:ID_EX|dffNbit:A14" File: U:/CPR E 381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/ID_EX_Register.vhd Line: 190
Info (12128): Elaborating entity "dffNbit" for hierarchy "ID_EX_Register:ID_EX|dffNbit:A16" File: U:/CPR E 381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/ID_EX_Register.vhd Line: 206
Info (12128): Elaborating entity "EX_MEM_Register" for hierarchy "EX_MEM_Register:EXMEM" File: U:/CPR E 381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/MIPS_Processor.vhd Line: 539
Info (12128): Elaborating entity "MEM_WB_Register" for hierarchy "MEM_WB_Register:MEMWB" File: U:/CPR E 381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/MIPS_Processor.vhd Line: 564
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276007): RAM logic "MIPSRegister:A0|decode32:dec|Ram0" is uninferred due to asynchronous read logic File: U:/CPR E 381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/decode32.vhd Line: 19
Info (19000): Inferred 2 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "mem:IMem|ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to SINGLE_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 1024
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "mem:DMem|ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to SINGLE_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 1024
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
Info (12130): Elaborated megafunction instantiation "mem:IMem|altsyncram:ram_rtl_0"
Info (12133): Instantiated megafunction "mem:IMem|altsyncram:ram_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "SINGLE_PORT"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "10"
    Info (12134): Parameter "NUMWORDS_A" = "1024"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_PORT_A" = "OLD_DATA"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_eg81.tdf
    Info (12023): Found entity 1: altsyncram_eg81 File: U:/CPR E 381/Proj-C/cpre381-toolflow-release/QuartusWork/db/altsyncram_eg81.tdf Line: 28
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 3770 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 67 input pins
    Info (21059): Implemented 32 output pins
    Info (21061): Implemented 3607 logic cells
    Info (21064): Implemented 64 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 7 warnings
    Info: Peak virtual memory: 4866 megabytes
    Info: Processing ended: Thu Nov 26 14:12:24 2020
    Info: Elapsed time: 00:00:30
    Info: Total CPU time (on all processors): 00:00:12


