{
  "module_name": "mme0_qm_regs.h",
  "hash_id": "7e506fdc9c6e80ac297677beb6c14334e2cb5b0bd1855bcae1224d9b14872118",
  "original_prompt": "Ingested from linux-6.6.14/drivers/accel/habanalabs/include/gaudi/asic_reg/mme0_qm_regs.h",
  "human_readable_source": " \n\n \n\n#ifndef ASIC_REG_MME0_QM_REGS_H_\n#define ASIC_REG_MME0_QM_REGS_H_\n\n \n\n#define mmMME0_QM_GLBL_CFG0                                          0x68000\n\n#define mmMME0_QM_GLBL_CFG1                                          0x68004\n\n#define mmMME0_QM_GLBL_PROT                                          0x68008\n\n#define mmMME0_QM_GLBL_ERR_CFG                                       0x6800C\n\n#define mmMME0_QM_GLBL_SECURE_PROPS_0                                0x68010\n\n#define mmMME0_QM_GLBL_SECURE_PROPS_1                                0x68014\n\n#define mmMME0_QM_GLBL_SECURE_PROPS_2                                0x68018\n\n#define mmMME0_QM_GLBL_SECURE_PROPS_3                                0x6801C\n\n#define mmMME0_QM_GLBL_SECURE_PROPS_4                                0x68020\n\n#define mmMME0_QM_GLBL_NON_SECURE_PROPS_0                            0x68024\n\n#define mmMME0_QM_GLBL_NON_SECURE_PROPS_1                            0x68028\n\n#define mmMME0_QM_GLBL_NON_SECURE_PROPS_2                            0x6802C\n\n#define mmMME0_QM_GLBL_NON_SECURE_PROPS_3                            0x68030\n\n#define mmMME0_QM_GLBL_NON_SECURE_PROPS_4                            0x68034\n\n#define mmMME0_QM_GLBL_STS0                                          0x68038\n\n#define mmMME0_QM_GLBL_STS1_0                                        0x68040\n\n#define mmMME0_QM_GLBL_STS1_1                                        0x68044\n\n#define mmMME0_QM_GLBL_STS1_2                                        0x68048\n\n#define mmMME0_QM_GLBL_STS1_3                                        0x6804C\n\n#define mmMME0_QM_GLBL_STS1_4                                        0x68050\n\n#define mmMME0_QM_GLBL_MSG_EN_0                                      0x68054\n\n#define mmMME0_QM_GLBL_MSG_EN_1                                      0x68058\n\n#define mmMME0_QM_GLBL_MSG_EN_2                                      0x6805C\n\n#define mmMME0_QM_GLBL_MSG_EN_3                                      0x68060\n\n#define mmMME0_QM_GLBL_MSG_EN_4                                      0x68068\n\n#define mmMME0_QM_PQ_BASE_LO_0                                       0x68070\n\n#define mmMME0_QM_PQ_BASE_LO_1                                       0x68074\n\n#define mmMME0_QM_PQ_BASE_LO_2                                       0x68078\n\n#define mmMME0_QM_PQ_BASE_LO_3                                       0x6807C\n\n#define mmMME0_QM_PQ_BASE_HI_0                                       0x68080\n\n#define mmMME0_QM_PQ_BASE_HI_1                                       0x68084\n\n#define mmMME0_QM_PQ_BASE_HI_2                                       0x68088\n\n#define mmMME0_QM_PQ_BASE_HI_3                                       0x6808C\n\n#define mmMME0_QM_PQ_SIZE_0                                          0x68090\n\n#define mmMME0_QM_PQ_SIZE_1                                          0x68094\n\n#define mmMME0_QM_PQ_SIZE_2                                          0x68098\n\n#define mmMME0_QM_PQ_SIZE_3                                          0x6809C\n\n#define mmMME0_QM_PQ_PI_0                                            0x680A0\n\n#define mmMME0_QM_PQ_PI_1                                            0x680A4\n\n#define mmMME0_QM_PQ_PI_2                                            0x680A8\n\n#define mmMME0_QM_PQ_PI_3                                            0x680AC\n\n#define mmMME0_QM_PQ_CI_0                                            0x680B0\n\n#define mmMME0_QM_PQ_CI_1                                            0x680B4\n\n#define mmMME0_QM_PQ_CI_2                                            0x680B8\n\n#define mmMME0_QM_PQ_CI_3                                            0x680BC\n\n#define mmMME0_QM_PQ_CFG0_0                                          0x680C0\n\n#define mmMME0_QM_PQ_CFG0_1                                          0x680C4\n\n#define mmMME0_QM_PQ_CFG0_2                                          0x680C8\n\n#define mmMME0_QM_PQ_CFG0_3                                          0x680CC\n\n#define mmMME0_QM_PQ_CFG1_0                                          0x680D0\n\n#define mmMME0_QM_PQ_CFG1_1                                          0x680D4\n\n#define mmMME0_QM_PQ_CFG1_2                                          0x680D8\n\n#define mmMME0_QM_PQ_CFG1_3                                          0x680DC\n\n#define mmMME0_QM_PQ_ARUSER_31_11_0                                  0x680E0\n\n#define mmMME0_QM_PQ_ARUSER_31_11_1                                  0x680E4\n\n#define mmMME0_QM_PQ_ARUSER_31_11_2                                  0x680E8\n\n#define mmMME0_QM_PQ_ARUSER_31_11_3                                  0x680EC\n\n#define mmMME0_QM_PQ_STS0_0                                          0x680F0\n\n#define mmMME0_QM_PQ_STS0_1                                          0x680F4\n\n#define mmMME0_QM_PQ_STS0_2                                          0x680F8\n\n#define mmMME0_QM_PQ_STS0_3                                          0x680FC\n\n#define mmMME0_QM_PQ_STS1_0                                          0x68100\n\n#define mmMME0_QM_PQ_STS1_1                                          0x68104\n\n#define mmMME0_QM_PQ_STS1_2                                          0x68108\n\n#define mmMME0_QM_PQ_STS1_3                                          0x6810C\n\n#define mmMME0_QM_CQ_CFG0_0                                          0x68110\n\n#define mmMME0_QM_CQ_CFG0_1                                          0x68114\n\n#define mmMME0_QM_CQ_CFG0_2                                          0x68118\n\n#define mmMME0_QM_CQ_CFG0_3                                          0x6811C\n\n#define mmMME0_QM_CQ_CFG0_4                                          0x68120\n\n#define mmMME0_QM_CQ_CFG1_0                                          0x68124\n\n#define mmMME0_QM_CQ_CFG1_1                                          0x68128\n\n#define mmMME0_QM_CQ_CFG1_2                                          0x6812C\n\n#define mmMME0_QM_CQ_CFG1_3                                          0x68130\n\n#define mmMME0_QM_CQ_CFG1_4                                          0x68134\n\n#define mmMME0_QM_CQ_ARUSER_31_11_0                                  0x68138\n\n#define mmMME0_QM_CQ_ARUSER_31_11_1                                  0x6813C\n\n#define mmMME0_QM_CQ_ARUSER_31_11_2                                  0x68140\n\n#define mmMME0_QM_CQ_ARUSER_31_11_3                                  0x68144\n\n#define mmMME0_QM_CQ_ARUSER_31_11_4                                  0x68148\n\n#define mmMME0_QM_CQ_STS0_0                                          0x6814C\n\n#define mmMME0_QM_CQ_STS0_1                                          0x68150\n\n#define mmMME0_QM_CQ_STS0_2                                          0x68154\n\n#define mmMME0_QM_CQ_STS0_3                                          0x68158\n\n#define mmMME0_QM_CQ_STS0_4                                          0x6815C\n\n#define mmMME0_QM_CQ_STS1_0                                          0x68160\n\n#define mmMME0_QM_CQ_STS1_1                                          0x68164\n\n#define mmMME0_QM_CQ_STS1_2                                          0x68168\n\n#define mmMME0_QM_CQ_STS1_3                                          0x6816C\n\n#define mmMME0_QM_CQ_STS1_4                                          0x68170\n\n#define mmMME0_QM_CQ_PTR_LO_0                                        0x68174\n\n#define mmMME0_QM_CQ_PTR_HI_0                                        0x68178\n\n#define mmMME0_QM_CQ_TSIZE_0                                         0x6817C\n\n#define mmMME0_QM_CQ_CTL_0                                           0x68180\n\n#define mmMME0_QM_CQ_PTR_LO_1                                        0x68184\n\n#define mmMME0_QM_CQ_PTR_HI_1                                        0x68188\n\n#define mmMME0_QM_CQ_TSIZE_1                                         0x6818C\n\n#define mmMME0_QM_CQ_CTL_1                                           0x68190\n\n#define mmMME0_QM_CQ_PTR_LO_2                                        0x68194\n\n#define mmMME0_QM_CQ_PTR_HI_2                                        0x68198\n\n#define mmMME0_QM_CQ_TSIZE_2                                         0x6819C\n\n#define mmMME0_QM_CQ_CTL_2                                           0x681A0\n\n#define mmMME0_QM_CQ_PTR_LO_3                                        0x681A4\n\n#define mmMME0_QM_CQ_PTR_HI_3                                        0x681A8\n\n#define mmMME0_QM_CQ_TSIZE_3                                         0x681AC\n\n#define mmMME0_QM_CQ_CTL_3                                           0x681B0\n\n#define mmMME0_QM_CQ_PTR_LO_4                                        0x681B4\n\n#define mmMME0_QM_CQ_PTR_HI_4                                        0x681B8\n\n#define mmMME0_QM_CQ_TSIZE_4                                         0x681BC\n\n#define mmMME0_QM_CQ_CTL_4                                           0x681C0\n\n#define mmMME0_QM_CQ_PTR_LO_STS_0                                    0x681C4\n\n#define mmMME0_QM_CQ_PTR_LO_STS_1                                    0x681C8\n\n#define mmMME0_QM_CQ_PTR_LO_STS_2                                    0x681CC\n\n#define mmMME0_QM_CQ_PTR_LO_STS_3                                    0x681D0\n\n#define mmMME0_QM_CQ_PTR_LO_STS_4                                    0x681D4\n\n#define mmMME0_QM_CQ_PTR_HI_STS_0                                    0x681D8\n\n#define mmMME0_QM_CQ_PTR_HI_STS_1                                    0x681DC\n\n#define mmMME0_QM_CQ_PTR_HI_STS_2                                    0x681E0\n\n#define mmMME0_QM_CQ_PTR_HI_STS_3                                    0x681E4\n\n#define mmMME0_QM_CQ_PTR_HI_STS_4                                    0x681E8\n\n#define mmMME0_QM_CQ_TSIZE_STS_0                                     0x681EC\n\n#define mmMME0_QM_CQ_TSIZE_STS_1                                     0x681F0\n\n#define mmMME0_QM_CQ_TSIZE_STS_2                                     0x681F4\n\n#define mmMME0_QM_CQ_TSIZE_STS_3                                     0x681F8\n\n#define mmMME0_QM_CQ_TSIZE_STS_4                                     0x681FC\n\n#define mmMME0_QM_CQ_CTL_STS_0                                       0x68200\n\n#define mmMME0_QM_CQ_CTL_STS_1                                       0x68204\n\n#define mmMME0_QM_CQ_CTL_STS_2                                       0x68208\n\n#define mmMME0_QM_CQ_CTL_STS_3                                       0x6820C\n\n#define mmMME0_QM_CQ_CTL_STS_4                                       0x68210\n\n#define mmMME0_QM_CQ_IFIFO_CNT_0                                     0x68214\n\n#define mmMME0_QM_CQ_IFIFO_CNT_1                                     0x68218\n\n#define mmMME0_QM_CQ_IFIFO_CNT_2                                     0x6821C\n\n#define mmMME0_QM_CQ_IFIFO_CNT_3                                     0x68220\n\n#define mmMME0_QM_CQ_IFIFO_CNT_4                                     0x68224\n\n#define mmMME0_QM_CP_MSG_BASE0_ADDR_LO_0                             0x68228\n\n#define mmMME0_QM_CP_MSG_BASE0_ADDR_LO_1                             0x6822C\n\n#define mmMME0_QM_CP_MSG_BASE0_ADDR_LO_2                             0x68230\n\n#define mmMME0_QM_CP_MSG_BASE0_ADDR_LO_3                             0x68234\n\n#define mmMME0_QM_CP_MSG_BASE0_ADDR_LO_4                             0x68238\n\n#define mmMME0_QM_CP_MSG_BASE0_ADDR_HI_0                             0x6823C\n\n#define mmMME0_QM_CP_MSG_BASE0_ADDR_HI_1                             0x68240\n\n#define mmMME0_QM_CP_MSG_BASE0_ADDR_HI_2                             0x68244\n\n#define mmMME0_QM_CP_MSG_BASE0_ADDR_HI_3                             0x68248\n\n#define mmMME0_QM_CP_MSG_BASE0_ADDR_HI_4                             0x6824C\n\n#define mmMME0_QM_CP_MSG_BASE1_ADDR_LO_0                             0x68250\n\n#define mmMME0_QM_CP_MSG_BASE1_ADDR_LO_1                             0x68254\n\n#define mmMME0_QM_CP_MSG_BASE1_ADDR_LO_2                             0x68258\n\n#define mmMME0_QM_CP_MSG_BASE1_ADDR_LO_3                             0x6825C\n\n#define mmMME0_QM_CP_MSG_BASE1_ADDR_LO_4                             0x68260\n\n#define mmMME0_QM_CP_MSG_BASE1_ADDR_HI_0                             0x68264\n\n#define mmMME0_QM_CP_MSG_BASE1_ADDR_HI_1                             0x68268\n\n#define mmMME0_QM_CP_MSG_BASE1_ADDR_HI_2                             0x6826C\n\n#define mmMME0_QM_CP_MSG_BASE1_ADDR_HI_3                             0x68270\n\n#define mmMME0_QM_CP_MSG_BASE1_ADDR_HI_4                             0x68274\n\n#define mmMME0_QM_CP_MSG_BASE2_ADDR_LO_0                             0x68278\n\n#define mmMME0_QM_CP_MSG_BASE2_ADDR_LO_1                             0x6827C\n\n#define mmMME0_QM_CP_MSG_BASE2_ADDR_LO_2                             0x68280\n\n#define mmMME0_QM_CP_MSG_BASE2_ADDR_LO_3                             0x68284\n\n#define mmMME0_QM_CP_MSG_BASE2_ADDR_LO_4                             0x68288\n\n#define mmMME0_QM_CP_MSG_BASE2_ADDR_HI_0                             0x6828C\n\n#define mmMME0_QM_CP_MSG_BASE2_ADDR_HI_1                             0x68290\n\n#define mmMME0_QM_CP_MSG_BASE2_ADDR_HI_2                             0x68294\n\n#define mmMME0_QM_CP_MSG_BASE2_ADDR_HI_3                             0x68298\n\n#define mmMME0_QM_CP_MSG_BASE2_ADDR_HI_4                             0x6829C\n\n#define mmMME0_QM_CP_MSG_BASE3_ADDR_LO_0                             0x682A0\n\n#define mmMME0_QM_CP_MSG_BASE3_ADDR_LO_1                             0x682A4\n\n#define mmMME0_QM_CP_MSG_BASE3_ADDR_LO_2                             0x682A8\n\n#define mmMME0_QM_CP_MSG_BASE3_ADDR_LO_3                             0x682AC\n\n#define mmMME0_QM_CP_MSG_BASE3_ADDR_LO_4                             0x682B0\n\n#define mmMME0_QM_CP_MSG_BASE3_ADDR_HI_0                             0x682B4\n\n#define mmMME0_QM_CP_MSG_BASE3_ADDR_HI_1                             0x682B8\n\n#define mmMME0_QM_CP_MSG_BASE3_ADDR_HI_2                             0x682BC\n\n#define mmMME0_QM_CP_MSG_BASE3_ADDR_HI_3                             0x682C0\n\n#define mmMME0_QM_CP_MSG_BASE3_ADDR_HI_4                             0x682C4\n\n#define mmMME0_QM_CP_LDMA_TSIZE_OFFSET_0                             0x682C8\n\n#define mmMME0_QM_CP_LDMA_TSIZE_OFFSET_1                             0x682CC\n\n#define mmMME0_QM_CP_LDMA_TSIZE_OFFSET_2                             0x682D0\n\n#define mmMME0_QM_CP_LDMA_TSIZE_OFFSET_3                             0x682D4\n\n#define mmMME0_QM_CP_LDMA_TSIZE_OFFSET_4                             0x682D8\n\n#define mmMME0_QM_CP_LDMA_SRC_BASE_LO_OFFSET_0                       0x682E0\n\n#define mmMME0_QM_CP_LDMA_SRC_BASE_LO_OFFSET_1                       0x682E4\n\n#define mmMME0_QM_CP_LDMA_SRC_BASE_LO_OFFSET_2                       0x682E8\n\n#define mmMME0_QM_CP_LDMA_SRC_BASE_LO_OFFSET_3                       0x682EC\n\n#define mmMME0_QM_CP_LDMA_SRC_BASE_LO_OFFSET_4                       0x682F0\n\n#define mmMME0_QM_CP_LDMA_DST_BASE_LO_OFFSET_0                       0x682F4\n\n#define mmMME0_QM_CP_LDMA_DST_BASE_LO_OFFSET_1                       0x682F8\n\n#define mmMME0_QM_CP_LDMA_DST_BASE_LO_OFFSET_2                       0x682FC\n\n#define mmMME0_QM_CP_LDMA_DST_BASE_LO_OFFSET_3                       0x68300\n\n#define mmMME0_QM_CP_LDMA_DST_BASE_LO_OFFSET_4                       0x68304\n\n#define mmMME0_QM_CP_FENCE0_RDATA_0                                  0x68308\n\n#define mmMME0_QM_CP_FENCE0_RDATA_1                                  0x6830C\n\n#define mmMME0_QM_CP_FENCE0_RDATA_2                                  0x68310\n\n#define mmMME0_QM_CP_FENCE0_RDATA_3                                  0x68314\n\n#define mmMME0_QM_CP_FENCE0_RDATA_4                                  0x68318\n\n#define mmMME0_QM_CP_FENCE1_RDATA_0                                  0x6831C\n\n#define mmMME0_QM_CP_FENCE1_RDATA_1                                  0x68320\n\n#define mmMME0_QM_CP_FENCE1_RDATA_2                                  0x68324\n\n#define mmMME0_QM_CP_FENCE1_RDATA_3                                  0x68328\n\n#define mmMME0_QM_CP_FENCE1_RDATA_4                                  0x6832C\n\n#define mmMME0_QM_CP_FENCE2_RDATA_0                                  0x68330\n\n#define mmMME0_QM_CP_FENCE2_RDATA_1                                  0x68334\n\n#define mmMME0_QM_CP_FENCE2_RDATA_2                                  0x68338\n\n#define mmMME0_QM_CP_FENCE2_RDATA_3                                  0x6833C\n\n#define mmMME0_QM_CP_FENCE2_RDATA_4                                  0x68340\n\n#define mmMME0_QM_CP_FENCE3_RDATA_0                                  0x68344\n\n#define mmMME0_QM_CP_FENCE3_RDATA_1                                  0x68348\n\n#define mmMME0_QM_CP_FENCE3_RDATA_2                                  0x6834C\n\n#define mmMME0_QM_CP_FENCE3_RDATA_3                                  0x68350\n\n#define mmMME0_QM_CP_FENCE3_RDATA_4                                  0x68354\n\n#define mmMME0_QM_CP_FENCE0_CNT_0                                    0x68358\n\n#define mmMME0_QM_CP_FENCE0_CNT_1                                    0x6835C\n\n#define mmMME0_QM_CP_FENCE0_CNT_2                                    0x68360\n\n#define mmMME0_QM_CP_FENCE0_CNT_3                                    0x68364\n\n#define mmMME0_QM_CP_FENCE0_CNT_4                                    0x68368\n\n#define mmMME0_QM_CP_FENCE1_CNT_0                                    0x6836C\n\n#define mmMME0_QM_CP_FENCE1_CNT_1                                    0x68370\n\n#define mmMME0_QM_CP_FENCE1_CNT_2                                    0x68374\n\n#define mmMME0_QM_CP_FENCE1_CNT_3                                    0x68378\n\n#define mmMME0_QM_CP_FENCE1_CNT_4                                    0x6837C\n\n#define mmMME0_QM_CP_FENCE2_CNT_0                                    0x68380\n\n#define mmMME0_QM_CP_FENCE2_CNT_1                                    0x68384\n\n#define mmMME0_QM_CP_FENCE2_CNT_2                                    0x68388\n\n#define mmMME0_QM_CP_FENCE2_CNT_3                                    0x6838C\n\n#define mmMME0_QM_CP_FENCE2_CNT_4                                    0x68390\n\n#define mmMME0_QM_CP_FENCE3_CNT_0                                    0x68394\n\n#define mmMME0_QM_CP_FENCE3_CNT_1                                    0x68398\n\n#define mmMME0_QM_CP_FENCE3_CNT_2                                    0x6839C\n\n#define mmMME0_QM_CP_FENCE3_CNT_3                                    0x683A0\n\n#define mmMME0_QM_CP_FENCE3_CNT_4                                    0x683A4\n\n#define mmMME0_QM_CP_STS_0                                           0x683A8\n\n#define mmMME0_QM_CP_STS_1                                           0x683AC\n\n#define mmMME0_QM_CP_STS_2                                           0x683B0\n\n#define mmMME0_QM_CP_STS_3                                           0x683B4\n\n#define mmMME0_QM_CP_STS_4                                           0x683B8\n\n#define mmMME0_QM_CP_CURRENT_INST_LO_0                               0x683BC\n\n#define mmMME0_QM_CP_CURRENT_INST_LO_1                               0x683C0\n\n#define mmMME0_QM_CP_CURRENT_INST_LO_2                               0x683C4\n\n#define mmMME0_QM_CP_CURRENT_INST_LO_3                               0x683C8\n\n#define mmMME0_QM_CP_CURRENT_INST_LO_4                               0x683CC\n\n#define mmMME0_QM_CP_CURRENT_INST_HI_0                               0x683D0\n\n#define mmMME0_QM_CP_CURRENT_INST_HI_1                               0x683D4\n\n#define mmMME0_QM_CP_CURRENT_INST_HI_2                               0x683D8\n\n#define mmMME0_QM_CP_CURRENT_INST_HI_3                               0x683DC\n\n#define mmMME0_QM_CP_CURRENT_INST_HI_4                               0x683E0\n\n#define mmMME0_QM_CP_BARRIER_CFG_0                                   0x683F4\n\n#define mmMME0_QM_CP_BARRIER_CFG_1                                   0x683F8\n\n#define mmMME0_QM_CP_BARRIER_CFG_2                                   0x683FC\n\n#define mmMME0_QM_CP_BARRIER_CFG_3                                   0x68400\n\n#define mmMME0_QM_CP_BARRIER_CFG_4                                   0x68404\n\n#define mmMME0_QM_CP_DBG_0_0                                         0x68408\n\n#define mmMME0_QM_CP_DBG_0_1                                         0x6840C\n\n#define mmMME0_QM_CP_DBG_0_2                                         0x68410\n\n#define mmMME0_QM_CP_DBG_0_3                                         0x68414\n\n#define mmMME0_QM_CP_DBG_0_4                                         0x68418\n\n#define mmMME0_QM_CP_ARUSER_31_11_0                                  0x6841C\n\n#define mmMME0_QM_CP_ARUSER_31_11_1                                  0x68420\n\n#define mmMME0_QM_CP_ARUSER_31_11_2                                  0x68424\n\n#define mmMME0_QM_CP_ARUSER_31_11_3                                  0x68428\n\n#define mmMME0_QM_CP_ARUSER_31_11_4                                  0x6842C\n\n#define mmMME0_QM_CP_AWUSER_31_11_0                                  0x68430\n\n#define mmMME0_QM_CP_AWUSER_31_11_1                                  0x68434\n\n#define mmMME0_QM_CP_AWUSER_31_11_2                                  0x68438\n\n#define mmMME0_QM_CP_AWUSER_31_11_3                                  0x6843C\n\n#define mmMME0_QM_CP_AWUSER_31_11_4                                  0x68440\n\n#define mmMME0_QM_ARB_CFG_0                                          0x68A00\n\n#define mmMME0_QM_ARB_CHOISE_Q_PUSH                                  0x68A04\n\n#define mmMME0_QM_ARB_WRR_WEIGHT_0                                   0x68A08\n\n#define mmMME0_QM_ARB_WRR_WEIGHT_1                                   0x68A0C\n\n#define mmMME0_QM_ARB_WRR_WEIGHT_2                                   0x68A10\n\n#define mmMME0_QM_ARB_WRR_WEIGHT_3                                   0x68A14\n\n#define mmMME0_QM_ARB_CFG_1                                          0x68A18\n\n#define mmMME0_QM_ARB_MST_AVAIL_CRED_0                               0x68A20\n\n#define mmMME0_QM_ARB_MST_AVAIL_CRED_1                               0x68A24\n\n#define mmMME0_QM_ARB_MST_AVAIL_CRED_2                               0x68A28\n\n#define mmMME0_QM_ARB_MST_AVAIL_CRED_3                               0x68A2C\n\n#define mmMME0_QM_ARB_MST_AVAIL_CRED_4                               0x68A30\n\n#define mmMME0_QM_ARB_MST_AVAIL_CRED_5                               0x68A34\n\n#define mmMME0_QM_ARB_MST_AVAIL_CRED_6                               0x68A38\n\n#define mmMME0_QM_ARB_MST_AVAIL_CRED_7                               0x68A3C\n\n#define mmMME0_QM_ARB_MST_AVAIL_CRED_8                               0x68A40\n\n#define mmMME0_QM_ARB_MST_AVAIL_CRED_9                               0x68A44\n\n#define mmMME0_QM_ARB_MST_AVAIL_CRED_10                              0x68A48\n\n#define mmMME0_QM_ARB_MST_AVAIL_CRED_11                              0x68A4C\n\n#define mmMME0_QM_ARB_MST_AVAIL_CRED_12                              0x68A50\n\n#define mmMME0_QM_ARB_MST_AVAIL_CRED_13                              0x68A54\n\n#define mmMME0_QM_ARB_MST_AVAIL_CRED_14                              0x68A58\n\n#define mmMME0_QM_ARB_MST_AVAIL_CRED_15                              0x68A5C\n\n#define mmMME0_QM_ARB_MST_AVAIL_CRED_16                              0x68A60\n\n#define mmMME0_QM_ARB_MST_AVAIL_CRED_17                              0x68A64\n\n#define mmMME0_QM_ARB_MST_AVAIL_CRED_18                              0x68A68\n\n#define mmMME0_QM_ARB_MST_AVAIL_CRED_19                              0x68A6C\n\n#define mmMME0_QM_ARB_MST_AVAIL_CRED_20                              0x68A70\n\n#define mmMME0_QM_ARB_MST_AVAIL_CRED_21                              0x68A74\n\n#define mmMME0_QM_ARB_MST_AVAIL_CRED_22                              0x68A78\n\n#define mmMME0_QM_ARB_MST_AVAIL_CRED_23                              0x68A7C\n\n#define mmMME0_QM_ARB_MST_AVAIL_CRED_24                              0x68A80\n\n#define mmMME0_QM_ARB_MST_AVAIL_CRED_25                              0x68A84\n\n#define mmMME0_QM_ARB_MST_AVAIL_CRED_26                              0x68A88\n\n#define mmMME0_QM_ARB_MST_AVAIL_CRED_27                              0x68A8C\n\n#define mmMME0_QM_ARB_MST_AVAIL_CRED_28                              0x68A90\n\n#define mmMME0_QM_ARB_MST_AVAIL_CRED_29                              0x68A94\n\n#define mmMME0_QM_ARB_MST_AVAIL_CRED_30                              0x68A98\n\n#define mmMME0_QM_ARB_MST_AVAIL_CRED_31                              0x68A9C\n\n#define mmMME0_QM_ARB_MST_CRED_INC                                   0x68AA0\n\n#define mmMME0_QM_ARB_MST_CHOISE_PUSH_OFST_0                         0x68AA4\n\n#define mmMME0_QM_ARB_MST_CHOISE_PUSH_OFST_1                         0x68AA8\n\n#define mmMME0_QM_ARB_MST_CHOISE_PUSH_OFST_2                         0x68AAC\n\n#define mmMME0_QM_ARB_MST_CHOISE_PUSH_OFST_3                         0x68AB0\n\n#define mmMME0_QM_ARB_MST_CHOISE_PUSH_OFST_4                         0x68AB4\n\n#define mmMME0_QM_ARB_MST_CHOISE_PUSH_OFST_5                         0x68AB8\n\n#define mmMME0_QM_ARB_MST_CHOISE_PUSH_OFST_6                         0x68ABC\n\n#define mmMME0_QM_ARB_MST_CHOISE_PUSH_OFST_7                         0x68AC0\n\n#define mmMME0_QM_ARB_MST_CHOISE_PUSH_OFST_8                         0x68AC4\n\n#define mmMME0_QM_ARB_MST_CHOISE_PUSH_OFST_9                         0x68AC8\n\n#define mmMME0_QM_ARB_MST_CHOISE_PUSH_OFST_10                        0x68ACC\n\n#define mmMME0_QM_ARB_MST_CHOISE_PUSH_OFST_11                        0x68AD0\n\n#define mmMME0_QM_ARB_MST_CHOISE_PUSH_OFST_12                        0x68AD4\n\n#define mmMME0_QM_ARB_MST_CHOISE_PUSH_OFST_13                        0x68AD8\n\n#define mmMME0_QM_ARB_MST_CHOISE_PUSH_OFST_14                        0x68ADC\n\n#define mmMME0_QM_ARB_MST_CHOISE_PUSH_OFST_15                        0x68AE0\n\n#define mmMME0_QM_ARB_MST_CHOISE_PUSH_OFST_16                        0x68AE4\n\n#define mmMME0_QM_ARB_MST_CHOISE_PUSH_OFST_17                        0x68AE8\n\n#define mmMME0_QM_ARB_MST_CHOISE_PUSH_OFST_18                        0x68AEC\n\n#define mmMME0_QM_ARB_MST_CHOISE_PUSH_OFST_19                        0x68AF0\n\n#define mmMME0_QM_ARB_MST_CHOISE_PUSH_OFST_20                        0x68AF4\n\n#define mmMME0_QM_ARB_MST_CHOISE_PUSH_OFST_21                        0x68AF8\n\n#define mmMME0_QM_ARB_MST_CHOISE_PUSH_OFST_22                        0x68AFC\n\n#define mmMME0_QM_ARB_MST_CHOISE_PUSH_OFST_23                        0x68B00\n\n#define mmMME0_QM_ARB_MST_CHOISE_PUSH_OFST_24                        0x68B04\n\n#define mmMME0_QM_ARB_MST_CHOISE_PUSH_OFST_25                        0x68B08\n\n#define mmMME0_QM_ARB_MST_CHOISE_PUSH_OFST_26                        0x68B0C\n\n#define mmMME0_QM_ARB_MST_CHOISE_PUSH_OFST_27                        0x68B10\n\n#define mmMME0_QM_ARB_MST_CHOISE_PUSH_OFST_28                        0x68B14\n\n#define mmMME0_QM_ARB_MST_CHOISE_PUSH_OFST_29                        0x68B18\n\n#define mmMME0_QM_ARB_MST_CHOISE_PUSH_OFST_30                        0x68B1C\n\n#define mmMME0_QM_ARB_MST_CHOISE_PUSH_OFST_31                        0x68B20\n\n#define mmMME0_QM_ARB_SLV_MASTER_INC_CRED_OFST                       0x68B28\n\n#define mmMME0_QM_ARB_MST_SLAVE_EN                                   0x68B2C\n\n#define mmMME0_QM_ARB_MST_QUIET_PER                                  0x68B34\n\n#define mmMME0_QM_ARB_SLV_CHOISE_WDT                                 0x68B38\n\n#define mmMME0_QM_ARB_SLV_ID                                         0x68B3C\n\n#define mmMME0_QM_ARB_MSG_MAX_INFLIGHT                               0x68B44\n\n#define mmMME0_QM_ARB_MSG_AWUSER_31_11                               0x68B48\n\n#define mmMME0_QM_ARB_MSG_AWUSER_SEC_PROP                            0x68B4C\n\n#define mmMME0_QM_ARB_MSG_AWUSER_NON_SEC_PROP                        0x68B50\n\n#define mmMME0_QM_ARB_BASE_LO                                        0x68B54\n\n#define mmMME0_QM_ARB_BASE_HI                                        0x68B58\n\n#define mmMME0_QM_ARB_STATE_STS                                      0x68B80\n\n#define mmMME0_QM_ARB_CHOISE_FULLNESS_STS                            0x68B84\n\n#define mmMME0_QM_ARB_MSG_STS                                        0x68B88\n\n#define mmMME0_QM_ARB_SLV_CHOISE_Q_HEAD                              0x68B8C\n\n#define mmMME0_QM_ARB_ERR_CAUSE                                      0x68B9C\n\n#define mmMME0_QM_ARB_ERR_MSG_EN                                     0x68BA0\n\n#define mmMME0_QM_ARB_ERR_STS_DRP                                    0x68BA8\n\n#define mmMME0_QM_ARB_MST_CRED_STS_0                                 0x68BB0\n\n#define mmMME0_QM_ARB_MST_CRED_STS_1                                 0x68BB4\n\n#define mmMME0_QM_ARB_MST_CRED_STS_2                                 0x68BB8\n\n#define mmMME0_QM_ARB_MST_CRED_STS_3                                 0x68BBC\n\n#define mmMME0_QM_ARB_MST_CRED_STS_4                                 0x68BC0\n\n#define mmMME0_QM_ARB_MST_CRED_STS_5                                 0x68BC4\n\n#define mmMME0_QM_ARB_MST_CRED_STS_6                                 0x68BC8\n\n#define mmMME0_QM_ARB_MST_CRED_STS_7                                 0x68BCC\n\n#define mmMME0_QM_ARB_MST_CRED_STS_8                                 0x68BD0\n\n#define mmMME0_QM_ARB_MST_CRED_STS_9                                 0x68BD4\n\n#define mmMME0_QM_ARB_MST_CRED_STS_10                                0x68BD8\n\n#define mmMME0_QM_ARB_MST_CRED_STS_11                                0x68BDC\n\n#define mmMME0_QM_ARB_MST_CRED_STS_12                                0x68BE0\n\n#define mmMME0_QM_ARB_MST_CRED_STS_13                                0x68BE4\n\n#define mmMME0_QM_ARB_MST_CRED_STS_14                                0x68BE8\n\n#define mmMME0_QM_ARB_MST_CRED_STS_15                                0x68BEC\n\n#define mmMME0_QM_ARB_MST_CRED_STS_16                                0x68BF0\n\n#define mmMME0_QM_ARB_MST_CRED_STS_17                                0x68BF4\n\n#define mmMME0_QM_ARB_MST_CRED_STS_18                                0x68BF8\n\n#define mmMME0_QM_ARB_MST_CRED_STS_19                                0x68BFC\n\n#define mmMME0_QM_ARB_MST_CRED_STS_20                                0x68C00\n\n#define mmMME0_QM_ARB_MST_CRED_STS_21                                0x68C04\n\n#define mmMME0_QM_ARB_MST_CRED_STS_22                                0x68C08\n\n#define mmMME0_QM_ARB_MST_CRED_STS_23                                0x68C0C\n\n#define mmMME0_QM_ARB_MST_CRED_STS_24                                0x68C10\n\n#define mmMME0_QM_ARB_MST_CRED_STS_25                                0x68C14\n\n#define mmMME0_QM_ARB_MST_CRED_STS_26                                0x68C18\n\n#define mmMME0_QM_ARB_MST_CRED_STS_27                                0x68C1C\n\n#define mmMME0_QM_ARB_MST_CRED_STS_28                                0x68C20\n\n#define mmMME0_QM_ARB_MST_CRED_STS_29                                0x68C24\n\n#define mmMME0_QM_ARB_MST_CRED_STS_30                                0x68C28\n\n#define mmMME0_QM_ARB_MST_CRED_STS_31                                0x68C2C\n\n#define mmMME0_QM_CGM_CFG                                            0x68C70\n\n#define mmMME0_QM_CGM_STS                                            0x68C74\n\n#define mmMME0_QM_CGM_CFG1                                           0x68C78\n\n#define mmMME0_QM_LOCAL_RANGE_BASE                                   0x68C80\n\n#define mmMME0_QM_LOCAL_RANGE_SIZE                                   0x68C84\n\n#define mmMME0_QM_CSMR_STRICT_PRIO_CFG                               0x68C90\n\n#define mmMME0_QM_HBW_RD_RATE_LIM_CFG_1                              0x68C94\n\n#define mmMME0_QM_LBW_WR_RATE_LIM_CFG_0                              0x68C98\n\n#define mmMME0_QM_LBW_WR_RATE_LIM_CFG_1                              0x68C9C\n\n#define mmMME0_QM_HBW_RD_RATE_LIM_CFG_0                              0x68CA0\n\n#define mmMME0_QM_GLBL_AXCACHE                                       0x68CA4\n\n#define mmMME0_QM_IND_GW_APB_CFG                                     0x68CB0\n\n#define mmMME0_QM_IND_GW_APB_WDATA                                   0x68CB4\n\n#define mmMME0_QM_IND_GW_APB_RDATA                                   0x68CB8\n\n#define mmMME0_QM_IND_GW_APB_STATUS                                  0x68CBC\n\n#define mmMME0_QM_GLBL_ERR_ADDR_LO                                   0x68CD0\n\n#define mmMME0_QM_GLBL_ERR_ADDR_HI                                   0x68CD4\n\n#define mmMME0_QM_GLBL_ERR_WDATA                                     0x68CD8\n\n#define mmMME0_QM_GLBL_MEM_INIT_BUSY                                 0x68D00\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}