<!DOCTYPE html>
<html><head><title>joekychen/linux » drivers › misc › sgi-gru › gruhandles.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../index.html"></a><h1>gruhandles.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * SN Platform GRU Driver</span>
<span class="cm"> *</span>
<span class="cm"> *              GRU HANDLE DEFINITION</span>
<span class="cm"> *</span>
<span class="cm"> *  Copyright (c) 2008 Silicon Graphics, Inc.  All Rights Reserved.</span>
<span class="cm"> *</span>
<span class="cm"> *  This program is free software; you can redistribute it and/or modify</span>
<span class="cm"> *  it under the terms of the GNU General Public License as published by</span>
<span class="cm"> *  the Free Software Foundation; either version 2 of the License, or</span>
<span class="cm"> *  (at your option) any later version.</span>
<span class="cm"> *</span>
<span class="cm"> *  This program is distributed in the hope that it will be useful,</span>
<span class="cm"> *  but WITHOUT ANY WARRANTY; without even the implied warranty of</span>
<span class="cm"> *  MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the</span>
<span class="cm"> *  GNU General Public License for more details.</span>
<span class="cm"> *</span>
<span class="cm"> *  You should have received a copy of the GNU General Public License</span>
<span class="cm"> *  along with this program; if not, write to the Free Software</span>
<span class="cm"> *  Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA  02111-1307 USA</span>
<span class="cm"> */</span>

<span class="cp">#ifndef __GRUHANDLES_H__</span>
<span class="cp">#define __GRUHANDLES_H__</span>
<span class="cp">#include &quot;gru_instructions.h&quot;</span>

<span class="cm">/*</span>
<span class="cm"> * Manifest constants for GRU Memory Map</span>
<span class="cm"> */</span>
<span class="cp">#define GRU_GSEG0_BASE		0</span>
<span class="cp">#define GRU_MCS_BASE		(64 * 1024 * 1024)</span>
<span class="cp">#define GRU_SIZE		(128UL * 1024 * 1024)</span>

<span class="cm">/* Handle &amp; resource counts */</span>
<span class="cp">#define GRU_NUM_CB		128</span>
<span class="cp">#define GRU_NUM_DSR_BYTES	(32 * 1024)</span>
<span class="cp">#define GRU_NUM_TFM		16</span>
<span class="cp">#define GRU_NUM_TGH		24</span>
<span class="cp">#define GRU_NUM_CBE		128</span>
<span class="cp">#define GRU_NUM_TFH		128</span>
<span class="cp">#define GRU_NUM_CCH		16</span>

<span class="cm">/* Maximum resource counts that can be reserved by user programs */</span>
<span class="cp">#define GRU_NUM_USER_CBR	GRU_NUM_CBE</span>
<span class="cp">#define GRU_NUM_USER_DSR_BYTES	GRU_NUM_DSR_BYTES</span>

<span class="cm">/* Bytes per handle &amp; handle stride. Code assumes all cb, tfh, cbe handles</span>
<span class="cm"> * are the same */</span>
<span class="cp">#define GRU_HANDLE_BYTES	64</span>
<span class="cp">#define GRU_HANDLE_STRIDE	256</span>

<span class="cm">/* Base addresses of handles */</span>
<span class="cp">#define GRU_TFM_BASE		(GRU_MCS_BASE + 0x00000)</span>
<span class="cp">#define GRU_TGH_BASE		(GRU_MCS_BASE + 0x08000)</span>
<span class="cp">#define GRU_CBE_BASE		(GRU_MCS_BASE + 0x10000)</span>
<span class="cp">#define GRU_TFH_BASE		(GRU_MCS_BASE + 0x18000)</span>
<span class="cp">#define GRU_CCH_BASE		(GRU_MCS_BASE + 0x20000)</span>

<span class="cm">/* User gseg constants */</span>
<span class="cp">#define GRU_GSEG_STRIDE		(4 * 1024 * 1024)</span>
<span class="cp">#define GSEG_BASE(a)		((a) &amp; ~(GRU_GSEG_PAGESIZE - 1))</span>

<span class="cm">/* Data segment constants */</span>
<span class="cp">#define GRU_DSR_AU_BYTES	1024</span>
<span class="cp">#define GRU_DSR_CL		(GRU_NUM_DSR_BYTES / GRU_CACHE_LINE_BYTES)</span>
<span class="cp">#define GRU_DSR_AU_CL		(GRU_DSR_AU_BYTES / GRU_CACHE_LINE_BYTES)</span>
<span class="cp">#define GRU_DSR_AU		(GRU_NUM_DSR_BYTES / GRU_DSR_AU_BYTES)</span>

<span class="cm">/* Control block constants */</span>
<span class="cp">#define GRU_CBR_AU_SIZE		2</span>
<span class="cp">#define GRU_CBR_AU		(GRU_NUM_CBE / GRU_CBR_AU_SIZE)</span>

<span class="cm">/* Convert resource counts to the number of AU */</span>
<span class="cp">#define GRU_DS_BYTES_TO_AU(n)	DIV_ROUND_UP(n, GRU_DSR_AU_BYTES)</span>
<span class="cp">#define GRU_CB_COUNT_TO_AU(n)	DIV_ROUND_UP(n, GRU_CBR_AU_SIZE)</span>

<span class="cm">/* UV limits */</span>
<span class="cp">#define GRU_CHIPLETS_PER_HUB	2</span>
<span class="cp">#define GRU_HUBS_PER_BLADE	1</span>
<span class="cp">#define GRU_CHIPLETS_PER_BLADE	(GRU_HUBS_PER_BLADE * GRU_CHIPLETS_PER_HUB)</span>

<span class="cm">/* User GRU Gseg offsets */</span>
<span class="cp">#define GRU_CB_BASE		0</span>
<span class="cp">#define GRU_CB_LIMIT		(GRU_CB_BASE + GRU_HANDLE_STRIDE * GRU_NUM_CBE)</span>
<span class="cp">#define GRU_DS_BASE		0x20000</span>
<span class="cp">#define GRU_DS_LIMIT		(GRU_DS_BASE + GRU_NUM_DSR_BYTES)</span>

<span class="cm">/* Convert a GRU physical address to the chiplet offset */</span>
<span class="cp">#define GSEGPOFF(h) 		((h) &amp; (GRU_SIZE - 1))</span>

<span class="cm">/* Convert an arbitrary handle address to the beginning of the GRU segment */</span>
<span class="cp">#define GRUBASE(h)		((void *)((unsigned long)(h) &amp; ~(GRU_SIZE - 1)))</span>

<span class="cm">/* Test a valid handle address to determine the type */</span>
<span class="cp">#define TYPE_IS(hn, h)		((h) &gt;= GRU_##hn##_BASE &amp;&amp; (h) &lt;	\</span>
<span class="cp">		GRU_##hn##_BASE + GRU_NUM_##hn * GRU_HANDLE_STRIDE &amp;&amp;   \</span>
<span class="cp">		(((h) &amp; (GRU_HANDLE_STRIDE - 1)) == 0))</span>


<span class="cm">/* General addressing macros. */</span>
<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="o">*</span><span class="nf">get_gseg_base_address</span><span class="p">(</span><span class="kt">void</span> <span class="o">*</span><span class="n">base</span><span class="p">,</span> <span class="kt">int</span> <span class="n">ctxnum</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="p">(</span><span class="kt">void</span> <span class="o">*</span><span class="p">)(</span><span class="n">base</span> <span class="o">+</span> <span class="n">GRU_GSEG0_BASE</span> <span class="o">+</span> <span class="n">GRU_GSEG_STRIDE</span> <span class="o">*</span> <span class="n">ctxnum</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="o">*</span><span class="nf">get_gseg_base_address_cb</span><span class="p">(</span><span class="kt">void</span> <span class="o">*</span><span class="n">base</span><span class="p">,</span> <span class="kt">int</span> <span class="n">ctxnum</span><span class="p">,</span> <span class="kt">int</span> <span class="n">line</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="p">(</span><span class="kt">void</span> <span class="o">*</span><span class="p">)(</span><span class="n">get_gseg_base_address</span><span class="p">(</span><span class="n">base</span><span class="p">,</span> <span class="n">ctxnum</span><span class="p">)</span> <span class="o">+</span>
			<span class="n">GRU_CB_BASE</span> <span class="o">+</span> <span class="n">GRU_HANDLE_STRIDE</span> <span class="o">*</span> <span class="n">line</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="o">*</span><span class="nf">get_gseg_base_address_ds</span><span class="p">(</span><span class="kt">void</span> <span class="o">*</span><span class="n">base</span><span class="p">,</span> <span class="kt">int</span> <span class="n">ctxnum</span><span class="p">,</span> <span class="kt">int</span> <span class="n">line</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="p">(</span><span class="kt">void</span> <span class="o">*</span><span class="p">)(</span><span class="n">get_gseg_base_address</span><span class="p">(</span><span class="n">base</span><span class="p">,</span> <span class="n">ctxnum</span><span class="p">)</span> <span class="o">+</span> <span class="n">GRU_DS_BASE</span> <span class="o">+</span>
			<span class="n">GRU_CACHE_LINE_BYTES</span> <span class="o">*</span> <span class="n">line</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="k">struct</span> <span class="n">gru_tlb_fault_map</span> <span class="o">*</span><span class="nf">get_tfm</span><span class="p">(</span><span class="kt">void</span> <span class="o">*</span><span class="n">base</span><span class="p">,</span> <span class="kt">int</span> <span class="n">ctxnum</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="p">(</span><span class="k">struct</span> <span class="n">gru_tlb_fault_map</span> <span class="o">*</span><span class="p">)(</span><span class="n">base</span> <span class="o">+</span> <span class="n">GRU_TFM_BASE</span> <span class="o">+</span>
					<span class="n">ctxnum</span> <span class="o">*</span> <span class="n">GRU_HANDLE_STRIDE</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="k">struct</span> <span class="n">gru_tlb_global_handle</span> <span class="o">*</span><span class="nf">get_tgh</span><span class="p">(</span><span class="kt">void</span> <span class="o">*</span><span class="n">base</span><span class="p">,</span> <span class="kt">int</span> <span class="n">ctxnum</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="p">(</span><span class="k">struct</span> <span class="n">gru_tlb_global_handle</span> <span class="o">*</span><span class="p">)(</span><span class="n">base</span> <span class="o">+</span> <span class="n">GRU_TGH_BASE</span> <span class="o">+</span>
					<span class="n">ctxnum</span> <span class="o">*</span> <span class="n">GRU_HANDLE_STRIDE</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="k">struct</span> <span class="n">gru_control_block_extended</span> <span class="o">*</span><span class="nf">get_cbe</span><span class="p">(</span><span class="kt">void</span> <span class="o">*</span><span class="n">base</span><span class="p">,</span> <span class="kt">int</span> <span class="n">ctxnum</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="p">(</span><span class="k">struct</span> <span class="n">gru_control_block_extended</span> <span class="o">*</span><span class="p">)(</span><span class="n">base</span> <span class="o">+</span> <span class="n">GRU_CBE_BASE</span> <span class="o">+</span>
					<span class="n">ctxnum</span> <span class="o">*</span> <span class="n">GRU_HANDLE_STRIDE</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="k">struct</span> <span class="n">gru_tlb_fault_handle</span> <span class="o">*</span><span class="nf">get_tfh</span><span class="p">(</span><span class="kt">void</span> <span class="o">*</span><span class="n">base</span><span class="p">,</span> <span class="kt">int</span> <span class="n">ctxnum</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="p">(</span><span class="k">struct</span> <span class="n">gru_tlb_fault_handle</span> <span class="o">*</span><span class="p">)(</span><span class="n">base</span> <span class="o">+</span> <span class="n">GRU_TFH_BASE</span> <span class="o">+</span>
					<span class="n">ctxnum</span> <span class="o">*</span> <span class="n">GRU_HANDLE_STRIDE</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="k">struct</span> <span class="n">gru_context_configuration_handle</span> <span class="o">*</span><span class="nf">get_cch</span><span class="p">(</span><span class="kt">void</span> <span class="o">*</span><span class="n">base</span><span class="p">,</span>
					<span class="kt">int</span> <span class="n">ctxnum</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="p">(</span><span class="k">struct</span> <span class="n">gru_context_configuration_handle</span> <span class="o">*</span><span class="p">)(</span><span class="n">base</span> <span class="o">+</span>
				<span class="n">GRU_CCH_BASE</span> <span class="o">+</span> <span class="n">ctxnum</span> <span class="o">*</span> <span class="n">GRU_HANDLE_STRIDE</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="nf">get_cb_number</span><span class="p">(</span><span class="kt">void</span> <span class="o">*</span><span class="n">cb</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="p">(((</span><span class="kt">unsigned</span> <span class="kt">long</span><span class="p">)</span><span class="n">cb</span> <span class="o">-</span> <span class="n">GRU_CB_BASE</span><span class="p">)</span> <span class="o">%</span> <span class="n">GRU_GSEG_PAGESIZE</span><span class="p">)</span> <span class="o">/</span>
					<span class="n">GRU_HANDLE_STRIDE</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/* byte offset to a specific GRU chiplet. (p=pnode, c=chiplet (0 or 1)*/</span>
<span class="k">static</span> <span class="kr">inline</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="nf">gru_chiplet_paddr</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">paddr</span><span class="p">,</span> <span class="kt">int</span> <span class="n">pnode</span><span class="p">,</span>
							<span class="kt">int</span> <span class="n">chiplet</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">paddr</span> <span class="o">+</span> <span class="n">GRU_SIZE</span> <span class="o">*</span> <span class="p">(</span><span class="mi">2</span> <span class="o">*</span> <span class="n">pnode</span>  <span class="o">+</span> <span class="n">chiplet</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="o">*</span><span class="nf">gru_chiplet_vaddr</span><span class="p">(</span><span class="kt">void</span> <span class="o">*</span><span class="n">vaddr</span><span class="p">,</span> <span class="kt">int</span> <span class="n">pnode</span><span class="p">,</span> <span class="kt">int</span> <span class="n">chiplet</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">vaddr</span> <span class="o">+</span> <span class="n">GRU_SIZE</span> <span class="o">*</span> <span class="p">(</span><span class="mi">2</span> <span class="o">*</span> <span class="n">pnode</span>  <span class="o">+</span> <span class="n">chiplet</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="k">struct</span> <span class="n">gru_control_block_extended</span> <span class="o">*</span><span class="nf">gru_tfh_to_cbe</span><span class="p">(</span>
					<span class="k">struct</span> <span class="n">gru_tlb_fault_handle</span> <span class="o">*</span><span class="n">tfh</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">cbe</span><span class="p">;</span>

	<span class="n">cbe</span> <span class="o">=</span> <span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span><span class="p">)</span><span class="n">tfh</span> <span class="o">-</span> <span class="n">GRU_TFH_BASE</span> <span class="o">+</span> <span class="n">GRU_CBE_BASE</span><span class="p">;</span>
	<span class="k">return</span> <span class="p">(</span><span class="k">struct</span> <span class="n">gru_control_block_extended</span><span class="o">*</span><span class="p">)</span><span class="n">cbe</span><span class="p">;</span>
<span class="p">}</span>




<span class="cm">/*</span>
<span class="cm"> * Global TLB Fault Map</span>
<span class="cm"> * 	Bitmap of outstanding TLB misses needing interrupt/polling service.</span>
<span class="cm"> *</span>
<span class="cm"> */</span>
<span class="k">struct</span> <span class="n">gru_tlb_fault_map</span> <span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">fault_bits</span><span class="p">[</span><span class="n">BITS_TO_LONGS</span><span class="p">(</span><span class="n">GRU_NUM_CBE</span><span class="p">)];</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">fill0</span><span class="p">[</span><span class="mi">2</span><span class="p">];</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">done_bits</span><span class="p">[</span><span class="n">BITS_TO_LONGS</span><span class="p">(</span><span class="n">GRU_NUM_CBE</span><span class="p">)];</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">fill1</span><span class="p">[</span><span class="mi">2</span><span class="p">];</span>
<span class="p">};</span>

<span class="cm">/*</span>
<span class="cm"> * TGH - TLB Global Handle</span>
<span class="cm"> * 	Used for TLB flushing.</span>
<span class="cm"> *</span>
<span class="cm"> */</span>
<span class="k">struct</span> <span class="n">gru_tlb_global_handle</span> <span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">cmd</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>		<span class="cm">/* DW 0 */</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">delresp</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">opc</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">fill1</span><span class="o">:</span><span class="mi">5</span><span class="p">;</span>

	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">fill2</span><span class="o">:</span><span class="mi">8</span><span class="p">;</span>

	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">status</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">fill3</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">state</span><span class="o">:</span><span class="mi">3</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">fill4</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>

	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">cause</span><span class="o">:</span><span class="mi">3</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">fill5</span><span class="o">:</span><span class="mi">37</span><span class="p">;</span>

	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">vaddr</span><span class="o">:</span><span class="mi">64</span><span class="p">;</span>		<span class="cm">/* DW 1 */</span>

	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">asid</span><span class="o">:</span><span class="mi">24</span><span class="p">;</span>		<span class="cm">/* DW 2 */</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">fill6</span><span class="o">:</span><span class="mi">8</span><span class="p">;</span>

	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">pagesize</span><span class="o">:</span><span class="mi">5</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">fill7</span><span class="o">:</span><span class="mi">11</span><span class="p">;</span>

	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">global</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">fill8</span><span class="o">:</span><span class="mi">15</span><span class="p">;</span>

	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">vaddrmask</span><span class="o">:</span><span class="mi">39</span><span class="p">;</span>	<span class="cm">/* DW 3 */</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">fill9</span><span class="o">:</span><span class="mi">9</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">n</span><span class="o">:</span><span class="mi">10</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">fill10</span><span class="o">:</span><span class="mi">6</span><span class="p">;</span>

	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">ctxbitmap</span><span class="o">:</span><span class="mi">16</span><span class="p">;</span>	<span class="cm">/* DW4 */</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">fill11</span><span class="p">[</span><span class="mi">3</span><span class="p">];</span>
<span class="p">};</span>

<span class="k">enum</span> <span class="n">gru_tgh_cmd</span> <span class="p">{</span>
	<span class="n">TGHCMD_START</span>
<span class="p">};</span>

<span class="k">enum</span> <span class="n">gru_tgh_opc</span> <span class="p">{</span>
	<span class="n">TGHOP_TLBNOP</span><span class="p">,</span>
	<span class="n">TGHOP_TLBINV</span>
<span class="p">};</span>

<span class="k">enum</span> <span class="n">gru_tgh_status</span> <span class="p">{</span>
	<span class="n">TGHSTATUS_IDLE</span><span class="p">,</span>
	<span class="n">TGHSTATUS_EXCEPTION</span><span class="p">,</span>
	<span class="n">TGHSTATUS_ACTIVE</span>
<span class="p">};</span>

<span class="k">enum</span> <span class="n">gru_tgh_state</span> <span class="p">{</span>
	<span class="n">TGHSTATE_IDLE</span><span class="p">,</span>
	<span class="n">TGHSTATE_PE_INVAL</span><span class="p">,</span>
	<span class="n">TGHSTATE_INTERRUPT_INVAL</span><span class="p">,</span>
	<span class="n">TGHSTATE_WAITDONE</span><span class="p">,</span>
	<span class="n">TGHSTATE_RESTART_CTX</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">enum</span> <span class="n">gru_tgh_cause</span> <span class="p">{</span>
	<span class="n">TGHCAUSE_RR_ECC</span><span class="p">,</span>
	<span class="n">TGHCAUSE_TLB_ECC</span><span class="p">,</span>
	<span class="n">TGHCAUSE_LRU_ECC</span><span class="p">,</span>
	<span class="n">TGHCAUSE_PS_ECC</span><span class="p">,</span>
	<span class="n">TGHCAUSE_MUL_ERR</span><span class="p">,</span>
	<span class="n">TGHCAUSE_DATA_ERR</span><span class="p">,</span>
	<span class="n">TGHCAUSE_SW_FORCE</span>
<span class="p">};</span>


<span class="cm">/*</span>
<span class="cm"> * TFH - TLB Global Handle</span>
<span class="cm"> * 	Used for TLB dropins into the GRU TLB.</span>
<span class="cm"> *</span>
<span class="cm"> */</span>
<span class="k">struct</span> <span class="n">gru_tlb_fault_handle</span> <span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">cmd</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>		<span class="cm">/* DW 0 - low 32*/</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">delresp</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">fill0</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">opc</span><span class="o">:</span><span class="mi">3</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">fill1</span><span class="o">:</span><span class="mi">9</span><span class="p">;</span>

	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">status</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">fill2</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">state</span><span class="o">:</span><span class="mi">3</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">fill3</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>

	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">cause</span><span class="o">:</span><span class="mi">6</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">cb_int</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">fill4</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>

	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">indexway</span><span class="o">:</span><span class="mi">12</span><span class="p">;</span>	<span class="cm">/* DW 0 - high 32 */</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">fill5</span><span class="o">:</span><span class="mi">4</span><span class="p">;</span>

	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">ctxnum</span><span class="o">:</span><span class="mi">4</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">fill6</span><span class="o">:</span><span class="mi">12</span><span class="p">;</span>

	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">missvaddr</span><span class="o">:</span><span class="mi">64</span><span class="p">;</span>	<span class="cm">/* DW 1 */</span>

	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">missasid</span><span class="o">:</span><span class="mi">24</span><span class="p">;</span>	<span class="cm">/* DW 2 */</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">fill7</span><span class="o">:</span><span class="mi">8</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">fillasid</span><span class="o">:</span><span class="mi">24</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dirty</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">gaa</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">fill8</span><span class="o">:</span><span class="mi">5</span><span class="p">;</span>

	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">pfn</span><span class="o">:</span><span class="mi">41</span><span class="p">;</span>		<span class="cm">/* DW 3 */</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">fill9</span><span class="o">:</span><span class="mi">7</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">pagesize</span><span class="o">:</span><span class="mi">5</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">fill10</span><span class="o">:</span><span class="mi">11</span><span class="p">;</span>

	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">fillvaddr</span><span class="o">:</span><span class="mi">64</span><span class="p">;</span>	<span class="cm">/* DW 4 */</span>

	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">fill11</span><span class="p">[</span><span class="mi">3</span><span class="p">];</span>
<span class="p">};</span>

<span class="k">enum</span> <span class="n">gru_tfh_opc</span> <span class="p">{</span>
	<span class="n">TFHOP_NOOP</span><span class="p">,</span>
	<span class="n">TFHOP_RESTART</span><span class="p">,</span>
	<span class="n">TFHOP_WRITE_ONLY</span><span class="p">,</span>
	<span class="n">TFHOP_WRITE_RESTART</span><span class="p">,</span>
	<span class="n">TFHOP_EXCEPTION</span><span class="p">,</span>
	<span class="n">TFHOP_USER_POLLING_MODE</span> <span class="o">=</span> <span class="mi">7</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">enum</span> <span class="n">tfh_status</span> <span class="p">{</span>
	<span class="n">TFHSTATUS_IDLE</span><span class="p">,</span>
	<span class="n">TFHSTATUS_EXCEPTION</span><span class="p">,</span>
	<span class="n">TFHSTATUS_ACTIVE</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">enum</span> <span class="n">tfh_state</span> <span class="p">{</span>
	<span class="n">TFHSTATE_INACTIVE</span><span class="p">,</span>
	<span class="n">TFHSTATE_IDLE</span><span class="p">,</span>
	<span class="n">TFHSTATE_MISS_UPM</span><span class="p">,</span>
	<span class="n">TFHSTATE_MISS_FMM</span><span class="p">,</span>
	<span class="n">TFHSTATE_HW_ERR</span><span class="p">,</span>
	<span class="n">TFHSTATE_WRITE_TLB</span><span class="p">,</span>
	<span class="n">TFHSTATE_RESTART_CBR</span><span class="p">,</span>
<span class="p">};</span>

<span class="cm">/* TFH cause bits */</span>
<span class="k">enum</span> <span class="n">tfh_cause</span> <span class="p">{</span>
	<span class="n">TFHCAUSE_NONE</span><span class="p">,</span>
	<span class="n">TFHCAUSE_TLB_MISS</span><span class="p">,</span>
	<span class="n">TFHCAUSE_TLB_MOD</span><span class="p">,</span>
	<span class="n">TFHCAUSE_HW_ERROR_RR</span><span class="p">,</span>
	<span class="n">TFHCAUSE_HW_ERROR_MAIN_ARRAY</span><span class="p">,</span>
	<span class="n">TFHCAUSE_HW_ERROR_VALID</span><span class="p">,</span>
	<span class="n">TFHCAUSE_HW_ERROR_PAGESIZE</span><span class="p">,</span>
	<span class="n">TFHCAUSE_INSTRUCTION_EXCEPTION</span><span class="p">,</span>
	<span class="n">TFHCAUSE_UNCORRECTIBLE_ERROR</span><span class="p">,</span>
<span class="p">};</span>

<span class="cm">/* GAA values */</span>
<span class="cp">#define GAA_RAM				0x0</span>
<span class="cp">#define GAA_NCRAM			0x2</span>
<span class="cp">#define GAA_MMIO			0x1</span>
<span class="cp">#define GAA_REGISTER			0x3</span>

<span class="cm">/* GRU paddr shift for pfn. (NOTE: shift is NOT by actual pagesize) */</span>
<span class="cp">#define GRU_PADDR_SHIFT			12</span>

<span class="cm">/*</span>
<span class="cm"> * Context Configuration handle</span>
<span class="cm"> * 	Used to allocate resources to a GSEG context.</span>
<span class="cm"> *</span>
<span class="cm"> */</span>
<span class="k">struct</span> <span class="n">gru_context_configuration_handle</span> <span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">cmd</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>			<span class="cm">/* DW0 */</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">delresp</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">opc</span><span class="o">:</span><span class="mi">3</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">unmap_enable</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">req_slice_set_enable</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">req_slice</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">cb_int_enable</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">tlb_int_enable</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">tfm_fault_bit_enable</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">tlb_int_select</span><span class="o">:</span><span class="mi">4</span><span class="p">;</span>

	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">status</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">state</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">reserved2</span><span class="o">:</span><span class="mi">4</span><span class="p">;</span>

	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">cause</span><span class="o">:</span><span class="mi">4</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">tfm_done_bit_enable</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">unused</span><span class="o">:</span><span class="mi">3</span><span class="p">;</span>

	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dsr_allocation_map</span><span class="p">;</span>

	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">cbr_allocation_map</span><span class="p">;</span>	<span class="cm">/* DW1 */</span>

	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">asid</span><span class="p">[</span><span class="mi">8</span><span class="p">];</span>			<span class="cm">/* DW 2 - 5 */</span>
	<span class="kt">unsigned</span> <span class="kt">short</span> <span class="n">sizeavail</span><span class="p">[</span><span class="mi">8</span><span class="p">];</span>		<span class="cm">/* DW 6 - 7 */</span>
<span class="p">}</span> <span class="n">__attribute__</span> <span class="p">((</span><span class="n">packed</span><span class="p">));</span>

<span class="k">enum</span> <span class="n">gru_cch_opc</span> <span class="p">{</span>
	<span class="n">CCHOP_START</span> <span class="o">=</span> <span class="mi">1</span><span class="p">,</span>
	<span class="n">CCHOP_ALLOCATE</span><span class="p">,</span>
	<span class="n">CCHOP_INTERRUPT</span><span class="p">,</span>
	<span class="n">CCHOP_DEALLOCATE</span><span class="p">,</span>
	<span class="n">CCHOP_INTERRUPT_SYNC</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">enum</span> <span class="n">gru_cch_status</span> <span class="p">{</span>
	<span class="n">CCHSTATUS_IDLE</span><span class="p">,</span>
	<span class="n">CCHSTATUS_EXCEPTION</span><span class="p">,</span>
	<span class="n">CCHSTATUS_ACTIVE</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">enum</span> <span class="n">gru_cch_state</span> <span class="p">{</span>
	<span class="n">CCHSTATE_INACTIVE</span><span class="p">,</span>
	<span class="n">CCHSTATE_MAPPED</span><span class="p">,</span>
	<span class="n">CCHSTATE_ACTIVE</span><span class="p">,</span>
	<span class="n">CCHSTATE_INTERRUPTED</span><span class="p">,</span>
<span class="p">};</span>

<span class="cm">/* CCH Exception cause */</span>
<span class="k">enum</span> <span class="n">gru_cch_cause</span> <span class="p">{</span>
	<span class="n">CCHCAUSE_REGION_REGISTER_WRITE_ERROR</span> <span class="o">=</span> <span class="mi">1</span><span class="p">,</span>
	<span class="n">CCHCAUSE_ILLEGAL_OPCODE</span> <span class="o">=</span> <span class="mi">2</span><span class="p">,</span>
	<span class="n">CCHCAUSE_INVALID_START_REQUEST</span> <span class="o">=</span> <span class="mi">3</span><span class="p">,</span>
	<span class="n">CCHCAUSE_INVALID_ALLOCATION_REQUEST</span> <span class="o">=</span> <span class="mi">4</span><span class="p">,</span>
	<span class="n">CCHCAUSE_INVALID_DEALLOCATION_REQUEST</span> <span class="o">=</span> <span class="mi">5</span><span class="p">,</span>
	<span class="n">CCHCAUSE_INVALID_INTERRUPT_REQUEST</span> <span class="o">=</span> <span class="mi">6</span><span class="p">,</span>
	<span class="n">CCHCAUSE_CCH_BUSY</span> <span class="o">=</span> <span class="mi">7</span><span class="p">,</span>
	<span class="n">CCHCAUSE_NO_CBRS_TO_ALLOCATE</span> <span class="o">=</span> <span class="mi">8</span><span class="p">,</span>
	<span class="n">CCHCAUSE_BAD_TFM_CONFIG</span> <span class="o">=</span> <span class="mi">9</span><span class="p">,</span>
	<span class="n">CCHCAUSE_CBR_RESOURCES_OVERSUBSCRIPED</span> <span class="o">=</span> <span class="mi">10</span><span class="p">,</span>
	<span class="n">CCHCAUSE_DSR_RESOURCES_OVERSUBSCRIPED</span> <span class="o">=</span> <span class="mi">11</span><span class="p">,</span>
	<span class="n">CCHCAUSE_CBR_DEALLOCATION_ERROR</span> <span class="o">=</span> <span class="mi">12</span><span class="p">,</span>
<span class="p">};</span>
<span class="cm">/*</span>
<span class="cm"> * CBE - Control Block Extended</span>
<span class="cm"> * 	Maintains internal GRU state for active CBs.</span>
<span class="cm"> *</span>
<span class="cm"> */</span>
<span class="k">struct</span> <span class="n">gru_control_block_extended</span> <span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">reserved0</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>	<span class="cm">/* DW 0  - low */</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">imacpy</span><span class="o">:</span><span class="mi">3</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">reserved1</span><span class="o">:</span><span class="mi">4</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">xtypecpy</span><span class="o">:</span><span class="mi">3</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">iaa0cpy</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">iaa1cpy</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">reserved2</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">opccpy</span><span class="o">:</span><span class="mi">8</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">exopccpy</span><span class="o">:</span><span class="mi">8</span><span class="p">;</span>

	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">idef2cpy</span><span class="o">:</span><span class="mi">22</span><span class="p">;</span>	<span class="cm">/* DW 0  - high */</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">reserved3</span><span class="o">:</span><span class="mi">10</span><span class="p">;</span>

	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">idef4cpy</span><span class="o">:</span><span class="mi">22</span><span class="p">;</span>	<span class="cm">/* DW 1 */</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">reserved4</span><span class="o">:</span><span class="mi">10</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">idef4upd</span><span class="o">:</span><span class="mi">22</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">reserved5</span><span class="o">:</span><span class="mi">10</span><span class="p">;</span>

	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">idef1upd</span><span class="o">:</span><span class="mi">64</span><span class="p">;</span>	<span class="cm">/* DW 2 */</span>

	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">idef5cpy</span><span class="o">:</span><span class="mi">64</span><span class="p">;</span>	<span class="cm">/* DW 3 */</span>

	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">idef6cpy</span><span class="o">:</span><span class="mi">64</span><span class="p">;</span>	<span class="cm">/* DW 4 */</span>

	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">idef3upd</span><span class="o">:</span><span class="mi">64</span><span class="p">;</span>	<span class="cm">/* DW 5 */</span>

	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">idef5upd</span><span class="o">:</span><span class="mi">64</span><span class="p">;</span>	<span class="cm">/* DW 6 */</span>

	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">idef2upd</span><span class="o">:</span><span class="mi">22</span><span class="p">;</span>	<span class="cm">/* DW 7 */</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">reserved6</span><span class="o">:</span><span class="mi">10</span><span class="p">;</span>

	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">ecause</span><span class="o">:</span><span class="mi">20</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">cbrstate</span><span class="o">:</span><span class="mi">4</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">cbrexecstatus</span><span class="o">:</span><span class="mi">8</span><span class="p">;</span>
<span class="p">};</span>

<span class="cm">/* CBE fields for active BCOPY instructions */</span>
<span class="cp">#define cbe_baddr0	idef1upd</span>
<span class="cp">#define cbe_baddr1	idef3upd</span>
<span class="cp">#define cbe_src_cl	idef6cpy</span>
<span class="cp">#define cbe_nelemcur	idef5upd</span>

<span class="k">enum</span> <span class="n">gru_cbr_state</span> <span class="p">{</span>
	<span class="n">CBRSTATE_INACTIVE</span><span class="p">,</span>
	<span class="n">CBRSTATE_IDLE</span><span class="p">,</span>
	<span class="n">CBRSTATE_PE_CHECK</span><span class="p">,</span>
	<span class="n">CBRSTATE_QUEUED</span><span class="p">,</span>
	<span class="n">CBRSTATE_WAIT_RESPONSE</span><span class="p">,</span>
	<span class="n">CBRSTATE_INTERRUPTED</span><span class="p">,</span>
	<span class="n">CBRSTATE_INTERRUPTED_MISS_FMM</span><span class="p">,</span>
	<span class="n">CBRSTATE_BUSY_INTERRUPT_MISS_FMM</span><span class="p">,</span>
	<span class="n">CBRSTATE_INTERRUPTED_MISS_UPM</span><span class="p">,</span>
	<span class="n">CBRSTATE_BUSY_INTERRUPTED_MISS_UPM</span><span class="p">,</span>
	<span class="n">CBRSTATE_REQUEST_ISSUE</span><span class="p">,</span>
	<span class="n">CBRSTATE_BUSY_INTERRUPT</span><span class="p">,</span>
<span class="p">};</span>

<span class="cm">/* CBE cbrexecstatus bits  - defined in gru_instructions.h*/</span>
<span class="cm">/* CBE ecause bits  - defined in gru_instructions.h */</span>

<span class="cm">/*</span>
<span class="cm"> * Convert a processor pagesize into the strange encoded pagesize used by the</span>
<span class="cm"> * GRU. Processor pagesize is encoded as log of bytes per page. (or PAGE_SHIFT)</span>
<span class="cm"> * 	pagesize	log pagesize	grupagesize</span>
<span class="cm"> * 	  4k			12	0</span>
<span class="cm"> * 	 16k 			14	1</span>
<span class="cm"> * 	 64k			16	2</span>
<span class="cm"> * 	256k			18	3</span>
<span class="cm"> * 	  1m			20	4</span>
<span class="cm"> * 	  2m			21	5</span>
<span class="cm"> * 	  4m			22	6</span>
<span class="cm"> * 	 16m			24	7</span>
<span class="cm"> * 	 64m			26	8</span>
<span class="cm"> * 	...</span>
<span class="cm"> */</span>
<span class="cp">#define GRU_PAGESIZE(sh)	((((sh) &gt; 20 ? (sh) + 2 : (sh)) &gt;&gt; 1) - 6)</span>
<span class="cp">#define GRU_SIZEAVAIL(sh)	(1UL &lt;&lt; GRU_PAGESIZE(sh))</span>

<span class="cm">/* minimum TLB purge count to ensure a full purge */</span>
<span class="cp">#define GRUMAXINVAL		1024UL</span>

<span class="kt">int</span> <span class="n">cch_allocate</span><span class="p">(</span><span class="k">struct</span> <span class="n">gru_context_configuration_handle</span> <span class="o">*</span><span class="n">cch</span><span class="p">);</span>
<span class="kt">int</span> <span class="n">cch_start</span><span class="p">(</span><span class="k">struct</span> <span class="n">gru_context_configuration_handle</span> <span class="o">*</span><span class="n">cch</span><span class="p">);</span>
<span class="kt">int</span> <span class="n">cch_interrupt</span><span class="p">(</span><span class="k">struct</span> <span class="n">gru_context_configuration_handle</span> <span class="o">*</span><span class="n">cch</span><span class="p">);</span>
<span class="kt">int</span> <span class="n">cch_deallocate</span><span class="p">(</span><span class="k">struct</span> <span class="n">gru_context_configuration_handle</span> <span class="o">*</span><span class="n">cch</span><span class="p">);</span>
<span class="kt">int</span> <span class="n">cch_interrupt_sync</span><span class="p">(</span><span class="k">struct</span> <span class="n">gru_context_configuration_handle</span> <span class="o">*</span><span class="n">cch</span><span class="p">);</span>
<span class="kt">int</span> <span class="n">tgh_invalidate</span><span class="p">(</span><span class="k">struct</span> <span class="n">gru_tlb_global_handle</span> <span class="o">*</span><span class="n">tgh</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">vaddr</span><span class="p">,</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">vaddrmask</span><span class="p">,</span> <span class="kt">int</span> <span class="n">asid</span><span class="p">,</span> <span class="kt">int</span> <span class="n">pagesize</span><span class="p">,</span> <span class="kt">int</span> <span class="n">global</span><span class="p">,</span> <span class="kt">int</span> <span class="n">n</span><span class="p">,</span>
	<span class="kt">unsigned</span> <span class="kt">short</span> <span class="n">ctxbitmap</span><span class="p">);</span>
<span class="kt">int</span> <span class="n">tfh_write_only</span><span class="p">(</span><span class="k">struct</span> <span class="n">gru_tlb_fault_handle</span> <span class="o">*</span><span class="n">tfh</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">paddr</span><span class="p">,</span>
	<span class="kt">int</span> <span class="n">gaa</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">vaddr</span><span class="p">,</span> <span class="kt">int</span> <span class="n">asid</span><span class="p">,</span> <span class="kt">int</span> <span class="n">dirty</span><span class="p">,</span> <span class="kt">int</span> <span class="n">pagesize</span><span class="p">);</span>
<span class="kt">void</span> <span class="n">tfh_write_restart</span><span class="p">(</span><span class="k">struct</span> <span class="n">gru_tlb_fault_handle</span> <span class="o">*</span><span class="n">tfh</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">paddr</span><span class="p">,</span>
	<span class="kt">int</span> <span class="n">gaa</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">vaddr</span><span class="p">,</span> <span class="kt">int</span> <span class="n">asid</span><span class="p">,</span> <span class="kt">int</span> <span class="n">dirty</span><span class="p">,</span> <span class="kt">int</span> <span class="n">pagesize</span><span class="p">);</span>
<span class="kt">void</span> <span class="n">tfh_restart</span><span class="p">(</span><span class="k">struct</span> <span class="n">gru_tlb_fault_handle</span> <span class="o">*</span><span class="n">tfh</span><span class="p">);</span>
<span class="kt">void</span> <span class="n">tfh_user_polling_mode</span><span class="p">(</span><span class="k">struct</span> <span class="n">gru_tlb_fault_handle</span> <span class="o">*</span><span class="n">tfh</span><span class="p">);</span>
<span class="kt">void</span> <span class="n">tfh_exception</span><span class="p">(</span><span class="k">struct</span> <span class="n">gru_tlb_fault_handle</span> <span class="o">*</span><span class="n">tfh</span><span class="p">);</span>

<span class="cp">#endif </span><span class="cm">/* __GRUHANDLES_H__ */</span><span class="cp"></span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:3}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../javascript/docco.min.js"></script>
</html>
