`ifndef DIVISOR_REG_SV
    `define DIVISOR_REG_SV
    
module divisor_reg
import pkg_system_mdr::*;
(
	input clk, 
	input rst,
	input signed[15:0]i_divisor,
	input i_shift,
	input count_t i_init,
	
	output signed[15:0]o_divisor
);

logic signed[15:0] r_divisor;

always_ff@(posedge clk, negedge rst) begin
	if(~rst)
		r_divisor <= '0;
	else if(i_init == '0)
		r_divisor <= i_divisor;
	else if((i_shift)&(i_init > '0)
		r_divisor <= r_divisor>>>1;
end

assign o_divisor = r_divisor;

endmodule 
`endif