--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml led_09.twx led_09.ncd -o led_09.twr led_09.pcf -ucf
led_09.ucf

Design file:              led_09.ncd
Physical constraint file: led_09.pcf
Device,package,speed:     xc6slx9,ftg256,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1798 paths analyzed, 270 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.627ns.
--------------------------------------------------------------------------------

Paths for end point counter_down_19 (SLICE_X5Y37.B1), 25 paths
--------------------------------------------------------------------------------
Slack (setup path):     16.373ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_down_15 (FF)
  Destination:          counter_down_19 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.578ns (Levels of Logic = 3)
  Clock Path Skew:      -0.014ns (0.272 - 0.286)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter_down_15 to counter_down_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y37.BQ       Tcko                  0.408   counter_down<17>
                                                       counter_down_15
    SLICE_X5Y37.C2       net (fanout=4)        0.800   counter_down<15>
    SLICE_X5Y37.C        Tilo                  0.259   counter_down<19>
                                                       n002034_SW0
    SLICE_X6Y35.B3       net (fanout=2)        0.706   N3
    SLICE_X6Y35.B        Tilo                  0.205   counter_down<1>
                                                       n002035
    SLICE_X5Y37.B1       net (fanout=11)       0.878   n0020
    SLICE_X5Y37.CLK      Tas                   0.322   counter_down<19>
                                                       Mmux_counter_down[19]_GND_5_o_mux_10_OUT111
                                                       counter_down_19
    -------------------------------------------------  ---------------------------
    Total                                      3.578ns (1.194ns logic, 2.384ns route)
                                                       (33.4% logic, 66.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.606ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_down_19 (FF)
  Destination:          counter_down_19 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.359ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter_down_19 to counter_down_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y37.BQ       Tcko                  0.391   counter_down<19>
                                                       counter_down_19
    SLICE_X5Y37.C1       net (fanout=4)        0.598   counter_down<19>
    SLICE_X5Y37.C        Tilo                  0.259   counter_down<19>
                                                       n002034_SW0
    SLICE_X6Y35.B3       net (fanout=2)        0.706   N3
    SLICE_X6Y35.B        Tilo                  0.205   counter_down<1>
                                                       n002035
    SLICE_X5Y37.B1       net (fanout=11)       0.878   n0020
    SLICE_X5Y37.CLK      Tas                   0.322   counter_down<19>
                                                       Mmux_counter_down[19]_GND_5_o_mux_10_OUT111
                                                       counter_down_19
    -------------------------------------------------  ---------------------------
    Total                                      3.359ns (1.177ns logic, 2.182ns route)
                                                       (35.0% logic, 65.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.646ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_down_5 (FF)
  Destination:          counter_down_19 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.304ns (Levels of Logic = 3)
  Clock Path Skew:      -0.015ns (0.147 - 0.162)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter_down_5 to counter_down_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y34.DQ       Tcko                  0.391   counter_down<5>
                                                       counter_down_5
    SLICE_X7Y34.A2       net (fanout=2)        0.629   counter_down<5>
    SLICE_X7Y34.A        Tilo                  0.259   n002031
                                                       n002032
    SLICE_X6Y35.B2       net (fanout=3)        0.620   n002031
    SLICE_X6Y35.B        Tilo                  0.205   counter_down<1>
                                                       n002035
    SLICE_X5Y37.B1       net (fanout=11)       0.878   n0020
    SLICE_X5Y37.CLK      Tas                   0.322   counter_down<19>
                                                       Mmux_counter_down[19]_GND_5_o_mux_10_OUT111
                                                       counter_down_19
    -------------------------------------------------  ---------------------------
    Total                                      3.304ns (1.177ns logic, 2.127ns route)
                                                       (35.6% logic, 64.4% route)

--------------------------------------------------------------------------------

Paths for end point counter_down_18 (SLICE_X5Y37.A5), 19 paths
--------------------------------------------------------------------------------
Slack (setup path):     16.606ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_down_0 (FF)
  Destination:          counter_down_18 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.341ns (Levels of Logic = 6)
  Clock Path Skew:      -0.018ns (0.272 - 0.290)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter_down_0 to counter_down_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y35.AQ       Tcko                  0.408   counter_down<1>
                                                       counter_down_0
    SLICE_X4Y33.A3       net (fanout=2)        0.686   counter_down<0>
    SLICE_X4Y33.COUT     Topcya                0.379   Madd_counter_down[19]_GND_5_o_add_7_OUT_cy<3>
                                                       Madd_counter_down[19]_GND_5_o_add_7_OUT_lut<0>_INV_0
                                                       Madd_counter_down[19]_GND_5_o_add_7_OUT_cy<3>
    SLICE_X4Y34.CIN      net (fanout=1)        0.003   Madd_counter_down[19]_GND_5_o_add_7_OUT_cy<3>
    SLICE_X4Y34.COUT     Tbyp                  0.076   Madd_counter_down[19]_GND_5_o_add_7_OUT_cy<7>
                                                       Madd_counter_down[19]_GND_5_o_add_7_OUT_cy<7>
    SLICE_X4Y35.CIN      net (fanout=1)        0.003   Madd_counter_down[19]_GND_5_o_add_7_OUT_cy<7>
    SLICE_X4Y35.COUT     Tbyp                  0.076   Madd_counter_down[19]_GND_5_o_add_7_OUT_cy<11>
                                                       Madd_counter_down[19]_GND_5_o_add_7_OUT_cy<11>
    SLICE_X4Y36.CIN      net (fanout=1)        0.003   Madd_counter_down[19]_GND_5_o_add_7_OUT_cy<11>
    SLICE_X4Y36.COUT     Tbyp                  0.076   Madd_counter_down[19]_GND_5_o_add_7_OUT_cy<15>
                                                       Madd_counter_down[19]_GND_5_o_add_7_OUT_cy<15>
    SLICE_X4Y37.CIN      net (fanout=1)        0.003   Madd_counter_down[19]_GND_5_o_add_7_OUT_cy<15>
    SLICE_X4Y37.CMUX     Tcinc                 0.261   counter_down[19]_GND_5_o_add_7_OUT<19>
                                                       Madd_counter_down[19]_GND_5_o_add_7_OUT_xor<19>
    SLICE_X5Y37.A5       net (fanout=1)        1.045   counter_down[19]_GND_5_o_add_7_OUT<18>
    SLICE_X5Y37.CLK      Tas                   0.322   counter_down<19>
                                                       Mmux_counter_down[19]_GND_5_o_mux_10_OUT101
                                                       counter_down_18
    -------------------------------------------------  ---------------------------
    Total                                      3.341ns (1.598ns logic, 1.743ns route)
                                                       (47.8% logic, 52.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.729ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_down_1 (FF)
  Destination:          counter_down_18 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.218ns (Levels of Logic = 6)
  Clock Path Skew:      -0.018ns (0.272 - 0.290)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter_down_1 to counter_down_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y35.DQ       Tcko                  0.408   counter_down<1>
                                                       counter_down_1
    SLICE_X4Y33.B5       net (fanout=2)        0.562   counter_down<1>
    SLICE_X4Y33.COUT     Topcyb                0.380   Madd_counter_down[19]_GND_5_o_add_7_OUT_cy<3>
                                                       counter_down<1>_rt
                                                       Madd_counter_down[19]_GND_5_o_add_7_OUT_cy<3>
    SLICE_X4Y34.CIN      net (fanout=1)        0.003   Madd_counter_down[19]_GND_5_o_add_7_OUT_cy<3>
    SLICE_X4Y34.COUT     Tbyp                  0.076   Madd_counter_down[19]_GND_5_o_add_7_OUT_cy<7>
                                                       Madd_counter_down[19]_GND_5_o_add_7_OUT_cy<7>
    SLICE_X4Y35.CIN      net (fanout=1)        0.003   Madd_counter_down[19]_GND_5_o_add_7_OUT_cy<7>
    SLICE_X4Y35.COUT     Tbyp                  0.076   Madd_counter_down[19]_GND_5_o_add_7_OUT_cy<11>
                                                       Madd_counter_down[19]_GND_5_o_add_7_OUT_cy<11>
    SLICE_X4Y36.CIN      net (fanout=1)        0.003   Madd_counter_down[19]_GND_5_o_add_7_OUT_cy<11>
    SLICE_X4Y36.COUT     Tbyp                  0.076   Madd_counter_down[19]_GND_5_o_add_7_OUT_cy<15>
                                                       Madd_counter_down[19]_GND_5_o_add_7_OUT_cy<15>
    SLICE_X4Y37.CIN      net (fanout=1)        0.003   Madd_counter_down[19]_GND_5_o_add_7_OUT_cy<15>
    SLICE_X4Y37.CMUX     Tcinc                 0.261   counter_down[19]_GND_5_o_add_7_OUT<19>
                                                       Madd_counter_down[19]_GND_5_o_add_7_OUT_xor<19>
    SLICE_X5Y37.A5       net (fanout=1)        1.045   counter_down[19]_GND_5_o_add_7_OUT<18>
    SLICE_X5Y37.CLK      Tas                   0.322   counter_down<19>
                                                       Mmux_counter_down[19]_GND_5_o_mux_10_OUT101
                                                       counter_down_18
    -------------------------------------------------  ---------------------------
    Total                                      3.218ns (1.599ns logic, 1.619ns route)
                                                       (49.7% logic, 50.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.801ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_down_3 (FF)
  Destination:          counter_down_18 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.149ns (Levels of Logic = 6)
  Clock Path Skew:      -0.015ns (0.147 - 0.162)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter_down_3 to counter_down_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y34.BQ       Tcko                  0.391   counter_down<5>
                                                       counter_down_3
    SLICE_X4Y33.D2       net (fanout=2)        0.629   counter_down<3>
    SLICE_X4Y33.COUT     Topcyd                0.261   Madd_counter_down[19]_GND_5_o_add_7_OUT_cy<3>
                                                       counter_down<3>_rt
                                                       Madd_counter_down[19]_GND_5_o_add_7_OUT_cy<3>
    SLICE_X4Y34.CIN      net (fanout=1)        0.003   Madd_counter_down[19]_GND_5_o_add_7_OUT_cy<3>
    SLICE_X4Y34.COUT     Tbyp                  0.076   Madd_counter_down[19]_GND_5_o_add_7_OUT_cy<7>
                                                       Madd_counter_down[19]_GND_5_o_add_7_OUT_cy<7>
    SLICE_X4Y35.CIN      net (fanout=1)        0.003   Madd_counter_down[19]_GND_5_o_add_7_OUT_cy<7>
    SLICE_X4Y35.COUT     Tbyp                  0.076   Madd_counter_down[19]_GND_5_o_add_7_OUT_cy<11>
                                                       Madd_counter_down[19]_GND_5_o_add_7_OUT_cy<11>
    SLICE_X4Y36.CIN      net (fanout=1)        0.003   Madd_counter_down[19]_GND_5_o_add_7_OUT_cy<11>
    SLICE_X4Y36.COUT     Tbyp                  0.076   Madd_counter_down[19]_GND_5_o_add_7_OUT_cy<15>
                                                       Madd_counter_down[19]_GND_5_o_add_7_OUT_cy<15>
    SLICE_X4Y37.CIN      net (fanout=1)        0.003   Madd_counter_down[19]_GND_5_o_add_7_OUT_cy<15>
    SLICE_X4Y37.CMUX     Tcinc                 0.261   counter_down[19]_GND_5_o_add_7_OUT<19>
                                                       Madd_counter_down[19]_GND_5_o_add_7_OUT_xor<19>
    SLICE_X5Y37.A5       net (fanout=1)        1.045   counter_down[19]_GND_5_o_add_7_OUT<18>
    SLICE_X5Y37.CLK      Tas                   0.322   counter_down<19>
                                                       Mmux_counter_down[19]_GND_5_o_mux_10_OUT101
                                                       counter_down_18
    -------------------------------------------------  ---------------------------
    Total                                      3.149ns (1.463ns logic, 1.686ns route)
                                                       (46.5% logic, 53.5% route)

--------------------------------------------------------------------------------

Paths for end point counter_down_3 (SLICE_X5Y34.B4), 25 paths
--------------------------------------------------------------------------------
Slack (setup path):     16.608ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_down_15 (FF)
  Destination:          counter_down_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.349ns (Levels of Logic = 3)
  Clock Path Skew:      -0.008ns (0.278 - 0.286)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter_down_15 to counter_down_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y37.BQ       Tcko                  0.408   counter_down<17>
                                                       counter_down_15
    SLICE_X5Y37.C2       net (fanout=4)        0.800   counter_down<15>
    SLICE_X5Y37.C        Tilo                  0.259   counter_down<19>
                                                       n002034_SW0
    SLICE_X6Y35.C2       net (fanout=2)        0.789   N3
    SLICE_X6Y35.C        Tilo                  0.205   counter_down<1>
                                                       n002035_1
    SLICE_X5Y34.B4       net (fanout=9)        0.566   n002035
    SLICE_X5Y34.CLK      Tas                   0.322   counter_down<5>
                                                       Mmux_counter_down[19]_GND_5_o_mux_10_OUT141
                                                       counter_down_3
    -------------------------------------------------  ---------------------------
    Total                                      3.349ns (1.194ns logic, 2.155ns route)
                                                       (35.7% logic, 64.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.832ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_down_19 (FF)
  Destination:          counter_down_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.130ns (Levels of Logic = 3)
  Clock Path Skew:      -0.003ns (0.153 - 0.156)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter_down_19 to counter_down_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y37.BQ       Tcko                  0.391   counter_down<19>
                                                       counter_down_19
    SLICE_X5Y37.C1       net (fanout=4)        0.598   counter_down<19>
    SLICE_X5Y37.C        Tilo                  0.259   counter_down<19>
                                                       n002034_SW0
    SLICE_X6Y35.C2       net (fanout=2)        0.789   N3
    SLICE_X6Y35.C        Tilo                  0.205   counter_down<1>
                                                       n002035_1
    SLICE_X5Y34.B4       net (fanout=9)        0.566   n002035
    SLICE_X5Y34.CLK      Tas                   0.322   counter_down<5>
                                                       Mmux_counter_down[19]_GND_5_o_mux_10_OUT141
                                                       counter_down_3
    -------------------------------------------------  ---------------------------
    Total                                      3.130ns (1.177ns logic, 1.953ns route)
                                                       (37.6% logic, 62.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.913ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_down_14 (FF)
  Destination:          counter_down_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.044ns (Levels of Logic = 3)
  Clock Path Skew:      -0.008ns (0.278 - 0.286)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter_down_14 to counter_down_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y37.AQ       Tcko                  0.408   counter_down<17>
                                                       counter_down_14
    SLICE_X5Y37.C4       net (fanout=3)        0.495   counter_down<14>
    SLICE_X5Y37.C        Tilo                  0.259   counter_down<19>
                                                       n002034_SW0
    SLICE_X6Y35.C2       net (fanout=2)        0.789   N3
    SLICE_X6Y35.C        Tilo                  0.205   counter_down<1>
                                                       n002035_1
    SLICE_X5Y34.B4       net (fanout=9)        0.566   n002035
    SLICE_X5Y34.CLK      Tas                   0.322   counter_down<5>
                                                       Mmux_counter_down[19]_GND_5_o_mux_10_OUT141
                                                       counter_down_3
    -------------------------------------------------  ---------------------------
    Total                                      3.044ns (1.194ns logic, 1.850ns route)
                                                       (39.2% logic, 60.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk = PERIOD TIMEGRP "clk" 20 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point nut_up_sync_1 (SLICE_X6Y42.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.379ns (requirement - (clock path skew + uncertainty - data path))
  Source:               nut_up_sync_0 (FF)
  Destination:          nut_up_sync_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.379ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: nut_up_sync_0 to nut_up_sync_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y42.CQ       Tcko                  0.200   nut_up_sync<1>
                                                       nut_up_sync_0
    SLICE_X6Y42.DX       net (fanout=1)        0.131   nut_up_sync<0>
    SLICE_X6Y42.CLK      Tckdi       (-Th)    -0.048   nut_up_sync<1>
                                                       nut_up_sync_1
    -------------------------------------------------  ---------------------------
    Total                                      0.379ns (0.248ns logic, 0.131ns route)
                                                       (65.4% logic, 34.6% route)

--------------------------------------------------------------------------------

Paths for end point cur_digit_1 (SLICE_X7Y58.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.429ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cur_digit_2 (FF)
  Destination:          cur_digit_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.429ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cur_digit_2 to cur_digit_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y58.BQ       Tcko                  0.198   cur_digit<2>
                                                       cur_digit_2
    SLICE_X7Y58.B5       net (fanout=2)        0.076   cur_digit<2>
    SLICE_X7Y58.CLK      Tah         (-Th)    -0.155   cur_digit<2>
                                                       Mcount_cur_digit_xor<1>11
                                                       cur_digit_1
    -------------------------------------------------  ---------------------------
    Total                                      0.429ns (0.353ns logic, 0.076ns route)
                                                       (82.3% logic, 17.7% route)

--------------------------------------------------------------------------------

Paths for end point count_1 (SLICE_X7Y59.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.438ns (requirement - (clock path skew + uncertainty - data path))
  Source:               count_3 (FF)
  Destination:          count_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.438ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: count_3 to count_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y59.BQ       Tcko                  0.198   count<3>
                                                       count_3
    SLICE_X7Y59.B5       net (fanout=5)        0.085   count<3>
    SLICE_X7Y59.CLK      Tah         (-Th)    -0.155   count<3>
                                                       count[3]_count[3]_mux_19_OUT<1>1
                                                       count_1
    -------------------------------------------------  ---------------------------
    Total                                      0.438ns (0.353ns logic, 0.085ns route)
                                                       (80.6% logic, 19.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 18.270ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 19.570ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: ref_counter<3>/CLK
  Logical resource: ref_counter_0/CK
  Location pin: SLICE_X6Y53.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.570ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: ref_counter<3>/SR
  Logical resource: ref_counter_0/SR
  Location pin: SLICE_X6Y53.SR
  Clock network: reset_IBUF
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    3.627|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 1798 paths, 0 nets, and 383 connections

Design statistics:
   Minimum period:   3.627ns{1}   (Maximum frequency: 275.710MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Sep  8 08:36:22 2025 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 391 MB



