Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Tue Nov 25 22:31:59 2025
| Host         : Parth_Legion running 64-bit major release  (build 9200)
| Command      : report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
| Design       : design_1_wrapper
| Device       : xc7z020clg400-1
| Speed File   : -1
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 1005
+-----------+----------+-------------------------------+------------+
| Rule      | Severity | Description                   | Violations |
+-----------+----------+-------------------------------+------------+
| TIMING-16 | Warning  | Large setup violation         | 1000       |
| TIMING-18 | Warning  | Missing input or output delay | 4          |
| TIMING-20 | Warning  | Non-clocked latch             | 1          |
+-----------+----------+-------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-16#1 Warning
Large setup violation  
There is a large setup violation of -1.005 ns between design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK (clocked by clk_fpga_0) and design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/gen_pipelined.state_reg[0]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#2 Warning
Large setup violation  
There is a large setup violation of -1.014 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/ap_CS_fsm_reg[62]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[28]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#3 Warning
Large setup violation  
There is a large setup violation of -1.024 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/ap_CS_fsm_reg[62]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[30]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#4 Warning
Large setup violation  
There is a large setup violation of -1.052 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/ap_CS_fsm_reg[39]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[15]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#5 Warning
Large setup violation  
There is a large setup violation of -1.064 ns between design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK (clocked by clk_fpga_0) and design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/fifoaddr_reg[0]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#6 Warning
Large setup violation  
There is a large setup violation of -1.064 ns between design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK (clocked by clk_fpga_0) and design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/fifoaddr_reg[1]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#7 Warning
Large setup violation  
There is a large setup violation of -1.064 ns between design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK (clocked by clk_fpga_0) and design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/fifoaddr_reg[2]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#8 Warning
Large setup violation  
There is a large setup violation of -1.064 ns between design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK (clocked by clk_fpga_0) and design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/fifoaddr_reg[3]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#9 Warning
Large setup violation  
There is a large setup violation of -1.108 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/ap_CS_fsm_reg[23]/C (clocked by clk_fpga_0) and design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[9] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#10 Warning
Large setup violation  
There is a large setup violation of -1.341 ns between design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK (clocked by clk_fpga_0) and design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/gen_pipelined.state_reg[1]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#11 Warning
Large setup violation  
There is a large setup violation of -1.354 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/ap_CS_fsm_reg[23]/C (clocked by clk_fpga_0) and design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[4] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#12 Warning
Large setup violation  
There is a large setup violation of -1.389 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/ap_CS_fsm_reg[10]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[22]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#13 Warning
Large setup violation  
There is a large setup violation of -1.419 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/ap_CS_fsm_reg[62]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fmul_32ns_32ns_32_2_max_dsp_1_U167/din1_buf1_reg[16]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#14 Warning
Large setup violation  
There is a large setup violation of -1.421 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/ap_CS_fsm_reg[62]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fmul_32ns_32ns_32_2_max_dsp_1_U167/din1_buf1_reg[21]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#15 Warning
Large setup violation  
There is a large setup violation of -1.449 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/ap_CS_fsm_reg[23]/C (clocked by clk_fpga_0) and design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[9] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#16 Warning
Large setup violation  
There is a large setup violation of -1.470 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/ap_CS_fsm_reg[39]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[10]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#17 Warning
Large setup violation  
There is a large setup violation of -1.478 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/ap_CS_fsm_reg[39]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[18]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#18 Warning
Large setup violation  
There is a large setup violation of -1.516 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/ap_CS_fsm_reg[62]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fmul_32ns_32ns_32_2_max_dsp_1_U167/din1_buf1_reg[28]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#19 Warning
Large setup violation  
There is a large setup violation of -1.550 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/ap_CS_fsm_reg[10]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fmul_32ns_32ns_32_2_max_dsp_1_U167/din1_buf1_reg[23]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#20 Warning
Large setup violation  
There is a large setup violation of -1.595 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/ap_CS_fsm_reg[62]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fmul_32ns_32ns_32_2_max_dsp_1_U167/din1_buf1_reg[14]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#21 Warning
Large setup violation  
There is a large setup violation of -1.600 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/ap_CS_fsm_reg[62]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fmul_32ns_32ns_32_2_max_dsp_1_U167/din1_buf1_reg[5]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#22 Warning
Large setup violation  
There is a large setup violation of -1.609 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/ap_CS_fsm_reg[62]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fmul_32ns_32ns_32_2_max_dsp_1_U167/din1_buf1_reg[12]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#23 Warning
Large setup violation  
There is a large setup violation of -1.634 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/ap_CS_fsm_reg[9]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fmul_32ns_32ns_32_2_max_dsp_1_U167/din1_buf1_reg[8]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#24 Warning
Large setup violation  
There is a large setup violation of -1.676 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/ap_CS_fsm_reg[39]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[25]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#25 Warning
Large setup violation  
There is a large setup violation of -1.683 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/ap_CS_fsm_reg[62]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fmul_32ns_32ns_32_2_max_dsp_1_U167/din1_buf1_reg[10]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#26 Warning
Large setup violation  
There is a large setup violation of -1.685 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/ap_CS_fsm_reg[45]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[2]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#27 Warning
Large setup violation  
There is a large setup violation of -1.695 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/ap_CS_fsm_reg[23]/C (clocked by clk_fpga_0) and design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[4] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#28 Warning
Large setup violation  
There is a large setup violation of -1.718 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/ap_CS_fsm_reg[39]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[31]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#29 Warning
Large setup violation  
There is a large setup violation of -1.744 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/ap_CS_fsm_reg[39]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[8]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#30 Warning
Large setup violation  
There is a large setup violation of -1.787 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/ap_CS_fsm_reg[45]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[3]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#31 Warning
Large setup violation  
There is a large setup violation of -1.811 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/ap_CS_fsm_reg[39]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[13]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#32 Warning
Large setup violation  
There is a large setup violation of -1.813 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/ap_CS_fsm_reg[10]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fmul_32ns_32ns_32_2_max_dsp_1_U167/din1_buf1_reg[6]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#33 Warning
Large setup violation  
There is a large setup violation of -1.826 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/ap_CS_fsm_reg[62]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fmul_32ns_32ns_32_2_max_dsp_1_U167/din1_buf1_reg[20]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#34 Warning
Large setup violation  
There is a large setup violation of -1.850 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/ap_CS_fsm_reg[62]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fmul_32ns_32ns_32_2_max_dsp_1_U167/din1_buf1_reg[2]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#35 Warning
Large setup violation  
There is a large setup violation of -1.904 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/ap_CS_fsm_reg[39]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[5]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#36 Warning
Large setup violation  
There is a large setup violation of -1.985 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/ap_CS_fsm_reg[39]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[23]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#37 Warning
Large setup violation  
There is a large setup violation of -1.985 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/ap_CS_fsm_reg[39]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[26]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#38 Warning
Large setup violation  
There is a large setup violation of -10.000 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod19_fu_775/sum_fu_42_reg[30]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#39 Warning
Large setup violation  
There is a large setup violation of -10.002 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod33_fu_901/sum_fu_42_reg[7]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#40 Warning
Large setup violation  
There is a large setup violation of -10.004 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod14_fu_730/sum_22_fu_42_reg[0]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#41 Warning
Large setup violation  
There is a large setup violation of -10.005 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod18_fu_766/sum_fu_42_reg[21]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#42 Warning
Large setup violation  
There is a large setup violation of -10.005 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod19_fu_775/sum_fu_42_reg[14]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#43 Warning
Large setup violation  
There is a large setup violation of -10.005 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod19_fu_775/sum_fu_42_reg[7]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#44 Warning
Large setup violation  
There is a large setup violation of -10.005 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod27_fu_847/sum_fu_42_reg[9]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#45 Warning
Large setup violation  
There is a large setup violation of -10.005 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod4_fu_640/sum_2_fu_42_reg[29]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#46 Warning
Large setup violation  
There is a large setup violation of -10.006 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod12_fu_712/sum_18_fu_42_reg[10]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#47 Warning
Large setup violation  
There is a large setup violation of -10.006 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod34_fu_910/sum_fu_42_reg[7]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#48 Warning
Large setup violation  
There is a large setup violation of -10.007 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod24_fu_820/sum_fu_42_reg[14]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#49 Warning
Large setup violation  
There is a large setup violation of -10.007 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod6_fu_658/sum_fu_42_reg[0]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#50 Warning
Large setup violation  
There is a large setup violation of -10.009 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod21_fu_793/sum_fu_42_reg[17]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#51 Warning
Large setup violation  
There is a large setup violation of -10.009 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod32_fu_892/sum_fu_42_reg[14]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#52 Warning
Large setup violation  
There is a large setup violation of -10.009 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod5_fu_649/sum_4_fu_42_reg[16]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#53 Warning
Large setup violation  
There is a large setup violation of -10.011 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod13_fu_721/sum_20_fu_42_reg[29]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#54 Warning
Large setup violation  
There is a large setup violation of -10.011 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod17_fu_757/sum_fu_42_reg[4]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#55 Warning
Large setup violation  
There is a large setup violation of -10.012 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod12_fu_712/sum_18_fu_42_reg[7]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#56 Warning
Large setup violation  
There is a large setup violation of -10.013 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod26_fu_838/sum_fu_42_reg[16]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#57 Warning
Large setup violation  
There is a large setup violation of -10.016 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod22_fu_802/sum_fu_42_reg[7]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#58 Warning
Large setup violation  
There is a large setup violation of -10.017 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod24_fu_820/sum_fu_42_reg[24]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#59 Warning
Large setup violation  
There is a large setup violation of -10.017 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod33_fu_901/sum_fu_42_reg[19]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#60 Warning
Large setup violation  
There is a large setup violation of -10.019 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod16_fu_748/sum_fu_42_reg[15]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#61 Warning
Large setup violation  
There is a large setup violation of -10.020 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod23_fu_811/sum_fu_42_reg[0]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#62 Warning
Large setup violation  
There is a large setup violation of -10.021 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod34_fu_910/sum_fu_42_reg[29]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#63 Warning
Large setup violation  
There is a large setup violation of -10.022 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod14_fu_730/sum_22_fu_42_reg[15]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#64 Warning
Large setup violation  
There is a large setup violation of -10.022 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod14_fu_730/sum_22_fu_42_reg[28]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#65 Warning
Large setup violation  
There is a large setup violation of -10.023 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod31_fu_883/sum_fu_42_reg[29]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#66 Warning
Large setup violation  
There is a large setup violation of -10.025 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod25_fu_829/sum_fu_42_reg[16]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#67 Warning
Large setup violation  
There is a large setup violation of -10.027 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod21_fu_793/sum_fu_42_reg[20]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#68 Warning
Large setup violation  
There is a large setup violation of -10.027 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod5_fu_649/sum_4_fu_42_reg[23]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#69 Warning
Large setup violation  
There is a large setup violation of -10.028 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod26_fu_838/sum_fu_42_reg[19]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#70 Warning
Large setup violation  
There is a large setup violation of -10.029 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod19_fu_775/sum_fu_42_reg[8]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#71 Warning
Large setup violation  
There is a large setup violation of -10.029 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod24_fu_820/sum_fu_42_reg[5]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#72 Warning
Large setup violation  
There is a large setup violation of -10.031 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod16_fu_748/sum_fu_42_reg[0]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#73 Warning
Large setup violation  
There is a large setup violation of -10.031 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod16_fu_748/sum_fu_42_reg[16]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#74 Warning
Large setup violation  
There is a large setup violation of -10.032 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod32_fu_892/sum_fu_42_reg[19]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#75 Warning
Large setup violation  
There is a large setup violation of -10.033 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod27_fu_847/sum_fu_42_reg[24]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#76 Warning
Large setup violation  
There is a large setup violation of -10.034 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod14_fu_730/sum_22_fu_42_reg[19]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#77 Warning
Large setup violation  
There is a large setup violation of -10.034 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod15_fu_739/sum_fu_42_reg[14]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#78 Warning
Large setup violation  
There is a large setup violation of -10.035 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod24_fu_820/sum_fu_42_reg[3]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#79 Warning
Large setup violation  
There is a large setup violation of -10.036 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod12_fu_712/sum_18_fu_42_reg[16]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#80 Warning
Large setup violation  
There is a large setup violation of -10.036 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod17_fu_757/sum_fu_42_reg[5]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#81 Warning
Large setup violation  
There is a large setup violation of -10.037 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod4_fu_640/sum_2_fu_42_reg[0]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#82 Warning
Large setup violation  
There is a large setup violation of -10.038 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod12_fu_712/sum_18_fu_42_reg[19]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#83 Warning
Large setup violation  
There is a large setup violation of -10.038 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod13_fu_721/sum_20_fu_42_reg[24]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#84 Warning
Large setup violation  
There is a large setup violation of -10.038 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod24_fu_820/sum_fu_42_reg[8]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#85 Warning
Large setup violation  
There is a large setup violation of -10.039 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod13_fu_721/sum_20_fu_42_reg[7]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#86 Warning
Large setup violation  
There is a large setup violation of -10.039 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod18_fu_766/sum_fu_42_reg[18]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#87 Warning
Large setup violation  
There is a large setup violation of -10.040 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod10_fu_694/sum_14_fu_42_reg[7]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#88 Warning
Large setup violation  
There is a large setup violation of -10.041 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod24_fu_820/sum_fu_42_reg[7]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#89 Warning
Large setup violation  
There is a large setup violation of -10.042 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod21_fu_793/sum_fu_42_reg[28]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#90 Warning
Large setup violation  
There is a large setup violation of -10.042 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod25_fu_829/sum_fu_42_reg[23]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#91 Warning
Large setup violation  
There is a large setup violation of -10.042 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod27_fu_847/sum_fu_42_reg[0]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#92 Warning
Large setup violation  
There is a large setup violation of -10.042 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod27_fu_847/sum_fu_42_reg[21]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#93 Warning
Large setup violation  
There is a large setup violation of -10.043 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod15_fu_739/sum_fu_42_reg[5]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#94 Warning
Large setup violation  
There is a large setup violation of -10.044 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod20_fu_784/sum_fu_42_reg[24]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#95 Warning
Large setup violation  
There is a large setup violation of -10.044 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod20_fu_784/sum_fu_42_reg[7]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#96 Warning
Large setup violation  
There is a large setup violation of -10.044 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod32_fu_892/sum_fu_42_reg[15]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#97 Warning
Large setup violation  
There is a large setup violation of -10.046 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod10_fu_694/sum_14_fu_42_reg[20]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#98 Warning
Large setup violation  
There is a large setup violation of -10.046 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod21_fu_793/sum_fu_42_reg[21]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#99 Warning
Large setup violation  
There is a large setup violation of -10.047 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod28_fu_856/sum_fu_42_reg[29]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#100 Warning
Large setup violation  
There is a large setup violation of -10.048 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod16_fu_748/sum_fu_42_reg[7]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#101 Warning
Large setup violation  
There is a large setup violation of -10.048 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod19_fu_775/sum_fu_42_reg[0]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#102 Warning
Large setup violation  
There is a large setup violation of -10.048 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod19_fu_775/sum_fu_42_reg[16]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#103 Warning
Large setup violation  
There is a large setup violation of -10.048 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod31_fu_883/sum_fu_42_reg[4]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#104 Warning
Large setup violation  
There is a large setup violation of -10.049 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod20_fu_784/sum_fu_42_reg[15]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#105 Warning
Large setup violation  
There is a large setup violation of -10.049 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod31_fu_883/sum_fu_42_reg[9]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#106 Warning
Large setup violation  
There is a large setup violation of -10.050 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod18_fu_766/sum_fu_42_reg[24]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#107 Warning
Large setup violation  
There is a large setup violation of -10.050 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod24_fu_820/sum_fu_42_reg[2]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#108 Warning
Large setup violation  
There is a large setup violation of -10.050 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod24_fu_820/sum_fu_42_reg[30]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#109 Warning
Large setup violation  
There is a large setup violation of -10.050 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod27_fu_847/sum_fu_42_reg[3]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#110 Warning
Large setup violation  
There is a large setup violation of -10.053 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod11_fu_703/sum_16_fu_42_reg[30]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#111 Warning
Large setup violation  
There is a large setup violation of -10.053 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod32_fu_892/sum_fu_42_reg[5]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#112 Warning
Large setup violation  
There is a large setup violation of -10.053 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod5_fu_649/sum_4_fu_42_reg[13]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#113 Warning
Large setup violation  
There is a large setup violation of -10.053 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod6_fu_658/sum_fu_42_reg[16]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#114 Warning
Large setup violation  
There is a large setup violation of -10.054 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod10_fu_694/sum_14_fu_42_reg[15]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#115 Warning
Large setup violation  
There is a large setup violation of -10.055 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod14_fu_730/sum_22_fu_42_reg[17]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#116 Warning
Large setup violation  
There is a large setup violation of -10.055 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod15_fu_739/sum_fu_42_reg[9]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#117 Warning
Large setup violation  
There is a large setup violation of -10.056 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod14_fu_730/sum_22_fu_42_reg[16]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#118 Warning
Large setup violation  
There is a large setup violation of -10.056 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod23_fu_811/sum_fu_42_reg[15]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#119 Warning
Large setup violation  
There is a large setup violation of -10.058 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod13_fu_721/sum_20_fu_42_reg[28]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#120 Warning
Large setup violation  
There is a large setup violation of -10.058 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod26_fu_838/sum_fu_42_reg[1]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#121 Warning
Large setup violation  
There is a large setup violation of -10.059 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod16_fu_748/sum_fu_42_reg[28]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#122 Warning
Large setup violation  
There is a large setup violation of -10.059 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod21_fu_793/sum_fu_42_reg[23]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#123 Warning
Large setup violation  
There is a large setup violation of -10.060 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod20_fu_784/sum_fu_42_reg[0]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#124 Warning
Large setup violation  
There is a large setup violation of -10.060 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod27_fu_847/sum_fu_42_reg[5]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#125 Warning
Large setup violation  
There is a large setup violation of -10.061 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod25_fu_829/sum_fu_42_reg[29]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#126 Warning
Large setup violation  
There is a large setup violation of -10.061 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod34_fu_910/sum_fu_42_reg[0]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#127 Warning
Large setup violation  
There is a large setup violation of -10.062 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod5_fu_649/sum_4_fu_42_reg[21]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#128 Warning
Large setup violation  
There is a large setup violation of -10.063 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod18_fu_766/sum_fu_42_reg[20]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#129 Warning
Large setup violation  
There is a large setup violation of -10.064 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod29_fu_865/sum_fu_42_reg[16]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#130 Warning
Large setup violation  
There is a large setup violation of -10.064 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod4_fu_640/sum_2_fu_42_reg[5]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#131 Warning
Large setup violation  
There is a large setup violation of -10.065 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod17_fu_757/sum_fu_42_reg[18]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#132 Warning
Large setup violation  
There is a large setup violation of -10.066 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod22_fu_802/sum_fu_42_reg[16]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#133 Warning
Large setup violation  
There is a large setup violation of -10.066 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod34_fu_910/sum_fu_42_reg[17]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#134 Warning
Large setup violation  
There is a large setup violation of -10.067 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod16_fu_748/sum_fu_42_reg[26]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#135 Warning
Large setup violation  
There is a large setup violation of -10.067 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod30_fu_874/sum_fu_42_reg[23]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#136 Warning
Large setup violation  
There is a large setup violation of -10.067 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod4_fu_640/sum_2_fu_42_reg[9]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#137 Warning
Large setup violation  
There is a large setup violation of -10.071 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod17_fu_757/sum_fu_42_reg[13]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#138 Warning
Large setup violation  
There is a large setup violation of -10.071 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod24_fu_820/sum_fu_42_reg[16]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#139 Warning
Large setup violation  
There is a large setup violation of -10.071 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod29_fu_865/sum_fu_42_reg[9]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#140 Warning
Large setup violation  
There is a large setup violation of -10.072 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod11_fu_703/sum_16_fu_42_reg[20]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#141 Warning
Large setup violation  
There is a large setup violation of -10.072 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod20_fu_784/sum_fu_42_reg[16]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#142 Warning
Large setup violation  
There is a large setup violation of -10.072 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod32_fu_892/sum_fu_42_reg[20]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#143 Warning
Large setup violation  
There is a large setup violation of -10.072 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod33_fu_901/sum_fu_42_reg[28]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#144 Warning
Large setup violation  
There is a large setup violation of -10.073 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod20_fu_784/sum_fu_42_reg[2]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#145 Warning
Large setup violation  
There is a large setup violation of -10.074 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod12_fu_712/sum_18_fu_42_reg[3]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#146 Warning
Large setup violation  
There is a large setup violation of -10.075 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod5_fu_649/sum_4_fu_42_reg[1]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#147 Warning
Large setup violation  
There is a large setup violation of -10.076 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod33_fu_901/sum_fu_42_reg[24]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#148 Warning
Large setup violation  
There is a large setup violation of -10.076 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod6_fu_658/sum_fu_42_reg[13]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#149 Warning
Large setup violation  
There is a large setup violation of -10.077 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod30_fu_874/sum_fu_42_reg[2]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#150 Warning
Large setup violation  
There is a large setup violation of -10.078 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod10_fu_694/sum_14_fu_42_reg[0]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#151 Warning
Large setup violation  
There is a large setup violation of -10.078 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod18_fu_766/sum_fu_42_reg[9]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#152 Warning
Large setup violation  
There is a large setup violation of -10.079 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod17_fu_757/sum_fu_42_reg[30]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#153 Warning
Large setup violation  
There is a large setup violation of -10.080 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod17_fu_757/sum_fu_42_reg[24]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#154 Warning
Large setup violation  
There is a large setup violation of -10.080 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod29_fu_865/sum_fu_42_reg[11]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#155 Warning
Large setup violation  
There is a large setup violation of -10.081 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod25_fu_829/sum_fu_42_reg[5]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#156 Warning
Large setup violation  
There is a large setup violation of -10.081 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod27_fu_847/sum_fu_42_reg[14]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#157 Warning
Large setup violation  
There is a large setup violation of -10.082 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod18_fu_766/sum_fu_42_reg[26]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#158 Warning
Large setup violation  
There is a large setup violation of -10.082 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod21_fu_793/sum_fu_42_reg[29]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#159 Warning
Large setup violation  
There is a large setup violation of -10.083 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod15_fu_739/sum_fu_42_reg[20]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#160 Warning
Large setup violation  
There is a large setup violation of -10.083 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod24_fu_820/sum_fu_42_reg[20]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#161 Warning
Large setup violation  
There is a large setup violation of -10.084 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod16_fu_748/sum_fu_42_reg[24]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#162 Warning
Large setup violation  
There is a large setup violation of -10.084 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod29_fu_865/sum_fu_42_reg[4]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#163 Warning
Large setup violation  
There is a large setup violation of -10.084 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod30_fu_874/sum_fu_42_reg[16]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#164 Warning
Large setup violation  
There is a large setup violation of -10.084 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod33_fu_901/sum_fu_42_reg[2]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#165 Warning
Large setup violation  
There is a large setup violation of -10.087 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod33_fu_901/sum_fu_42_reg[0]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#166 Warning
Large setup violation  
There is a large setup violation of -10.087 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod33_fu_901/sum_fu_42_reg[14]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#167 Warning
Large setup violation  
There is a large setup violation of -10.087 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod4_fu_640/sum_2_fu_42_reg[1]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#168 Warning
Large setup violation  
There is a large setup violation of -10.088 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod14_fu_730/sum_22_fu_42_reg[5]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#169 Warning
Large setup violation  
There is a large setup violation of -10.088 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod17_fu_757/sum_fu_42_reg[15]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#170 Warning
Large setup violation  
There is a large setup violation of -10.088 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod20_fu_784/sum_fu_42_reg[20]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#171 Warning
Large setup violation  
There is a large setup violation of -10.089 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod13_fu_721/sum_20_fu_42_reg[20]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#172 Warning
Large setup violation  
There is a large setup violation of -10.089 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod31_fu_883/sum_fu_42_reg[3]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#173 Warning
Large setup violation  
There is a large setup violation of -10.089 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod4_fu_640/sum_2_fu_42_reg[13]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#174 Warning
Large setup violation  
There is a large setup violation of -10.091 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod17_fu_757/sum_fu_42_reg[20]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#175 Warning
Large setup violation  
There is a large setup violation of -10.091 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod19_fu_775/sum_fu_42_reg[2]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#176 Warning
Large setup violation  
There is a large setup violation of -10.095 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod26_fu_838/sum_fu_42_reg[29]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#177 Warning
Large setup violation  
There is a large setup violation of -10.096 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod16_fu_748/sum_fu_42_reg[21]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#178 Warning
Large setup violation  
There is a large setup violation of -10.096 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod25_fu_829/sum_fu_42_reg[1]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#179 Warning
Large setup violation  
There is a large setup violation of -10.096 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod34_fu_910/sum_fu_42_reg[9]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#180 Warning
Large setup violation  
There is a large setup violation of -10.097 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod21_fu_793/sum_fu_42_reg[4]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#181 Warning
Large setup violation  
There is a large setup violation of -10.097 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod27_fu_847/sum_fu_42_reg[8]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#182 Warning
Large setup violation  
There is a large setup violation of -10.098 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod15_fu_739/sum_fu_42_reg[17]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#183 Warning
Large setup violation  
There is a large setup violation of -10.098 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod15_fu_739/sum_fu_42_reg[26]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#184 Warning
Large setup violation  
There is a large setup violation of -10.099 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod25_fu_829/sum_fu_42_reg[2]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#185 Warning
Large setup violation  
There is a large setup violation of -10.099 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod26_fu_838/sum_fu_42_reg[2]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#186 Warning
Large setup violation  
There is a large setup violation of -10.099 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod29_fu_865/sum_fu_42_reg[5]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#187 Warning
Large setup violation  
There is a large setup violation of -10.100 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod25_fu_829/sum_fu_42_reg[15]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#188 Warning
Large setup violation  
There is a large setup violation of -10.100 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod31_fu_883/sum_fu_42_reg[20]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#189 Warning
Large setup violation  
There is a large setup violation of -10.101 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod18_fu_766/sum_fu_42_reg[8]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#190 Warning
Large setup violation  
There is a large setup violation of -10.103 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod19_fu_775/sum_fu_42_reg[24]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#191 Warning
Large setup violation  
There is a large setup violation of -10.103 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod25_fu_829/sum_fu_42_reg[9]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#192 Warning
Large setup violation  
There is a large setup violation of -10.103 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod28_fu_856/sum_fu_42_reg[13]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#193 Warning
Large setup violation  
There is a large setup violation of -10.104 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod16_fu_748/sum_fu_42_reg[5]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#194 Warning
Large setup violation  
There is a large setup violation of -10.104 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod23_fu_811/sum_fu_42_reg[13]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#195 Warning
Large setup violation  
There is a large setup violation of -10.106 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod24_fu_820/sum_fu_42_reg[4]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#196 Warning
Large setup violation  
There is a large setup violation of -10.107 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod33_fu_901/sum_fu_42_reg[9]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#197 Warning
Large setup violation  
There is a large setup violation of -10.109 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod30_fu_874/sum_fu_42_reg[5]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#198 Warning
Large setup violation  
There is a large setup violation of -10.110 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod30_fu_874/sum_fu_42_reg[7]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#199 Warning
Large setup violation  
There is a large setup violation of -10.111 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod27_fu_847/sum_fu_42_reg[4]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#200 Warning
Large setup violation  
There is a large setup violation of -10.112 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod15_fu_739/sum_fu_42_reg[4]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#201 Warning
Large setup violation  
There is a large setup violation of -10.112 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod24_fu_820/sum_fu_42_reg[0]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#202 Warning
Large setup violation  
There is a large setup violation of -10.112 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod30_fu_874/sum_fu_42_reg[18]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#203 Warning
Large setup violation  
There is a large setup violation of -10.112 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod34_fu_910/sum_fu_42_reg[18]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#204 Warning
Large setup violation  
There is a large setup violation of -10.113 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod31_fu_883/sum_fu_42_reg[2]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#205 Warning
Large setup violation  
There is a large setup violation of -10.114 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod28_fu_856/sum_fu_42_reg[4]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#206 Warning
Large setup violation  
There is a large setup violation of -10.116 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod10_fu_694/sum_14_fu_42_reg[30]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#207 Warning
Large setup violation  
There is a large setup violation of -10.117 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod4_fu_640/sum_2_fu_42_reg[27]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#208 Warning
Large setup violation  
There is a large setup violation of -10.117 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod5_fu_649/sum_4_fu_42_reg[18]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#209 Warning
Large setup violation  
There is a large setup violation of -10.118 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod15_fu_739/sum_fu_42_reg[29]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#210 Warning
Large setup violation  
There is a large setup violation of -10.118 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod30_fu_874/sum_fu_42_reg[29]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#211 Warning
Large setup violation  
There is a large setup violation of -10.119 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod16_fu_748/sum_fu_42_reg[20]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#212 Warning
Large setup violation  
There is a large setup violation of -10.121 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod23_fu_811/sum_fu_42_reg[18]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#213 Warning
Large setup violation  
There is a large setup violation of -10.121 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod30_fu_874/sum_fu_42_reg[8]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#214 Warning
Large setup violation  
There is a large setup violation of -10.122 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod33_fu_901/sum_fu_42_reg[26]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#215 Warning
Large setup violation  
There is a large setup violation of -10.123 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod13_fu_721/sum_20_fu_42_reg[16]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#216 Warning
Large setup violation  
There is a large setup violation of -10.124 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod21_fu_793/sum_fu_42_reg[2]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#217 Warning
Large setup violation  
There is a large setup violation of -10.124 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod23_fu_811/sum_fu_42_reg[2]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#218 Warning
Large setup violation  
There is a large setup violation of -10.124 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod6_fu_658/sum_fu_42_reg[20]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#219 Warning
Large setup violation  
There is a large setup violation of -10.126 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod26_fu_838/sum_fu_42_reg[28]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#220 Warning
Large setup violation  
There is a large setup violation of -10.127 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod34_fu_910/sum_fu_42_reg[19]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#221 Warning
Large setup violation  
There is a large setup violation of -10.128 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod22_fu_802/sum_fu_42_reg[2]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#222 Warning
Large setup violation  
There is a large setup violation of -10.129 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod13_fu_721/sum_20_fu_42_reg[3]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#223 Warning
Large setup violation  
There is a large setup violation of -10.130 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod24_fu_820/sum_fu_42_reg[29]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#224 Warning
Large setup violation  
There is a large setup violation of -10.130 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod28_fu_856/sum_fu_42_reg[8]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#225 Warning
Large setup violation  
There is a large setup violation of -10.131 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod27_fu_847/sum_fu_42_reg[28]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#226 Warning
Large setup violation  
There is a large setup violation of -10.131 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod30_fu_874/sum_fu_42_reg[21]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#227 Warning
Large setup violation  
There is a large setup violation of -10.131 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod30_fu_874/sum_fu_42_reg[27]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#228 Warning
Large setup violation  
There is a large setup violation of -10.132 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod18_fu_766/sum_fu_42_reg[30]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#229 Warning
Large setup violation  
There is a large setup violation of -10.133 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod12_fu_712/sum_18_fu_42_reg[17]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#230 Warning
Large setup violation  
There is a large setup violation of -10.133 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod12_fu_712/sum_18_fu_42_reg[5]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#231 Warning
Large setup violation  
There is a large setup violation of -10.133 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod15_fu_739/sum_fu_42_reg[8]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#232 Warning
Large setup violation  
There is a large setup violation of -10.135 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod17_fu_757/sum_fu_42_reg[2]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#233 Warning
Large setup violation  
There is a large setup violation of -10.135 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod19_fu_775/sum_fu_42_reg[19]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#234 Warning
Large setup violation  
There is a large setup violation of -10.135 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod4_fu_640/sum_2_fu_42_reg[15]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#235 Warning
Large setup violation  
There is a large setup violation of -10.137 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod5_fu_649/sum_4_fu_42_reg[20]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#236 Warning
Large setup violation  
There is a large setup violation of -10.138 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod31_fu_883/sum_fu_42_reg[27]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#237 Warning
Large setup violation  
There is a large setup violation of -10.138 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod33_fu_901/sum_fu_42_reg[18]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#238 Warning
Large setup violation  
There is a large setup violation of -10.140 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod32_fu_892/sum_fu_42_reg[28]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#239 Warning
Large setup violation  
There is a large setup violation of -10.140 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod33_fu_901/sum_fu_42_reg[29]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#240 Warning
Large setup violation  
There is a large setup violation of -10.142 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod27_fu_847/sum_fu_42_reg[18]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#241 Warning
Large setup violation  
There is a large setup violation of -10.143 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod21_fu_793/sum_fu_42_reg[7]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#242 Warning
Large setup violation  
There is a large setup violation of -10.144 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod10_fu_694/sum_14_fu_42_reg[28]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#243 Warning
Large setup violation  
There is a large setup violation of -10.144 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod25_fu_829/sum_fu_42_reg[18]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#244 Warning
Large setup violation  
There is a large setup violation of -10.144 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod6_fu_658/sum_fu_42_reg[17]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#245 Warning
Large setup violation  
There is a large setup violation of -10.145 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod22_fu_802/sum_fu_42_reg[29]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#246 Warning
Large setup violation  
There is a large setup violation of -10.145 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod25_fu_829/sum_fu_42_reg[20]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#247 Warning
Large setup violation  
There is a large setup violation of -10.146 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod12_fu_712/sum_18_fu_42_reg[29]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#248 Warning
Large setup violation  
There is a large setup violation of -10.146 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod14_fu_730/sum_22_fu_42_reg[7]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#249 Warning
Large setup violation  
There is a large setup violation of -10.146 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod31_fu_883/sum_fu_42_reg[7]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#250 Warning
Large setup violation  
There is a large setup violation of -10.146 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod5_fu_649/sum_4_fu_42_reg[3]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#251 Warning
Large setup violation  
There is a large setup violation of -10.147 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod11_fu_703/sum_16_fu_42_reg[4]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#252 Warning
Large setup violation  
There is a large setup violation of -10.147 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod11_fu_703/sum_16_fu_42_reg[7]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#253 Warning
Large setup violation  
There is a large setup violation of -10.147 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod5_fu_649/sum_4_fu_42_reg[7]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#254 Warning
Large setup violation  
There is a large setup violation of -10.150 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod28_fu_856/sum_fu_42_reg[14]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#255 Warning
Large setup violation  
There is a large setup violation of -10.152 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod13_fu_721/sum_20_fu_42_reg[5]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#256 Warning
Large setup violation  
There is a large setup violation of -10.152 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod21_fu_793/sum_fu_42_reg[0]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#257 Warning
Large setup violation  
There is a large setup violation of -10.155 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod13_fu_721/sum_20_fu_42_reg[17]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#258 Warning
Large setup violation  
There is a large setup violation of -10.155 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod28_fu_856/sum_fu_42_reg[7]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#259 Warning
Large setup violation  
There is a large setup violation of -10.155 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod33_fu_901/sum_fu_42_reg[17]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#260 Warning
Large setup violation  
There is a large setup violation of -10.157 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod11_fu_703/sum_16_fu_42_reg[14]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#261 Warning
Large setup violation  
There is a large setup violation of -10.157 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod20_fu_784/sum_fu_42_reg[17]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#262 Warning
Large setup violation  
There is a large setup violation of -10.158 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod30_fu_874/sum_fu_42_reg[30]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#263 Warning
Large setup violation  
There is a large setup violation of -10.159 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod25_fu_829/sum_fu_42_reg[24]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#264 Warning
Large setup violation  
There is a large setup violation of -10.159 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod34_fu_910/sum_fu_42_reg[3]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#265 Warning
Large setup violation  
There is a large setup violation of -10.161 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod13_fu_721/sum_20_fu_42_reg[0]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#266 Warning
Large setup violation  
There is a large setup violation of -10.163 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod11_fu_703/sum_16_fu_42_reg[17]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#267 Warning
Large setup violation  
There is a large setup violation of -10.163 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod32_fu_892/sum_fu_42_reg[8]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#268 Warning
Large setup violation  
There is a large setup violation of -10.164 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod21_fu_793/sum_fu_42_reg[19]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#269 Warning
Large setup violation  
There is a large setup violation of -10.164 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod23_fu_811/sum_fu_42_reg[20]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#270 Warning
Large setup violation  
There is a large setup violation of -10.165 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod23_fu_811/sum_fu_42_reg[7]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#271 Warning
Large setup violation  
There is a large setup violation of -10.166 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod15_fu_739/sum_fu_42_reg[7]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#272 Warning
Large setup violation  
There is a large setup violation of -10.166 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod18_fu_766/sum_fu_42_reg[14]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#273 Warning
Large setup violation  
There is a large setup violation of -10.166 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod4_fu_640/sum_2_fu_42_reg[28]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#274 Warning
Large setup violation  
There is a large setup violation of -10.167 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod21_fu_793/sum_fu_42_reg[9]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#275 Warning
Large setup violation  
There is a large setup violation of -10.168 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod18_fu_766/sum_fu_42_reg[2]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#276 Warning
Large setup violation  
There is a large setup violation of -10.169 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod22_fu_802/sum_fu_42_reg[15]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#277 Warning
Large setup violation  
There is a large setup violation of -10.170 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod15_fu_739/sum_fu_42_reg[28]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#278 Warning
Large setup violation  
There is a large setup violation of -10.171 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod12_fu_712/sum_18_fu_42_reg[15]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#279 Warning
Large setup violation  
There is a large setup violation of -10.173 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod11_fu_703/sum_16_fu_42_reg[8]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#280 Warning
Large setup violation  
There is a large setup violation of -10.175 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod29_fu_865/sum_fu_42_reg[18]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#281 Warning
Large setup violation  
There is a large setup violation of -10.176 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod11_fu_703/sum_16_fu_42_reg[0]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#282 Warning
Large setup violation  
There is a large setup violation of -10.176 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod5_fu_649/sum_4_fu_42_reg[0]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#283 Warning
Large setup violation  
There is a large setup violation of -10.177 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod15_fu_739/sum_fu_42_reg[0]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#284 Warning
Large setup violation  
There is a large setup violation of -10.177 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod5_fu_649/sum_4_fu_42_reg[28]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#285 Warning
Large setup violation  
There is a large setup violation of -10.178 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod18_fu_766/sum_fu_42_reg[5]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#286 Warning
Large setup violation  
There is a large setup violation of -10.178 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod22_fu_802/sum_fu_42_reg[28]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#287 Warning
Large setup violation  
There is a large setup violation of -10.178 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod29_fu_865/sum_fu_42_reg[8]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#288 Warning
Large setup violation  
There is a large setup violation of -10.178 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod31_fu_883/sum_fu_42_reg[21]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#289 Warning
Large setup violation  
There is a large setup violation of -10.179 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod24_fu_820/sum_fu_42_reg[21]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#290 Warning
Large setup violation  
There is a large setup violation of -10.181 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod6_fu_658/sum_fu_42_reg[21]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#291 Warning
Large setup violation  
There is a large setup violation of -10.183 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod14_fu_730/sum_22_fu_42_reg[29]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#292 Warning
Large setup violation  
There is a large setup violation of -10.183 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod15_fu_739/sum_fu_42_reg[21]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#293 Warning
Large setup violation  
There is a large setup violation of -10.183 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod20_fu_784/sum_fu_42_reg[28]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#294 Warning
Large setup violation  
There is a large setup violation of -10.183 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod23_fu_811/sum_fu_42_reg[21]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#295 Warning
Large setup violation  
There is a large setup violation of -10.184 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod13_fu_721/sum_20_fu_42_reg[4]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#296 Warning
Large setup violation  
There is a large setup violation of -10.185 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod11_fu_703/sum_16_fu_42_reg[29]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#297 Warning
Large setup violation  
There is a large setup violation of -10.185 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod11_fu_703/sum_16_fu_42_reg[9]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#298 Warning
Large setup violation  
There is a large setup violation of -10.185 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod24_fu_820/sum_fu_42_reg[28]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#299 Warning
Large setup violation  
There is a large setup violation of -10.187 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod29_fu_865/sum_fu_42_reg[20]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#300 Warning
Large setup violation  
There is a large setup violation of -10.187 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod34_fu_910/sum_fu_42_reg[15]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#301 Warning
Large setup violation  
There is a large setup violation of -10.188 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod27_fu_847/sum_fu_42_reg[22]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#302 Warning
Large setup violation  
There is a large setup violation of -10.189 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod15_fu_739/sum_fu_42_reg[16]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#303 Warning
Large setup violation  
There is a large setup violation of -10.190 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod25_fu_829/sum_fu_42_reg[14]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#304 Warning
Large setup violation  
There is a large setup violation of -10.192 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod18_fu_766/sum_fu_42_reg[29]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#305 Warning
Large setup violation  
There is a large setup violation of -10.194 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod13_fu_721/sum_20_fu_42_reg[13]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#306 Warning
Large setup violation  
There is a large setup violation of -10.195 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod31_fu_883/sum_fu_42_reg[5]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#307 Warning
Large setup violation  
There is a large setup violation of -10.195 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod34_fu_910/sum_fu_42_reg[21]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#308 Warning
Large setup violation  
There is a large setup violation of -10.198 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod20_fu_784/sum_fu_42_reg[21]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#309 Warning
Large setup violation  
There is a large setup violation of -10.198 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod22_fu_802/sum_fu_42_reg[23]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#310 Warning
Large setup violation  
There is a large setup violation of -10.200 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod14_fu_730/sum_22_fu_42_reg[2]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#311 Warning
Large setup violation  
There is a large setup violation of -10.200 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod26_fu_838/sum_fu_42_reg[3]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#312 Warning
Large setup violation  
There is a large setup violation of -10.200 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod31_fu_883/sum_fu_42_reg[15]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#313 Warning
Large setup violation  
There is a large setup violation of -10.200 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod34_fu_910/sum_fu_42_reg[28]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#314 Warning
Large setup violation  
There is a large setup violation of -10.202 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod27_fu_847/sum_fu_42_reg[29]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#315 Warning
Large setup violation  
There is a large setup violation of -10.202 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod33_fu_901/sum_fu_42_reg[15]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#316 Warning
Large setup violation  
There is a large setup violation of -10.202 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod5_fu_649/sum_4_fu_42_reg[14]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#317 Warning
Large setup violation  
There is a large setup violation of -10.203 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod32_fu_892/sum_fu_42_reg[3]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#318 Warning
Large setup violation  
There is a large setup violation of -10.203 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod33_fu_901/sum_fu_42_reg[1]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#319 Warning
Large setup violation  
There is a large setup violation of -10.204 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod4_fu_640/sum_2_fu_42_reg[20]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#320 Warning
Large setup violation  
There is a large setup violation of -10.205 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod29_fu_865/sum_fu_42_reg[29]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#321 Warning
Large setup violation  
There is a large setup violation of -10.207 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod28_fu_856/sum_fu_42_reg[15]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#322 Warning
Large setup violation  
There is a large setup violation of -10.211 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod10_fu_694/sum_14_fu_42_reg[29]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#323 Warning
Large setup violation  
There is a large setup violation of -10.211 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod20_fu_784/sum_fu_42_reg[29]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#324 Warning
Large setup violation  
There is a large setup violation of -10.212 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod24_fu_820/sum_fu_42_reg[15]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#325 Warning
Large setup violation  
There is a large setup violation of -10.212 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod26_fu_838/sum_fu_42_reg[27]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#326 Warning
Large setup violation  
There is a large setup violation of -10.213 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod23_fu_811/sum_fu_42_reg[4]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#327 Warning
Large setup violation  
There is a large setup violation of -10.213 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod25_fu_829/sum_fu_42_reg[22]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#328 Warning
Large setup violation  
There is a large setup violation of -10.213 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod25_fu_829/sum_fu_42_reg[28]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#329 Warning
Large setup violation  
There is a large setup violation of -10.213 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod5_fu_649/sum_4_fu_42_reg[9]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#330 Warning
Large setup violation  
There is a large setup violation of -10.214 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod25_fu_829/sum_fu_42_reg[21]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#331 Warning
Large setup violation  
There is a large setup violation of -10.215 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod21_fu_793/sum_fu_42_reg[8]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#332 Warning
Large setup violation  
There is a large setup violation of -10.215 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod34_fu_910/sum_fu_42_reg[14]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#333 Warning
Large setup violation  
There is a large setup violation of -10.217 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod15_fu_739/sum_fu_42_reg[2]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#334 Warning
Large setup violation  
There is a large setup violation of -10.217 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod15_fu_739/sum_fu_42_reg[30]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#335 Warning
Large setup violation  
There is a large setup violation of -10.217 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod4_fu_640/sum_2_fu_42_reg[21]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#336 Warning
Large setup violation  
There is a large setup violation of -10.218 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod17_fu_757/sum_fu_42_reg[28]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#337 Warning
Large setup violation  
There is a large setup violation of -10.218 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod34_fu_910/sum_fu_42_reg[8]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#338 Warning
Large setup violation  
There is a large setup violation of -10.219 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod4_fu_640/sum_2_fu_42_reg[3]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#339 Warning
Large setup violation  
There is a large setup violation of -10.222 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod5_fu_649/sum_4_fu_42_reg[15]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#340 Warning
Large setup violation  
There is a large setup violation of -10.223 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod29_fu_865/sum_fu_42_reg[17]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#341 Warning
Large setup violation  
There is a large setup violation of -10.223 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod32_fu_892/sum_fu_42_reg[7]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#342 Warning
Large setup violation  
There is a large setup violation of -10.224 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod10_fu_694/sum_14_fu_42_reg[21]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#343 Warning
Large setup violation  
There is a large setup violation of -10.224 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod30_fu_874/sum_fu_42_reg[28]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#344 Warning
Large setup violation  
There is a large setup violation of -10.226 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod15_fu_739/sum_fu_42_reg[24]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#345 Warning
Large setup violation  
There is a large setup violation of -10.226 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod34_fu_910/sum_fu_42_reg[2]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#346 Warning
Large setup violation  
There is a large setup violation of -10.227 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod10_fu_694/sum_14_fu_42_reg[27]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#347 Warning
Large setup violation  
There is a large setup violation of -10.227 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod20_fu_784/sum_fu_42_reg[22]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#348 Warning
Large setup violation  
There is a large setup violation of -10.228 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod15_fu_739/sum_fu_42_reg[3]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#349 Warning
Large setup violation  
There is a large setup violation of -10.228 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod19_fu_775/sum_fu_42_reg[29]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#350 Warning
Large setup violation  
There is a large setup violation of -10.229 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod33_fu_901/sum_fu_42_reg[21]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#351 Warning
Large setup violation  
There is a large setup violation of -10.230 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod26_fu_838/sum_fu_42_reg[21]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#352 Warning
Large setup violation  
There is a large setup violation of -10.230 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod29_fu_865/sum_fu_42_reg[15]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#353 Warning
Large setup violation  
There is a large setup violation of -10.231 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod16_fu_748/sum_fu_42_reg[27]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#354 Warning
Large setup violation  
There is a large setup violation of -10.231 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod17_fu_757/sum_fu_42_reg[8]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#355 Warning
Large setup violation  
There is a large setup violation of -10.232 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod11_fu_703/sum_16_fu_42_reg[5]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#356 Warning
Large setup violation  
There is a large setup violation of -10.233 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod28_fu_856/sum_fu_42_reg[21]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#357 Warning
Large setup violation  
There is a large setup violation of -10.234 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod13_fu_721/sum_20_fu_42_reg[11]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#358 Warning
Large setup violation  
There is a large setup violation of -10.235 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod20_fu_784/sum_fu_42_reg[5]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#359 Warning
Large setup violation  
There is a large setup violation of -10.235 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod30_fu_874/sum_fu_42_reg[3]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#360 Warning
Large setup violation  
There is a large setup violation of -10.235 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod33_fu_901/sum_fu_42_reg[23]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#361 Warning
Large setup violation  
There is a large setup violation of -10.236 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod22_fu_802/sum_fu_42_reg[20]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#362 Warning
Large setup violation  
There is a large setup violation of -10.236 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod29_fu_865/sum_fu_42_reg[0]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#363 Warning
Large setup violation  
There is a large setup violation of -10.236 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod4_fu_640/sum_2_fu_42_reg[2]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#364 Warning
Large setup violation  
There is a large setup violation of -10.239 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod11_fu_703/sum_16_fu_42_reg[28]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#365 Warning
Large setup violation  
There is a large setup violation of -10.240 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod19_fu_775/sum_fu_42_reg[4]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#366 Warning
Large setup violation  
There is a large setup violation of -10.242 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod14_fu_730/sum_22_fu_42_reg[21]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#367 Warning
Large setup violation  
There is a large setup violation of -10.245 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod22_fu_802/sum_fu_42_reg[19]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#368 Warning
Large setup violation  
There is a large setup violation of -10.245 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod28_fu_856/sum_fu_42_reg[2]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#369 Warning
Large setup violation  
There is a large setup violation of -10.245 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod6_fu_658/sum_fu_42_reg[15]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#370 Warning
Large setup violation  
There is a large setup violation of -10.247 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod20_fu_784/sum_fu_42_reg[3]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#371 Warning
Large setup violation  
There is a large setup violation of -10.250 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod33_fu_901/sum_fu_42_reg[8]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#372 Warning
Large setup violation  
There is a large setup violation of -10.252 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod26_fu_838/sum_fu_42_reg[11]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#373 Warning
Large setup violation  
There is a large setup violation of -10.253 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod4_fu_640/sum_2_fu_42_reg[14]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#374 Warning
Large setup violation  
There is a large setup violation of -10.254 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod10_fu_694/sum_14_fu_42_reg[14]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#375 Warning
Large setup violation  
There is a large setup violation of -10.254 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod11_fu_703/sum_16_fu_42_reg[2]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#376 Warning
Large setup violation  
There is a large setup violation of -10.254 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod31_fu_883/sum_fu_42_reg[11]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#377 Warning
Large setup violation  
There is a large setup violation of -10.255 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod21_fu_793/sum_fu_42_reg[3]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#378 Warning
Large setup violation  
There is a large setup violation of -10.255 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod24_fu_820/sum_fu_42_reg[11]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#379 Warning
Large setup violation  
There is a large setup violation of -10.255 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod26_fu_838/sum_fu_42_reg[4]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#380 Warning
Large setup violation  
There is a large setup violation of -10.259 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod12_fu_712/sum_18_fu_42_reg[28]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#381 Warning
Large setup violation  
There is a large setup violation of -10.259 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod28_fu_856/sum_fu_42_reg[20]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#382 Warning
Large setup violation  
There is a large setup violation of -10.260 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod5_fu_649/sum_4_fu_42_reg[27]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#383 Warning
Large setup violation  
There is a large setup violation of -10.260 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod5_fu_649/sum_4_fu_42_reg[29]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#384 Warning
Large setup violation  
There is a large setup violation of -10.260 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod5_fu_649/sum_4_fu_42_reg[2]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#385 Warning
Large setup violation  
There is a large setup violation of -10.261 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod31_fu_883/sum_fu_42_reg[28]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#386 Warning
Large setup violation  
There is a large setup violation of -10.262 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod26_fu_838/sum_fu_42_reg[8]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#387 Warning
Large setup violation  
There is a large setup violation of -10.263 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod26_fu_838/sum_fu_42_reg[18]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#388 Warning
Large setup violation  
There is a large setup violation of -10.264 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod14_fu_730/sum_22_fu_42_reg[4]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#389 Warning
Large setup violation  
There is a large setup violation of -10.265 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod10_fu_694/sum_14_fu_42_reg[2]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#390 Warning
Large setup violation  
There is a large setup violation of -10.266 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod26_fu_838/sum_fu_42_reg[0]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#391 Warning
Large setup violation  
There is a large setup violation of -10.266 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod27_fu_847/sum_fu_42_reg[20]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#392 Warning
Large setup violation  
There is a large setup violation of -10.266 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod6_fu_658/sum_fu_42_reg[14]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#393 Warning
Large setup violation  
There is a large setup violation of -10.267 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod16_fu_748/sum_fu_42_reg[2]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#394 Warning
Large setup violation  
There is a large setup violation of -10.271 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod21_fu_793/sum_fu_42_reg[18]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#395 Warning
Large setup violation  
There is a large setup violation of -10.271 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod27_fu_847/sum_fu_42_reg[2]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#396 Warning
Large setup violation  
There is a large setup violation of -10.272 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod31_fu_883/sum_fu_42_reg[13]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#397 Warning
Large setup violation  
There is a large setup violation of -10.273 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod32_fu_892/sum_fu_42_reg[11]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#398 Warning
Large setup violation  
There is a large setup violation of -10.274 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod12_fu_712/sum_18_fu_42_reg[8]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#399 Warning
Large setup violation  
There is a large setup violation of -10.277 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod29_fu_865/sum_fu_42_reg[2]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#400 Warning
Large setup violation  
There is a large setup violation of -10.278 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod25_fu_829/sum_fu_42_reg[27]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#401 Warning
Large setup violation  
There is a large setup violation of -10.280 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod15_fu_739/sum_fu_42_reg[11]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#402 Warning
Large setup violation  
There is a large setup violation of -10.280 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod30_fu_874/sum_fu_42_reg[17]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#403 Warning
Large setup violation  
There is a large setup violation of -10.281 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod22_fu_802/sum_fu_42_reg[8]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#404 Warning
Large setup violation  
There is a large setup violation of -10.282 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod28_fu_856/sum_fu_42_reg[18]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#405 Warning
Large setup violation  
There is a large setup violation of -10.282 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod32_fu_892/sum_fu_42_reg[21]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#406 Warning
Large setup violation  
There is a large setup violation of -10.284 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod15_fu_739/sum_fu_42_reg[27]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#407 Warning
Large setup violation  
There is a large setup violation of -10.286 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod25_fu_829/sum_fu_42_reg[8]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#408 Warning
Large setup violation  
There is a large setup violation of -10.286 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod32_fu_892/sum_fu_42_reg[2]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#409 Warning
Large setup violation  
There is a large setup violation of -10.288 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod27_fu_847/sum_fu_42_reg[27]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#410 Warning
Large setup violation  
There is a large setup violation of -10.288 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod28_fu_856/sum_fu_42_reg[11]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#411 Warning
Large setup violation  
There is a large setup violation of -10.289 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod19_fu_775/sum_fu_42_reg[28]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#412 Warning
Large setup violation  
There is a large setup violation of -10.290 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod27_fu_847/sum_fu_42_reg[15]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#413 Warning
Large setup violation  
There is a large setup violation of -10.293 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod10_fu_694/sum_14_fu_42_reg[8]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#414 Warning
Large setup violation  
There is a large setup violation of -10.293 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod33_fu_901/sum_fu_42_reg[20]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#415 Warning
Large setup violation  
There is a large setup violation of -10.296 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod19_fu_775/sum_fu_42_reg[3]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#416 Warning
Large setup violation  
There is a large setup violation of -10.299 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod13_fu_721/sum_20_fu_42_reg[15]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#417 Warning
Large setup violation  
There is a large setup violation of -10.304 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod22_fu_802/sum_fu_42_reg[5]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#418 Warning
Large setup violation  
There is a large setup violation of -10.305 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod16_fu_748/sum_fu_42_reg[14]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#419 Warning
Large setup violation  
There is a large setup violation of -10.307 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod13_fu_721/sum_20_fu_42_reg[18]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#420 Warning
Large setup violation  
There is a large setup violation of -10.308 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod26_fu_838/sum_fu_42_reg[17]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#421 Warning
Large setup violation  
There is a large setup violation of -10.309 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod12_fu_712/sum_18_fu_42_reg[27]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#422 Warning
Large setup violation  
There is a large setup violation of -10.310 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod22_fu_802/sum_fu_42_reg[14]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#423 Warning
Large setup violation  
There is a large setup violation of -10.310 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod28_fu_856/sum_fu_42_reg[3]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#424 Warning
Large setup violation  
There is a large setup violation of -10.310 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod29_fu_865/sum_fu_42_reg[21]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#425 Warning
Large setup violation  
There is a large setup violation of -10.310 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod29_fu_865/sum_fu_42_reg[3]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#426 Warning
Large setup violation  
There is a large setup violation of -10.312 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod24_fu_820/sum_fu_42_reg[22]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#427 Warning
Large setup violation  
There is a large setup violation of -10.315 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod22_fu_802/sum_fu_42_reg[3]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#428 Warning
Large setup violation  
There is a large setup violation of -10.316 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod20_fu_784/sum_fu_42_reg[14]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#429 Warning
Large setup violation  
There is a large setup violation of -10.316 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod21_fu_793/sum_fu_42_reg[5]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#430 Warning
Large setup violation  
There is a large setup violation of -10.317 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod18_fu_766/sum_fu_42_reg[22]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#431 Warning
Large setup violation  
There is a large setup violation of -10.319 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod21_fu_793/sum_fu_42_reg[14]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#432 Warning
Large setup violation  
There is a large setup violation of -10.322 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod19_fu_775/sum_fu_42_reg[17]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#433 Warning
Large setup violation  
There is a large setup violation of -10.323 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod19_fu_775/sum_fu_42_reg[15]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#434 Warning
Large setup violation  
There is a large setup violation of -10.323 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod23_fu_811/sum_fu_42_reg[17]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#435 Warning
Large setup violation  
There is a large setup violation of -10.323 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod28_fu_856/sum_fu_42_reg[5]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#436 Warning
Large setup violation  
There is a large setup violation of -10.323 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod6_fu_658/sum_fu_42_reg[22]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#437 Warning
Large setup violation  
There is a large setup violation of -10.326 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod16_fu_748/sum_fu_42_reg[8]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#438 Warning
Large setup violation  
There is a large setup violation of -10.326 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod34_fu_910/sum_fu_42_reg[4]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#439 Warning
Large setup violation  
There is a large setup violation of -10.327 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod33_fu_901/sum_fu_42_reg[3]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#440 Warning
Large setup violation  
There is a large setup violation of -10.328 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod33_fu_901/sum_fu_42_reg[27]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#441 Warning
Large setup violation  
There is a large setup violation of -10.332 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod33_fu_901/sum_fu_42_reg[22]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#442 Warning
Large setup violation  
There is a large setup violation of -10.334 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod34_fu_910/sum_fu_42_reg[20]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#443 Warning
Large setup violation  
There is a large setup violation of -10.336 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod19_fu_775/sum_fu_42_reg[21]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#444 Warning
Large setup violation  
There is a large setup violation of -10.337 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod20_fu_784/sum_fu_42_reg[8]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#445 Warning
Large setup violation  
There is a large setup violation of -10.337 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod33_fu_901/sum_fu_42_reg[13]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#446 Warning
Large setup violation  
There is a large setup violation of -10.338 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod12_fu_712/sum_18_fu_42_reg[18]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#447 Warning
Large setup violation  
There is a large setup violation of -10.339 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod18_fu_766/sum_fu_42_reg[15]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#448 Warning
Large setup violation  
There is a large setup violation of -10.342 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod23_fu_811/sum_fu_42_reg[26]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#449 Warning
Large setup violation  
There is a large setup violation of -10.344 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod12_fu_712/sum_18_fu_42_reg[11]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#450 Warning
Large setup violation  
There is a large setup violation of -10.344 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod14_fu_730/sum_22_fu_42_reg[27]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#451 Warning
Large setup violation  
There is a large setup violation of -10.345 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod27_fu_847/sum_fu_42_reg[13]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#452 Warning
Large setup violation  
There is a large setup violation of -10.346 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod30_fu_874/sum_fu_42_reg[13]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#453 Warning
Large setup violation  
There is a large setup violation of -10.347 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod19_fu_775/sum_fu_42_reg[25]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#454 Warning
Large setup violation  
There is a large setup violation of -10.348 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod13_fu_721/sum_20_fu_42_reg[8]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#455 Warning
Large setup violation  
There is a large setup violation of -10.348 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod18_fu_766/sum_fu_42_reg[17]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#456 Warning
Large setup violation  
There is a large setup violation of -10.348 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod23_fu_811/sum_fu_42_reg[14]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#457 Warning
Large setup violation  
There is a large setup violation of -10.353 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod19_fu_775/sum_fu_42_reg[5]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#458 Warning
Large setup violation  
There is a large setup violation of -10.355 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod17_fu_757/sum_fu_42_reg[3]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#459 Warning
Large setup violation  
There is a large setup violation of -10.355 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod19_fu_775/sum_fu_42_reg[27]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#460 Warning
Large setup violation  
There is a large setup violation of -10.355 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod21_fu_793/sum_fu_42_reg[27]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#461 Warning
Large setup violation  
There is a large setup violation of -10.356 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod33_fu_901/sum_fu_42_reg[5]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#462 Warning
Large setup violation  
There is a large setup violation of -10.357 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod4_fu_640/sum_2_fu_42_reg[8]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#463 Warning
Large setup violation  
There is a large setup violation of -10.358 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod17_fu_757/sum_fu_42_reg[22]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#464 Warning
Large setup violation  
There is a large setup violation of -10.362 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod26_fu_838/sum_fu_42_reg[22]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#465 Warning
Large setup violation  
There is a large setup violation of -10.362 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod32_fu_892/sum_fu_42_reg[22]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#466 Warning
Large setup violation  
There is a large setup violation of -10.366 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod18_fu_766/sum_fu_42_reg[28]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#467 Warning
Large setup violation  
There is a large setup violation of -10.367 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod14_fu_730/sum_22_fu_42_reg[8]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#468 Warning
Large setup violation  
There is a large setup violation of -10.370 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod11_fu_703/sum_16_fu_42_reg[18]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#469 Warning
Large setup violation  
There is a large setup violation of -10.372 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod12_fu_712/sum_18_fu_42_reg[22]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#470 Warning
Large setup violation  
There is a large setup violation of -10.372 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod22_fu_802/sum_fu_42_reg[22]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#471 Warning
Large setup violation  
There is a large setup violation of -10.374 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod13_fu_721/sum_20_fu_42_reg[21]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#472 Warning
Large setup violation  
There is a large setup violation of -10.374 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod24_fu_820/sum_fu_42_reg[18]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#473 Warning
Large setup violation  
There is a large setup violation of -10.375 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod23_fu_811/sum_fu_42_reg[8]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#474 Warning
Large setup violation  
There is a large setup violation of -10.377 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod19_fu_775/sum_fu_42_reg[22]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#475 Warning
Large setup violation  
There is a large setup violation of -10.377 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod21_fu_793/sum_fu_42_reg[11]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#476 Warning
Large setup violation  
There is a large setup violation of -10.377 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod23_fu_811/sum_fu_42_reg[16]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#477 Warning
Large setup violation  
There is a large setup violation of -10.378 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod32_fu_892/sum_fu_42_reg[27]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#478 Warning
Large setup violation  
There is a large setup violation of -10.379 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod17_fu_757/sum_fu_42_reg[14]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#479 Warning
Large setup violation  
There is a large setup violation of -10.379 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod34_fu_910/sum_fu_42_reg[22]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#480 Warning
Large setup violation  
There is a large setup violation of -10.380 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod13_fu_721/sum_20_fu_42_reg[27]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#481 Warning
Large setup violation  
There is a large setup violation of -10.382 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod12_fu_712/sum_18_fu_42_reg[13]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#482 Warning
Large setup violation  
There is a large setup violation of -10.383 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod29_fu_865/sum_fu_42_reg[28]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#483 Warning
Large setup violation  
There is a large setup violation of -10.385 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod18_fu_766/sum_fu_42_reg[13]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#484 Warning
Large setup violation  
There is a large setup violation of -10.385 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod18_fu_766/sum_fu_42_reg[3]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#485 Warning
Large setup violation  
There is a large setup violation of -10.388 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod34_fu_910/sum_fu_42_reg[27]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#486 Warning
Large setup violation  
There is a large setup violation of -10.389 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod25_fu_829/sum_fu_42_reg[3]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#487 Warning
Large setup violation  
There is a large setup violation of -10.391 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod14_fu_730/sum_22_fu_42_reg[13]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#488 Warning
Large setup violation  
There is a large setup violation of -10.392 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod32_fu_892/sum_fu_42_reg[18]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#489 Warning
Large setup violation  
There is a large setup violation of -10.394 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod22_fu_802/sum_fu_42_reg[27]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#490 Warning
Large setup violation  
There is a large setup violation of -10.397 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod15_fu_739/sum_fu_42_reg[15]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#491 Warning
Large setup violation  
There is a large setup violation of -10.397 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod16_fu_748/sum_fu_42_reg[13]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#492 Warning
Large setup violation  
There is a large setup violation of -10.400 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod24_fu_820/sum_fu_42_reg[27]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#493 Warning
Large setup violation  
There is a large setup violation of -10.402 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod10_fu_694/sum_14_fu_42_reg[18]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#494 Warning
Large setup violation  
There is a large setup violation of -10.402 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod29_fu_865/sum_fu_42_reg[27]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#495 Warning
Large setup violation  
There is a large setup violation of -10.406 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod20_fu_784/sum_fu_42_reg[4]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#496 Warning
Large setup violation  
There is a large setup violation of -10.409 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod30_fu_874/sum_fu_42_reg[22]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#497 Warning
Large setup violation  
There is a large setup violation of -10.410 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod11_fu_703/sum_16_fu_42_reg[27]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#498 Warning
Large setup violation  
There is a large setup violation of -10.410 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod18_fu_766/sum_fu_42_reg[27]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#499 Warning
Large setup violation  
There is a large setup violation of -10.410 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod31_fu_883/sum_fu_42_reg[22]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#500 Warning
Large setup violation  
There is a large setup violation of -10.414 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod28_fu_856/sum_fu_42_reg[17]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#501 Warning
Large setup violation  
There is a large setup violation of -10.416 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod16_fu_748/sum_fu_42_reg[11]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#502 Warning
Large setup violation  
There is a large setup violation of -10.418 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod33_fu_901/sum_fu_42_reg[25]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#503 Warning
Large setup violation  
There is a large setup violation of -10.422 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod20_fu_784/sum_fu_42_reg[18]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#504 Warning
Large setup violation  
There is a large setup violation of -10.428 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod12_fu_712/sum_18_fu_42_reg[14]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#505 Warning
Large setup violation  
There is a large setup violation of -10.431 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod23_fu_811/sum_fu_42_reg[3]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#506 Warning
Large setup violation  
There is a large setup violation of -10.433 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod15_fu_739/sum_fu_42_reg[18]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#507 Warning
Large setup violation  
There is a large setup violation of -10.433 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod21_fu_793/sum_fu_42_reg[15]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#508 Warning
Large setup violation  
There is a large setup violation of -10.436 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod29_fu_865/sum_fu_42_reg[22]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#509 Warning
Large setup violation  
There is a large setup violation of -10.438 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod17_fu_757/sum_fu_42_reg[27]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#510 Warning
Large setup violation  
There is a large setup violation of -10.438 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod19_fu_775/sum_fu_42_reg[13]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#511 Warning
Large setup violation  
There is a large setup violation of -10.439 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod6_fu_658/sum_fu_42_reg[18]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#512 Warning
Large setup violation  
There is a large setup violation of -10.441 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod22_fu_802/sum_fu_42_reg[11]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#513 Warning
Large setup violation  
There is a large setup violation of -10.441 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod22_fu_802/sum_fu_42_reg[12]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#514 Warning
Large setup violation  
There is a large setup violation of -10.441 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod28_fu_856/sum_fu_42_reg[22]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#515 Warning
Large setup violation  
There is a large setup violation of -10.442 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod14_fu_730/sum_22_fu_42_reg[14]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#516 Warning
Large setup violation  
There is a large setup violation of -10.442 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod20_fu_784/sum_fu_42_reg[11]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#517 Warning
Large setup violation  
There is a large setup violation of -10.447 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod16_fu_748/sum_fu_42_reg[18]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#518 Warning
Large setup violation  
There is a large setup violation of -10.447 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod24_fu_820/sum_fu_42_reg[13]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#519 Warning
Large setup violation  
There is a large setup violation of -10.448 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod27_fu_847/sum_fu_42_reg[11]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#520 Warning
Large setup violation  
There is a large setup violation of -10.449 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod13_fu_721/sum_20_fu_42_reg[22]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#521 Warning
Large setup violation  
There is a large setup violation of -10.456 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod16_fu_748/sum_fu_42_reg[12]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#522 Warning
Large setup violation  
There is a large setup violation of -10.460 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod19_fu_775/sum_fu_42_reg[18]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#523 Warning
Large setup violation  
There is a large setup violation of -10.461 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod20_fu_784/sum_fu_42_reg[26]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#524 Warning
Large setup violation  
There is a large setup violation of -10.463 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod31_fu_883/sum_fu_42_reg[12]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#525 Warning
Large setup violation  
There is a large setup violation of -10.464 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod23_fu_811/sum_fu_42_reg[5]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#526 Warning
Large setup violation  
There is a large setup violation of -10.470 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod28_fu_856/sum_fu_42_reg[27]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#527 Warning
Large setup violation  
There is a large setup violation of -10.472 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod25_fu_829/sum_fu_42_reg[13]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#528 Warning
Large setup violation  
There is a large setup violation of -10.473 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod27_fu_847/sum_fu_42_reg[12]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#529 Warning
Large setup violation  
There is a large setup violation of -10.475 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod28_fu_856/sum_fu_42_reg[28]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#530 Warning
Large setup violation  
There is a large setup violation of -10.475 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod32_fu_892/sum_fu_42_reg[13]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#531 Warning
Large setup violation  
There is a large setup violation of -10.475 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod33_fu_901/sum_fu_42_reg[12]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#532 Warning
Large setup violation  
There is a large setup violation of -10.476 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod17_fu_757/sum_fu_42_reg[12]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#533 Warning
Large setup violation  
There is a large setup violation of -10.477 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod6_fu_658/sum_fu_42_reg[11]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#534 Warning
Large setup violation  
There is a large setup violation of -10.481 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod23_fu_811/sum_fu_42_reg[27]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#535 Warning
Large setup violation  
There is a large setup violation of -10.482 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod18_fu_766/sum_fu_42_reg[11]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#536 Warning
Large setup violation  
There is a large setup violation of -10.483 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod11_fu_703/sum_16_fu_42_reg[13]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#537 Warning
Large setup violation  
There is a large setup violation of -10.483 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod20_fu_784/sum_fu_42_reg[12]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#538 Warning
Large setup violation  
There is a large setup violation of -10.484 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod15_fu_739/sum_fu_42_reg[22]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#539 Warning
Large setup violation  
There is a large setup violation of -10.486 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod22_fu_802/sum_fu_42_reg[18]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#540 Warning
Large setup violation  
There is a large setup violation of -10.486 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod33_fu_901/sum_fu_42_reg[4]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#541 Warning
Large setup violation  
There is a large setup violation of -10.488 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod11_fu_703/sum_16_fu_42_reg[22]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#542 Warning
Large setup violation  
There is a large setup violation of -10.490 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod25_fu_829/sum_fu_42_reg[17]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#543 Warning
Large setup violation  
There is a large setup violation of -10.494 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod26_fu_838/sum_fu_42_reg[13]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#544 Warning
Large setup violation  
There is a large setup violation of -10.500 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod5_fu_649/sum_4_fu_42_reg[22]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#545 Warning
Large setup violation  
There is a large setup violation of -10.501 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod21_fu_793/sum_fu_42_reg[22]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#546 Warning
Large setup violation  
There is a large setup violation of -10.505 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod23_fu_811/sum_fu_42_reg[29]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#547 Warning
Large setup violation  
There is a large setup violation of -10.507 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod25_fu_829/sum_fu_42_reg[11]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#548 Warning
Large setup violation  
There is a large setup violation of -10.513 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod11_fu_703/sum_16_fu_42_reg[15]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#549 Warning
Large setup violation  
There is a large setup violation of -10.517 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod5_fu_649/sum_4_fu_42_reg[11]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#550 Warning
Large setup violation  
There is a large setup violation of -10.520 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod14_fu_730/sum_22_fu_42_reg[22]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#551 Warning
Large setup violation  
There is a large setup violation of -10.520 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod16_fu_748/sum_fu_42_reg[22]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#552 Warning
Large setup violation  
There is a large setup violation of -10.523 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod31_fu_883/sum_fu_42_reg[18]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#553 Warning
Large setup violation  
There is a large setup violation of -10.535 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod20_fu_784/sum_fu_42_reg[27]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#554 Warning
Large setup violation  
There is a large setup violation of -10.536 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod17_fu_757/sum_fu_42_reg[11]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#555 Warning
Large setup violation  
There is a large setup violation of -10.537 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod15_fu_739/sum_fu_42_reg[13]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#556 Warning
Large setup violation  
There is a large setup violation of -10.537 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod23_fu_811/sum_fu_42_reg[22]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#557 Warning
Large setup violation  
There is a large setup violation of -10.541 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod14_fu_730/sum_22_fu_42_reg[18]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#558 Warning
Large setup violation  
There is a large setup violation of -10.541 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod34_fu_910/sum_fu_42_reg[13]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#559 Warning
Large setup violation  
There is a large setup violation of -10.544 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod33_fu_901/sum_fu_42_reg[10]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#560 Warning
Large setup violation  
There is a large setup violation of -10.545 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod14_fu_730/sum_22_fu_42_reg[11]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#561 Warning
Large setup violation  
There is a large setup violation of -10.557 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod18_fu_766/sum_fu_42_reg[12]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#562 Warning
Large setup violation  
There is a large setup violation of -10.558 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod10_fu_694/sum_14_fu_42_reg[22]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#563 Warning
Large setup violation  
There is a large setup violation of -10.559 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod4_fu_640/sum_2_fu_42_reg[22]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#564 Warning
Large setup violation  
There is a large setup violation of -10.560 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod4_fu_640/sum_2_fu_42_reg[11]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#565 Warning
Large setup violation  
There is a large setup violation of -10.564 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod13_fu_721/sum_20_fu_42_reg[14]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#566 Warning
Large setup violation  
There is a large setup violation of -10.565 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod22_fu_802/sum_fu_42_reg[13]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#567 Warning
Large setup violation  
There is a large setup violation of -10.567 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod34_fu_910/sum_fu_42_reg[11]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#568 Warning
Large setup violation  
There is a large setup violation of -10.569 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod12_fu_712/sum_18_fu_42_reg[12]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#569 Warning
Large setup violation  
There is a large setup violation of -10.570 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod24_fu_820/sum_fu_42_reg[12]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#570 Warning
Large setup violation  
There is a large setup violation of -10.589 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod23_fu_811/sum_fu_42_reg[11]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#571 Warning
Large setup violation  
There is a large setup violation of -10.592 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod15_fu_739/sum_fu_42_reg[12]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#572 Warning
Large setup violation  
There is a large setup violation of -10.596 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod32_fu_892/sum_fu_42_reg[12]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#573 Warning
Large setup violation  
There is a large setup violation of -10.605 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod11_fu_703/sum_16_fu_42_reg[11]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#574 Warning
Large setup violation  
There is a large setup violation of -10.605 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod25_fu_829/sum_fu_42_reg[12]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#575 Warning
Large setup violation  
There is a large setup violation of -10.613 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod19_fu_775/sum_fu_42_reg[11]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#576 Warning
Large setup violation  
There is a large setup violation of -10.614 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod10_fu_694/sum_14_fu_42_reg[13]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#577 Warning
Large setup violation  
There is a large setup violation of -10.615 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod10_fu_694/sum_14_fu_42_reg[11]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#578 Warning
Large setup violation  
There is a large setup violation of -10.615 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod30_fu_874/sum_fu_42_reg[12]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#579 Warning
Large setup violation  
There is a large setup violation of -10.618 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod23_fu_811/sum_fu_42_reg[28]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#580 Warning
Large setup violation  
There is a large setup violation of -10.620 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod5_fu_649/sum_4_fu_42_reg[12]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#581 Warning
Large setup violation  
There is a large setup violation of -10.624 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod14_fu_730/sum_22_fu_42_reg[12]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#582 Warning
Large setup violation  
There is a large setup violation of -10.627 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod10_fu_694/sum_14_fu_42_reg[12]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#583 Warning
Large setup violation  
There is a large setup violation of -10.631 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod34_fu_910/sum_fu_42_reg[12]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#584 Warning
Large setup violation  
There is a large setup violation of -10.638 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod26_fu_838/sum_fu_42_reg[12]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#585 Warning
Large setup violation  
There is a large setup violation of -10.658 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod30_fu_874/sum_fu_42_reg[11]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#586 Warning
Large setup violation  
There is a large setup violation of -10.660 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod23_fu_811/sum_fu_42_reg[12]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#587 Warning
Large setup violation  
There is a large setup violation of -10.668 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod25_fu_829/sum_fu_42_reg[4]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#588 Warning
Large setup violation  
There is a large setup violation of -10.681 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod6_fu_658/sum_fu_42_reg[12]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#589 Warning
Large setup violation  
There is a large setup violation of -10.742 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod19_fu_775/sum_fu_42_reg[12]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#590 Warning
Large setup violation  
There is a large setup violation of -10.742 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod21_fu_793/sum_fu_42_reg[12]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#591 Warning
Large setup violation  
There is a large setup violation of -10.761 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod13_fu_721/sum_20_fu_42_reg[12]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#592 Warning
Large setup violation  
There is a large setup violation of -10.769 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod11_fu_703/sum_16_fu_42_reg[12]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#593 Warning
Large setup violation  
There is a large setup violation of -10.772 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod29_fu_865/sum_fu_42_reg[12]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#594 Warning
Large setup violation  
There is a large setup violation of -10.780 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod4_fu_640/sum_2_fu_42_reg[12]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#595 Warning
Large setup violation  
There is a large setup violation of -10.793 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod28_fu_856/sum_fu_42_reg[12]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#596 Warning
Large setup violation  
There is a large setup violation of -12.216 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din0_buf1_reg[6]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#597 Warning
Large setup violation  
There is a large setup violation of -12.260 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din0_buf1_reg[0]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#598 Warning
Large setup violation  
There is a large setup violation of -12.286 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din0_buf1_reg[10]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#599 Warning
Large setup violation  
There is a large setup violation of -12.289 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din0_buf1_reg[7]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#600 Warning
Large setup violation  
There is a large setup violation of -12.304 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din0_buf1_reg[25]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#601 Warning
Large setup violation  
There is a large setup violation of -12.308 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din0_buf1_reg[4]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#602 Warning
Large setup violation  
There is a large setup violation of -12.370 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din0_buf1_reg[16]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#603 Warning
Large setup violation  
There is a large setup violation of -12.372 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din0_buf1_reg[20]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#604 Warning
Large setup violation  
There is a large setup violation of -12.388 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din0_buf1_reg[19]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#605 Warning
Large setup violation  
There is a large setup violation of -12.390 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din0_buf1_reg[14]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#606 Warning
Large setup violation  
There is a large setup violation of -12.393 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din0_buf1_reg[26]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#607 Warning
Large setup violation  
There is a large setup violation of -12.410 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din0_buf1_reg[29]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#608 Warning
Large setup violation  
There is a large setup violation of -12.430 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din0_buf1_reg[1]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#609 Warning
Large setup violation  
There is a large setup violation of -12.471 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din0_buf1_reg[15]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#610 Warning
Large setup violation  
There is a large setup violation of -12.477 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din0_buf1_reg[23]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#611 Warning
Large setup violation  
There is a large setup violation of -12.504 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din0_buf1_reg[3]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#612 Warning
Large setup violation  
There is a large setup violation of -12.508 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din0_buf1_reg[18]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#613 Warning
Large setup violation  
There is a large setup violation of -12.520 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din0_buf1_reg[2]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#614 Warning
Large setup violation  
There is a large setup violation of -12.536 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din0_buf1_reg[24]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#615 Warning
Large setup violation  
There is a large setup violation of -12.580 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din0_buf1_reg[30]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#616 Warning
Large setup violation  
There is a large setup violation of -12.619 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din0_buf1_reg[8]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#617 Warning
Large setup violation  
There is a large setup violation of -12.633 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din0_buf1_reg[28]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#618 Warning
Large setup violation  
There is a large setup violation of -12.692 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din0_buf1_reg[21]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#619 Warning
Large setup violation  
There is a large setup violation of -12.694 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din0_buf1_reg[17]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#620 Warning
Large setup violation  
There is a large setup violation of -12.725 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din0_buf1_reg[22]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#621 Warning
Large setup violation  
There is a large setup violation of -12.769 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din0_buf1_reg[13]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#622 Warning
Large setup violation  
There is a large setup violation of -12.776 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din0_buf1_reg[5]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#623 Warning
Large setup violation  
There is a large setup violation of -12.792 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din0_buf1_reg[12]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#624 Warning
Large setup violation  
There is a large setup violation of -12.918 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din0_buf1_reg[11]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#625 Warning
Large setup violation  
There is a large setup violation of -12.954 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din0_buf1_reg[9]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#626 Warning
Large setup violation  
There is a large setup violation of -12.974 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din0_buf1_reg[27]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#627 Warning
Large setup violation  
There is a large setup violation of -2.057 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/ap_CS_fsm_reg[62]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fmul_32ns_32ns_32_2_max_dsp_1_U167/din1_buf1_reg[15]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#628 Warning
Large setup violation  
There is a large setup violation of -2.166 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/ap_CS_fsm_reg[62]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fmul_32ns_32ns_32_2_max_dsp_1_U167/din1_buf1_reg[3]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#629 Warning
Large setup violation  
There is a large setup violation of -2.211 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/ap_CS_fsm_reg[62]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fmul_32ns_32ns_32_2_max_dsp_1_U167/din1_buf1_reg[0]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#630 Warning
Large setup violation  
There is a large setup violation of -2.223 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/ap_CS_fsm_reg[62]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fmul_32ns_32ns_32_2_max_dsp_1_U167/din1_buf1_reg[26]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#631 Warning
Large setup violation  
There is a large setup violation of -2.227 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/ap_CS_fsm_reg[46]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fmul_32ns_32ns_32_2_max_dsp_1_U167/din1_buf1_reg[1]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#632 Warning
Large setup violation  
There is a large setup violation of -2.247 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/ap_CS_fsm_reg[62]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fmul_32ns_32ns_32_2_max_dsp_1_U167/din1_buf1_reg[13]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#633 Warning
Large setup violation  
There is a large setup violation of -2.316 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/ap_CS_fsm_reg[39]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[29]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#634 Warning
Large setup violation  
There is a large setup violation of -2.329 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/ap_CS_fsm_reg[62]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fmul_32ns_32ns_32_2_max_dsp_1_U167/din1_buf1_reg[22]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#635 Warning
Large setup violation  
There is a large setup violation of -2.352 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/ap_CS_fsm_reg[62]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fmul_32ns_32ns_32_2_max_dsp_1_U167/din1_buf1_reg[19]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#636 Warning
Large setup violation  
There is a large setup violation of -2.384 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/ap_CS_fsm_reg[45]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[1]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#637 Warning
Large setup violation  
There is a large setup violation of -2.437 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fmul_32ns_32ns_32_2_max_dsp_1_U167/din0_buf1_reg[3]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod29_fu_865/mul_s_reg_185_reg[28]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#638 Warning
Large setup violation  
There is a large setup violation of -2.476 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/ap_CS_fsm_reg[39]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[11]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#639 Warning
Large setup violation  
There is a large setup violation of -2.573 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/ap_CS_fsm_reg[46]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fmul_32ns_32ns_32_2_max_dsp_1_U167/din1_buf1_reg[30]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#640 Warning
Large setup violation  
There is a large setup violation of -2.579 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/ap_CS_fsm_reg[46]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fmul_32ns_32ns_32_2_max_dsp_1_U167/din1_buf1_reg[9]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#641 Warning
Large setup violation  
There is a large setup violation of -2.586 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/ap_CS_fsm_reg[39]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[20]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#642 Warning
Large setup violation  
There is a large setup violation of -2.589 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/ap_CS_fsm_reg[62]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fmul_32ns_32ns_32_2_max_dsp_1_U167/din1_buf1_reg[24]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#643 Warning
Large setup violation  
There is a large setup violation of -2.616 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fmul_32ns_32ns_32_2_max_dsp_1_U167/din0_buf1_reg[3]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod34_fu_910/mul_s_reg_185_reg[26]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#644 Warning
Large setup violation  
There is a large setup violation of -2.622 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fmul_32ns_32ns_32_2_max_dsp_1_U167/din0_buf1_reg[3]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod32_fu_892/mul_s_reg_185_reg[29]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#645 Warning
Large setup violation  
There is a large setup violation of -2.653 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/ap_CS_fsm_reg[39]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[14]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#646 Warning
Large setup violation  
There is a large setup violation of -2.660 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/ap_CS_fsm_reg[39]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[27]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#647 Warning
Large setup violation  
There is a large setup violation of -2.679 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fmul_32ns_32ns_32_2_max_dsp_1_U167/din0_buf1_reg[3]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod21_fu_793/mul_s_reg_185_reg[30]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#648 Warning
Large setup violation  
There is a large setup violation of -2.697 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fmul_32ns_32ns_32_2_max_dsp_1_U167/din0_buf1_reg[3]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod34_fu_910/mul_s_reg_185_reg[12]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#649 Warning
Large setup violation  
There is a large setup violation of -2.733 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fmul_32ns_32ns_32_2_max_dsp_1_U167/din0_buf1_reg[3]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod30_fu_874/mul_s_reg_185_reg[22]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#650 Warning
Large setup violation  
There is a large setup violation of -2.786 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fmul_32ns_32ns_32_2_max_dsp_1_U167/din0_buf1_reg[3]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod30_fu_874/mul_s_reg_185_reg[25]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#651 Warning
Large setup violation  
There is a large setup violation of -2.810 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/ap_CS_fsm_reg[46]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fmul_32ns_32ns_32_2_max_dsp_1_U167/din1_buf1_reg[17]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#652 Warning
Large setup violation  
There is a large setup violation of -2.821 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fmul_32ns_32ns_32_2_max_dsp_1_U167/din0_buf1_reg[3]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod34_fu_910/mul_s_reg_185_reg[24]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#653 Warning
Large setup violation  
There is a large setup violation of -2.835 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fmul_32ns_32ns_32_2_max_dsp_1_U167/din0_buf1_reg[3]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod32_fu_892/mul_s_reg_185_reg[23]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#654 Warning
Large setup violation  
There is a large setup violation of -2.924 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fmul_32ns_32ns_32_2_max_dsp_1_U167/din0_buf1_reg[3]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod34_fu_910/mul_s_reg_185_reg[21]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#655 Warning
Large setup violation  
There is a large setup violation of -2.945 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/ap_CS_fsm_reg[46]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fmul_32ns_32ns_32_2_max_dsp_1_U167/din1_buf1_reg[18]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#656 Warning
Large setup violation  
There is a large setup violation of -2.995 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fmul_32ns_32ns_32_2_max_dsp_1_U167/din0_buf1_reg[3]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod34_fu_910/mul_s_reg_185_reg[19]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#657 Warning
Large setup violation  
There is a large setup violation of -3.002 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fmul_32ns_32ns_32_2_max_dsp_1_U167/din0_buf1_reg[3]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod30_fu_874/mul_s_reg_185_reg[13]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#658 Warning
Large setup violation  
There is a large setup violation of -3.014 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fmul_32ns_32ns_32_2_max_dsp_1_U167/din0_buf1_reg[3]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod30_fu_874/mul_s_reg_185_reg[20]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#659 Warning
Large setup violation  
There is a large setup violation of -3.070 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fmul_32ns_32ns_32_2_max_dsp_1_U167/din0_buf1_reg[3]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod30_fu_874/mul_s_reg_185_reg[7]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#660 Warning
Large setup violation  
There is a large setup violation of -3.074 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fmul_32ns_32ns_32_2_max_dsp_1_U167/din0_buf1_reg[3]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod30_fu_874/mul_s_reg_185_reg[18]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#661 Warning
Large setup violation  
There is a large setup violation of -3.076 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fmul_32ns_32ns_32_2_max_dsp_1_U167/din0_buf1_reg[3]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod32_fu_892/mul_s_reg_185_reg[10]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#662 Warning
Large setup violation  
There is a large setup violation of -3.088 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fmul_32ns_32ns_32_2_max_dsp_1_U167/din0_buf1_reg[3]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod19_fu_775/mul_s_reg_185_reg[8]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#663 Warning
Large setup violation  
There is a large setup violation of -3.092 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fmul_32ns_32ns_32_2_max_dsp_1_U167/din0_buf1_reg[3]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod12_fu_712/mul_9_reg_185_reg[9]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#664 Warning
Large setup violation  
There is a large setup violation of -3.092 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fmul_32ns_32ns_32_2_max_dsp_1_U167/din0_buf1_reg[3]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod15_fu_739/mul_s_reg_185_reg[17]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#665 Warning
Large setup violation  
There is a large setup violation of -3.135 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fmul_32ns_32ns_32_2_max_dsp_1_U167/din0_buf1_reg[3]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod34_fu_910/mul_s_reg_185_reg[0]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#666 Warning
Large setup violation  
There is a large setup violation of -3.144 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fmul_32ns_32ns_32_2_max_dsp_1_U167/din0_buf1_reg[3]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod32_fu_892/mul_s_reg_185_reg[2]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#667 Warning
Large setup violation  
There is a large setup violation of -3.164 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fmul_32ns_32ns_32_2_max_dsp_1_U167/din0_buf1_reg[3]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod12_fu_712/mul_9_reg_185_reg[1]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#668 Warning
Large setup violation  
There is a large setup violation of -3.190 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fmul_32ns_32ns_32_2_max_dsp_1_U167/din0_buf1_reg[3]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod29_fu_865/mul_s_reg_185_reg[6]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#669 Warning
Large setup violation  
There is a large setup violation of -3.199 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fmul_32ns_32ns_32_2_max_dsp_1_U167/din0_buf1_reg[3]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod28_fu_856/mul_s_reg_185_reg[5]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#670 Warning
Large setup violation  
There is a large setup violation of -3.220 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fmul_32ns_32ns_32_2_max_dsp_1_U167/din0_buf1_reg[3]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod30_fu_874/mul_s_reg_185_reg[15]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#671 Warning
Large setup violation  
There is a large setup violation of -3.238 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fmul_32ns_32ns_32_2_max_dsp_1_U167/din0_buf1_reg[3]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod28_fu_856/mul_s_reg_185_reg[16]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#672 Warning
Large setup violation  
There is a large setup violation of -3.332 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fmul_32ns_32ns_32_2_max_dsp_1_U167/din0_buf1_reg[3]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod32_fu_892/mul_s_reg_185_reg[3]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#673 Warning
Large setup violation  
There is a large setup violation of -3.351 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fmul_32ns_32ns_32_2_max_dsp_1_U167/din0_buf1_reg[3]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod30_fu_874/mul_s_reg_185_reg[4]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#674 Warning
Large setup violation  
There is a large setup violation of -3.494 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/ap_CS_fsm_reg[46]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fmul_32ns_32ns_32_2_max_dsp_1_U167/din1_buf1_reg[4]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#675 Warning
Large setup violation  
There is a large setup violation of -4.185 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/ap_CS_fsm_reg[45]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fmul_32ns_32ns_32_2_max_dsp_1_U167/din1_buf1_reg[31]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#676 Warning
Large setup violation  
There is a large setup violation of -4.413 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/ap_CS_fsm_reg[45]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fmul_32ns_32ns_32_2_max_dsp_1_U167/din1_buf1_reg[7]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#677 Warning
Large setup violation  
There is a large setup violation of -4.454 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod16_fu_748/sum_fu_42_reg[31]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#678 Warning
Large setup violation  
There is a large setup violation of -4.458 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod12_fu_712/sum_18_fu_42_reg[31]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#679 Warning
Large setup violation  
There is a large setup violation of -4.486 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/ap_CS_fsm_reg[45]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fmul_32ns_32ns_32_2_max_dsp_1_U167/din1_buf1_reg[25]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#680 Warning
Large setup violation  
There is a large setup violation of -4.597 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod11_fu_703/sum_16_fu_42_reg[31]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#681 Warning
Large setup violation  
There is a large setup violation of -4.614 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod13_fu_721/sum_20_fu_42_reg[31]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#682 Warning
Large setup violation  
There is a large setup violation of -4.646 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod14_fu_730/sum_22_fu_42_reg[31]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#683 Warning
Large setup violation  
There is a large setup violation of -4.647 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod10_fu_694/sum_14_fu_42_reg[31]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#684 Warning
Large setup violation  
There is a large setup violation of -4.652 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod18_fu_766/sum_fu_42_reg[31]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#685 Warning
Large setup violation  
There is a large setup violation of -4.654 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod15_fu_739/sum_fu_42_reg[31]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#686 Warning
Large setup violation  
There is a large setup violation of -4.672 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod23_fu_811/sum_fu_42_reg[31]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#687 Warning
Large setup violation  
There is a large setup violation of -4.687 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod17_fu_757/sum_fu_42_reg[31]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#688 Warning
Large setup violation  
There is a large setup violation of -4.695 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod19_fu_775/sum_fu_42_reg[31]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#689 Warning
Large setup violation  
There is a large setup violation of -4.712 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod5_fu_649/sum_4_fu_42_reg[31]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#690 Warning
Large setup violation  
There is a large setup violation of -4.719 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod4_fu_640/sum_2_fu_42_reg[31]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#691 Warning
Large setup violation  
There is a large setup violation of -4.726 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod32_fu_892/sum_fu_42_reg[31]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#692 Warning
Large setup violation  
There is a large setup violation of -4.733 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod21_fu_793/sum_fu_42_reg[31]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#693 Warning
Large setup violation  
There is a large setup violation of -4.733 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod29_fu_865/sum_fu_42_reg[31]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#694 Warning
Large setup violation  
There is a large setup violation of -4.769 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod28_fu_856/sum_fu_42_reg[31]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#695 Warning
Large setup violation  
There is a large setup violation of -4.815 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod30_fu_874/sum_fu_42_reg[31]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#696 Warning
Large setup violation  
There is a large setup violation of -4.823 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod33_fu_901/sum_fu_42_reg[31]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#697 Warning
Large setup violation  
There is a large setup violation of -4.828 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod22_fu_802/sum_fu_42_reg[31]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#698 Warning
Large setup violation  
There is a large setup violation of -4.833 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod24_fu_820/sum_fu_42_reg[31]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#699 Warning
Large setup violation  
There is a large setup violation of -4.842 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod20_fu_784/sum_fu_42_reg[31]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#700 Warning
Large setup violation  
There is a large setup violation of -4.859 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod34_fu_910/sum_fu_42_reg[31]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#701 Warning
Large setup violation  
There is a large setup violation of -4.876 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod27_fu_847/sum_fu_42_reg[31]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#702 Warning
Large setup violation  
There is a large setup violation of -4.881 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod25_fu_829/sum_fu_42_reg[31]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#703 Warning
Large setup violation  
There is a large setup violation of -4.882 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod31_fu_883/sum_fu_42_reg[31]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#704 Warning
Large setup violation  
There is a large setup violation of -4.899 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod26_fu_838/sum_fu_42_reg[31]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#705 Warning
Large setup violation  
There is a large setup violation of -5.270 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/ap_CS_fsm_reg[45]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fmul_32ns_32ns_32_2_max_dsp_1_U167/din1_buf1_reg[11]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#706 Warning
Large setup violation  
There is a large setup violation of -7.704 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din0_buf1_reg[31]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#707 Warning
Large setup violation  
There is a large setup violation of -8.829 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod16_fu_748/sum_fu_42_reg[10]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#708 Warning
Large setup violation  
There is a large setup violation of -8.935 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod4_fu_640/sum_2_fu_42_reg[25]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#709 Warning
Large setup violation  
There is a large setup violation of -8.982 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod22_fu_802/sum_fu_42_reg[30]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#710 Warning
Large setup violation  
There is a large setup violation of -9.288 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod32_fu_892/sum_fu_42_reg[10]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#711 Warning
Large setup violation  
There is a large setup violation of -9.363 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod5_fu_649/sum_4_fu_42_reg[17]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#712 Warning
Large setup violation  
There is a large setup violation of -9.370 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod32_fu_892/sum_fu_42_reg[6]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#713 Warning
Large setup violation  
There is a large setup violation of -9.406 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod22_fu_802/sum_fu_42_reg[6]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#714 Warning
Large setup violation  
There is a large setup violation of -9.410 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod20_fu_784/sum_fu_42_reg[25]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#715 Warning
Large setup violation  
There is a large setup violation of -9.413 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod20_fu_784/sum_fu_42_reg[6]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#716 Warning
Large setup violation  
There is a large setup violation of -9.421 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod11_fu_703/sum_16_fu_42_reg[10]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#717 Warning
Large setup violation  
There is a large setup violation of -9.449 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod26_fu_838/sum_fu_42_reg[6]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#718 Warning
Large setup violation  
There is a large setup violation of -9.453 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod29_fu_865/sum_fu_42_reg[6]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#719 Warning
Large setup violation  
There is a large setup violation of -9.464 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod26_fu_838/sum_fu_42_reg[10]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#720 Warning
Large setup violation  
There is a large setup violation of -9.475 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod4_fu_640/sum_2_fu_42_reg[30]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#721 Warning
Large setup violation  
There is a large setup violation of -9.502 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod19_fu_775/sum_fu_42_reg[10]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#722 Warning
Large setup violation  
There is a large setup violation of -9.511 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod34_fu_910/sum_fu_42_reg[30]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#723 Warning
Large setup violation  
There is a large setup violation of -9.527 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod21_fu_793/sum_fu_42_reg[25]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#724 Warning
Large setup violation  
There is a large setup violation of -9.534 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod16_fu_748/sum_fu_42_reg[23]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#725 Warning
Large setup violation  
There is a large setup violation of -9.538 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod18_fu_766/sum_fu_42_reg[10]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#726 Warning
Large setup violation  
There is a large setup violation of -9.552 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod16_fu_748/sum_fu_42_reg[25]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#727 Warning
Large setup violation  
There is a large setup violation of -9.553 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod31_fu_883/sum_fu_42_reg[25]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#728 Warning
Large setup violation  
There is a large setup violation of -9.559 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod24_fu_820/sum_fu_42_reg[10]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#729 Warning
Large setup violation  
There is a large setup violation of -9.562 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod16_fu_748/sum_fu_42_reg[6]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#730 Warning
Large setup violation  
There is a large setup violation of -9.563 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod24_fu_820/sum_fu_42_reg[25]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#731 Warning
Large setup violation  
There is a large setup violation of -9.576 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod10_fu_694/sum_14_fu_42_reg[6]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#732 Warning
Large setup violation  
There is a large setup violation of -9.577 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod12_fu_712/sum_18_fu_42_reg[25]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#733 Warning
Large setup violation  
There is a large setup violation of -9.577 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod29_fu_865/sum_fu_42_reg[10]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#734 Warning
Large setup violation  
There is a large setup violation of -9.578 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod14_fu_730/sum_22_fu_42_reg[6]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#735 Warning
Large setup violation  
There is a large setup violation of -9.581 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod17_fu_757/sum_fu_42_reg[6]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#736 Warning
Large setup violation  
There is a large setup violation of -9.581 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod31_fu_883/sum_fu_42_reg[10]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#737 Warning
Large setup violation  
There is a large setup violation of -9.584 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod17_fu_757/sum_fu_42_reg[10]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#738 Warning
Large setup violation  
There is a large setup violation of -9.594 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod13_fu_721/sum_20_fu_42_reg[23]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#739 Warning
Large setup violation  
There is a large setup violation of -9.598 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod23_fu_811/sum_fu_42_reg[6]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#740 Warning
Large setup violation  
There is a large setup violation of -9.609 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod19_fu_775/sum_fu_42_reg[6]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#741 Warning
Large setup violation  
There is a large setup violation of -9.609 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod28_fu_856/sum_fu_42_reg[6]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#742 Warning
Large setup violation  
There is a large setup violation of -9.612 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod13_fu_721/sum_20_fu_42_reg[25]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#743 Warning
Large setup violation  
There is a large setup violation of -9.612 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod30_fu_874/sum_fu_42_reg[6]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#744 Warning
Large setup violation  
There is a large setup violation of -9.613 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod10_fu_694/sum_14_fu_42_reg[10]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#745 Warning
Large setup violation  
There is a large setup violation of -9.614 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod4_fu_640/sum_2_fu_42_reg[26]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#746 Warning
Large setup violation  
There is a large setup violation of -9.617 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod28_fu_856/sum_fu_42_reg[10]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#747 Warning
Large setup violation  
There is a large setup violation of -9.620 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod30_fu_874/sum_fu_42_reg[10]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#748 Warning
Large setup violation  
There is a large setup violation of -9.621 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod5_fu_649/sum_4_fu_42_reg[10]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#749 Warning
Large setup violation  
There is a large setup violation of -9.626 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod15_fu_739/sum_fu_42_reg[1]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#750 Warning
Large setup violation  
There is a large setup violation of -9.628 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod31_fu_883/sum_fu_42_reg[6]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#751 Warning
Large setup violation  
There is a large setup violation of -9.634 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod34_fu_910/sum_fu_42_reg[26]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#752 Warning
Large setup violation  
There is a large setup violation of -9.635 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod26_fu_838/sum_fu_42_reg[24]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#753 Warning
Large setup violation  
There is a large setup violation of -9.635 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod27_fu_847/sum_fu_42_reg[10]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#754 Warning
Large setup violation  
There is a large setup violation of -9.643 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod27_fu_847/sum_fu_42_reg[30]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#755 Warning
Large setup violation  
There is a large setup violation of -9.648 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod17_fu_757/sum_fu_42_reg[25]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#756 Warning
Large setup violation  
There is a large setup violation of -9.650 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod11_fu_703/sum_16_fu_42_reg[3]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#757 Warning
Large setup violation  
There is a large setup violation of -9.653 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod32_fu_892/sum_fu_42_reg[16]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#758 Warning
Large setup violation  
There is a large setup violation of -9.655 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod4_fu_640/sum_2_fu_42_reg[19]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#759 Warning
Large setup violation  
There is a large setup violation of -9.664 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod11_fu_703/sum_16_fu_42_reg[1]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#760 Warning
Large setup violation  
There is a large setup violation of -9.664 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod21_fu_793/sum_fu_42_reg[10]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#761 Warning
Large setup violation  
There is a large setup violation of -9.664 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod24_fu_820/sum_fu_42_reg[6]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#762 Warning
Large setup violation  
There is a large setup violation of -9.666 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod22_fu_802/sum_fu_42_reg[0]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#763 Warning
Large setup violation  
There is a large setup violation of -9.666 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod26_fu_838/sum_fu_42_reg[30]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#764 Warning
Large setup violation  
There is a large setup violation of -9.667 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod17_fu_757/sum_fu_42_reg[23]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#765 Warning
Large setup violation  
There is a large setup violation of -9.673 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod4_fu_640/sum_2_fu_42_reg[24]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#766 Warning
Large setup violation  
There is a large setup violation of -9.676 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod25_fu_829/sum_fu_42_reg[10]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#767 Warning
Large setup violation  
There is a large setup violation of -9.678 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod32_fu_892/sum_fu_42_reg[23]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#768 Warning
Large setup violation  
There is a large setup violation of -9.682 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod4_fu_640/sum_2_fu_42_reg[4]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#769 Warning
Large setup violation  
There is a large setup violation of -9.683 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod26_fu_838/sum_fu_42_reg[23]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#770 Warning
Large setup violation  
There is a large setup violation of -9.684 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod31_fu_883/sum_fu_42_reg[30]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#771 Warning
Large setup violation  
There is a large setup violation of -9.692 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod10_fu_694/sum_14_fu_42_reg[1]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#772 Warning
Large setup violation  
There is a large setup violation of -9.700 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod6_fu_658/sum_fu_42_reg[10]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#773 Warning
Large setup violation  
There is a large setup violation of -9.703 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod5_fu_649/sum_4_fu_42_reg[25]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#774 Warning
Large setup violation  
There is a large setup violation of -9.706 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod26_fu_838/sum_fu_42_reg[15]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#775 Warning
Large setup violation  
There is a large setup violation of -9.707 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod20_fu_784/sum_fu_42_reg[10]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#776 Warning
Large setup violation  
There is a large setup violation of -9.711 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod15_fu_739/sum_fu_42_reg[25]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#777 Warning
Large setup violation  
There is a large setup violation of -9.713 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod4_fu_640/sum_2_fu_42_reg[10]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#778 Warning
Large setup violation  
There is a large setup violation of -9.715 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod30_fu_874/sum_fu_42_reg[25]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#779 Warning
Large setup violation  
There is a large setup violation of -9.717 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod34_fu_910/sum_fu_42_reg[10]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#780 Warning
Large setup violation  
There is a large setup violation of -9.720 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod26_fu_838/sum_fu_42_reg[9]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#781 Warning
Large setup violation  
There is a large setup violation of -9.721 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod30_fu_874/sum_fu_42_reg[4]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#782 Warning
Large setup violation  
There is a large setup violation of -9.725 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod17_fu_757/sum_fu_42_reg[1]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#783 Warning
Large setup violation  
There is a large setup violation of -9.726 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod12_fu_712/sum_18_fu_42_reg[23]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#784 Warning
Large setup violation  
There is a large setup violation of -9.727 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod11_fu_703/sum_16_fu_42_reg[24]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#785 Warning
Large setup violation  
There is a large setup violation of -9.730 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod6_fu_658/sum_fu_42_reg[19]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#786 Warning
Large setup violation  
There is a large setup violation of -9.731 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod14_fu_730/sum_22_fu_42_reg[1]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#787 Warning
Large setup violation  
There is a large setup violation of -9.734 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod34_fu_910/sum_fu_42_reg[6]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#788 Warning
Large setup violation  
There is a large setup violation of -9.734 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod5_fu_649/sum_4_fu_42_reg[26]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#789 Warning
Large setup violation  
There is a large setup violation of -9.735 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod27_fu_847/sum_fu_42_reg[26]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#790 Warning
Large setup violation  
There is a large setup violation of -9.736 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod5_fu_649/sum_4_fu_42_reg[19]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#791 Warning
Large setup violation  
There is a large setup violation of -9.737 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod11_fu_703/sum_16_fu_42_reg[25]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#792 Warning
Large setup violation  
There is a large setup violation of -9.737 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod34_fu_910/sum_fu_42_reg[24]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#793 Warning
Large setup violation  
There is a large setup violation of -9.741 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod25_fu_829/sum_fu_42_reg[26]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#794 Warning
Large setup violation  
There is a large setup violation of -9.742 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod14_fu_730/sum_22_fu_42_reg[23]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#795 Warning
Large setup violation  
There is a large setup violation of -9.746 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod11_fu_703/sum_16_fu_42_reg[26]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#796 Warning
Large setup violation  
There is a large setup violation of -9.748 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod29_fu_865/sum_fu_42_reg[25]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#797 Warning
Large setup violation  
There is a large setup violation of -9.752 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod31_fu_883/sum_fu_42_reg[8]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#798 Warning
Large setup violation  
There is a large setup violation of -9.754 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod12_fu_712/sum_18_fu_42_reg[6]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#799 Warning
Large setup violation  
There is a large setup violation of -9.755 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod31_fu_883/sum_fu_42_reg[23]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#800 Warning
Large setup violation  
There is a large setup violation of -9.756 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod31_fu_883/sum_fu_42_reg[24]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#801 Warning
Large setup violation  
There is a large setup violation of -9.759 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod33_fu_901/sum_fu_42_reg[6]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#802 Warning
Large setup violation  
There is a large setup violation of -9.761 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod18_fu_766/sum_fu_42_reg[25]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#803 Warning
Large setup violation  
There is a large setup violation of -9.762 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod14_fu_730/sum_22_fu_42_reg[25]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#804 Warning
Large setup violation  
There is a large setup violation of -9.762 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod19_fu_775/sum_fu_42_reg[23]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#805 Warning
Large setup violation  
There is a large setup violation of -9.765 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod26_fu_838/sum_fu_42_reg[25]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#806 Warning
Large setup violation  
There is a large setup violation of -9.765 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod29_fu_865/sum_fu_42_reg[23]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#807 Warning
Large setup violation  
There is a large setup violation of -9.769 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod4_fu_640/sum_2_fu_42_reg[23]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#808 Warning
Large setup violation  
There is a large setup violation of -9.770 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod27_fu_847/sum_fu_42_reg[6]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#809 Warning
Large setup violation  
There is a large setup violation of -9.771 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod31_fu_883/sum_fu_42_reg[17]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#810 Warning
Large setup violation  
There is a large setup violation of -9.773 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod20_fu_784/sum_fu_42_reg[23]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#811 Warning
Large setup violation  
There is a large setup violation of -9.774 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod10_fu_694/sum_14_fu_42_reg[5]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#812 Warning
Large setup violation  
There is a large setup violation of -9.776 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod21_fu_793/sum_fu_42_reg[24]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#813 Warning
Large setup violation  
There is a large setup violation of -9.781 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod12_fu_712/sum_18_fu_42_reg[1]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#814 Warning
Large setup violation  
There is a large setup violation of -9.783 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod13_fu_721/sum_20_fu_42_reg[6]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#815 Warning
Large setup violation  
There is a large setup violation of -9.785 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod5_fu_649/sum_4_fu_42_reg[24]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#816 Warning
Large setup violation  
There is a large setup violation of -9.791 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod10_fu_694/sum_14_fu_42_reg[3]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#817 Warning
Large setup violation  
There is a large setup violation of -9.792 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod31_fu_883/sum_fu_42_reg[1]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#818 Warning
Large setup violation  
There is a large setup violation of -9.795 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod18_fu_766/sum_fu_42_reg[23]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#819 Warning
Large setup violation  
There is a large setup violation of -9.799 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod13_fu_721/sum_20_fu_42_reg[1]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#820 Warning
Large setup violation  
There is a large setup violation of -9.799 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod23_fu_811/sum_fu_42_reg[30]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#821 Warning
Large setup violation  
There is a large setup violation of -9.801 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod22_fu_802/sum_fu_42_reg[25]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#822 Warning
Large setup violation  
There is a large setup violation of -9.802 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod10_fu_694/sum_14_fu_42_reg[23]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#823 Warning
Large setup violation  
There is a large setup violation of -9.802 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod26_fu_838/sum_fu_42_reg[14]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#824 Warning
Large setup violation  
There is a large setup violation of -9.804 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod10_fu_694/sum_14_fu_42_reg[24]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#825 Warning
Large setup violation  
There is a large setup violation of -9.804 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod23_fu_811/sum_fu_42_reg[25]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#826 Warning
Large setup violation  
There is a large setup violation of -9.805 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod15_fu_739/sum_fu_42_reg[6]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#827 Warning
Large setup violation  
There is a large setup violation of -9.807 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod25_fu_829/sum_fu_42_reg[6]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#828 Warning
Large setup violation  
There is a large setup violation of -9.809 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod28_fu_856/sum_fu_42_reg[1]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#829 Warning
Large setup violation  
There is a large setup violation of -9.809 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod32_fu_892/sum_fu_42_reg[0]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#830 Warning
Large setup violation  
There is a large setup violation of -9.810 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod18_fu_766/sum_fu_42_reg[7]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#831 Warning
Large setup violation  
There is a large setup violation of -9.810 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod29_fu_865/sum_fu_42_reg[1]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#832 Warning
Large setup violation  
There is a large setup violation of -9.813 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod14_fu_730/sum_22_fu_42_reg[3]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#833 Warning
Large setup violation  
There is a large setup violation of -9.816 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod15_fu_739/sum_fu_42_reg[23]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#834 Warning
Large setup violation  
There is a large setup violation of -9.820 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod25_fu_829/sum_fu_42_reg[30]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#835 Warning
Large setup violation  
There is a large setup violation of -9.820 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod28_fu_856/sum_fu_42_reg[19]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#836 Warning
Large setup violation  
There is a large setup violation of -9.822 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod21_fu_793/sum_fu_42_reg[30]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#837 Warning
Large setup violation  
There is a large setup violation of -9.824 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod4_fu_640/sum_2_fu_42_reg[6]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#838 Warning
Large setup violation  
There is a large setup violation of -9.825 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod27_fu_847/sum_fu_42_reg[1]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#839 Warning
Large setup violation  
There is a large setup violation of -9.828 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod18_fu_766/sum_fu_42_reg[6]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#840 Warning
Large setup violation  
There is a large setup violation of -9.831 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod27_fu_847/sum_fu_42_reg[16]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#841 Warning
Large setup violation  
There is a large setup violation of -9.834 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod12_fu_712/sum_18_fu_42_reg[4]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#842 Warning
Large setup violation  
There is a large setup violation of -9.835 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod14_fu_730/sum_22_fu_42_reg[30]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#843 Warning
Large setup violation  
There is a large setup violation of -9.835 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod20_fu_784/sum_fu_42_reg[1]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#844 Warning
Large setup violation  
There is a large setup violation of -9.835 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod32_fu_892/sum_fu_42_reg[30]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#845 Warning
Large setup violation  
There is a large setup violation of -9.837 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod22_fu_802/sum_fu_42_reg[1]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#846 Warning
Large setup violation  
There is a large setup violation of -9.839 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod22_fu_802/sum_fu_42_reg[10]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#847 Warning
Large setup violation  
There is a large setup violation of -9.841 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod29_fu_865/sum_fu_42_reg[19]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#848 Warning
Large setup violation  
There is a large setup violation of -9.844 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod16_fu_748/sum_fu_42_reg[9]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#849 Warning
Large setup violation  
There is a large setup violation of -9.845 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod16_fu_748/sum_fu_42_reg[1]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#850 Warning
Large setup violation  
There is a large setup violation of -9.845 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod30_fu_874/sum_fu_42_reg[0]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#851 Warning
Large setup violation  
There is a large setup violation of -9.846 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod28_fu_856/sum_fu_42_reg[24]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#852 Warning
Large setup violation  
There is a large setup violation of -9.847 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod11_fu_703/sum_16_fu_42_reg[23]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#853 Warning
Large setup violation  
There is a large setup violation of -9.847 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod20_fu_784/sum_fu_42_reg[9]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#854 Warning
Large setup violation  
There is a large setup violation of -9.847 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod27_fu_847/sum_fu_42_reg[7]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#855 Warning
Large setup violation  
There is a large setup violation of -9.848 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod14_fu_730/sum_22_fu_42_reg[9]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#856 Warning
Large setup violation  
There is a large setup violation of -9.849 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod13_fu_721/sum_20_fu_42_reg[26]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#857 Warning
Large setup violation  
There is a large setup violation of -9.849 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod28_fu_856/sum_fu_42_reg[0]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#858 Warning
Large setup violation  
There is a large setup violation of -9.850 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod32_fu_892/sum_fu_42_reg[24]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#859 Warning
Large setup violation  
There is a large setup violation of -9.853 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod17_fu_757/sum_fu_42_reg[9]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#860 Warning
Large setup violation  
There is a large setup violation of -9.855 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod27_fu_847/sum_fu_42_reg[25]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#861 Warning
Large setup violation  
There is a large setup violation of -9.857 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod23_fu_811/sum_fu_42_reg[23]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#862 Warning
Large setup violation  
There is a large setup violation of -9.858 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod14_fu_730/sum_22_fu_42_reg[26]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#863 Warning
Large setup violation  
There is a large setup violation of -9.859 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod14_fu_730/sum_22_fu_42_reg[10]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#864 Warning
Large setup violation  
There is a large setup violation of -9.861 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod16_fu_748/sum_fu_42_reg[19]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#865 Warning
Large setup violation  
There is a large setup violation of -9.864 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod10_fu_694/sum_14_fu_42_reg[9]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#866 Warning
Large setup violation  
There is a large setup violation of -9.864 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod12_fu_712/sum_18_fu_42_reg[0]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#867 Warning
Large setup violation  
There is a large setup violation of -9.864 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod32_fu_892/sum_fu_42_reg[25]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#868 Warning
Large setup violation  
There is a large setup violation of -9.865 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod13_fu_721/sum_20_fu_42_reg[10]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#869 Warning
Large setup violation  
There is a large setup violation of -9.866 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod28_fu_856/sum_fu_42_reg[23]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#870 Warning
Large setup violation  
There is a large setup violation of -9.868 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod10_fu_694/sum_14_fu_42_reg[26]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#871 Warning
Large setup violation  
There is a large setup violation of -9.868 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod12_fu_712/sum_18_fu_42_reg[2]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#872 Warning
Large setup violation  
There is a large setup violation of -9.875 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod10_fu_694/sum_14_fu_42_reg[19]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#873 Warning
Large setup violation  
There is a large setup violation of -9.875 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod25_fu_829/sum_fu_42_reg[7]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#874 Warning
Large setup violation  
There is a large setup violation of -9.876 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod10_fu_694/sum_14_fu_42_reg[25]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#875 Warning
Large setup violation  
There is a large setup violation of -9.877 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod19_fu_775/sum_fu_42_reg[9]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#876 Warning
Large setup violation  
There is a large setup violation of -9.878 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod28_fu_856/sum_fu_42_reg[25]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#877 Warning
Large setup violation  
There is a large setup violation of -9.879 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod10_fu_694/sum_14_fu_42_reg[17]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#878 Warning
Large setup violation  
There is a large setup violation of -9.880 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod23_fu_811/sum_fu_42_reg[9]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#879 Warning
Large setup violation  
There is a large setup violation of -9.881 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod29_fu_865/sum_fu_42_reg[13]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#880 Warning
Large setup violation  
There is a large setup violation of -9.882 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod22_fu_802/sum_fu_42_reg[24]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#881 Warning
Large setup violation  
There is a large setup violation of -9.883 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod14_fu_730/sum_22_fu_42_reg[24]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#882 Warning
Large setup violation  
There is a large setup violation of -9.884 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod13_fu_721/sum_20_fu_42_reg[30]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#883 Warning
Large setup violation  
There is a large setup violation of -9.884 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod34_fu_910/sum_fu_42_reg[16]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#884 Warning
Large setup violation  
There is a large setup violation of -9.886 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod25_fu_829/sum_fu_42_reg[0]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#885 Warning
Large setup violation  
There is a large setup violation of -9.887 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod17_fu_757/sum_fu_42_reg[26]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#886 Warning
Large setup violation  
There is a large setup violation of -9.888 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod12_fu_712/sum_18_fu_42_reg[9]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#887 Warning
Large setup violation  
There is a large setup violation of -9.888 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod4_fu_640/sum_2_fu_42_reg[7]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#888 Warning
Large setup violation  
There is a large setup violation of -9.889 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod12_fu_712/sum_18_fu_42_reg[24]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#889 Warning
Large setup violation  
There is a large setup violation of -9.890 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod11_fu_703/sum_16_fu_42_reg[19]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#890 Warning
Large setup violation  
There is a large setup violation of -9.890 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod30_fu_874/sum_fu_42_reg[26]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#891 Warning
Large setup violation  
There is a large setup violation of -9.890 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod31_fu_883/sum_fu_42_reg[16]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#892 Warning
Large setup violation  
There is a large setup violation of -9.890 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod4_fu_640/sum_2_fu_42_reg[16]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#893 Warning
Large setup violation  
There is a large setup violation of -9.891 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod24_fu_820/sum_fu_42_reg[1]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#894 Warning
Large setup violation  
There is a large setup violation of -9.891 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod31_fu_883/sum_fu_42_reg[0]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#895 Warning
Large setup violation  
There is a large setup violation of -9.892 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod28_fu_856/sum_fu_42_reg[16]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#896 Warning
Large setup violation  
There is a large setup violation of -9.893 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod30_fu_874/sum_fu_42_reg[24]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#897 Warning
Large setup violation  
There is a large setup violation of -9.894 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod13_fu_721/sum_20_fu_42_reg[19]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#898 Warning
Large setup violation  
There is a large setup violation of -9.896 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod17_fu_757/sum_fu_42_reg[19]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#899 Warning
Large setup violation  
There is a large setup violation of -9.898 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod32_fu_892/sum_fu_42_reg[26]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#900 Warning
Large setup violation  
There is a large setup violation of -9.900 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod27_fu_847/sum_fu_42_reg[23]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#901 Warning
Large setup violation  
There is a large setup violation of -9.900 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod30_fu_874/sum_fu_42_reg[9]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#902 Warning
Large setup violation  
There is a large setup violation of -9.901 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod27_fu_847/sum_fu_42_reg[19]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#903 Warning
Large setup violation  
There is a large setup violation of -9.902 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod18_fu_766/sum_fu_42_reg[16]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#904 Warning
Large setup violation  
There is a large setup violation of -9.904 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod16_fu_748/sum_fu_42_reg[29]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#905 Warning
Large setup violation  
There is a large setup violation of -9.904 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod26_fu_838/sum_fu_42_reg[26]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#906 Warning
Large setup violation  
There is a large setup violation of -9.905 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod32_fu_892/sum_fu_42_reg[4]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#907 Warning
Large setup violation  
There is a large setup violation of -9.907 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod30_fu_874/sum_fu_42_reg[19]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#908 Warning
Large setup violation  
There is a large setup violation of -9.908 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod12_fu_712/sum_18_fu_42_reg[21]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#909 Warning
Large setup violation  
There is a large setup violation of -9.908 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod25_fu_829/sum_fu_42_reg[19]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#910 Warning
Large setup violation  
There is a large setup violation of -9.909 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod21_fu_793/sum_fu_42_reg[26]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#911 Warning
Large setup violation  
There is a large setup violation of -9.909 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod26_fu_838/sum_fu_42_reg[5]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#912 Warning
Large setup violation  
There is a large setup violation of -9.912 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod30_fu_874/sum_fu_42_reg[1]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#913 Warning
Large setup violation  
There is a large setup violation of -9.913 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod22_fu_802/sum_fu_42_reg[26]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#914 Warning
Large setup violation  
There is a large setup violation of -9.913 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod23_fu_811/sum_fu_42_reg[24]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#915 Warning
Large setup violation  
There is a large setup violation of -9.915 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod16_fu_748/sum_fu_42_reg[4]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#916 Warning
Large setup violation  
There is a large setup violation of -9.915 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod24_fu_820/sum_fu_42_reg[9]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#917 Warning
Large setup violation  
There is a large setup violation of -9.915 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod27_fu_847/sum_fu_42_reg[17]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#918 Warning
Large setup violation  
There is a large setup violation of -9.916 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod26_fu_838/sum_fu_42_reg[7]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#919 Warning
Large setup violation  
There is a large setup violation of -9.916 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod4_fu_640/sum_2_fu_42_reg[18]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#920 Warning
Large setup violation  
There is a large setup violation of -9.917 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod17_fu_757/sum_fu_42_reg[16]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#921 Warning
Large setup violation  
There is a large setup violation of -9.923 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod33_fu_901/sum_fu_42_reg[16]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#922 Warning
Large setup violation  
There is a large setup violation of -9.924 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod23_fu_811/sum_fu_42_reg[1]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#923 Warning
Large setup violation  
There is a large setup violation of -9.924 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod5_fu_649/sum_4_fu_42_reg[5]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#924 Warning
Large setup violation  
There is a large setup violation of -9.925 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod18_fu_766/sum_fu_42_reg[19]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#925 Warning
Large setup violation  
There is a large setup violation of -9.926 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod30_fu_874/sum_fu_42_reg[15]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#926 Warning
Large setup violation  
There is a large setup violation of -9.927 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod20_fu_784/sum_fu_42_reg[30]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#927 Warning
Large setup violation  
There is a large setup violation of -9.928 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod22_fu_802/sum_fu_42_reg[9]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#928 Warning
Large setup violation  
There is a large setup violation of -9.928 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod25_fu_829/sum_fu_42_reg[25]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#929 Warning
Large setup violation  
There is a large setup violation of -9.929 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod17_fu_757/sum_fu_42_reg[7]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#930 Warning
Large setup violation  
There is a large setup violation of -9.929 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod34_fu_910/sum_fu_42_reg[25]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#931 Warning
Large setup violation  
There is a large setup violation of -9.930 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod29_fu_865/sum_fu_42_reg[26]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#932 Warning
Large setup violation  
There is a large setup violation of -9.931 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod29_fu_865/sum_fu_42_reg[30]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#933 Warning
Large setup violation  
There is a large setup violation of -9.931 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod32_fu_892/sum_fu_42_reg[29]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#934 Warning
Large setup violation  
There is a large setup violation of -9.934 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod15_fu_739/sum_fu_42_reg[10]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#935 Warning
Large setup violation  
There is a large setup violation of -9.934 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod24_fu_820/sum_fu_42_reg[17]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#936 Warning
Large setup violation  
There is a large setup violation of -9.934 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod34_fu_910/sum_fu_42_reg[5]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#937 Warning
Large setup violation  
There is a large setup violation of -9.935 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod18_fu_766/sum_fu_42_reg[4]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#938 Warning
Large setup violation  
There is a large setup violation of -9.935 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod21_fu_793/sum_fu_42_reg[13]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#939 Warning
Large setup violation  
There is a large setup violation of -9.938 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod5_fu_649/sum_4_fu_42_reg[30]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#940 Warning
Large setup violation  
There is a large setup violation of -9.938 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod5_fu_649/sum_4_fu_42_reg[8]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#941 Warning
Large setup violation  
There is a large setup violation of -9.940 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod34_fu_910/sum_fu_42_reg[1]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#942 Warning
Large setup violation  
There is a large setup violation of -9.941 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod10_fu_694/sum_14_fu_42_reg[4]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#943 Warning
Large setup violation  
There is a large setup violation of -9.942 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod24_fu_820/sum_fu_42_reg[19]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#944 Warning
Large setup violation  
There is a large setup violation of -9.942 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod6_fu_658/sum_fu_42_reg[1]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#945 Warning
Large setup violation  
There is a large setup violation of -9.943 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod16_fu_748/sum_fu_42_reg[17]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#946 Warning
Large setup violation  
There is a large setup violation of -9.947 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod28_fu_856/sum_fu_42_reg[30]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#947 Warning
Large setup violation  
There is a large setup violation of -9.948 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod11_fu_703/sum_16_fu_42_reg[16]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#948 Warning
Large setup violation  
There is a large setup violation of -9.952 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod21_fu_793/sum_fu_42_reg[1]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#949 Warning
Large setup violation  
There is a large setup violation of -9.952 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod30_fu_874/sum_fu_42_reg[20]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#950 Warning
Large setup violation  
There is a large setup violation of -9.952 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod34_fu_910/sum_fu_42_reg[23]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#951 Warning
Large setup violation  
There is a large setup violation of -9.953 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod29_fu_865/sum_fu_42_reg[24]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#952 Warning
Large setup violation  
There is a large setup violation of -9.957 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod22_fu_802/sum_fu_42_reg[17]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#953 Warning
Large setup violation  
There is a large setup violation of -9.959 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod12_fu_712/sum_18_fu_42_reg[26]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#954 Warning
Large setup violation  
There is a large setup violation of -9.959 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod20_fu_784/sum_fu_42_reg[13]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#955 Warning
Large setup violation  
There is a large setup violation of -9.959 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod30_fu_874/sum_fu_42_reg[14]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#956 Warning
Large setup violation  
There is a large setup violation of -9.961 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod24_fu_820/sum_fu_42_reg[26]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#957 Warning
Large setup violation  
There is a large setup violation of -9.962 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod18_fu_766/sum_fu_42_reg[1]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#958 Warning
Large setup violation  
There is a large setup violation of -9.963 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod12_fu_712/sum_18_fu_42_reg[20]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#959 Warning
Large setup violation  
There is a large setup violation of -9.963 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod19_fu_775/sum_fu_42_reg[26]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#960 Warning
Large setup violation  
There is a large setup violation of -9.963 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod22_fu_802/sum_fu_42_reg[4]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#961 Warning
Large setup violation  
There is a large setup violation of -9.964 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod19_fu_775/sum_fu_42_reg[1]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#962 Warning
Large setup violation  
There is a large setup violation of -9.964 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod21_fu_793/sum_fu_42_reg[6]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#963 Warning
Large setup violation  
There is a large setup violation of -9.966 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod28_fu_856/sum_fu_42_reg[26]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#964 Warning
Large setup violation  
There is a large setup violation of -9.967 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod21_fu_793/sum_fu_42_reg[16]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#965 Warning
Large setup violation  
There is a large setup violation of -9.968 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod32_fu_892/sum_fu_42_reg[1]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#966 Warning
Large setup violation  
There is a large setup violation of -9.969 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod17_fu_757/sum_fu_42_reg[21]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#967 Warning
Large setup violation  
There is a large setup violation of -9.969 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod20_fu_784/sum_fu_42_reg[19]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#968 Warning
Large setup violation  
There is a large setup violation of -9.970 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod26_fu_838/sum_fu_42_reg[20]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#969 Warning
Large setup violation  
There is a large setup violation of -9.972 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod4_fu_640/sum_2_fu_42_reg[17]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#970 Warning
Large setup violation  
There is a large setup violation of -9.973 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod11_fu_703/sum_16_fu_42_reg[6]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#971 Warning
Large setup violation  
There is a large setup violation of -9.973 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod32_fu_892/sum_fu_42_reg[17]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#972 Warning
Large setup violation  
There is a large setup violation of -9.973 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod5_fu_649/sum_4_fu_42_reg[6]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#973 Warning
Large setup violation  
There is a large setup violation of -9.974 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod12_fu_712/sum_18_fu_42_reg[30]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#974 Warning
Large setup violation  
There is a large setup violation of -9.974 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod16_fu_748/sum_fu_42_reg[3]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#975 Warning
Large setup violation  
There is a large setup violation of -9.977 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod18_fu_766/sum_fu_42_reg[0]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#976 Warning
Large setup violation  
There is a large setup violation of -9.977 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod29_fu_865/sum_fu_42_reg[7]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#977 Warning
Large setup violation  
There is a large setup violation of -9.977 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod33_fu_901/sum_fu_42_reg[11]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#978 Warning
Large setup violation  
There is a large setup violation of -9.978 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod16_fu_748/sum_fu_42_reg[30]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#979 Warning
Large setup violation  
There is a large setup violation of -9.980 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod17_fu_757/sum_fu_42_reg[17]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#980 Warning
Large setup violation  
There is a large setup violation of -9.981 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod13_fu_721/sum_20_fu_42_reg[2]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#981 Warning
Large setup violation  
There is a large setup violation of -9.981 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod19_fu_775/sum_fu_42_reg[20]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#982 Warning
Large setup violation  
There is a large setup violation of -9.981 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod5_fu_649/sum_4_fu_42_reg[4]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#983 Warning
Large setup violation  
There is a large setup violation of -9.982 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod29_fu_865/sum_fu_42_reg[14]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#984 Warning
Large setup violation  
There is a large setup violation of -9.983 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod17_fu_757/sum_fu_42_reg[29]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#985 Warning
Large setup violation  
There is a large setup violation of -9.986 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod31_fu_883/sum_fu_42_reg[19]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#986 Warning
Large setup violation  
There is a large setup violation of -9.987 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod32_fu_892/sum_fu_42_reg[9]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#987 Warning
Large setup violation  
There is a large setup violation of -9.988 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod15_fu_739/sum_fu_42_reg[19]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#988 Warning
Large setup violation  
There is a large setup violation of -9.988 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod23_fu_811/sum_fu_42_reg[19]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#989 Warning
Large setup violation  
There is a large setup violation of -9.988 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod31_fu_883/sum_fu_42_reg[26]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#990 Warning
Large setup violation  
There is a large setup violation of -9.989 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod23_fu_811/sum_fu_42_reg[10]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#991 Warning
Large setup violation  
There is a large setup violation of -9.990 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod13_fu_721/sum_20_fu_42_reg[9]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#992 Warning
Large setup violation  
There is a large setup violation of -9.991 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod10_fu_694/sum_14_fu_42_reg[16]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#993 Warning
Large setup violation  
There is a large setup violation of -9.991 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod14_fu_730/sum_22_fu_42_reg[20]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#994 Warning
Large setup violation  
There is a large setup violation of -9.994 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod28_fu_856/sum_fu_42_reg[9]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#995 Warning
Large setup violation  
There is a large setup violation of -9.995 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod31_fu_883/sum_fu_42_reg[14]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#996 Warning
Large setup violation  
There is a large setup violation of -9.995 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod33_fu_901/sum_fu_42_reg[30]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#997 Warning
Large setup violation  
There is a large setup violation of -9.998 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod17_fu_757/sum_fu_42_reg[0]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#998 Warning
Large setup violation  
There is a large setup violation of -9.998 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod22_fu_802/sum_fu_42_reg[21]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#999 Warning
Large setup violation  
There is a large setup violation of -9.999 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod11_fu_703/sum_16_fu_42_reg[21]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#1000 Warning
Large setup violation  
There is a large setup violation of -9.999 ns between design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/fadd_32ns_32ns_32_2_full_dsp_1_U166/din1_buf1_reg[24]/C (clocked by clk_fpga_0) and design_1_i/nn_inference_0/inst/grp_hwmm_layer1_fu_714/grp_hwmm_layer1_Pipeline_prod24_fu_820/sum_fu_42_reg[23]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An output delay is missing on led_ctrl1_0 relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An output delay is missing on led_ctrl2_0 relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An output delay is missing on led_ctrl3_0 relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An output delay is missing on led_ctrl4_0 relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-20#1 Warning
Non-clocked latch  
The latch design_1_i/nn_ctrl_0/inst/start_signal_reg cannot be properly analyzed as its control pin design_1_i/nn_ctrl_0/inst/start_signal_reg/G is not reached by a timing clock
Related violations: <none>


