<module name="PRU_ICSSG0_DRAM0_SLV_RAM" acronym="" XML_version="1.0" HW_revision="n/a" description="">
  <register id="ICSSG_RAM_REG_y" acronym="ICSSG_RAM_REG_y" offset="0x0" width="32" description="The RAM memory words provide memory mapped random access data storage. Offset = 0h + (y * 4h); where y = 0h to 7FFh">
    <bitfield id="BYTE3" width="8" begin="31" end="24" resetval="0x0" description="This is the MS byte" range="" rwaccess="RW"/>
    <bitfield id="BYTE2" width="8" begin="23" end="16" resetval="0x0" description="This is the UM byte" range="" rwaccess="RW"/>
    <bitfield id="BYTE1" width="8" begin="15" end="8" resetval="0x0" description="This is the LM byte" range="" rwaccess="RW"/>
    <bitfield id="BYTE0" width="8" begin="7" end="0" resetval="0x0" description="This is the LS byte" range="" rwaccess="RW"/>
  </register>
</module>
