{
  "design": {
    "design_info": {
      "boundary_crc": "0xE43F75D3C6D0DAA2",
      "device": "xc7z020clg484-1",
      "gen_directory": "../../../../ONECHANNEL.gen/sources_1/bd/TEST_PATTERN_TO_AXIS",
      "name": "TEST_PATTERN_TO_AXIS",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2024.2",
      "validated": "true"
    },
    "design_tree": {
      "spi_top_0": "",
      "MSGLEN": "",
      "EN": "",
      "L_CLK_IN_LED_COUNTER": "",
      "FRAME_LED_COUNTER": "",
      "SDO_LED_COUNTER": "",
      "ila_0": "",
      "ila_2": "",
      "clk_wiz": "",
      "LVDS_to_AXIS_0": "",
      "clk_wiz_0": ""
    },
    "ports": {
      "reset": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_HIGH"
          }
        }
      },
      "l_clk_out_p": {
        "direction": "O"
      },
      "l_clk_out_n": {
        "direction": "O"
      },
      "spi_cs_n": {
        "direction": "O"
      },
      "spi_mosi": {
        "direction": "O"
      },
      "spi_clk": {
        "type": "clk",
        "direction": "O",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "TEST_PATTERN_TO_AXIS_spi_top_0_0_spi_clk",
            "value_src": "default_prop"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      },
      "level_shifter_oe": {
        "direction": "O"
      },
      "sdo_p": {
        "direction": "I"
      },
      "sdo_n": {
        "direction": "I"
      },
      "l_clk_in_p": {
        "direction": "I"
      },
      "l_clk_in_n": {
        "direction": "I"
      },
      "frame_p": {
        "direction": "I"
      },
      "frame_n": {
        "direction": "I"
      },
      "LED_OUT_0": {
        "direction": "O",
        "left": "0",
        "right": "0"
      },
      "LED_OUT_1": {
        "direction": "O",
        "left": "0",
        "right": "0"
      },
      "LED_OUT_2": {
        "direction": "O",
        "left": "0",
        "right": "0"
      },
      "DEBUG_OUTPUT_0": {
        "type": "clk",
        "direction": "O",
        "left": "0",
        "right": "0",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "TEST_PATTERN_TO_AXIS_clk",
            "value_src": "default_prop"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "user_prop"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      },
      "DEBUG_OUTPUT_1": {
        "type": "clk",
        "direction": "O",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "/clk_wiz_clk_out1",
            "value_src": "ip_prop"
          },
          "FREQ_HZ": {
            "value": "200000000",
            "value_src": "ip_prop"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "ip_prop"
          }
        }
      },
      "DEBUG_OUTPUT_2": {
        "type": "clk",
        "direction": "O",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "/clk_wiz_clk_out1",
            "value_src": "ip_prop"
          },
          "FREQ_HZ": {
            "value": "50000000",
            "value_src": "ip_prop"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "ip_prop"
          }
        }
      },
      "clk": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "ASSOCIATED_RESET": {
            "value": "reset",
            "value_src": "default"
          },
          "CLK_DOMAIN": {
            "value": "TEST_PATTERN_TO_AXIS_clk",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      }
    },
    "components": {
      "spi_top_0": {
        "vlnv": "xilinx.com:module_ref:spi_top:1.0",
        "ip_revision": "1",
        "xci_name": "TEST_PATTERN_TO_AXIS_spi_top_0_0",
        "xci_path": "ip\\TEST_PATTERN_TO_AXIS_spi_top_0_0\\TEST_PATTERN_TO_AXIS_spi_top_0_0.xci",
        "inst_hier_path": "spi_top_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "spi_top",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "FREQ_HZ": {
                "value": "25000000",
                "value_src": "ip_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "ip_prop"
              },
              "CLK_DOMAIN": {
                "value": "/clk_wiz_0_clk_out1",
                "value_src": "ip_prop"
              }
            }
          },
          "reset": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_HIGH",
                "value_src": "user_prop"
              }
            }
          },
          "cs_n": {
            "direction": "O"
          },
          "spi_mosi": {
            "direction": "O"
          },
          "spi_clk": {
            "type": "clk",
            "direction": "O"
          },
          "level_shifter_oe": {
            "direction": "O"
          }
        }
      },
      "MSGLEN": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "ip_revision": "9",
        "xci_name": "TEST_PATTERN_TO_AXIS_xlconstant_0_0",
        "xci_path": "ip\\TEST_PATTERN_TO_AXIS_xlconstant_0_0\\TEST_PATTERN_TO_AXIS_xlconstant_0_0.xci",
        "inst_hier_path": "MSGLEN",
        "parameters": {
          "CONST_VAL": {
            "value": "44"
          },
          "CONST_WIDTH": {
            "value": "6"
          }
        }
      },
      "EN": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "ip_revision": "9",
        "xci_name": "TEST_PATTERN_TO_AXIS_xlconstant_0_1",
        "xci_path": "ip\\TEST_PATTERN_TO_AXIS_xlconstant_0_1\\TEST_PATTERN_TO_AXIS_xlconstant_0_1.xci",
        "inst_hier_path": "EN"
      },
      "L_CLK_IN_LED_COUNTER": {
        "vlnv": "xilinx.com:module_ref:LED_wrapper:1.0",
        "ip_revision": "1",
        "xci_name": "TEST_PATTERN_TO_AXIS_LED_wrapper_0_0",
        "xci_path": "ip\\TEST_PATTERN_TO_AXIS_LED_wrapper_0_0\\TEST_PATTERN_TO_AXIS_LED_wrapper_0_0.xci",
        "inst_hier_path": "L_CLK_IN_LED_COUNTER",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "LED_wrapper",
          "boundary_crc": "0x0"
        },
        "ports": {
          "CLK": {
            "type": "clk",
            "direction": "I"
          },
          "LED_OUT": {
            "direction": "O",
            "left": "0",
            "right": "0"
          }
        }
      },
      "FRAME_LED_COUNTER": {
        "vlnv": "xilinx.com:module_ref:LED_wrapper:1.0",
        "ip_revision": "1",
        "xci_name": "TEST_PATTERN_TO_AXIS_LED_wrapper_0_1",
        "xci_path": "ip\\TEST_PATTERN_TO_AXIS_LED_wrapper_0_1\\TEST_PATTERN_TO_AXIS_LED_wrapper_0_1.xci",
        "inst_hier_path": "FRAME_LED_COUNTER",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "LED_wrapper",
          "boundary_crc": "0x0"
        },
        "ports": {
          "CLK": {
            "type": "clk",
            "direction": "I"
          },
          "LED_OUT": {
            "direction": "O",
            "left": "0",
            "right": "0"
          }
        }
      },
      "SDO_LED_COUNTER": {
        "vlnv": "xilinx.com:module_ref:LED_wrapper:1.0",
        "ip_revision": "1",
        "xci_name": "TEST_PATTERN_TO_AXIS_LED_wrapper_1_0",
        "xci_path": "ip\\TEST_PATTERN_TO_AXIS_LED_wrapper_1_0\\TEST_PATTERN_TO_AXIS_LED_wrapper_1_0.xci",
        "inst_hier_path": "SDO_LED_COUNTER",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "LED_wrapper",
          "boundary_crc": "0x0"
        },
        "ports": {
          "CLK": {
            "type": "clk",
            "direction": "I"
          },
          "LED_OUT": {
            "direction": "O",
            "left": "0",
            "right": "0"
          }
        }
      },
      "ila_0": {
        "vlnv": "xilinx.com:ip:ila:6.2",
        "ip_revision": "16",
        "xci_name": "TEST_PATTERN_TO_AXIS_ila_0_0",
        "xci_path": "ip\\TEST_PATTERN_TO_AXIS_ila_0_0\\TEST_PATTERN_TO_AXIS_ila_0_0.xci",
        "inst_hier_path": "ila_0",
        "parameters": {
          "C_SLOT_0_AXIS_TDATA_WIDTH": {
            "value": "64"
          },
          "C_SLOT_0_AXIS_TID_WIDTH": {
            "value": "0"
          },
          "C_SLOT_0_AXIS_TUSER_WIDTH": {
            "value": "0"
          },
          "C_SLOT_0_AXI_PROTOCOL": {
            "value": "AXI4S"
          }
        }
      },
      "ila_2": {
        "vlnv": "xilinx.com:ip:ila:6.2",
        "ip_revision": "16",
        "xci_name": "TEST_PATTERN_TO_AXIS_ila_2_0",
        "xci_path": "ip\\TEST_PATTERN_TO_AXIS_ila_2_0\\TEST_PATTERN_TO_AXIS_ila_2_0.xci",
        "inst_hier_path": "ila_2",
        "parameters": {
          "C_MONITOR_TYPE": {
            "value": "Native"
          },
          "C_NUM_OF_PROBES": {
            "value": "4"
          }
        }
      },
      "clk_wiz": {
        "vlnv": "xilinx.com:ip:clk_wiz:6.0",
        "ip_revision": "15",
        "xci_name": "TEST_PATTERN_TO_AXIS_clk_wiz_0",
        "xci_path": "ip\\TEST_PATTERN_TO_AXIS_clk_wiz_0\\TEST_PATTERN_TO_AXIS_clk_wiz_0.xci",
        "inst_hier_path": "clk_wiz",
        "parameters": {
          "CLKOUT1_DRIVES": {
            "value": "BUFG"
          },
          "CLKOUT1_JITTER": {
            "value": "114.829"
          },
          "CLKOUT1_REQUESTED_OUT_FREQ": {
            "value": "200"
          },
          "CLKOUT2_DRIVES": {
            "value": "BUFG"
          },
          "CLKOUT2_JITTER": {
            "value": "151.636"
          },
          "CLKOUT2_PHASE_ERROR": {
            "value": "98.575"
          },
          "CLKOUT2_REQUESTED_OUT_FREQ": {
            "value": "50"
          },
          "CLKOUT2_USED": {
            "value": "true"
          },
          "CLKOUT3_DRIVES": {
            "value": "BUFG"
          },
          "CLKOUT4_DRIVES": {
            "value": "BUFG"
          },
          "CLKOUT5_DRIVES": {
            "value": "BUFG"
          },
          "CLKOUT6_DRIVES": {
            "value": "BUFG"
          },
          "CLKOUT7_DRIVES": {
            "value": "BUFG"
          },
          "CLK_IN1_BOARD_INTERFACE": {
            "value": "Custom"
          },
          "CLK_IN2_BOARD_INTERFACE": {
            "value": "Custom"
          },
          "FEEDBACK_SOURCE": {
            "value": "FDBK_AUTO"
          },
          "MMCM_BANDWIDTH": {
            "value": "OPTIMIZED"
          },
          "MMCM_CLKFBOUT_MULT_F": {
            "value": "10.000"
          },
          "MMCM_CLKOUT0_DIVIDE_F": {
            "value": "5.000"
          },
          "MMCM_CLKOUT1_DIVIDE": {
            "value": "20"
          },
          "MMCM_COMPENSATION": {
            "value": "ZHOLD"
          },
          "NUM_OUT_CLKS": {
            "value": "2"
          },
          "PRIMITIVE": {
            "value": "MMCM"
          },
          "RESET_BOARD_INTERFACE": {
            "value": "Custom"
          },
          "RESET_PORT": {
            "value": "reset"
          },
          "RESET_TYPE": {
            "value": "ACTIVE_HIGH"
          },
          "USE_INCLK_STOPPED": {
            "value": "false"
          },
          "USE_LOCKED": {
            "value": "false"
          }
        }
      },
      "LVDS_to_AXIS_0": {
        "vlnv": "xilinx.com:user:LVDS_to_AXIS:1.5",
        "ip_revision": "2",
        "xci_name": "TEST_PATTERN_TO_AXIS_LVDS_to_AXIS_0_0",
        "xci_path": "ip\\TEST_PATTERN_TO_AXIS_LVDS_to_AXIS_0_0\\TEST_PATTERN_TO_AXIS_LVDS_to_AXIS_0_0.xci",
        "inst_hier_path": "LVDS_to_AXIS_0"
      },
      "clk_wiz_0": {
        "vlnv": "xilinx.com:ip:clk_wiz:6.0",
        "ip_revision": "15",
        "xci_name": "TEST_PATTERN_TO_AXIS_clk_wiz_0_0",
        "xci_path": "ip\\TEST_PATTERN_TO_AXIS_clk_wiz_0_0\\TEST_PATTERN_TO_AXIS_clk_wiz_0_0.xci",
        "inst_hier_path": "clk_wiz_0",
        "parameters": {
          "CLKOUT1_JITTER": {
            "value": "181.828"
          },
          "CLKOUT1_PHASE_ERROR": {
            "value": "104.359"
          },
          "CLKOUT1_REQUESTED_OUT_FREQ": {
            "value": "25"
          },
          "MMCM_CLKFBOUT_MULT_F": {
            "value": "9.125"
          },
          "MMCM_CLKOUT0_DIVIDE_F": {
            "value": "36.500"
          },
          "USE_LOCKED": {
            "value": "false"
          }
        }
      }
    },
    "interface_nets": {
      "LVDS_to_AXIS_0_M_AXIS_0": {
        "interface_ports": [
          "LVDS_to_AXIS_0/M_AXIS_0",
          "ila_0/SLOT_0_AXIS"
        ]
      }
    },
    "nets": {
      "EN_dout": {
        "ports": [
          "EN/dout",
          "LVDS_to_AXIS_0/en"
        ]
      },
      "LED_wrapper_0_LED_OUT": {
        "ports": [
          "L_CLK_IN_LED_COUNTER/LED_OUT",
          "LED_OUT_0"
        ]
      },
      "LED_wrapper_1_LED_OUT": {
        "ports": [
          "FRAME_LED_COUNTER/LED_OUT",
          "LED_OUT_1"
        ]
      },
      "LED_wrapper_2_LED_OUT": {
        "ports": [
          "SDO_LED_COUNTER/LED_OUT",
          "LED_OUT_2"
        ]
      },
      "LVDS_to_AXIS_0_frame_se": {
        "ports": [
          "LVDS_to_AXIS_0/frame_se",
          "FRAME_LED_COUNTER/CLK"
        ]
      },
      "LVDS_to_AXIS_0_l_clk_out_n": {
        "ports": [
          "LVDS_to_AXIS_0/l_clk_out_n",
          "l_clk_out_n"
        ]
      },
      "LVDS_to_AXIS_0_l_clk_out_p": {
        "ports": [
          "LVDS_to_AXIS_0/l_clk_out_p",
          "l_clk_out_p"
        ]
      },
      "LVDS_to_AXIS_0_lclk_se": {
        "ports": [
          "LVDS_to_AXIS_0/lclk_se",
          "L_CLK_IN_LED_COUNTER/CLK"
        ]
      },
      "LVDS_to_AXIS_0_sdo_se": {
        "ports": [
          "LVDS_to_AXIS_0/sdo_se",
          "SDO_LED_COUNTER/CLK"
        ]
      },
      "MSGLEN_dout": {
        "ports": [
          "MSGLEN/dout",
          "LVDS_to_AXIS_0/msglen"
        ]
      },
      "Net": {
        "ports": [
          "clk",
          "ila_0/clk",
          "ila_2/clk",
          "clk_wiz/clk_in1",
          "DEBUG_OUTPUT_0",
          "clk_wiz_0/clk_in1",
          "LVDS_to_AXIS_0/clk"
        ]
      },
      "clk_wiz_0_clk_out1": {
        "ports": [
          "clk_wiz_0/clk_out1",
          "spi_top_0/clk"
        ]
      },
      "clk_wiz_clk_out1": {
        "ports": [
          "clk_wiz/clk_out1",
          "DEBUG_OUTPUT_1"
        ]
      },
      "clk_wiz_clk_out2": {
        "ports": [
          "clk_wiz/clk_out2",
          "DEBUG_OUTPUT_2"
        ]
      },
      "frame_n_1": {
        "ports": [
          "frame_n",
          "LVDS_to_AXIS_0/frame_n"
        ]
      },
      "frame_p_1": {
        "ports": [
          "frame_p",
          "LVDS_to_AXIS_0/frame_p"
        ]
      },
      "l_clk_in_n_1": {
        "ports": [
          "l_clk_in_n",
          "LVDS_to_AXIS_0/l_clk_in_n"
        ]
      },
      "l_clk_in_p_1": {
        "ports": [
          "l_clk_in_p",
          "LVDS_to_AXIS_0/l_clk_in_p"
        ]
      },
      "reset_1": {
        "ports": [
          "reset",
          "spi_top_0/reset",
          "clk_wiz/reset",
          "clk_wiz_0/reset",
          "LVDS_to_AXIS_0/reset"
        ]
      },
      "sdo_n_1": {
        "ports": [
          "sdo_n",
          "LVDS_to_AXIS_0/sdo_n"
        ]
      },
      "sdo_p_1": {
        "ports": [
          "sdo_p",
          "LVDS_to_AXIS_0/sdo_p"
        ]
      },
      "spi_top_0_cs_n": {
        "ports": [
          "spi_top_0/cs_n",
          "spi_cs_n",
          "ila_2/probe0"
        ]
      },
      "spi_top_0_level_shifter_oe": {
        "ports": [
          "spi_top_0/level_shifter_oe",
          "level_shifter_oe",
          "ila_2/probe3"
        ]
      },
      "spi_top_0_spi_clk": {
        "ports": [
          "spi_top_0/spi_clk",
          "spi_clk",
          "ila_2/probe2"
        ]
      },
      "spi_top_0_spi_mosi": {
        "ports": [
          "spi_top_0/spi_mosi",
          "spi_mosi",
          "ila_2/probe1"
        ]
      }
    }
  }
}