Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto 1092c254dcd44b078a4927e0129daf04 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CNT_behav xil_defaultlib.CNT xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [E:/USTC/2nd year-1st sem/Digital circuit Experiment/Ex6/T3/T3.srcs/sources_1/new/text.v:39]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [E:/USTC/2nd year-1st sem/Digital circuit Experiment/Ex6/T3/T3.srcs/sources_1/new/text.v:40]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [E:/USTC/2nd year-1st sem/Digital circuit Experiment/Ex6/T3/T3.srcs/sources_1/new/text.v:41]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [E:/USTC/2nd year-1st sem/Digital circuit Experiment/Ex6/T3/T3.srcs/sources_1/new/text.v:42]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [E:/USTC/2nd year-1st sem/Digital circuit Experiment/Ex6/T3/T3.srcs/sources_1/new/text.v:43]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [E:/USTC/2nd year-1st sem/Digital circuit Experiment/Ex6/T3/T3.srcs/sources_1/new/text.v:44]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [E:/USTC/2nd year-1st sem/Digital circuit Experiment/Ex6/T3/T3.srcs/sources_1/new/text.v:45]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [E:/USTC/2nd year-1st sem/Digital circuit Experiment/Ex6/T3/T3.srcs/sources_1/new/text.v:46]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.CNT
Compiling module xil_defaultlib.glbl
Built simulation snapshot CNT_behav
