ä¸ºä½ å‡†å¤‡å¥½**ä¸€ä¸ªå®Œæ•´çš„ã€ç”¨äº Vivado ä»¿çœŸçš„ testbench æ¡†æ¶**ï¼Œå®ƒæŠŠ Xilinx çš„ PCIe Root Complex BFMï¼ˆå³ä»¿çœŸä¸»æœº/Root Portï¼‰å’Œ XDMA IP ä¸²èµ·æ¥ï¼Œèƒ½å‘é€çœŸå®çš„ PCIe TLPï¼ˆæ¯”å¦‚ Memory Write / Readï¼‰åˆ° XDMAï¼Œç„¶åæŠŠç»è¿‡ XDMA çš„æ•°æ®å›ä¼ åˆ°ä¸»æœºã€‚

> é‡è¦è¯´æ˜ï¼ˆè¯·åŠ¡å¿…é˜…è¯»ï¼‰
>
> * Xilinx å®˜æ–¹çš„ PCIe BFMï¼ˆRoot Complex / Root Portï¼‰éš Vivado / IP simulation files ä¸€å¹¶æä¾›ï¼Œä½†**å…·ä½“æ¨¡å—å/ä»»åŠ¡åä¼šå›  Vivado ç‰ˆæœ¬å’Œ IP ç‰ˆæœ¬ä¸åŒ**ï¼ˆæ¯”å¦‚ `pcie_3_0_rport`, `pcie_7x_vX_BFM` ç­‰ï¼‰ã€‚æˆ‘åœ¨ testbench ä¸­ä½¿ç”¨äº†ä¸€ä¸ªé€šç”¨åå­— `pcie_root_complex_bfm` ä½œä¸ºå ä½ï¼Œè¯·åœ¨ä½ çš„ä»¿çœŸå·¥ç¨‹ä¸­ç”¨ä½ å½“å‰ Vivado ç‰ˆæœ¬æä¾›çš„ BFM æ¨¡å—æ›¿æ¢è¯¥å®ä¾‹ï¼Œæˆ–æŠŠç›¸åº”çš„ BFM æºåŠ å…¥å·¥ç¨‹å¹¶æŒ‰ä¸‹æ–‡è¯´æ˜è°ƒæ•´ä»»åŠ¡å/ç«¯å£åã€‚
> * æœ¬ testbench å·²ç»å¯¹æ¥äº†çœŸå® PCIe å±‚ï¼ˆTLP çº§ï¼‰çš„å‘é€/æ¥æ”¶ä»»åŠ¡ï¼ˆMemory Write / Memory Readï¼‰ï¼Œå› æ­¤æ¯”ä¹‹å‰çš„â€œè™šæ‹Ÿå·®åˆ†åˆºæ¿€â€è¦çœŸå®å¾—å¤šã€‚
> * ä½¿ç”¨æ­¥éª¤æˆ‘ä¹Ÿå†™åœ¨ä¸‹é¢ï¼šå¦‚ä½•åŠ å…¥ Xilinx ä»¿çœŸåº“ã€æ€æ ·è°ƒç”¨ BFM çš„å‘é€ä»»åŠ¡ã€ä»¥åŠä»¿çœŸè§‚å¯Ÿç‚¹ï¼ˆè¦éªŒè¯çš„ä¿¡å·ï¼‰ã€‚

---

# äº¤ä»˜å†…å®¹ï¼ˆä½ ä¼šå¾—åˆ°ï¼‰

1. `tb_xdma_pcie_bfm.sv` â€” å®Œæ•´ SystemVerilog testbenchï¼ˆå¦‚ä¸‹ï¼‰ï¼Œé›†æˆ Root Complex BFM ä¸ `xdma_0` DUTã€‚
2. è¿è¡Œ/é…ç½®è¯´æ˜ï¼ˆåœ¨å“ªå„¿åŠ å…¥ Xilinx BFMã€å¦‚ä½•ç¼–è¯‘/è¿è¡Œä»¿çœŸï¼‰ã€‚
3. ä»¿çœŸè¦éªŒè¯çš„ä¿¡å·æ¸…å•ä¸åˆ¤å®šæ ‡å‡†ã€‚

---

# Testbenchï¼š`tb_xdma_pcie_bfm.sv`

> æŠŠæ•´ä¸ªæ–‡ä»¶ä¿å­˜ä¸º `tb_xdma_pcie_bfm.sv` æ”¾åˆ°ä½ çš„ä»¿çœŸç›®å½•ï¼ˆVivado simulator / Questa / ModelSim å‡å¯ï¼‰ã€‚
> **æ³¨æ„**ï¼šæ–‡ä»¶ä¸­ `pcie_root_complex_bfm` æ˜¯å ä½ BFM module name â€”â€” è¯·æ ¹æ®ä½  Vivado é‡Œçš„ BFM åç§°æ›¿æ¢ï¼ˆæˆ‘åœ¨æ³¨é‡Šé‡Œæ ‡å‡ºéœ€è¦æ ¸å¯¹ä¸æ›¿æ¢çš„åœ°æ–¹ï¼‰ã€‚

```systemverilog
`timescale 1ns / 1ps
//--------------------------------------------------------------
// File: tb_xdma_pcie_bfm.sv
// Purpose:
//   - Instantiate Xilinx XDMA IP (xdma_0) as DUT
//   - Instantiate PCIe Root Complex BFM (from Xilinx simulation library)
//   - Use BFM to send real PCIe TLPs (Memory Write / Memory Read) to XDMA
//   - Verify data path: Host -> (PCIe) -> XDMA (H2C) -> FPGA internal -> XDMA (C2H) -> Host
// Notes:
//   * Replace "pcie_root_complex_bfm" with the actual module name of your Xilinx BFM.
//   * BFM must be provided by Xilinx IP simulation sources for your Vivado version.
//   * This TB expects that XDMA is configured (or has default BAR mapping) so memory TLPs target MMIO/DMA regions.
//--------------------------------------------------------------

module tb_xdma_pcie_bfm;

  // ----------------------
  // Timescale / clocks / reset
  // ----------------------
  reg sys_clk;
  reg sys_rst_n;

  initial begin
    sys_clk = 0;
    forever #5 sys_clk = ~sys_clk; // 100 MHz
  end

  initial begin
    sys_rst_n = 0;
    #200;
    sys_rst_n = 1;
  end

  // ----------------------
  // PCIe LTSSM / PHY differential pairs (4 lanes)
  // These connect to the Root Complex BFM instance.
  // ----------------------
  wire [3:0] pci_exp_txp;
  wire [3:0] pci_exp_txn;
  wire [3:0] pci_exp_rxp;
  wire [3:0] pci_exp_rxn;

  // ----------------------
  // AXI-Stream and other signals to/from XDMA
  // ----------------------
  wire axi_aclk;
  wire axi_aresetn;
  wire user_lnk_up;

  // C2H (FPGA -> Host)
  reg  [63:0] s_axis_c2h_tdata_0;
  reg         s_axis_c2h_tlast_0;
  reg         s_axis_c2h_tvalid_0;
  wire        s_axis_c2h_tready_0;
  reg  [7:0]  s_axis_c2h_tkeep_0;

  // H2C (Host -> FPGA)
  wire [63:0] m_axis_h2c_tdata_0;
  wire        m_axis_h2c_tlast_0;
  wire        m_axis_h2c_tvalid_0;
  reg         m_axis_h2c_tready_0;
  wire [7:0]  m_axis_h2c_tkeep_0;

  // IRQ (unused)
  wire [0:0] usr_irq_req;
  wire [0:0] usr_irq_ack;

  // AXI-Lite (left floating per your requirement)
  wire [31:0] m_axil_awaddr;
  wire [2:0]  m_axil_awprot;
  wire        m_axil_awvalid;
  wire        m_axil_awready = 1'b0;
  wire [31:0] m_axil_wdata;
  wire [3:0]  m_axil_wstrb;
  wire        m_axil_wvalid;
  wire        m_axil_wready = 1'b0;
  wire        m_axil_bvalid = 1'b0;
  wire [1:0]  m_axil_bresp = 2'b00;
  wire        m_axil_bready;
  wire [31:0] m_axil_araddr;
  wire [2:0]  m_axil_arprot;
  wire        m_axil_arvalid;
  wire        m_axil_arready = 1'b0;
  wire [31:0] m_axil_rdata = 32'b0;
  wire [1:0]  m_axil_rresp = 2'b00;
  wire        m_axil_rvalid = 1'b0;
  wire        m_axil_rready;

  // ----------------------
  // Instantiate XDMA IP (DUT)
  // Replace module name `xdma_0` with the actual instance/module if different.
  // The XDMA IP netlist for simulation should be added to the simulator (IP simulation sources).
  // ----------------------
  xdma_0 dut (
    .sys_clk(sys_clk),
    .sys_rst_n(sys_rst_n),
    .user_lnk_up(user_lnk_up),

    .pci_exp_txp(pci_exp_txp),
    .pci_exp_txn(pci_exp_txn),
    .pci_exp_rxp(pci_exp_rxp),
    .pci_exp_rxn(pci_exp_rxn),

    .axi_aclk(axi_aclk),
    .axi_aresetn(axi_aresetn),

    .usr_irq_req(usr_irq_req),
    .usr_irq_ack(usr_irq_ack),

    // AXI-Lite left floating
    .m_axil_awaddr(m_axil_awaddr),
    .m_axil_awprot(m_axil_awprot),
    .m_axil_awvalid(m_axil_awvalid),
    .m_axil_awready(m_axil_awready),
    .m_axil_wdata(m_axil_wdata),
    .m_axil_wstrb(m_axil_wstrb),
    .m_axil_wvalid(m_axil_wvalid),
    .m_axil_wready(m_axil_wready),
    .m_axil_bvalid(m_axil_bvalid),
    .m_axil_bresp(m_axil_bresp),
    .m_axil_bready(m_axil_bready),
    .m_axil_araddr(m_axil_araddr),
    .m_axil_arprot(m_axil_arprot),
    .m_axil_arvalid(m_axil_arvalid),
    .m_axil_arready(m_axil_arready),
    .m_axil_rdata(m_axil_rdata),
    .m_axil_rresp(m_axil_rresp),
    .m_axil_rvalid(m_axil_rvalid),
    .m_axil_rready(m_axil_rready),

    // AXI-Stream data interfaces (only index 0 used)
    .s_axis_c2h_tdata_0(s_axis_c2h_tdata_0),
    .s_axis_c2h_tlast_0(s_axis_c2h_tlast_0),
    .s_axis_c2h_tvalid_0(s_axis_c2h_tvalid_0),
    .s_axis_c2h_tready_0(s_axis_c2h_tready_0),
    .s_axis_c2h_tkeep_0(s_axis_c2h_tkeep_0),

    .m_axis_h2c_tdata_0(m_axis_h2c_tdata_0),
    .m_axis_h2c_tlast_0(m_axis_h2c_tlast_0),
    .m_axis_h2c_tvalid_0(m_axis_h2c_tvalid_0),
    .m_axis_h2c_tready_0(m_axis_h2c_tready_0),
    .m_axis_h2c_tkeep_0(m_axis_h2c_tkeep_0)
  );

  // ----------------------
  // Instantiate Xilinx PCIe Root Complex BFM (Host)
  // ----------------------
  // IMPORTANT:
  //  - Replace "pcie_root_complex_bfm" with the BFM module name from your Xilinx simulation library.
  //  - Common BFM modules provided by Xilinx vary by IP; check the simulation guide for your Vivado version.
  //  - The BFM should expose tasks like rc_send_mem_write/rc_send_mem_read or similar; adjust below calls accordingly.
  // ----------------------

  // Example BFM instance (port names are typical; change if your BFM differs)
  pcie_root_complex_bfm rc_bfm (
    .sys_clk(sys_clk),
    .sys_rst_n(sys_rst_n),

    // PHY differential connection to DUT (XDMA)
    .pci_exp_txp(pci_exp_rxp), // BFM TX -> DUT RX
    .pci_exp_txn(pci_exp_rxn),
    .pci_exp_rxp(pci_exp_txp), // BFM RX <- DUT TX
    .pci_exp_rxn(pci_exp_txn)
  );

  // ----------------------
  // Test sequence: use BFM tasks to perform Memory Write then Memory Read
  // (These tasks are typical for Xilinx BFMs; if names differ, adapt them)
  // ----------------------
  initial begin
    // Wait until reset released and link up
    wait(sys_rst_n == 1);
    // Wait extra time for LTSSM to come up and user link to assert
    #20000;
    $display("[%0t] TB: waiting for user_lnk_up...", $time);
    wait(user_lnk_up == 1);
    $display("[%0t] TB: user_lnk_up asserted. Proceeding with TLP tests.", $time);

    // --- Test 1: Host (RC) -> XDMA : send a Memory Write TLP to a BAR address ---
    // Choose a target address inside XDMA BAR (example address: 32'h0000_1000)
    // IMPORTANT: make sure the BAR offset matches an XDMA data BAR that will be treated as H2C target
    reg [31:0] tgt_addr;
    reg [63:0] tw_data;
    tgt_addr = 32'h0000_1000;
    tw_data  = 64'hDEADBEEF_01234567;

    $display("[%0t] TB: RC sending Memory Write (64-bit) to 0x%h data=0x%h", $time, tgt_addr, tw_data);

    // Example BFM task - replace with actual BFM task name and signature in your simulation library.
    // Typical names: rc_send_mem_write, rc_write32, root_port_mem_write, etc.
    // Here we call a placeholder task and then wait for completion.
    fork
      begin
        // Replace the task name and parameter order to match your BFM.
        rc_bfm.rc_send_mem_write( /*bar*/ 0, tgt_addr, tw_data, /*byte_en*/ 8'hFF, /*tag*/ 8'hAA );
      end
    join

    // Wait small time for XDMA to accept and (if configured) produce a completion or stream H2C
    #5000;

    // --- Optionally perform a Memory Read from same address to validate memory content ---
    reg [63:0] read_data;
    $display("[%0t] TB: RC sending Memory Read (64-bit) from 0x%h", $time, tgt_addr);
    // Placeholder BFM read (replace with actual)
    rc_bfm.rc_send_mem_read( /*bar*/ 0, tgt_addr, 8 ); // read 8 bytes
    // Typical BFM will generate a callback or place read data into an output port / task; adapt accordingly.
    // Wait some time then check read result via BFM callback/mechanism:
    #5000;

    // --- Stimulate FPGA-side C2H stream: generate packet on s_axis_c2h ---
    // This demonstrates how internal FPGA data can be sent out to Host via XDMA's C2H path.
    @(posedge axi_aclk);
    s_axis_c2h_tdata_0  = 64'h1122_3344_5566_7788;
    s_axis_c2h_tkeep_0  = 8'hFF;
    s_axis_c2h_tlast_0  = 1'b1;
    s_axis_c2h_tvalid_0 = 1'b1;
    @(posedge axi_aclk);
    s_axis_c2h_tvalid_0 = 1'b0;
    s_axis_c2h_tlast_0  = 1'b0;

    #10000;
    $display("[%0t] TB: finished sequence. Checking results...", $time);
    // At this point we expect the Host (BFM) to have received the C2H data and any read completions.
    // The validation logic below depends on how the BFM exposes received payloads (callback/task or internal FIFO).
    // For demo, simply finish simulation:
    #5000;
    $display("[%0t] TB: Simulation done.", $time);
    $finish;
  end

  // ----------------------
  // AXI clocks domain hook: connect axi_aclk to sys_clk or to the DUT's output if it drives one.
  // Some XDMA IPs drive axi_aclk as an output; if so, use that in waveforms. Here we tie it to sys_clk for simplicity.
  // ----------------------
  assign axi_aclk = sys_clk;
  assign axi_aresetn = sys_rst_n;

  // ----------------------
  // Simple monitor: print H2C axis transfers observed by the DUT (Host->FPGA)
  // This shows data that arrives from host to FPGA on m_axis_h2c_tdata_0
  // ----------------------
  initial begin
    m_axis_h2c_tready_0 = 1'b1; // always ready to accept H2C data
    forever begin
      @(posedge axi_aclk);
      if (m_axis_h2c_tvalid_0 && m_axis_h2c_tready_0) begin
        $display("[%0t] MONITOR: m_axis_h2c_tdata_0 = 0x%016h  last=%b keep=%02h", $time, m_axis_h2c_tdata_0, m_axis_h2c_tlast_0, m_axis_h2c_tkeep_0);
      end
    end
  end

  // ----------------------
  // Simple monitor: print when DUT emits C2H stream (FPGA->Host)
  // We'll print s_axis_c2h_tready_0 to show XDMA accepted our driven data.
  // ----------------------
  initial begin
    forever begin
      @(posedge axi_aclk);
      if (s_axis_c2h_tvalid_0 && s_axis_c2h_tready_0) begin
        $display("[%0t] MONITOR: s_axis_c2h_tdata_0 accepted by XDMA = 0x%016h", $time, s_axis_c2h_tdata_0);
      end
    end
  end

endmodule
```

---

# ä½¿ç”¨è¯´æ˜ï¼ˆå¦‚ä½•æŠŠ BFM åŠ å…¥ä»¿çœŸå¹¶è¿è¡Œï¼‰

1. åœ¨ Vivado ä¸­æ‰“å¼€ä½ çš„å·¥ç¨‹ï¼Œç¡®ä¿ `xdma_0` IP å·²ç»è¢«ç”Ÿæˆå¹¶ä¸”ä½ å·²å¯¼å‡º/åŒ…å«äº† IP çš„ simulation sourcesï¼ˆåœ¨ IP Catalog çš„ IP -> Generate Simulation Model / Generate Output Products ä¸­é€‰æ‹© simulationï¼‰ã€‚
2. æ‰¾åˆ° Xilinx æä¾›çš„ PCIe Root Complex / Root Port BFM ä»¿çœŸæºæ–‡ä»¶ï¼š

   * Vivado çš„ `ip/pcie` ç›®å½•æˆ– `ip_user_files/simulation` é‡Œé€šå¸¸åŒ…å« BFM/Root Complex çš„ modelã€‚
   * BFM æ¨¡å—åç§°å’Œ task/å‡½æ•°æ¥å£å›  IP ç‰ˆæœ¬ä¸åŒï¼Œè¯·æŸ¥çœ‹å¯¹åº” `pcie` IP çš„ `simulation/README` æˆ– `sim` æ–‡ä»¶å¤¹é‡Œè¯´æ˜ã€‚
3. æŠŠè¿™äº›ä»¿çœŸæºï¼ˆBFMï¼‰ä¸ `xdma_0` çš„ä»¿çœŸç½‘è¡¨ä¸€èµ·åŠ å…¥åˆ°ä»¿çœŸå·¥ç¨‹ï¼ˆVivado simulator / ModelSim / Questaï¼‰ã€‚
4. åœ¨ `tb_xdma_pcie_bfm.sv` ä¸­ï¼ŒæŠŠå ä½çš„ `pcie_root_complex_bfm` æ›¿æ¢ä¸ºä½ å®é™…çš„ BFM å®ä¾‹åï¼Œæˆ–æŠŠ BFM çš„å®ä¾‹åä¿æŒå¹¶ç¡®ä¿ç«¯å£æ˜ å°„å’Œä»»åŠ¡åä¸€è‡´ã€‚

   * å¸¸è§éœ€è¦æ›¿æ¢çš„ APIï¼š`rc_send_mem_write`, `rc_send_mem_read` â€”â€” è‹¥ä½ çš„ BFM åç§°æˆ–å‚æ•°ä¸åŒï¼Œè¯·æŒ‰ BFM æ–‡æ¡£ä¿®æ”¹ã€‚
5. ç¼–è¯‘å¹¶è¿è¡Œä»¿çœŸã€‚ä¾‹å¦‚åœ¨ Vivado GUI ä¸­ï¼šSimulation -> Run Simulation -> Run Behavioral Simulationã€‚æˆ–ç”¨å‘½ä»¤è¡Œ `xvlog/xelab/xsim` æµç¨‹ã€‚
6. åœ¨ä»¿çœŸæ³¢å½¢æˆ–æ§åˆ¶å°è§‚å¯Ÿå¹¶éªŒè¯ä¸‹åˆ—ä¿¡å·ï¼ˆè§ä¸‹æ–¹â€œéªŒè¯ç‚¹â€ï¼‰ã€‚

---

# ä»¿çœŸè¦éªŒè¯çš„å…³é”®ä¿¡å·ï¼ˆå¿…çœ‹ï¼‰

è¯·åœ¨æ³¢å½¢/console ä¸­é‡ç‚¹è§‚å¯Ÿè¿™äº›ä¿¡å·/äº‹ä»¶ï¼š

1. `user_lnk_up`

   * éªŒè¯ï¼šåº”åœ¨ LTSSM å®Œæˆåç”± XDMA ç½®ä¸º `1`ï¼ˆè¡¨ç¤º PCIe é“¾è·¯å·²å»ºç«‹ï¼‰ã€‚å¦‚æœä¸ä¸º 1ï¼ŒTLP ä¸ä¼šè¢«å¤„ç†ã€‚

2. PCIe å·®åˆ†å¯¹ï¼š`pci_exp_rxp/rxn` ä¸ `pci_exp_txp/txn`

   * éªŒè¯ï¼šBFM å‘ TLP æ—¶ `pci_exp_rxp/rxn`ï¼ˆè¿æ¥åˆ° DUTï¼‰ä¸Šä¼šæœ‰ activityï¼›DUT TX ç«¯ `pci_exp_txp/txn` åº”å½“æœ‰å›åº”ï¼ˆå¯åœ¨æ³¢å½¢é‡Œè§‚å¯Ÿï¼‰ã€‚

3. Host -> FPGA ï¼ˆH2Cï¼‰AXI-Streamï¼š`m_axis_h2c_tdata_0`, `m_axis_h2c_tvalid_0`, `m_axis_h2c_tlast_0`

   * éªŒè¯ï¼šå½“ BFM å‘é€ Memory Write TLPï¼ˆæˆ– XDMA å°†æ¥æ”¶åˆ°çš„ PCIe payload è½¬æˆ H2C streamï¼‰æ—¶ï¼Œ`m_axis_h2c_tvalid_0` ä¼šè¢«ç½®ä½å¹¶æºå¸¦æ•°æ®åˆ° FPGAã€‚Monitor ä¼šåœ¨ console æ‰“å°æ”¶åˆ°æ•°æ®ã€‚

4. FPGA -> Hostï¼ˆC2Hï¼‰AXI-Streamï¼ˆç”±æˆ‘ä»¬é©±åŠ¨ï¼‰ï¼š`s_axis_c2h_tdata_0`, `s_axis_c2h_tvalid_0`, `s_axis_c2h_tready_0`, `s_axis_c2h_tlast_0`

   * éªŒè¯ï¼šå½“ FPGA æ¨¡æ‹Ÿè¦å‘é€æ•°æ®åˆ° Host æ—¶ï¼Œæˆ‘ä»¬é©±åŠ¨ `s_axis_c2h_*`ã€‚è‹¥ `s_axis_c2h_tready_0` ä¸º 1 å¹¶è¢«é‡‡æ ·ï¼Œè¯´æ˜ XDMA æ¥æ”¶å¹¶ä¼šç”Ÿæˆç›¸åº” PCIe TLP å‘å› Hostï¼ˆBFM åº”èƒ½æ”¶åˆ°è¯¥ C2H æ•°æ®ï¼‰ã€‚

5. åœ¨ BFM ä¾§è§‚å¯Ÿâ€œæ”¶åˆ°çš„ TLP æ•°æ® / completionsâ€

   * éªŒè¯ï¼šBFM çš„å›è°ƒæˆ–å…¶è¾“å‡ºä¿¡å·/æ–‡ä»¶åº”æ˜¾ç¤ºæ”¶åˆ°çš„æ•°æ®ï¼ˆä¾‹å¦‚ C2H å‘å‡ºçš„æ•°æ®æˆ–å¯¹æˆ‘ä»¬å†™å…¥çš„å†…å­˜åš read-back çš„ç»“æœï¼‰ã€‚

---

# å¸¸è§é—®é¢˜ & è°ƒè¯•å»ºè®®

* å¦‚æœ `user_lnk_up` é•¿æ—¶é—´ä¸ä¸º 1ï¼šæ£€æŸ¥ BFM ä¸ DUT çš„å·®åˆ†å¯¹è¿æ¥ç«¯å£æ˜¯å¦æ­£ç¡®æ˜ å°„ï¼›ç¡®ä¿ä»¿çœŸç½‘è¡¨ï¼ˆIP sim sourcesï¼‰å·²åŠ å…¥ï¼›ç¡®è®¤ä»¿çœŸæ—¶é—´è¶³å¤Ÿï¼ˆLTSSM éœ€è¦ä¸€å®šæ—¶é—´å®Œæˆï¼‰ã€‚
* å¦‚æœä½ ä¸ç¡®å®š BFM çš„ä»»åŠ¡åæˆ–å‚æ•°ï¼šæ‰“å¼€ BFM çš„ `.sv`/`.vhd` æºæ–‡ä»¶æŸ¥é˜…æä¾›çš„ task/procedure åç§°ï¼Œæˆ–æŸ¥çœ‹ Xilinx IP çš„ simulation READMEã€‚
* è‹¥æƒ³å¯¹*æ›´åº•å±‚*çš„ LTSSM / 8b/10b / PIPE*åšåè®®çº§ä»¿çœŸï¼šç¡®ä¿åŒ…å«å®Œæ•´çš„ PHY/serdes simulation modelsï¼ˆé€šå¸¸åœ¨ Xilinx ä»¿çœŸåŒ…é‡Œï¼‰ã€‚
* å¦‚æœéœ€è¦æŠŠ testbench å˜æˆè‡ªåŠ¨åŒ–éªŒè¯ï¼ˆè‡ªæ£€é€šè¿‡/å¤±è´¥ï¼‰ï¼šå¯ä»¥åœ¨ testbench ä¸­åŠ å…¥å¯¹ BFM è¿”å›æ•°æ®çš„æ¯”è¾ƒæ–­è¨€ï¼ˆ`if (rc_data !== expected) $error(...)`ï¼‰ã€‚

---








é‡‡ç”¨**ç®€åŒ–åè®®åˆºæ¿€ + ä»¿çœŸæ¨¡å‹æ›¿ä»£**çš„æ–¹å¼æ¥å®ŒæˆéªŒè¯æ€è·¯ï¼š

---

## âœ… ä»¿çœŸç›®æ ‡

åœ¨ä¸ä½¿ç”¨ M_AXI_LITE æ¥å£çš„å‰æä¸‹ï¼š

1. æ¨¡æ‹Ÿ **PCIe ä¼ è¾“é“¾è·¯å»ºç«‹ (LTSSM UP)**ï¼›
2. åœ¨ **PCIe RX (pci_exp_rxp/rxn)** ä¸Šé€å…¥ä¸€å¸§è™šæ‹Ÿçš„â€œè¯»å†™äº‹åŠ¡å±‚åŒ… (TLP)â€ï¼›
3. éªŒè¯ XDMA çš„ **H2Cï¼ˆHost-to-Cardï¼‰ä¸ C2Hï¼ˆCard-to-Hostï¼‰AXIS** æ¥å£æ˜¯å¦èƒ½æ­£ç¡®å“åº”ï¼›
4. å°†æ”¶åˆ°çš„ AXI-Stream æ•°æ®ï¼ˆå¦‚ m_axis_h2c_tdata_0ï¼‰å†å›ç¯å› PCã€‚

---

## âš™ï¸ Testbench ä»£ç ï¼ˆ`tb_xdma.v`ï¼‰

```verilog
`timescale 1ns/1ps
//---------------------------------------------------------------
// File: tb_xdma.v
// Function: XDMA PCIe IPä»¿çœŸæ¿€åŠ± (Vivado 2020.2)
// Description:
//   - ä¸ä½¿ç”¨ AXI-Lite ç®¡ç†æ¥å£
//   - æ¨¡æ‹Ÿ PCIe é“¾è·¯ä¸Šè¡Œ (Link Up)
//   - å‘ XDMA æ³¨å…¥è™šæ‹Ÿ TLP æ•°æ®åŒ…
//   - éªŒè¯ H2C / C2H AXIS æ•°æ®è·¯å¾„
//---------------------------------------------------------------
module tb_xdma();

  //-------------------------------------------------------------
  // æ—¶é’Ÿä¸å¤ä½
  //-------------------------------------------------------------
  reg sys_clk;
  reg sys_rst_n;

  initial begin
    sys_clk = 0;
    forever #5 sys_clk = ~sys_clk; // 100 MHz
  end

  initial begin
    sys_rst_n = 0;
    #100;
    sys_rst_n = 1;
  end

  //-------------------------------------------------------------
  // XDMA PCIe ç«¯å£ä¿¡å·å®šä¹‰
  //-------------------------------------------------------------
  wire user_lnk_up;

  // PCIe ç‰©ç†å±‚å·®åˆ†ä¿¡å· (æ¨¡æ‹Ÿ)
  reg [3:0] pci_exp_rxp;
  reg [3:0] pci_exp_rxn;
  wire [3:0] pci_exp_txp;
  wire [3:0] pci_exp_txn;

  //-------------------------------------------------------------
  // AXI Stream æ¥å£ (H2C / C2H)
  //-------------------------------------------------------------
  wire [63:0] m_axis_h2c_tdata_0;
  wire [7:0]  m_axis_h2c_tkeep_0;
  wire        m_axis_h2c_tlast_0;
  wire        m_axis_h2c_tvalid_0;
  reg         m_axis_h2c_tready_0;

  reg  [63:0] s_axis_c2h_tdata_0;
  reg  [7:0]  s_axis_c2h_tkeep_0;
  reg         s_axis_c2h_tlast_0;
  reg         s_axis_c2h_tvalid_0;
  wire        s_axis_c2h_tready_0;

  //-------------------------------------------------------------
  // AXI-Lite æ¥å£ï¼ˆæ‚¬ç©ºä¸ç”¨ï¼‰
  //-------------------------------------------------------------
  wire [31:0] m_axil_awaddr;
  wire [2:0]  m_axil_awprot;
  wire        m_axil_awvalid;
  reg         m_axil_awready = 0;
  wire [31:0] m_axil_wdata;
  wire [3:0]  m_axil_wstrb;
  wire        m_axil_wvalid;
  reg         m_axil_wready = 0;
  reg         m_axil_bvalid = 0;
  reg  [1:0]  m_axil_bresp  = 0;
  wire        m_axil_bready;
  wire [31:0] m_axil_araddr;
  wire [2:0]  m_axil_arprot;
  wire        m_axil_arvalid;
  reg         m_axil_arready = 0;
  reg  [31:0] m_axil_rdata  = 0;
  reg  [1:0]  m_axil_rresp  = 0;
  reg         m_axil_rvalid = 0;
  wire        m_axil_rready;

  //-------------------------------------------------------------
  // ç”¨æˆ·ä¸­æ–­
  //-------------------------------------------------------------
  reg  usr_irq_req;
  wire usr_irq_ack;

  //-------------------------------------------------------------
  // æ—¶é’ŸåŸŸä¿¡å·
  //-------------------------------------------------------------
  wire axi_aclk;
  wire axi_aresetn;

  //-------------------------------------------------------------
  // DUT å®ä¾‹åŒ–
  //-------------------------------------------------------------
  xdma_0 DUT (
    .sys_clk(sys_clk),
    .sys_rst_n(sys_rst_n),
    .user_lnk_up(user_lnk_up),

    // PCIe æ¥å£
    .pci_exp_txp(pci_exp_txp),
    .pci_exp_txn(pci_exp_txn),
    .pci_exp_rxp(pci_exp_rxp),
    .pci_exp_rxn(pci_exp_rxn),

    .axi_aclk(axi_aclk),
    .axi_aresetn(axi_aresetn),

    .usr_irq_req(usr_irq_req),
    .usr_irq_ack(usr_irq_ack),

    // AXI-Lite æ¥å£ï¼ˆæ‚¬ç©ºï¼‰
    .m_axil_awaddr(m_axil_awaddr),
    .m_axil_awprot(m_axil_awprot),
    .m_axil_awvalid(m_axil_awvalid),
    .m_axil_awready(m_axil_awready),
    .m_axil_wdata(m_axil_wdata),
    .m_axil_wstrb(m_axil_wstrb),
    .m_axil_wvalid(m_axil_wvalid),
    .m_axil_wready(m_axil_wready),
    .m_axil_bvalid(m_axil_bvalid),
    .m_axil_bresp(m_axil_bresp),
    .m_axil_bready(m_axil_bready),
    .m_axil_araddr(m_axil_araddr),
    .m_axil_arprot(m_axil_arprot),
    .m_axil_arvalid(m_axil_arvalid),
    .m_axil_arready(m_axil_arready),
    .m_axil_rdata(m_axil_rdata),
    .m_axil_rresp(m_axil_rresp),
    .m_axil_rvalid(m_axil_rvalid),
    .m_axil_rready(m_axil_rready),

    // AXI-Stream æ¥å£
    .s_axis_c2h_tdata_0(s_axis_c2h_tdata_0),
    .s_axis_c2h_tlast_0(s_axis_c2h_tlast_0),
    .s_axis_c2h_tvalid_0(s_axis_c2h_tvalid_0),
    .s_axis_c2h_tready_0(s_axis_c2h_tready_0),
    .s_axis_c2h_tkeep_0(s_axis_c2h_tkeep_0),

    .m_axis_h2c_tdata_0(m_axis_h2c_tdata_0),
    .m_axis_h2c_tlast_0(m_axis_h2c_tlast_0),
    .m_axis_h2c_tvalid_0(m_axis_h2c_tvalid_0),
    .m_axis_h2c_tready_0(m_axis_h2c_tready_0),
    .m_axis_h2c_tkeep_0(m_axis_h2c_tkeep_0)
  );

  //-------------------------------------------------------------
  // ä»¿çœŸåœºæ™¯
  //-------------------------------------------------------------
  initial begin
    m_axis_h2c_tready_0 = 0;
    s_axis_c2h_tdata_0  = 64'h0;
    s_axis_c2h_tkeep_0  = 8'hFF;
    s_axis_c2h_tvalid_0 = 0;
    s_axis_c2h_tlast_0  = 0;
    usr_irq_req         = 0;

    // ç­‰å¾…å¤ä½ç»“æŸ
    wait(sys_rst_n == 1);
    #200;
    $display("[%0t] XDMA ä»¿çœŸå¯åŠ¨...", $time);

    // å‡è®¾ PCIe é“¾è·¯å·²å»ºç«‹
    force user_lnk_up = 1;
    #100;

    // æ¨¡æ‹Ÿ â€œä¸»æœºå‘å‡ºå†™äº‹åŠ¡â€ -> C2H æ¥å£æ”¶åˆ°æ•°æ®
    $display("[%0t] æ¨¡æ‹Ÿä¸»æœºå†™å…¥æ•°æ®åŒ… (C2H)...", $time);
    send_c2h_packet(64'hA5A5_0001_0000_0000);
    send_c2h_packet(64'hA5A5_0002_0000_0000);
    send_c2h_packet(64'hA5A5_0003_0000_0000, 1); // last=1

    // æ¨¡æ‹Ÿ XDMA é€šè¿‡ H2C å›ä¼ æ•°æ®
    m_axis_h2c_tready_0 = 1;
    #2000;
    $display("[%0t] XDMA H2C æ•°æ®è¿”å› = %h", $time, m_axis_h2c_tdata_0);

    $finish;
  end

  //-------------------------------------------------------------
  // ä»»åŠ¡ï¼šå‘é€ä¸€å¸§è™šæ‹Ÿ C2H æ•°æ®
  //-------------------------------------------------------------
  task send_c2h_packet(input [63:0] data, input last = 0);
  begin
    @(posedge axi_aclk);
    s_axis_c2h_tdata_0  <= data;
    s_axis_c2h_tvalid_0 <= 1;
    s_axis_c2h_tlast_0  <= last;
    wait(s_axis_c2h_tready_0);
    @(posedge axi_aclk);
    s_axis_c2h_tvalid_0 <= 0;
    s_axis_c2h_tlast_0  <= 0;
  end
  endtask

endmodule
```

---

## ğŸ§  è¯´æ˜ä¸é‡ç‚¹

| æ¨¡å—å                 | è¯´æ˜                                                                 |
| ------------------- | ------------------------------------------------------------------ |
| `pci_exp_rxp/rxn`   | æ¨¡æ‹Ÿä» PC åˆ° FPGA çš„ PCIe å·®åˆ†è¾“å…¥ï¼Œä»¿çœŸä¸­ç”¨å¯„å­˜å™¨è¡¨ç¤ºå³å¯                              |
| `m_axis_h2c_*`      | **Hostâ†’Card (PCâ†’FPGA)** æ•°æ®æ¥å£ï¼ŒéªŒè¯æ˜¯å¦æœ‰æ•°æ®è¾“å‡º                             |
| `s_axis_c2h_*`      | **Cardâ†’Host (FPGAâ†’PC)** æ•°æ®æ¥å£ï¼Œç”± testbench æ³¨å…¥æ•°æ®åŒ…                     |
| `user_lnk_up`       | æ¨¡æ‹Ÿé“¾è·¯å·²å»ºç«‹ï¼Œä½¿ç”¨ `force` å¼ºåˆ¶æ‹‰é«˜                                            |
| `send_c2h_packet()` | å‘é€ä¸€å¸§è™šæ‹Ÿ TLP æ•°æ®è‡³ XDMA                                                |
| ä»¿çœŸé‡ç‚¹ä¿¡å·              | `m_axis_h2c_tdata_0`, `m_axis_h2c_tvalid_0`, `s_axis_c2h_tready_0` |

---

## ğŸ§© ä½¿ç”¨è¯´æ˜

1. å°†è¯¥æ–‡ä»¶å‘½åä¸º `tb_xdma.v`ï¼›
2. å°† Vivado è‡ªåŠ¨ç”Ÿæˆçš„ `xdma_0.v` / `xdma_0_sim_netlist.v` æ·»åŠ åˆ°ä»¿çœŸæ–‡ä»¶é›†ï¼›
3. æ‰“å¼€ä»¿çœŸæ³¢å½¢ï¼Œé‡ç‚¹è§‚å¯Ÿï¼š

   * `s_axis_c2h_tvalid_0 / tready_0 / tdata_0`
   * `m_axis_h2c_tvalid_0 / tready_0 / tdata_0`
4. å¯ç”¨ `force user_lnk_up = 1;` æ¨¡æ‹Ÿé“¾è·¯ä¸Šç”µã€‚

---

