# vsim -lib work -c tester3 
# Start time: 21:22:05 on Dec 08,2016
# Loading sv_std.std
# Loading work.tester3
# Loading work.DataPath
# Loading work.enabledRegister
# Loading work.mux4to1B32
# Loading work.mux4to1B4
# Loading work.mux4to1B1
# Loading work.adder
# Loading work.instructionMemory
# Loading work.Control
# Loading work.registerFile
# Loading work.mux8to1B32
# Loading work.mux2to1B5
# Loading work.ALU
# Loading work.dataMemory
# register 0 00000000 
# register 1 00000000 
# register 2 00000000 
# register 3 00000000 
# register 3 00000000000000000000000000000000 
# register 7 hex 00000000 
# register 7 dec          0 
# register 7 bin 00000000000000000000000000000000 
# PC Address : 00000000
# PC D: 00000004 
# Instruction : 8c010008
# Reg write enable 1
# Reg 0 write signal 0
# Reg 1 write signal 1
# Reg 2 write signal 0
# Reg 3 write signal 0
# Reg 7 write signal 0
# ALUSrc 1
# ALU Result 00000000000000000000000000001000
# add signal 1
# mux PC out 00000000000000000000000000000100
# pc plux 4 00000000000000000000000000000100
# pc jump 00000000000001000000000000100000
# pc jump reg 00000000000000000000000000000000
# final out 00000000000000000000000000001000
#  - 
# register 0 00000000 
# register 1 0000000f 
# register 2 00000000 
# register 3 00000000 
# register 3 00000000000000000000000000000000 
# register 7 hex 00000000 
# register 7 dec          0 
# register 7 bin 00000000000000000000000000000000 
# PC Address : 00000004
# PC D: 00000008 
# Instruction : ac010010
# Reg write enable 0
# Reg 0 write signal 0
# Reg 1 write signal 0
# Reg 2 write signal 0
# Reg 3 write signal 0
# Reg 7 write signal 0
# ALUSrc 1
# ALU Result 00000000000000000000000000010000
# add signal 1
# mux PC out 00000000000000000000000000001000
# pc plux 4 00000000000000000000000000001000
# pc jump 00000000000001000000000001000000
# pc jump reg 00000000000000000000000000000000
# final out 00000000000000000000000000010000
#  - 
# Writing address         16 with         15
# theStuff 3         99
# theStuff 4         99
# register 0 00000000 
# register 1 0000000f 
# register 2 00000000 
# register 3 00000000 
# register 3 00000000000000000000000000000000 
# register 7 hex 00000000 
# register 7 dec          0 
# register 7 bin 00000000000000000000000000000000 
# PC Address : 00000008
# PC D: 0000000c 
# Instruction : 8c200001
# Reg write enable 1
# Reg 0 write signal 1
# Reg 1 write signal 0
# Reg 2 write signal 0
# Reg 3 write signal 0
# Reg 7 write signal 0
# ALUSrc 1
# ALU Result 00000000000000000000000000010000
# add signal 1
# mux PC out 00000000000000000000000000001100
# pc plux 4 00000000000000000000000000001100
# pc jump 00000000100000000000000000000100
# pc jump reg 00000000000000000000000000001111
# final out 00000000000000000000000000010000
#  - 
# register 0 0000000f 
# register 1 0000000f 
# register 2 00000000 
# register 3 00000000 
# register 3 00000000000000000000000000000000 
# register 7 hex 00000000 
# register 7 dec          0 
# register 7 bin 00000000000000000000000000000000 
# PC Address : 0000000c
# PC D: 00000010 
# Instruction : 8c200005
# Reg write enable 1
# Reg 0 write signal 1
# Reg 1 write signal 0
# Reg 2 write signal 0
# Reg 3 write signal 0
# Reg 7 write signal 0
# ALUSrc 1
# ALU Result 00000000000000000000000000010100
# add signal 1
# mux PC out 00000000000000000000000000010000
# pc plux 4 00000000000000000000000000010000
# pc jump 00000000100000000000000000010100
# pc jump reg 00000000000000000000000000001111
# final out 00000000000000000000000000010100
#  - 
# register 0 00000000 
# register 1 0000000f 
# register 2 00000000 
# register 3 00000000 
# register 3 00000000000000000000000000000000 
# register 7 hex 00000000 
# register 7 dec          0 
# register 7 bin 00000000000000000000000000000000 
# PC Address : 00000010
# PC D: 00000014 
# Instruction : 8c010000
# Reg write enable 1
# Reg 0 write signal 0
# Reg 1 write signal 1
# Reg 2 write signal 0
# Reg 3 write signal 0
# Reg 7 write signal 0
# ALUSrc 1
# ALU Result 00000000000000000000000000000000
# add signal 1
# mux PC out 00000000000000000000000000010100
# pc plux 4 00000000000000000000000000010100
# pc jump 00000000000001000000000000000000
# pc jump reg 00000000000000000000000000000000
# final out 00000000000000000000000000000000
#  - 
# register 0 00000000 
# register 1 0000000c 
# register 2 00000000 
# register 3 00000000 
# register 3 00000000000000000000000000000000 
# register 7 hex 00000000 
# register 7 dec          0 
# register 7 bin 00000000000000000000000000000000 
# PC Address : 00000014
# PC D: 00000018 
# Instruction : 8c020004
# Reg write enable 1
# Reg 0 write signal 0
# Reg 1 write signal 0
# Reg 2 write signal 1
# Reg 3 write signal 0
# Reg 7 write signal 0
# ALUSrc 1
# ALU Result 00000000000000000000000000000100
# add signal 1
# mux PC out 00000000000000000000000000011000
# pc plux 4 00000000000000000000000000011000
# pc jump 00000000000010000000000000010000
# pc jump reg 00000000000000000000000000000000
# final out 00000000000000000000000000000100
#  - 
# register 0 00000000 
# register 1 0000000c 
# register 2 0000000a 
# register 3 00000000 
# register 3 00000000000000000000000000000000 
# register 7 hex 00000000 
# register 7 dec          0 
# register 7 bin 00000000000000000000000000000000 
# PC Address : 00000018
# PC D: 0000001c 
# Instruction : 80221800
# Reg write enable 1
# Reg 0 write signal 0
# Reg 1 write signal 0
# Reg 2 write signal 0
# Reg 3 write signal 1
# Reg 7 write signal 0
# ALUSrc 0
# ALU Result 00000000000000000000000000010110
# add signal 1
# mux PC out 00000000000000000000000000011100
# pc plux 4 00000000000000000000000000011100
# pc jump 00000000100010000110000000000000
# pc jump reg 00000000000000000000000000001100
# final out 00000000000000000000000000010110
#  - 
# register 0 00000000 
# register 1 0000000c 
# register 2 0000000a 
# register 3 00000016 
# register 3 00000000000000000000000000010110 
# register 7 hex 00000000 
# register 7 dec          0 
# register 7 bin 00000000000000000000000000000000 
# PC Address : 0000001c
# PC D: 00000020 
# Instruction : 98221800
# Reg write enable 1
# Reg 0 write signal 0
# Reg 1 write signal 0
# Reg 2 write signal 0
# Reg 3 write signal 1
# Reg 7 write signal 0
# ALUSrc 0
# ALU Result 11111111111111111111111111110001
# add signal 0
# mux PC out 00000000000000000000000000100000
# pc plux 4 00000000000000000000000000100000
# pc jump 00000000100010000110000000000000
# pc jump reg 00000000000000000000000000001100
# final out 11111111111111111111111111110001
#  - 
# register 0 00000000 
# register 1 0000000c 
# register 2 0000000a 
# register 3 fffffff1 
# register 3 11111111111111111111111111110001 
# register 7 hex 00000000 
# register 7 dec          0 
# register 7 bin 00000000000000000000000000000000 
# PC Address : 00000020
# PC D: 00000024 
# Instruction : 384300fc
# Reg write enable 1
# Reg 0 write signal 0
# Reg 1 write signal 0
# Reg 2 write signal 0
# Reg 3 write signal 1
# Reg 7 write signal 0
# ALUSrc 1
# ALU Result 11111111111111111111111100000001
# add signal 0
# mux PC out 00000000000000000000000000100100
# pc plux 4 00000000000000000000000000100100
# pc jump 00000001000011000000001111110000
# pc jump reg 00000000000000000000000000001010
# final out 11111111111111111111111100000001
#  - 
# register 0 00000000 
# register 1 0000000c 
# register 2 0000000a 
# register 3 ffffff01 
# register 3 11111111111111111111111100000001 
# register 7 hex 00000000 
# register 7 dec          0 
# register 7 bin 00000000000000000000000000000000 
# PC Address : 00000024
# PC D: 00000028 
# Instruction : 00221880
# Reg write enable 1
# Reg 0 write signal 0
# Reg 1 write signal 0
# Reg 2 write signal 0
# Reg 3 write signal 1
# Reg 7 write signal 0
# ALUSrc 0
# ALU Result 00000000000000000000000010100000
# add signal 0
# mux PC out 00000000000000000000000000101000
# pc plux 4 00000000000000000000000000101000
# pc jump 00000000100010000110001000000000
# pc jump reg 00000000000000000000000000001100
# final out 00000000000000000000000010100000
#  - 
# register 0 00000000 
# register 1 0000000c 
# register 2 0000000a 
# register 3 000000a0 
# register 3 00000000000000000000000010100000 
# register 7 hex 00000000 
# register 7 dec          0 
# register 7 bin 00000000000000000000000000000000 
# PC Address : 00000028
# PC D: 0000002c 
# Instruction : 08221880
# Reg write enable 1
# Reg 0 write signal 0
# Reg 1 write signal 0
# Reg 2 write signal 0
# Reg 3 write signal 1
# Reg 7 write signal 0
# ALUSrc 0
# ALU Result 10100000000000000000000000000000
# add signal 0
# mux PC out 00000000000000000000000000101100
# pc plux 4 00000000000000000000000000101100
# pc jump 00000000100010000110001000000000
# pc jump reg 00000000000000000000000000001100
# final out 10100000000000000000000000000000
#  - 
# register 0 00000000 
# register 1 0000000c 
# register 2 0000000a 
# register 3 a0000000 
# register 3 10100000000000000000000000000000 
# register 7 hex 00000000 
# register 7 dec          0 
# register 7 bin 00000000000000000000000000000000 
# PC Address : 0000002c
# PC D: 00000030 
# Instruction : 10211800
# Reg write enable 1
# Reg 0 write signal 0
# Reg 1 write signal 0
# Reg 2 write signal 0
# Reg 3 write signal 1
# Reg 7 write signal 0
# ALUSrc 0
# ALU Result 11111111111111111111111111110011
# add signal 0
# mux PC out 00000000000000000000000000110000
# pc plux 4 00000000000000000000000000110000
# pc jump 00000000100001000110000000000000
# pc jump reg 00000000000000000000000000001100
# final out 11111111111111111111111111110011
#  - 
# register 0 00000000 
# register 1 0000000c 
# register 2 0000000a 
# register 3 fffffff3 
# register 3 11111111111111111111111111110011 
# register 7 hex 00000000 
# register 7 dec          0 
# register 7 bin 00000000000000000000000000000000 
# PC Address : 00000030
# PC D: 00000048 
# Instruction : 0c000012
# Reg write enable 1
# Reg 0 write signal 0
# Reg 1 write signal 0
# Reg 2 write signal 0
# Reg 3 write signal 0
# Reg 7 write signal 1
# ALUSrc 0
# ALU Result 00000000000000000000000000000000
# add signal 0
# mux PC out 00000000000000000000000001001000
# pc plux 4 00000000000000000000000000110100
# pc jump 00000000000000000000000001001000
# pc jump reg 00000000000000000000000000000000
# final out 00000000000000000000000000000000
#  - 
# register 0 00000000 
# register 1 0000000c 
# register 2 0000000a 
# register 3 fffffff3 
# register 3 11111111111111111111111111110011 
# register 7 hex 00000034 
# register 7 dec         52 
# register 7 bin 00000000000000000000000000110100 
# PC Address : 00000048
# PC D: 00000034 
# Instruction : 20e00000
# Reg write enable 0
# Reg 0 write signal 0
# Reg 1 write signal 0
# Reg 2 write signal 0
# Reg 3 write signal 0
# Reg 7 write signal 0
# ALUSrc 0
# ALU Result 00000000000000000000000000000000
# add signal 0
# mux PC out 00000000000000000000000000110100
# pc plux 4 00000000000000000000000001001100
# pc jump 00000011100000000000000000000000
# pc jump reg 00000000000000000000000000110100
# final out 00000000000000000000000000000000
#  - 
# register 0 00000000 
# register 1 0000000c 
# register 2 0000000a 
# register 3 fffffff3 
# register 3 11111111111111111111111111110011 
# register 7 hex 00000034 
# register 7 dec         52 
# register 7 bin 00000000000000000000000000110100 
# PC Address : 00000034
# PC D: 00000038 
# Instruction : 8c000010
# Reg write enable 1
# Reg 0 write signal 1
# Reg 1 write signal 0
# Reg 2 write signal 0
# Reg 3 write signal 0
# Reg 7 write signal 0
# ALUSrc 1
# ALU Result 00000000000000000000000000010000
# add signal 1
# mux PC out 00000000000000000000000000111000
# pc plux 4 00000000000000000000000000111000
# pc jump 00000000000000000000000001000000
# pc jump reg 00000000000000000000000000000000
# final out 00000000000000000000000000010000
#  - 
# register 0 0000000f 
# register 1 0000000c 
# register 2 0000000a 
# register 3 fffffff3 
# register 3 11111111111111111111111111110011 
# register 7 hex 00000034 
# register 7 dec         52 
# register 7 bin 00000000000000000000000000110100 
# PC Address : 00000038
# PC D: 0000003c 
# Instruction : 80221800
# Reg write enable 1
# Reg 0 write signal 0
# Reg 1 write signal 0
# Reg 2 write signal 0
# Reg 3 write signal 1
# Reg 7 write signal 0
# ALUSrc 0
# ALU Result 00000000000000000000000000010110
# add signal 1
# mux PC out 00000000000000000000000000111100
# pc plux 4 00000000000000000000000000111100
# pc jump 00000000100010000110000000000000
# pc jump reg 00000000000000000000000000001100
# final out 00000000000000000000000000010110
#  - 
# register 0 0000000f 
# register 1 0000000c 
# register 2 0000000a 
# register 3 00000016 
# register 3 00000000000000000000000000010110 
# register 7 hex 00000034 
# register 7 dec         52 
# register 7 bin 00000000000000000000000000110100 
# PC Address : 0000003c
# PC D: 00000040 
# Instruction : 80221800
# Reg write enable 1
# Reg 0 write signal 0
# Reg 1 write signal 0
# Reg 2 write signal 0
# Reg 3 write signal 1
# Reg 7 write signal 0
# ALUSrc 0
# ALU Result 00000000000000000000000000010110
# add signal 1
# mux PC out 00000000000000000000000001000000
# pc plux 4 00000000000000000000000001000000
# pc jump 00000000100010000110000000000000
# pc jump reg 00000000000000000000000000001100
# final out 00000000000000000000000000010110
#  - 
# register 0 0000000f 
# register 1 0000000c 
# register 2 0000000a 
# register 3 00000016 
# register 3 00000000000000000000000000010110 
# register 7 hex 00000034 
# register 7 dec         52 
# register 7 bin 00000000000000000000000000110100 
# PC Address : 00000040
# PC D: 00000044 
# Instruction : fc201800
# Reg write enable 0
# Reg 0 write signal 0
# Reg 1 write signal 0
# Reg 2 write signal 0
# Reg 3 write signal 0
# Reg 7 write signal 0
# ALUSrc 0
# ALU Result 00000000000000000000000000000000
# add signal 0
# mux PC out 00000000000000000000000001000100
# pc plux 4 00000000000000000000000001000100
# pc jump 00000000100000000110000000000000
# pc jump reg 00000000000000000000000000001100
# final out 00000000000000000000000000000000
#  - 
# register 0 0000000f 
# register 1 0000000c 
# register 2 0000000a 
# register 3 00000016 
# register 3 00000000000000000000000000010110 
# register 7 hex 00000034 
# register 7 dec         52 
# register 7 bin 00000000000000000000000000110100 
# PC Address : 00000044
# PC D: 00000048 
# Instruction : fc201800
# Reg write enable 0
# Reg 0 write signal 0
# Reg 1 write signal 0
# Reg 2 write signal 0
# Reg 3 write signal 0
# Reg 7 write signal 0
# ALUSrc 0
# ALU Result 00000000000000000000000000000000
# add signal 0
# mux PC out 00000000000000000000000001001000
# pc plux 4 00000000000000000000000001001000
# pc jump 00000000100000000110000000000000
# pc jump reg 00000000000000000000000000001100
# final out 00000000000000000000000000000000
#  - 
# register 0 0000000f 
# register 1 0000000c 
# register 2 0000000a 
# register 3 00000016 
# register 3 00000000000000000000000000010110 
# register 7 hex 00000034 
# register 7 dec         52 
# register 7 bin 00000000000000000000000000110100 
# PC Address : 00000048
# PC D: 00000034 
# Instruction : 20e00000
# Reg write enable 0
# Reg 0 write signal 0
# Reg 1 write signal 0
# Reg 2 write signal 0
# Reg 3 write signal 0
# Reg 7 write signal 0
# ALUSrc 0
# ALU Result 00000000000000000000000000000000
# add signal 0
# mux PC out 00000000000000000000000000110100
# pc plux 4 00000000000000000000000001001100
# pc jump 00000011100000000000000000000000
# pc jump reg 00000000000000000000000000110100
# final out 00000000000000000000000000000000
#  - 
# register 0 0000000f 
# register 1 0000000c 
# register 2 0000000a 
# register 3 00000016 
# register 3 00000000000000000000000000010110 
# register 7 hex 00000034 
# register 7 dec         52 
# register 7 bin 00000000000000000000000000110100 
# PC Address : 00000034
# PC D: 00000038 
# Instruction : 8c000010
# Reg write enable 1
# Reg 0 write signal 1
# Reg 1 write signal 0
# Reg 2 write signal 0
# Reg 3 write signal 0
# Reg 7 write signal 0
# ALUSrc 1
# ALU Result 00000000000000000000000000011111
# add signal 1
# mux PC out 00000000000000000000000000111000
# pc plux 4 00000000000000000000000000111000
# pc jump 00000000000000000000000001000000
# pc jump reg 00000000000000000000000000001111
# final out 00000000000000000000000000011111
#  - 
# Simulation ending after          20 clock cycles 
# ** Note: $stop    : tester3.sv(58)
#    Time: 800 ns  Iteration: 1  Instance: /tester3
# Break in Module tester3 at tester3.sv line 58
# Stopped at tester3.sv line 58
# End time: 21:22:12 on Dec 08,2016, Elapsed time: 0:00:07
# Errors: 0, Warnings: 0
