<?xml version="1.0" encoding="utf-8" standalone="yes" ?>
<rss version="2.0" xmlns:atom="http://www.w3.org/2005/Atom">
  <channel>
    <title>&#34;technology mapping&#34; | Genetic Logic Lab</title>
    <link>/tag/technology-mapping/</link>
      <atom:link href="/tag/technology-mapping/index.xml" rel="self" type="application/rss+xml" />
    <description>&#34;technology mapping&#34;</description>
    <generator>Source Themes Academic (https://sourcethemes.com/academic/)</generator><language>en-us</language><lastBuildDate>Thu, 01 Mar 2007 00:00:00 +0000</lastBuildDate>
    <image>
      <url>/images/icon_hu98f8dd200ffb525419093529eb1e5d7e_937188_512x512_fill_lanczos_center_2.png</url>
      <title>&#34;technology mapping&#34;</title>
      <link>/tag/technology-mapping/</link>
    </image>
    
    <item>
      <title>Efficient Verification of Hazard-Freedom in Gate-Level Timed Asynchronous Circuits</title>
      <link>/publication/efficient-verification-hazard-freedom-nelson-2007/</link>
      <pubDate>Thu, 01 Mar 2007 00:00:00 +0000</pubDate>
      <guid>/publication/efficient-verification-hazard-freedom-nelson-2007/</guid>
      <description></description>
    </item>
    
    <item>
      <title>Average-Case Optimized Technology Mapping of One-Hot Domino Circuits</title>
      <link>/publication/averagecase-optimized-technology-wei-chunchou-1998/</link>
      <pubDate>Sun, 01 Mar 1998 00:00:00 +0000</pubDate>
      <guid>/publication/averagecase-optimized-technology-wei-chunchou-1998/</guid>
      <description></description>
    </item>
    
  </channel>
</rss>
