// ==============================================================
// Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
// Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// ==============================================================
#ifndef __nn_inference_hwmm_layer1_Pipeline_prod18_layer1_weights_15_H__
#define __nn_inference_hwmm_layer1_Pipeline_prod18_layer1_weights_15_H__


#include <systemc>
using namespace sc_core;
using namespace sc_dt;




#include <iostream>
#include <fstream>

struct nn_inference_hwmm_layer1_Pipeline_prod18_layer1_weights_15_ram : public sc_core::sc_module {

  static const unsigned DataWidth = 32;
  static const unsigned AddressRange = 100;
  static const unsigned AddressWidth = 7;

//latency = 1
//input_reg = 1
//output_reg = 0
sc_core::sc_in <sc_lv<AddressWidth> > address0;
sc_core::sc_in <sc_logic> ce0;
sc_core::sc_out <sc_lv<DataWidth> > q0;
sc_core::sc_in<sc_logic> reset;
sc_core::sc_in<bool> clk;


sc_lv<DataWidth> ram[AddressRange];


   SC_CTOR(nn_inference_hwmm_layer1_Pipeline_prod18_layer1_weights_15_ram) {
        ram[0] = "0b00111110100011010110010110010110";
        ram[1] = "0b00111111010011101010011000011110";
        ram[2] = "0b00111111110000001101100101111001";
        ram[3] = "0b10111111100010101110000111010100";
        ram[4] = "0b10111111101011010101111010001100";
        ram[5] = "0b10111111101001111011100000010000";
        ram[6] = "0b00111111000011111011111000101110";
        ram[7] = "0b10111100000000010110010000101100";
        ram[8] = "0b00111110011000010000011001011101";
        ram[9] = "0b00111111001001101101001000111110";
        ram[10] = "0b10111110110001011101011100101101";
        ram[11] = "0b00111111001101111100111011100100";
        ram[12] = "0b10111110010101111000111011111100";
        ram[13] = "0b10111111000001110011011001000011";
        ram[14] = "0b10111111000111000110000000011001";
        ram[15] = "0b10111110001110111110100101101011";
        ram[16] = "0b00111100111011001000001101000100";
        ram[17] = "0b10111110101010011100000100110101";
        ram[18] = "0b00111111110001001111100001010110";
        ram[19] = "0b01000000000010010101010110001001";
        ram[20] = "0b10111110110001101000000100101100";
        ram[21] = "0b00111111000011100101110111001110";
        ram[22] = "0b10111100100100100111110000011011";
        ram[23] = "0b00111101100100100101001000001000";
        ram[24] = "0b10111110000001111000011110110000";
        ram[25] = "0b10111111001011000001101001110000";
        ram[26] = "0b10111110100110010000011000100010";
        ram[27] = "0b00111110010001100110110010010011";
        ram[28] = "0b00111110100011110011110011001110";
        ram[29] = "0b10111110111101000100110000001101";
        ram[30] = "0b00111111101110011010110011101111";
        ram[31] = "0b00111110110011000001011000010101";
        ram[32] = "0b00111110000011111010000100110000";
        ram[33] = "0b00111110000010110001100101001010";
        ram[34] = "0b00111111001010001101100011001110";
        ram[35] = "0b10111101010011110111100101111110";
        ram[36] = "0b00111110001011000000010101101001";
        ram[37] = "0b00111101111100011001100100000010";
        ram[38] = "0b00111100111100011110011001000010";
        ram[39] = "0b10111100110110100100100110010010";
        ram[40] = "0b00111111011010110100100011100011";
        ram[41] = "0b00111110101000100110100001011100";
        ram[42] = "0b00111111001111010110000111000000";
        ram[43] = "0b00111110011001110011001101101010";
        ram[44] = "0b10111111010101010011010010010011";
        ram[45] = "0b10111110111001011101000101111011";
        ram[46] = "0b10111100111011100000010011011011";
        ram[47] = "0b00111100011100111011010010111011";
        ram[48] = "0b10111110101110001011101010011110";
        ram[49] = "0b00111101000011100100111000001011";
        ram[50] = "0b00111111100101100111100000000111";
        ram[51] = "0b10111111110100010010100010111010";
        ram[52] = "0b10111111110100011011010110000110";
        ram[53] = "0b10111111101011011111110000000001";
        ram[54] = "0b10111101100000100111111101101110";
        ram[55] = "0b00111110100110110001100000111011";
        ram[56] = "0b10111110100000101110000000101110";
        ram[57] = "0b10111101100100011101001001000011";
        ram[58] = "0b00111110010101011101001110000101";
        ram[59] = "0b10111111100100011110111000110011";
        ram[60] = "0b10111111101011110011100111001011";
        ram[61] = "0b10111111000010001010111000101110";
        ram[62] = "0b10111101110100110010001001000000";
        ram[63] = "0b00111110101011111011001110100000";
        ram[64] = "0b00111111010011011001011001101000";
        ram[65] = "0b00111110111000000100011110100001";
        ram[66] = "0b00111101101001010011110100110011";
        ram[67] = "0b10111101010010011100110100111100";
        ram[68] = "0b10111110010100001101100011001110";
        ram[69] = "0b00111111101111111110110000000011";
        ram[70] = "0b10111101110111011110010011011111";
        ram[71] = "0b10111110100011101001011010101110";
        ram[72] = "0b00111111000000001111100101000101";
        ram[73] = "0b00111110011110100101110000111101";
        ram[74] = "0b00111110101010110111001010001100";
        ram[75] = "0b00111101110101111101010101001100";
        ram[76] = "0b00111110101111010101000101100001";
        ram[77] = "0b00111101000101111100111101011110";
        ram[78] = "0b10111110111010111001110001000011";
        ram[79] = "0b00111110110101010110000010000001";
        ram[80] = "0b10111111101010010100110001000011";
        ram[81] = "0b00111110101110010011010001110110";
        ram[82] = "0b10111101101100000111111000110000";
        ram[83] = "0b10111110001100100111101101011001";
        ram[84] = "0b00111110110011011100101011010001";
        ram[85] = "0b00111110110110000100011001111001";
        ram[86] = "0b00111110101111000010101101111111";
        ram[87] = "0b00111110110111101010101011001011";
        ram[88] = "0b00111111110000101110001010100001";
        ram[89] = "0b00111111001000010000011111011011";
        ram[90] = "0b11000000010100011111001010001010";
        ram[91] = "0b10111111111010101100010110000101";
        ram[92] = "0b10111110111000001101110011010010";
        ram[93] = "0b10111111011011110001100010001100";
        ram[94] = "0b10111111010101011010010110001010";
        ram[95] = "0b10111110111101001111110000010100";
        ram[96] = "0b10111110001000100111100001001100";
        ram[97] = "0b10111110101001110010110100100011";
        ram[98] = "0b10111110111111110010111111000110";
        ram[99] = "0b10111110000110101001101011100110";


SC_METHOD(prc_write_0);
  sensitive<<clk.pos();
   }


void prc_write_0()
{
    if (ce0.read() == sc_dt::Log_1) 
    {
            if(address0.read().is_01() && address0.read().to_uint()<AddressRange)
              q0 = ram[address0.read().to_uint()];
            else
              q0 = sc_lv<DataWidth>();
    }
}


}; //endmodule


SC_MODULE(nn_inference_hwmm_layer1_Pipeline_prod18_layer1_weights_15) {


static const unsigned DataWidth = 32;
static const unsigned AddressRange = 100;
static const unsigned AddressWidth = 7;

sc_core::sc_in <sc_lv<AddressWidth> > address0;
sc_core::sc_in<sc_logic> ce0;
sc_core::sc_out <sc_lv<DataWidth> > q0;
sc_core::sc_in<sc_logic> reset;
sc_core::sc_in<bool> clk;


nn_inference_hwmm_layer1_Pipeline_prod18_layer1_weights_15_ram* meminst;


SC_CTOR(nn_inference_hwmm_layer1_Pipeline_prod18_layer1_weights_15) {
meminst = new nn_inference_hwmm_layer1_Pipeline_prod18_layer1_weights_15_ram("nn_inference_hwmm_layer1_Pipeline_prod18_layer1_weights_15_ram");
meminst->address0(address0);
meminst->ce0(ce0);
meminst->q0(q0);

meminst->reset(reset);
meminst->clk(clk);
}
~nn_inference_hwmm_layer1_Pipeline_prod18_layer1_weights_15() {
    delete meminst;
}


};//endmodule
#endif
