INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Xilinx/my-alu/my-alu.srcs/sources_1/new/myALU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Xilinx/my-alu/my-alu.srcs/sim_1/new/Fibonacci.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
WARNING: [VRFC 10-1771] potential always loop found [E:/Xilinx/my-alu/my-alu.srcs/sim_1/new/Fibonacci.sv:44]
