;redcode
;assert 1
	SPL 0, <702
	CMP -207, <-110
	MOV -1, <-20
	MOV -17, <-20
	DJN -1, @-20
	SUB @127, @106
	MOV #7, -10
	SLT 921, 1
	SLT 20, @11
	SPL 1, <-702
	SUB #10, 3
	SUB 20, @11
	SUB #10, 3
	SPL 1, <-702
	SUB @127, @106
	MOV #7, -10
	CMP 409, 96
	CMP #907, 96
	CMP #907, 96
	DJN @270, 0
	ADD #-41, -9
	MOV -17, <-20
	ADD -131, 9
	SPL 1, <-762
	SPL 1, <-762
	ADD #-41, -9
	SUB -7, <-130
	SPL <121, 103
	SUB #907, 96
	ADD @-4, @0
	SUB #0, -70
	ADD #0, -0
	SUB #0, -70
	SUB @1, @2
	MOV -17, <-20
	MOV -17, <-20
	SPL 301, 752
	SUB #-127, 100
	CMP <300, 90
	SLT 271, 60
	SPL 301, 752
	MOV -17, <-20
	SUB -71, @704
	DJN -1, @-20
	CMP -207, <-110
	DJN -1, @-20
	ADD 271, 60
	ADD 271, 60
	SPL 0, <702
	MOV -17, <-20
	SUB #0, -70
	MOV -1, <-20
