cocci_test_suite() {
	struct nv_sim_state *cocci_id/* drivers/gpu/drm/nouveau/dispnv04/arb.c 54 */;
	struct nv_fifo_info *cocci_id/* drivers/gpu/drm/nouveau/dispnv04/arb.c 54 */;
	struct nv_sim_state {
		int pclk_khz;
		int mclk_khz;
		int nvclk_khz;
		int bpp;
		int mem_page_miss;
		int mem_latency;
		int memory_type;
		int memory_width;
		int two_heads;
	} cocci_id/* drivers/gpu/drm/nouveau/dispnv04/arb.c 41 */;
	struct nv_fifo_info {
		int lwm;
		int burst;
	} cocci_id/* drivers/gpu/drm/nouveau/dispnv04/arb.c 36 */;
	struct nouveau_drm *cocci_id/* drivers/gpu/drm/nouveau/dispnv04/arb.c 255 */;
	struct drm_device *cocci_id/* drivers/gpu/drm/nouveau/dispnv04/arb.c 253 */;
	int *cocci_id/* drivers/gpu/drm/nouveau/dispnv04/arb.c 253 */;
	int cocci_id/* drivers/gpu/drm/nouveau/dispnv04/arb.c 253 */;
	void cocci_id/* drivers/gpu/drm/nouveau/dispnv04/arb.c 252 */;
	unsigned int cocci_id/* drivers/gpu/drm/nouveau/dispnv04/arb.c 242 */;
	uint32_t cocci_id/* drivers/gpu/drm/nouveau/dispnv04/arb.c 204 */;
	struct nv_sim_state cocci_id/* drivers/gpu/drm/nouveau/dispnv04/arb.c 201 */;
	struct nv_fifo_info cocci_id/* drivers/gpu/drm/nouveau/dispnv04/arb.c 200 */;
	struct nvif_object *cocci_id/* drivers/gpu/drm/nouveau/dispnv04/arb.c 199 */;
	const int cocci_id/* drivers/gpu/drm/nouveau/dispnv04/arb.c 118 */;
}
