{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1488254181103 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Shell Quartus Prime " "Running Quartus Prime Shell" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1488254181103 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb 28 00:56:20 2017 " "Processing started: Tue Feb 28 00:56:20 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1488254181103 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Shell" 0 -1 1488254181103 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sh -t /opt/intelFPGA_lite/16.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl --rtl_sim AP9 AP9 " "Command: quartus_sh -t /opt/intelFPGA_lite/16.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl --rtl_sim AP9 AP9" {  } {  } 0 0 "Command: %1!s!" 0 0 "Shell" 0 -1 1488254181103 ""}
{ "Info" "IQEXE_START_BANNER_TCL_ARGS" "--rtl_sim AP9 AP9 " "Quartus(args): --rtl_sim AP9 AP9" {  } {  } 0 0 "Quartus(args): %1!s!" 0 0 "Shell" 0 -1 1488254181103 ""}
{ "Info" "0" "" "Info: Start Nativelink Simulation process" {  } {  } 0 0 "Info: Start Nativelink Simulation process" 0 0 "Shell" 0 0 1488254181221 ""}
{ "Info" "0" "" "Info: NativeLink has detected a mixed Verilog and VHDL design -- vhdl simulation models will be used" {  } {  } 0 0 "Info: NativeLink has detected a mixed Verilog and VHDL design -- vhdl simulation models will be used" 0 0 "Shell" 0 0 1488254181513 ""}
{ "Info" "0" "" "Info: Starting NativeLink simulation with ModelSim-Altera software" {  } {  } 0 0 "Info: Starting NativeLink simulation with ModelSim-Altera software" 0 0 "Shell" 0 0 1488254181514 ""}
{ "Warning" "0" "" "Warning: File AP9_run_msim_rtl_vhdl.do already exists - backing up current file as AP9_run_msim_rtl_vhdl.do.bak11" {  } {  } 0 0 "Warning: File AP9_run_msim_rtl_vhdl.do already exists - backing up current file as AP9_run_msim_rtl_vhdl.do.bak11" 0 0 "Shell" 0 0 1488254181599 ""}
{ "Info" "0" "" "Info: Generated ModelSim-Altera script file /home/kite/workspace/AP9/Processor_FPGA/Processor_Template_VHDL_DE115/simulation/modelsim/AP9_run_msim_rtl_vhdl.do" {  } { { "/home/kite/workspace/AP9/Processor_FPGA/Processor_Template_VHDL_DE115/simulation/modelsim/AP9_run_msim_rtl_vhdl.do" "0" { Text "/home/kite/workspace/AP9/Processor_FPGA/Processor_Template_VHDL_DE115/simulation/modelsim/AP9_run_msim_rtl_vhdl.do" 0 0 0 } }  } 0 0 "Info: Generated ModelSim-Altera script file /home/kite/workspace/AP9/Processor_FPGA/Processor_Template_VHDL_DE115/simulation/modelsim/AP9_run_msim_rtl_vhdl.do" 0 0 "Shell" 0 0 1488254181935 ""}
{ "Info" "0" "" "Info: Spawning ModelSim-Altera Simulation software " {  } {  } 0 0 "Info: Spawning ModelSim-Altera Simulation software " 0 0 "Shell" 0 0 1488254181935 ""}
{ "Info" "0" "" "Info: Successfully spawned ModelSim-Altera Simulation software" {  } {  } 0 0 "Info: Successfully spawned ModelSim-Altera Simulation software" 0 0 "Shell" 0 0 1488254181941 ""}
{ "Error" "EQEXE_TCL_SCRIPT_STATUS" "/opt/intelFPGA_lite/16.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl " "Evaluation of Tcl script /opt/intelFPGA_lite/16.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl unsuccessful" {  } {  } 0 23031 "Evaluation of Tcl script %1!s! unsuccessful" 0 0 "Shell" 0 -1 1488254181942 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Shell 1  1  Quartus Prime " "Quartus Prime Shell was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "817 " "Peak virtual memory: 817 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1488254181942 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Feb 28 00:56:21 2017 " "Processing ended: Tue Feb 28 00:56:21 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1488254181942 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1488254181942 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1488254181942 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1488254181942 ""}
{ "Error" "EFLOW_ABNORMAL_EXIT" "quartus_sh " "Current module quartus_sh ended unexpectedly. Verify that you have sufficient memory available to compile your design. You can view disk space and physical RAM requirements on the System and Software Requirements page of the Intel FPGA website (http://dl.altera.com/requirements/)." {  } {  } 0 293007 "Current module %1!s! ended unexpectedly. Verify that you have sufficient memory available to compile your design. You can view disk space and physical RAM requirements on the System and Software Requirements page of the Intel FPGA website (http://dl.altera.com/requirements/)." 0 0 "Shell" 0 -1 1488254213542 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "/home/kite/workspace/AP9/Processor_FPGA/Processor_Template_VHDL_DE115/cpu_vParts/instruction_load.sv " "Source file: /home/kite/workspace/AP9/Processor_FPGA/Processor_Template_VHDL_DE115/cpu_vParts/instruction_load.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1488254215379 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "/home/kite/workspace/AP9/Processor_FPGA/Processor_Template_VHDL_DE115/cpu_vParts/loadInstruction.sv " "Source file: /home/kite/workspace/AP9/Processor_FPGA/Processor_Template_VHDL_DE115/cpu_vParts/loadInstruction.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1488254215379 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Shell" 0 -1 1488254215379 ""}
