<?xml version="1.0" encoding="UTF-8" standalone="no"?>
<!DOCTYPE svg PUBLIC "-//W3C//DTD SVG 1.1//EN"
 "http://www.w3.org/Graphics/SVG/1.1/DTD/svg11.dtd">
<!-- Generated by graphviz version 2.43.0 (0)
 -->
<!-- Title: G Pages: 1 -->
<svg width="2440pt" height="684pt"
 viewBox="0.00 0.00 2440.16 684.00" xmlns="http://www.w3.org/2000/svg" xmlns:xlink="http://www.w3.org/1999/xlink">
<g id="graph0" class="graph" transform="scale(1 1) rotate(0) translate(4 680)">
<title>G</title>
<polygon fill="white" stroke="transparent" points="-4,4 -4,-680 2436.16,-680 2436.16,4 -4,4"/>
<g id="clust1" class="cluster">
<title>cluster_root</title>
<g id="a_clust1"><a xlink:title="eventq_index=0&#10;full_system=false&#10;sim_quantum=0&#10;time_sync_enable=false&#10;time_sync_period=100000000000&#10;time_sync_spin_threshold=100000000">
<path fill="#bab6ae" stroke="#000000" d="M20,-8C20,-8 2412,-8 2412,-8 2418,-8 2424,-14 2424,-20 2424,-20 2424,-656 2424,-656 2424,-662 2418,-668 2412,-668 2412,-668 20,-668 20,-668 14,-668 8,-662 8,-656 8,-656 8,-20 8,-20 8,-14 14,-8 20,-8"/>
<text text-anchor="middle" x="1216" y="-652.8" font-family="Arial" font-size="14.00" fill="#000000">root </text>
<text text-anchor="middle" x="1216" y="-637.8" font-family="Arial" font-size="14.00" fill="#000000">: Root</text>
</a>
</g>
</g>
<g id="clust2" class="cluster">
<title>cluster_system</title>
<g id="a_clust2"><a xlink:title="cache_line_size=64&#10;eventq_index=0&#10;exit_on_work_items=false&#10;init_param=0&#10;kvm_vm=Null&#10;m5ops_base=4294901760&#10;mem_mode=timing&#10;mem_ranges=0:8589934592&#10;memories=system.mem_ctrls&#10;mmap_using_noreserve=false&#10;multi_thread=false&#10;&#10;um_work_ids=16&#10;&#13;eadfile=&#10;&#13;edirect_paths=system.redirect_paths0 system.redirect_paths1 system.redirect_paths2&#10;shadow_rom_ranges=&#10;shared_backstore=&#10;symbolfile=&#10;thermal_components=&#10;thermal_model=Null&#10;work_begin_ckpt_count=0&#10;work_begin_cpu_id_exit=&#45;1&#10;work_begin_exit_count=0&#10;work_cpus_ckpt_count=0&#10;work_end_ckpt_count=0&#10;work_end_exit_count=0&#10;work_item_id=&#45;1&#10;workload=system.workload">
<path fill="#e4e7eb" stroke="#000000" d="M28,-16C28,-16 2404,-16 2404,-16 2410,-16 2416,-22 2416,-28 2416,-28 2416,-610 2416,-610 2416,-616 2410,-622 2404,-622 2404,-622 28,-622 28,-622 22,-622 16,-616 16,-610 16,-610 16,-28 16,-28 16,-22 22,-16 28,-16"/>
<text text-anchor="middle" x="1216" y="-606.8" font-family="Arial" font-size="14.00" fill="#000000">system </text>
<text text-anchor="middle" x="1216" y="-591.8" font-family="Arial" font-size="14.00" fill="#000000">: System</text>
</a>
</g>
</g>
<g id="clust4" class="cluster">
<title>cluster_system_cpu0</title>
<g id="a_clust4"><a xlink:title="LFSTSize=1024&#10;LQEntries=32&#10;LSQCheckLoads=true&#10;LSQDepCheckShift=4&#10;SQEntries=32&#10;SSITSize=1024&#10;activity=0&#10;backComSize=5&#10;branchPred=system.cpu0.branchPred&#10;cacheLoadPorts=200&#10;cacheStorePorts=200&#10;checker=Null&#10;clk_domain=system.cpu_clk_domain&#10;commitToDecodeDelay=1&#10;commitToFetchDelay=1&#10;commitToIEWDelay=1&#10;commitToRenameDelay=1&#10;commitWidth=8&#10;cpu_id=0&#10;decodeToFetchDelay=1&#10;decodeToRenameDelay=1&#10;decodeWidth=8&#10;decoder=system.cpu0.decoder&#10;dispatchWidth=8&#10;do_checkpoint_insts=true&#10;do_statistics_insts=true&#10;eventq_index=0&#10;fetchBufferSize=64&#10;fetchQueueSize=32&#10;fetchToDecodeDelay=1&#10;fetchTrapLatency=1&#10;fetchWidth=8&#10;forwardComSize=5&#10;fuPool=system.cpu0.fuPool&#10;function_trace=false&#10;function_trace_start=0&#10;iewToCommitDelay=1&#10;iewToDecodeDelay=1&#10;iewToFetchDelay=1&#10;iewToRenameDelay=1&#10;interrupts=system.cpu0.interrupts&#10;isa=system.cpu0.isa&#10;issueToExecuteDelay=1&#10;issueWidth=8&#10;max_insts_all_threads=0&#10;max_insts_any_thread=0&#10;mmu=system.cpu0.mmu&#10;&#10;eedsTSO=true&#10;&#10;umIQEntries=64&#10;&#10;umPhysCCRegs=1280&#10;&#10;umPhysFloatRegs=256&#10;&#10;umPhysIntRegs=256&#10;&#10;umPhysVecPredRegs=32&#10;&#10;umPhysVecRegs=256&#10;&#10;umROBEntries=192&#10;&#10;umRobs=1&#10;&#10;umThreads=1&#10;power_gating_on_idle=false&#10;power_model=&#10;power_state=system.cpu0.power_state&#10;progress_interval=0&#10;pwr_gating_latency=300&#10;&#13;enameToDecodeDelay=1&#10;&#13;enameToFetchDelay=1&#10;&#13;enameToIEWDelay=2&#10;&#13;enameToROBDelay=1&#10;&#13;enameWidth=8&#10;simpoint_start_insts=&#10;smtCommitPolicy=RoundRobin&#10;smtFetchPolicy=RoundRobin&#10;smtIQPolicy=Partitioned&#10;smtIQThreshold=100&#10;smtLSQPolicy=Partitioned&#10;smtLSQThreshold=100&#10;smtNumFetchingThreads=1&#10;smtROBPolicy=Partitioned&#10;smtROBThreshold=100&#10;socket_id=0&#10;squashWidth=8&#10;store_set_clear_period=250000&#10;switched_out=false&#10;syscallRetryLatency=10000&#10;system=system&#10;tracer=system.cpu0.tracer&#10;trapLatency=13&#10;wbWidth=8&#10;workload=system.cpu0.workload">
<path fill="#bbc6d9" stroke="#000000" d="M1057,-24C1057,-24 1922,-24 1922,-24 1928,-24 1934,-30 1934,-36 1934,-36 1934,-380 1934,-380 1934,-386 1928,-392 1922,-392 1922,-392 1057,-392 1057,-392 1051,-392 1045,-386 1045,-380 1045,-380 1045,-36 1045,-36 1045,-30 1051,-24 1057,-24"/>
<text text-anchor="middle" x="1489.5" y="-376.8" font-family="Arial" font-size="14.00" fill="#000000">cpu0 </text>
<text text-anchor="middle" x="1489.5" y="-361.8" font-family="Arial" font-size="14.00" fill="#000000">: O3CPU</text>
</a>
</g>
</g>
<g id="clust65" class="cluster">
<title>cluster_system_cpu0_mmu</title>
<g id="a_clust65"><a xlink:title="dtb=system.cpu0.mmu.dtb&#10;eventq_index=0&#10;itb=system.cpu0.mmu.itb">
<path fill="#bab6ae" stroke="#000000" d="M1580,-147C1580,-147 1914,-147 1914,-147 1920,-147 1926,-153 1926,-159 1926,-159 1926,-334 1926,-334 1926,-340 1920,-346 1914,-346 1914,-346 1580,-346 1580,-346 1574,-346 1568,-340 1568,-334 1568,-334 1568,-159 1568,-159 1568,-153 1574,-147 1580,-147"/>
<text text-anchor="middle" x="1747" y="-330.8" font-family="Arial" font-size="14.00" fill="#000000">mmu </text>
<text text-anchor="middle" x="1747" y="-315.8" font-family="Arial" font-size="14.00" fill="#000000">: X86MMU</text>
</a>
</g>
</g>
<g id="clust66" class="cluster">
<title>cluster_system_cpu0_mmu_itb</title>
<g id="a_clust66"><a xlink:title="entry_type=instruction&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu0.mmu.itb.walker">
<path fill="#9f9c95" stroke="#000000" d="M1588,-155C1588,-155 1731,-155 1731,-155 1737,-155 1743,-161 1743,-167 1743,-167 1743,-288 1743,-288 1743,-294 1737,-300 1731,-300 1731,-300 1588,-300 1588,-300 1582,-300 1576,-294 1576,-288 1576,-288 1576,-167 1576,-167 1576,-161 1582,-155 1588,-155"/>
<text text-anchor="middle" x="1659.5" y="-284.8" font-family="Arial" font-size="14.00" fill="#000000">itb </text>
<text text-anchor="middle" x="1659.5" y="-269.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust67" class="cluster">
<title>cluster_system_cpu0_mmu_itb_walker</title>
<g id="a_clust67"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu0.mmu.itb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M1596,-163C1596,-163 1723,-163 1723,-163 1729,-163 1735,-169 1735,-175 1735,-175 1735,-242 1735,-242 1735,-248 1729,-254 1723,-254 1723,-254 1596,-254 1596,-254 1590,-254 1584,-248 1584,-242 1584,-242 1584,-175 1584,-175 1584,-169 1590,-163 1596,-163"/>
<text text-anchor="middle" x="1659.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="1659.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust69" class="cluster">
<title>cluster_system_cpu0_mmu_dtb</title>
<g id="a_clust69"><a xlink:title="entry_type=data&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu0.mmu.dtb.walker">
<path fill="#9f9c95" stroke="#000000" d="M1763,-155C1763,-155 1906,-155 1906,-155 1912,-155 1918,-161 1918,-167 1918,-167 1918,-288 1918,-288 1918,-294 1912,-300 1906,-300 1906,-300 1763,-300 1763,-300 1757,-300 1751,-294 1751,-288 1751,-288 1751,-167 1751,-167 1751,-161 1757,-155 1763,-155"/>
<text text-anchor="middle" x="1834.5" y="-284.8" font-family="Arial" font-size="14.00" fill="#000000">dtb </text>
<text text-anchor="middle" x="1834.5" y="-269.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust70" class="cluster">
<title>cluster_system_cpu0_mmu_dtb_walker</title>
<g id="a_clust70"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu0.mmu.dtb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M1771,-163C1771,-163 1898,-163 1898,-163 1904,-163 1910,-169 1910,-175 1910,-175 1910,-242 1910,-242 1910,-248 1904,-254 1898,-254 1898,-254 1771,-254 1771,-254 1765,-254 1759,-248 1759,-242 1759,-242 1759,-175 1759,-175 1759,-169 1765,-163 1771,-163"/>
<text text-anchor="middle" x="1834.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="1834.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust77" class="cluster">
<title>cluster_system_cpu0_icache</title>
<g id="a_clust77"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=true&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu0.icache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu0.icache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=32768&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu0.icache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#bab6ae" stroke="#000000" d="M1313,-32C1313,-32 1475,-32 1475,-32 1481,-32 1487,-38 1487,-44 1487,-44 1487,-111 1487,-111 1487,-117 1481,-123 1475,-123 1475,-123 1313,-123 1313,-123 1307,-123 1301,-117 1301,-111 1301,-111 1301,-44 1301,-44 1301,-38 1307,-32 1313,-32"/>
<text text-anchor="middle" x="1394" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">icache </text>
<text text-anchor="middle" x="1394" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_ICache</text>
</a>
</g>
</g>
<g id="clust83" class="cluster">
<title>cluster_system_cpu0_dcache</title>
<g id="a_clust83"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu0.dcache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu0.dcache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=32768&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu0.dcache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M1093,-32C1093,-32 1255,-32 1255,-32 1261,-32 1267,-38 1267,-44 1267,-44 1267,-111 1267,-111 1267,-117 1261,-123 1255,-123 1255,-123 1093,-123 1093,-123 1087,-123 1081,-117 1081,-111 1081,-111 1081,-44 1081,-44 1081,-38 1087,-32 1093,-32"/>
<text text-anchor="middle" x="1174" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">dcache </text>
<text text-anchor="middle" x="1174" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_DCache</text>
</a>
</g>
</g>
<g id="clust89" class="cluster">
<title>cluster_system_cpu0_itb_walker_cache</title>
<g id="a_clust89"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;power_model=&#10;power_state=system.cpu0.itb_walker_cache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu0.itb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu0.itb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M1558,-32C1558,-32 1720,-32 1720,-32 1726,-32 1732,-38 1732,-44 1732,-44 1732,-111 1732,-111 1732,-117 1726,-123 1720,-123 1720,-123 1558,-123 1558,-123 1552,-123 1546,-117 1546,-111 1546,-111 1546,-44 1546,-44 1546,-38 1552,-32 1558,-32"/>
<text text-anchor="middle" x="1639" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">itb_walker_cache </text>
<text text-anchor="middle" x="1639" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust95" class="cluster">
<title>cluster_system_cpu0_dtb_walker_cache</title>
<g id="a_clust95"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;power_model=&#10;power_state=system.cpu0.dtb_walker_cache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu0.dtb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu0.dtb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M1752,-32C1752,-32 1914,-32 1914,-32 1920,-32 1926,-38 1926,-44 1926,-44 1926,-111 1926,-111 1926,-117 1920,-123 1914,-123 1914,-123 1752,-123 1752,-123 1746,-123 1740,-117 1740,-111 1740,-111 1740,-44 1740,-44 1740,-38 1746,-32 1752,-32"/>
<text text-anchor="middle" x="1833" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">dtb_walker_cache </text>
<text text-anchor="middle" x="1833" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust101" class="cluster">
<title>cluster_system_cpu0_interrupts</title>
<g id="a_clust101"><a xlink:title="clk_domain=system.cpu0.interrupts.clk_domain&#10;eventq_index=0&#10;int_latency=1000&#10;pio_latency=100000&#10;system=system">
<path fill="#bab6ae" stroke="#000000" d="M1271,-163C1271,-163 1548,-163 1548,-163 1554,-163 1560,-169 1560,-175 1560,-175 1560,-242 1560,-242 1560,-248 1554,-254 1548,-254 1548,-254 1271,-254 1271,-254 1265,-254 1259,-248 1259,-242 1259,-242 1259,-175 1259,-175 1259,-169 1265,-163 1271,-163"/>
<text text-anchor="middle" x="1409.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">interrupts </text>
<text text-anchor="middle" x="1409.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86LocalApic</text>
</a>
</g>
</g>
<g id="clust103" class="cluster">
<title>cluster_system_cpu1</title>
<g id="a_clust103"><a xlink:title="LFSTSize=1024&#10;LQEntries=32&#10;LSQCheckLoads=true&#10;LSQDepCheckShift=4&#10;SQEntries=32&#10;SSITSize=1024&#10;activity=0&#10;backComSize=5&#10;branchPred=system.cpu1.branchPred&#10;cacheLoadPorts=200&#10;cacheStorePorts=200&#10;checker=Null&#10;clk_domain=system.cpu_clk_domain&#10;commitToDecodeDelay=1&#10;commitToFetchDelay=1&#10;commitToIEWDelay=1&#10;commitToRenameDelay=1&#10;commitWidth=8&#10;cpu_id=1&#10;decodeToFetchDelay=1&#10;decodeToRenameDelay=1&#10;decodeWidth=8&#10;decoder=system.cpu1.decoder&#10;dispatchWidth=8&#10;do_checkpoint_insts=true&#10;do_statistics_insts=true&#10;eventq_index=0&#10;fetchBufferSize=64&#10;fetchQueueSize=32&#10;fetchToDecodeDelay=1&#10;fetchTrapLatency=1&#10;fetchWidth=8&#10;forwardComSize=5&#10;fuPool=system.cpu1.fuPool&#10;function_trace=false&#10;function_trace_start=0&#10;iewToCommitDelay=1&#10;iewToDecodeDelay=1&#10;iewToFetchDelay=1&#10;iewToRenameDelay=1&#10;interrupts=system.cpu1.interrupts&#10;isa=system.cpu1.isa&#10;issueToExecuteDelay=1&#10;issueWidth=8&#10;max_insts_all_threads=0&#10;max_insts_any_thread=0&#10;mmu=system.cpu1.mmu&#10;&#10;eedsTSO=true&#10;&#10;umIQEntries=64&#10;&#10;umPhysCCRegs=1280&#10;&#10;umPhysFloatRegs=256&#10;&#10;umPhysIntRegs=256&#10;&#10;umPhysVecPredRegs=32&#10;&#10;umPhysVecRegs=256&#10;&#10;umROBEntries=192&#10;&#10;umRobs=1&#10;&#10;umThreads=1&#10;power_gating_on_idle=false&#10;power_model=&#10;power_state=system.cpu1.power_state&#10;progress_interval=0&#10;pwr_gating_latency=300&#10;&#13;enameToDecodeDelay=1&#10;&#13;enameToFetchDelay=1&#10;&#13;enameToIEWDelay=2&#10;&#13;enameToROBDelay=1&#10;&#13;enameWidth=8&#10;simpoint_start_insts=&#10;smtCommitPolicy=RoundRobin&#10;smtFetchPolicy=RoundRobin&#10;smtIQPolicy=Partitioned&#10;smtIQThreshold=100&#10;smtLSQPolicy=Partitioned&#10;smtLSQThreshold=100&#10;smtNumFetchingThreads=1&#10;smtROBPolicy=Partitioned&#10;smtROBThreshold=100&#10;socket_id=0&#10;squashWidth=8&#10;store_set_clear_period=250000&#10;switched_out=false&#10;syscallRetryLatency=10000&#10;system=system&#10;tracer=system.cpu1.tracer&#10;trapLatency=13&#10;wbWidth=8&#10;workload=system.cpu1.workload">
<path fill="#bbc6d9" stroke="#000000" d="M160,-24C160,-24 1025,-24 1025,-24 1031,-24 1037,-30 1037,-36 1037,-36 1037,-380 1037,-380 1037,-386 1031,-392 1025,-392 1025,-392 160,-392 160,-392 154,-392 148,-386 148,-380 148,-380 148,-36 148,-36 148,-30 154,-24 160,-24"/>
<text text-anchor="middle" x="592.5" y="-376.8" font-family="Arial" font-size="14.00" fill="#000000">cpu1 </text>
<text text-anchor="middle" x="592.5" y="-361.8" font-family="Arial" font-size="14.00" fill="#000000">: O3CPU</text>
</a>
</g>
</g>
<g id="clust164" class="cluster">
<title>cluster_system_cpu1_mmu</title>
<g id="a_clust164"><a xlink:title="dtb=system.cpu1.mmu.dtb&#10;eventq_index=0&#10;itb=system.cpu1.mmu.itb">
<path fill="#bab6ae" stroke="#000000" d="M683,-147C683,-147 1017,-147 1017,-147 1023,-147 1029,-153 1029,-159 1029,-159 1029,-334 1029,-334 1029,-340 1023,-346 1017,-346 1017,-346 683,-346 683,-346 677,-346 671,-340 671,-334 671,-334 671,-159 671,-159 671,-153 677,-147 683,-147"/>
<text text-anchor="middle" x="850" y="-330.8" font-family="Arial" font-size="14.00" fill="#000000">mmu </text>
<text text-anchor="middle" x="850" y="-315.8" font-family="Arial" font-size="14.00" fill="#000000">: X86MMU</text>
</a>
</g>
</g>
<g id="clust165" class="cluster">
<title>cluster_system_cpu1_mmu_itb</title>
<g id="a_clust165"><a xlink:title="entry_type=instruction&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu1.mmu.itb.walker">
<path fill="#9f9c95" stroke="#000000" d="M691,-155C691,-155 834,-155 834,-155 840,-155 846,-161 846,-167 846,-167 846,-288 846,-288 846,-294 840,-300 834,-300 834,-300 691,-300 691,-300 685,-300 679,-294 679,-288 679,-288 679,-167 679,-167 679,-161 685,-155 691,-155"/>
<text text-anchor="middle" x="762.5" y="-284.8" font-family="Arial" font-size="14.00" fill="#000000">itb </text>
<text text-anchor="middle" x="762.5" y="-269.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust166" class="cluster">
<title>cluster_system_cpu1_mmu_itb_walker</title>
<g id="a_clust166"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu1.mmu.itb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M699,-163C699,-163 826,-163 826,-163 832,-163 838,-169 838,-175 838,-175 838,-242 838,-242 838,-248 832,-254 826,-254 826,-254 699,-254 699,-254 693,-254 687,-248 687,-242 687,-242 687,-175 687,-175 687,-169 693,-163 699,-163"/>
<text text-anchor="middle" x="762.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="762.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust168" class="cluster">
<title>cluster_system_cpu1_mmu_dtb</title>
<g id="a_clust168"><a xlink:title="entry_type=data&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu1.mmu.dtb.walker">
<path fill="#9f9c95" stroke="#000000" d="M866,-155C866,-155 1009,-155 1009,-155 1015,-155 1021,-161 1021,-167 1021,-167 1021,-288 1021,-288 1021,-294 1015,-300 1009,-300 1009,-300 866,-300 866,-300 860,-300 854,-294 854,-288 854,-288 854,-167 854,-167 854,-161 860,-155 866,-155"/>
<text text-anchor="middle" x="937.5" y="-284.8" font-family="Arial" font-size="14.00" fill="#000000">dtb </text>
<text text-anchor="middle" x="937.5" y="-269.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust169" class="cluster">
<title>cluster_system_cpu1_mmu_dtb_walker</title>
<g id="a_clust169"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu1.mmu.dtb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M874,-163C874,-163 1001,-163 1001,-163 1007,-163 1013,-169 1013,-175 1013,-175 1013,-242 1013,-242 1013,-248 1007,-254 1001,-254 1001,-254 874,-254 874,-254 868,-254 862,-248 862,-242 862,-242 862,-175 862,-175 862,-169 868,-163 874,-163"/>
<text text-anchor="middle" x="937.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="937.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust176" class="cluster">
<title>cluster_system_cpu1_icache</title>
<g id="a_clust176"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=true&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu1.icache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu1.icache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=32768&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu1.icache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#bab6ae" stroke="#000000" d="M416,-32C416,-32 578,-32 578,-32 584,-32 590,-38 590,-44 590,-44 590,-111 590,-111 590,-117 584,-123 578,-123 578,-123 416,-123 416,-123 410,-123 404,-117 404,-111 404,-111 404,-44 404,-44 404,-38 410,-32 416,-32"/>
<text text-anchor="middle" x="497" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">icache </text>
<text text-anchor="middle" x="497" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_ICache</text>
</a>
</g>
</g>
<g id="clust182" class="cluster">
<title>cluster_system_cpu1_dcache</title>
<g id="a_clust182"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu1.dcache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu1.dcache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=32768&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu1.dcache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M196,-32C196,-32 358,-32 358,-32 364,-32 370,-38 370,-44 370,-44 370,-111 370,-111 370,-117 364,-123 358,-123 358,-123 196,-123 196,-123 190,-123 184,-117 184,-111 184,-111 184,-44 184,-44 184,-38 190,-32 196,-32"/>
<text text-anchor="middle" x="277" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">dcache </text>
<text text-anchor="middle" x="277" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_DCache</text>
</a>
</g>
</g>
<g id="clust188" class="cluster">
<title>cluster_system_cpu1_itb_walker_cache</title>
<g id="a_clust188"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;power_model=&#10;power_state=system.cpu1.itb_walker_cache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu1.itb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu1.itb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M661,-32C661,-32 823,-32 823,-32 829,-32 835,-38 835,-44 835,-44 835,-111 835,-111 835,-117 829,-123 823,-123 823,-123 661,-123 661,-123 655,-123 649,-117 649,-111 649,-111 649,-44 649,-44 649,-38 655,-32 661,-32"/>
<text text-anchor="middle" x="742" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">itb_walker_cache </text>
<text text-anchor="middle" x="742" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust194" class="cluster">
<title>cluster_system_cpu1_dtb_walker_cache</title>
<g id="a_clust194"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;power_model=&#10;power_state=system.cpu1.dtb_walker_cache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu1.dtb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu1.dtb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M855,-32C855,-32 1017,-32 1017,-32 1023,-32 1029,-38 1029,-44 1029,-44 1029,-111 1029,-111 1029,-117 1023,-123 1017,-123 1017,-123 855,-123 855,-123 849,-123 843,-117 843,-111 843,-111 843,-44 843,-44 843,-38 849,-32 855,-32"/>
<text text-anchor="middle" x="936" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">dtb_walker_cache </text>
<text text-anchor="middle" x="936" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust200" class="cluster">
<title>cluster_system_cpu1_interrupts</title>
<g id="a_clust200"><a xlink:title="clk_domain=system.cpu1.interrupts.clk_domain&#10;eventq_index=0&#10;int_latency=1000&#10;pio_latency=100000&#10;system=system">
<path fill="#bab6ae" stroke="#000000" d="M374,-163C374,-163 651,-163 651,-163 657,-163 663,-169 663,-175 663,-175 663,-242 663,-242 663,-248 657,-254 651,-254 651,-254 374,-254 374,-254 368,-254 362,-248 362,-242 362,-242 362,-175 362,-175 362,-169 368,-163 374,-163"/>
<text text-anchor="middle" x="512.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">interrupts </text>
<text text-anchor="middle" x="512.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86LocalApic</text>
</a>
</g>
</g>
<g id="clust206" class="cluster">
<title>cluster_system_membus</title>
<g id="a_clust206"><a xlink:title="clk_domain=system.clk_domain&#10;eventq_index=0&#10;forward_latency=4&#10;frontend_latency=3&#10;header_latency=1&#10;max_outstanding_snoops=512&#10;max_routing_table_size=512&#10;point_of_coherency=true&#10;point_of_unification=true&#10;power_model=&#10;power_state=system.membus.power_state&#10;&#13;esponse_latency=2&#10;snoop_filter=system.membus.snoop_filter&#10;snoop_response_latency=4&#10;system=system&#10;use_default_range=false&#10;width=16">
<path fill="#6f798c" stroke="#000000" d="M838,-400C838,-400 1074,-400 1074,-400 1080,-400 1086,-406 1086,-412 1086,-412 1086,-479 1086,-479 1086,-485 1080,-491 1074,-491 1074,-491 838,-491 838,-491 832,-491 826,-485 826,-479 826,-479 826,-412 826,-412 826,-406 832,-400 838,-400"/>
<text text-anchor="middle" x="956" y="-475.8" font-family="Arial" font-size="14.00" fill="#000000">membus </text>
<text text-anchor="middle" x="956" y="-460.8" font-family="Arial" font-size="14.00" fill="#000000">: SystemXBar</text>
</a>
</g>
</g>
<g id="clust209" class="cluster">
<title>cluster_system_l2</title>
<g id="a_clust209"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=4&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=20&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=20&#10;power_model=&#10;power_state=system.l2.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.l2.replacement_policy&#10;&#13;esponse_latency=20&#10;sequential_access=false&#10;size=131072&#10;system=system&#10;tag_latency=20&#10;tags=system.l2.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M2234,-32C2234,-32 2396,-32 2396,-32 2402,-32 2408,-38 2408,-44 2408,-44 2408,-111 2408,-111 2408,-117 2402,-123 2396,-123 2396,-123 2234,-123 2234,-123 2228,-123 2222,-117 2222,-111 2222,-111 2222,-44 2222,-44 2222,-38 2228,-32 2234,-32"/>
<text text-anchor="middle" x="2315" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">l2 </text>
<text text-anchor="middle" x="2315" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L2Cache</text>
</a>
</g>
</g>
<g id="clust215" class="cluster">
<title>cluster_system_l3</title>
<g id="a_clust215"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=16&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=32&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=32&#10;power_model=&#10;power_state=system.l3.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.l3.replacement_policy&#10;&#13;esponse_latency=32&#10;sequential_access=false&#10;size=2097152&#10;system=system&#10;tag_latency=32&#10;tags=system.l3.tags&#10;tgts_per_mshr=24&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=16&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M1954,-163C1954,-163 2116,-163 2116,-163 2122,-163 2128,-169 2128,-175 2128,-175 2128,-242 2128,-242 2128,-248 2122,-254 2116,-254 2116,-254 1954,-254 1954,-254 1948,-254 1942,-248 1942,-242 1942,-242 1942,-175 1942,-175 1942,-169 1948,-163 1954,-163"/>
<text text-anchor="middle" x="2035" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">l3 </text>
<text text-anchor="middle" x="2035" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: L3Cache</text>
</a>
</g>
</g>
<g id="clust221" class="cluster">
<title>cluster_system_tol2bus</title>
<g id="a_clust221"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;forward_latency=0&#10;frontend_latency=1&#10;header_latency=1&#10;max_outstanding_snoops=512&#10;max_routing_table_size=512&#10;point_of_coherency=false&#10;point_of_unification=true&#10;power_model=&#10;power_state=system.tol2bus.power_state&#10;&#13;esponse_latency=1&#10;snoop_filter=system.tol2bus.snoop_filter&#10;snoop_response_latency=1&#10;system=system&#10;use_default_range=false&#10;width=32">
<path fill="#6f798c" stroke="#000000" d="M2148,-163C2148,-163 2384,-163 2384,-163 2390,-163 2396,-169 2396,-175 2396,-175 2396,-242 2396,-242 2396,-248 2390,-254 2384,-254 2384,-254 2148,-254 2148,-254 2142,-254 2136,-248 2136,-242 2136,-242 2136,-175 2136,-175 2136,-169 2142,-163 2148,-163"/>
<text text-anchor="middle" x="2266" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">tol2bus </text>
<text text-anchor="middle" x="2266" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: L2XBar</text>
</a>
</g>
</g>
<g id="clust224" class="cluster">
<title>cluster_system_tol3bus</title>
<g id="a_clust224"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;forward_latency=0&#10;frontend_latency=1&#10;header_latency=1&#10;max_outstanding_snoops=512&#10;max_routing_table_size=512&#10;point_of_coherency=false&#10;point_of_unification=false&#10;power_model=&#10;power_state=system.tol3bus.power_state&#10;&#13;esponse_latency=1&#10;snoop_filter=system.tol3bus.snoop_filter&#10;snoop_response_latency=1&#10;system=system&#10;use_default_range=false&#10;width=32">
<path fill="#6f798c" stroke="#000000" d="M2094,-400C2094,-400 2330,-400 2330,-400 2336,-400 2342,-406 2342,-412 2342,-412 2342,-479 2342,-479 2342,-485 2336,-491 2330,-491 2330,-491 2094,-491 2094,-491 2088,-491 2082,-485 2082,-479 2082,-479 2082,-412 2082,-412 2082,-406 2088,-400 2094,-400"/>
<text text-anchor="middle" x="2212" y="-475.8" font-family="Arial" font-size="14.00" fill="#000000">tol3bus </text>
<text text-anchor="middle" x="2212" y="-460.8" font-family="Arial" font-size="14.00" fill="#000000">: L3XBar</text>
</a>
</g>
</g>
<g id="clust227" class="cluster">
<title>cluster_system_mem_ctrls</title>
<g id="a_clust227"><a xlink:title="bandwidth=73.000000&#10;clk_domain=system.clk_domain&#10;conf_table_reported=true&#10;eventq_index=0&#10;image_file=&#10;in_addr_map=true&#10;kvm_map=true&#10;&#10;atency=30000&#10;&#10;atency_var=0&#10;&#10;ull=false&#10;power_model=&#10;power_state=system.mem_ctrls.power_state&#10;&#13;ange=0:8589934592">
<path fill="#5e5958" stroke="#000000" d="M36,-163C36,-163 128,-163 128,-163 134,-163 140,-169 140,-175 140,-175 140,-242 140,-242 140,-248 134,-254 128,-254 128,-254 36,-254 36,-254 30,-254 24,-248 24,-242 24,-242 24,-175 24,-175 24,-169 30,-163 36,-163"/>
<text text-anchor="middle" x="82" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">mem_ctrls </text>
<text text-anchor="middle" x="82" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: SimpleMemory</text>
</a>
</g>
</g>
<!-- system_system_port -->
<g id="node1" class="node">
<title>system_system_port</title>
<path fill="#b6b8bc" stroke="#000000" d="M990.5,-539.5C990.5,-539.5 1057.5,-539.5 1057.5,-539.5 1063.5,-539.5 1069.5,-545.5 1069.5,-551.5 1069.5,-551.5 1069.5,-563.5 1069.5,-563.5 1069.5,-569.5 1063.5,-575.5 1057.5,-575.5 1057.5,-575.5 990.5,-575.5 990.5,-575.5 984.5,-575.5 978.5,-569.5 978.5,-563.5 978.5,-563.5 978.5,-551.5 978.5,-551.5 978.5,-545.5 984.5,-539.5 990.5,-539.5"/>
<text text-anchor="middle" x="1024" y="-553.8" font-family="Arial" font-size="14.00" fill="#000000">system_port</text>
</g>
<!-- system_membus_cpu_side_ports -->
<g id="node32" class="node">
<title>system_membus_cpu_side_ports</title>
<path fill="#586070" stroke="#000000" d="M982,-408.5C982,-408.5 1066,-408.5 1066,-408.5 1072,-408.5 1078,-414.5 1078,-420.5 1078,-420.5 1078,-432.5 1078,-432.5 1078,-438.5 1072,-444.5 1066,-444.5 1066,-444.5 982,-444.5 982,-444.5 976,-444.5 970,-438.5 970,-432.5 970,-432.5 970,-420.5 970,-420.5 970,-414.5 976,-408.5 982,-408.5"/>
<text text-anchor="middle" x="1024" y="-422.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side_ports</text>
</g>
<!-- system_system_port&#45;&gt;system_membus_cpu_side_ports -->
<g id="edge1" class="edge">
<title>system_system_port&#45;&gt;system_membus_cpu_side_ports</title>
<path fill="none" stroke="black" d="M1024,-539.37C1024,-517.78 1024,-480.41 1024,-454.85"/>
<polygon fill="black" stroke="black" points="1027.5,-454.7 1024,-444.7 1020.5,-454.7 1027.5,-454.7"/>
</g>
<!-- system_cpu0_icache_port -->
<g id="node2" class="node">
<title>system_cpu0_icache_port</title>
<path fill="#959ead" stroke="#000000" d="M1175,-171.5C1175,-171.5 1237,-171.5 1237,-171.5 1243,-171.5 1249,-177.5 1249,-183.5 1249,-183.5 1249,-195.5 1249,-195.5 1249,-201.5 1243,-207.5 1237,-207.5 1237,-207.5 1175,-207.5 1175,-207.5 1169,-207.5 1163,-201.5 1163,-195.5 1163,-195.5 1163,-183.5 1163,-183.5 1163,-177.5 1169,-171.5 1175,-171.5"/>
<text text-anchor="middle" x="1206" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">icache_port</text>
</g>
<!-- system_cpu0_icache_cpu_side -->
<g id="node6" class="node">
<title>system_cpu0_icache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M1321.5,-40.5C1321.5,-40.5 1368.5,-40.5 1368.5,-40.5 1374.5,-40.5 1380.5,-46.5 1380.5,-52.5 1380.5,-52.5 1380.5,-64.5 1380.5,-64.5 1380.5,-70.5 1374.5,-76.5 1368.5,-76.5 1368.5,-76.5 1321.5,-76.5 1321.5,-76.5 1315.5,-76.5 1309.5,-70.5 1309.5,-64.5 1309.5,-64.5 1309.5,-52.5 1309.5,-52.5 1309.5,-46.5 1315.5,-40.5 1321.5,-40.5"/>
<text text-anchor="middle" x="1345" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu0_icache_port&#45;&gt;system_cpu0_icache_cpu_side -->
<g id="edge2" class="edge">
<title>system_cpu0_icache_port&#45;&gt;system_cpu0_icache_cpu_side</title>
<path fill="none" stroke="black" d="M1224.46,-171.37C1248.66,-148.91 1291.25,-109.38 1318.78,-83.83"/>
<polygon fill="black" stroke="black" points="1321.52,-86.07 1326.47,-76.7 1316.75,-80.94 1321.52,-86.07"/>
</g>
<!-- system_cpu0_dcache_port -->
<g id="node3" class="node">
<title>system_cpu0_dcache_port</title>
<path fill="#959ead" stroke="#000000" d="M1065.5,-171.5C1065.5,-171.5 1132.5,-171.5 1132.5,-171.5 1138.5,-171.5 1144.5,-177.5 1144.5,-183.5 1144.5,-183.5 1144.5,-195.5 1144.5,-195.5 1144.5,-201.5 1138.5,-207.5 1132.5,-207.5 1132.5,-207.5 1065.5,-207.5 1065.5,-207.5 1059.5,-207.5 1053.5,-201.5 1053.5,-195.5 1053.5,-195.5 1053.5,-183.5 1053.5,-183.5 1053.5,-177.5 1059.5,-171.5 1065.5,-171.5"/>
<text text-anchor="middle" x="1099" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">dcache_port</text>
</g>
<!-- system_cpu0_dcache_cpu_side -->
<g id="node8" class="node">
<title>system_cpu0_dcache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M1101.5,-40.5C1101.5,-40.5 1148.5,-40.5 1148.5,-40.5 1154.5,-40.5 1160.5,-46.5 1160.5,-52.5 1160.5,-52.5 1160.5,-64.5 1160.5,-64.5 1160.5,-70.5 1154.5,-76.5 1148.5,-76.5 1148.5,-76.5 1101.5,-76.5 1101.5,-76.5 1095.5,-76.5 1089.5,-70.5 1089.5,-64.5 1089.5,-64.5 1089.5,-52.5 1089.5,-52.5 1089.5,-46.5 1095.5,-40.5 1101.5,-40.5"/>
<text text-anchor="middle" x="1125" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu0_dcache_port&#45;&gt;system_cpu0_dcache_cpu_side -->
<g id="edge3" class="edge">
<title>system_cpu0_dcache_port&#45;&gt;system_cpu0_dcache_cpu_side</title>
<path fill="none" stroke="black" d="M1102.45,-171.37C1106.82,-149.68 1114.4,-112.08 1119.56,-86.51"/>
<polygon fill="black" stroke="black" points="1122.99,-87.2 1121.53,-76.7 1116.13,-85.81 1122.99,-87.2"/>
</g>
<!-- system_cpu0_mmu_itb_walker_port -->
<g id="node4" class="node">
<title>system_cpu0_mmu_itb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M1604,-171.5C1604,-171.5 1634,-171.5 1634,-171.5 1640,-171.5 1646,-177.5 1646,-183.5 1646,-183.5 1646,-195.5 1646,-195.5 1646,-201.5 1640,-207.5 1634,-207.5 1634,-207.5 1604,-207.5 1604,-207.5 1598,-207.5 1592,-201.5 1592,-195.5 1592,-195.5 1592,-183.5 1592,-183.5 1592,-177.5 1598,-171.5 1604,-171.5"/>
<text text-anchor="middle" x="1619" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu0_itb_walker_cache_cpu_side -->
<g id="node10" class="node">
<title>system_cpu0_itb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M1566.5,-40.5C1566.5,-40.5 1613.5,-40.5 1613.5,-40.5 1619.5,-40.5 1625.5,-46.5 1625.5,-52.5 1625.5,-52.5 1625.5,-64.5 1625.5,-64.5 1625.5,-70.5 1619.5,-76.5 1613.5,-76.5 1613.5,-76.5 1566.5,-76.5 1566.5,-76.5 1560.5,-76.5 1554.5,-70.5 1554.5,-64.5 1554.5,-64.5 1554.5,-52.5 1554.5,-52.5 1554.5,-46.5 1560.5,-40.5 1566.5,-40.5"/>
<text text-anchor="middle" x="1590" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu0_mmu_itb_walker_port&#45;&gt;system_cpu0_itb_walker_cache_cpu_side -->
<g id="edge4" class="edge">
<title>system_cpu0_mmu_itb_walker_port&#45;&gt;system_cpu0_itb_walker_cache_cpu_side</title>
<path fill="none" stroke="black" d="M1615.15,-171.37C1610.27,-149.68 1601.82,-112.08 1596.07,-86.51"/>
<polygon fill="black" stroke="black" points="1599.48,-85.69 1593.87,-76.7 1592.65,-87.23 1599.48,-85.69"/>
</g>
<!-- system_cpu0_mmu_dtb_walker_port -->
<g id="node5" class="node">
<title>system_cpu0_mmu_dtb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M1779,-171.5C1779,-171.5 1809,-171.5 1809,-171.5 1815,-171.5 1821,-177.5 1821,-183.5 1821,-183.5 1821,-195.5 1821,-195.5 1821,-201.5 1815,-207.5 1809,-207.5 1809,-207.5 1779,-207.5 1779,-207.5 1773,-207.5 1767,-201.5 1767,-195.5 1767,-195.5 1767,-183.5 1767,-183.5 1767,-177.5 1773,-171.5 1779,-171.5"/>
<text text-anchor="middle" x="1794" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu0_dtb_walker_cache_cpu_side -->
<g id="node12" class="node">
<title>system_cpu0_dtb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M1760.5,-40.5C1760.5,-40.5 1807.5,-40.5 1807.5,-40.5 1813.5,-40.5 1819.5,-46.5 1819.5,-52.5 1819.5,-52.5 1819.5,-64.5 1819.5,-64.5 1819.5,-70.5 1813.5,-76.5 1807.5,-76.5 1807.5,-76.5 1760.5,-76.5 1760.5,-76.5 1754.5,-76.5 1748.5,-70.5 1748.5,-64.5 1748.5,-64.5 1748.5,-52.5 1748.5,-52.5 1748.5,-46.5 1754.5,-40.5 1760.5,-40.5"/>
<text text-anchor="middle" x="1784" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu0_mmu_dtb_walker_port&#45;&gt;system_cpu0_dtb_walker_cache_cpu_side -->
<g id="edge5" class="edge">
<title>system_cpu0_mmu_dtb_walker_port&#45;&gt;system_cpu0_dtb_walker_cache_cpu_side</title>
<path fill="none" stroke="black" d="M1792.67,-171.37C1791,-149.78 1788.1,-112.41 1786.12,-86.85"/>
<polygon fill="black" stroke="black" points="1789.6,-86.4 1785.33,-76.7 1782.62,-86.94 1789.6,-86.4"/>
</g>
<!-- system_cpu0_icache_mem_side -->
<g id="node7" class="node">
<title>system_cpu0_icache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M1411,-40.5C1411,-40.5 1467,-40.5 1467,-40.5 1473,-40.5 1479,-46.5 1479,-52.5 1479,-52.5 1479,-64.5 1479,-64.5 1479,-70.5 1473,-76.5 1467,-76.5 1467,-76.5 1411,-76.5 1411,-76.5 1405,-76.5 1399,-70.5 1399,-64.5 1399,-64.5 1399,-52.5 1399,-52.5 1399,-46.5 1405,-40.5 1411,-40.5"/>
<text text-anchor="middle" x="1439" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu0_dcache_mem_side -->
<g id="node9" class="node">
<title>system_cpu0_dcache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M1191,-40.5C1191,-40.5 1247,-40.5 1247,-40.5 1253,-40.5 1259,-46.5 1259,-52.5 1259,-52.5 1259,-64.5 1259,-64.5 1259,-70.5 1253,-76.5 1247,-76.5 1247,-76.5 1191,-76.5 1191,-76.5 1185,-76.5 1179,-70.5 1179,-64.5 1179,-64.5 1179,-52.5 1179,-52.5 1179,-46.5 1185,-40.5 1191,-40.5"/>
<text text-anchor="middle" x="1219" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu0_itb_walker_cache_mem_side -->
<g id="node11" class="node">
<title>system_cpu0_itb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M1656,-40.5C1656,-40.5 1712,-40.5 1712,-40.5 1718,-40.5 1724,-46.5 1724,-52.5 1724,-52.5 1724,-64.5 1724,-64.5 1724,-70.5 1718,-76.5 1712,-76.5 1712,-76.5 1656,-76.5 1656,-76.5 1650,-76.5 1644,-70.5 1644,-64.5 1644,-64.5 1644,-52.5 1644,-52.5 1644,-46.5 1650,-40.5 1656,-40.5"/>
<text text-anchor="middle" x="1684" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu0_dtb_walker_cache_mem_side -->
<g id="node13" class="node">
<title>system_cpu0_dtb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M1850,-40.5C1850,-40.5 1906,-40.5 1906,-40.5 1912,-40.5 1918,-46.5 1918,-52.5 1918,-52.5 1918,-64.5 1918,-64.5 1918,-70.5 1912,-76.5 1906,-76.5 1906,-76.5 1850,-76.5 1850,-76.5 1844,-76.5 1838,-70.5 1838,-64.5 1838,-64.5 1838,-52.5 1838,-52.5 1838,-46.5 1844,-40.5 1850,-40.5"/>
<text text-anchor="middle" x="1878" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu0_interrupts_int_requestor -->
<g id="node14" class="node">
<title>system_cpu0_interrupts_int_requestor</title>
<path fill="#94918b" stroke="#000000" d="M1468.5,-171.5C1468.5,-171.5 1539.5,-171.5 1539.5,-171.5 1545.5,-171.5 1551.5,-177.5 1551.5,-183.5 1551.5,-183.5 1551.5,-195.5 1551.5,-195.5 1551.5,-201.5 1545.5,-207.5 1539.5,-207.5 1539.5,-207.5 1468.5,-207.5 1468.5,-207.5 1462.5,-207.5 1456.5,-201.5 1456.5,-195.5 1456.5,-195.5 1456.5,-183.5 1456.5,-183.5 1456.5,-177.5 1462.5,-171.5 1468.5,-171.5"/>
<text text-anchor="middle" x="1504" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">int_requestor</text>
</g>
<!-- system_cpu0_interrupts_int_responder -->
<g id="node15" class="node">
<title>system_cpu0_interrupts_int_responder</title>
<path fill="#94918b" stroke="#000000" d="M1351.5,-171.5C1351.5,-171.5 1426.5,-171.5 1426.5,-171.5 1432.5,-171.5 1438.5,-177.5 1438.5,-183.5 1438.5,-183.5 1438.5,-195.5 1438.5,-195.5 1438.5,-201.5 1432.5,-207.5 1426.5,-207.5 1426.5,-207.5 1351.5,-207.5 1351.5,-207.5 1345.5,-207.5 1339.5,-201.5 1339.5,-195.5 1339.5,-195.5 1339.5,-183.5 1339.5,-183.5 1339.5,-177.5 1345.5,-171.5 1351.5,-171.5"/>
<text text-anchor="middle" x="1389" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">int_responder</text>
</g>
<!-- system_cpu0_interrupts_pio -->
<g id="node16" class="node">
<title>system_cpu0_interrupts_pio</title>
<path fill="#94918b" stroke="#000000" d="M1279,-171.5C1279,-171.5 1309,-171.5 1309,-171.5 1315,-171.5 1321,-177.5 1321,-183.5 1321,-183.5 1321,-195.5 1321,-195.5 1321,-201.5 1315,-207.5 1309,-207.5 1309,-207.5 1279,-207.5 1279,-207.5 1273,-207.5 1267,-201.5 1267,-195.5 1267,-195.5 1267,-183.5 1267,-183.5 1267,-177.5 1273,-171.5 1279,-171.5"/>
<text text-anchor="middle" x="1294" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">pio</text>
</g>
<!-- system_cpu1_icache_port -->
<g id="node17" class="node">
<title>system_cpu1_icache_port</title>
<path fill="#959ead" stroke="#000000" d="M278,-171.5C278,-171.5 340,-171.5 340,-171.5 346,-171.5 352,-177.5 352,-183.5 352,-183.5 352,-195.5 352,-195.5 352,-201.5 346,-207.5 340,-207.5 340,-207.5 278,-207.5 278,-207.5 272,-207.5 266,-201.5 266,-195.5 266,-195.5 266,-183.5 266,-183.5 266,-177.5 272,-171.5 278,-171.5"/>
<text text-anchor="middle" x="309" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">icache_port</text>
</g>
<!-- system_cpu1_icache_cpu_side -->
<g id="node21" class="node">
<title>system_cpu1_icache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M424.5,-40.5C424.5,-40.5 471.5,-40.5 471.5,-40.5 477.5,-40.5 483.5,-46.5 483.5,-52.5 483.5,-52.5 483.5,-64.5 483.5,-64.5 483.5,-70.5 477.5,-76.5 471.5,-76.5 471.5,-76.5 424.5,-76.5 424.5,-76.5 418.5,-76.5 412.5,-70.5 412.5,-64.5 412.5,-64.5 412.5,-52.5 412.5,-52.5 412.5,-46.5 418.5,-40.5 424.5,-40.5"/>
<text text-anchor="middle" x="448" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu1_icache_port&#45;&gt;system_cpu1_icache_cpu_side -->
<g id="edge6" class="edge">
<title>system_cpu1_icache_port&#45;&gt;system_cpu1_icache_cpu_side</title>
<path fill="none" stroke="black" d="M327.46,-171.37C351.66,-148.91 394.25,-109.38 421.78,-83.83"/>
<polygon fill="black" stroke="black" points="424.52,-86.07 429.47,-76.7 419.75,-80.94 424.52,-86.07"/>
</g>
<!-- system_cpu1_dcache_port -->
<g id="node18" class="node">
<title>system_cpu1_dcache_port</title>
<path fill="#959ead" stroke="#000000" d="M168.5,-171.5C168.5,-171.5 235.5,-171.5 235.5,-171.5 241.5,-171.5 247.5,-177.5 247.5,-183.5 247.5,-183.5 247.5,-195.5 247.5,-195.5 247.5,-201.5 241.5,-207.5 235.5,-207.5 235.5,-207.5 168.5,-207.5 168.5,-207.5 162.5,-207.5 156.5,-201.5 156.5,-195.5 156.5,-195.5 156.5,-183.5 156.5,-183.5 156.5,-177.5 162.5,-171.5 168.5,-171.5"/>
<text text-anchor="middle" x="202" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">dcache_port</text>
</g>
<!-- system_cpu1_dcache_cpu_side -->
<g id="node23" class="node">
<title>system_cpu1_dcache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M204.5,-40.5C204.5,-40.5 251.5,-40.5 251.5,-40.5 257.5,-40.5 263.5,-46.5 263.5,-52.5 263.5,-52.5 263.5,-64.5 263.5,-64.5 263.5,-70.5 257.5,-76.5 251.5,-76.5 251.5,-76.5 204.5,-76.5 204.5,-76.5 198.5,-76.5 192.5,-70.5 192.5,-64.5 192.5,-64.5 192.5,-52.5 192.5,-52.5 192.5,-46.5 198.5,-40.5 204.5,-40.5"/>
<text text-anchor="middle" x="228" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu1_dcache_port&#45;&gt;system_cpu1_dcache_cpu_side -->
<g id="edge7" class="edge">
<title>system_cpu1_dcache_port&#45;&gt;system_cpu1_dcache_cpu_side</title>
<path fill="none" stroke="black" d="M205.45,-171.37C209.82,-149.68 217.4,-112.08 222.56,-86.51"/>
<polygon fill="black" stroke="black" points="225.99,-87.2 224.53,-76.7 219.13,-85.81 225.99,-87.2"/>
</g>
<!-- system_cpu1_mmu_itb_walker_port -->
<g id="node19" class="node">
<title>system_cpu1_mmu_itb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M707,-171.5C707,-171.5 737,-171.5 737,-171.5 743,-171.5 749,-177.5 749,-183.5 749,-183.5 749,-195.5 749,-195.5 749,-201.5 743,-207.5 737,-207.5 737,-207.5 707,-207.5 707,-207.5 701,-207.5 695,-201.5 695,-195.5 695,-195.5 695,-183.5 695,-183.5 695,-177.5 701,-171.5 707,-171.5"/>
<text text-anchor="middle" x="722" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu1_itb_walker_cache_cpu_side -->
<g id="node25" class="node">
<title>system_cpu1_itb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M669.5,-40.5C669.5,-40.5 716.5,-40.5 716.5,-40.5 722.5,-40.5 728.5,-46.5 728.5,-52.5 728.5,-52.5 728.5,-64.5 728.5,-64.5 728.5,-70.5 722.5,-76.5 716.5,-76.5 716.5,-76.5 669.5,-76.5 669.5,-76.5 663.5,-76.5 657.5,-70.5 657.5,-64.5 657.5,-64.5 657.5,-52.5 657.5,-52.5 657.5,-46.5 663.5,-40.5 669.5,-40.5"/>
<text text-anchor="middle" x="693" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu1_mmu_itb_walker_port&#45;&gt;system_cpu1_itb_walker_cache_cpu_side -->
<g id="edge8" class="edge">
<title>system_cpu1_mmu_itb_walker_port&#45;&gt;system_cpu1_itb_walker_cache_cpu_side</title>
<path fill="none" stroke="black" d="M718.15,-171.37C713.27,-149.68 704.82,-112.08 699.07,-86.51"/>
<polygon fill="black" stroke="black" points="702.48,-85.69 696.87,-76.7 695.65,-87.23 702.48,-85.69"/>
</g>
<!-- system_cpu1_mmu_dtb_walker_port -->
<g id="node20" class="node">
<title>system_cpu1_mmu_dtb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M882,-171.5C882,-171.5 912,-171.5 912,-171.5 918,-171.5 924,-177.5 924,-183.5 924,-183.5 924,-195.5 924,-195.5 924,-201.5 918,-207.5 912,-207.5 912,-207.5 882,-207.5 882,-207.5 876,-207.5 870,-201.5 870,-195.5 870,-195.5 870,-183.5 870,-183.5 870,-177.5 876,-171.5 882,-171.5"/>
<text text-anchor="middle" x="897" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu1_dtb_walker_cache_cpu_side -->
<g id="node27" class="node">
<title>system_cpu1_dtb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M863.5,-40.5C863.5,-40.5 910.5,-40.5 910.5,-40.5 916.5,-40.5 922.5,-46.5 922.5,-52.5 922.5,-52.5 922.5,-64.5 922.5,-64.5 922.5,-70.5 916.5,-76.5 910.5,-76.5 910.5,-76.5 863.5,-76.5 863.5,-76.5 857.5,-76.5 851.5,-70.5 851.5,-64.5 851.5,-64.5 851.5,-52.5 851.5,-52.5 851.5,-46.5 857.5,-40.5 863.5,-40.5"/>
<text text-anchor="middle" x="887" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu1_mmu_dtb_walker_port&#45;&gt;system_cpu1_dtb_walker_cache_cpu_side -->
<g id="edge9" class="edge">
<title>system_cpu1_mmu_dtb_walker_port&#45;&gt;system_cpu1_dtb_walker_cache_cpu_side</title>
<path fill="none" stroke="black" d="M895.67,-171.37C894,-149.78 891.1,-112.41 889.12,-86.85"/>
<polygon fill="black" stroke="black" points="892.6,-86.4 888.33,-76.7 885.62,-86.94 892.6,-86.4"/>
</g>
<!-- system_cpu1_icache_mem_side -->
<g id="node22" class="node">
<title>system_cpu1_icache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M514,-40.5C514,-40.5 570,-40.5 570,-40.5 576,-40.5 582,-46.5 582,-52.5 582,-52.5 582,-64.5 582,-64.5 582,-70.5 576,-76.5 570,-76.5 570,-76.5 514,-76.5 514,-76.5 508,-76.5 502,-70.5 502,-64.5 502,-64.5 502,-52.5 502,-52.5 502,-46.5 508,-40.5 514,-40.5"/>
<text text-anchor="middle" x="542" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu1_dcache_mem_side -->
<g id="node24" class="node">
<title>system_cpu1_dcache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M294,-40.5C294,-40.5 350,-40.5 350,-40.5 356,-40.5 362,-46.5 362,-52.5 362,-52.5 362,-64.5 362,-64.5 362,-70.5 356,-76.5 350,-76.5 350,-76.5 294,-76.5 294,-76.5 288,-76.5 282,-70.5 282,-64.5 282,-64.5 282,-52.5 282,-52.5 282,-46.5 288,-40.5 294,-40.5"/>
<text text-anchor="middle" x="322" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu1_itb_walker_cache_mem_side -->
<g id="node26" class="node">
<title>system_cpu1_itb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M759,-40.5C759,-40.5 815,-40.5 815,-40.5 821,-40.5 827,-46.5 827,-52.5 827,-52.5 827,-64.5 827,-64.5 827,-70.5 821,-76.5 815,-76.5 815,-76.5 759,-76.5 759,-76.5 753,-76.5 747,-70.5 747,-64.5 747,-64.5 747,-52.5 747,-52.5 747,-46.5 753,-40.5 759,-40.5"/>
<text text-anchor="middle" x="787" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu1_dtb_walker_cache_mem_side -->
<g id="node28" class="node">
<title>system_cpu1_dtb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M953,-40.5C953,-40.5 1009,-40.5 1009,-40.5 1015,-40.5 1021,-46.5 1021,-52.5 1021,-52.5 1021,-64.5 1021,-64.5 1021,-70.5 1015,-76.5 1009,-76.5 1009,-76.5 953,-76.5 953,-76.5 947,-76.5 941,-70.5 941,-64.5 941,-64.5 941,-52.5 941,-52.5 941,-46.5 947,-40.5 953,-40.5"/>
<text text-anchor="middle" x="981" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu1_interrupts_int_requestor -->
<g id="node29" class="node">
<title>system_cpu1_interrupts_int_requestor</title>
<path fill="#94918b" stroke="#000000" d="M571.5,-171.5C571.5,-171.5 642.5,-171.5 642.5,-171.5 648.5,-171.5 654.5,-177.5 654.5,-183.5 654.5,-183.5 654.5,-195.5 654.5,-195.5 654.5,-201.5 648.5,-207.5 642.5,-207.5 642.5,-207.5 571.5,-207.5 571.5,-207.5 565.5,-207.5 559.5,-201.5 559.5,-195.5 559.5,-195.5 559.5,-183.5 559.5,-183.5 559.5,-177.5 565.5,-171.5 571.5,-171.5"/>
<text text-anchor="middle" x="607" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">int_requestor</text>
</g>
<!-- system_cpu1_interrupts_int_responder -->
<g id="node30" class="node">
<title>system_cpu1_interrupts_int_responder</title>
<path fill="#94918b" stroke="#000000" d="M454.5,-171.5C454.5,-171.5 529.5,-171.5 529.5,-171.5 535.5,-171.5 541.5,-177.5 541.5,-183.5 541.5,-183.5 541.5,-195.5 541.5,-195.5 541.5,-201.5 535.5,-207.5 529.5,-207.5 529.5,-207.5 454.5,-207.5 454.5,-207.5 448.5,-207.5 442.5,-201.5 442.5,-195.5 442.5,-195.5 442.5,-183.5 442.5,-183.5 442.5,-177.5 448.5,-171.5 454.5,-171.5"/>
<text text-anchor="middle" x="492" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">int_responder</text>
</g>
<!-- system_cpu1_interrupts_pio -->
<g id="node31" class="node">
<title>system_cpu1_interrupts_pio</title>
<path fill="#94918b" stroke="#000000" d="M382,-171.5C382,-171.5 412,-171.5 412,-171.5 418,-171.5 424,-177.5 424,-183.5 424,-183.5 424,-195.5 424,-195.5 424,-201.5 418,-207.5 412,-207.5 412,-207.5 382,-207.5 382,-207.5 376,-207.5 370,-201.5 370,-195.5 370,-195.5 370,-183.5 370,-183.5 370,-177.5 376,-171.5 382,-171.5"/>
<text text-anchor="middle" x="397" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">pio</text>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu0_interrupts_int_requestor -->
<g id="edge11" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu0_interrupts_int_requestor</title>
<path fill="none" stroke="black" d="M1088.5,-424.42C1200.33,-421.96 1420.92,-414.31 1448,-392 1504.46,-345.47 1506.73,-247.35 1505.14,-207.68"/>
<polygon fill="black" stroke="black" points="1088.28,-420.92 1078.35,-424.63 1088.43,-427.92 1088.28,-420.92"/>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu1_interrupts_int_requestor -->
<g id="edge12" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu1_interrupts_int_requestor</title>
<path fill="none" stroke="black" d="M978.48,-404.89C972.69,-402.92 966.77,-401.21 961,-400 945.88,-396.83 695.58,-400.97 683,-392 621.51,-348.15 609.74,-248.04 607.51,-207.76"/>
<polygon fill="black" stroke="black" points="977.45,-408.24 988.05,-408.4 979.86,-401.67 977.45,-408.24"/>
</g>
<!-- system_l3_mem_side -->
<g id="node37" class="node">
<title>system_l3_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M1962,-171.5C1962,-171.5 2018,-171.5 2018,-171.5 2024,-171.5 2030,-177.5 2030,-183.5 2030,-183.5 2030,-195.5 2030,-195.5 2030,-201.5 2024,-207.5 2018,-207.5 2018,-207.5 1962,-207.5 1962,-207.5 1956,-207.5 1950,-201.5 1950,-195.5 1950,-195.5 1950,-183.5 1950,-183.5 1950,-177.5 1956,-171.5 1962,-171.5"/>
<text text-anchor="middle" x="1990" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_l3_mem_side -->
<g id="edge10" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_l3_mem_side</title>
<path fill="none" stroke="black" d="M1088.28,-425.02C1287.08,-423.27 1880.6,-416.04 1914,-392 1975.3,-347.88 1987.18,-247.93 1989.46,-207.73"/>
<polygon fill="black" stroke="black" points="1088.25,-421.52 1078.28,-425.1 1088.31,-428.52 1088.25,-421.52"/>
</g>
<!-- system_membus_mem_side_ports -->
<g id="node33" class="node">
<title>system_membus_mem_side_ports</title>
<path fill="#586070" stroke="#000000" d="M846,-408.5C846,-408.5 940,-408.5 940,-408.5 946,-408.5 952,-414.5 952,-420.5 952,-420.5 952,-432.5 952,-432.5 952,-438.5 946,-444.5 940,-444.5 940,-444.5 846,-444.5 846,-444.5 840,-444.5 834,-438.5 834,-432.5 834,-432.5 834,-420.5 834,-420.5 834,-414.5 840,-408.5 846,-408.5"/>
<text text-anchor="middle" x="893" y="-422.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side_ports</text>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu0_interrupts_int_responder -->
<g id="edge14" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu0_interrupts_int_responder</title>
<path fill="none" stroke="black" d="M931.54,-408.49C941,-405.03 951.22,-401.88 961,-400 981.13,-396.12 1313.72,-404.47 1330,-392 1383.99,-350.63 1390.62,-262.5 1390.25,-217.77"/>
<polygon fill="black" stroke="black" points="1393.74,-217.56 1390.03,-207.64 1386.74,-217.71 1393.74,-217.56"/>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu0_interrupts_pio -->
<g id="edge13" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu0_interrupts_pio</title>
<path fill="none" stroke="black" d="M931.91,-408.39C941.26,-404.99 951.35,-401.88 961,-400 977.47,-396.79 1250.41,-403.1 1263,-392 1312.43,-348.44 1306.37,-261.69 1299.38,-217.59"/>
<polygon fill="black" stroke="black" points="1302.8,-216.86 1297.66,-207.6 1295.9,-218.05 1302.8,-216.86"/>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu1_interrupts_int_responder -->
<g id="edge16" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu1_interrupts_int_responder</title>
<path fill="none" stroke="black" d="M833.95,-423.28C741.85,-419.28 572.28,-409.63 551,-392 498.75,-348.71 491.29,-261.84 491.11,-217.65"/>
<polygon fill="black" stroke="black" points="494.61,-217.67 491.19,-207.64 487.61,-217.61 494.61,-217.67"/>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu1_interrupts_pio -->
<g id="edge15" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu1_interrupts_pio</title>
<path fill="none" stroke="black" d="M833.98,-425.15C716.72,-423.89 463.15,-418.14 434,-392 384.71,-347.8 387.54,-261.33 392.75,-217.44"/>
<polygon fill="black" stroke="black" points="396.23,-217.87 394.06,-207.5 389.29,-216.96 396.23,-217.87"/>
</g>
<!-- system_mem_ctrls_port -->
<g id="node42" class="node">
<title>system_mem_ctrls_port</title>
<path fill="#4b4746" stroke="#000000" d="M90,-171.5C90,-171.5 120,-171.5 120,-171.5 126,-171.5 132,-177.5 132,-183.5 132,-183.5 132,-195.5 132,-195.5 132,-201.5 126,-207.5 120,-207.5 120,-207.5 90,-207.5 90,-207.5 84,-207.5 78,-201.5 78,-195.5 78,-195.5 78,-183.5 78,-183.5 78,-177.5 84,-171.5 90,-171.5"/>
<text text-anchor="middle" x="105" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_mem_ctrls_port -->
<g id="edge17" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_mem_ctrls_port</title>
<path fill="none" stroke="black" d="M833.81,-424.83C661.38,-422.64 169.97,-414.42 144,-392 93.79,-348.66 95.98,-261.8 100.91,-217.64"/>
<polygon fill="black" stroke="black" points="104.4,-217.99 102.16,-207.63 97.45,-217.12 104.4,-217.99"/>
</g>
<!-- system_l2_cpu_side -->
<g id="node34" class="node">
<title>system_l2_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M2242.5,-40.5C2242.5,-40.5 2289.5,-40.5 2289.5,-40.5 2295.5,-40.5 2301.5,-46.5 2301.5,-52.5 2301.5,-52.5 2301.5,-64.5 2301.5,-64.5 2301.5,-70.5 2295.5,-76.5 2289.5,-76.5 2289.5,-76.5 2242.5,-76.5 2242.5,-76.5 2236.5,-76.5 2230.5,-70.5 2230.5,-64.5 2230.5,-64.5 2230.5,-52.5 2230.5,-52.5 2230.5,-46.5 2236.5,-40.5 2242.5,-40.5"/>
<text text-anchor="middle" x="2266" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_l2_mem_side -->
<g id="node35" class="node">
<title>system_l2_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M2332,-40.5C2332,-40.5 2388,-40.5 2388,-40.5 2394,-40.5 2400,-46.5 2400,-52.5 2400,-52.5 2400,-64.5 2400,-64.5 2400,-70.5 2394,-76.5 2388,-76.5 2388,-76.5 2332,-76.5 2332,-76.5 2326,-76.5 2320,-70.5 2320,-64.5 2320,-64.5 2320,-52.5 2320,-52.5 2320,-46.5 2326,-40.5 2332,-40.5"/>
<text text-anchor="middle" x="2360" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_l3_cpu_side -->
<g id="node36" class="node">
<title>system_l3_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M2060.5,-171.5C2060.5,-171.5 2107.5,-171.5 2107.5,-171.5 2113.5,-171.5 2119.5,-177.5 2119.5,-183.5 2119.5,-183.5 2119.5,-195.5 2119.5,-195.5 2119.5,-201.5 2113.5,-207.5 2107.5,-207.5 2107.5,-207.5 2060.5,-207.5 2060.5,-207.5 2054.5,-207.5 2048.5,-201.5 2048.5,-195.5 2048.5,-195.5 2048.5,-183.5 2048.5,-183.5 2048.5,-177.5 2054.5,-171.5 2060.5,-171.5"/>
<text text-anchor="middle" x="2084" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_tol2bus_cpu_side_ports -->
<g id="node38" class="node">
<title>system_tol2bus_cpu_side_ports</title>
<path fill="#586070" stroke="#000000" d="M2156,-171.5C2156,-171.5 2240,-171.5 2240,-171.5 2246,-171.5 2252,-177.5 2252,-183.5 2252,-183.5 2252,-195.5 2252,-195.5 2252,-201.5 2246,-207.5 2240,-207.5 2240,-207.5 2156,-207.5 2156,-207.5 2150,-207.5 2144,-201.5 2144,-195.5 2144,-195.5 2144,-183.5 2144,-183.5 2144,-177.5 2150,-171.5 2156,-171.5"/>
<text text-anchor="middle" x="2198" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side_ports</text>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu0_icache_mem_side -->
<g id="edge18" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu0_icache_mem_side</title>
<path fill="none" stroke="black" d="M2168.81,-165.57C2157.88,-158.25 2144.95,-151.02 2132,-147 2006.68,-108.1 1667.49,-161.35 1542,-123 1510.66,-113.42 1479.27,-91.94 1459.52,-76.61"/>
<polygon fill="black" stroke="black" points="2166.92,-168.51 2177.12,-171.39 2170.94,-162.78 2166.92,-168.51"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu0_dcache_mem_side -->
<g id="edge19" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu0_dcache_mem_side</title>
<path fill="none" stroke="black" d="M2168.84,-165.48C2157.91,-158.16 2144.98,-150.94 2132,-147 1954.39,-93.02 1470.99,-187.7 1297,-123 1271.47,-113.51 1248.09,-92 1233.72,-76.65"/>
<polygon fill="black" stroke="black" points="2166.95,-168.43 2177.14,-171.31 2170.97,-162.7 2166.95,-168.43"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu0_itb_walker_cache_mem_side -->
<g id="edge20" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu0_itb_walker_cache_mem_side</title>
<path fill="none" stroke="black" d="M2168.51,-165.54C2157.63,-158.3 2144.81,-151.12 2132,-147 2048.07,-120.03 1814.5,-163.13 1736,-123 1716.33,-112.95 1701.42,-91.79 1692.71,-76.66"/>
<polygon fill="black" stroke="black" points="2166.58,-168.46 2176.79,-171.3 2170.58,-162.71 2166.58,-168.46"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu0_dtb_walker_cache_mem_side -->
<g id="edge21" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu0_dtb_walker_cache_mem_side</title>
<path fill="none" stroke="black" d="M2165.03,-165.69C2154.73,-159.14 2143.14,-152.33 2132,-147 2059.43,-112.26 1969.33,-84.61 1918.28,-70.27"/>
<polygon fill="black" stroke="black" points="2163.41,-168.81 2173.7,-171.34 2167.23,-162.95 2163.41,-168.81"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu1_icache_mem_side -->
<g id="edge22" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu1_icache_mem_side</title>
<path fill="none" stroke="black" d="M2169.13,-165.56C2158.14,-158.17 2145.1,-150.89 2132,-147 1973.6,-99.95 803.61,-169.35 645,-123 613.54,-113.81 582.18,-92.24 562.47,-76.79"/>
<polygon fill="black" stroke="black" points="2167.27,-168.54 2177.46,-171.45 2171.31,-162.82 2167.27,-168.54"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu1_dcache_mem_side -->
<g id="edge23" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu1_dcache_mem_side</title>
<path fill="none" stroke="black" d="M2169.13,-165.55C2158.15,-158.16 2145.11,-150.88 2132,-147 1947.44,-92.41 580.89,-188.74 400,-123 374.4,-113.7 351.03,-92.15 336.69,-76.74"/>
<polygon fill="black" stroke="black" points="2167.27,-168.52 2177.46,-171.44 2171.32,-162.8 2167.27,-168.52"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu1_itb_walker_cache_mem_side -->
<g id="edge24" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu1_itb_walker_cache_mem_side</title>
<path fill="none" stroke="black" d="M2169.12,-165.58C2158.14,-158.19 2145.1,-150.91 2132,-147 2063.15,-126.46 903.64,-154.35 839,-123 819,-113.3 804.07,-91.84 795.45,-76.56"/>
<polygon fill="black" stroke="black" points="2167.26,-168.55 2177.45,-171.46 2171.3,-162.84 2167.26,-168.55"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu1_dtb_walker_cache_mem_side -->
<g id="edge25" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu1_dtb_walker_cache_mem_side</title>
<path fill="none" stroke="black" d="M2169.11,-165.61C2158.13,-158.23 2145.09,-150.94 2132,-147 1907.42,-79.49 1300.78,-193.1 1077,-123 1047.25,-113.68 1018.11,-92.14 999.88,-76.73"/>
<polygon fill="black" stroke="black" points="2167.26,-168.58 2177.44,-171.49 2171.29,-162.87 2167.26,-168.58"/>
</g>
<!-- system_tol2bus_mem_side_ports -->
<g id="node39" class="node">
<title>system_tol2bus_mem_side_ports</title>
<path fill="#586070" stroke="#000000" d="M2282,-171.5C2282,-171.5 2376,-171.5 2376,-171.5 2382,-171.5 2388,-177.5 2388,-183.5 2388,-183.5 2388,-195.5 2388,-195.5 2388,-201.5 2382,-207.5 2376,-207.5 2376,-207.5 2282,-207.5 2282,-207.5 2276,-207.5 2270,-201.5 2270,-195.5 2270,-195.5 2270,-183.5 2270,-183.5 2270,-177.5 2276,-171.5 2282,-171.5"/>
<text text-anchor="middle" x="2329" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side_ports</text>
</g>
<!-- system_tol2bus_mem_side_ports&#45;&gt;system_l2_cpu_side -->
<g id="edge26" class="edge">
<title>system_tol2bus_mem_side_ports&#45;&gt;system_l2_cpu_side</title>
<path fill="none" stroke="black" d="M2320.63,-171.37C2309.95,-149.49 2291.35,-111.41 2278.86,-85.83"/>
<polygon fill="black" stroke="black" points="2281.93,-84.15 2274.4,-76.7 2275.64,-87.22 2281.93,-84.15"/>
</g>
<!-- system_tol3bus_cpu_side_ports -->
<g id="node40" class="node">
<title>system_tol3bus_cpu_side_ports</title>
<path fill="#586070" stroke="#000000" d="M2238,-408.5C2238,-408.5 2322,-408.5 2322,-408.5 2328,-408.5 2334,-414.5 2334,-420.5 2334,-420.5 2334,-432.5 2334,-432.5 2334,-438.5 2328,-444.5 2322,-444.5 2322,-444.5 2238,-444.5 2238,-444.5 2232,-444.5 2226,-438.5 2226,-432.5 2226,-432.5 2226,-420.5 2226,-420.5 2226,-414.5 2232,-408.5 2238,-408.5"/>
<text text-anchor="middle" x="2280" y="-422.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side_ports</text>
</g>
<!-- system_tol3bus_cpu_side_ports&#45;&gt;system_l2_mem_side -->
<g id="edge27" class="edge">
<title>system_tol3bus_cpu_side_ports&#45;&gt;system_l2_mem_side</title>
<path fill="none" stroke="black" d="M2343.87,-414.87C2368.55,-409.34 2392.64,-401.7 2400,-392 2474.7,-293.59 2397.83,-129.45 2369.54,-76.51"/>
<polygon fill="black" stroke="black" points="2343.1,-411.45 2334.05,-416.95 2344.56,-418.3 2343.1,-411.45"/>
</g>
<!-- system_tol3bus_mem_side_ports -->
<g id="node41" class="node">
<title>system_tol3bus_mem_side_ports</title>
<path fill="#586070" stroke="#000000" d="M2102,-408.5C2102,-408.5 2196,-408.5 2196,-408.5 2202,-408.5 2208,-414.5 2208,-420.5 2208,-420.5 2208,-432.5 2208,-432.5 2208,-438.5 2202,-444.5 2196,-444.5 2196,-444.5 2102,-444.5 2102,-444.5 2096,-444.5 2090,-438.5 2090,-432.5 2090,-432.5 2090,-420.5 2090,-420.5 2090,-414.5 2096,-408.5 2102,-408.5"/>
<text text-anchor="middle" x="2149" y="-422.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side_ports</text>
</g>
<!-- system_tol3bus_mem_side_ports&#45;&gt;system_l3_cpu_side -->
<g id="edge28" class="edge">
<title>system_tol3bus_mem_side_ports&#45;&gt;system_l3_cpu_side</title>
<path fill="none" stroke="black" d="M2139.38,-408.46C2136.72,-403.29 2134.02,-397.51 2132,-392 2109.8,-331.52 2095.17,-257 2088.38,-217.72"/>
<polygon fill="black" stroke="black" points="2091.79,-216.89 2086.67,-207.61 2084.89,-218.06 2091.79,-216.89"/>
</g>
</g>
</svg>
