

================================================================
== Vitis HLS Report for 'stencil_2d_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2'
================================================================
* Date:           Thu Apr 27 10:23:34 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        stencil_2d
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: kintex7
* Target device:  xc7k160t-fbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.627 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     3932|     3932|  19.660 us|  19.660 us|  3932|  3932|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                 |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |            Loop Name            |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_7_1_VITIS_LOOP_8_2  |     3930|     3930|        16|          5|          1|   784|       yes|
        +---------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+--------+-----+
|       Name      | BRAM_18K| DSP |   FF   |   LUT  | URAM|
+-----------------+---------+-----+--------+--------+-----+
|DSP              |        -|    -|       -|       -|    -|
|Expression       |        -|    -|       0|     626|    -|
|FIFO             |        -|    -|       -|       -|    -|
|Instance         |        -|   27|    1935|       9|    -|
|Memory           |        -|    -|       -|       -|    -|
|Multiplexer      |        -|    -|       -|     179|    -|
|Register         |        -|    -|    1010|      32|    -|
+-----------------+---------+-----+--------+--------+-----+
|Total            |        0|   27|    2945|     846|    0|
+-----------------+---------+-----+--------+--------+-----+
|Available        |      650|  600|  202800|  101400|    0|
+-----------------+---------+-----+--------+--------+-----+
|Utilization (%)  |        0|    4|       1|      ~0|    0|
+-----------------+---------+-----+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-----------------------+--------------------+---------+----+-----+----+-----+
    |        Instance       |       Module       | BRAM_18K| DSP|  FF | LUT| URAM|
    +-----------------------+--------------------+---------+----+-----+----+-----+
    |mul_32s_32s_32_5_1_U1  |mul_32s_32s_32_5_1  |        0|   3|  215|   1|    0|
    |mul_32s_32s_32_5_1_U2  |mul_32s_32s_32_5_1  |        0|   3|  215|   1|    0|
    |mul_32s_32s_32_5_1_U3  |mul_32s_32s_32_5_1  |        0|   3|  215|   1|    0|
    |mul_32s_32s_32_5_1_U4  |mul_32s_32s_32_5_1  |        0|   3|  215|   1|    0|
    |mul_32s_32s_32_5_1_U5  |mul_32s_32s_32_5_1  |        0|   3|  215|   1|    0|
    |mul_32s_32s_32_5_1_U6  |mul_32s_32s_32_5_1  |        0|   3|  215|   1|    0|
    |mul_32s_32s_32_5_1_U7  |mul_32s_32s_32_5_1  |        0|   3|  215|   1|    0|
    |mul_32s_32s_32_5_1_U8  |mul_32s_32s_32_5_1  |        0|   3|  215|   1|    0|
    |mul_32s_32s_32_5_1_U9  |mul_32s_32s_32_5_1  |        0|   3|  215|   1|    0|
    +-----------------------+--------------------+---------+----+-----+----+-----+
    |Total                  |                    |        0|  27| 1935|   9|    0|
    +-----------------------+--------------------+---------+----+-----+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |add_ln12_1_fu_506_p2    |         +|   0|  0|  17|          10|           1|
    |add_ln12_2_fu_455_p2    |         +|   0|  0|  17|          10|           2|
    |add_ln12_3_fu_461_p2    |         +|   0|  0|  17|          10|          10|
    |add_ln12_4_fu_511_p2    |         +|   0|  0|  17|          10|           1|
    |add_ln12_5_fu_536_p2    |         +|   0|  0|  17|          10|           2|
    |add_ln12_6_fu_467_p2    |         +|   0|  0|  17|          10|          10|
    |add_ln12_7_fu_553_p2    |         +|   0|  0|  17|          10|           1|
    |add_ln12_8_fu_497_p2    |         +|   0|  0|  17|          10|           2|
    |add_ln12_fu_449_p2      |         +|   0|  0|  17|          10|          10|
    |add_ln13_1_fu_604_p2    |         +|   0|  0|  39|          32|          32|
    |add_ln13_2_fu_612_p2    |         +|   0|  0|  32|          32|          32|
    |add_ln13_3_fu_595_p2    |         +|   0|  0|  32|          32|          32|
    |add_ln13_4_fu_586_p2    |         +|   0|  0|  32|          32|          32|
    |add_ln13_5_fu_590_p2    |         +|   0|  0|  32|          32|          32|
    |add_ln13_6_fu_599_p2    |         +|   0|  0|  32|          32|          32|
    |add_ln13_7_fu_616_p2    |         +|   0|  0|  32|          32|          32|
    |add_ln13_fu_608_p2      |         +|   0|  0|  39|          32|          32|
    |add_ln7_fu_342_p2       |         +|   0|  0|  17|          10|           1|
    |add_ln8_fu_473_p2       |         +|   0|  0|  13|           5|           1|
    |empty_6_fu_298_p2       |         +|   0|  0|  13|           5|           1|
    |empty_8_fu_330_p2       |         +|   0|  0|  13|           5|           2|
    |p_mid110_fu_357_p2      |         +|   0|  0|  13|           5|           2|
    |empty_7_fu_324_p2       |         -|   0|  0|  17|          10|          10|
    |empty_9_fu_386_p2       |         -|   0|  0|  17|          10|          10|
    |empty_fu_292_p2         |         -|   0|  0|  17|          10|          10|
    |p_mid112_fu_427_p2      |         -|   0|  0|  17|          10|          10|
    |icmp_ln7_fu_336_p2      |      icmp|   0|  0|  11|          10|           9|
    |icmp_ln8_fu_351_p2      |      icmp|   0|  0|   9|           5|           4|
    |select_ln7_1_fu_398_p3  |    select|   0|  0|  10|           1|          10|
    |select_ln7_2_fu_403_p3  |    select|   0|  0|  10|           1|          10|
    |select_ln7_3_fu_433_p3  |    select|   0|  0|  10|           1|          10|
    |select_ln7_4_fu_440_p3  |    select|   0|  0|   5|           1|           5|
    |select_ln7_fu_392_p3    |    select|   0|  0|   5|           1|           1|
    |ap_enable_pp0           |       xor|   0|  0|   6|           1|           2|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0| 626|         437|         393|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                             |  25|          6|    1|          6|
    |ap_done_int                           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0               |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1               |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter3               |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg      |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter2_reg      |   9|          2|    1|          2|
    |ap_sig_allocacmp_c_load               |   9|          2|    5|         10|
    |ap_sig_allocacmp_indvar_flatten_load  |   9|          2|   10|         20|
    |ap_sig_allocacmp_r_1                  |   9|          2|    5|         10|
    |c_fu_84                               |   9|          2|    5|         10|
    |indvar_flatten_fu_92                  |   9|          2|   10|         20|
    |orig_address0                         |  25|          6|   10|         60|
    |orig_address1                         |  21|          5|   10|         50|
    |r_fu_88                               |   9|          2|    5|         10|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 | 179|         41|   67|        208|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |add21_lcssa_lcssa_phi_fu_80       |  32|   0|   32|          0|
    |add_ln12_1_reg_803                |  10|   0|   10|          0|
    |add_ln12_2_reg_759                |  10|   0|   10|          0|
    |add_ln12_3_reg_764                |  10|   0|   10|          0|
    |add_ln12_4_reg_818                |  10|   0|   10|          0|
    |add_ln12_5_reg_843                |  10|   0|   10|          0|
    |add_ln12_6_reg_771                |  10|   0|   10|          0|
    |add_ln12_7_reg_873                |  10|   0|   10|          0|
    |add_ln12_8_reg_788                |  10|   0|   10|          0|
    |add_ln12_reg_753                  |  10|   0|   10|          0|
    |add_ln13_1_reg_953                |  32|   0|   32|          0|
    |add_ln13_5_reg_928                |  32|   0|   32|          0|
    |add_ln13_6_reg_943                |  32|   0|   32|          0|
    |add_ln13_7_reg_963                |  32|   0|   32|          0|
    |add_ln13_reg_958                  |  32|   0|   32|          0|
    |ap_CS_fsm                         |   5|   0|    5|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |c_fu_84                           |   5|   0|    5|          0|
    |c_load_reg_733                    |   5|   0|    5|          0|
    |empty_6_reg_712                   |   5|   0|    5|          0|
    |empty_7_reg_717                   |   9|   0|   10|          1|
    |empty_8_reg_723                   |   5|   0|    5|          0|
    |empty_reg_707                     |   9|   0|   10|          1|
    |icmp_ln7_reg_729                  |   1|   0|    1|          0|
    |icmp_ln7_reg_729_pp0_iter1_reg    |   1|   0|    1|          0|
    |icmp_ln8_reg_738                  |   1|   0|    1|          0|
    |indvar_flatten_fu_92              |  10|   0|   10|          0|
    |mul_ln12_1_reg_918                |  32|   0|   32|          0|
    |mul_ln12_2_reg_898                |  32|   0|   32|          0|
    |mul_ln12_3_reg_903                |  32|   0|   32|          0|
    |mul_ln12_4_reg_923                |  32|   0|   32|          0|
    |mul_ln12_5_reg_933                |  32|   0|   32|          0|
    |mul_ln12_6_reg_938                |  32|   0|   32|          0|
    |mul_ln12_7_reg_948                |  32|   0|   32|          0|
    |mul_ln12_8_reg_913                |  32|   0|   32|          0|
    |mul_ln12_reg_908                  |  32|   0|   32|          0|
    |orig_load_1_reg_853               |  32|   0|   32|          0|
    |orig_load_2_reg_808               |  32|   0|   32|          0|
    |orig_load_3_reg_813               |  32|   0|   32|          0|
    |orig_load_4_reg_858               |  32|   0|   32|          0|
    |orig_load_5_reg_878               |  32|   0|   32|          0|
    |orig_load_6_reg_883               |  32|   0|   32|          0|
    |orig_load_7_reg_893               |  32|   0|   32|          0|
    |orig_load_8_reg_848               |  32|   0|   32|          0|
    |orig_load_reg_828                 |  32|   0|   32|          0|
    |p_mid110_reg_747                  |   5|   0|    5|          0|
    |r_1_reg_702                       |   5|   0|    5|          0|
    |r_fu_88                           |   5|   0|    5|          0|
    |zext_ln12_4_reg_793               |  10|   0|   64|         54|
    |zext_ln12_4_reg_793               |  64|  32|   64|         54|
    +----------------------------------+----+----+-----+-----------+
    |Total                             |1010|  32| 1066|        110|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------------+-----+-----+------------+---------------------------------------------------+--------------+
|             RTL Ports            | Dir | Bits|  Protocol  |                   Source Object                   |    C Type    |
+----------------------------------+-----+-----+------------+---------------------------------------------------+--------------+
|ap_clk                            |   in|    1|  ap_ctrl_hs|  stencil_2d_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2|  return value|
|ap_rst                            |   in|    1|  ap_ctrl_hs|  stencil_2d_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2|  return value|
|ap_start                          |   in|    1|  ap_ctrl_hs|  stencil_2d_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2|  return value|
|ap_done                           |  out|    1|  ap_ctrl_hs|  stencil_2d_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2|  return value|
|ap_idle                           |  out|    1|  ap_ctrl_hs|  stencil_2d_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2|  return value|
|ap_ready                          |  out|    1|  ap_ctrl_hs|  stencil_2d_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2|  return value|
|orig_address0                     |  out|   10|   ap_memory|                                               orig|         array|
|orig_ce0                          |  out|    1|   ap_memory|                                               orig|         array|
|orig_q0                           |   in|   32|   ap_memory|                                               orig|         array|
|orig_address1                     |  out|   10|   ap_memory|                                               orig|         array|
|orig_ce1                          |  out|    1|   ap_memory|                                               orig|         array|
|orig_q1                           |   in|   32|   ap_memory|                                               orig|         array|
|filter_load                       |   in|   32|     ap_none|                                        filter_load|        scalar|
|filter_load_1                     |   in|   32|     ap_none|                                      filter_load_1|        scalar|
|filter_load_2                     |   in|   32|     ap_none|                                      filter_load_2|        scalar|
|filter_load_3                     |   in|   32|     ap_none|                                      filter_load_3|        scalar|
|filter_load_4                     |   in|   32|     ap_none|                                      filter_load_4|        scalar|
|filter_load_5                     |   in|   32|     ap_none|                                      filter_load_5|        scalar|
|filter_load_6                     |   in|   32|     ap_none|                                      filter_load_6|        scalar|
|filter_load_7                     |   in|   32|     ap_none|                                      filter_load_7|        scalar|
|filter_load_8                     |   in|   32|     ap_none|                                      filter_load_8|        scalar|
|sol_address0                      |  out|   10|   ap_memory|                                                sol|         array|
|sol_ce0                           |  out|    1|   ap_memory|                                                sol|         array|
|sol_we0                           |  out|    1|   ap_memory|                                                sol|         array|
|sol_d0                            |  out|   32|   ap_memory|                                                sol|         array|
|add21_lcssa_lcssa_phi_out         |  out|   32|      ap_vld|                          add21_lcssa_lcssa_phi_out|       pointer|
|add21_lcssa_lcssa_phi_out_ap_vld  |  out|    1|      ap_vld|                          add21_lcssa_lcssa_phi_out|       pointer|
+----------------------------------+-----+-----+------------+---------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 5, depth = 16


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 16
* Pipeline : 1
  Pipeline-0 : II = 5, D = 16, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.75>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%add21_lcssa_lcssa_phi = alloca i32 1"   --->   Operation 19 'alloca' 'add21_lcssa_lcssa_phi' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%c = alloca i32 1"   --->   Operation 20 'alloca' 'c' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%r = alloca i32 1"   --->   Operation 21 'alloca' 'r' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 22 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %sol, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %orig, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%filter_load_8_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %filter_load_8"   --->   Operation 25 'read' 'filter_load_8_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%filter_load_7_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %filter_load_7"   --->   Operation 26 'read' 'filter_load_7_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%filter_load_6_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %filter_load_6"   --->   Operation 27 'read' 'filter_load_6_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%filter_load_5_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %filter_load_5"   --->   Operation 28 'read' 'filter_load_5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%filter_load_4_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %filter_load_4"   --->   Operation 29 'read' 'filter_load_4_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%filter_load_3_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %filter_load_3"   --->   Operation 30 'read' 'filter_load_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%filter_load_2_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %filter_load_2"   --->   Operation 31 'read' 'filter_load_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%filter_load_1_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %filter_load_1"   --->   Operation 32 'read' 'filter_load_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%filter_load_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %filter_load"   --->   Operation 33 'read' 'filter_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (1.02ns)   --->   "%store_ln0 = store i10 0, i10 %indvar_flatten"   --->   Operation 34 'store' 'store_ln0' <Predicate = true> <Delay = 1.02>
ST_1 : Operation 35 [1/1] (1.02ns)   --->   "%store_ln0 = store i5 0, i5 %r"   --->   Operation 35 'store' 'store_ln0' <Predicate = true> <Delay = 1.02>
ST_1 : Operation 36 [1/1] (1.02ns)   --->   "%store_ln0 = store i5 0, i5 %c"   --->   Operation 36 'store' 'store_ln0' <Predicate = true> <Delay = 1.02>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln0 = br void %VITIS_LOOP_10_3"   --->   Operation 37 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%r_1 = load i5 %r"   --->   Operation 38 'load' 'r_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i10 %indvar_flatten" [../../../../Documents/LAP_hls_benchmarks/Vitis/stencil2d/src/stencil_2d.cpp:7]   --->   Operation 39 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %r_1, i5 0"   --->   Operation 40 'bitconcatenate' 'p_shl' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%p_shl1 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %r_1, i1 0"   --->   Operation 41 'bitconcatenate' 'p_shl1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%p_shl1_cast = zext i6 %p_shl1"   --->   Operation 42 'zext' 'p_shl1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (1.41ns)   --->   "%empty = sub i10 %p_shl, i10 %p_shl1_cast"   --->   Operation 43 'sub' 'empty' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (1.33ns)   --->   "%empty_6 = add i5 %r_1, i5 1"   --->   Operation 44 'add' 'empty_6' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%p_shl2_1 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %empty_6, i5 0"   --->   Operation 45 'bitconcatenate' 'p_shl2_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%p_shl3_1 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %empty_6, i1 0"   --->   Operation 46 'bitconcatenate' 'p_shl3_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%p_shl3_1_cast = zext i6 %p_shl3_1"   --->   Operation 47 'zext' 'p_shl3_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (1.41ns)   --->   "%empty_7 = sub i10 %p_shl2_1, i10 %p_shl3_1_cast"   --->   Operation 48 'sub' 'empty_7' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (1.33ns)   --->   "%empty_8 = add i5 %r_1, i5 2"   --->   Operation 49 'add' 'empty_8' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (1.29ns)   --->   "%icmp_ln7 = icmp_eq  i10 %indvar_flatten_load, i10 784" [../../../../Documents/LAP_hls_benchmarks/Vitis/stencil2d/src/stencil_2d.cpp:7]   --->   Operation 50 'icmp' 'icmp_ln7' <Predicate = true> <Delay = 1.29> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.29> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 51 [1/1] (1.41ns)   --->   "%add_ln7 = add i10 %indvar_flatten_load, i10 1" [../../../../Documents/LAP_hls_benchmarks/Vitis/stencil2d/src/stencil_2d.cpp:7]   --->   Operation 51 'add' 'add_ln7' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln7 = br i1 %icmp_ln7, void %for.inc32, void %for.end34.exitStub" [../../../../Documents/LAP_hls_benchmarks/Vitis/stencil2d/src/stencil_2d.cpp:7]   --->   Operation 52 'br' 'br_ln7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%c_load = load i5 %c" [../../../../Documents/LAP_hls_benchmarks/Vitis/stencil2d/src/stencil_2d.cpp:8]   --->   Operation 53 'load' 'c_load' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (1.11ns)   --->   "%icmp_ln8 = icmp_eq  i5 %c_load, i5 28" [../../../../Documents/LAP_hls_benchmarks/Vitis/stencil2d/src/stencil_2d.cpp:8]   --->   Operation 54 'icmp' 'icmp_ln8' <Predicate = (!icmp_ln7)> <Delay = 1.11> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 55 [1/1] (1.33ns)   --->   "%p_mid110 = add i5 %r_1, i5 3"   --->   Operation 55 'add' 'p_mid110' <Predicate = (!icmp_ln7)> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 56 [1/1] (1.02ns)   --->   "%store_ln8 = store i10 %add_ln7, i10 %indvar_flatten" [../../../../Documents/LAP_hls_benchmarks/Vitis/stencil2d/src/stencil_2d.cpp:8]   --->   Operation 56 'store' 'store_ln8' <Predicate = (!icmp_ln7)> <Delay = 1.02>

State 2 <SV = 1> <Delay = 3.62>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%p_shl2_2 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %empty_8, i5 0"   --->   Operation 57 'bitconcatenate' 'p_shl2_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%p_shl3_2 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %empty_8, i1 0"   --->   Operation 58 'bitconcatenate' 'p_shl3_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%p_shl3_2_cast = zext i6 %p_shl3_2"   --->   Operation 59 'zext' 'p_shl3_2_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (1.41ns)   --->   "%empty_9 = sub i10 %p_shl2_2, i10 %p_shl3_2_cast"   --->   Operation 60 'sub' 'empty_9' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 61 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.79ns)   --->   "%select_ln7 = select i1 %icmp_ln8, i5 0, i5 %c_load" [../../../../Documents/LAP_hls_benchmarks/Vitis/stencil2d/src/stencil_2d.cpp:7]   --->   Operation 62 'select' 'select_ln7' <Predicate = (!icmp_ln7)> <Delay = 0.79> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node add_ln12)   --->   "%select_ln7_1 = select i1 %icmp_ln8, i10 %empty_7, i10 %empty" [../../../../Documents/LAP_hls_benchmarks/Vitis/stencil2d/src/stencil_2d.cpp:7]   --->   Operation 63 'select' 'select_ln7_1' <Predicate = (!icmp_ln7)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node add_ln12_3)   --->   "%select_ln7_2 = select i1 %icmp_ln8, i10 %empty_9, i10 %empty_7" [../../../../Documents/LAP_hls_benchmarks/Vitis/stencil2d/src/stencil_2d.cpp:7]   --->   Operation 64 'select' 'select_ln7_2' <Predicate = (!icmp_ln7)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%p_shl2_2_mid1 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %p_mid110, i5 0"   --->   Operation 65 'bitconcatenate' 'p_shl2_2_mid1' <Predicate = (!icmp_ln7 & icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%p_shl3_2_mid1 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %p_mid110, i1 0"   --->   Operation 66 'bitconcatenate' 'p_shl3_2_mid1' <Predicate = (!icmp_ln7 & icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%p_shl3_2_cast_mid1 = zext i6 %p_shl3_2_mid1"   --->   Operation 67 'zext' 'p_shl3_2_cast_mid1' <Predicate = (!icmp_ln7 & icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (1.41ns)   --->   "%p_mid112 = sub i10 %p_shl2_2_mid1, i10 %p_shl3_2_cast_mid1"   --->   Operation 68 'sub' 'p_mid112' <Predicate = (!icmp_ln7 & icmp_ln8)> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node add_ln12_6)   --->   "%select_ln7_3 = select i1 %icmp_ln8, i10 %p_mid112, i10 %empty_9" [../../../../Documents/LAP_hls_benchmarks/Vitis/stencil2d/src/stencil_2d.cpp:7]   --->   Operation 69 'select' 'select_ln7_3' <Predicate = (!icmp_ln7)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 70 [1/1] (0.79ns)   --->   "%select_ln7_4 = select i1 %icmp_ln8, i5 %empty_6, i5 %r_1" [../../../../Documents/LAP_hls_benchmarks/Vitis/stencil2d/src/stencil_2d.cpp:7]   --->   Operation 70 'select' 'select_ln7_4' <Predicate = (!icmp_ln7)> <Delay = 0.79> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%zext_ln12_3 = zext i5 %select_ln7" [../../../../Documents/LAP_hls_benchmarks/Vitis/stencil2d/src/stencil_2d.cpp:12]   --->   Operation 71 'zext' 'zext_ln12_3' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (1.41ns) (out node of the LUT)   --->   "%add_ln12 = add i10 %select_ln7_1, i10 %zext_ln12_3" [../../../../Documents/LAP_hls_benchmarks/Vitis/stencil2d/src/stencil_2d.cpp:12]   --->   Operation 72 'add' 'add_ln12' <Predicate = (!icmp_ln7)> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 73 [1/1] (1.41ns)   --->   "%add_ln12_2 = add i10 %add_ln12, i10 2" [../../../../Documents/LAP_hls_benchmarks/Vitis/stencil2d/src/stencil_2d.cpp:12]   --->   Operation 73 'add' 'add_ln12_2' <Predicate = (!icmp_ln7)> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 74 [1/1] (1.41ns) (out node of the LUT)   --->   "%add_ln12_3 = add i10 %select_ln7_2, i10 %zext_ln12_3" [../../../../Documents/LAP_hls_benchmarks/Vitis/stencil2d/src/stencil_2d.cpp:12]   --->   Operation 74 'add' 'add_ln12_3' <Predicate = (!icmp_ln7)> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 75 [1/1] (1.41ns) (out node of the LUT)   --->   "%add_ln12_6 = add i10 %select_ln7_3, i10 %zext_ln12_3" [../../../../Documents/LAP_hls_benchmarks/Vitis/stencil2d/src/stencil_2d.cpp:12]   --->   Operation 75 'add' 'add_ln12_6' <Predicate = (!icmp_ln7)> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 76 [1/1] (1.33ns)   --->   "%add_ln8 = add i5 %select_ln7, i5 1" [../../../../Documents/LAP_hls_benchmarks/Vitis/stencil2d/src/stencil_2d.cpp:8]   --->   Operation 76 'add' 'add_ln8' <Predicate = (!icmp_ln7)> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 77 [1/1] (1.02ns)   --->   "%store_ln8 = store i5 %select_ln7_4, i5 %r" [../../../../Documents/LAP_hls_benchmarks/Vitis/stencil2d/src/stencil_2d.cpp:8]   --->   Operation 77 'store' 'store_ln8' <Predicate = (!icmp_ln7)> <Delay = 1.02>
ST_2 : Operation 78 [1/1] (1.02ns)   --->   "%store_ln8 = store i5 %add_ln8, i5 %c" [../../../../Documents/LAP_hls_benchmarks/Vitis/stencil2d/src/stencil_2d.cpp:8]   --->   Operation 78 'store' 'store_ln8' <Predicate = (!icmp_ln7)> <Delay = 1.02>

State 3 <SV = 2> <Delay = 2.66>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%zext_ln12_6 = zext i10 %add_ln12_2" [../../../../Documents/LAP_hls_benchmarks/Vitis/stencil2d/src/stencil_2d.cpp:12]   --->   Operation 79 'zext' 'zext_ln12_6' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%orig_addr_2 = getelementptr i32 %orig, i64 0, i64 %zext_ln12_6" [../../../../Documents/LAP_hls_benchmarks/Vitis/stencil2d/src/stencil_2d.cpp:12]   --->   Operation 80 'getelementptr' 'orig_addr_2' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_3 : Operation 81 [2/2] (2.66ns)   --->   "%orig_load_2 = load i10 %orig_addr_2" [../../../../Documents/LAP_hls_benchmarks/Vitis/stencil2d/src/stencil_2d.cpp:12]   --->   Operation 81 'load' 'orig_load_2' <Predicate = (!icmp_ln7)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "%zext_ln12_7 = zext i10 %add_ln12_3" [../../../../Documents/LAP_hls_benchmarks/Vitis/stencil2d/src/stencil_2d.cpp:12]   --->   Operation 82 'zext' 'zext_ln12_7' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "%orig_addr_3 = getelementptr i32 %orig, i64 0, i64 %zext_ln12_7" [../../../../Documents/LAP_hls_benchmarks/Vitis/stencil2d/src/stencil_2d.cpp:12]   --->   Operation 83 'getelementptr' 'orig_addr_3' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_3 : Operation 84 [2/2] (2.66ns)   --->   "%orig_load_3 = load i10 %orig_addr_3" [../../../../Documents/LAP_hls_benchmarks/Vitis/stencil2d/src/stencil_2d.cpp:12]   --->   Operation 84 'load' 'orig_load_3' <Predicate = (!icmp_ln7)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>
ST_3 : Operation 85 [1/1] (1.41ns)   --->   "%add_ln12_8 = add i10 %add_ln12_6, i10 2" [../../../../Documents/LAP_hls_benchmarks/Vitis/stencil2d/src/stencil_2d.cpp:12]   --->   Operation 85 'add' 'add_ln12_8' <Predicate = (!icmp_ln7)> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 2.66>
ST_4 : Operation 86 [1/1] (0.00ns)   --->   "%zext_ln12_4 = zext i10 %add_ln12" [../../../../Documents/LAP_hls_benchmarks/Vitis/stencil2d/src/stencil_2d.cpp:12]   --->   Operation 86 'zext' 'zext_ln12_4' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_4 : Operation 87 [1/1] (0.00ns)   --->   "%orig_addr = getelementptr i32 %orig, i64 0, i64 %zext_ln12_4" [../../../../Documents/LAP_hls_benchmarks/Vitis/stencil2d/src/stencil_2d.cpp:12]   --->   Operation 87 'getelementptr' 'orig_addr' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_4 : Operation 88 [2/2] (2.66ns)   --->   "%orig_load = load i10 %orig_addr" [../../../../Documents/LAP_hls_benchmarks/Vitis/stencil2d/src/stencil_2d.cpp:12]   --->   Operation 88 'load' 'orig_load' <Predicate = (!icmp_ln7)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>
ST_4 : Operation 89 [1/1] (1.41ns)   --->   "%add_ln12_1 = add i10 %add_ln12, i10 1" [../../../../Documents/LAP_hls_benchmarks/Vitis/stencil2d/src/stencil_2d.cpp:12]   --->   Operation 89 'add' 'add_ln12_1' <Predicate = (!icmp_ln7)> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 90 [1/2] (2.66ns)   --->   "%orig_load_2 = load i10 %orig_addr_2" [../../../../Documents/LAP_hls_benchmarks/Vitis/stencil2d/src/stencil_2d.cpp:12]   --->   Operation 90 'load' 'orig_load_2' <Predicate = (!icmp_ln7)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>
ST_4 : Operation 91 [1/2] (2.66ns)   --->   "%orig_load_3 = load i10 %orig_addr_3" [../../../../Documents/LAP_hls_benchmarks/Vitis/stencil2d/src/stencil_2d.cpp:12]   --->   Operation 91 'load' 'orig_load_3' <Predicate = (!icmp_ln7)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>
ST_4 : Operation 92 [1/1] (1.41ns)   --->   "%add_ln12_4 = add i10 %add_ln12_3, i10 1" [../../../../Documents/LAP_hls_benchmarks/Vitis/stencil2d/src/stencil_2d.cpp:12]   --->   Operation 92 'add' 'add_ln12_4' <Predicate = (!icmp_ln7)> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 93 [1/1] (0.00ns)   --->   "%zext_ln12_2 = zext i10 %add_ln12_8" [../../../../Documents/LAP_hls_benchmarks/Vitis/stencil2d/src/stencil_2d.cpp:12]   --->   Operation 93 'zext' 'zext_ln12_2' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_4 : Operation 94 [1/1] (0.00ns)   --->   "%orig_addr_8 = getelementptr i32 %orig, i64 0, i64 %zext_ln12_2" [../../../../Documents/LAP_hls_benchmarks/Vitis/stencil2d/src/stencil_2d.cpp:12]   --->   Operation 94 'getelementptr' 'orig_addr_8' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_4 : Operation 95 [2/2] (2.66ns)   --->   "%orig_load_8 = load i10 %orig_addr_8" [../../../../Documents/LAP_hls_benchmarks/Vitis/stencil2d/src/stencil_2d.cpp:12]   --->   Operation 95 'load' 'orig_load_8' <Predicate = (!icmp_ln7)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>

State 5 <SV = 4> <Delay = 3.34>
ST_5 : Operation 96 [1/2] (2.66ns)   --->   "%orig_load = load i10 %orig_addr" [../../../../Documents/LAP_hls_benchmarks/Vitis/stencil2d/src/stencil_2d.cpp:12]   --->   Operation 96 'load' 'orig_load' <Predicate = (!icmp_ln7)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>
ST_5 : Operation 97 [1/1] (0.00ns)   --->   "%zext_ln12_5 = zext i10 %add_ln12_1" [../../../../Documents/LAP_hls_benchmarks/Vitis/stencil2d/src/stencil_2d.cpp:12]   --->   Operation 97 'zext' 'zext_ln12_5' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_5 : Operation 98 [1/1] (0.00ns)   --->   "%orig_addr_1 = getelementptr i32 %orig, i64 0, i64 %zext_ln12_5" [../../../../Documents/LAP_hls_benchmarks/Vitis/stencil2d/src/stencil_2d.cpp:12]   --->   Operation 98 'getelementptr' 'orig_addr_1' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_5 : Operation 99 [2/2] (2.66ns)   --->   "%orig_load_1 = load i10 %orig_addr_1" [../../../../Documents/LAP_hls_benchmarks/Vitis/stencil2d/src/stencil_2d.cpp:12]   --->   Operation 99 'load' 'orig_load_1' <Predicate = (!icmp_ln7)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>
ST_5 : Operation 100 [5/5] (3.34ns)   --->   "%mul_ln12_2 = mul i32 %orig_load_2, i32 %filter_load_2_read" [../../../../Documents/LAP_hls_benchmarks/Vitis/stencil2d/src/stencil_2d.cpp:12]   --->   Operation 100 'mul' 'mul_ln12_2' <Predicate = (!icmp_ln7)> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 101 [5/5] (3.34ns)   --->   "%mul_ln12_3 = mul i32 %orig_load_3, i32 %filter_load_3_read" [../../../../Documents/LAP_hls_benchmarks/Vitis/stencil2d/src/stencil_2d.cpp:12]   --->   Operation 101 'mul' 'mul_ln12_3' <Predicate = (!icmp_ln7)> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 102 [1/1] (0.00ns)   --->   "%zext_ln12_8 = zext i10 %add_ln12_4" [../../../../Documents/LAP_hls_benchmarks/Vitis/stencil2d/src/stencil_2d.cpp:12]   --->   Operation 102 'zext' 'zext_ln12_8' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_5 : Operation 103 [1/1] (0.00ns)   --->   "%orig_addr_4 = getelementptr i32 %orig, i64 0, i64 %zext_ln12_8" [../../../../Documents/LAP_hls_benchmarks/Vitis/stencil2d/src/stencil_2d.cpp:12]   --->   Operation 103 'getelementptr' 'orig_addr_4' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_5 : Operation 104 [2/2] (2.66ns)   --->   "%orig_load_4 = load i10 %orig_addr_4" [../../../../Documents/LAP_hls_benchmarks/Vitis/stencil2d/src/stencil_2d.cpp:12]   --->   Operation 104 'load' 'orig_load_4' <Predicate = (!icmp_ln7)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>
ST_5 : Operation 105 [1/1] (1.41ns)   --->   "%add_ln12_5 = add i10 %add_ln12_3, i10 2" [../../../../Documents/LAP_hls_benchmarks/Vitis/stencil2d/src/stencil_2d.cpp:12]   --->   Operation 105 'add' 'add_ln12_5' <Predicate = (!icmp_ln7)> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 106 [1/2] (2.66ns)   --->   "%orig_load_8 = load i10 %orig_addr_8" [../../../../Documents/LAP_hls_benchmarks/Vitis/stencil2d/src/stencil_2d.cpp:12]   --->   Operation 106 'load' 'orig_load_8' <Predicate = (!icmp_ln7)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>

State 6 <SV = 5> <Delay = 3.34>
ST_6 : Operation 107 [5/5] (3.34ns)   --->   "%mul_ln12 = mul i32 %orig_load, i32 %filter_load_read" [../../../../Documents/LAP_hls_benchmarks/Vitis/stencil2d/src/stencil_2d.cpp:12]   --->   Operation 107 'mul' 'mul_ln12' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 108 [1/2] (2.66ns)   --->   "%orig_load_1 = load i10 %orig_addr_1" [../../../../Documents/LAP_hls_benchmarks/Vitis/stencil2d/src/stencil_2d.cpp:12]   --->   Operation 108 'load' 'orig_load_1' <Predicate = true> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>
ST_6 : Operation 109 [4/5] (3.34ns)   --->   "%mul_ln12_2 = mul i32 %orig_load_2, i32 %filter_load_2_read" [../../../../Documents/LAP_hls_benchmarks/Vitis/stencil2d/src/stencil_2d.cpp:12]   --->   Operation 109 'mul' 'mul_ln12_2' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 110 [4/5] (3.34ns)   --->   "%mul_ln12_3 = mul i32 %orig_load_3, i32 %filter_load_3_read" [../../../../Documents/LAP_hls_benchmarks/Vitis/stencil2d/src/stencil_2d.cpp:12]   --->   Operation 110 'mul' 'mul_ln12_3' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 111 [1/2] (2.66ns)   --->   "%orig_load_4 = load i10 %orig_addr_4" [../../../../Documents/LAP_hls_benchmarks/Vitis/stencil2d/src/stencil_2d.cpp:12]   --->   Operation 111 'load' 'orig_load_4' <Predicate = true> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>
ST_6 : Operation 112 [1/1] (0.00ns)   --->   "%zext_ln12_9 = zext i10 %add_ln12_5" [../../../../Documents/LAP_hls_benchmarks/Vitis/stencil2d/src/stencil_2d.cpp:12]   --->   Operation 112 'zext' 'zext_ln12_9' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 113 [1/1] (0.00ns)   --->   "%orig_addr_5 = getelementptr i32 %orig, i64 0, i64 %zext_ln12_9" [../../../../Documents/LAP_hls_benchmarks/Vitis/stencil2d/src/stencil_2d.cpp:12]   --->   Operation 113 'getelementptr' 'orig_addr_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 114 [2/2] (2.66ns)   --->   "%orig_load_5 = load i10 %orig_addr_5" [../../../../Documents/LAP_hls_benchmarks/Vitis/stencil2d/src/stencil_2d.cpp:12]   --->   Operation 114 'load' 'orig_load_5' <Predicate = true> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>
ST_6 : Operation 115 [1/1] (0.00ns)   --->   "%zext_ln12 = zext i10 %add_ln12_6" [../../../../Documents/LAP_hls_benchmarks/Vitis/stencil2d/src/stencil_2d.cpp:12]   --->   Operation 115 'zext' 'zext_ln12' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 116 [1/1] (0.00ns)   --->   "%orig_addr_6 = getelementptr i32 %orig, i64 0, i64 %zext_ln12" [../../../../Documents/LAP_hls_benchmarks/Vitis/stencil2d/src/stencil_2d.cpp:12]   --->   Operation 116 'getelementptr' 'orig_addr_6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 117 [2/2] (2.66ns)   --->   "%orig_load_6 = load i10 %orig_addr_6" [../../../../Documents/LAP_hls_benchmarks/Vitis/stencil2d/src/stencil_2d.cpp:12]   --->   Operation 117 'load' 'orig_load_6' <Predicate = true> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>
ST_6 : Operation 118 [1/1] (1.41ns)   --->   "%add_ln12_7 = add i10 %add_ln12_6, i10 1" [../../../../Documents/LAP_hls_benchmarks/Vitis/stencil2d/src/stencil_2d.cpp:12]   --->   Operation 118 'add' 'add_ln12_7' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 119 [5/5] (3.34ns)   --->   "%mul_ln12_8 = mul i32 %orig_load_8, i32 %filter_load_8_read" [../../../../Documents/LAP_hls_benchmarks/Vitis/stencil2d/src/stencil_2d.cpp:12]   --->   Operation 119 'mul' 'mul_ln12_8' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 3.34>
ST_7 : Operation 120 [4/5] (3.34ns)   --->   "%mul_ln12 = mul i32 %orig_load, i32 %filter_load_read" [../../../../Documents/LAP_hls_benchmarks/Vitis/stencil2d/src/stencil_2d.cpp:12]   --->   Operation 120 'mul' 'mul_ln12' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 121 [5/5] (3.34ns)   --->   "%mul_ln12_1 = mul i32 %orig_load_1, i32 %filter_load_1_read" [../../../../Documents/LAP_hls_benchmarks/Vitis/stencil2d/src/stencil_2d.cpp:12]   --->   Operation 121 'mul' 'mul_ln12_1' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 122 [3/5] (3.34ns)   --->   "%mul_ln12_2 = mul i32 %orig_load_2, i32 %filter_load_2_read" [../../../../Documents/LAP_hls_benchmarks/Vitis/stencil2d/src/stencil_2d.cpp:12]   --->   Operation 122 'mul' 'mul_ln12_2' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 123 [3/5] (3.34ns)   --->   "%mul_ln12_3 = mul i32 %orig_load_3, i32 %filter_load_3_read" [../../../../Documents/LAP_hls_benchmarks/Vitis/stencil2d/src/stencil_2d.cpp:12]   --->   Operation 123 'mul' 'mul_ln12_3' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 124 [5/5] (3.34ns)   --->   "%mul_ln12_4 = mul i32 %orig_load_4, i32 %filter_load_4_read" [../../../../Documents/LAP_hls_benchmarks/Vitis/stencil2d/src/stencil_2d.cpp:12]   --->   Operation 124 'mul' 'mul_ln12_4' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 125 [1/2] (2.66ns)   --->   "%orig_load_5 = load i10 %orig_addr_5" [../../../../Documents/LAP_hls_benchmarks/Vitis/stencil2d/src/stencil_2d.cpp:12]   --->   Operation 125 'load' 'orig_load_5' <Predicate = true> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>
ST_7 : Operation 126 [1/2] (2.66ns)   --->   "%orig_load_6 = load i10 %orig_addr_6" [../../../../Documents/LAP_hls_benchmarks/Vitis/stencil2d/src/stencil_2d.cpp:12]   --->   Operation 126 'load' 'orig_load_6' <Predicate = true> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>
ST_7 : Operation 127 [1/1] (0.00ns)   --->   "%zext_ln12_1 = zext i10 %add_ln12_7" [../../../../Documents/LAP_hls_benchmarks/Vitis/stencil2d/src/stencil_2d.cpp:12]   --->   Operation 127 'zext' 'zext_ln12_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 128 [1/1] (0.00ns)   --->   "%orig_addr_7 = getelementptr i32 %orig, i64 0, i64 %zext_ln12_1" [../../../../Documents/LAP_hls_benchmarks/Vitis/stencil2d/src/stencil_2d.cpp:12]   --->   Operation 128 'getelementptr' 'orig_addr_7' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 129 [2/2] (2.66ns)   --->   "%orig_load_7 = load i10 %orig_addr_7" [../../../../Documents/LAP_hls_benchmarks/Vitis/stencil2d/src/stencil_2d.cpp:12]   --->   Operation 129 'load' 'orig_load_7' <Predicate = true> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>
ST_7 : Operation 130 [4/5] (3.34ns)   --->   "%mul_ln12_8 = mul i32 %orig_load_8, i32 %filter_load_8_read" [../../../../Documents/LAP_hls_benchmarks/Vitis/stencil2d/src/stencil_2d.cpp:12]   --->   Operation 130 'mul' 'mul_ln12_8' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 3.34>
ST_8 : Operation 131 [3/5] (3.34ns)   --->   "%mul_ln12 = mul i32 %orig_load, i32 %filter_load_read" [../../../../Documents/LAP_hls_benchmarks/Vitis/stencil2d/src/stencil_2d.cpp:12]   --->   Operation 131 'mul' 'mul_ln12' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 132 [4/5] (3.34ns)   --->   "%mul_ln12_1 = mul i32 %orig_load_1, i32 %filter_load_1_read" [../../../../Documents/LAP_hls_benchmarks/Vitis/stencil2d/src/stencil_2d.cpp:12]   --->   Operation 132 'mul' 'mul_ln12_1' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 133 [2/5] (3.34ns)   --->   "%mul_ln12_2 = mul i32 %orig_load_2, i32 %filter_load_2_read" [../../../../Documents/LAP_hls_benchmarks/Vitis/stencil2d/src/stencil_2d.cpp:12]   --->   Operation 133 'mul' 'mul_ln12_2' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 134 [2/5] (3.34ns)   --->   "%mul_ln12_3 = mul i32 %orig_load_3, i32 %filter_load_3_read" [../../../../Documents/LAP_hls_benchmarks/Vitis/stencil2d/src/stencil_2d.cpp:12]   --->   Operation 134 'mul' 'mul_ln12_3' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 135 [4/5] (3.34ns)   --->   "%mul_ln12_4 = mul i32 %orig_load_4, i32 %filter_load_4_read" [../../../../Documents/LAP_hls_benchmarks/Vitis/stencil2d/src/stencil_2d.cpp:12]   --->   Operation 135 'mul' 'mul_ln12_4' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 136 [5/5] (3.34ns)   --->   "%mul_ln12_5 = mul i32 %orig_load_5, i32 %filter_load_5_read" [../../../../Documents/LAP_hls_benchmarks/Vitis/stencil2d/src/stencil_2d.cpp:12]   --->   Operation 136 'mul' 'mul_ln12_5' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 137 [5/5] (3.34ns)   --->   "%mul_ln12_6 = mul i32 %orig_load_6, i32 %filter_load_6_read" [../../../../Documents/LAP_hls_benchmarks/Vitis/stencil2d/src/stencil_2d.cpp:12]   --->   Operation 137 'mul' 'mul_ln12_6' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 138 [1/2] (2.66ns)   --->   "%orig_load_7 = load i10 %orig_addr_7" [../../../../Documents/LAP_hls_benchmarks/Vitis/stencil2d/src/stencil_2d.cpp:12]   --->   Operation 138 'load' 'orig_load_7' <Predicate = true> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>
ST_8 : Operation 139 [3/5] (3.34ns)   --->   "%mul_ln12_8 = mul i32 %orig_load_8, i32 %filter_load_8_read" [../../../../Documents/LAP_hls_benchmarks/Vitis/stencil2d/src/stencil_2d.cpp:12]   --->   Operation 139 'mul' 'mul_ln12_8' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 3.34>
ST_9 : Operation 140 [2/5] (3.34ns)   --->   "%mul_ln12 = mul i32 %orig_load, i32 %filter_load_read" [../../../../Documents/LAP_hls_benchmarks/Vitis/stencil2d/src/stencil_2d.cpp:12]   --->   Operation 140 'mul' 'mul_ln12' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 141 [3/5] (3.34ns)   --->   "%mul_ln12_1 = mul i32 %orig_load_1, i32 %filter_load_1_read" [../../../../Documents/LAP_hls_benchmarks/Vitis/stencil2d/src/stencil_2d.cpp:12]   --->   Operation 141 'mul' 'mul_ln12_1' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 142 [1/5] (3.34ns)   --->   "%mul_ln12_2 = mul i32 %orig_load_2, i32 %filter_load_2_read" [../../../../Documents/LAP_hls_benchmarks/Vitis/stencil2d/src/stencil_2d.cpp:12]   --->   Operation 142 'mul' 'mul_ln12_2' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 143 [1/5] (3.34ns)   --->   "%mul_ln12_3 = mul i32 %orig_load_3, i32 %filter_load_3_read" [../../../../Documents/LAP_hls_benchmarks/Vitis/stencil2d/src/stencil_2d.cpp:12]   --->   Operation 143 'mul' 'mul_ln12_3' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 144 [3/5] (3.34ns)   --->   "%mul_ln12_4 = mul i32 %orig_load_4, i32 %filter_load_4_read" [../../../../Documents/LAP_hls_benchmarks/Vitis/stencil2d/src/stencil_2d.cpp:12]   --->   Operation 144 'mul' 'mul_ln12_4' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 145 [4/5] (3.34ns)   --->   "%mul_ln12_5 = mul i32 %orig_load_5, i32 %filter_load_5_read" [../../../../Documents/LAP_hls_benchmarks/Vitis/stencil2d/src/stencil_2d.cpp:12]   --->   Operation 145 'mul' 'mul_ln12_5' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 146 [4/5] (3.34ns)   --->   "%mul_ln12_6 = mul i32 %orig_load_6, i32 %filter_load_6_read" [../../../../Documents/LAP_hls_benchmarks/Vitis/stencil2d/src/stencil_2d.cpp:12]   --->   Operation 146 'mul' 'mul_ln12_6' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 147 [5/5] (3.34ns)   --->   "%mul_ln12_7 = mul i32 %orig_load_7, i32 %filter_load_7_read" [../../../../Documents/LAP_hls_benchmarks/Vitis/stencil2d/src/stencil_2d.cpp:12]   --->   Operation 147 'mul' 'mul_ln12_7' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 148 [2/5] (3.34ns)   --->   "%mul_ln12_8 = mul i32 %orig_load_8, i32 %filter_load_8_read" [../../../../Documents/LAP_hls_benchmarks/Vitis/stencil2d/src/stencil_2d.cpp:12]   --->   Operation 148 'mul' 'mul_ln12_8' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 3.34>
ST_10 : Operation 149 [1/5] (3.34ns)   --->   "%mul_ln12 = mul i32 %orig_load, i32 %filter_load_read" [../../../../Documents/LAP_hls_benchmarks/Vitis/stencil2d/src/stencil_2d.cpp:12]   --->   Operation 149 'mul' 'mul_ln12' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 150 [2/5] (3.34ns)   --->   "%mul_ln12_1 = mul i32 %orig_load_1, i32 %filter_load_1_read" [../../../../Documents/LAP_hls_benchmarks/Vitis/stencil2d/src/stencil_2d.cpp:12]   --->   Operation 150 'mul' 'mul_ln12_1' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 151 [2/5] (3.34ns)   --->   "%mul_ln12_4 = mul i32 %orig_load_4, i32 %filter_load_4_read" [../../../../Documents/LAP_hls_benchmarks/Vitis/stencil2d/src/stencil_2d.cpp:12]   --->   Operation 151 'mul' 'mul_ln12_4' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 152 [3/5] (3.34ns)   --->   "%mul_ln12_5 = mul i32 %orig_load_5, i32 %filter_load_5_read" [../../../../Documents/LAP_hls_benchmarks/Vitis/stencil2d/src/stencil_2d.cpp:12]   --->   Operation 152 'mul' 'mul_ln12_5' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 153 [3/5] (3.34ns)   --->   "%mul_ln12_6 = mul i32 %orig_load_6, i32 %filter_load_6_read" [../../../../Documents/LAP_hls_benchmarks/Vitis/stencil2d/src/stencil_2d.cpp:12]   --->   Operation 153 'mul' 'mul_ln12_6' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 154 [4/5] (3.34ns)   --->   "%mul_ln12_7 = mul i32 %orig_load_7, i32 %filter_load_7_read" [../../../../Documents/LAP_hls_benchmarks/Vitis/stencil2d/src/stencil_2d.cpp:12]   --->   Operation 154 'mul' 'mul_ln12_7' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 155 [1/5] (3.34ns)   --->   "%mul_ln12_8 = mul i32 %orig_load_8, i32 %filter_load_8_read" [../../../../Documents/LAP_hls_benchmarks/Vitis/stencil2d/src/stencil_2d.cpp:12]   --->   Operation 155 'mul' 'mul_ln12_8' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 3.34>
ST_11 : Operation 156 [1/5] (3.34ns)   --->   "%mul_ln12_1 = mul i32 %orig_load_1, i32 %filter_load_1_read" [../../../../Documents/LAP_hls_benchmarks/Vitis/stencil2d/src/stencil_2d.cpp:12]   --->   Operation 156 'mul' 'mul_ln12_1' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 157 [1/5] (3.34ns)   --->   "%mul_ln12_4 = mul i32 %orig_load_4, i32 %filter_load_4_read" [../../../../Documents/LAP_hls_benchmarks/Vitis/stencil2d/src/stencil_2d.cpp:12]   --->   Operation 157 'mul' 'mul_ln12_4' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 158 [2/5] (3.34ns)   --->   "%mul_ln12_5 = mul i32 %orig_load_5, i32 %filter_load_5_read" [../../../../Documents/LAP_hls_benchmarks/Vitis/stencil2d/src/stencil_2d.cpp:12]   --->   Operation 158 'mul' 'mul_ln12_5' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 159 [2/5] (3.34ns)   --->   "%mul_ln12_6 = mul i32 %orig_load_6, i32 %filter_load_6_read" [../../../../Documents/LAP_hls_benchmarks/Vitis/stencil2d/src/stencil_2d.cpp:12]   --->   Operation 159 'mul' 'mul_ln12_6' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 160 [3/5] (3.34ns)   --->   "%mul_ln12_7 = mul i32 %orig_load_7, i32 %filter_load_7_read" [../../../../Documents/LAP_hls_benchmarks/Vitis/stencil2d/src/stencil_2d.cpp:12]   --->   Operation 160 'mul' 'mul_ln12_7' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 161 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln13_4 = add i32 %mul_ln12_2, i32 %mul_ln12_8" [../../../../Documents/LAP_hls_benchmarks/Vitis/stencil2d/src/stencil_2d.cpp:13]   --->   Operation 161 'add' 'add_ln13_4' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 162 [1/1] (2.77ns) (root node of TernaryAdder)   --->   "%add_ln13_5 = add i32 %add_ln13_4, i32 %mul_ln12_3" [../../../../Documents/LAP_hls_benchmarks/Vitis/stencil2d/src/stencil_2d.cpp:13]   --->   Operation 162 'add' 'add_ln13_5' <Predicate = true> <Delay = 2.77> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 181 [1/1] (0.00ns)   --->   "%add21_lcssa_lcssa_phi_load = load i32 %add21_lcssa_lcssa_phi"   --->   Operation 181 'load' 'add21_lcssa_lcssa_phi_load' <Predicate = (icmp_ln7)> <Delay = 0.00>
ST_11 : Operation 182 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %add21_lcssa_lcssa_phi_out, i32 %add21_lcssa_lcssa_phi_load"   --->   Operation 182 'write' 'write_ln0' <Predicate = (icmp_ln7)> <Delay = 0.00>
ST_11 : Operation 183 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 183 'ret' 'ret_ln0' <Predicate = (icmp_ln7)> <Delay = 0.00>

State 12 <SV = 11> <Delay = 3.34>
ST_12 : Operation 163 [1/5] (3.34ns)   --->   "%mul_ln12_5 = mul i32 %orig_load_5, i32 %filter_load_5_read" [../../../../Documents/LAP_hls_benchmarks/Vitis/stencil2d/src/stencil_2d.cpp:12]   --->   Operation 163 'mul' 'mul_ln12_5' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 164 [1/5] (3.34ns)   --->   "%mul_ln12_6 = mul i32 %orig_load_6, i32 %filter_load_6_read" [../../../../Documents/LAP_hls_benchmarks/Vitis/stencil2d/src/stencil_2d.cpp:12]   --->   Operation 164 'mul' 'mul_ln12_6' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 165 [2/5] (3.34ns)   --->   "%mul_ln12_7 = mul i32 %orig_load_7, i32 %filter_load_7_read" [../../../../Documents/LAP_hls_benchmarks/Vitis/stencil2d/src/stencil_2d.cpp:12]   --->   Operation 165 'mul' 'mul_ln12_7' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 166 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln13_3 = add i32 %mul_ln12, i32 %mul_ln12_1" [../../../../Documents/LAP_hls_benchmarks/Vitis/stencil2d/src/stencil_2d.cpp:13]   --->   Operation 166 'add' 'add_ln13_3' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 167 [1/1] (2.77ns) (root node of TernaryAdder)   --->   "%add_ln13_6 = add i32 %add_ln13_5, i32 %add_ln13_3" [../../../../Documents/LAP_hls_benchmarks/Vitis/stencil2d/src/stencil_2d.cpp:13]   --->   Operation 167 'add' 'add_ln13_6' <Predicate = true> <Delay = 2.77> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 13 <SV = 12> <Delay = 3.34>
ST_13 : Operation 168 [1/5] (3.34ns)   --->   "%mul_ln12_7 = mul i32 %orig_load_7, i32 %filter_load_7_read" [../../../../Documents/LAP_hls_benchmarks/Vitis/stencil2d/src/stencil_2d.cpp:12]   --->   Operation 168 'mul' 'mul_ln12_7' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 169 [1/1] (1.78ns)   --->   "%add_ln13_1 = add i32 %mul_ln12_5, i32 %mul_ln12_4" [../../../../Documents/LAP_hls_benchmarks/Vitis/stencil2d/src/stencil_2d.cpp:13]   --->   Operation 169 'add' 'add_ln13_1' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 1.78>
ST_14 : Operation 170 [1/1] (1.78ns)   --->   "%add_ln13 = add i32 %mul_ln12_6, i32 %mul_ln12_7" [../../../../Documents/LAP_hls_benchmarks/Vitis/stencil2d/src/stencil_2d.cpp:13]   --->   Operation 170 'add' 'add_ln13' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 2.77>
ST_15 : Operation 171 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln13_2 = add i32 %add_ln13_1, i32 %add_ln13" [../../../../Documents/LAP_hls_benchmarks/Vitis/stencil2d/src/stencil_2d.cpp:13]   --->   Operation 171 'add' 'add_ln13_2' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 172 [1/1] (2.77ns) (root node of TernaryAdder)   --->   "%add_ln13_7 = add i32 %add_ln13_6, i32 %add_ln13_2" [../../../../Documents/LAP_hls_benchmarks/Vitis/stencil2d/src/stencil_2d.cpp:13]   --->   Operation 172 'add' 'add_ln13_7' <Predicate = true> <Delay = 2.77> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 173 [1/1] (0.00ns)   --->   "%store_ln8 = store i32 %add_ln13_7, i32 %add21_lcssa_lcssa_phi" [../../../../Documents/LAP_hls_benchmarks/Vitis/stencil2d/src/stencil_2d.cpp:8]   --->   Operation 173 'store' 'store_ln8' <Predicate = true> <Delay = 0.00>

State 16 <SV = 15> <Delay = 2.66>
ST_16 : Operation 174 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_7_1_VITIS_LOOP_8_2_str"   --->   Operation 174 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 175 [1/1] (0.00ns)   --->   "%empty_10 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 784, i64 784, i64 784"   --->   Operation 175 'speclooptripcount' 'empty_10' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 176 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 176 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 177 [1/1] (0.00ns)   --->   "%specloopname_ln4 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [../../../../Documents/LAP_hls_benchmarks/Vitis/stencil2d/src/stencil_2d.cpp:4]   --->   Operation 177 'specloopname' 'specloopname_ln4' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 178 [1/1] (0.00ns)   --->   "%sol_addr = getelementptr i32 %sol, i64 0, i64 %zext_ln12_4" [../../../../Documents/LAP_hls_benchmarks/Vitis/stencil2d/src/stencil_2d.cpp:16]   --->   Operation 178 'getelementptr' 'sol_addr' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 179 [1/1] (2.66ns)   --->   "%store_ln16 = store i32 %add_ln13_7, i10 %sol_addr" [../../../../Documents/LAP_hls_benchmarks/Vitis/stencil2d/src/stencil_2d.cpp:16]   --->   Operation 179 'store' 'store_ln16' <Predicate = true> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>
ST_16 : Operation 180 [1/1] (0.00ns)   --->   "%br_ln8 = br void %VITIS_LOOP_10_3" [../../../../Documents/LAP_hls_benchmarks/Vitis/stencil2d/src/stencil_2d.cpp:8]   --->   Operation 180 'br' 'br_ln8' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ orig]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ filter_load]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ filter_load_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ filter_load_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ filter_load_3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ filter_load_4]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ filter_load_5]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ filter_load_6]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ filter_load_7]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ filter_load_8]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sol]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ add21_lcssa_lcssa_phi_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
add21_lcssa_lcssa_phi      (alloca           ) [ 01111111111111110]
c                          (alloca           ) [ 01100000000000000]
r                          (alloca           ) [ 01100000000000000]
indvar_flatten             (alloca           ) [ 01000000000000000]
specinterface_ln0          (specinterface    ) [ 00000000000000000]
specinterface_ln0          (specinterface    ) [ 00000000000000000]
filter_load_8_read         (read             ) [ 01111111111000000]
filter_load_7_read         (read             ) [ 01111111111111000]
filter_load_6_read         (read             ) [ 01111111111110000]
filter_load_5_read         (read             ) [ 01111111111110000]
filter_load_4_read         (read             ) [ 01111111111100000]
filter_load_3_read         (read             ) [ 01111111110000000]
filter_load_2_read         (read             ) [ 01111111110000000]
filter_load_1_read         (read             ) [ 01111111111100000]
filter_load_read           (read             ) [ 01111111111000000]
store_ln0                  (store            ) [ 00000000000000000]
store_ln0                  (store            ) [ 00000000000000000]
store_ln0                  (store            ) [ 00000000000000000]
br_ln0                     (br               ) [ 00000000000000000]
r_1                        (load             ) [ 00100000000000000]
indvar_flatten_load        (load             ) [ 00000000000000000]
p_shl                      (bitconcatenate   ) [ 00000000000000000]
p_shl1                     (bitconcatenate   ) [ 00000000000000000]
p_shl1_cast                (zext             ) [ 00000000000000000]
empty                      (sub              ) [ 00100000000000000]
empty_6                    (add              ) [ 00100000000000000]
p_shl2_1                   (bitconcatenate   ) [ 00000000000000000]
p_shl3_1                   (bitconcatenate   ) [ 00000000000000000]
p_shl3_1_cast              (zext             ) [ 00000000000000000]
empty_7                    (sub              ) [ 00100000000000000]
empty_8                    (add              ) [ 00100000000000000]
icmp_ln7                   (icmp             ) [ 01111111111100000]
add_ln7                    (add              ) [ 00000000000000000]
br_ln7                     (br               ) [ 00000000000000000]
c_load                     (load             ) [ 00100000000000000]
icmp_ln8                   (icmp             ) [ 00100000000000000]
p_mid110                   (add              ) [ 00100000000000000]
store_ln8                  (store            ) [ 00000000000000000]
p_shl2_2                   (bitconcatenate   ) [ 00000000000000000]
p_shl3_2                   (bitconcatenate   ) [ 00000000000000000]
p_shl3_2_cast              (zext             ) [ 00000000000000000]
empty_9                    (sub              ) [ 00000000000000000]
specpipeline_ln0           (specpipeline     ) [ 00000000000000000]
select_ln7                 (select           ) [ 00000000000000000]
select_ln7_1               (select           ) [ 00000000000000000]
select_ln7_2               (select           ) [ 00000000000000000]
p_shl2_2_mid1              (bitconcatenate   ) [ 00000000000000000]
p_shl3_2_mid1              (bitconcatenate   ) [ 00000000000000000]
p_shl3_2_cast_mid1         (zext             ) [ 00000000000000000]
p_mid112                   (sub              ) [ 00000000000000000]
select_ln7_3               (select           ) [ 00000000000000000]
select_ln7_4               (select           ) [ 00000000000000000]
zext_ln12_3                (zext             ) [ 00000000000000000]
add_ln12                   (add              ) [ 00011000000000000]
add_ln12_2                 (add              ) [ 00010000000000000]
add_ln12_3                 (add              ) [ 00011100000000000]
add_ln12_6                 (add              ) [ 01011110000000000]
add_ln8                    (add              ) [ 00000000000000000]
store_ln8                  (store            ) [ 00000000000000000]
store_ln8                  (store            ) [ 00000000000000000]
zext_ln12_6                (zext             ) [ 00000000000000000]
orig_addr_2                (getelementptr    ) [ 00001000000000000]
zext_ln12_7                (zext             ) [ 00000000000000000]
orig_addr_3                (getelementptr    ) [ 00001000000000000]
add_ln12_8                 (add              ) [ 00001000000000000]
zext_ln12_4                (zext             ) [ 01111111111111111]
orig_addr                  (getelementptr    ) [ 00000100000000000]
add_ln12_1                 (add              ) [ 00000100000000000]
orig_load_2                (load             ) [ 01111111110000000]
orig_load_3                (load             ) [ 01111111110000000]
add_ln12_4                 (add              ) [ 00000100000000000]
zext_ln12_2                (zext             ) [ 00000000000000000]
orig_addr_8                (getelementptr    ) [ 00000100000000000]
orig_load                  (load             ) [ 01111111111000000]
zext_ln12_5                (zext             ) [ 00000000000000000]
orig_addr_1                (getelementptr    ) [ 01000010000000000]
zext_ln12_8                (zext             ) [ 00000000000000000]
orig_addr_4                (getelementptr    ) [ 01000010000000000]
add_ln12_5                 (add              ) [ 01000010000000000]
orig_load_8                (load             ) [ 01111111111000000]
orig_load_1                (load             ) [ 01111101111100000]
orig_load_4                (load             ) [ 01111101111100000]
zext_ln12_9                (zext             ) [ 00000000000000000]
orig_addr_5                (getelementptr    ) [ 00100001000000000]
zext_ln12                  (zext             ) [ 00000000000000000]
orig_addr_6                (getelementptr    ) [ 00100001000000000]
add_ln12_7                 (add              ) [ 00100001000000000]
orig_load_5                (load             ) [ 01111100111110000]
orig_load_6                (load             ) [ 01111100111110000]
zext_ln12_1                (zext             ) [ 00000000000000000]
orig_addr_7                (getelementptr    ) [ 00010000100000000]
orig_load_7                (load             ) [ 01111100011111000]
mul_ln12_2                 (mul              ) [ 01000100001100000]
mul_ln12_3                 (mul              ) [ 01000100001100000]
mul_ln12                   (mul              ) [ 01100000000110000]
mul_ln12_8                 (mul              ) [ 01000000000100000]
mul_ln12_1                 (mul              ) [ 00100000000010000]
mul_ln12_4                 (mul              ) [ 00110000000011000]
add_ln13_4                 (add              ) [ 00000000000000000]
add_ln13_5                 (add              ) [ 00100000000010000]
mul_ln12_5                 (mul              ) [ 00010000000001000]
mul_ln12_6                 (mul              ) [ 00011000000001100]
add_ln13_3                 (add              ) [ 00000000000000000]
add_ln13_6                 (add              ) [ 00011100000001110]
mul_ln12_7                 (mul              ) [ 00001000000000100]
add_ln13_1                 (add              ) [ 00001100000000110]
add_ln13                   (add              ) [ 00000100000000010]
add_ln13_2                 (add              ) [ 00000000000000000]
add_ln13_7                 (add              ) [ 01000000000000001]
store_ln8                  (store            ) [ 00000000000000000]
specloopname_ln0           (specloopname     ) [ 00000000000000000]
empty_10                   (speclooptripcount) [ 00000000000000000]
specpipeline_ln0           (specpipeline     ) [ 00000000000000000]
specloopname_ln4           (specloopname     ) [ 00000000000000000]
sol_addr                   (getelementptr    ) [ 00000000000000000]
store_ln16                 (store            ) [ 00000000000000000]
br_ln8                     (br               ) [ 00000000000000000]
add21_lcssa_lcssa_phi_load (load             ) [ 00000000000000000]
write_ln0                  (write            ) [ 00000000000000000]
ret_ln0                    (ret              ) [ 00000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="orig">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="orig"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="filter_load">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="filter_load"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="filter_load_1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="filter_load_1"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="filter_load_2">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="filter_load_2"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="filter_load_3">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="filter_load_3"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="filter_load_4">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="filter_load_4"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="filter_load_5">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="filter_load_5"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="filter_load_6">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="filter_load_6"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="filter_load_7">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="filter_load_7"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="filter_load_8">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="filter_load_8"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="sol">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sol"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="add21_lcssa_lcssa_phi_out">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="add21_lcssa_lcssa_phi_out"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i5.i5"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i5.i1"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_7_1_VITIS_LOOP_8_2_str"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="80" class="1004" name="add21_lcssa_lcssa_phi_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="1" index="1" bw="32" slack="10"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="add21_lcssa_lcssa_phi/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="c_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="c/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="r_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="r/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="indvar_flatten_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="0"/>
<pin id="94" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="filter_load_8_read_read_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="32" slack="0"/>
<pin id="98" dir="0" index="1" bw="32" slack="0"/>
<pin id="99" dir="1" index="2" bw="32" slack="5"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="filter_load_8_read/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="filter_load_7_read_read_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="32" slack="0"/>
<pin id="104" dir="0" index="1" bw="32" slack="0"/>
<pin id="105" dir="1" index="2" bw="32" slack="8"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="filter_load_7_read/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="filter_load_6_read_read_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="32" slack="0"/>
<pin id="110" dir="0" index="1" bw="32" slack="0"/>
<pin id="111" dir="1" index="2" bw="32" slack="7"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="filter_load_6_read/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="filter_load_5_read_read_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="32" slack="0"/>
<pin id="116" dir="0" index="1" bw="32" slack="0"/>
<pin id="117" dir="1" index="2" bw="32" slack="7"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="filter_load_5_read/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="filter_load_4_read_read_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="32" slack="0"/>
<pin id="122" dir="0" index="1" bw="32" slack="0"/>
<pin id="123" dir="1" index="2" bw="32" slack="6"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="filter_load_4_read/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="filter_load_3_read_read_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="32" slack="0"/>
<pin id="128" dir="0" index="1" bw="32" slack="0"/>
<pin id="129" dir="1" index="2" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="filter_load_3_read/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="filter_load_2_read_read_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="32" slack="0"/>
<pin id="134" dir="0" index="1" bw="32" slack="0"/>
<pin id="135" dir="1" index="2" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="filter_load_2_read/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="filter_load_1_read_read_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="32" slack="0"/>
<pin id="140" dir="0" index="1" bw="32" slack="0"/>
<pin id="141" dir="1" index="2" bw="32" slack="6"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="filter_load_1_read/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="filter_load_read_read_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="32" slack="0"/>
<pin id="146" dir="0" index="1" bw="32" slack="0"/>
<pin id="147" dir="1" index="2" bw="32" slack="5"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="filter_load_read/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="write_ln0_write_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="0" slack="0"/>
<pin id="152" dir="0" index="1" bw="32" slack="0"/>
<pin id="153" dir="0" index="2" bw="32" slack="0"/>
<pin id="154" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/11 "/>
</bind>
</comp>

<comp id="157" class="1004" name="orig_addr_2_gep_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="32" slack="0"/>
<pin id="159" dir="0" index="1" bw="1" slack="0"/>
<pin id="160" dir="0" index="2" bw="10" slack="0"/>
<pin id="161" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="orig_addr_2/3 "/>
</bind>
</comp>

<comp id="164" class="1004" name="grp_access_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="10" slack="0"/>
<pin id="166" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="167" dir="0" index="2" bw="0" slack="0"/>
<pin id="177" dir="0" index="4" bw="10" slack="2147483647"/>
<pin id="178" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="179" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="168" dir="1" index="3" bw="32" slack="1"/>
<pin id="180" dir="1" index="7" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="orig_load_2/3 orig_load_3/3 orig_load/4 orig_load_8/4 orig_load_1/5 orig_load_4/5 orig_load_5/6 orig_load_6/6 orig_load_7/7 "/>
</bind>
</comp>

<comp id="170" class="1004" name="orig_addr_3_gep_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="32" slack="0"/>
<pin id="172" dir="0" index="1" bw="1" slack="0"/>
<pin id="173" dir="0" index="2" bw="10" slack="0"/>
<pin id="174" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="orig_addr_3/3 "/>
</bind>
</comp>

<comp id="182" class="1004" name="orig_addr_gep_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="32" slack="0"/>
<pin id="184" dir="0" index="1" bw="1" slack="0"/>
<pin id="185" dir="0" index="2" bw="10" slack="0"/>
<pin id="186" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="orig_addr/4 "/>
</bind>
</comp>

<comp id="190" class="1004" name="orig_addr_8_gep_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="32" slack="0"/>
<pin id="192" dir="0" index="1" bw="1" slack="0"/>
<pin id="193" dir="0" index="2" bw="10" slack="0"/>
<pin id="194" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="orig_addr_8/4 "/>
</bind>
</comp>

<comp id="198" class="1004" name="orig_addr_1_gep_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="32" slack="0"/>
<pin id="200" dir="0" index="1" bw="1" slack="0"/>
<pin id="201" dir="0" index="2" bw="10" slack="0"/>
<pin id="202" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="orig_addr_1/5 "/>
</bind>
</comp>

<comp id="206" class="1004" name="orig_addr_4_gep_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="32" slack="0"/>
<pin id="208" dir="0" index="1" bw="1" slack="0"/>
<pin id="209" dir="0" index="2" bw="10" slack="0"/>
<pin id="210" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="orig_addr_4/5 "/>
</bind>
</comp>

<comp id="214" class="1004" name="orig_addr_5_gep_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="32" slack="0"/>
<pin id="216" dir="0" index="1" bw="1" slack="0"/>
<pin id="217" dir="0" index="2" bw="10" slack="0"/>
<pin id="218" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="orig_addr_5/6 "/>
</bind>
</comp>

<comp id="222" class="1004" name="orig_addr_6_gep_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="32" slack="0"/>
<pin id="224" dir="0" index="1" bw="1" slack="0"/>
<pin id="225" dir="0" index="2" bw="10" slack="0"/>
<pin id="226" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="orig_addr_6/6 "/>
</bind>
</comp>

<comp id="230" class="1004" name="orig_addr_7_gep_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="32" slack="0"/>
<pin id="232" dir="0" index="1" bw="1" slack="0"/>
<pin id="233" dir="0" index="2" bw="10" slack="0"/>
<pin id="234" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="orig_addr_7/7 "/>
</bind>
</comp>

<comp id="238" class="1004" name="sol_addr_gep_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="32" slack="0"/>
<pin id="240" dir="0" index="1" bw="1" slack="0"/>
<pin id="241" dir="0" index="2" bw="10" slack="12"/>
<pin id="242" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sol_addr/16 "/>
</bind>
</comp>

<comp id="245" class="1004" name="store_ln16_access_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="10" slack="0"/>
<pin id="247" dir="0" index="1" bw="32" slack="1"/>
<pin id="248" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="249" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln16/16 "/>
</bind>
</comp>

<comp id="251" class="1004" name="store_ln0_store_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="1" slack="0"/>
<pin id="253" dir="0" index="1" bw="10" slack="0"/>
<pin id="254" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="256" class="1004" name="store_ln0_store_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="1" slack="0"/>
<pin id="258" dir="0" index="1" bw="5" slack="0"/>
<pin id="259" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="261" class="1004" name="store_ln0_store_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="1" slack="0"/>
<pin id="263" dir="0" index="1" bw="5" slack="0"/>
<pin id="264" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="266" class="1004" name="r_1_load_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="5" slack="0"/>
<pin id="268" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="r_1/1 "/>
</bind>
</comp>

<comp id="269" class="1004" name="indvar_flatten_load_load_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="10" slack="0"/>
<pin id="271" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load/1 "/>
</bind>
</comp>

<comp id="272" class="1004" name="p_shl_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="10" slack="0"/>
<pin id="274" dir="0" index="1" bw="5" slack="0"/>
<pin id="275" dir="0" index="2" bw="1" slack="0"/>
<pin id="276" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl/1 "/>
</bind>
</comp>

<comp id="280" class="1004" name="p_shl1_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="6" slack="0"/>
<pin id="282" dir="0" index="1" bw="5" slack="0"/>
<pin id="283" dir="0" index="2" bw="1" slack="0"/>
<pin id="284" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl1/1 "/>
</bind>
</comp>

<comp id="288" class="1004" name="p_shl1_cast_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="6" slack="0"/>
<pin id="290" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl1_cast/1 "/>
</bind>
</comp>

<comp id="292" class="1004" name="empty_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="10" slack="0"/>
<pin id="294" dir="0" index="1" bw="6" slack="0"/>
<pin id="295" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="298" class="1004" name="empty_6_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="5" slack="0"/>
<pin id="300" dir="0" index="1" bw="1" slack="0"/>
<pin id="301" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_6/1 "/>
</bind>
</comp>

<comp id="304" class="1004" name="p_shl2_1_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="10" slack="0"/>
<pin id="306" dir="0" index="1" bw="5" slack="0"/>
<pin id="307" dir="0" index="2" bw="1" slack="0"/>
<pin id="308" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl2_1/1 "/>
</bind>
</comp>

<comp id="312" class="1004" name="p_shl3_1_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="6" slack="0"/>
<pin id="314" dir="0" index="1" bw="5" slack="0"/>
<pin id="315" dir="0" index="2" bw="1" slack="0"/>
<pin id="316" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl3_1/1 "/>
</bind>
</comp>

<comp id="320" class="1004" name="p_shl3_1_cast_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="6" slack="0"/>
<pin id="322" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl3_1_cast/1 "/>
</bind>
</comp>

<comp id="324" class="1004" name="empty_7_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="10" slack="0"/>
<pin id="326" dir="0" index="1" bw="6" slack="0"/>
<pin id="327" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="empty_7/1 "/>
</bind>
</comp>

<comp id="330" class="1004" name="empty_8_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="5" slack="0"/>
<pin id="332" dir="0" index="1" bw="3" slack="0"/>
<pin id="333" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_8/1 "/>
</bind>
</comp>

<comp id="336" class="1004" name="icmp_ln7_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="10" slack="0"/>
<pin id="338" dir="0" index="1" bw="10" slack="0"/>
<pin id="339" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln7/1 "/>
</bind>
</comp>

<comp id="342" class="1004" name="add_ln7_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="10" slack="0"/>
<pin id="344" dir="0" index="1" bw="1" slack="0"/>
<pin id="345" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln7/1 "/>
</bind>
</comp>

<comp id="348" class="1004" name="c_load_load_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="5" slack="0"/>
<pin id="350" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="c_load/1 "/>
</bind>
</comp>

<comp id="351" class="1004" name="icmp_ln8_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="5" slack="0"/>
<pin id="353" dir="0" index="1" bw="5" slack="0"/>
<pin id="354" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln8/1 "/>
</bind>
</comp>

<comp id="357" class="1004" name="p_mid110_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="5" slack="0"/>
<pin id="359" dir="0" index="1" bw="3" slack="0"/>
<pin id="360" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_mid110/1 "/>
</bind>
</comp>

<comp id="363" class="1004" name="store_ln8_store_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="10" slack="0"/>
<pin id="365" dir="0" index="1" bw="10" slack="0"/>
<pin id="366" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln8/1 "/>
</bind>
</comp>

<comp id="368" class="1004" name="p_shl2_2_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="10" slack="0"/>
<pin id="370" dir="0" index="1" bw="5" slack="1"/>
<pin id="371" dir="0" index="2" bw="1" slack="0"/>
<pin id="372" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl2_2/2 "/>
</bind>
</comp>

<comp id="375" class="1004" name="p_shl3_2_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="6" slack="0"/>
<pin id="377" dir="0" index="1" bw="5" slack="1"/>
<pin id="378" dir="0" index="2" bw="1" slack="0"/>
<pin id="379" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl3_2/2 "/>
</bind>
</comp>

<comp id="382" class="1004" name="p_shl3_2_cast_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="6" slack="0"/>
<pin id="384" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl3_2_cast/2 "/>
</bind>
</comp>

<comp id="386" class="1004" name="empty_9_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="10" slack="0"/>
<pin id="388" dir="0" index="1" bw="6" slack="0"/>
<pin id="389" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="empty_9/2 "/>
</bind>
</comp>

<comp id="392" class="1004" name="select_ln7_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="1" slack="1"/>
<pin id="394" dir="0" index="1" bw="5" slack="0"/>
<pin id="395" dir="0" index="2" bw="5" slack="1"/>
<pin id="396" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln7/2 "/>
</bind>
</comp>

<comp id="398" class="1004" name="select_ln7_1_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="1" slack="1"/>
<pin id="400" dir="0" index="1" bw="10" slack="1"/>
<pin id="401" dir="0" index="2" bw="10" slack="1"/>
<pin id="402" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln7_1/2 "/>
</bind>
</comp>

<comp id="403" class="1004" name="select_ln7_2_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="1" slack="1"/>
<pin id="405" dir="0" index="1" bw="10" slack="0"/>
<pin id="406" dir="0" index="2" bw="10" slack="1"/>
<pin id="407" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln7_2/2 "/>
</bind>
</comp>

<comp id="409" class="1004" name="p_shl2_2_mid1_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="10" slack="0"/>
<pin id="411" dir="0" index="1" bw="5" slack="1"/>
<pin id="412" dir="0" index="2" bw="1" slack="0"/>
<pin id="413" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl2_2_mid1/2 "/>
</bind>
</comp>

<comp id="416" class="1004" name="p_shl3_2_mid1_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="6" slack="0"/>
<pin id="418" dir="0" index="1" bw="5" slack="1"/>
<pin id="419" dir="0" index="2" bw="1" slack="0"/>
<pin id="420" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl3_2_mid1/2 "/>
</bind>
</comp>

<comp id="423" class="1004" name="p_shl3_2_cast_mid1_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="6" slack="0"/>
<pin id="425" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl3_2_cast_mid1/2 "/>
</bind>
</comp>

<comp id="427" class="1004" name="p_mid112_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="10" slack="0"/>
<pin id="429" dir="0" index="1" bw="6" slack="0"/>
<pin id="430" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="p_mid112/2 "/>
</bind>
</comp>

<comp id="433" class="1004" name="select_ln7_3_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="1" slack="1"/>
<pin id="435" dir="0" index="1" bw="10" slack="0"/>
<pin id="436" dir="0" index="2" bw="10" slack="0"/>
<pin id="437" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln7_3/2 "/>
</bind>
</comp>

<comp id="440" class="1004" name="select_ln7_4_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="1" slack="1"/>
<pin id="442" dir="0" index="1" bw="5" slack="1"/>
<pin id="443" dir="0" index="2" bw="5" slack="1"/>
<pin id="444" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln7_4/2 "/>
</bind>
</comp>

<comp id="445" class="1004" name="zext_ln12_3_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="5" slack="0"/>
<pin id="447" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln12_3/2 "/>
</bind>
</comp>

<comp id="449" class="1004" name="add_ln12_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="10" slack="0"/>
<pin id="451" dir="0" index="1" bw="5" slack="0"/>
<pin id="452" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln12/2 "/>
</bind>
</comp>

<comp id="455" class="1004" name="add_ln12_2_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="10" slack="0"/>
<pin id="457" dir="0" index="1" bw="3" slack="0"/>
<pin id="458" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln12_2/2 "/>
</bind>
</comp>

<comp id="461" class="1004" name="add_ln12_3_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="10" slack="0"/>
<pin id="463" dir="0" index="1" bw="5" slack="0"/>
<pin id="464" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln12_3/2 "/>
</bind>
</comp>

<comp id="467" class="1004" name="add_ln12_6_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="10" slack="0"/>
<pin id="469" dir="0" index="1" bw="5" slack="0"/>
<pin id="470" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln12_6/2 "/>
</bind>
</comp>

<comp id="473" class="1004" name="add_ln8_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="5" slack="0"/>
<pin id="475" dir="0" index="1" bw="1" slack="0"/>
<pin id="476" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln8/2 "/>
</bind>
</comp>

<comp id="479" class="1004" name="store_ln8_store_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="5" slack="0"/>
<pin id="481" dir="0" index="1" bw="5" slack="1"/>
<pin id="482" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln8/2 "/>
</bind>
</comp>

<comp id="484" class="1004" name="store_ln8_store_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="5" slack="0"/>
<pin id="486" dir="0" index="1" bw="5" slack="1"/>
<pin id="487" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln8/2 "/>
</bind>
</comp>

<comp id="489" class="1004" name="zext_ln12_6_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="10" slack="1"/>
<pin id="491" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln12_6/3 "/>
</bind>
</comp>

<comp id="493" class="1004" name="zext_ln12_7_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="10" slack="1"/>
<pin id="495" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln12_7/3 "/>
</bind>
</comp>

<comp id="497" class="1004" name="add_ln12_8_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="10" slack="1"/>
<pin id="499" dir="0" index="1" bw="3" slack="0"/>
<pin id="500" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln12_8/3 "/>
</bind>
</comp>

<comp id="502" class="1004" name="zext_ln12_4_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="10" slack="2"/>
<pin id="504" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln12_4/4 "/>
</bind>
</comp>

<comp id="506" class="1004" name="add_ln12_1_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="10" slack="2"/>
<pin id="508" dir="0" index="1" bw="1" slack="0"/>
<pin id="509" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln12_1/4 "/>
</bind>
</comp>

<comp id="511" class="1004" name="add_ln12_4_fu_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="10" slack="2"/>
<pin id="513" dir="0" index="1" bw="1" slack="0"/>
<pin id="514" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln12_4/4 "/>
</bind>
</comp>

<comp id="516" class="1004" name="zext_ln12_2_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="10" slack="1"/>
<pin id="518" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln12_2/4 "/>
</bind>
</comp>

<comp id="520" class="1004" name="zext_ln12_5_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="10" slack="1"/>
<pin id="522" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln12_5/5 "/>
</bind>
</comp>

<comp id="524" class="1004" name="grp_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="32" slack="1"/>
<pin id="526" dir="0" index="1" bw="32" slack="4"/>
<pin id="527" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln12_2/5 "/>
</bind>
</comp>

<comp id="528" class="1004" name="grp_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="32" slack="1"/>
<pin id="530" dir="0" index="1" bw="32" slack="4"/>
<pin id="531" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln12_3/5 "/>
</bind>
</comp>

<comp id="532" class="1004" name="zext_ln12_8_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="10" slack="1"/>
<pin id="534" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln12_8/5 "/>
</bind>
</comp>

<comp id="536" class="1004" name="add_ln12_5_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="10" slack="3"/>
<pin id="538" dir="0" index="1" bw="3" slack="0"/>
<pin id="539" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln12_5/5 "/>
</bind>
</comp>

<comp id="541" class="1004" name="grp_fu_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="32" slack="1"/>
<pin id="543" dir="0" index="1" bw="32" slack="5"/>
<pin id="544" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln12/6 "/>
</bind>
</comp>

<comp id="545" class="1004" name="zext_ln12_9_fu_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="10" slack="1"/>
<pin id="547" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln12_9/6 "/>
</bind>
</comp>

<comp id="549" class="1004" name="zext_ln12_fu_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="10" slack="4"/>
<pin id="551" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln12/6 "/>
</bind>
</comp>

<comp id="553" class="1004" name="add_ln12_7_fu_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="10" slack="4"/>
<pin id="555" dir="0" index="1" bw="1" slack="0"/>
<pin id="556" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln12_7/6 "/>
</bind>
</comp>

<comp id="558" class="1004" name="grp_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="32" slack="1"/>
<pin id="560" dir="0" index="1" bw="32" slack="5"/>
<pin id="561" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln12_8/6 "/>
</bind>
</comp>

<comp id="562" class="1004" name="grp_fu_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="32" slack="1"/>
<pin id="564" dir="0" index="1" bw="32" slack="6"/>
<pin id="565" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln12_1/7 "/>
</bind>
</comp>

<comp id="566" class="1004" name="grp_fu_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="32" slack="1"/>
<pin id="568" dir="0" index="1" bw="32" slack="6"/>
<pin id="569" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln12_4/7 "/>
</bind>
</comp>

<comp id="570" class="1004" name="zext_ln12_1_fu_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="10" slack="1"/>
<pin id="572" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln12_1/7 "/>
</bind>
</comp>

<comp id="574" class="1004" name="grp_fu_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="32" slack="1"/>
<pin id="576" dir="0" index="1" bw="32" slack="7"/>
<pin id="577" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln12_5/8 "/>
</bind>
</comp>

<comp id="578" class="1004" name="grp_fu_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="32" slack="1"/>
<pin id="580" dir="0" index="1" bw="32" slack="7"/>
<pin id="581" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln12_6/8 "/>
</bind>
</comp>

<comp id="582" class="1004" name="grp_fu_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="32" slack="1"/>
<pin id="584" dir="0" index="1" bw="32" slack="8"/>
<pin id="585" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln12_7/9 "/>
</bind>
</comp>

<comp id="586" class="1004" name="add_ln13_4_fu_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="32" slack="2"/>
<pin id="588" dir="0" index="1" bw="32" slack="1"/>
<pin id="589" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln13_4/11 "/>
</bind>
</comp>

<comp id="590" class="1004" name="add_ln13_5_fu_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="32" slack="0"/>
<pin id="592" dir="0" index="1" bw="32" slack="2"/>
<pin id="593" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln13_5/11 "/>
</bind>
</comp>

<comp id="595" class="1004" name="add_ln13_3_fu_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="32" slack="2"/>
<pin id="597" dir="0" index="1" bw="32" slack="1"/>
<pin id="598" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln13_3/12 "/>
</bind>
</comp>

<comp id="599" class="1004" name="add_ln13_6_fu_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="32" slack="1"/>
<pin id="601" dir="0" index="1" bw="32" slack="0"/>
<pin id="602" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln13_6/12 "/>
</bind>
</comp>

<comp id="604" class="1004" name="add_ln13_1_fu_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="32" slack="1"/>
<pin id="606" dir="0" index="1" bw="32" slack="2"/>
<pin id="607" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln13_1/13 "/>
</bind>
</comp>

<comp id="608" class="1004" name="add_ln13_fu_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="32" slack="2"/>
<pin id="610" dir="0" index="1" bw="32" slack="1"/>
<pin id="611" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln13/14 "/>
</bind>
</comp>

<comp id="612" class="1004" name="add_ln13_2_fu_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="32" slack="2"/>
<pin id="614" dir="0" index="1" bw="32" slack="1"/>
<pin id="615" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln13_2/15 "/>
</bind>
</comp>

<comp id="616" class="1004" name="add_ln13_7_fu_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="32" slack="3"/>
<pin id="618" dir="0" index="1" bw="32" slack="0"/>
<pin id="619" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln13_7/15 "/>
</bind>
</comp>

<comp id="621" class="1004" name="store_ln8_store_fu_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="32" slack="0"/>
<pin id="623" dir="0" index="1" bw="32" slack="14"/>
<pin id="624" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln8/15 "/>
</bind>
</comp>

<comp id="626" class="1004" name="add21_lcssa_lcssa_phi_load_load_fu_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="32" slack="10"/>
<pin id="628" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="add21_lcssa_lcssa_phi_load/11 "/>
</bind>
</comp>

<comp id="630" class="1005" name="add21_lcssa_lcssa_phi_reg_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="32" slack="10"/>
<pin id="632" dir="1" index="1" bw="32" slack="10"/>
</pin_list>
<bind>
<opset="add21_lcssa_lcssa_phi "/>
</bind>
</comp>

<comp id="636" class="1005" name="c_reg_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="5" slack="0"/>
<pin id="638" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="c "/>
</bind>
</comp>

<comp id="643" class="1005" name="r_reg_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="5" slack="0"/>
<pin id="645" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="r "/>
</bind>
</comp>

<comp id="650" class="1005" name="indvar_flatten_reg_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="10" slack="0"/>
<pin id="652" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

<comp id="657" class="1005" name="filter_load_8_read_reg_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="32" slack="5"/>
<pin id="659" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="filter_load_8_read "/>
</bind>
</comp>

<comp id="662" class="1005" name="filter_load_7_read_reg_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="32" slack="8"/>
<pin id="664" dir="1" index="1" bw="32" slack="8"/>
</pin_list>
<bind>
<opset="filter_load_7_read "/>
</bind>
</comp>

<comp id="667" class="1005" name="filter_load_6_read_reg_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="32" slack="7"/>
<pin id="669" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opset="filter_load_6_read "/>
</bind>
</comp>

<comp id="672" class="1005" name="filter_load_5_read_reg_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="32" slack="7"/>
<pin id="674" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opset="filter_load_5_read "/>
</bind>
</comp>

<comp id="677" class="1005" name="filter_load_4_read_reg_677">
<pin_list>
<pin id="678" dir="0" index="0" bw="32" slack="6"/>
<pin id="679" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="filter_load_4_read "/>
</bind>
</comp>

<comp id="682" class="1005" name="filter_load_3_read_reg_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="32" slack="4"/>
<pin id="684" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="filter_load_3_read "/>
</bind>
</comp>

<comp id="687" class="1005" name="filter_load_2_read_reg_687">
<pin_list>
<pin id="688" dir="0" index="0" bw="32" slack="4"/>
<pin id="689" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="filter_load_2_read "/>
</bind>
</comp>

<comp id="692" class="1005" name="filter_load_1_read_reg_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="32" slack="6"/>
<pin id="694" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="filter_load_1_read "/>
</bind>
</comp>

<comp id="697" class="1005" name="filter_load_read_reg_697">
<pin_list>
<pin id="698" dir="0" index="0" bw="32" slack="5"/>
<pin id="699" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="filter_load_read "/>
</bind>
</comp>

<comp id="702" class="1005" name="r_1_reg_702">
<pin_list>
<pin id="703" dir="0" index="0" bw="5" slack="1"/>
<pin id="704" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="r_1 "/>
</bind>
</comp>

<comp id="707" class="1005" name="empty_reg_707">
<pin_list>
<pin id="708" dir="0" index="0" bw="10" slack="1"/>
<pin id="709" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="712" class="1005" name="empty_6_reg_712">
<pin_list>
<pin id="713" dir="0" index="0" bw="5" slack="1"/>
<pin id="714" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="empty_6 "/>
</bind>
</comp>

<comp id="717" class="1005" name="empty_7_reg_717">
<pin_list>
<pin id="718" dir="0" index="0" bw="10" slack="1"/>
<pin id="719" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="empty_7 "/>
</bind>
</comp>

<comp id="723" class="1005" name="empty_8_reg_723">
<pin_list>
<pin id="724" dir="0" index="0" bw="5" slack="1"/>
<pin id="725" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="empty_8 "/>
</bind>
</comp>

<comp id="729" class="1005" name="icmp_ln7_reg_729">
<pin_list>
<pin id="730" dir="0" index="0" bw="1" slack="1"/>
<pin id="731" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln7 "/>
</bind>
</comp>

<comp id="733" class="1005" name="c_load_reg_733">
<pin_list>
<pin id="734" dir="0" index="0" bw="5" slack="1"/>
<pin id="735" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="c_load "/>
</bind>
</comp>

<comp id="738" class="1005" name="icmp_ln8_reg_738">
<pin_list>
<pin id="739" dir="0" index="0" bw="1" slack="1"/>
<pin id="740" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln8 "/>
</bind>
</comp>

<comp id="747" class="1005" name="p_mid110_reg_747">
<pin_list>
<pin id="748" dir="0" index="0" bw="5" slack="1"/>
<pin id="749" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="p_mid110 "/>
</bind>
</comp>

<comp id="753" class="1005" name="add_ln12_reg_753">
<pin_list>
<pin id="754" dir="0" index="0" bw="10" slack="2"/>
<pin id="755" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opset="add_ln12 "/>
</bind>
</comp>

<comp id="759" class="1005" name="add_ln12_2_reg_759">
<pin_list>
<pin id="760" dir="0" index="0" bw="10" slack="1"/>
<pin id="761" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="add_ln12_2 "/>
</bind>
</comp>

<comp id="764" class="1005" name="add_ln12_3_reg_764">
<pin_list>
<pin id="765" dir="0" index="0" bw="10" slack="1"/>
<pin id="766" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="add_ln12_3 "/>
</bind>
</comp>

<comp id="771" class="1005" name="add_ln12_6_reg_771">
<pin_list>
<pin id="772" dir="0" index="0" bw="10" slack="1"/>
<pin id="773" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="add_ln12_6 "/>
</bind>
</comp>

<comp id="778" class="1005" name="orig_addr_2_reg_778">
<pin_list>
<pin id="779" dir="0" index="0" bw="10" slack="1"/>
<pin id="780" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="orig_addr_2 "/>
</bind>
</comp>

<comp id="783" class="1005" name="orig_addr_3_reg_783">
<pin_list>
<pin id="784" dir="0" index="0" bw="10" slack="1"/>
<pin id="785" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="orig_addr_3 "/>
</bind>
</comp>

<comp id="788" class="1005" name="add_ln12_8_reg_788">
<pin_list>
<pin id="789" dir="0" index="0" bw="10" slack="1"/>
<pin id="790" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="add_ln12_8 "/>
</bind>
</comp>

<comp id="793" class="1005" name="zext_ln12_4_reg_793">
<pin_list>
<pin id="794" dir="0" index="0" bw="64" slack="12"/>
<pin id="795" dir="1" index="1" bw="64" slack="12"/>
</pin_list>
<bind>
<opset="zext_ln12_4 "/>
</bind>
</comp>

<comp id="798" class="1005" name="orig_addr_reg_798">
<pin_list>
<pin id="799" dir="0" index="0" bw="10" slack="1"/>
<pin id="800" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="orig_addr "/>
</bind>
</comp>

<comp id="803" class="1005" name="add_ln12_1_reg_803">
<pin_list>
<pin id="804" dir="0" index="0" bw="10" slack="1"/>
<pin id="805" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="add_ln12_1 "/>
</bind>
</comp>

<comp id="808" class="1005" name="orig_load_2_reg_808">
<pin_list>
<pin id="809" dir="0" index="0" bw="32" slack="1"/>
<pin id="810" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="orig_load_2 "/>
</bind>
</comp>

<comp id="813" class="1005" name="orig_load_3_reg_813">
<pin_list>
<pin id="814" dir="0" index="0" bw="32" slack="1"/>
<pin id="815" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="orig_load_3 "/>
</bind>
</comp>

<comp id="818" class="1005" name="add_ln12_4_reg_818">
<pin_list>
<pin id="819" dir="0" index="0" bw="10" slack="1"/>
<pin id="820" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="add_ln12_4 "/>
</bind>
</comp>

<comp id="823" class="1005" name="orig_addr_8_reg_823">
<pin_list>
<pin id="824" dir="0" index="0" bw="10" slack="1"/>
<pin id="825" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="orig_addr_8 "/>
</bind>
</comp>

<comp id="828" class="1005" name="orig_load_reg_828">
<pin_list>
<pin id="829" dir="0" index="0" bw="32" slack="1"/>
<pin id="830" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="orig_load "/>
</bind>
</comp>

<comp id="833" class="1005" name="orig_addr_1_reg_833">
<pin_list>
<pin id="834" dir="0" index="0" bw="10" slack="1"/>
<pin id="835" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="orig_addr_1 "/>
</bind>
</comp>

<comp id="838" class="1005" name="orig_addr_4_reg_838">
<pin_list>
<pin id="839" dir="0" index="0" bw="10" slack="1"/>
<pin id="840" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="orig_addr_4 "/>
</bind>
</comp>

<comp id="843" class="1005" name="add_ln12_5_reg_843">
<pin_list>
<pin id="844" dir="0" index="0" bw="10" slack="1"/>
<pin id="845" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="add_ln12_5 "/>
</bind>
</comp>

<comp id="848" class="1005" name="orig_load_8_reg_848">
<pin_list>
<pin id="849" dir="0" index="0" bw="32" slack="1"/>
<pin id="850" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="orig_load_8 "/>
</bind>
</comp>

<comp id="853" class="1005" name="orig_load_1_reg_853">
<pin_list>
<pin id="854" dir="0" index="0" bw="32" slack="1"/>
<pin id="855" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="orig_load_1 "/>
</bind>
</comp>

<comp id="858" class="1005" name="orig_load_4_reg_858">
<pin_list>
<pin id="859" dir="0" index="0" bw="32" slack="1"/>
<pin id="860" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="orig_load_4 "/>
</bind>
</comp>

<comp id="863" class="1005" name="orig_addr_5_reg_863">
<pin_list>
<pin id="864" dir="0" index="0" bw="10" slack="1"/>
<pin id="865" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="orig_addr_5 "/>
</bind>
</comp>

<comp id="868" class="1005" name="orig_addr_6_reg_868">
<pin_list>
<pin id="869" dir="0" index="0" bw="10" slack="1"/>
<pin id="870" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="orig_addr_6 "/>
</bind>
</comp>

<comp id="873" class="1005" name="add_ln12_7_reg_873">
<pin_list>
<pin id="874" dir="0" index="0" bw="10" slack="1"/>
<pin id="875" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="add_ln12_7 "/>
</bind>
</comp>

<comp id="878" class="1005" name="orig_load_5_reg_878">
<pin_list>
<pin id="879" dir="0" index="0" bw="32" slack="1"/>
<pin id="880" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="orig_load_5 "/>
</bind>
</comp>

<comp id="883" class="1005" name="orig_load_6_reg_883">
<pin_list>
<pin id="884" dir="0" index="0" bw="32" slack="1"/>
<pin id="885" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="orig_load_6 "/>
</bind>
</comp>

<comp id="888" class="1005" name="orig_addr_7_reg_888">
<pin_list>
<pin id="889" dir="0" index="0" bw="10" slack="1"/>
<pin id="890" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="orig_addr_7 "/>
</bind>
</comp>

<comp id="893" class="1005" name="orig_load_7_reg_893">
<pin_list>
<pin id="894" dir="0" index="0" bw="32" slack="1"/>
<pin id="895" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="orig_load_7 "/>
</bind>
</comp>

<comp id="898" class="1005" name="mul_ln12_2_reg_898">
<pin_list>
<pin id="899" dir="0" index="0" bw="32" slack="2"/>
<pin id="900" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="mul_ln12_2 "/>
</bind>
</comp>

<comp id="903" class="1005" name="mul_ln12_3_reg_903">
<pin_list>
<pin id="904" dir="0" index="0" bw="32" slack="2"/>
<pin id="905" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="mul_ln12_3 "/>
</bind>
</comp>

<comp id="908" class="1005" name="mul_ln12_reg_908">
<pin_list>
<pin id="909" dir="0" index="0" bw="32" slack="2"/>
<pin id="910" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="mul_ln12 "/>
</bind>
</comp>

<comp id="913" class="1005" name="mul_ln12_8_reg_913">
<pin_list>
<pin id="914" dir="0" index="0" bw="32" slack="1"/>
<pin id="915" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln12_8 "/>
</bind>
</comp>

<comp id="918" class="1005" name="mul_ln12_1_reg_918">
<pin_list>
<pin id="919" dir="0" index="0" bw="32" slack="1"/>
<pin id="920" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln12_1 "/>
</bind>
</comp>

<comp id="923" class="1005" name="mul_ln12_4_reg_923">
<pin_list>
<pin id="924" dir="0" index="0" bw="32" slack="2"/>
<pin id="925" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="mul_ln12_4 "/>
</bind>
</comp>

<comp id="928" class="1005" name="add_ln13_5_reg_928">
<pin_list>
<pin id="929" dir="0" index="0" bw="32" slack="1"/>
<pin id="930" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln13_5 "/>
</bind>
</comp>

<comp id="933" class="1005" name="mul_ln12_5_reg_933">
<pin_list>
<pin id="934" dir="0" index="0" bw="32" slack="1"/>
<pin id="935" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln12_5 "/>
</bind>
</comp>

<comp id="938" class="1005" name="mul_ln12_6_reg_938">
<pin_list>
<pin id="939" dir="0" index="0" bw="32" slack="2"/>
<pin id="940" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="mul_ln12_6 "/>
</bind>
</comp>

<comp id="943" class="1005" name="add_ln13_6_reg_943">
<pin_list>
<pin id="944" dir="0" index="0" bw="32" slack="3"/>
<pin id="945" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="add_ln13_6 "/>
</bind>
</comp>

<comp id="948" class="1005" name="mul_ln12_7_reg_948">
<pin_list>
<pin id="949" dir="0" index="0" bw="32" slack="1"/>
<pin id="950" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln12_7 "/>
</bind>
</comp>

<comp id="953" class="1005" name="add_ln13_1_reg_953">
<pin_list>
<pin id="954" dir="0" index="0" bw="32" slack="2"/>
<pin id="955" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="add_ln13_1 "/>
</bind>
</comp>

<comp id="958" class="1005" name="add_ln13_reg_958">
<pin_list>
<pin id="959" dir="0" index="0" bw="32" slack="1"/>
<pin id="960" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln13 "/>
</bind>
</comp>

<comp id="963" class="1005" name="add_ln13_7_reg_963">
<pin_list>
<pin id="964" dir="0" index="0" bw="32" slack="1"/>
<pin id="965" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln13_7 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="83"><net_src comp="24" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="87"><net_src comp="24" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="91"><net_src comp="24" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="95"><net_src comp="24" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="100"><net_src comp="36" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="18" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="106"><net_src comp="36" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="16" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="112"><net_src comp="36" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="14" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="118"><net_src comp="36" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="12" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="124"><net_src comp="36" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="125"><net_src comp="10" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="130"><net_src comp="36" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="131"><net_src comp="8" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="136"><net_src comp="36" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="137"><net_src comp="6" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="142"><net_src comp="36" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="143"><net_src comp="4" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="148"><net_src comp="36" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="149"><net_src comp="2" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="155"><net_src comp="78" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="156"><net_src comp="22" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="162"><net_src comp="0" pin="0"/><net_sink comp="157" pin=0"/></net>

<net id="163"><net_src comp="66" pin="0"/><net_sink comp="157" pin=1"/></net>

<net id="169"><net_src comp="157" pin="3"/><net_sink comp="164" pin=0"/></net>

<net id="175"><net_src comp="0" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="176"><net_src comp="66" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="181"><net_src comp="170" pin="3"/><net_sink comp="164" pin=2"/></net>

<net id="187"><net_src comp="0" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="188"><net_src comp="66" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="189"><net_src comp="182" pin="3"/><net_sink comp="164" pin=0"/></net>

<net id="195"><net_src comp="0" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="196"><net_src comp="66" pin="0"/><net_sink comp="190" pin=1"/></net>

<net id="197"><net_src comp="190" pin="3"/><net_sink comp="164" pin=2"/></net>

<net id="203"><net_src comp="0" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="204"><net_src comp="66" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="205"><net_src comp="198" pin="3"/><net_sink comp="164" pin=0"/></net>

<net id="211"><net_src comp="0" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="212"><net_src comp="66" pin="0"/><net_sink comp="206" pin=1"/></net>

<net id="213"><net_src comp="206" pin="3"/><net_sink comp="164" pin=2"/></net>

<net id="219"><net_src comp="0" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="220"><net_src comp="66" pin="0"/><net_sink comp="214" pin=1"/></net>

<net id="221"><net_src comp="214" pin="3"/><net_sink comp="164" pin=2"/></net>

<net id="227"><net_src comp="0" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="228"><net_src comp="66" pin="0"/><net_sink comp="222" pin=1"/></net>

<net id="229"><net_src comp="222" pin="3"/><net_sink comp="164" pin=0"/></net>

<net id="235"><net_src comp="0" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="236"><net_src comp="66" pin="0"/><net_sink comp="230" pin=1"/></net>

<net id="237"><net_src comp="230" pin="3"/><net_sink comp="164" pin=0"/></net>

<net id="243"><net_src comp="20" pin="0"/><net_sink comp="238" pin=0"/></net>

<net id="244"><net_src comp="66" pin="0"/><net_sink comp="238" pin=1"/></net>

<net id="250"><net_src comp="238" pin="3"/><net_sink comp="245" pin=0"/></net>

<net id="255"><net_src comp="38" pin="0"/><net_sink comp="251" pin=0"/></net>

<net id="260"><net_src comp="40" pin="0"/><net_sink comp="256" pin=0"/></net>

<net id="265"><net_src comp="40" pin="0"/><net_sink comp="261" pin=0"/></net>

<net id="277"><net_src comp="42" pin="0"/><net_sink comp="272" pin=0"/></net>

<net id="278"><net_src comp="266" pin="1"/><net_sink comp="272" pin=1"/></net>

<net id="279"><net_src comp="40" pin="0"/><net_sink comp="272" pin=2"/></net>

<net id="285"><net_src comp="44" pin="0"/><net_sink comp="280" pin=0"/></net>

<net id="286"><net_src comp="266" pin="1"/><net_sink comp="280" pin=1"/></net>

<net id="287"><net_src comp="46" pin="0"/><net_sink comp="280" pin=2"/></net>

<net id="291"><net_src comp="280" pin="3"/><net_sink comp="288" pin=0"/></net>

<net id="296"><net_src comp="272" pin="3"/><net_sink comp="292" pin=0"/></net>

<net id="297"><net_src comp="288" pin="1"/><net_sink comp="292" pin=1"/></net>

<net id="302"><net_src comp="266" pin="1"/><net_sink comp="298" pin=0"/></net>

<net id="303"><net_src comp="48" pin="0"/><net_sink comp="298" pin=1"/></net>

<net id="309"><net_src comp="42" pin="0"/><net_sink comp="304" pin=0"/></net>

<net id="310"><net_src comp="298" pin="2"/><net_sink comp="304" pin=1"/></net>

<net id="311"><net_src comp="40" pin="0"/><net_sink comp="304" pin=2"/></net>

<net id="317"><net_src comp="44" pin="0"/><net_sink comp="312" pin=0"/></net>

<net id="318"><net_src comp="298" pin="2"/><net_sink comp="312" pin=1"/></net>

<net id="319"><net_src comp="46" pin="0"/><net_sink comp="312" pin=2"/></net>

<net id="323"><net_src comp="312" pin="3"/><net_sink comp="320" pin=0"/></net>

<net id="328"><net_src comp="304" pin="3"/><net_sink comp="324" pin=0"/></net>

<net id="329"><net_src comp="320" pin="1"/><net_sink comp="324" pin=1"/></net>

<net id="334"><net_src comp="266" pin="1"/><net_sink comp="330" pin=0"/></net>

<net id="335"><net_src comp="50" pin="0"/><net_sink comp="330" pin=1"/></net>

<net id="340"><net_src comp="269" pin="1"/><net_sink comp="336" pin=0"/></net>

<net id="341"><net_src comp="52" pin="0"/><net_sink comp="336" pin=1"/></net>

<net id="346"><net_src comp="269" pin="1"/><net_sink comp="342" pin=0"/></net>

<net id="347"><net_src comp="54" pin="0"/><net_sink comp="342" pin=1"/></net>

<net id="355"><net_src comp="348" pin="1"/><net_sink comp="351" pin=0"/></net>

<net id="356"><net_src comp="56" pin="0"/><net_sink comp="351" pin=1"/></net>

<net id="361"><net_src comp="266" pin="1"/><net_sink comp="357" pin=0"/></net>

<net id="362"><net_src comp="58" pin="0"/><net_sink comp="357" pin=1"/></net>

<net id="367"><net_src comp="342" pin="2"/><net_sink comp="363" pin=0"/></net>

<net id="373"><net_src comp="42" pin="0"/><net_sink comp="368" pin=0"/></net>

<net id="374"><net_src comp="40" pin="0"/><net_sink comp="368" pin=2"/></net>

<net id="380"><net_src comp="44" pin="0"/><net_sink comp="375" pin=0"/></net>

<net id="381"><net_src comp="46" pin="0"/><net_sink comp="375" pin=2"/></net>

<net id="385"><net_src comp="375" pin="3"/><net_sink comp="382" pin=0"/></net>

<net id="390"><net_src comp="368" pin="3"/><net_sink comp="386" pin=0"/></net>

<net id="391"><net_src comp="382" pin="1"/><net_sink comp="386" pin=1"/></net>

<net id="397"><net_src comp="40" pin="0"/><net_sink comp="392" pin=1"/></net>

<net id="408"><net_src comp="386" pin="2"/><net_sink comp="403" pin=1"/></net>

<net id="414"><net_src comp="42" pin="0"/><net_sink comp="409" pin=0"/></net>

<net id="415"><net_src comp="40" pin="0"/><net_sink comp="409" pin=2"/></net>

<net id="421"><net_src comp="44" pin="0"/><net_sink comp="416" pin=0"/></net>

<net id="422"><net_src comp="46" pin="0"/><net_sink comp="416" pin=2"/></net>

<net id="426"><net_src comp="416" pin="3"/><net_sink comp="423" pin=0"/></net>

<net id="431"><net_src comp="409" pin="3"/><net_sink comp="427" pin=0"/></net>

<net id="432"><net_src comp="423" pin="1"/><net_sink comp="427" pin=1"/></net>

<net id="438"><net_src comp="427" pin="2"/><net_sink comp="433" pin=1"/></net>

<net id="439"><net_src comp="386" pin="2"/><net_sink comp="433" pin=2"/></net>

<net id="448"><net_src comp="392" pin="3"/><net_sink comp="445" pin=0"/></net>

<net id="453"><net_src comp="398" pin="3"/><net_sink comp="449" pin=0"/></net>

<net id="454"><net_src comp="445" pin="1"/><net_sink comp="449" pin=1"/></net>

<net id="459"><net_src comp="449" pin="2"/><net_sink comp="455" pin=0"/></net>

<net id="460"><net_src comp="64" pin="0"/><net_sink comp="455" pin=1"/></net>

<net id="465"><net_src comp="403" pin="3"/><net_sink comp="461" pin=0"/></net>

<net id="466"><net_src comp="445" pin="1"/><net_sink comp="461" pin=1"/></net>

<net id="471"><net_src comp="433" pin="3"/><net_sink comp="467" pin=0"/></net>

<net id="472"><net_src comp="445" pin="1"/><net_sink comp="467" pin=1"/></net>

<net id="477"><net_src comp="392" pin="3"/><net_sink comp="473" pin=0"/></net>

<net id="478"><net_src comp="48" pin="0"/><net_sink comp="473" pin=1"/></net>

<net id="483"><net_src comp="440" pin="3"/><net_sink comp="479" pin=0"/></net>

<net id="488"><net_src comp="473" pin="2"/><net_sink comp="484" pin=0"/></net>

<net id="492"><net_src comp="489" pin="1"/><net_sink comp="157" pin=2"/></net>

<net id="496"><net_src comp="493" pin="1"/><net_sink comp="170" pin=2"/></net>

<net id="501"><net_src comp="64" pin="0"/><net_sink comp="497" pin=1"/></net>

<net id="505"><net_src comp="502" pin="1"/><net_sink comp="182" pin=2"/></net>

<net id="510"><net_src comp="54" pin="0"/><net_sink comp="506" pin=1"/></net>

<net id="515"><net_src comp="54" pin="0"/><net_sink comp="511" pin=1"/></net>

<net id="519"><net_src comp="516" pin="1"/><net_sink comp="190" pin=2"/></net>

<net id="523"><net_src comp="520" pin="1"/><net_sink comp="198" pin=2"/></net>

<net id="535"><net_src comp="532" pin="1"/><net_sink comp="206" pin=2"/></net>

<net id="540"><net_src comp="64" pin="0"/><net_sink comp="536" pin=1"/></net>

<net id="548"><net_src comp="545" pin="1"/><net_sink comp="214" pin=2"/></net>

<net id="552"><net_src comp="549" pin="1"/><net_sink comp="222" pin=2"/></net>

<net id="557"><net_src comp="54" pin="0"/><net_sink comp="553" pin=1"/></net>

<net id="573"><net_src comp="570" pin="1"/><net_sink comp="230" pin=2"/></net>

<net id="594"><net_src comp="586" pin="2"/><net_sink comp="590" pin=0"/></net>

<net id="603"><net_src comp="595" pin="2"/><net_sink comp="599" pin=1"/></net>

<net id="620"><net_src comp="612" pin="2"/><net_sink comp="616" pin=1"/></net>

<net id="625"><net_src comp="616" pin="2"/><net_sink comp="621" pin=0"/></net>

<net id="629"><net_src comp="626" pin="1"/><net_sink comp="150" pin=2"/></net>

<net id="633"><net_src comp="80" pin="1"/><net_sink comp="630" pin=0"/></net>

<net id="634"><net_src comp="630" pin="1"/><net_sink comp="621" pin=1"/></net>

<net id="635"><net_src comp="630" pin="1"/><net_sink comp="626" pin=0"/></net>

<net id="639"><net_src comp="84" pin="1"/><net_sink comp="636" pin=0"/></net>

<net id="640"><net_src comp="636" pin="1"/><net_sink comp="261" pin=1"/></net>

<net id="641"><net_src comp="636" pin="1"/><net_sink comp="348" pin=0"/></net>

<net id="642"><net_src comp="636" pin="1"/><net_sink comp="484" pin=1"/></net>

<net id="646"><net_src comp="88" pin="1"/><net_sink comp="643" pin=0"/></net>

<net id="647"><net_src comp="643" pin="1"/><net_sink comp="256" pin=1"/></net>

<net id="648"><net_src comp="643" pin="1"/><net_sink comp="266" pin=0"/></net>

<net id="649"><net_src comp="643" pin="1"/><net_sink comp="479" pin=1"/></net>

<net id="653"><net_src comp="92" pin="1"/><net_sink comp="650" pin=0"/></net>

<net id="654"><net_src comp="650" pin="1"/><net_sink comp="251" pin=1"/></net>

<net id="655"><net_src comp="650" pin="1"/><net_sink comp="269" pin=0"/></net>

<net id="656"><net_src comp="650" pin="1"/><net_sink comp="363" pin=1"/></net>

<net id="660"><net_src comp="96" pin="2"/><net_sink comp="657" pin=0"/></net>

<net id="661"><net_src comp="657" pin="1"/><net_sink comp="558" pin=1"/></net>

<net id="665"><net_src comp="102" pin="2"/><net_sink comp="662" pin=0"/></net>

<net id="666"><net_src comp="662" pin="1"/><net_sink comp="582" pin=1"/></net>

<net id="670"><net_src comp="108" pin="2"/><net_sink comp="667" pin=0"/></net>

<net id="671"><net_src comp="667" pin="1"/><net_sink comp="578" pin=1"/></net>

<net id="675"><net_src comp="114" pin="2"/><net_sink comp="672" pin=0"/></net>

<net id="676"><net_src comp="672" pin="1"/><net_sink comp="574" pin=1"/></net>

<net id="680"><net_src comp="120" pin="2"/><net_sink comp="677" pin=0"/></net>

<net id="681"><net_src comp="677" pin="1"/><net_sink comp="566" pin=1"/></net>

<net id="685"><net_src comp="126" pin="2"/><net_sink comp="682" pin=0"/></net>

<net id="686"><net_src comp="682" pin="1"/><net_sink comp="528" pin=1"/></net>

<net id="690"><net_src comp="132" pin="2"/><net_sink comp="687" pin=0"/></net>

<net id="691"><net_src comp="687" pin="1"/><net_sink comp="524" pin=1"/></net>

<net id="695"><net_src comp="138" pin="2"/><net_sink comp="692" pin=0"/></net>

<net id="696"><net_src comp="692" pin="1"/><net_sink comp="562" pin=1"/></net>

<net id="700"><net_src comp="144" pin="2"/><net_sink comp="697" pin=0"/></net>

<net id="701"><net_src comp="697" pin="1"/><net_sink comp="541" pin=1"/></net>

<net id="705"><net_src comp="266" pin="1"/><net_sink comp="702" pin=0"/></net>

<net id="706"><net_src comp="702" pin="1"/><net_sink comp="440" pin=2"/></net>

<net id="710"><net_src comp="292" pin="2"/><net_sink comp="707" pin=0"/></net>

<net id="711"><net_src comp="707" pin="1"/><net_sink comp="398" pin=2"/></net>

<net id="715"><net_src comp="298" pin="2"/><net_sink comp="712" pin=0"/></net>

<net id="716"><net_src comp="712" pin="1"/><net_sink comp="440" pin=1"/></net>

<net id="720"><net_src comp="324" pin="2"/><net_sink comp="717" pin=0"/></net>

<net id="721"><net_src comp="717" pin="1"/><net_sink comp="398" pin=1"/></net>

<net id="722"><net_src comp="717" pin="1"/><net_sink comp="403" pin=2"/></net>

<net id="726"><net_src comp="330" pin="2"/><net_sink comp="723" pin=0"/></net>

<net id="727"><net_src comp="723" pin="1"/><net_sink comp="368" pin=1"/></net>

<net id="728"><net_src comp="723" pin="1"/><net_sink comp="375" pin=1"/></net>

<net id="732"><net_src comp="336" pin="2"/><net_sink comp="729" pin=0"/></net>

<net id="736"><net_src comp="348" pin="1"/><net_sink comp="733" pin=0"/></net>

<net id="737"><net_src comp="733" pin="1"/><net_sink comp="392" pin=2"/></net>

<net id="741"><net_src comp="351" pin="2"/><net_sink comp="738" pin=0"/></net>

<net id="742"><net_src comp="738" pin="1"/><net_sink comp="392" pin=0"/></net>

<net id="743"><net_src comp="738" pin="1"/><net_sink comp="398" pin=0"/></net>

<net id="744"><net_src comp="738" pin="1"/><net_sink comp="403" pin=0"/></net>

<net id="745"><net_src comp="738" pin="1"/><net_sink comp="433" pin=0"/></net>

<net id="746"><net_src comp="738" pin="1"/><net_sink comp="440" pin=0"/></net>

<net id="750"><net_src comp="357" pin="2"/><net_sink comp="747" pin=0"/></net>

<net id="751"><net_src comp="747" pin="1"/><net_sink comp="409" pin=1"/></net>

<net id="752"><net_src comp="747" pin="1"/><net_sink comp="416" pin=1"/></net>

<net id="756"><net_src comp="449" pin="2"/><net_sink comp="753" pin=0"/></net>

<net id="757"><net_src comp="753" pin="1"/><net_sink comp="502" pin=0"/></net>

<net id="758"><net_src comp="753" pin="1"/><net_sink comp="506" pin=0"/></net>

<net id="762"><net_src comp="455" pin="2"/><net_sink comp="759" pin=0"/></net>

<net id="763"><net_src comp="759" pin="1"/><net_sink comp="489" pin=0"/></net>

<net id="767"><net_src comp="461" pin="2"/><net_sink comp="764" pin=0"/></net>

<net id="768"><net_src comp="764" pin="1"/><net_sink comp="493" pin=0"/></net>

<net id="769"><net_src comp="764" pin="1"/><net_sink comp="511" pin=0"/></net>

<net id="770"><net_src comp="764" pin="1"/><net_sink comp="536" pin=0"/></net>

<net id="774"><net_src comp="467" pin="2"/><net_sink comp="771" pin=0"/></net>

<net id="775"><net_src comp="771" pin="1"/><net_sink comp="497" pin=0"/></net>

<net id="776"><net_src comp="771" pin="1"/><net_sink comp="549" pin=0"/></net>

<net id="777"><net_src comp="771" pin="1"/><net_sink comp="553" pin=0"/></net>

<net id="781"><net_src comp="157" pin="3"/><net_sink comp="778" pin=0"/></net>

<net id="782"><net_src comp="778" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="786"><net_src comp="170" pin="3"/><net_sink comp="783" pin=0"/></net>

<net id="787"><net_src comp="783" pin="1"/><net_sink comp="164" pin=2"/></net>

<net id="791"><net_src comp="497" pin="2"/><net_sink comp="788" pin=0"/></net>

<net id="792"><net_src comp="788" pin="1"/><net_sink comp="516" pin=0"/></net>

<net id="796"><net_src comp="502" pin="1"/><net_sink comp="793" pin=0"/></net>

<net id="797"><net_src comp="793" pin="1"/><net_sink comp="238" pin=2"/></net>

<net id="801"><net_src comp="182" pin="3"/><net_sink comp="798" pin=0"/></net>

<net id="802"><net_src comp="798" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="806"><net_src comp="506" pin="2"/><net_sink comp="803" pin=0"/></net>

<net id="807"><net_src comp="803" pin="1"/><net_sink comp="520" pin=0"/></net>

<net id="811"><net_src comp="164" pin="3"/><net_sink comp="808" pin=0"/></net>

<net id="812"><net_src comp="808" pin="1"/><net_sink comp="524" pin=0"/></net>

<net id="816"><net_src comp="164" pin="7"/><net_sink comp="813" pin=0"/></net>

<net id="817"><net_src comp="813" pin="1"/><net_sink comp="528" pin=0"/></net>

<net id="821"><net_src comp="511" pin="2"/><net_sink comp="818" pin=0"/></net>

<net id="822"><net_src comp="818" pin="1"/><net_sink comp="532" pin=0"/></net>

<net id="826"><net_src comp="190" pin="3"/><net_sink comp="823" pin=0"/></net>

<net id="827"><net_src comp="823" pin="1"/><net_sink comp="164" pin=2"/></net>

<net id="831"><net_src comp="164" pin="3"/><net_sink comp="828" pin=0"/></net>

<net id="832"><net_src comp="828" pin="1"/><net_sink comp="541" pin=0"/></net>

<net id="836"><net_src comp="198" pin="3"/><net_sink comp="833" pin=0"/></net>

<net id="837"><net_src comp="833" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="841"><net_src comp="206" pin="3"/><net_sink comp="838" pin=0"/></net>

<net id="842"><net_src comp="838" pin="1"/><net_sink comp="164" pin=2"/></net>

<net id="846"><net_src comp="536" pin="2"/><net_sink comp="843" pin=0"/></net>

<net id="847"><net_src comp="843" pin="1"/><net_sink comp="545" pin=0"/></net>

<net id="851"><net_src comp="164" pin="7"/><net_sink comp="848" pin=0"/></net>

<net id="852"><net_src comp="848" pin="1"/><net_sink comp="558" pin=0"/></net>

<net id="856"><net_src comp="164" pin="3"/><net_sink comp="853" pin=0"/></net>

<net id="857"><net_src comp="853" pin="1"/><net_sink comp="562" pin=0"/></net>

<net id="861"><net_src comp="164" pin="7"/><net_sink comp="858" pin=0"/></net>

<net id="862"><net_src comp="858" pin="1"/><net_sink comp="566" pin=0"/></net>

<net id="866"><net_src comp="214" pin="3"/><net_sink comp="863" pin=0"/></net>

<net id="867"><net_src comp="863" pin="1"/><net_sink comp="164" pin=2"/></net>

<net id="871"><net_src comp="222" pin="3"/><net_sink comp="868" pin=0"/></net>

<net id="872"><net_src comp="868" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="876"><net_src comp="553" pin="2"/><net_sink comp="873" pin=0"/></net>

<net id="877"><net_src comp="873" pin="1"/><net_sink comp="570" pin=0"/></net>

<net id="881"><net_src comp="164" pin="7"/><net_sink comp="878" pin=0"/></net>

<net id="882"><net_src comp="878" pin="1"/><net_sink comp="574" pin=0"/></net>

<net id="886"><net_src comp="164" pin="3"/><net_sink comp="883" pin=0"/></net>

<net id="887"><net_src comp="883" pin="1"/><net_sink comp="578" pin=0"/></net>

<net id="891"><net_src comp="230" pin="3"/><net_sink comp="888" pin=0"/></net>

<net id="892"><net_src comp="888" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="896"><net_src comp="164" pin="3"/><net_sink comp="893" pin=0"/></net>

<net id="897"><net_src comp="893" pin="1"/><net_sink comp="582" pin=0"/></net>

<net id="901"><net_src comp="524" pin="2"/><net_sink comp="898" pin=0"/></net>

<net id="902"><net_src comp="898" pin="1"/><net_sink comp="586" pin=0"/></net>

<net id="906"><net_src comp="528" pin="2"/><net_sink comp="903" pin=0"/></net>

<net id="907"><net_src comp="903" pin="1"/><net_sink comp="590" pin=1"/></net>

<net id="911"><net_src comp="541" pin="2"/><net_sink comp="908" pin=0"/></net>

<net id="912"><net_src comp="908" pin="1"/><net_sink comp="595" pin=0"/></net>

<net id="916"><net_src comp="558" pin="2"/><net_sink comp="913" pin=0"/></net>

<net id="917"><net_src comp="913" pin="1"/><net_sink comp="586" pin=1"/></net>

<net id="921"><net_src comp="562" pin="2"/><net_sink comp="918" pin=0"/></net>

<net id="922"><net_src comp="918" pin="1"/><net_sink comp="595" pin=1"/></net>

<net id="926"><net_src comp="566" pin="2"/><net_sink comp="923" pin=0"/></net>

<net id="927"><net_src comp="923" pin="1"/><net_sink comp="604" pin=1"/></net>

<net id="931"><net_src comp="590" pin="2"/><net_sink comp="928" pin=0"/></net>

<net id="932"><net_src comp="928" pin="1"/><net_sink comp="599" pin=0"/></net>

<net id="936"><net_src comp="574" pin="2"/><net_sink comp="933" pin=0"/></net>

<net id="937"><net_src comp="933" pin="1"/><net_sink comp="604" pin=0"/></net>

<net id="941"><net_src comp="578" pin="2"/><net_sink comp="938" pin=0"/></net>

<net id="942"><net_src comp="938" pin="1"/><net_sink comp="608" pin=0"/></net>

<net id="946"><net_src comp="599" pin="2"/><net_sink comp="943" pin=0"/></net>

<net id="947"><net_src comp="943" pin="1"/><net_sink comp="616" pin=0"/></net>

<net id="951"><net_src comp="582" pin="2"/><net_sink comp="948" pin=0"/></net>

<net id="952"><net_src comp="948" pin="1"/><net_sink comp="608" pin=1"/></net>

<net id="956"><net_src comp="604" pin="2"/><net_sink comp="953" pin=0"/></net>

<net id="957"><net_src comp="953" pin="1"/><net_sink comp="612" pin=0"/></net>

<net id="961"><net_src comp="608" pin="2"/><net_sink comp="958" pin=0"/></net>

<net id="962"><net_src comp="958" pin="1"/><net_sink comp="612" pin=1"/></net>

<net id="966"><net_src comp="616" pin="2"/><net_sink comp="963" pin=0"/></net>

<net id="967"><net_src comp="963" pin="1"/><net_sink comp="245" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: orig | {}
	Port: sol | {16 }
	Port: add21_lcssa_lcssa_phi_out | {11 }
 - Input state : 
	Port: stencil_2d_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2 : orig | {3 4 5 6 7 8 }
	Port: stencil_2d_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2 : filter_load | {1 }
	Port: stencil_2d_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2 : filter_load_1 | {1 }
	Port: stencil_2d_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2 : filter_load_2 | {1 }
	Port: stencil_2d_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2 : filter_load_3 | {1 }
	Port: stencil_2d_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2 : filter_load_4 | {1 }
	Port: stencil_2d_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2 : filter_load_5 | {1 }
	Port: stencil_2d_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2 : filter_load_6 | {1 }
	Port: stencil_2d_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2 : filter_load_7 | {1 }
	Port: stencil_2d_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2 : filter_load_8 | {1 }
	Port: stencil_2d_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2 : sol | {}
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		r_1 : 1
		indvar_flatten_load : 1
		p_shl : 2
		p_shl1 : 2
		p_shl1_cast : 3
		empty : 4
		empty_6 : 2
		p_shl2_1 : 3
		p_shl3_1 : 3
		p_shl3_1_cast : 4
		empty_7 : 5
		empty_8 : 2
		icmp_ln7 : 2
		add_ln7 : 2
		br_ln7 : 3
		c_load : 1
		icmp_ln8 : 2
		p_mid110 : 2
		store_ln8 : 3
	State 2
		p_shl3_2_cast : 1
		empty_9 : 2
		select_ln7_2 : 3
		p_shl3_2_cast_mid1 : 1
		p_mid112 : 2
		select_ln7_3 : 3
		zext_ln12_3 : 1
		add_ln12 : 2
		add_ln12_2 : 3
		add_ln12_3 : 4
		add_ln12_6 : 4
		add_ln8 : 1
		store_ln8 : 1
		store_ln8 : 2
	State 3
		orig_addr_2 : 1
		orig_load_2 : 2
		orig_addr_3 : 1
		orig_load_3 : 2
	State 4
		orig_addr : 1
		orig_load : 2
		orig_addr_8 : 1
		orig_load_8 : 2
	State 5
		orig_addr_1 : 1
		orig_load_1 : 2
		orig_addr_4 : 1
		orig_load_4 : 2
	State 6
		orig_addr_5 : 1
		orig_load_5 : 2
		orig_addr_6 : 1
		orig_load_6 : 2
	State 7
		orig_addr_7 : 1
		orig_load_7 : 2
	State 8
	State 9
	State 10
	State 11
		add_ln13_5 : 1
		write_ln0 : 1
	State 12
		add_ln13_6 : 1
	State 13
	State 14
	State 15
		add_ln13_7 : 1
		store_ln8 : 2
	State 16
		store_ln16 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------|---------|---------|---------|
| Operation|         Functional Unit        |   DSP   |    FF   |   LUT   |
|----------|--------------------------------|---------|---------|---------|
|          |           grp_fu_524           |    3    |   215   |    1    |
|          |           grp_fu_528           |    3    |   215   |    1    |
|          |           grp_fu_541           |    3    |   215   |    1    |
|          |           grp_fu_558           |    3    |   215   |    1    |
|    mul   |           grp_fu_562           |    3    |   215   |    1    |
|          |           grp_fu_566           |    3    |   215   |    1    |
|          |           grp_fu_574           |    3    |   215   |    1    |
|          |           grp_fu_578           |    3    |   215   |    1    |
|          |           grp_fu_582           |    3    |   215   |    1    |
|----------|--------------------------------|---------|---------|---------|
|          |         empty_6_fu_298         |    0    |    0    |    13   |
|          |         empty_8_fu_330         |    0    |    0    |    13   |
|          |         add_ln7_fu_342         |    0    |    0    |    17   |
|          |         p_mid110_fu_357        |    0    |    0    |    13   |
|          |         add_ln12_fu_449        |    0    |    0    |    17   |
|          |        add_ln12_2_fu_455       |    0    |    0    |    17   |
|          |        add_ln12_3_fu_461       |    0    |    0    |    17   |
|          |        add_ln12_6_fu_467       |    0    |    0    |    17   |
|          |         add_ln8_fu_473         |    0    |    0    |    13   |
|          |        add_ln12_8_fu_497       |    0    |    0    |    17   |
|    add   |        add_ln12_1_fu_506       |    0    |    0    |    17   |
|          |        add_ln12_4_fu_511       |    0    |    0    |    17   |
|          |        add_ln12_5_fu_536       |    0    |    0    |    17   |
|          |        add_ln12_7_fu_553       |    0    |    0    |    17   |
|          |        add_ln13_4_fu_586       |    0    |    0    |    32   |
|          |        add_ln13_5_fu_590       |    0    |    0    |    32   |
|          |        add_ln13_3_fu_595       |    0    |    0    |    32   |
|          |        add_ln13_6_fu_599       |    0    |    0    |    32   |
|          |        add_ln13_1_fu_604       |    0    |    0    |    39   |
|          |         add_ln13_fu_608        |    0    |    0    |    39   |
|          |        add_ln13_2_fu_612       |    0    |    0    |    32   |
|          |        add_ln13_7_fu_616       |    0    |    0    |    32   |
|----------|--------------------------------|---------|---------|---------|
|          |          empty_fu_292          |    0    |    0    |    17   |
|    sub   |         empty_7_fu_324         |    0    |    0    |    17   |
|          |         empty_9_fu_386         |    0    |    0    |    17   |
|          |         p_mid112_fu_427        |    0    |    0    |    17   |
|----------|--------------------------------|---------|---------|---------|
|          |        select_ln7_fu_392       |    0    |    0    |    5    |
|          |       select_ln7_1_fu_398      |    0    |    0    |    10   |
|  select  |       select_ln7_2_fu_403      |    0    |    0    |    10   |
|          |       select_ln7_3_fu_433      |    0    |    0    |    10   |
|          |       select_ln7_4_fu_440      |    0    |    0    |    5    |
|----------|--------------------------------|---------|---------|---------|
|   icmp   |         icmp_ln7_fu_336        |    0    |    0    |    11   |
|          |         icmp_ln8_fu_351        |    0    |    0    |    9    |
|----------|--------------------------------|---------|---------|---------|
|          |  filter_load_8_read_read_fu_96 |    0    |    0    |    0    |
|          | filter_load_7_read_read_fu_102 |    0    |    0    |    0    |
|          | filter_load_6_read_read_fu_108 |    0    |    0    |    0    |
|          | filter_load_5_read_read_fu_114 |    0    |    0    |    0    |
|   read   | filter_load_4_read_read_fu_120 |    0    |    0    |    0    |
|          | filter_load_3_read_read_fu_126 |    0    |    0    |    0    |
|          | filter_load_2_read_read_fu_132 |    0    |    0    |    0    |
|          | filter_load_1_read_read_fu_138 |    0    |    0    |    0    |
|          |  filter_load_read_read_fu_144  |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|   write  |     write_ln0_write_fu_150     |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|          |          p_shl_fu_272          |    0    |    0    |    0    |
|          |          p_shl1_fu_280         |    0    |    0    |    0    |
|          |         p_shl2_1_fu_304        |    0    |    0    |    0    |
|bitconcatenate|         p_shl3_1_fu_312        |    0    |    0    |    0    |
|          |         p_shl2_2_fu_368        |    0    |    0    |    0    |
|          |         p_shl3_2_fu_375        |    0    |    0    |    0    |
|          |      p_shl2_2_mid1_fu_409      |    0    |    0    |    0    |
|          |      p_shl3_2_mid1_fu_416      |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|          |       p_shl1_cast_fu_288       |    0    |    0    |    0    |
|          |      p_shl3_1_cast_fu_320      |    0    |    0    |    0    |
|          |      p_shl3_2_cast_fu_382      |    0    |    0    |    0    |
|          |    p_shl3_2_cast_mid1_fu_423   |    0    |    0    |    0    |
|          |       zext_ln12_3_fu_445       |    0    |    0    |    0    |
|          |       zext_ln12_6_fu_489       |    0    |    0    |    0    |
|   zext   |       zext_ln12_7_fu_493       |    0    |    0    |    0    |
|          |       zext_ln12_4_fu_502       |    0    |    0    |    0    |
|          |       zext_ln12_2_fu_516       |    0    |    0    |    0    |
|          |       zext_ln12_5_fu_520       |    0    |    0    |    0    |
|          |       zext_ln12_8_fu_532       |    0    |    0    |    0    |
|          |       zext_ln12_9_fu_545       |    0    |    0    |    0    |
|          |        zext_ln12_fu_549        |    0    |    0    |    0    |
|          |       zext_ln12_1_fu_570       |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|   Total  |                                |    27   |   1935  |   629   |
|----------|--------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|add21_lcssa_lcssa_phi_reg_630|   32   |
|      add_ln12_1_reg_803     |   10   |
|      add_ln12_2_reg_759     |   10   |
|      add_ln12_3_reg_764     |   10   |
|      add_ln12_4_reg_818     |   10   |
|      add_ln12_5_reg_843     |   10   |
|      add_ln12_6_reg_771     |   10   |
|      add_ln12_7_reg_873     |   10   |
|      add_ln12_8_reg_788     |   10   |
|       add_ln12_reg_753      |   10   |
|      add_ln13_1_reg_953     |   32   |
|      add_ln13_5_reg_928     |   32   |
|      add_ln13_6_reg_943     |   32   |
|      add_ln13_7_reg_963     |   32   |
|       add_ln13_reg_958      |   32   |
|        c_load_reg_733       |    5   |
|          c_reg_636          |    5   |
|       empty_6_reg_712       |    5   |
|       empty_7_reg_717       |   10   |
|       empty_8_reg_723       |    5   |
|        empty_reg_707        |   10   |
|  filter_load_1_read_reg_692 |   32   |
|  filter_load_2_read_reg_687 |   32   |
|  filter_load_3_read_reg_682 |   32   |
|  filter_load_4_read_reg_677 |   32   |
|  filter_load_5_read_reg_672 |   32   |
|  filter_load_6_read_reg_667 |   32   |
|  filter_load_7_read_reg_662 |   32   |
|  filter_load_8_read_reg_657 |   32   |
|   filter_load_read_reg_697  |   32   |
|       icmp_ln7_reg_729      |    1   |
|       icmp_ln8_reg_738      |    1   |
|    indvar_flatten_reg_650   |   10   |
|      mul_ln12_1_reg_918     |   32   |
|      mul_ln12_2_reg_898     |   32   |
|      mul_ln12_3_reg_903     |   32   |
|      mul_ln12_4_reg_923     |   32   |
|      mul_ln12_5_reg_933     |   32   |
|      mul_ln12_6_reg_938     |   32   |
|      mul_ln12_7_reg_948     |   32   |
|      mul_ln12_8_reg_913     |   32   |
|       mul_ln12_reg_908      |   32   |
|     orig_addr_1_reg_833     |   10   |
|     orig_addr_2_reg_778     |   10   |
|     orig_addr_3_reg_783     |   10   |
|     orig_addr_4_reg_838     |   10   |
|     orig_addr_5_reg_863     |   10   |
|     orig_addr_6_reg_868     |   10   |
|     orig_addr_7_reg_888     |   10   |
|     orig_addr_8_reg_823     |   10   |
|      orig_addr_reg_798      |   10   |
|     orig_load_1_reg_853     |   32   |
|     orig_load_2_reg_808     |   32   |
|     orig_load_3_reg_813     |   32   |
|     orig_load_4_reg_858     |   32   |
|     orig_load_5_reg_878     |   32   |
|     orig_load_6_reg_883     |   32   |
|     orig_load_7_reg_893     |   32   |
|     orig_load_8_reg_848     |   32   |
|      orig_load_reg_828      |   32   |
|       p_mid110_reg_747      |    5   |
|         r_1_reg_702         |    5   |
|          r_reg_643          |    5   |
|     zext_ln12_4_reg_793     |   64   |
+-----------------------------+--------+
|            Total            |  1367  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_164 |  p0  |  10  |  10  |   100  ||    41   |
| grp_access_fu_164 |  p2  |   8  |   0  |    0   ||    33   |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   100  ||  2.315  ||    74   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   27   |    -   |  1935  |   629  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    2   |    -   |   74   |
|  Register |    -   |    -   |  1367  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   27   |    2   |  3302  |   703  |
+-----------+--------+--------+--------+--------+
