{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1758021642464 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1758021642469 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 16 14:20:42 2025 " "Processing started: Tue Sep 16 14:20:42 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1758021642469 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758021642469 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab1Demo -c Lab1Demo " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab1Demo -c Lab1Demo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758021642469 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1758021642935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/ghostbitmap.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/ghostbitmap.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ghostBitMap " "Found entity 1: ghostBitMap" {  } { { "RTL/VGA/ghostBitMap.sv" "" { Text "D:/LAB1ULTI/Lab1Demo_restored/RTL/VGA/ghostBitMap.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758021649342 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758021649342 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/ghost_move.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/ghost_move.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ghost_move " "Found entity 1: ghost_move" {  } { { "RTL/VGA/ghost_move.sv" "" { Text "D:/LAB1ULTI/Lab1Demo_restored/RTL/VGA/ghost_move.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758021649344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758021649344 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/ghost_block_t.bdf 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/ghost_block_t.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Ghost_Block_T " "Found entity 1: Ghost_Block_T" {  } { { "RTL/VGA/Ghost_Block_T.bdf" "" { Schematic "D:/LAB1ULTI/Lab1Demo_restored/RTL/VGA/Ghost_Block_T.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758021649345 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758021649345 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/audio/mili_sec_counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/audio/mili_sec_counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Mili_sec_counter " "Found entity 1: Mili_sec_counter" {  } { { "RTL/AUDIO/Mili_sec_counter.sv" "" { Text "D:/LAB1ULTI/Lab1Demo_restored/RTL/AUDIO/Mili_sec_counter.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758021649346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758021649346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/audio/melody_player_1.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/audio/melody_player_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 melody_player_1 " "Found entity 1: melody_player_1" {  } { { "RTL/AUDIO/melody_player_1.sv" "" { Text "D:/LAB1ULTI/Lab1Demo_restored/RTL/AUDIO/melody_player_1.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758021649348 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758021649348 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/audio/jukebox1.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/audio/jukebox1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 JukeBox1 " "Found entity 1: JukeBox1" {  } { { "RTL/AUDIO/JukeBox1.sv" "" { Text "D:/LAB1ULTI/Lab1Demo_restored/RTL/AUDIO/JukeBox1.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758021649350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758021649350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "kbdintf.qxp 1 1 " "Found 1 design units, including 1 entities, in source file kbdintf.qxp" { { "Info" "ISGN_ENTITY_NAME" "1 KBDINTF " "Found entity 1: KBDINTF" {  } { { "KBDINTF.qxp" "" { Text "D:/LAB1ULTI/Lab1Demo_restored/KBDINTF.qxp" -1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758021649365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758021649365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/top_vga_demo_kbd.bdf 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/top_vga_demo_kbd.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 TOP_VGA_DEMO_KBD " "Found entity 1: TOP_VGA_DEMO_KBD" {  } { { "RTL/VGA/TOP_VGA_DEMO_KBD.bdf" "" { Schematic "D:/LAB1ULTI/Lab1Demo_restored/RTL/VGA/TOP_VGA_DEMO_KBD.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758021649367 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758021649367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/game_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/game_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 game_controller " "Found entity 1: game_controller" {  } { { "RTL/VGA/game_controller.sv" "" { Text "D:/LAB1ULTI/Lab1Demo_restored/RTL/VGA/game_controller.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758021649368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758021649368 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/smiley_block_t.bdf 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/smiley_block_t.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Smiley_Block_T " "Found entity 1: Smiley_Block_T" {  } { { "RTL/VGA/Smiley_Block_T.bdf" "" { Schematic "D:/LAB1ULTI/Lab1Demo_restored/RTL/VGA/Smiley_Block_T.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758021649369 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758021649369 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/smileybitmap.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/smileybitmap.sv" { { "Info" "ISGN_ENTITY_NAME" "1 smileyBitMap " "Found entity 1: smileyBitMap" {  } { { "RTL/VGA/smileyBitMap.sv" "" { Text "D:/LAB1ULTI/Lab1Demo_restored/RTL/VGA/smileyBitMap.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758021649371 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758021649371 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/square_object.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/square_object.sv" { { "Info" "ISGN_ENTITY_NAME" "1 square_object " "Found entity 1: square_object" {  } { { "RTL/VGA/square_object.sv" "" { Text "D:/LAB1ULTI/Lab1Demo_restored/RTL/VGA/square_object.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758021649372 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758021649372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/back_ground_draw.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/back_ground_draw.sv" { { "Info" "ISGN_ENTITY_NAME" "1 back_ground_draw " "Found entity 1: back_ground_draw" {  } { { "RTL/VGA/back_ground_draw.sv" "" { Text "D:/LAB1ULTI/Lab1Demo_restored/RTL/VGA/back_ground_draw.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758021649374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758021649374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/square_hart_object.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/square_hart_object.sv" { { "Info" "ISGN_ENTITY_NAME" "1 square_Hart_object " "Found entity 1: square_Hart_object" {  } { { "RTL/VGA/square_Hart_object.sv" "" { Text "D:/LAB1ULTI/Lab1Demo_restored/RTL/VGA/square_Hart_object.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758021649376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758021649376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/hartsmatrixbitmap.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/hartsmatrixbitmap.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HartsMatrixBitMap " "Found entity 1: HartsMatrixBitMap" {  } { { "RTL/VGA/HartsMatrixBitMap.sv" "" { Text "D:/LAB1ULTI/Lab1Demo_restored/RTL/VGA/HartsMatrixBitMap.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758021649379 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758021649379 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/hart_display.bdf 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/hart_display.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 HART_DISPLAY " "Found entity 1: HART_DISPLAY" {  } { { "RTL/VGA/HART_DISPLAY.bdf" "" { Schematic "D:/LAB1ULTI/Lab1Demo_restored/RTL/VGA/HART_DISPLAY.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758021649380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758021649380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/smiley_move.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/smiley_move.sv" { { "Info" "ISGN_ENTITY_NAME" "1 smiley_move " "Found entity 1: smiley_move" {  } { { "RTL/VGA/smiley_move.sv" "" { Text "D:/LAB1ULTI/Lab1Demo_restored/RTL/VGA/smiley_move.sv" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758021649382 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758021649382 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/objects_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/objects_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 objects_mux " "Found entity 1: objects_mux" {  } { { "RTL/VGA/objects_mux.sv" "" { Text "D:/LAB1ULTI/Lab1Demo_restored/RTL/VGA/objects_mux.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758021649383 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758021649383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/vga_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/vga_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Controller " "Found entity 1: VGA_Controller" {  } { { "RTL/VGA/VGA_Controller.sv" "" { Text "D:/LAB1ULTI/Lab1Demo_restored/RTL/VGA/VGA_Controller.sv" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758021649384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758021649384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/numbersbitmap.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/numbersbitmap.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NumbersBitMap " "Found entity 1: NumbersBitMap" {  } { { "RTL/VGA/NumbersBitMap.sv" "" { Text "D:/LAB1ULTI/Lab1Demo_restored/RTL/VGA/NumbersBitMap.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758021649386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758021649386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/valx.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/valx.v" { { "Info" "ISGN_ENTITY_NAME" "1 valX " "Found entity 1: valX" {  } { { "RTL/VGA/valX.v" "" { Text "D:/LAB1ULTI/Lab1Demo_restored/RTL/VGA/valX.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758021649388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758021649388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/keyboardx/top_kbd.bdf 1 1 " "Found 1 design units, including 1 entities, in source file rtl/keyboardx/top_kbd.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 TOP_KBD " "Found entity 1: TOP_KBD" {  } { { "RTL/KEYBOARDX/TOP_KBD.bdf" "" { Schematic "D:/LAB1ULTI/Lab1Demo_restored/RTL/KEYBOARDX/TOP_KBD.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758021649389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758021649389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/keyboardx/keypad_decoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/keyboardx/keypad_decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 keyPad_decoder " "Found entity 1: keyPad_decoder" {  } { { "RTL/KEYBOARDX/keyPad_decoder.sv" "" { Text "D:/LAB1ULTI/Lab1Demo_restored/RTL/KEYBOARDX/keyPad_decoder.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758021649390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758021649390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/keyboardx/simple_up_counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/keyboardx/simple_up_counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 simple_up_counter " "Found entity 1: simple_up_counter" {  } { { "RTL/KEYBOARDX/simple_up_counter.sv" "" { Text "D:/LAB1ULTI/Lab1Demo_restored/RTL/KEYBOARDX/simple_up_counter.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758021649392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758021649392 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/keyboardx/random.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/keyboardx/random.sv" { { "Info" "ISGN_ENTITY_NAME" "1 random " "Found entity 1: random" {  } { { "RTL/KEYBOARDX/random.sv" "" { Text "D:/LAB1ULTI/Lab1Demo_restored/RTL/KEYBOARDX/random.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758021649393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758021649393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/seg7/seg7.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/seg7/seg7.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SEG7 " "Found entity 1: SEG7" {  } { { "RTL/Seg7/SEG7.SV" "" { Text "D:/LAB1ULTI/Lab1Demo_restored/RTL/Seg7/SEG7.SV" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758021649394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758021649394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/audio/sintable.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/audio/sintable.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sintable " "Found entity 1: sintable" {  } { { "RTL/AUDIO/SinTable.sv" "" { Text "D:/LAB1ULTI/Lab1Demo_restored/RTL/AUDIO/SinTable.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758021649396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758021649396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/audio/addr_counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/audio/addr_counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 addr_counter " "Found entity 1: addr_counter" {  } { { "RTL/AUDIO/addr_counter.sv" "" { Text "D:/LAB1ULTI/Lab1Demo_restored/RTL/AUDIO/addr_counter.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758021649397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758021649397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/audio/prescaler.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/audio/prescaler.sv" { { "Info" "ISGN_ENTITY_NAME" "1 prescaler " "Found entity 1: prescaler" {  } { { "RTL/AUDIO/prescaler.sv" "" { Text "D:/LAB1ULTI/Lab1Demo_restored/RTL/AUDIO/prescaler.sv" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758021649399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758021649399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/audio/tonedecoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/audio/tonedecoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ToneDecoder " "Found entity 1: ToneDecoder" {  } { { "RTL/AUDIO/ToneDecoder.sv" "" { Text "D:/LAB1ULTI/Lab1Demo_restored/RTL/AUDIO/ToneDecoder.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758021649400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758021649400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/audio/audio.bdf 1 1 " "Found 1 design units, including 1 entities, in source file rtl/audio/audio.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 AUDIO " "Found entity 1: AUDIO" {  } { { "RTL/AUDIO/AUDIO.bdf" "" { Schematic "D:/LAB1ULTI/Lab1Demo_restored/RTL/AUDIO/AUDIO.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758021649401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758021649401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/audio/audio_codec_controller/i2c.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/audio/audio_codec_controller/i2c.sv" { { "Info" "ISGN_ENTITY_NAME" "1 i2c " "Found entity 1: i2c" {  } { { "RTL/AUDIO/audio_codec_controller/i2c.sv" "" { Text "D:/LAB1ULTI/Lab1Demo_restored/RTL/AUDIO/audio_codec_controller/i2c.sv" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758021649403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758021649403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/audio/audio_codec_controller/dualserial2parallel.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/audio/audio_codec_controller/dualserial2parallel.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DualSerial2parallel " "Found entity 1: DualSerial2parallel" {  } { { "RTL/AUDIO/audio_codec_controller/DualSerial2parallel.sv" "" { Text "D:/LAB1ULTI/Lab1Demo_restored/RTL/AUDIO/audio_codec_controller/DualSerial2parallel.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758021649404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758021649404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/audio/audio_codec_controller/clock_500.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/audio/audio_codec_controller/clock_500.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CLOCK_500 " "Found entity 1: CLOCK_500" {  } { { "RTL/AUDIO/audio_codec_controller/clock_500.sv" "" { Text "D:/LAB1ULTI/Lab1Demo_restored/RTL/AUDIO/audio_codec_controller/clock_500.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758021649405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758021649405 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/audio/audio_codec_controller/audio_codec_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/audio/audio_codec_controller/audio_codec_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 audio_codec_controller " "Found entity 1: audio_codec_controller" {  } { { "RTL/AUDIO/audio_codec_controller/audio_codec_controller.sv" "" { Text "D:/LAB1ULTI/Lab1Demo_restored/RTL/AUDIO/audio_codec_controller/audio_codec_controller.sv" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758021649407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758021649407 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_31p5.v 1 1 " "Found 1 design units, including 1 entities, in source file clk_31p5.v" { { "Info" "ISGN_ENTITY_NAME" "1 CLK_31P5 " "Found entity 1: CLK_31P5" {  } { { "CLK_31P5.v" "" { Text "D:/LAB1ULTI/Lab1Demo_restored/CLK_31P5.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758021649408 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758021649408 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_31p5/clk_31p5_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file clk_31p5/clk_31p5_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 CLK_31P5_0002 " "Found entity 1: CLK_31P5_0002" {  } { { "CLK_31P5/CLK_31P5_0002.v" "" { Text "D:/LAB1ULTI/Lab1Demo_restored/CLK_31P5/CLK_31P5_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758021649410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758021649410 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/myconstant.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/myconstant.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MyConstant " "Found entity 1: MyConstant" {  } { { "RTL/VGA/MyConstant.sv" "" { Text "D:/LAB1ULTI/Lab1Demo_restored/RTL/VGA/MyConstant.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758021649411 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758021649411 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "CLOCK_500_ena audio_codec_controller.sv(61) " "Verilog HDL Implicit Net warning at audio_codec_controller.sv(61): created implicit net for \"CLOCK_500_ena\"" {  } { { "RTL/AUDIO/audio_codec_controller/audio_codec_controller.sv" "" { Text "D:/LAB1ULTI/Lab1Demo_restored/RTL/AUDIO/audio_codec_controller/audio_codec_controller.sv" 61 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758021649411 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "CLOCK_SDAT_ena audio_codec_controller.sv(63) " "Verilog HDL Implicit Net warning at audio_codec_controller.sv(63): created implicit net for \"CLOCK_SDAT_ena\"" {  } { { "RTL/AUDIO/audio_codec_controller/audio_codec_controller.sv" "" { Text "D:/LAB1ULTI/Lab1Demo_restored/RTL/AUDIO/audio_codec_controller/audio_codec_controller.sv" 63 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758021649411 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TOP_VGA_DEMO_KBD " "Elaborating entity \"TOP_VGA_DEMO_KBD\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1758021649468 ""}
{ "Warning" "WGDFX_UNRESOLVED_PARAMETER" "LPM_FILE RTL/BG.mif " "Can't find a definition for parameter LPM_FILE -- assuming RTL/BG.mif was intended to be a quoted string" {  } { { "RTL/VGA/TOP_VGA_DEMO_KBD.bdf" "" { Schematic "D:/LAB1ULTI/Lab1Demo_restored/RTL/VGA/TOP_VGA_DEMO_KBD.bdf" { { 272 -736 -624 368 "inst5" "" } } } }  } 0 275006 "Can't find a definition for parameter %1!s! -- assuming %2!s! was intended to be a quoted string" 0 0 "Analysis & Synthesis" 0 -1 1758021649473 ""}
{ "Warning" "WGDFX_UNDECLARED_PARAMETER" "ON " "Undeclared parameter ON" {  } { { "RTL/VGA/TOP_VGA_DEMO_KBD.bdf" "" { Schematic "D:/LAB1ULTI/Lab1Demo_restored/RTL/VGA/TOP_VGA_DEMO_KBD.bdf" { { 272 -736 -624 368 "inst5" "" } } } }  } 0 275004 "Undeclared parameter %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758021649473 ""}
{ "Warning" "WGDFX_UNRESOLVED_PARAMETER" "AUTO_CARRY_CHAINS ON " "Can't find a definition for parameter AUTO_CARRY_CHAINS -- assuming ON was intended to be a quoted string" {  } { { "RTL/VGA/TOP_VGA_DEMO_KBD.bdf" "" { Schematic "D:/LAB1ULTI/Lab1Demo_restored/RTL/VGA/TOP_VGA_DEMO_KBD.bdf" { { 272 -736 -624 368 "inst5" "" } } } }  } 0 275006 "Can't find a definition for parameter %1!s! -- assuming %2!s! was intended to be a quoted string" 0 0 "Analysis & Synthesis" 0 -1 1758021649473 ""}
{ "Warning" "WGDFX_UNDECLARED_PARAMETER" "ON " "Undeclared parameter ON" {  } { { "RTL/VGA/TOP_VGA_DEMO_KBD.bdf" "" { Schematic "D:/LAB1ULTI/Lab1Demo_restored/RTL/VGA/TOP_VGA_DEMO_KBD.bdf" { { 272 -736 -624 368 "inst5" "" } } } }  } 0 275004 "Undeclared parameter %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758021649473 ""}
{ "Warning" "WGDFX_UNRESOLVED_PARAMETER" "AUTO_CASCADE_CHAINS ON " "Can't find a definition for parameter AUTO_CASCADE_CHAINS -- assuming ON was intended to be a quoted string" {  } { { "RTL/VGA/TOP_VGA_DEMO_KBD.bdf" "" { Schematic "D:/LAB1ULTI/Lab1Demo_restored/RTL/VGA/TOP_VGA_DEMO_KBD.bdf" { { 272 -736 -624 368 "inst5" "" } } } }  } 0 275006 "Can't find a definition for parameter %1!s! -- assuming %2!s! was intended to be a quoted string" 0 0 "Analysis & Synthesis" 0 -1 1758021649473 ""}
{ "Warning" "WGDFX_UNDECLARED_PARAMETER" "OFF " "Undeclared parameter OFF" {  } { { "RTL/VGA/TOP_VGA_DEMO_KBD.bdf" "" { Schematic "D:/LAB1ULTI/Lab1Demo_restored/RTL/VGA/TOP_VGA_DEMO_KBD.bdf" { { 272 -736 -624 368 "inst5" "" } } } }  } 0 275004 "Undeclared parameter %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758021649473 ""}
{ "Warning" "WGDFX_UNRESOLVED_PARAMETER" "IGNORE_CARRY_BUFFERS OFF " "Can't find a definition for parameter IGNORE_CARRY_BUFFERS -- assuming OFF was intended to be a quoted string" {  } { { "RTL/VGA/TOP_VGA_DEMO_KBD.bdf" "" { Schematic "D:/LAB1ULTI/Lab1Demo_restored/RTL/VGA/TOP_VGA_DEMO_KBD.bdf" { { 272 -736 -624 368 "inst5" "" } } } }  } 0 275006 "Can't find a definition for parameter %1!s! -- assuming %2!s! was intended to be a quoted string" 0 0 "Analysis & Synthesis" 0 -1 1758021649473 ""}
{ "Warning" "WGDFX_UNDECLARED_PARAMETER" "OFF " "Undeclared parameter OFF" {  } { { "RTL/VGA/TOP_VGA_DEMO_KBD.bdf" "" { Schematic "D:/LAB1ULTI/Lab1Demo_restored/RTL/VGA/TOP_VGA_DEMO_KBD.bdf" { { 272 -736 -624 368 "inst5" "" } } } }  } 0 275004 "Undeclared parameter %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758021649473 ""}
{ "Warning" "WGDFX_UNRESOLVED_PARAMETER" "IGNORE_CASCADE_BUFFERS OFF " "Can't find a definition for parameter IGNORE_CASCADE_BUFFERS -- assuming OFF was intended to be a quoted string" {  } { { "RTL/VGA/TOP_VGA_DEMO_KBD.bdf" "" { Schematic "D:/LAB1ULTI/Lab1Demo_restored/RTL/VGA/TOP_VGA_DEMO_KBD.bdf" { { 272 -736 -624 368 "inst5" "" } } } }  } 0 275006 "Can't find a definition for parameter %1!s! -- assuming %2!s! was intended to be a quoted string" 0 0 "Analysis & Synthesis" 0 -1 1758021649473 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "Smiley_Block_T inst1 " "Block or symbol \"Smiley_Block_T\" of instance \"inst1\" overlaps another block or symbol" {  } { { "RTL/VGA/TOP_VGA_DEMO_KBD.bdf" "" { Schematic "D:/LAB1ULTI/Lab1Demo_restored/RTL/VGA/TOP_VGA_DEMO_KBD.bdf" { { 128 560 824 352 "inst1" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1758021649474 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "game_controller inst11 " "Block or symbol \"game_controller\" of instance \"inst11\" overlaps another block or symbol" {  } { { "RTL/VGA/TOP_VGA_DEMO_KBD.bdf" "" { Schematic "D:/LAB1ULTI/Lab1Demo_restored/RTL/VGA/TOP_VGA_DEMO_KBD.bdf" { { 592 552 848 768 "inst11" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1758021649474 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "back_ground_draw back_ground_draw:inst4 " "Elaborating entity \"back_ground_draw\" for hierarchy \"back_ground_draw:inst4\"" {  } { { "RTL/VGA/TOP_VGA_DEMO_KBD.bdf" "inst4" { Schematic "D:/LAB1ULTI/Lab1Demo_restored/RTL/VGA/TOP_VGA_DEMO_KBD.bdf" { { 496 -256 -32 608 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758021649479 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "COLOR_MARTIX_SIZE back_ground_draw.sv(19) " "Verilog HDL or VHDL warning at back_ground_draw.sv(19): object \"COLOR_MARTIX_SIZE\" assigned a value but never read" {  } { { "RTL/VGA/back_ground_draw.sv" "" { Text "D:/LAB1ULTI/Lab1Demo_restored/RTL/VGA/back_ground_draw.sv" 19 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1758021649480 "|TOP_VGA_DEMO_KBD|back_ground_draw:inst4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 back_ground_draw.sv(56) " "Verilog HDL assignment warning at back_ground_draw.sv(56): truncated value with size 3 to match size of target (2)" {  } { { "RTL/VGA/back_ground_draw.sv" "" { Text "D:/LAB1ULTI/Lab1Demo_restored/RTL/VGA/back_ground_draw.sv" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1758021649480 "|TOP_VGA_DEMO_KBD|back_ground_draw:inst4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 back_ground_draw.sv(77) " "Verilog HDL assignment warning at back_ground_draw.sv(77): truncated value with size 3 to match size of target (2)" {  } { { "RTL/VGA/back_ground_draw.sv" "" { Text "D:/LAB1ULTI/Lab1Demo_restored/RTL/VGA/back_ground_draw.sv" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1758021649480 "|TOP_VGA_DEMO_KBD|back_ground_draw:inst4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 back_ground_draw.sv(88) " "Verilog HDL assignment warning at back_ground_draw.sv(88): truncated value with size 32 to match size of target (11)" {  } { { "RTL/VGA/back_ground_draw.sv" "" { Text "D:/LAB1ULTI/Lab1Demo_restored/RTL/VGA/back_ground_draw.sv" 88 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1758021649480 "|TOP_VGA_DEMO_KBD|back_ground_draw:inst4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLK_31P5 CLK_31P5:inst7 " "Elaborating entity \"CLK_31P5\" for hierarchy \"CLK_31P5:inst7\"" {  } { { "RTL/VGA/TOP_VGA_DEMO_KBD.bdf" "inst7" { Schematic "D:/LAB1ULTI/Lab1Demo_restored/RTL/VGA/TOP_VGA_DEMO_KBD.bdf" { { -16 64 224 128 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758021649486 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLK_31P5_0002 CLK_31P5:inst7\|CLK_31P5_0002:clk_31p5_inst " "Elaborating entity \"CLK_31P5_0002\" for hierarchy \"CLK_31P5:inst7\|CLK_31P5_0002:clk_31p5_inst\"" {  } { { "CLK_31P5.v" "clk_31p5_inst" { Text "D:/LAB1ULTI/Lab1Demo_restored/CLK_31P5.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758021649489 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll CLK_31P5:inst7\|CLK_31P5_0002:clk_31p5_inst\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"CLK_31P5:inst7\|CLK_31P5_0002:clk_31p5_inst\|altera_pll:altera_pll_i\"" {  } { { "CLK_31P5/CLK_31P5_0002.v" "altera_pll_i" { Text "D:/LAB1ULTI/Lab1Demo_restored/CLK_31P5/CLK_31P5_0002.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758021649515 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1758021649524 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CLK_31P5:inst7\|CLK_31P5_0002:clk_31p5_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"CLK_31P5:inst7\|CLK_31P5_0002:clk_31p5_inst\|altera_pll:altera_pll_i\"" {  } { { "CLK_31P5/CLK_31P5_0002.v" "" { Text "D:/LAB1ULTI/Lab1Demo_restored/CLK_31P5/CLK_31P5_0002.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758021649529 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CLK_31P5:inst7\|CLK_31P5_0002:clk_31p5_inst\|altera_pll:altera_pll_i " "Instantiated megafunction \"CLK_31P5:inst7\|CLK_31P5_0002:clk_31p5_inst\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758021649529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758021649529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758021649529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 1 " "Parameter \"number_of_clocks\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758021649529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 31.500000 MHz " "Parameter \"output_clock_frequency0\" = \"31.500000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758021649529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758021649529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758021649529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 0 MHz " "Parameter \"output_clock_frequency1\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758021649529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758021649529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758021649529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758021649529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758021649529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758021649529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758021649529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758021649529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758021649529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758021649529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758021649529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758021649529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758021649529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758021649529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758021649529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758021649529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758021649529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758021649529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758021649529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758021649529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758021649529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758021649529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758021649529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758021649529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758021649529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758021649529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758021649529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758021649529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758021649529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758021649529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758021649529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758021649529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758021649529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758021649529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758021649529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758021649529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758021649529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758021649529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758021649529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758021649529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758021649529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758021649529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758021649529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758021649529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758021649529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758021649529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758021649529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758021649529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758021649529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758021649529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758021649529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758021649529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758021649529 ""}  } { { "CLK_31P5/CLK_31P5_0002.v" "" { Text "D:/LAB1ULTI/Lab1Demo_restored/CLK_31P5/CLK_31P5_0002.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1758021649529 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Controller VGA_Controller:inst " "Elaborating entity \"VGA_Controller\" for hierarchy \"VGA_Controller:inst\"" {  } { { "RTL/VGA/TOP_VGA_DEMO_KBD.bdf" "inst" { Schematic "D:/LAB1ULTI/Lab1Demo_restored/RTL/VGA/TOP_VGA_DEMO_KBD.bdf" { { 352 880 1088 496 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758021649531 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 VGA_Controller.sv(61) " "Verilog HDL assignment warning at VGA_Controller.sv(61): truncated value with size 32 to match size of target (11)" {  } { { "RTL/VGA/VGA_Controller.sv" "" { Text "D:/LAB1ULTI/Lab1Demo_restored/RTL/VGA/VGA_Controller.sv" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1758021649532 "|TOP_VGA_DEMO_KBD|VGA_Controller:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 VGA_Controller.sv(62) " "Verilog HDL assignment warning at VGA_Controller.sv(62): truncated value with size 32 to match size of target (11)" {  } { { "RTL/VGA/VGA_Controller.sv" "" { Text "D:/LAB1ULTI/Lab1Demo_restored/RTL/VGA/VGA_Controller.sv" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1758021649532 "|TOP_VGA_DEMO_KBD|VGA_Controller:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 VGA_Controller.sv(64) " "Verilog HDL assignment warning at VGA_Controller.sv(64): truncated value with size 32 to match size of target (19)" {  } { { "RTL/VGA/VGA_Controller.sv" "" { Text "D:/LAB1ULTI/Lab1Demo_restored/RTL/VGA/VGA_Controller.sv" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1758021649532 "|TOP_VGA_DEMO_KBD|VGA_Controller:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "11 1 VGA_Controller.sv(74) " "Verilog HDL assignment warning at VGA_Controller.sv(74): truncated value with size 11 to match size of target (1)" {  } { { "RTL/VGA/VGA_Controller.sv" "" { Text "D:/LAB1ULTI/Lab1Demo_restored/RTL/VGA/VGA_Controller.sv" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1758021649532 "|TOP_VGA_DEMO_KBD|VGA_Controller:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "objects_mux objects_mux:inst9 " "Elaborating entity \"objects_mux\" for hierarchy \"objects_mux:inst9\"" {  } { { "RTL/VGA/TOP_VGA_DEMO_KBD.bdf" "inst9" { Schematic "D:/LAB1ULTI/Lab1Demo_restored/RTL/VGA/TOP_VGA_DEMO_KBD.bdf" { { 336 544 792 608 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758021649538 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Smiley_Block_T Smiley_Block_T:inst1 " "Elaborating entity \"Smiley_Block_T\" for hierarchy \"Smiley_Block_T:inst1\"" {  } { { "RTL/VGA/TOP_VGA_DEMO_KBD.bdf" "inst1" { Schematic "D:/LAB1ULTI/Lab1Demo_restored/RTL/VGA/TOP_VGA_DEMO_KBD.bdf" { { 128 560 824 352 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758021649542 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "smileyBitMap Smiley_Block_T:inst1\|smileyBitMap:inst1 " "Elaborating entity \"smileyBitMap\" for hierarchy \"Smiley_Block_T:inst1\|smileyBitMap:inst1\"" {  } { { "RTL/VGA/Smiley_Block_T.bdf" "inst1" { Schematic "D:/LAB1ULTI/Lab1Demo_restored/RTL/VGA/Smiley_Block_T.bdf" { { 344 1264 1504 488 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758021649547 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 smileyBitMap.sv(26) " "Verilog HDL assignment warning at smileyBitMap.sv(26): truncated value with size 5 to match size of target (4)" {  } { { "RTL/VGA/smileyBitMap.sv" "" { Text "D:/LAB1ULTI/Lab1Demo_restored/RTL/VGA/smileyBitMap.sv" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1758021649552 "|TOP_VGA_DEMO_KBD|Smiley_Block_T:inst1|smileyBitMap:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 smileyBitMap.sv(27) " "Verilog HDL assignment warning at smileyBitMap.sv(27): truncated value with size 5 to match size of target (4)" {  } { { "RTL/VGA/smileyBitMap.sv" "" { Text "D:/LAB1ULTI/Lab1Demo_restored/RTL/VGA/smileyBitMap.sv" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1758021649552 "|TOP_VGA_DEMO_KBD|Smiley_Block_T:inst1|smileyBitMap:inst1"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "object_colors " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"object_colors\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1758021649595 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "hit_colors " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"hit_colors\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1758021649595 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "square_object Smiley_Block_T:inst1\|square_object:inst6 " "Elaborating entity \"square_object\" for hierarchy \"Smiley_Block_T:inst1\|square_object:inst6\"" {  } { { "RTL/VGA/Smiley_Block_T.bdf" "inst6" { Schematic "D:/LAB1ULTI/Lab1Demo_restored/RTL/VGA/Smiley_Block_T.bdf" { { 376 936 1160 520 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758021649600 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "smiley_move Smiley_Block_T:inst1\|smiley_move:inst " "Elaborating entity \"smiley_move\" for hierarchy \"Smiley_Block_T:inst1\|smiley_move:inst\"" {  } { { "RTL/VGA/Smiley_Block_T.bdf" "inst" { Schematic "D:/LAB1ULTI/Lab1Demo_restored/RTL/VGA/Smiley_Block_T.bdf" { { 440 552 792 648 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758021649606 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "MAX_Y_SPEED smiley_move.sv(36) " "Verilog HDL or VHDL warning at smiley_move.sv(36): object \"MAX_Y_SPEED\" assigned a value but never read" {  } { { "RTL/VGA/smiley_move.sv" "" { Text "D:/LAB1ULTI/Lab1Demo_restored/RTL/VGA/smiley_move.sv" 36 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1758021649606 "|TOP_VGA_DEMO_KBD|Smiley_Block_T:inst1|smiley_move:inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "CORNER smiley_move.sv(60) " "Verilog HDL or VHDL warning at smiley_move.sv(60): object \"CORNER\" assigned a value but never read" {  } { { "RTL/VGA/smiley_move.sv" "" { Text "D:/LAB1ULTI/Lab1Demo_restored/RTL/VGA/smiley_move.sv" 60 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1758021649607 "|TOP_VGA_DEMO_KBD|Smiley_Block_T:inst1|smiley_move:inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "toggle_x_key_D smiley_move.sv(79) " "Verilog HDL or VHDL warning at smiley_move.sv(79): object \"toggle_x_key_D\" assigned a value but never read" {  } { { "RTL/VGA/smiley_move.sv" "" { Text "D:/LAB1ULTI/Lab1Demo_restored/RTL/VGA/smiley_move.sv" 79 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1758021649607 "|TOP_VGA_DEMO_KBD|Smiley_Block_T:inst1|smiley_move:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 smiley_move.sv(229) " "Verilog HDL assignment warning at smiley_move.sv(229): truncated value with size 32 to match size of target (11)" {  } { { "RTL/VGA/smiley_move.sv" "" { Text "D:/LAB1ULTI/Lab1Demo_restored/RTL/VGA/smiley_move.sv" 229 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1758021649609 "|TOP_VGA_DEMO_KBD|Smiley_Block_T:inst1|smiley_move:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 smiley_move.sv(230) " "Verilog HDL assignment warning at smiley_move.sv(230): truncated value with size 32 to match size of target (11)" {  } { { "RTL/VGA/smiley_move.sv" "" { Text "D:/LAB1ULTI/Lab1Demo_restored/RTL/VGA/smiley_move.sv" 230 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1758021649609 "|TOP_VGA_DEMO_KBD|Smiley_Block_T:inst1|smiley_move:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TOP_KBD TOP_KBD:inst16 " "Elaborating entity \"TOP_KBD\" for hierarchy \"TOP_KBD:inst16\"" {  } { { "RTL/VGA/TOP_VGA_DEMO_KBD.bdf" "inst16" { Schematic "D:/LAB1ULTI/Lab1Demo_restored/RTL/VGA/TOP_VGA_DEMO_KBD.bdf" { { 144 -104 120 368 "inst16" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758021649629 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keyPad_decoder TOP_KBD:inst16\|keyPad_decoder:inst2 " "Elaborating entity \"keyPad_decoder\" for hierarchy \"TOP_KBD:inst16\|keyPad_decoder:inst2\"" {  } { { "RTL/KEYBOARDX/TOP_KBD.bdf" "inst2" { Schematic "D:/LAB1ULTI/Lab1Demo_restored/RTL/KEYBOARDX/TOP_KBD.bdf" { { 480 216 448 720 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758021649632 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 keyPad_decoder.sv(47) " "Verilog HDL assignment warning at keyPad_decoder.sv(47): truncated value with size 32 to match size of target (4)" {  } { { "RTL/KEYBOARDX/keyPad_decoder.sv" "" { Text "D:/LAB1ULTI/Lab1Demo_restored/RTL/KEYBOARDX/keyPad_decoder.sv" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1758021649632 "|TOP_VGA_DEMO_KBD|TOP_KBD:inst16|keyPad_decoder:inst2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "KBDINTF TOP_KBD:inst16\|KBDINTF:inst " "Elaborating entity \"KBDINTF\" for hierarchy \"TOP_KBD:inst16\|KBDINTF:inst\"" {  } { { "RTL/KEYBOARDX/TOP_KBD.bdf" "inst" { Schematic "D:/LAB1ULTI/Lab1Demo_restored/RTL/KEYBOARDX/TOP_KBD.bdf" { { 280 584 784 408 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758021649660 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "game_controller game_controller:inst11 " "Elaborating entity \"game_controller\" for hierarchy \"game_controller:inst11\"" {  } { { "RTL/VGA/TOP_VGA_DEMO_KBD.bdf" "inst11" { Schematic "D:/LAB1ULTI/Lab1Demo_restored/RTL/VGA/TOP_VGA_DEMO_KBD.bdf" { { 592 552 848 768 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758021649667 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "square_object square_object:inst17 " "Elaborating entity \"square_object\" for hierarchy \"square_object:inst17\"" {  } { { "RTL/VGA/TOP_VGA_DEMO_KBD.bdf" "inst17" { Schematic "D:/LAB1ULTI/Lab1Demo_restored/RTL/VGA/TOP_VGA_DEMO_KBD.bdf" { { 1248 -96 128 1392 "inst17" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758021649670 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MyConstant MyConstant:inst2 " "Elaborating entity \"MyConstant\" for hierarchy \"MyConstant:inst2\"" {  } { { "RTL/VGA/TOP_VGA_DEMO_KBD.bdf" "inst2" { Schematic "D:/LAB1ULTI/Lab1Demo_restored/RTL/VGA/TOP_VGA_DEMO_KBD.bdf" { { 1032 -448 -288 1112 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758021649677 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 MyConstant.sv(14) " "Verilog HDL assignment warning at MyConstant.sv(14): truncated value with size 32 to match size of target (11)" {  } { { "RTL/VGA/MyConstant.sv" "" { Text "D:/LAB1ULTI/Lab1Demo_restored/RTL/VGA/MyConstant.sv" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1758021649677 "|TOP_VGA_DEMO_KBD|MyConstant:inst2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "random random:inst19 " "Elaborating entity \"random\" for hierarchy \"random:inst19\"" {  } { { "RTL/VGA/TOP_VGA_DEMO_KBD.bdf" "inst19" { Schematic "D:/LAB1ULTI/Lab1Demo_restored/RTL/VGA/TOP_VGA_DEMO_KBD.bdf" { { 1200 -640 -424 1312 "inst19" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758021649680 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 random.sv(22) " "Verilog HDL assignment warning at random.sv(22): truncated value with size 32 to match size of target (11)" {  } { { "RTL/KEYBOARDX/random.sv" "" { Text "D:/LAB1ULTI/Lab1Demo_restored/RTL/KEYBOARDX/random.sv" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1758021649680 "|TOP_VGA_DEMO_KBD|random:inst19"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 random.sv(23) " "Verilog HDL assignment warning at random.sv(23): truncated value with size 32 to match size of target (11)" {  } { { "RTL/KEYBOARDX/random.sv" "" { Text "D:/LAB1ULTI/Lab1Demo_restored/RTL/KEYBOARDX/random.sv" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1758021649680 "|TOP_VGA_DEMO_KBD|random:inst19"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 random.sv(28) " "Verilog HDL assignment warning at random.sv(28): truncated value with size 32 to match size of target (11)" {  } { { "RTL/KEYBOARDX/random.sv" "" { Text "D:/LAB1ULTI/Lab1Demo_restored/RTL/KEYBOARDX/random.sv" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1758021649680 "|TOP_VGA_DEMO_KBD|random:inst19"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 random.sv(30) " "Verilog HDL assignment warning at random.sv(30): truncated value with size 32 to match size of target (11)" {  } { { "RTL/KEYBOARDX/random.sv" "" { Text "D:/LAB1ULTI/Lab1Demo_restored/RTL/KEYBOARDX/random.sv" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1758021649681 "|TOP_VGA_DEMO_KBD|random:inst19"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HART_DISPLAY HART_DISPLAY:inst12 " "Elaborating entity \"HART_DISPLAY\" for hierarchy \"HART_DISPLAY:inst12\"" {  } { { "RTL/VGA/TOP_VGA_DEMO_KBD.bdf" "inst12" { Schematic "D:/LAB1ULTI/Lab1Demo_restored/RTL/VGA/TOP_VGA_DEMO_KBD.bdf" { { 680 -248 56 872 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758021649685 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HartsMatrixBitMap HART_DISPLAY:inst12\|HartsMatrixBitMap:inst6 " "Elaborating entity \"HartsMatrixBitMap\" for hierarchy \"HART_DISPLAY:inst12\|HartsMatrixBitMap:inst6\"" {  } { { "RTL/VGA/HART_DISPLAY.bdf" "inst6" { Schematic "D:/LAB1ULTI/Lab1Demo_restored/RTL/VGA/HART_DISPLAY.bdf" { { 272 1304 1552 448 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758021649688 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "MazeBitMapMask " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"MazeBitMapMask\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1758021651769 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "MazeDefaultBitMapMask " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"MazeDefaultBitMapMask\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1758021651770 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "object_colors " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"object_colors\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1758021651770 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "square_object HART_DISPLAY:inst12\|square_object:inst11 " "Elaborating entity \"square_object\" for hierarchy \"HART_DISPLAY:inst12\|square_object:inst11\"" {  } { { "RTL/VGA/HART_DISPLAY.bdf" "inst11" { Schematic "D:/LAB1ULTI/Lab1Demo_restored/RTL/VGA/HART_DISPLAY.bdf" { { 328 776 1000 472 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758021651801 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MyConstant MyConstant:inst20 " "Elaborating entity \"MyConstant\" for hierarchy \"MyConstant:inst20\"" {  } { { "RTL/VGA/TOP_VGA_DEMO_KBD.bdf" "inst20" { Schematic "D:/LAB1ULTI/Lab1Demo_restored/RTL/VGA/TOP_VGA_DEMO_KBD.bdf" { { 656 -656 -496 736 "inst20" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758021651808 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 MyConstant.sv(14) " "Verilog HDL assignment warning at MyConstant.sv(14): truncated value with size 32 to match size of target (11)" {  } { { "RTL/VGA/MyConstant.sv" "" { Text "D:/LAB1ULTI/Lab1Demo_restored/RTL/VGA/MyConstant.sv" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1758021651808 "|TOP_VGA_DEMO_KBD|MyConstant:inst20"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Ghost_Block_T Ghost_Block_T:inst8 " "Elaborating entity \"Ghost_Block_T\" for hierarchy \"Ghost_Block_T:inst8\"" {  } { { "RTL/VGA/TOP_VGA_DEMO_KBD.bdf" "inst8" { Schematic "D:/LAB1ULTI/Lab1Demo_restored/RTL/VGA/TOP_VGA_DEMO_KBD.bdf" { { 160 1144 1376 320 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758021651811 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ghostBitMap Ghost_Block_T:inst8\|ghostBitMap:inst7 " "Elaborating entity \"ghostBitMap\" for hierarchy \"Ghost_Block_T:inst8\|ghostBitMap:inst7\"" {  } { { "RTL/VGA/Ghost_Block_T.bdf" "inst7" { Schematic "D:/LAB1ULTI/Lab1Demo_restored/RTL/VGA/Ghost_Block_T.bdf" { { 344 1264 1504 488 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758021651817 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 ghostBitMap.sv(26) " "Verilog HDL assignment warning at ghostBitMap.sv(26): truncated value with size 5 to match size of target (4)" {  } { { "RTL/VGA/ghostBitMap.sv" "" { Text "D:/LAB1ULTI/Lab1Demo_restored/RTL/VGA/ghostBitMap.sv" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1758021651822 "|TOP_VGA_DEMO_KBD|Ghost_Block_T:inst8|ghostBitMap:inst7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 ghostBitMap.sv(27) " "Verilog HDL assignment warning at ghostBitMap.sv(27): truncated value with size 5 to match size of target (4)" {  } { { "RTL/VGA/ghostBitMap.sv" "" { Text "D:/LAB1ULTI/Lab1Demo_restored/RTL/VGA/ghostBitMap.sv" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1758021651822 "|TOP_VGA_DEMO_KBD|Ghost_Block_T:inst8|ghostBitMap:inst7"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "object_colors " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"object_colors\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1758021651871 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "hit_colors " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"hit_colors\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1758021651871 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ghost_move Ghost_Block_T:inst8\|ghost_move:inst " "Elaborating entity \"ghost_move\" for hierarchy \"Ghost_Block_T:inst8\|ghost_move:inst\"" {  } { { "RTL/VGA/Ghost_Block_T.bdf" "inst" { Schematic "D:/LAB1ULTI/Lab1Demo_restored/RTL/VGA/Ghost_Block_T.bdf" { { 440 552 784 584 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758021651877 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 ghost_move.sv(105) " "Verilog HDL assignment warning at ghost_move.sv(105): truncated value with size 32 to match size of target (11)" {  } { { "RTL/VGA/ghost_move.sv" "" { Text "D:/LAB1ULTI/Lab1Demo_restored/RTL/VGA/ghost_move.sv" 105 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1758021651879 "|TOP_VGA_DEMO_KBD|Ghost_Block_T:inst8|ghost_move:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 ghost_move.sv(106) " "Verilog HDL assignment warning at ghost_move.sv(106): truncated value with size 32 to match size of target (11)" {  } { { "RTL/VGA/ghost_move.sv" "" { Text "D:/LAB1ULTI/Lab1Demo_restored/RTL/VGA/ghost_move.sv" 106 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1758021651879 "|TOP_VGA_DEMO_KBD|Ghost_Block_T:inst8|ghost_move:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "random Ghost_Block_T:inst8\|random:inst3 " "Elaborating entity \"random\" for hierarchy \"Ghost_Block_T:inst8\|random:inst3\"" {  } { { "RTL/VGA/Ghost_Block_T.bdf" "inst3" { Schematic "D:/LAB1ULTI/Lab1Demo_restored/RTL/VGA/Ghost_Block_T.bdf" { { 504 -416 -200 616 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758021651892 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 random.sv(22) " "Verilog HDL assignment warning at random.sv(22): truncated value with size 32 to match size of target (2)" {  } { { "RTL/KEYBOARDX/random.sv" "" { Text "D:/LAB1ULTI/Lab1Demo_restored/RTL/KEYBOARDX/random.sv" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1758021651892 "|TOP_VGA_DEMO_KBD|Ghost_Block_T:inst8|random:inst3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 random.sv(23) " "Verilog HDL assignment warning at random.sv(23): truncated value with size 32 to match size of target (2)" {  } { { "RTL/KEYBOARDX/random.sv" "" { Text "D:/LAB1ULTI/Lab1Demo_restored/RTL/KEYBOARDX/random.sv" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1758021651892 "|TOP_VGA_DEMO_KBD|Ghost_Block_T:inst8|random:inst3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 random.sv(28) " "Verilog HDL assignment warning at random.sv(28): truncated value with size 32 to match size of target (2)" {  } { { "RTL/KEYBOARDX/random.sv" "" { Text "D:/LAB1ULTI/Lab1Demo_restored/RTL/KEYBOARDX/random.sv" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1758021651892 "|TOP_VGA_DEMO_KBD|Ghost_Block_T:inst8|random:inst3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NumbersBitMap NumbersBitMap:inst15 " "Elaborating entity \"NumbersBitMap\" for hierarchy \"NumbersBitMap:inst15\"" {  } { { "RTL/VGA/TOP_VGA_DEMO_KBD.bdf" "inst15" { Schematic "D:/LAB1ULTI/Lab1Demo_restored/RTL/VGA/TOP_VGA_DEMO_KBD.bdf" { { 1072 600 824 1216 "inst15" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758021651895 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "number_bitmap NumbersBitMap.sv(554) " "Verilog HDL or VHDL warning at NumbersBitMap.sv(554): object \"number_bitmap\" assigned a value but never read" {  } { { "RTL/VGA/NumbersBitMap.sv" "" { Text "D:/LAB1ULTI/Lab1Demo_restored/RTL/VGA/NumbersBitMap.sv" 554 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1758021651899 "|TOP_VGA_DEMO_KBD|NumbersBitMap:inst15"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "number_bitmap " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"number_bitmap\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1758021651904 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_ROM LPM_ROM:inst5 " "Elaborating entity \"LPM_ROM\" for hierarchy \"LPM_ROM:inst5\"" {  } { { "RTL/VGA/TOP_VGA_DEMO_KBD.bdf" "inst5" { Schematic "D:/LAB1ULTI/Lab1Demo_restored/RTL/VGA/TOP_VGA_DEMO_KBD.bdf" { { 272 -736 -624 368 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758021651923 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LPM_ROM:inst5 " "Elaborated megafunction instantiation \"LPM_ROM:inst5\"" {  } { { "RTL/VGA/TOP_VGA_DEMO_KBD.bdf" "" { Schematic "D:/LAB1ULTI/Lab1Demo_restored/RTL/VGA/TOP_VGA_DEMO_KBD.bdf" { { 272 -736 -624 368 "inst5" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758021651927 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPM_ROM:inst5 " "Instantiated megafunction \"LPM_ROM:inst5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "AUTO_CARRY_CHAINS ON " "Parameter \"AUTO_CARRY_CHAINS\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758021651927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "AUTO_CASCADE_CHAINS ON " "Parameter \"AUTO_CASCADE_CHAINS\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758021651927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IGNORE_CARRY_BUFFERS OFF " "Parameter \"IGNORE_CARRY_BUFFERS\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758021651927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IGNORE_CASCADE_BUFFERS OFF " "Parameter \"IGNORE_CASCADE_BUFFERS\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758021651927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_ADDRESS_CONTROL REGISTERED " "Parameter \"LPM_ADDRESS_CONTROL\" = \"REGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758021651927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_FILE RTL/BG.mif " "Parameter \"LPM_FILE\" = \"RTL/BG.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758021651927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NUMWORDS 307200 " "Parameter \"LPM_NUMWORDS\" = \"307200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758021651927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_OUTDATA UNREGISTERED " "Parameter \"LPM_OUTDATA\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758021651927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758021651927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHAD 19 " "Parameter \"LPM_WIDTHAD\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758021651927 ""}  } { { "RTL/VGA/TOP_VGA_DEMO_KBD.bdf" "" { Schematic "D:/LAB1ULTI/Lab1Demo_restored/RTL/VGA/TOP_VGA_DEMO_KBD.bdf" { { 272 -736 -624 368 "inst5" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1758021651927 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altrom LPM_ROM:inst5\|altrom:srom " "Elaborating entity \"altrom\" for hierarchy \"LPM_ROM:inst5\|altrom:srom\"" {  } { { "lpm_rom.tdf" "srom" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758021651956 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "LPM_ROM:inst5\|altrom:srom LPM_ROM:inst5 " "Elaborated megafunction instantiation \"LPM_ROM:inst5\|altrom:srom\", which is child of megafunction instantiation \"LPM_ROM:inst5\"" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 55 3 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD.bdf" "" { Schematic "D:/LAB1ULTI/Lab1Demo_restored/RTL/VGA/TOP_VGA_DEMO_KBD.bdf" { { 272 -736 -624 368 "inst5" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758021651964 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram LPM_ROM:inst5\|altrom:srom\|altsyncram:rom_block " "Elaborating entity \"altsyncram\" for hierarchy \"LPM_ROM:inst5\|altrom:srom\|altsyncram:rom_block\"" {  } { { "altrom.tdf" "rom_block" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758021651993 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "LPM_ROM:inst5\|altrom:srom\|altsyncram:rom_block LPM_ROM:inst5 " "Elaborated megafunction instantiation \"LPM_ROM:inst5\|altrom:srom\|altsyncram:rom_block\", which is child of megafunction instantiation \"LPM_ROM:inst5\"" {  } { { "altrom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.tdf" 89 6 0 } } { "RTL/VGA/TOP_VGA_DEMO_KBD.bdf" "" { Schematic "D:/LAB1ULTI/Lab1Demo_restored/RTL/VGA/TOP_VGA_DEMO_KBD.bdf" { { 272 -736 -624 368 "inst5" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758021652001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_bj61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_bj61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_bj61 " "Found entity 1: altsyncram_bj61" {  } { { "db/altsyncram_bj61.tdf" "" { Text "D:/LAB1ULTI/Lab1Demo_restored/db/altsyncram_bj61.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758021652063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758021652063 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_bj61 LPM_ROM:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_bj61:auto_generated " "Elaborating entity \"altsyncram_bj61\" for hierarchy \"LPM_ROM:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_bj61:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758021652064 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "307200 512 D:/LAB1ULTI/Lab1Demo_restored/RTL/BG.mif " "Memory depth (307200) in the design file differs from memory depth (512) in the Memory Initialization File \"D:/LAB1ULTI/Lab1Demo_restored/RTL/BG.mif\" -- setting initial value for remaining addresses to 0" {  } { { "RTL/VGA/TOP_VGA_DEMO_KBD.bdf" "" { Schematic "D:/LAB1ULTI/Lab1Demo_restored/RTL/VGA/TOP_VGA_DEMO_KBD.bdf" { { 272 -736 -624 368 "inst5" "" } } } }  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1758021652075 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_s2a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_s2a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_s2a " "Found entity 1: decode_s2a" {  } { { "db/decode_s2a.tdf" "" { Text "D:/LAB1ULTI/Lab1Demo_restored/db/decode_s2a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758021652190 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758021652190 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_s2a LPM_ROM:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_bj61:auto_generated\|decode_s2a:rden_decode " "Elaborating entity \"decode_s2a\" for hierarchy \"LPM_ROM:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_bj61:auto_generated\|decode_s2a:rden_decode\"" {  } { { "db/altsyncram_bj61.tdf" "rden_decode" { Text "D:/LAB1ULTI/Lab1Demo_restored/db/altsyncram_bj61.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758021652191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_jhb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_jhb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_jhb " "Found entity 1: mux_jhb" {  } { { "db/mux_jhb.tdf" "" { Text "D:/LAB1ULTI/Lab1Demo_restored/db/mux_jhb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758021652234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758021652234 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_jhb LPM_ROM:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_bj61:auto_generated\|mux_jhb:mux2 " "Elaborating entity \"mux_jhb\" for hierarchy \"LPM_ROM:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_bj61:auto_generated\|mux_jhb:mux2\"" {  } { { "db/altsyncram_bj61.tdf" "mux2" { Text "D:/LAB1ULTI/Lab1Demo_restored/db/altsyncram_bj61.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758021652234 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AUDIO AUDIO:inst18 " "Elaborating entity \"AUDIO\" for hierarchy \"AUDIO:inst18\"" {  } { { "RTL/VGA/TOP_VGA_DEMO_KBD.bdf" "inst18" { Schematic "D:/LAB1ULTI/Lab1Demo_restored/RTL/VGA/TOP_VGA_DEMO_KBD.bdf" { { 792 1088 1312 952 "inst18" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758021652257 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_codec_controller AUDIO:inst18\|audio_codec_controller:inst " "Elaborating entity \"audio_codec_controller\" for hierarchy \"AUDIO:inst18\|audio_codec_controller:inst\"" {  } { { "RTL/AUDIO/AUDIO.bdf" "inst" { Schematic "D:/LAB1ULTI/Lab1Demo_restored/RTL/AUDIO/AUDIO.bdf" { { 128 1760 2016 304 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758021652262 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 audio_codec_controller.sv(68) " "Verilog HDL assignment warning at audio_codec_controller.sv(68): truncated value with size 32 to match size of target (1)" {  } { { "RTL/AUDIO/audio_codec_controller/audio_codec_controller.sv" "" { Text "D:/LAB1ULTI/Lab1Demo_restored/RTL/AUDIO/audio_codec_controller/audio_codec_controller.sv" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1758021652262 "|TOP_VGA_DEMO_KBD|AUDIO:inst18|audio_codec_controller:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLOCK_500 AUDIO:inst18\|audio_codec_controller:inst\|CLOCK_500:CLOCK_500_inst " "Elaborating entity \"CLOCK_500\" for hierarchy \"AUDIO:inst18\|audio_codec_controller:inst\|CLOCK_500:CLOCK_500_inst\"" {  } { { "RTL/AUDIO/audio_codec_controller/audio_codec_controller.sv" "CLOCK_500_inst" { Text "D:/LAB1ULTI/Lab1Demo_restored/RTL/AUDIO/audio_codec_controller/audio_codec_controller.sv" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758021652267 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 clock_500.sv(94) " "Verilog HDL assignment warning at clock_500.sv(94): truncated value with size 32 to match size of target (11)" {  } { { "RTL/AUDIO/audio_codec_controller/clock_500.sv" "" { Text "D:/LAB1ULTI/Lab1Demo_restored/RTL/AUDIO/audio_codec_controller/clock_500.sv" 94 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1758021652268 "|TOP_VGA_DEMO_KBD|AUDIO:inst18|audio_codec_controller:inst|CLOCK_500:CLOCK_500_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 clock_500.sv(97) " "Verilog HDL assignment warning at clock_500.sv(97): truncated value with size 32 to match size of target (1)" {  } { { "RTL/AUDIO/audio_codec_controller/clock_500.sv" "" { Text "D:/LAB1ULTI/Lab1Demo_restored/RTL/AUDIO/audio_codec_controller/clock_500.sv" 97 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1758021652268 "|TOP_VGA_DEMO_KBD|AUDIO:inst18|audio_codec_controller:inst|CLOCK_500:CLOCK_500_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 clock_500.sv(98) " "Verilog HDL assignment warning at clock_500.sv(98): truncated value with size 32 to match size of target (1)" {  } { { "RTL/AUDIO/audio_codec_controller/clock_500.sv" "" { Text "D:/LAB1ULTI/Lab1Demo_restored/RTL/AUDIO/audio_codec_controller/clock_500.sv" 98 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1758021652268 "|TOP_VGA_DEMO_KBD|AUDIO:inst18|audio_codec_controller:inst|CLOCK_500:CLOCK_500_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 clock_500.sv(132) " "Verilog HDL assignment warning at clock_500.sv(132): truncated value with size 32 to match size of target (6)" {  } { { "RTL/AUDIO/audio_codec_controller/clock_500.sv" "" { Text "D:/LAB1ULTI/Lab1Demo_restored/RTL/AUDIO/audio_codec_controller/clock_500.sv" 132 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1758021652268 "|TOP_VGA_DEMO_KBD|AUDIO:inst18|audio_codec_controller:inst|CLOCK_500:CLOCK_500_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ROM\[11\] 0 clock_500.sv(67) " "Net \"ROM\[11\]\" at clock_500.sv(67) has no driver or initial value, using a default initial value '0'" {  } { { "RTL/AUDIO/audio_codec_controller/clock_500.sv" "" { Text "D:/LAB1ULTI/Lab1Demo_restored/RTL/AUDIO/audio_codec_controller/clock_500.sv" 67 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1758021652269 "|TOP_VGA_DEMO_KBD|AUDIO:inst18|audio_codec_controller:inst|CLOCK_500:CLOCK_500_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c AUDIO:inst18\|audio_codec_controller:inst\|i2c:i2c_inst " "Elaborating entity \"i2c\" for hierarchy \"AUDIO:inst18\|audio_codec_controller:inst\|i2c:i2c_inst\"" {  } { { "RTL/AUDIO/audio_codec_controller/audio_codec_controller.sv" "i2c_inst" { Text "D:/LAB1ULTI/Lab1Demo_restored/RTL/AUDIO/audio_codec_controller/audio_codec_controller.sv" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758021652278 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ACK i2c.sv(71) " "Verilog HDL or VHDL warning at i2c.sv(71): object \"ACK\" assigned a value but never read" {  } { { "RTL/AUDIO/audio_codec_controller/i2c.sv" "" { Text "D:/LAB1ULTI/Lab1Demo_restored/RTL/AUDIO/audio_codec_controller/i2c.sv" 71 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1758021652278 "|TOP_VGA_DEMO_KBD|AUDIO:inst18|audio_codec_controller:inst|i2c:i2c_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "i i2c.sv(73) " "Verilog HDL or VHDL warning at i2c.sv(73): object \"i\" assigned a value but never read" {  } { { "RTL/AUDIO/audio_codec_controller/i2c.sv" "" { Text "D:/LAB1ULTI/Lab1Demo_restored/RTL/AUDIO/audio_codec_controller/i2c.sv" 73 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1758021652278 "|TOP_VGA_DEMO_KBD|AUDIO:inst18|audio_codec_controller:inst|i2c:i2c_inst"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "I2C_clk_1 i2c.sv(85) " "Verilog HDL warning at i2c.sv(85): object I2C_clk_1 used but never assigned" {  } { { "RTL/AUDIO/audio_codec_controller/i2c.sv" "" { Text "D:/LAB1ULTI/Lab1Demo_restored/RTL/AUDIO/audio_codec_controller/i2c.sv" 85 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1758021652278 "|TOP_VGA_DEMO_KBD|AUDIO:inst18|audio_codec_controller:inst|i2c:i2c_inst"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "I2C_clk_0_clk i2c.sv(86) " "Verilog HDL warning at i2c.sv(86): object I2C_clk_0_clk used but never assigned" {  } { { "RTL/AUDIO/audio_codec_controller/i2c.sv" "" { Text "D:/LAB1ULTI/Lab1Demo_restored/RTL/AUDIO/audio_codec_controller/i2c.sv" 86 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1758021652278 "|TOP_VGA_DEMO_KBD|AUDIO:inst18|audio_codec_controller:inst|i2c:i2c_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "FPGA_I2C_SCLK_clk i2c.sv(87) " "Verilog HDL or VHDL warning at i2c.sv(87): object \"FPGA_I2C_SCLK_clk\" assigned a value but never read" {  } { { "RTL/AUDIO/audio_codec_controller/i2c.sv" "" { Text "D:/LAB1ULTI/Lab1Demo_restored/RTL/AUDIO/audio_codec_controller/i2c.sv" 87 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1758021652278 "|TOP_VGA_DEMO_KBD|AUDIO:inst18|audio_codec_controller:inst|i2c:i2c_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 i2c.sv(119) " "Verilog HDL assignment warning at i2c.sv(119): truncated value with size 32 to match size of target (6)" {  } { { "RTL/AUDIO/audio_codec_controller/i2c.sv" "" { Text "D:/LAB1ULTI/Lab1Demo_restored/RTL/AUDIO/audio_codec_controller/i2c.sv" 119 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1758021652278 "|TOP_VGA_DEMO_KBD|AUDIO:inst18|audio_codec_controller:inst|i2c:i2c_inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "I2C_SCLK i2c.sv(52) " "Output port \"I2C_SCLK\" at i2c.sv(52) has no driver" {  } { { "RTL/AUDIO/audio_codec_controller/i2c.sv" "" { Text "D:/LAB1ULTI/Lab1Demo_restored/RTL/AUDIO/audio_codec_controller/i2c.sv" 52 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1758021652280 "|TOP_VGA_DEMO_KBD|AUDIO:inst18|audio_codec_controller:inst|i2c:i2c_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DualSerial2parallel AUDIO:inst18\|audio_codec_controller:inst\|DualSerial2parallel:DualSerial2parallel_inst " "Elaborating entity \"DualSerial2parallel\" for hierarchy \"AUDIO:inst18\|audio_codec_controller:inst\|DualSerial2parallel:DualSerial2parallel_inst\"" {  } { { "RTL/AUDIO/audio_codec_controller/audio_codec_controller.sv" "DualSerial2parallel_inst" { Text "D:/LAB1ULTI/Lab1Demo_restored/RTL/AUDIO/audio_codec_controller/audio_codec_controller.sv" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758021652287 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sintable AUDIO:inst18\|sintable:inst1 " "Elaborating entity \"sintable\" for hierarchy \"AUDIO:inst18\|sintable:inst1\"" {  } { { "RTL/AUDIO/AUDIO.bdf" "inst1" { Schematic "D:/LAB1ULTI/Lab1Demo_restored/RTL/AUDIO/AUDIO.bdf" { { 104 536 784 216 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758021652299 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2048 2040 SinTable.sv(27) " "Verilog HDL assignment warning at SinTable.sv(27): truncated value with size 2048 to match size of target (2040)" {  } { { "RTL/AUDIO/SinTable.sv" "" { Text "D:/LAB1ULTI/Lab1Demo_restored/RTL/AUDIO/SinTable.sv" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1758021652300 "|TOP_VGA_DEMO_KBD|AUDIO:inst18|sintable:inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addr_counter AUDIO:inst18\|addr_counter:inst9 " "Elaborating entity \"addr_counter\" for hierarchy \"AUDIO:inst18\|addr_counter:inst9\"" {  } { { "RTL/AUDIO/AUDIO.bdf" "inst9" { Schematic "D:/LAB1ULTI/Lab1Demo_restored/RTL/AUDIO/AUDIO.bdf" { { 448 968 1200 560 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758021652310 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 addr_counter.sv(32) " "Verilog HDL assignment warning at addr_counter.sv(32): truncated value with size 32 to match size of target (8)" {  } { { "RTL/AUDIO/addr_counter.sv" "" { Text "D:/LAB1ULTI/Lab1Demo_restored/RTL/AUDIO/addr_counter.sv" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1758021652310 "|TOP_VGA_DEMO_KBD|AUDIO:inst18|addr_counter:inst9"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "prescaler AUDIO:inst18\|prescaler:inst3 " "Elaborating entity \"prescaler\" for hierarchy \"AUDIO:inst18\|prescaler:inst3\"" {  } { { "RTL/AUDIO/AUDIO.bdf" "inst3" { Schematic "D:/LAB1ULTI/Lab1Demo_restored/RTL/AUDIO/AUDIO.bdf" { { 496 632 872 608 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758021652314 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ToneDecoder AUDIO:inst18\|ToneDecoder:inst4 " "Elaborating entity \"ToneDecoder\" for hierarchy \"AUDIO:inst18\|ToneDecoder:inst4\"" {  } { { "RTL/AUDIO/AUDIO.bdf" "inst4" { Schematic "D:/LAB1ULTI/Lab1Demo_restored/RTL/AUDIO/AUDIO.bdf" { { 528 320 536 608 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758021652319 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "melody_player_1 melody_player_1:inst13 " "Elaborating entity \"melody_player_1\" for hierarchy \"melody_player_1:inst13\"" {  } { { "RTL/VGA/TOP_VGA_DEMO_KBD.bdf" "inst13" { Schematic "D:/LAB1ULTI/Lab1Demo_restored/RTL/VGA/TOP_VGA_DEMO_KBD.bdf" { { 816 512 752 928 "inst13" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758021652323 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mili_sec_counter melody_player_1:inst13\|Mili_sec_counter:mili_sec_counter_inst " "Elaborating entity \"Mili_sec_counter\" for hierarchy \"melody_player_1:inst13\|Mili_sec_counter:mili_sec_counter_inst\"" {  } { { "RTL/AUDIO/melody_player_1.sv" "mili_sec_counter_inst" { Text "D:/LAB1ULTI/Lab1Demo_restored/RTL/AUDIO/melody_player_1.sv" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758021652330 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "JukeBox1 melody_player_1:inst13\|JukeBox1:JukeBox1 " "Elaborating entity \"JukeBox1\" for hierarchy \"melody_player_1:inst13\|JukeBox1:JukeBox1\"" {  } { { "RTL/AUDIO/melody_player_1.sv" "JukeBox1" { Text "D:/LAB1ULTI/Lab1Demo_restored/RTL/AUDIO/melody_player_1.sv" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758021652336 ""}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "JukeBox1.sv(287) " "Verilog HDL or VHDL warning at the JukeBox1.sv(287): index expression is not wide enough to address all of the elements in the array" {  } { { "RTL/AUDIO/JukeBox1.sv" "" { Text "D:/LAB1ULTI/Lab1Demo_restored/RTL/AUDIO/JukeBox1.sv" 287 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1758021652342 "|TOP_VGA_DEMO_KBD|melody_player_1:inst13|JukeBox1:JukeBox1"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "JukeBox1.sv(288) " "Verilog HDL or VHDL warning at the JukeBox1.sv(288): index expression is not wide enough to address all of the elements in the array" {  } { { "RTL/AUDIO/JukeBox1.sv" "" { Text "D:/LAB1ULTI/Lab1Demo_restored/RTL/AUDIO/JukeBox1.sv" 288 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1758021652342 "|TOP_VGA_DEMO_KBD|melody_player_1:inst13|JukeBox1:JukeBox1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEG7 SEG7:inst10 " "Elaborating entity \"SEG7\" for hierarchy \"SEG7:inst10\"" {  } { { "RTL/VGA/TOP_VGA_DEMO_KBD.bdf" "inst10" { Schematic "D:/LAB1ULTI/Lab1Demo_restored/RTL/VGA/TOP_VGA_DEMO_KBD.bdf" { { 848 1336 1520 928 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758021652349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_g884.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_g884.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_g884 " "Found entity 1: altsyncram_g884" {  } { { "db/altsyncram_g884.tdf" "" { Text "D:/LAB1ULTI/Lab1Demo_restored/db/altsyncram_g884.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758021653774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758021653774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_elc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_elc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_elc " "Found entity 1: mux_elc" {  } { { "db/mux_elc.tdf" "" { Text "D:/LAB1ULTI/Lab1Demo_restored/db/mux_elc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758021654131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758021654131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_vnf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_vnf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_vnf " "Found entity 1: decode_vnf" {  } { { "db/decode_vnf.tdf" "" { Text "D:/LAB1ULTI/Lab1Demo_restored/db/decode_vnf.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758021654190 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758021654190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_e7i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_e7i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_e7i " "Found entity 1: cntr_e7i" {  } { { "db/cntr_e7i.tdf" "" { Text "D:/LAB1ULTI/Lab1Demo_restored/db/cntr_e7i.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758021654268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758021654268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_b9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_b9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_b9c " "Found entity 1: cmpr_b9c" {  } { { "db/cmpr_b9c.tdf" "" { Text "D:/LAB1ULTI/Lab1Demo_restored/db/cmpr_b9c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758021654303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758021654303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_4vi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_4vi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_4vi " "Found entity 1: cntr_4vi" {  } { { "db/cntr_4vi.tdf" "" { Text "D:/LAB1ULTI/Lab1Demo_restored/db/cntr_4vi.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758021654351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758021654351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_09i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_09i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_09i " "Found entity 1: cntr_09i" {  } { { "db/cntr_09i.tdf" "" { Text "D:/LAB1ULTI/Lab1Demo_restored/db/cntr_09i.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758021654411 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758021654411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_c9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_c9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_c9c " "Found entity 1: cmpr_c9c" {  } { { "db/cmpr_c9c.tdf" "" { Text "D:/LAB1ULTI/Lab1Demo_restored/db/cmpr_c9c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758021654446 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758021654446 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_kri.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_kri.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_kri " "Found entity 1: cntr_kri" {  } { { "db/cntr_kri.tdf" "" { Text "D:/LAB1ULTI/Lab1Demo_restored/db/cntr_kri.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758021654490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758021654490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_99c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_99c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_99c " "Found entity 1: cmpr_99c" {  } { { "db/cmpr_99c.tdf" "" { Text "D:/LAB1ULTI/Lab1Demo_restored/db/cmpr_99c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758021654524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758021654524 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758021654830 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1758021654922 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2025.09.16.14:20:57 Progress: Loading sld6dfc5e3d/alt_sld_fab_wrapper_hw.tcl " "2025.09.16.14:20:57 Progress: Loading sld6dfc5e3d/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758021657409 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758021659530 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758021659613 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758021662771 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758021662837 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758021662918 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758021663001 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758021663005 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758021663005 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1758021663691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld6dfc5e3d/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld6dfc5e3d/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld6dfc5e3d/alt_sld_fab.v" "" { Text "D:/LAB1ULTI/Lab1Demo_restored/db/ip/sld6dfc5e3d/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758021663841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758021663841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "D:/LAB1ULTI/Lab1Demo_restored/db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758021663895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758021663895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "D:/LAB1ULTI/Lab1Demo_restored/db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758021663896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758021663896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "D:/LAB1ULTI/Lab1Demo_restored/db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758021663944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758021663944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/LAB1ULTI/Lab1Demo_restored/db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758021664008 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/LAB1ULTI/Lab1Demo_restored/db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758021664008 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758021664008 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "D:/LAB1ULTI/Lab1Demo_restored/db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758021664061 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758021664061 ""}
{ "Warning" "WSGN_TIMING_DRIVEN_SYNTHESIS_IMPORTED_PARTITION" "" "Synthesis found one or more imported partitions that will be treated as black boxes for timing analysis during synthesis" {  } {  } 0 12240 "Synthesis found one or more imported partitions that will be treated as black boxes for timing analysis during synthesis" 0 0 "Analysis & Synthesis" 0 -1 1758021664734 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "lpm_rom:inst5\|otri\[7\] " "Converted tri-state buffer \"lpm_rom:inst5\|otri\[7\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 68 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1758021665182 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "lpm_rom:inst5\|otri\[6\] " "Converted tri-state buffer \"lpm_rom:inst5\|otri\[6\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 68 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1758021665182 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "lpm_rom:inst5\|otri\[5\] " "Converted tri-state buffer \"lpm_rom:inst5\|otri\[5\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 68 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1758021665182 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "lpm_rom:inst5\|otri\[4\] " "Converted tri-state buffer \"lpm_rom:inst5\|otri\[4\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 68 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1758021665182 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "lpm_rom:inst5\|otri\[3\] " "Converted tri-state buffer \"lpm_rom:inst5\|otri\[3\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 68 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1758021665182 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "lpm_rom:inst5\|otri\[2\] " "Converted tri-state buffer \"lpm_rom:inst5\|otri\[2\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 68 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1758021665182 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "lpm_rom:inst5\|otri\[1\] " "Converted tri-state buffer \"lpm_rom:inst5\|otri\[1\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 68 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1758021665182 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "lpm_rom:inst5\|otri\[0\] " "Converted tri-state buffer \"lpm_rom:inst5\|otri\[0\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_rom.tdf" 68 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1758021665182 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1758021665182 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1758021666891 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "AUDOUT\[6\] " "Inserted always-enabled tri-state buffer between \"AUDOUT\[6\]\" and its non-tri-state driver." {  } { { "RTL/VGA/TOP_VGA_DEMO_KBD.bdf" "" { Schematic "D:/LAB1ULTI/Lab1Demo_restored/RTL/VGA/TOP_VGA_DEMO_KBD.bdf" { { 816 1464 1640 832 "AUDOUT\[7..0\]" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1758021666964 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "AUDOUT\[5\] " "Inserted always-enabled tri-state buffer between \"AUDOUT\[5\]\" and its non-tri-state driver." {  } { { "RTL/VGA/TOP_VGA_DEMO_KBD.bdf" "" { Schematic "D:/LAB1ULTI/Lab1Demo_restored/RTL/VGA/TOP_VGA_DEMO_KBD.bdf" { { 816 1464 1640 832 "AUDOUT\[7..0\]" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1758021666964 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "AUDOUT\[3\] " "Inserted always-enabled tri-state buffer between \"AUDOUT\[3\]\" and its non-tri-state driver." {  } { { "RTL/VGA/TOP_VGA_DEMO_KBD.bdf" "" { Schematic "D:/LAB1ULTI/Lab1Demo_restored/RTL/VGA/TOP_VGA_DEMO_KBD.bdf" { { 816 1464 1640 832 "AUDOUT\[7..0\]" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1758021666964 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1758021666964 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUDOUT " "bidirectional pin \"AUDOUT\" has no driver" {  } { { "RTL/VGA/TOP_VGA_DEMO_KBD.bdf" "" { Schematic "D:/LAB1ULTI/Lab1Demo_restored/RTL/VGA/TOP_VGA_DEMO_KBD.bdf" { { 816 1464 1640 832 "AUDOUT\[7..0\]" "" } } } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1758021666964 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUDOUT " "bidirectional pin \"AUDOUT\" has no driver" {  } { { "RTL/VGA/TOP_VGA_DEMO_KBD.bdf" "" { Schematic "D:/LAB1ULTI/Lab1Demo_restored/RTL/VGA/TOP_VGA_DEMO_KBD.bdf" { { 816 1464 1640 832 "AUDOUT\[7..0\]" "" } } } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1758021666964 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUDOUT " "bidirectional pin \"AUDOUT\" has no driver" {  } { { "RTL/VGA/TOP_VGA_DEMO_KBD.bdf" "" { Schematic "D:/LAB1ULTI/Lab1Demo_restored/RTL/VGA/TOP_VGA_DEMO_KBD.bdf" { { 816 1464 1640 832 "AUDOUT\[7..0\]" "" } } } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1758021666964 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUDOUT " "bidirectional pin \"AUDOUT\" has no driver" {  } { { "RTL/VGA/TOP_VGA_DEMO_KBD.bdf" "" { Schematic "D:/LAB1ULTI/Lab1Demo_restored/RTL/VGA/TOP_VGA_DEMO_KBD.bdf" { { 816 1464 1640 832 "AUDOUT\[7..0\]" "" } } } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1758021666964 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1758021666964 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "melody_player_1:inst13\|noteTimeCounter\[6\] melody_player_1:inst13\|noteTimeCounter\[6\]~_emulated melody_player_1:inst13\|noteTimeCounter\[6\]~1 " "Register \"melody_player_1:inst13\|noteTimeCounter\[6\]\" is converted into an equivalent circuit using register \"melody_player_1:inst13\|noteTimeCounter\[6\]~_emulated\" and latch \"melody_player_1:inst13\|noteTimeCounter\[6\]~1\"" {  } { { "RTL/AUDIO/melody_player_1.sv" "" { Text "D:/LAB1ULTI/Lab1Demo_restored/RTL/AUDIO/melody_player_1.sv" 75 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1758021666983 "|TOP_VGA_DEMO_KBD|melody_player_1:inst13|noteTimeCounter[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "melody_player_1:inst13\|noteTimeCounter\[5\] melody_player_1:inst13\|noteTimeCounter\[5\]~_emulated melody_player_1:inst13\|noteTimeCounter\[5\]~5 " "Register \"melody_player_1:inst13\|noteTimeCounter\[5\]\" is converted into an equivalent circuit using register \"melody_player_1:inst13\|noteTimeCounter\[5\]~_emulated\" and latch \"melody_player_1:inst13\|noteTimeCounter\[5\]~5\"" {  } { { "RTL/AUDIO/melody_player_1.sv" "" { Text "D:/LAB1ULTI/Lab1Demo_restored/RTL/AUDIO/melody_player_1.sv" 75 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1758021666983 "|TOP_VGA_DEMO_KBD|melody_player_1:inst13|noteTimeCounter[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "melody_player_1:inst13\|noteTimeCounter\[4\] melody_player_1:inst13\|noteTimeCounter\[4\]~_emulated melody_player_1:inst13\|noteTimeCounter\[4\]~9 " "Register \"melody_player_1:inst13\|noteTimeCounter\[4\]\" is converted into an equivalent circuit using register \"melody_player_1:inst13\|noteTimeCounter\[4\]~_emulated\" and latch \"melody_player_1:inst13\|noteTimeCounter\[4\]~9\"" {  } { { "RTL/AUDIO/melody_player_1.sv" "" { Text "D:/LAB1ULTI/Lab1Demo_restored/RTL/AUDIO/melody_player_1.sv" 75 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1758021666983 "|TOP_VGA_DEMO_KBD|melody_player_1:inst13|noteTimeCounter[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "melody_player_1:inst13\|noteTimeCounter\[3\] melody_player_1:inst13\|noteTimeCounter\[3\]~_emulated melody_player_1:inst13\|noteTimeCounter\[3\]~13 " "Register \"melody_player_1:inst13\|noteTimeCounter\[3\]\" is converted into an equivalent circuit using register \"melody_player_1:inst13\|noteTimeCounter\[3\]~_emulated\" and latch \"melody_player_1:inst13\|noteTimeCounter\[3\]~13\"" {  } { { "RTL/AUDIO/melody_player_1.sv" "" { Text "D:/LAB1ULTI/Lab1Demo_restored/RTL/AUDIO/melody_player_1.sv" 75 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1758021666983 "|TOP_VGA_DEMO_KBD|melody_player_1:inst13|noteTimeCounter[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "melody_player_1:inst13\|noteTimeCounter\[2\] melody_player_1:inst13\|noteTimeCounter\[2\]~_emulated melody_player_1:inst13\|noteTimeCounter\[2\]~17 " "Register \"melody_player_1:inst13\|noteTimeCounter\[2\]\" is converted into an equivalent circuit using register \"melody_player_1:inst13\|noteTimeCounter\[2\]~_emulated\" and latch \"melody_player_1:inst13\|noteTimeCounter\[2\]~17\"" {  } { { "RTL/AUDIO/melody_player_1.sv" "" { Text "D:/LAB1ULTI/Lab1Demo_restored/RTL/AUDIO/melody_player_1.sv" 75 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1758021666983 "|TOP_VGA_DEMO_KBD|melody_player_1:inst13|noteTimeCounter[2]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1758021666983 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "AUDOUT~synth " "Node \"AUDOUT~synth\"" {  } { { "RTL/VGA/TOP_VGA_DEMO_KBD.bdf" "" { Schematic "D:/LAB1ULTI/Lab1Demo_restored/RTL/VGA/TOP_VGA_DEMO_KBD.bdf" { { 816 1464 1640 832 "AUDOUT\[7..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1758021667947 ""} { "Warning" "WMLS_MLS_NODE_NAME" "AUDOUT~synth " "Node \"AUDOUT~synth\"" {  } { { "RTL/VGA/TOP_VGA_DEMO_KBD.bdf" "" { Schematic "D:/LAB1ULTI/Lab1Demo_restored/RTL/VGA/TOP_VGA_DEMO_KBD.bdf" { { 816 1464 1640 832 "AUDOUT\[7..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1758021667947 ""} { "Warning" "WMLS_MLS_NODE_NAME" "AUDOUT~synth " "Node \"AUDOUT~synth\"" {  } { { "RTL/VGA/TOP_VGA_DEMO_KBD.bdf" "" { Schematic "D:/LAB1ULTI/Lab1Demo_restored/RTL/VGA/TOP_VGA_DEMO_KBD.bdf" { { 816 1464 1640 832 "AUDOUT\[7..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1758021667947 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1758021667947 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "redLight GND " "Pin \"redLight\" is stuck at GND" {  } { { "RTL/VGA/TOP_VGA_DEMO_KBD.bdf" "" { Schematic "D:/LAB1ULTI/Lab1Demo_restored/RTL/VGA/TOP_VGA_DEMO_KBD.bdf" { { 1208 1328 1504 1224 "redLight" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1758021667947 "|TOP_VGA_DEMO_KBD|redLight"} { "Warning" "WMLS_MLS_STUCK_PIN" "yellowLight GND " "Pin \"yellowLight\" is stuck at GND" {  } { { "RTL/VGA/TOP_VGA_DEMO_KBD.bdf" "" { Schematic "D:/LAB1ULTI/Lab1Demo_restored/RTL/VGA/TOP_VGA_DEMO_KBD.bdf" { { 1224 1328 1504 1240 "yellowLight" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1758021667947 "|TOP_VGA_DEMO_KBD|yellowLight"} { "Warning" "WMLS_MLS_STUCK_PIN" "greenLight GND " "Pin \"greenLight\" is stuck at GND" {  } { { "RTL/VGA/TOP_VGA_DEMO_KBD.bdf" "" { Schematic "D:/LAB1ULTI/Lab1Demo_restored/RTL/VGA/TOP_VGA_DEMO_KBD.bdf" { { 1240 1328 1504 1256 "greenLight" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1758021667947 "|TOP_VGA_DEMO_KBD|greenLight"} { "Warning" "WMLS_MLS_STUCK_PIN" "OVGA\[26\] VCC " "Pin \"OVGA\[26\]\" is stuck at VCC" {  } { { "RTL/VGA/TOP_VGA_DEMO_KBD.bdf" "" { Schematic "D:/LAB1ULTI/Lab1Demo_restored/RTL/VGA/TOP_VGA_DEMO_KBD.bdf" { { 424 1192 1368 440 "OVGA\[28..0\]" "" } { 416 1088 1192 433 "OVGA\[28..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1758021667947 "|TOP_VGA_DEMO_KBD|OVGA[26]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1758021667947 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758021668070 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "8 " "8 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1758021669508 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_signaltap:auto_signaltap_0 " "Timing-Driven Synthesis is running on partition \"sld_signaltap:auto_signaltap_0\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758021669734 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758021670004 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 43 " "Successfully connected in-system debug instance \"auto_signaltap_0\" to all 43 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Successfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Analysis & Synthesis" 0 -1 1758021671046 ""}
{ "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO_TOP" "26 " "Attempting to remove 26 I/O cell(s) that do not connect to top-level pins or have illegal connectivity" { { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_KBD:inst16\|KBDINTF:inst\|make~output " "Removed I/O cell \"TOP_KBD:inst16\|KBDINTF:inst\|make~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1758021671053 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_KBD:inst16\|KBDINTF:inst\|make " "Removed I/O cell \"TOP_KBD:inst16\|KBDINTF:inst\|make\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1758021671053 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_KBD:inst16\|KBDINTF:inst\|break~output " "Removed I/O cell \"TOP_KBD:inst16\|KBDINTF:inst\|break~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1758021671053 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_KBD:inst16\|KBDINTF:inst\|break " "Removed I/O cell \"TOP_KBD:inst16\|KBDINTF:inst\|break\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1758021671053 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_KBD:inst16\|KBDINTF:inst\|keyCode\[8\]~output " "Removed I/O cell \"TOP_KBD:inst16\|KBDINTF:inst\|keyCode\[8\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1758021671053 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_KBD:inst16\|KBDINTF:inst\|keyCode\[8\] " "Removed I/O cell \"TOP_KBD:inst16\|KBDINTF:inst\|keyCode\[8\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1758021671053 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_KBD:inst16\|KBDINTF:inst\|keyCode\[7\]~output " "Removed I/O cell \"TOP_KBD:inst16\|KBDINTF:inst\|keyCode\[7\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1758021671053 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_KBD:inst16\|KBDINTF:inst\|keyCode\[7\] " "Removed I/O cell \"TOP_KBD:inst16\|KBDINTF:inst\|keyCode\[7\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1758021671053 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_KBD:inst16\|KBDINTF:inst\|keyCode\[6\]~output " "Removed I/O cell \"TOP_KBD:inst16\|KBDINTF:inst\|keyCode\[6\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1758021671053 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_KBD:inst16\|KBDINTF:inst\|keyCode\[6\] " "Removed I/O cell \"TOP_KBD:inst16\|KBDINTF:inst\|keyCode\[6\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1758021671053 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_KBD:inst16\|KBDINTF:inst\|keyCode\[5\]~output " "Removed I/O cell \"TOP_KBD:inst16\|KBDINTF:inst\|keyCode\[5\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1758021671053 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_KBD:inst16\|KBDINTF:inst\|keyCode\[5\] " "Removed I/O cell \"TOP_KBD:inst16\|KBDINTF:inst\|keyCode\[5\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1758021671053 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_KBD:inst16\|KBDINTF:inst\|keyCode\[4\]~output " "Removed I/O cell \"TOP_KBD:inst16\|KBDINTF:inst\|keyCode\[4\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1758021671053 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_KBD:inst16\|KBDINTF:inst\|keyCode\[4\] " "Removed I/O cell \"TOP_KBD:inst16\|KBDINTF:inst\|keyCode\[4\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1758021671053 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_KBD:inst16\|KBDINTF:inst\|keyCode\[3\]~output " "Removed I/O cell \"TOP_KBD:inst16\|KBDINTF:inst\|keyCode\[3\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1758021671053 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_KBD:inst16\|KBDINTF:inst\|keyCode\[3\] " "Removed I/O cell \"TOP_KBD:inst16\|KBDINTF:inst\|keyCode\[3\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1758021671053 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_KBD:inst16\|KBDINTF:inst\|keyCode\[2\]~output " "Removed I/O cell \"TOP_KBD:inst16\|KBDINTF:inst\|keyCode\[2\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1758021671053 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_KBD:inst16\|KBDINTF:inst\|keyCode\[2\] " "Removed I/O cell \"TOP_KBD:inst16\|KBDINTF:inst\|keyCode\[2\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1758021671053 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_KBD:inst16\|KBDINTF:inst\|keyCode\[1\]~output " "Removed I/O cell \"TOP_KBD:inst16\|KBDINTF:inst\|keyCode\[1\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1758021671053 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_KBD:inst16\|KBDINTF:inst\|keyCode\[1\] " "Removed I/O cell \"TOP_KBD:inst16\|KBDINTF:inst\|keyCode\[1\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1758021671053 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_KBD:inst16\|KBDINTF:inst\|keyCode\[0\]~output " "Removed I/O cell \"TOP_KBD:inst16\|KBDINTF:inst\|keyCode\[0\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1758021671053 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_KBD:inst16\|KBDINTF:inst\|keyCode\[0\] " "Removed I/O cell \"TOP_KBD:inst16\|KBDINTF:inst\|keyCode\[0\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1758021671053 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_KBD:inst16\|KBDINTF:inst\|CLOCK_50~input " "Removed I/O cell \"TOP_KBD:inst16\|KBDINTF:inst\|CLOCK_50~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1758021671053 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_KBD:inst16\|KBDINTF:inst\|CLOCK_50 " "Removed I/O cell \"TOP_KBD:inst16\|KBDINTF:inst\|CLOCK_50\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1758021671053 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_KBD:inst16\|KBDINTF:inst\|resetN~input " "Removed I/O cell \"TOP_KBD:inst16\|KBDINTF:inst\|resetN~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1758021671053 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_KBD:inst16\|KBDINTF:inst\|resetN " "Removed I/O cell \"TOP_KBD:inst16\|KBDINTF:inst\|resetN\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1758021671053 ""}  } {  } 0 35026 "Attempting to remove %1!d! I/O cell(s) that do not connect to top-level pins or have illegal connectivity" 0 0 "Analysis & Synthesis" 0 -1 1758021671053 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "17 0 1 0 0 " "Adding 17 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1758021671099 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758021671099 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AUD_ADCDAT " "No output dependent on input pin \"AUD_ADCDAT\"" {  } { { "RTL/VGA/TOP_VGA_DEMO_KBD.bdf" "" { Schematic "D:/LAB1ULTI/Lab1Demo_restored/RTL/VGA/TOP_VGA_DEMO_KBD.bdf" { { 832 808 984 848 "AUD_ADCDAT" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1758021671348 "|TOP_VGA_DEMO_KBD|AUD_ADCDAT"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1758021671348 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2896 " "Implemented 2896 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1758021671355 ""} { "Info" "ICUT_CUT_TM_OPINS" "49 " "Implemented 49 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1758021671355 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "8 " "Implemented 8 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1758021671355 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2519 " "Implemented 2519 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1758021671355 ""} { "Info" "ICUT_CUT_TM_RAMS" "309 " "Implemented 309 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1758021671355 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1758021671355 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1758021671355 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 98 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 98 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4989 " "Peak virtual memory: 4989 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1758021671395 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep 16 14:21:11 2025 " "Processing ended: Tue Sep 16 14:21:11 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1758021671395 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:29 " "Elapsed time: 00:00:29" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1758021671395 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:41 " "Total CPU time (on all processors): 00:00:41" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1758021671395 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1758021671395 ""}
