Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_tb_behav xil_defaultlib.CPU_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'read_reg1' [C:/LocalWorkspace/EE275/EE275_ProjectWorksapce/Jose_miniproject/Jose_miniproject.srcs/sources_1/new/ALU.v:254]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'read_reg2' [C:/LocalWorkspace/EE275/EE275_ProjectWorksapce/Jose_miniproject/Jose_miniproject.srcs/sources_1/new/ALU.v:255]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'write_reg' [C:/LocalWorkspace/EE275/EE275_ProjectWorksapce/Jose_miniproject/Jose_miniproject.srcs/sources_1/new/ALU.v:256]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 64 for port 'product' [C:/LocalWorkspace/EE275/EE275_ProjectWorksapce/Jose_miniproject/Jose_miniproject.srcs/sources_1/new/ALU.v:45]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cout' [C:/LocalWorkspace/EE275/EE275_ProjectWorksapce/Jose_miniproject/Jose_miniproject.srcs/sources_1/new/ALU.v:158]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/LocalWorkspace/EE275/EE275_ProjectWorksapce/Jose_miniproject/Jose_miniproject.srcs/sources_1/new/ALU.v:161]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cout' [C:/LocalWorkspace/EE275/EE275_ProjectWorksapce/Jose_miniproject/Jose_miniproject.srcs/sources_1/new/ALU.v:167]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/LocalWorkspace/EE275/EE275_ProjectWorksapce/Jose_miniproject/Jose_miniproject.srcs/sources_1/new/ALU.v:170]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.fulladd
Compiling module xil_defaultlib.fulladd32_default
Compiling module xil_defaultlib.multiplier32_default
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.CPU_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPU_tb_behav
