<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p147" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_147{left:86px;bottom:1140px;letter-spacing:-0.13px;word-spacing:-0.05px;}
#t2_147{left:83px;bottom:81px;letter-spacing:-0.14px;}
#t3_147{left:200px;bottom:81px;letter-spacing:-0.13px;}
#t4_147{left:170px;bottom:1053px;letter-spacing:-0.12px;}
#t5_147{left:244px;bottom:1053px;letter-spacing:-0.12px;}
#t6_147{left:360px;bottom:1053px;}
#t7_147{left:373px;bottom:1053px;letter-spacing:-0.12px;word-spacing:0.03px;}
#t8_147{left:374px;bottom:1036px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t9_147{left:374px;bottom:1019px;letter-spacing:-0.17px;word-spacing:0.04px;}
#ta_147{left:374px;bottom:1002px;letter-spacing:-0.25px;word-spacing:0.1px;}
#tb_147{left:374px;bottom:985px;letter-spacing:-0.14px;word-spacing:-0.31px;}
#tc_147{left:374px;bottom:968px;letter-spacing:-0.19px;word-spacing:0.01px;}
#td_147{left:374px;bottom:952px;letter-spacing:-0.12px;word-spacing:0.03px;}
#te_147{left:711px;bottom:952px;}
#tf_147{left:723px;bottom:952px;letter-spacing:-0.1px;word-spacing:-0.04px;}
#tg_147{left:374px;bottom:935px;letter-spacing:-0.15px;word-spacing:0.04px;}
#th_147{left:374px;bottom:918px;letter-spacing:-0.14px;word-spacing:-0.28px;}
#ti_147{left:568px;bottom:918px;}
#tj_147{left:581px;bottom:918px;letter-spacing:-0.1px;word-spacing:-0.33px;}
#tk_147{left:374px;bottom:901px;letter-spacing:-0.12px;word-spacing:0.04px;}
#tl_147{left:374px;bottom:885px;letter-spacing:-0.13px;word-spacing:0.01px;}
#tm_147{left:374px;bottom:868px;letter-spacing:-0.11px;}
#tn_147{left:360px;bottom:851px;}
#to_147{left:374px;bottom:851px;letter-spacing:-0.15px;word-spacing:0.01px;}
#tp_147{left:374px;bottom:834px;letter-spacing:-0.12px;word-spacing:-0.04px;}
#tq_147{left:360px;bottom:817px;}
#tr_147{left:374px;bottom:817px;letter-spacing:-0.13px;word-spacing:0.04px;}
#ts_147{left:374px;bottom:800px;letter-spacing:-0.09px;}
#tt_147{left:360px;bottom:784px;}
#tu_147{left:374px;bottom:784px;letter-spacing:-0.15px;word-spacing:0.01px;}
#tv_147{left:374px;bottom:767px;letter-spacing:-0.13px;word-spacing:0.03px;}
#tw_147{left:374px;bottom:750px;letter-spacing:-0.14px;word-spacing:0.04px;}
#tx_147{left:360px;bottom:733px;}
#ty_147{left:374px;bottom:733px;letter-spacing:-0.16px;word-spacing:-0.3px;}
#tz_147{left:435px;bottom:731px;letter-spacing:0.03px;}
#t10_147{left:451px;bottom:733px;letter-spacing:-0.11px;word-spacing:-0.31px;}
#t11_147{left:374px;bottom:714px;letter-spacing:-0.19px;word-spacing:0.12px;}
#t12_147{left:558px;bottom:712px;letter-spacing:-0.07px;}
#t13_147{left:570px;bottom:714px;letter-spacing:-0.16px;word-spacing:0.07px;}
#t14_147{left:374px;bottom:695px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t15_147{left:374px;bottom:678px;letter-spacing:-0.14px;word-spacing:0.07px;}
#t16_147{left:360px;bottom:661px;}
#t17_147{left:374px;bottom:661px;letter-spacing:-0.14px;word-spacing:0.03px;}
#t18_147{left:374px;bottom:644px;letter-spacing:-0.13px;word-spacing:0.04px;}
#t19_147{left:374px;bottom:627px;letter-spacing:-0.12px;word-spacing:-0.03px;}
#t1a_147{left:360px;bottom:611px;}
#t1b_147{left:374px;bottom:611px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t1c_147{left:374px;bottom:593px;letter-spacing:-0.13px;word-spacing:0.07px;}
#t1d_147{left:446px;bottom:592px;letter-spacing:0.11px;}
#t1e_147{left:374px;bottom:574px;letter-spacing:0.11px;}
#t1f_147{left:374px;bottom:555px;letter-spacing:0.11px;}
#t1g_147{left:374px;bottom:537px;letter-spacing:0.09px;word-spacing:-0.05px;}
#t1h_147{left:171px;bottom:514px;letter-spacing:-0.1px;}
#t1i_147{left:235px;bottom:514px;letter-spacing:-0.15px;word-spacing:0.04px;}
#t1j_147{left:360px;bottom:514px;}
#t1k_147{left:374px;bottom:514px;letter-spacing:-0.11px;word-spacing:-0.04px;}
#t1l_147{left:170px;bottom:491px;letter-spacing:-0.11px;}
#t1m_147{left:246px;bottom:491px;letter-spacing:-0.12px;word-spacing:-0.04px;}
#t1n_147{left:360px;bottom:491px;}
#t1o_147{left:373px;bottom:491px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1p_147{left:374px;bottom:475px;letter-spacing:-0.12px;word-spacing:-0.11px;}
#t1q_147{left:374px;bottom:458px;letter-spacing:-0.11px;}
#t1r_147{left:360px;bottom:441px;}
#t1s_147{left:374px;bottom:441px;letter-spacing:-0.12px;word-spacing:-0.04px;}
#t1t_147{left:374px;bottom:424px;letter-spacing:-0.12px;word-spacing:-0.3px;}
#t1u_147{left:374px;bottom:407px;letter-spacing:-0.12px;}
#t1v_147{left:374px;bottom:391px;letter-spacing:-0.13px;word-spacing:0.06px;}
#t1w_147{left:360px;bottom:374px;letter-spacing:-0.19px;word-spacing:0.08px;}
#t1x_147{left:360px;bottom:357px;}
#t1y_147{left:374px;bottom:357px;letter-spacing:-0.14px;word-spacing:-0.41px;}
#t1z_147{left:374px;bottom:340px;letter-spacing:-0.12px;word-spacing:0.02px;}
#t20_147{left:360px;bottom:323px;}
#t21_147{left:374px;bottom:323px;letter-spacing:-0.12px;}
#t22_147{left:360px;bottom:307px;}
#t23_147{left:374px;bottom:307px;letter-spacing:-0.13px;word-spacing:-0.16px;}
#t24_147{left:374px;bottom:290px;letter-spacing:-0.13px;}
#t25_147{left:360px;bottom:273px;}
#t26_147{left:374px;bottom:273px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t27_147{left:374px;bottom:256px;letter-spacing:-0.17px;}
#t28_147{left:154px;bottom:1079px;letter-spacing:-0.16px;}
#t29_147{left:275px;bottom:1079px;letter-spacing:-0.15px;}
#t2a_147{left:537px;bottom:1079px;letter-spacing:-0.14px;}

.s1_147{font-size:14px;font-family:Helvetica-Bold_7mg;color:#000;}
.s2_147{font-size:14px;font-family:Helvetica_av;color:#000;}
.s3_147{font-size:14px;font-family:Times-Roman_au;color:#000;}
.s4_147{font-size:14px;font-family:SymbolMT_b1;color:#000;}
.s5_147{font-size:11px;font-family:Times-Roman_au;color:#000;}
.s6_147{font-size:15px;font-family:Times-Roman_au;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts147" type="text/css" >

@font-face {
	font-family: Helvetica-Bold_7mg;
	src: url("fonts/Helvetica-Bold_7mg.woff") format("woff");
}

@font-face {
	font-family: Helvetica_av;
	src: url("fonts/Helvetica_av.woff") format("woff");
}

@font-face {
	font-family: SymbolMT_b1;
	src: url("fonts/SymbolMT_b1.woff") format("woff");
}

@font-face {
	font-family: Times-Roman_au;
	src: url("fonts/Times-Roman_au.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg147Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg147" style="-webkit-user-select: none;"><object width="935" height="1210" data="147/147.svg" type="image/svg+xml" id="pdf147" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_147" class="t s1_147">Revision History </span>
<span id="t2_147" class="t s2_147">147 </span><span id="t3_147" class="t s2_147">MIPS® Architecture For Programmers Volume I-A: Introduction to the MIPS64® Architecture, Revision 6.01 </span>
<span id="t4_147" class="t s3_147">5.03 </span><span id="t5_147" class="t s3_147">August 21, 2013 </span><span id="t6_147" class="t s3_147">• </span><span id="t7_147" class="t s3_147">Resolved inconsistencies with regards to the availability of instructions in </span>
<span id="t8_147" class="t s3_147">MIPS32r2: MADD.fmt family (MADD.S, MADD.D, NMADD.S, </span>
<span id="t9_147" class="t s3_147">NMADD.D, MSUB.S, MSUB.D, NMSUB,S, NMSUB.D), RECIP.fmt </span>
<span id="ta_147" class="t s3_147">family (RECIP.S, RECIP.D, RSQRT.S, RSQRT.D), and indexed FP loads </span>
<span id="tb_147" class="t s3_147">and stores (LWXC1, LDXC1, SWXC1, SDXC1). The appendix section A.2 </span>
<span id="tc_147" class="t s3_147">“Instruction Bit Encoding Tables”, shared between Volume I and Volume II </span>
<span id="td_147" class="t s3_147">of the ARM, was updated, in particular the new upright delta </span><span id="te_147" class="t s4_147">Δ </span><span id="tf_147" class="t s3_147">mark is </span>
<span id="tg_147" class="t s3_147">added to Table A.2 “Symbols Used in the Instruction Encoding Tables”, </span>
<span id="th_147" class="t s3_147">replacing the inverse delta marking </span><span id="ti_147" class="t s4_147">∇ </span><span id="tj_147" class="t s3_147">for these instructions. Similar updates </span>
<span id="tk_147" class="t s3_147">made to microMIPS’s corresponding sections. Instruction set descriptions </span>
<span id="tl_147" class="t s3_147">and pseudocode in Volume II, Basic Instruction Set Architecture, updated. </span>
<span id="tm_147" class="t s3_147">These instructions are required in MIPS32r2 if an FPU is implemented. . </span>
<span id="tn_147" class="t s3_147">• </span><span id="to_147" class="t s3_147">Misaligned memory access support for MSA: see Volume II, Appendix B </span>
<span id="tp_147" class="t s3_147">“Misaligned Memory Accesses”. </span>
<span id="tq_147" class="t s3_147">• </span><span id="tr_147" class="t s3_147">Has2008 is required as of release 5 - Table 5.4, “FIR Register Descrip- </span>
<span id="ts_147" class="t s3_147">tions”. </span>
<span id="tt_147" class="t s3_147">• </span><span id="tu_147" class="t s3_147">ABS2008 and NAN2008 fields of Table 5.7 “FCSR Register Field Descrip- </span>
<span id="tv_147" class="t s3_147">tions” were optional in release 3 and could be R/W, but as of release 5 are </span>
<span id="tw_147" class="t s3_147">required, read-only, and preset by hardware. </span>
<span id="tx_147" class="t s3_147">• </span><span id="ty_147" class="t s3_147">FPU FCSR </span>
<span id="tz_147" class="t s5_147">FS </span>
<span id="t10_147" class="t s3_147">Flush Subnormals / Flush to Zero behavior is made consistent </span>
<span id="t11_147" class="t s3_147">with MSA behavior, in MSACSR </span>
<span id="t12_147" class="t s5_147">FS </span>
<span id="t13_147" class="t s3_147">: Table 5.7, “FCSR Register Field </span>
<span id="t14_147" class="t s3_147">Descriptions”, updated. New section 5.8.1.4 “Alternate Flush to Zero </span>
<span id="t15_147" class="t s3_147">Underflow Handling”. </span>
<span id="t16_147" class="t s3_147">• </span><span id="t17_147" class="t s3_147">Volume I, Section 2.2 “Compliance ad Subsetting” noted that the L format </span>
<span id="t18_147" class="t s3_147">is required in MIPS FPUs, to be consistent with Table 5.4 “FIR Register </span>
<span id="t19_147" class="t s3_147">Field Definitions” . </span>
<span id="t1a_147" class="t s3_147">• </span><span id="t1b_147" class="t s3_147">Noted that UFR and UNFR can only be written with the value 0 from </span>
<span id="t1c_147" class="t s3_147">GPR[0]. See </span><span id="t1d_147" class="t s6_147">section 5.6.5 “User accessible FPU Register model con- </span>
<span id="t1e_147" class="t s6_147">trol (UFR, CP1 Control Register 1)” and section 5.6.5 “User acces- </span>
<span id="t1f_147" class="t s6_147">sible Negated FPU Register model control (UNFR, CP1 Control </span>
<span id="t1g_147" class="t s6_147">Register 4)” </span>
<span id="t1h_147" class="t s3_147">5.04 </span><span id="t1i_147" class="t s3_147">November 20, 2013 </span><span id="t1j_147" class="t s3_147">• </span><span id="t1k_147" class="t s3_147">No change to technical content. </span>
<span id="t1l_147" class="t s3_147">6.00 </span><span id="t1m_147" class="t s3_147">March 31, 2014 </span><span id="t1n_147" class="t s3_147">• </span><span id="t1o_147" class="t s3_147">New notations x.bit[y], x.bits[y..z], x.byte[y], x.bytes[y..z], x.field, etc., </span>
<span id="t1p_147" class="t s3_147">added to section entitled Special Symbols in Pseudocode Notation, in Table </span>
<span id="t1q_147" class="t s3_147">Symbols Used in Instruction Operation Statements. </span>
<span id="t1r_147" class="t s3_147">• </span><span id="t1s_147" class="t s3_147">Combined tables entitled “Load and Store Operations Using Register + Off- </span>
<span id="t1t_147" class="t s3_147">set Addressing Mode” and “FPU Load and Store Operations Using Register </span>
<span id="t1u_147" class="t s3_147">+ Register Addressing Mode” into a single table; also includes PC-relative </span>
<span id="t1v_147" class="t s3_147">Addressing Mode. </span>
<span id="t1w_147" class="t s3_147">Updating Volume I for MIPS Revision 6: </span>
<span id="t1x_147" class="t s3_147">• </span><span id="t1y_147" class="t s3_147">Updated tables of instructions in Chapters 4 and 5, CPU and FPU Overview. </span>
<span id="t1z_147" class="t s3_147">All removed instructions and all new instructions are designated as such. </span>
<span id="t20_147" class="t s3_147">• </span><span id="t21_147" class="t s3_147">Reorganized discussion of Delay Slots and Forbidden Slots </span>
<span id="t22_147" class="t s3_147">• </span><span id="t23_147" class="t s3_147">MIPS Release 6 reserves SPECIAL2 opcode for use by MIPS. Previously it </span>
<span id="t24_147" class="t s3_147">was available to customers for UDIs. </span>
<span id="t25_147" class="t s3_147">• </span><span id="t26_147" class="t s3_147">Statements about MIPS Release 6 not supported DSP and SmartMIPS </span>
<span id="t27_147" class="t s3_147">removed. </span>
<span id="t28_147" class="t s1_147">Revision </span><span id="t29_147" class="t s1_147">Date </span><span id="t2a_147" class="t s1_147">Description </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
