FILE_TYPE = CONNECTIVITY;
{Allegro Design Entry HDL 16.6-p007 (v16-6-112F) 10/10/2012}
"PAGE_NUMBER" = 1;
0"NC";
1"FOX_CLK_LVPECL_P";
2"FOX_CLK_LVPECL_N";
3"GND\G";
4"V3P3\G";
5"RESET";
6"CLK_SEL";
7"EN_CLK_DIV_ECL";
8"RESET_CLK_DIV_ECL";
9"CLK_SEL_ECL_N";
10"CLK_SEL_ECL_P";
11"RESET_ECL_P";
12"VEE\G";
13"FOX_100MHZ_P";
14"TUB_CLK_IN";
15"GND\G";
16"GND\G";
17"VCC\G";
18"VCC\G";
19"UN$1$RSMD0805$I16$B";
20"UN$1$RSMD0805$I17$B";
21"VTT\G";
22"VEE\G";
23"DEFAULT_CLK";
24"BCKP_CLK";
25"VEE\G";
26"GND\G";
27"GND\G";
28"VEE\G";
29"BCKP_CLK*";
%"FOXCLOCK"
"1","(-3800,3450)","0","misc","I1";
;
CDS_SEC"1"
$SEC"1"
CDS_LOCATION"U26"
$LOCATION"U26"
CDS_LMAN_SYM_OUTLINE"-125,125,125,-125"
CDS_LIB"misc"
ROOM"CLK_PICK";
"NC"
$PN"2"0;
"ED"
$PN"1"0;
"OUT* \B"
$PN"5"2;
"OUT"
$PN"4"1;
%"RSMD0805"
"1","(-775,3075)","1","resistors","I10";
;
VALUE"50"
ROOM"CLK_PICK"
CDS_LIB"resistors"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
PACKTYPE"0805"
TOL"1%"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"5%"
NEEDS_NO_SIZE"TRUE"
POSTOL"5%"
$LOCATION"R26"
CDS_LOCATION"R26"
$SEC"1"
CDS_SEC"1";
"A<0>"
$PN"1"21;
"B<0>"
$PN"2"10;
%"RSMD0805"
"1","(-975,3175)","1","resistors","I11";
;
VALUE"50"
ROOM"CLK_PICK"
POSTOL"5%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"5%"
IC"UNDEF"
TOL_ON_OFF"ON"
DIST"FLAT"
VOLTAGE"25V"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPO"
MAX_TEMP"RTMAX"
POWER"0.1"
TOL"1%"
PACKTYPE"0805"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
CDS_LIB"resistors"
$LOCATION"R24"
CDS_LOCATION"R24"
$SEC"1"
CDS_SEC"1";
"A<0>"
$PN"1"21;
"B<0>"
$PN"2"13;
%"RSMD0805"
"1","(-825,3100)","1","resistors","I12";
;
VALUE"50"
ROOM"CLK_PICK"
PACKTYPE"0805"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
TOL"1%"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"5%"
NEEDS_NO_SIZE"TRUE"
CDS_LIB"resistors"
POSTOL"5%"
$LOCATION"R25"
CDS_LOCATION"R25"
$SEC"1"
CDS_SEC"1";
"A<0>"
$PN"1"21;
"B<0>"
$PN"2"9;
%"OUTPORT"
"1","(1075,3625)","0","standard","I13";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"23;
%"OUTPORT"
"1","(1075,3475)","0","standard","I14";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"24;
%"SY100EL91L"
"1","(-2450,3275)","0","ecl","I15";
;
ROOM"CLK_PICK"
CDS_LMAN_SYM_OUTLINE"-150,325,150,-200"
CDS_LIB"ecl"
$LOCATION"U27"
CDS_LOCATION"U27"
$SEC"1"
CDS_SEC"1";
"VCC2"
$PN"20"4;
"VCC1"
$PN"11"4;
"GND1"
$PN"17"3;
"GND0"
$PN"14"3;
"VCC0"
$PN"1"4;
"PECL_VBB0"
$PN"4"0;
"PECL_VBB1"
$PN"7"0;
"Q2* \B"
$PN"12"0;
"Q1* \B"
$PN"15"0;
"Q0* \B"
$PN"18"20;
"Q2"
$PN"13"0;
"Q1"
$PN"16"0;
"Q0"
$PN"19"19;
"D2* \B"
$PN"9"0;
"D1* \B"
$PN"6"0;
"D0* \B"
$PN"3"2;
"D2"
$PN"8"0;
"D1"
$PN"5"0;
"D0"
$PN"2"1;
"VEE"
$PN"10"22;
%"RSMD0805"
"1","(-2025,2975)","1","resistors","I16";
;
VALUE"50"
ROOM"CLK_PICK"
TOL"1%"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"5%"
PACKTYPE"0805"
NEEDS_NO_SIZE"TRUE"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
CDS_LIB"resistors"
POSTOL"5%"
$LOCATION"R20"
CDS_LOCATION"R20"
$SEC"1"
CDS_SEC"1";
"A<0>"
$PN"1"21;
"B<0>"
$PN"2"19;
%"RSMD0805"
"1","(-1975,3000)","1","resistors","I17";
;
VALUE"50"
ROOM"CLK_PICK"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
TOL"1%"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"5%"
NEEDS_NO_SIZE"TRUE"
CDS_LIB"resistors"
PACKTYPE"0805"
POSTOL"5%"
$LOCATION"R21"
CDS_LOCATION"R21"
$SEC"1"
CDS_SEC"1";
"A<0>"
$PN"1"21;
"B<0>"
$PN"2"20;
%"RSMD0805"
"1","(-1750,2850)","1","resistors","I18";
;
ROOM"CLK_PICK"
VALUE"50"
PACKTYPE"0805"
TOL_ON_OFF"ON"
TC2"RTMPO"
MAX_TEMP"RTMAX"
POWER"0.1"
TOL"1%"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
IC"UNDEF"
NEGTOL"5%"
NEEDS_NO_SIZE"TRUE"
CDS_LIB"resistors"
POSTOL"5%"
$LOCATION"R22"
CDS_LOCATION"R22"
$SEC"1"
CDS_SEC"1";
"A<0>"
$PN"1"21;
"B<0>"
$PN"2"8;
%"RSMD0805"
"1","(-1600,2850)","1","resistors","I19";
;
VALUE"50"
ROOM"CLK_PICK"
DIST"FLAT"
VOLTAGE"25V"
SLOPE"RSMAX"
TC1"RTMPL"
CDS_LIB"resistors"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
TOL"1%"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"5%"
NEEDS_NO_SIZE"TRUE"
PACKTYPE"0805"
POSTOL"5%"
$LOCATION"R23"
CDS_LOCATION"R23"
$SEC"1"
CDS_SEC"1";
"A<0>"
$PN"1"21;
"B<0>"
$PN"2"7;
%"INPORT"
"1","(-2000,4500)","0","standard","I20";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"5;
%"CSMD0603"
"1","(-425,3950)","0","capacitors","I21";
;
VALUE"0.1UF"
PACKTYPE"0603"
VOLTAGE"50V"
PART_NAME"CSMD0603"
ROOM"CLK_PICK"
TOL"10%"
CDS_LIB"capacitors"
NEGTOL"10%"
NEEDS_NO_SIZE"TRUE"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
IC"UNDEF"
DIST"FLAT"
SLOPE"CSMAX"
KNEE"CBMAX"
MAX_TEMP"CTMAX"
TC"0"
CURRENT"CIMAX"
TOL_ON_OFF"ON"
POSTOL"10%"
$LOCATION"C37"
CDS_LOCATION"C37"
$SEC"1"
CDS_SEC"1";
"B<0>"
$PN"2"25;
"A<0>"
$PN"1"26;
%"CSMD0603"
"1","(-1075,3900)","0","capacitors","I22";
;
VOLTAGE"50V"
PACKTYPE"0603"
VALUE"0.1UF"
PART_NAME"CSMD0603"
ROOM"CLK_PICK"
POSTOL"10%"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
NEEDS_NO_SIZE"TRUE"
NEGTOL"10%"
IC"UNDEF"
DIST"FLAT"
SLOPE"CSMAX"
KNEE"CBMAX"
MAX_TEMP"CTMAX"
TC"0"
CURRENT"CIMAX"
TOL_ON_OFF"ON"
CDS_LIB"capacitors"
TOL"10%"
$LOCATION"C36"
CDS_LOCATION"C36"
$SEC"1"
CDS_SEC"1";
"B<0>"
$PN"2"12;
"A<0>"
$PN"1"16;
%"CSMD0603"
"1","(-1425,3900)","0","capacitors","I23";
;
VALUE"0.1UF"
VOLTAGE"50V"
PACKTYPE"0603"
PART_NAME"CSMD0603"
ROOM"CLK_PICK"
CDS_LIB"capacitors"
TOL"10%"
TOL_ON_OFF"ON"
CURRENT"CIMAX"
TC"0"
MAX_TEMP"CTMAX"
KNEE"CBMAX"
SLOPE"CSMAX"
DIST"FLAT"
IC"UNDEF"
NEGTOL"10%"
NEEDS_NO_SIZE"TRUE"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
POSTOL"10%"
$LOCATION"C35"
CDS_LOCATION"C35"
$SEC"1"
CDS_SEC"1";
"B<0>"
$PN"2"16;
"A<0>"
$PN"1"18;
%"CSMD0603"
"1","(-1700,3750)","0","capacitors","I24";
;
VALUE"0.1UF"
PACKTYPE"0603"
VOLTAGE"50V"
PART_NAME"CSMD0603"
ROOM"CLK_PICK"
POSTOL"10%"
MAX_TEMP"CTMAX"
KNEE"CBMAX"
SLOPE"CSMAX"
DIST"FLAT"
IC"UNDEF"
NEGTOL"10%"
NEEDS_NO_SIZE"TRUE"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
TC"0"
CURRENT"CIMAX"
TOL_ON_OFF"ON"
CDS_LIB"capacitors"
TOL"10%"
$LOCATION"C34"
CDS_LOCATION"C34"
$SEC"1"
CDS_SEC"1";
"B<0>"
$PN"2"28;
"A<0>"
$PN"1"27;
%"CSMD0603"
"1","(-2300,3775)","0","capacitors","I25";
;
VOLTAGE"50V"
PACKTYPE"0603"
VALUE"0.1UF"
PART_NAME"CSMD0603"
ROOM"CLK_PICK"
POSTOL"10%"
TOL"10%"
CDS_LIB"capacitors"
DIST"FLAT"
IC"UNDEF"
NEGTOL"10%"
NEEDS_NO_SIZE"TRUE"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
SLOPE"CSMAX"
KNEE"CBMAX"
MAX_TEMP"CTMAX"
TC"0"
CURRENT"CIMAX"
TOL_ON_OFF"ON"
$LOCATION"C33"
CDS_LOCATION"C33"
$SEC"1"
CDS_SEC"1";
"B<0>"
$PN"2"4;
"A<0>"
$PN"1"3;
%"CSMD0603"
"1","(-2725,3775)","0","capacitors","I26";
;
VALUE"0.1UF"
PART_NAME"CSMD0603"
VOLTAGE"50V"
PACKTYPE"0603"
ROOM"CLK_PICK"
TOL"10%"
CDS_LIB"capacitors"
TOL_ON_OFF"ON"
CURRENT"CIMAX"
TC"0"
MAX_TEMP"CTMAX"
KNEE"CBMAX"
SLOPE"CSMAX"
DIST"FLAT"
IC"UNDEF"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
NEEDS_NO_SIZE"TRUE"
NEGTOL"10%"
POSTOL"10%"
$LOCATION"C32"
CDS_LOCATION"C32"
$SEC"1"
CDS_SEC"1";
"B<0>"
$PN"2"3;
"A<0>"
$PN"1"22;
%"CSMD0603"
"1","(-3750,3725)","0","capacitors","I27";
;
PACKTYPE"0603"
VOLTAGE"50V"
ROOM"CLK_PICK"
VALUE"0.1UF"
PART_NAME"CSMD0603"
POSTOL"10%"
CURRENT"CIMAX"
TC"0"
MAX_TEMP"CTMAX"
KNEE"CBMAX"
SLOPE"CSMAX"
DIST"FLAT"
IC"UNDEF"
NEGTOL"10%"
NEEDS_NO_SIZE"TRUE"
TOL_ON_OFF"ON"
TOL"10%"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
CDS_LIB"capacitors"
$LOCATION"C31"
CDS_LOCATION"C31"
$SEC"1"
CDS_SEC"1";
"B<0>"
$PN"2"0;
"A<0>"
$PN"1"0;
%"SY100EL34L"
"1","(-1650,3300)","0","misc","I3";
;
ROOM"CLK_PICK"
CDS_LIB"misc"
CDS_LMAN_SYM_OUTLINE"-125,300,125,-175"
$LOCATION"U28"
CDS_LOCATION"U28"
$SEC"1"
CDS_SEC"1";
"Q0"
$PN"1"13;
"Q1"
$PN"4"0;
"Q2"
$PN"7"0;
"Q0* \B"
$PN"2"0;
"Q1* \B"
$PN"5"0;
"Q2* \B"
$PN"8"0;
"VEE"
$PN"9"28;
"EN* \B"
$PN"15"7;
"CLK* \B"
$PN"12"20;
"CLK"
$PN"13"19;
"VBB"
$PN"11"0;
"MR"
$PN"10"8;
"GND0"
$PN"3"27;
"GND1"
$PN"6"27;
"GND2"
$PN"16"27;
%"OUTPORT"
"1","(-350,4250)","0","standard","I30";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"11;
%"MC10H104"
"1","(-400,3450)","0","ecl","I4";
;
ROOM"CLK_PICK"
CDS_LIB"ecl"
CDS_LMAN_SYM_OUTLINE"-125,325,125,-200"
$LOCATION"U30"
CDS_LOCATION"U30"
$SEC"1"
CDS_SEC"1";
"VEE"
$PN"10"25;
"GND2"
$PN"20"26;
"GND1"
$PN"2"26;
"Q4* \B"
$PN"12"29;
"Q4"
$PN"19"24;
"Q3"
$PN"18"24;
"Q2"
$PN"4"23;
"Q1"
$PN"3"23;
"B4"
$PN"17"10;
"B3"
$PN"14"9;
"B2"
$PN"9"9;
"B1"
$PN"7"10;
"A4"
$PN"15"14;
"A3"
$PN"13"13;
"A2"
$PN"8"14;
"A1"
$PN"5"13;
%"MC10H124"
"1","(-1300,4325)","0","ecl","I5";
;
ROOM"CLK_PICK"
CDS_LMAN_SYM_OUTLINE"-175,375,175,-200"
CDS_LIB"ecl"
$LOCATION"U29"
CDS_LOCATION"U29"
$SEC"1"
CDS_SEC"1";
"COMMON"
$PN"8"17;
"GND"
$PN"20"16;
"VCC"
$PN"12"18;
"VEE"
$PN"10"12;
"D_OUT* \B"
$PN"17"0;
"C_OUT* \B"
$PN"15"0;
"B_OUT* \B"
$PN"4"0;
"A_OUT* \B"
$PN"5"9;
"D_OUT"
$PN"18"11;
"C_OUT"
$PN"19"7;
"B_OUT"
$PN"2"8;
"A_OUT"
$PN"3"10;
"D_IN"
$PN"14"5;
"C_IN"
$PN"13"15;
"B_IN"
$PN"9"5;
"A_IN"
$PN"7"6;
%"INPORT"
"1","(-2000,4575)","0","standard","I6";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"6;
%"INPORT"
"1","(-1550,2500)","0","standard","I7";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"14;
%"TESTPOINT_L"
"1","(150,3350)","0","misc","I8";
;
ROOM"CLK_PICK"
CDS_LIB"misc"
TITLE"TEST"
ABBREV"TP"
$LOCATION"TP12"
CDS_LOCATION"TP12"
$SEC"1"
CDS_SEC"1";
"A\NAC \B"
$PN"1"29;
%"RSMD0805"
"1","(-100,3050)","1","resistors","I9";
;
VALUE"50"
ROOM"CLK_PICK"
CDS_LIB"resistors"
MAX_TEMP"RTMAX"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"5%"
NEEDS_NO_SIZE"TRUE"
TC2"RTMPO"
POWER"0.1"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
TOL"1%"
PACKTYPE"0805"
POSTOL"5%"
$LOCATION"R27"
CDS_LOCATION"R27"
$SEC"1"
CDS_SEC"1";
"A<0>"
$PN"1"21;
"B<0>"
$PN"2"29;
END.
