

================================================================
== Vitis HLS Report for 'AxiStream2Axi_Pipeline_MMIterOutLoop2'
================================================================
* Date:           Sat May  4 12:09:37 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        customconv_ked.prj
* Solution:       sol1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.30 ns|  2.835 ns|     0.89 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    | min |  max  |   Type  |
    +---------+---------+-----------+-----------+-----+-------+---------+
    |        4|    16387|  13.200 ns|  54.077 us|    4|  16387|       no|
    +---------+---------+-----------+-----------+-----+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+-----------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  |    Trip   |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  |   Count   | Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+-----------+----------+
        |- MMIterOutLoop2  |        2|    16385|         3|          1|          1|  1 ~ 16384|       yes|
        +------------------+---------+---------+----------+-----------+-----------+-----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     34|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     58|    -|
|Register         |        -|    -|      43|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      43|     92|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln1379_fu_102_p2       |         +|   0|  0|  15|          15|           1|
    |ap_block_pp0_stage0_01001  |       and|   0|  0|   1|           1|           1|
    |icmp_ln1379_fu_96_p2       |      icmp|   0|  0|  15|          15|          15|
    |ap_block_pp0_stage0_11001  |        or|   0|  0|   1|           1|           1|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0|  34|          33|          20|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_3     |  13|          3|   15|         45|
    |gmem2_blk_n_W            |   9|          2|    1|          2|
    |i_fu_58                  |   9|          2|   15|         30|
    |ldata_blk_n              |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  58|         13|   34|         83|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |add_ln1379_reg_129                |  15|   0|   15|          0|
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |i_fu_58                           |  15|   0|   15|          0|
    |ldata_read_reg_139                |   8|   0|    8|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             |  43|   0|   43|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+---------------------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |             Source Object             |    C Type    |
+----------------------+-----+-----+------------+---------------------------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  AxiStream2Axi_Pipeline_MMIterOutLoop2|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  AxiStream2Axi_Pipeline_MMIterOutLoop2|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  AxiStream2Axi_Pipeline_MMIterOutLoop2|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  AxiStream2Axi_Pipeline_MMIterOutLoop2|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  AxiStream2Axi_Pipeline_MMIterOutLoop2|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  AxiStream2Axi_Pipeline_MMIterOutLoop2|  return value|
|ldata_dout            |   in|    8|     ap_fifo|                                  ldata|       pointer|
|ldata_num_data_valid  |   in|    3|     ap_fifo|                                  ldata|       pointer|
|ldata_fifo_cap        |   in|    3|     ap_fifo|                                  ldata|       pointer|
|ldata_empty_n         |   in|    1|     ap_fifo|                                  ldata|       pointer|
|ldata_read            |  out|    1|     ap_fifo|                                  ldata|       pointer|
|m_axi_gmem2_AWVALID   |  out|    1|       m_axi|                                  gmem2|       pointer|
|m_axi_gmem2_AWREADY   |   in|    1|       m_axi|                                  gmem2|       pointer|
|m_axi_gmem2_AWADDR    |  out|   64|       m_axi|                                  gmem2|       pointer|
|m_axi_gmem2_AWID      |  out|    1|       m_axi|                                  gmem2|       pointer|
|m_axi_gmem2_AWLEN     |  out|   32|       m_axi|                                  gmem2|       pointer|
|m_axi_gmem2_AWSIZE    |  out|    3|       m_axi|                                  gmem2|       pointer|
|m_axi_gmem2_AWBURST   |  out|    2|       m_axi|                                  gmem2|       pointer|
|m_axi_gmem2_AWLOCK    |  out|    2|       m_axi|                                  gmem2|       pointer|
|m_axi_gmem2_AWCACHE   |  out|    4|       m_axi|                                  gmem2|       pointer|
|m_axi_gmem2_AWPROT    |  out|    3|       m_axi|                                  gmem2|       pointer|
|m_axi_gmem2_AWQOS     |  out|    4|       m_axi|                                  gmem2|       pointer|
|m_axi_gmem2_AWREGION  |  out|    4|       m_axi|                                  gmem2|       pointer|
|m_axi_gmem2_AWUSER    |  out|    1|       m_axi|                                  gmem2|       pointer|
|m_axi_gmem2_WVALID    |  out|    1|       m_axi|                                  gmem2|       pointer|
|m_axi_gmem2_WREADY    |   in|    1|       m_axi|                                  gmem2|       pointer|
|m_axi_gmem2_WDATA     |  out|    8|       m_axi|                                  gmem2|       pointer|
|m_axi_gmem2_WSTRB     |  out|    1|       m_axi|                                  gmem2|       pointer|
|m_axi_gmem2_WLAST     |  out|    1|       m_axi|                                  gmem2|       pointer|
|m_axi_gmem2_WID       |  out|    1|       m_axi|                                  gmem2|       pointer|
|m_axi_gmem2_WUSER     |  out|    1|       m_axi|                                  gmem2|       pointer|
|m_axi_gmem2_ARVALID   |  out|    1|       m_axi|                                  gmem2|       pointer|
|m_axi_gmem2_ARREADY   |   in|    1|       m_axi|                                  gmem2|       pointer|
|m_axi_gmem2_ARADDR    |  out|   64|       m_axi|                                  gmem2|       pointer|
|m_axi_gmem2_ARID      |  out|    1|       m_axi|                                  gmem2|       pointer|
|m_axi_gmem2_ARLEN     |  out|   32|       m_axi|                                  gmem2|       pointer|
|m_axi_gmem2_ARSIZE    |  out|    3|       m_axi|                                  gmem2|       pointer|
|m_axi_gmem2_ARBURST   |  out|    2|       m_axi|                                  gmem2|       pointer|
|m_axi_gmem2_ARLOCK    |  out|    2|       m_axi|                                  gmem2|       pointer|
|m_axi_gmem2_ARCACHE   |  out|    4|       m_axi|                                  gmem2|       pointer|
|m_axi_gmem2_ARPROT    |  out|    3|       m_axi|                                  gmem2|       pointer|
|m_axi_gmem2_ARQOS     |  out|    4|       m_axi|                                  gmem2|       pointer|
|m_axi_gmem2_ARREGION  |  out|    4|       m_axi|                                  gmem2|       pointer|
|m_axi_gmem2_ARUSER    |  out|    1|       m_axi|                                  gmem2|       pointer|
|m_axi_gmem2_RVALID    |   in|    1|       m_axi|                                  gmem2|       pointer|
|m_axi_gmem2_RREADY    |  out|    1|       m_axi|                                  gmem2|       pointer|
|m_axi_gmem2_RDATA     |   in|    8|       m_axi|                                  gmem2|       pointer|
|m_axi_gmem2_RLAST     |   in|    1|       m_axi|                                  gmem2|       pointer|
|m_axi_gmem2_RID       |   in|    1|       m_axi|                                  gmem2|       pointer|
|m_axi_gmem2_RFIFONUM  |   in|   11|       m_axi|                                  gmem2|       pointer|
|m_axi_gmem2_RUSER     |   in|    1|       m_axi|                                  gmem2|       pointer|
|m_axi_gmem2_RRESP     |   in|    2|       m_axi|                                  gmem2|       pointer|
|m_axi_gmem2_BVALID    |   in|    1|       m_axi|                                  gmem2|       pointer|
|m_axi_gmem2_BREADY    |  out|    1|       m_axi|                                  gmem2|       pointer|
|m_axi_gmem2_BRESP     |   in|    2|       m_axi|                                  gmem2|       pointer|
|m_axi_gmem2_BID       |   in|    1|       m_axi|                                  gmem2|       pointer|
|m_axi_gmem2_BUSER     |   in|    1|       m_axi|                                  gmem2|       pointer|
|addrbound_read        |   in|   15|     ap_none|                         addrbound_read|        scalar|
|dout_1                |   in|   64|     ap_none|                                 dout_1|        scalar|
+----------------------+-----+-----+------------+---------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.83>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/common/xf_structs.hpp:1376]   --->   Operation 6 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %gmem2, void @empty_3, i32 0, i32 0, void @empty_8, i32 0, i32 16384, void @empty, void @empty_1, void @empty_8, i32 16, i32 16, i32 16, i32 16, void @empty_8, void @empty_8, i32 4294967295, i32 0"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %ldata, void @empty_11, i32 0, i32 0, void @empty_8, i32 0, i32 0, void @empty_8, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8, i32 4294967295, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%dout_1_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %dout_1" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/common/xf_structs.hpp:1373]   --->   Operation 9 'read' 'dout_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%addrbound_read_1 = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %addrbound_read" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/common/xf_structs.hpp:1373]   --->   Operation 10 'read' 'addrbound_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (1.29ns)   --->   "%store_ln1376 = store i15 0, i15 %i" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/common/xf_structs.hpp:1376]   --->   Operation 11 'store' 'store_ln1376' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 12 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%i_3 = load i15 %i" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/common/xf_structs.hpp:1379]   --->   Operation 13 'load' 'i_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (1.53ns)   --->   "%icmp_ln1379 = icmp_eq  i15 %i_3, i15 %addrbound_read_1" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/common/xf_structs.hpp:1379]   --->   Operation 14 'icmp' 'icmp_ln1379' <Predicate = true> <Delay = 1.53> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (1.53ns)   --->   "%add_ln1379 = add i15 %i_3, i15 1" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/common/xf_structs.hpp:1379]   --->   Operation 15 'add' 'add_ln1379' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln1379 = br i1 %icmp_ln1379, void %for.inc.split, void %for.end.loopexit.exitStub" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/common/xf_structs.hpp:1379]   --->   Operation 16 'br' 'br_ln1379' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%gmem2_addr = getelementptr i8 %gmem2, i64 %dout_1_read" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/common/xf_structs.hpp:1379]   --->   Operation 17 'getelementptr' 'gmem2_addr' <Predicate = (!icmp_ln1379)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.29>
ST_2 : Operation 18 [1/1] (1.20ns)   --->   "%ldata_read = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %ldata" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/common/xf_structs.hpp:1384]   --->   Operation 18 'read' 'ldata_read' <Predicate = true> <Delay = 1.20> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_2 : Operation 19 [1/1] (1.29ns)   --->   "%store_ln1376 = store i15 %add_ln1379, i15 %i" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/common/xf_structs.hpp:1376]   --->   Operation 19 'store' 'store_ln1376' <Predicate = true> <Delay = 1.29>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 25 'ret' 'ret_ln0' <Predicate = (icmp_ln1379)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.40>
ST_3 : Operation 20 [1/1] (0.00ns)   --->   "%specpipeline_ln1382 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_8" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/common/xf_structs.hpp:1382]   --->   Operation 20 'specpipeline' 'specpipeline_ln1382' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "%speclooptripcount_ln1381 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 16384, i64 8192" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/common/xf_structs.hpp:1381]   --->   Operation 21 'speclooptripcount' 'speclooptripcount_ln1381' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%specloopname_ln1379 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/common/xf_structs.hpp:1379]   --->   Operation 22 'specloopname' 'specloopname_ln1379' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (2.40ns)   --->   "%write_ln1384 = write void @_ssdm_op_Write.m_axi.p1i8, i64 %gmem2_addr, i8 %ldata_read, i1 1" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/common/xf_structs.hpp:1384]   --->   Operation 23 'write' 'write_ln1384' <Predicate = true> <Delay = 2.40> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln1379 = br void %for.inc" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/include/common/xf_structs.hpp:1379]   --->   Operation 24 'br' 'br_ln1379' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ addrbound_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ gmem2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ dout_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ ldata]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                        (alloca           ) [ 0110]
specinterface_ln0        (specinterface    ) [ 0000]
specinterface_ln0        (specinterface    ) [ 0000]
dout_1_read              (read             ) [ 0000]
addrbound_read_1         (read             ) [ 0000]
store_ln1376             (store            ) [ 0000]
br_ln0                   (br               ) [ 0000]
i_3                      (load             ) [ 0000]
icmp_ln1379              (icmp             ) [ 0110]
add_ln1379               (add              ) [ 0110]
br_ln1379                (br               ) [ 0000]
gmem2_addr               (getelementptr    ) [ 0111]
ldata_read               (read             ) [ 0101]
store_ln1376             (store            ) [ 0000]
specpipeline_ln1382      (specpipeline     ) [ 0000]
speclooptripcount_ln1381 (speclooptripcount) [ 0000]
specloopname_ln1379      (specloopname     ) [ 0000]
write_ln1384             (write            ) [ 0000]
br_ln1379                (br               ) [ 0000]
ret_ln0                  (ret              ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="addrbound_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="addrbound_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="gmem2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem2"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="dout_1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dout_1"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="ldata">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ldata"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i15"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i8P0A"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.p1i8"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1004" name="i_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="1" slack="0"/>
<pin id="60" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="dout_1_read_read_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="64" slack="0"/>
<pin id="64" dir="0" index="1" bw="64" slack="0"/>
<pin id="65" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="dout_1_read/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="addrbound_read_1_read_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="15" slack="0"/>
<pin id="70" dir="0" index="1" bw="15" slack="0"/>
<pin id="71" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="addrbound_read_1/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="ldata_read_read_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="8" slack="0"/>
<pin id="76" dir="0" index="1" bw="8" slack="0"/>
<pin id="77" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ldata_read/2 "/>
</bind>
</comp>

<comp id="80" class="1004" name="write_ln1384_write_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="0" slack="0"/>
<pin id="82" dir="0" index="1" bw="8" slack="2"/>
<pin id="83" dir="0" index="2" bw="8" slack="1"/>
<pin id="84" dir="0" index="3" bw="1" slack="0"/>
<pin id="85" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln1384/3 "/>
</bind>
</comp>

<comp id="88" class="1004" name="store_ln1376_store_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="0" index="1" bw="15" slack="0"/>
<pin id="91" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1376/1 "/>
</bind>
</comp>

<comp id="93" class="1004" name="i_3_load_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="15" slack="0"/>
<pin id="95" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_3/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="icmp_ln1379_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="15" slack="0"/>
<pin id="98" dir="0" index="1" bw="15" slack="0"/>
<pin id="99" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1379/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="add_ln1379_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="15" slack="0"/>
<pin id="104" dir="0" index="1" bw="1" slack="0"/>
<pin id="105" dir="1" index="2" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1379/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="gmem2_addr_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="64" slack="0"/>
<pin id="110" dir="0" index="1" bw="64" slack="0"/>
<pin id="111" dir="1" index="2" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem2_addr/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="store_ln1376_store_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="15" slack="1"/>
<pin id="116" dir="0" index="1" bw="15" slack="1"/>
<pin id="117" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1376/2 "/>
</bind>
</comp>

<comp id="118" class="1005" name="i_reg_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="15" slack="0"/>
<pin id="120" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="125" class="1005" name="icmp_ln1379_reg_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="1" slack="1"/>
<pin id="127" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln1379 "/>
</bind>
</comp>

<comp id="129" class="1005" name="add_ln1379_reg_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="15" slack="1"/>
<pin id="131" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="add_ln1379 "/>
</bind>
</comp>

<comp id="134" class="1005" name="gmem2_addr_reg_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="8" slack="2"/>
<pin id="136" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="gmem2_addr "/>
</bind>
</comp>

<comp id="139" class="1005" name="ldata_read_reg_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="8" slack="1"/>
<pin id="141" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="ldata_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="61"><net_src comp="8" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="66"><net_src comp="30" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="67"><net_src comp="4" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="72"><net_src comp="32" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="73"><net_src comp="0" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="78"><net_src comp="38" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="79"><net_src comp="6" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="86"><net_src comp="54" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="87"><net_src comp="56" pin="0"/><net_sink comp="80" pin=3"/></net>

<net id="92"><net_src comp="34" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="100"><net_src comp="93" pin="1"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="68" pin="2"/><net_sink comp="96" pin=1"/></net>

<net id="106"><net_src comp="93" pin="1"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="36" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="112"><net_src comp="2" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="62" pin="2"/><net_sink comp="108" pin=1"/></net>

<net id="121"><net_src comp="58" pin="1"/><net_sink comp="118" pin=0"/></net>

<net id="122"><net_src comp="118" pin="1"/><net_sink comp="88" pin=1"/></net>

<net id="123"><net_src comp="118" pin="1"/><net_sink comp="93" pin=0"/></net>

<net id="124"><net_src comp="118" pin="1"/><net_sink comp="114" pin=1"/></net>

<net id="128"><net_src comp="96" pin="2"/><net_sink comp="125" pin=0"/></net>

<net id="132"><net_src comp="102" pin="2"/><net_sink comp="129" pin=0"/></net>

<net id="133"><net_src comp="129" pin="1"/><net_sink comp="114" pin=0"/></net>

<net id="137"><net_src comp="108" pin="2"/><net_sink comp="134" pin=0"/></net>

<net id="138"><net_src comp="134" pin="1"/><net_sink comp="80" pin=1"/></net>

<net id="142"><net_src comp="74" pin="2"/><net_sink comp="139" pin=0"/></net>

<net id="143"><net_src comp="139" pin="1"/><net_sink comp="80" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem2 | {3 }
	Port: ldata | {}
 - Input state : 
	Port: AxiStream2Axi_Pipeline_MMIterOutLoop2 : addrbound_read | {1 }
	Port: AxiStream2Axi_Pipeline_MMIterOutLoop2 : gmem2 | {}
	Port: AxiStream2Axi_Pipeline_MMIterOutLoop2 : dout_1 | {1 }
	Port: AxiStream2Axi_Pipeline_MMIterOutLoop2 : ldata | {2 }
  - Chain level:
	State 1
		store_ln1376 : 1
		i_3 : 1
		icmp_ln1379 : 2
		add_ln1379 : 2
		br_ln1379 : 3
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|
| Operation|       Functional Unit       |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|
|   icmp   |      icmp_ln1379_fu_96      |    0    |    15   |
|----------|-----------------------------|---------|---------|
|    add   |      add_ln1379_fu_102      |    0    |    15   |
|----------|-----------------------------|---------|---------|
|          |    dout_1_read_read_fu_62   |    0    |    0    |
|   read   | addrbound_read_1_read_fu_68 |    0    |    0    |
|          |    ldata_read_read_fu_74    |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   write  |   write_ln1384_write_fu_80  |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   Total  |                             |    0    |    30   |
|----------|-----------------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
| add_ln1379_reg_129|   15   |
| gmem2_addr_reg_134|    8   |
|     i_reg_118     |   15   |
|icmp_ln1379_reg_125|    1   |
| ldata_read_reg_139|    8   |
+-------------------+--------+
|       Total       |   47   |
+-------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   30   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   47   |    -   |
+-----------+--------+--------+
|   Total   |   47   |   30   |
+-----------+--------+--------+
