<dec f='llvm/llvm/include/llvm/CodeGen/LiveRegMatrix.h' l='124' type='void llvm::LiveRegMatrix::unassign(llvm::LiveInterval &amp; VirtReg)'/>
<def f='llvm/llvm/lib/CodeGen/LiveRegMatrix.cpp' l='121' ll='136' type='void llvm::LiveRegMatrix::unassign(llvm::LiveInterval &amp; VirtReg)'/>
<doc f='llvm/llvm/include/llvm/CodeGen/LiveRegMatrix.h' l='121'>/// Unassign VirtReg from its PhysReg.
  /// Assuming that VirtReg was previously assigned to a PhysReg, this undoes
  /// the assignment and updates VirtRegMap accordingly.</doc>
<use f='llvm/llvm/lib/CodeGen/RegAllocBasic.cpp' l='152' u='c' c='_ZN12_GLOBAL__N_17RABasic19LRE_CanEraseVirtRegEN4llvm8RegisterE'/>
<use f='llvm/llvm/lib/CodeGen/RegAllocBasic.cpp' l='170' u='c' c='_ZN12_GLOBAL__N_17RABasic21LRE_WillShrinkVirtRegEN4llvm8RegisterE'/>
<use f='llvm/llvm/lib/CodeGen/RegAllocBasic.cpp' l='240' u='c' c='_ZN12_GLOBAL__N_17RABasic18spillInterferencesERN4llvm12LiveIntervalENS1_10MCRegisterERNS1_15SmallVectorImplINS1_8RegisterEEE'/>
<use f='llvm/llvm/lib/CodeGen/RegAllocGreedy.cpp' l='640' u='c' c='_ZN12_GLOBAL__N_18RAGreedy19LRE_CanEraseVirtRegEN4llvm8RegisterE'/>
<use f='llvm/llvm/lib/CodeGen/RegAllocGreedy.cpp' l='658' u='c' c='_ZN12_GLOBAL__N_18RAGreedy21LRE_WillShrinkVirtRegEN4llvm8RegisterE'/>
<use f='llvm/llvm/lib/CodeGen/RegAllocGreedy.cpp' l='1088' u='c' c='_ZN12_GLOBAL__N_18RAGreedy17evictInterferenceERN4llvm12LiveIntervalENS1_10MCRegisterERNS1_15SmallVectorImplINS1_8RegisterEEE'/>
<use f='llvm/llvm/lib/CodeGen/RegAllocGreedy.cpp' l='2664' u='c' c='_ZN12_GLOBAL__N_18RAGreedy23tryLastChanceRecoloringERN4llvm12LiveIntervalERNS1_15AllocationOrderERNS1_15SmallVectorImplINS1_8RegisterEEERNS1_8SmallSet16690264'/>
<use f='llvm/llvm/lib/CodeGen/RegAllocGreedy.cpp' l='2683' u='c' c='_ZN12_GLOBAL__N_18RAGreedy23tryLastChanceRecoloringERN4llvm12LiveIntervalERNS1_15AllocationOrderERNS1_15SmallVectorImplINS1_8RegisterEEERNS1_8SmallSet16690264'/>
<use f='llvm/llvm/lib/CodeGen/RegAllocGreedy.cpp' l='2692' u='c' c='_ZN12_GLOBAL__N_18RAGreedy23tryLastChanceRecoloringERN4llvm12LiveIntervalERNS1_15AllocationOrderERNS1_15SmallVectorImplINS1_8RegisterEEERNS1_8SmallSet16690264'/>
<use f='llvm/llvm/lib/CodeGen/RegAllocGreedy.cpp' l='2711' u='c' c='_ZN12_GLOBAL__N_18RAGreedy23tryLastChanceRecoloringERN4llvm12LiveIntervalERNS1_15AllocationOrderERNS1_15SmallVectorImplINS1_8RegisterEEERNS1_8SmallSet16690264'/>
<use f='llvm/llvm/lib/CodeGen/RegAllocGreedy.cpp' l='2963' u='c' c='_ZN12_GLOBAL__N_18RAGreedy17tryHintRecoloringERN4llvm12LiveIntervalE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/GCNNSAReassign.cpp' l='113' u='c' c='_ZNK12_GLOBAL__N_114GCNNSAReassign18tryAssignRegistersERN4llvm15SmallVectorImplIPNS1_12LiveIntervalEEEj'/>
<use f='llvm/llvm/lib/Target/AMDGPU/GCNNSAReassign.cpp' l='328' u='c' c='_ZN12_GLOBAL__N_114GCNNSAReassign20runOnMachineFunctionERN4llvm15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/GCNRegBankReassign.cpp' l='720' u='c' c='_ZN12_GLOBAL__N_118GCNRegBankReassign11tryReassignERNS0_9CandidateE'/>
