library ieee;
use ieee.std_logic_1164.all;

entity decode is
port (w: in std_logic_vector(3 downto 0);
En: in std_logic;
y: out std_logic_vector(15 downto 0));
end decode;

architecture behaviour of decode is 
signal Enw: std_logic_vectore(4 downto 0);
begin
Enw <= En& (w);
with Enw select
y<= "0000000000000001" when "00000",
	 "0000000000000010" when "00001",
	 "0000000000000100" when "00010",
	 "0000000000001000" when "00011",
	 "0000000000010000" when "00100",
	 "0000000000100000" when "00101",
	 "0000000001000000" when "00110",
	 "0000000010000000" when "00111",
	 "0000000100000000" when "01000",
	 "0000001000000000" when "01001",
	 "0000010000000000" when "01010",
	 "0000100000000000" when "01011",
	 "0001000000000000" when "01100",
	 "0010000000000000" when "01101",
	 "0100000000000000" when "01110",
	 "1000000000000000" when "01111",
	 "0000000000000000" when others;
	 end behaviour;
	 