[submodule "verilog/fpga-tools"]
	path = verilog/fpga-tools
	url = https://github.com/pwmarcz/fpga-tools
