// Seed: 1086993103
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  input wire id_10;
  input wire id_9;
  inout wire id_8;
  input wire id_7;
  inout wire id_6;
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  inout wire id_6;
  input wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_4 = 1'b0;
  supply1 id_8;
  wire id_9;
  assign id_6[1'h0] = (id_8) - id_3;
  wire id_10;
  wire id_11;
  wire id_12;
  wire id_13;
  assign id_2 = 1;
  real id_14;
  module_0(
      id_8, id_11, id_13, id_9, id_5, id_9, id_12, id_8, id_12, id_2
  );
  wire id_15;
endmodule
