INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/lab45/lab4_1/lab4_1.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/lab45/lab4_1/lab4_1.srcs/sources_1/new/MUX21.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX21
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/lab45/lab4_1/lab4_1.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/lab45/lab4_1/lab4_1.srcs/sources_1/new/lab4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab4_1
WARNING: [VRFC 10-1315] redeclaration of ansi port ACC is not allowed [C:/Users/pc/Desktop/lab45/lab4_1/lab4_1.srcs/sources_1/new/lab4_1.v:28]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/lab45/lab4_1/lab4_1.srcs/sim_1/new/lab4_1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab4_1_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/lab45/lab4_1/lab4_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
