{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1554550809550 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1554550809575 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr  6 04:40:09 2019 " "Processing started: Sat Apr  6 04:40:09 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1554550809575 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554550809575 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off openMSP430_fpga -c openMSP430_fpga " "Command: quartus_map --read_settings_files=on --write_settings_files=off openMSP430_fpga -c openMSP430_fpga" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554550809575 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1554550810117 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_ONE_PROCESSOR" "" "Only one processor detected - disabling parallel compilation" {  } {  } 0 20029 "Only one processor detected - disabling parallel compilation" 0 0 "Analysis & Synthesis" 0 -1 1554550810119 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "LED_CTRL led_ctrl omsp_de0_nano_soc_led_key_sw.v(89) " "Verilog HDL Declaration information at omsp_de0_nano_soc_led_key_sw.v(89): object \"LED_CTRL\" differs only in case from object \"led_ctrl\" in the same scope" {  } { { "../../../rtl/verilog/omsp_de0_nano_soc_led_key_sw.v" "" { Text "/home/hiram/master/de0_nano_msp430/altera_de0_nano/rtl/verilog/omsp_de0_nano_soc_led_key_sw.v" 89 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1554550826012 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "KEY_SW_VAL key_sw_val omsp_de0_nano_soc_led_key_sw.v(90) " "Verilog HDL Declaration information at omsp_de0_nano_soc_led_key_sw.v(90): object \"KEY_SW_VAL\" differs only in case from object \"key_sw_val\" in the same scope" {  } { { "../../../rtl/verilog/omsp_de0_nano_soc_led_key_sw.v" "" { Text "/home/hiram/master/de0_nano_msp430/altera_de0_nano/rtl/verilog/omsp_de0_nano_soc_led_key_sw.v" 90 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1554550826015 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "KEY_SW_IRQ_EN key_sw_irq_en omsp_de0_nano_soc_led_key_sw.v(91) " "Verilog HDL Declaration information at omsp_de0_nano_soc_led_key_sw.v(91): object \"KEY_SW_IRQ_EN\" differs only in case from object \"key_sw_irq_en\" in the same scope" {  } { { "../../../rtl/verilog/omsp_de0_nano_soc_led_key_sw.v" "" { Text "/home/hiram/master/de0_nano_msp430/altera_de0_nano/rtl/verilog/omsp_de0_nano_soc_led_key_sw.v" 91 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1554550826015 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "KEY_SW_IRQ_EDGE key_sw_irq_edge omsp_de0_nano_soc_led_key_sw.v(92) " "Verilog HDL Declaration information at omsp_de0_nano_soc_led_key_sw.v(92): object \"KEY_SW_IRQ_EDGE\" differs only in case from object \"key_sw_irq_edge\" in the same scope" {  } { { "../../../rtl/verilog/omsp_de0_nano_soc_led_key_sw.v" "" { Text "/home/hiram/master/de0_nano_msp430/altera_de0_nano/rtl/verilog/omsp_de0_nano_soc_led_key_sw.v" 92 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1554550826015 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "KEY_SW_IRQ_VAL key_sw_irq_val omsp_de0_nano_soc_led_key_sw.v(93) " "Verilog HDL Declaration information at omsp_de0_nano_soc_led_key_sw.v(93): object \"KEY_SW_IRQ_VAL\" differs only in case from object \"key_sw_irq_val\" in the same scope" {  } { { "../../../rtl/verilog/omsp_de0_nano_soc_led_key_sw.v" "" { Text "/home/hiram/master/de0_nano_msp430/altera_de0_nano/rtl/verilog/omsp_de0_nano_soc_led_key_sw.v" 93 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1554550826015 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "coverage ../../../rtl/verilog/openmsp430/omsp_frontend.v(270) " "Unrecognized synthesis attribute \"coverage\" at ../../../rtl/verilog/openmsp430/omsp_frontend.v(270)" {  } { { "../../../rtl/verilog/openmsp430/omsp_frontend.v" "" { Text "/home/hiram/master/de0_nano_msp430/altera_de0_nano/rtl/verilog/openmsp430/omsp_frontend.v" 270 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554550826025 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "off ../../../rtl/verilog/openmsp430/omsp_frontend.v(270) " "Unrecognized synthesis attribute \"off\" at ../../../rtl/verilog/openmsp430/omsp_frontend.v(270)" {  } { { "../../../rtl/verilog/openmsp430/omsp_frontend.v" "" { Text "/home/hiram/master/de0_nano_msp430/altera_de0_nano/rtl/verilog/openmsp430/omsp_frontend.v" 270 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554550826025 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "coverage ../../../rtl/verilog/openmsp430/omsp_frontend.v(272) " "Unrecognized synthesis attribute \"coverage\" at ../../../rtl/verilog/openmsp430/omsp_frontend.v(272)" {  } { { "../../../rtl/verilog/openmsp430/omsp_frontend.v" "" { Text "/home/hiram/master/de0_nano_msp430/altera_de0_nano/rtl/verilog/openmsp430/omsp_frontend.v" 272 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554550826025 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "on ../../../rtl/verilog/openmsp430/omsp_frontend.v(272) " "Unrecognized synthesis attribute \"on\" at ../../../rtl/verilog/openmsp430/omsp_frontend.v(272)" {  } { { "../../../rtl/verilog/openmsp430/omsp_frontend.v" "" { Text "/home/hiram/master/de0_nano_msp430/altera_de0_nano/rtl/verilog/openmsp430/omsp_frontend.v" 272 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554550826026 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "coverage ../../../rtl/verilog/openmsp430/omsp_frontend.v(907) " "Unrecognized synthesis attribute \"coverage\" at ../../../rtl/verilog/openmsp430/omsp_frontend.v(907)" {  } { { "../../../rtl/verilog/openmsp430/omsp_frontend.v" "" { Text "/home/hiram/master/de0_nano_msp430/altera_de0_nano/rtl/verilog/openmsp430/omsp_frontend.v" 907 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554550826026 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "off ../../../rtl/verilog/openmsp430/omsp_frontend.v(907) " "Unrecognized synthesis attribute \"off\" at ../../../rtl/verilog/openmsp430/omsp_frontend.v(907)" {  } { { "../../../rtl/verilog/openmsp430/omsp_frontend.v" "" { Text "/home/hiram/master/de0_nano_msp430/altera_de0_nano/rtl/verilog/openmsp430/omsp_frontend.v" 907 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554550826026 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "coverage ../../../rtl/verilog/openmsp430/omsp_frontend.v(909) " "Unrecognized synthesis attribute \"coverage\" at ../../../rtl/verilog/openmsp430/omsp_frontend.v(909)" {  } { { "../../../rtl/verilog/openmsp430/omsp_frontend.v" "" { Text "/home/hiram/master/de0_nano_msp430/altera_de0_nano/rtl/verilog/openmsp430/omsp_frontend.v" 909 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554550826026 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "on ../../../rtl/verilog/openmsp430/omsp_frontend.v(909) " "Unrecognized synthesis attribute \"on\" at ../../../rtl/verilog/openmsp430/omsp_frontend.v(909)" {  } { { "../../../rtl/verilog/openmsp430/omsp_frontend.v" "" { Text "/home/hiram/master/de0_nano_msp430/altera_de0_nano/rtl/verilog/openmsp430/omsp_frontend.v" 909 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554550826027 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "IE1 ie1 omsp_sfr.v(114) " "Verilog HDL Declaration information at omsp_sfr.v(114): object \"IE1\" differs only in case from object \"ie1\" in the same scope" {  } { { "../../../rtl/verilog/openmsp430/omsp_sfr.v" "" { Text "/home/hiram/master/de0_nano_msp430/altera_de0_nano/rtl/verilog/openmsp430/omsp_sfr.v" 114 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1554550826036 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "IFG1 ifg1 omsp_sfr.v(115) " "Verilog HDL Declaration information at omsp_sfr.v(115): object \"IFG1\" differs only in case from object \"ifg1\" in the same scope" {  } { { "../../../rtl/verilog/openmsp430/omsp_sfr.v" "" { Text "/home/hiram/master/de0_nano_msp430/altera_de0_nano/rtl/verilog/openmsp430/omsp_sfr.v" 115 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1554550826036 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CPU_NR cpu_nr omsp_sfr.v(118) " "Verilog HDL Declaration information at omsp_sfr.v(118): object \"CPU_NR\" differs only in case from object \"cpu_nr\" in the same scope" {  } { { "../../../rtl/verilog/openmsp430/omsp_sfr.v" "" { Text "/home/hiram/master/de0_nano_msp430/altera_de0_nano/rtl/verilog/openmsp430/omsp_sfr.v" 118 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1554550826036 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BCSCTL1 bcsctl1 omsp_clock_module.v(151) " "Verilog HDL Declaration information at omsp_clock_module.v(151): object \"BCSCTL1\" differs only in case from object \"bcsctl1\" in the same scope" {  } { { "../../../rtl/verilog/openmsp430/omsp_clock_module.v" "" { Text "/home/hiram/master/de0_nano_msp430/altera_de0_nano/rtl/verilog/openmsp430/omsp_clock_module.v" 151 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1554550826040 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BCSCTL2 bcsctl2 omsp_clock_module.v(152) " "Verilog HDL Declaration information at omsp_clock_module.v(152): object \"BCSCTL2\" differs only in case from object \"bcsctl2\" in the same scope" {  } { { "../../../rtl/verilog/openmsp430/omsp_clock_module.v" "" { Text "/home/hiram/master/de0_nano_msp430/altera_de0_nano/rtl/verilog/openmsp430/omsp_clock_module.v" 152 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1554550826041 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "coverage ../../../rtl/verilog/openmsp430/omsp_dbg.v(275) " "Unrecognized synthesis attribute \"coverage\" at ../../../rtl/verilog/openmsp430/omsp_dbg.v(275)" {  } { { "../../../rtl/verilog/openmsp430/omsp_dbg.v" "" { Text "/home/hiram/master/de0_nano_msp430/altera_de0_nano/rtl/verilog/openmsp430/omsp_dbg.v" 275 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554550826042 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "off ../../../rtl/verilog/openmsp430/omsp_dbg.v(275) " "Unrecognized synthesis attribute \"off\" at ../../../rtl/verilog/openmsp430/omsp_dbg.v(275)" {  } { { "../../../rtl/verilog/openmsp430/omsp_dbg.v" "" { Text "/home/hiram/master/de0_nano_msp430/altera_de0_nano/rtl/verilog/openmsp430/omsp_dbg.v" 275 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554550826042 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "coverage ../../../rtl/verilog/openmsp430/omsp_dbg.v(277) " "Unrecognized synthesis attribute \"coverage\" at ../../../rtl/verilog/openmsp430/omsp_dbg.v(277)" {  } { { "../../../rtl/verilog/openmsp430/omsp_dbg.v" "" { Text "/home/hiram/master/de0_nano_msp430/altera_de0_nano/rtl/verilog/openmsp430/omsp_dbg.v" 277 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554550826043 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "on ../../../rtl/verilog/openmsp430/omsp_dbg.v(277) " "Unrecognized synthesis attribute \"on\" at ../../../rtl/verilog/openmsp430/omsp_dbg.v(277)" {  } { { "../../../rtl/verilog/openmsp430/omsp_dbg.v" "" { Text "/home/hiram/master/de0_nano_msp430/altera_de0_nano/rtl/verilog/openmsp430/omsp_dbg.v" 277 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554550826043 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "coverage ../../../rtl/verilog/openmsp430/omsp_dbg.v(753) " "Unrecognized synthesis attribute \"coverage\" at ../../../rtl/verilog/openmsp430/omsp_dbg.v(753)" {  } { { "../../../rtl/verilog/openmsp430/omsp_dbg.v" "" { Text "/home/hiram/master/de0_nano_msp430/altera_de0_nano/rtl/verilog/openmsp430/omsp_dbg.v" 753 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554550826043 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "off ../../../rtl/verilog/openmsp430/omsp_dbg.v(753) " "Unrecognized synthesis attribute \"off\" at ../../../rtl/verilog/openmsp430/omsp_dbg.v(753)" {  } { { "../../../rtl/verilog/openmsp430/omsp_dbg.v" "" { Text "/home/hiram/master/de0_nano_msp430/altera_de0_nano/rtl/verilog/openmsp430/omsp_dbg.v" 753 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554550826043 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "coverage ../../../rtl/verilog/openmsp430/omsp_dbg.v(755) " "Unrecognized synthesis attribute \"coverage\" at ../../../rtl/verilog/openmsp430/omsp_dbg.v(755)" {  } { { "../../../rtl/verilog/openmsp430/omsp_dbg.v" "" { Text "/home/hiram/master/de0_nano_msp430/altera_de0_nano/rtl/verilog/openmsp430/omsp_dbg.v" 755 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554550826043 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "on ../../../rtl/verilog/openmsp430/omsp_dbg.v(755) " "Unrecognized synthesis attribute \"on\" at ../../../rtl/verilog/openmsp430/omsp_dbg.v(755)" {  } { { "../../../rtl/verilog/openmsp430/omsp_dbg.v" "" { Text "/home/hiram/master/de0_nano_msp430/altera_de0_nano/rtl/verilog/openmsp430/omsp_dbg.v" 755 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554550826043 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CPU_NR cpu_nr omsp_dbg.v(192) " "Verilog HDL Declaration information at omsp_dbg.v(192): object \"CPU_NR\" differs only in case from object \"cpu_nr\" in the same scope" {  } { { "../../../rtl/verilog/openmsp430/omsp_dbg.v" "" { Text "/home/hiram/master/de0_nano_msp430/altera_de0_nano/rtl/verilog/openmsp430/omsp_dbg.v" 192 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1554550826043 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CPU_CTL cpu_ctl omsp_dbg.v(162) " "Verilog HDL Declaration information at omsp_dbg.v(162): object \"CPU_CTL\" differs only in case from object \"cpu_ctl\" in the same scope" {  } { { "../../../rtl/verilog/openmsp430/omsp_dbg.v" "" { Text "/home/hiram/master/de0_nano_msp430/altera_de0_nano/rtl/verilog/openmsp430/omsp_dbg.v" 162 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1554550826043 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CPU_STAT cpu_stat omsp_dbg.v(163) " "Verilog HDL Declaration information at omsp_dbg.v(163): object \"CPU_STAT\" differs only in case from object \"cpu_stat\" in the same scope" {  } { { "../../../rtl/verilog/openmsp430/omsp_dbg.v" "" { Text "/home/hiram/master/de0_nano_msp430/altera_de0_nano/rtl/verilog/openmsp430/omsp_dbg.v" 163 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1554550826043 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "MEM_CTL mem_ctl omsp_dbg.v(164) " "Verilog HDL Declaration information at omsp_dbg.v(164): object \"MEM_CTL\" differs only in case from object \"mem_ctl\" in the same scope" {  } { { "../../../rtl/verilog/openmsp430/omsp_dbg.v" "" { Text "/home/hiram/master/de0_nano_msp430/altera_de0_nano/rtl/verilog/openmsp430/omsp_dbg.v" 164 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1554550826044 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "MEM_DATA mem_data omsp_dbg.v(166) " "Verilog HDL Declaration information at omsp_dbg.v(166): object \"MEM_DATA\" differs only in case from object \"mem_data\" in the same scope" {  } { { "../../../rtl/verilog/openmsp430/omsp_dbg.v" "" { Text "/home/hiram/master/de0_nano_msp430/altera_de0_nano/rtl/verilog/openmsp430/omsp_dbg.v" 166 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1554550826044 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "MEM_ADDR mem_addr omsp_dbg.v(165) " "Verilog HDL Declaration information at omsp_dbg.v(165): object \"MEM_ADDR\" differs only in case from object \"mem_addr\" in the same scope" {  } { { "../../../rtl/verilog/openmsp430/omsp_dbg.v" "" { Text "/home/hiram/master/de0_nano_msp430/altera_de0_nano/rtl/verilog/openmsp430/omsp_dbg.v" 165 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1554550826044 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "MEM_CNT mem_cnt omsp_dbg.v(167) " "Verilog HDL Declaration information at omsp_dbg.v(167): object \"MEM_CNT\" differs only in case from object \"mem_cnt\" in the same scope" {  } { { "../../../rtl/verilog/openmsp430/omsp_dbg.v" "" { Text "/home/hiram/master/de0_nano_msp430/altera_de0_nano/rtl/verilog/openmsp430/omsp_dbg.v" 167 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1554550826044 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BRK_CTL brk_ctl omsp_dbg_hwbrk.v(100) " "Verilog HDL Declaration information at omsp_dbg_hwbrk.v(100): object \"BRK_CTL\" differs only in case from object \"brk_ctl\" in the same scope" {  } { { "../../../rtl/verilog/openmsp430/omsp_dbg_hwbrk.v" "" { Text "/home/hiram/master/de0_nano_msp430/altera_de0_nano/rtl/verilog/openmsp430/omsp_dbg_hwbrk.v" 100 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1554550826045 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BRK_STAT brk_stat omsp_dbg_hwbrk.v(101) " "Verilog HDL Declaration information at omsp_dbg_hwbrk.v(101): object \"BRK_STAT\" differs only in case from object \"brk_stat\" in the same scope" {  } { { "../../../rtl/verilog/openmsp430/omsp_dbg_hwbrk.v" "" { Text "/home/hiram/master/de0_nano_msp430/altera_de0_nano/rtl/verilog/openmsp430/omsp_dbg_hwbrk.v" 101 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1554550826045 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BRK_ADDR0 brk_addr0 omsp_dbg_hwbrk.v(102) " "Verilog HDL Declaration information at omsp_dbg_hwbrk.v(102): object \"BRK_ADDR0\" differs only in case from object \"brk_addr0\" in the same scope" {  } { { "../../../rtl/verilog/openmsp430/omsp_dbg_hwbrk.v" "" { Text "/home/hiram/master/de0_nano_msp430/altera_de0_nano/rtl/verilog/openmsp430/omsp_dbg_hwbrk.v" 102 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1554550826045 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BRK_ADDR1 brk_addr1 omsp_dbg_hwbrk.v(103) " "Verilog HDL Declaration information at omsp_dbg_hwbrk.v(103): object \"BRK_ADDR1\" differs only in case from object \"brk_addr1\" in the same scope" {  } { { "../../../rtl/verilog/openmsp430/omsp_dbg_hwbrk.v" "" { Text "/home/hiram/master/de0_nano_msp430/altera_de0_nano/rtl/verilog/openmsp430/omsp_dbg_hwbrk.v" 103 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1554550826045 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "coverage ../../../rtl/verilog/openmsp430/omsp_dbg_uart.v(178) " "Unrecognized synthesis attribute \"coverage\" at ../../../rtl/verilog/openmsp430/omsp_dbg_uart.v(178)" {  } { { "../../../rtl/verilog/openmsp430/omsp_dbg_uart.v" "" { Text "/home/hiram/master/de0_nano_msp430/altera_de0_nano/rtl/verilog/openmsp430/omsp_dbg_uart.v" 178 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554550826046 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "off ../../../rtl/verilog/openmsp430/omsp_dbg_uart.v(178) " "Unrecognized synthesis attribute \"off\" at ../../../rtl/verilog/openmsp430/omsp_dbg_uart.v(178)" {  } { { "../../../rtl/verilog/openmsp430/omsp_dbg_uart.v" "" { Text "/home/hiram/master/de0_nano_msp430/altera_de0_nano/rtl/verilog/openmsp430/omsp_dbg_uart.v" 178 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554550826046 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "coverage ../../../rtl/verilog/openmsp430/omsp_dbg_uart.v(180) " "Unrecognized synthesis attribute \"coverage\" at ../../../rtl/verilog/openmsp430/omsp_dbg_uart.v(180)" {  } { { "../../../rtl/verilog/openmsp430/omsp_dbg_uart.v" "" { Text "/home/hiram/master/de0_nano_msp430/altera_de0_nano/rtl/verilog/openmsp430/omsp_dbg_uart.v" 180 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554550826047 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "on ../../../rtl/verilog/openmsp430/omsp_dbg_uart.v(180) " "Unrecognized synthesis attribute \"on\" at ../../../rtl/verilog/openmsp430/omsp_dbg_uart.v(180)" {  } { { "../../../rtl/verilog/openmsp430/omsp_dbg_uart.v" "" { Text "/home/hiram/master/de0_nano_msp430/altera_de0_nano/rtl/verilog/openmsp430/omsp_dbg_uart.v" 180 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554550826047 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "coverage ../../../rtl/verilog/openmsp430/omsp_dbg_i2c.v(267) " "Unrecognized synthesis attribute \"coverage\" at ../../../rtl/verilog/openmsp430/omsp_dbg_i2c.v(267)" {  } { { "../../../rtl/verilog/openmsp430/omsp_dbg_i2c.v" "" { Text "/home/hiram/master/de0_nano_msp430/altera_de0_nano/rtl/verilog/openmsp430/omsp_dbg_i2c.v" 267 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554550826048 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "off ../../../rtl/verilog/openmsp430/omsp_dbg_i2c.v(267) " "Unrecognized synthesis attribute \"off\" at ../../../rtl/verilog/openmsp430/omsp_dbg_i2c.v(267)" {  } { { "../../../rtl/verilog/openmsp430/omsp_dbg_i2c.v" "" { Text "/home/hiram/master/de0_nano_msp430/altera_de0_nano/rtl/verilog/openmsp430/omsp_dbg_i2c.v" 267 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554550826048 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "coverage ../../../rtl/verilog/openmsp430/omsp_dbg_i2c.v(269) " "Unrecognized synthesis attribute \"coverage\" at ../../../rtl/verilog/openmsp430/omsp_dbg_i2c.v(269)" {  } { { "../../../rtl/verilog/openmsp430/omsp_dbg_i2c.v" "" { Text "/home/hiram/master/de0_nano_msp430/altera_de0_nano/rtl/verilog/openmsp430/omsp_dbg_i2c.v" 269 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554550826048 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "on ../../../rtl/verilog/openmsp430/omsp_dbg_i2c.v(269) " "Unrecognized synthesis attribute \"on\" at ../../../rtl/verilog/openmsp430/omsp_dbg_i2c.v(269)" {  } { { "../../../rtl/verilog/openmsp430/omsp_dbg_i2c.v" "" { Text "/home/hiram/master/de0_nano_msp430/altera_de0_nano/rtl/verilog/openmsp430/omsp_dbg_i2c.v" 269 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554550826048 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "coverage ../../../rtl/verilog/openmsp430/omsp_dbg_i2c.v(388) " "Unrecognized synthesis attribute \"coverage\" at ../../../rtl/verilog/openmsp430/omsp_dbg_i2c.v(388)" {  } { { "../../../rtl/verilog/openmsp430/omsp_dbg_i2c.v" "" { Text "/home/hiram/master/de0_nano_msp430/altera_de0_nano/rtl/verilog/openmsp430/omsp_dbg_i2c.v" 388 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554550826049 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "off ../../../rtl/verilog/openmsp430/omsp_dbg_i2c.v(388) " "Unrecognized synthesis attribute \"off\" at ../../../rtl/verilog/openmsp430/omsp_dbg_i2c.v(388)" {  } { { "../../../rtl/verilog/openmsp430/omsp_dbg_i2c.v" "" { Text "/home/hiram/master/de0_nano_msp430/altera_de0_nano/rtl/verilog/openmsp430/omsp_dbg_i2c.v" 388 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554550826049 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "coverage ../../../rtl/verilog/openmsp430/omsp_dbg_i2c.v(390) " "Unrecognized synthesis attribute \"coverage\" at ../../../rtl/verilog/openmsp430/omsp_dbg_i2c.v(390)" {  } { { "../../../rtl/verilog/openmsp430/omsp_dbg_i2c.v" "" { Text "/home/hiram/master/de0_nano_msp430/altera_de0_nano/rtl/verilog/openmsp430/omsp_dbg_i2c.v" 390 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554550826049 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "on ../../../rtl/verilog/openmsp430/omsp_dbg_i2c.v(390) " "Unrecognized synthesis attribute \"on\" at ../../../rtl/verilog/openmsp430/omsp_dbg_i2c.v(390)" {  } { { "../../../rtl/verilog/openmsp430/omsp_dbg_i2c.v" "" { Text "/home/hiram/master/de0_nano_msp430/altera_de0_nano/rtl/verilog/openmsp430/omsp_dbg_i2c.v" 390 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554550826049 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "WDTCTL wdtctl omsp_watchdog.v(121) " "Verilog HDL Declaration information at omsp_watchdog.v(121): object \"WDTCTL\" differs only in case from object \"wdtctl\" in the same scope" {  } { { "../../../rtl/verilog/openmsp430/omsp_watchdog.v" "" { Text "/home/hiram/master/de0_nano_msp430/altera_de0_nano/rtl/verilog/openmsp430/omsp_watchdog.v" 121 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1554550826051 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "OP2 op2 omsp_multiplier.v(93) " "Verilog HDL Declaration information at omsp_multiplier.v(93): object \"OP2\" differs only in case from object \"op2\" in the same scope" {  } { { "../../../rtl/verilog/openmsp430/omsp_multiplier.v" "" { Text "/home/hiram/master/de0_nano_msp430/altera_de0_nano/rtl/verilog/openmsp430/omsp_multiplier.v" 93 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1554550826052 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "RESLO reslo omsp_multiplier.v(94) " "Verilog HDL Declaration information at omsp_multiplier.v(94): object \"RESLO\" differs only in case from object \"reslo\" in the same scope" {  } { { "../../../rtl/verilog/openmsp430/omsp_multiplier.v" "" { Text "/home/hiram/master/de0_nano_msp430/altera_de0_nano/rtl/verilog/openmsp430/omsp_multiplier.v" 94 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1554550826053 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "RESHI reshi omsp_multiplier.v(95) " "Verilog HDL Declaration information at omsp_multiplier.v(95): object \"RESHI\" differs only in case from object \"reshi\" in the same scope" {  } { { "../../../rtl/verilog/openmsp430/omsp_multiplier.v" "" { Text "/home/hiram/master/de0_nano_msp430/altera_de0_nano/rtl/verilog/openmsp430/omsp_multiplier.v" 95 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1554550826053 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "SUMEXT sumext omsp_multiplier.v(96) " "Verilog HDL Declaration information at omsp_multiplier.v(96): object \"SUMEXT\" differs only in case from object \"sumext\" in the same scope" {  } { { "../../../rtl/verilog/openmsp430/omsp_multiplier.v" "" { Text "/home/hiram/master/de0_nano_msp430/altera_de0_nano/rtl/verilog/openmsp430/omsp_multiplier.v" 96 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1554550826053 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "won ../../../rtl/verilog/openmsp430/omsp_clock_mux.v(183) " "Unrecognized synthesis attribute \"won\" at ../../../rtl/verilog/openmsp430/omsp_clock_mux.v(183)" {  } { { "../../../rtl/verilog/openmsp430/omsp_clock_mux.v" "" { Text "/home/hiram/master/de0_nano_msp430/altera_de0_nano/rtl/verilog/openmsp430/omsp_clock_mux.v" 183 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554550826056 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "TACTL tactl omsp_timerA.v(127) " "Verilog HDL Declaration information at omsp_timerA.v(127): object \"TACTL\" differs only in case from object \"tactl\" in the same scope" {  } { { "../../../rtl/verilog/openmsp430/periph/omsp_timerA.v" "" { Text "/home/hiram/master/de0_nano_msp430/altera_de0_nano/rtl/verilog/openmsp430/periph/omsp_timerA.v" 127 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1554550826059 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "TAR tar omsp_timerA.v(128) " "Verilog HDL Declaration information at omsp_timerA.v(128): object \"TAR\" differs only in case from object \"tar\" in the same scope" {  } { { "../../../rtl/verilog/openmsp430/periph/omsp_timerA.v" "" { Text "/home/hiram/master/de0_nano_msp430/altera_de0_nano/rtl/verilog/openmsp430/periph/omsp_timerA.v" 128 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1554550826059 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "TACCTL0 tacctl0 omsp_timerA.v(129) " "Verilog HDL Declaration information at omsp_timerA.v(129): object \"TACCTL0\" differs only in case from object \"tacctl0\" in the same scope" {  } { { "../../../rtl/verilog/openmsp430/periph/omsp_timerA.v" "" { Text "/home/hiram/master/de0_nano_msp430/altera_de0_nano/rtl/verilog/openmsp430/periph/omsp_timerA.v" 129 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1554550826060 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "TACCR0 taccr0 omsp_timerA.v(130) " "Verilog HDL Declaration information at omsp_timerA.v(130): object \"TACCR0\" differs only in case from object \"taccr0\" in the same scope" {  } { { "../../../rtl/verilog/openmsp430/periph/omsp_timerA.v" "" { Text "/home/hiram/master/de0_nano_msp430/altera_de0_nano/rtl/verilog/openmsp430/periph/omsp_timerA.v" 130 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1554550826060 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "TACCTL1 tacctl1 omsp_timerA.v(131) " "Verilog HDL Declaration information at omsp_timerA.v(131): object \"TACCTL1\" differs only in case from object \"tacctl1\" in the same scope" {  } { { "../../../rtl/verilog/openmsp430/periph/omsp_timerA.v" "" { Text "/home/hiram/master/de0_nano_msp430/altera_de0_nano/rtl/verilog/openmsp430/periph/omsp_timerA.v" 131 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1554550826060 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "TACCR1 taccr1 omsp_timerA.v(132) " "Verilog HDL Declaration information at omsp_timerA.v(132): object \"TACCR1\" differs only in case from object \"taccr1\" in the same scope" {  } { { "../../../rtl/verilog/openmsp430/periph/omsp_timerA.v" "" { Text "/home/hiram/master/de0_nano_msp430/altera_de0_nano/rtl/verilog/openmsp430/periph/omsp_timerA.v" 132 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1554550826060 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "TACCTL2 tacctl2 omsp_timerA.v(133) " "Verilog HDL Declaration information at omsp_timerA.v(133): object \"TACCTL2\" differs only in case from object \"tacctl2\" in the same scope" {  } { { "../../../rtl/verilog/openmsp430/periph/omsp_timerA.v" "" { Text "/home/hiram/master/de0_nano_msp430/altera_de0_nano/rtl/verilog/openmsp430/periph/omsp_timerA.v" 133 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1554550826060 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "TACCR2 taccr2 omsp_timerA.v(134) " "Verilog HDL Declaration information at omsp_timerA.v(134): object \"TACCR2\" differs only in case from object \"taccr2\" in the same scope" {  } { { "../../../rtl/verilog/openmsp430/periph/omsp_timerA.v" "" { Text "/home/hiram/master/de0_nano_msp430/altera_de0_nano/rtl/verilog/openmsp430/periph/omsp_timerA.v" 134 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1554550826060 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "TAIV taiv omsp_timerA.v(135) " "Verilog HDL Declaration information at omsp_timerA.v(135): object \"TAIV\" differs only in case from object \"taiv\" in the same scope" {  } { { "../../../rtl/verilog/openmsp430/periph/omsp_timerA.v" "" { Text "/home/hiram/master/de0_nano_msp430/altera_de0_nano/rtl/verilog/openmsp430/periph/omsp_timerA.v" 135 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1554550826060 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "GFX_CTRL gfx_ctrl ogfx_reg.v(206) " "Verilog HDL Declaration information at ogfx_reg.v(206): object \"GFX_CTRL\" differs only in case from object \"gfx_ctrl\" in the same scope" {  } { { "../../../rtl/verilog/opengfx430/ogfx_reg.v" "" { Text "/home/hiram/master/de0_nano_msp430/altera_de0_nano/rtl/verilog/opengfx430/ogfx_reg.v" 206 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1554550826065 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "GFX_STATUS gfx_status ogfx_reg.v(207) " "Verilog HDL Declaration information at ogfx_reg.v(207): object \"GFX_STATUS\" differs only in case from object \"gfx_status\" in the same scope" {  } { { "../../../rtl/verilog/opengfx430/ogfx_reg.v" "" { Text "/home/hiram/master/de0_nano_msp430/altera_de0_nano/rtl/verilog/opengfx430/ogfx_reg.v" 207 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1554550826065 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "GFX_IRQ gfx_irq ogfx_reg.v(208) " "Verilog HDL Declaration information at ogfx_reg.v(208): object \"GFX_IRQ\" differs only in case from object \"gfx_irq\" in the same scope" {  } { { "../../../rtl/verilog/opengfx430/ogfx_reg.v" "" { Text "/home/hiram/master/de0_nano_msp430/altera_de0_nano/rtl/verilog/opengfx430/ogfx_reg.v" 208 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1554550826065 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DISPLAY_SIZE_HI display_size_hi ogfx_reg.v(213) " "Verilog HDL Declaration information at ogfx_reg.v(213): object \"DISPLAY_SIZE_HI\" differs only in case from object \"display_size_hi\" in the same scope" {  } { { "../../../rtl/verilog/opengfx430/ogfx_reg.v" "" { Text "/home/hiram/master/de0_nano_msp430/altera_de0_nano/rtl/verilog/opengfx430/ogfx_reg.v" 213 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1554550826065 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DISPLAY_SIZE_LO display_size_lo ogfx_reg.v(212) " "Verilog HDL Declaration information at ogfx_reg.v(212): object \"DISPLAY_SIZE_LO\" differs only in case from object \"display_size_lo\" in the same scope" {  } { { "../../../rtl/verilog/opengfx430/ogfx_reg.v" "" { Text "/home/hiram/master/de0_nano_msp430/altera_de0_nano/rtl/verilog/opengfx430/ogfx_reg.v" 212 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1554550826065 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DISPLAY_CFG display_cfg ogfx_reg.v(214) " "Verilog HDL Declaration information at ogfx_reg.v(214): object \"DISPLAY_CFG\" differs only in case from object \"display_cfg\" in the same scope" {  } { { "../../../rtl/verilog/opengfx430/ogfx_reg.v" "" { Text "/home/hiram/master/de0_nano_msp430/altera_de0_nano/rtl/verilog/opengfx430/ogfx_reg.v" 214 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1554550826065 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DISPLAY_REFR_CNT display_refr_cnt ogfx_reg.v(215) " "Verilog HDL Declaration information at ogfx_reg.v(215): object \"DISPLAY_REFR_CNT\" differs only in case from object \"display_refr_cnt\" in the same scope" {  } { { "../../../rtl/verilog/opengfx430/ogfx_reg.v" "" { Text "/home/hiram/master/de0_nano_msp430/altera_de0_nano/rtl/verilog/opengfx430/ogfx_reg.v" 215 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1554550826065 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "LT24_CFG lt24_cfg ogfx_reg.v(217) " "Verilog HDL Declaration information at ogfx_reg.v(217): object \"LT24_CFG\" differs only in case from object \"lt24_cfg\" in the same scope" {  } { { "../../../rtl/verilog/opengfx430/ogfx_reg.v" "" { Text "/home/hiram/master/de0_nano_msp430/altera_de0_nano/rtl/verilog/opengfx430/ogfx_reg.v" 217 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1554550826065 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "LT24_REFRESH lt24_refresh ogfx_reg.v(218) " "Verilog HDL Declaration information at ogfx_reg.v(218): object \"LT24_REFRESH\" differs only in case from object \"lt24_refresh\" in the same scope" {  } { { "../../../rtl/verilog/opengfx430/ogfx_reg.v" "" { Text "/home/hiram/master/de0_nano_msp430/altera_de0_nano/rtl/verilog/opengfx430/ogfx_reg.v" 218 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1554550826066 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "LT24_REFRESH_SYNC lt24_refresh_sync ogfx_reg.v(219) " "Verilog HDL Declaration information at ogfx_reg.v(219): object \"LT24_REFRESH_SYNC\" differs only in case from object \"lt24_refresh_sync\" in the same scope" {  } { { "../../../rtl/verilog/opengfx430/ogfx_reg.v" "" { Text "/home/hiram/master/de0_nano_msp430/altera_de0_nano/rtl/verilog/opengfx430/ogfx_reg.v" 219 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1554550826066 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "LT24_CMD lt24_cmd ogfx_reg.v(220) " "Verilog HDL Declaration information at ogfx_reg.v(220): object \"LT24_CMD\" differs only in case from object \"lt24_cmd\" in the same scope" {  } { { "../../../rtl/verilog/opengfx430/ogfx_reg.v" "" { Text "/home/hiram/master/de0_nano_msp430/altera_de0_nano/rtl/verilog/opengfx430/ogfx_reg.v" 220 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1554550826066 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "LT24_STATUS lt24_status ogfx_reg.v(223) " "Verilog HDL Declaration information at ogfx_reg.v(223): object \"LT24_STATUS\" differs only in case from object \"lt24_status\" in the same scope" {  } { { "../../../rtl/verilog/opengfx430/ogfx_reg.v" "" { Text "/home/hiram/master/de0_nano_msp430/altera_de0_nano/rtl/verilog/opengfx430/ogfx_reg.v" 223 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1554550826066 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "LUT_RAM_ADDR lut_ram_addr ogfx_reg.v(226) " "Verilog HDL Declaration information at ogfx_reg.v(226): object \"LUT_RAM_ADDR\" differs only in case from object \"lut_ram_addr\" in the same scope" {  } { { "../../../rtl/verilog/opengfx430/ogfx_reg.v" "" { Text "/home/hiram/master/de0_nano_msp430/altera_de0_nano/rtl/verilog/opengfx430/ogfx_reg.v" 226 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1554550826066 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "LUT_RAM_DATA lut_ram_data ogfx_reg.v(227) " "Verilog HDL Declaration information at ogfx_reg.v(227): object \"LUT_RAM_DATA\" differs only in case from object \"lut_ram_data\" in the same scope" {  } { { "../../../rtl/verilog/opengfx430/ogfx_reg.v" "" { Text "/home/hiram/master/de0_nano_msp430/altera_de0_nano/rtl/verilog/opengfx430/ogfx_reg.v" 227 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1554550826066 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "FRAME_SELECT frame_select ogfx_reg.v(229) " "Verilog HDL Declaration information at ogfx_reg.v(229): object \"FRAME_SELECT\" differs only in case from object \"frame_select\" in the same scope" {  } { { "../../../rtl/verilog/opengfx430/ogfx_reg.v" "" { Text "/home/hiram/master/de0_nano_msp430/altera_de0_nano/rtl/verilog/opengfx430/ogfx_reg.v" 229 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1554550826066 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "FRAME0_PTR_HI frame0_ptr_hi ogfx_reg.v(231) " "Verilog HDL Declaration information at ogfx_reg.v(231): object \"FRAME0_PTR_HI\" differs only in case from object \"frame0_ptr_hi\" in the same scope" {  } { { "../../../rtl/verilog/opengfx430/ogfx_reg.v" "" { Text "/home/hiram/master/de0_nano_msp430/altera_de0_nano/rtl/verilog/opengfx430/ogfx_reg.v" 231 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1554550826066 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "FRAME0_PTR_LO frame0_ptr_lo ogfx_reg.v(230) " "Verilog HDL Declaration information at ogfx_reg.v(230): object \"FRAME0_PTR_LO\" differs only in case from object \"frame0_ptr_lo\" in the same scope" {  } { { "../../../rtl/verilog/opengfx430/ogfx_reg.v" "" { Text "/home/hiram/master/de0_nano_msp430/altera_de0_nano/rtl/verilog/opengfx430/ogfx_reg.v" 230 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1554550826066 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "FRAME1_PTR_HI frame1_ptr_hi ogfx_reg.v(233) " "Verilog HDL Declaration information at ogfx_reg.v(233): object \"FRAME1_PTR_HI\" differs only in case from object \"frame1_ptr_hi\" in the same scope" {  } { { "../../../rtl/verilog/opengfx430/ogfx_reg.v" "" { Text "/home/hiram/master/de0_nano_msp430/altera_de0_nano/rtl/verilog/opengfx430/ogfx_reg.v" 233 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1554550826066 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "FRAME1_PTR_LO frame1_ptr_lo ogfx_reg.v(232) " "Verilog HDL Declaration information at ogfx_reg.v(232): object \"FRAME1_PTR_LO\" differs only in case from object \"frame1_ptr_lo\" in the same scope" {  } { { "../../../rtl/verilog/opengfx430/ogfx_reg.v" "" { Text "/home/hiram/master/de0_nano_msp430/altera_de0_nano/rtl/verilog/opengfx430/ogfx_reg.v" 232 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1554550826066 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "VID_RAM0_CFG vid_ram0_cfg ogfx_reg.v(239) " "Verilog HDL Declaration information at ogfx_reg.v(239): object \"VID_RAM0_CFG\" differs only in case from object \"vid_ram0_cfg\" in the same scope" {  } { { "../../../rtl/verilog/opengfx430/ogfx_reg.v" "" { Text "/home/hiram/master/de0_nano_msp430/altera_de0_nano/rtl/verilog/opengfx430/ogfx_reg.v" 239 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1554550826066 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "VID_RAM0_WIDTH vid_ram0_width ogfx_reg.v(240) " "Verilog HDL Declaration information at ogfx_reg.v(240): object \"VID_RAM0_WIDTH\" differs only in case from object \"vid_ram0_width\" in the same scope" {  } { { "../../../rtl/verilog/opengfx430/ogfx_reg.v" "" { Text "/home/hiram/master/de0_nano_msp430/altera_de0_nano/rtl/verilog/opengfx430/ogfx_reg.v" 240 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1554550826066 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "VID_RAM0_ADDR_HI vid_ram0_addr_hi ogfx_reg.v(242) " "Verilog HDL Declaration information at ogfx_reg.v(242): object \"VID_RAM0_ADDR_HI\" differs only in case from object \"vid_ram0_addr_hi\" in the same scope" {  } { { "../../../rtl/verilog/opengfx430/ogfx_reg.v" "" { Text "/home/hiram/master/de0_nano_msp430/altera_de0_nano/rtl/verilog/opengfx430/ogfx_reg.v" 242 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1554550826066 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "VID_RAM0_ADDR_LO vid_ram0_addr_lo ogfx_reg.v(241) " "Verilog HDL Declaration information at ogfx_reg.v(241): object \"VID_RAM0_ADDR_LO\" differs only in case from object \"vid_ram0_addr_lo\" in the same scope" {  } { { "../../../rtl/verilog/opengfx430/ogfx_reg.v" "" { Text "/home/hiram/master/de0_nano_msp430/altera_de0_nano/rtl/verilog/opengfx430/ogfx_reg.v" 241 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1554550826066 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "VID_RAM0_DATA vid_ram0_data ogfx_reg.v(243) " "Verilog HDL Declaration information at ogfx_reg.v(243): object \"VID_RAM0_DATA\" differs only in case from object \"vid_ram0_data\" in the same scope" {  } { { "../../../rtl/verilog/opengfx430/ogfx_reg.v" "" { Text "/home/hiram/master/de0_nano_msp430/altera_de0_nano/rtl/verilog/opengfx430/ogfx_reg.v" 243 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1554550826066 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "VID_RAM1_CFG vid_ram1_cfg ogfx_reg.v(245) " "Verilog HDL Declaration information at ogfx_reg.v(245): object \"VID_RAM1_CFG\" differs only in case from object \"vid_ram1_cfg\" in the same scope" {  } { { "../../../rtl/verilog/opengfx430/ogfx_reg.v" "" { Text "/home/hiram/master/de0_nano_msp430/altera_de0_nano/rtl/verilog/opengfx430/ogfx_reg.v" 245 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1554550826066 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "VID_RAM1_WIDTH vid_ram1_width ogfx_reg.v(246) " "Verilog HDL Declaration information at ogfx_reg.v(246): object \"VID_RAM1_WIDTH\" differs only in case from object \"vid_ram1_width\" in the same scope" {  } { { "../../../rtl/verilog/opengfx430/ogfx_reg.v" "" { Text "/home/hiram/master/de0_nano_msp430/altera_de0_nano/rtl/verilog/opengfx430/ogfx_reg.v" 246 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1554550826066 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "VID_RAM1_ADDR_HI vid_ram1_addr_hi ogfx_reg.v(248) " "Verilog HDL Declaration information at ogfx_reg.v(248): object \"VID_RAM1_ADDR_HI\" differs only in case from object \"vid_ram1_addr_hi\" in the same scope" {  } { { "../../../rtl/verilog/opengfx430/ogfx_reg.v" "" { Text "/home/hiram/master/de0_nano_msp430/altera_de0_nano/rtl/verilog/opengfx430/ogfx_reg.v" 248 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1554550826066 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "VID_RAM1_ADDR_LO vid_ram1_addr_lo ogfx_reg.v(247) " "Verilog HDL Declaration information at ogfx_reg.v(247): object \"VID_RAM1_ADDR_LO\" differs only in case from object \"vid_ram1_addr_lo\" in the same scope" {  } { { "../../../rtl/verilog/opengfx430/ogfx_reg.v" "" { Text "/home/hiram/master/de0_nano_msp430/altera_de0_nano/rtl/verilog/opengfx430/ogfx_reg.v" 247 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1554550826066 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "VID_RAM1_DATA vid_ram1_data ogfx_reg.v(249) " "Verilog HDL Declaration information at ogfx_reg.v(249): object \"VID_RAM1_DATA\" differs only in case from object \"vid_ram1_data\" in the same scope" {  } { { "../../../rtl/verilog/opengfx430/ogfx_reg.v" "" { Text "/home/hiram/master/de0_nano_msp430/altera_de0_nano/rtl/verilog/opengfx430/ogfx_reg.v" 249 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1554550826066 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "GPU_STAT gpu_stat ogfx_reg.v(253) " "Verilog HDL Declaration information at ogfx_reg.v(253): object \"GPU_STAT\" differs only in case from object \"gpu_stat\" in the same scope" {  } { { "../../../rtl/verilog/opengfx430/ogfx_reg.v" "" { Text "/home/hiram/master/de0_nano_msp430/altera_de0_nano/rtl/verilog/opengfx430/ogfx_reg.v" 253 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1554550826066 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "coverage ../../../rtl/verilog/opengfx430/ogfx_if_lt24.v(284) " "Unrecognized synthesis attribute \"coverage\" at ../../../rtl/verilog/opengfx430/ogfx_if_lt24.v(284)" {  } { { "../../../rtl/verilog/opengfx430/ogfx_if_lt24.v" "" { Text "/home/hiram/master/de0_nano_msp430/altera_de0_nano/rtl/verilog/opengfx430/ogfx_if_lt24.v" 284 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554550826073 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "off ../../../rtl/verilog/opengfx430/ogfx_if_lt24.v(284) " "Unrecognized synthesis attribute \"off\" at ../../../rtl/verilog/opengfx430/ogfx_if_lt24.v(284)" {  } { { "../../../rtl/verilog/opengfx430/ogfx_if_lt24.v" "" { Text "/home/hiram/master/de0_nano_msp430/altera_de0_nano/rtl/verilog/opengfx430/ogfx_if_lt24.v" 284 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554550826073 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "coverage ../../../rtl/verilog/opengfx430/ogfx_if_lt24.v(286) " "Unrecognized synthesis attribute \"coverage\" at ../../../rtl/verilog/opengfx430/ogfx_if_lt24.v(286)" {  } { { "../../../rtl/verilog/opengfx430/ogfx_if_lt24.v" "" { Text "/home/hiram/master/de0_nano_msp430/altera_de0_nano/rtl/verilog/opengfx430/ogfx_if_lt24.v" 286 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554550826073 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "on ../../../rtl/verilog/opengfx430/ogfx_if_lt24.v(286) " "Unrecognized synthesis attribute \"on\" at ../../../rtl/verilog/opengfx430/ogfx_if_lt24.v(286)" {  } { { "../../../rtl/verilog/opengfx430/ogfx_if_lt24.v" "" { Text "/home/hiram/master/de0_nano_msp430/altera_de0_nano/rtl/verilog/opengfx430/ogfx_if_lt24.v" 286 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554550826073 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "coverage ../../../rtl/verilog/opengfx430/ogfx_if_lt24.v(401) " "Unrecognized synthesis attribute \"coverage\" at ../../../rtl/verilog/opengfx430/ogfx_if_lt24.v(401)" {  } { { "../../../rtl/verilog/opengfx430/ogfx_if_lt24.v" "" { Text "/home/hiram/master/de0_nano_msp430/altera_de0_nano/rtl/verilog/opengfx430/ogfx_if_lt24.v" 401 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554550826073 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "off ../../../rtl/verilog/opengfx430/ogfx_if_lt24.v(401) " "Unrecognized synthesis attribute \"off\" at ../../../rtl/verilog/opengfx430/ogfx_if_lt24.v(401)" {  } { { "../../../rtl/verilog/opengfx430/ogfx_if_lt24.v" "" { Text "/home/hiram/master/de0_nano_msp430/altera_de0_nano/rtl/verilog/opengfx430/ogfx_if_lt24.v" 401 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554550826073 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "coverage ../../../rtl/verilog/opengfx430/ogfx_if_lt24.v(403) " "Unrecognized synthesis attribute \"coverage\" at ../../../rtl/verilog/opengfx430/ogfx_if_lt24.v(403)" {  } { { "../../../rtl/verilog/opengfx430/ogfx_if_lt24.v" "" { Text "/home/hiram/master/de0_nano_msp430/altera_de0_nano/rtl/verilog/opengfx430/ogfx_if_lt24.v" 403 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554550826073 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "on ../../../rtl/verilog/opengfx430/ogfx_if_lt24.v(403) " "Unrecognized synthesis attribute \"on\" at ../../../rtl/verilog/opengfx430/ogfx_if_lt24.v(403)" {  } { { "../../../rtl/verilog/opengfx430/ogfx_if_lt24.v" "" { Text "/home/hiram/master/de0_nano_msp430/altera_de0_nano/rtl/verilog/opengfx430/ogfx_if_lt24.v" 403 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554550826073 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "coverage ../../../rtl/verilog/opengfx430/ogfx_backend_lut_fifo.v(244) " "Unrecognized synthesis attribute \"coverage\" at ../../../rtl/verilog/opengfx430/ogfx_backend_lut_fifo.v(244)" {  } { { "../../../rtl/verilog/opengfx430/ogfx_backend_lut_fifo.v" "" { Text "/home/hiram/master/de0_nano_msp430/altera_de0_nano/rtl/verilog/opengfx430/ogfx_backend_lut_fifo.v" 244 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554550826078 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "off ../../../rtl/verilog/opengfx430/ogfx_backend_lut_fifo.v(244) " "Unrecognized synthesis attribute \"off\" at ../../../rtl/verilog/opengfx430/ogfx_backend_lut_fifo.v(244)" {  } { { "../../../rtl/verilog/opengfx430/ogfx_backend_lut_fifo.v" "" { Text "/home/hiram/master/de0_nano_msp430/altera_de0_nano/rtl/verilog/opengfx430/ogfx_backend_lut_fifo.v" 244 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554550826078 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "coverage ../../../rtl/verilog/opengfx430/ogfx_backend_lut_fifo.v(246) " "Unrecognized synthesis attribute \"coverage\" at ../../../rtl/verilog/opengfx430/ogfx_backend_lut_fifo.v(246)" {  } { { "../../../rtl/verilog/opengfx430/ogfx_backend_lut_fifo.v" "" { Text "/home/hiram/master/de0_nano_msp430/altera_de0_nano/rtl/verilog/opengfx430/ogfx_backend_lut_fifo.v" 246 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554550826078 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "on ../../../rtl/verilog/opengfx430/ogfx_backend_lut_fifo.v(246) " "Unrecognized synthesis attribute \"on\" at ../../../rtl/verilog/opengfx430/ogfx_backend_lut_fifo.v(246)" {  } { { "../../../rtl/verilog/opengfx430/ogfx_backend_lut_fifo.v" "" { Text "/home/hiram/master/de0_nano_msp430/altera_de0_nano/rtl/verilog/opengfx430/ogfx_backend_lut_fifo.v" 246 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554550826078 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "coverage ../../../rtl/verilog/opengfx430/ogfx_backend_lut_fifo.v(292) " "Unrecognized synthesis attribute \"coverage\" at ../../../rtl/verilog/opengfx430/ogfx_backend_lut_fifo.v(292)" {  } { { "../../../rtl/verilog/opengfx430/ogfx_backend_lut_fifo.v" "" { Text "/home/hiram/master/de0_nano_msp430/altera_de0_nano/rtl/verilog/opengfx430/ogfx_backend_lut_fifo.v" 292 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554550826087 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "off ../../../rtl/verilog/opengfx430/ogfx_backend_lut_fifo.v(292) " "Unrecognized synthesis attribute \"off\" at ../../../rtl/verilog/opengfx430/ogfx_backend_lut_fifo.v(292)" {  } { { "../../../rtl/verilog/opengfx430/ogfx_backend_lut_fifo.v" "" { Text "/home/hiram/master/de0_nano_msp430/altera_de0_nano/rtl/verilog/opengfx430/ogfx_backend_lut_fifo.v" 292 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554550826087 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "coverage ../../../rtl/verilog/opengfx430/ogfx_backend_lut_fifo.v(294) " "Unrecognized synthesis attribute \"coverage\" at ../../../rtl/verilog/opengfx430/ogfx_backend_lut_fifo.v(294)" {  } { { "../../../rtl/verilog/opengfx430/ogfx_backend_lut_fifo.v" "" { Text "/home/hiram/master/de0_nano_msp430/altera_de0_nano/rtl/verilog/opengfx430/ogfx_backend_lut_fifo.v" 294 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554550826087 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "on ../../../rtl/verilog/opengfx430/ogfx_backend_lut_fifo.v(294) " "Unrecognized synthesis attribute \"on\" at ../../../rtl/verilog/opengfx430/ogfx_backend_lut_fifo.v(294)" {  } { { "../../../rtl/verilog/opengfx430/ogfx_backend_lut_fifo.v" "" { Text "/home/hiram/master/de0_nano_msp430/altera_de0_nano/rtl/verilog/opengfx430/ogfx_backend_lut_fifo.v" 294 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554550826087 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "coverage ../../../rtl/verilog/opengfx430/ogfx_gpu_reg.v(295) " "Unrecognized synthesis attribute \"coverage\" at ../../../rtl/verilog/opengfx430/ogfx_gpu_reg.v(295)" {  } { { "../../../rtl/verilog/opengfx430/ogfx_gpu_reg.v" "" { Text "/home/hiram/master/de0_nano_msp430/altera_de0_nano/rtl/verilog/opengfx430/ogfx_gpu_reg.v" 295 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554550826090 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "off ../../../rtl/verilog/opengfx430/ogfx_gpu_reg.v(295) " "Unrecognized synthesis attribute \"off\" at ../../../rtl/verilog/opengfx430/ogfx_gpu_reg.v(295)" {  } { { "../../../rtl/verilog/opengfx430/ogfx_gpu_reg.v" "" { Text "/home/hiram/master/de0_nano_msp430/altera_de0_nano/rtl/verilog/opengfx430/ogfx_gpu_reg.v" 295 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554550826090 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "coverage ../../../rtl/verilog/opengfx430/ogfx_gpu_reg.v(297) " "Unrecognized synthesis attribute \"coverage\" at ../../../rtl/verilog/opengfx430/ogfx_gpu_reg.v(297)" {  } { { "../../../rtl/verilog/opengfx430/ogfx_gpu_reg.v" "" { Text "/home/hiram/master/de0_nano_msp430/altera_de0_nano/rtl/verilog/opengfx430/ogfx_gpu_reg.v" 297 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554550826090 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "on ../../../rtl/verilog/opengfx430/ogfx_gpu_reg.v(297) " "Unrecognized synthesis attribute \"on\" at ../../../rtl/verilog/opengfx430/ogfx_gpu_reg.v(297)" {  } { { "../../../rtl/verilog/opengfx430/ogfx_gpu_reg.v" "" { Text "/home/hiram/master/de0_nano_msp430/altera_de0_nano/rtl/verilog/opengfx430/ogfx_gpu_reg.v" 297 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554550826090 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "coverage ../../../rtl/verilog/opengfx430/ogfx_gpu_dma.v(225) " "Unrecognized synthesis attribute \"coverage\" at ../../../rtl/verilog/opengfx430/ogfx_gpu_dma.v(225)" {  } { { "../../../rtl/verilog/opengfx430/ogfx_gpu_dma.v" "" { Text "/home/hiram/master/de0_nano_msp430/altera_de0_nano/rtl/verilog/opengfx430/ogfx_gpu_dma.v" 225 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554550826092 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "off ../../../rtl/verilog/opengfx430/ogfx_gpu_dma.v(225) " "Unrecognized synthesis attribute \"off\" at ../../../rtl/verilog/opengfx430/ogfx_gpu_dma.v(225)" {  } { { "../../../rtl/verilog/opengfx430/ogfx_gpu_dma.v" "" { Text "/home/hiram/master/de0_nano_msp430/altera_de0_nano/rtl/verilog/opengfx430/ogfx_gpu_dma.v" 225 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554550826092 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "coverage ../../../rtl/verilog/opengfx430/ogfx_gpu_dma.v(227) " "Unrecognized synthesis attribute \"coverage\" at ../../../rtl/verilog/opengfx430/ogfx_gpu_dma.v(227)" {  } { { "../../../rtl/verilog/opengfx430/ogfx_gpu_dma.v" "" { Text "/home/hiram/master/de0_nano_msp430/altera_de0_nano/rtl/verilog/opengfx430/ogfx_gpu_dma.v" 227 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554550826092 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "on ../../../rtl/verilog/opengfx430/ogfx_gpu_dma.v(227) " "Unrecognized synthesis attribute \"on\" at ../../../rtl/verilog/opengfx430/ogfx_gpu_dma.v(227)" {  } { { "../../../rtl/verilog/opengfx430/ogfx_gpu_dma.v" "" { Text "/home/hiram/master/de0_nano_msp430/altera_de0_nano/rtl/verilog/opengfx430/ogfx_gpu_dma.v" 227 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554550826092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/hiram/master/de0_nano_msp430/altera_de0_nano/synthesis/altera/scripts/design_rtl.v 48 48 " "Found 48 design units, including 48 entities, in source file /home/hiram/master/de0_nano_msp430/altera_de0_nano/synthesis/altera/scripts/design_rtl.v" { { "Info" "ISGN_ENTITY_NAME" "1 openMSP430_fpga " "Found entity 1: openMSP430_fpga" {  } { { "../../../rtl/verilog/openMSP430_fpga.v" "" { Text "/home/hiram/master/de0_nano_msp430/altera_de0_nano/rtl/verilog/openMSP430_fpga.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554550826105 ""} { "Info" "ISGN_ENTITY_NAME" "2 omsp_de0_nano_soc_led_key_sw " "Found entity 2: omsp_de0_nano_soc_led_key_sw" {  } { { "../../../rtl/verilog/omsp_de0_nano_soc_led_key_sw.v" "" { Text "/home/hiram/master/de0_nano_msp430/altera_de0_nano/rtl/verilog/omsp_de0_nano_soc_led_key_sw.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554550826105 ""} { "Info" "ISGN_ENTITY_NAME" "3 sync_debouncer_10ms " "Found entity 3: sync_debouncer_10ms" {  } { { "../../../rtl/verilog/sync_debouncer_10ms.v" "" { Text "/home/hiram/master/de0_nano_msp430/altera_de0_nano/rtl/verilog/sync_debouncer_10ms.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554550826105 ""} { "Info" "ISGN_ENTITY_NAME" "4 ram_16x75k " "Found entity 4: ram_16x75k" {  } { { "../../../rtl/verilog/mega/ram_16x75k.v" "" { Text "/home/hiram/master/de0_nano_msp430/altera_de0_nano/rtl/verilog/mega/ram_16x75k.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554550826105 ""} { "Info" "ISGN_ENTITY_NAME" "5 ram_16x512 " "Found entity 5: ram_16x512" {  } { { "../../../rtl/verilog/mega/ram_16x512.v" "" { Text "/home/hiram/master/de0_nano_msp430/altera_de0_nano/rtl/verilog/mega/ram_16x512.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554550826105 ""} { "Info" "ISGN_ENTITY_NAME" "6 ram_16x16k " "Found entity 6: ram_16x16k" {  } { { "../../../rtl/verilog/mega/ram_16x16k.v" "" { Text "/home/hiram/master/de0_nano_msp430/altera_de0_nano/rtl/verilog/mega/ram_16x16k.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554550826105 ""} { "Info" "ISGN_ENTITY_NAME" "7 ram_16x8k " "Found entity 7: ram_16x8k" {  } { { "../../../rtl/verilog/mega/ram_16x8k.v" "" { Text "/home/hiram/master/de0_nano_msp430/altera_de0_nano/rtl/verilog/mega/ram_16x8k.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554550826105 ""} { "Info" "ISGN_ENTITY_NAME" "8 io_buf_iobuf_bidir_loo " "Found entity 8: io_buf_iobuf_bidir_loo" {  } { { "../../../rtl/verilog/mega/io_buf.v" "" { Text "/home/hiram/master/de0_nano_msp430/altera_de0_nano/rtl/verilog/mega/io_buf.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554550826105 ""} { "Info" "ISGN_ENTITY_NAME" "9 io_buf " "Found entity 9: io_buf" {  } { { "../../../rtl/verilog/mega/io_buf.v" "" { Text "/home/hiram/master/de0_nano_msp430/altera_de0_nano/rtl/verilog/mega/io_buf.v" 114 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554550826105 ""} { "Info" "ISGN_ENTITY_NAME" "10 in_buf_iobuf_in_v0i " "Found entity 10: in_buf_iobuf_in_v0i" {  } { { "../../../rtl/verilog/mega/in_buf.v" "" { Text "/home/hiram/master/de0_nano_msp430/altera_de0_nano/rtl/verilog/mega/in_buf.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554550826105 ""} { "Info" "ISGN_ENTITY_NAME" "11 in_buf " "Found entity 11: in_buf" {  } { { "../../../rtl/verilog/mega/in_buf.v" "" { Text "/home/hiram/master/de0_nano_msp430/altera_de0_nano/rtl/verilog/mega/in_buf.v" 83 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554550826105 ""} { "Info" "ISGN_ENTITY_NAME" "12 pll " "Found entity 12: pll" {  } { { "../../../rtl/verilog/mega/pll.v" "" { Text "/home/hiram/master/de0_nano_msp430/altera_de0_nano/rtl/verilog/mega/pll.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554550826105 ""} { "Info" "ISGN_ENTITY_NAME" "13 openMSP430 " "Found entity 13: openMSP430" {  } { { "../../../rtl/verilog/openmsp430/openMSP430.v" "" { Text "/home/hiram/master/de0_nano_msp430/altera_de0_nano/rtl/verilog/openmsp430/openMSP430.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554550826105 ""} { "Info" "ISGN_ENTITY_NAME" "14 omsp_frontend " "Found entity 14: omsp_frontend" {  } { { "../../../rtl/verilog/openmsp430/omsp_frontend.v" "" { Text "/home/hiram/master/de0_nano_msp430/altera_de0_nano/rtl/verilog/openmsp430/omsp_frontend.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554550826105 ""} { "Info" "ISGN_ENTITY_NAME" "15 omsp_execution_unit " "Found entity 15: omsp_execution_unit" {  } { { "../../../rtl/verilog/openmsp430/omsp_execution_unit.v" "" { Text "/home/hiram/master/de0_nano_msp430/altera_de0_nano/rtl/verilog/openmsp430/omsp_execution_unit.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554550826105 ""} { "Info" "ISGN_ENTITY_NAME" "16 omsp_register_file " "Found entity 16: omsp_register_file" {  } { { "../../../rtl/verilog/openmsp430/omsp_register_file.v" "" { Text "/home/hiram/master/de0_nano_msp430/altera_de0_nano/rtl/verilog/openmsp430/omsp_register_file.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554550826105 ""} { "Info" "ISGN_ENTITY_NAME" "17 omsp_alu " "Found entity 17: omsp_alu" {  } { { "../../../rtl/verilog/openmsp430/omsp_alu.v" "" { Text "/home/hiram/master/de0_nano_msp430/altera_de0_nano/rtl/verilog/openmsp430/omsp_alu.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554550826105 ""} { "Info" "ISGN_ENTITY_NAME" "18 omsp_sfr " "Found entity 18: omsp_sfr" {  } { { "../../../rtl/verilog/openmsp430/omsp_sfr.v" "" { Text "/home/hiram/master/de0_nano_msp430/altera_de0_nano/rtl/verilog/openmsp430/omsp_sfr.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554550826105 ""} { "Info" "ISGN_ENTITY_NAME" "19 omsp_mem_backbone " "Found entity 19: omsp_mem_backbone" {  } { { "../../../rtl/verilog/openmsp430/omsp_mem_backbone.v" "" { Text "/home/hiram/master/de0_nano_msp430/altera_de0_nano/rtl/verilog/openmsp430/omsp_mem_backbone.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554550826105 ""} { "Info" "ISGN_ENTITY_NAME" "20 omsp_clock_module " "Found entity 20: omsp_clock_module" {  } { { "../../../rtl/verilog/openmsp430/omsp_clock_module.v" "" { Text "/home/hiram/master/de0_nano_msp430/altera_de0_nano/rtl/verilog/openmsp430/omsp_clock_module.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554550826105 ""} { "Info" "ISGN_ENTITY_NAME" "21 omsp_dbg " "Found entity 21: omsp_dbg" {  } { { "../../../rtl/verilog/openmsp430/omsp_dbg.v" "" { Text "/home/hiram/master/de0_nano_msp430/altera_de0_nano/rtl/verilog/openmsp430/omsp_dbg.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554550826105 ""} { "Info" "ISGN_ENTITY_NAME" "22 omsp_dbg_hwbrk " "Found entity 22: omsp_dbg_hwbrk" {  } { { "../../../rtl/verilog/openmsp430/omsp_dbg_hwbrk.v" "" { Text "/home/hiram/master/de0_nano_msp430/altera_de0_nano/rtl/verilog/openmsp430/omsp_dbg_hwbrk.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554550826105 ""} { "Info" "ISGN_ENTITY_NAME" "23 omsp_dbg_uart " "Found entity 23: omsp_dbg_uart" {  } { { "../../../rtl/verilog/openmsp430/omsp_dbg_uart.v" "" { Text "/home/hiram/master/de0_nano_msp430/altera_de0_nano/rtl/verilog/openmsp430/omsp_dbg_uart.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554550826105 ""} { "Info" "ISGN_ENTITY_NAME" "24 omsp_dbg_i2c " "Found entity 24: omsp_dbg_i2c" {  } { { "../../../rtl/verilog/openmsp430/omsp_dbg_i2c.v" "" { Text "/home/hiram/master/de0_nano_msp430/altera_de0_nano/rtl/verilog/openmsp430/omsp_dbg_i2c.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554550826105 ""} { "Info" "ISGN_ENTITY_NAME" "25 omsp_watchdog " "Found entity 25: omsp_watchdog" {  } { { "../../../rtl/verilog/openmsp430/omsp_watchdog.v" "" { Text "/home/hiram/master/de0_nano_msp430/altera_de0_nano/rtl/verilog/openmsp430/omsp_watchdog.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554550826105 ""} { "Info" "ISGN_ENTITY_NAME" "26 omsp_multiplier " "Found entity 26: omsp_multiplier" {  } { { "../../../rtl/verilog/openmsp430/omsp_multiplier.v" "" { Text "/home/hiram/master/de0_nano_msp430/altera_de0_nano/rtl/verilog/openmsp430/omsp_multiplier.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554550826105 ""} { "Info" "ISGN_ENTITY_NAME" "27 omsp_sync_reset " "Found entity 27: omsp_sync_reset" {  } { { "../../../rtl/verilog/openmsp430/omsp_sync_reset.v" "" { Text "/home/hiram/master/de0_nano_msp430/altera_de0_nano/rtl/verilog/openmsp430/omsp_sync_reset.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554550826105 ""} { "Info" "ISGN_ENTITY_NAME" "28 omsp_sync_cell " "Found entity 28: omsp_sync_cell" {  } { { "../../../rtl/verilog/openmsp430/omsp_sync_cell.v" "" { Text "/home/hiram/master/de0_nano_msp430/altera_de0_nano/rtl/verilog/openmsp430/omsp_sync_cell.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554550826105 ""} { "Info" "ISGN_ENTITY_NAME" "29 omsp_scan_mux " "Found entity 29: omsp_scan_mux" {  } { { "../../../rtl/verilog/openmsp430/omsp_scan_mux.v" "" { Text "/home/hiram/master/de0_nano_msp430/altera_de0_nano/rtl/verilog/openmsp430/omsp_scan_mux.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554550826105 ""} { "Info" "ISGN_ENTITY_NAME" "30 omsp_and_gate " "Found entity 30: omsp_and_gate" {  } { { "../../../rtl/verilog/openmsp430/omsp_and_gate.v" "" { Text "/home/hiram/master/de0_nano_msp430/altera_de0_nano/rtl/verilog/openmsp430/omsp_and_gate.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554550826105 ""} { "Info" "ISGN_ENTITY_NAME" "31 omsp_wakeup_cell " "Found entity 31: omsp_wakeup_cell" {  } { { "../../../rtl/verilog/openmsp430/omsp_wakeup_cell.v" "" { Text "/home/hiram/master/de0_nano_msp430/altera_de0_nano/rtl/verilog/openmsp430/omsp_wakeup_cell.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554550826105 ""} { "Info" "ISGN_ENTITY_NAME" "32 omsp_clock_gate " "Found entity 32: omsp_clock_gate" {  } { { "../../../rtl/verilog/openmsp430/omsp_clock_gate.v" "" { Text "/home/hiram/master/de0_nano_msp430/altera_de0_nano/rtl/verilog/openmsp430/omsp_clock_gate.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554550826105 ""} { "Info" "ISGN_ENTITY_NAME" "33 omsp_clock_mux " "Found entity 33: omsp_clock_mux" {  } { { "../../../rtl/verilog/openmsp430/omsp_clock_mux.v" "" { Text "/home/hiram/master/de0_nano_msp430/altera_de0_nano/rtl/verilog/openmsp430/omsp_clock_mux.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554550826105 ""} { "Info" "ISGN_ENTITY_NAME" "34 omsp_timerA " "Found entity 34: omsp_timerA" {  } { { "../../../rtl/verilog/openmsp430/periph/omsp_timerA.v" "" { Text "/home/hiram/master/de0_nano_msp430/altera_de0_nano/rtl/verilog/openmsp430/periph/omsp_timerA.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554550826105 ""} { "Info" "ISGN_ENTITY_NAME" "35 openGFX430 " "Found entity 35: openGFX430" {  } { { "../../../rtl/verilog/opengfx430/openGFX430.v" "" { Text "/home/hiram/master/de0_nano_msp430/altera_de0_nano/rtl/verilog/opengfx430/openGFX430.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554550826105 ""} { "Info" "ISGN_ENTITY_NAME" "36 ogfx_reg " "Found entity 36: ogfx_reg" {  } { { "../../../rtl/verilog/opengfx430/ogfx_reg.v" "" { Text "/home/hiram/master/de0_nano_msp430/altera_de0_nano/rtl/verilog/opengfx430/ogfx_reg.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554550826105 ""} { "Info" "ISGN_ENTITY_NAME" "37 ogfx_reg_fifo " "Found entity 37: ogfx_reg_fifo" {  } { { "../../../rtl/verilog/opengfx430/ogfx_reg_fifo.v" "" { Text "/home/hiram/master/de0_nano_msp430/altera_de0_nano/rtl/verilog/opengfx430/ogfx_reg_fifo.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554550826105 ""} { "Info" "ISGN_ENTITY_NAME" "38 ogfx_reg_vram_if " "Found entity 38: ogfx_reg_vram_if" {  } { { "../../../rtl/verilog/opengfx430/ogfx_reg_vram_if.v" "" { Text "/home/hiram/master/de0_nano_msp430/altera_de0_nano/rtl/verilog/opengfx430/ogfx_reg_vram_if.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554550826105 ""} { "Info" "ISGN_ENTITY_NAME" "39 ogfx_reg_vram_addr " "Found entity 39: ogfx_reg_vram_addr" {  } { { "../../../rtl/verilog/opengfx430/ogfx_reg_vram_addr.v" "" { Text "/home/hiram/master/de0_nano_msp430/altera_de0_nano/rtl/verilog/opengfx430/ogfx_reg_vram_addr.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554550826105 ""} { "Info" "ISGN_ENTITY_NAME" "40 ogfx_if_lt24 " "Found entity 40: ogfx_if_lt24" {  } { { "../../../rtl/verilog/opengfx430/ogfx_if_lt24.v" "" { Text "/home/hiram/master/de0_nano_msp430/altera_de0_nano/rtl/verilog/opengfx430/ogfx_if_lt24.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554550826105 ""} { "Info" "ISGN_ENTITY_NAME" "41 ogfx_backend " "Found entity 41: ogfx_backend" {  } { { "../../../rtl/verilog/opengfx430/ogfx_backend.v" "" { Text "/home/hiram/master/de0_nano_msp430/altera_de0_nano/rtl/verilog/opengfx430/ogfx_backend.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554550826105 ""} { "Info" "ISGN_ENTITY_NAME" "42 ogfx_backend_frame_fifo " "Found entity 42: ogfx_backend_frame_fifo" {  } { { "../../../rtl/verilog/opengfx430/ogfx_backend_frame_fifo.v" "" { Text "/home/hiram/master/de0_nano_msp430/altera_de0_nano/rtl/verilog/opengfx430/ogfx_backend_frame_fifo.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554550826105 ""} { "Info" "ISGN_ENTITY_NAME" "43 ogfx_backend_lut_fifo " "Found entity 43: ogfx_backend_lut_fifo" {  } { { "../../../rtl/verilog/opengfx430/ogfx_backend_lut_fifo.v" "" { Text "/home/hiram/master/de0_nano_msp430/altera_de0_nano/rtl/verilog/opengfx430/ogfx_backend_lut_fifo.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554550826105 ""} { "Info" "ISGN_ENTITY_NAME" "44 ogfx_gpu " "Found entity 44: ogfx_gpu" {  } { { "../../../rtl/verilog/opengfx430/ogfx_gpu.v" "" { Text "/home/hiram/master/de0_nano_msp430/altera_de0_nano/rtl/verilog/opengfx430/ogfx_gpu.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554550826105 ""} { "Info" "ISGN_ENTITY_NAME" "45 ogfx_gpu_reg " "Found entity 45: ogfx_gpu_reg" {  } { { "../../../rtl/verilog/opengfx430/ogfx_gpu_reg.v" "" { Text "/home/hiram/master/de0_nano_msp430/altera_de0_nano/rtl/verilog/opengfx430/ogfx_gpu_reg.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554550826105 ""} { "Info" "ISGN_ENTITY_NAME" "46 ogfx_gpu_dma " "Found entity 46: ogfx_gpu_dma" {  } { { "../../../rtl/verilog/opengfx430/ogfx_gpu_dma.v" "" { Text "/home/hiram/master/de0_nano_msp430/altera_de0_nano/rtl/verilog/opengfx430/ogfx_gpu_dma.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554550826105 ""} { "Info" "ISGN_ENTITY_NAME" "47 ogfx_gpu_dma_addr " "Found entity 47: ogfx_gpu_dma_addr" {  } { { "../../../rtl/verilog/opengfx430/ogfx_gpu_dma_addr.v" "" { Text "/home/hiram/master/de0_nano_msp430/altera_de0_nano/rtl/verilog/opengfx430/ogfx_gpu_dma_addr.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554550826105 ""} { "Info" "ISGN_ENTITY_NAME" "48 ogfx_ram_arbiter " "Found entity 48: ogfx_ram_arbiter" {  } { { "../../../rtl/verilog/opengfx430/ogfx_ram_arbiter.v" "" { Text "/home/hiram/master/de0_nano_msp430/altera_de0_nano/rtl/verilog/opengfx430/ogfx_ram_arbiter.v" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554550826105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554550826105 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "openMSP430_fpga " "Elaborating entity \"openMSP430_fpga\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1554550826329 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "pll_out openMSP430_fpga.v(118) " "Verilog HDL warning at openMSP430_fpga.v(118): object pll_out used but never assigned" {  } { { "../../../rtl/verilog/openMSP430_fpga.v" "" { Text "/home/hiram/master/de0_nano_msp430/altera_de0_nano/rtl/verilog/openMSP430_fpga.v" 118 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1554550826330 "|openMSP430_fpga"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "pll_out 0 openMSP430_fpga.v(118) " "Net \"pll_out\" at openMSP430_fpga.v(118) has no driver or initial value, using a default initial value '0'" {  } { { "../../../rtl/verilog/openMSP430_fpga.v" "" { Text "/home/hiram/master/de0_nano_msp430/altera_de0_nano/rtl/verilog/openMSP430_fpga.v" 118 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1554550826334 "|openMSP430_fpga"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "openMSP430 openMSP430:openmsp430_0 " "Elaborating entity \"openMSP430\" for hierarchy \"openMSP430:openmsp430_0\"" {  } { { "../../../rtl/verilog/openMSP430_fpga.v" "openmsp430_0" { Text "/home/hiram/master/de0_nano_msp430/altera_de0_nano/rtl/verilog/openMSP430_fpga.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554550826370 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "UNUSED_fe_mab_0 openMSP430.v(478) " "Verilog HDL or VHDL warning at openMSP430.v(478): object \"UNUSED_fe_mab_0\" assigned a value but never read" {  } { { "../../../rtl/verilog/openmsp430/openMSP430.v" "" { Text "/home/hiram/master/de0_nano_msp430/altera_de0_nano/rtl/verilog/openmsp430/openMSP430.v" 478 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1554550826370 "|openMSP430_fpga|openMSP430:openmsp430_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "omsp_clock_module openMSP430:openmsp430_0\|omsp_clock_module:clock_module_0 " "Elaborating entity \"omsp_clock_module\" for hierarchy \"openMSP430:openmsp430_0\|omsp_clock_module:clock_module_0\"" {  } { { "../../../rtl/verilog/openmsp430/openMSP430.v" "clock_module_0" { Text "/home/hiram/master/de0_nano_msp430/altera_de0_nano/rtl/verilog/openmsp430/openMSP430.v" 312 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554550826415 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "nodiv_smclk omsp_clock_module.v(164) " "Verilog HDL or VHDL warning at omsp_clock_module.v(164): object \"nodiv_smclk\" assigned a value but never read" {  } { { "../../../rtl/verilog/openmsp430/omsp_clock_module.v" "" { Text "/home/hiram/master/de0_nano_msp430/altera_de0_nano/rtl/verilog/openmsp430/omsp_clock_module.v" 164 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1554550826416 "|openMSP430_fpga|openMSP430:openmsp430_0|omsp_clock_module:clock_module_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "UNUSED_cpuoff omsp_clock_module.v(378) " "Verilog HDL or VHDL warning at omsp_clock_module.v(378): object \"UNUSED_cpuoff\" assigned a value but never read" {  } { { "../../../rtl/verilog/openmsp430/omsp_clock_module.v" "" { Text "/home/hiram/master/de0_nano_msp430/altera_de0_nano/rtl/verilog/openmsp430/omsp_clock_module.v" 378 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1554550826416 "|openMSP430_fpga|openMSP430:openmsp430_0|omsp_clock_module:clock_module_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "UNUSED_mclk_enable omsp_clock_module.v(379) " "Verilog HDL or VHDL warning at omsp_clock_module.v(379): object \"UNUSED_mclk_enable\" assigned a value but never read" {  } { { "../../../rtl/verilog/openmsp430/omsp_clock_module.v" "" { Text "/home/hiram/master/de0_nano_msp430/altera_de0_nano/rtl/verilog/openmsp430/omsp_clock_module.v" 379 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1554550826416 "|openMSP430_fpga|openMSP430:openmsp430_0|omsp_clock_module:clock_module_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "UNUSED_mclk_dma_wkup omsp_clock_module.v(380) " "Verilog HDL or VHDL warning at omsp_clock_module.v(380): object \"UNUSED_mclk_dma_wkup\" assigned a value but never read" {  } { { "../../../rtl/verilog/openmsp430/omsp_clock_module.v" "" { Text "/home/hiram/master/de0_nano_msp430/altera_de0_nano/rtl/verilog/openmsp430/omsp_clock_module.v" 380 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1554550826416 "|openMSP430_fpga|openMSP430:openmsp430_0|omsp_clock_module:clock_module_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "UNUSED_scg0 omsp_clock_module.v(508) " "Verilog HDL or VHDL warning at omsp_clock_module.v(508): object \"UNUSED_scg0\" assigned a value but never read" {  } { { "../../../rtl/verilog/openmsp430/omsp_clock_module.v" "" { Text "/home/hiram/master/de0_nano_msp430/altera_de0_nano/rtl/verilog/openmsp430/omsp_clock_module.v" 508 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1554550826416 "|openMSP430_fpga|openMSP430:openmsp430_0|omsp_clock_module:clock_module_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "UNUSED_cpu_en_wkup1 omsp_clock_module.v(509) " "Verilog HDL or VHDL warning at omsp_clock_module.v(509): object \"UNUSED_cpu_en_wkup1\" assigned a value but never read" {  } { { "../../../rtl/verilog/openmsp430/omsp_clock_module.v" "" { Text "/home/hiram/master/de0_nano_msp430/altera_de0_nano/rtl/verilog/openmsp430/omsp_clock_module.v" 509 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1554550826416 "|openMSP430_fpga|openMSP430:openmsp430_0|omsp_clock_module:clock_module_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cpu_en_aux_s omsp_clock_module.v(681) " "Verilog HDL or VHDL warning at omsp_clock_module.v(681): object \"cpu_en_aux_s\" assigned a value but never read" {  } { { "../../../rtl/verilog/openmsp430/omsp_clock_module.v" "" { Text "/home/hiram/master/de0_nano_msp430/altera_de0_nano/rtl/verilog/openmsp430/omsp_clock_module.v" 681 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1554550826417 "|openMSP430_fpga|openMSP430:openmsp430_0|omsp_clock_module:clock_module_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cpuoff_and_mclk_dma_wkup_s omsp_clock_module.v(724) " "Verilog HDL or VHDL warning at omsp_clock_module.v(724): object \"cpuoff_and_mclk_dma_wkup_s\" assigned a value but never read" {  } { { "../../../rtl/verilog/openmsp430/omsp_clock_module.v" "" { Text "/home/hiram/master/de0_nano_msp430/altera_de0_nano/rtl/verilog/openmsp430/omsp_clock_module.v" 724 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1554550826417 "|openMSP430_fpga|openMSP430:openmsp430_0|omsp_clock_module:clock_module_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mclk_wkup_s omsp_clock_module.v(725) " "Verilog HDL or VHDL warning at omsp_clock_module.v(725): object \"mclk_wkup_s\" assigned a value but never read" {  } { { "../../../rtl/verilog/openmsp430/omsp_clock_module.v" "" { Text "/home/hiram/master/de0_nano_msp430/altera_de0_nano/rtl/verilog/openmsp430/omsp_clock_module.v" 725 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1554550826417 "|openMSP430_fpga|openMSP430:openmsp430_0|omsp_clock_module:clock_module_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "UNUSED_mclk_wkup omsp_clock_module.v(747) " "Verilog HDL or VHDL warning at omsp_clock_module.v(747): object \"UNUSED_mclk_wkup\" assigned a value but never read" {  } { { "../../../rtl/verilog/openmsp430/omsp_clock_module.v" "" { Text "/home/hiram/master/de0_nano_msp430/altera_de0_nano/rtl/verilog/openmsp430/omsp_clock_module.v" 747 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1554550826417 "|openMSP430_fpga|openMSP430:openmsp430_0|omsp_clock_module:clock_module_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mclk_div_en omsp_clock_module.v(779) " "Verilog HDL or VHDL warning at omsp_clock_module.v(779): object \"mclk_div_en\" assigned a value but never read" {  } { { "../../../rtl/verilog/openmsp430/omsp_clock_module.v" "" { Text "/home/hiram/master/de0_nano_msp430/altera_de0_nano/rtl/verilog/openmsp430/omsp_clock_module.v" 779 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1554550826417 "|openMSP430_fpga|openMSP430:openmsp430_0|omsp_clock_module:clock_module_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mclk_dma_div_en omsp_clock_module.v(780) " "Verilog HDL or VHDL warning at omsp_clock_module.v(780): object \"mclk_dma_div_en\" assigned a value but never read" {  } { { "../../../rtl/verilog/openmsp430/omsp_clock_module.v" "" { Text "/home/hiram/master/de0_nano_msp430/altera_de0_nano/rtl/verilog/openmsp430/omsp_clock_module.v" 780 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1554550826417 "|openMSP430_fpga|openMSP430:openmsp430_0|omsp_clock_module:clock_module_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "UNUSED_scan_enable omsp_clock_module.v(960) " "Verilog HDL or VHDL warning at omsp_clock_module.v(960): object \"UNUSED_scan_enable\" assigned a value but never read" {  } { { "../../../rtl/verilog/openmsp430/omsp_clock_module.v" "" { Text "/home/hiram/master/de0_nano_msp430/altera_de0_nano/rtl/verilog/openmsp430/omsp_clock_module.v" 960 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1554550826417 "|openMSP430_fpga|openMSP430:openmsp430_0|omsp_clock_module:clock_module_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "UNUSED_scan_mode omsp_clock_module.v(961) " "Verilog HDL or VHDL warning at omsp_clock_module.v(961): object \"UNUSED_scan_mode\" assigned a value but never read" {  } { { "../../../rtl/verilog/openmsp430/omsp_clock_module.v" "" { Text "/home/hiram/master/de0_nano_msp430/altera_de0_nano/rtl/verilog/openmsp430/omsp_clock_module.v" 961 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1554550826417 "|openMSP430_fpga|openMSP430:openmsp430_0|omsp_clock_module:clock_module_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "omsp_sync_cell openMSP430:openmsp430_0\|omsp_clock_module:clock_module_0\|omsp_sync_cell:sync_cell_lfxt_clk " "Elaborating entity \"omsp_sync_cell\" for hierarchy \"openMSP430:openmsp430_0\|omsp_clock_module:clock_module_0\|omsp_sync_cell:sync_cell_lfxt_clk\"" {  } { { "../../../rtl/verilog/openmsp430/omsp_clock_module.v" "sync_cell_lfxt_clk" { Text "/home/hiram/master/de0_nano_msp430/altera_de0_nano/rtl/verilog/openmsp430/omsp_clock_module.v" 628 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554550826425 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "omsp_sync_reset openMSP430:openmsp430_0\|omsp_clock_module:clock_module_0\|omsp_sync_reset:sync_reset_por " "Elaborating entity \"omsp_sync_reset\" for hierarchy \"openMSP430:openmsp430_0\|omsp_clock_module:clock_module_0\|omsp_sync_reset:sync_reset_por\"" {  } { { "../../../rtl/verilog/openmsp430/omsp_clock_module.v" "sync_reset_por" { Text "/home/hiram/master/de0_nano_msp430/altera_de0_nano/rtl/verilog/openmsp430/omsp_clock_module.v" 1223 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554550826428 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "omsp_frontend openMSP430:openmsp430_0\|omsp_frontend:frontend_0 " "Elaborating entity \"omsp_frontend\" for hierarchy \"openMSP430:openmsp430_0\|omsp_frontend:frontend_0\"" {  } { { "../../../rtl/verilog/openmsp430/openMSP430.v" "frontend_0" { Text "/home/hiram/master/de0_nano_msp430/altera_de0_nano/rtl/verilog/openmsp430/openMSP430.v" 373 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554550826431 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "UNUSED_scan_enable omsp_frontend.v(314) " "Verilog HDL or VHDL warning at omsp_frontend.v(314): object \"UNUSED_scan_enable\" assigned a value but never read" {  } { { "../../../rtl/verilog/openmsp430/omsp_frontend.v" "" { Text "/home/hiram/master/de0_nano_msp430/altera_de0_nano/rtl/verilog/openmsp430/omsp_frontend.v" 314 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1554550826433 "|openMSP430_fpga|openMSP430:openmsp430_0|omsp_frontend:frontend_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "UNUSED_dma_en omsp_frontend.v(390) " "Verilog HDL or VHDL warning at omsp_frontend.v(390): object \"UNUSED_dma_en\" assigned a value but never read" {  } { { "../../../rtl/verilog/openmsp430/omsp_frontend.v" "" { Text "/home/hiram/master/de0_nano_msp430/altera_de0_nano/rtl/verilog/openmsp430/omsp_frontend.v" 390 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1554550826433 "|openMSP430_fpga|openMSP430:openmsp430_0|omsp_frontend:frontend_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "UNUSED_wkup omsp_frontend.v(391) " "Verilog HDL or VHDL warning at omsp_frontend.v(391): object \"UNUSED_wkup\" assigned a value but never read" {  } { { "../../../rtl/verilog/openmsp430/omsp_frontend.v" "" { Text "/home/hiram/master/de0_nano_msp430/altera_de0_nano/rtl/verilog/openmsp430/omsp_frontend.v" 391 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1554550826433 "|openMSP430_fpga|openMSP430:openmsp430_0|omsp_frontend:frontend_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "UNUSED_wdt_wkup omsp_frontend.v(392) " "Verilog HDL or VHDL warning at omsp_frontend.v(392): object \"UNUSED_wdt_wkup\" assigned a value but never read" {  } { { "../../../rtl/verilog/openmsp430/omsp_frontend.v" "" { Text "/home/hiram/master/de0_nano_msp430/altera_de0_nano/rtl/verilog/openmsp430/omsp_frontend.v" 392 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1554550826433 "|openMSP430_fpga|openMSP430:openmsp430_0|omsp_frontend:frontend_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "UNUSED_nmi_wkup omsp_frontend.v(393) " "Verilog HDL or VHDL warning at omsp_frontend.v(393): object \"UNUSED_nmi_wkup\" assigned a value but never read" {  } { { "../../../rtl/verilog/openmsp430/omsp_frontend.v" "" { Text "/home/hiram/master/de0_nano_msp430/altera_de0_nano/rtl/verilog/openmsp430/omsp_frontend.v" 393 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1554550826433 "|openMSP430_fpga|openMSP430:openmsp430_0|omsp_frontend:frontend_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "UNUSED_dma_wkup omsp_frontend.v(394) " "Verilog HDL or VHDL warning at omsp_frontend.v(394): object \"UNUSED_dma_wkup\" assigned a value but never read" {  } { { "../../../rtl/verilog/openmsp430/omsp_frontend.v" "" { Text "/home/hiram/master/de0_nano_msp430/altera_de0_nano/rtl/verilog/openmsp430/omsp_frontend.v" 394 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1554550826433 "|openMSP430_fpga|openMSP430:openmsp430_0|omsp_frontend:frontend_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "omsp_execution_unit openMSP430:openmsp430_0\|omsp_execution_unit:execution_unit_0 " "Elaborating entity \"omsp_execution_unit\" for hierarchy \"openMSP430:openmsp430_0\|omsp_execution_unit:execution_unit_0\"" {  } { { "../../../rtl/verilog/openmsp430/openMSP430.v" "execution_unit_0" { Text "/home/hiram/master/de0_nano_msp430/altera_de0_nano/rtl/verilog/openmsp430/openMSP430.v" 421 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554550826477 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "UNUSED_inst_ad_idx omsp_execution_unit.v(419) " "Verilog HDL or VHDL warning at omsp_execution_unit.v(419): object \"UNUSED_inst_ad_idx\" assigned a value but never read" {  } { { "../../../rtl/verilog/openmsp430/omsp_execution_unit.v" "" { Text "/home/hiram/master/de0_nano_msp430/altera_de0_nano/rtl/verilog/openmsp430/omsp_execution_unit.v" 419 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1554550826477 "|openMSP430_fpga|openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "UNUSED_inst_ad_indir omsp_execution_unit.v(420) " "Verilog HDL or VHDL warning at omsp_execution_unit.v(420): object \"UNUSED_inst_ad_indir\" assigned a value but never read" {  } { { "../../../rtl/verilog/openmsp430/omsp_execution_unit.v" "" { Text "/home/hiram/master/de0_nano_msp430/altera_de0_nano/rtl/verilog/openmsp430/omsp_execution_unit.v" 420 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1554550826477 "|openMSP430_fpga|openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "UNUSED_inst_ad_indir_i omsp_execution_unit.v(421) " "Verilog HDL or VHDL warning at omsp_execution_unit.v(421): object \"UNUSED_inst_ad_indir_i\" assigned a value but never read" {  } { { "../../../rtl/verilog/openmsp430/omsp_execution_unit.v" "" { Text "/home/hiram/master/de0_nano_msp430/altera_de0_nano/rtl/verilog/openmsp430/omsp_execution_unit.v" 421 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1554550826477 "|openMSP430_fpga|openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "UNUSED_inst_ad_symb omsp_execution_unit.v(422) " "Verilog HDL or VHDL warning at omsp_execution_unit.v(422): object \"UNUSED_inst_ad_symb\" assigned a value but never read" {  } { { "../../../rtl/verilog/openmsp430/omsp_execution_unit.v" "" { Text "/home/hiram/master/de0_nano_msp430/altera_de0_nano/rtl/verilog/openmsp430/omsp_execution_unit.v" 422 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1554550826477 "|openMSP430_fpga|openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "UNUSED_inst_ad_imm omsp_execution_unit.v(423) " "Verilog HDL or VHDL warning at omsp_execution_unit.v(423): object \"UNUSED_inst_ad_imm\" assigned a value but never read" {  } { { "../../../rtl/verilog/openmsp430/omsp_execution_unit.v" "" { Text "/home/hiram/master/de0_nano_msp430/altera_de0_nano/rtl/verilog/openmsp430/omsp_execution_unit.v" 423 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1554550826478 "|openMSP430_fpga|openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "UNUSED_inst_ad_const omsp_execution_unit.v(424) " "Verilog HDL or VHDL warning at omsp_execution_unit.v(424): object \"UNUSED_inst_ad_const\" assigned a value but never read" {  } { { "../../../rtl/verilog/openmsp430/omsp_execution_unit.v" "" { Text "/home/hiram/master/de0_nano_msp430/altera_de0_nano/rtl/verilog/openmsp430/omsp_execution_unit.v" 424 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1554550826478 "|openMSP430_fpga|openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "omsp_register_file openMSP430:openmsp430_0\|omsp_execution_unit:execution_unit_0\|omsp_register_file:register_file_0 " "Elaborating entity \"omsp_register_file\" for hierarchy \"openMSP430:openmsp430_0\|omsp_execution_unit:execution_unit_0\|omsp_register_file:register_file_0\"" {  } { { "../../../rtl/verilog/openmsp430/omsp_execution_unit.v" "register_file_0" { Text "/home/hiram/master/de0_nano_msp430/altera_de0_nano/rtl/verilog/openmsp430/omsp_execution_unit.v" 211 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554550826501 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "UNUSED_scan_enable omsp_register_file.v(158) " "Verilog HDL or VHDL warning at omsp_register_file.v(158): object \"UNUSED_scan_enable\" assigned a value but never read" {  } { { "../../../rtl/verilog/openmsp430/omsp_register_file.v" "" { Text "/home/hiram/master/de0_nano_msp430/altera_de0_nano/rtl/verilog/openmsp430/omsp_register_file.v" 158 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1554550826505 "|openMSP430_fpga|openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "UNUSED_reg_sp_val_0 omsp_register_file.v(172) " "Verilog HDL or VHDL warning at omsp_register_file.v(172): object \"UNUSED_reg_sp_val_0\" assigned a value but never read" {  } { { "../../../rtl/verilog/openmsp430/omsp_register_file.v" "" { Text "/home/hiram/master/de0_nano_msp430/altera_de0_nano/rtl/verilog/openmsp430/omsp_register_file.v" 172 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1554550826505 "|openMSP430_fpga|openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "omsp_alu openMSP430:openmsp430_0\|omsp_execution_unit:execution_unit_0\|omsp_alu:alu_0 " "Elaborating entity \"omsp_alu\" for hierarchy \"openMSP430:openmsp430_0\|omsp_execution_unit:execution_unit_0\|omsp_alu:alu_0\"" {  } { { "../../../rtl/verilog/openmsp430/omsp_execution_unit.v" "alu_0" { Text "/home/hiram/master/de0_nano_msp430/altera_de0_nano/rtl/verilog/openmsp430/omsp_execution_unit.v" 319 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554550826540 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "UNUSED_inst_so_rra omsp_alu.v(254) " "Verilog HDL or VHDL warning at omsp_alu.v(254): object \"UNUSED_inst_so_rra\" assigned a value but never read" {  } { { "../../../rtl/verilog/openmsp430/omsp_alu.v" "" { Text "/home/hiram/master/de0_nano_msp430/altera_de0_nano/rtl/verilog/openmsp430/omsp_alu.v" 254 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1554550826540 "|openMSP430_fpga|openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_alu:alu_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "UNUSED_inst_so_push omsp_alu.v(255) " "Verilog HDL or VHDL warning at omsp_alu.v(255): object \"UNUSED_inst_so_push\" assigned a value but never read" {  } { { "../../../rtl/verilog/openmsp430/omsp_alu.v" "" { Text "/home/hiram/master/de0_nano_msp430/altera_de0_nano/rtl/verilog/openmsp430/omsp_alu.v" 255 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1554550826540 "|openMSP430_fpga|openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_alu:alu_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "UNUSED_inst_so_call omsp_alu.v(256) " "Verilog HDL or VHDL warning at omsp_alu.v(256): object \"UNUSED_inst_so_call\" assigned a value but never read" {  } { { "../../../rtl/verilog/openmsp430/omsp_alu.v" "" { Text "/home/hiram/master/de0_nano_msp430/altera_de0_nano/rtl/verilog/openmsp430/omsp_alu.v" 256 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1554550826540 "|openMSP430_fpga|openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_alu:alu_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "UNUSED_inst_so_reti omsp_alu.v(257) " "Verilog HDL or VHDL warning at omsp_alu.v(257): object \"UNUSED_inst_so_reti\" assigned a value but never read" {  } { { "../../../rtl/verilog/openmsp430/omsp_alu.v" "" { Text "/home/hiram/master/de0_nano_msp430/altera_de0_nano/rtl/verilog/openmsp430/omsp_alu.v" 257 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1554550826540 "|openMSP430_fpga|openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_alu:alu_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "UNUSED_inst_jmp omsp_alu.v(258) " "Verilog HDL or VHDL warning at omsp_alu.v(258): object \"UNUSED_inst_jmp\" assigned a value but never read" {  } { { "../../../rtl/verilog/openmsp430/omsp_alu.v" "" { Text "/home/hiram/master/de0_nano_msp430/altera_de0_nano/rtl/verilog/openmsp430/omsp_alu.v" 258 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1554550826540 "|openMSP430_fpga|openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_alu:alu_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "UNUSED_inst_alu omsp_alu.v(259) " "Verilog HDL or VHDL warning at omsp_alu.v(259): object \"UNUSED_inst_alu\" assigned a value but never read" {  } { { "../../../rtl/verilog/openmsp430/omsp_alu.v" "" { Text "/home/hiram/master/de0_nano_msp430/altera_de0_nano/rtl/verilog/openmsp430/omsp_alu.v" 259 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1554550826540 "|openMSP430_fpga|openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_alu:alu_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "omsp_mem_backbone openMSP430:openmsp430_0\|omsp_mem_backbone:mem_backbone_0 " "Elaborating entity \"omsp_mem_backbone\" for hierarchy \"openMSP430:openmsp430_0\|omsp_mem_backbone:mem_backbone_0\"" {  } { { "../../../rtl/verilog/openmsp430/openMSP430.v" "mem_backbone_0" { Text "/home/hiram/master/de0_nano_msp430/altera_de0_nano/rtl/verilog/openmsp430/openMSP430.v" 476 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554550826550 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "UNUSED_dma_addr omsp_mem_backbone.v(213) " "Verilog HDL or VHDL warning at omsp_mem_backbone.v(213): object \"UNUSED_dma_addr\" assigned a value but never read" {  } { { "../../../rtl/verilog/openmsp430/omsp_mem_backbone.v" "" { Text "/home/hiram/master/de0_nano_msp430/altera_de0_nano/rtl/verilog/openmsp430/omsp_mem_backbone.v" 213 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1554550826551 "|openMSP430_fpga|openMSP430:openmsp430_0|omsp_mem_backbone:mem_backbone_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "UNUSED_dma_din omsp_mem_backbone.v(214) " "Verilog HDL or VHDL warning at omsp_mem_backbone.v(214): object \"UNUSED_dma_din\" assigned a value but never read" {  } { { "../../../rtl/verilog/openmsp430/omsp_mem_backbone.v" "" { Text "/home/hiram/master/de0_nano_msp430/altera_de0_nano/rtl/verilog/openmsp430/omsp_mem_backbone.v" 214 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1554550826551 "|openMSP430_fpga|openMSP430:openmsp430_0|omsp_mem_backbone:mem_backbone_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "UNUSED_dma_en omsp_mem_backbone.v(215) " "Verilog HDL or VHDL warning at omsp_mem_backbone.v(215): object \"UNUSED_dma_en\" assigned a value but never read" {  } { { "../../../rtl/verilog/openmsp430/omsp_mem_backbone.v" "" { Text "/home/hiram/master/de0_nano_msp430/altera_de0_nano/rtl/verilog/openmsp430/omsp_mem_backbone.v" 215 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1554550826551 "|openMSP430_fpga|openMSP430:openmsp430_0|omsp_mem_backbone:mem_backbone_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "UNUSED_dma_priority omsp_mem_backbone.v(216) " "Verilog HDL or VHDL warning at omsp_mem_backbone.v(216): object \"UNUSED_dma_priority\" assigned a value but never read" {  } { { "../../../rtl/verilog/openmsp430/omsp_mem_backbone.v" "" { Text "/home/hiram/master/de0_nano_msp430/altera_de0_nano/rtl/verilog/openmsp430/omsp_mem_backbone.v" 216 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1554550826551 "|openMSP430_fpga|openMSP430:openmsp430_0|omsp_mem_backbone:mem_backbone_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "UNUSED_dma_we omsp_mem_backbone.v(217) " "Verilog HDL or VHDL warning at omsp_mem_backbone.v(217): object \"UNUSED_dma_we\" assigned a value but never read" {  } { { "../../../rtl/verilog/openmsp430/omsp_mem_backbone.v" "" { Text "/home/hiram/master/de0_nano_msp430/altera_de0_nano/rtl/verilog/openmsp430/omsp_mem_backbone.v" 217 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1554550826551 "|openMSP430_fpga|openMSP430:openmsp430_0|omsp_mem_backbone:mem_backbone_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "UNUSED_scan_enable omsp_mem_backbone.v(331) " "Verilog HDL or VHDL warning at omsp_mem_backbone.v(331): object \"UNUSED_scan_enable\" assigned a value but never read" {  } { { "../../../rtl/verilog/openmsp430/omsp_mem_backbone.v" "" { Text "/home/hiram/master/de0_nano_msp430/altera_de0_nano/rtl/verilog/openmsp430/omsp_mem_backbone.v" 331 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1554550826552 "|openMSP430_fpga|openMSP430:openmsp430_0|omsp_mem_backbone:mem_backbone_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 omsp_mem_backbone.v(230) " "Verilog HDL assignment warning at omsp_mem_backbone.v(230): truncated value with size 32 to match size of target (16)" {  } { { "../../../rtl/verilog/openmsp430/omsp_mem_backbone.v" "" { Text "/home/hiram/master/de0_nano_msp430/altera_de0_nano/rtl/verilog/openmsp430/omsp_mem_backbone.v" 230 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1554550826552 "|openMSP430_fpga|openMSP430:openmsp430_0|omsp_mem_backbone:mem_backbone_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 omsp_mem_backbone.v(239) " "Verilog HDL assignment warning at omsp_mem_backbone.v(239): truncated value with size 32 to match size of target (16)" {  } { { "../../../rtl/verilog/openmsp430/omsp_mem_backbone.v" "" { Text "/home/hiram/master/de0_nano_msp430/altera_de0_nano/rtl/verilog/openmsp430/omsp_mem_backbone.v" 239 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1554550826552 "|openMSP430_fpga|openMSP430:openmsp430_0|omsp_mem_backbone:mem_backbone_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 omsp_mem_backbone.v(258) " "Verilog HDL assignment warning at omsp_mem_backbone.v(258): truncated value with size 32 to match size of target (16)" {  } { { "../../../rtl/verilog/openmsp430/omsp_mem_backbone.v" "" { Text "/home/hiram/master/de0_nano_msp430/altera_de0_nano/rtl/verilog/openmsp430/omsp_mem_backbone.v" 258 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1554550826553 "|openMSP430_fpga|openMSP430:openmsp430_0|omsp_mem_backbone:mem_backbone_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 omsp_mem_backbone.v(263) " "Verilog HDL assignment warning at omsp_mem_backbone.v(263): truncated value with size 32 to match size of target (16)" {  } { { "../../../rtl/verilog/openmsp430/omsp_mem_backbone.v" "" { Text "/home/hiram/master/de0_nano_msp430/altera_de0_nano/rtl/verilog/openmsp430/omsp_mem_backbone.v" 263 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1554550826553 "|openMSP430_fpga|openMSP430:openmsp430_0|omsp_mem_backbone:mem_backbone_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 omsp_mem_backbone.v(268) " "Verilog HDL assignment warning at omsp_mem_backbone.v(268): truncated value with size 32 to match size of target (16)" {  } { { "../../../rtl/verilog/openmsp430/omsp_mem_backbone.v" "" { Text "/home/hiram/master/de0_nano_msp430/altera_de0_nano/rtl/verilog/openmsp430/omsp_mem_backbone.v" 268 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1554550826553 "|openMSP430_fpga|openMSP430:openmsp430_0|omsp_mem_backbone:mem_backbone_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "omsp_sfr openMSP430:openmsp430_0\|omsp_sfr:sfr_0 " "Elaborating entity \"omsp_sfr\" for hierarchy \"openMSP430:openmsp430_0\|omsp_sfr:sfr_0\"" {  } { { "../../../rtl/verilog/openmsp430/openMSP430.v" "sfr_0" { Text "/home/hiram/master/de0_nano_msp430/altera_de0_nano/rtl/verilog/openmsp430/openMSP430.v" 508 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554550826562 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "UNUSED_scan_mode omsp_sfr.v(367) " "Verilog HDL or VHDL warning at omsp_sfr.v(367): object \"UNUSED_scan_mode\" assigned a value but never read" {  } { { "../../../rtl/verilog/openmsp430/omsp_sfr.v" "" { Text "/home/hiram/master/de0_nano_msp430/altera_de0_nano/rtl/verilog/openmsp430/omsp_sfr.v" 367 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1554550826562 "|openMSP430_fpga|openMSP430:openmsp430_0|omsp_sfr:sfr_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "UNUSED_nmi omsp_sfr.v(368) " "Verilog HDL or VHDL warning at omsp_sfr.v(368): object \"UNUSED_nmi\" assigned a value but never read" {  } { { "../../../rtl/verilog/openmsp430/omsp_sfr.v" "" { Text "/home/hiram/master/de0_nano_msp430/altera_de0_nano/rtl/verilog/openmsp430/omsp_sfr.v" 368 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1554550826562 "|openMSP430_fpga|openMSP430:openmsp430_0|omsp_sfr:sfr_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "UNUSED_nmi_acc omsp_sfr.v(369) " "Verilog HDL or VHDL warning at omsp_sfr.v(369): object \"UNUSED_nmi_acc\" assigned a value but never read" {  } { { "../../../rtl/verilog/openmsp430/omsp_sfr.v" "" { Text "/home/hiram/master/de0_nano_msp430/altera_de0_nano/rtl/verilog/openmsp430/omsp_sfr.v" 369 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1554550826562 "|openMSP430_fpga|openMSP430:openmsp430_0|omsp_sfr:sfr_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "UNUSED_wdtnmies omsp_sfr.v(370) " "Verilog HDL or VHDL warning at omsp_sfr.v(370): object \"UNUSED_wdtnmies\" assigned a value but never read" {  } { { "../../../rtl/verilog/openmsp430/omsp_sfr.v" "" { Text "/home/hiram/master/de0_nano_msp430/altera_de0_nano/rtl/verilog/openmsp430/omsp_sfr.v" 370 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1554550826562 "|openMSP430_fpga|openMSP430:openmsp430_0|omsp_sfr:sfr_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "UNUSED_per_din_15_8 omsp_sfr.v(374) " "Verilog HDL or VHDL warning at omsp_sfr.v(374): object \"UNUSED_per_din_15_8\" assigned a value but never read" {  } { { "../../../rtl/verilog/openmsp430/omsp_sfr.v" "" { Text "/home/hiram/master/de0_nano_msp430/altera_de0_nano/rtl/verilog/openmsp430/omsp_sfr.v" 374 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1554550826562 "|openMSP430_fpga|openMSP430:openmsp430_0|omsp_sfr:sfr_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 omsp_sfr.v(240) " "Verilog HDL assignment warning at omsp_sfr.v(240): truncated value with size 32 to match size of target (7)" {  } { { "../../../rtl/verilog/openmsp430/omsp_sfr.v" "" { Text "/home/hiram/master/de0_nano_msp430/altera_de0_nano/rtl/verilog/openmsp430/omsp_sfr.v" 240 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1554550826563 "|openMSP430_fpga|openMSP430:openmsp430_0|omsp_sfr:sfr_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 omsp_sfr.v(246) " "Verilog HDL assignment warning at omsp_sfr.v(246): truncated value with size 32 to match size of target (9)" {  } { { "../../../rtl/verilog/openmsp430/omsp_sfr.v" "" { Text "/home/hiram/master/de0_nano_msp430/altera_de0_nano/rtl/verilog/openmsp430/omsp_sfr.v" 246 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1554550826563 "|openMSP430_fpga|openMSP430:openmsp430_0|omsp_sfr:sfr_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 omsp_sfr.v(247) " "Verilog HDL assignment warning at omsp_sfr.v(247): truncated value with size 32 to match size of target (6)" {  } { { "../../../rtl/verilog/openmsp430/omsp_sfr.v" "" { Text "/home/hiram/master/de0_nano_msp430/altera_de0_nano/rtl/verilog/openmsp430/omsp_sfr.v" 247 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1554550826563 "|openMSP430_fpga|openMSP430:openmsp430_0|omsp_sfr:sfr_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "omsp_watchdog openMSP430:openmsp430_0\|omsp_watchdog:watchdog_0 " "Elaborating entity \"omsp_watchdog\" for hierarchy \"openMSP430:openmsp430_0\|omsp_watchdog:watchdog_0\"" {  } { { "../../../rtl/verilog/openmsp430/openMSP430.v" "watchdog_0" { Text "/home/hiram/master/de0_nano_msp430/altera_de0_nano/rtl/verilog/openmsp430/openMSP430.v" 544 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554550826568 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "UNUSED_scan_enable omsp_watchdog.v(170) " "Verilog HDL or VHDL warning at omsp_watchdog.v(170): object \"UNUSED_scan_enable\" assigned a value but never read" {  } { { "../../../rtl/verilog/openmsp430/omsp_watchdog.v" "" { Text "/home/hiram/master/de0_nano_msp430/altera_de0_nano/rtl/verilog/openmsp430/omsp_watchdog.v" 170 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1554550826569 "|openMSP430_fpga|openMSP430:openmsp430_0|omsp_watchdog:watchdog_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "UNUSED_scan_mode omsp_watchdog.v(556) " "Verilog HDL or VHDL warning at omsp_watchdog.v(556): object \"UNUSED_scan_mode\" assigned a value but never read" {  } { { "../../../rtl/verilog/openmsp430/omsp_watchdog.v" "" { Text "/home/hiram/master/de0_nano_msp430/altera_de0_nano/rtl/verilog/openmsp430/omsp_watchdog.v" 556 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1554550826569 "|openMSP430_fpga|openMSP430:openmsp430_0|omsp_watchdog:watchdog_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "UNUSED_smclk omsp_watchdog.v(557) " "Verilog HDL or VHDL warning at omsp_watchdog.v(557): object \"UNUSED_smclk\" assigned a value but never read" {  } { { "../../../rtl/verilog/openmsp430/omsp_watchdog.v" "" { Text "/home/hiram/master/de0_nano_msp430/altera_de0_nano/rtl/verilog/openmsp430/omsp_watchdog.v" 557 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1554550826569 "|openMSP430_fpga|openMSP430:openmsp430_0|omsp_watchdog:watchdog_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "UNUSED_aclk omsp_watchdog.v(558) " "Verilog HDL or VHDL warning at omsp_watchdog.v(558): object \"UNUSED_aclk\" assigned a value but never read" {  } { { "../../../rtl/verilog/openmsp430/omsp_watchdog.v" "" { Text "/home/hiram/master/de0_nano_msp430/altera_de0_nano/rtl/verilog/openmsp430/omsp_watchdog.v" 558 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1554550826569 "|openMSP430_fpga|openMSP430:openmsp430_0|omsp_watchdog:watchdog_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "UNUSED_per_din omsp_watchdog.v(560) " "Verilog HDL or VHDL warning at omsp_watchdog.v(560): object \"UNUSED_per_din\" assigned a value but never read" {  } { { "../../../rtl/verilog/openmsp430/omsp_watchdog.v" "" { Text "/home/hiram/master/de0_nano_msp430/altera_de0_nano/rtl/verilog/openmsp430/omsp_watchdog.v" 560 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1554550826569 "|openMSP430_fpga|openMSP430:openmsp430_0|omsp_watchdog:watchdog_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "omsp_multiplier openMSP430:openmsp430_0\|omsp_multiplier:multiplier_0 " "Elaborating entity \"omsp_multiplier\" for hierarchy \"openMSP430:openmsp430_0\|omsp_multiplier:multiplier_0\"" {  } { { "../../../rtl/verilog/openmsp430/openMSP430.v" "multiplier_0" { Text "/home/hiram/master/de0_nano_msp430/altera_de0_nano/rtl/verilog/openmsp430/openMSP430.v" 576 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554550826575 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "UNUSED_scan_enable omsp_multiplier.v(168) " "Verilog HDL or VHDL warning at omsp_multiplier.v(168): object \"UNUSED_scan_enable\" assigned a value but never read" {  } { { "../../../rtl/verilog/openmsp430/omsp_multiplier.v" "" { Text "/home/hiram/master/de0_nano_msp430/altera_de0_nano/rtl/verilog/openmsp430/omsp_multiplier.v" 168 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1554550826576 "|openMSP430_fpga|openMSP430:openmsp430_0|omsp_multiplier:multiplier_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "omsp_dbg openMSP430:openmsp430_0\|omsp_dbg:dbg_0 " "Elaborating entity \"omsp_dbg\" for hierarchy \"openMSP430:openmsp430_0\|omsp_dbg:dbg_0\"" {  } { { "../../../rtl/verilog/openmsp430/openMSP430.v" "dbg_0" { Text "/home/hiram/master/de0_nano_msp430/altera_de0_nano/rtl/verilog/openmsp430/openMSP430.v" 634 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554550826593 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "UNUSED_eu_mab omsp_dbg.v(493) " "Verilog HDL or VHDL warning at omsp_dbg.v(493): object \"UNUSED_eu_mab\" assigned a value but never read" {  } { { "../../../rtl/verilog/openmsp430/omsp_dbg.v" "" { Text "/home/hiram/master/de0_nano_msp430/altera_de0_nano/rtl/verilog/openmsp430/omsp_dbg.v" 493 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1554550826598 "|openMSP430_fpga|openMSP430:openmsp430_0|omsp_dbg:dbg_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "UNUSED_eu_mb_en omsp_dbg.v(494) " "Verilog HDL or VHDL warning at omsp_dbg.v(494): object \"UNUSED_eu_mb_en\" assigned a value but never read" {  } { { "../../../rtl/verilog/openmsp430/omsp_dbg.v" "" { Text "/home/hiram/master/de0_nano_msp430/altera_de0_nano/rtl/verilog/openmsp430/omsp_dbg.v" 494 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1554550826598 "|openMSP430_fpga|openMSP430:openmsp430_0|omsp_dbg:dbg_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "UNUSED_eu_mb_wr omsp_dbg.v(495) " "Verilog HDL or VHDL warning at omsp_dbg.v(495): object \"UNUSED_eu_mb_wr\" assigned a value but never read" {  } { { "../../../rtl/verilog/openmsp430/omsp_dbg.v" "" { Text "/home/hiram/master/de0_nano_msp430/altera_de0_nano/rtl/verilog/openmsp430/omsp_dbg.v" 495 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1554550826598 "|openMSP430_fpga|openMSP430:openmsp430_0|omsp_dbg:dbg_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "UNUSED_pc omsp_dbg.v(496) " "Verilog HDL or VHDL warning at omsp_dbg.v(496): object \"UNUSED_pc\" assigned a value but never read" {  } { { "../../../rtl/verilog/openmsp430/omsp_dbg.v" "" { Text "/home/hiram/master/de0_nano_msp430/altera_de0_nano/rtl/verilog/openmsp430/omsp_dbg.v" 496 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1554550826598 "|openMSP430_fpga|openMSP430:openmsp430_0|omsp_dbg:dbg_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "UNUSED_dbg_i2c_addr omsp_dbg.v(865) " "Verilog HDL or VHDL warning at omsp_dbg.v(865): object \"UNUSED_dbg_i2c_addr\" assigned a value but never read" {  } { { "../../../rtl/verilog/openmsp430/omsp_dbg.v" "" { Text "/home/hiram/master/de0_nano_msp430/altera_de0_nano/rtl/verilog/openmsp430/omsp_dbg.v" 865 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1554550826598 "|openMSP430_fpga|openMSP430:openmsp430_0|omsp_dbg:dbg_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "UNUSED_dbg_i2c_broadcast omsp_dbg.v(866) " "Verilog HDL or VHDL warning at omsp_dbg.v(866): object \"UNUSED_dbg_i2c_broadcast\" assigned a value but never read" {  } { { "../../../rtl/verilog/openmsp430/omsp_dbg.v" "" { Text "/home/hiram/master/de0_nano_msp430/altera_de0_nano/rtl/verilog/openmsp430/omsp_dbg.v" 866 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1554550826598 "|openMSP430_fpga|openMSP430:openmsp430_0|omsp_dbg:dbg_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "UNUSED_dbg_i2c_scl omsp_dbg.v(867) " "Verilog HDL or VHDL warning at omsp_dbg.v(867): object \"UNUSED_dbg_i2c_scl\" assigned a value but never read" {  } { { "../../../rtl/verilog/openmsp430/omsp_dbg.v" "" { Text "/home/hiram/master/de0_nano_msp430/altera_de0_nano/rtl/verilog/openmsp430/omsp_dbg.v" 867 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1554550826599 "|openMSP430_fpga|openMSP430:openmsp430_0|omsp_dbg:dbg_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "UNUSED_dbg_i2c_sda_in omsp_dbg.v(868) " "Verilog HDL or VHDL warning at omsp_dbg.v(868): object \"UNUSED_dbg_i2c_sda_in\" assigned a value but never read" {  } { { "../../../rtl/verilog/openmsp430/omsp_dbg.v" "" { Text "/home/hiram/master/de0_nano_msp430/altera_de0_nano/rtl/verilog/openmsp430/omsp_dbg.v" 868 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1554550826600 "|openMSP430_fpga|openMSP430:openmsp430_0|omsp_dbg:dbg_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "UNUSED_dbg_rd_rdy omsp_dbg.v(869) " "Verilog HDL or VHDL warning at omsp_dbg.v(869): object \"UNUSED_dbg_rd_rdy\" assigned a value but never read" {  } { { "../../../rtl/verilog/openmsp430/omsp_dbg.v" "" { Text "/home/hiram/master/de0_nano_msp430/altera_de0_nano/rtl/verilog/openmsp430/omsp_dbg.v" 869 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1554550826600 "|openMSP430_fpga|openMSP430:openmsp430_0|omsp_dbg:dbg_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "omsp_dbg_uart openMSP430:openmsp430_0\|omsp_dbg:dbg_0\|omsp_dbg_uart:dbg_uart_0 " "Elaborating entity \"omsp_dbg_uart\" for hierarchy \"openMSP430:openmsp430_0\|omsp_dbg:dbg_0\|omsp_dbg_uart:dbg_uart_0\"" {  } { { "../../../rtl/verilog/openmsp430/omsp_dbg.v" "dbg_uart_0" { Text "/home/hiram/master/de0_nano_msp430/altera_de0_nano/rtl/verilog/openmsp430/omsp_dbg.v" 817 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554550826637 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "omsp_de0_nano_soc_led_key_sw omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0 " "Elaborating entity \"omsp_de0_nano_soc_led_key_sw\" for hierarchy \"omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0\"" {  } { { "../../../rtl/verilog/openMSP430_fpga.v" "de0_nano_soc_led_key_sw_0" { Text "/home/hiram/master/de0_nano_msp430/altera_de0_nano/rtl/verilog/openMSP430_fpga.v" 235 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554550826650 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sync_debouncer_10ms omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0\|sync_debouncer_10ms:sync_debouncer_10ms_key1 " "Elaborating entity \"sync_debouncer_10ms\" for hierarchy \"omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0\|sync_debouncer_10ms:sync_debouncer_10ms_key1\"" {  } { { "../../../rtl/verilog/omsp_de0_nano_soc_led_key_sw.v" "sync_debouncer_10ms_key1" { Text "/home/hiram/master/de0_nano_msp430/altera_de0_nano/rtl/verilog/omsp_de0_nano_soc_led_key_sw.v" 158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554550826661 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 sync_debouncer_10ms.v(75) " "Verilog HDL assignment warning at sync_debouncer_10ms.v(75): truncated value with size 32 to match size of target (19)" {  } { { "../../../rtl/verilog/sync_debouncer_10ms.v" "" { Text "/home/hiram/master/de0_nano_msp430/altera_de0_nano/rtl/verilog/sync_debouncer_10ms.v" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1554550826662 "|openMSP430_fpga|omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_key1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "omsp_timerA omsp_timerA:timerA_0 " "Elaborating entity \"omsp_timerA\" for hierarchy \"omsp_timerA:timerA_0\"" {  } { { "../../../rtl/verilog/openMSP430_fpga.v" "timerA_0" { Text "/home/hiram/master/de0_nano_msp430/altera_de0_nano/rtl/verilog/openMSP430_fpga.v" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554550826668 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "512 128 omsp_timerA.v(179) " "Verilog HDL assignment warning at omsp_timerA.v(179): truncated value with size 512 to match size of target (128)" {  } { { "../../../rtl/verilog/openmsp430/periph/omsp_timerA.v" "" { Text "/home/hiram/master/de0_nano_msp430/altera_de0_nano/rtl/verilog/openmsp430/periph/omsp_timerA.v" 179 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1554550826672 "|openMSP430_fpga|omsp_timerA:timerA_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "512 128 omsp_timerA.v(180) " "Verilog HDL assignment warning at omsp_timerA.v(180): truncated value with size 512 to match size of target (128)" {  } { { "../../../rtl/verilog/openmsp430/periph/omsp_timerA.v" "" { Text "/home/hiram/master/de0_nano_msp430/altera_de0_nano/rtl/verilog/openmsp430/periph/omsp_timerA.v" 180 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1554550826673 "|openMSP430_fpga|omsp_timerA:timerA_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_16x16k ram_16x16k:pmem_0 " "Elaborating entity \"ram_16x16k\" for hierarchy \"ram_16x16k:pmem_0\"" {  } { { "../../../rtl/verilog/openMSP430_fpga.v" "pmem_0" { Text "/home/hiram/master/de0_nano_msp430/altera_de0_nano/rtl/verilog/openMSP430_fpga.v" 318 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554550826714 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ram_16x16k:pmem_0\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ram_16x16k:pmem_0\|altsyncram:altsyncram_component\"" {  } { { "../../../rtl/verilog/mega/ram_16x16k.v" "altsyncram_component" { Text "/home/hiram/master/de0_nano_msp430/altera_de0_nano/rtl/verilog/mega/ram_16x16k.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554550826862 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ram_16x16k:pmem_0\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ram_16x16k:pmem_0\|altsyncram:altsyncram_component\"" {  } { { "../../../rtl/verilog/mega/ram_16x16k.v" "" { Text "/home/hiram/master/de0_nano_msp430/altera_de0_nano/rtl/verilog/mega/ram_16x16k.v" 92 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554550826864 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ram_16x16k:pmem_0\|altsyncram:altsyncram_component " "Instantiated megafunction \"ram_16x16k:pmem_0\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554550826864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554550826864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554550826864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file pmem.mif " "Parameter \"init_file\" = \"pmem.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554550826864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554550826864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554550826864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554550826864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 16384 " "Parameter \"numwords_a\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554550826864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554550826864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554550826864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554550826864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554550826864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554550826864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 14 " "Parameter \"widthad_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554550826864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554550826864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 2 " "Parameter \"width_byteena_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554550826864 ""}  } { { "../../../rtl/verilog/mega/ram_16x16k.v" "" { Text "/home/hiram/master/de0_nano_msp430/altera_de0_nano/rtl/verilog/mega/ram_16x16k.v" 92 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1554550826864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_b1l1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_b1l1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_b1l1 " "Found entity 1: altsyncram_b1l1" {  } { { "db/altsyncram_b1l1.tdf" "" { Text "/home/hiram/master/de0_nano_msp430/altera_de0_nano/synthesis/altera/WORK/db/altsyncram_b1l1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554550826967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554550826967 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_b1l1 ram_16x16k:pmem_0\|altsyncram:altsyncram_component\|altsyncram_b1l1:auto_generated " "Elaborating entity \"altsyncram_b1l1\" for hierarchy \"ram_16x16k:pmem_0\|altsyncram:altsyncram_component\|altsyncram_b1l1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/hiram/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554550826967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_jsa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_jsa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_jsa " "Found entity 1: decode_jsa" {  } { { "db/decode_jsa.tdf" "" { Text "/home/hiram/master/de0_nano_msp430/altera_de0_nano/synthesis/altera/WORK/db/decode_jsa.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554550827025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554550827025 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_jsa ram_16x16k:pmem_0\|altsyncram:altsyncram_component\|altsyncram_b1l1:auto_generated\|decode_jsa:decode3 " "Elaborating entity \"decode_jsa\" for hierarchy \"ram_16x16k:pmem_0\|altsyncram:altsyncram_component\|altsyncram_b1l1:auto_generated\|decode_jsa:decode3\"" {  } { { "db/altsyncram_b1l1.tdf" "decode3" { Text "/home/hiram/master/de0_nano_msp430/altera_de0_nano/synthesis/altera/WORK/db/altsyncram_b1l1.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554550827028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_iob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_iob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_iob " "Found entity 1: mux_iob" {  } { { "db/mux_iob.tdf" "" { Text "/home/hiram/master/de0_nano_msp430/altera_de0_nano/synthesis/altera/WORK/db/mux_iob.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554550827072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554550827072 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_iob ram_16x16k:pmem_0\|altsyncram:altsyncram_component\|altsyncram_b1l1:auto_generated\|mux_iob:mux2 " "Elaborating entity \"mux_iob\" for hierarchy \"ram_16x16k:pmem_0\|altsyncram:altsyncram_component\|altsyncram_b1l1:auto_generated\|mux_iob:mux2\"" {  } { { "db/altsyncram_b1l1.tdf" "mux2" { Text "/home/hiram/master/de0_nano_msp430/altera_de0_nano/synthesis/altera/WORK/db/altsyncram_b1l1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554550827073 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_16x8k ram_16x8k:dmem_0 " "Elaborating entity \"ram_16x8k\" for hierarchy \"ram_16x8k:dmem_0\"" {  } { { "../../../rtl/verilog/openMSP430_fpga.v" "dmem_0" { Text "/home/hiram/master/de0_nano_msp430/altera_de0_nano/rtl/verilog/openMSP430_fpga.v" 328 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554550827078 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ram_16x8k:dmem_0\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ram_16x8k:dmem_0\|altsyncram:altsyncram_component\"" {  } { { "../../../rtl/verilog/mega/ram_16x8k.v" "altsyncram_component" { Text "/home/hiram/master/de0_nano_msp430/altera_de0_nano/rtl/verilog/mega/ram_16x8k.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554550827090 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ram_16x8k:dmem_0\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ram_16x8k:dmem_0\|altsyncram:altsyncram_component\"" {  } { { "../../../rtl/verilog/mega/ram_16x8k.v" "" { Text "/home/hiram/master/de0_nano_msp430/altera_de0_nano/rtl/verilog/mega/ram_16x8k.v" 92 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554550827092 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ram_16x8k:dmem_0\|altsyncram:altsyncram_component " "Instantiated megafunction \"ram_16x8k:dmem_0\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554550827092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554550827092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554550827092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554550827092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554550827092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554550827092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8192 " "Parameter \"numwords_a\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554550827092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554550827092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554550827092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554550827092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554550827092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554550827092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Parameter \"widthad_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554550827092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554550827092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 2 " "Parameter \"width_byteena_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554550827092 ""}  } { { "../../../rtl/verilog/mega/ram_16x8k.v" "" { Text "/home/hiram/master/de0_nano_msp430/altera_de0_nano/rtl/verilog/mega/ram_16x8k.v" 92 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1554550827092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_b4j1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_b4j1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_b4j1 " "Found entity 1: altsyncram_b4j1" {  } { { "db/altsyncram_b4j1.tdf" "" { Text "/home/hiram/master/de0_nano_msp430/altera_de0_nano/synthesis/altera/WORK/db/altsyncram_b4j1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554550827154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554550827154 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_b4j1 ram_16x8k:dmem_0\|altsyncram:altsyncram_component\|altsyncram_b4j1:auto_generated " "Elaborating entity \"altsyncram_b4j1\" for hierarchy \"ram_16x8k:dmem_0\|altsyncram:altsyncram_component\|altsyncram_b4j1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/hiram/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554550827154 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "openMSP430:openmsp430_0\|omsp_multiplier:multiplier_0\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"openMSP430:openmsp430_0\|omsp_multiplier:multiplier_0\|Mult0\"" {  } { { "../../../rtl/verilog/openmsp430/omsp_multiplier.v" "Mult0" { Text "/home/hiram/master/de0_nano_msp430/altera_de0_nano/rtl/verilog/openmsp430/omsp_multiplier.v" 396 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1554550830162 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1554550830162 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "openMSP430:openmsp430_0\|omsp_multiplier:multiplier_0\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"openMSP430:openmsp430_0\|omsp_multiplier:multiplier_0\|lpm_mult:Mult0\"" {  } { { "../../../rtl/verilog/openmsp430/omsp_multiplier.v" "" { Text "/home/hiram/master/de0_nano_msp430/altera_de0_nano/rtl/verilog/openmsp430/omsp_multiplier.v" 396 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554550830214 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "openMSP430:openmsp430_0\|omsp_multiplier:multiplier_0\|lpm_mult:Mult0 " "Instantiated megafunction \"openMSP430:openmsp430_0\|omsp_multiplier:multiplier_0\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 17 " "Parameter \"LPM_WIDTHA\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554550830214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 9 " "Parameter \"LPM_WIDTHB\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554550830214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 26 " "Parameter \"LPM_WIDTHP\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554550830214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 26 " "Parameter \"LPM_WIDTHR\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554550830214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554550830214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554550830214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554550830214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554550830214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554550830214 ""}  } { { "../../../rtl/verilog/openmsp430/omsp_multiplier.v" "" { Text "/home/hiram/master/de0_nano_msp430/altera_de0_nano/rtl/verilog/openmsp430/omsp_multiplier.v" 396 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1554550830214 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_p4t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_p4t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_p4t " "Found entity 1: mult_p4t" {  } { { "db/mult_p4t.tdf" "" { Text "/home/hiram/master/de0_nano_msp430/altera_de0_nano/synthesis/altera/WORK/db/mult_p4t.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554550830254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554550830254 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../../../rtl/verilog/openmsp430/omsp_dbg_uart.v" "" { Text "/home/hiram/master/de0_nano_msp430/altera_de0_nano/rtl/verilog/openmsp430/omsp_dbg_uart.v" 75 -1 0 } } { "../../../rtl/verilog/openmsp430/omsp_frontend.v" "" { Text "/home/hiram/master/de0_nano_msp430/altera_de0_nano/rtl/verilog/openmsp430/omsp_frontend.v" 915 -1 0 } } { "../../../rtl/verilog/openmsp430/omsp_frontend.v" "" { Text "/home/hiram/master/de0_nano_msp430/altera_de0_nano/rtl/verilog/openmsp430/omsp_frontend.v" 114 -1 0 } } { "../../../rtl/verilog/openmsp430/omsp_clock_module.v" "" { Text "/home/hiram/master/de0_nano_msp430/altera_de0_nano/rtl/verilog/openmsp430/omsp_clock_module.v" 1245 -1 0 } } { "../../../rtl/verilog/openmsp430/omsp_frontend.v" "" { Text "/home/hiram/master/de0_nano_msp430/altera_de0_nano/rtl/verilog/openmsp430/omsp_frontend.v" 339 -1 0 } } { "../../../rtl/verilog/openmsp430/omsp_sync_reset.v" "" { Text "/home/hiram/master/de0_nano_msp430/altera_de0_nano/rtl/verilog/openmsp430/omsp_sync_reset.v" 72 -1 0 } } { "../../../rtl/verilog/openmsp430/omsp_dbg_uart.v" "" { Text "/home/hiram/master/de0_nano_msp430/altera_de0_nano/rtl/verilog/openmsp430/omsp_dbg_uart.v" 118 -1 0 } } { "../../../rtl/verilog/openmsp430/omsp_dbg_uart.v" "" { Text "/home/hiram/master/de0_nano_msp430/altera_de0_nano/rtl/verilog/openmsp430/omsp_dbg_uart.v" 130 -1 0 } } { "../../../rtl/verilog/openmsp430/omsp_dbg.v" "" { Text "/home/hiram/master/de0_nano_msp430/altera_de0_nano/rtl/verilog/openmsp430/omsp_dbg.v" 334 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1554550830762 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1554550830762 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "OUT_PLL GND " "Pin \"OUT_PLL\" is stuck at GND" {  } { { "../../../rtl/verilog/openMSP430_fpga.v" "" { Text "/home/hiram/master/de0_nano_msp430/altera_de0_nano/rtl/verilog/openMSP430_fpga.v" 58 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1554550831783 "|openMSP430_fpga|OUT_PLL"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1554550831783 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1554550831968 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "10 " "10 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1554550834483 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/hiram/master/de0_nano_msp430/altera_de0_nano/synthesis/altera/WORK/output_files/openMSP430_fpga.map.smsg " "Generated suppressed messages file /home/hiram/master/de0_nano_msp430/altera_de0_nano/synthesis/altera/WORK/output_files/openMSP430_fpga.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554550834626 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1554550834925 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554550834925 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3205 " "Implemented 3205 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1554550835288 ""} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Implemented 10 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1554550835288 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3137 " "Implemented 3137 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1554550835288 ""} { "Info" "ICUT_CUT_TM_RAMS" "48 " "Implemented 48 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1554550835288 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "2 " "Implemented 2 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1554550835288 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1554550835288 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 130 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 130 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1029 " "Peak virtual memory: 1029 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1554550835307 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr  6 04:40:35 2019 " "Processing ended: Sat Apr  6 04:40:35 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1554550835307 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:26 " "Elapsed time: 00:00:26" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1554550835307 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1554550835307 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1554550835307 ""}
