{
  "basics": {
    "name": "Pranesh Vijay B",
    "label": "Student",
    "email": "praneshv@kgpian.iitkgp.ac.in",
    "url": "https://praneshvijay.github.io/",
    "summary": "Final-year CSE student at IIT Kharagpur with strong interests in AI/ML, particularly in NLP, computer vision, and model interpretability.",
    "location": {
      "city": "Kharagpur",
      "region": "West Bengal",
      "countryCode": "IN",
      "postalCode": "721302"
    },
    "profiles": [
      {
        "network": "LinkedIn",
        "username": "praneshvijay",
        "url": "https://www.linkedin.com/in/praneshvijay/"
      }
    ]
  },
  "work": [
    {
      "name": "Oracle",
      "position": "Project Intern",
      "url": "https://www.oracle.com/in/",
      "startDate": "2025-05-14",
      "endDate": "2025-07-08",
      "summary": "Built automation tools for Network Development using Python and Oracle Cloud Infrastructure, reducing manual efforts",
      "highlights": ["Python", "OCI", "Automation", "Network Operations"]
    }
  ],
  "volunteer": [
    {
      "organization": "CodeClub, IIT Kharagpur",
      "location": "Kharagpur, India",
      "position": "President",
      "url": "https://cse.iitkgp.ac.in/~depsoc/index.html",
      "startDate": "2025-05-01",
      "summary": "Leading the official CSE departmental society, organizing technical events, workshops, and other initiatives"
    }
  ],
  "education": [
    {
      "institution": "IIT Kharagpur",
      "area": "Computer Science and Engineering",
      "studyType": "B.Tech",
      "startDate": "2022-11-04",
      "endDate": "2026-05-04",
      "score": "9.44",
      "courses": ["Machine Learning", "Deep Learning"]
    }
  ],
  "skills": [
    {
      "name": "Machine Learning",
      "level": "Advanced",
      "keywords": [
        "Supervised/Unsupervised Learning",
        "SVMs & Kernel Methods",
        "Model Evaluation",
        "Feature Engineering",
        "Clustering"
      ]
    },
    {
      "name": "Deep Learning",
      "level": "Advanced",
      "keywords": [
        "Transformers",
        "CNNs/RNNs",
        "BERT",
        "Vision Transformers",
        "Image Captioning"
      ]
    },
    {
      "name": "Systems Programming",
      "level": "Intermediate",
      "keywords": [
        "Socket Programming",
        "Multithreading",
        "Shared Memory",
        "Concurrency"
      ]
    },
    {
      "name": "Programming & Tools",
      "level": "Advanced",
      "keywords": [
        "Python", "C++", "PyTorch", "Scikit-learn", "NumPy", "Pandas",
        "Matplotlib", "SQL", "Git"
      ]
    }
  ],
  "languages": [
    { "language": "Tamil", "fluency": "Native speaker" },
    { "language": "English", "fluency": "Fluent" },
    { "language": "Hindi", "fluency": "Working proficiency" }
  ],
  "interests": [
    {
      "name": "Machine Learning & AI",
      "keywords": [
        "NLP", "Computer Vision", "Interpretability", "Transformers"
      ]
    },
    {
      "name": "Systems & Networks",
      "keywords": [
        "Operating Systems", "Computer Networks",
        "Multithreaded Systems", "Concurrency"
      ]
    }
  ],
  "projects": [
    {
      "name": "Reliable UDP-Based Socket Library",
      "summary": "Built a reliable message-oriented transport protocol over UDP with multithreading and flow control",
      "highlights": [
        "Sliding-window flow control, Go-Back-N ARQ",
        "Multithreaded sockets with shared memory and synchronization",
        "Handled 50% simulated packet loss with in-order delivery"
      ],
      "startDate": "2025-02-01",
      "endDate": "2025-03-01",
      "url": "https://praneshvijay.github.io/"
    },
    {
      "name": "Single Cycle RISC Processor",
      "summary": "Designed and synthesized a 32-bit RISC processor in Verilog with full ISA support",
      "highlights": [
        "Implemented 16 registers and control unit with 40+ instructions",
        "Python-based assembler for MIPS32-like ISA",
        "FPGA synthesis and testbench simulation"
      ],
      "startDate": "2024-10-01",
      "endDate": "2024-11-01",
      "url": "https://github.com/praneshvijay/COA_Lab-Aut24/tree/main/RISC"
    }
  ]
}