# Autogenerated by lbrdump.ulp use lbrbuild.ulp to reconstruct library
# 
# more info about the script: http://dangerousprototypes.com/docs/Dangerous_Prototypes_Cadsoft_Eagle_parts_library 
# 

Set Wire_Bend 2;
Grid mm;

Edit 'MAX14500.sym';
Pin 'CDAT1_3' I/O None Middle R0 Both 0 (-17.78 10.16);
Pin 'CDAT1_2' I/O None Middle R0 Both 0 (-17.78 12.7);
Pin 'CDAT1_1' I/O None Middle R0 Both 0 (-17.78 15.24);
Pin 'CDAT1_0' I/O None Middle R0 Both 0 (-17.78 17.78);
Pin 'CCMD1' I/O None Middle R0 Both 0 (-17.78 20.32);
Pin 'CCLK1' I/O None Middle R0 Both 0 (-17.78 22.86);
Pin 'CCPRS' I/O None Middle R0 Both 0 (-17.78 25.4);
Pin 'HDAT1_3' I/O None Middle R180 Both 0 (17.78 10.16);
Pin 'HDAT1_2' I/O None Middle R180 Both 0 (17.78 12.7);
Pin 'HDAT1_1' I/O None Middle R180 Both 0 (17.78 15.24);
Pin 'HDAT1_0' I/O None Middle R180 Both 0 (17.78 17.78);
Pin 'HCMD1' I/O None Middle R180 Both 0 (17.78 20.32);
Pin 'HCKL1' I/O None Middle R180 Both 0 (17.78 22.86);
Pin 'HCPRS' I/O None Middle R180 Both 0 (17.78 25.4);
Pin 'CLDO' I/O None Middle R0 Both 0 (-17.78 -20.32);
Pin 'RREF' I/O None Middle R0 Both 0 (-17.78 -22.86);
Pin 'KVBUS' I/O None Middle R0 Both 0 (-17.78 -25.4);
Pin 'CD+' I/O None Middle R0 Both 0 (-17.78 -30.48);
Pin 'CD-' I/O None Middle R0 Both 0 (-17.78 -33.02);
Pin 'HD+' I/O None Middle R180 Both 0 (17.78 -30.48);
Pin 'HD-' I/O None Middle R180 Both 0 (17.78 -33.02);
Pin 'VSD' I/O None Middle R0 Both 0 (-17.78 -15.24);
Pin 'VCC' I/O None Middle R180 Both 0 (17.78 5.08);
Pin 'FREF' I/O None Middle R180 Both 0 (17.78 -25.4);
Pin 'VTM' I/O None Middle R180 Both 0 (17.78 -22.86);
Pin 'SDA' I/O None Middle R180 Both 0 (17.78 -17.78);
Pin 'SCL' I/O None Middle R180 Both 0 (17.78 -15.24);
Pin 'ADD' I/O None Middle R180 Both 0 (17.78 -12.7);
Pin 'I2C_SEL' I/O None Middle R180 Both 0 (17.78 -10.16);
Pin '!BERR' I/O None Middle R180 Both 0 (17.78 -7.62);
Pin '!BUSY' I/O None Middle R180 Both 0 (17.78 -5.08);
Pin 'MODE' I/O None Middle R180 Both 0 (17.78 -2.54);
Pin 'VIO' I/O None Middle R180 Both 0 (17.78 2.54);
Layer 94;
Wire  0.4064 (-12.7 27.94) (12.7 27.94) (12.7 -35.56) (-12.7 -35.56) \
      (-12.7 27.94);
Pin 'GND2' I/O None Middle R0 Both 0 (-17.78 2.54);
Pin 'NC2' I/O None Middle R0 Both 0 (-17.78 -7.62);
Pin 'GND1' I/O None Middle R0 Both 0 (-17.78 5.08);
Pin 'GND3' I/O None Middle R0 Both 0 (-17.78 0);
Pin 'GND4' I/O None Middle R0 Both 0 (-17.78 -2.54);
Pin 'NC1' I/O None Middle R0 Both 0 (-17.78 -5.08);
Pin 'EXPAD' I/O None Middle R0 Both 0 (-17.78 -10.16);
Pin '!RST' I/O None Middle R180 Both 0 (17.78 -20.32);
Layer 95;
Change Size 1.778;
Change Ratio 8;
Text '>NAME' R0 (-12.7 28.575);
Layer 96;
Change Size 1.778;
Change Ratio 8;
Text '>VALUE' R0 (-12.7 -38.1);
