# Reading pref.tcl
# ERROR: No extended dataflow license exists
# do ALU_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Users/Aluno/Downloads/Jiovana/Laboratorio-de-Sistemas-Digitais-main/TP/Structural/Components/ALU/ALU.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:16:56 on Dec 05,2025
# vcom -reportprogress 300 -93 -work work C:/Users/Aluno/Downloads/Jiovana/Laboratorio-de-Sistemas-Digitais-main/TP/Structural/Components/ALU/ALU.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU
# -- Compiling architecture data_flow of ALU
# End time: 17:16:57 on Dec 05,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {C:/Users/Aluno/Downloads/Jiovana/Laboratorio-de-Sistemas-Digitais-main/TP/Structural/Components/ALU/tb_ALU.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:16:57 on Dec 05,2025
# vcom -reportprogress 300 -93 -work work C:/Users/Aluno/Downloads/Jiovana/Laboratorio-de-Sistemas-Digitais-main/TP/Structural/Components/ALU/tb_ALU.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU_tb
# -- Compiling architecture behavior of ALU_tb
# End time: 17:16:57 on Dec 05,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L fiftyfivenm -L rtl_work -L work -voptargs="+acc"  tb_ALU.vhd
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L fiftyfivenm -L rtl_work -L work -voptargs=""+acc"" tb_ALU.vhd 
# Start time: 17:16:57 on Dec 05,2025
# ** Error (suppressible): (vsim-19) Failed to access library 'tb_ALU' at "tb_ALU".
# No such file or directory. (errno = ENOENT)
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./ALU_run_msim_rtl_vhdl.do PAUSED at line 12
vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L fiftyfivenm -L rtl_work -L work -voptargs=\"+acc\" work.alu_tb
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L fiftyfivenm -L rtl_work -L work -voptargs=""+acc"" work.alu_tb 
# Start time: 17:16:57 on Dec 05,2025
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.alu_tb(behavior)
# Loading work.alu(data_flow)
add wave  \
sim:/alu_tb/s_A \
sim:/alu_tb/s_B \
sim:/alu_tb/s_opcode \
sim:/alu_tb/s_Y \
sim:/alu_tb/W_tb
run
# ** Note: Starting Simulation...
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb
# ** Error: Error: 010 failed
#    Time: 40 ns  Iteration: 0  Instance: /alu_tb
# ** Note: Success! All tests passed.
#    Time: 80 ns  Iteration: 0  Instance: /alu_tb
# End time: 17:19:48 on Dec 05,2025, Elapsed time: 0:02:51
# Errors: 2, Warnings: 0
