verilog work ../example_design/ethernet_mod.v
verilog work ../example_design/fifo/ethernet_tx_client_fifo.v
verilog work ../example_design/fifo/ethernet_rx_client_fifo.v
verilog work ../example_design/fifo/ethernet_ten_100_1g_eth_fifo.v
verilog work ../example_design/common/ethernet_reset_sync.v
verilog work ../example_design/common/ethernet_sync_block.v
verilog work ../example_design/pat_gen/ethernet_address_swap.v
verilog work ../example_design/pat_gen/ethernet_axi_mux.v
verilog work ../example_design/pat_gen/ethernet_axi_pat_gen.v
verilog work ../example_design/pat_gen/ethernet_axi_pat_check.v
verilog work ../example_design/pat_gen/ethernet_axi_pipe.v
verilog work ../example_design/pat_gen/ethernet_basic_pat_gen.v
verilog work ../example_design/physical/ethernet_rgmii_v2_0_if.v
verilog work ../example_design/statistics/ethernet_vector_decode.v
verilog work ../example_design/axi_lite/ethernet_axi_lite_sm.v
verilog work ../example_design/axi_ipif/ethernet_counter_f.v
verilog work ../example_design/axi_ipif/ethernet_pselect_f.v
verilog work ../example_design/axi_ipif/ethernet_address_decoder.v
verilog work ../example_design/axi_ipif/ethernet_slave_attachment.v
verilog work ../example_design/axi_ipif/ethernet_axi_lite_ipif.v
verilog work ../example_design/axi_ipif/ethernet_axi4_lite_ipif_wrapper.v
verilog work ../example_design/ethernet_clk_wiz.v
verilog work ../example_design/ethernet_block.v
verilog work ../example_design/ethernet_fifo_block.v
verilog work ../example_design/ethernet_example_design.v
