// Seed: 2580199304
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  supply0 id_5 = 1'b0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18
);
  input wire id_18;
  inout wire id_17;
  inout wire id_16;
  inout wire id_15;
  input wire id_14;
  input wire id_13;
  input wire id_12;
  inout wire id_11;
  input wire id_10;
  input wire id_9;
  input wire id_8;
  output wire id_7;
  input wire id_6;
  input wire id_5;
  input wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  wire id_19;
  always_comb @(posedge 1 - 1, 1) begin
    if (1'b0) begin
      id_17 <= id_4 ? id_1 : 1;
    end
  end
  id_20 :
  assert property (@(posedge id_5 == id_9) 1)
  else $display;
  module_0(
      id_20, id_15, id_20, id_4
  );
  wire id_21 = ~id_20;
  wire id_22;
  wire id_23;
  assign id_2 = ~id_15;
  wire id_24;
  wire id_25;
endmodule
