# Create Project
create_project -force Butterfly_Acc_Zynq ./Butterfly_Acc_Zynq -part xc7z045ffg900-2
set_property board_part xilinx.com:zc706:part0:1.4 [current_project]

# Add design source
add_files -norecurse -scan_for_includes {./design/tree_fanout_opt.v ./design/mux_comb.v ./design/hmb_custom_write.v ./design/pingpong_ram_2d.v ./design/crossbar_comb.v ./design/butterfly_p2s_opt.v ./design/hbm_top.v ./design/ddr3.v ./design/ddr3_control.v ./design/ddr3_top.v ./design/butterfly_processor.v ./design/sif_add_half_fp.v ./design/data_pack.v ./design/butterfly_engine_opt_control.v ./design/bu_read_addr_generator_opt.v ./design/hbm_dummy_read.v ./design/ddr3_auto_read.v ./design/bu_write_addr_generator_opt.v ./design/butterfly_engine_opt_comp.v ./design/reg_timing.v ./design/sif_addsub_half_fp.v ./design/hmb_auto_write.v ./design/ram_2d.v ./design/butterfly_engine_opt.v ./design/butterfly_s2p_opt.v ./design/butterfly_engine_opt_top.v ./design/sif_add_bfe_fixedp.v ./design/sif_add_complex.v ./design/sif_mult_half_fp.v ./design/butterfly_s2p.v ./design/hbm.v ./design/hbm_auto_read.v ./design/butterfly_unit_opt.v ./design/hbm_dummy_write.v ./design/butterfly_p2s.v ./design/ddr3_custom_write.v ./design/tree_fanout_double.v ./design/sif_add_complex_half_fp.v ./design/butterfly_indx_generator.v ./design/hbm_control.v ./design/ram_simple_dual.v ./design/weight_buffer.v ./design/acc_top.v}
import_files -norecurse {./design/tree_fanout_opt.v ./design/mux_comb.v ./design/hmb_custom_write.v ./design/pingpong_ram_2d.v ./design/crossbar_comb.v ./design/butterfly_p2s_opt.v ./design/hbm_top.v ./design/ddr3.v ./design/ddr3_control.v ./design/ddr3_top.v ./design/butterfly_processor.v ./design/sif_add_half_fp.v ./design/data_pack.v ./design/butterfly_engine_opt_control.v ./design/bu_read_addr_generator_opt.v ./design/hbm_dummy_read.v ./design/ddr3_auto_read.v ./design/bu_write_addr_generator_opt.v ./design/butterfly_engine_opt_comp.v ./design/reg_timing.v ./design/sif_addsub_half_fp.v ./design/hmb_auto_write.v ./design/ram_2d.v ./design/butterfly_engine_opt.v ./design/butterfly_s2p_opt.v ./design/butterfly_engine_opt_top.v ./design/sif_add_bfe_fixedp.v ./design/sif_add_complex.v ./design/sif_mult_half_fp.v ./design/butterfly_s2p.v ./design/hbm.v ./design/hbm_auto_read.v ./design/butterfly_unit_opt.v ./design/hbm_dummy_write.v ./design/butterfly_p2s.v ./design/ddr3_custom_write.v ./design/tree_fanout_double.v ./design/sif_add_complex_half_fp.v ./design/butterfly_indx_generator.v ./design/hbm_control.v ./design/ram_simple_dual.v ./design/weight_buffer.v ./design/acc_top.v}
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]

# Add constraints file
add_files -fileset constrs_1 -norecurse ./constraint/acc_top.xdc



# Create IPs

# RAM
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name ram_naive_16_1024_1r1w
set_property -dict [list CONFIG.Component_Name {ram_naive_16_1024_1r1w} CONFIG.Memory_Type {Simple_Dual_Port_RAM} CONFIG.Assume_Synchronous_Clk {true} CONFIG.Write_Depth_A {1024} CONFIG.Operating_Mode_A {READ_FIRST} CONFIG.Operating_Mode_B {READ_FIRST} CONFIG.Enable_B {Use_ENB_Pin} CONFIG.Register_PortA_Output_of_Memory_Primitives {false} CONFIG.Register_PortB_Output_of_Memory_Primitives {false} CONFIG.Port_B_Clock {100} CONFIG.Port_B_Enable_Rate {100}] [get_ips ram_naive_16_1024_1r1w]
generate_target {instantiation_template} [get_files ./Butterfly_Acc_Zynq/Butterfly_Acc_Zynq.srcs/sources_1/ip/ram_naive_16_1024_1r1w/ram_naive_16_1024_1r1w.xci]
update_compile_order -fileset sources_1
generate_target all [get_files  ./Butterfly_Acc_Zynq/Butterfly_Acc_Zynq.srcs/sources_1/ip/ram_naive_16_1024_1r1w/ram_naive_16_1024_1r1w.xci]
catch { config_ip_cache -export [get_ips -all ram_naive_16_1024_1r1w] }
export_ip_user_files -of_objects [get_files ./Butterfly_Acc_Zynq/Butterfly_Acc_Zynq.srcs/sources_1/ip/ram_naive_16_1024_1r1w/ram_naive_16_1024_1r1w.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] ./Butterfly_Acc_Zynq/Butterfly_Acc_Zynq.srcs/sources_1/ip/ram_naive_16_1024_1r1w/ram_naive_16_1024_1r1w.xci]
launch_runs -jobs 72 ram_naive_16_1024_1r1w_synth_1
export_simulation -of_objects [get_files ./Butterfly_Acc_Zynq/Butterfly_Acc_Zynq.srcs/sources_1/ip/ram_naive_16_1024_1r1w/ram_naive_16_1024_1r1w.xci] -directory ./Butterfly_Acc_Zynq/Butterfly_Acc_Zynq.ip_user_files/sim_scripts -ip_user_files_dir ./Butterfly_Acc_Zynq/Butterfly_Acc_Zynq.ip_user_files -ipstatic_source_dir ./Butterfly_Acc_Zynq/Butterfly_Acc_Zynq.ip_user_files/ipstatic -lib_map_path [list {modelsim=./Butterfly_Acc_Zynq/Butterfly_Acc_Zynq.cache/compile_simlib/modelsim} {questa=./Butterfly_Acc_Zynq/Butterfly_Acc_Zynq.cache/compile_simlib/questa} {ies=./Butterfly_Acc_Zynq/Butterfly_Acc_Zynq.cache/compile_simlib/ies} {xcelium=./Butterfly_Acc_Zynq/Butterfly_Acc_Zynq.cache/compile_simlib/xcelium} {vcs=./Butterfly_Acc_Zynq/Butterfly_Acc_Zynq.cache/compile_simlib/vcs} {riviera=./Butterfly_Acc_Zynq/Butterfly_Acc_Zynq.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet

create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name ram_naive_16_512_1r1w
set_property -dict [list CONFIG.Component_Name {ram_naive_16_512_1r1w} CONFIG.Memory_Type {Simple_Dual_Port_RAM} CONFIG.Assume_Synchronous_Clk {true} CONFIG.Write_Depth_A {512} CONFIG.Operating_Mode_A {READ_FIRST} CONFIG.Operating_Mode_B {READ_FIRST} CONFIG.Enable_B {Use_ENB_Pin} CONFIG.Register_PortA_Output_of_Memory_Primitives {false} CONFIG.Register_PortB_Output_of_Memory_Primitives {false} CONFIG.Port_B_Clock {100} CONFIG.Port_B_Enable_Rate {100}] [get_ips ram_naive_16_512_1r1w]
generate_target {instantiation_template} [get_files ./Butterfly_Acc_Zynq/Butterfly_Acc_Zynq.srcs/sources_1/ip/ram_naive_16_512_1r1w/ram_naive_16_512_1r1w.xci]
generate_target all [get_files  ./Butterfly_Acc_Zynq/Butterfly_Acc_Zynq.srcs/sources_1/ip/ram_naive_16_512_1r1w/ram_naive_16_512_1r1w.xci]
catch { config_ip_cache -export [get_ips -all ram_naive_16_512_1r1w] }
export_ip_user_files -of_objects [get_files ./Butterfly_Acc_Zynq/Butterfly_Acc_Zynq.srcs/sources_1/ip/ram_naive_16_512_1r1w/ram_naive_16_512_1r1w.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] ./Butterfly_Acc_Zynq/Butterfly_Acc_Zynq.srcs/sources_1/ip/ram_naive_16_512_1r1w/ram_naive_16_512_1r1w.xci]
launch_runs -jobs 72 ram_naive_16_512_1r1w_synth_1
export_simulation -of_objects [get_files ./Butterfly_Acc_Zynq/Butterfly_Acc_Zynq.srcs/sources_1/ip/ram_naive_16_512_1r1w/ram_naive_16_512_1r1w.xci] -directory ./Butterfly_Acc_Zynq/Butterfly_Acc_Zynq.ip_user_files/sim_scripts -ip_user_files_dir ./Butterfly_Acc_Zynq/Butterfly_Acc_Zynq.ip_user_files -ipstatic_source_dir ./Butterfly_Acc_Zynq/Butterfly_Acc_Zynq.ip_user_files/ipstatic -lib_map_path [list {modelsim=./Butterfly_Acc_Zynq/Butterfly_Acc_Zynq.cache/compile_simlib/modelsim} {questa=./Butterfly_Acc_Zynq/Butterfly_Acc_Zynq.cache/compile_simlib/questa} {ies=./Butterfly_Acc_Zynq/Butterfly_Acc_Zynq.cache/compile_simlib/ies} {xcelium=./Butterfly_Acc_Zynq/Butterfly_Acc_Zynq.cache/compile_simlib/xcelium} {vcs=./Butterfly_Acc_Zynq/Butterfly_Acc_Zynq.cache/compile_simlib/vcs} {riviera=./Butterfly_Acc_Zynq/Butterfly_Acc_Zynq.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet

# FIFO
create_ip -name fifo_generator -vendor xilinx.com -library ip -version 13.2 -module_name naive_fifo_16b_1024
set_property -dict [list CONFIG.Component_Name {naive_fifo_16b_1024} CONFIG.Fifo_Implementation {Common_Clock_Block_RAM} CONFIG.Input_Data_Width {16} CONFIG.Output_Data_Width {16} CONFIG.Use_Embedded_Registers {false} CONFIG.Reset_Type {Asynchronous_Reset} CONFIG.Full_Flags_Reset_Value {1} CONFIG.Almost_Full_Flag {true} CONFIG.Full_Threshold_Assert_Value {1022} CONFIG.Full_Threshold_Negate_Value {1021} CONFIG.Enable_Safety_Circuit {true}] [get_ips naive_fifo_16b_1024]
generate_target {instantiation_template} [get_files ./Butterfly_Acc_Zynq/Butterfly_Acc_Zynq.srcs/sources_1/ip/naive_fifo_16b_1024/naive_fifo_16b_1024.xci]
generate_target all [get_files  ./Butterfly_Acc_Zynq/Butterfly_Acc_Zynq.srcs/sources_1/ip/naive_fifo_16b_1024/naive_fifo_16b_1024.xci]
catch { config_ip_cache -export [get_ips -all naive_fifo_16b_1024] }
export_ip_user_files -of_objects [get_files ./Butterfly_Acc_Zynq/Butterfly_Acc_Zynq.srcs/sources_1/ip/naive_fifo_16b_1024/naive_fifo_16b_1024.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] ./Butterfly_Acc_Zynq/Butterfly_Acc_Zynq.srcs/sources_1/ip/naive_fifo_16b_1024/naive_fifo_16b_1024.xci]
launch_runs -jobs 72 naive_fifo_16b_1024_synth_1
export_simulation -of_objects [get_files ./Butterfly_Acc_Zynq/Butterfly_Acc_Zynq.srcs/sources_1/ip/naive_fifo_16b_1024/naive_fifo_16b_1024.xci] -directory ./Butterfly_Acc_Zynq/Butterfly_Acc_Zynq.ip_user_files/sim_scripts -ip_user_files_dir ./Butterfly_Acc_Zynq/Butterfly_Acc_Zynq.ip_user_files -ipstatic_source_dir ./Butterfly_Acc_Zynq/Butterfly_Acc_Zynq.ip_user_files/ipstatic -lib_map_path [list {modelsim=./Butterfly_Acc_Zynq/Butterfly_Acc_Zynq.cache/compile_simlib/modelsim} {questa=./Butterfly_Acc_Zynq/Butterfly_Acc_Zynq.cache/compile_simlib/questa} {ies=./Butterfly_Acc_Zynq/Butterfly_Acc_Zynq.cache/compile_simlib/ies} {xcelium=./Butterfly_Acc_Zynq/Butterfly_Acc_Zynq.cache/compile_simlib/xcelium} {vcs=./Butterfly_Acc_Zynq/Butterfly_Acc_Zynq.cache/compile_simlib/vcs} {riviera=./Butterfly_Acc_Zynq/Butterfly_Acc_Zynq.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet

# Arithmic Half_Precision IPs

create_ip -name floating_point -vendor xilinx.com -library ip -version 7.1 -module_name half_fp_add
set_property -dict [list CONFIG.Component_Name {half_fp_add} CONFIG.Add_Sub_Value {Add} CONFIG.A_Precision_Type {Half} CONFIG.C_Mult_Usage {Medium_Usage} CONFIG.C_A_Exponent_Width {5} CONFIG.C_A_Fraction_Width {11} CONFIG.Result_Precision_Type {Half} CONFIG.C_Result_Exponent_Width {5} CONFIG.C_Result_Fraction_Width {11} CONFIG.C_Accum_Msb {32} CONFIG.C_Accum_Lsb {-24} CONFIG.C_Accum_Input_Msb {15} CONFIG.C_Latency {12} CONFIG.C_Rate {1}] [get_ips half_fp_add]
generate_target {instantiation_template} [get_files ./Butterfly_Acc_Zynq/Butterfly_Acc_Zynq.srcs/sources_1/ip/half_fp_add/half_fp_add.xci]
generate_target all [get_files  ./Butterfly_Acc_Zynq/Butterfly_Acc_Zynq.srcs/sources_1/ip/half_fp_add/half_fp_add.xci]
catch { config_ip_cache -export [get_ips -all half_fp_add] }
export_ip_user_files -of_objects [get_files ./Butterfly_Acc_Zynq/Butterfly_Acc_Zynq.srcs/sources_1/ip/half_fp_add/half_fp_add.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] ./Butterfly_Acc_Zynq/Butterfly_Acc_Zynq.srcs/sources_1/ip/half_fp_add/half_fp_add.xci]
launch_runs -jobs 72 half_fp_add_synth_1
export_simulation -of_objects [get_files ./Butterfly_Acc_Zynq/Butterfly_Acc_Zynq.srcs/sources_1/ip/half_fp_add/half_fp_add.xci] -directory ./Butterfly_Acc_Zynq/Butterfly_Acc_Zynq.ip_user_files/sim_scripts -ip_user_files_dir ./Butterfly_Acc_Zynq/Butterfly_Acc_Zynq.ip_user_files -ipstatic_source_dir ./Butterfly_Acc_Zynq/Butterfly_Acc_Zynq.ip_user_files/ipstatic -lib_map_path [list {modelsim=./Butterfly_Acc_Zynq/Butterfly_Acc_Zynq.cache/compile_simlib/modelsim} {questa=./Butterfly_Acc_Zynq/Butterfly_Acc_Zynq.cache/compile_simlib/questa} {ies=./Butterfly_Acc_Zynq/Butterfly_Acc_Zynq.cache/compile_simlib/ies} {xcelium=./Butterfly_Acc_Zynq/Butterfly_Acc_Zynq.cache/compile_simlib/xcelium} {vcs=./Butterfly_Acc_Zynq/Butterfly_Acc_Zynq.cache/compile_simlib/vcs} {riviera=./Butterfly_Acc_Zynq/Butterfly_Acc_Zynq.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet

create_ip -name floating_point -vendor xilinx.com -library ip -version 7.1 -module_name half_fp_addsub
set_property -dict [list CONFIG.Component_Name {half_fp_addsub} CONFIG.A_Precision_Type {Half} CONFIG.C_Mult_Usage {No_Usage} CONFIG.C_A_Exponent_Width {5} CONFIG.C_A_Fraction_Width {11} CONFIG.Result_Precision_Type {Half} CONFIG.C_Result_Exponent_Width {5} CONFIG.C_Result_Fraction_Width {11} CONFIG.C_Accum_Msb {32} CONFIG.C_Accum_Lsb {-24} CONFIG.C_Accum_Input_Msb {15} CONFIG.C_Latency {9} CONFIG.C_Rate {1}] [get_ips half_fp_addsub]
generate_target {instantiation_template} [get_files ./Butterfly_Acc_Zynq/Butterfly_Acc_Zynq.srcs/sources_1/ip/half_fp_addsub/half_fp_addsub.xci]
update_compile_order -fileset sources_1
generate_target all [get_files  ./Butterfly_Acc_Zynq/Butterfly_Acc_Zynq.srcs/sources_1/ip/half_fp_addsub/half_fp_addsub.xci]
catch { config_ip_cache -export [get_ips -all half_fp_addsub] }
export_ip_user_files -of_objects [get_files ./Butterfly_Acc_Zynq/Butterfly_Acc_Zynq.srcs/sources_1/ip/half_fp_addsub/half_fp_addsub.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] ./Butterfly_Acc_Zynq/Butterfly_Acc_Zynq.srcs/sources_1/ip/half_fp_addsub/half_fp_addsub.xci]
launch_runs -jobs 72 half_fp_addsub_synth_1
export_simulation -of_objects [get_files ./Butterfly_Acc_Zynq/Butterfly_Acc_Zynq.srcs/sources_1/ip/half_fp_addsub/half_fp_addsub.xci] -directory ./Butterfly_Acc_Zynq/Butterfly_Acc_Zynq.ip_user_files/sim_scripts -ip_user_files_dir ./Butterfly_Acc_Zynq/Butterfly_Acc_Zynq.ip_user_files -ipstatic_source_dir ./Butterfly_Acc_Zynq/Butterfly_Acc_Zynq.ip_user_files/ipstatic -lib_map_path [list {modelsim=./Butterfly_Acc_Zynq/Butterfly_Acc_Zynq.cache/compile_simlib/modelsim} {questa=./Butterfly_Acc_Zynq/Butterfly_Acc_Zynq.cache/compile_simlib/questa} {ies=./Butterfly_Acc_Zynq/Butterfly_Acc_Zynq.cache/compile_simlib/ies} {xcelium=./Butterfly_Acc_Zynq/Butterfly_Acc_Zynq.cache/compile_simlib/xcelium} {vcs=./Butterfly_Acc_Zynq/Butterfly_Acc_Zynq.cache/compile_simlib/vcs} {riviera=./Butterfly_Acc_Zynq/Butterfly_Acc_Zynq.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet

create_ip -name floating_point -vendor xilinx.com -library ip -version 7.1 -module_name half_fp_mult
set_property -dict [list CONFIG.Component_Name {half_fp_mult} CONFIG.Operation_Type {Multiply} CONFIG.A_Precision_Type {Half} CONFIG.C_A_Exponent_Width {5} CONFIG.C_A_Fraction_Width {11} CONFIG.Result_Precision_Type {Half} CONFIG.C_Result_Exponent_Width {5} CONFIG.C_Result_Fraction_Width {11} CONFIG.C_Accum_Msb {32} CONFIG.C_Accum_Lsb {-24} CONFIG.C_Accum_Input_Msb {15} CONFIG.C_Mult_Usage {Full_Usage} CONFIG.C_Latency {7} CONFIG.C_Rate {1}] [get_ips half_fp_mult]
generate_target {instantiation_template} [get_files ./Butterfly_Acc_Zynq/Butterfly_Acc_Zynq.srcs/sources_1/ip/half_fp_mult/half_fp_mult.xci]
update_compile_order -fileset sources_1
generate_target all [get_files  ./Butterfly_Acc_Zynq/Butterfly_Acc_Zynq.srcs/sources_1/ip/half_fp_mult/half_fp_mult.xci]
catch { config_ip_cache -export [get_ips -all half_fp_mult] }
export_ip_user_files -of_objects [get_files ./Butterfly_Acc_Zynq/Butterfly_Acc_Zynq.srcs/sources_1/ip/half_fp_mult/half_fp_mult.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] ./Butterfly_Acc_Zynq/Butterfly_Acc_Zynq.srcs/sources_1/ip/half_fp_mult/half_fp_mult.xci]
launch_runs -jobs 72 half_fp_mult_synth_1
export_simulation -of_objects [get_files ./Butterfly_Acc_Zynq/Butterfly_Acc_Zynq.srcs/sources_1/ip/half_fp_mult/half_fp_mult.xci] -directory ./Butterfly_Acc_Zynq/Butterfly_Acc_Zynq.ip_user_files/sim_scripts -ip_user_files_dir ./Butterfly_Acc_Zynq/Butterfly_Acc_Zynq.ip_user_files -ipstatic_source_dir ./Butterfly_Acc_Zynq/Butterfly_Acc_Zynq.ip_user_files/ipstatic -lib_map_path [list {modelsim=./Butterfly_Acc_Zynq/Butterfly_Acc_Zynq.cache/compile_simlib/modelsim} {questa=./Butterfly_Acc_Zynq/Butterfly_Acc_Zynq.cache/compile_simlib/questa} {ies=./Butterfly_Acc_Zynq/Butterfly_Acc_Zynq.cache/compile_simlib/ies} {xcelium=./Butterfly_Acc_Zynq/Butterfly_Acc_Zynq.cache/compile_simlib/xcelium} {vcs=./Butterfly_Acc_Zynq/Butterfly_Acc_Zynq.cache/compile_simlib/vcs} {riviera=./Butterfly_Acc_Zynq/Butterfly_Acc_Zynq.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet

create_ip -name floating_point -vendor xilinx.com -library ip -version 7.1 -module_name half_fp_sub
set_property -dict [list CONFIG.Component_Name {half_fp_sub} CONFIG.Add_Sub_Value {Subtract} CONFIG.A_Precision_Type {Half} CONFIG.C_Mult_Usage {Medium_Usage} CONFIG.C_A_Exponent_Width {5} CONFIG.C_A_Fraction_Width {11} CONFIG.Result_Precision_Type {Half} CONFIG.C_Result_Exponent_Width {5} CONFIG.C_Result_Fraction_Width {11} CONFIG.C_Accum_Msb {32} CONFIG.C_Accum_Lsb {-24} CONFIG.C_Accum_Input_Msb {15} CONFIG.C_Latency {12} CONFIG.C_Rate {1}] [get_ips half_fp_sub]
generate_target {instantiation_template} [get_files ./Butterfly_Acc_Zynq/Butterfly_Acc_Zynq.srcs/sources_1/ip/half_fp_sub/half_fp_sub.xci]
update_compile_order -fileset sources_1
generate_target all [get_files  ./Butterfly_Acc_Zynq/Butterfly_Acc_Zynq.srcs/sources_1/ip/half_fp_sub/half_fp_sub.xci]
catch { config_ip_cache -export [get_ips -all half_fp_sub] }
export_ip_user_files -of_objects [get_files ./Butterfly_Acc_Zynq/Butterfly_Acc_Zynq.srcs/sources_1/ip/half_fp_sub/half_fp_sub.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] ./Butterfly_Acc_Zynq/Butterfly_Acc_Zynq.srcs/sources_1/ip/half_fp_sub/half_fp_sub.xci]
launch_runs -jobs 72 half_fp_sub_synth_1
export_simulation -of_objects [get_files ./Butterfly_Acc_Zynq/Butterfly_Acc_Zynq.srcs/sources_1/ip/half_fp_sub/half_fp_sub.xci] -directory ./Butterfly_Acc_Zynq/Butterfly_Acc_Zynq.ip_user_files/sim_scripts -ip_user_files_dir ./Butterfly_Acc_Zynq/Butterfly_Acc_Zynq.ip_user_files -ipstatic_source_dir ./Butterfly_Acc_Zynq/Butterfly_Acc_Zynq.ip_user_files/ipstatic -lib_map_path [list {modelsim=./Butterfly_Acc_Zynq/Butterfly_Acc_Zynq.cache/compile_simlib/modelsim} {questa=./Butterfly_Acc_Zynq/Butterfly_Acc_Zynq.cache/compile_simlib/questa} {ies=./Butterfly_Acc_Zynq/Butterfly_Acc_Zynq.cache/compile_simlib/ies} {xcelium=./Butterfly_Acc_Zynq/Butterfly_Acc_Zynq.cache/compile_simlib/xcelium} {vcs=./Butterfly_Acc_Zynq/Butterfly_Acc_Zynq.cache/compile_simlib/vcs} {riviera=./Butterfly_Acc_Zynq/Butterfly_Acc_Zynq.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet


create_ip -name floating_point -vendor xilinx.com -library ip -version 7.1 -module_name half_fp_div
set_property -dict [list CONFIG.Component_Name {half_fp_div} CONFIG.Operation_Type {Divide} CONFIG.A_Precision_Type {Half} CONFIG.C_A_Exponent_Width {5} CONFIG.C_A_Fraction_Width {11} CONFIG.Result_Precision_Type {Half} CONFIG.C_Result_Exponent_Width {5} CONFIG.C_Result_Fraction_Width {11} CONFIG.C_Accum_Msb {32} CONFIG.C_Accum_Lsb {-24} CONFIG.C_Accum_Input_Msb {15} CONFIG.C_Mult_Usage {No_Usage} CONFIG.C_Latency {16} CONFIG.C_Rate {1}] [get_ips half_fp_div]
generate_target {instantiation_template} [get_files ./Butterfly_Acc_Zynq/Butterfly_Acc_Zynq.srcs/sources_1/ip/half_fp_div/half_fp_div.xci]
generate_target all [get_files  ./Butterfly_Acc_Zynq/Butterfly_Acc_Zynq.srcs/sources_1/ip/half_fp_div/half_fp_div.xci]
catch { config_ip_cache -export [get_ips -all half_fp_div] }
export_ip_user_files -of_objects [get_files ./Butterfly_Acc_Zynq/Butterfly_Acc_Zynq.srcs/sources_1/ip/half_fp_div/half_fp_div.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] ./Butterfly_Acc_Zynq/Butterfly_Acc_Zynq.srcs/sources_1/ip/half_fp_div/half_fp_div.xci]
launch_runs -jobs 72 half_fp_div_synth_1
export_simulation -of_objects [get_files ./Butterfly_Acc_Zynq/Butterfly_Acc_Zynq.srcs/sources_1/ip/half_fp_div/half_fp_div.xci] -directory ./Butterfly_Acc_Zynq/Butterfly_Acc_Zynq.ip_user_files/sim_scripts -ip_user_files_dir ./Butterfly_Acc_Zynq/Butterfly_Acc_Zynq.ip_user_files -ipstatic_source_dir ./Butterfly_Acc_Zynq/Butterfly_Acc_Zynq.ip_user_files/ipstatic -lib_map_path [list {modelsim=./Butterfly_Acc_Zynq/Butterfly_Acc_Zynq.cache/compile_simlib/modelsim} {questa=./Butterfly_Acc_Zynq/Butterfly_Acc_Zynq.cache/compile_simlib/questa} {ies=./Butterfly_Acc_Zynq/Butterfly_Acc_Zynq.cache/compile_simlib/ies} {xcelium=./Butterfly_Acc_Zynq/Butterfly_Acc_Zynq.cache/compile_simlib/xcelium} {vcs=./Butterfly_Acc_Zynq/Butterfly_Acc_Zynq.cache/compile_simlib/vcs} {riviera=./Butterfly_Acc_Zynq/Butterfly_Acc_Zynq.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet

create_ip -name floating_point -vendor xilinx.com -library ip -version 7.1 -module_name half_fp_recip_square
set_property -dict [list CONFIG.Component_Name {half_fp_recip_square} CONFIG.Operation_Type {Rec_Square_Root} CONFIG.A_Precision_Type {Half} CONFIG.C_A_Exponent_Width {5} CONFIG.C_A_Fraction_Width {11} CONFIG.Result_Precision_Type {Half} CONFIG.C_Result_Exponent_Width {5} CONFIG.C_Result_Fraction_Width {11} CONFIG.C_Accum_Msb {32} CONFIG.C_Accum_Lsb {-24} CONFIG.C_Accum_Input_Msb {15} CONFIG.C_Mult_Usage {No_Usage} CONFIG.C_BRAM_Usage {Full_Usage} CONFIG.C_Latency {5} CONFIG.C_Rate {1}] [get_ips half_fp_recip_square]
generate_target {instantiation_template} [get_files ./Butterfly_Acc_Zynq/Butterfly_Acc_Zynq.srcs/sources_1/ip/half_fp_recip_square/half_fp_recip_square.xci]
generate_target all [get_files  ./Butterfly_Acc_Zynq/Butterfly_Acc_Zynq.srcs/sources_1/ip/half_fp_recip_square/half_fp_recip_square.xci]
catch { config_ip_cache -export [get_ips -all half_fp_recip_square] }
export_ip_user_files -of_objects [get_files ./Butterfly_Acc_Zynq/Butterfly_Acc_Zynq.srcs/sources_1/ip/half_fp_recip_square/half_fp_recip_square.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] ./Butterfly_Acc_Zynq/Butterfly_Acc_Zynq.srcs/sources_1/ip/half_fp_recip_square/half_fp_recip_square.xci]
export_simulation -of_objects [get_files ./Butterfly_Acc_Zynq/Butterfly_Acc_Zynq.srcs/sources_1/ip/half_fp_recip_square/half_fp_recip_square.xci] -directory ./Butterfly_Acc_Zynq/Butterfly_Acc_Zynq.ip_user_files/sim_scripts -ip_user_files_dir ./Butterfly_Acc_Zynq/Butterfly_Acc_Zynq.ip_user_files -ipstatic_source_dir ./Butterfly_Acc_Zynq/Butterfly_Acc_Zynq.ip_user_files/ipstatic -lib_map_path [list {modelsim=./Butterfly_Acc_Zynq/Butterfly_Acc_Zynq.cache/compile_simlib/modelsim} {questa=./Butterfly_Acc_Zynq/Butterfly_Acc_Zynq.cache/compile_simlib/questa} {ies=./Butterfly_Acc_Zynq/Butterfly_Acc_Zynq.cache/compile_simlib/ies} {xcelium=./Butterfly_Acc_Zynq/Butterfly_Acc_Zynq.cache/compile_simlib/xcelium} {vcs=./Butterfly_Acc_Zynq/Butterfly_Acc_Zynq.cache/compile_simlib/vcs} {riviera=./Butterfly_Acc_Zynq/Butterfly_Acc_Zynq.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
write_project_tcl -help


# Set top function for synthsis and implementation

# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top bfly_acc_top [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1

# DDR3

create_ip -name mig_7series -vendor xilinx.com -library ip -version 4.2 -module_name mig_ddr3
set_property -dict [list CONFIG.XML_INPUT_FILE {mig_a.prj} CONFIG.RESET_BOARD_INTERFACE {Custom} CONFIG.MIG_DONT_TOUCH_PARAM {Custom} CONFIG.BOARD_MIG_PARAM {Custom} CONFIG.SYSTEM_RESET.INSERT_VIP {0} CONFIG.CLK_REF_I.INSERT_VIP {0} CONFIG.RESET.INSERT_VIP {0} CONFIG.DDR3_RESET.INSERT_VIP {0} CONFIG.DDR2_RESET.INSERT_VIP {0} CONFIG.LPDDR2_RESET.INSERT_VIP {0} CONFIG.QDRIIP_RESET.INSERT_VIP {0} CONFIG.RLDII_RESET.INSERT_VIP {0} CONFIG.RLDIII_RESET.INSERT_VIP {0} CONFIG.CLOCK.INSERT_VIP {0} CONFIG.MMCM_CLKOUT0.INSERT_VIP {0} CONFIG.MMCM_CLKOUT1.INSERT_VIP {0} CONFIG.MMCM_CLKOUT2.INSERT_VIP {0} CONFIG.MMCM_CLKOUT3.INSERT_VIP {0} CONFIG.MMCM_CLKOUT4.INSERT_VIP {0} CONFIG.S_AXI_CTRL.INSERT_VIP {0} CONFIG.S_AXI.INSERT_VIP {0} CONFIG.SYS_CLK_I.INSERT_VIP {0} CONFIG.ARESETN.INSERT_VIP {0} CONFIG.C0_RESET.INSERT_VIP {0} CONFIG.C0_DDR3_RESET.INSERT_VIP {0} CONFIG.C0_DDR2_RESET.INSERT_VIP {0} CONFIG.C0_LPDDR2_RESET.INSERT_VIP {0} CONFIG.C0_QDRIIP_RESET.INSERT_VIP {0} CONFIG.C0_RLDII_RESET.INSERT_VIP {0} CONFIG.C0_RLDIII_RESET.INSERT_VIP {0} CONFIG.C0_CLOCK.INSERT_VIP {0} CONFIG.C0_MMCM_CLKOUT0.INSERT_VIP {0} CONFIG.C0_MMCM_CLKOUT1.INSERT_VIP {0} CONFIG.C0_MMCM_CLKOUT2.INSERT_VIP {0} CONFIG.C0_MMCM_CLKOUT3.INSERT_VIP {0} CONFIG.C0_MMCM_CLKOUT4.INSERT_VIP {0} CONFIG.S0_AXI_CTRL.INSERT_VIP {0} CONFIG.S0_AXI.INSERT_VIP {0} CONFIG.C0_SYS_CLK_I.INSERT_VIP {0} CONFIG.C0_ARESETN.INSERT_VIP {0} CONFIG.C1_RESET.INSERT_VIP {0} CONFIG.C1_DDR3_RESET.INSERT_VIP {0} CONFIG.C1_DDR2_RESET.INSERT_VIP {0} CONFIG.C1_LPDDR2_RESET.INSERT_VIP {0} CONFIG.C1_QDRIIP_RESET.INSERT_VIP {0} CONFIG.C1_RLDII_RESET.INSERT_VIP {0} CONFIG.C1_RLDIII_RESET.INSERT_VIP {0} CONFIG.C1_CLOCK.INSERT_VIP {0} CONFIG.C1_MMCM_CLKOUT0.INSERT_VIP {0} CONFIG.C1_MMCM_CLKOUT1.INSERT_VIP {0} CONFIG.C1_MMCM_CLKOUT2.INSERT_VIP {0} CONFIG.C1_MMCM_CLKOUT3.INSERT_VIP {0} CONFIG.C1_MMCM_CLKOUT4.INSERT_VIP {0} CONFIG.S1_AXI_CTRL.INSERT_VIP {0} CONFIG.S1_AXI.INSERT_VIP {0} CONFIG.C1_SYS_CLK_I.INSERT_VIP {0} CONFIG.C1_ARESETN.INSERT_VIP {0} CONFIG.C2_RESET.INSERT_VIP {0} CONFIG.C2_DDR3_RESET.INSERT_VIP {0} CONFIG.C2_DDR2_RESET.INSERT_VIP {0} CONFIG.C2_LPDDR2_RESET.INSERT_VIP {0} CONFIG.C2_QDRIIP_RESET.INSERT_VIP {0} CONFIG.C2_RLDII_RESET.INSERT_VIP {0} CONFIG.C2_RLDIII_RESET.INSERT_VIP {0} CONFIG.C2_CLOCK.INSERT_VIP {0} CONFIG.C2_MMCM_CLKOUT0.INSERT_VIP {0} CONFIG.C2_MMCM_CLKOUT1.INSERT_VIP {0} CONFIG.C2_MMCM_CLKOUT2.INSERT_VIP {0} CONFIG.C2_MMCM_CLKOUT3.INSERT_VIP {0} CONFIG.C2_MMCM_CLKOUT4.INSERT_VIP {0} CONFIG.S2_AXI_CTRL.INSERT_VIP {0} CONFIG.S2_AXI.INSERT_VIP {0} CONFIG.C2_SYS_CLK_I.INSERT_VIP {0} CONFIG.C2_ARESETN.INSERT_VIP {0} CONFIG.C3_RESET.INSERT_VIP {0} CONFIG.C3_DDR3_RESET.INSERT_VIP {0} CONFIG.C3_DDR2_RESET.INSERT_VIP {0} CONFIG.C3_LPDDR2_RESET.INSERT_VIP {0} CONFIG.C3_QDRIIP_RESET.INSERT_VIP {0} CONFIG.C3_RLDII_RESET.INSERT_VIP {0} CONFIG.C3_RLDIII_RESET.INSERT_VIP {0} CONFIG.C3_CLOCK.INSERT_VIP {0} CONFIG.C3_MMCM_CLKOUT0.INSERT_VIP {0} CONFIG.C3_MMCM_CLKOUT1.INSERT_VIP {0} CONFIG.C3_MMCM_CLKOUT2.INSERT_VIP {0} CONFIG.C3_MMCM_CLKOUT3.INSERT_VIP {0} CONFIG.C3_MMCM_CLKOUT4.INSERT_VIP {0} CONFIG.S3_AXI_CTRL.INSERT_VIP {0} CONFIG.S3_AXI.INSERT_VIP {0} CONFIG.C3_SYS_CLK_I.INSERT_VIP {0} CONFIG.C3_ARESETN.INSERT_VIP {0} CONFIG.C4_RESET.INSERT_VIP {0} CONFIG.C4_DDR3_RESET.INSERT_VIP {0} CONFIG.C4_DDR2_RESET.INSERT_VIP {0} CONFIG.C4_LPDDR2_RESET.INSERT_VIP {0} CONFIG.C4_QDRIIP_RESET.INSERT_VIP {0} CONFIG.C4_RLDII_RESET.INSERT_VIP {0} CONFIG.C4_RLDIII_RESET.INSERT_VIP {0} CONFIG.C4_CLOCK.INSERT_VIP {0} CONFIG.C4_MMCM_CLKOUT0.INSERT_VIP {0} CONFIG.C4_MMCM_CLKOUT1.INSERT_VIP {0} CONFIG.C4_MMCM_CLKOUT2.INSERT_VIP {0} CONFIG.C4_MMCM_CLKOUT3.INSERT_VIP {0} CONFIG.C4_MMCM_CLKOUT4.INSERT_VIP {0} CONFIG.S4_AXI_CTRL.INSERT_VIP {0} CONFIG.S4_AXI.INSERT_VIP {0} CONFIG.C4_SYS_CLK_I.INSERT_VIP {0} CONFIG.C4_ARESETN.INSERT_VIP {0} CONFIG.C5_RESET.INSERT_VIP {0} CONFIG.C5_DDR3_RESET.INSERT_VIP {0} CONFIG.C5_DDR2_RESET.INSERT_VIP {0} CONFIG.C5_LPDDR2_RESET.INSERT_VIP {0} CONFIG.C5_QDRIIP_RESET.INSERT_VIP {0} CONFIG.C5_RLDII_RESET.INSERT_VIP {0} CONFIG.C5_RLDIII_RESET.INSERT_VIP {0} CONFIG.C5_CLOCK.INSERT_VIP {0} CONFIG.C5_MMCM_CLKOUT0.INSERT_VIP {0} CONFIG.C5_MMCM_CLKOUT1.INSERT_VIP {0} CONFIG.C5_MMCM_CLKOUT2.INSERT_VIP {0} CONFIG.C5_MMCM_CLKOUT3.INSERT_VIP {0} CONFIG.C5_MMCM_CLKOUT4.INSERT_VIP {0} CONFIG.S5_AXI_CTRL.INSERT_VIP {0} CONFIG.S5_AXI.INSERT_VIP {0} CONFIG.C5_SYS_CLK_I.INSERT_VIP {0} CONFIG.C5_ARESETN.INSERT_VIP {0} CONFIG.C6_RESET.INSERT_VIP {0} CONFIG.C6_DDR3_RESET.INSERT_VIP {0} CONFIG.C6_DDR2_RESET.INSERT_VIP {0} CONFIG.C6_LPDDR2_RESET.INSERT_VIP {0} CONFIG.C6_QDRIIP_RESET.INSERT_VIP {0} CONFIG.C6_RLDII_RESET.INSERT_VIP {0} CONFIG.C6_RLDIII_RESET.INSERT_VIP {0} CONFIG.C6_CLOCK.INSERT_VIP {0} CONFIG.C6_MMCM_CLKOUT0.INSERT_VIP {0} CONFIG.C6_MMCM_CLKOUT1.INSERT_VIP {0} CONFIG.C6_MMCM_CLKOUT2.INSERT_VIP {0} CONFIG.C6_MMCM_CLKOUT3.INSERT_VIP {0} CONFIG.C6_MMCM_CLKOUT4.INSERT_VIP {0} CONFIG.S6_AXI_CTRL.INSERT_VIP {0} CONFIG.S6_AXI.INSERT_VIP {0} CONFIG.C6_SYS_CLK_I.INSERT_VIP {0} CONFIG.C6_ARESETN.INSERT_VIP {0} CONFIG.C7_RESET.INSERT_VIP {0} CONFIG.C7_DDR3_RESET.INSERT_VIP {0} CONFIG.C7_DDR2_RESET.INSERT_VIP {0} CONFIG.C7_LPDDR2_RESET.INSERT_VIP {0} CONFIG.C7_QDRIIP_RESET.INSERT_VIP {0} CONFIG.C7_RLDII_RESET.INSERT_VIP {0} CONFIG.C7_RLDIII_RESET.INSERT_VIP {0} CONFIG.C7_CLOCK.INSERT_VIP {0} CONFIG.C7_MMCM_CLKOUT0.INSERT_VIP {0} CONFIG.C7_MMCM_CLKOUT1.INSERT_VIP {0} CONFIG.C7_MMCM_CLKOUT2.INSERT_VIP {0} CONFIG.C7_MMCM_CLKOUT3.INSERT_VIP {0} CONFIG.C7_MMCM_CLKOUT4.INSERT_VIP {0} CONFIG.S7_AXI_CTRL.INSERT_VIP {0} CONFIG.S7_AXI.INSERT_VIP {0} CONFIG.C7_SYS_CLK_I.INSERT_VIP {0} CONFIG.C7_ARESETN.INSERT_VIP {0}] [get_ips mig_ddr3]
generate_target {instantiation_template} [get_files ./Butterfly_Acc_Zynq/Butterfly_Acc_Zynq.srcs/sources_1/ip/mig_ddr3/mig_ddr3.xci]
update_compile_order -fileset sources_1
generate_target all [get_files  ./Butterfly_Acc_Zynq/Butterfly_Acc_Zynq.srcs/sources_1/ip/mig_ddr3/mig_ddr3.xci]
catch { config_ip_cache -export [get_ips -all mig_ddr3] }
export_ip_user_files -of_objects [get_files ./Butterfly_Acc_Zynq/Butterfly_Acc_Zynq.srcs/sources_1/ip/mig_ddr3/mig_ddr3.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] ./Butterfly_Acc_Zynq/Butterfly_Acc_Zynq.srcs/sources_1/ip/mig_ddr3/mig_ddr3.xci]
launch_runs -jobs 72 mig_ddr3_synth_1
export_simulation -of_objects [get_files ./Butterfly_Acc_Zynq/Butterfly_Acc_Zynq.srcs/sources_1/ip/mig_ddr3/mig_ddr3.xci] -directory ./Butterfly_Acc_Zynq/Butterfly_Acc_Zynq.ip_user_files/sim_scripts -ip_user_files_dir ./Butterfly_Acc_Zynq/Butterfly_Acc_Zynq.ip_user_files -ipstatic_source_dir ./Butterfly_Acc_Zynq/Butterfly_Acc_Zynq.ip_user_files/ipstatic -lib_map_path [list {modelsim=./Butterfly_Acc_Zynq/Butterfly_Acc_Zynq.cache/compile_simlib/modelsim} {questa=./Butterfly_Acc_Zynq/Butterfly_Acc_Zynq.cache/compile_simlib/questa} {ies=./Butterfly_Acc_Zynq/Butterfly_Acc_Zynq.cache/compile_simlib/ies} {xcelium=./Butterfly_Acc_Zynq/Butterfly_Acc_Zynq.cache/compile_simlib/xcelium} {vcs=./Butterfly_Acc_Zynq/Butterfly_Acc_Zynq.cache/compile_simlib/vcs} {riviera=./Butterfly_Acc_Zynq/Butterfly_Acc_Zynq.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
