#-----------------------------------------------------------
# Vivado v2014.3.1 (64-bit)
# SW Build 1056140 on Thu Oct 30 17:03:40 MDT 2014
# IP Build 1028902 on Fri Sep 26 17:35:13 MDT 2014
# Start of session at: Sun Jun 21 01:09:47 2020
# Process ID: 8656
# Log file: C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/project/project.runs/synth_4/TopLevel.vds
# Journal file: C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/project/project.runs/synth_4\vivado.jou
#-----------------------------------------------------------
source TopLevel.tcl
# set_param gui.test TreeTableDev
# debug::add_scope template.lib 1
# set_msg_config -id {HDL 9-1061} -limit 100000
# set_msg_config -id {HDL 9-1654} -limit 100000
# create_project -in_memory -part xc7a100tfgg676-2
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:0.9 available at C:/Xilinx/Vivado/2014.3.1/data/boards/board_parts/kintex7/kc705/0.9/board_part.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.0 available at C:/Xilinx/Vivado/2014.3.1/data/boards/board_parts/kintex7/kc705/1.0/board_part.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.1 available at C:/Xilinx/Vivado/2014.3.1/data/boards/board_parts/kintex7/kc705/1.1/board_part.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
# set_param project.compositeFile.enableAutoGeneration 0
# set_param synth.vivado.isSynthRun true
# set_property webtalk.parent_dir C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/project/project.cache/wt [current_project]
# set_property parent.project_path C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/project/project.xpr [current_project]
# set_property default_lib xil_defaultlib [current_project]
# set_property target_language Verilog [current_project]
# read_verilog -library xil_defaultlib {
#   C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/TIMER.v
#   C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/SiTCP_XC7A_32K_BBT_V70.v
#   C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/WRAP_SiTCP_GMII_XC7A_32K.v
#   C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/project/project.srcs/sources_1/imports/rtl/TimingGeneratorModel.v
# }
# read_vhdl -library xil_defaultlib {
#   C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/FineCounterDecoder.vhd
#   C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/FineCounter.vhd
#   C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/Synchronizer.vhd
#   C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/RBCP_Receiver.vhd
#   C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/package/MHTDC_DataType.vhd
#   C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/MHTDC_Counter.vhd
#   C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/DualPortRam.vhd
#   C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/TimeWindowRegister.vhd
#   C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/SynchronizerNbit.vhd
#   C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/SynchEdgeDetector.vhd
#   C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/SPI_IF.vhd
#   C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/SlowControlRegister.vhd
#   C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/Serializer.vhd
#   C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/RBCP_Receiver16bit.vhd
#   C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/PulseExtender.vhd
#   C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/package/Asynch.vhd
#   C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/MHTDC_ChannelBuffer.vhd
#   C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/MHTDC_Builder.vhd
#   C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/EdgeDetector.vhd
#   C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/Delayer.vhd
#   C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/CommonStopManager.vhd
#   C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/project/project.srcs/sources_1/imports/rtl/TriggerDelayer.vhd
#   C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/Width_Adjuster.vhd
#   C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/TDC_Gatherer.vhd
#   C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/TCP_Sender_32bit.vhd
#   C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/SynchFIFO.vhd
#   C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/SPI_CommandSender.vhd
#   C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/SlowControl.vhd
#   C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/SingleScaler.vhd
#   C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/shift_reg.vhd
#   C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/ScalerGatherer.vhd
#   C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/ReconfigurationManager.vhd
#   C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/ReadRegister.vhd
#   C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/RBCP_Sender.vhd
#   C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/MMCM.vhd
#   C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/MHTDC_Core.vhd
#   C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/MADC_Core.vhd
#   C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/InterclockTrigger.vhd
#   C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/HoldExpander.vhd
#   C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/DoubleBuffer.vhd
#   C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/DFF_1Shot.vhd
#   C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/BusyManager.vhd
#   C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/ADC_Gatherer.vhd
#   C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/ADC_Core.vhd
#   C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/ADC_Controller.vhd
#   C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/Version.vhd
#   C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/UsrClkOut.vhd
#   C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/TriggerWidth.vhd
#   C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/TriggerManager.vhd
#   C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/TestChargeInjection.vhd
#   C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/StatusRegister.vhd
#   C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/SPI_FLASH_Programmer.vhd
#   C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/SelectableLogic.vhd
#   C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/ScalerTimer.vhd
#   C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/Scaler.vhd
#   C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/ResetManager.vhd
#   C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/ReadRegisterSelector.vhd
#   C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/RBCP_Distributor.vhd
#   C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/package/SynthesizedDate.vhd
#   C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/package/RegisterAddress.vhd
#   C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/MHTDC.vhd
#   C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/MADC.vhd
#   C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/LEDControl.vhd
#   C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/HVControl.vhd
#   C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/GlobalSlowControl.vhd
#   C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/GlobalSender.vhd
#   C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/GlobalReadRegister.vhd
#   C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/GlobalGatherer.vhd
#   C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/DiscriOr.vhd
#   C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/DirectControl.vhd
#   C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/ClockManager.vhd
#   C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/ADC.vhd
#   C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/TopLevel.vhd
# }
# read_edif C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/SiTCP_XC7A_32K_BBT_V70.ngc
# read_xdc C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/constraint/io.xdc
# set_property used_in_implementation false [get_files C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/constraint/io.xdc]
# read_xdc C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/constraint/pblock.xdc
# set_property used_in_implementation false [get_files C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/constraint/pblock.xdc]
# read_xdc C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/constraint/timing.xdc
# set_property used_in_implementation false [get_files C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/constraint/timing.xdc]
# catch { write_hwdef -file TopLevel.hwdef }
INFO: [Vivado_Tcl 4-279] hardware handoff file cannot be generated as there is no block diagram instance in the design
# synth_design -top TopLevel -part xc7a100tfgg676-2
Command: synth_design -top TopLevel -part xc7a100tfgg676-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-1223] The version limit for your license is '2020.06' and will expire in 9 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 228.859 ; gain = 68.625
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'TopLevel' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/TopLevel.vhd:128]
INFO: [Synth 8-3491] module 'ClockManager' declared at 'C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/ClockManager.vhd:14' bound to instance 'ClockManager_0' of component 'ClockManager' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/TopLevel.vhd:1015]
INFO: [Synth 8-638] synthesizing module 'ClockManager' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/ClockManager.vhd:35]
INFO: [Synth 8-3491] module 'MMCM' declared at 'C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/MMCM.vhd:14' bound to instance 'MMCM_0' of component 'MMCM' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/ClockManager.vhd:62]
INFO: [Synth 8-638] synthesizing module 'MMCM' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/MMCM.vhd:32]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 20.000000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKIN1_PERIOD bound to: 20.000000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 40.000000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_DIVIDE bound to: 4 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_DIVIDE bound to: 4 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 90.000000 - type: float 
	Parameter CLKOUT3_DIVIDE bound to: 4 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 180.000000 - type: float 
	Parameter CLKOUT4_CASCADE bound to: 0 - type: bool 
	Parameter CLKOUT4_DIVIDE bound to: 4 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 270.000000 - type: float 
	Parameter CLKOUT5_DIVIDE bound to: 8 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_DIVIDE bound to: 2 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter STARTUP_WAIT bound to: 0 - type: bool 
INFO: [Synth 8-113] binding component instance 'MMCM_0' to cell 'MMCME2_BASE' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/MMCM.vhd:54]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 24.000000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKIN1_PERIOD bound to: 40.000000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 24.000000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_DIVIDE bound to: 100 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_DIVIDE bound to: 9 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_CASCADE bound to: 0 - type: bool 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter STARTUP_WAIT bound to: 0 - type: bool 
INFO: [Synth 8-113] binding component instance 'MMCM_1' to cell 'MMCME2_BASE' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/MMCM.vhd:107]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-113] binding component instance 'IBUFG_EXT_CLK' to cell 'IBUFG' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/MMCM.vhd:148]
INFO: [Synth 8-113] binding component instance 'BUFG_CLK_FB_0' to cell 'BUFG' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/MMCM.vhd:154]
INFO: [Synth 8-113] binding component instance 'BUFG_CLK_250M_0' to cell 'BUFG' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/MMCM.vhd:160]
INFO: [Synth 8-113] binding component instance 'BUFG_CLK_250M_90' to cell 'BUFG' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/MMCM.vhd:166]
INFO: [Synth 8-113] binding component instance 'BUFG_CLK_250M_180' to cell 'BUFG' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/MMCM.vhd:172]
INFO: [Synth 8-113] binding component instance 'BUFG_CLK_250M_270' to cell 'BUFG' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/MMCM.vhd:178]
INFO: [Synth 8-113] binding component instance 'BUFG_CLK_125M' to cell 'BUFG' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/MMCM.vhd:184]
INFO: [Synth 8-113] binding component instance 'BUFG_CLK_500M' to cell 'BUFG' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/MMCM.vhd:190]
INFO: [Synth 8-113] binding component instance 'BUFG_CLK_25M' to cell 'BUFG' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/MMCM.vhd:196]
INFO: [Synth 8-113] binding component instance 'BUFG_CLK_6M' to cell 'BUFG' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/MMCM.vhd:202]
INFO: [Synth 8-113] binding component instance 'BUFG_CLK_66M' to cell 'BUFG' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/MMCM.vhd:208]
INFO: [Synth 8-256] done synthesizing module 'MMCM' (1#1) [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/MMCM.vhd:32]
INFO: [Synth 8-113] binding component instance 'BUFG_6M' to cell 'BUFG' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/ClockManager.vhd:86]
INFO: [Synth 8-113] binding component instance 'BUFG_AD9220_CLK' to cell 'BUFG' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/ClockManager.vhd:95]
	Parameter CE_TYPE bound to: SYNC - type: string 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_I_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'BUFG_AD9220_CLK_OUT' to cell 'BUFGCE' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/ClockManager.vhd:101]
INFO: [Synth 8-256] done synthesizing module 'ClockManager' (2#1) [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/ClockManager.vhd:35]
INFO: [Synth 8-3491] module 'ResetManager' declared at 'C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/ResetManager.vhd:14' bound to instance 'ResetManager_0' of component 'ResetManager' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/TopLevel.vhd:1038]
INFO: [Synth 8-638] synthesizing module 'ResetManager' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/ResetManager.vhd:29]
INFO: [Synth 8-3491] module 'EdgeDetector' declared at 'C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/EdgeDetector.vhd:11' bound to instance 'EdgeDetector_TcpOpecAckEdge' of component 'EdgeDetector' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/ResetManager.vhd:72]
INFO: [Synth 8-638] synthesizing module 'EdgeDetector' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/EdgeDetector.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'EdgeDetector' (3#1) [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/EdgeDetector.vhd:18]
INFO: [Synth 8-3491] module 'EdgeDetector' declared at 'C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/EdgeDetector.vhd:11' bound to instance 'EdgeDetector_TcpOpecAckNEdge' of component 'EdgeDetector' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/ResetManager.vhd:79]
	Parameter G_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'PulseExtender' declared at 'C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/PulseExtender.vhd:11' bound to instance 'PulseExtender_TcpOpenAck' of component 'PulseExtender' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/ResetManager.vhd:88]
INFO: [Synth 8-638] synthesizing module 'PulseExtender__parameterized0' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/PulseExtender.vhd:23]
	Parameter G_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'PulseExtender__parameterized0' (4#1) [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/PulseExtender.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'ResetManager' (5#1) [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/ResetManager.vhd:29]
INFO: [Synth 8-3491] module 'WRAP_SiTCP_GMII_XC7A_32K' declared at 'C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/WRAP_SiTCP_GMII_XC7A_32K.v:19' bound to instance 'WRAP_SiTCP_GMII_XC7A_32K_0' of component 'WRAP_SiTCP_GMII_XC7A_32K' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/TopLevel.vhd:1068]
INFO: [Synth 8-638] synthesizing module 'WRAP_SiTCP_GMII_XC7A_32K' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/WRAP_SiTCP_GMII_XC7A_32K.v:19]
	Parameter TIM_PERIOD bound to: 8'b00011001 
INFO: [Synth 8-638] synthesizing module 'TIMER' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/TIMER.v:13]
	Parameter TIM_PERIOD bound to: 8'b00010111 
INFO: [Synth 8-256] done synthesizing module 'TIMER' (6#1) [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/TIMER.v:13]
INFO: [Synth 8-638] synthesizing module 'SiTCP_XC7A_32K_BBT_V70' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/SiTCP_XC7A_32K_BBT_V70.v:16]
INFO: [Synth 8-256] done synthesizing module 'SiTCP_XC7A_32K_BBT_V70' (7#1) [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/SiTCP_XC7A_32K_BBT_V70.v:16]
INFO: [Synth 8-256] done synthesizing module 'WRAP_SiTCP_GMII_XC7A_32K' (8#1) [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/WRAP_SiTCP_GMII_XC7A_32K.v:19]
INFO: [Synth 8-3491] module 'RBCP_Distributor' declared at 'C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/RBCP_Distributor.vhd:12' bound to instance 'RBCP_Distributor_0' of component 'RBCP_Distributor' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/TopLevel.vhd:1129]
INFO: [Synth 8-638] synthesizing module 'RBCP_Distributor' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/RBCP_Distributor.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'RBCP_Distributor' (9#1) [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/RBCP_Distributor.vhd:37]
	Parameter G_VERSION_ADDR bound to: 32'b11110000000000000000000000000000 
	Parameter G_VERSION bound to: 16'b0001010000110001 
	Parameter G_SYNTHESIZED_DATE bound to: 32'b00100000001000000000001000100101 
INFO: [Synth 8-3491] module 'Version' declared at 'C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/Version.vhd:11' bound to instance 'Version_0' of component 'Version' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/TopLevel.vhd:1153]
INFO: [Synth 8-638] synthesizing module 'Version__parameterized0' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/Version.vhd:30]
	Parameter G_VERSION_ADDR bound to: -268435456 - type: integer 
	Parameter G_VERSION bound to: 16'b0001010000110001 
	Parameter G_SYNTHESIZED_DATE bound to: 538968613 - type: integer 
	Parameter G_ADDR bound to: -268435456 - type: integer 
	Parameter G_LEN bound to: 6 - type: integer 
	Parameter G_ADDR_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'RBCP_Sender' declared at 'C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/RBCP_Sender.vhd:13' bound to instance 'RBCP_Sender_0' of component 'RBCP_Sender' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/Version.vhd:60]
INFO: [Synth 8-638] synthesizing module 'RBCP_Sender__parameterized0' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/RBCP_Sender.vhd:36]
	Parameter G_ADDR bound to: -268435456 - type: integer 
	Parameter G_LEN bound to: 6 - type: integer 
	Parameter G_ADDR_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'RBCP_Sender__parameterized0' (10#1) [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/RBCP_Sender.vhd:36]
INFO: [Synth 8-256] done synthesizing module 'Version__parameterized0' (11#1) [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/Version.vhd:30]
	Parameter G_DIRECT_CONTROL_ADDR bound to: 32'b00000000000000000000000000000000 
INFO: [Synth 8-3491] module 'DirectControl' declared at 'C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/DirectControl.vhd:12' bound to instance 'DirectControl_0' of component 'DirectControl' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/TopLevel.vhd:1169]
INFO: [Synth 8-638] synthesizing module 'DirectControl__parameterized0' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/DirectControl.vhd:55]
	Parameter G_DIRECT_CONTROL_ADDR bound to: 0 - type: integer 
	Parameter G_ADDR bound to: 0 - type: integer 
	Parameter G_LEN bound to: 3 - type: integer 
	Parameter G_ADDR_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'RBCP_Receiver' declared at 'C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/RBCP_Receiver.vhd:13' bound to instance 'RBCP_Receiver_0' of component 'RBCP_Receiver' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/DirectControl.vhd:140]
INFO: [Synth 8-638] synthesizing module 'RBCP_Receiver__parameterized0' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/RBCP_Receiver.vhd:35]
	Parameter G_ADDR bound to: 0 - type: integer 
	Parameter G_LEN bound to: 3 - type: integer 
	Parameter G_ADDR_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'RBCP_Receiver__parameterized0' (12#1) [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/RBCP_Receiver.vhd:35]
INFO: [Synth 8-3491] module 'DFF_1Shot' declared at 'C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/DFF_1Shot.vhd:11' bound to instance 'DFF_1Shot_START_SC_CYCLE1' of component 'DFF_1Shot' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/DirectControl.vhd:159]
INFO: [Synth 8-638] synthesizing module 'DFF_1Shot' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/DFF_1Shot.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'DFF_1Shot' (13#1) [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/DFF_1Shot.vhd:20]
INFO: [Synth 8-3491] module 'DFF_1Shot' declared at 'C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/DFF_1Shot.vhd:11' bound to instance 'DFF_1Shot_START_SC_CYCLE2' of component 'DFF_1Shot' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/DirectControl.vhd:168]
	Parameter G_WIDTH bound to: 9 - type: integer 
INFO: [Synth 8-3491] module 'PulseExtender' declared at 'C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/PulseExtender.vhd:11' bound to instance 'PulseExtender_START_SC_CYCLE1' of component 'PulseExtender' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/DirectControl.vhd:177]
INFO: [Synth 8-638] synthesizing module 'PulseExtender__parameterized2' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/PulseExtender.vhd:23]
	Parameter G_WIDTH bound to: 9 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'PulseExtender__parameterized2' (13#1) [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/PulseExtender.vhd:23]
	Parameter G_WIDTH bound to: 9 - type: integer 
INFO: [Synth 8-3491] module 'PulseExtender' declared at 'C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/PulseExtender.vhd:11' bound to instance 'PulseExtender_START_SC_CYCLE2' of component 'PulseExtender' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/DirectControl.vhd:188]
INFO: [Synth 8-256] done synthesizing module 'DirectControl__parameterized0' (14#1) [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/DirectControl.vhd:55]
	Parameter G_SLOW_CONTROL1_ADDR bound to: 32'b00000000000000000000000000000011 
	Parameter G_SLOW_CONTROL2_ADDR bound to: 32'b00000000000000000000000000111101 
INFO: [Synth 8-3491] module 'GlobalSlowControl' declared at 'C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/GlobalSlowControl.vhd:11' bound to instance 'GlobalSlowControl_0' of component 'GlobalSlowControl' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/TopLevel.vhd:1204]
INFO: [Synth 8-638] synthesizing module 'GlobalSlowControl__parameterized0' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/GlobalSlowControl.vhd:45]
	Parameter G_SLOW_CONTROL1_ADDR bound to: 3 - type: integer 
	Parameter G_SLOW_CONTROL2_ADDR bound to: 61 - type: integer 
	Parameter G_SLOW_CONTROL_ADDR bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'SlowControl' declared at 'C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/SlowControl.vhd:12' bound to instance 'SlowControl_1' of component 'SlowControl' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/GlobalSlowControl.vhd:72]
INFO: [Synth 8-638] synthesizing module 'SlowControl__parameterized0' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/SlowControl.vhd:35]
	Parameter G_SLOW_CONTROL_ADDR bound to: 3 - type: integer 
	Parameter G_ADDR bound to: 3 - type: integer 
	Parameter G_LEN bound to: 57 - type: integer 
	Parameter G_ADDR_WIDTH bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'RBCP_Receiver' declared at 'C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/RBCP_Receiver.vhd:13' bound to instance 'RBCP_Receiver_0' of component 'RBCP_Receiver' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/SlowControl.vhd:123]
INFO: [Synth 8-638] synthesizing module 'RBCP_Receiver__parameterized2' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/RBCP_Receiver.vhd:35]
	Parameter G_ADDR bound to: 3 - type: integer 
	Parameter G_LEN bound to: 57 - type: integer 
	Parameter G_ADDR_WIDTH bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'RBCP_Receiver__parameterized2' (14#1) [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/RBCP_Receiver.vhd:35]
INFO: [Synth 8-3491] module 'SlowControlRegister' declared at 'C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/SlowControlRegister.vhd:12' bound to instance 'SlowControlRegister_0' of component 'SlowControlRegister' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/SlowControl.vhd:142]
INFO: [Synth 8-638] synthesizing module 'SlowControlRegister' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/SlowControlRegister.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'SlowControlRegister' (15#1) [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/SlowControlRegister.vhd:26]
	Parameter G_BITS bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'Serializer' declared at 'C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/Serializer.vhd:11' bound to instance 'Serializer_0' of component 'Serializer' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/SlowControl.vhd:152]
INFO: [Synth 8-638] synthesizing module 'Serializer__parameterized0' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/Serializer.vhd:24]
	Parameter G_BITS bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Serializer__parameterized0' (16#1) [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/Serializer.vhd:24]
INFO: [Synth 8-3491] module 'Synchronizer' declared at 'C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/Synchronizer.vhd:14' bound to instance 'Synchronizer_StartCycle' of component 'Synchronizer' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/SlowControl.vhd:166]
INFO: [Synth 8-638] synthesizing module 'Synchronizer' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/Synchronizer.vhd:23]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'DoubleFFSynchronizerFF1' to cell 'FDC' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/Synchronizer.vhd:31]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'DoubleFFSynchronizerFF2' to cell 'FDC' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/Synchronizer.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'Synchronizer' (17#1) [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/Synchronizer.vhd:23]
INFO: [Synth 8-3491] module 'Synchronizer' declared at 'C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/Synchronizer.vhd:14' bound to instance 'Synchronizer_SelectSC' of component 'Synchronizer' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/SlowControl.vhd:173]
INFO: [Synth 8-256] done synthesizing module 'SlowControl__parameterized0' (18#1) [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/SlowControl.vhd:35]
	Parameter G_SLOW_CONTROL_ADDR bound to: 61 - type: integer 
INFO: [Synth 8-3491] module 'SlowControl' declared at 'C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/SlowControl.vhd:12' bound to instance 'SlowControl_2' of component 'SlowControl' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/GlobalSlowControl.vhd:91]
INFO: [Synth 8-638] synthesizing module 'SlowControl__parameterized2' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/SlowControl.vhd:35]
	Parameter G_SLOW_CONTROL_ADDR bound to: 61 - type: integer 
	Parameter G_ADDR bound to: 61 - type: integer 
	Parameter G_LEN bound to: 57 - type: integer 
	Parameter G_ADDR_WIDTH bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'RBCP_Receiver' declared at 'C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/RBCP_Receiver.vhd:13' bound to instance 'RBCP_Receiver_0' of component 'RBCP_Receiver' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/SlowControl.vhd:123]
INFO: [Synth 8-638] synthesizing module 'RBCP_Receiver__parameterized4' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/RBCP_Receiver.vhd:35]
	Parameter G_ADDR bound to: 61 - type: integer 
	Parameter G_LEN bound to: 57 - type: integer 
	Parameter G_ADDR_WIDTH bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'RBCP_Receiver__parameterized4' (18#1) [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/RBCP_Receiver.vhd:35]
INFO: [Synth 8-3491] module 'SlowControlRegister' declared at 'C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/SlowControlRegister.vhd:12' bound to instance 'SlowControlRegister_0' of component 'SlowControlRegister' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/SlowControl.vhd:142]
	Parameter G_BITS bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'Serializer' declared at 'C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/Serializer.vhd:11' bound to instance 'Serializer_0' of component 'Serializer' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/SlowControl.vhd:152]
INFO: [Synth 8-3491] module 'Synchronizer' declared at 'C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/Synchronizer.vhd:14' bound to instance 'Synchronizer_StartCycle' of component 'Synchronizer' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/SlowControl.vhd:166]
INFO: [Synth 8-3491] module 'Synchronizer' declared at 'C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/Synchronizer.vhd:14' bound to instance 'Synchronizer_SelectSC' of component 'Synchronizer' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/SlowControl.vhd:173]
INFO: [Synth 8-256] done synthesizing module 'SlowControl__parameterized2' (18#1) [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/SlowControl.vhd:35]
INFO: [Synth 8-256] done synthesizing module 'GlobalSlowControl__parameterized0' (19#1) [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/GlobalSlowControl.vhd:45]
	Parameter G_READ_REGISTER1_ADDR bound to: 32'b00000000000000000000000000111100 
	Parameter G_READ_REGISTER2_ADDR bound to: 32'b00000000000000000000000001110110 
INFO: [Synth 8-3491] module 'GlobalReadRegister' declared at 'C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/GlobalReadRegister.vhd:11' bound to instance 'GlobalReadRegister_0' of component 'GlobalReadRegister' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/TopLevel.vhd:1228]
INFO: [Synth 8-638] synthesizing module 'GlobalReadRegister__parameterized0' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/GlobalReadRegister.vhd:36]
	Parameter G_READ_REGISTER1_ADDR bound to: 60 - type: integer 
	Parameter G_READ_REGISTER2_ADDR bound to: 118 - type: integer 
	Parameter G_READ_REGISTER_ADDR bound to: 60 - type: integer 
INFO: [Synth 8-3491] module 'ReadRegister' declared at 'C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/ReadRegister.vhd:13' bound to instance 'ReadRegister_1' of component 'ReadRegister' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/GlobalReadRegister.vhd:61]
INFO: [Synth 8-638] synthesizing module 'ReadRegister__parameterized0' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/ReadRegister.vhd:33]
	Parameter G_READ_REGISTER_ADDR bound to: 60 - type: integer 
	Parameter G_ADDR bound to: 60 - type: integer 
	Parameter G_LEN bound to: 1 - type: integer 
	Parameter G_ADDR_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'RBCP_Receiver' declared at 'C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/RBCP_Receiver.vhd:13' bound to instance 'RBCP_Receiver_0' of component 'RBCP_Receiver' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/ReadRegister.vhd:95]
INFO: [Synth 8-638] synthesizing module 'RBCP_Receiver__parameterized6' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/RBCP_Receiver.vhd:35]
	Parameter G_ADDR bound to: 60 - type: integer 
	Parameter G_LEN bound to: 1 - type: integer 
	Parameter G_ADDR_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'RBCP_Receiver__parameterized6' (19#1) [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/RBCP_Receiver.vhd:35]
	Parameter G_WIDTH bound to: 9 - type: integer 
INFO: [Synth 8-3491] module 'PulseExtender' declared at 'C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/PulseExtender.vhd:11' bound to instance 'PulseExtender_0' of component 'PulseExtender' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/ReadRegister.vhd:114]
INFO: [Synth 8-3491] module 'Synchronizer' declared at 'C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/Synchronizer.vhd:14' bound to instance 'Synchronizer_0' of component 'Synchronizer' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/ReadRegister.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'ReadRegister__parameterized0' (20#1) [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/ReadRegister.vhd:33]
	Parameter G_READ_REGISTER_ADDR bound to: 118 - type: integer 
INFO: [Synth 8-3491] module 'ReadRegister' declared at 'C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/ReadRegister.vhd:13' bound to instance 'ReadRegister_2' of component 'ReadRegister' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/GlobalReadRegister.vhd:78]
INFO: [Synth 8-638] synthesizing module 'ReadRegister__parameterized2' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/ReadRegister.vhd:33]
	Parameter G_READ_REGISTER_ADDR bound to: 118 - type: integer 
	Parameter G_ADDR bound to: 118 - type: integer 
	Parameter G_LEN bound to: 1 - type: integer 
	Parameter G_ADDR_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'RBCP_Receiver' declared at 'C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/RBCP_Receiver.vhd:13' bound to instance 'RBCP_Receiver_0' of component 'RBCP_Receiver' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/ReadRegister.vhd:95]
INFO: [Synth 8-638] synthesizing module 'RBCP_Receiver__parameterized8' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/RBCP_Receiver.vhd:35]
	Parameter G_ADDR bound to: 118 - type: integer 
	Parameter G_LEN bound to: 1 - type: integer 
	Parameter G_ADDR_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'RBCP_Receiver__parameterized8' (20#1) [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/RBCP_Receiver.vhd:35]
	Parameter G_WIDTH bound to: 9 - type: integer 
INFO: [Synth 8-3491] module 'PulseExtender' declared at 'C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/PulseExtender.vhd:11' bound to instance 'PulseExtender_0' of component 'PulseExtender' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/ReadRegister.vhd:114]
INFO: [Synth 8-3491] module 'Synchronizer' declared at 'C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/Synchronizer.vhd:14' bound to instance 'Synchronizer_0' of component 'Synchronizer' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/ReadRegister.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'ReadRegister__parameterized2' (20#1) [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/ReadRegister.vhd:33]
INFO: [Synth 8-256] done synthesizing module 'GlobalReadRegister__parameterized0' (21#1) [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/GlobalReadRegister.vhd:36]
	Parameter G_TRIGGER_MANAGER_ADDRESS bound to: 32'b00000000000000010000000100000000 
INFO: [Synth 8-3491] module 'TriggerManager' declared at 'C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/TriggerManager.vhd:12' bound to instance 'TriggerManager_0' of component 'TriggerManager' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/TopLevel.vhd:1248]
INFO: [Synth 8-638] synthesizing module 'TriggerManager__parameterized0' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/TriggerManager.vhd:68]
	Parameter G_TRIGGER_MANAGER_ADDRESS bound to: 65792 - type: integer 
	Parameter G_ADDR bound to: 65792 - type: integer 
	Parameter G_LEN bound to: 2 - type: integer 
	Parameter G_ADDR_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'RBCP_Receiver' declared at 'C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/RBCP_Receiver.vhd:13' bound to instance 'RBCP_Receiver_0' of component 'RBCP_Receiver' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/TriggerManager.vhd:212]
INFO: [Synth 8-638] synthesizing module 'RBCP_Receiver__parameterized10' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/RBCP_Receiver.vhd:35]
	Parameter G_ADDR bound to: 65792 - type: integer 
	Parameter G_LEN bound to: 2 - type: integer 
	Parameter G_ADDR_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'RBCP_Receiver__parameterized10' (21#1) [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/RBCP_Receiver.vhd:35]
INFO: [Synth 8-3491] module 'TriggerDelayer' declared at 'C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/project/project.srcs/sources_1/imports/rtl/TriggerDelayer.vhd:13' bound to instance 'Trig_Delayer' of component 'TriggerDelayer' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/TriggerManager.vhd:256]
INFO: [Synth 8-638] synthesizing module 'TriggerDelayer' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/project/project.srcs/sources_1/imports/rtl/TriggerDelayer.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'TriggerDelayer' (22#1) [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/project/project.srcs/sources_1/imports/rtl/TriggerDelayer.vhd:24]
INFO: [Synth 8-3491] module 'TriggerDelayer' declared at 'C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/project/project.srcs/sources_1/imports/rtl/TriggerDelayer.vhd:13' bound to instance 'L1_Delayer' of component 'TriggerDelayer' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/TriggerManager.vhd:282]
INFO: [Synth 8-3491] module 'TriggerDelayer' declared at 'C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/project/project.srcs/sources_1/imports/rtl/TriggerDelayer.vhd:13' bound to instance 'L2_Delayer' of component 'TriggerDelayer' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/TriggerManager.vhd:299]
INFO: [Synth 8-3491] module 'SynchEdgeDetector' declared at 'C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/SynchEdgeDetector.vhd:11' bound to instance 'SynchEdgeDetector_HOLD' of component 'SynchEdgeDetector' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/TriggerManager.vhd:400]
INFO: [Synth 8-638] synthesizing module 'SynchEdgeDetector' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/SynchEdgeDetector.vhd:20]
INFO: [Synth 8-3491] module 'Synchronizer' declared at 'C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/Synchronizer.vhd:14' bound to instance 'Synchronizer_0' of component 'Synchronizer' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/SynchEdgeDetector.vhd:36]
INFO: [Synth 8-256] done synthesizing module 'SynchEdgeDetector' (23#1) [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/SynchEdgeDetector.vhd:20]
INFO: [Synth 8-3491] module 'SynchEdgeDetector' declared at 'C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/SynchEdgeDetector.vhd:11' bound to instance 'SynchEdgeDetector_L1' of component 'SynchEdgeDetector' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/TriggerManager.vhd:407]
INFO: [Synth 8-3491] module 'SynchEdgeDetector' declared at 'C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/SynchEdgeDetector.vhd:11' bound to instance 'SynchEdgeDetector_L2' of component 'SynchEdgeDetector' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/TriggerManager.vhd:414]
INFO: [Synth 8-3491] module 'SynchEdgeDetector' declared at 'C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/SynchEdgeDetector.vhd:11' bound to instance 'SynchEdgeDetector_FAST_CLEAR' of component 'SynchEdgeDetector' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/TriggerManager.vhd:421]
INFO: [Synth 8-3491] module 'Synchronizer' declared at 'C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/Synchronizer.vhd:14' bound to instance 'Synchronizer_GathererBusy' of component 'Synchronizer' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/TriggerManager.vhd:441]
INFO: [Synth 8-3491] module 'InterclockTrigger' declared at 'C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/InterclockTrigger.vhd:11' bound to instance 'InterclockTrigger_AdcTrigger' of component 'InterclockTrigger' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/TriggerManager.vhd:517]
INFO: [Synth 8-638] synthesizing module 'InterclockTrigger' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/InterclockTrigger.vhd:21]
INFO: [Synth 8-3491] module 'Synchronizer' declared at 'C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/Synchronizer.vhd:14' bound to instance 'Synchronizer_TriggerInExtended' of component 'Synchronizer' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/InterclockTrigger.vhd:52]
INFO: [Synth 8-3491] module 'Synchronizer' declared at 'C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/Synchronizer.vhd:14' bound to instance 'Synchronizer_ResetTriggerIn' of component 'Synchronizer' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/InterclockTrigger.vhd:60]
INFO: [Synth 8-256] done synthesizing module 'InterclockTrigger' (24#1) [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/InterclockTrigger.vhd:21]
INFO: [Synth 8-3491] module 'InterclockTrigger' declared at 'C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/InterclockTrigger.vhd:11' bound to instance 'InterclockTrigger_ScalerTrigger' of component 'InterclockTrigger' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/TriggerManager.vhd:526]
INFO: [Synth 8-3491] module 'InterclockTrigger' declared at 'C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/InterclockTrigger.vhd:11' bound to instance 'InterclockTrigger_TransmitStart' of component 'InterclockTrigger' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/TriggerManager.vhd:535]
INFO: [Synth 8-3491] module 'InterclockTrigger' declared at 'C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/InterclockTrigger.vhd:11' bound to instance 'InterclockTrigger_AdcFastClear' of component 'InterclockTrigger' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/TriggerManager.vhd:544]
INFO: [Synth 8-3491] module 'InterclockTrigger' declared at 'C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/InterclockTrigger.vhd:11' bound to instance 'InterclockTrigger_TdcFastClear' of component 'InterclockTrigger' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/TriggerManager.vhd:553]
INFO: [Synth 8-3491] module 'InterclockTrigger' declared at 'C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/InterclockTrigger.vhd:11' bound to instance 'InterclockTrigger_ScalerFastClear' of component 'InterclockTrigger' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/TriggerManager.vhd:562]
INFO: [Synth 8-3491] module 'SynchEdgeDetector' declared at 'C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/SynchEdgeDetector.vhd:11' bound to instance 'SynchEdgeDetector_IsDaqMode' of component 'SynchEdgeDetector' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/TriggerManager.vhd:581]
INFO: [Synth 8-3491] module 'HoldExpander' declared at 'C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/HoldExpander.vhd:11' bound to instance 'HoldExpander_0' of component 'HoldExpander' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/TriggerManager.vhd:591]
INFO: [Synth 8-638] synthesizing module 'HoldExpander' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/HoldExpander.vhd:25]
INFO: [Synth 8-3491] module 'EdgeDetector' declared at 'C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/EdgeDetector.vhd:11' bound to instance 'EdgeDetector_HOLD' of component 'EdgeDetector' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/HoldExpander.vhd:80]
	Parameter G_CLK bound to: 1000 - type: integer 
INFO: [Synth 8-3491] module 'Delayer' declared at 'C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/Delayer.vhd:11' bound to instance 'Delayer_0' of component 'Delayer' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/HoldExpander.vhd:88]
INFO: [Synth 8-638] synthesizing module 'Delayer__parameterized0' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/Delayer.vhd:22]
	Parameter G_CLK bound to: 1000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Delayer__parameterized0' (25#1) [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/Delayer.vhd:22]
INFO: [Synth 8-256] done synthesizing module 'HoldExpander' (26#1) [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/HoldExpander.vhd:25]
INFO: [Synth 8-3491] module 'BusyManager' declared at 'C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/BusyManager.vhd:11' bound to instance 'BusyManager_0' of component 'BusyManager' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/TriggerManager.vhd:603]
INFO: [Synth 8-638] synthesizing module 'BusyManager' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/BusyManager.vhd:22]
INFO: [Synth 8-256] done synthesizing module 'BusyManager' (27#1) [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/BusyManager.vhd:22]
INFO: [Synth 8-3491] module 'Synchronizer' declared at 'C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/Synchronizer.vhd:14' bound to instance 'Synchronizer_AdcTdcBusy' of component 'Synchronizer' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/TriggerManager.vhd:639]
INFO: [Synth 8-256] done synthesizing module 'TriggerManager__parameterized0' (28#1) [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/TriggerManager.vhd:68]
	Parameter G_STATUS_REGISTER_ADDR bound to: 32'b00000000000000000000000001110111 
INFO: [Synth 8-3491] module 'StatusRegister' declared at 'C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/StatusRegister.vhd:12' bound to instance 'StatusRegister_0' of component 'StatusRegister' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/TopLevel.vhd:1295]
INFO: [Synth 8-638] synthesizing module 'StatusRegister__parameterized0' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/StatusRegister.vhd:33]
	Parameter G_STATUS_REGISTER_ADDR bound to: 119 - type: integer 
	Parameter G_ADDR bound to: 119 - type: integer 
	Parameter G_LEN bound to: 1 - type: integer 
	Parameter G_ADDR_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'RBCP_Receiver' declared at 'C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/RBCP_Receiver.vhd:13' bound to instance 'RBCP_Receiver_0' of component 'RBCP_Receiver' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/StatusRegister.vhd:63]
INFO: [Synth 8-638] synthesizing module 'RBCP_Receiver__parameterized12' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/RBCP_Receiver.vhd:35]
	Parameter G_ADDR bound to: 119 - type: integer 
	Parameter G_LEN bound to: 1 - type: integer 
	Parameter G_ADDR_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'RBCP_Receiver__parameterized12' (28#1) [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/RBCP_Receiver.vhd:35]
INFO: [Synth 8-256] done synthesizing module 'StatusRegister__parameterized0' (29#1) [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/StatusRegister.vhd:33]
	Parameter G_PEDESTAL_SUPPRESSION_ADDR bound to: 32'b00000000000000000001000000000000 
INFO: [Synth 8-3491] module 'ADC' declared at 'C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/ADC.vhd:12' bound to instance 'ADC_0' of component 'ADC' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/TopLevel.vhd:1313]
INFO: [Synth 8-638] synthesizing module 'ADC__parameterized0' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/ADC.vhd:73]
	Parameter G_PEDESTAL_SUPPRESSION_ADDR bound to: 4096 - type: integer 
INFO: [Synth 8-3491] module 'ADC_Controller' declared at 'C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/ADC_Controller.vhd:12' bound to instance 'ADC_Controller_0' of component 'ADC_Controller' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/ADC.vhd:190]
INFO: [Synth 8-638] synthesizing module 'ADC_Controller' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/ADC_Controller.vhd:38]
INFO: [Synth 8-3491] module 'SynchEdgeDetector' declared at 'C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/SynchEdgeDetector.vhd:11' bound to instance 'SynchEdgeDetector_0' of component 'SynchEdgeDetector' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/ADC_Controller.vhd:62]
INFO: [Synth 8-256] done synthesizing module 'ADC_Controller' (30#1) [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/ADC_Controller.vhd:38]
	Parameter G_IS_LAST_CHANNEL bound to: 1'b0 
	Parameter G_IS_LOW_GAIN bound to: 1'b0 
	Parameter G_PEDESTAL_SUPPRESSION_ADDR bound to: 4096 - type: integer 
INFO: [Synth 8-3491] module 'ADC_Core' declared at 'C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/ADC_Core.vhd:12' bound to instance 'ADC_Core_HG1' of component 'ADC_Core' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/ADC.vhd:216]
INFO: [Synth 8-638] synthesizing module 'ADC_Core__parameterized0' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/ADC_Core.vhd:49]
	Parameter G_IS_LAST_CHANNEL bound to: 1'b0 
	Parameter G_IS_LOW_GAIN bound to: 1'b0 
	Parameter G_PEDESTAL_SUPPRESSION_ADDR bound to: 4096 - type: integer 
	Parameter G_ADDR bound to: 4096 - type: integer 
	Parameter G_LEN bound to: 64 - type: integer 
	Parameter G_ADDR_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'RBCP_Receiver16bit' declared at 'C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/RBCP_Receiver16bit.vhd:12' bound to instance 'RBCP_Receiver_0' of component 'RBCP_Receiver16bit' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/ADC_Core.vhd:119]
INFO: [Synth 8-638] synthesizing module 'RBCP_Receiver16bit__parameterized0' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/RBCP_Receiver16bit.vhd:34]
	Parameter G_ADDR bound to: 4096 - type: integer 
	Parameter G_LEN bound to: 64 - type: integer 
	Parameter G_ADDR_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'RBCP_Receiver16bit__parameterized0' (31#1) [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/RBCP_Receiver16bit.vhd:34]
	Parameter G_WIDTH bound to: 16 - type: integer 
	Parameter G_DEPTH bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'DualPortRam' declared at 'C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/DualPortRam.vhd:12' bound to instance 'PedestalSuppressionRam' of component 'DualPortRam' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/ADC_Core.vhd:138]
INFO: [Synth 8-638] synthesizing module 'DualPortRam__parameterized0' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/DualPortRam.vhd:30]
	Parameter G_WIDTH bound to: 16 - type: integer 
	Parameter G_DEPTH bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'DualPortRam__parameterized0' (32#1) [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/DualPortRam.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'ADC_Core__parameterized0' (33#1) [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/ADC_Core.vhd:49]
	Parameter G_IS_LAST_CHANNEL bound to: 1'b0 
	Parameter G_IS_LOW_GAIN bound to: 1'b1 
	Parameter G_PEDESTAL_SUPPRESSION_ADDR bound to: 32'b00000000000000000001000010000000 
INFO: [Synth 8-3491] module 'ADC_Core' declared at 'C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/ADC_Core.vhd:12' bound to instance 'ADC_Core_LG1' of component 'ADC_Core' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/ADC.vhd:244]
INFO: [Synth 8-638] synthesizing module 'ADC_Core__parameterized2' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/ADC_Core.vhd:49]
	Parameter G_IS_LAST_CHANNEL bound to: 1'b0 
	Parameter G_IS_LOW_GAIN bound to: 1'b1 
	Parameter G_PEDESTAL_SUPPRESSION_ADDR bound to: 4224 - type: integer 
	Parameter G_ADDR bound to: 4224 - type: integer 
	Parameter G_LEN bound to: 64 - type: integer 
	Parameter G_ADDR_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'RBCP_Receiver16bit' declared at 'C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/RBCP_Receiver16bit.vhd:12' bound to instance 'RBCP_Receiver_0' of component 'RBCP_Receiver16bit' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/ADC_Core.vhd:119]
INFO: [Synth 8-638] synthesizing module 'RBCP_Receiver16bit__parameterized2' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/RBCP_Receiver16bit.vhd:34]
	Parameter G_ADDR bound to: 4224 - type: integer 
	Parameter G_LEN bound to: 64 - type: integer 
	Parameter G_ADDR_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'RBCP_Receiver16bit__parameterized2' (33#1) [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/RBCP_Receiver16bit.vhd:34]
	Parameter G_WIDTH bound to: 16 - type: integer 
	Parameter G_DEPTH bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'DualPortRam' declared at 'C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/DualPortRam.vhd:12' bound to instance 'PedestalSuppressionRam' of component 'DualPortRam' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/ADC_Core.vhd:138]
INFO: [Synth 8-256] done synthesizing module 'ADC_Core__parameterized2' (33#1) [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/ADC_Core.vhd:49]
	Parameter G_IS_LAST_CHANNEL bound to: 1'b1 
	Parameter G_IS_LOW_GAIN bound to: 1'b0 
	Parameter G_PEDESTAL_SUPPRESSION_ADDR bound to: 32'b00000000000000000001000001000000 
INFO: [Synth 8-3491] module 'ADC_Core' declared at 'C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/ADC_Core.vhd:12' bound to instance 'ADC_Core_HG2' of component 'ADC_Core' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/ADC.vhd:272]
INFO: [Synth 8-638] synthesizing module 'ADC_Core__parameterized4' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/ADC_Core.vhd:49]
	Parameter G_IS_LAST_CHANNEL bound to: 1'b1 
	Parameter G_IS_LOW_GAIN bound to: 1'b0 
	Parameter G_PEDESTAL_SUPPRESSION_ADDR bound to: 4160 - type: integer 
	Parameter G_ADDR bound to: 4160 - type: integer 
	Parameter G_LEN bound to: 64 - type: integer 
	Parameter G_ADDR_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'RBCP_Receiver16bit' declared at 'C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/RBCP_Receiver16bit.vhd:12' bound to instance 'RBCP_Receiver_0' of component 'RBCP_Receiver16bit' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/ADC_Core.vhd:119]
INFO: [Synth 8-638] synthesizing module 'RBCP_Receiver16bit__parameterized4' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/RBCP_Receiver16bit.vhd:34]
	Parameter G_ADDR bound to: 4160 - type: integer 
	Parameter G_LEN bound to: 64 - type: integer 
	Parameter G_ADDR_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'RBCP_Receiver16bit__parameterized4' (33#1) [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/RBCP_Receiver16bit.vhd:34]
	Parameter G_WIDTH bound to: 16 - type: integer 
	Parameter G_DEPTH bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'DualPortRam' declared at 'C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/DualPortRam.vhd:12' bound to instance 'PedestalSuppressionRam' of component 'DualPortRam' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/ADC_Core.vhd:138]
INFO: [Synth 8-256] done synthesizing module 'ADC_Core__parameterized4' (33#1) [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/ADC_Core.vhd:49]
	Parameter G_IS_LAST_CHANNEL bound to: 1'b1 
	Parameter G_IS_LOW_GAIN bound to: 1'b1 
	Parameter G_PEDESTAL_SUPPRESSION_ADDR bound to: 32'b00000000000000000001000011000000 
INFO: [Synth 8-3491] module 'ADC_Core' declared at 'C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/ADC_Core.vhd:12' bound to instance 'ADC_Core_LG2' of component 'ADC_Core' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/ADC.vhd:300]
INFO: [Synth 8-638] synthesizing module 'ADC_Core__parameterized6' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/ADC_Core.vhd:49]
	Parameter G_IS_LAST_CHANNEL bound to: 1'b1 
	Parameter G_IS_LOW_GAIN bound to: 1'b1 
	Parameter G_PEDESTAL_SUPPRESSION_ADDR bound to: 4288 - type: integer 
	Parameter G_ADDR bound to: 4288 - type: integer 
	Parameter G_LEN bound to: 64 - type: integer 
	Parameter G_ADDR_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'RBCP_Receiver16bit' declared at 'C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/RBCP_Receiver16bit.vhd:12' bound to instance 'RBCP_Receiver_0' of component 'RBCP_Receiver16bit' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/ADC_Core.vhd:119]
INFO: [Synth 8-638] synthesizing module 'RBCP_Receiver16bit__parameterized6' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/RBCP_Receiver16bit.vhd:34]
	Parameter G_ADDR bound to: 4288 - type: integer 
	Parameter G_LEN bound to: 64 - type: integer 
	Parameter G_ADDR_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'RBCP_Receiver16bit__parameterized6' (33#1) [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/RBCP_Receiver16bit.vhd:34]
	Parameter G_WIDTH bound to: 16 - type: integer 
	Parameter G_DEPTH bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'DualPortRam' declared at 'C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/DualPortRam.vhd:12' bound to instance 'PedestalSuppressionRam' of component 'DualPortRam' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/ADC_Core.vhd:138]
INFO: [Synth 8-256] done synthesizing module 'ADC_Core__parameterized6' (33#1) [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/ADC_Core.vhd:49]
	Parameter G_WIDTH bound to: 21 - type: integer 
	Parameter G_DEPTH bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'DoubleBuffer' declared at 'C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/DoubleBuffer.vhd:12' bound to instance 'ADC_EventBuffer_HG1' of component 'DoubleBuffer' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/ADC.vhd:328]
INFO: [Synth 8-638] synthesizing module 'DoubleBuffer__parameterized0' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/DoubleBuffer.vhd:38]
	Parameter G_WIDTH bound to: 21 - type: integer 
	Parameter G_DEPTH bound to: 6 - type: integer 
	Parameter G_WIDTH bound to: 21 - type: integer 
	Parameter G_DEPTH bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'DualPortRam' declared at 'C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/DualPortRam.vhd:12' bound to instance 'DualPortRam_0' of component 'DualPortRam' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/DoubleBuffer.vhd:90]
INFO: [Synth 8-638] synthesizing module 'DualPortRam__parameterized2' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/DualPortRam.vhd:30]
	Parameter G_WIDTH bound to: 21 - type: integer 
	Parameter G_DEPTH bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'DualPortRam__parameterized2' (33#1) [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/DualPortRam.vhd:30]
	Parameter G_WIDTH bound to: 21 - type: integer 
	Parameter G_DEPTH bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'DualPortRam' declared at 'C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/DualPortRam.vhd:12' bound to instance 'DualPortRam_1' of component 'DualPortRam' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/DoubleBuffer.vhd:105]
	Parameter G_BITS bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'SynchronizerNbit' declared at 'C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/SynchronizerNbit.vhd:11' bound to instance 'Synchronizer_Wptr' of component 'SynchronizerNbit' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/DoubleBuffer.vhd:179]
INFO: [Synth 8-638] synthesizing module 'SynchronizerNbit__parameterized0' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/SynchronizerNbit.vhd:23]
	Parameter G_BITS bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'Synchronizer' declared at 'C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/Synchronizer.vhd:14' bound to instance 'Synchronizer_0' of component 'Synchronizer' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/SynchronizerNbit.vhd:37]
INFO: [Synth 8-3491] module 'Synchronizer' declared at 'C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/Synchronizer.vhd:14' bound to instance 'Synchronizer_0' of component 'Synchronizer' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/SynchronizerNbit.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'SynchronizerNbit__parameterized0' (34#1) [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/SynchronizerNbit.vhd:23]
	Parameter G_BITS bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'SynchronizerNbit' declared at 'C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/SynchronizerNbit.vhd:11' bound to instance 'Synchronizer_Rptr' of component 'SynchronizerNbit' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/DoubleBuffer.vhd:190]
INFO: [Synth 8-256] done synthesizing module 'DoubleBuffer__parameterized0' (35#1) [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/DoubleBuffer.vhd:38]
	Parameter G_WIDTH bound to: 21 - type: integer 
	Parameter G_DEPTH bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'DoubleBuffer' declared at 'C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/DoubleBuffer.vhd:12' bound to instance 'ADC_EventBuffer_LG1' of component 'DoubleBuffer' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/ADC.vhd:349]
	Parameter G_WIDTH bound to: 21 - type: integer 
	Parameter G_DEPTH bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'DoubleBuffer' declared at 'C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/DoubleBuffer.vhd:12' bound to instance 'ADC_EventBuffer_HG2' of component 'DoubleBuffer' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/ADC.vhd:370]
	Parameter G_WIDTH bound to: 21 - type: integer 
	Parameter G_DEPTH bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'DoubleBuffer' declared at 'C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/DoubleBuffer.vhd:12' bound to instance 'ADC_EventBuffer_LG2' of component 'DoubleBuffer' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/ADC.vhd:391]
INFO: [Synth 8-256] done synthesizing module 'ADC__parameterized0' (36#1) [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/ADC.vhd:73]
INFO: [Synth 8-3491] module 'ReadRegisterSelector' declared at 'C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/ReadRegisterSelector.vhd:11' bound to instance 'ReadRegisterSelector_1' of component 'ReadRegisterSelector' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/TopLevel.vhd:1368]
INFO: [Synth 8-638] synthesizing module 'ReadRegisterSelector' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/ReadRegisterSelector.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'ReadRegisterSelector' (37#1) [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/ReadRegisterSelector.vhd:26]
INFO: [Synth 8-3491] module 'ReadRegisterSelector' declared at 'C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/ReadRegisterSelector.vhd:11' bound to instance 'ReadRegisterSelector_2' of component 'ReadRegisterSelector' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/TopLevel.vhd:1382]
	Parameter G_TIME_WINDOW_REGISTER_ADDRESS bound to: 32'b00000000000000000000000100000000 
INFO: [Synth 8-3491] module 'MHTDC' declared at 'C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/MHTDC.vhd:11' bound to instance 'MHTDC_0' of component 'MHTDC' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/TopLevel.vhd:1397]
INFO: [Synth 8-638] synthesizing module 'MHTDC__parameterized0' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/MHTDC.vhd:49]
	Parameter G_TIME_WINDOW_REGISTER_ADDRESS bound to: 256 - type: integer 
	Parameter G_TIME_WINDOW_REGISTER_ADDRESS bound to: 256 - type: integer 
INFO: [Synth 8-3491] module 'MHTDC_Core' declared at 'C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/MHTDC_Core.vhd:16' bound to instance 'MHTDC_Core_0' of component 'MHTDC_Core' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/MHTDC.vhd:131]
INFO: [Synth 8-638] synthesizing module 'MHTDC_Core__parameterized0' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/MHTDC_Core.vhd:60]
	Parameter G_TIME_WINDOW_REGISTER_ADDRESS bound to: 256 - type: integer 
INFO: [Synth 8-3491] module 'MHTDC_Counter' declared at 'C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/MHTDC_Counter.vhd:11' bound to instance 'MHTDC_Counter_Leading' of component 'MHTDC_Counter' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/MHTDC_Core.vhd:193]
INFO: [Synth 8-638] synthesizing module 'MHTDC_Counter' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/MHTDC_Counter.vhd:26]
INFO: [Synth 8-3491] module 'FineCounter' declared at 'C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/FineCounter.vhd:12' bound to instance 'FineCounter_0' of component 'FineCounter' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/MHTDC_Counter.vhd:56]
INFO: [Synth 8-638] synthesizing module 'FineCounter' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/FineCounter.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'FineCounter' (38#1) [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/FineCounter.vhd:24]
INFO: [Synth 8-3491] module 'FineCounterDecoder' declared at 'C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/FineCounterDecoder.vhd:12' bound to instance 'FineCounterDecoder_0' of component 'FineCounterDecoder' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/MHTDC_Counter.vhd:66]
INFO: [Synth 8-638] synthesizing module 'FineCounterDecoder' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/FineCounterDecoder.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'FineCounterDecoder' (39#1) [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/FineCounterDecoder.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'MHTDC_Counter' (40#1) [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/MHTDC_Counter.vhd:26]
INFO: [Synth 8-3491] module 'MHTDC_Counter' declared at 'C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/MHTDC_Counter.vhd:11' bound to instance 'MHTDC_Counter_Leading' of component 'MHTDC_Counter' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/MHTDC_Core.vhd:193]
INFO: [Synth 8-3491] module 'MHTDC_Counter' declared at 'C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/MHTDC_Counter.vhd:11' bound to instance 'MHTDC_Counter_Leading' of component 'MHTDC_Counter' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/MHTDC_Core.vhd:193]
INFO: [Synth 8-3491] module 'MHTDC_Counter' declared at 'C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/MHTDC_Counter.vhd:11' bound to instance 'MHTDC_Counter_Leading' of component 'MHTDC_Counter' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/MHTDC_Core.vhd:193]
INFO: [Common 17-14] Message 'Synth 8-3491' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-638] synthesizing module 'MHTDC_ChannelBuffer' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/MHTDC_ChannelBuffer.vhd:25]
	Parameter G_WIDTH bound to: 46 - type: integer 
	Parameter G_DEPTH bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'DualPortRam__parameterized4' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/DualPortRam.vhd:30]
	Parameter G_WIDTH bound to: 46 - type: integer 
	Parameter G_DEPTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'DualPortRam__parameterized4' (40#1) [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/DualPortRam.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'MHTDC_ChannelBuffer' (41#1) [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/MHTDC_ChannelBuffer.vhd:25]
	Parameter G_LT bound to: 1'b1 
INFO: [Synth 8-638] synthesizing module 'MHTDC_Builder__parameterized0' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/MHTDC_Builder.vhd:45]
	Parameter G_LT bound to: 1'b1 
INFO: [Synth 8-256] done synthesizing module 'MHTDC_Builder__parameterized0' (42#1) [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/MHTDC_Builder.vhd:45]
	Parameter G_LT bound to: 1'b0 
INFO: [Synth 8-638] synthesizing module 'MHTDC_Builder__parameterized2' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/MHTDC_Builder.vhd:45]
	Parameter G_LT bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'MHTDC_Builder__parameterized2' (42#1) [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/MHTDC_Builder.vhd:45]
INFO: [Synth 8-638] synthesizing module 'CommonStopManager' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/CommonStopManager.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'CommonStopManager' (43#1) [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/CommonStopManager.vhd:27]
	Parameter G_TIME_WINDOW_REGISTER_ADDRESS bound to: 256 - type: integer 
INFO: [Synth 8-638] synthesizing module 'TimeWindowRegister__parameterized0' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/TimeWindowRegister.vhd:31]
	Parameter G_TIME_WINDOW_REGISTER_ADDRESS bound to: 256 - type: integer 
	Parameter G_ADDR bound to: 256 - type: integer 
	Parameter G_LEN bound to: 2 - type: integer 
	Parameter G_ADDR_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'RBCP_Receiver__parameterized14' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/RBCP_Receiver.vhd:35]
	Parameter G_ADDR bound to: 256 - type: integer 
	Parameter G_LEN bound to: 2 - type: integer 
	Parameter G_ADDR_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'RBCP_Receiver__parameterized14' (43#1) [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/RBCP_Receiver.vhd:35]
INFO: [Synth 8-256] done synthesizing module 'TimeWindowRegister__parameterized0' (44#1) [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/TimeWindowRegister.vhd:31]
INFO: [Synth 8-4471] merging register 'CoarseCountTrailing_reg[42:0]' into 'CoarseCountLeading_reg[42:0]' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/MHTDC_Core.vhd:263]
INFO: [Synth 8-4471] merging register 'CoarseCountCommonStop_reg[42:0]' into 'CoarseCountLeading_reg[42:0]' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/MHTDC_Core.vhd:320]
INFO: [Synth 8-256] done synthesizing module 'MHTDC_Core__parameterized0' (45#1) [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/MHTDC_Core.vhd:60]
	Parameter G_WIDTH bound to: 20 - type: integer 
	Parameter G_DEPTH bound to: 11 - type: integer 
INFO: [Synth 8-638] synthesizing module 'DoubleBuffer__parameterized2' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/DoubleBuffer.vhd:38]
	Parameter G_WIDTH bound to: 20 - type: integer 
	Parameter G_DEPTH bound to: 11 - type: integer 
	Parameter G_WIDTH bound to: 20 - type: integer 
	Parameter G_DEPTH bound to: 11 - type: integer 
INFO: [Synth 8-638] synthesizing module 'DualPortRam__parameterized6' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/DualPortRam.vhd:30]
	Parameter G_WIDTH bound to: 20 - type: integer 
	Parameter G_DEPTH bound to: 11 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'DualPortRam__parameterized6' (45#1) [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/DualPortRam.vhd:30]
	Parameter G_WIDTH bound to: 20 - type: integer 
	Parameter G_DEPTH bound to: 11 - type: integer 
	Parameter G_BITS bound to: 2 - type: integer 
	Parameter G_BITS bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'DoubleBuffer__parameterized2' (45#1) [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/DoubleBuffer.vhd:38]
	Parameter G_WIDTH bound to: 20 - type: integer 
	Parameter G_DEPTH bound to: 11 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'MHTDC__parameterized0' (46#1) [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/MHTDC.vhd:49]
INFO: [Synth 8-638] synthesizing module 'ScalerTimer' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/ScalerTimer.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'ScalerTimer' (47#1) [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/ScalerTimer.vhd:21]
INFO: [Synth 8-638] synthesizing module 'DiscriOr' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/DiscriOr.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'DiscriOr' (48#1) [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/DiscriOr.vhd:21]
INFO: [Synth 8-638] synthesizing module 'Scaler' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/Scaler.vhd:37]
	Parameter G_BITS bound to: 13 - type: integer 
INFO: [Synth 8-638] synthesizing module 'SingleScaler__parameterized0' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/SingleScaler.vhd:25]
	Parameter G_BITS bound to: 13 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'SingleScaler__parameterized0' (49#1) [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/SingleScaler.vhd:25]
	Parameter G_BITS bound to: 13 - type: integer 
	Parameter G_BITS bound to: 13 - type: integer 
	Parameter G_BITS bound to: 13 - type: integer 
	Parameter G_BITS bound to: 13 - type: integer 
	Parameter G_BITS bound to: 13 - type: integer 
	Parameter G_BITS bound to: 13 - type: integer 
	Parameter G_BITS bound to: 13 - type: integer 
	Parameter G_BITS bound to: 13 - type: integer 
	Parameter G_BITS bound to: 13 - type: integer 
	Parameter G_BITS bound to: 13 - type: integer 
	Parameter G_BITS bound to: 13 - type: integer 
	Parameter G_BITS bound to: 13 - type: integer 
	Parameter G_BITS bound to: 13 - type: integer 
	Parameter G_BITS bound to: 13 - type: integer 
	Parameter G_BITS bound to: 13 - type: integer 
	Parameter G_BITS bound to: 13 - type: integer 
	Parameter G_BITS bound to: 13 - type: integer 
	Parameter G_BITS bound to: 13 - type: integer 
	Parameter G_BITS bound to: 13 - type: integer 
	Parameter G_BITS bound to: 13 - type: integer 
	Parameter G_BITS bound to: 13 - type: integer 
	Parameter G_BITS bound to: 13 - type: integer 
	Parameter G_BITS bound to: 13 - type: integer 
	Parameter G_BITS bound to: 13 - type: integer 
	Parameter G_BITS bound to: 13 - type: integer 
	Parameter G_BITS bound to: 13 - type: integer 
	Parameter G_BITS bound to: 13 - type: integer 
	Parameter G_BITS bound to: 13 - type: integer 
	Parameter G_BITS bound to: 13 - type: integer 
	Parameter G_BITS bound to: 13 - type: integer 
	Parameter G_BITS bound to: 13 - type: integer 
	Parameter G_BITS bound to: 13 - type: integer 
	Parameter G_BITS bound to: 13 - type: integer 
	Parameter G_BITS bound to: 13 - type: integer 
	Parameter G_BITS bound to: 13 - type: integer 
	Parameter G_BITS bound to: 13 - type: integer 
	Parameter G_BITS bound to: 13 - type: integer 
	Parameter G_BITS bound to: 13 - type: integer 
	Parameter G_BITS bound to: 13 - type: integer 
	Parameter G_BITS bound to: 13 - type: integer 
	Parameter G_BITS bound to: 13 - type: integer 
	Parameter G_BITS bound to: 13 - type: integer 
	Parameter G_BITS bound to: 13 - type: integer 
	Parameter G_BITS bound to: 13 - type: integer 
	Parameter G_BITS bound to: 13 - type: integer 
	Parameter G_BITS bound to: 13 - type: integer 
	Parameter G_BITS bound to: 13 - type: integer 
	Parameter G_BITS bound to: 13 - type: integer 
	Parameter G_BITS bound to: 13 - type: integer 
	Parameter G_BITS bound to: 13 - type: integer 
	Parameter G_BITS bound to: 13 - type: integer 
	Parameter G_BITS bound to: 13 - type: integer 
	Parameter G_BITS bound to: 13 - type: integer 
	Parameter G_BITS bound to: 13 - type: integer 
	Parameter G_BITS bound to: 13 - type: integer 
	Parameter G_BITS bound to: 13 - type: integer 
	Parameter G_BITS bound to: 13 - type: integer 
	Parameter G_BITS bound to: 13 - type: integer 
	Parameter G_BITS bound to: 13 - type: integer 
	Parameter G_BITS bound to: 13 - type: integer 
	Parameter G_BITS bound to: 13 - type: integer 
	Parameter G_BITS bound to: 13 - type: integer 
	Parameter G_BITS bound to: 13 - type: integer 
	Parameter G_BITS bound to: 13 - type: integer 
	Parameter G_BITS bound to: 13 - type: integer 
	Parameter G_BITS bound to: 13 - type: integer 
	Parameter G_BITS bound to: 13 - type: integer 
	Parameter G_BITS bound to: 13 - type: integer 
	Parameter G_WIDTH bound to: 21 - type: integer 
	Parameter G_DEPTH bound to: 7 - type: integer 
INFO: [Synth 8-638] synthesizing module 'DoubleBuffer__parameterized4' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/DoubleBuffer.vhd:38]
	Parameter G_WIDTH bound to: 21 - type: integer 
	Parameter G_DEPTH bound to: 7 - type: integer 
	Parameter G_WIDTH bound to: 21 - type: integer 
	Parameter G_DEPTH bound to: 7 - type: integer 
INFO: [Synth 8-638] synthesizing module 'DualPortRam__parameterized8' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/DualPortRam.vhd:30]
	Parameter G_WIDTH bound to: 21 - type: integer 
	Parameter G_DEPTH bound to: 7 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'DualPortRam__parameterized8' (49#1) [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/DualPortRam.vhd:30]
	Parameter G_WIDTH bound to: 21 - type: integer 
	Parameter G_DEPTH bound to: 7 - type: integer 
	Parameter G_BITS bound to: 2 - type: integer 
	Parameter G_BITS bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'DoubleBuffer__parameterized4' (49#1) [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/DoubleBuffer.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'Scaler' (50#1) [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/Scaler.vhd:37]
INFO: [Synth 8-638] synthesizing module 'GlobalGatherer' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/GlobalGatherer.vhd:71]
INFO: [Synth 8-638] synthesizing module 'ADC_Gatherer' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/ADC_Gatherer.vhd:51]
INFO: [Synth 8-256] done synthesizing module 'ADC_Gatherer' (51#1) [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/ADC_Gatherer.vhd:51]
INFO: [Synth 8-638] synthesizing module 'TDC_Gatherer' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/TDC_Gatherer.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'TDC_Gatherer' (52#1) [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/TDC_Gatherer.vhd:40]
INFO: [Synth 8-638] synthesizing module 'ScalerGatherer' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/ScalerGatherer.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'ScalerGatherer' (53#1) [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/ScalerGatherer.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'GlobalGatherer' (54#1) [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/GlobalGatherer.vhd:71]
INFO: [Synth 8-638] synthesizing module 'GlobalSender' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/GlobalSender.vhd:28]
	Parameter G_WIDTH bound to: 32 - type: integer 
	Parameter G_DEPTH bound to: 12 - type: integer 
INFO: [Synth 8-638] synthesizing module 'SynchFIFO__parameterized0' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/SynchFIFO.vhd:32]
	Parameter G_WIDTH bound to: 32 - type: integer 
	Parameter G_DEPTH bound to: 12 - type: integer 
	Parameter G_WIDTH bound to: 32 - type: integer 
	Parameter G_DEPTH bound to: 12 - type: integer 
INFO: [Synth 8-638] synthesizing module 'DualPortRam__parameterized10' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/DualPortRam.vhd:30]
	Parameter G_WIDTH bound to: 32 - type: integer 
	Parameter G_DEPTH bound to: 12 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'DualPortRam__parameterized10' (54#1) [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/DualPortRam.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'SynchFIFO__parameterized0' (55#1) [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/SynchFIFO.vhd:32]
INFO: [Synth 8-638] synthesizing module 'TCP_Sender_32bit' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/TCP_Sender_32bit.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'TCP_Sender_32bit' (56#1) [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/TCP_Sender_32bit.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'GlobalSender' (57#1) [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/GlobalSender.vhd:28]
	Parameter G_SPI_FLASH_PROGRAMMER_ADDRESS bound to: 32'b00000000000000000010000000000000 
	Parameter G_SITCP_CLK_FREQ bound to: 25.000000 - type: float 
	Parameter G_SPI_CLK_FREQ bound to: 66.000000 - type: float 
INFO: [Synth 8-638] synthesizing module 'SPI_FLASH_Programmer__parameterized0' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/SPI_FLASH_Programmer.vhd:40]
	Parameter G_SPI_FLASH_PROGRAMMER_ADDRESS bound to: 8192 - type: integer 
	Parameter G_SITCP_CLK_FREQ bound to: 25.000000 - type: float 
	Parameter G_SPI_CLK_FREQ bound to: 66.000000 - type: float 
INFO: [Synth 8-638] synthesizing module 'SPI_CommandSender' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/SPI_CommandSender.vhd:35]
INFO: [Synth 8-638] synthesizing module 'SPI_IF' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/SPI_IF.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'SPI_IF' (58#1) [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/SPI_IF.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'SPI_CommandSender' (59#1) [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/SPI_CommandSender.vhd:35]
	Parameter G_ADDR bound to: 32'b00000000000000000010000000000011 
	Parameter G_LEN bound to: 8192 - type: integer 
	Parameter G_ADDR_WIDTH bound to: 13 - type: integer 
INFO: [Synth 8-638] synthesizing module 'RBCP_Sender__parameterized2' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/RBCP_Sender.vhd:36]
	Parameter G_ADDR bound to: 8195 - type: integer 
	Parameter G_LEN bound to: 8192 - type: integer 
	Parameter G_ADDR_WIDTH bound to: 13 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'RBCP_Sender__parameterized2' (59#1) [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/RBCP_Sender.vhd:36]
	Parameter G_ADDR bound to: 32'b00000000000000000010000000000011 
	Parameter G_LEN bound to: 512 - type: integer 
	Parameter G_ADDR_WIDTH bound to: 9 - type: integer 
INFO: [Synth 8-638] synthesizing module 'RBCP_Receiver__parameterized16' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/RBCP_Receiver.vhd:35]
	Parameter G_ADDR bound to: 8195 - type: integer 
	Parameter G_LEN bound to: 512 - type: integer 
	Parameter G_ADDR_WIDTH bound to: 9 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'RBCP_Receiver__parameterized16' (59#1) [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/RBCP_Receiver.vhd:35]
	Parameter G_WIDTH bound to: 8 - type: integer 
	Parameter G_DEPTH bound to: 13 - type: integer 
INFO: [Synth 8-638] synthesizing module 'DualPortRam__parameterized12' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/DualPortRam.vhd:30]
	Parameter G_WIDTH bound to: 8 - type: integer 
	Parameter G_DEPTH bound to: 13 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'DualPortRam__parameterized12' (59#1) [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/DualPortRam.vhd:30]
	Parameter G_WIDTH bound to: 8 - type: integer 
	Parameter G_DEPTH bound to: 9 - type: integer 
INFO: [Synth 8-638] synthesizing module 'DualPortRam__parameterized14' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/DualPortRam.vhd:30]
	Parameter G_WIDTH bound to: 8 - type: integer 
	Parameter G_DEPTH bound to: 9 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'DualPortRam__parameterized14' (59#1) [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/DualPortRam.vhd:30]
	Parameter G_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'PulseExtender__parameterized4' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/PulseExtender.vhd:23]
	Parameter G_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'PulseExtender__parameterized4' (59#1) [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/PulseExtender.vhd:23]
	Parameter G_ADDR bound to: 32'b00000000000000000010000000000001 
	Parameter G_LEN bound to: 2 - type: integer 
	Parameter G_ADDR_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'RBCP_Receiver__parameterized18' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/RBCP_Receiver.vhd:35]
	Parameter G_ADDR bound to: 8193 - type: integer 
	Parameter G_LEN bound to: 2 - type: integer 
	Parameter G_ADDR_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'RBCP_Receiver__parameterized18' (59#1) [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/RBCP_Receiver.vhd:35]
	Parameter G_BITS bound to: 13 - type: integer 
INFO: [Synth 8-638] synthesizing module 'SynchronizerNbit__parameterized2' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/SynchronizerNbit.vhd:23]
	Parameter G_BITS bound to: 13 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'SynchronizerNbit__parameterized2' (59#1) [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/SynchronizerNbit.vhd:23]
	Parameter G_RECONFIGURATION_MANAGER_ADDRESS bound to: 8192 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ReconfigurationManager__parameterized0' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/ReconfigurationManager.vhd:27]
	Parameter G_RECONFIGURATION_MANAGER_ADDRESS bound to: 8192 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ReconfigurationManager__parameterized0' (60#1) [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/ReconfigurationManager.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'SPI_FLASH_Programmer__parameterized0' (61#1) [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/SPI_FLASH_Programmer.vhd:40]
	Parameter G_TRIGGER_WIDTH_ADDRESS bound to: 32'b00000000000000000000000010001000 
INFO: [Synth 8-638] synthesizing module 'TriggerWidth__parameterized0' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/TriggerWidth.vhd:33]
	Parameter G_TRIGGER_WIDTH_ADDRESS bound to: 136 - type: integer 
	Parameter G_ADDR bound to: 136 - type: integer 
	Parameter G_LEN bound to: 1 - type: integer 
	Parameter G_ADDR_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'RBCP_Receiver__parameterized20' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/RBCP_Receiver.vhd:35]
	Parameter G_ADDR bound to: 136 - type: integer 
	Parameter G_LEN bound to: 1 - type: integer 
	Parameter G_ADDR_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'RBCP_Receiver__parameterized20' (61#1) [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/RBCP_Receiver.vhd:35]
INFO: [Synth 8-638] synthesizing module 'Width_Adjuster' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/Width_Adjuster.vhd:24]
	Parameter G_CLK bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'Delayer__parameterized2' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/Delayer.vhd:22]
	Parameter G_CLK bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Delayer__parameterized2' (61#1) [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/Delayer.vhd:22]
INFO: [Synth 8-256] done synthesizing module 'Width_Adjuster' (62#1) [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/Width_Adjuster.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'TriggerWidth__parameterized0' (63#1) [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/TriggerWidth.vhd:33]
	Parameter G_SELECTABLE_LOGIC_ADDRESS bound to: 32'b00000000000000000000000001111000 
INFO: [Synth 8-638] synthesizing module 'SelectableLogic__parameterized0' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/SelectableLogic.vhd:31]
	Parameter G_SELECTABLE_LOGIC_ADDRESS bound to: 120 - type: integer 
	Parameter G_ADDR bound to: 120 - type: integer 
	Parameter G_LEN bound to: 11 - type: integer 
	Parameter G_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'RBCP_Receiver__parameterized22' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/RBCP_Receiver.vhd:35]
	Parameter G_ADDR bound to: 120 - type: integer 
	Parameter G_LEN bound to: 11 - type: integer 
	Parameter G_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'RBCP_Receiver__parameterized22' (63#1) [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/RBCP_Receiver.vhd:35]
INFO: [Synth 8-256] done synthesizing module 'SelectableLogic__parameterized0' (64#1) [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/SelectableLogic.vhd:31]
	Parameter G_TESTCHARGE_ADDRESS bound to: 32'b00000000000000010000001000000000 
INFO: [Synth 8-638] synthesizing module 'TestChargeInjection__parameterized0' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/TestChargeInjection.vhd:37]
	Parameter G_TESTCHARGE_ADDRESS bound to: 66048 - type: integer 
	Parameter G_ADDR bound to: 66048 - type: integer 
	Parameter G_LEN bound to: 1 - type: integer 
	Parameter G_ADDR_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-638] synthesizing module 'RBCP_Receiver__parameterized24' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/RBCP_Receiver.vhd:35]
	Parameter G_ADDR bound to: 66048 - type: integer 
	Parameter G_LEN bound to: 1 - type: integer 
	Parameter G_ADDR_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'RBCP_Receiver__parameterized24' (64#1) [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/RBCP_Receiver.vhd:35]
INFO: [Synth 8-256] done synthesizing module 'TestChargeInjection__parameterized0' (65#1) [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/TestChargeInjection.vhd:37]
	Parameter G_HV_CONTROL_ADDR bound to: 32'b00000000000000010000000000000000 
INFO: [Synth 8-638] synthesizing module 'HVControl__parameterized0' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/HVControl.vhd:39]
	Parameter G_HV_CONTROL_ADDR bound to: 65536 - type: integer 
	Parameter G_ADDR bound to: 65536 - type: integer 
	Parameter G_LEN bound to: 4 - type: integer 
	Parameter G_ADDR_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-638] synthesizing module 'RBCP_Receiver__parameterized26' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/RBCP_Receiver.vhd:35]
	Parameter G_ADDR bound to: 65536 - type: integer 
	Parameter G_LEN bound to: 4 - type: integer 
	Parameter G_ADDR_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'RBCP_Receiver__parameterized26' (65#1) [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/RBCP_Receiver.vhd:35]
INFO: [Synth 8-638] synthesizing module 'shift_reg' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/shift_reg.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'shift_reg' (66#1) [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/shift_reg.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'HVControl__parameterized0' (67#1) [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/HVControl.vhd:39]
	Parameter G_MONITOR_ADC_ADDR bound to: 32'b00000000000000010000000000010000 
	Parameter G_READ_MADC_ADDR bound to: 32'b00000000000000010000000000100000 
INFO: [Synth 8-638] synthesizing module 'MADC__parameterized0' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/MADC.vhd:40]
	Parameter G_MONITOR_ADC_ADDR bound to: 65552 - type: integer 
	Parameter G_READ_MADC_ADDR bound to: 65568 - type: integer 
	Parameter G_ADDR bound to: 65552 - type: integer 
	Parameter G_LEN bound to: 3 - type: integer 
	Parameter G_ADDR_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'RBCP_Receiver__parameterized28' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/RBCP_Receiver.vhd:35]
	Parameter G_ADDR bound to: 65552 - type: integer 
	Parameter G_LEN bound to: 3 - type: integer 
	Parameter G_ADDR_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'RBCP_Receiver__parameterized28' (67#1) [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/RBCP_Receiver.vhd:35]
	Parameter G_ADDR bound to: 65568 - type: integer 
	Parameter G_LEN bound to: 2 - type: integer 
	Parameter G_ADDR_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'RBCP_Sender__parameterized4' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/RBCP_Sender.vhd:36]
	Parameter G_ADDR bound to: 65568 - type: integer 
	Parameter G_LEN bound to: 2 - type: integer 
	Parameter G_ADDR_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'RBCP_Sender__parameterized4' (67#1) [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/RBCP_Sender.vhd:36]
INFO: [Synth 8-638] synthesizing module 'MADC_Core' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/MADC_Core.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'MADC_Core' (68#1) [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/MADC_Core.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'MADC__parameterized0' (69#1) [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/MADC.vhd:40]
INFO: [Synth 8-638] synthesizing module 'LEDControl' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/LEDControl.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'LEDControl' (70#1) [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/LEDControl.vhd:37]
	Parameter G_USER_OUTPUT_ADDR bound to: 32'b00000000000000010000000000110000 
INFO: [Synth 8-638] synthesizing module 'UsrClkOut__parameterized0' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/UsrClkOut.vhd:37]
	Parameter G_USER_OUTPUT_ADDR bound to: 65584 - type: integer 
	Parameter G_ADDR bound to: 65584 - type: integer 
	Parameter G_LEN bound to: 1 - type: integer 
	Parameter G_ADDR_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'RBCP_Receiver__parameterized30' [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/RBCP_Receiver.vhd:35]
	Parameter G_ADDR bound to: 65584 - type: integer 
	Parameter G_LEN bound to: 1 - type: integer 
	Parameter G_ADDR_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'RBCP_Receiver__parameterized30' (70#1) [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/RBCP_Receiver.vhd:35]
INFO: [Synth 8-256] done synthesizing module 'UsrClkOut__parameterized0' (71#1) [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/UsrClkOut.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'TopLevel' (72#1) [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva14.3_work2006/rtl/TopLevel.vhd:128]
WARNING: [Synth 8-3331] design TopLevel has unconnected port ETH_LED[2]
WARNING: [Synth 8-3331] design TopLevel has unconnected port ETH_LED[1]
WARNING: [Synth 8-3331] design TopLevel has unconnected port IN_FPGA[6]
WARNING: [Synth 8-3331] design TopLevel has unconnected port IN_FPGA[5]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 309.711 ; gain = 149.477
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 309.711 ; gain = 149.477
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 142 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
Loading clock regions from C:/Xilinx/Vivado/2014.3.1/data\parts/xilinx/artix7/artix7/xc7a100t/ClockRegion.xml
Loading clock buffers from C:/Xilinx/Vivado/2014.3.1/data\parts/xilinx/artix7/artix7/xc7a100t/ClockBuffers.xml
Loading clock placement rules from C:/Xilinx/Vivado/2014.3.1/data/parts/xilinx/artix7/ClockPlacerRules.xml
Loading package pin functions from C:/Xilinx/Vivado/2014.3.1/data\parts/xilinx/artix7/PinFunctions.xml...
Loading package from C:/Xilinx/Vivado/2014.3.1/data\parts/xilinx/artix7/artix7/xc7a100t/fgg676/Package.xml
Loading io standards from C:/Xilinx/Vivado/2014.3.1/data\./parts/xilinx/artix7/IOStandards.xml
Loading device configuration modes from C:/Xilinx/Vivado/2014.3.1/data\parts/xilinx/artix7/ConfigModes.xml
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
