- en: <samp class="SANS_Dogma_OT_Bold_B_11">GLOSSARY</samp>
  id: totrans-0
  prefs:
  - PREF_H1
  type: TYPE_NORMAL
  zh: <samp class="SANS_Dogma_OT_Bold_B_11">术语表</samp>
- en: <samp class="SANS_Futura_Std_Bold_Condensed_B_11">application-specific integrated
    circuit (ASIC)</samp>
  id: totrans-1
  prefs: []
  type: TYPE_NORMAL
  zh: <samp class="SANS_Futura_Std_Bold_Condensed_B_11">特定应用集成电路 (ASIC)</samp>
- en: An integrated circuit that’s customized for a particular use, rather than a
    general use.
  id: totrans-2
  prefs: []
  type: TYPE_NORMAL
  zh: 为特定用途定制的集成电路，而非通用用途的集成电路。
- en: <samp class="SANS_Futura_Std_Bold_Condensed_B_11">bidirectional</samp>
  id: totrans-3
  prefs: []
  type: TYPE_NORMAL
  zh: <samp class="SANS_Futura_Std_Bold_Condensed_B_11">双向</samp>
- en: Describes an FPGA pin that can both send and receive data, often in half-duplex
    communication.
  id: totrans-4
  prefs: []
  type: TYPE_NORMAL
  zh: 描述一个可以同时发送和接收数据的 FPGA 引脚，通常用于半双工通信。
- en: <samp class="SANS_Futura_Std_Bold_Condensed_B_11">blocking assignment</samp>
  id: totrans-5
  prefs: []
  type: TYPE_NORMAL
  zh: <samp class="SANS_Futura_Std_Bold_Condensed_B_11">阻塞赋值</samp>
- en: An assignment that prevents the execution of the next statement until the current
    assignment is executed. The blocking assignment operator is <samp class="SANS_TheSansMonoCd_W5Regular_11">=</samp>
    in Verilog and <samp class="SANS_TheSansMonoCd_W5Regular_11">:</samp><samp class="SANS_TheSansMonoCd_W5Regular_11">=</samp>
    in VHDL, but in VHDL you can only create blocking assignments on variables, not
    signals.
  id: totrans-6
  prefs: []
  type: TYPE_NORMAL
  zh: 一种赋值方式，在当前赋值执行之前，阻止执行下一个语句。阻塞赋值运算符在 Verilog 中是 <samp class="SANS_TheSansMonoCd_W5Regular_11">=</samp>，在
    VHDL 中是 <samp class="SANS_TheSansMonoCd_W5Regular_11">:</samp><samp class="SANS_TheSansMonoCd_W5Regular_11">=</samp>，但在
    VHDL 中你只能在变量上创建阻塞赋值，而不能在信号上创建。
- en: <samp class="SANS_Futura_Std_Bold_Condensed_B_11">block RAM</samp>
  id: totrans-7
  prefs: []
  type: TYPE_NORMAL
  zh: <samp class="SANS_Futura_Std_Bold_Condensed_B_11">块 RAM</samp>
- en: A common FPGA primitive used for larger pools of memory storage and retrieval.
  id: totrans-8
  prefs: []
  type: TYPE_NORMAL
  zh: 一种常见的 FPGA 基元，用于更大范围的存储和检索内存。
- en: <samp class="SANS_Futura_Std_Bold_Condensed_B_11">Boolean algebra</samp>
  id: totrans-9
  prefs: []
  type: TYPE_NORMAL
  zh: <samp class="SANS_Futura_Std_Bold_Condensed_B_11">布尔代数</samp>
- en: Equations where inputs and outputs are represented with true/false, or high/low,
    or 1/0 only.
  id: totrans-10
  prefs: []
  type: TYPE_NORMAL
  zh: 仅使用真/假、高/低或 1/0 表示输入和输出的方程式。
- en: <samp class="SANS_Futura_Std_Bold_Condensed_B_11">buffer</samp>
  id: totrans-11
  prefs: []
  type: TYPE_NORMAL
  zh: <samp class="SANS_Futura_Std_Bold_Condensed_B_11">缓冲器</samp>
- en: An electronic circuit element that isolates its input from its output.
  id: totrans-12
  prefs: []
  type: TYPE_NORMAL
  zh: 一种将输入与输出隔离的电子电路元件。
- en: <samp class="SANS_Futura_Std_Bold_Condensed_B_11">clock</samp>
  id: totrans-13
  prefs: []
  type: TYPE_NORMAL
  zh: <samp class="SANS_Futura_Std_Bold_Condensed_B_11">时钟</samp>
- en: A digital signal that steadily alternates between high and low at a fixed frequency,
    coordinating and driving the activity of an FPGA.
  id: totrans-14
  prefs: []
  type: TYPE_NORMAL
  zh: 一种在固定频率下稳定交替高低电平的数字信号，协调并驱动 FPGA 的活动。
- en: <samp class="SANS_Futura_Std_Bold_Condensed_B_11">clock data recovery (CDR)</samp>
  id: totrans-15
  prefs: []
  type: TYPE_NORMAL
  zh: <samp class="SANS_Futura_Std_Bold_Condensed_B_11">时钟数据恢复 (CDR)</samp>
- en: The process of extracting the clock and data signals from a combined clock/data
    signal sent through SerDes. The extracted clock signal can be used to sample the
    data at the SerDes receiver.
  id: totrans-16
  prefs: []
  type: TYPE_NORMAL
  zh: 从通过 SerDes 发送的时钟/数据合成信号中提取时钟和数据信号的过程。提取的时钟信号可用于在 SerDes 接收器中对数据进行采样。
- en: <samp class="SANS_Futura_Std_Bold_Condensed_B_11">clock enable (to a flip-flop)</samp>
  id: totrans-17
  prefs: []
  type: TYPE_NORMAL
  zh: <samp class="SANS_Futura_Std_Bold_Condensed_B_11">时钟使能 (到触发器)</samp>
- en: Labeled En, an input that allows the flip-flop output to be updated when active.
    When the clock enable is inactive, the flip-flop will retain its output state.
  id: totrans-18
  prefs: []
  type: TYPE_NORMAL
  zh: 标记为 En 的输入，允许在激活时更新触发器输出。当时钟使能无效时，触发器将保持其输出状态。
- en: <samp class="SANS_Futura_Std_Bold_Condensed_B_11">clock input (to a flip-flop)</samp>
  id: totrans-19
  prefs: []
  type: TYPE_NORMAL
  zh: <samp class="SANS_Futura_Std_Bold_Condensed_B_11">时钟输入 (到触发器)</samp>
- en: Labeled >, the input that takes in a clock signal, allowing a flip-flop to work.
  id: totrans-20
  prefs: []
  type: TYPE_NORMAL
  zh: 标记为 >，接收时钟信号的输入，使触发器能够工作。
- en: <samp class="SANS_Futura_Std_Bold_Condensed_B_11">combinational logic</samp>
  id: totrans-21
  prefs: []
  type: TYPE_NORMAL
  zh: <samp class="SANS_Futura_Std_Bold_Condensed_B_11">组合逻辑</samp>
- en: Logic for which the outputs are determined from the present inputs, with no
    memory of past states (also called *combinatorial logic*). Combinational logic
    generates LUTs within an FPGA.
  id: totrans-22
  prefs: []
  type: TYPE_NORMAL
  zh: 其输出由当前输入决定的逻辑，没有记忆过去状态（也称为 *组合逻辑*）。组合逻辑在 FPGA 中生成 LUT。
- en: <samp class="SANS_Futura_Std_Bold_Condensed_B_11">constraints</samp>
  id: totrans-23
  prefs: []
  type: TYPE_NORMAL
  zh: <samp class="SANS_Futura_Std_Bold_Condensed_B_11">约束</samp>
- en: Rules about your FPGA that you provide to the synthesis and place and route
    tools, such as the pin locations for signals and the clock frequencies used in
    your design.
  id: totrans-24
  prefs: []
  type: TYPE_NORMAL
  zh: 你提供给综合和布图布线工具的 FPGA 规则，例如信号的引脚位置和设计中使用的时钟频率。
- en: <samp class="SANS_Futura_Std_Bold_Condensed_B_11">core voltage</samp>
  id: totrans-25
  prefs: []
  type: TYPE_NORMAL
  zh: <samp class="SANS_Futura_Std_Bold_Condensed_B_11">核心电压</samp>
- en: The voltage at which an FPGA performs all of its internal digital processing.
  id: totrans-26
  prefs: []
  type: TYPE_NORMAL
  zh: FPGA 执行所有内部数字处理的电压。
- en: <samp class="SANS_Futura_Std_Bold_Condensed_B_11">data input (to a flip-flop)</samp>
  id: totrans-27
  prefs: []
  type: TYPE_NORMAL
  zh: <samp class="SANS_Futura_Std_Bold_Condensed_B_11">数据输入 (到触发器)</samp>
- en: Labeled D, the input to a flip-flop that will be propagated to the output, usually
    on the rising edge of the clock.
  id: totrans-28
  prefs: []
  type: TYPE_NORMAL
  zh: 标记为D，触发器的输入信号，通常在时钟的上升沿传播到输出。
- en: <samp class="SANS_Futura_Std_Bold_Condensed_B_11">data output (from a flip-flop)</samp>
  id: totrans-29
  prefs: []
  type: TYPE_NORMAL
  zh: <samp class="SANS_Futura_Std_Bold_Condensed_B_11">数据输出（来自触发器）</samp>
- en: Labeled Q, the output of the flip-flop, usually updated on the rising edge of
    the clock.
  id: totrans-30
  prefs: []
  type: TYPE_NORMAL
  zh: 标记为Q，触发器的输出信号，通常在时钟的上升沿更新。
- en: <samp class="SANS_Futura_Std_Bold_Condensed_B_11">datasheet</samp>
  id: totrans-31
  prefs: []
  type: TYPE_NORMAL
  zh: <samp class="SANS_Futura_Std_Bold_Condensed_B_11">数据手册</samp>
- en: A collection of information about an electronic component. FPGAs often have
    several datasheets, and more complicated FPGAs can have a few dozen.
  id: totrans-32
  prefs: []
  type: TYPE_NORMAL
  zh: 关于电子组件的信息集合。FPGA通常有多个数据手册，更复杂的FPGA可能有几十个。
- en: <samp class="SANS_Futura_Std_Bold_Condensed_B_11">DC balance</samp>
  id: totrans-33
  prefs: []
  type: TYPE_NORMAL
  zh: <samp class="SANS_Futura_Std_Bold_Condensed_B_11">直流平衡</samp>
- en: Sending an equal number of high and low bits, in order to improve digital signal
    integrity in high-speed communications.
  id: totrans-34
  prefs: []
  type: TYPE_NORMAL
  zh: 发送相同数量的高位和低位，以改善高速通信中的数字信号完整性。
- en: <samp class="SANS_Futura_Std_Bold_Condensed_B_11">debounce</samp>
  id: totrans-35
  prefs: []
  type: TYPE_NORMAL
  zh: <samp class="SANS_Futura_Std_Bold_Condensed_B_11">去抖动</samp>
- en: A technique for removing bounces or glitches to get a stable signal. Often used
    on mechanical switches, which can introduce glitches when a switch is toggled.
  id: totrans-36
  prefs: []
  type: TYPE_NORMAL
  zh: 一种去除弹跳或毛刺以获得稳定信号的技术。通常用于机械开关，开关切换时可能会引入毛刺。
- en: <samp class="SANS_Futura_Std_Bold_Condensed_B_11">demultiplexer (demux)</samp>
  id: totrans-37
  prefs: []
  type: TYPE_NORMAL
  zh: <samp class="SANS_Futura_Std_Bold_Condensed_B_11">解复用器（demux）</samp>
- en: A design element that can select a single input to one of several outputs.
  id: totrans-38
  prefs: []
  type: TYPE_NORMAL
  zh: 一种设计元素，可以从多个输出中选择一个输入。
- en: <samp class="SANS_Futura_Std_Bold_Condensed_B_11">device under test (DUT)</samp>
  id: totrans-39
  prefs: []
  type: TYPE_NORMAL
  zh: <samp class="SANS_Futura_Std_Bold_Condensed_B_11">被测设备（DUT）</samp>
- en: The block of code being tested by a testbench. Also called the *unit under test
    (UUT)*.
  id: totrans-40
  prefs: []
  type: TYPE_NORMAL
  zh: 由测试平台测试的代码块。也称为*单元测试（UUT）*。
- en: <samp class="SANS_Futura_Std_Bold_Condensed_B_11">differential signaling</samp>
  id: totrans-41
  prefs: []
  type: TYPE_NORMAL
  zh: <samp class="SANS_Futura_Std_Bold_Condensed_B_11">差分信号传输</samp>
- en: A method of transmitting electrical signals with two wires by evaluating the
    difference between them. A reference to ground isn’t required.
  id: totrans-42
  prefs: []
  type: TYPE_NORMAL
  zh: 一种通过评估两根电线之间的差异来传输电信号的方法。无需参考地面。
- en: <samp class="SANS_Futura_Std_Bold_Condensed_B_11">digital filter</samp>
  id: totrans-43
  prefs: []
  type: TYPE_NORMAL
  zh: <samp class="SANS_Futura_Std_Bold_Condensed_B_11">数字滤波器</samp>
- en: A system that performs mathematical operations on a digital signal to reduce
    or enhance certain features of that signal.
  id: totrans-44
  prefs: []
  type: TYPE_NORMAL
  zh: 对数字信号执行数学运算的系统，用于减少或增强该信号的某些特征。
- en: <samp class="SANS_Futura_Std_Bold_Condensed_B_11">double data rate (DDR)</samp>
  id: totrans-45
  prefs: []
  type: TYPE_NORMAL
  zh: <samp class="SANS_Futura_Std_Bold_Condensed_B_11">双数据速率（DDR）</samp>
- en: Sending data on both the rising and falling edges of each clock cycle. Allows
    for twice the data throughput compared to single data rate (SDR).
  id: totrans-46
  prefs: []
  type: TYPE_NORMAL
  zh: 在每个时钟周期的上升沿和下降沿都发送数据。相比单数据速率（SDR），这允许两倍的数据吞吐量。
- en: <samp class="SANS_Futura_Std_Bold_Condensed_B_11">drive strength</samp>
  id: totrans-47
  prefs: []
  type: TYPE_NORMAL
  zh: <samp class="SANS_Futura_Std_Bold_Condensed_B_11">驱动强度</samp>
- en: A setting that controls the level of source or sink current (in mA) for a pin.
  id: totrans-48
  prefs: []
  type: TYPE_NORMAL
  zh: 控制引脚源或吸收电流（以毫安计）级别的设置。
- en: <samp class="SANS_Futura_Std_Bold_Condensed_B_11">DSP block</samp>
  id: totrans-49
  prefs: []
  type: TYPE_NORMAL
  zh: <samp class="SANS_Futura_Std_Bold_Condensed_B_11">DSP块</samp>
- en: A primitive used to accelerate math operations for digital signal processing
    (DSP), in particular multiplication and addition, in an FPGA. Also called a *DSP
    tile*.
  id: totrans-50
  prefs: []
  type: TYPE_NORMAL
  zh: 用于加速数字信号处理（DSP）中的数学运算（特别是乘法和加法）的原语，通常在FPGA中使用。也称为*DSP模块*。
- en: <samp class="SANS_Futura_Std_Bold_Condensed_B_11">duty cycle</samp>
  id: totrans-51
  prefs: []
  type: TYPE_NORMAL
  zh: <samp class="SANS_Futura_Std_Bold_Condensed_B_11">占空比</samp>
- en: The percentage of time a signal is high versus low. Clock signals usually have
    a 50 percent duty cycle.
  id: totrans-52
  prefs: []
  type: TYPE_NORMAL
  zh: 信号为高与低的时间百分比。时钟信号通常具有50%的占空比。
- en: <samp class="SANS_Futura_Std_Bold_Condensed_B_11">edge</samp>
  id: totrans-53
  prefs: []
  type: TYPE_NORMAL
  zh: <samp class="SANS_Futura_Std_Bold_Condensed_B_11">边缘</samp>
- en: The point at which a signal, such as a clock, transitions from one state to
    another. A transition from low to high is called a rising or positive edge, and
    a transition from high to low is called a falling or negative edge.
  id: totrans-54
  prefs: []
  type: TYPE_NORMAL
  zh: 信号（例如时钟）从一个状态过渡到另一个状态的点。由低到高的过渡称为上升沿或正边缘，由高到低的过渡称为下降沿或负边缘。
- en: <samp class="SANS_Futura_Std_Bold_Condensed_B_11">edge detection</samp>
  id: totrans-55
  prefs: []
  type: TYPE_NORMAL
  zh: <samp class="SANS_Futura_Std_Bold_Condensed_B_11">边缘检测</samp>
- en: The process of finding either a rising edge or a falling edge and triggering
    some action based on that edge.
  id: totrans-56
  prefs: []
  type: TYPE_NORMAL
  zh: 查找上升沿或下降沿并根据该边缘触发某些操作的过程。
- en: <samp class="SANS_Futura_Std_Bold_Condensed_B_11">electromagnetic interference
    (EMI)</samp>
  id: totrans-57
  prefs: []
  type: TYPE_NORMAL
  zh: <samp class="SANS_Futura_Std_Bold_Condensed_B_11">电磁干扰（EMI）</samp>
- en: A phenomenon caused by changing electrical and magnetic fields (for example,
    from a nearby microwave oven, cell phone, or power line) that can cause disturbances
    in other systems.
  id: totrans-58
  prefs: []
  type: TYPE_NORMAL
  zh: 由电磁场变化引起的现象（例如来自附近的微波炉、手机或电力线），可能会对其他系统造成干扰。
- en: <samp class="SANS_Futura_Std_Bold_Condensed_B_11">event</samp>
  id: totrans-59
  prefs: []
  type: TYPE_NORMAL
  zh: <samp class="SANS_Futura_Std_Bold_Condensed_B_11">事件</samp>
- en: An action that a state machine responds to, such as a timer expiring, a button
    being pressed, or some input trigger.
  id: totrans-60
  prefs: []
  type: TYPE_NORMAL
  zh: 状态机响应的一个动作，例如计时器到期、按钮按下或某个输入触发器。
- en: <samp class="SANS_Futura_Std_Bold_Condensed_B_11">first in, first out (FIFO)</samp>
  id: totrans-61
  prefs: []
  type: TYPE_NORMAL
  zh: <samp class="SANS_Futura_Std_Bold_Condensed_B_11">先进先出（FIFO）</samp>
- en: A common type of buffer, where the first word written is the first word read
    out.
  id: totrans-62
  prefs: []
  type: TYPE_NORMAL
  zh: 一种常见的缓冲区类型，写入的第一个字是读取的第一个字。
- en: <samp class="SANS_Futura_Std_Bold_Condensed_B_11">flip-flop</samp>
  id: totrans-63
  prefs: []
  type: TYPE_NORMAL
  zh: <samp class="SANS_Futura_Std_Bold_Condensed_B_11">触发器</samp>
- en: The critical component inside an FPGA responsible for storing state. Uses a
    clock as an input and passes the signal from its data input to its data output,
    usually on the rising edge of the clock. Also called a *register*.
  id: totrans-64
  prefs: []
  type: TYPE_NORMAL
  zh: FPGA内部的关键组件，负责存储状态。使用时钟作为输入，并通常在时钟的上升沿将其数据输入信号传递到数据输出。也叫做*寄存器*。
- en: <samp class="SANS_Futura_Std_Bold_Condensed_B_11">FPGA</samp>
  id: totrans-65
  prefs: []
  type: TYPE_NORMAL
  zh: <samp class="SANS_Futura_Std_Bold_Condensed_B_11">FPGA</samp>
- en: Short for *field programmable gate array*, a digital circuit that can be programmed
    with Verilog or VHDL to solve a wide array of digital logic problems.
  id: totrans-66
  prefs: []
  type: TYPE_NORMAL
  zh: '*现场可编程门阵列*（FPGA）的缩写，是一种数字电路，可以使用Verilog或VHDL进行编程，以解决各种数字逻辑问题。'
- en: <samp class="SANS_Futura_Std_Bold_Condensed_B_11">FPGA development board</samp>
  id: totrans-67
  prefs: []
  type: TYPE_NORMAL
  zh: <samp class="SANS_Futura_Std_Bold_Condensed_B_11">FPGA开发板</samp>
- en: A printed circuit board (PCB) with an FPGA on it that allows you to program
    the FPGA and test your code.
  id: totrans-68
  prefs: []
  type: TYPE_NORMAL
  zh: 一块印刷电路板（PCB），上面有一个FPGA，可以用来编程FPGA并测试代码。
- en: <samp class="SANS_Futura_Std_Bold_Condensed_B_11">frequency</samp>
  id: totrans-69
  prefs: []
  type: TYPE_NORMAL
  zh: <samp class="SANS_Futura_Std_Bold_Condensed_B_11">频率</samp>
- en: The number of cycles (high/low alternations) per second of a signal (such as
    a clock signal), measured in hertz (Hz).
  id: totrans-70
  prefs: []
  type: TYPE_NORMAL
  zh: 信号（如时钟信号）每秒的周期数（高/低交替），以赫兹（Hz）为单位测量。
- en: <samp class="SANS_Futura_Std_Bold_Condensed_B_11">full-duplex</samp>
  id: totrans-71
  prefs: []
  type: TYPE_NORMAL
  zh: <samp class="SANS_Futura_Std_Bold_Condensed_B_11">全双工</samp>
- en: A communication mode between two systems where data can be sent and received
    at the same time.
  id: totrans-72
  prefs: []
  type: TYPE_NORMAL
  zh: 两个系统之间的一种通信模式，其中数据可以同时发送和接收。
- en: <samp class="SANS_Futura_Std_Bold_Condensed_B_11">generics</samp>
  id: totrans-73
  prefs: []
  type: TYPE_NORMAL
  zh: <samp class="SANS_Futura_Std_Bold_Condensed_B_11">通用</samp>
- en: Used in VHDL to make code more flexible and reusable by overriding behaviors
    of low-level code at a higher level. Equivalent to parameters in Verilog.
  id: totrans-74
  prefs: []
  type: TYPE_NORMAL
  zh: 在VHDL中用于通过在更高层级覆盖低级代码的行为，使代码更加灵活和可重用。相当于Verilog中的参数。
- en: <samp class="SANS_Futura_Std_Bold_Condensed_B_11">GPIO</samp>
  id: totrans-75
  prefs: []
  type: TYPE_NORMAL
  zh: <samp class="SANS_Futura_Std_Bold_Condensed_B_11">GPIO</samp>
- en: A general purpose input/output pin, which serves to interface an FPGA to other
    components on a circuit board.
  id: totrans-76
  prefs: []
  type: TYPE_NORMAL
  zh: 一种通用输入/输出引脚，用于将FPGA与电路板上的其他组件连接。
- en: <samp class="SANS_Futura_Std_Bold_Condensed_B_11">guard condition</samp>
  id: totrans-77
  prefs: []
  type: TYPE_NORMAL
  zh: <samp class="SANS_Futura_Std_Bold_Condensed_B_11">保护条件</samp>
- en: A Boolean expression that determines the flow of operations in a state machine.
    Can be drawn in a state machine diagram using a diamond.
  id: totrans-78
  prefs: []
  type: TYPE_NORMAL
  zh: 一种布尔表达式，用于确定状态机中操作的流程。可以在状态机图中使用菱形表示。
- en: <samp class="SANS_Futura_Std_Bold_Condensed_B_11">GUI creation</samp>
  id: totrans-79
  prefs: []
  type: TYPE_NORMAL
  zh: <samp class="SANS_Futura_Std_Bold_Condensed_B_11">GUI创建</samp>
- en: The process of using the GUI in an FPGA development tool to create your primitives.
    This is often the best approach to creating primitives for beginners, as it’s
    the least error prone.
  id: totrans-80
  prefs: []
  type: TYPE_NORMAL
  zh: 使用FPGA开发工具中的GUI来创建原语的过程。这通常是初学者创建原语的最佳方法，因为它最不容易出错。
- en: <samp class="SANS_Futura_Std_Bold_Condensed_B_11">half-duplex</samp>
  id: totrans-81
  prefs: []
  type: TYPE_NORMAL
  zh: <samp class="SANS_Futura_Std_Bold_Condensed_B_11">半双工</samp>
- en: A communication mode between two systems where only one system can send data
    at a time. Also referred to as *bidirectional data transfer*.
  id: totrans-82
  prefs: []
  type: TYPE_NORMAL
  zh: 两个系统之间的一种通信模式，其中只有一个系统可以同时发送数据。也称为*双向数据传输*。
- en: <samp class="SANS_Futura_Std_Bold_Condensed_B_11">hard IP</samp>
  id: totrans-83
  prefs: []
  type: TYPE_NORMAL
  zh: <samp class="SANS_Futura_Std_Bold_Condensed_B_11">硬IP</samp>
- en: A component within your FPGA dedicated to a particular task, such as a block
    RAM, PLL, or DSP block. Also called a *primitive*.
  id: totrans-84
  prefs: []
  type: TYPE_NORMAL
  zh: 一个专门用于特定任务的FPGA组件，例如块RAM、PLL或DSP块。也叫做*原语*。
- en: <samp class="SANS_Futura_Std_Bold_Condensed_B_11">high impedance</samp>
  id: totrans-85
  prefs: []
  type: TYPE_NORMAL
  zh: <samp class="SANS_Futura_Std_Bold_Condensed_B_11">高阻抗</samp>
- en: The state of a buffer in which the output accepts very little input current,
    which effectively shuts the output off and disconnects it from the circuit.
  id: totrans-86
  prefs: []
  type: TYPE_NORMAL
  zh: 缓冲区的状态，其中输出接受极少的输入电流，这有效地关闭输出并将其从电路中断开。
- en: <samp class="SANS_Futura_Std_Bold_Condensed_B_11">hold time</samp>
  id: totrans-87
  prefs: []
  type: TYPE_NORMAL
  zh: <samp class="SANS_Futura_Std_Bold_Condensed_B_11">保持时间</samp>
- en: The amount of time the input to a flip-flop should be stable after a clock edge
    to avoid a metastable condition.
  id: totrans-88
  prefs: []
  type: TYPE_NORMAL
  zh: 为避免亚稳态条件，翻转触发器的输入应在时钟沿后保持稳定的时间。
- en: <samp class="SANS_Futura_Std_Bold_Condensed_B_11">inference</samp>
  id: totrans-89
  prefs: []
  type: TYPE_NORMAL
  zh: <samp class="SANS_Futura_Std_Bold_Condensed_B_11">推理</samp>
- en: The process of creating a primitive using Verilog or VHDL and trusting the synthesis
    tools to understand your intent.
  id: totrans-90
  prefs: []
  type: TYPE_NORMAL
  zh: 使用 Verilog 或 VHDL 创建原语的过程，并依赖综合工具理解你的意图。
- en: <samp class="SANS_Futura_Std_Bold_Condensed_B_11">integrated circuit (IC)</samp>
  id: totrans-91
  prefs: []
  type: TYPE_NORMAL
  zh: <samp class="SANS_Futura_Std_Bold_Condensed_B_11">集成电路（IC）</samp>
- en: Often referred to as a *chip*, a type of electronic circuit in a single package.
  id: totrans-92
  prefs: []
  type: TYPE_NORMAL
  zh: 通常被称为*芯片*，它是一种集成在单一封装中的电子电路。
- en: <samp class="SANS_Futura_Std_Bold_Condensed_B_11">linear feedback shift register
    (LFSR)</samp>
  id: totrans-93
  prefs: []
  type: TYPE_NORMAL
  zh: <samp class="SANS_Futura_Std_Bold_Condensed_B_11">线性反馈移位寄存器（LFSR）</samp>
- en: A special type of shift register that produces pseudorandom patterns by passing
    certain flip-flops through a logic gate and sending the result back into the input.
  id: totrans-94
  prefs: []
  type: TYPE_NORMAL
  zh: 一种特殊类型的移位寄存器，通过将某些触发器通过逻辑门并将结果返回输入，产生伪随机模式。
- en: <samp class="SANS_Futura_Std_Bold_Condensed_B_11">logic analyzer</samp>
  id: totrans-95
  prefs: []
  type: TYPE_NORMAL
  zh: <samp class="SANS_Futura_Std_Bold_Condensed_B_11">逻辑分析仪</samp>
- en: A tool used for debugging that analyzes many digital signals at once.
  id: totrans-96
  prefs: []
  type: TYPE_NORMAL
  zh: 一种用于调试的工具，能够同时分析多个数字信号。
- en: <samp class="SANS_Futura_Std_Bold_Condensed_B_11">logic gates</samp>
  id: totrans-97
  prefs: []
  type: TYPE_NORMAL
  zh: <samp class="SANS_Futura_Std_Bold_Condensed_B_11">逻辑门</samp>
- en: Devices that perform common Boolean operations like AND, OR, and XOR. Each type
    of logic gate has a distinctive symbol.
  id: totrans-98
  prefs: []
  type: TYPE_NORMAL
  zh: 执行常见布尔运算（如 AND、OR 和 XOR）的设备。每种类型的逻辑门都有独特的符号。
- en: <samp class="SANS_Futura_Std_Bold_Condensed_B_11">look-up table (LUT)</samp>
  id: totrans-99
  prefs: []
  type: TYPE_NORMAL
  zh: <samp class="SANS_Futura_Std_Bold_Condensed_B_11">查找表（LUT）</samp>
- en: A dedicated component inside an FPGA that performs all Boolean logic operations.
  id: totrans-100
  prefs: []
  type: TYPE_NORMAL
  zh: FPGA 内部的专用组件，执行所有布尔逻辑运算。
- en: <samp class="SANS_Futura_Std_Bold_Condensed_B_11">metastability</samp>
  id: totrans-101
  prefs: []
  type: TYPE_NORMAL
  zh: <samp class="SANS_Futura_Std_Bold_Condensed_B_11">亚稳态</samp>
- en: A condition in which the output of a flip-flop is unstable and unpredictable
    for a period of time.
  id: totrans-102
  prefs: []
  type: TYPE_NORMAL
  zh: 一种条件，其中翻转触发器的输出在一段时间内不稳定且不可预测。
- en: <samp class="SANS_Futura_Std_Bold_Condensed_B_11">microcontroller</samp>
  id: totrans-103
  prefs: []
  type: TYPE_NORMAL
  zh: <samp class="SANS_Futura_Std_Bold_Condensed_B_11">微控制器</samp>
- en: A small computer on an integrated circuit, with a CPU and external peripherals
    that can be programmed using a language like C.
  id: totrans-104
  prefs: []
  type: TYPE_NORMAL
  zh: 一种集成电路上的小型计算机，具有 CPU 和外部外设，可以使用像 C 这样的语言进行编程。
- en: <samp class="SANS_Futura_Std_Bold_Condensed_B_11">multiplexer (mux)</samp>
  id: totrans-105
  prefs: []
  type: TYPE_NORMAL
  zh: <samp class="SANS_Futura_Std_Bold_Condensed_B_11">多路复用器（mux）</samp>
- en: A design element that can select several inputs to a single output.
  id: totrans-106
  prefs: []
  type: TYPE_NORMAL
  zh: 一种设计元素，可以选择多个输入并将其输出到单一输出。
- en: <samp class="SANS_Futura_Std_Bold_Condensed_B_11">non-blocking assignment</samp>
  id: totrans-107
  prefs: []
  type: TYPE_NORMAL
  zh: <samp class="SANS_Futura_Std_Bold_Condensed_B_11">非阻塞赋值</samp>
- en: An assignment in Verilog or VHDL using <samp class="SANS_TheSansMonoCd_W5Regular_11"><=</samp>,
    where these statements execute at the same instant in time. Commonly used to create
    sequential logic (flip-flops) on an FPGA.
  id: totrans-108
  prefs: []
  type: TYPE_NORMAL
  zh: 在 Verilog 或 VHDL 中使用 <samp class="SANS_TheSansMonoCd_W5Regular_11"><=</samp>
    进行的赋值操作，其中这些语句会在同一时刻执行。通常用于在 FPGA 上创建时序逻辑（触发器）。
- en: <samp class="SANS_Futura_Std_Bold_Condensed_B_11">operating voltage</samp>
  id: totrans-109
  prefs: []
  type: TYPE_NORMAL
  zh: <samp class="SANS_Futura_Std_Bold_Condensed_B_11">工作电压</samp>
- en: The voltage at which a 1 or a 0 appears on a GPIO pin. Common values for a 1
    are 3.3 V, 2.5 V, and 1.8 V.
  id: totrans-110
  prefs: []
  type: TYPE_NORMAL
  zh: GPIO 引脚上 1 或 0 出现的电压。常见的 1 值有 3.3 V、2.5 V 和 1.8 V。
- en: <samp class="SANS_Futura_Std_Bold_Condensed_B_11">parallel communication</samp>
  id: totrans-111
  prefs: []
  type: TYPE_NORMAL
  zh: <samp class="SANS_Futura_Std_Bold_Condensed_B_11">并行通信</samp>
- en: A method of transmitting data where multiple bits are sent simultaneously.
  id: totrans-112
  prefs: []
  type: TYPE_NORMAL
  zh: 一种数据传输方法，其中多个比特同时发送。
- en: <samp class="SANS_Futura_Std_Bold_Condensed_B_11">parameters</samp>
  id: totrans-113
  prefs: []
  type: TYPE_NORMAL
  zh: <samp class="SANS_Futura_Std_Bold_Condensed_B_11">参数</samp>
- en: Used in Verilog to make code more flexible and reusable by overriding behaviors
    of low-level code at a higher level. Equivalent to generics in VHDL.
  id: totrans-114
  prefs: []
  type: TYPE_NORMAL
  zh: 在 Verilog 中使用，允许通过在更高级别重写低级代码的行为，使代码更具灵活性和可重用性。与 VHDL 中的泛型类似。
- en: <samp class="SANS_Futura_Std_Bold_Condensed_B_11">period</samp>
  id: totrans-115
  prefs: []
  type: TYPE_NORMAL
  zh: <samp class="SANS_Futura_Std_Bold_Condensed_B_11">周期</samp>
- en: The time between rising edges of a clock cycle, often measured in nanoseconds.
    A clock’s period is calculated as 1 ÷ *frequency*.
  id: totrans-116
  prefs: []
  type: TYPE_NORMAL
  zh: 时钟周期的上升沿之间的时间，通常以纳秒为单位。时钟的周期计算公式为 1 ÷ *频率*。
- en: <samp class="SANS_Futura_Std_Bold_Condensed_B_11">phase</samp>
  id: totrans-117
  prefs: []
  type: TYPE_NORMAL
  zh: <samp class="SANS_Futura_Std_Bold_Condensed_B_11">相位</samp>
- en: The characteristic of a signal that describes the current position of its waveform,
    or its relationship in time to another signal.
  id: totrans-118
  prefs: []
  type: TYPE_NORMAL
  zh: 信号的特性，描述其波形的当前位置或它与另一个信号之间的时间关系。
- en: <samp class="SANS_Futura_Std_Bold_Condensed_B_11">phase-locked loop (PLL)</samp>
  id: totrans-119
  prefs: []
  type: TYPE_NORMAL
  zh: <samp class="SANS_Futura_Std_Bold_Condensed_B_11">锁相环（PLL）</samp>
- en: A primitive commonly used as the main clock generator for an FPGA. It can generate
    multiple clock signals at different frequencies and manage the relationships between
    them.
  id: totrans-120
  prefs: []
  type: TYPE_NORMAL
  zh: 一个常用于 FPGA 作为主时钟生成器的原语。它可以生成多个不同频率的时钟信号，并管理它们之间的关系。
- en: <samp class="SANS_Futura_Std_Bold_Condensed_B_11">physical constraint file</samp>
  id: totrans-121
  prefs: []
  type: TYPE_NORMAL
  zh: <samp class="SANS_Futura_Std_Bold_Condensed_B_11">物理约束文件</samp>
- en: A file that maps the signals in your design to physical pins on the FPGA.
  id: totrans-122
  prefs: []
  type: TYPE_NORMAL
  zh: 一个文件，将设计中的信号映射到 FPGA 上的物理引脚。
- en: <samp class="SANS_Futura_Std_Bold_Condensed_B_11">place and route</samp>
  id: totrans-123
  prefs: []
  type: TYPE_NORMAL
  zh: <samp class="SANS_Futura_Std_Bold_Condensed_B_11">放置与布线</samp>
- en: The design tool that takes your synthesized design and maps it to physical locations
    on your specific FPGA. Also performs timing analysis, which reports if a design
    can run successfully at the requested clock frequency.
  id: totrans-124
  prefs: []
  type: TYPE_NORMAL
  zh: 设计工具将你的综合设计映射到特定 FPGA 上的物理位置。还进行时序分析，报告设计是否能够在所请求的时钟频率下成功运行。
- en: <samp class="SANS_Futura_Std_Bold_Condensed_B_11">primitive</samp>
  id: totrans-125
  prefs: []
  type: TYPE_NORMAL
  zh: <samp class="SANS_Futura_Std_Bold_Condensed_B_11">原语</samp>
- en: A component within your FPGA dedicated to a particular task, such as a block
    RAM, PLL, or DSP block. Also called *hard IP*.
  id: totrans-126
  prefs: []
  type: TYPE_NORMAL
  zh: FPGA 内部专用于特定任务的组件，如块 RAM、PLL 或 DSP 块。也叫做*硬 IP*。
- en: <samp class="SANS_Futura_Std_Bold_Condensed_B_11">primitive instantiation</samp>
  id: totrans-127
  prefs: []
  type: TYPE_NORMAL
  zh: <samp class="SANS_Futura_Std_Bold_Condensed_B_11">原语实例化</samp>
- en: Directly creating a primitive FPGA component by using its template. This method
    allows you to get exactly the primitive you want, without relying on the tools
    to make any assumptions for you.
  id: totrans-128
  prefs: []
  type: TYPE_NORMAL
  zh: 通过使用其模板直接创建一个原始 FPGA 组件。这种方法允许你精确获得所需的原语，而无需依赖工具做出假设。
- en: <samp class="SANS_Futura_Std_Bold_Condensed_B_11">propagation delay</samp>
  id: totrans-129
  prefs: []
  type: TYPE_NORMAL
  zh: <samp class="SANS_Futura_Std_Bold_Condensed_B_11">传播延迟</samp>
- en: The amount of time it takes for a signal to travel from a source to a destination.
  id: totrans-130
  prefs: []
  type: TYPE_NORMAL
  zh: 信号从源到目的地传播所需的时间。
- en: <samp class="SANS_Futura_Std_Bold_Condensed_B_11">protocol</samp>
  id: totrans-131
  prefs: []
  type: TYPE_NORMAL
  zh: <samp class="SANS_Futura_Std_Bold_Condensed_B_11">协议</samp>
- en: A system of rules defining how two or more devices communicate.
  id: totrans-132
  prefs: []
  type: TYPE_NORMAL
  zh: 一套定义两台或多台设备如何通信的规则。
- en: <samp class="SANS_Futura_Std_Bold_Condensed_B_11">random-access memory (RAM)</samp>
  id: totrans-133
  prefs: []
  type: TYPE_NORMAL
  zh: <samp class="SANS_Futura_Std_Bold_Condensed_B_11">随机存取存储器（RAM）</samp>
- en: Memory that can be accessed in any order, often from one port (single-port)
    or two ports (dual-port).
  id: totrans-134
  prefs: []
  type: TYPE_NORMAL
  zh: 可以按任意顺序访问的存储器，通常通过一个端口（单端口）或两个端口（双端口）访问。
- en: <samp class="SANS_Futura_Std_Bold_Condensed_B_11">register</samp>
  id: totrans-135
  prefs: []
  type: TYPE_NORMAL
  zh: <samp class="SANS_Futura_Std_Bold_Condensed_B_11">寄存器</samp>
- en: Another word for a flip-flop.
  id: totrans-136
  prefs: []
  type: TYPE_NORMAL
  zh: 翻转触发器的另一种说法。
- en: <samp class="SANS_Futura_Std_Bold_Condensed_B_11">routing</samp>
  id: totrans-137
  prefs: []
  type: TYPE_NORMAL
  zh: <samp class="SANS_Futura_Std_Bold_Condensed_B_11">布线</samp>
- en: Wiring inside an FPGA that gives it its flexibility, but at a higher dollar
    cost. Also called *interconnect*.
  id: totrans-138
  prefs: []
  type: TYPE_NORMAL
  zh: FPGA 内部的布线使其具有灵活性，但成本较高。也叫做*互连*。
- en: <samp class="SANS_Futura_Std_Bold_Condensed_B_11">sampling</samp>
  id: totrans-139
  prefs: []
  type: TYPE_NORMAL
  zh: <samp class="SANS_Futura_Std_Bold_Condensed_B_11">采样</samp>
- en: The process of converting an analog signal into a digital signal by taking discrete
    measurements of it over time.
  id: totrans-140
  prefs: []
  type: TYPE_NORMAL
  zh: 通过对模拟信号进行离散的时间测量，将其转换为数字信号的过程。
- en: <samp class="SANS_Futura_Std_Bold_Condensed_B_11">self-checking testbench</samp>
  id: totrans-141
  prefs: []
  type: TYPE_NORMAL
  zh: <samp class="SANS_Futura_Std_Bold_Condensed_B_11">自检测试平台</samp>
- en: A testbench that automatically reports if a design is behaving as expected,
    without your having to inspect the resulting waveform.
  id: totrans-142
  prefs: []
  type: TYPE_NORMAL
  zh: 一个测试平台，能够自动报告设计是否按预期工作，而不需要你检查结果波形。
- en: <samp class="SANS_Futura_Std_Bold_Condensed_B_11">self-clocking signal</samp>
  id: totrans-143
  prefs: []
  type: TYPE_NORMAL
  zh: <samp class="SANS_Futura_Std_Bold_Condensed_B_11">自时钟信号</samp>
- en: A signal that uses an encoding scheme to combine a clock and data signal together,
    such that separate clock and data paths can be merged into a single interface.
    This technique is essential for SerDes.
  id: totrans-144
  prefs: []
  type: TYPE_NORMAL
  zh: 一种将时钟和数据信号组合在一起的编码方案，利用这种信号，独立的时钟和数据路径可以合并为一个接口。此技术对于 SerDes（串行解串行化）至关重要。
- en: <samp class="SANS_Futura_Std_Bold_Condensed_B_11">sequential logic</samp>
  id: totrans-145
  prefs: []
  type: TYPE_NORMAL
  zh: <samp class="SANS_Futura_Std_Bold_Condensed_B_11">顺序逻辑</samp>
- en: Logic for which the outputs are determined both from present inputs and previous
    outputs (also called *synchronous logic*). Sequential logic generates flip-flops
    in an FPGA.
  id: totrans-146
  prefs: []
  type: TYPE_NORMAL
  zh: 逻辑，其输出由当前输入和先前输出共同决定（也称为*同步逻辑*）。顺序逻辑在FPGA中生成触发器。
- en: <samp class="SANS_Futura_Std_Bold_Condensed_B_11">SerDes (serializer/deserializer)</samp>
  id: totrans-147
  prefs: []
  type: TYPE_NORMAL
  zh: <samp class="SANS_Futura_Std_Bold_Condensed_B_11">SerDes（序列化/反序列化器）</samp>
- en: An FPGA primitive used to send data at high rates between a transmitting and
    receiving device. Parallel data is converted to serial data and embedded with
    a clock signal before transmission. On the receiving end, the clock and data signals
    are extracted, and the serial data is converted back to parallel.
  id: totrans-148
  prefs: []
  type: TYPE_NORMAL
  zh: 一种FPGA原语，用于在发送设备和接收设备之间以高速传输数据。并行数据被转换为串行数据，并与时钟信号一起嵌入传输。在接收端，提取时钟和数据信号，串行数据被转换回并行数据。
- en: <samp class="SANS_Futura_Std_Bold_Condensed_B_11">serial communication</samp>
  id: totrans-149
  prefs: []
  type: TYPE_NORMAL
  zh: <samp class="SANS_Futura_Std_Bold_Condensed_B_11">串行通信</samp>
- en: A method of transmitting data where bits are sent one at a time.
  id: totrans-150
  prefs: []
  type: TYPE_NORMAL
  zh: 一种数据传输方法，其中每次发送一个比特。
- en: <samp class="SANS_Futura_Std_Bold_Condensed_B_11">set/reset</samp>
  id: totrans-151
  prefs: []
  type: TYPE_NORMAL
  zh: <samp class="SANS_Futura_Std_Bold_Condensed_B_11">设定/复位</samp>
- en: An input that, when active, will reset the flip-flop to a default value.
  id: totrans-152
  prefs: []
  type: TYPE_NORMAL
  zh: 一种输入，当其处于激活状态时，会将触发器重置为默认值。
- en: <samp class="SANS_Futura_Std_Bold_Condensed_B_11">setup time</samp>
  id: totrans-153
  prefs: []
  type: TYPE_NORMAL
  zh: <samp class="SANS_Futura_Std_Bold_Condensed_B_11">设定时间</samp>
- en: The amount of time the input to a flip-flop should be stable before a clock
    edge to avoid a metastable condition.
  id: totrans-154
  prefs: []
  type: TYPE_NORMAL
  zh: 输入到触发器在时钟边缘之前应保持稳定的时间，以避免产生亚稳定状态。
- en: <samp class="SANS_Futura_Std_Bold_Condensed_B_11">shift register</samp>
  id: totrans-155
  prefs: []
  type: TYPE_NORMAL
  zh: <samp class="SANS_Futura_Std_Bold_Condensed_B_11">移位寄存器</samp>
- en: A chain of flip-flops where the output of one flip-flop is connected to the
    input of the next.
  id: totrans-156
  prefs: []
  type: TYPE_NORMAL
  zh: 一种触发器链，其中一个触发器的输出连接到下一个触发器的输入。
- en: <samp class="SANS_Futura_Std_Bold_Condensed_B_11">sign bit</samp>
  id: totrans-157
  prefs: []
  type: TYPE_NORMAL
  zh: <samp class="SANS_Futura_Std_Bold_Condensed_B_11">符号位</samp>
- en: The most significant bit in a signed number that indicates whether the number
    is negative (sign bit is 1) or positive (sign bit is 0).
  id: totrans-158
  prefs: []
  type: TYPE_NORMAL
  zh: 有符号数中最重要的比特，用于指示该数是负数（符号位为1）还是正数（符号位为0）。
- en: <samp class="SANS_Futura_Std_Bold_Condensed_B_11">signed</samp>
  id: totrans-159
  prefs: []
  type: TYPE_NORMAL
  zh: <samp class="SANS_Futura_Std_Bold_Condensed_B_11">有符号</samp>
- en: Refers to a signal that can hold positive or negative data.
  id: totrans-160
  prefs: []
  type: TYPE_NORMAL
  zh: 指可以承载正负数据的信号。
- en: <samp class="SANS_Futura_Std_Bold_Condensed_B_11">sign extension</samp>
  id: totrans-161
  prefs: []
  type: TYPE_NORMAL
  zh: <samp class="SANS_Futura_Std_Bold_Condensed_B_11">符号扩展</samp>
- en: The operation of increasing the number of bits of a binary number while preserving
    the number’s sign and value.
  id: totrans-162
  prefs: []
  type: TYPE_NORMAL
  zh: 增加二进制数位数的操作，同时保持该数的符号和值。
- en: <samp class="SANS_Futura_Std_Bold_Condensed_B_11">simulation</samp>
  id: totrans-163
  prefs: []
  type: TYPE_NORMAL
  zh: <samp class="SANS_Futura_Std_Bold_Condensed_B_11">仿真</samp>
- en: The process of using a computer to inject test cases into your FPGA code to
    see how the code responds.
  id: totrans-164
  prefs: []
  type: TYPE_NORMAL
  zh: 使用计算机向FPGA代码注入测试用例，以查看代码的响应过程。
- en: <samp class="SANS_Futura_Std_Bold_Condensed_B_11">single data rate (SDR)</samp>
  id: totrans-165
  prefs: []
  type: TYPE_NORMAL
  zh: <samp class="SANS_Futura_Std_Bold_Condensed_B_11">单数据速率（SDR）</samp>
- en: Sending data on only one edge of each clock cycle, most often the rising edge.
  id: totrans-166
  prefs: []
  type: TYPE_NORMAL
  zh: 仅在每个时钟周期的一个边缘（通常是上升沿）发送数据。
- en: <samp class="SANS_Futura_Std_Bold_Condensed_B_11">single-ended signaling</samp>
  id: totrans-167
  prefs: []
  type: TYPE_NORMAL
  zh: <samp class="SANS_Futura_Std_Bold_Condensed_B_11">单端信号传输</samp>
- en: A method of transmitting electrical signals where one wire carries the signal,
    which is referenced to ground.
  id: totrans-168
  prefs: []
  type: TYPE_NORMAL
  zh: 一种电信号传输方法，其中一根电线承载信号，且该信号参考地面。
- en: <samp class="SANS_Futura_Std_Bold_Condensed_B_11">slew rate</samp>
  id: totrans-169
  prefs: []
  type: TYPE_NORMAL
  zh: <samp class="SANS_Futura_Std_Bold_Condensed_B_11">变化率</samp>
- en: The rate of change allowed for an output signal, usually specified in qualitative
    terms, such as fast, medium, or slow.
  id: totrans-170
  prefs: []
  type: TYPE_NORMAL
  zh: 允许输出信号变化的速率，通常以定性术语表示，如快、中或慢。
- en: <samp class="SANS_Futura_Std_Bold_Condensed_B_11">state</samp>
  id: totrans-171
  prefs: []
  type: TYPE_NORMAL
  zh: <samp class="SANS_Futura_Std_Bold_Condensed_B_11">状态</samp>
- en: In a state machine, a status where the system is waiting to execute a transition.
    A state can be changed when an event triggers a transition, or if the state itself
    creates a transition to another state.
  id: totrans-172
  prefs: []
  type: TYPE_NORMAL
  zh: 在状态机中，系统等待执行过渡的状态。状态可以在事件触发过渡时改变，或者如果状态本身引发过渡到另一个状态。
- en: <samp class="SANS_Futura_Std_Bold_Condensed_B_11">state machine</samp>
  id: totrans-173
  prefs: []
  type: TYPE_NORMAL
  zh: <samp class="SANS_Futura_Std_Bold_Condensed_B_11">状态机</samp>
- en: Sometimes called a *finite state machine (FSM)*, a method of controlling the
    flow through a sequence of operations inside an FPGA.
  id: totrans-174
  prefs: []
  type: TYPE_NORMAL
  zh: 有时称为*有限状态机（FSM）*，一种控制FPGA中操作序列流动的方法。
- en: <samp class="SANS_Futura_Std_Bold_Condensed_B_11">synthesis</samp>
  id: totrans-175
  prefs: []
  type: TYPE_NORMAL
  zh: <samp class="SANS_Futura_Std_Bold_Condensed_B_11">综合</samp>
- en: The design tool that turns your VHDL or Verilog code into low-level components
    within your FPGA, such as LUTs, flip-flops, and block RAMs. Similar to a compiler
    for a programming language like C.
  id: totrans-176
  prefs: []
  type: TYPE_NORMAL
  zh: 将 VHDL 或 Verilog 代码转换为 FPGA 内部低级组件的设计工具，如 LUT、触发器和块 RAM。类似于 C 语言的编译器。
- en: <samp class="SANS_Futura_Std_Bold_Condensed_B_11">system on a chip (SoC)</samp>
  id: totrans-177
  prefs: []
  type: TYPE_NORMAL
  zh: <samp class="SANS_Futura_Std_Bold_Condensed_B_11">系统芯片（SoC）</samp>
- en: An integrated circuit that combines many components of an electronic system
    into a single package. For example, an FPGA that has a dedicated CPU might be
    considered an SoC.
  id: totrans-178
  prefs: []
  type: TYPE_NORMAL
  zh: 将电子系统的多个组件集成到一个封装中的集成电路。例如，具有专用 CPU 的 FPGA 可以被认为是 SoC。
- en: <samp class="SANS_Futura_Std_Bold_Condensed_B_11">SystemVerilog</samp>
  id: totrans-179
  prefs: []
  type: TYPE_NORMAL
  zh: <samp class="SANS_Futura_Std_Bold_Condensed_B_11">SystemVerilog</samp>
- en: A programming language that is a superset of Verilog, with added features that
    make it useful for verification.
  id: totrans-180
  prefs: []
  type: TYPE_NORMAL
  zh: 一种 Verilog 的超集编程语言，新增的特性使其在验证中非常有用。
- en: <samp class="SANS_Futura_Std_Bold_Condensed_B_11">testbench</samp>
  id: totrans-181
  prefs: []
  type: TYPE_NORMAL
  zh: <samp class="SANS_Futura_Std_Bold_Condensed_B_11">测试平台</samp>
- en: Test code that exercises your FPGA design code in a simulation environment so
    you can analyze the design to see if it’s behaving as expected.
  id: totrans-182
  prefs: []
  type: TYPE_NORMAL
  zh: 在仿真环境中测试您的 FPGA 设计代码，以便您可以分析设计，看它是否按预期行为运行的测试代码。
- en: <samp class="SANS_Futura_Std_Bold_Condensed_B_11">timing errors</samp>
  id: totrans-183
  prefs: []
  type: TYPE_NORMAL
  zh: <samp class="SANS_Futura_Std_Bold_Condensed_B_11">时序错误</samp>
- en: An output of the place and route process that shows signals that might be subject
    to metastability issues, which could cause your FPGA design to behave unpredictably.
  id: totrans-184
  prefs: []
  type: TYPE_NORMAL
  zh: 放置和布线过程的输出，显示可能会受到亚稳态问题影响的信号，这可能导致您的 FPGA 设计表现不稳定。
- en: <samp class="SANS_Futura_Std_Bold_Condensed_B_11">trade study</samp>
  id: totrans-185
  prefs: []
  type: TYPE_NORMAL
  zh: <samp class="SANS_Futura_Std_Bold_Condensed_B_11">权衡研究</samp>
- en: The act of selecting a technical solution in engineering by examining multiple
    possibilities and weighing each by its strengths and weaknesses.
  id: totrans-186
  prefs: []
  type: TYPE_NORMAL
  zh: 在工程中通过考察多种可能性，并根据每种可能的优缺点进行权衡，选择技术解决方案的行为。
- en: <samp class="SANS_Futura_Std_Bold_Condensed_B_11">transceiver</samp>
  id: totrans-187
  prefs: []
  type: TYPE_NORMAL
  zh: <samp class="SANS_Futura_Std_Bold_Condensed_B_11">收发器</samp>
- en: A device that can both transmit and receive communications.
  id: totrans-188
  prefs: []
  type: TYPE_NORMAL
  zh: 一种既可以发送又可以接收通信的设备。
- en: <samp class="SANS_Futura_Std_Bold_Condensed_B_11">transition</samp>
  id: totrans-189
  prefs: []
  type: TYPE_NORMAL
  zh: <samp class="SANS_Futura_Std_Bold_Condensed_B_11">过渡</samp>
- en: The action of moving from one state to another in a state machine.
  id: totrans-190
  prefs: []
  type: TYPE_NORMAL
  zh: 在状态机中从一个状态转移到另一个状态的动作。
- en: <samp class="SANS_Futura_Std_Bold_Condensed_B_11">truth table</samp>
  id: totrans-191
  prefs: []
  type: TYPE_NORMAL
  zh: <samp class="SANS_Futura_Std_Bold_Condensed_B_11">真值表</samp>
- en: A table representation of a Boolean equation, listing all possible input combinations
    and the corresponding outputs.
  id: totrans-192
  prefs: []
  type: TYPE_NORMAL
  zh: 布尔方程的表格表示，列出了所有可能的输入组合及其对应的输出。
- en: <samp class="SANS_Futura_Std_Bold_Condensed_B_11">two’s complement</samp>
  id: totrans-193
  prefs: []
  type: TYPE_NORMAL
  zh: <samp class="SANS_Futura_Std_Bold_Condensed_B_11">二进制补码</samp>
- en: A mathematical operation that converts between positive and negative binary
    numbers. To take the two’s complement, you invert the bits and add 1.
  id: totrans-194
  prefs: []
  type: TYPE_NORMAL
  zh: 一种数学操作，用于在正负二进制数之间进行转换。获取二进制的补码时，您需要将位取反并加 1。
- en: <samp class="SANS_Futura_Std_Bold_Condensed_B_11">unit under test (UUT)</samp>
  id: totrans-195
  prefs: []
  type: TYPE_NORMAL
  zh: <samp class="SANS_Futura_Std_Bold_Condensed_B_11">被测单元（UUT）</samp>
- en: The block of code being tested by a testbench. Also called the *device under
    test (DUT)*.
  id: totrans-196
  prefs: []
  type: TYPE_NORMAL
  zh: 被测试的代码块，也叫做 *被测设备（DUT）*。
- en: <samp class="SANS_Futura_Std_Bold_Condensed_B_11">universal asynchronous receiver
    transmitter (UART)</samp>
  id: totrans-197
  prefs: []
  type: TYPE_NORMAL
  zh: <samp class="SANS_Futura_Std_Bold_Condensed_B_11">通用异步收发器（UART）</samp>
- en: An interface where data is transmitted or received asynchronously, meaning without
    the use of a clock. Common for exchanging low data rate information, for example
    between an FPGA and a computer.
  id: totrans-198
  prefs: []
  type: TYPE_NORMAL
  zh: 一种数据异步传输或接收的接口，即不使用时钟进行传输。通常用于交换低数据速率的信息，例如 FPGA 与计算机之间的数据交换。
- en: <samp class="SANS_Futura_Std_Bold_Condensed_B_11">unsigned</samp>
  id: totrans-199
  prefs: []
  type: TYPE_NORMAL
  zh: <samp class="SANS_Futura_Std_Bold_Condensed_B_11">无符号</samp>
- en: Refers to a signal that can hold only positive data, not negative data.
  id: totrans-200
  prefs: []
  type: TYPE_NORMAL
  zh: 指一个只能保持正数据而不能保持负数据的信号。
- en: <samp class="SANS_Futura_Std_Bold_Condensed_B_11">utilization report</samp>
  id: totrans-201
  prefs: []
  type: TYPE_NORMAL
  zh: <samp class="SANS_Futura_Std_Bold_Condensed_B_11">资源使用报告</samp>
- en: An output of the synthesis tool that tells you what percentage of your FPGA
    resources you’ve used up.
  id: totrans-202
  prefs: []
  type: TYPE_NORMAL
  zh: 合成工具的输出，告知您 FPGA 资源使用的百分比。
- en: <samp class="SANS_Futura_Std_Bold_Condensed_B_11">verification</samp>
  id: totrans-203
  prefs: []
  type: TYPE_NORMAL
  zh: <samp class="SANS_Futura_Std_Bold_Condensed_B_11">验证</samp>
- en: The process of thoroughly testing an FPGA or ASIC design to ensure it’s working
    as intended.
  id: totrans-204
  prefs: []
  type: TYPE_NORMAL
  zh: 彻底测试 FPGA 或 ASIC 设计的过程，以确保其按预期工作。
- en: <samp class="SANS_Futura_Std_Bold_Condensed_B_11">waveform</samp>
  id: totrans-205
  prefs: []
  type: TYPE_NORMAL
  zh: <samp class="SANS_Futura_Std_Bold_Condensed_B_11">波形</samp>
- en: A feature of an FPGA simulation tool that shows a visual representation of the
    signals in your test environment over time.
  id: totrans-206
  prefs: []
  type: TYPE_NORMAL
  zh: FPGA仿真工具的一个特性，它展示了在测试环境中信号随时间变化的可视化表示。
