#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Tue Apr 11 15:32:32 2023
# Process ID: 3628
# Current directory: D:/2MASTER/Vivado_Project/Axi_can_lite_fullnote/GUUUUUU
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent7112 D:\2MASTER\Vivado_Project\Axi_can_lite_fullnote\GUUUUUU\Axi_Can_Lite.xpr
# Log file: D:/2MASTER/Vivado_Project/Axi_can_lite_fullnote/GUUUUUU/vivado.log
# Journal file: D:/2MASTER/Vivado_Project/Axi_can_lite_fullnote/GUUUUUU\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/2MASTER/Vivado_Project/Axi_can_lite_fullnote/GUUUUUU/Axi_Can_Lite.xpr
WARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'D:/2MASTER/Vivado_Project/Axi_can_lite_fullnote/GUUUUUU/Axi_Can_Lite.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/2MASTER/Vivado_Project/IP_CAN_V9'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/2MASTER/Vivado_Project/IP_CAN_V8'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/2MASTER/Vivado_Project/IP_CAN_V7'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/2MASTER/Vivado_Project/IP_CAN_V6'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/2MASTER/Vivado_Project/IP_CANLITE'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2020.2/data/ip'.
update_compile_order -fileset sources_1
file mkdir D:/2MASTER/Vivado_Project/Axi_can_lite_fullnote/GUUUUUU/Axi_Can_Lite.srcs/constrs_1
file mkdir D:/2MASTER/Vivado_Project/Axi_can_lite_fullnote/GUUUUUU/Axi_Can_Lite.srcs/constrs_1/new
close [ open D:/2MASTER/Vivado_Project/Axi_can_lite_fullnote/GUUUUUU/Axi_Can_Lite.srcs/constrs_1/new/can_lite.xdc w ]
add_files -fileset constrs_1 D:/2MASTER/Vivado_Project/Axi_can_lite_fullnote/GUUUUUU/Axi_Can_Lite.srcs/constrs_1/new/can_lite.xdc
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 10
[Tue Apr 11 15:39:58 2023] Launched synth_1...
Run output will be captured here: D:/2MASTER/Vivado_Project/Axi_can_lite_fullnote/GUUUUUU/Axi_Can_Lite.runs/synth_1/runme.log
[Tue Apr 11 15:39:59 2023] Launched impl_1...
Run output will be captured here: D:/2MASTER/Vivado_Project/Axi_can_lite_fullnote/GUUUUUU/Axi_Can_Lite.runs/impl_1/runme.log
export_ip_user_files -of_objects  [get_files D:/2MASTER/Vivado_Project/Axi_can_lite_fullnote/GUUUUUU/Axi_Can_Lite.srcs/sources_1/imports/FPGA/uart_tx.sv] -no_script -reset -force -quiet
remove_files  D:/2MASTER/Vivado_Project/Axi_can_lite_fullnote/GUUUUUU/Axi_Can_Lite.srcs/sources_1/imports/FPGA/uart_tx.sv
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 10
[Tue Apr 11 15:45:04 2023] Launched synth_1...
Run output will be captured here: D:/2MASTER/Vivado_Project/Axi_can_lite_fullnote/GUUUUUU/Axi_Can_Lite.runs/synth_1/runme.log
[Tue Apr 11 15:45:04 2023] Launched impl_1...
Run output will be captured here: D:/2MASTER/Vivado_Project/Axi_can_lite_fullnote/GUUUUUU/Axi_Can_Lite.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.2
  **** Build date : Nov 18 2020 at 10:01:48
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2020.2
  ****** Build date   : Nov 04 2020-05:02:56
    **** Build number : 2020.2.1604437376
      ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1274.660 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210512180081
set_property PROGRAM.FILE {D:/2MASTER/Vivado_Project/Axi_can_lite_fullnote/GUUUUUU/Axi_Can_Lite.runs/impl_1/fpga_top.bit} [get_hw_devices xczu3_0]
current_hw_device [get_hw_devices xczu3_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xczu3_0] 0]
INFO: [Labtools 27-1435] Device xczu3 (JTAG device index = 0) is not programmed (DONE status = 0).
current_hw_device [get_hw_devices arm_dap_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices arm_dap_1] 0]
current_hw_device [get_hw_devices xczu3_0]
set_property PROBES.FILE {} [get_hw_devices xczu3_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xczu3_0]
set_property PROGRAM.FILE {D:/2MASTER/Vivado_Project/Axi_can_lite_fullnote/GUUUUUU/Axi_Can_Lite.runs/impl_1/fpga_top.bit} [get_hw_devices xczu3_0]
program_hw_devices [get_hw_devices xczu3_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xczu3_0] 0]
INFO: [Labtools 27-1434] Device xczu3 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210512180081
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210512180081
INFO: [Labtools 27-1435] Device xczu3 (JTAG device index = 0) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
ERROR: [Labtools 27-2312] Device dummy_dap_1 is no longer available.
Check cable connectivity and that the target board is powered up then
use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target.
Use open_hw_target to re-register the hardware device.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/2MASTER/Vivado_Project/Axi_can_lite_fullnote/GUUUUUU/Axi_Can_Lite.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 10
[Tue Apr 11 15:50:56 2023] Launched synth_1...
Run output will be captured here: D:/2MASTER/Vivado_Project/Axi_can_lite_fullnote/GUUUUUU/Axi_Can_Lite.runs/synth_1/runme.log
[Tue Apr 11 15:50:56 2023] Launched impl_1...
Run output will be captured here: D:/2MASTER/Vivado_Project/Axi_can_lite_fullnote/GUUUUUU/Axi_Can_Lite.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xczu3_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xczu3_0]
set_property PROGRAM.FILE {D:/2MASTER/Vivado_Project/Axi_can_lite_fullnote/GUUUUUU/Axi_Can_Lite.runs/impl_1/fpga_top.bit} [get_hw_devices xczu3_0]
program_hw_devices [get_hw_devices xczu3_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xczu3_0] 0]
INFO: [Labtools 27-1434] Device xczu3 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
refresh_hw_device [lindex [get_hw_devices xczu3_0] 0]
INFO: [Labtools 27-1434] Device xczu3 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xczu3_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xczu3_0]
set_property PROGRAM.FILE {D:/2MASTER/Vivado_Project/Axi_can_lite_fullnote/GUUUUUU/Axi_Can_Lite.runs/impl_1/fpga_top.bit} [get_hw_devices xczu3_0]
program_hw_devices [get_hw_devices xczu3_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xczu3_0] 0]
INFO: [Labtools 27-1434] Device xczu3 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/2MASTER/Vivado_Project/Axi_can_lite_fullnote/GUUUUUU/Axi_Can_Lite.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'fpga_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/2MASTER/Vivado_Project/Axi_can_lite_fullnote/GUUUUUU/Axi_Can_Lite.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj fpga_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/2MASTER/Vivado_Project/Axi_can_lite_fullnote/GUUUUUU/Axi_Can_Lite.srcs/sources_1/imports/RTL/can_level_bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module can_level_bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/2MASTER/Vivado_Project/Axi_can_lite_fullnote/GUUUUUU/Axi_Can_Lite.srcs/sources_1/imports/RTL/can_level_packet.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module can_level_packet
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/2MASTER/Vivado_Project/Axi_can_lite_fullnote/GUUUUUU/Axi_Can_Lite.srcs/sources_1/imports/RTL/can_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module can_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/2MASTER/Vivado_Project/Axi_can_lite_fullnote/GUUUUUU/Axi_Can_Lite.srcs/sources_1/imports/FPGA/fpga_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpga_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/2MASTER/Vivado_Project/Axi_can_lite_fullnote/GUUUUUU/Axi_Can_Lite.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/2MASTER/Vivado_Project/Axi_can_lite_fullnote/GUUUUUU/Axi_Can_Lite.sim/sim_1/behav/xsim'
"xelab -wto fb747954aaee4e34810d2266e11d93d4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot fpga_top_behav xil_defaultlib.fpga_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto fb747954aaee4e34810d2266e11d93d4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot fpga_top_behav xil_defaultlib.fpga_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUFDS
Compiling module xil_defaultlib.can_level_bit(default_c_PTS=16'b...
Compiling module xil_defaultlib.can_level_packet(default_c_PTS=1...
Compiling module xil_defaultlib.can_top(default_c_PTS=16'b010001...
Compiling module xil_defaultlib.fpga_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot fpga_top_behav

****** Webtalk v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source D:/2MASTER/Vivado_Project/Axi_can_lite_fullnote/GUUUUUU/Axi_Can_Lite.sim/sim_1/behav/xsim/xsim.dir/fpga_top_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Tue Apr 11 16:07:02 2023...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/2MASTER/Vivado_Project/Axi_can_lite_fullnote/GUUUUUU/Axi_Can_Lite.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "fpga_top_behav -key {Behavioral:sim_1:Functional:fpga_top} -tclbatch {fpga_top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source fpga_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'fpga_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 2890.547 ; gain = 28.098
run all
run 10000000 us
run all
run 10000000 us
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210512180081
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210512180081
INFO: [Labtools 27-1435] Device xczu3 (JTAG device index = 0) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
ERROR: [Labtools 27-2312] Device dummy_dap_1 is no longer available.
Check cable connectivity and that the target board is powered up then
use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target.
Use open_hw_target to re-register the hardware device.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
close_hw_manager
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3414] Connected to existing cs_server.
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210512180081
set_property PROGRAM.FILE {D:/2MASTER/Vivado_Project/Axi_can_lite_fullnote/GUUUUUU/Axi_Can_Lite.runs/impl_1/fpga_top.bit} [get_hw_devices xczu3_0]
current_hw_device [get_hw_devices xczu3_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xczu3_0] 0]
INFO: [Labtools 27-1435] Device xczu3 (JTAG device index = 0) is not programmed (DONE status = 0).
current_hw_device [get_hw_devices arm_dap_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices arm_dap_1] 0]
current_hw_device [get_hw_devices xczu3_0]
set_property PROBES.FILE {} [get_hw_devices xczu3_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xczu3_0]
set_property PROGRAM.FILE {D:/2MASTER/Vivado_Project/Axi_can_lite_fullnote/GUUUUUU/Axi_Can_Lite.runs/impl_1/fpga_top.bit} [get_hw_devices xczu3_0]
program_hw_devices [get_hw_devices xczu3_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xczu3_0] 0]
INFO: [Labtools 27-1434] Device xczu3 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/2MASTER/Vivado_Project/Axi_can_lite_fullnote/GUUUUUU/Axi_Can_Lite.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 10
[Tue Apr 11 16:16:51 2023] Launched synth_1...
Run output will be captured here: D:/2MASTER/Vivado_Project/Axi_can_lite_fullnote/GUUUUUU/Axi_Can_Lite.runs/synth_1/runme.log
[Tue Apr 11 16:16:51 2023] Launched impl_1...
Run output will be captured here: D:/2MASTER/Vivado_Project/Axi_can_lite_fullnote/GUUUUUU/Axi_Can_Lite.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xczu3_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xczu3_0]
set_property PROGRAM.FILE {D:/2MASTER/Vivado_Project/Axi_can_lite_fullnote/GUUUUUU/Axi_Can_Lite.runs/impl_1/fpga_top.bit} [get_hw_devices xczu3_0]
program_hw_devices [get_hw_devices xczu3_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xczu3_0] 0]
INFO: [Labtools 27-1434] Device xczu3 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/2MASTER/Vivado_Project/Axi_can_lite_fullnote/GUUUUUU/Axi_Can_Lite.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 10
[Tue Apr 11 16:27:07 2023] Launched synth_1...
Run output will be captured here: D:/2MASTER/Vivado_Project/Axi_can_lite_fullnote/GUUUUUU/Axi_Can_Lite.runs/synth_1/runme.log
[Tue Apr 11 16:27:07 2023] Launched impl_1...
Run output will be captured here: D:/2MASTER/Vivado_Project/Axi_can_lite_fullnote/GUUUUUU/Axi_Can_Lite.runs/impl_1/runme.log
refresh_hw_device [lindex [get_hw_devices xczu3_0] 0]
INFO: [Labtools 27-1434] Device xczu3 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xczu3_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xczu3_0]
set_property PROGRAM.FILE {D:/2MASTER/Vivado_Project/Axi_can_lite_fullnote/GUUUUUU/Axi_Can_Lite.runs/impl_1/fpga_top.bit} [get_hw_devices xczu3_0]
program_hw_devices [get_hw_devices xczu3_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xczu3_0] 0]
INFO: [Labtools 27-1434] Device xczu3 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xczu3_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xczu3_0]
set_property PROGRAM.FILE {D:/2MASTER/Vivado_Project/Axi_can_lite_fullnote/GUUUUUU/Axi_Can_Lite.runs/impl_1/fpga_top.bit} [get_hw_devices xczu3_0]
program_hw_devices [get_hw_devices xczu3_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xczu3_0] 0]
INFO: [Labtools 27-1434] Device xczu3 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210512180081
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 10
[Tue Apr 11 16:38:03 2023] Launched impl_1...
Run output will be captured here: D:/2MASTER/Vivado_Project/Axi_can_lite_fullnote/GUUUUUU/Axi_Can_Lite.runs/impl_1/runme.log
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210512180081
INFO: [Labtools 27-1435] Device xczu3 (JTAG device index = 0) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
ERROR: [Labtools 27-2312] Device dummy_dap_1 is no longer available.
Check cable connectivity and that the target board is powered up then
use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target.
Use open_hw_target to re-register the hardware device.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
close_hw_manager
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3414] Connected to existing cs_server.
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210512180081
set_property PROGRAM.FILE {D:/2MASTER/Vivado_Project/Axi_can_lite_fullnote/GUUUUUU/Axi_Can_Lite.runs/impl_1/fpga_top.bit} [get_hw_devices xczu3_0]
current_hw_device [get_hw_devices xczu3_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xczu3_0] 0]
INFO: [Labtools 27-1435] Device xczu3 (JTAG device index = 0) is not programmed (DONE status = 0).
current_hw_device [get_hw_devices arm_dap_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices arm_dap_1] 0]
current_hw_device [get_hw_devices xczu3_0]
set_property PROBES.FILE {} [get_hw_devices xczu3_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xczu3_0]
set_property PROGRAM.FILE {D:/2MASTER/Vivado_Project/Axi_can_lite_fullnote/GUUUUUU/Axi_Can_Lite.runs/impl_1/fpga_top.bit} [get_hw_devices xczu3_0]
program_hw_devices [get_hw_devices xczu3_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xczu3_0] 0]
INFO: [Labtools 27-1434] Device xczu3 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
undo
INFO: [Common 17-17] undo 'set_property PROGRAM.FILE {D:/2MASTER/Vivado_Project/Axi_can_lite_fullnote/GUUUUUU/Axi_Can_Lite.runs/impl_1/fpga_top.bit} [get_hw_devices xczu3_0]'
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210512180081
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210512180081
INFO: [Labtools 27-1435] Device xczu3 (JTAG device index = 0) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
ERROR: [Labtools 27-2312] Device dummy_dap_1 is no longer available.
Check cable connectivity and that the target board is powered up then
use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target.
Use open_hw_target to re-register the hardware device.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
refresh_hw_device [lindex [get_hw_devices xczu3_0] 0]
INFO: [Labtools 27-1435] Device xczu3 (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xczu3_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xczu3_0]
set_property PROGRAM.FILE {D:/2MASTER/Vivado_Project/Axi_can_lite_fullnote/GUUUUUU/Axi_Can_Lite.runs/impl_1/fpga_top.bit} [get_hw_devices xczu3_0]
program_hw_devices [get_hw_devices xczu3_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xczu3_0] 0]
INFO: [Labtools 27-1434] Device xczu3 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210512180081
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210512180081
INFO: [Labtools 27-1435] Device xczu3 (JTAG device index = 0) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
ERROR: [Labtools 27-2312] Device dummy_dap_1 is no longer available.
Check cable connectivity and that the target board is powered up then
use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target.
Use open_hw_target to re-register the hardware device.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
refresh_hw_device [lindex [get_hw_devices xczu3_0] 0]
INFO: [Labtools 27-1435] Device xczu3 (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xczu3_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xczu3_0]
set_property PROGRAM.FILE {D:/2MASTER/Vivado_Project/Axi_can_lite_fullnote/GUUUUUU/Axi_Can_Lite.runs/impl_1/fpga_top.bit} [get_hw_devices xczu3_0]
program_hw_devices [get_hw_devices xczu3_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xczu3_0] 0]
INFO: [Labtools 27-1434] Device xczu3 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Tue Apr 11 17:18:26 2023...
