
---------- Begin Simulation Statistics ----------
final_tick                               4059452966817                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 181182                       # Simulator instruction rate (inst/s)
host_mem_usage                              134390188                       # Number of bytes of host memory used
host_op_rate                                   205472                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 72128.33                       # Real time elapsed on the host
host_tick_rate                               43138812                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                 13068326400                       # Number of instructions simulated
sim_ops                                   14820322501                       # Number of ops (including micro ops) simulated
sim_seconds                                  3.111531                       # Number of seconds simulated
sim_ticks                                3111530695602                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                   214                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests           73                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests           115                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     49.711005                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits       994957323                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups   2001483029                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            2                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect      3107319                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted   1807327935                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits     57563456                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups     57565393                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses         1937                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups      2183935371                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS        72937283                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted           45                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads        3796541568                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes       3545044701                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts      3106308                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches         2151148511                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events     602952838                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls    126523711                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts    147101948                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts  11068326399                       # Number of instructions committed
system.switch_cpus.commit.committedOps    12549228081                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples   7442166493                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.686233                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.556018                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0   4044517368     54.35%     54.35% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1    956122916     12.85%     67.19% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2    738022714      9.92%     77.11% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3    235324035      3.16%     80.27% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4    180901037      2.43%     82.70% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5    392127376      5.27%     87.97% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6    142163563      1.91%     89.88% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7    150034646      2.02%     91.90% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8    602952838      8.10%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total   7442166493                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls     72055075                       # Number of function calls committed.
system.switch_cpus.commit.int_insts       11177156419                       # Number of committed integer instructions.
system.switch_cpus.commit.loads            2383307824                       # Number of loads committed
system.switch_cpus.commit.membars           154639324                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu   7789108246     62.07%     62.07% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult    437694338      3.49%     65.56% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     65.56% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%     65.56% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     65.56% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     65.56% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     65.56% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     65.56% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     65.56% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     65.56% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     65.56% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     65.56% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     65.56% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     65.56% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     65.56% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     65.56% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     65.56% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     65.56% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     65.56% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     65.56% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     65.56% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     65.56% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     65.56% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     65.56% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     65.56% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     65.56% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     65.56% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     65.56% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     65.56% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     65.56% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     65.56% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     65.56% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     65.56% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     65.56% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     65.56% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     65.56% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     65.56% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     65.56% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     65.56% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     65.56% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     65.56% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     65.56% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     65.56% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     65.56% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     65.56% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     65.56% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead   2383307824     18.99%     84.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite   1939117673     15.45%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total  12549228081                       # Class of committed instruction
system.switch_cpus.commit.refs             4322425497                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts         471830294                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts         11068326399                       # Number of Instructions Simulated
system.switch_cpus.committedOps           12549228081                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       0.674149                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.674149                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles    4850034934                       # Number of cycles decode is blocked
system.switch_cpus.decode.BranchMispred          1022                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.BranchResolved    989455569                       # Number of times decode resolved a branch
system.switch_cpus.decode.DecodedInsts    12731100111                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles        649190170                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles        1611234233                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles        3218095                       # Number of cycles decode is squashing
system.switch_cpus.decode.SquashedInsts          3337                       # Number of squashed instructions handled by decode
system.switch_cpus.decode.UnblockCycles     348026859                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.accesses                     0                       # DTB accesses
system.switch_cpus.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.hits                         0                       # DTB hits
system.switch_cpus.dtb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.dtb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.dtb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.dtb.misses                       0                       # DTB misses
system.switch_cpus.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.read_accesses                0                       # DTB read accesses
system.switch_cpus.dtb.read_hits                    0                       # DTB read hits
system.switch_cpus.dtb.read_misses                  0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.write_accesses               0                       # DTB write accesses
system.switch_cpus.dtb.write_hits                   0                       # DTB write hits
system.switch_cpus.dtb.write_misses                 0                       # DTB write misses
system.switch_cpus.fetch.Branches          2183935371                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines        1351263121                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles            6104991597                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes        517500                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.IcacheWaitRetryStallCycles            9                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.Insts            11272142598                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles           81                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.SquashCycles         6438212                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.292686                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles   1353493499                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches   1125458062                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                1.510666                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples   7461704292                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.716029                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.820644                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0       4901386114     65.69%     65.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1        295968885      3.97%     69.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2        283494821      3.80%     73.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3        299298646      4.01%     77.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4        378619121      5.07%     82.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5        176368613      2.36%     84.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6         62779245      0.84%     85.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7        239656486      3.21%     88.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8        824132361     11.04%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total   7461704292                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.idleCycles                      14                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts      4410803                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches       2162415033                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.726323                       # Inst execution rate
system.switch_cpus.iew.exec_refs           4595085689                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores         1954653346                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles        16473438                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts    2420713925                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts    126963468                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts       956736                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts   1974553752                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts  12695269684                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts    2640432343                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts      3540573                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts   12881312780                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents          27113                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents     330603334                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles        3218095                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles     334168086                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked            1                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads    333327976                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses         8012                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation       197927                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads    232656761                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads     37406097                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores     35436078                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents       197927                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect      1252203                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect      3158600                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers       12167643697                       # num instructions consuming a value
system.switch_cpus.iew.wb_count           12645328415                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.600424                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers        7305746317                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.694697                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent            12645959341                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads      15504570146                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes      8942723854                       # number of integer regfile writes
system.switch_cpus.ipc                       1.483351                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.483351                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu    7850372360     60.93%     60.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult    437796726      3.40%     64.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     64.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     64.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     64.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     64.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     64.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     64.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     64.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            2      0.00%     64.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     64.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     64.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     64.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     64.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     64.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     64.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            1      0.00%     64.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     64.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     64.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     64.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     64.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     64.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     64.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     64.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     64.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     64.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     64.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     64.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     64.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     64.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     64.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     64.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     64.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     64.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     64.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     64.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     64.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     64.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     64.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     64.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     64.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead   2641206423     20.50%     84.82% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite   1955477841     15.18%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total    12884853353                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt           206865898                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.016055                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu         1017500      0.49%      0.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult         398158      0.19%      0.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      0.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%      0.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%      0.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%      0.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%      0.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%      0.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%      0.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%      0.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%      0.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%      0.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%      0.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%      0.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%      0.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%      0.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%      0.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%      0.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%      0.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%      0.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%      0.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%      0.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%      0.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%      0.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%      0.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%      0.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%      0.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%      0.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%      0.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%      0.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%      0.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%      0.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%      0.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%      0.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%      0.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%      0.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%      0.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%      0.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%      0.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%      0.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%      0.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%      0.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%      0.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%      0.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%      0.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%      0.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead       98434745     47.58%     48.27% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite     107015495     51.73%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses    12370448467                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads  32035496407                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses  12165706597                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes  12311410988                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded        12568306215                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued       12884853353                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded    126963469                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined    146041592                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued        55257                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved       439758                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined    120396146                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples   7461704292                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.726798                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.163844                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0   3298593962     44.21%     44.21% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1   1295307240     17.36%     61.57% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2    735690080      9.86%     71.43% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3    574221160      7.70%     79.12% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4    489343166      6.56%     85.68% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5    438889658      5.88%     91.56% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6    292393852      3.92%     95.48% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7    208802985      2.80%     98.28% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8    128462189      1.72%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total   7461704292                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.726798                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses      721270784                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads   1402835746                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses    479621818                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes    530098172                       # Number of vector instruction queue writes
system.switch_cpus.itb.accesses                     0                       # DTB accesses
system.switch_cpus.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.hits                         0                       # DTB hits
system.switch_cpus.itb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.itb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.itb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.itb.misses                       0                       # DTB misses
system.switch_cpus.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.memDep0.conflictingLoads    174084793                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores    193042311                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads   2420713925                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores   1974553752                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads     15590846723                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes      506093986                       # number of misc regfile writes
system.switch_cpus.numCycles               7461704306                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles       469603288                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps   12802289505                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents       40894622                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles        811570234                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents       52905308                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents       8466861                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups   20616358826                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts    12708201399                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands  12947116686                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles        1788659219                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents      476406499                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles        3218095                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles     873476475                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps        144827170                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.int_rename_lookups  15343852308                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles   3515176980                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts    169585616                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts        2169547700                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts    126963478                       # count of temporary serializing insts renamed
system.switch_cpus.rename.vec_rename_lookups    333779699                       # Number of vector rename lookups
system.switch_cpus.rob.rob_reads          19535540902                       # The number of ROB reads
system.switch_cpus.rob.rob_writes         25412227317                       # The number of ROB writes
system.switch_cpus.timesIdled                       3                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.vec_regfile_reads        319284866                       # number of vector regfile reads
system.switch_cpus.vec_regfile_writes       160401414                       # number of vector regfile writes
system.tol2bus.snoop_filter.hit_multi_requests            2                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     27090555                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     54181110                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 4059452966817                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                 42                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           69                       # Transaction distribution
system.membus.trans_dist::CleanEvict                4                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq            42                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls0.port           75                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls1.port           82                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total          157                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                    157                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls0.port         6656                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls1.port         7552                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total        14208                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   14208                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples                42                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                      42    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                  42                       # Request fanout histogram
system.membus.reqLayer0.occupancy              332494                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              381163                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy             397051                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.switch_cpus.pwrStateResidencyTicks::OFF 4059452966817                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 4059452966817                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 4059452966817                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 4059452966817                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 4059452966817                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 4059452966817                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          27089913                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     23340146                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           31                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         3750451                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              642                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             642                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq            31                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     27089882                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side           93                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     81271572                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              81271665                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side         7936                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side   6455116928                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             6455124864                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                              73                       # Total snoops (count)
system.tol2bus.snoopTraffic                      8832                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         27090628                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000000                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.000272                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               27090626    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      2      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           27090628                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        61524823014                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       56483742540                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.8                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy             64635                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.mem_ctrls0.pwrStateResidencyTicks::UNDEFINED 4059452966817                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.bytes_read::.switch_cpus.inst         1664                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus.data          896                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total              2560                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus.inst         1664                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::total         1664                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_written::.writebacks         4096                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total           4096                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::.switch_cpus.inst           13                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus.data            7                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total                 20                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::.writebacks           32                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total                32                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::.switch_cpus.inst          535                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus.data          288                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total                  823                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus.inst          535                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::total             535                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::.writebacks          1316                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total                1316                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::.writebacks          1316                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus.inst          535                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus.data          288                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total                2139                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.avgPriority_.writebacks::samples        64.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus.inst::samples        26.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus.data::samples        14.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls0.priorityMaxLatency     0.023078567958                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls0.numReadWriteTurnArounds            2                       # Number of turnarounds from READ to WRITE
system.mem_ctrls0.numWriteReadTurnArounds            2                       # Number of turnarounds from WRITE to READ
system.mem_ctrls0.numStayReadState             799327                       # Number of times bus staying in READ state
system.mem_ctrls0.numStayWriteState                41                       # Number of times bus staying in WRITE state
system.mem_ctrls0.readReqs                         20                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                        32                       # Number of write requests accepted
system.mem_ctrls0.readBursts                       40                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                      64                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0                2                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1               10                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3                2                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4                8                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6                6                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9                4                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11               2                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12               2                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13               2                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14               2                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0                2                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1                6                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3                6                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4                5                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7                6                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9                4                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11               4                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12               4                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13               2                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14               2                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15               2                       # Per bank write bursts
system.mem_ctrls0.avgRdQLen                      2.00                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                     21.01                       # Average write queue length when enqueuing
system.mem_ctrls0.totQLat                     1412848                       # Total ticks spent queuing
system.mem_ctrls0.totBusLat                    200000                       # Total ticks spent in databus transfers
system.mem_ctrls0.totMemAccLat                2162848                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.avgQLat                    35321.20                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat               54071.20                       # Average memory access latency per DRAM burst
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.readRowHits                      24                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                     21                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                60.00                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate               32.81                       # Row buffer hit rate for writes
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6                   40                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6                  64                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                     14                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                     15                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                      5                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                      4                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                      1                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                      1                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                     3                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                     3                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                     3                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                     3                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                     3                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                     3                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                     3                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                     3                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                     2                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                     2                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                     2                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                     2                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                     2                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                     2                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                     2                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                     2                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                     2                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                     2                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                     2                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.bytesPerActivate::samples           38                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::mean   139.789474                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::gmean   131.754602                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::stdev    57.350114                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::64-95            3      7.89%      7.89% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::128-159           31     81.58%     89.47% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::256-287            3      7.89%     97.37% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::384-415            1      2.63%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::total           38                       # Bytes accessed per row activation
system.mem_ctrls0.rdPerTurnAround::samples            2                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::mean            18                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::gmean    17.888544                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::stdev     2.828427                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::16               1     50.00%     50.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::20               1     50.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::total            2                       # Reads before turning the bus around for writes
system.mem_ctrls0.wrPerTurnAround::samples            2                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::mean     21.500000                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::gmean    21.354157                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::stdev     3.535534                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::19               1     50.00%     50.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::24               1     50.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::total            2                       # Writes before turning the bus around for reads
system.mem_ctrls0.bytesReadDRAM                  2560                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten                   2752                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys                   2560                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys                4096                       # Total written bytes from the system interface side
system.mem_ctrls0.avgRdBW                        0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                     0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        0.00                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls0.totGap                  11539952499                       # Total gap between requests
system.mem_ctrls0.avgGap                 221922163.44                       # Average gap between requests
system.mem_ctrls0.masterReadBytes::.switch_cpus.inst         1664                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus.data          896                       # Per-master bytes read from memory
system.mem_ctrls0.masterWriteBytes::.writebacks         2752                       # Per-master bytes write to memory
system.mem_ctrls0.masterReadRate::.switch_cpus.inst 534.785018303687                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus.data 287.961163701985                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterWriteRate::.writebacks 884.452145656098                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls0.masterReadAccesses::.switch_cpus.inst           26                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus.data           14                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterWriteAccesses::.writebacks           64                       # Per-master write serviced memory accesses
system.mem_ctrls0.masterReadTotalLat::.switch_cpus.inst      1205180                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus.data       957668                       # Per-master read total memory access latency
system.mem_ctrls0.masterWriteTotalLat::.writebacks 195614106077                       # Per-master write total memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus.inst     46353.08                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus.data     68404.86                       # Per-master read average memory access latency
system.mem_ctrls0.masterWriteAvgLat::.writebacks 3056470407.45                       # Per-master write average memory access latency
system.mem_ctrls0.pageHitRate                   43.27                       # Row buffer hit rate, read and write combined
system.mem_ctrls0.rank1.actEnergy               99960                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank1.preEnergy               53130                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank1.readEnergy              85680                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank1.writeEnergy             93960                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank1.refreshEnergy    245621207520.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank1.actBackEnergy     44880056940                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank1.preBackEnergy    1157032930080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank1.totalEnergy      1447534527270                       # Total energy per rank (pJ)
system.mem_ctrls0.rank1.averagePower       465.216213                       # Core power per rank (mW)
system.mem_ctrls0.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank1.memoryStateTime::IDLE 3007614714328                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::REF 103900680000                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT     15301274                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.actEnergy              171360                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank0.preEnergy               91080                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank0.readEnergy             199920                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank0.writeEnergy            130500                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank0.refreshEnergy    245621207520.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank0.actBackEnergy     44882656140                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank0.preBackEnergy    1157031859200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank0.totalEnergy      1447536315720                       # Total energy per rank (pJ)
system.mem_ctrls0.rank0.averagePower       465.216788                       # Core power per rank (mW)
system.mem_ctrls0.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank0.memoryStateTime::IDLE 3007608985244                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::REF 103900680000                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT     21030358                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.pwrStateResidencyTicks::UNDEFINED 4059452966817                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.bytes_read::.switch_cpus.inst         2304                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus.data          512                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total              2816                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus.inst         2304                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::total         2304                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_written::.writebacks         4736                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total           4736                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::.switch_cpus.inst           18                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus.data            4                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total                 22                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::.writebacks           37                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total                37                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::.switch_cpus.inst          740                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus.data          165                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total                  905                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus.inst          740                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::total             740                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::.writebacks          1522                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total                1522                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::.writebacks          1522                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus.inst          740                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus.data          165                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total                2427                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.avgPriority_.writebacks::samples        74.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus.inst::samples        36.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus.data::samples         8.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls1.priorityMaxLatency     0.023073047824                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls1.numReadWriteTurnArounds            3                       # Number of turnarounds from READ to WRITE
system.mem_ctrls1.numWriteReadTurnArounds            3                       # Number of turnarounds from WRITE to READ
system.mem_ctrls1.numStayReadState             799325                       # Number of times bus staying in READ state
system.mem_ctrls1.numStayWriteState                50                       # Number of times bus staying in WRITE state
system.mem_ctrls1.readReqs                         22                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                        37                       # Number of write requests accepted
system.mem_ctrls1.readBursts                       44                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                      74                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0                2                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1                6                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4                4                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5                2                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6                2                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7               18                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8                4                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11               2                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12               2                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13               2                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0                2                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1                4                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2                2                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4                8                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5                4                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6                2                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7                6                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8                2                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9                2                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10               2                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11               2                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12               4                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13               2                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14               4                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15               2                       # Per bank write bursts
system.mem_ctrls1.avgRdQLen                      2.00                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                     26.01                       # Average write queue length when enqueuing
system.mem_ctrls1.totQLat                     1654690                       # Total ticks spent queuing
system.mem_ctrls1.totBusLat                    220000                       # Total ticks spent in databus transfers
system.mem_ctrls1.totMemAccLat                2479690                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.avgQLat                    37606.59                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat               56356.59                       # Average memory access latency per DRAM burst
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.readRowHits                      26                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                     23                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                59.09                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate               31.08                       # Row buffer hit rate for writes
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6                   44                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6                  74                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                     16                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                     16                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                      5                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                      5                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                      1                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                      1                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                     2                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                     3                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                     4                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                     3                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                     4                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                     5                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                     5                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                     6                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                     5                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                     4                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                     4                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                     3                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                     3                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                     3                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.bytesPerActivate::samples           43                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean   136.930233                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean   131.312422                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev    49.537574                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::64-95            2      4.65%      4.65% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::128-159           38     88.37%     93.02% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-287            2      4.65%     97.67% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::384-415            1      2.33%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total           43                       # Bytes accessed per row activation
system.mem_ctrls1.rdPerTurnAround::samples            3                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::mean     13.333333                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::gmean    10.857670                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::stdev     8.326664                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::4                1     33.33%     33.33% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::16               1     33.33%     66.67% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::20               1     33.33%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::total            3                       # Reads before turning the bus around for writes
system.mem_ctrls1.wrPerTurnAround::samples            3                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::mean            16                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::gmean    16.000000                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::16               3    100.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::total            3                       # Writes before turning the bus around for reads
system.mem_ctrls1.bytesReadDRAM                  2816                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten                   3072                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys                   2816                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys                4736                       # Total written bytes from the system interface side
system.mem_ctrls1.avgRdBW                        0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                     0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        0.00                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls1.totGap                  11539970013                       # Total gap between requests
system.mem_ctrls1.avgGap                 195592712.08                       # Average gap between requests
system.mem_ctrls1.masterReadBytes::.switch_cpus.inst         2304                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus.data          512                       # Per-master bytes read from memory
system.mem_ctrls1.masterWriteBytes::.writebacks         3072                       # Per-master bytes write to memory
system.mem_ctrls1.masterReadRate::.switch_cpus.inst 740.471563805105                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus.data 164.549236401134                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterWriteRate::.writebacks 987.295418406807                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls1.masterReadAccesses::.switch_cpus.inst           36                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus.data            8                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterWriteAccesses::.writebacks           74                       # Per-master write serviced memory accesses
system.mem_ctrls1.masterReadTotalLat::.switch_cpus.inst      2172190                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus.data       307500                       # Per-master read total memory access latency
system.mem_ctrls1.masterWriteTotalLat::.writebacks 230804110977                       # Per-master write total memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus.inst     60338.61                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus.data     38437.50                       # Per-master read average memory access latency
system.mem_ctrls1.masterWriteAvgLat::.writebacks 3118974472.66                       # Per-master write average memory access latency
system.mem_ctrls1.pageHitRate                   41.53                       # Row buffer hit rate, read and write combined
system.mem_ctrls1.rank1.actEnergy              114240                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank1.preEnergy               60720                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank1.readEnergy              71400                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank1.writeEnergy            104400                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank1.refreshEnergy    245621207520.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank1.actBackEnergy     44880637200                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank1.preBackEnergy    1157033558880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank1.totalEnergy      1447535754360                       # Total energy per rank (pJ)
system.mem_ctrls1.rank1.averagePower       465.216608                       # Core power per rank (mW)
system.mem_ctrls1.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank1.memoryStateTime::IDLE 3007613442014                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::REF 103900680000                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT     16573588                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.actEnergy              192780                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank0.preEnergy              102465                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank0.readEnergy             242760                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank0.writeEnergy            146160                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank0.refreshEnergy    245621207520.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank0.actBackEnergy     44880115080                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank0.preBackEnergy    1157033958720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank0.totalEnergy      1447535965485                       # Total energy per rank (pJ)
system.mem_ctrls1.rank0.averagePower       465.216675                       # Core power per rank (mW)
system.mem_ctrls1.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank0.memoryStateTime::IDLE 3007614601144                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::REF 103900680000                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT     15414458                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 4059452966817                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.data     27090513                       # number of demand (read+write) hits
system.l2.demand_hits::total                 27090513                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data     27090513                       # number of overall hits
system.l2.overall_hits::total                27090513                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst           31                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data           11                       # number of demand (read+write) misses
system.l2.demand_misses::total                     42                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst           31                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data           11                       # number of overall misses
system.l2.overall_misses::total                    42                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst      3281790                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data      1196790                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total          4478580                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst      3281790                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data      1196790                       # number of overall miss cycles
system.l2.overall_miss_latency::total         4478580                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst           31                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data     27090524                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             27090555                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst           31                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data     27090524                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            27090555                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.000000                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.000002                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.000000                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.000002                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 105864.193548                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 108799.090909                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 106632.857143                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 105864.193548                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 108799.090909                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 106632.857143                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                  69                       # number of writebacks
system.l2.writebacks::total                        69                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst           31                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data           11                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total                42                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst           31                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data           11                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total               42                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst      3015141                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data      1103152                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total      4118293                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst      3015141                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data      1103152                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total      4118293                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.000000                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.000002                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.000000                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.000002                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 97262.612903                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 100286.545455                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 98054.595238                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 97262.612903                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 100286.545455                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 98054.595238                       # average overall mshr miss latency
system.l2.replacements                             73                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks     23340077                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         23340077                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks     23340077                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     23340077                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks           31                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               31                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks           31                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           31                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.switch_cpus.data          642                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   642                       # number of ReadExReq hits
system.l2.ReadExReq_accesses::.switch_cpus.data          642                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               642                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_misses::.switch_cpus.inst           31                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total               31                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst      3281790                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total      3281790                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst           31                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total             31                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 105864.193548                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 105864.193548                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst           31                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total           31                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst      3015141                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      3015141                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 97262.612903                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 97262.612903                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data     27089871                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          27089871                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data           11                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total              11                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data      1196790                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total      1196790                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data     27089882                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      27089882                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.000000                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.000000                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 108799.090909                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 108799.090909                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data           11                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total           11                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data      1103152                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total      1103152                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.000000                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 100286.545455                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 100286.545455                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 4059452966817                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                        16384                       # Cycle average of tags in use
system.l2.tags.total_refs                    61163576                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     16457                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                   3716.568998                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      34.948038                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     16307.107784                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst    30.948038                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data    10.996140                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.002133                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.995307                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.001889                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.000671                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16384                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        16384                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 866897801                       # Number of tag accesses
system.l2.tags.data_accesses                866897801                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       417                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::ON    947922271215                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF   3111530695602                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 4059452966817                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst   2002099651                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst   1351263071                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       3353362722                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   2002099651                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst   1351263071                       # number of overall hits
system.cpu.icache.overall_hits::total      3353362722                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          826                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst           48                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            874                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          826                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst           48                       # number of overall misses
system.cpu.icache.overall_misses::total           874                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst      5121594                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      5121594                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst      5121594                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      5121594                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst   2002100477                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst   1351263119                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   3353363596                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   2002100477                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst   1351263119                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   3353363596                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 106699.875000                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total  5859.947368                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 106699.875000                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total  5859.947368                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs           94                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 2                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           47                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          233                       # number of writebacks
system.cpu.icache.writebacks::total               233                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           17                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           17                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           17                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           17                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst           31                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           31                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst           31                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           31                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst      3320571                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      3320571                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst      3320571                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      3320571                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 107115.193548                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 107115.193548                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 107115.193548                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 107115.193548                       # average overall mshr miss latency
system.cpu.icache.replacements                    233                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   2002099651                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst   1351263071                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      3353362722                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          826                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst           48                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           874                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst      5121594                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      5121594                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst   2002100477                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst   1351263119                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   3353363596                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 106699.875000                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total  5859.947368                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           17                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           17                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst           31                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           31                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst      3320571                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      3320571                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 107115.193548                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 107115.193548                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 4059452966817                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           623.903260                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          3353363579                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               857                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          3912909.660443                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   600.181893                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst    23.721366                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.961830                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.038015                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999845                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          624                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          624                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses      130781181101                       # Number of tag accesses
system.cpu.icache.tags.data_accesses     130781181101                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 4059452966817                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 4059452966817                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 4059452966817                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 4059452966817                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 4059452966817                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    711974838                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data   3718001497                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total       4429976335                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    711974838                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data   3718001497                       # number of overall hits
system.cpu.dcache.overall_hits::total      4429976335                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      8011628                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data     59743467                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       67755095                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      8011628                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data     59743467                       # number of overall misses
system.cpu.dcache.overall_misses::total      67755095                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 602486661963                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 602486661963                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 602486661963                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 602486661963                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    719986466                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data   3777744964                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total   4497731430                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    719986466                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data   3777744964                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total   4497731430                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.011127                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.015815                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.015064                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.011127                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.015815                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.015064                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 10084.561413                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total  8892.123345                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 10084.561413                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total  8892.123345                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          152                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          152                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks     30721408                       # number of writebacks
system.cpu.dcache.writebacks::total          30721408                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data     32653371                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total     32653371                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data     32653371                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total     32653371                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data     27090096                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total     27090096                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data     27090096                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total     27090096                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data 272454066105                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 272454066105                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data 272454066105                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 272454066105                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.007171                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.006023                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.007171                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.006023                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 10057.331141                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 10057.331141                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 10057.331141                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 10057.331141                       # average overall mshr miss latency
system.cpu.dcache.replacements               35103491                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    382359133                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data   1905410314                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total      2287769447                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      4035533                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data     59740474                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      63776007                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 602451777828                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 602451777828                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    386394666                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data   1965150788                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total   2351545454                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.010444                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.030400                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.027121                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 10084.482722                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total  9446.370291                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data     32651020                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total     32651020                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data     27089454                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total     27089454                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data 272447289021                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 272447289021                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.013785                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.011520                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 10057.319318                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 10057.319318                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    329615705                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data   1812591183                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total     2142206888                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      3976095                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data         2993                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      3979088                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data     34884135                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     34884135                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    333591800                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data   1812594176                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total   2146185976                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.011919                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.000002                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.001854                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 11655.240561                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total     8.766867                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data         2351                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         2351                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data          642                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          642                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data      6777084                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      6777084                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 10556.205607                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 10556.205607                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data     19386181                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::.switch_cpus.data    126523292                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total    145909473                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data         1595                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::.switch_cpus.data          428                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         2023                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.switch_cpus.data      5172468                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total      5172468                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data     19387776                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::.switch_cpus.data    126523720                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total    145911496                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000082                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::.switch_cpus.data     0.000003                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000014                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus.data 12085.205607                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total  2556.830450                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.switch_cpus.data          428                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          428                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus.data      4815516                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total      4815516                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus.data     0.000003                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus.data 11251.205607                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 11251.205607                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data     19387775                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::.switch_cpus.data    126523497                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total    145911272                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data     19387775                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::.switch_cpus.data    126523497                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total    145911272                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 4059452966817                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           255.999655                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs          4756900827                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          35103747                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            135.509774                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1668                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   100.402693                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data   155.596962                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.392198                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.607801                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           75                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          128                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           53                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses      153300838083                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses     153300838083                       # Number of data accesses

---------- End Simulation Statistics   ----------
