

================================================================
== Vitis HLS Report for 'fir'
================================================================
* Date:           Fri Oct  1 21:35:57 2021

* Version:        2021.1.1 (Build 3286242 on Wed Jul 28 13:09:46 MDT 2021)
* Project:        fir_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu9p-flgb2104-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.232 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       24|       24|  0.240 us|  0.240 us|   25|   25|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Shift_Accum_Loop  |       22|       22|         3|          2|          1|    11|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 2, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.59>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%acc = alloca i32 1"   --->   Operation 6 'alloca' 'acc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 7 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_2"   --->   Operation 8 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %y"   --->   Operation 9 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %y, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %c, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %c"   --->   Operation 12 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %x"   --->   Operation 13 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %x, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%x_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %x" [fir.c:49]   --->   Operation 15 'read' 'x_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.46ns)   --->   "%store_ln60 = store i5 10, i5 %i" [fir.c:60]   --->   Operation 16 'store' 'store_ln60' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 17 [1/1] (0.46ns)   --->   "%store_ln60 = store i32 0, i32 %acc" [fir.c:60]   --->   Operation 17 'store' 'store_ln60' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln60 = br void" [fir.c:60]   --->   Operation 18 'br' 'br_ln60' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%i_1 = load i5 %i"   --->   Operation 19 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 20 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i5.i32, i5 %i_1, i32 4" [fir.c:60]   --->   Operation 21 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 11, i64 11, i64 11"   --->   Operation 22 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln60 = br i1 %tmp, void %.split, void" [fir.c:60]   --->   Operation 23 'br' 'br_ln60' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%empty_7 = trunc i5 %i_1"   --->   Operation 24 'trunc' 'empty_7' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.72ns)   --->   "%icmp_ln61 = icmp_eq  i5 %i_1, i5 0" [fir.c:61]   --->   Operation 25 'icmp' 'icmp_ln61' <Predicate = (!tmp)> <Delay = 0.72> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln61 = br i1 %icmp_ln61, void, void" [fir.c:61]   --->   Operation 26 'br' 'br_ln61' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.80ns)   --->   "%add_ln65 = add i4 %empty_7, i4 15" [fir.c:65]   --->   Operation 27 'add' 'add_ln65' <Predicate = (!tmp & !icmp_ln61)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln65 = zext i4 %add_ln65" [fir.c:65]   --->   Operation 28 'zext' 'zext_ln65' <Predicate = (!tmp & !icmp_ln61)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%shift_reg_addr = getelementptr i32 %shift_reg, i64 0, i64 %zext_ln65" [fir.c:65]   --->   Operation 29 'getelementptr' 'shift_reg_addr' <Predicate = (!tmp & !icmp_ln61)> <Delay = 0.00>
ST_1 : Operation 30 [2/2] (0.73ns)   --->   "%data = load i4 %shift_reg_addr" [fir.c:65]   --->   Operation 30 'load' 'data' <Predicate = (!tmp & !icmp_ln61)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_1 : Operation 31 [1/1] (0.73ns)   --->   "%store_ln62 = store i32 %x_read, i32 0" [fir.c:62]   --->   Operation 31 'store' 'store_ln62' <Predicate = (!tmp & icmp_ln61)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_1 : Operation 32 [1/1] (0.46ns)   --->   "%br_ln64 = br void" [fir.c:64]   --->   Operation 32 'br' 'br_ln64' <Predicate = (!tmp & icmp_ln61)> <Delay = 0.46>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%acc_load_1 = load i32 %acc" [fir.c:70]   --->   Operation 52 'load' 'acc_load_1' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%write_ln70 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %y, i32 %acc_load_1" [fir.c:70]   --->   Operation 53 'write' 'write_ln70' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%ret_ln71 = ret" [fir.c:71]   --->   Operation 54 'ret' 'ret_ln71' <Predicate = (tmp)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.46>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%i_cast1 = zext i5 %i_1"   --->   Operation 33 'zext' 'i_cast1' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%specloopname_ln55 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [fir.c:55]   --->   Operation 34 'specloopname' 'specloopname_ln55' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 35 [1/2] (0.73ns)   --->   "%data = load i4 %shift_reg_addr" [fir.c:65]   --->   Operation 35 'load' 'data' <Predicate = (!tmp & !icmp_ln61)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%shift_reg_addr_1 = getelementptr i32 %shift_reg, i64 0, i64 %i_cast1" [fir.c:65]   --->   Operation 36 'getelementptr' 'shift_reg_addr_1' <Predicate = (!tmp & !icmp_ln61)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.73ns)   --->   "%store_ln65 = store i32 %data, i4 %shift_reg_addr_1" [fir.c:65]   --->   Operation 37 'store' 'store_ln65' <Predicate = (!tmp & !icmp_ln61)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_2 : Operation 38 [1/1] (0.46ns)   --->   "%br_ln0 = br void"   --->   Operation 38 'br' 'br_ln0' <Predicate = (!tmp & !icmp_ln61)> <Delay = 0.46>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%idxprom6_pre_phi = phi i4 0, void, i4 %empty_7, void"   --->   Operation 39 'phi' 'idxprom6_pre_phi' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln56 = zext i4 %idxprom6_pre_phi" [fir.c:56]   --->   Operation 40 'zext' 'zext_ln56' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%c_addr = getelementptr i32 %c, i64 0, i64 %zext_ln56" [fir.c:68]   --->   Operation 41 'getelementptr' 'c_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 42 [2/2] (0.73ns)   --->   "%c_load = load i4 %c_addr" [fir.c:68]   --->   Operation 42 'load' 'c_load' <Predicate = (!tmp)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_2 : Operation 43 [1/1] (0.82ns)   --->   "%add_ln60 = add i5 %i_1, i5 31" [fir.c:60]   --->   Operation 43 'add' 'add_ln60' <Predicate = (!tmp)> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.46ns)   --->   "%store_ln60 = store i5 %add_ln60, i5 %i" [fir.c:60]   --->   Operation 44 'store' 'store_ln60' <Predicate = (!tmp)> <Delay = 0.46>

State 3 <SV = 2> <Delay = 6.23>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%data_1 = phi i32 %x_read, void, i32 %data, void"   --->   Operation 45 'phi' 'data_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%acc_load = load i32 %acc" [fir.c:68]   --->   Operation 46 'load' 'acc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [1/2] (0.73ns)   --->   "%c_load = load i4 %c_addr" [fir.c:68]   --->   Operation 47 'load' 'c_load' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_3 : Operation 48 [1/1] (3.90ns)   --->   "%mul_ln68 = mul i32 %c_load, i32 %data_1" [fir.c:68]   --->   Operation 48 'mul' 'mul_ln68' <Predicate = true> <Delay = 3.90> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 49 [1/1] (1.14ns)   --->   "%acc_1 = add i32 %mul_ln68, i32 %acc_load" [fir.c:68]   --->   Operation 49 'add' 'acc_1' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 50 [1/1] (0.46ns)   --->   "%store_ln68 = store i32 %acc_1, i32 %acc" [fir.c:68]   --->   Operation 50 'store' 'store_ln68' <Predicate = true> <Delay = 0.46>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 51 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ y]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ c]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ x]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ shift_reg]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
acc               (alloca           ) [ 0111]
i                 (alloca           ) [ 0110]
spectopmodule_ln0 (spectopmodule    ) [ 0000]
specbitsmap_ln0   (specbitsmap      ) [ 0000]
specinterface_ln0 (specinterface    ) [ 0000]
specinterface_ln0 (specinterface    ) [ 0000]
specbitsmap_ln0   (specbitsmap      ) [ 0000]
specbitsmap_ln0   (specbitsmap      ) [ 0000]
specinterface_ln0 (specinterface    ) [ 0000]
x_read            (read             ) [ 0111]
store_ln60        (store            ) [ 0000]
store_ln60        (store            ) [ 0000]
br_ln60           (br               ) [ 0000]
i_1               (load             ) [ 0010]
specpipeline_ln0  (specpipeline     ) [ 0000]
tmp               (bitselect        ) [ 0111]
empty             (speclooptripcount) [ 0000]
br_ln60           (br               ) [ 0000]
empty_7           (trunc            ) [ 0110]
icmp_ln61         (icmp             ) [ 0111]
br_ln61           (br               ) [ 0000]
add_ln65          (add              ) [ 0000]
zext_ln65         (zext             ) [ 0000]
shift_reg_addr    (getelementptr    ) [ 0010]
store_ln62        (store            ) [ 0000]
br_ln64           (br               ) [ 0111]
i_cast1           (zext             ) [ 0000]
specloopname_ln55 (specloopname     ) [ 0000]
data              (load             ) [ 0111]
shift_reg_addr_1  (getelementptr    ) [ 0000]
store_ln65        (store            ) [ 0000]
br_ln0            (br               ) [ 0111]
idxprom6_pre_phi  (phi              ) [ 0010]
zext_ln56         (zext             ) [ 0000]
c_addr            (getelementptr    ) [ 0101]
add_ln60          (add              ) [ 0000]
store_ln60        (store            ) [ 0000]
data_1            (phi              ) [ 0101]
acc_load          (load             ) [ 0000]
c_load            (load             ) [ 0000]
mul_ln68          (mul              ) [ 0000]
acc_1             (add              ) [ 0000]
store_ln68        (store            ) [ 0000]
br_ln0            (br               ) [ 0000]
acc_load_1        (load             ) [ 0000]
write_ln70        (write            ) [ 0000]
ret_ln71          (ret              ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="y">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="c">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="c"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="x">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="shift_reg">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_reg"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i5.i32"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="62" class="1004" name="acc_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="1" slack="0"/>
<pin id="64" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="acc/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="i_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="0"/>
<pin id="68" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="x_read_read_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="32" slack="0"/>
<pin id="72" dir="0" index="1" bw="32" slack="0"/>
<pin id="73" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_read/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="write_ln70_write_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="0" slack="0"/>
<pin id="78" dir="0" index="1" bw="32" slack="0"/>
<pin id="79" dir="0" index="2" bw="32" slack="0"/>
<pin id="80" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln70/1 "/>
</bind>
</comp>

<comp id="83" class="1004" name="shift_reg_addr_gep_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="32" slack="0"/>
<pin id="85" dir="0" index="1" bw="1" slack="0"/>
<pin id="86" dir="0" index="2" bw="4" slack="0"/>
<pin id="87" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="shift_reg_addr/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="grp_access_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="4" slack="0"/>
<pin id="92" dir="0" index="1" bw="32" slack="0"/>
<pin id="93" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="94" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="data/1 store_ln62/1 store_ln65/2 "/>
</bind>
</comp>

<comp id="98" class="1004" name="shift_reg_addr_1_gep_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="32" slack="0"/>
<pin id="100" dir="0" index="1" bw="1" slack="0"/>
<pin id="101" dir="0" index="2" bw="5" slack="0"/>
<pin id="102" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="shift_reg_addr_1/2 "/>
</bind>
</comp>

<comp id="107" class="1004" name="c_addr_gep_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="32" slack="0"/>
<pin id="109" dir="0" index="1" bw="1" slack="0"/>
<pin id="110" dir="0" index="2" bw="4" slack="0"/>
<pin id="111" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="c_addr/2 "/>
</bind>
</comp>

<comp id="114" class="1004" name="grp_access_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="4" slack="0"/>
<pin id="116" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="117" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="118" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="c_load/2 "/>
</bind>
</comp>

<comp id="120" class="1005" name="idxprom6_pre_phi_reg_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="4" slack="1"/>
<pin id="122" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="idxprom6_pre_phi (phireg) "/>
</bind>
</comp>

<comp id="124" class="1004" name="idxprom6_pre_phi_phi_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="1"/>
<pin id="126" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="127" dir="0" index="2" bw="4" slack="1"/>
<pin id="128" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="129" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="idxprom6_pre_phi/2 "/>
</bind>
</comp>

<comp id="131" class="1005" name="data_1_reg_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="133" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="data_1 (phireg) "/>
</bind>
</comp>

<comp id="134" class="1004" name="data_1_phi_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="32" slack="2"/>
<pin id="136" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="137" dir="0" index="2" bw="32" slack="1"/>
<pin id="138" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="139" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="data_1/3 "/>
</bind>
</comp>

<comp id="140" class="1004" name="store_ln60_store_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="5" slack="0"/>
<pin id="142" dir="0" index="1" bw="5" slack="0"/>
<pin id="143" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln60/1 "/>
</bind>
</comp>

<comp id="145" class="1004" name="store_ln60_store_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="1" slack="0"/>
<pin id="147" dir="0" index="1" bw="32" slack="0"/>
<pin id="148" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln60/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="i_1_load_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="5" slack="0"/>
<pin id="152" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_1/1 "/>
</bind>
</comp>

<comp id="153" class="1004" name="tmp_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="1" slack="0"/>
<pin id="155" dir="0" index="1" bw="5" slack="0"/>
<pin id="156" dir="0" index="2" bw="4" slack="0"/>
<pin id="157" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="161" class="1004" name="empty_7_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="5" slack="0"/>
<pin id="163" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_7/1 "/>
</bind>
</comp>

<comp id="165" class="1004" name="icmp_ln61_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="5" slack="0"/>
<pin id="167" dir="0" index="1" bw="1" slack="0"/>
<pin id="168" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln61/1 "/>
</bind>
</comp>

<comp id="171" class="1004" name="add_ln65_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="4" slack="0"/>
<pin id="173" dir="0" index="1" bw="1" slack="0"/>
<pin id="174" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln65/1 "/>
</bind>
</comp>

<comp id="177" class="1004" name="zext_ln65_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="4" slack="0"/>
<pin id="179" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln65/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="i_cast1_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="5" slack="1"/>
<pin id="184" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_cast1/2 "/>
</bind>
</comp>

<comp id="186" class="1004" name="zext_ln56_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="4" slack="0"/>
<pin id="188" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln56/2 "/>
</bind>
</comp>

<comp id="191" class="1004" name="add_ln60_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="5" slack="1"/>
<pin id="193" dir="0" index="1" bw="1" slack="0"/>
<pin id="194" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln60/2 "/>
</bind>
</comp>

<comp id="196" class="1004" name="store_ln60_store_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="5" slack="0"/>
<pin id="198" dir="0" index="1" bw="5" slack="1"/>
<pin id="199" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln60/2 "/>
</bind>
</comp>

<comp id="201" class="1004" name="acc_load_load_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="32" slack="2"/>
<pin id="203" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="acc_load/3 "/>
</bind>
</comp>

<comp id="204" class="1004" name="mul_ln68_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="32" slack="0"/>
<pin id="206" dir="0" index="1" bw="32" slack="0"/>
<pin id="207" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln68/3 "/>
</bind>
</comp>

<comp id="210" class="1004" name="acc_1_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="32" slack="0"/>
<pin id="212" dir="0" index="1" bw="32" slack="0"/>
<pin id="213" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="acc_1/3 "/>
</bind>
</comp>

<comp id="216" class="1004" name="store_ln68_store_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="32" slack="0"/>
<pin id="218" dir="0" index="1" bw="32" slack="2"/>
<pin id="219" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln68/3 "/>
</bind>
</comp>

<comp id="221" class="1004" name="acc_load_1_load_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="32" slack="0"/>
<pin id="223" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="acc_load_1/1 "/>
</bind>
</comp>

<comp id="225" class="1005" name="acc_reg_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="32" slack="0"/>
<pin id="227" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="acc "/>
</bind>
</comp>

<comp id="233" class="1005" name="i_reg_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="5" slack="0"/>
<pin id="235" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="240" class="1005" name="x_read_reg_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="32" slack="2"/>
<pin id="242" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="x_read "/>
</bind>
</comp>

<comp id="245" class="1005" name="i_1_reg_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="5" slack="1"/>
<pin id="247" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="251" class="1005" name="tmp_reg_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="1" slack="1"/>
<pin id="253" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="255" class="1005" name="empty_7_reg_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="4" slack="1"/>
<pin id="257" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="empty_7 "/>
</bind>
</comp>

<comp id="260" class="1005" name="icmp_ln61_reg_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="1" slack="1"/>
<pin id="262" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln61 "/>
</bind>
</comp>

<comp id="264" class="1005" name="shift_reg_addr_reg_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="4" slack="1"/>
<pin id="266" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="shift_reg_addr "/>
</bind>
</comp>

<comp id="269" class="1005" name="data_reg_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="32" slack="1"/>
<pin id="271" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="data "/>
</bind>
</comp>

<comp id="274" class="1005" name="c_addr_reg_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="4" slack="1"/>
<pin id="276" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="c_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="65"><net_src comp="8" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="69"><net_src comp="8" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="74"><net_src comp="28" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="75"><net_src comp="4" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="81"><net_src comp="60" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="82"><net_src comp="0" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="88"><net_src comp="6" pin="0"/><net_sink comp="83" pin=0"/></net>

<net id="89"><net_src comp="48" pin="0"/><net_sink comp="83" pin=1"/></net>

<net id="95"><net_src comp="83" pin="3"/><net_sink comp="90" pin=0"/></net>

<net id="96"><net_src comp="70" pin="2"/><net_sink comp="90" pin=1"/></net>

<net id="97"><net_src comp="50" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="103"><net_src comp="6" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="104"><net_src comp="48" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="105"><net_src comp="90" pin="3"/><net_sink comp="90" pin=1"/></net>

<net id="106"><net_src comp="98" pin="3"/><net_sink comp="90" pin=0"/></net>

<net id="112"><net_src comp="2" pin="0"/><net_sink comp="107" pin=0"/></net>

<net id="113"><net_src comp="48" pin="0"/><net_sink comp="107" pin=1"/></net>

<net id="119"><net_src comp="107" pin="3"/><net_sink comp="114" pin=0"/></net>

<net id="123"><net_src comp="56" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="130"><net_src comp="120" pin="1"/><net_sink comp="124" pin=0"/></net>

<net id="144"><net_src comp="30" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="149"><net_src comp="20" pin="0"/><net_sink comp="145" pin=0"/></net>

<net id="158"><net_src comp="36" pin="0"/><net_sink comp="153" pin=0"/></net>

<net id="159"><net_src comp="150" pin="1"/><net_sink comp="153" pin=1"/></net>

<net id="160"><net_src comp="38" pin="0"/><net_sink comp="153" pin=2"/></net>

<net id="164"><net_src comp="150" pin="1"/><net_sink comp="161" pin=0"/></net>

<net id="169"><net_src comp="150" pin="1"/><net_sink comp="165" pin=0"/></net>

<net id="170"><net_src comp="44" pin="0"/><net_sink comp="165" pin=1"/></net>

<net id="175"><net_src comp="161" pin="1"/><net_sink comp="171" pin=0"/></net>

<net id="176"><net_src comp="46" pin="0"/><net_sink comp="171" pin=1"/></net>

<net id="180"><net_src comp="171" pin="2"/><net_sink comp="177" pin=0"/></net>

<net id="181"><net_src comp="177" pin="1"/><net_sink comp="83" pin=2"/></net>

<net id="185"><net_src comp="182" pin="1"/><net_sink comp="98" pin=2"/></net>

<net id="189"><net_src comp="124" pin="4"/><net_sink comp="186" pin=0"/></net>

<net id="190"><net_src comp="186" pin="1"/><net_sink comp="107" pin=2"/></net>

<net id="195"><net_src comp="58" pin="0"/><net_sink comp="191" pin=1"/></net>

<net id="200"><net_src comp="191" pin="2"/><net_sink comp="196" pin=0"/></net>

<net id="208"><net_src comp="114" pin="3"/><net_sink comp="204" pin=0"/></net>

<net id="209"><net_src comp="134" pin="4"/><net_sink comp="204" pin=1"/></net>

<net id="214"><net_src comp="204" pin="2"/><net_sink comp="210" pin=0"/></net>

<net id="215"><net_src comp="201" pin="1"/><net_sink comp="210" pin=1"/></net>

<net id="220"><net_src comp="210" pin="2"/><net_sink comp="216" pin=0"/></net>

<net id="224"><net_src comp="221" pin="1"/><net_sink comp="76" pin=2"/></net>

<net id="228"><net_src comp="62" pin="1"/><net_sink comp="225" pin=0"/></net>

<net id="229"><net_src comp="225" pin="1"/><net_sink comp="145" pin=1"/></net>

<net id="230"><net_src comp="225" pin="1"/><net_sink comp="201" pin=0"/></net>

<net id="231"><net_src comp="225" pin="1"/><net_sink comp="216" pin=1"/></net>

<net id="232"><net_src comp="225" pin="1"/><net_sink comp="221" pin=0"/></net>

<net id="236"><net_src comp="66" pin="1"/><net_sink comp="233" pin=0"/></net>

<net id="237"><net_src comp="233" pin="1"/><net_sink comp="140" pin=1"/></net>

<net id="238"><net_src comp="233" pin="1"/><net_sink comp="150" pin=0"/></net>

<net id="239"><net_src comp="233" pin="1"/><net_sink comp="196" pin=1"/></net>

<net id="243"><net_src comp="70" pin="2"/><net_sink comp="240" pin=0"/></net>

<net id="244"><net_src comp="240" pin="1"/><net_sink comp="134" pin=0"/></net>

<net id="248"><net_src comp="150" pin="1"/><net_sink comp="245" pin=0"/></net>

<net id="249"><net_src comp="245" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="250"><net_src comp="245" pin="1"/><net_sink comp="191" pin=0"/></net>

<net id="254"><net_src comp="153" pin="3"/><net_sink comp="251" pin=0"/></net>

<net id="258"><net_src comp="161" pin="1"/><net_sink comp="255" pin=0"/></net>

<net id="259"><net_src comp="255" pin="1"/><net_sink comp="124" pin=2"/></net>

<net id="263"><net_src comp="165" pin="2"/><net_sink comp="260" pin=0"/></net>

<net id="267"><net_src comp="83" pin="3"/><net_sink comp="264" pin=0"/></net>

<net id="268"><net_src comp="264" pin="1"/><net_sink comp="90" pin=0"/></net>

<net id="272"><net_src comp="90" pin="3"/><net_sink comp="269" pin=0"/></net>

<net id="273"><net_src comp="269" pin="1"/><net_sink comp="134" pin=2"/></net>

<net id="277"><net_src comp="107" pin="3"/><net_sink comp="274" pin=0"/></net>

<net id="278"><net_src comp="274" pin="1"/><net_sink comp="114" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: y | {1 }
	Port: shift_reg | {1 2 }
 - Input state : 
	Port: fir : c | {2 3 }
	Port: fir : x | {1 }
	Port: fir : shift_reg | {1 2 }
  - Chain level:
	State 1
		store_ln60 : 1
		store_ln60 : 1
		i_1 : 1
		tmp : 2
		br_ln60 : 3
		empty_7 : 2
		icmp_ln61 : 2
		br_ln61 : 3
		add_ln65 : 3
		zext_ln65 : 4
		shift_reg_addr : 5
		data : 6
		acc_load_1 : 1
		write_ln70 : 2
	State 2
		shift_reg_addr_1 : 1
		store_ln65 : 2
		idxprom6_pre_phi : 1
		zext_ln56 : 2
		c_addr : 3
		c_load : 4
		store_ln60 : 1
	State 3
		mul_ln68 : 1
		acc_1 : 2
		store_ln68 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|---------|
| Operation|     Functional Unit    |   DSP   |    FF   |   LUT   |
|----------|------------------------|---------|---------|---------|
|          |     add_ln65_fu_171    |    0    |    0    |    12   |
|    add   |     add_ln60_fu_191    |    0    |    0    |    12   |
|          |      acc_1_fu_210      |    0    |    0    |    39   |
|----------|------------------------|---------|---------|---------|
|    mul   |     mul_ln68_fu_204    |    3    |    0    |    20   |
|----------|------------------------|---------|---------|---------|
|   icmp   |    icmp_ln61_fu_165    |    0    |    0    |    9    |
|----------|------------------------|---------|---------|---------|
|   read   |    x_read_read_fu_70   |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|   write  | write_ln70_write_fu_76 |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
| bitselect|       tmp_fu_153       |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|   trunc  |     empty_7_fu_161     |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|          |    zext_ln65_fu_177    |    0    |    0    |    0    |
|   zext   |     i_cast1_fu_182     |    0    |    0    |    0    |
|          |    zext_ln56_fu_186    |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|   Total  |                        |    3    |    0    |    92   |
|----------|------------------------|---------|---------|---------|

Memories:
+---------+--------+--------+--------+--------+
|         |  BRAM  |   FF   |   LUT  |  URAM  |
+---------+--------+--------+--------+--------+
|shift_reg|    0   |   64   |    6   |    0   |
+---------+--------+--------+--------+--------+
|  Total  |    0   |   64   |    6   |    0   |
+---------+--------+--------+--------+--------+

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|       acc_reg_225      |   32   |
|     c_addr_reg_274     |    4   |
|     data_1_reg_131     |   32   |
|      data_reg_269      |   32   |
|     empty_7_reg_255    |    4   |
|       i_1_reg_245      |    5   |
|        i_reg_233       |    5   |
|    icmp_ln61_reg_260   |    1   |
|idxprom6_pre_phi_reg_120|    4   |
| shift_reg_addr_reg_264 |    4   |
|       tmp_reg_251      |    1   |
|     x_read_reg_240     |   32   |
+------------------------+--------+
|          Total         |   156  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_90 |  p0  |   4  |   4  |   16   ||    20   |
|  grp_access_fu_90 |  p1  |   2  |  32  |   64   ||    9    |
| grp_access_fu_114 |  p0  |   2  |   4  |    8   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   88   || 1.46429 ||    38   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |    3   |    -   |    0   |   92   |    -   |
|   Memory  |    0   |    -   |    -   |   64   |    6   |    0   |
|Multiplexer|    -   |    -   |    1   |    -   |   38   |    -   |
|  Register |    -   |    -   |    -   |   156  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |    0   |    3   |    1   |   220  |   136  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
