
==============================================================================
XRT Build Version: 2.13.0 (master)
       Build Date: 2021-09-28 00:33:41
          Hash ID: 8341469555d7576de85e1999874d05b9904a69c3
==============================================================================
xclbin Information
------------------
   Generated by:           v++ (2021.1) on 2021-06-09-14:19:56
   Version:                2.13.0
   Kernels:                kernel_pagerank_0
   Signature:              
   Content:                Bitstream
   UUID (xclbin):          baee4909-4af3-eb46-e539-1b9274cbe040
   UUID (IINTF):           f2f6c5e1273e78948f2c4806221462f2
   Sections:               BITSTREAM, MEM_TOPOLOGY, IP_LAYOUT, CONNECTIVITY, 
                           CLOCK_FREQ_TOPOLOGY, BUILD_METADATA, 
                           EMBEDDED_METADATA, SYSTEM_METADATA, 
                           PARTITION_METADATA, GROUP_CONNECTIVITY, GROUP_TOPOLOGY
==============================================================================
Hardware Platform (Shell) Information
-------------------------------------
   Vendor:                 xilinx
   Board:                  u250
   Name:                   gen3x16_xdma_3_1
   Version:                202020.1
   Generated Version:      Vivado 2020.2 (SW Build: 3064766)
   Created:                Thu May 27 17:48:11 2021
   FPGA Device:            xcu250
   Board Vendor:           xilinx.com
   Board Name:             xilinx.com:au250:1.2
   Board Part:             xilinx.com:au250:part0:1.2
   Platform VBNV:          xilinx_u250_gen3x16_xdma_3_1_202020_1
   Static UUID:            00000000-0000-0000-0000-000000000000
   Feature ROM TimeStamp:  0

Clocks
------
   Name:      DATA_CLK
   Index:     0
   Type:      DATA
   Frequency: 214 MHz

   Name:      KERNEL_CLK
   Index:     1
   Type:      KERNEL
   Frequency: 500 MHz

Memory Configuration
--------------------
   Name:         bank0
   Index:        0
   Type:         MEM_DDR4
   Base Address: 0x4000000000
   Address Size: 0x400000000
   Bank Used:    No

   Name:         bank1
   Index:        1
   Type:         MEM_DDR4
   Base Address: 0x5000000000
   Address Size: 0x400000000
   Bank Used:    No

   Name:         bank2
   Index:        2
   Type:         MEM_DDR4
   Base Address: 0x6000000000
   Address Size: 0x400000000
   Bank Used:    No

   Name:         bank3
   Index:        3
   Type:         MEM_DRAM
   Base Address: 0x7000000000
   Address Size: 0x400000000
   Bank Used:    No

   Name:         PLRAM[0]
   Index:        4
   Type:         MEM_DRAM
   Base Address: 0x3000000000
   Address Size: 0x20000
   Bank Used:    No

   Name:         PLRAM[1]
   Index:        5
   Type:         MEM_DRAM
   Base Address: 0x3000200000
   Address Size: 0x20000
   Bank Used:    No

   Name:         PLRAM[2]
   Index:        6
   Type:         MEM_DRAM
   Base Address: 0x3000400000
   Address Size: 0x20000
   Bank Used:    No

   Name:         PLRAM[3]
   Index:        7
   Type:         MEM_DRAM
   Base Address: 0x3000600000
   Address Size: 0x20000
   Bank Used:    No

   Name:         HOST[0]
   Index:        8
   Type:         MEM_DRAM
   Base Address: 0x2000000000
   Address Size: 0x400000000
   Bank Used:    Yes
==============================================================================
Kernel: kernel_pagerank_0

Definition
----------
   Signature: kernel_pagerank_0 (void* in1, void* in2, void* out_r, unsigned int size, unsigned int vertices, unsigned int partitions)

Ports
-----
   Port:          M_AXI_GMEM
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    512 bits
   Port Type:     addressable

   Port:          S_AXI_CONTROL
   Mode:          slave
   Range (bytes): 0x1000
   Data Width:    32 bits
   Port Type:     addressable

--------------------------
Instance:        kernel_pagerank_0_1
   Base Address: 0xc10000

   Argument:          in1
   Register Offset:   0x10
   Port:              M_AXI_GMEM
   Memory:            HOST[0] (MEM_DRAM)

   Argument:          in2
   Register Offset:   0x1C
   Port:              M_AXI_GMEM
   Memory:            HOST[0] (MEM_DRAM)

   Argument:          out_r
   Register Offset:   0x28
   Port:              M_AXI_GMEM
   Memory:            HOST[0] (MEM_DRAM)

   Argument:          size
   Register Offset:   0x34
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          vertices
   Register Offset:   0x3C
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          partitions
   Register Offset:   0x44
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

--------------------------
Instance:        kernel_pagerank_0_2
   Base Address: 0xc20000

   Argument:          in1
   Register Offset:   0x10
   Port:              M_AXI_GMEM
   Memory:            HOST[0] (MEM_DRAM)

   Argument:          in2
   Register Offset:   0x1C
   Port:              M_AXI_GMEM
   Memory:            HOST[0] (MEM_DRAM)

   Argument:          out_r
   Register Offset:   0x28
   Port:              M_AXI_GMEM
   Memory:            HOST[0] (MEM_DRAM)

   Argument:          size
   Register Offset:   0x34
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          vertices
   Register Offset:   0x3C
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          partitions
   Register Offset:   0x44
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

--------------------------
Instance:        kernel_pagerank_0_3
   Base Address: 0xc30000

   Argument:          in1
   Register Offset:   0x10
   Port:              M_AXI_GMEM
   Memory:            HOST[0] (MEM_DRAM)

   Argument:          in2
   Register Offset:   0x1C
   Port:              M_AXI_GMEM
   Memory:            HOST[0] (MEM_DRAM)

   Argument:          out_r
   Register Offset:   0x28
   Port:              M_AXI_GMEM
   Memory:            HOST[0] (MEM_DRAM)

   Argument:          size
   Register Offset:   0x34
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          vertices
   Register Offset:   0x3C
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          partitions
   Register Offset:   0x44
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

--------------------------
Instance:        kernel_pagerank_0_4
   Base Address: 0xc40000

   Argument:          in1
   Register Offset:   0x10
   Port:              M_AXI_GMEM
   Memory:            HOST[0] (MEM_DRAM)

   Argument:          in2
   Register Offset:   0x1C
   Port:              M_AXI_GMEM
   Memory:            HOST[0] (MEM_DRAM)

   Argument:          out_r
   Register Offset:   0x28
   Port:              M_AXI_GMEM
   Memory:            HOST[0] (MEM_DRAM)

   Argument:          size
   Register Offset:   0x34
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          vertices
   Register Offset:   0x3C
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          partitions
   Register Offset:   0x44
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

--------------------------
Instance:        kernel_pagerank_0_5
   Base Address: 0xc50000

   Argument:          in1
   Register Offset:   0x10
   Port:              M_AXI_GMEM
   Memory:            HOST[0] (MEM_DRAM)

   Argument:          in2
   Register Offset:   0x1C
   Port:              M_AXI_GMEM
   Memory:            HOST[0] (MEM_DRAM)

   Argument:          out_r
   Register Offset:   0x28
   Port:              M_AXI_GMEM
   Memory:            HOST[0] (MEM_DRAM)

   Argument:          size
   Register Offset:   0x34
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          vertices
   Register Offset:   0x3C
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          partitions
   Register Offset:   0x44
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

--------------------------
Instance:        kernel_pagerank_0_6
   Base Address: 0x1020000

   Argument:          in1
   Register Offset:   0x10
   Port:              M_AXI_GMEM
   Memory:            HOST[0] (MEM_DRAM)

   Argument:          in2
   Register Offset:   0x1C
   Port:              M_AXI_GMEM
   Memory:            HOST[0] (MEM_DRAM)

   Argument:          out_r
   Register Offset:   0x28
   Port:              M_AXI_GMEM
   Memory:            HOST[0] (MEM_DRAM)

   Argument:          size
   Register Offset:   0x34
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          vertices
   Register Offset:   0x3C
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          partitions
   Register Offset:   0x44
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

--------------------------
Instance:        kernel_pagerank_0_7
   Base Address: 0x1030000

   Argument:          in1
   Register Offset:   0x10
   Port:              M_AXI_GMEM
   Memory:            HOST[0] (MEM_DRAM)

   Argument:          in2
   Register Offset:   0x1C
   Port:              M_AXI_GMEM
   Memory:            HOST[0] (MEM_DRAM)

   Argument:          out_r
   Register Offset:   0x28
   Port:              M_AXI_GMEM
   Memory:            HOST[0] (MEM_DRAM)

   Argument:          size
   Register Offset:   0x34
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          vertices
   Register Offset:   0x3C
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          partitions
   Register Offset:   0x44
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

--------------------------
Instance:        kernel_pagerank_0_8
   Base Address: 0x1040000

   Argument:          in1
   Register Offset:   0x10
   Port:              M_AXI_GMEM
   Memory:            HOST[0] (MEM_DRAM)

   Argument:          in2
   Register Offset:   0x1C
   Port:              M_AXI_GMEM
   Memory:            HOST[0] (MEM_DRAM)

   Argument:          out_r
   Register Offset:   0x28
   Port:              M_AXI_GMEM
   Memory:            HOST[0] (MEM_DRAM)

   Argument:          size
   Register Offset:   0x34
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          vertices
   Register Offset:   0x3C
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          partitions
   Register Offset:   0x44
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

--------------------------
Instance:        kernel_pagerank_0_9
   Base Address: 0x1050000

   Argument:          in1
   Register Offset:   0x10
   Port:              M_AXI_GMEM
   Memory:            HOST[0] (MEM_DRAM)

   Argument:          in2
   Register Offset:   0x1C
   Port:              M_AXI_GMEM
   Memory:            HOST[0] (MEM_DRAM)

   Argument:          out_r
   Register Offset:   0x28
   Port:              M_AXI_GMEM
   Memory:            HOST[0] (MEM_DRAM)

   Argument:          size
   Register Offset:   0x34
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          vertices
   Register Offset:   0x3C
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          partitions
   Register Offset:   0x44
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

--------------------------
Instance:        kernel_pagerank_0_10
   Base Address: 0x1010000

   Argument:          in1
   Register Offset:   0x10
   Port:              M_AXI_GMEM
   Memory:            HOST[0] (MEM_DRAM)

   Argument:          in2
   Register Offset:   0x1C
   Port:              M_AXI_GMEM
   Memory:            HOST[0] (MEM_DRAM)

   Argument:          out_r
   Register Offset:   0x28
   Port:              M_AXI_GMEM
   Memory:            HOST[0] (MEM_DRAM)

   Argument:          size
   Register Offset:   0x34
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          vertices
   Register Offset:   0x3C
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          partitions
   Register Offset:   0x44
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

--------------------------
Instance:        kernel_pagerank_0_11
   Base Address: 0x1410000

   Argument:          in1
   Register Offset:   0x10
   Port:              M_AXI_GMEM
   Memory:            HOST[0] (MEM_DRAM)

   Argument:          in2
   Register Offset:   0x1C
   Port:              M_AXI_GMEM
   Memory:            HOST[0] (MEM_DRAM)

   Argument:          out_r
   Register Offset:   0x28
   Port:              M_AXI_GMEM
   Memory:            HOST[0] (MEM_DRAM)

   Argument:          size
   Register Offset:   0x34
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          vertices
   Register Offset:   0x3C
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          partitions
   Register Offset:   0x44
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

--------------------------
Instance:        kernel_pagerank_0_12
   Base Address: 0x1420000

   Argument:          in1
   Register Offset:   0x10
   Port:              M_AXI_GMEM
   Memory:            HOST[0] (MEM_DRAM)

   Argument:          in2
   Register Offset:   0x1C
   Port:              M_AXI_GMEM
   Memory:            HOST[0] (MEM_DRAM)

   Argument:          out_r
   Register Offset:   0x28
   Port:              M_AXI_GMEM
   Memory:            HOST[0] (MEM_DRAM)

   Argument:          size
   Register Offset:   0x34
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          vertices
   Register Offset:   0x3C
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          partitions
   Register Offset:   0x44
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

--------------------------
Instance:        kernel_pagerank_0_13
   Base Address: 0x1430000

   Argument:          in1
   Register Offset:   0x10
   Port:              M_AXI_GMEM
   Memory:            HOST[0] (MEM_DRAM)

   Argument:          in2
   Register Offset:   0x1C
   Port:              M_AXI_GMEM
   Memory:            HOST[0] (MEM_DRAM)

   Argument:          out_r
   Register Offset:   0x28
   Port:              M_AXI_GMEM
   Memory:            HOST[0] (MEM_DRAM)

   Argument:          size
   Register Offset:   0x34
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          vertices
   Register Offset:   0x3C
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          partitions
   Register Offset:   0x44
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

--------------------------
Instance:        kernel_pagerank_0_14
   Base Address: 0x1440000

   Argument:          in1
   Register Offset:   0x10
   Port:              M_AXI_GMEM
   Memory:            HOST[0] (MEM_DRAM)

   Argument:          in2
   Register Offset:   0x1C
   Port:              M_AXI_GMEM
   Memory:            HOST[0] (MEM_DRAM)

   Argument:          out_r
   Register Offset:   0x28
   Port:              M_AXI_GMEM
   Memory:            HOST[0] (MEM_DRAM)

   Argument:          size
   Register Offset:   0x34
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          vertices
   Register Offset:   0x3C
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          partitions
   Register Offset:   0x44
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

--------------------------
Instance:        kernel_pagerank_0_15
   Base Address: 0x1450000

   Argument:          in1
   Register Offset:   0x10
   Port:              M_AXI_GMEM
   Memory:            HOST[0] (MEM_DRAM)

   Argument:          in2
   Register Offset:   0x1C
   Port:              M_AXI_GMEM
   Memory:            HOST[0] (MEM_DRAM)

   Argument:          out_r
   Register Offset:   0x28
   Port:              M_AXI_GMEM
   Memory:            HOST[0] (MEM_DRAM)

   Argument:          size
   Register Offset:   0x34
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          vertices
   Register Offset:   0x3C
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          partitions
   Register Offset:   0x44
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>
==============================================================================
Generated By
------------
   Command:       v++
   Version:       2021.1 - 2021-06-09-14:19:56 (SW BUILD: 3246112)
   Command Line:  v++ --config connectivity.cfg --connectivity.nk kernel_pagerank_0:15:kernel_pagerank_0_1.kernel_pagerank_0_2.kernel_pagerank_0_3.kernel_pagerank_0_4.kernel_pagerank_0_5.kernel_pagerank_0_6.kernel_pagerank_0_7.kernel_pagerank_0_8.kernel_pagerank_0_9.kernel_pagerank_0_10.kernel_pagerank_0_11.kernel_pagerank_0_12.kernel_pagerank_0_13.kernel_pagerank_0_14.kernel_pagerank_0_15 --connectivity.slr kernel_pagerank_0_1:SLR0 --connectivity.slr kernel_pagerank_0_2:SLR0 --connectivity.slr kernel_pagerank_0_3:SLR0 --connectivity.slr kernel_pagerank_0_4:SLR0 --connectivity.slr kernel_pagerank_0_5:SLR0 --connectivity.slr kernel_pagerank_0_6:SLR1 --connectivity.slr kernel_pagerank_0_7:SLR1 --connectivity.slr kernel_pagerank_0_8:SLR1 --connectivity.slr kernel_pagerank_0_9:SLR1 --connectivity.slr kernel_pagerank_0_10:SLR1 --connectivity.slr kernel_pagerank_0_11:SLR2 --connectivity.slr kernel_pagerank_0_12:SLR2 --connectivity.slr kernel_pagerank_0_13:SLR2 --connectivity.slr kernel_pagerank_0_14:SLR2 --connectivity.slr kernel_pagerank_0_15:SLR2 --connectivity.sp kernel_pagerank_0_1.m_axi_gmem:HOST[0] --connectivity.sp kernel_pagerank_0_2.m_axi_gmem:HOST[0] --connectivity.sp kernel_pagerank_0_3.m_axi_gmem:HOST[0] --connectivity.sp kernel_pagerank_0_4.m_axi_gmem:HOST[0] --connectivity.sp kernel_pagerank_0_5.m_axi_gmem:HOST[0] --connectivity.sp kernel_pagerank_0_6.m_axi_gmem:HOST[0] --connectivity.sp kernel_pagerank_0_7.m_axi_gmem:HOST[0] --connectivity.sp kernel_pagerank_0_8.m_axi_gmem:HOST[0] --connectivity.sp kernel_pagerank_0_9.m_axi_gmem:HOST[0] --connectivity.sp kernel_pagerank_0_10.m_axi_gmem:HOST[0] --connectivity.sp kernel_pagerank_0_11.m_axi_gmem:HOST[0] --connectivity.sp kernel_pagerank_0_12.m_axi_gmem:HOST[0] --connectivity.sp kernel_pagerank_0_13.m_axi_gmem:HOST[0] --connectivity.sp kernel_pagerank_0_14.m_axi_gmem:HOST[0] --connectivity.sp kernel_pagerank_0_15.m_axi_gmem:HOST[0] --hls.jobs 8 --input_files kernel_pagerank_0.hw.xo --link --optimize 0 --output kernel_pagerank_0.hw.xclbin --platform xilinx_u250_gen3x16_xdma_3_1_202020_1 --report_level 0 --save-temps --target hw --vivado.impl.jobs 8 --vivado.synth.jobs 8 
   Options:       --config connectivity.cfg
                  --connectivity.nk kernel_pagerank_0:15:kernel_pagerank_0_1.kernel_pagerank_0_2.kernel_pagerank_0_3.kernel_pagerank_0_4.kernel_pagerank_0_5.kernel_pagerank_0_6.kernel_pagerank_0_7.kernel_pagerank_0_8.kernel_pagerank_0_9.kernel_pagerank_0_10.kernel_pagerank_0_11.kernel_pagerank_0_12.kernel_pagerank_0_13.kernel_pagerank_0_14.kernel_pagerank_0_15
                  --connectivity.slr kernel_pagerank_0_1:SLR0
                  --connectivity.slr kernel_pagerank_0_2:SLR0
                  --connectivity.slr kernel_pagerank_0_3:SLR0
                  --connectivity.slr kernel_pagerank_0_4:SLR0
                  --connectivity.slr kernel_pagerank_0_5:SLR0
                  --connectivity.slr kernel_pagerank_0_6:SLR1
                  --connectivity.slr kernel_pagerank_0_7:SLR1
                  --connectivity.slr kernel_pagerank_0_8:SLR1
                  --connectivity.slr kernel_pagerank_0_9:SLR1
                  --connectivity.slr kernel_pagerank_0_10:SLR1
                  --connectivity.slr kernel_pagerank_0_11:SLR2
                  --connectivity.slr kernel_pagerank_0_12:SLR2
                  --connectivity.slr kernel_pagerank_0_13:SLR2
                  --connectivity.slr kernel_pagerank_0_14:SLR2
                  --connectivity.slr kernel_pagerank_0_15:SLR2
                  --connectivity.sp kernel_pagerank_0_1.m_axi_gmem:HOST[0]
                  --connectivity.sp kernel_pagerank_0_2.m_axi_gmem:HOST[0]
                  --connectivity.sp kernel_pagerank_0_3.m_axi_gmem:HOST[0]
                  --connectivity.sp kernel_pagerank_0_4.m_axi_gmem:HOST[0]
                  --connectivity.sp kernel_pagerank_0_5.m_axi_gmem:HOST[0]
                  --connectivity.sp kernel_pagerank_0_6.m_axi_gmem:HOST[0]
                  --connectivity.sp kernel_pagerank_0_7.m_axi_gmem:HOST[0]
                  --connectivity.sp kernel_pagerank_0_8.m_axi_gmem:HOST[0]
                  --connectivity.sp kernel_pagerank_0_9.m_axi_gmem:HOST[0]
                  --connectivity.sp kernel_pagerank_0_10.m_axi_gmem:HOST[0]
                  --connectivity.sp kernel_pagerank_0_11.m_axi_gmem:HOST[0]
                  --connectivity.sp kernel_pagerank_0_12.m_axi_gmem:HOST[0]
                  --connectivity.sp kernel_pagerank_0_13.m_axi_gmem:HOST[0]
                  --connectivity.sp kernel_pagerank_0_14.m_axi_gmem:HOST[0]
                  --connectivity.sp kernel_pagerank_0_15.m_axi_gmem:HOST[0]
                  --hls.jobs 8
                  --input_files kernel_pagerank_0.hw.xo
                  --link
                  --optimize 0
                  --output kernel_pagerank_0.hw.xclbin
                  --platform xilinx_u250_gen3x16_xdma_3_1_202020_1
                  --report_level 0
                  --save-temps
                  --target hw
                  --vivado.impl.jobs 8
                  --vivado.synth.jobs 8 
==============================================================================
User Added Key Value Pairs
--------------------------
   <empty>
==============================================================================
