# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Prozessor_V1.srcs/sources_1/new/pkg_instrmem.vhd" \
"../../../../Prozessor_V1.srcs/sources_1/new/prog_mem.vhd" \
"../../../../Prozessor_V1.srcs/sources_1/new/prog_mem_tb.vhd" \

# Do not sort compile order
nosort
