// Seed: 1472583757
module module_0 (
    output supply1 id_0,
    input tri id_1,
    output uwire id_2,
    input tri1 id_3,
    output wand id_4,
    input uwire id_5,
    input wand id_6,
    output uwire id_7,
    output tri0 id_8,
    input tri0 id_9,
    output supply0 id_10,
    input wand id_11,
    input wire id_12,
    input supply0 id_13,
    output uwire id_14,
    input wire id_15,
    output wor id_16
);
endmodule
module module_1 (
    input wor id_0,
    input wor id_1,
    input tri1 id_2,
    output uwire id_3,
    input wor id_4,
    output wor id_5,
    input supply1 id_6,
    output supply0 id_7,
    input tri id_8,
    input tri0 id_9,
    output tri0 id_10
);
  wire id_12, id_13;
  struct packed {logic id_14;} id_15;
  logic id_16;
  module_0 modCall_1 (
      id_5,
      id_9,
      id_10,
      id_1,
      id_5,
      id_1,
      id_8,
      id_5,
      id_5,
      id_8,
      id_3,
      id_8,
      id_6,
      id_4,
      id_3,
      id_1,
      id_3
  );
  assign modCall_1.id_16 = 0;
  assign id_13 = id_6;
  wire id_17;
  wire id_18;
endmodule
