{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1651002771728 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1651002771729 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "DE10Nano_AudioMini_System 5CSEBA6U23I7 " "Selected device 5CSEBA6U23I7 for design \"DE10Nano_AudioMini_System\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1651002771759 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1651002771801 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1651002771801 ""}
{ "Warning" "WCUT_CUT_GENERIC_PLL_LOCKED_MISSING" "LOCKED FBOUTCLK soc_system_passthrough:u0\|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem\|soc_system_passthrough_ad1939_subsystem_sys_clk_from_AD1939_MCLK_pll:sys_clk_from_ad1939_mclk_pll\|altera_pll:altera_pll_i\|general\[0\].gpll " "LOCKED port on the PLL is not properly connected on instance \"soc_system_passthrough:u0\|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem\|soc_system_passthrough_ad1939_subsystem_sys_clk_from_AD1939_MCLK_pll:sys_clk_from_ad1939_mclk_pll\|altera_pll:altera_pll_i\|general\[0\].gpll\". The LOCKED port on the PLL should be connected when the FBOUTCLK port is connected. Although it is unnecessary to connect the LOCKED signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." {  } {  } 0 21300 "%1!s! port on the PLL is not properly connected on instance \"%3!s!\". The %1!s! port on the PLL should be connected when the %2!s! port is connected. Although it is unnecessary to connect the %1!s! signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." 0 0 "Fitter" 0 -1 1651002771900 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1651002772311 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1651002772360 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1651002772795 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1651002772931 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "74 230 " "No exact pin location assignment(s) for 74 pins of 230 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1651002773508 ""}
{ "Critical Warning" "WFOCT_PINS_MISSING_LOCATION_INFO" "1 1 " "No exact pin location assignment(s) for 1 RUP, RDN, or RZQ pins of 1 total RUP, RDN or RZQ pins" { { "Info" "IFOCT_PIN_MISSING_LOCATION_INFO" "hps_ddr3_rzq " "RUP, RDN, or RZQ pin hps_ddr3_rzq not assigned to an exact location on the device" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { hps_ddr3_rzq } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hps_ddr3_rzq" } } } } { "DE10Nano_AudioMini_System.vhd" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/DE10Nano_AudioMini_System.vhd" 187 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/" { { 0 { 0 ""} 0 571 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174074 "RUP, RDN, or RZQ pin %1!s! not assigned to an exact location on the device" 0 0 "Design Software" 0 -1 1651002773533 ""}  } {  } 1 174073 "No exact pin location assignment(s) for %1!d! RUP, RDN, or RZQ pins of %2!d! total RUP, RDN or RZQ pins" 0 0 "Fitter" 0 -1 1651002773533 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1651002787631 ""}
{ "Info" "ICCLK_CLOCKS_TOP" "3 s (2 global, 1 regional) " "Promoted 3 clocks (2 global, 1 regional)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_fpga_interfaces:fpga_interfaces\|h2f_rst_n\[0\]~CLKENA0 6 global CLKCTRL_G14 " "soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_fpga_interfaces:fpga_interfaces\|h2f_rst_n\[0\]~CLKENA0 with 6 fanout uses global clock CLKCTRL_G14" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1651002789426 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_fpga_interfaces:fpga_interfaces\|spim0_sclk_out\[0\]~CLKENA0 1 regional CLKCTRL_R78 " "soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_fpga_interfaces:fpga_interfaces\|spim0_sclk_out\[0\]~CLKENA0 with 1 fanout uses regional clock CLKCTRL_R78" { { "Info" "ICCLK_PROMOTED_REGION" "Regional Clock Region 2 45 0 89 36 " "Node drives Regional Clock Region 2 from (45, 0) to (89, 36)" {  } {  } 0 11177 "Node drives %1!s! from (%2!d!, %3!d!) to (%4!d!, %5!d!)" 0 0 "Design Software" 0 -1 1651002789426 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1651002789426 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "soc_system_passthrough:u0\|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem\|soc_system_passthrough_ad1939_subsystem_sys_clk_from_AD1939_MCLK_pll:sys_clk_from_ad1939_mclk_pll\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 100 global CLKCTRL_G6 " "soc_system_passthrough:u0\|soc_system_passthrough_ad1939_subsystem:ad1939_subsystem\|soc_system_passthrough_ad1939_subsystem_sys_clk_from_AD1939_MCLK_pll:sys_clk_from_ad1939_mclk_pll\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 with 100 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1651002789426 ""}  } {  } 0 11178 "Promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1651002789426 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "2 s (2 global) " "Automatically promoted 2 clocks (2 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "fpga_clk1_50~inputCLKENA0 639 global CLKCTRL_G7 " "fpga_clk1_50~inputCLKENA0 with 639 fanout uses global clock CLKCTRL_G7" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1651002789426 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "ad1939_adc_abclk~inputCLKENA0 82 global CLKCTRL_G4 " "ad1939_adc_abclk~inputCLKENA0 with 82 fanout uses global clock CLKCTRL_G4" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1651002789426 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1651002789426 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:01 " "Fitter periphery placement operations ending: elapsed time is 00:00:01" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1651002789427 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1651002796964 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1651002796964 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1651002796964 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1651002796964 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1651002796964 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1651002796964 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1651002796964 ""}
{ "Info" "ISTA_SDC_FOUND" "soc_system_passthrough/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'soc_system_passthrough/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1651002796985 ""}
{ "Info" "ISTA_SDC_FOUND" "soc_system_passthrough/synthesis/submodules/altera_avalon_st_jtag_interface.sdc " "Reading SDC File: 'soc_system_passthrough/synthesis/submodules/altera_avalon_st_jtag_interface.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1651002796993 ""}
{ "Info" "ISTA_SDC_FOUND" "soc_system_passthrough/synthesis/submodules/hps_sdram_p0.sdc " "Reading SDC File: 'soc_system_passthrough/synthesis/submodules/hps_sdram_p0.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1651002796997 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1651002797008 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_sdram_p0.sdc 551 *:u0\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|* clock or keeper or register or port or pin or cell or partition " "Ignored filter at hps_sdram_p0.sdc(551): *:u0\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/soc_system_passthrough/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/soc_system_passthrough/synthesis/submodules/hps_sdram_p0.sdc" 551 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1651002797386 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_sdram_p0.sdc 551 Argument <from> is not an object ID " "Ignored set_false_path at hps_sdram_p0.sdc(551): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \$\{prefix\}\|*s0\|* -to \[get_clocks \$local_pll_write_clk\] " "set_false_path -from \$\{prefix\}\|*s0\|* -to \[get_clocks \$local_pll_write_clk\]" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/soc_system_passthrough/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/soc_system_passthrough/synthesis/submodules/hps_sdram_p0.sdc" 551 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1651002797387 ""}  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/soc_system_passthrough/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/soc_system_passthrough/synthesis/submodules/hps_sdram_p0.sdc" 551 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1651002797387 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_sdram_p0.sdc 552 *:u0\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at hps_sdram_p0.sdc(552): *:u0\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/soc_system_passthrough/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/soc_system_passthrough/synthesis/submodules/hps_sdram_p0.sdc" 552 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1651002797388 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_sdram_p0.sdc 552 Argument <to> is not an object ID " "Ignored set_false_path at hps_sdram_p0.sdc(552): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_clocks \$local_pll_write_clk\] -to \$\{prefix\}\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\] " "set_false_path -from \[get_clocks \$local_pll_write_clk\] -to \$\{prefix\}\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\]" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/soc_system_passthrough/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/soc_system_passthrough/synthesis/submodules/hps_sdram_p0.sdc" 552 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1651002797388 ""}  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/soc_system_passthrough/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/soc_system_passthrough/synthesis/submodules/hps_sdram_p0.sdc" 552 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1651002797388 ""}
{ "Info" "ISTA_SDC_FOUND" "soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc " "Reading SDC File: 'soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1651002797391 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_passthrough_hps_hps_io_border.sdc 1 hps_io_hps_io_emac1_inst_TX_CLK port " "Ignored filter at soc_system_passthrough_hps_hps_io_border.sdc(1): hps_io_hps_io_emac1_inst_TX_CLK could not be matched with a port" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 1 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1651002797392 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_passthrough_hps_hps_io_border.sdc 1 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_passthrough_hps_hps_io_border.sdc(1): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TX_CLK\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TX_CLK\]" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 1 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1651002797393 ""}  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 1 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1651002797393 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_passthrough_hps_hps_io_border.sdc 2 hps_io_hps_io_emac1_inst_TXD0 port " "Ignored filter at soc_system_passthrough_hps_hps_io_border.sdc(2): hps_io_hps_io_emac1_inst_TXD0 could not be matched with a port" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 2 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1651002797393 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_passthrough_hps_hps_io_border.sdc 2 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_passthrough_hps_hps_io_border.sdc(2): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD0\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD0\]" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 2 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1651002797393 ""}  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 2 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1651002797393 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_passthrough_hps_hps_io_border.sdc 3 hps_io_hps_io_emac1_inst_TXD1 port " "Ignored filter at soc_system_passthrough_hps_hps_io_border.sdc(3): hps_io_hps_io_emac1_inst_TXD1 could not be matched with a port" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 3 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1651002797393 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_passthrough_hps_hps_io_border.sdc 3 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_passthrough_hps_hps_io_border.sdc(3): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD1\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD1\]" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 3 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1651002797393 ""}  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 3 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1651002797393 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_passthrough_hps_hps_io_border.sdc 4 hps_io_hps_io_emac1_inst_TXD2 port " "Ignored filter at soc_system_passthrough_hps_hps_io_border.sdc(4): hps_io_hps_io_emac1_inst_TXD2 could not be matched with a port" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 4 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1651002797394 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_passthrough_hps_hps_io_border.sdc 4 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_passthrough_hps_hps_io_border.sdc(4): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD2\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD2\]" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 4 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1651002797394 ""}  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 4 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1651002797394 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_passthrough_hps_hps_io_border.sdc 5 hps_io_hps_io_emac1_inst_TXD3 port " "Ignored filter at soc_system_passthrough_hps_hps_io_border.sdc(5): hps_io_hps_io_emac1_inst_TXD3 could not be matched with a port" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 5 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1651002797394 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_passthrough_hps_hps_io_border.sdc 5 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_passthrough_hps_hps_io_border.sdc(5): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD3\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD3\]" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 5 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1651002797394 ""}  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 5 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1651002797394 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_passthrough_hps_hps_io_border.sdc 6 hps_io_hps_io_emac1_inst_RXD0 port " "Ignored filter at soc_system_passthrough_hps_hps_io_border.sdc(6): hps_io_hps_io_emac1_inst_RXD0 could not be matched with a port" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 6 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1651002797394 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_passthrough_hps_hps_io_border.sdc 6 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_passthrough_hps_hps_io_border.sdc(6): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD0\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD0\] -to *" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 6 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1651002797394 ""}  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 6 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1651002797394 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_passthrough_hps_hps_io_border.sdc 7 hps_io_hps_io_emac1_inst_MDIO port " "Ignored filter at soc_system_passthrough_hps_hps_io_border.sdc(7): hps_io_hps_io_emac1_inst_MDIO could not be matched with a port" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 7 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1651002797394 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_passthrough_hps_hps_io_border.sdc 7 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_passthrough_hps_hps_io_border.sdc(7): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_MDIO\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_MDIO\] -to *" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 7 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1651002797394 ""}  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 7 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1651002797394 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_passthrough_hps_hps_io_border.sdc 8 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_passthrough_hps_hps_io_border.sdc(8): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_MDIO\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_MDIO\]" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 8 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1651002797395 ""}  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 8 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1651002797395 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_passthrough_hps_hps_io_border.sdc 9 hps_io_hps_io_emac1_inst_MDC port " "Ignored filter at soc_system_passthrough_hps_hps_io_border.sdc(9): hps_io_hps_io_emac1_inst_MDC could not be matched with a port" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 9 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1651002797395 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_passthrough_hps_hps_io_border.sdc 9 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_passthrough_hps_hps_io_border.sdc(9): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_MDC\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_MDC\]" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 9 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1651002797395 ""}  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 9 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1651002797395 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_passthrough_hps_hps_io_border.sdc 10 hps_io_hps_io_emac1_inst_RX_CTL port " "Ignored filter at soc_system_passthrough_hps_hps_io_border.sdc(10): hps_io_hps_io_emac1_inst_RX_CTL could not be matched with a port" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 10 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1651002797395 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_passthrough_hps_hps_io_border.sdc 10 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_passthrough_hps_hps_io_border.sdc(10): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RX_CTL\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RX_CTL\] -to *" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 10 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1651002797395 ""}  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 10 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1651002797395 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_passthrough_hps_hps_io_border.sdc 11 hps_io_hps_io_emac1_inst_TX_CTL port " "Ignored filter at soc_system_passthrough_hps_hps_io_border.sdc(11): hps_io_hps_io_emac1_inst_TX_CTL could not be matched with a port" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 11 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1651002797395 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_passthrough_hps_hps_io_border.sdc 11 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_passthrough_hps_hps_io_border.sdc(11): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TX_CTL\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TX_CTL\]" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 11 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1651002797395 ""}  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 11 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1651002797395 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_passthrough_hps_hps_io_border.sdc 12 hps_io_hps_io_emac1_inst_RX_CLK port " "Ignored filter at soc_system_passthrough_hps_hps_io_border.sdc(12): hps_io_hps_io_emac1_inst_RX_CLK could not be matched with a port" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 12 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1651002797395 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_passthrough_hps_hps_io_border.sdc 12 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_passthrough_hps_hps_io_border.sdc(12): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RX_CLK\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RX_CLK\] -to *" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 12 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1651002797396 ""}  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 12 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1651002797396 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_passthrough_hps_hps_io_border.sdc 13 hps_io_hps_io_emac1_inst_RXD1 port " "Ignored filter at soc_system_passthrough_hps_hps_io_border.sdc(13): hps_io_hps_io_emac1_inst_RXD1 could not be matched with a port" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 13 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1651002797396 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_passthrough_hps_hps_io_border.sdc 13 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_passthrough_hps_hps_io_border.sdc(13): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD1\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD1\] -to *" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 13 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1651002797396 ""}  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 13 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1651002797396 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_passthrough_hps_hps_io_border.sdc 14 hps_io_hps_io_emac1_inst_RXD2 port " "Ignored filter at soc_system_passthrough_hps_hps_io_border.sdc(14): hps_io_hps_io_emac1_inst_RXD2 could not be matched with a port" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 14 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1651002797396 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_passthrough_hps_hps_io_border.sdc 14 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_passthrough_hps_hps_io_border.sdc(14): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD2\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD2\] -to *" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 14 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1651002797396 ""}  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 14 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1651002797396 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_passthrough_hps_hps_io_border.sdc 15 hps_io_hps_io_emac1_inst_RXD3 port " "Ignored filter at soc_system_passthrough_hps_hps_io_border.sdc(15): hps_io_hps_io_emac1_inst_RXD3 could not be matched with a port" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 15 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1651002797396 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_passthrough_hps_hps_io_border.sdc 15 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_passthrough_hps_hps_io_border.sdc(15): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD3\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD3\] -to *" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 15 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1651002797396 ""}  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 15 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1651002797396 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_passthrough_hps_hps_io_border.sdc 16 hps_io_hps_io_sdio_inst_CMD port " "Ignored filter at soc_system_passthrough_hps_hps_io_border.sdc(16): hps_io_hps_io_sdio_inst_CMD could not be matched with a port" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 16 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1651002797396 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_passthrough_hps_hps_io_border.sdc 16 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_passthrough_hps_hps_io_border.sdc(16): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_CMD\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_CMD\] -to *" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 16 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1651002797397 ""}  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 16 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1651002797397 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_passthrough_hps_hps_io_border.sdc 17 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_passthrough_hps_hps_io_border.sdc(17): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_CMD\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_CMD\]" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 17 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1651002797397 ""}  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 17 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1651002797397 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_passthrough_hps_hps_io_border.sdc 18 hps_io_hps_io_sdio_inst_D0 port " "Ignored filter at soc_system_passthrough_hps_hps_io_border.sdc(18): hps_io_hps_io_sdio_inst_D0 could not be matched with a port" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 18 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1651002797397 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_passthrough_hps_hps_io_border.sdc 18 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_passthrough_hps_hps_io_border.sdc(18): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D0\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D0\] -to *" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 18 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1651002797397 ""}  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 18 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1651002797397 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_passthrough_hps_hps_io_border.sdc 19 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_passthrough_hps_hps_io_border.sdc(19): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D0\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D0\]" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 19 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1651002797397 ""}  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 19 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1651002797397 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_passthrough_hps_hps_io_border.sdc 20 hps_io_hps_io_sdio_inst_D1 port " "Ignored filter at soc_system_passthrough_hps_hps_io_border.sdc(20): hps_io_hps_io_sdio_inst_D1 could not be matched with a port" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 20 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1651002797397 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_passthrough_hps_hps_io_border.sdc 20 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_passthrough_hps_hps_io_border.sdc(20): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D1\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D1\] -to *" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 20 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1651002797397 ""}  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 20 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1651002797397 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_passthrough_hps_hps_io_border.sdc 21 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_passthrough_hps_hps_io_border.sdc(21): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D1\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D1\]" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 21 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1651002797398 ""}  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 21 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1651002797398 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_passthrough_hps_hps_io_border.sdc 22 hps_io_hps_io_sdio_inst_CLK port " "Ignored filter at soc_system_passthrough_hps_hps_io_border.sdc(22): hps_io_hps_io_sdio_inst_CLK could not be matched with a port" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 22 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1651002797398 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_passthrough_hps_hps_io_border.sdc 22 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_passthrough_hps_hps_io_border.sdc(22): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_CLK\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_CLK\]" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 22 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1651002797398 ""}  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 22 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1651002797398 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_passthrough_hps_hps_io_border.sdc 23 hps_io_hps_io_sdio_inst_D2 port " "Ignored filter at soc_system_passthrough_hps_hps_io_border.sdc(23): hps_io_hps_io_sdio_inst_D2 could not be matched with a port" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 23 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1651002797398 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_passthrough_hps_hps_io_border.sdc 23 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_passthrough_hps_hps_io_border.sdc(23): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D2\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D2\] -to *" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 23 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1651002797398 ""}  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 23 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1651002797398 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_passthrough_hps_hps_io_border.sdc 24 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_passthrough_hps_hps_io_border.sdc(24): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D2\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D2\]" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 24 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1651002797398 ""}  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 24 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1651002797398 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_passthrough_hps_hps_io_border.sdc 25 hps_io_hps_io_sdio_inst_D3 port " "Ignored filter at soc_system_passthrough_hps_hps_io_border.sdc(25): hps_io_hps_io_sdio_inst_D3 could not be matched with a port" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 25 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1651002797398 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_passthrough_hps_hps_io_border.sdc 25 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_passthrough_hps_hps_io_border.sdc(25): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D3\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D3\] -to *" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 25 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1651002797398 ""}  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 25 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1651002797398 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_passthrough_hps_hps_io_border.sdc 26 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_passthrough_hps_hps_io_border.sdc(26): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D3\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D3\]" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 26 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1651002797399 ""}  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 26 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1651002797399 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_passthrough_hps_hps_io_border.sdc 27 hps_io_hps_io_usb1_inst_D0 port " "Ignored filter at soc_system_passthrough_hps_hps_io_border.sdc(27): hps_io_hps_io_usb1_inst_D0 could not be matched with a port" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 27 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1651002797399 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_passthrough_hps_hps_io_border.sdc 27 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_passthrough_hps_hps_io_border.sdc(27): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D0\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D0\] -to *" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 27 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1651002797399 ""}  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 27 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1651002797399 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_passthrough_hps_hps_io_border.sdc 28 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_passthrough_hps_hps_io_border.sdc(28): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D0\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D0\]" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 28 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1651002797399 ""}  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 28 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1651002797399 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_passthrough_hps_hps_io_border.sdc 29 hps_io_hps_io_usb1_inst_D1 port " "Ignored filter at soc_system_passthrough_hps_hps_io_border.sdc(29): hps_io_hps_io_usb1_inst_D1 could not be matched with a port" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 29 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1651002797399 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_passthrough_hps_hps_io_border.sdc 29 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_passthrough_hps_hps_io_border.sdc(29): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D1\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D1\] -to *" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 29 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1651002797399 ""}  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 29 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1651002797399 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_passthrough_hps_hps_io_border.sdc 30 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_passthrough_hps_hps_io_border.sdc(30): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D1\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D1\]" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 30 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1651002797399 ""}  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 30 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1651002797399 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_passthrough_hps_hps_io_border.sdc 31 hps_io_hps_io_usb1_inst_D2 port " "Ignored filter at soc_system_passthrough_hps_hps_io_border.sdc(31): hps_io_hps_io_usb1_inst_D2 could not be matched with a port" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 31 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1651002797400 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_passthrough_hps_hps_io_border.sdc 31 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_passthrough_hps_hps_io_border.sdc(31): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D2\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D2\] -to *" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 31 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1651002797400 ""}  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 31 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1651002797400 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_passthrough_hps_hps_io_border.sdc 32 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_passthrough_hps_hps_io_border.sdc(32): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D2\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D2\]" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 32 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1651002797400 ""}  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 32 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1651002797400 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_passthrough_hps_hps_io_border.sdc 33 hps_io_hps_io_usb1_inst_D3 port " "Ignored filter at soc_system_passthrough_hps_hps_io_border.sdc(33): hps_io_hps_io_usb1_inst_D3 could not be matched with a port" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 33 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1651002797400 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_passthrough_hps_hps_io_border.sdc 33 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_passthrough_hps_hps_io_border.sdc(33): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D3\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D3\] -to *" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 33 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1651002797400 ""}  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 33 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1651002797400 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_passthrough_hps_hps_io_border.sdc 34 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_passthrough_hps_hps_io_border.sdc(34): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D3\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D3\]" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 34 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1651002797400 ""}  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 34 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1651002797400 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_passthrough_hps_hps_io_border.sdc 35 hps_io_hps_io_usb1_inst_D4 port " "Ignored filter at soc_system_passthrough_hps_hps_io_border.sdc(35): hps_io_hps_io_usb1_inst_D4 could not be matched with a port" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 35 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1651002797400 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_passthrough_hps_hps_io_border.sdc 35 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_passthrough_hps_hps_io_border.sdc(35): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D4\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D4\] -to *" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 35 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1651002797400 ""}  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 35 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1651002797400 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_passthrough_hps_hps_io_border.sdc 36 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_passthrough_hps_hps_io_border.sdc(36): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D4\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D4\]" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 36 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1651002797401 ""}  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 36 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1651002797401 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_passthrough_hps_hps_io_border.sdc 37 hps_io_hps_io_usb1_inst_D5 port " "Ignored filter at soc_system_passthrough_hps_hps_io_border.sdc(37): hps_io_hps_io_usb1_inst_D5 could not be matched with a port" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 37 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1651002797401 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_passthrough_hps_hps_io_border.sdc 37 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_passthrough_hps_hps_io_border.sdc(37): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D5\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D5\] -to *" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 37 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1651002797401 ""}  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 37 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1651002797401 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_passthrough_hps_hps_io_border.sdc 38 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_passthrough_hps_hps_io_border.sdc(38): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D5\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D5\]" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 38 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1651002797401 ""}  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 38 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1651002797401 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_passthrough_hps_hps_io_border.sdc 39 hps_io_hps_io_usb1_inst_D6 port " "Ignored filter at soc_system_passthrough_hps_hps_io_border.sdc(39): hps_io_hps_io_usb1_inst_D6 could not be matched with a port" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 39 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1651002797401 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_passthrough_hps_hps_io_border.sdc 39 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_passthrough_hps_hps_io_border.sdc(39): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D6\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D6\] -to *" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 39 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1651002797401 ""}  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 39 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1651002797401 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_passthrough_hps_hps_io_border.sdc 40 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_passthrough_hps_hps_io_border.sdc(40): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D6\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D6\]" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 40 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1651002797401 ""}  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 40 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1651002797401 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_passthrough_hps_hps_io_border.sdc 41 hps_io_hps_io_usb1_inst_D7 port " "Ignored filter at soc_system_passthrough_hps_hps_io_border.sdc(41): hps_io_hps_io_usb1_inst_D7 could not be matched with a port" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 41 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1651002797402 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_passthrough_hps_hps_io_border.sdc 41 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_passthrough_hps_hps_io_border.sdc(41): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D7\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D7\] -to *" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 41 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1651002797402 ""}  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 41 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1651002797402 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_passthrough_hps_hps_io_border.sdc 42 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_passthrough_hps_hps_io_border.sdc(42): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D7\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D7\]" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 42 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1651002797402 ""}  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 42 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1651002797402 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_passthrough_hps_hps_io_border.sdc 43 hps_io_hps_io_usb1_inst_CLK port " "Ignored filter at soc_system_passthrough_hps_hps_io_border.sdc(43): hps_io_hps_io_usb1_inst_CLK could not be matched with a port" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 43 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1651002797402 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_passthrough_hps_hps_io_border.sdc 43 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_passthrough_hps_hps_io_border.sdc(43): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_CLK\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_CLK\] -to *" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 43 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1651002797402 ""}  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 43 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1651002797402 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_passthrough_hps_hps_io_border.sdc 44 hps_io_hps_io_usb1_inst_STP port " "Ignored filter at soc_system_passthrough_hps_hps_io_border.sdc(44): hps_io_hps_io_usb1_inst_STP could not be matched with a port" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 44 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1651002797402 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_passthrough_hps_hps_io_border.sdc 44 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_passthrough_hps_hps_io_border.sdc(44): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_STP\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_STP\]" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 44 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1651002797402 ""}  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 44 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1651002797402 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_passthrough_hps_hps_io_border.sdc 45 hps_io_hps_io_usb1_inst_DIR port " "Ignored filter at soc_system_passthrough_hps_hps_io_border.sdc(45): hps_io_hps_io_usb1_inst_DIR could not be matched with a port" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 45 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1651002797402 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_passthrough_hps_hps_io_border.sdc 45 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_passthrough_hps_hps_io_border.sdc(45): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_DIR\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_DIR\] -to *" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 45 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1651002797403 ""}  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 45 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1651002797403 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_passthrough_hps_hps_io_border.sdc 46 hps_io_hps_io_usb1_inst_NXT port " "Ignored filter at soc_system_passthrough_hps_hps_io_border.sdc(46): hps_io_hps_io_usb1_inst_NXT could not be matched with a port" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 46 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1651002797403 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_passthrough_hps_hps_io_border.sdc 46 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_passthrough_hps_hps_io_border.sdc(46): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_NXT\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_NXT\] -to *" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 46 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1651002797403 ""}  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 46 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1651002797403 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_passthrough_hps_hps_io_border.sdc 47 hps_io_hps_io_spim1_inst_CLK port " "Ignored filter at soc_system_passthrough_hps_hps_io_border.sdc(47): hps_io_hps_io_spim1_inst_CLK could not be matched with a port" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 47 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1651002797403 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_passthrough_hps_hps_io_border.sdc 47 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_passthrough_hps_hps_io_border.sdc(47): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_spim1_inst_CLK\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_spim1_inst_CLK\]" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 47 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1651002797403 ""}  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 47 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1651002797403 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_passthrough_hps_hps_io_border.sdc 48 hps_io_hps_io_spim1_inst_MOSI port " "Ignored filter at soc_system_passthrough_hps_hps_io_border.sdc(48): hps_io_hps_io_spim1_inst_MOSI could not be matched with a port" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 48 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1651002797403 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_passthrough_hps_hps_io_border.sdc 48 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_passthrough_hps_hps_io_border.sdc(48): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_spim1_inst_MOSI\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_spim1_inst_MOSI\]" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 48 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1651002797403 ""}  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 48 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1651002797403 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_passthrough_hps_hps_io_border.sdc 49 hps_io_hps_io_spim1_inst_MISO port " "Ignored filter at soc_system_passthrough_hps_hps_io_border.sdc(49): hps_io_hps_io_spim1_inst_MISO could not be matched with a port" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 49 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1651002797403 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_passthrough_hps_hps_io_border.sdc 49 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_passthrough_hps_hps_io_border.sdc(49): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_spim1_inst_MISO\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_spim1_inst_MISO\] -to *" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 49 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1651002797404 ""}  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 49 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1651002797404 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_passthrough_hps_hps_io_border.sdc 50 hps_io_hps_io_spim1_inst_SS0 port " "Ignored filter at soc_system_passthrough_hps_hps_io_border.sdc(50): hps_io_hps_io_spim1_inst_SS0 could not be matched with a port" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 50 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1651002797404 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_passthrough_hps_hps_io_border.sdc 50 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_passthrough_hps_hps_io_border.sdc(50): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_spim1_inst_SS0\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_spim1_inst_SS0\]" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 50 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1651002797404 ""}  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 50 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1651002797404 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_passthrough_hps_hps_io_border.sdc 51 hps_io_hps_io_uart0_inst_RX port " "Ignored filter at soc_system_passthrough_hps_hps_io_border.sdc(51): hps_io_hps_io_uart0_inst_RX could not be matched with a port" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 51 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1651002797404 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_passthrough_hps_hps_io_border.sdc 51 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_passthrough_hps_hps_io_border.sdc(51): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_uart0_inst_RX\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_uart0_inst_RX\] -to *" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 51 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1651002797404 ""}  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 51 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1651002797404 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_passthrough_hps_hps_io_border.sdc 52 hps_io_hps_io_uart0_inst_TX port " "Ignored filter at soc_system_passthrough_hps_hps_io_border.sdc(52): hps_io_hps_io_uart0_inst_TX could not be matched with a port" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 52 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1651002797404 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_passthrough_hps_hps_io_border.sdc 52 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_passthrough_hps_hps_io_border.sdc(52): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_uart0_inst_TX\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_uart0_inst_TX\]" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 52 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1651002797404 ""}  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 52 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1651002797404 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_passthrough_hps_hps_io_border.sdc 53 hps_io_hps_io_i2c1_inst_SDA port " "Ignored filter at soc_system_passthrough_hps_hps_io_border.sdc(53): hps_io_hps_io_i2c1_inst_SDA could not be matched with a port" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 53 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1651002797404 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_passthrough_hps_hps_io_border.sdc 53 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_passthrough_hps_hps_io_border.sdc(53): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_i2c1_inst_SDA\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_i2c1_inst_SDA\] -to *" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 53 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1651002797405 ""}  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 53 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1651002797405 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_passthrough_hps_hps_io_border.sdc 54 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_passthrough_hps_hps_io_border.sdc(54): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c1_inst_SDA\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c1_inst_SDA\]" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 54 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1651002797405 ""}  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 54 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1651002797405 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_passthrough_hps_hps_io_border.sdc 55 hps_io_hps_io_i2c1_inst_SCL port " "Ignored filter at soc_system_passthrough_hps_hps_io_border.sdc(55): hps_io_hps_io_i2c1_inst_SCL could not be matched with a port" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 55 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1651002797405 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_passthrough_hps_hps_io_border.sdc 55 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_passthrough_hps_hps_io_border.sdc(55): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_i2c1_inst_SCL\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_i2c1_inst_SCL\] -to *" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 55 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1651002797405 ""}  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 55 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1651002797405 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_passthrough_hps_hps_io_border.sdc 56 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_passthrough_hps_hps_io_border.sdc(56): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c1_inst_SCL\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c1_inst_SCL\]" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 56 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1651002797405 ""}  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 56 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1651002797405 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_passthrough_hps_hps_io_border.sdc 57 hps_io_hps_io_gpio_inst_GPIO09 port " "Ignored filter at soc_system_passthrough_hps_hps_io_border.sdc(57): hps_io_hps_io_gpio_inst_GPIO09 could not be matched with a port" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 57 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1651002797405 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_passthrough_hps_hps_io_border.sdc 57 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_passthrough_hps_hps_io_border.sdc(57): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO09\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO09\] -to *" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 57 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1651002797405 ""}  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 57 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1651002797405 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_passthrough_hps_hps_io_border.sdc 58 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_passthrough_hps_hps_io_border.sdc(58): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO09\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO09\]" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 58 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1651002797406 ""}  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 58 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1651002797406 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_passthrough_hps_hps_io_border.sdc 59 hps_io_hps_io_gpio_inst_GPIO35 port " "Ignored filter at soc_system_passthrough_hps_hps_io_border.sdc(59): hps_io_hps_io_gpio_inst_GPIO35 could not be matched with a port" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 59 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1651002797406 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_passthrough_hps_hps_io_border.sdc 59 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_passthrough_hps_hps_io_border.sdc(59): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO35\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO35\] -to *" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 59 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1651002797406 ""}  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 59 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1651002797406 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_passthrough_hps_hps_io_border.sdc 60 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_passthrough_hps_hps_io_border.sdc(60): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO35\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO35\]" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 60 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1651002797406 ""}  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 60 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1651002797406 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_passthrough_hps_hps_io_border.sdc 61 hps_io_hps_io_gpio_inst_GPIO40 port " "Ignored filter at soc_system_passthrough_hps_hps_io_border.sdc(61): hps_io_hps_io_gpio_inst_GPIO40 could not be matched with a port" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 61 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1651002797406 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_passthrough_hps_hps_io_border.sdc 61 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_passthrough_hps_hps_io_border.sdc(61): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO40\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO40\] -to *" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 61 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1651002797406 ""}  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 61 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1651002797406 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_passthrough_hps_hps_io_border.sdc 62 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_passthrough_hps_hps_io_border.sdc(62): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO40\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO40\]" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 62 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1651002797407 ""}  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 62 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1651002797407 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_passthrough_hps_hps_io_border.sdc 63 hps_io_hps_io_gpio_inst_GPIO53 port " "Ignored filter at soc_system_passthrough_hps_hps_io_border.sdc(63): hps_io_hps_io_gpio_inst_GPIO53 could not be matched with a port" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 63 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1651002797407 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_passthrough_hps_hps_io_border.sdc 63 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_passthrough_hps_hps_io_border.sdc(63): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO53\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO53\] -to *" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 63 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1651002797407 ""}  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 63 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1651002797407 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_passthrough_hps_hps_io_border.sdc 64 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_passthrough_hps_hps_io_border.sdc(64): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO53\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO53\]" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 64 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1651002797407 ""}  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 64 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1651002797407 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_passthrough_hps_hps_io_border.sdc 65 hps_io_hps_io_gpio_inst_GPIO54 port " "Ignored filter at soc_system_passthrough_hps_hps_io_border.sdc(65): hps_io_hps_io_gpio_inst_GPIO54 could not be matched with a port" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 65 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1651002797407 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_passthrough_hps_hps_io_border.sdc 65 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_passthrough_hps_hps_io_border.sdc(65): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO54\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO54\] -to *" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 65 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1651002797407 ""}  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 65 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1651002797407 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_passthrough_hps_hps_io_border.sdc 66 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_passthrough_hps_hps_io_border.sdc(66): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO54\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO54\]" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 66 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1651002797407 ""}  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 66 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1651002797407 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_passthrough_hps_hps_io_border.sdc 67 hps_io_hps_io_gpio_inst_GPIO61 port " "Ignored filter at soc_system_passthrough_hps_hps_io_border.sdc(67): hps_io_hps_io_gpio_inst_GPIO61 could not be matched with a port" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 67 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1651002797408 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_passthrough_hps_hps_io_border.sdc 67 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_passthrough_hps_hps_io_border.sdc(67): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO61\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO61\] -to *" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 67 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1651002797408 ""}  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 67 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1651002797408 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_passthrough_hps_hps_io_border.sdc 68 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_passthrough_hps_hps_io_border.sdc(68): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO61\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO61\]" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 68 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1651002797408 ""}  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_hps_io_border.sdc" 68 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1651002797408 ""}
{ "Info" "ISTA_SDC_FOUND" "soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_fpga_interfaces.sdc " "Reading SDC File: 'soc_system_passthrough/synthesis/submodules/soc_system_passthrough_hps_fpga_interfaces.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1651002797408 ""}
{ "Info" "ISTA_SDC_FOUND" "DE10Nano_AudioMini_System.sdc " "Reading SDC File: 'DE10Nano_AudioMini_System.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1651002797414 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "altera_reserved_tck " "Overwriting existing clock: altera_reserved_tck" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Fitter" 0 -1 1651002797417 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|ad1939_subsystem\|sys_clk_from_ad1939_mclk_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -multiply_by 32 -duty_cycle 50.00 -name \{u0\|ad1939_subsystem\|sys_clk_from_ad1939_mclk_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{u0\|ad1939_subsystem\|sys_clk_from_ad1939_mclk_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{u0\|ad1939_subsystem\|sys_clk_from_ad1939_mclk_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -multiply_by 32 -duty_cycle 50.00 -name \{u0\|ad1939_subsystem\|sys_clk_from_ad1939_mclk_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{u0\|ad1939_subsystem\|sys_clk_from_ad1939_mclk_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1651002797418 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|ad1939_subsystem\|sys_clk_from_ad1939_mclk_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 4 -duty_cycle 50.00 -name \{u0\|ad1939_subsystem\|sys_clk_from_ad1939_mclk_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{u0\|ad1939_subsystem\|sys_clk_from_ad1939_mclk_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{u0\|ad1939_subsystem\|sys_clk_from_ad1939_mclk_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 4 -duty_cycle 50.00 -name \{u0\|ad1939_subsystem\|sys_clk_from_ad1939_mclk_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{u0\|ad1939_subsystem\|sys_clk_from_ad1939_mclk_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1651002797418 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1651002797418 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1651002797419 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10Nano_AudioMini_System.sdc 281 soc_system:u0\|soc_system_hps:hps\|soc_system_hps_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_* clock or keeper or register or port or pin or cell or partition " "Ignored filter at DE10Nano_AudioMini_System.sdc(281): soc_system:u0\|soc_system_hps:hps\|soc_system_hps_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/DE10Nano_AudioMini_System.sdc" 281 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1651002797422 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10Nano_AudioMini_System.sdc 281 soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_* clock or keeper or register or port or pin or cell or partition " "Ignored filter at DE10Nano_AudioMini_System.sdc(281): soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/DE10Nano_AudioMini_System.sdc" 281 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1651002797423 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path DE10Nano_AudioMini_System.sdc 281 Argument <from> is not an object ID " "Ignored set_multicycle_path at DE10Nano_AudioMini_System.sdc(281): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -from \{soc_system:u0\|soc_system_hps:hps\|soc_system_hps_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_*\} -to \{soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_*\} -hold \$soc_hold " "set_multicycle_path -from \{soc_system:u0\|soc_system_hps:hps\|soc_system_hps_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_*\} -to \{soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_*\} -hold \$soc_hold" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/DE10Nano_AudioMini_System.sdc" 281 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1651002797423 ""}  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/DE10Nano_AudioMini_System.sdc" 281 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1651002797423 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path DE10Nano_AudioMini_System.sdc 281 Argument <to> is not an object ID " "Ignored set_multicycle_path at DE10Nano_AudioMini_System.sdc(281): Argument <to> is not an object ID" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/DE10Nano_AudioMini_System.sdc" 281 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1651002797423 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path DE10Nano_AudioMini_System.sdc 282 Argument <from> is not an object ID " "Ignored set_multicycle_path at DE10Nano_AudioMini_System.sdc(282): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -from \{soc_system:u0\|soc_system_hps:hps\|soc_system_hps_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_*\} -to \{soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_*\} -setup \$soc_setup " "set_multicycle_path -from \{soc_system:u0\|soc_system_hps:hps\|soc_system_hps_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_*\} -to \{soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_*\} -setup \$soc_setup" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/DE10Nano_AudioMini_System.sdc" 282 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1651002797424 ""}  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/DE10Nano_AudioMini_System.sdc" 282 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1651002797424 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path DE10Nano_AudioMini_System.sdc 282 Argument <to> is not an object ID " "Ignored set_multicycle_path at DE10Nano_AudioMini_System.sdc(282): Argument <to> is not an object ID" {  } { { "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/DE10Nano_AudioMini_System.sdc" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/DE10Nano_AudioMini_System.sdc" 282 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1651002797424 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "hps_usb_clkout " "Node: hps_usb_clkout was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|usb1_inst~FF_3474 hps_usb_clkout " "Register soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|usb1_inst~FF_3474 is being clocked by hps_usb_clkout" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1651002797438 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1651002797438 "|de10nano_audiomini_system|hps_usb_clkout"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ad1939_subsystem\|sys_clk_from_ad1939_mclk_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: u0\|ad1939_subsystem\|sys_clk_from_ad1939_mclk_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651002797446 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ad1939_subsystem\|sys_clk_from_ad1939_mclk_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|ad1939_subsystem\|sys_clk_from_ad1939_mclk_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651002797446 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ad1939_subsystem\|sys_clk_from_ad1939_mclk_pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[3\]  to: clkout " "Cell: u0\|ad1939_subsystem\|sys_clk_from_ad1939_mclk_pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[3\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651002797446 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|hps\|fpga_interfaces\|hps2fpga_light_weight\|clk  to: soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_3425 " "From: u0\|hps\|fpga_interfaces\|hps2fpga_light_weight\|clk  to: soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_3425" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651002797446 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651002797446 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651002797446 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651002797446 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651002797446 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651002797446 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651002797446 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651002797446 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651002797446 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651002797446 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651002797446 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651002797446 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651002797446 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651002797446 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651002797446 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651002797446 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651002797446 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout " "Cell: u0\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651002797446 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|hps\|hps_io\|border\|i2c1_inst\|i2c_clk  to: soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|i2c1_inst~FF_3393 " "From: u0\|hps\|hps_io\|border\|i2c1_inst\|i2c_clk  to: soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|i2c1_inst~FF_3393" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1651002797446 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1651002797446 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1651002797506 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Fitter" 0 -1 1651002797506 ""}
{ "Warning" "WSTA_VIRTUAL_CLOCK_NOT_REFERENCED" "virtual_sdata_input_clock " "Virtual clock virtual_sdata_input_clock is never referenced in any input or output delay assignment." {  } {  } 0 332061 "Virtual clock %1!s! is never referenced in any input or output delay assignment." 0 0 "Fitter" 0 -1 1651002797517 ""}
{ "Warning" "WSTA_VIRTUAL_CLOCK_NOT_REFERENCED" "virtual_sdata_output_clock " "Virtual clock virtual_sdata_output_clock is never referenced in any input or output delay assignment." {  } {  } 0 332061 "Virtual clock %1!s! is never referenced in any input or output delay assignment." 0 0 "Fitter" 0 -1 1651002797517 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps_ddr3_dqs_p\[0\]_IN (Rise) hps_ddr3_dqs_p\[0\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from hps_ddr3_dqs_p\[0\]_IN (Rise) to hps_ddr3_dqs_p\[0\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1651002797520 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps_ddr3_dqs_p\[0\]_IN (Rise) hps_ddr3_dqs_p\[0\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from hps_ddr3_dqs_p\[0\]_IN (Rise) to hps_ddr3_dqs_p\[0\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1651002797520 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps_ddr3_dqs_p\[1\]_IN (Rise) hps_ddr3_dqs_p\[1\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from hps_ddr3_dqs_p\[1\]_IN (Rise) to hps_ddr3_dqs_p\[1\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1651002797520 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps_ddr3_dqs_p\[1\]_IN (Rise) hps_ddr3_dqs_p\[1\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from hps_ddr3_dqs_p\[1\]_IN (Rise) to hps_ddr3_dqs_p\[1\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1651002797520 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps_ddr3_dqs_p\[2\]_IN (Rise) hps_ddr3_dqs_p\[2\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from hps_ddr3_dqs_p\[2\]_IN (Rise) to hps_ddr3_dqs_p\[2\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1651002797520 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps_ddr3_dqs_p\[2\]_IN (Rise) hps_ddr3_dqs_p\[2\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from hps_ddr3_dqs_p\[2\]_IN (Rise) to hps_ddr3_dqs_p\[2\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1651002797520 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps_ddr3_dqs_p\[3\]_IN (Rise) hps_ddr3_dqs_p\[3\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from hps_ddr3_dqs_p\[3\]_IN (Rise) to hps_ddr3_dqs_p\[3\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1651002797520 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps_ddr3_dqs_p\[3\]_IN (Rise) hps_ddr3_dqs_p\[3\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from hps_ddr3_dqs_p\[3\]_IN (Rise) to hps_ddr3_dqs_p\[3\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1651002797520 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) hps_ddr3_dqs_p\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to hps_ddr3_dqs_p\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1651002797520 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) hps_ddr3_dqs_p\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to hps_ddr3_dqs_p\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1651002797520 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) hps_ddr3_dqs_p\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to hps_ddr3_dqs_p\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1651002797520 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) hps_ddr3_dqs_p\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to hps_ddr3_dqs_p\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1651002797520 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) hps_ddr3_dqs_p\[0\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to hps_ddr3_dqs_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1651002797520 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) hps_ddr3_dqs_p\[0\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to hps_ddr3_dqs_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1651002797520 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) hps_ddr3_dqs_p\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to hps_ddr3_dqs_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1651002797520 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) hps_ddr3_dqs_p\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to hps_ddr3_dqs_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1651002797520 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) hps_ddr3_dqs_p\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to hps_ddr3_dqs_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1651002797520 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) hps_ddr3_dqs_p\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to hps_ddr3_dqs_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1651002797520 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) hps_ddr3_dqs_p\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to hps_ddr3_dqs_p\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1651002797520 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) hps_ddr3_dqs_p\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to hps_ddr3_dqs_p\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1651002797520 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) hps_ddr3_dqs_p\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to hps_ddr3_dqs_p\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1651002797520 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) hps_ddr3_dqs_p\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to hps_ddr3_dqs_p\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1651002797520 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) hps_ddr3_dqs_p\[1\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to hps_ddr3_dqs_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1651002797520 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) hps_ddr3_dqs_p\[1\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to hps_ddr3_dqs_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1651002797520 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) hps_ddr3_dqs_p\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to hps_ddr3_dqs_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1651002797520 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) hps_ddr3_dqs_p\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to hps_ddr3_dqs_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1651002797520 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) hps_ddr3_dqs_p\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to hps_ddr3_dqs_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1651002797520 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) hps_ddr3_dqs_p\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to hps_ddr3_dqs_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1651002797520 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) hps_ddr3_dqs_p\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to hps_ddr3_dqs_p\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1651002797520 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) hps_ddr3_dqs_p\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to hps_ddr3_dqs_p\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1651002797520 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) hps_ddr3_dqs_p\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to hps_ddr3_dqs_p\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1651002797520 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) hps_ddr3_dqs_p\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to hps_ddr3_dqs_p\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1651002797520 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) hps_ddr3_dqs_p\[2\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to hps_ddr3_dqs_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1651002797520 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) hps_ddr3_dqs_p\[2\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to hps_ddr3_dqs_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1651002797520 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) hps_ddr3_dqs_p\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to hps_ddr3_dqs_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1651002797520 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) hps_ddr3_dqs_p\[2\]_OUT (Fall) 0.000 0.260 " "Hold clock transfer from u0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to hps_ddr3_dqs_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1651002797520 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) hps_ddr3_dqs_p\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to hps_ddr3_dqs_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1651002797520 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) hps_ddr3_dqs_p\[2\]_OUT (Fall) 0.000 0.260 " "Hold clock transfer from u0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to hps_ddr3_dqs_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1651002797520 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) hps_ddr3_dqs_p\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to hps_ddr3_dqs_p\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1651002797520 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) hps_ddr3_dqs_p\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to hps_ddr3_dqs_p\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1651002797520 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) hps_ddr3_dqs_p\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to hps_ddr3_dqs_p\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1651002797520 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) hps_ddr3_dqs_p\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to hps_ddr3_dqs_p\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1651002797520 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) hps_ddr3_dqs_p\[3\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to hps_ddr3_dqs_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1651002797520 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) hps_ddr3_dqs_p\[3\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to hps_ddr3_dqs_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1651002797520 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) hps_ddr3_dqs_p\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to hps_ddr3_dqs_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1651002797520 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) hps_ddr3_dqs_p\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to hps_ddr3_dqs_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1651002797520 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) hps_ddr3_dqs_p\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to hps_ddr3_dqs_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1651002797520 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) hps_ddr3_dqs_p\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to hps_ddr3_dqs_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1651002797520 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) hps_ddr3_dqs_n\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to hps_ddr3_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1651002797520 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) hps_ddr3_dqs_n\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to hps_ddr3_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1651002797520 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) hps_ddr3_dqs_n\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to hps_ddr3_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1651002797520 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) hps_ddr3_dqs_n\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to hps_ddr3_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1651002797520 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) hps_ddr3_dqs_n\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to hps_ddr3_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1651002797520 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) hps_ddr3_dqs_n\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to hps_ddr3_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1651002797520 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) hps_ddr3_dqs_n\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to hps_ddr3_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1651002797520 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) hps_ddr3_dqs_n\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to hps_ddr3_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1651002797520 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) hps_ddr3_dqs_n\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to hps_ddr3_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1651002797520 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) hps_ddr3_dqs_n\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to hps_ddr3_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1651002797520 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) hps_ddr3_dqs_n\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to hps_ddr3_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1651002797520 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) hps_ddr3_dqs_n\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to hps_ddr3_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1651002797520 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) hps_ddr3_dqs_n\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to hps_ddr3_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1651002797520 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) hps_ddr3_dqs_n\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to hps_ddr3_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1651002797520 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) hps_ddr3_dqs_n\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to hps_ddr3_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1651002797520 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) hps_ddr3_dqs_n\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to hps_ddr3_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1651002797520 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "Fitter" 0 -1 1651002797520 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1651002797522 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 34 clocks " "Found 34 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1651002797523 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1651002797523 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  81.380 ad1939_adc_abclk " "  81.380 ad1939_adc_abclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1651002797523 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "5208.333 ad1939_adc_alrclk " "5208.333 ad1939_adc_alrclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1651002797523 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  81.380  ad1939_mclk " "  81.380  ad1939_mclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1651002797523 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000 altera_reserved_tck " "  40.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1651002797523 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 fpga_clk1_50 " "  20.000 fpga_clk1_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1651002797523 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 fpga_clk2_50 " "  20.000 fpga_clk2_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1651002797523 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 fpga_clk3_50 " "  20.000 fpga_clk3_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1651002797523 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 hps_ddr3_ck_n " "   2.500 hps_ddr3_ck_n" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1651002797523 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 hps_ddr3_ck_p " "   2.500 hps_ddr3_ck_p" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1651002797523 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 hps_ddr3_dqs_n\[0\]_OUT " "   2.500 hps_ddr3_dqs_n\[0\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1651002797523 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 hps_ddr3_dqs_n\[1\]_OUT " "   2.500 hps_ddr3_dqs_n\[1\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1651002797523 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 hps_ddr3_dqs_n\[2\]_OUT " "   2.500 hps_ddr3_dqs_n\[2\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1651002797523 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 hps_ddr3_dqs_n\[3\]_OUT " "   2.500 hps_ddr3_dqs_n\[3\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1651002797523 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 hps_ddr3_dqs_p\[0\]_IN " "   2.500 hps_ddr3_dqs_p\[0\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1651002797523 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 hps_ddr3_dqs_p\[0\]_OUT " "   2.500 hps_ddr3_dqs_p\[0\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1651002797523 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 hps_ddr3_dqs_p\[1\]_IN " "   2.500 hps_ddr3_dqs_p\[1\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1651002797523 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 hps_ddr3_dqs_p\[1\]_OUT " "   2.500 hps_ddr3_dqs_p\[1\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1651002797523 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 hps_ddr3_dqs_p\[2\]_IN " "   2.500 hps_ddr3_dqs_p\[2\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1651002797523 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 hps_ddr3_dqs_p\[2\]_OUT " "   2.500 hps_ddr3_dqs_p\[2\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1651002797523 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 hps_ddr3_dqs_p\[3\]_IN " "   2.500 hps_ddr3_dqs_p\[3\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1651002797523 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 hps_ddr3_dqs_p\[3\]_OUT " "   2.500 hps_ddr3_dqs_p\[3\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1651002797523 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 hps_enet_gtx_clk " "   8.000 hps_enet_gtx_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1651002797523 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 hps_enet_rx_clk " "   8.000 hps_enet_rx_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1651002797523 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "2500.000 hps_i2c1_sclk " "2500.000 hps_i2c1_sclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1651002797523 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000   hps_sd_clk " "  20.000   hps_sd_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1651002797523 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " "   2.500 soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1651002797523 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk " "   2.500 soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1651002797523 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.543 u0\|ad1939_subsystem\|sys_clk_from_ad1939_mclk_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " "   2.543 u0\|ad1939_subsystem\|sys_clk_from_ad1939_mclk_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1651002797523 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.172 u0\|ad1939_subsystem\|sys_clk_from_ad1939_mclk_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "  10.172 u0\|ad1939_subsystem\|sys_clk_from_ad1939_mclk_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1651002797523 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 u0\|hps\|fpga_interfaces\|peripheral_i2c0\|out_clk " "  10.000 u0\|hps\|fpga_interfaces\|peripheral_i2c0\|out_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1651002797523 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 u0\|hps\|fpga_interfaces\|peripheral_spim0\|sclk_out " "  10.000 u0\|hps\|fpga_interfaces\|peripheral_spim0\|sclk_out" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1651002797523 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 u0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock " "   2.500 u0\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1651002797523 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  81.380 virtual_sdata_input_clock " "  81.380 virtual_sdata_input_clock" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1651002797523 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  81.380 virtual_sdata_output_clock " "  81.380 virtual_sdata_output_clock" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1651002797523 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1651002797523 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1651002797704 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1651002797722 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1651002797724 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1651002797728 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1651002797739 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1651002797747 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1651002797748 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1651002797752 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1651002798583 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "8 Block RAM " "Packed 8 registers into blocks of type Block RAM" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1651002798588 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "3 I/O output buffer " "Packed 3 registers into blocks of type I/O output buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1651002798588 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1651002798588 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:27 " "Fitter preparation operations ending: elapsed time is 00:00:27" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1651002799255 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1651002803817 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1651002806071 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:25 " "Fitter placement preparation operations ending: elapsed time is 00:00:25" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1651002829207 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1651002856781 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1651002860149 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:04 " "Fitter placement operations ending: elapsed time is 00:00:04" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1651002860149 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1651002866767 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "10 X0_Y0 X10_Y10 " "Router estimated peak interconnect usage is 10% of the available device resources in the region that extends from location X0_Y0 to location X10_Y10" {  } { { "loc" "" { Generic "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/" { { 1 { 0 "Router estimated peak interconnect usage is 10% of the available device resources in the region that extends from location X0_Y0 to location X10_Y10"} { { 12 { 0 ""} 0 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1651002873602 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1651002873602 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1651002892026 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1651002892026 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:22 " "Fitter routing operations ending: elapsed time is 00:00:22" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1651002892031 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 5.81 " "Total time spent on timing analysis during the Fitter is 5.81 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1651002897207 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1651002897316 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1651002899295 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1651002899297 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1651002903557 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:22 " "Fitter post-fit operations ending: elapsed time is 00:00:22" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1651002919666 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1651002920477 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "67 " "Following 67 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "hps_i2c0_sclk a permanently disabled " "Pin hps_i2c0_sclk has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { hps_i2c0_sclk } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hps_i2c0_sclk" } } } } { "DE10Nano_AudioMini_System.vhd" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/DE10Nano_AudioMini_System.vhd" 199 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/" { { 0 { 0 ""} 0 581 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1651002920537 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "hps_i2c0_sdat a permanently disabled " "Pin hps_i2c0_sdat has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { hps_i2c0_sdat } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hps_i2c0_sdat" } } } } { "DE10Nano_AudioMini_System.vhd" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/DE10Nano_AudioMini_System.vhd" 200 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/" { { 0 { 0 ""} 0 582 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1651002920537 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "audio_mini_gpio_0\[0\] a permanently disabled " "Pin audio_mini_gpio_0\[0\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { audio_mini_gpio_0[0] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "audio_mini_gpio_0\[0\]" } } } } { "DE10Nano_AudioMini_System.vhd" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/DE10Nano_AudioMini_System.vhd" 85 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/" { { 0 { 0 ""} 0 398 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1651002920537 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "audio_mini_gpio_0\[1\] a permanently disabled " "Pin audio_mini_gpio_0\[1\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { audio_mini_gpio_0[1] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "audio_mini_gpio_0\[1\]" } } } } { "DE10Nano_AudioMini_System.vhd" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/DE10Nano_AudioMini_System.vhd" 85 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/" { { 0 { 0 ""} 0 399 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1651002920537 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "audio_mini_gpio_0\[2\] a permanently disabled " "Pin audio_mini_gpio_0\[2\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { audio_mini_gpio_0[2] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "audio_mini_gpio_0\[2\]" } } } } { "DE10Nano_AudioMini_System.vhd" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/DE10Nano_AudioMini_System.vhd" 85 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/" { { 0 { 0 ""} 0 400 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1651002920537 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "audio_mini_gpio_0\[3\] a permanently disabled " "Pin audio_mini_gpio_0\[3\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { audio_mini_gpio_0[3] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "audio_mini_gpio_0\[3\]" } } } } { "DE10Nano_AudioMini_System.vhd" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/DE10Nano_AudioMini_System.vhd" 85 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/" { { 0 { 0 ""} 0 401 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1651002920537 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "audio_mini_gpio_0\[4\] a permanently disabled " "Pin audio_mini_gpio_0\[4\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { audio_mini_gpio_0[4] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "audio_mini_gpio_0\[4\]" } } } } { "DE10Nano_AudioMini_System.vhd" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/DE10Nano_AudioMini_System.vhd" 85 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/" { { 0 { 0 ""} 0 402 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1651002920537 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "audio_mini_gpio_0\[5\] a permanently disabled " "Pin audio_mini_gpio_0\[5\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { audio_mini_gpio_0[5] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "audio_mini_gpio_0\[5\]" } } } } { "DE10Nano_AudioMini_System.vhd" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/DE10Nano_AudioMini_System.vhd" 85 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/" { { 0 { 0 ""} 0 403 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1651002920537 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "audio_mini_gpio_0\[6\] a permanently disabled " "Pin audio_mini_gpio_0\[6\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { audio_mini_gpio_0[6] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "audio_mini_gpio_0\[6\]" } } } } { "DE10Nano_AudioMini_System.vhd" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/DE10Nano_AudioMini_System.vhd" 85 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/" { { 0 { 0 ""} 0 404 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1651002920537 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "audio_mini_gpio_0\[7\] a permanently disabled " "Pin audio_mini_gpio_0\[7\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { audio_mini_gpio_0[7] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "audio_mini_gpio_0\[7\]" } } } } { "DE10Nano_AudioMini_System.vhd" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/DE10Nano_AudioMini_System.vhd" 85 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/" { { 0 { 0 ""} 0 405 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1651002920537 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "audio_mini_gpio_0\[8\] a permanently disabled " "Pin audio_mini_gpio_0\[8\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { audio_mini_gpio_0[8] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "audio_mini_gpio_0\[8\]" } } } } { "DE10Nano_AudioMini_System.vhd" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/DE10Nano_AudioMini_System.vhd" 85 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/" { { 0 { 0 ""} 0 406 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1651002920537 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "audio_mini_gpio_0\[9\] a permanently disabled " "Pin audio_mini_gpio_0\[9\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { audio_mini_gpio_0[9] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "audio_mini_gpio_0\[9\]" } } } } { "DE10Nano_AudioMini_System.vhd" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/DE10Nano_AudioMini_System.vhd" 85 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/" { { 0 { 0 ""} 0 407 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1651002920537 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "audio_mini_gpio_0\[10\] a permanently disabled " "Pin audio_mini_gpio_0\[10\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { audio_mini_gpio_0[10] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "audio_mini_gpio_0\[10\]" } } } } { "DE10Nano_AudioMini_System.vhd" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/DE10Nano_AudioMini_System.vhd" 85 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/" { { 0 { 0 ""} 0 408 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1651002920537 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "audio_mini_gpio_0\[11\] a permanently disabled " "Pin audio_mini_gpio_0\[11\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { audio_mini_gpio_0[11] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "audio_mini_gpio_0\[11\]" } } } } { "DE10Nano_AudioMini_System.vhd" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/DE10Nano_AudioMini_System.vhd" 85 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/" { { 0 { 0 ""} 0 409 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1651002920537 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "audio_mini_gpio_0\[12\] a permanently disabled " "Pin audio_mini_gpio_0\[12\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { audio_mini_gpio_0[12] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "audio_mini_gpio_0\[12\]" } } } } { "DE10Nano_AudioMini_System.vhd" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/DE10Nano_AudioMini_System.vhd" 85 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/" { { 0 { 0 ""} 0 410 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1651002920537 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "audio_mini_gpio_0\[13\] a permanently disabled " "Pin audio_mini_gpio_0\[13\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { audio_mini_gpio_0[13] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "audio_mini_gpio_0\[13\]" } } } } { "DE10Nano_AudioMini_System.vhd" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/DE10Nano_AudioMini_System.vhd" 85 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/" { { 0 { 0 ""} 0 411 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1651002920537 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "audio_mini_gpio_0\[14\] a permanently disabled " "Pin audio_mini_gpio_0\[14\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { audio_mini_gpio_0[14] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "audio_mini_gpio_0\[14\]" } } } } { "DE10Nano_AudioMini_System.vhd" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/DE10Nano_AudioMini_System.vhd" 85 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/" { { 0 { 0 ""} 0 412 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1651002920537 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "audio_mini_gpio_0\[15\] a permanently disabled " "Pin audio_mini_gpio_0\[15\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { audio_mini_gpio_0[15] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "audio_mini_gpio_0\[15\]" } } } } { "DE10Nano_AudioMini_System.vhd" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/DE10Nano_AudioMini_System.vhd" 85 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/" { { 0 { 0 ""} 0 413 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1651002920537 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "audio_mini_gpio_0\[16\] a permanently disabled " "Pin audio_mini_gpio_0\[16\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { audio_mini_gpio_0[16] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "audio_mini_gpio_0\[16\]" } } } } { "DE10Nano_AudioMini_System.vhd" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/DE10Nano_AudioMini_System.vhd" 85 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/" { { 0 { 0 ""} 0 414 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1651002920537 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "audio_mini_gpio_0\[17\] a permanently disabled " "Pin audio_mini_gpio_0\[17\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { audio_mini_gpio_0[17] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "audio_mini_gpio_0\[17\]" } } } } { "DE10Nano_AudioMini_System.vhd" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/DE10Nano_AudioMini_System.vhd" 85 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/" { { 0 { 0 ""} 0 415 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1651002920537 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "audio_mini_gpio_0\[18\] a permanently disabled " "Pin audio_mini_gpio_0\[18\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { audio_mini_gpio_0[18] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "audio_mini_gpio_0\[18\]" } } } } { "DE10Nano_AudioMini_System.vhd" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/DE10Nano_AudioMini_System.vhd" 85 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/" { { 0 { 0 ""} 0 416 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1651002920537 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "audio_mini_gpio_0\[19\] a permanently disabled " "Pin audio_mini_gpio_0\[19\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { audio_mini_gpio_0[19] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "audio_mini_gpio_0\[19\]" } } } } { "DE10Nano_AudioMini_System.vhd" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/DE10Nano_AudioMini_System.vhd" 85 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/" { { 0 { 0 ""} 0 417 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1651002920537 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "audio_mini_gpio_0\[20\] a permanently disabled " "Pin audio_mini_gpio_0\[20\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { audio_mini_gpio_0[20] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "audio_mini_gpio_0\[20\]" } } } } { "DE10Nano_AudioMini_System.vhd" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/DE10Nano_AudioMini_System.vhd" 85 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/" { { 0 { 0 ""} 0 418 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1651002920537 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "audio_mini_gpio_0\[21\] a permanently disabled " "Pin audio_mini_gpio_0\[21\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { audio_mini_gpio_0[21] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "audio_mini_gpio_0\[21\]" } } } } { "DE10Nano_AudioMini_System.vhd" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/DE10Nano_AudioMini_System.vhd" 85 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/" { { 0 { 0 ""} 0 419 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1651002920537 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "audio_mini_gpio_0\[22\] a permanently disabled " "Pin audio_mini_gpio_0\[22\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { audio_mini_gpio_0[22] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "audio_mini_gpio_0\[22\]" } } } } { "DE10Nano_AudioMini_System.vhd" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/DE10Nano_AudioMini_System.vhd" 85 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/" { { 0 { 0 ""} 0 420 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1651002920537 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "audio_mini_gpio_0\[23\] a permanently disabled " "Pin audio_mini_gpio_0\[23\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { audio_mini_gpio_0[23] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "audio_mini_gpio_0\[23\]" } } } } { "DE10Nano_AudioMini_System.vhd" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/DE10Nano_AudioMini_System.vhd" 85 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/" { { 0 { 0 ""} 0 421 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1651002920537 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "audio_mini_gpio_0\[24\] a permanently disabled " "Pin audio_mini_gpio_0\[24\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { audio_mini_gpio_0[24] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "audio_mini_gpio_0\[24\]" } } } } { "DE10Nano_AudioMini_System.vhd" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/DE10Nano_AudioMini_System.vhd" 85 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/" { { 0 { 0 ""} 0 422 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1651002920537 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "audio_mini_gpio_0\[25\] a permanently disabled " "Pin audio_mini_gpio_0\[25\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { audio_mini_gpio_0[25] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "audio_mini_gpio_0\[25\]" } } } } { "DE10Nano_AudioMini_System.vhd" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/DE10Nano_AudioMini_System.vhd" 85 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/" { { 0 { 0 ""} 0 423 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1651002920537 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "audio_mini_gpio_0\[26\] a permanently disabled " "Pin audio_mini_gpio_0\[26\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { audio_mini_gpio_0[26] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "audio_mini_gpio_0\[26\]" } } } } { "DE10Nano_AudioMini_System.vhd" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/DE10Nano_AudioMini_System.vhd" 85 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/" { { 0 { 0 ""} 0 424 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1651002920537 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "audio_mini_gpio_0\[27\] a permanently disabled " "Pin audio_mini_gpio_0\[27\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { audio_mini_gpio_0[27] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "audio_mini_gpio_0\[27\]" } } } } { "DE10Nano_AudioMini_System.vhd" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/DE10Nano_AudioMini_System.vhd" 85 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/" { { 0 { 0 ""} 0 425 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1651002920537 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "audio_mini_gpio_0\[28\] a permanently disabled " "Pin audio_mini_gpio_0\[28\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { audio_mini_gpio_0[28] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "audio_mini_gpio_0\[28\]" } } } } { "DE10Nano_AudioMini_System.vhd" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/DE10Nano_AudioMini_System.vhd" 85 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/" { { 0 { 0 ""} 0 426 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1651002920537 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "audio_mini_gpio_0\[29\] a permanently disabled " "Pin audio_mini_gpio_0\[29\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { audio_mini_gpio_0[29] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "audio_mini_gpio_0\[29\]" } } } } { "DE10Nano_AudioMini_System.vhd" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/DE10Nano_AudioMini_System.vhd" 85 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/" { { 0 { 0 ""} 0 427 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1651002920537 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "audio_mini_gpio_0\[30\] a permanently disabled " "Pin audio_mini_gpio_0\[30\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { audio_mini_gpio_0[30] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "audio_mini_gpio_0\[30\]" } } } } { "DE10Nano_AudioMini_System.vhd" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/DE10Nano_AudioMini_System.vhd" 85 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/" { { 0 { 0 ""} 0 428 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1651002920537 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "audio_mini_gpio_0\[31\] a permanently disabled " "Pin audio_mini_gpio_0\[31\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { audio_mini_gpio_0[31] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "audio_mini_gpio_0\[31\]" } } } } { "DE10Nano_AudioMini_System.vhd" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/DE10Nano_AudioMini_System.vhd" 85 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/" { { 0 { 0 ""} 0 429 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1651002920537 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "audio_mini_gpio_0\[32\] a permanently disabled " "Pin audio_mini_gpio_0\[32\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { audio_mini_gpio_0[32] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "audio_mini_gpio_0\[32\]" } } } } { "DE10Nano_AudioMini_System.vhd" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/DE10Nano_AudioMini_System.vhd" 85 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/" { { 0 { 0 ""} 0 430 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1651002920537 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "audio_mini_gpio_0\[33\] a permanently disabled " "Pin audio_mini_gpio_0\[33\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { audio_mini_gpio_0[33] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "audio_mini_gpio_0\[33\]" } } } } { "DE10Nano_AudioMini_System.vhd" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/DE10Nano_AudioMini_System.vhd" 85 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/" { { 0 { 0 ""} 0 431 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1651002920537 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "audio_mini_gpio_1\[0\] a permanently disabled " "Pin audio_mini_gpio_1\[0\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { audio_mini_gpio_1[0] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "audio_mini_gpio_1\[0\]" } } } } { "DE10Nano_AudioMini_System.vhd" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/DE10Nano_AudioMini_System.vhd" 86 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/" { { 0 { 0 ""} 0 385 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1651002920537 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "audio_mini_gpio_1\[1\] a permanently disabled " "Pin audio_mini_gpio_1\[1\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { audio_mini_gpio_1[1] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "audio_mini_gpio_1\[1\]" } } } } { "DE10Nano_AudioMini_System.vhd" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/DE10Nano_AudioMini_System.vhd" 86 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/" { { 0 { 0 ""} 0 386 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1651002920537 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "audio_mini_gpio_1\[2\] a permanently disabled " "Pin audio_mini_gpio_1\[2\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { audio_mini_gpio_1[2] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "audio_mini_gpio_1\[2\]" } } } } { "DE10Nano_AudioMini_System.vhd" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/DE10Nano_AudioMini_System.vhd" 86 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/" { { 0 { 0 ""} 0 387 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1651002920537 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "audio_mini_gpio_1\[3\] a permanently disabled " "Pin audio_mini_gpio_1\[3\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { audio_mini_gpio_1[3] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "audio_mini_gpio_1\[3\]" } } } } { "DE10Nano_AudioMini_System.vhd" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/DE10Nano_AudioMini_System.vhd" 86 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/" { { 0 { 0 ""} 0 388 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1651002920537 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "audio_mini_gpio_1\[4\] a permanently disabled " "Pin audio_mini_gpio_1\[4\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { audio_mini_gpio_1[4] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "audio_mini_gpio_1\[4\]" } } } } { "DE10Nano_AudioMini_System.vhd" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/DE10Nano_AudioMini_System.vhd" 86 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/" { { 0 { 0 ""} 0 389 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1651002920537 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "audio_mini_gpio_1\[5\] a permanently disabled " "Pin audio_mini_gpio_1\[5\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { audio_mini_gpio_1[5] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "audio_mini_gpio_1\[5\]" } } } } { "DE10Nano_AudioMini_System.vhd" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/DE10Nano_AudioMini_System.vhd" 86 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/" { { 0 { 0 ""} 0 390 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1651002920537 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "audio_mini_gpio_1\[6\] a permanently disabled " "Pin audio_mini_gpio_1\[6\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { audio_mini_gpio_1[6] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "audio_mini_gpio_1\[6\]" } } } } { "DE10Nano_AudioMini_System.vhd" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/DE10Nano_AudioMini_System.vhd" 86 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/" { { 0 { 0 ""} 0 391 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1651002920537 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "audio_mini_gpio_1\[7\] a permanently disabled " "Pin audio_mini_gpio_1\[7\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { audio_mini_gpio_1[7] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "audio_mini_gpio_1\[7\]" } } } } { "DE10Nano_AudioMini_System.vhd" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/DE10Nano_AudioMini_System.vhd" 86 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/" { { 0 { 0 ""} 0 392 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1651002920537 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "audio_mini_gpio_1\[8\] a permanently disabled " "Pin audio_mini_gpio_1\[8\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { audio_mini_gpio_1[8] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "audio_mini_gpio_1\[8\]" } } } } { "DE10Nano_AudioMini_System.vhd" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/DE10Nano_AudioMini_System.vhd" 86 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/" { { 0 { 0 ""} 0 393 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1651002920537 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "audio_mini_gpio_1\[9\] a permanently disabled " "Pin audio_mini_gpio_1\[9\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { audio_mini_gpio_1[9] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "audio_mini_gpio_1\[9\]" } } } } { "DE10Nano_AudioMini_System.vhd" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/DE10Nano_AudioMini_System.vhd" 86 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/" { { 0 { 0 ""} 0 394 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1651002920537 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "audio_mini_gpio_1\[10\] a permanently disabled " "Pin audio_mini_gpio_1\[10\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { audio_mini_gpio_1[10] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "audio_mini_gpio_1\[10\]" } } } } { "DE10Nano_AudioMini_System.vhd" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/DE10Nano_AudioMini_System.vhd" 86 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/" { { 0 { 0 ""} 0 395 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1651002920537 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "audio_mini_gpio_1\[11\] a permanently disabled " "Pin audio_mini_gpio_1\[11\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { audio_mini_gpio_1[11] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "audio_mini_gpio_1\[11\]" } } } } { "DE10Nano_AudioMini_System.vhd" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/DE10Nano_AudioMini_System.vhd" 86 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/" { { 0 { 0 ""} 0 396 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1651002920537 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "audio_mini_gpio_1\[12\] a permanently disabled " "Pin audio_mini_gpio_1\[12\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { audio_mini_gpio_1[12] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "audio_mini_gpio_1\[12\]" } } } } { "DE10Nano_AudioMini_System.vhd" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/DE10Nano_AudioMini_System.vhd" 86 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/" { { 0 { 0 ""} 0 397 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1651002920537 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "arduino_io\[0\] a permanently disabled " "Pin arduino_io\[0\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { arduino_io[0] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arduino_io\[0\]" } } } } { "DE10Nano_AudioMini_System.vhd" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/DE10Nano_AudioMini_System.vhd" 155 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/" { { 0 { 0 ""} 0 372 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1651002920537 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "arduino_io\[1\] a permanently disabled " "Pin arduino_io\[1\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { arduino_io[1] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arduino_io\[1\]" } } } } { "DE10Nano_AudioMini_System.vhd" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/DE10Nano_AudioMini_System.vhd" 155 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/" { { 0 { 0 ""} 0 371 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1651002920537 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "arduino_io\[2\] a permanently disabled " "Pin arduino_io\[2\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { arduino_io[2] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arduino_io\[2\]" } } } } { "DE10Nano_AudioMini_System.vhd" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/DE10Nano_AudioMini_System.vhd" 155 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/" { { 0 { 0 ""} 0 370 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1651002920537 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "arduino_io\[3\] a permanently disabled " "Pin arduino_io\[3\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { arduino_io[3] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arduino_io\[3\]" } } } } { "DE10Nano_AudioMini_System.vhd" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/DE10Nano_AudioMini_System.vhd" 155 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/" { { 0 { 0 ""} 0 369 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1651002920537 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "arduino_io\[4\] a permanently disabled " "Pin arduino_io\[4\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { arduino_io[4] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arduino_io\[4\]" } } } } { "DE10Nano_AudioMini_System.vhd" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/DE10Nano_AudioMini_System.vhd" 155 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/" { { 0 { 0 ""} 0 373 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1651002920537 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "arduino_io\[5\] a permanently disabled " "Pin arduino_io\[5\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { arduino_io[5] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arduino_io\[5\]" } } } } { "DE10Nano_AudioMini_System.vhd" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/DE10Nano_AudioMini_System.vhd" 155 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/" { { 0 { 0 ""} 0 374 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1651002920537 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "arduino_io\[6\] a permanently disabled " "Pin arduino_io\[6\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { arduino_io[6] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arduino_io\[6\]" } } } } { "DE10Nano_AudioMini_System.vhd" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/DE10Nano_AudioMini_System.vhd" 155 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/" { { 0 { 0 ""} 0 375 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1651002920537 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "arduino_io\[7\] a permanently disabled " "Pin arduino_io\[7\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { arduino_io[7] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arduino_io\[7\]" } } } } { "DE10Nano_AudioMini_System.vhd" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/DE10Nano_AudioMini_System.vhd" 155 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/" { { 0 { 0 ""} 0 376 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1651002920537 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "arduino_io\[8\] a permanently disabled " "Pin arduino_io\[8\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { arduino_io[8] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arduino_io\[8\]" } } } } { "DE10Nano_AudioMini_System.vhd" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/DE10Nano_AudioMini_System.vhd" 155 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/" { { 0 { 0 ""} 0 377 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1651002920537 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "arduino_io\[9\] a permanently disabled " "Pin arduino_io\[9\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { arduino_io[9] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arduino_io\[9\]" } } } } { "DE10Nano_AudioMini_System.vhd" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/DE10Nano_AudioMini_System.vhd" 155 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/" { { 0 { 0 ""} 0 378 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1651002920537 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "arduino_io\[10\] a permanently disabled " "Pin arduino_io\[10\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { arduino_io[10] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arduino_io\[10\]" } } } } { "DE10Nano_AudioMini_System.vhd" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/DE10Nano_AudioMini_System.vhd" 155 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/" { { 0 { 0 ""} 0 379 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1651002920537 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "arduino_io\[11\] a permanently disabled " "Pin arduino_io\[11\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { arduino_io[11] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arduino_io\[11\]" } } } } { "DE10Nano_AudioMini_System.vhd" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/DE10Nano_AudioMini_System.vhd" 155 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/" { { 0 { 0 ""} 0 380 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1651002920537 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "arduino_io\[12\] a permanently disabled " "Pin arduino_io\[12\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { arduino_io[12] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arduino_io\[12\]" } } } } { "DE10Nano_AudioMini_System.vhd" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/DE10Nano_AudioMini_System.vhd" 155 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/" { { 0 { 0 ""} 0 381 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1651002920537 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "arduino_io\[13\] a permanently disabled " "Pin arduino_io\[13\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { arduino_io[13] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arduino_io\[13\]" } } } } { "DE10Nano_AudioMini_System.vhd" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/DE10Nano_AudioMini_System.vhd" 155 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/" { { 0 { 0 ""} 0 382 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1651002920537 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "arduino_io\[14\] a permanently disabled " "Pin arduino_io\[14\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { arduino_io[14] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arduino_io\[14\]" } } } } { "DE10Nano_AudioMini_System.vhd" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/DE10Nano_AudioMini_System.vhd" 155 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/" { { 0 { 0 ""} 0 383 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1651002920537 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "arduino_io\[15\] a permanently disabled " "Pin arduino_io\[15\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { arduino_io[15] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arduino_io\[15\]" } } } } { "DE10Nano_AudioMini_System.vhd" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/DE10Nano_AudioMini_System.vhd" 155 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/" { { 0 { 0 ""} 0 384 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1651002920537 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "arduino_reset_n a permanently disabled " "Pin arduino_reset_n has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { arduino_reset_n } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arduino_reset_n" } } } } { "DE10Nano_AudioMini_System.vhd" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/DE10Nano_AudioMini_System.vhd" 156 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/" { { 0 { 0 ""} 0 536 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1651002920537 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "hps_spim_ss a permanently enabled " "Pin hps_spim_ss has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { hps_spim_ss } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hps_spim_ss" } } } } { "DE10Nano_AudioMini_System.vhd" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/DE10Nano_AudioMini_System.vhd" 212 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/" { { 0 { 0 ""} 0 537 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1651002920537 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1651002920537 ""}
{ "Info" "IFIOMGR_ALL_DYN_OCT_GROUPS" "" "Following groups of pins have the same dynamic on-chip termination control" { { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional hps_ddr3_dq\[8\] SSTL-15 Class I " "Type bi-directional pin hps_ddr3_dq\[8\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { hps_ddr3_dq[8] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hps_ddr3_dq\[8\]" } } } } { "DE10Nano_AudioMini_System.vhd" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/DE10Nano_AudioMini_System.vhd" 181 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/" { { 0 { 0 ""} 0 484 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1651002920541 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1651002920541 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional hps_ddr3_dq\[0\] SSTL-15 Class I " "Type bi-directional pin hps_ddr3_dq\[0\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { hps_ddr3_dq[0] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hps_ddr3_dq\[0\]" } } } } { "DE10Nano_AudioMini_System.vhd" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/DE10Nano_AudioMini_System.vhd" 181 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/" { { 0 { 0 ""} 0 476 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1651002920541 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1651002920541 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional hps_ddr3_dq\[1\] SSTL-15 Class I " "Type bi-directional pin hps_ddr3_dq\[1\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { hps_ddr3_dq[1] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hps_ddr3_dq\[1\]" } } } } { "DE10Nano_AudioMini_System.vhd" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/DE10Nano_AudioMini_System.vhd" 181 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/" { { 0 { 0 ""} 0 477 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1651002920541 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1651002920541 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional hps_ddr3_dq\[2\] SSTL-15 Class I " "Type bi-directional pin hps_ddr3_dq\[2\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { hps_ddr3_dq[2] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hps_ddr3_dq\[2\]" } } } } { "DE10Nano_AudioMini_System.vhd" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/DE10Nano_AudioMini_System.vhd" 181 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/" { { 0 { 0 ""} 0 478 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1651002920541 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1651002920541 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional hps_ddr3_dq\[3\] SSTL-15 Class I " "Type bi-directional pin hps_ddr3_dq\[3\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { hps_ddr3_dq[3] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hps_ddr3_dq\[3\]" } } } } { "DE10Nano_AudioMini_System.vhd" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/DE10Nano_AudioMini_System.vhd" 181 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/" { { 0 { 0 ""} 0 479 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1651002920541 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1651002920541 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional hps_ddr3_dq\[4\] SSTL-15 Class I " "Type bi-directional pin hps_ddr3_dq\[4\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { hps_ddr3_dq[4] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hps_ddr3_dq\[4\]" } } } } { "DE10Nano_AudioMini_System.vhd" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/DE10Nano_AudioMini_System.vhd" 181 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/" { { 0 { 0 ""} 0 480 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1651002920541 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1651002920541 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional hps_ddr3_dq\[5\] SSTL-15 Class I " "Type bi-directional pin hps_ddr3_dq\[5\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { hps_ddr3_dq[5] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hps_ddr3_dq\[5\]" } } } } { "DE10Nano_AudioMini_System.vhd" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/DE10Nano_AudioMini_System.vhd" 181 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/" { { 0 { 0 ""} 0 481 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1651002920541 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1651002920541 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional hps_ddr3_dq\[6\] SSTL-15 Class I " "Type bi-directional pin hps_ddr3_dq\[6\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { hps_ddr3_dq[6] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hps_ddr3_dq\[6\]" } } } } { "DE10Nano_AudioMini_System.vhd" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/DE10Nano_AudioMini_System.vhd" 181 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/" { { 0 { 0 ""} 0 482 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1651002920541 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1651002920541 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional hps_ddr3_dq\[7\] SSTL-15 Class I " "Type bi-directional pin hps_ddr3_dq\[7\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { hps_ddr3_dq[7] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hps_ddr3_dq\[7\]" } } } } { "DE10Nano_AudioMini_System.vhd" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/DE10Nano_AudioMini_System.vhd" 181 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/" { { 0 { 0 ""} 0 483 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1651002920541 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1651002920541 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional hps_ddr3_dq\[9\] SSTL-15 Class I " "Type bi-directional pin hps_ddr3_dq\[9\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { hps_ddr3_dq[9] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hps_ddr3_dq\[9\]" } } } } { "DE10Nano_AudioMini_System.vhd" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/DE10Nano_AudioMini_System.vhd" 181 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/" { { 0 { 0 ""} 0 485 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1651002920541 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1651002920541 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional hps_ddr3_dq\[10\] SSTL-15 Class I " "Type bi-directional pin hps_ddr3_dq\[10\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { hps_ddr3_dq[10] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hps_ddr3_dq\[10\]" } } } } { "DE10Nano_AudioMini_System.vhd" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/DE10Nano_AudioMini_System.vhd" 181 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/" { { 0 { 0 ""} 0 486 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1651002920541 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1651002920541 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional hps_ddr3_dq\[11\] SSTL-15 Class I " "Type bi-directional pin hps_ddr3_dq\[11\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { hps_ddr3_dq[11] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hps_ddr3_dq\[11\]" } } } } { "DE10Nano_AudioMini_System.vhd" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/DE10Nano_AudioMini_System.vhd" 181 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/" { { 0 { 0 ""} 0 487 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1651002920541 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1651002920541 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional hps_ddr3_dq\[12\] SSTL-15 Class I " "Type bi-directional pin hps_ddr3_dq\[12\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { hps_ddr3_dq[12] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hps_ddr3_dq\[12\]" } } } } { "DE10Nano_AudioMini_System.vhd" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/DE10Nano_AudioMini_System.vhd" 181 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/" { { 0 { 0 ""} 0 488 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1651002920541 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1651002920541 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional hps_ddr3_dq\[13\] SSTL-15 Class I " "Type bi-directional pin hps_ddr3_dq\[13\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { hps_ddr3_dq[13] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hps_ddr3_dq\[13\]" } } } } { "DE10Nano_AudioMini_System.vhd" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/DE10Nano_AudioMini_System.vhd" 181 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/" { { 0 { 0 ""} 0 489 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1651002920541 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1651002920541 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional hps_ddr3_dq\[14\] SSTL-15 Class I " "Type bi-directional pin hps_ddr3_dq\[14\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { hps_ddr3_dq[14] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hps_ddr3_dq\[14\]" } } } } { "DE10Nano_AudioMini_System.vhd" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/DE10Nano_AudioMini_System.vhd" 181 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/" { { 0 { 0 ""} 0 490 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1651002920541 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1651002920541 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional hps_ddr3_dq\[15\] SSTL-15 Class I " "Type bi-directional pin hps_ddr3_dq\[15\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { hps_ddr3_dq[15] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hps_ddr3_dq\[15\]" } } } } { "DE10Nano_AudioMini_System.vhd" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/DE10Nano_AudioMini_System.vhd" 181 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/" { { 0 { 0 ""} 0 491 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1651002920541 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1651002920541 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional hps_ddr3_dq\[16\] SSTL-15 Class I " "Type bi-directional pin hps_ddr3_dq\[16\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { hps_ddr3_dq[16] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hps_ddr3_dq\[16\]" } } } } { "DE10Nano_AudioMini_System.vhd" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/DE10Nano_AudioMini_System.vhd" 181 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/" { { 0 { 0 ""} 0 492 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1651002920541 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1651002920541 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional hps_ddr3_dq\[17\] SSTL-15 Class I " "Type bi-directional pin hps_ddr3_dq\[17\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { hps_ddr3_dq[17] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hps_ddr3_dq\[17\]" } } } } { "DE10Nano_AudioMini_System.vhd" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/DE10Nano_AudioMini_System.vhd" 181 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/" { { 0 { 0 ""} 0 493 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1651002920541 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1651002920541 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional hps_ddr3_dq\[18\] SSTL-15 Class I " "Type bi-directional pin hps_ddr3_dq\[18\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { hps_ddr3_dq[18] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hps_ddr3_dq\[18\]" } } } } { "DE10Nano_AudioMini_System.vhd" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/DE10Nano_AudioMini_System.vhd" 181 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/" { { 0 { 0 ""} 0 494 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1651002920541 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1651002920541 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional hps_ddr3_dq\[19\] SSTL-15 Class I " "Type bi-directional pin hps_ddr3_dq\[19\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { hps_ddr3_dq[19] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hps_ddr3_dq\[19\]" } } } } { "DE10Nano_AudioMini_System.vhd" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/DE10Nano_AudioMini_System.vhd" 181 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/" { { 0 { 0 ""} 0 495 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1651002920541 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1651002920541 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional hps_ddr3_dq\[20\] SSTL-15 Class I " "Type bi-directional pin hps_ddr3_dq\[20\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { hps_ddr3_dq[20] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hps_ddr3_dq\[20\]" } } } } { "DE10Nano_AudioMini_System.vhd" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/DE10Nano_AudioMini_System.vhd" 181 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/" { { 0 { 0 ""} 0 496 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1651002920541 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1651002920541 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional hps_ddr3_dq\[21\] SSTL-15 Class I " "Type bi-directional pin hps_ddr3_dq\[21\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { hps_ddr3_dq[21] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hps_ddr3_dq\[21\]" } } } } { "DE10Nano_AudioMini_System.vhd" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/DE10Nano_AudioMini_System.vhd" 181 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/" { { 0 { 0 ""} 0 497 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1651002920541 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1651002920541 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional hps_ddr3_dq\[22\] SSTL-15 Class I " "Type bi-directional pin hps_ddr3_dq\[22\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { hps_ddr3_dq[22] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hps_ddr3_dq\[22\]" } } } } { "DE10Nano_AudioMini_System.vhd" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/DE10Nano_AudioMini_System.vhd" 181 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/" { { 0 { 0 ""} 0 498 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1651002920541 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1651002920541 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional hps_ddr3_dq\[23\] SSTL-15 Class I " "Type bi-directional pin hps_ddr3_dq\[23\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { hps_ddr3_dq[23] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hps_ddr3_dq\[23\]" } } } } { "DE10Nano_AudioMini_System.vhd" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/DE10Nano_AudioMini_System.vhd" 181 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/" { { 0 { 0 ""} 0 499 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1651002920541 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1651002920541 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional hps_ddr3_dq\[24\] SSTL-15 Class I " "Type bi-directional pin hps_ddr3_dq\[24\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { hps_ddr3_dq[24] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hps_ddr3_dq\[24\]" } } } } { "DE10Nano_AudioMini_System.vhd" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/DE10Nano_AudioMini_System.vhd" 181 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/" { { 0 { 0 ""} 0 500 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1651002920541 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1651002920541 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional hps_ddr3_dq\[25\] SSTL-15 Class I " "Type bi-directional pin hps_ddr3_dq\[25\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { hps_ddr3_dq[25] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hps_ddr3_dq\[25\]" } } } } { "DE10Nano_AudioMini_System.vhd" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/DE10Nano_AudioMini_System.vhd" 181 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/" { { 0 { 0 ""} 0 501 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1651002920541 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1651002920541 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional hps_ddr3_dq\[26\] SSTL-15 Class I " "Type bi-directional pin hps_ddr3_dq\[26\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { hps_ddr3_dq[26] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hps_ddr3_dq\[26\]" } } } } { "DE10Nano_AudioMini_System.vhd" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/DE10Nano_AudioMini_System.vhd" 181 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/" { { 0 { 0 ""} 0 502 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1651002920541 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1651002920541 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional hps_ddr3_dq\[27\] SSTL-15 Class I " "Type bi-directional pin hps_ddr3_dq\[27\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { hps_ddr3_dq[27] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hps_ddr3_dq\[27\]" } } } } { "DE10Nano_AudioMini_System.vhd" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/DE10Nano_AudioMini_System.vhd" 181 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/" { { 0 { 0 ""} 0 503 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1651002920541 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1651002920541 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional hps_ddr3_dq\[28\] SSTL-15 Class I " "Type bi-directional pin hps_ddr3_dq\[28\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { hps_ddr3_dq[28] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hps_ddr3_dq\[28\]" } } } } { "DE10Nano_AudioMini_System.vhd" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/DE10Nano_AudioMini_System.vhd" 181 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/" { { 0 { 0 ""} 0 504 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1651002920541 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1651002920541 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional hps_ddr3_dq\[29\] SSTL-15 Class I " "Type bi-directional pin hps_ddr3_dq\[29\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { hps_ddr3_dq[29] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hps_ddr3_dq\[29\]" } } } } { "DE10Nano_AudioMini_System.vhd" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/DE10Nano_AudioMini_System.vhd" 181 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/" { { 0 { 0 ""} 0 505 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1651002920541 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1651002920541 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional hps_ddr3_dq\[30\] SSTL-15 Class I " "Type bi-directional pin hps_ddr3_dq\[30\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { hps_ddr3_dq[30] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hps_ddr3_dq\[30\]" } } } } { "DE10Nano_AudioMini_System.vhd" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/DE10Nano_AudioMini_System.vhd" 181 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/" { { 0 { 0 ""} 0 506 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1651002920541 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1651002920541 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional hps_ddr3_dq\[31\] SSTL-15 Class I " "Type bi-directional pin hps_ddr3_dq\[31\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { hps_ddr3_dq[31] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hps_ddr3_dq\[31\]" } } } } { "DE10Nano_AudioMini_System.vhd" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/DE10Nano_AudioMini_System.vhd" 181 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/" { { 0 { 0 ""} 0 507 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1651002920541 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1651002920541 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar " "Following pins have the same dynamic on-chip termination control: soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional hps_ddr3_dqs_n\[0\] Differential 1.5-V SSTL Class I " "Type bi-directional pin hps_ddr3_dqs_n\[0\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { hps_ddr3_dqs_n[0] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hps_ddr3_dqs_n\[0\]" } } } } { "DE10Nano_AudioMini_System.vhd" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/DE10Nano_AudioMini_System.vhd" 182 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/" { { 0 { 0 ""} 0 508 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1651002920541 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1651002920541 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar " "Following pins have the same dynamic on-chip termination control: soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional hps_ddr3_dqs_n\[1\] Differential 1.5-V SSTL Class I " "Type bi-directional pin hps_ddr3_dqs_n\[1\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { hps_ddr3_dqs_n[1] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hps_ddr3_dqs_n\[1\]" } } } } { "DE10Nano_AudioMini_System.vhd" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/DE10Nano_AudioMini_System.vhd" 182 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/" { { 0 { 0 ""} 0 509 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1651002920541 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1651002920541 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar " "Following pins have the same dynamic on-chip termination control: soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional hps_ddr3_dqs_n\[2\] Differential 1.5-V SSTL Class I " "Type bi-directional pin hps_ddr3_dqs_n\[2\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { hps_ddr3_dqs_n[2] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hps_ddr3_dqs_n\[2\]" } } } } { "DE10Nano_AudioMini_System.vhd" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/DE10Nano_AudioMini_System.vhd" 182 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/" { { 0 { 0 ""} 0 510 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1651002920541 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1651002920541 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar " "Following pins have the same dynamic on-chip termination control: soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional hps_ddr3_dqs_n\[3\] Differential 1.5-V SSTL Class I " "Type bi-directional pin hps_ddr3_dqs_n\[3\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { hps_ddr3_dqs_n[3] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hps_ddr3_dqs_n\[3\]" } } } } { "DE10Nano_AudioMini_System.vhd" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/DE10Nano_AudioMini_System.vhd" 182 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/" { { 0 { 0 ""} 0 511 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1651002920541 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1651002920541 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc " "Following pins have the same dynamic on-chip termination control: soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional hps_ddr3_dqs_p\[0\] Differential 1.5-V SSTL Class I " "Type bi-directional pin hps_ddr3_dqs_p\[0\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { hps_ddr3_dqs_p[0] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hps_ddr3_dqs_p\[0\]" } } } } { "DE10Nano_AudioMini_System.vhd" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/DE10Nano_AudioMini_System.vhd" 183 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/" { { 0 { 0 ""} 0 512 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1651002920541 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1651002920541 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc " "Following pins have the same dynamic on-chip termination control: soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional hps_ddr3_dqs_p\[1\] Differential 1.5-V SSTL Class I " "Type bi-directional pin hps_ddr3_dqs_p\[1\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { hps_ddr3_dqs_p[1] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hps_ddr3_dqs_p\[1\]" } } } } { "DE10Nano_AudioMini_System.vhd" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/DE10Nano_AudioMini_System.vhd" 183 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/" { { 0 { 0 ""} 0 513 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1651002920541 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1651002920541 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc " "Following pins have the same dynamic on-chip termination control: soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional hps_ddr3_dqs_p\[2\] Differential 1.5-V SSTL Class I " "Type bi-directional pin hps_ddr3_dqs_p\[2\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { hps_ddr3_dqs_p[2] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hps_ddr3_dqs_p\[2\]" } } } } { "DE10Nano_AudioMini_System.vhd" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/DE10Nano_AudioMini_System.vhd" 183 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/" { { 0 { 0 ""} 0 514 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1651002920541 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1651002920541 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc " "Following pins have the same dynamic on-chip termination control: soc_system_passthrough:u0\|soc_system_passthrough_hps:hps\|soc_system_passthrough_hps_hps_io:hps_io\|soc_system_passthrough_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional hps_ddr3_dqs_p\[3\] Differential 1.5-V SSTL Class I " "Type bi-directional pin hps_ddr3_dqs_p\[3\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { hps_ddr3_dqs_p[3] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "hps_ddr3_dqs_p\[3\]" } } } } { "DE10Nano_AudioMini_System.vhd" "" { Text "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/DE10Nano_AudioMini_System.vhd" 183 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/" { { 0 { 0 ""} 0 515 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1651002920541 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1651002920541 ""}  } {  } 0 169186 "Following groups of pins have the same dynamic on-chip termination control" 0 0 "Fitter" 0 -1 1651002920541 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/output_files/DE10Nano_AudioMini_System.fit.smsg " "Generated suppressed messages file C:/Users/ronne/OneDrive - Montana State University/MSU-Bozeman/Classes/Spring 2022/EELE 468/Labs/Lab 6/lab6-ronnelwalton-main/quartus/output_files/DE10Nano_AudioMini_System.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1651002920880 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 136 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 136 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "7706 " "Peak virtual memory: 7706 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1651002922827 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 26 13:55:22 2022 " "Processing ended: Tue Apr 26 13:55:22 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1651002922827 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:35 " "Elapsed time: 00:02:35" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1651002922827 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:05:00 " "Total CPU time (on all processors): 00:05:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1651002922827 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1651002922827 ""}
