// Seed: 3194886375
module module_0 #(
    parameter id_1 = 32'd78
) ();
  wire _id_1;
  wire [-1 'h0 : id_1] id_2;
  always @(id_1, posedge 1) begin : LABEL_0
    $clog2(56);
    ;
    SystemTFIdentifier(id_2 & 1);
  end
endmodule
module module_1 #(
    parameter id_2 = 32'd26
) (
    output tri0 id_0,
    input  tri1 id_1,
    input  wire _id_2,
    input  tri  id_3,
    output tri0 id_4,
    output tri  id_5
);
  wire id_7;
  module_0 modCall_1 ();
  logic [-1  *  1 : 1] id_8;
  wire  [  -1  :  1  ]  id_9  ,  id_10  ,  id_11  ,  id_12  ,  id_13  ,  id_14  ,  id_15  ,  id_16  ,  id_17  ,  id_18  ,  id_19  ,  id_20  ,  id_21  ;
  logic [-1 : -1] id_22;
  ;
  wire [id_2 : -1] id_23;
endmodule
